Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec  1 22:34:08 2020
| Host         : DESKTOP-AO3CL7T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FT60XDriver_timing_summary_routed.rpt -pb FT60XDriver_timing_summary_routed.pb -rpx FT60XDriver_timing_summary_routed.rpx -warn_on_violation
| Design       : FT60XDriver
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1015 register/latch pins with no clock driven by root clock pin: data_clk_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1067 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.300        0.000                      0                  144        0.168        0.000                      0                  144        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
D_CLK  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
D_CLK               5.300        0.000                      0                  144        0.168        0.000                      0                  144        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  D_CLK
  To Clock:  D_CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 data_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (D_CLK rise@10.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.890ns (21.846%)  route 3.184ns (78.154%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 15.286 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.590     1.590 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.795    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.896 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.852     5.748    D_CLK_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  data_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.518     6.266 r  data_cnt_reg[7]/Q
                         net (fo=3, routed)           1.009     7.274    data_cnt[7]
    SLICE_X113Y72        LUT4 (Prop_lut4_I1_O)        0.124     7.398 f  data_cnt[31]_i_8/O
                         net (fo=1, routed)           0.434     7.833    data_cnt[31]_i_8_n_0
    SLICE_X113Y71        LUT5 (Prop_lut5_I4_O)        0.124     7.957 f  data_cnt[31]_i_4/O
                         net (fo=1, routed)           0.810     8.767    data_cnt[31]_i_4_n_0
    SLICE_X113Y73        LUT6 (Prop_lut6_I2_O)        0.124     8.891 r  data_cnt[31]_i_1/O
                         net (fo=31, routed)          0.931     9.822    data_cnt[31]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  data_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  D_CLK (IN)
                         net (fo=0)                   0.000    10.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.518    11.518 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.524    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.615 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.671    15.286    D_CLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  data_cnt_reg[29]/C
                         clock pessimism              0.395    15.681    
                         clock uncertainty           -0.035    15.645    
    SLICE_X112Y76        FDRE (Setup_fdre_C_R)       -0.524    15.121    data_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 data_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (D_CLK rise@10.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.890ns (21.846%)  route 3.184ns (78.154%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 15.286 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.590     1.590 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.795    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.896 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.852     5.748    D_CLK_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  data_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.518     6.266 r  data_cnt_reg[7]/Q
                         net (fo=3, routed)           1.009     7.274    data_cnt[7]
    SLICE_X113Y72        LUT4 (Prop_lut4_I1_O)        0.124     7.398 f  data_cnt[31]_i_8/O
                         net (fo=1, routed)           0.434     7.833    data_cnt[31]_i_8_n_0
    SLICE_X113Y71        LUT5 (Prop_lut5_I4_O)        0.124     7.957 f  data_cnt[31]_i_4/O
                         net (fo=1, routed)           0.810     8.767    data_cnt[31]_i_4_n_0
    SLICE_X113Y73        LUT6 (Prop_lut6_I2_O)        0.124     8.891 r  data_cnt[31]_i_1/O
                         net (fo=31, routed)          0.931     9.822    data_cnt[31]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  data_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  D_CLK (IN)
                         net (fo=0)                   0.000    10.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.518    11.518 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.524    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.615 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.671    15.286    D_CLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  data_cnt_reg[30]/C
                         clock pessimism              0.395    15.681    
                         clock uncertainty           -0.035    15.645    
    SLICE_X112Y76        FDRE (Setup_fdre_C_R)       -0.524    15.121    data_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 data_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (D_CLK rise@10.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.890ns (21.846%)  route 3.184ns (78.154%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 15.286 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.590     1.590 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.795    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.896 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.852     5.748    D_CLK_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  data_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.518     6.266 r  data_cnt_reg[7]/Q
                         net (fo=3, routed)           1.009     7.274    data_cnt[7]
    SLICE_X113Y72        LUT4 (Prop_lut4_I1_O)        0.124     7.398 f  data_cnt[31]_i_8/O
                         net (fo=1, routed)           0.434     7.833    data_cnt[31]_i_8_n_0
    SLICE_X113Y71        LUT5 (Prop_lut5_I4_O)        0.124     7.957 f  data_cnt[31]_i_4/O
                         net (fo=1, routed)           0.810     8.767    data_cnt[31]_i_4_n_0
    SLICE_X113Y73        LUT6 (Prop_lut6_I2_O)        0.124     8.891 r  data_cnt[31]_i_1/O
                         net (fo=31, routed)          0.931     9.822    data_cnt[31]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  data_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  D_CLK (IN)
                         net (fo=0)                   0.000    10.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.518    11.518 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.524    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.615 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.671    15.286    D_CLK_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  data_cnt_reg[31]/C
                         clock pessimism              0.395    15.681    
                         clock uncertainty           -0.035    15.645    
    SLICE_X112Y76        FDRE (Setup_fdre_C_R)       -0.524    15.121    data_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 data_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (D_CLK rise@10.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.890ns (22.614%)  route 3.046ns (77.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 15.284 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.590     1.590 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.795    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.896 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.852     5.748    D_CLK_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  data_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.518     6.266 r  data_cnt_reg[7]/Q
                         net (fo=3, routed)           1.009     7.274    data_cnt[7]
    SLICE_X113Y72        LUT4 (Prop_lut4_I1_O)        0.124     7.398 f  data_cnt[31]_i_8/O
                         net (fo=1, routed)           0.434     7.833    data_cnt[31]_i_8_n_0
    SLICE_X113Y71        LUT5 (Prop_lut5_I4_O)        0.124     7.957 f  data_cnt[31]_i_4/O
                         net (fo=1, routed)           0.810     8.767    data_cnt[31]_i_4_n_0
    SLICE_X113Y73        LUT6 (Prop_lut6_I2_O)        0.124     8.891 r  data_cnt[31]_i_1/O
                         net (fo=31, routed)          0.792     9.683    data_cnt[31]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  data_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  D_CLK (IN)
                         net (fo=0)                   0.000    10.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.518    11.518 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.524    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.615 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.669    15.284    D_CLK_IBUF_BUFG
    SLICE_X112Y75        FDRE                                         r  data_cnt_reg[25]/C
                         clock pessimism              0.395    15.679    
                         clock uncertainty           -0.035    15.643    
    SLICE_X112Y75        FDRE (Setup_fdre_C_R)       -0.524    15.119    data_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 data_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (D_CLK rise@10.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.890ns (22.614%)  route 3.046ns (77.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 15.284 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.590     1.590 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.795    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.896 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.852     5.748    D_CLK_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  data_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.518     6.266 r  data_cnt_reg[7]/Q
                         net (fo=3, routed)           1.009     7.274    data_cnt[7]
    SLICE_X113Y72        LUT4 (Prop_lut4_I1_O)        0.124     7.398 f  data_cnt[31]_i_8/O
                         net (fo=1, routed)           0.434     7.833    data_cnt[31]_i_8_n_0
    SLICE_X113Y71        LUT5 (Prop_lut5_I4_O)        0.124     7.957 f  data_cnt[31]_i_4/O
                         net (fo=1, routed)           0.810     8.767    data_cnt[31]_i_4_n_0
    SLICE_X113Y73        LUT6 (Prop_lut6_I2_O)        0.124     8.891 r  data_cnt[31]_i_1/O
                         net (fo=31, routed)          0.792     9.683    data_cnt[31]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  data_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  D_CLK (IN)
                         net (fo=0)                   0.000    10.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.518    11.518 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.524    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.615 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.669    15.284    D_CLK_IBUF_BUFG
    SLICE_X112Y75        FDRE                                         r  data_cnt_reg[26]/C
                         clock pessimism              0.395    15.679    
                         clock uncertainty           -0.035    15.643    
    SLICE_X112Y75        FDRE (Setup_fdre_C_R)       -0.524    15.119    data_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 data_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (D_CLK rise@10.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.890ns (22.614%)  route 3.046ns (77.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 15.284 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.590     1.590 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.795    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.896 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.852     5.748    D_CLK_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  data_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.518     6.266 r  data_cnt_reg[7]/Q
                         net (fo=3, routed)           1.009     7.274    data_cnt[7]
    SLICE_X113Y72        LUT4 (Prop_lut4_I1_O)        0.124     7.398 f  data_cnt[31]_i_8/O
                         net (fo=1, routed)           0.434     7.833    data_cnt[31]_i_8_n_0
    SLICE_X113Y71        LUT5 (Prop_lut5_I4_O)        0.124     7.957 f  data_cnt[31]_i_4/O
                         net (fo=1, routed)           0.810     8.767    data_cnt[31]_i_4_n_0
    SLICE_X113Y73        LUT6 (Prop_lut6_I2_O)        0.124     8.891 r  data_cnt[31]_i_1/O
                         net (fo=31, routed)          0.792     9.683    data_cnt[31]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  data_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  D_CLK (IN)
                         net (fo=0)                   0.000    10.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.518    11.518 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.524    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.615 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.669    15.284    D_CLK_IBUF_BUFG
    SLICE_X112Y75        FDRE                                         r  data_cnt_reg[27]/C
                         clock pessimism              0.395    15.679    
                         clock uncertainty           -0.035    15.643    
    SLICE_X112Y75        FDRE (Setup_fdre_C_R)       -0.524    15.119    data_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 data_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (D_CLK rise@10.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.890ns (22.614%)  route 3.046ns (77.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 15.284 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.590     1.590 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.795    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.896 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.852     5.748    D_CLK_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  data_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.518     6.266 r  data_cnt_reg[7]/Q
                         net (fo=3, routed)           1.009     7.274    data_cnt[7]
    SLICE_X113Y72        LUT4 (Prop_lut4_I1_O)        0.124     7.398 f  data_cnt[31]_i_8/O
                         net (fo=1, routed)           0.434     7.833    data_cnt[31]_i_8_n_0
    SLICE_X113Y71        LUT5 (Prop_lut5_I4_O)        0.124     7.957 f  data_cnt[31]_i_4/O
                         net (fo=1, routed)           0.810     8.767    data_cnt[31]_i_4_n_0
    SLICE_X113Y73        LUT6 (Prop_lut6_I2_O)        0.124     8.891 r  data_cnt[31]_i_1/O
                         net (fo=31, routed)          0.792     9.683    data_cnt[31]_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  data_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  D_CLK (IN)
                         net (fo=0)                   0.000    10.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.518    11.518 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.524    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.615 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.669    15.284    D_CLK_IBUF_BUFG
    SLICE_X112Y75        FDRE                                         r  data_cnt_reg[28]/C
                         clock pessimism              0.395    15.679    
                         clock uncertainty           -0.035    15.643    
    SLICE_X112Y75        FDRE (Setup_fdre_C_R)       -0.524    15.119    data_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 data_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (D_CLK rise@10.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.890ns (23.276%)  route 2.934ns (76.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 15.284 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.590     1.590 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.795    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.896 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.852     5.748    D_CLK_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  data_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.518     6.266 r  data_cnt_reg[7]/Q
                         net (fo=3, routed)           1.009     7.274    data_cnt[7]
    SLICE_X113Y72        LUT4 (Prop_lut4_I1_O)        0.124     7.398 f  data_cnt[31]_i_8/O
                         net (fo=1, routed)           0.434     7.833    data_cnt[31]_i_8_n_0
    SLICE_X113Y71        LUT5 (Prop_lut5_I4_O)        0.124     7.957 f  data_cnt[31]_i_4/O
                         net (fo=1, routed)           0.810     8.767    data_cnt[31]_i_4_n_0
    SLICE_X113Y73        LUT6 (Prop_lut6_I2_O)        0.124     8.891 r  data_cnt[31]_i_1/O
                         net (fo=31, routed)          0.680     9.571    data_cnt[31]_i_1_n_0
    SLICE_X112Y74        FDRE                                         r  data_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  D_CLK (IN)
                         net (fo=0)                   0.000    10.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.518    11.518 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.524    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.615 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.669    15.284    D_CLK_IBUF_BUFG
    SLICE_X112Y74        FDRE                                         r  data_cnt_reg[21]/C
                         clock pessimism              0.435    15.719    
                         clock uncertainty           -0.035    15.683    
    SLICE_X112Y74        FDRE (Setup_fdre_C_R)       -0.524    15.159    data_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 data_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (D_CLK rise@10.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.890ns (23.276%)  route 2.934ns (76.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 15.284 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.590     1.590 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.795    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.896 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.852     5.748    D_CLK_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  data_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.518     6.266 r  data_cnt_reg[7]/Q
                         net (fo=3, routed)           1.009     7.274    data_cnt[7]
    SLICE_X113Y72        LUT4 (Prop_lut4_I1_O)        0.124     7.398 f  data_cnt[31]_i_8/O
                         net (fo=1, routed)           0.434     7.833    data_cnt[31]_i_8_n_0
    SLICE_X113Y71        LUT5 (Prop_lut5_I4_O)        0.124     7.957 f  data_cnt[31]_i_4/O
                         net (fo=1, routed)           0.810     8.767    data_cnt[31]_i_4_n_0
    SLICE_X113Y73        LUT6 (Prop_lut6_I2_O)        0.124     8.891 r  data_cnt[31]_i_1/O
                         net (fo=31, routed)          0.680     9.571    data_cnt[31]_i_1_n_0
    SLICE_X112Y74        FDRE                                         r  data_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  D_CLK (IN)
                         net (fo=0)                   0.000    10.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.518    11.518 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.524    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.615 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.669    15.284    D_CLK_IBUF_BUFG
    SLICE_X112Y74        FDRE                                         r  data_cnt_reg[22]/C
                         clock pessimism              0.435    15.719    
                         clock uncertainty           -0.035    15.683    
    SLICE_X112Y74        FDRE (Setup_fdre_C_R)       -0.524    15.159    data_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 data_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (D_CLK rise@10.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.890ns (23.276%)  route 2.934ns (76.724%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 15.284 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.590     1.590 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.795    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.896 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.852     5.748    D_CLK_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  data_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.518     6.266 r  data_cnt_reg[7]/Q
                         net (fo=3, routed)           1.009     7.274    data_cnt[7]
    SLICE_X113Y72        LUT4 (Prop_lut4_I1_O)        0.124     7.398 f  data_cnt[31]_i_8/O
                         net (fo=1, routed)           0.434     7.833    data_cnt[31]_i_8_n_0
    SLICE_X113Y71        LUT5 (Prop_lut5_I4_O)        0.124     7.957 f  data_cnt[31]_i_4/O
                         net (fo=1, routed)           0.810     8.767    data_cnt[31]_i_4_n_0
    SLICE_X113Y73        LUT6 (Prop_lut6_I2_O)        0.124     8.891 r  data_cnt[31]_i_1/O
                         net (fo=31, routed)          0.680     9.571    data_cnt[31]_i_1_n_0
    SLICE_X112Y74        FDRE                                         r  data_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  D_CLK (IN)
                         net (fo=0)                   0.000    10.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.518    11.518 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    13.524    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.615 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.669    15.284    D_CLK_IBUF_BUFG
    SLICE_X112Y74        FDRE                                         r  data_cnt_reg[23]/C
                         clock pessimism              0.435    15.719    
                         clock uncertainty           -0.035    15.683    
    SLICE_X112Y74        FDRE (Setup_fdre_C_R)       -0.524    15.159    data_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  5.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 data_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_CLK rise@0.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.151%)  route 0.063ns (27.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.030    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.626     1.682    D_CLK_IBUF_BUFG
    SLICE_X112Y71        FDRE                                         r  data_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDRE (Prop_fdre_C_Q)         0.164     1.846 r  data_cnt_reg[11]/Q
                         net (fo=3, routed)           0.063     1.909    data_cnt[11]
    SLICE_X113Y71        FDRE                                         r  output_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.276    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.305 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.896     2.201    D_CLK_IBUF_BUFG
    SLICE_X113Y71        FDRE                                         r  output_reg_reg[11]/C
                         clock pessimism             -0.506     1.695    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.046     1.741    output_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 data_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_CLK rise@0.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.164ns (68.503%)  route 0.075ns (31.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.030    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.626     1.682    D_CLK_IBUF_BUFG
    SLICE_X112Y72        FDRE                                         r  data_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.164     1.846 r  data_cnt_reg[14]/Q
                         net (fo=3, routed)           0.075     1.921    data_cnt[14]
    SLICE_X113Y72        FDRE                                         r  output_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.276    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.305 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.895     2.200    D_CLK_IBUF_BUFG
    SLICE_X113Y72        FDRE                                         r  output_reg_reg[14]/C
                         clock pessimism             -0.505     1.695    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.047     1.742    output_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 data_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_CLK rise@0.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.330%)  route 0.127ns (43.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.030    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.627     1.683    D_CLK_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  data_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.164     1.847 r  data_cnt_reg[7]/Q
                         net (fo=3, routed)           0.127     1.974    data_cnt[7]
    SLICE_X113Y72        FDRE                                         r  output_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.276    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.305 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.895     2.200    D_CLK_IBUF_BUFG
    SLICE_X113Y72        FDRE                                         r  output_reg_reg[7]/C
                         clock pessimism             -0.505     1.695    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.076     1.771    output_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 data_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_CLK rise@0.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.030    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.627     1.683    D_CLK_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  data_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.164     1.847 r  data_cnt_reg[6]/Q
                         net (fo=3, routed)           0.124     1.971    data_cnt[6]
    SLICE_X113Y71        FDRE                                         r  output_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.276    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.305 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.896     2.201    D_CLK_IBUF_BUFG
    SLICE_X113Y71        FDRE                                         r  output_reg_reg[6]/C
                         clock pessimism             -0.505     1.696    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.071     1.767    output_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 data_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_CLK rise@0.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.030    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.627     1.683    D_CLK_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  data_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.164     1.847 r  data_cnt_reg[5]/Q
                         net (fo=3, routed)           0.133     1.980    data_cnt[5]
    SLICE_X113Y71        FDRE                                         r  output_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.276    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.305 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.896     2.201    D_CLK_IBUF_BUFG
    SLICE_X113Y71        FDRE                                         r  output_reg_reg[5]/C
                         clock pessimism             -0.505     1.696    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.075     1.771    output_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 data_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_CLK rise@0.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.212%)  route 0.133ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.030    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.626     1.682    D_CLK_IBUF_BUFG
    SLICE_X112Y72        FDRE                                         r  data_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.164     1.846 r  data_cnt_reg[15]/Q
                         net (fo=3, routed)           0.133     1.979    data_cnt[15]
    SLICE_X113Y71        FDRE                                         r  output_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.276    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.305 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.896     2.201    D_CLK_IBUF_BUFG
    SLICE_X113Y71        FDRE                                         r  output_reg_reg[15]/C
                         clock pessimism             -0.505     1.696    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.070     1.766    output_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 data_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_CLK rise@0.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.793%)  route 0.135ns (45.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.030    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.626     1.682    D_CLK_IBUF_BUFG
    SLICE_X112Y71        FDRE                                         r  data_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDRE (Prop_fdre_C_Q)         0.164     1.846 r  data_cnt_reg[9]/Q
                         net (fo=3, routed)           0.135     1.981    data_cnt[9]
    SLICE_X113Y70        FDRE                                         r  output_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.276    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.305 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.897     2.202    D_CLK_IBUF_BUFG
    SLICE_X113Y70        FDRE                                         r  output_reg_reg[9]/C
                         clock pessimism             -0.505     1.697    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.066     1.763    output_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 input_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_CLK rise@0.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.231ns (58.179%)  route 0.166ns (41.821%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.030    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.634     1.690    D_CLK_IBUF_BUFG
    SLICE_X113Y88        FDRE                                         r  input_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141     1.831 f  input_reg_reg[30]/Q
                         net (fo=1, routed)           0.054     1.885    input_reg[30]
    SLICE_X112Y88        LUT6 (Prop_lut6_I5_O)        0.045     1.930 r  led_reg_i_4/O
                         net (fo=1, routed)           0.112     2.042    led_reg_i_4_n_0
    SLICE_X112Y89        LUT6 (Prop_lut6_I4_O)        0.045     2.087 r  led_reg_i_1/O
                         net (fo=1, routed)           0.000     2.087    led_reg_i_1_n_0
    SLICE_X112Y89        FDRE                                         r  led_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.276    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.305 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.906     2.211    D_CLK_IBUF_BUFG
    SLICE_X112Y89        FDRE                                         r  led_reg_reg/C
                         clock pessimism             -0.505     1.706    
    SLICE_X112Y89        FDRE (Hold_fdre_C_D)         0.120     1.826    led_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 data_clk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_CLK rise@0.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.030    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.558     1.614    D_CLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  data_clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164     1.778 f  data_clk_reg_reg/Q
                         net (fo=2, routed)           0.175     1.953    data_clk
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.998 r  data_clk_reg_i_1/O
                         net (fo=1, routed)           0.000     1.998    data_clk_reg_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  data_clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.276    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.305 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.825     2.130    D_CLK_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  data_clk_reg_reg/C
                         clock pessimism             -0.516     1.614    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120     1.734    data_clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ledcnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledcnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by D_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             D_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_CLK rise@0.000ns - D_CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.030    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.056 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.635     1.691    D_CLK_IBUF_BUFG
    SLICE_X111Y90        FDRE                                         r  ledcnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141     1.832 r  ledcnt_reg[24]/Q
                         net (fo=3, routed)           0.120     1.952    ledcnt[24]
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.060 r  ledcnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.060    data0[24]
    SLICE_X111Y90        FDRE                                         r  ledcnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_CLK rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  D_CLK (IN)
                         net (fo=0)                   0.000     0.000    D_CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  D_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.276    D_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.305 r  D_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.907     2.212    D_CLK_IBUF_BUFG
    SLICE_X111Y90        FDRE                                         r  ledcnt_reg[24]/C
                         clock pessimism             -0.521     1.691    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.105     1.796    ledcnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { D_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  D_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y121  OE_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y94   WR_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46    data_clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y73   data_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y71   data_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y71   data_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y71   data_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y72   data_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y72   data_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y69   data_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y69   data_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y69   data_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y69   data_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y70   data_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y70   data_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y70   data_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y70   data_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y70   output_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y70   output_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y94   WR_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46    data_clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y74   data_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y74   data_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y74   data_cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y74   data_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y75   data_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y75   data_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y75   data_cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y75   data_cnt_reg[28]/C



