$date
	Sat Oct 10 12:31:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2to1_test $end
$var wire 1 ! led $end
$var reg 3 " sw [2:0] $end
$scope module MUX $end
$var wire 3 # sw [2:0] $end
$var wire 1 $ w $end
$var wire 1 ! led $end
$scope module LED $end
$var wire 1 ! led $end
$var wire 1 $ switch $end
$upscope $end
$scope module MUX $end
$var wire 1 $ Q $end
$var wire 1 % S $end
$var wire 1 & X $end
$var wire 1 ' Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
1%
1$
b11 #
b11 "
1!
$end
#10
0!
0$
0%
b10 "
b10 #
#20
