<root><simulation><result_generated_time />2023-05-17 19:03:39<layer><layer_spec />{'B': 1, 'K': 512, 'C': 128, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 65536, 'I': 100352, 'O': 401408}<total_data_reuse />{'W': 784, 'I': 512.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [512, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OY', 4)]], [[('K', 16)], [('C', 2), ('K', 4)]], [], []]<I />[[[('K', 16)], [('K', 4)]], [[('OY', 2)], [('C', 2), ('OY', 4)]], [], []]<O />[[[], [('C', 2)]], [[('K', 16), ('OY', 2)], [('K', 4), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 64), ('OX', 4), ('OX', 7), ('OY', 2), ('OY', 2), ('K', 8)], []]<I />[[], [('C', 64), ('OX', 4), ('OX', 7), ('OY', 2), ('OY', 2), ('K', 8)], []]<O />[[('C', 64)], [('OX', 4), ('OX', 7), ('OY', 2), ('OY', 2), ('K', 8)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [8.0, 1, 112, 1], 'I': [64.0, 1.0, 8.0, 1.0], 'O': [2.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 524288, 524288], 'I': [8, 917504, 917504], 'O': [8, 3670016, 3670016], 'O_partial': [8, 0, 0], 'O_final': [0, 3670016, 3670016]}<actual_mem_utilization_individual />{'W': [0.02, 0.02, 0.0], 'I': [0.02, 0.03, 0.0], 'O': [0.02, 0.11, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.15, 0.0], 'I': [0.02, 0.15, 0.0], 'O': [0.02, 0.15, 0.0]}<effective_mem_size_bit />{'W': [8, 65536, 524288], 'I': [8, 917504, 917504], 'O': [8, 917504, 3670016], 'O_partial': [8, 0, 0], 'O_final': [0, 917504, 3670016]}<total_unit_count />{'W': [1024, 128, 1, 1], 'I': [1024, 16, 1, 1], 'O': [1024, 512, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [512, 512, 1, 1]}<duplicate_unit_count />{'W': [8.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7340032, 7340032], [7340032, 65536], [65536, 0]]<I />[[802816, 802816], [802816, 100352], [100352, 0]]<O />[[(25288704, 25690112), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(25288704, 25690112), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[917504, 917504], [114688, 1024], [256, 0]]<I />[[100352, 100352], [12544, 1568], [392, 0]]<O />[[(3161088, 3211264), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([3161088, 3211264], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112337962.6<mem_energy_breakdown><W />[642.8, 12169.4, 341.0]<I />[70.3, 1466.3, 522.1]<O />[2249.8, 1243.0, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.488<utilization_without_data_loading />0.5<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.488<mac_utilize_temporal_without_data_loading />0.5</mac_array_utilization><latency><latency_cycle_with_data_loading />117504<latency_cycle_without_data_loading />114687<ideal_computing_cycle />57344<data_loading><load_cycle_total />2817<load_cycle_individual />{'W': [2, 1024, 0], 'I': [1, 1792, 0]}<load_cycle_combined />{'W': 1024, 'I': 1792}</data_loading><mem_stalling><mem_stall_cycle_total />57343<mem_stall_cycle_individual />{'W': [[-57343], [-57343, 57343], [-57344, -57344]], 'I': [[-57343], [-57343, -57343], [-57344, -57344]], 'O': [[-57344], [-57344, -50176], [-50176, -55552]]}<mem_stall_cycle_shared />{'W': [[-57343], [-57343, 57343], [0, 0]], 'I': [[-57343], [-57343, 57343], [0, 0]], 'O': [[-57344], [-57344, -50176], [-50176, -55552]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 524288, 524288], 'I': [8, 917504, 917504], 'O': [8, 3670016, 3670016], 'O_partial': [8, 0, 0], 'O_final': [0, 3670016, 3670016]}<data_size_each_level_total />{'W': [1024, 524288, 524288], 'I': [128, 917504, 917504], 'O': [4096, 3670016, 3670016]}<loop_cycles_each_level />{'W': [1, 57344, 57344], 'I': [1, 57344, 57344], 'O': [64, 57344, 57344]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 8, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 9.1], [9.1, 9.1]], 'I': [[8.0, 8.0], [128.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 0.1], [64.0, 64.0], [64.0, 64.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 9.1], [9.1, 9.1]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 16.0]], 'O': [[8.0, 8.0], [4096.0, 64.0], [64.0, 64.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 9.1], [9.1, 0]], 'I': [[8.0, 8.0], [128.0, 16.0], [16.0, 0]], 'O': [[8.0, 0.1], [64.0, 64.0], [64.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1216.0, 89.1], [25.1, 64.0]], 'I': [[8.0, 8.0], [1216.0, 89.1], [25.1, 64.0]], 'O': [[8.0, 0.1], [1216.0, 89.1], [25.1, 64.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 57344], [1, 1, 57344], [57344, 57344, 1]], 'I': [[1, 1, 57344], [1, 1, 57344], [57344, 57344, 1]], 'O': [[1, 1, 57344], [64, 64, 896], [57344, 57344, 1]]}<trans_time_real />{'W': [[0, 1, 57344], [[0, 1, 57344], [2, 1, 57344]], [[1024, 57344, 1], [256, 57344, 1]]], 'I': [[0, 1, 57344], [[0, 1, 57344], [0, 1, 57344]], [[1792, 57344, 1], [448, 57344, 1]]], 'O': [[0, 1, 57344], [[0, 64, 896], [8, 64, 896]], [[7168, 57344, 1], [1792, 57344, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 1], [-56320, -57088]], 'I': [[-1], [-1, -1], [-55552, -56896]], 'O': [[-1], [-64, -56], [-50176, -55552]]}<single_stall_count />{'W': [57343, 57343, 0], 'I': [57343, 57343, 0], 'O': [57344, 896, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [7168, 0]}, 1: {'W': [57343, 0], 'I': [0, 0], 'O': [7168, 7168]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-57344, -57344], [-50176, -57344]], 1: [[-1, -57344], [-50176, -50176]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>