 
set ::env(PROJECT_NAME) II_receive
set ::env(DESIGN_TOP) ll_receive
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/llink/rtl/II_receive
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/llink/rtl/II_receive/ll_receive.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
