{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510503222839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510503222842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 10:13:42 2017 " "Processing started: Sun Nov 12 10:13:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510503222842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510503222842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_top_level -c VGA_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_top_level -c VGA_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510503222842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510503223083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510503223083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file backrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backROM-SYN " "Found design unit 1: backROM-SYN" {  } { { "backROM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/Mini_project_vga/backROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510503229834 ""} { "Info" "ISGN_ENTITY_NAME" "1 backROM " "Found entity 1: backROM" {  } { { "backROM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/Mini_project_vga/backROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510503229834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510503229834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tankbrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tankbrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tankBROM-SYN " "Found design unit 1: tankBROM-SYN" {  } { { "tankBROM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/Mini_project_vga/tankBROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510503229835 ""} { "Info" "ISGN_ENTITY_NAME" "1 tankBROM " "Found entity 1: tankBROM" {  } { { "tankBROM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/Mini_project_vga/tankBROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510503229835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510503229835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tankarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tankarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tankAROM-SYN " "Found design unit 1: tankAROM-SYN" {  } { { "tankAROM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/Mini_project_vga/tankAROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510503229836 ""} { "Info" "ISGN_ENTITY_NAME" "1 tankAROM " "Found entity 1: tankAROM" {  } { { "tankAROM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/Mini_project_vga/tankAROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510503229836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510503229836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs 355/localfinalproject/tank_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/graehme/documents/college/eecs 355/localfinalproject/tank_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_pack " "Found design unit 1: tank_pack" {  } { { "../tank_pack.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/tank_pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510503229837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tank_pack-body " "Found design unit 2: tank_pack-body" {  } { { "../tank_pack.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/tank_pack.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510503229837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510503229837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA_top_level.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/Mini_project_vga/VGA_top_level.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510503229838 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA_top_level.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/Mini_project_vga/VGA_top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510503229838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510503229838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "colorROM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/Mini_project_vga/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510503229840 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "colorROM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/Mini_project_vga/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510503229840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510503229840 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" pixelGenerator.vhd(74) " "VHDL syntax error at pixelGenerator.vhd(74) near text \";\";  expecting \")\", or \",\"" {  } { { "pixelGenerator.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/Mini_project_vga/pixelGenerator.vhd" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510503230382 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \";\" pixelGenerator.vhd(75) " "VHDL syntax error at pixelGenerator.vhd(75) near text \")\";  expecting \";\"" {  } { { "pixelGenerator.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/Mini_project_vga/pixelGenerator.vhd" 75 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510503230382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgenerator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pixelgenerator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510503230382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/Mini_project_vga/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510503230383 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS 355/LocalFinalProject/Mini_project_vga/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510503230383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510503230383 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510503230491 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 12 10:13:50 2017 " "Processing ended: Sun Nov 12 10:13:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510503230491 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510503230491 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510503230491 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510503230491 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510503231113 ""}
