==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Analyzing design file 'Systolic-Matrix-Multiplier/design.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.55 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.52 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'systolic2_load' is marked as complete unroll implied by the pipeline pragma (Systolic-Matrix-Multiplier/design.cpp:66:13)
INFO: [HLS 214-291] Loop 'systolic3_load' is marked as complete unroll implied by the pipeline pragma (Systolic-Matrix-Multiplier/design.cpp:69:17)
INFO: [HLS 214-291] Loop 'systolic2_compute' is marked as complete unroll implied by the pipeline pragma (Systolic-Matrix-Multiplier/design.cpp:103:13)
INFO: [HLS 214-291] Loop 'systolic3_compute' is marked as complete unroll implied by the pipeline pragma (Systolic-Matrix-Multiplier/design.cpp:106:17)
INFO: [HLS 214-291] Loop 'systolic2_shift' is marked as complete unroll implied by the pipeline pragma (Systolic-Matrix-Multiplier/design.cpp:130:13)
INFO: [HLS 214-291] Loop 'systolic3_shift' is marked as complete unroll implied by the pipeline pragma (Systolic-Matrix-Multiplier/design.cpp:133:17)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_144_4' (Systolic-Matrix-Multiplier/design.cpp:144:31) in function 'multiplier': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8). (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_4' (Systolic-Matrix-Multiplier/design.cpp:144:31) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'systolic2_load' (Systolic-Matrix-Multiplier/design.cpp:66:13) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'systolic3_load' (Systolic-Matrix-Multiplier/design.cpp:69:17) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'systolic2_compute' (Systolic-Matrix-Multiplier/design.cpp:103:13) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'systolic3_compute' (Systolic-Matrix-Multiplier/design.cpp:106:17) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'systolic2_shift' (Systolic-Matrix-Multiplier/design.cpp:130:13) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'systolic3_shift' (Systolic-Matrix-Multiplier/design.cpp:133:17) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_33_2' (Systolic-Matrix-Multiplier/design.cpp:33:30) in function 'multiplier': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8). (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_2' (Systolic-Matrix-Multiplier/design.cpp:33:30) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 1. (Systolic-Matrix-Multiplier/design.cpp:25:6)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 2. (Systolic-Matrix-Multiplier/design.cpp:27:6)
INFO: [HLS 214-248] Applying array_partition to 'sysarrayA_ra': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Systolic-Matrix-Multiplier/design.cpp:41:13)
INFO: [HLS 214-248] Applying array_partition to 'sysarrayB_ra': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Systolic-Matrix-Multiplier/design.cpp:44:6)
INFO: [HLS 214-248] Applying array_partition to 'sysarrayA_rb': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Systolic-Matrix-Multiplier/design.cpp:47:6)
INFO: [HLS 214-248] Applying array_partition to 'sysarrayB_rb': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Systolic-Matrix-Multiplier/design.cpp:50:6)
INFO: [HLS 214-248] Applying array_partition to 'sysarrayC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Systolic-Matrix-Multiplier/design.cpp:53:6)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Systolic-Matrix-Multiplier/design.cpp:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Systolic-Matrix-Multiplier/design.cpp:31:19)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 512 has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Systolic-Matrix-Multiplier/design.cpp:142:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.22 seconds. CPU system time: 0.49 seconds. Elapsed time: 9.22 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'multiplier' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'multiplier' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (Systolic-Matrix-Multiplier/design.cpp:31) in function 'multiplier' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'multiplier' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'multiplier' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'multiplier' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_3' (Systolic-Matrix-Multiplier/design.cpp:142) in function 'multiplier' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic-Matrix-Multiplier/design.cpp:37:32) to (Systolic-Matrix-Multiplier/design.cpp:31:19) in function 'multiplier'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic-Matrix-Multiplier/design.cpp:63:9) to (Systolic-Matrix-Multiplier/design.cpp:60:9) in function 'multiplier'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'multiplier' (Systolic-Matrix-Multiplier/design.cpp:5)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'localA' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB' (Systolic-Matrix-Multiplier/design.cpp:37:30)
INFO: [HLS 200-472] Inferring partial write operation for 'localA.6' (Systolic-Matrix-Multiplier/design.cpp:36:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiplier' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.207 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.209 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_VITIS_LOOP_142_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_142_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.225 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiplier_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiplier_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiplier_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiplier_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiplier_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multiplier_Pipeline_VITIS_LOOP_31_1' pipeline 'VITIS_LOOP_31_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiplier_Pipeline_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiplier_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiplier_Pipeline_4'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'Systolic-Matrix-Multiplier/design.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.52 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'systolic2_load' is marked as complete unroll implied by the pipeline pragma (Systolic-Matrix-Multiplier/design.cpp:66:13)
INFO: [HLS 214-291] Loop 'systolic3_load' is marked as complete unroll implied by the pipeline pragma (Systolic-Matrix-Multiplier/design.cpp:69:17)
INFO: [HLS 214-291] Loop 'systolic2_compute' is marked as complete unroll implied by the pipeline pragma (Systolic-Matrix-Multiplier/design.cpp:103:13)
INFO: [HLS 214-291] Loop 'systolic3_compute' is marked as complete unroll implied by the pipeline pragma (Systolic-Matrix-Multiplier/design.cpp:106:17)
INFO: [HLS 214-291] Loop 'systolic2_shift' is marked as complete unroll implied by the pipeline pragma (Systolic-Matrix-Multiplier/design.cpp:130:13)
INFO: [HLS 214-291] Loop 'systolic3_shift' is marked as complete unroll implied by the pipeline pragma (Systolic-Matrix-Multiplier/design.cpp:133:17)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_144_4' (Systolic-Matrix-Multiplier/design.cpp:144:31) in function 'multiplier': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8). (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_4' (Systolic-Matrix-Multiplier/design.cpp:144:31) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'systolic2_load' (Systolic-Matrix-Multiplier/design.cpp:66:13) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'systolic3_load' (Systolic-Matrix-Multiplier/design.cpp:69:17) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'systolic2_compute' (Systolic-Matrix-Multiplier/design.cpp:103:13) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'systolic3_compute' (Systolic-Matrix-Multiplier/design.cpp:106:17) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'systolic2_shift' (Systolic-Matrix-Multiplier/design.cpp:130:13) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'systolic3_shift' (Systolic-Matrix-Multiplier/design.cpp:133:17) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_33_2' (Systolic-Matrix-Multiplier/design.cpp:33:30) in function 'multiplier': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8). (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_2' (Systolic-Matrix-Multiplier/design.cpp:33:30) in function 'multiplier' completely with a factor of 8 (Systolic-Matrix-Multiplier/design.cpp:11:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 1. (Systolic-Matrix-Multiplier/design.cpp:25:6)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 2. (Systolic-Matrix-Multiplier/design.cpp:27:6)
INFO: [HLS 214-248] Applying array_partition to 'sysarrayA_ra': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Systolic-Matrix-Multiplier/design.cpp:41:13)
INFO: [HLS 214-248] Applying array_partition to 'sysarrayB_ra': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Systolic-Matrix-Multiplier/design.cpp:44:6)
INFO: [HLS 214-248] Applying array_partition to 'sysarrayA_rb': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Systolic-Matrix-Multiplier/design.cpp:47:6)
INFO: [HLS 214-248] Applying array_partition to 'sysarrayB_rb': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Systolic-Matrix-Multiplier/design.cpp:50:6)
INFO: [HLS 214-248] Applying array_partition to 'sysarrayC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Systolic-Matrix-Multiplier/design.cpp:53:6)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Systolic-Matrix-Multiplier/design.cpp:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Systolic-Matrix-Multiplier/design.cpp:31:19)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 512 has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Systolic-Matrix-Multiplier/design.cpp:142:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.4 seconds. CPU system time: 0.48 seconds. Elapsed time: 9.92 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'multiplier' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'multiplier' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (Systolic-Matrix-Multiplier/design.cpp:31) in function 'multiplier' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'multiplier' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'multiplier' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'multiplier' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_3' (Systolic-Matrix-Multiplier/design.cpp:142) in function 'multiplier' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic-Matrix-Multiplier/design.cpp:37:32) to (Systolic-Matrix-Multiplier/design.cpp:31:19) in function 'multiplier'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic-Matrix-Multiplier/design.cpp:63:9) to (Systolic-Matrix-Multiplier/design.cpp:60:9) in function 'multiplier'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'multiplier' (Systolic-Matrix-Multiplier/design.cpp:5)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'localA' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'localA.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'localB' (Systolic-Matrix-Multiplier/design.cpp:37:30)
INFO: [HLS 200-472] Inferring partial write operation for 'localA.6' (Systolic-Matrix-Multiplier/design.cpp:36:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiplier' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.207 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.209 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier_Pipeline_VITIS_LOOP_142_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_142_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiplier' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.225 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiplier_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiplier_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiplier_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiplier_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiplier_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multiplier_Pipeline_VITIS_LOOP_31_1' pipeline 'VITIS_LOOP_31_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'multiplier_Pipeline_VITIS_LOOP_31_1/m_axi_gmem2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiplier_Pipeline_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiplier_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiplier_Pipeline_4'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
