#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002a214e1edf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002a214e5a390_0 .net "PC", 31 0, v000002a214e549a0_0;  1 drivers
v000002a214e5a430_0 .var "clk", 0 0;
v000002a214e5b830_0 .net "clkout", 0 0, L_000002a214e9e7f0;  1 drivers
v000002a214e5a4d0_0 .net "cycles_consumed", 31 0, v000002a214e5b8d0_0;  1 drivers
v000002a214e5b5b0_0 .var "rst", 0 0;
S_000002a214dc5d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002a214e1edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002a214e33190 .param/l "RType" 0 4 2, C4<000000>;
P_000002a214e331c8 .param/l "add" 0 4 5, C4<100000>;
P_000002a214e33200 .param/l "addi" 0 4 8, C4<001000>;
P_000002a214e33238 .param/l "addu" 0 4 5, C4<100001>;
P_000002a214e33270 .param/l "and_" 0 4 5, C4<100100>;
P_000002a214e332a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002a214e332e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002a214e33318 .param/l "bne" 0 4 10, C4<000101>;
P_000002a214e33350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002a214e33388 .param/l "j" 0 4 12, C4<000010>;
P_000002a214e333c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002a214e333f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002a214e33430 .param/l "lw" 0 4 8, C4<100011>;
P_000002a214e33468 .param/l "nor_" 0 4 5, C4<100111>;
P_000002a214e334a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002a214e334d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002a214e33510 .param/l "sgt" 0 4 6, C4<101011>;
P_000002a214e33548 .param/l "sll" 0 4 6, C4<000000>;
P_000002a214e33580 .param/l "slt" 0 4 5, C4<101010>;
P_000002a214e335b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002a214e335f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002a214e33628 .param/l "sub" 0 4 5, C4<100010>;
P_000002a214e33660 .param/l "subu" 0 4 5, C4<100011>;
P_000002a214e33698 .param/l "sw" 0 4 8, C4<101011>;
P_000002a214e336d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002a214e33708 .param/l "xori" 0 4 8, C4<001110>;
L_000002a214e9f0b0 .functor NOT 1, v000002a214e5b5b0_0, C4<0>, C4<0>, C4<0>;
L_000002a214e9ed30 .functor NOT 1, v000002a214e5b5b0_0, C4<0>, C4<0>, C4<0>;
L_000002a214e9f040 .functor NOT 1, v000002a214e5b5b0_0, C4<0>, C4<0>, C4<0>;
L_000002a214e9ef60 .functor NOT 1, v000002a214e5b5b0_0, C4<0>, C4<0>, C4<0>;
L_000002a214e9f120 .functor NOT 1, v000002a214e5b5b0_0, C4<0>, C4<0>, C4<0>;
L_000002a214e9eda0 .functor NOT 1, v000002a214e5b5b0_0, C4<0>, C4<0>, C4<0>;
L_000002a214e9f510 .functor NOT 1, v000002a214e5b5b0_0, C4<0>, C4<0>, C4<0>;
L_000002a214e9e9b0 .functor NOT 1, v000002a214e5b5b0_0, C4<0>, C4<0>, C4<0>;
L_000002a214e9e7f0 .functor OR 1, v000002a214e5a430_0, v000002a214e26f60_0, C4<0>, C4<0>;
L_000002a214e9ecc0 .functor OR 1, L_000002a214e5d0c0, L_000002a214e5d8e0, C4<0>, C4<0>;
L_000002a214e9f190 .functor AND 1, L_000002a214e5d020, L_000002a214e5c9e0, C4<1>, C4<1>;
L_000002a214e9f200 .functor NOT 1, v000002a214e5b5b0_0, C4<0>, C4<0>, C4<0>;
L_000002a214e9ee80 .functor OR 1, L_000002a214e5cda0, L_000002a214e5de80, C4<0>, C4<0>;
L_000002a214e9f4a0 .functor OR 1, L_000002a214e9ee80, L_000002a214e5dfc0, C4<0>, C4<0>;
L_000002a214e9f350 .functor OR 1, L_000002a214e5c6c0, L_000002a214ef81a0, C4<0>, C4<0>;
L_000002a214e9f3c0 .functor AND 1, L_000002a214e5c620, L_000002a214e9f350, C4<1>, C4<1>;
L_000002a214e9ebe0 .functor OR 1, L_000002a214ef91e0, L_000002a214ef7660, C4<0>, C4<0>;
L_000002a214e9f430 .functor AND 1, L_000002a214ef8240, L_000002a214e9ebe0, C4<1>, C4<1>;
L_000002a214e9e630 .functor NOT 1, L_000002a214e9e7f0, C4<0>, C4<0>, C4<0>;
v000002a214e54d60_0 .net "ALUOp", 3 0, v000002a214e278c0_0;  1 drivers
v000002a214e54540_0 .net "ALUResult", 31 0, v000002a214e54900_0;  1 drivers
v000002a214e54e00_0 .net "ALUSrc", 0 0, v000002a214e27000_0;  1 drivers
v000002a214e56eb0_0 .net "ALUin2", 31 0, L_000002a214ef9140;  1 drivers
v000002a214e578b0_0 .net "MemReadEn", 0 0, v000002a214e27500_0;  1 drivers
v000002a214e56910_0 .net "MemWriteEn", 0 0, v000002a214e26ce0_0;  1 drivers
v000002a214e579f0_0 .net "MemtoReg", 0 0, v000002a214e262e0_0;  1 drivers
v000002a214e56ff0_0 .net "PC", 31 0, v000002a214e549a0_0;  alias, 1 drivers
v000002a214e580d0_0 .net "PCPlus1", 31 0, L_000002a214e5cee0;  1 drivers
v000002a214e576d0_0 .net "PCsrc", 0 0, v000002a214e54400_0;  1 drivers
v000002a214e567d0_0 .net "RegDst", 0 0, v000002a214e27b40_0;  1 drivers
v000002a214e56a50_0 .net "RegWriteEn", 0 0, v000002a214e26d80_0;  1 drivers
v000002a214e57d10_0 .net "WriteRegister", 4 0, L_000002a214e5dd40;  1 drivers
v000002a214e57270_0 .net *"_ivl_0", 0 0, L_000002a214e9f0b0;  1 drivers
L_000002a214e9f640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a214e569b0_0 .net/2u *"_ivl_10", 4 0, L_000002a214e9f640;  1 drivers
L_000002a214e9fa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e565f0_0 .net *"_ivl_101", 15 0, L_000002a214e9fa30;  1 drivers
v000002a214e56af0_0 .net *"_ivl_102", 31 0, L_000002a214e5d3e0;  1 drivers
L_000002a214e9fa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e56870_0 .net *"_ivl_105", 25 0, L_000002a214e9fa78;  1 drivers
L_000002a214e9fac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e57a90_0 .net/2u *"_ivl_106", 31 0, L_000002a214e9fac0;  1 drivers
v000002a214e57e50_0 .net *"_ivl_108", 0 0, L_000002a214e5d020;  1 drivers
L_000002a214e9fb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002a214e56e10_0 .net/2u *"_ivl_110", 5 0, L_000002a214e9fb08;  1 drivers
v000002a214e57770_0 .net *"_ivl_112", 0 0, L_000002a214e5c9e0;  1 drivers
v000002a214e57950_0 .net *"_ivl_115", 0 0, L_000002a214e9f190;  1 drivers
v000002a214e571d0_0 .net *"_ivl_116", 47 0, L_000002a214e5d480;  1 drivers
L_000002a214e9fb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e56f50_0 .net *"_ivl_119", 15 0, L_000002a214e9fb50;  1 drivers
L_000002a214e9f688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a214e57130_0 .net/2u *"_ivl_12", 5 0, L_000002a214e9f688;  1 drivers
v000002a214e56690_0 .net *"_ivl_120", 47 0, L_000002a214e5d2a0;  1 drivers
L_000002a214e9fb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e57090_0 .net *"_ivl_123", 15 0, L_000002a214e9fb98;  1 drivers
v000002a214e56730_0 .net *"_ivl_125", 0 0, L_000002a214e5d5c0;  1 drivers
v000002a214e56b90_0 .net *"_ivl_126", 31 0, L_000002a214e5da20;  1 drivers
v000002a214e57b30_0 .net *"_ivl_128", 47 0, L_000002a214e5c300;  1 drivers
v000002a214e57bd0_0 .net *"_ivl_130", 47 0, L_000002a214e5cb20;  1 drivers
v000002a214e57310_0 .net *"_ivl_132", 47 0, L_000002a214e5dde0;  1 drivers
v000002a214e57db0_0 .net *"_ivl_134", 47 0, L_000002a214e5dca0;  1 drivers
v000002a214e573b0_0 .net *"_ivl_14", 0 0, L_000002a214e5a7f0;  1 drivers
v000002a214e56c30_0 .net *"_ivl_140", 0 0, L_000002a214e9f200;  1 drivers
L_000002a214e9fc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e57450_0 .net/2u *"_ivl_142", 31 0, L_000002a214e9fc28;  1 drivers
L_000002a214e9fd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002a214e57ef0_0 .net/2u *"_ivl_146", 5 0, L_000002a214e9fd00;  1 drivers
v000002a214e56cd0_0 .net *"_ivl_148", 0 0, L_000002a214e5cda0;  1 drivers
L_000002a214e9fd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002a214e57c70_0 .net/2u *"_ivl_150", 5 0, L_000002a214e9fd48;  1 drivers
v000002a214e56d70_0 .net *"_ivl_152", 0 0, L_000002a214e5de80;  1 drivers
v000002a214e57f90_0 .net *"_ivl_155", 0 0, L_000002a214e9ee80;  1 drivers
L_000002a214e9fd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002a214e57630_0 .net/2u *"_ivl_156", 5 0, L_000002a214e9fd90;  1 drivers
v000002a214e58030_0 .net *"_ivl_158", 0 0, L_000002a214e5dfc0;  1 drivers
L_000002a214e9f6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002a214e58170_0 .net/2u *"_ivl_16", 4 0, L_000002a214e9f6d0;  1 drivers
v000002a214e574f0_0 .net *"_ivl_161", 0 0, L_000002a214e9f4a0;  1 drivers
L_000002a214e9fdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e562d0_0 .net/2u *"_ivl_162", 15 0, L_000002a214e9fdd8;  1 drivers
v000002a214e56370_0 .net *"_ivl_164", 31 0, L_000002a214e5e060;  1 drivers
v000002a214e56410_0 .net *"_ivl_167", 0 0, L_000002a214e5e100;  1 drivers
v000002a214e57810_0 .net *"_ivl_168", 15 0, L_000002a214e5e1a0;  1 drivers
v000002a214e564b0_0 .net *"_ivl_170", 31 0, L_000002a214e5c3a0;  1 drivers
v000002a214e56550_0 .net *"_ivl_174", 31 0, L_000002a214e5c4e0;  1 drivers
L_000002a214e9fe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e57590_0 .net *"_ivl_177", 25 0, L_000002a214e9fe20;  1 drivers
L_000002a214e9fe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e590a0_0 .net/2u *"_ivl_178", 31 0, L_000002a214e9fe68;  1 drivers
v000002a214e59320_0 .net *"_ivl_180", 0 0, L_000002a214e5c620;  1 drivers
L_000002a214e9feb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a214e59d20_0 .net/2u *"_ivl_182", 5 0, L_000002a214e9feb0;  1 drivers
v000002a214e59be0_0 .net *"_ivl_184", 0 0, L_000002a214e5c6c0;  1 drivers
L_000002a214e9fef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a214e59e60_0 .net/2u *"_ivl_186", 5 0, L_000002a214e9fef8;  1 drivers
v000002a214e59960_0 .net *"_ivl_188", 0 0, L_000002a214ef81a0;  1 drivers
v000002a214e584c0_0 .net *"_ivl_19", 4 0, L_000002a214e5aa70;  1 drivers
v000002a214e59000_0 .net *"_ivl_191", 0 0, L_000002a214e9f350;  1 drivers
v000002a214e58420_0 .net *"_ivl_193", 0 0, L_000002a214e9f3c0;  1 drivers
L_000002a214e9ff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a214e59820_0 .net/2u *"_ivl_194", 5 0, L_000002a214e9ff40;  1 drivers
v000002a214e59460_0 .net *"_ivl_196", 0 0, L_000002a214ef8600;  1 drivers
L_000002a214e9ff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a214e59500_0 .net/2u *"_ivl_198", 31 0, L_000002a214e9ff88;  1 drivers
L_000002a214e9f5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a214e58b00_0 .net/2u *"_ivl_2", 5 0, L_000002a214e9f5f8;  1 drivers
v000002a214e593c0_0 .net *"_ivl_20", 4 0, L_000002a214e5ae30;  1 drivers
v000002a214e58c40_0 .net *"_ivl_200", 31 0, L_000002a214ef7ac0;  1 drivers
v000002a214e58ec0_0 .net *"_ivl_204", 31 0, L_000002a214ef8380;  1 drivers
L_000002a214e9ffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e5a180_0 .net *"_ivl_207", 25 0, L_000002a214e9ffd0;  1 drivers
L_000002a214ea0018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e59f00_0 .net/2u *"_ivl_208", 31 0, L_000002a214ea0018;  1 drivers
v000002a214e59140_0 .net *"_ivl_210", 0 0, L_000002a214ef8240;  1 drivers
L_000002a214ea0060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a214e591e0_0 .net/2u *"_ivl_212", 5 0, L_000002a214ea0060;  1 drivers
v000002a214e5a040_0 .net *"_ivl_214", 0 0, L_000002a214ef91e0;  1 drivers
L_000002a214ea00a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a214e596e0_0 .net/2u *"_ivl_216", 5 0, L_000002a214ea00a8;  1 drivers
v000002a214e5a0e0_0 .net *"_ivl_218", 0 0, L_000002a214ef7660;  1 drivers
v000002a214e595a0_0 .net *"_ivl_221", 0 0, L_000002a214e9ebe0;  1 drivers
v000002a214e582e0_0 .net *"_ivl_223", 0 0, L_000002a214e9f430;  1 drivers
L_000002a214ea00f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a214e59640_0 .net/2u *"_ivl_224", 5 0, L_000002a214ea00f0;  1 drivers
v000002a214e589c0_0 .net *"_ivl_226", 0 0, L_000002a214ef8ba0;  1 drivers
v000002a214e59780_0 .net *"_ivl_228", 31 0, L_000002a214ef7c00;  1 drivers
v000002a214e58380_0 .net *"_ivl_24", 0 0, L_000002a214e9f040;  1 drivers
L_000002a214e9f718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a214e58560_0 .net/2u *"_ivl_26", 4 0, L_000002a214e9f718;  1 drivers
v000002a214e598c0_0 .net *"_ivl_29", 4 0, L_000002a214e5b150;  1 drivers
v000002a214e58ba0_0 .net *"_ivl_32", 0 0, L_000002a214e9ef60;  1 drivers
L_000002a214e9f760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a214e59280_0 .net/2u *"_ivl_34", 4 0, L_000002a214e9f760;  1 drivers
v000002a214e59a00_0 .net *"_ivl_37", 4 0, L_000002a214e5b650;  1 drivers
v000002a214e59aa0_0 .net *"_ivl_40", 0 0, L_000002a214e9f120;  1 drivers
L_000002a214e9f7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e59fa0_0 .net/2u *"_ivl_42", 15 0, L_000002a214e9f7a8;  1 drivers
v000002a214e59b40_0 .net *"_ivl_45", 15 0, L_000002a214e5c8a0;  1 drivers
v000002a214e59c80_0 .net *"_ivl_48", 0 0, L_000002a214e9eda0;  1 drivers
v000002a214e59dc0_0 .net *"_ivl_5", 5 0, L_000002a214e5a610;  1 drivers
L_000002a214e9f7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e58600_0 .net/2u *"_ivl_50", 36 0, L_000002a214e9f7f0;  1 drivers
L_000002a214e9f838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e58ce0_0 .net/2u *"_ivl_52", 31 0, L_000002a214e9f838;  1 drivers
v000002a214e586a0_0 .net *"_ivl_55", 4 0, L_000002a214e5d840;  1 drivers
v000002a214e58d80_0 .net *"_ivl_56", 36 0, L_000002a214e5d520;  1 drivers
v000002a214e58740_0 .net *"_ivl_58", 36 0, L_000002a214e5c760;  1 drivers
v000002a214e587e0_0 .net *"_ivl_62", 0 0, L_000002a214e9f510;  1 drivers
L_000002a214e9f880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a214e58880_0 .net/2u *"_ivl_64", 5 0, L_000002a214e9f880;  1 drivers
v000002a214e58920_0 .net *"_ivl_67", 5 0, L_000002a214e5d160;  1 drivers
v000002a214e58f60_0 .net *"_ivl_70", 0 0, L_000002a214e9e9b0;  1 drivers
L_000002a214e9f8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e58a60_0 .net/2u *"_ivl_72", 57 0, L_000002a214e9f8c8;  1 drivers
L_000002a214e9f910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e58e20_0 .net/2u *"_ivl_74", 31 0, L_000002a214e9f910;  1 drivers
v000002a214e5b290_0 .net *"_ivl_77", 25 0, L_000002a214e5c940;  1 drivers
v000002a214e5b6f0_0 .net *"_ivl_78", 57 0, L_000002a214e5c580;  1 drivers
v000002a214e5bb50_0 .net *"_ivl_8", 0 0, L_000002a214e9ed30;  1 drivers
v000002a214e5b010_0 .net *"_ivl_80", 57 0, L_000002a214e5ca80;  1 drivers
L_000002a214e9f958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a214e5bf10_0 .net/2u *"_ivl_84", 31 0, L_000002a214e9f958;  1 drivers
L_000002a214e9f9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a214e5aed0_0 .net/2u *"_ivl_88", 5 0, L_000002a214e9f9a0;  1 drivers
v000002a214e5b330_0 .net *"_ivl_90", 0 0, L_000002a214e5d0c0;  1 drivers
L_000002a214e9f9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a214e5bdd0_0 .net/2u *"_ivl_92", 5 0, L_000002a214e9f9e8;  1 drivers
v000002a214e5ba10_0 .net *"_ivl_94", 0 0, L_000002a214e5d8e0;  1 drivers
v000002a214e5bbf0_0 .net *"_ivl_97", 0 0, L_000002a214e9ecc0;  1 drivers
v000002a214e5bc90_0 .net *"_ivl_98", 47 0, L_000002a214e5d700;  1 drivers
v000002a214e5abb0_0 .net "adderResult", 31 0, L_000002a214e5d200;  1 drivers
v000002a214e5a890_0 .net "address", 31 0, L_000002a214e5d340;  1 drivers
v000002a214e5b3d0_0 .net "clk", 0 0, L_000002a214e9e7f0;  alias, 1 drivers
v000002a214e5b8d0_0 .var "cycles_consumed", 31 0;
v000002a214e5b0b0_0 .net "extImm", 31 0, L_000002a214e5c440;  1 drivers
v000002a214e5a930_0 .net "funct", 5 0, L_000002a214e5c800;  1 drivers
v000002a214e5b470_0 .net "hlt", 0 0, v000002a214e26f60_0;  1 drivers
v000002a214e5a570_0 .net "imm", 15 0, L_000002a214e5ce40;  1 drivers
v000002a214e5b510_0 .net "immediate", 31 0, L_000002a214ef7d40;  1 drivers
v000002a214e5b970_0 .net "input_clk", 0 0, v000002a214e5a430_0;  1 drivers
v000002a214e5bd30_0 .net "instruction", 31 0, L_000002a214e5d7a0;  1 drivers
v000002a214e5ac50_0 .net "memoryReadData", 31 0, v000002a214e55ee0_0;  1 drivers
v000002a214e5bab0_0 .net "nextPC", 31 0, L_000002a214e5cbc0;  1 drivers
v000002a214e5be70_0 .net "opcode", 5 0, L_000002a214e5a750;  1 drivers
v000002a214e5acf0_0 .net "rd", 4 0, L_000002a214e5af70;  1 drivers
v000002a214e5bfb0_0 .net "readData1", 31 0, L_000002a214e9f2e0;  1 drivers
v000002a214e5b790_0 .net "readData1_w", 31 0, L_000002a214ef8a60;  1 drivers
v000002a214e5c050_0 .net "readData2", 31 0, L_000002a214e9eb70;  1 drivers
v000002a214e5c0f0_0 .net "rs", 4 0, L_000002a214e5b1f0;  1 drivers
v000002a214e5a6b0_0 .net "rst", 0 0, v000002a214e5b5b0_0;  1 drivers
v000002a214e5c190_0 .net "rt", 4 0, L_000002a214e5cf80;  1 drivers
v000002a214e5ab10_0 .net "shamt", 31 0, L_000002a214e5d980;  1 drivers
v000002a214e5ad90_0 .net "wire_instruction", 31 0, L_000002a214e9ee10;  1 drivers
v000002a214e5a9d0_0 .net "writeData", 31 0, L_000002a214ef82e0;  1 drivers
v000002a214e5a2f0_0 .net "zero", 0 0, L_000002a214ef7a20;  1 drivers
L_000002a214e5a610 .part L_000002a214e5d7a0, 26, 6;
L_000002a214e5a750 .functor MUXZ 6, L_000002a214e5a610, L_000002a214e9f5f8, L_000002a214e9f0b0, C4<>;
L_000002a214e5a7f0 .cmp/eq 6, L_000002a214e5a750, L_000002a214e9f688;
L_000002a214e5aa70 .part L_000002a214e5d7a0, 11, 5;
L_000002a214e5ae30 .functor MUXZ 5, L_000002a214e5aa70, L_000002a214e9f6d0, L_000002a214e5a7f0, C4<>;
L_000002a214e5af70 .functor MUXZ 5, L_000002a214e5ae30, L_000002a214e9f640, L_000002a214e9ed30, C4<>;
L_000002a214e5b150 .part L_000002a214e5d7a0, 21, 5;
L_000002a214e5b1f0 .functor MUXZ 5, L_000002a214e5b150, L_000002a214e9f718, L_000002a214e9f040, C4<>;
L_000002a214e5b650 .part L_000002a214e5d7a0, 16, 5;
L_000002a214e5cf80 .functor MUXZ 5, L_000002a214e5b650, L_000002a214e9f760, L_000002a214e9ef60, C4<>;
L_000002a214e5c8a0 .part L_000002a214e5d7a0, 0, 16;
L_000002a214e5ce40 .functor MUXZ 16, L_000002a214e5c8a0, L_000002a214e9f7a8, L_000002a214e9f120, C4<>;
L_000002a214e5d840 .part L_000002a214e5d7a0, 6, 5;
L_000002a214e5d520 .concat [ 5 32 0 0], L_000002a214e5d840, L_000002a214e9f838;
L_000002a214e5c760 .functor MUXZ 37, L_000002a214e5d520, L_000002a214e9f7f0, L_000002a214e9eda0, C4<>;
L_000002a214e5d980 .part L_000002a214e5c760, 0, 32;
L_000002a214e5d160 .part L_000002a214e5d7a0, 0, 6;
L_000002a214e5c800 .functor MUXZ 6, L_000002a214e5d160, L_000002a214e9f880, L_000002a214e9f510, C4<>;
L_000002a214e5c940 .part L_000002a214e5d7a0, 0, 26;
L_000002a214e5c580 .concat [ 26 32 0 0], L_000002a214e5c940, L_000002a214e9f910;
L_000002a214e5ca80 .functor MUXZ 58, L_000002a214e5c580, L_000002a214e9f8c8, L_000002a214e9e9b0, C4<>;
L_000002a214e5d340 .part L_000002a214e5ca80, 0, 32;
L_000002a214e5cee0 .arith/sum 32, v000002a214e549a0_0, L_000002a214e9f958;
L_000002a214e5d0c0 .cmp/eq 6, L_000002a214e5a750, L_000002a214e9f9a0;
L_000002a214e5d8e0 .cmp/eq 6, L_000002a214e5a750, L_000002a214e9f9e8;
L_000002a214e5d700 .concat [ 32 16 0 0], L_000002a214e5d340, L_000002a214e9fa30;
L_000002a214e5d3e0 .concat [ 6 26 0 0], L_000002a214e5a750, L_000002a214e9fa78;
L_000002a214e5d020 .cmp/eq 32, L_000002a214e5d3e0, L_000002a214e9fac0;
L_000002a214e5c9e0 .cmp/eq 6, L_000002a214e5c800, L_000002a214e9fb08;
L_000002a214e5d480 .concat [ 32 16 0 0], L_000002a214e9f2e0, L_000002a214e9fb50;
L_000002a214e5d2a0 .concat [ 32 16 0 0], v000002a214e549a0_0, L_000002a214e9fb98;
L_000002a214e5d5c0 .part L_000002a214e5ce40, 15, 1;
LS_000002a214e5da20_0_0 .concat [ 1 1 1 1], L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0;
LS_000002a214e5da20_0_4 .concat [ 1 1 1 1], L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0;
LS_000002a214e5da20_0_8 .concat [ 1 1 1 1], L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0;
LS_000002a214e5da20_0_12 .concat [ 1 1 1 1], L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0;
LS_000002a214e5da20_0_16 .concat [ 1 1 1 1], L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0;
LS_000002a214e5da20_0_20 .concat [ 1 1 1 1], L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0;
LS_000002a214e5da20_0_24 .concat [ 1 1 1 1], L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0;
LS_000002a214e5da20_0_28 .concat [ 1 1 1 1], L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0, L_000002a214e5d5c0;
LS_000002a214e5da20_1_0 .concat [ 4 4 4 4], LS_000002a214e5da20_0_0, LS_000002a214e5da20_0_4, LS_000002a214e5da20_0_8, LS_000002a214e5da20_0_12;
LS_000002a214e5da20_1_4 .concat [ 4 4 4 4], LS_000002a214e5da20_0_16, LS_000002a214e5da20_0_20, LS_000002a214e5da20_0_24, LS_000002a214e5da20_0_28;
L_000002a214e5da20 .concat [ 16 16 0 0], LS_000002a214e5da20_1_0, LS_000002a214e5da20_1_4;
L_000002a214e5c300 .concat [ 16 32 0 0], L_000002a214e5ce40, L_000002a214e5da20;
L_000002a214e5cb20 .arith/sum 48, L_000002a214e5d2a0, L_000002a214e5c300;
L_000002a214e5dde0 .functor MUXZ 48, L_000002a214e5cb20, L_000002a214e5d480, L_000002a214e9f190, C4<>;
L_000002a214e5dca0 .functor MUXZ 48, L_000002a214e5dde0, L_000002a214e5d700, L_000002a214e9ecc0, C4<>;
L_000002a214e5d200 .part L_000002a214e5dca0, 0, 32;
L_000002a214e5cbc0 .functor MUXZ 32, L_000002a214e5cee0, L_000002a214e5d200, v000002a214e54400_0, C4<>;
L_000002a214e5d7a0 .functor MUXZ 32, L_000002a214e9ee10, L_000002a214e9fc28, L_000002a214e9f200, C4<>;
L_000002a214e5cda0 .cmp/eq 6, L_000002a214e5a750, L_000002a214e9fd00;
L_000002a214e5de80 .cmp/eq 6, L_000002a214e5a750, L_000002a214e9fd48;
L_000002a214e5dfc0 .cmp/eq 6, L_000002a214e5a750, L_000002a214e9fd90;
L_000002a214e5e060 .concat [ 16 16 0 0], L_000002a214e5ce40, L_000002a214e9fdd8;
L_000002a214e5e100 .part L_000002a214e5ce40, 15, 1;
LS_000002a214e5e1a0_0_0 .concat [ 1 1 1 1], L_000002a214e5e100, L_000002a214e5e100, L_000002a214e5e100, L_000002a214e5e100;
LS_000002a214e5e1a0_0_4 .concat [ 1 1 1 1], L_000002a214e5e100, L_000002a214e5e100, L_000002a214e5e100, L_000002a214e5e100;
LS_000002a214e5e1a0_0_8 .concat [ 1 1 1 1], L_000002a214e5e100, L_000002a214e5e100, L_000002a214e5e100, L_000002a214e5e100;
LS_000002a214e5e1a0_0_12 .concat [ 1 1 1 1], L_000002a214e5e100, L_000002a214e5e100, L_000002a214e5e100, L_000002a214e5e100;
L_000002a214e5e1a0 .concat [ 4 4 4 4], LS_000002a214e5e1a0_0_0, LS_000002a214e5e1a0_0_4, LS_000002a214e5e1a0_0_8, LS_000002a214e5e1a0_0_12;
L_000002a214e5c3a0 .concat [ 16 16 0 0], L_000002a214e5ce40, L_000002a214e5e1a0;
L_000002a214e5c440 .functor MUXZ 32, L_000002a214e5c3a0, L_000002a214e5e060, L_000002a214e9f4a0, C4<>;
L_000002a214e5c4e0 .concat [ 6 26 0 0], L_000002a214e5a750, L_000002a214e9fe20;
L_000002a214e5c620 .cmp/eq 32, L_000002a214e5c4e0, L_000002a214e9fe68;
L_000002a214e5c6c0 .cmp/eq 6, L_000002a214e5c800, L_000002a214e9feb0;
L_000002a214ef81a0 .cmp/eq 6, L_000002a214e5c800, L_000002a214e9fef8;
L_000002a214ef8600 .cmp/eq 6, L_000002a214e5a750, L_000002a214e9ff40;
L_000002a214ef7ac0 .functor MUXZ 32, L_000002a214e5c440, L_000002a214e9ff88, L_000002a214ef8600, C4<>;
L_000002a214ef7d40 .functor MUXZ 32, L_000002a214ef7ac0, L_000002a214e5d980, L_000002a214e9f3c0, C4<>;
L_000002a214ef8380 .concat [ 6 26 0 0], L_000002a214e5a750, L_000002a214e9ffd0;
L_000002a214ef8240 .cmp/eq 32, L_000002a214ef8380, L_000002a214ea0018;
L_000002a214ef91e0 .cmp/eq 6, L_000002a214e5c800, L_000002a214ea0060;
L_000002a214ef7660 .cmp/eq 6, L_000002a214e5c800, L_000002a214ea00a8;
L_000002a214ef8ba0 .cmp/eq 6, L_000002a214e5a750, L_000002a214ea00f0;
L_000002a214ef7c00 .functor MUXZ 32, L_000002a214e9f2e0, v000002a214e549a0_0, L_000002a214ef8ba0, C4<>;
L_000002a214ef8a60 .functor MUXZ 32, L_000002a214ef7c00, L_000002a214e9eb70, L_000002a214e9f430, C4<>;
S_000002a214dc5ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002a214dc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002a214e16920 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002a214e9eef0 .functor NOT 1, v000002a214e27000_0, C4<0>, C4<0>, C4<0>;
v000002a214e267e0_0 .net *"_ivl_0", 0 0, L_000002a214e9eef0;  1 drivers
v000002a214e261a0_0 .net "in1", 31 0, L_000002a214e9eb70;  alias, 1 drivers
v000002a214e26240_0 .net "in2", 31 0, L_000002a214ef7d40;  alias, 1 drivers
v000002a214e26600_0 .net "out", 31 0, L_000002a214ef9140;  alias, 1 drivers
v000002a214e26880_0 .net "s", 0 0, v000002a214e27000_0;  alias, 1 drivers
L_000002a214ef9140 .functor MUXZ 32, L_000002a214ef7d40, L_000002a214e9eb70, L_000002a214e9eef0, C4<>;
S_000002a214d569c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002a214dc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002a214e90090 .param/l "RType" 0 4 2, C4<000000>;
P_000002a214e900c8 .param/l "add" 0 4 5, C4<100000>;
P_000002a214e90100 .param/l "addi" 0 4 8, C4<001000>;
P_000002a214e90138 .param/l "addu" 0 4 5, C4<100001>;
P_000002a214e90170 .param/l "and_" 0 4 5, C4<100100>;
P_000002a214e901a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002a214e901e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002a214e90218 .param/l "bne" 0 4 10, C4<000101>;
P_000002a214e90250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002a214e90288 .param/l "j" 0 4 12, C4<000010>;
P_000002a214e902c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002a214e902f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002a214e90330 .param/l "lw" 0 4 8, C4<100011>;
P_000002a214e90368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002a214e903a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002a214e903d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002a214e90410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002a214e90448 .param/l "sll" 0 4 6, C4<000000>;
P_000002a214e90480 .param/l "slt" 0 4 5, C4<101010>;
P_000002a214e904b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002a214e904f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002a214e90528 .param/l "sub" 0 4 5, C4<100010>;
P_000002a214e90560 .param/l "subu" 0 4 5, C4<100011>;
P_000002a214e90598 .param/l "sw" 0 4 8, C4<101011>;
P_000002a214e905d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002a214e90608 .param/l "xori" 0 4 8, C4<001110>;
v000002a214e278c0_0 .var "ALUOp", 3 0;
v000002a214e27000_0 .var "ALUSrc", 0 0;
v000002a214e27500_0 .var "MemReadEn", 0 0;
v000002a214e26ce0_0 .var "MemWriteEn", 0 0;
v000002a214e262e0_0 .var "MemtoReg", 0 0;
v000002a214e27b40_0 .var "RegDst", 0 0;
v000002a214e26d80_0 .var "RegWriteEn", 0 0;
v000002a214e26380_0 .net "funct", 5 0, L_000002a214e5c800;  alias, 1 drivers
v000002a214e26f60_0 .var "hlt", 0 0;
v000002a214e27780_0 .net "opcode", 5 0, L_000002a214e5a750;  alias, 1 drivers
v000002a214e26e20_0 .net "rst", 0 0, v000002a214e5b5b0_0;  alias, 1 drivers
E_000002a214e16ae0 .event anyedge, v000002a214e26e20_0, v000002a214e27780_0, v000002a214e26380_0;
S_000002a214d56b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002a214dc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002a214e16c60 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002a214e9ee10 .functor BUFZ 32, L_000002a214e5d660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a214e26ec0_0 .net "Data_Out", 31 0, L_000002a214e9ee10;  alias, 1 drivers
v000002a214e270a0 .array "InstMem", 0 1023, 31 0;
v000002a214e27960_0 .net *"_ivl_0", 31 0, L_000002a214e5d660;  1 drivers
v000002a214e27a00_0 .net *"_ivl_3", 9 0, L_000002a214e5dac0;  1 drivers
v000002a214e271e0_0 .net *"_ivl_4", 11 0, L_000002a214e5cc60;  1 drivers
L_000002a214e9fbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a214e27280_0 .net *"_ivl_7", 1 0, L_000002a214e9fbe0;  1 drivers
v000002a214e27aa0_0 .net "addr", 31 0, v000002a214e549a0_0;  alias, 1 drivers
v000002a214e27320_0 .var/i "i", 31 0;
L_000002a214e5d660 .array/port v000002a214e270a0, L_000002a214e5cc60;
L_000002a214e5dac0 .part v000002a214e549a0_0, 0, 10;
L_000002a214e5cc60 .concat [ 10 2 0 0], L_000002a214e5dac0, L_000002a214e9fbe0;
S_000002a214dc53d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002a214dc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002a214e9f2e0 .functor BUFZ 32, L_000002a214e5db60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a214e9eb70 .functor BUFZ 32, L_000002a214e5cd00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a214e27dc0_0 .net *"_ivl_0", 31 0, L_000002a214e5db60;  1 drivers
v000002a214e25f20_0 .net *"_ivl_10", 6 0, L_000002a214e5dc00;  1 drivers
L_000002a214e9fcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a214e048e0_0 .net *"_ivl_13", 1 0, L_000002a214e9fcb8;  1 drivers
v000002a214e03f80_0 .net *"_ivl_2", 6 0, L_000002a214e5df20;  1 drivers
L_000002a214e9fc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a214e547c0_0 .net *"_ivl_5", 1 0, L_000002a214e9fc70;  1 drivers
v000002a214e558a0_0 .net *"_ivl_8", 31 0, L_000002a214e5cd00;  1 drivers
v000002a214e54720_0 .net "clk", 0 0, L_000002a214e9e7f0;  alias, 1 drivers
v000002a214e54a40_0 .var/i "i", 31 0;
v000002a214e556c0_0 .net "readData1", 31 0, L_000002a214e9f2e0;  alias, 1 drivers
v000002a214e54fe0_0 .net "readData2", 31 0, L_000002a214e9eb70;  alias, 1 drivers
v000002a214e54680_0 .net "readRegister1", 4 0, L_000002a214e5b1f0;  alias, 1 drivers
v000002a214e54f40_0 .net "readRegister2", 4 0, L_000002a214e5cf80;  alias, 1 drivers
v000002a214e56160 .array "registers", 31 0, 31 0;
v000002a214e55300_0 .net "rst", 0 0, v000002a214e5b5b0_0;  alias, 1 drivers
v000002a214e55da0_0 .net "we", 0 0, v000002a214e26d80_0;  alias, 1 drivers
v000002a214e554e0_0 .net "writeData", 31 0, L_000002a214ef82e0;  alias, 1 drivers
v000002a214e55bc0_0 .net "writeRegister", 4 0, L_000002a214e5dd40;  alias, 1 drivers
E_000002a214e16ca0/0 .event negedge, v000002a214e26e20_0;
E_000002a214e16ca0/1 .event posedge, v000002a214e54720_0;
E_000002a214e16ca0 .event/or E_000002a214e16ca0/0, E_000002a214e16ca0/1;
L_000002a214e5db60 .array/port v000002a214e56160, L_000002a214e5df20;
L_000002a214e5df20 .concat [ 5 2 0 0], L_000002a214e5b1f0, L_000002a214e9fc70;
L_000002a214e5cd00 .array/port v000002a214e56160, L_000002a214e5dc00;
L_000002a214e5dc00 .concat [ 5 2 0 0], L_000002a214e5cf80, L_000002a214e9fcb8;
S_000002a214dc5560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002a214dc53d0;
 .timescale 0 0;
v000002a214e27be0_0 .var/i "i", 31 0;
S_000002a214dae550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002a214dc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002a214e16d20 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002a214e9f270 .functor NOT 1, v000002a214e27b40_0, C4<0>, C4<0>, C4<0>;
v000002a214e54ea0_0 .net *"_ivl_0", 0 0, L_000002a214e9f270;  1 drivers
v000002a214e55580_0 .net "in1", 4 0, L_000002a214e5cf80;  alias, 1 drivers
v000002a214e542c0_0 .net "in2", 4 0, L_000002a214e5af70;  alias, 1 drivers
v000002a214e55080_0 .net "out", 4 0, L_000002a214e5dd40;  alias, 1 drivers
v000002a214e54360_0 .net "s", 0 0, v000002a214e27b40_0;  alias, 1 drivers
L_000002a214e5dd40 .functor MUXZ 5, L_000002a214e5af70, L_000002a214e5cf80, L_000002a214e9f270, C4<>;
S_000002a214dae6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002a214dc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002a214e17fe0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002a214e9e6a0 .functor NOT 1, v000002a214e262e0_0, C4<0>, C4<0>, C4<0>;
v000002a214e55d00_0 .net *"_ivl_0", 0 0, L_000002a214e9e6a0;  1 drivers
v000002a214e54cc0_0 .net "in1", 31 0, v000002a214e54900_0;  alias, 1 drivers
v000002a214e553a0_0 .net "in2", 31 0, v000002a214e55ee0_0;  alias, 1 drivers
v000002a214e55a80_0 .net "out", 31 0, L_000002a214ef82e0;  alias, 1 drivers
v000002a214e55120_0 .net "s", 0 0, v000002a214e262e0_0;  alias, 1 drivers
L_000002a214ef82e0 .functor MUXZ 32, v000002a214e55ee0_0, v000002a214e54900_0, L_000002a214e9e6a0, C4<>;
S_000002a214df3200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002a214dc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002a214df3390 .param/l "ADD" 0 9 12, C4<0000>;
P_000002a214df33c8 .param/l "AND" 0 9 12, C4<0010>;
P_000002a214df3400 .param/l "NOR" 0 9 12, C4<0101>;
P_000002a214df3438 .param/l "OR" 0 9 12, C4<0011>;
P_000002a214df3470 .param/l "SGT" 0 9 12, C4<0111>;
P_000002a214df34a8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002a214df34e0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002a214df3518 .param/l "SRL" 0 9 12, C4<1001>;
P_000002a214df3550 .param/l "SUB" 0 9 12, C4<0001>;
P_000002a214df3588 .param/l "XOR" 0 9 12, C4<0100>;
P_000002a214df35c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002a214df35f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002a214ea0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a214e559e0_0 .net/2u *"_ivl_0", 31 0, L_000002a214ea0138;  1 drivers
v000002a214e54c20_0 .net "opSel", 3 0, v000002a214e278c0_0;  alias, 1 drivers
v000002a214e560c0_0 .net "operand1", 31 0, L_000002a214ef8a60;  alias, 1 drivers
v000002a214e54860_0 .net "operand2", 31 0, L_000002a214ef9140;  alias, 1 drivers
v000002a214e54900_0 .var "result", 31 0;
v000002a214e55800_0 .net "zero", 0 0, L_000002a214ef7a20;  alias, 1 drivers
E_000002a214e17c20 .event anyedge, v000002a214e278c0_0, v000002a214e560c0_0, v000002a214e26600_0;
L_000002a214ef7a20 .cmp/eq 32, v000002a214e54900_0, L_000002a214ea0138;
S_000002a214ddb890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002a214dc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002a214e91660 .param/l "RType" 0 4 2, C4<000000>;
P_000002a214e91698 .param/l "add" 0 4 5, C4<100000>;
P_000002a214e916d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002a214e91708 .param/l "addu" 0 4 5, C4<100001>;
P_000002a214e91740 .param/l "and_" 0 4 5, C4<100100>;
P_000002a214e91778 .param/l "andi" 0 4 8, C4<001100>;
P_000002a214e917b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002a214e917e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002a214e91820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002a214e91858 .param/l "j" 0 4 12, C4<000010>;
P_000002a214e91890 .param/l "jal" 0 4 12, C4<000011>;
P_000002a214e918c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002a214e91900 .param/l "lw" 0 4 8, C4<100011>;
P_000002a214e91938 .param/l "nor_" 0 4 5, C4<100111>;
P_000002a214e91970 .param/l "or_" 0 4 5, C4<100101>;
P_000002a214e919a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002a214e919e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002a214e91a18 .param/l "sll" 0 4 6, C4<000000>;
P_000002a214e91a50 .param/l "slt" 0 4 5, C4<101010>;
P_000002a214e91a88 .param/l "slti" 0 4 8, C4<101010>;
P_000002a214e91ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000002a214e91af8 .param/l "sub" 0 4 5, C4<100010>;
P_000002a214e91b30 .param/l "subu" 0 4 5, C4<100011>;
P_000002a214e91b68 .param/l "sw" 0 4 8, C4<101011>;
P_000002a214e91ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002a214e91bd8 .param/l "xori" 0 4 8, C4<001110>;
v000002a214e54400_0 .var "PCsrc", 0 0;
v000002a214e55e40_0 .net "funct", 5 0, L_000002a214e5c800;  alias, 1 drivers
v000002a214e544a0_0 .net "opcode", 5 0, L_000002a214e5a750;  alias, 1 drivers
v000002a214e54b80_0 .net "operand1", 31 0, L_000002a214e9f2e0;  alias, 1 drivers
v000002a214e551c0_0 .net "operand2", 31 0, L_000002a214ef9140;  alias, 1 drivers
v000002a214e545e0_0 .net "rst", 0 0, v000002a214e5b5b0_0;  alias, 1 drivers
E_000002a214e17e20/0 .event anyedge, v000002a214e26e20_0, v000002a214e27780_0, v000002a214e556c0_0, v000002a214e26600_0;
E_000002a214e17e20/1 .event anyedge, v000002a214e26380_0;
E_000002a214e17e20 .event/or E_000002a214e17e20/0, E_000002a214e17e20/1;
S_000002a214ddba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002a214dc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002a214e55c60 .array "DataMem", 0 1023, 31 0;
v000002a214e55260_0 .net "address", 31 0, v000002a214e54900_0;  alias, 1 drivers
v000002a214e55b20_0 .net "clock", 0 0, L_000002a214e9e630;  1 drivers
v000002a214e54ae0_0 .net "data", 31 0, L_000002a214e9eb70;  alias, 1 drivers
v000002a214e55440_0 .var/i "i", 31 0;
v000002a214e55ee0_0 .var "q", 31 0;
v000002a214e55940_0 .net "rden", 0 0, v000002a214e27500_0;  alias, 1 drivers
v000002a214e55760_0 .net "wren", 0 0, v000002a214e26ce0_0;  alias, 1 drivers
E_000002a214e17460 .event posedge, v000002a214e55b20_0;
S_000002a214e91c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002a214dc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002a214e178a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002a214e55620_0 .net "PCin", 31 0, L_000002a214e5cbc0;  alias, 1 drivers
v000002a214e549a0_0 .var "PCout", 31 0;
v000002a214e55f80_0 .net "clk", 0 0, L_000002a214e9e7f0;  alias, 1 drivers
v000002a214e56020_0 .net "rst", 0 0, v000002a214e5b5b0_0;  alias, 1 drivers
    .scope S_000002a214ddb890;
T_0 ;
    %wait E_000002a214e17e20;
    %load/vec4 v000002a214e545e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a214e54400_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a214e544a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002a214e54b80_0;
    %load/vec4 v000002a214e551c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002a214e544a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002a214e54b80_0;
    %load/vec4 v000002a214e551c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002a214e544a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002a214e544a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002a214e544a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002a214e55e40_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002a214e54400_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002a214e91c20;
T_1 ;
    %wait E_000002a214e16ca0;
    %load/vec4 v000002a214e56020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a214e549a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002a214e55620_0;
    %assign/vec4 v000002a214e549a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a214d56b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a214e27320_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002a214e27320_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a214e27320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %load/vec4 v000002a214e27320_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a214e27320_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e270a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002a214d569c0;
T_3 ;
    %wait E_000002a214e16ae0;
    %load/vec4 v000002a214e26e20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002a214e26f60_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a214e27000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a214e26d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a214e26ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a214e262e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a214e27500_0, 0;
    %assign/vec4 v000002a214e27b40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002a214e26f60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002a214e278c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002a214e27000_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a214e26d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a214e26ce0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a214e262e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a214e27500_0, 0, 1;
    %store/vec4 v000002a214e27b40_0, 0, 1;
    %load/vec4 v000002a214e27780_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e26f60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e27b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e26d80_0, 0;
    %load/vec4 v000002a214e26380_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e27000_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e27000_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e26d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e27b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e27000_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e26d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a214e27b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e27000_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e26d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e27000_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e26d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e27000_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e26d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e27000_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e26d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e27000_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e27500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e26d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e27000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e262e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e26ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a214e27000_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a214e278c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002a214dc53d0;
T_4 ;
    %wait E_000002a214e16ca0;
    %fork t_1, S_000002a214dc5560;
    %jmp t_0;
    .scope S_000002a214dc5560;
t_1 ;
    %load/vec4 v000002a214e55300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a214e27be0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002a214e27be0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a214e27be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e56160, 0, 4;
    %load/vec4 v000002a214e27be0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a214e27be0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002a214e55da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002a214e554e0_0;
    %load/vec4 v000002a214e55bc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e56160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e56160, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002a214dc53d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002a214dc53d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a214e54a40_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002a214e54a40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002a214e54a40_0;
    %ix/getv/s 4, v000002a214e54a40_0;
    %load/vec4a v000002a214e56160, 4;
    %ix/getv/s 4, v000002a214e54a40_0;
    %load/vec4a v000002a214e56160, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002a214e54a40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a214e54a40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002a214df3200;
T_6 ;
    %wait E_000002a214e17c20;
    %load/vec4 v000002a214e54c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a214e54900_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002a214e560c0_0;
    %load/vec4 v000002a214e54860_0;
    %add;
    %assign/vec4 v000002a214e54900_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002a214e560c0_0;
    %load/vec4 v000002a214e54860_0;
    %sub;
    %assign/vec4 v000002a214e54900_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002a214e560c0_0;
    %load/vec4 v000002a214e54860_0;
    %and;
    %assign/vec4 v000002a214e54900_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002a214e560c0_0;
    %load/vec4 v000002a214e54860_0;
    %or;
    %assign/vec4 v000002a214e54900_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002a214e560c0_0;
    %load/vec4 v000002a214e54860_0;
    %xor;
    %assign/vec4 v000002a214e54900_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002a214e560c0_0;
    %load/vec4 v000002a214e54860_0;
    %or;
    %inv;
    %assign/vec4 v000002a214e54900_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002a214e560c0_0;
    %load/vec4 v000002a214e54860_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002a214e54900_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002a214e54860_0;
    %load/vec4 v000002a214e560c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002a214e54900_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002a214e560c0_0;
    %ix/getv 4, v000002a214e54860_0;
    %shiftl 4;
    %assign/vec4 v000002a214e54900_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002a214e560c0_0;
    %ix/getv 4, v000002a214e54860_0;
    %shiftr 4;
    %assign/vec4 v000002a214e54900_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002a214ddba20;
T_7 ;
    %wait E_000002a214e17460;
    %load/vec4 v000002a214e55940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002a214e55260_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002a214e55c60, 4;
    %assign/vec4 v000002a214e55ee0_0, 0;
T_7.0 ;
    %load/vec4 v000002a214e55760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002a214e54ae0_0;
    %ix/getv 3, v000002a214e55260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e55c60, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002a214ddba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a214e55440_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002a214e55440_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a214e55440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a214e55c60, 0, 4;
    %load/vec4 v000002a214e55440_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a214e55440_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002a214ddba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a214e55440_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002a214e55440_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002a214e55440_0;
    %load/vec4a v000002a214e55c60, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002a214e55440_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002a214e55440_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a214e55440_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002a214dc5d10;
T_10 ;
    %wait E_000002a214e16ca0;
    %load/vec4 v000002a214e5a6b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a214e5b8d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002a214e5b8d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a214e5b8d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002a214e1edf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a214e5a430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a214e5b5b0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002a214e1edf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002a214e5a430_0;
    %inv;
    %assign/vec4 v000002a214e5a430_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002a214e1edf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a214e5b5b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a214e5b5b0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002a214e5a4d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
