// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "10/03/2022 17:32:22"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab3 (
	CLOCK_50,
	SW,
	KEY,
	LEDR,
	HEX0);
input 	CLOCK_50;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[6:0] HEX0;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[9]~input_o ;
wire \mode~q ;
wire \KEY[0]~input_o ;
wire \pre_reset~0_combout ;
wire \pre_reset~q ;
wire \reset~q ;
wire \KEY[2]~input_o ;
wire \read_edge|del_in~0_combout ;
wire \read_edge|del_in~q ;
wire \fifo_1|rd_data~0_combout ;
wire \KEY[1]~input_o ;
wire \pre_clear~0_combout ;
wire \pre_clear~q ;
wire \clear~q ;
wire \KEY[3]~input_o ;
wire \write_edge|del_in~0_combout ;
wire \write_edge|del_in~q ;
wire \fifo_1|counter[3]~1_combout ;
wire \write_edge|out~combout ;
wire \fifo_1|counter[3]~6_combout ;
wire \fifo_1|Equal0~1_combout ;
wire \fifo_1|rd_data~3_combout ;
wire \fifo_1|counter~5_combout ;
wire \fifo_1|counter[3]~0_combout ;
wire \fifo_1|counter[2]~14_combout ;
wire \fifo_1|Add2~1_combout ;
wire \fifo_1|always0~0_combout ;
wire \fifo_1|Add1~1_combout ;
wire \fifo_1|counter[3]~8_combout ;
wire \fifo_1|Add4~1_combout ;
wire \fifo_1|counter[3]~9_combout ;
wire \fifo_1|Equal2~0_combout ;
wire \fifo_1|counter[3]~7_combout ;
wire \fifo_1|Equal1~0_combout ;
wire \fifo_1|counter[3]~10_combout ;
wire \fifo_1|counter[3]~11_combout ;
wire \fifo_1|counter[3]~12_combout ;
wire \fifo_1|counter[1]~13_combout ;
wire \fifo_1|Add2~0_combout ;
wire \fifo_1|Add1~0_combout ;
wire \fifo_1|counter[3]~2_combout ;
wire \fifo_1|Add4~0_combout ;
wire \fifo_1|counter~3_combout ;
wire \fifo_1|counter[4]~4_combout ;
wire \fifo_1|Equal0~0_combout ;
wire \fifo_1|overflow~0_combout ;
wire \fifo_1|overflow~q ;
wire \fifo_1|rd_data~1_combout ;
wire \fifo_1|rd_index~0_combout ;
wire \fifo_1|stack~2_combout ;
wire \SW[0]~input_o ;
wire \fifo_1|wr_index~0_combout ;
wire \fifo_1|wr_index[3]~1_combout ;
wire \fifo_1|Add0~0_combout ;
wire \fifo_1|Add0~1_combout ;
wire \fifo_1|Add0~2_combout ;
wire \fifo_1|rd_index~1_combout ;
wire \fifo_1|Add3~0_combout ;
wire \fifo_1|rd_index~2_combout ;
wire \fifo_1|Add3~1_combout ;
wire \fifo_1|rd_index~3_combout ;
wire \SW[1]~input_o ;
wire \data_in[1]~feeder_combout ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \data_in[7]~feeder_combout ;
wire \SW[8]~input_o ;
wire \fifo_1|stack_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \fifo_1|rd_data[0]~feeder_combout ;
wire \fifo_1|stack~0_combout ;
wire \fifo_1|stack~1_combout ;
wire \fifo_1|rd_data[2]~2_combout ;
wire \LEDR~0_combout ;
wire \fifo_1|stack_rtl_0|auto_generated|ram_block1a1 ;
wire \fifo_1|rd_data[1]~feeder_combout ;
wire \LEDR~1_combout ;
wire \fifo_1|stack_rtl_0|auto_generated|ram_block1a2 ;
wire \fifo_1|rd_data[2]~feeder_combout ;
wire \LEDR~2_combout ;
wire \fifo_1|stack_rtl_0|auto_generated|ram_block1a3 ;
wire \fifo_1|rd_data[3]~feeder_combout ;
wire \LEDR~3_combout ;
wire \fifo_1|stack_rtl_0|auto_generated|ram_block1a4 ;
wire \fifo_1|rd_data[4]~feeder_combout ;
wire \LEDR~4_combout ;
wire \fifo_1|stack_rtl_0|auto_generated|ram_block1a5 ;
wire \fifo_1|rd_data[5]~feeder_combout ;
wire \LEDR~5_combout ;
wire \fifo_1|stack_rtl_0|auto_generated|ram_block1a6 ;
wire \fifo_1|rd_data[6]~feeder_combout ;
wire \LEDR~6_combout ;
wire \fifo_1|stack_rtl_0|auto_generated|ram_block1a7 ;
wire \fifo_1|rd_data[7]~feeder_combout ;
wire \LEDR~7_combout ;
wire \fifo_1|stack_rtl_0|auto_generated|ram_block1a8 ;
wire \fifo_1|rd_data[8]~feeder_combout ;
wire \LEDR~8_combout ;
wire \hexa|Decoder0~0_combout ;
wire [8:0] \fifo_1|rd_data ;
wire [3:0] \fifo_1|wr_index ;
wire [4:0] \fifo_1|counter ;
wire [3:0] \fifo_1|rd_index ;
wire [0:17] \fifo_1|stack_rtl_0_bypass ;
wire [15:0] data_in;

wire [39:0] \fifo_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \fifo_1|stack_rtl_0|auto_generated|ram_block1a0~portbdataout  = \fifo_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \fifo_1|stack_rtl_0|auto_generated|ram_block1a1  = \fifo_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \fifo_1|stack_rtl_0|auto_generated|ram_block1a2  = \fifo_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \fifo_1|stack_rtl_0|auto_generated|ram_block1a3  = \fifo_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \fifo_1|stack_rtl_0|auto_generated|ram_block1a4  = \fifo_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \fifo_1|stack_rtl_0|auto_generated|ram_block1a5  = \fifo_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \fifo_1|stack_rtl_0|auto_generated|ram_block1a6  = \fifo_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \fifo_1|stack_rtl_0|auto_generated|ram_block1a7  = \fifo_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \fifo_1|stack_rtl_0|auto_generated|ram_block1a8  = \fifo_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\LEDR~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\LEDR~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\LEDR~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\LEDR~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\LEDR~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\LEDR~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\LEDR~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\LEDR~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\LEDR~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\mode~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(!\fifo_1|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(!\fifo_1|overflow~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\hexa|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y4_N38
dffeas mode(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam mode.is_wysiwyg = "true";
defparam mode.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N12
cyclonev_lcell_comb \pre_reset~0 (
// Equation(s):
// \pre_reset~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pre_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pre_reset~0 .extended_lut = "off";
defparam \pre_reset~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \pre_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N13
dffeas pre_reset(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pre_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pre_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam pre_reset.is_wysiwyg = "true";
defparam pre_reset.power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N2
dffeas reset(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pre_reset~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset.is_wysiwyg = "true";
defparam reset.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N54
cyclonev_lcell_comb \read_edge|del_in~0 (
// Equation(s):
// \read_edge|del_in~0_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_edge|del_in~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_edge|del_in~0 .extended_lut = "off";
defparam \read_edge|del_in~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \read_edge|del_in~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N11
dffeas \read_edge|del_in (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_edge|del_in~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_edge|del_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \read_edge|del_in .is_wysiwyg = "true";
defparam \read_edge|del_in .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N6
cyclonev_lcell_comb \fifo_1|rd_data~0 (
// Equation(s):
// \fifo_1|rd_data~0_combout  = ( !\read_edge|del_in~q  & ( !\KEY[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\read_edge|del_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_data~0 .extended_lut = "off";
defparam \fifo_1|rd_data~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \fifo_1|rd_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N9
cyclonev_lcell_comb \pre_clear~0 (
// Equation(s):
// \pre_clear~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pre_clear~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pre_clear~0 .extended_lut = "off";
defparam \pre_clear~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \pre_clear~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N10
dffeas pre_clear(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pre_clear~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pre_clear~q ),
	.prn(vcc));
// synopsys translate_off
defparam pre_clear.is_wysiwyg = "true";
defparam pre_clear.power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N20
dffeas clear(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pre_clear~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clear~q ),
	.prn(vcc));
// synopsys translate_off
defparam clear.is_wysiwyg = "true";
defparam clear.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N12
cyclonev_lcell_comb \write_edge|del_in~0 (
// Equation(s):
// \write_edge|del_in~0_combout  = !\KEY[3]~input_o 

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_edge|del_in~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_edge|del_in~0 .extended_lut = "off";
defparam \write_edge|del_in~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \write_edge|del_in~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N26
dffeas \write_edge|del_in (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_edge|del_in~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_edge|del_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \write_edge|del_in .is_wysiwyg = "true";
defparam \write_edge|del_in .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N0
cyclonev_lcell_comb \fifo_1|counter[3]~1 (
// Equation(s):
// \fifo_1|counter[3]~1_combout  = ( !\write_edge|del_in~q  & ( !\KEY[3]~input_o  & ( (!\fifo_1|overflow~q ) # (!\clear~q ) ) ) )

	.dataa(!\fifo_1|overflow~q ),
	.datab(gnd),
	.datac(!\clear~q ),
	.datad(gnd),
	.datae(!\write_edge|del_in~q ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter[3]~1 .extended_lut = "off";
defparam \fifo_1|counter[3]~1 .lut_mask = 64'hFAFA000000000000;
defparam \fifo_1|counter[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N48
cyclonev_lcell_comb \write_edge|out (
// Equation(s):
// \write_edge|out~combout  = ( !\write_edge|del_in~q  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_edge|del_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_edge|out~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_edge|out .extended_lut = "off";
defparam \write_edge|out .lut_mask = 64'hF0F0F0F000000000;
defparam \write_edge|out .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N0
cyclonev_lcell_comb \fifo_1|counter[3]~6 (
// Equation(s):
// \fifo_1|counter[3]~6_combout  = ( \fifo_1|overflow~q  & ( \write_edge|del_in~q  & ( !\reset~q  ) ) ) # ( !\fifo_1|overflow~q  & ( \write_edge|del_in~q  & ( !\reset~q  ) ) ) # ( \fifo_1|overflow~q  & ( !\write_edge|del_in~q  & ( (!\reset~q  & 
// ((\KEY[3]~input_o ) # (\clear~q ))) ) ) ) # ( !\fifo_1|overflow~q  & ( !\write_edge|del_in~q  & ( (\KEY[3]~input_o  & !\reset~q ) ) ) )

	.dataa(!\clear~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\reset~q ),
	.datad(gnd),
	.datae(!\fifo_1|overflow~q ),
	.dataf(!\write_edge|del_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter[3]~6 .extended_lut = "off";
defparam \fifo_1|counter[3]~6 .lut_mask = 64'h30307070F0F0F0F0;
defparam \fifo_1|counter[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N33
cyclonev_lcell_comb \fifo_1|Equal0~1 (
// Equation(s):
// \fifo_1|Equal0~1_combout  = ( !\fifo_1|counter [3] & ( (!\fifo_1|counter [2] & !\fifo_1|counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_1|counter [2]),
	.datad(!\fifo_1|counter [1]),
	.datae(gnd),
	.dataf(!\fifo_1|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Equal0~1 .extended_lut = "off";
defparam \fifo_1|Equal0~1 .lut_mask = 64'hF000F00000000000;
defparam \fifo_1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N27
cyclonev_lcell_comb \fifo_1|rd_data~3 (
// Equation(s):
// \fifo_1|rd_data~3_combout  = ( \fifo_1|Equal0~1_combout  & ( (!\KEY[2]~input_o  & (!\read_edge|del_in~q  & ((\fifo_1|counter [0]) # (\fifo_1|counter [4])))) ) ) # ( !\fifo_1|Equal0~1_combout  & ( (!\KEY[2]~input_o  & !\read_edge|del_in~q ) ) )

	.dataa(!\fifo_1|counter [4]),
	.datab(!\fifo_1|counter [0]),
	.datac(!\KEY[2]~input_o ),
	.datad(!\read_edge|del_in~q ),
	.datae(gnd),
	.dataf(!\fifo_1|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_data~3 .extended_lut = "off";
defparam \fifo_1|rd_data~3 .lut_mask = 64'hF000F00070007000;
defparam \fifo_1|rd_data~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N36
cyclonev_lcell_comb \fifo_1|counter~5 (
// Equation(s):
// \fifo_1|counter~5_combout  = ( \fifo_1|counter [0] & ( \clear~q  & ( ((!\write_edge|out~combout  & !\fifo_1|rd_data~3_combout )) # (\fifo_1|overflow~q ) ) ) ) # ( !\fifo_1|counter [0] & ( \clear~q  & ( (!\fifo_1|overflow~q  & ((\fifo_1|rd_data~3_combout ) 
// # (\write_edge|out~combout ))) ) ) ) # ( \fifo_1|counter [0] & ( !\clear~q  & ( (!\write_edge|out~combout  & ((!\fifo_1|rd_data~3_combout ) # ((\fifo_1|overflow~q  & \fifo_1|Equal2~0_combout )))) # (\write_edge|out~combout  & (\fifo_1|overflow~q )) ) ) ) 
// # ( !\fifo_1|counter [0] & ( !\clear~q  & ( (!\write_edge|out~combout  & (\fifo_1|rd_data~3_combout  & ((!\fifo_1|overflow~q ) # (!\fifo_1|Equal2~0_combout )))) # (\write_edge|out~combout  & (!\fifo_1|overflow~q )) ) ) )

	.dataa(!\write_edge|out~combout ),
	.datab(!\fifo_1|overflow~q ),
	.datac(!\fifo_1|Equal2~0_combout ),
	.datad(!\fifo_1|rd_data~3_combout ),
	.datae(!\fifo_1|counter [0]),
	.dataf(!\clear~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter~5 .extended_lut = "off";
defparam \fifo_1|counter~5 .lut_mask = 64'h44ECBB1344CCBB33;
defparam \fifo_1|counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N38
dffeas \fifo_1|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|counter[0] .is_wysiwyg = "true";
defparam \fifo_1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N6
cyclonev_lcell_comb \fifo_1|counter[3]~0 (
// Equation(s):
// \fifo_1|counter[3]~0_combout  = ( \fifo_1|overflow~q  & ( !\reset~q  & ( (!\clear~q  & (((!\fifo_1|rd_data~3_combout )) # (\write_edge|out~combout ))) # (\clear~q  & (((!\fifo_1|Equal2~0_combout )))) ) ) ) # ( !\fifo_1|overflow~q  & ( !\reset~q  & ( 
// (!\write_edge|out~combout  & !\fifo_1|rd_data~3_combout ) ) ) )

	.dataa(!\clear~q ),
	.datab(!\write_edge|out~combout ),
	.datac(!\fifo_1|rd_data~3_combout ),
	.datad(!\fifo_1|Equal2~0_combout ),
	.datae(!\fifo_1|overflow~q ),
	.dataf(!\reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter[3]~0 .extended_lut = "off";
defparam \fifo_1|counter[3]~0 .lut_mask = 64'hC0C0F7A200000000;
defparam \fifo_1|counter[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N39
cyclonev_lcell_comb \fifo_1|counter[2]~14 (
// Equation(s):
// \fifo_1|counter[2]~14_combout  = ( \fifo_1|counter [2] & ( \fifo_1|counter [1] & ( (((!\fifo_1|counter [0] & \fifo_1|counter[3]~7_combout )) # (\fifo_1|counter[3]~0_combout )) # (\fifo_1|counter[3]~6_combout ) ) ) ) # ( !\fifo_1|counter [2] & ( 
// \fifo_1|counter [1] & ( (!\fifo_1|counter[3]~6_combout  & (\fifo_1|counter [0] & (!\fifo_1|counter[3]~0_combout  & \fifo_1|counter[3]~7_combout ))) ) ) ) # ( \fifo_1|counter [2] & ( !\fifo_1|counter [1] & ( ((!\fifo_1|counter[3]~6_combout  & 
// ((\fifo_1|counter[3]~7_combout ))) # (\fifo_1|counter[3]~6_combout  & (\fifo_1|counter [0] & !\fifo_1|counter[3]~7_combout ))) # (\fifo_1|counter[3]~0_combout ) ) ) ) # ( !\fifo_1|counter [2] & ( !\fifo_1|counter [1] & ( (\fifo_1|counter[3]~6_combout  & 
// (!\fifo_1|counter[3]~0_combout  & ((!\fifo_1|counter [0]) # (\fifo_1|counter[3]~7_combout )))) ) ) )

	.dataa(!\fifo_1|counter[3]~6_combout ),
	.datab(!\fifo_1|counter [0]),
	.datac(!\fifo_1|counter[3]~0_combout ),
	.datad(!\fifo_1|counter[3]~7_combout ),
	.datae(!\fifo_1|counter [2]),
	.dataf(!\fifo_1|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter[2]~14 .extended_lut = "off";
defparam \fifo_1|counter[2]~14 .lut_mask = 64'h40501FAF00205FDF;
defparam \fifo_1|counter[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N41
dffeas \fifo_1|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|counter[2] .is_wysiwyg = "true";
defparam \fifo_1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N15
cyclonev_lcell_comb \fifo_1|Add2~1 (
// Equation(s):
// \fifo_1|Add2~1_combout  = ( \fifo_1|counter [1] & ( !\fifo_1|counter [3] ) ) # ( !\fifo_1|counter [1] & ( !\fifo_1|counter [3] $ (!\fifo_1|counter [2]) ) )

	.dataa(!\fifo_1|counter [3]),
	.datab(gnd),
	.datac(!\fifo_1|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_1|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Add2~1 .extended_lut = "off";
defparam \fifo_1|Add2~1 .lut_mask = 64'h5A5A5A5AAAAAAAAA;
defparam \fifo_1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N45
cyclonev_lcell_comb \fifo_1|always0~0 (
// Equation(s):
// \fifo_1|always0~0_combout  = ( \fifo_1|overflow~q  & ( \clear~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fifo_1|overflow~q ),
	.dataf(!\clear~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|always0~0 .extended_lut = "off";
defparam \fifo_1|always0~0 .lut_mask = 64'h000000000000FFFF;
defparam \fifo_1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N6
cyclonev_lcell_comb \fifo_1|Add1~1 (
// Equation(s):
// \fifo_1|Add1~1_combout  = ( \fifo_1|counter [2] & ( \fifo_1|counter [0] & ( !\fifo_1|counter [3] $ (!\fifo_1|counter [1]) ) ) ) # ( !\fifo_1|counter [2] & ( \fifo_1|counter [0] & ( \fifo_1|counter [3] ) ) ) # ( \fifo_1|counter [2] & ( !\fifo_1|counter [0] 
// & ( \fifo_1|counter [3] ) ) ) # ( !\fifo_1|counter [2] & ( !\fifo_1|counter [0] & ( \fifo_1|counter [3] ) ) )

	.dataa(!\fifo_1|counter [3]),
	.datab(gnd),
	.datac(!\fifo_1|counter [1]),
	.datad(gnd),
	.datae(!\fifo_1|counter [2]),
	.dataf(!\fifo_1|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Add1~1 .extended_lut = "off";
defparam \fifo_1|Add1~1 .lut_mask = 64'h5555555555555A5A;
defparam \fifo_1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N36
cyclonev_lcell_comb \fifo_1|counter[3]~8 (
// Equation(s):
// \fifo_1|counter[3]~8_combout  = ( \fifo_1|always0~0_combout  & ( \fifo_1|Add1~1_combout  & ( (!\fifo_1|Add2~1_combout ) # (\reset~q ) ) ) ) # ( !\fifo_1|always0~0_combout  & ( \fifo_1|Add1~1_combout  & ( ((!\fifo_1|Add2~1_combout ) # 
// ((!\write_edge|del_in~q  & !\KEY[3]~input_o ))) # (\reset~q ) ) ) ) # ( \fifo_1|always0~0_combout  & ( !\fifo_1|Add1~1_combout  & ( (!\reset~q  & !\fifo_1|Add2~1_combout ) ) ) ) # ( !\fifo_1|always0~0_combout  & ( !\fifo_1|Add1~1_combout  & ( (!\reset~q  
// & (!\fifo_1|Add2~1_combout  & ((\KEY[3]~input_o ) # (\write_edge|del_in~q )))) ) ) )

	.dataa(!\write_edge|del_in~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\reset~q ),
	.datad(!\fifo_1|Add2~1_combout ),
	.datae(!\fifo_1|always0~0_combout ),
	.dataf(!\fifo_1|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter[3]~8 .extended_lut = "off";
defparam \fifo_1|counter[3]~8 .lut_mask = 64'h7000F000FF8FFF0F;
defparam \fifo_1|counter[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N30
cyclonev_lcell_comb \fifo_1|Add4~1 (
// Equation(s):
// \fifo_1|Add4~1_combout  = ( !\fifo_1|counter [0] & ( (!\fifo_1|counter [1] & !\fifo_1|counter [2]) ) )

	.dataa(!\fifo_1|counter [1]),
	.datab(!\fifo_1|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_1|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Add4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Add4~1 .extended_lut = "off";
defparam \fifo_1|Add4~1 .lut_mask = 64'h8888888800000000;
defparam \fifo_1|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N24
cyclonev_lcell_comb \fifo_1|counter[3]~9 (
// Equation(s):
// \fifo_1|counter[3]~9_combout  = ( \fifo_1|counter [3] & ( \fifo_1|Add4~1_combout  & ( ((\fifo_1|counter[3]~7_combout  & \fifo_1|counter[3]~8_combout )) # (\fifo_1|counter[3]~0_combout ) ) ) ) # ( !\fifo_1|counter [3] & ( \fifo_1|Add4~1_combout  & ( 
// (!\fifo_1|counter[3]~0_combout  & ((!\fifo_1|counter[3]~7_combout  & ((\fifo_1|counter[3]~6_combout ))) # (\fifo_1|counter[3]~7_combout  & (\fifo_1|counter[3]~8_combout )))) ) ) ) # ( \fifo_1|counter [3] & ( !\fifo_1|Add4~1_combout  & ( 
// ((!\fifo_1|counter[3]~7_combout  & ((\fifo_1|counter[3]~6_combout ))) # (\fifo_1|counter[3]~7_combout  & (\fifo_1|counter[3]~8_combout ))) # (\fifo_1|counter[3]~0_combout ) ) ) ) # ( !\fifo_1|counter [3] & ( !\fifo_1|Add4~1_combout  & ( 
// (\fifo_1|counter[3]~7_combout  & (\fifo_1|counter[3]~8_combout  & !\fifo_1|counter[3]~0_combout )) ) ) )

	.dataa(!\fifo_1|counter[3]~7_combout ),
	.datab(!\fifo_1|counter[3]~8_combout ),
	.datac(!\fifo_1|counter[3]~0_combout ),
	.datad(!\fifo_1|counter[3]~6_combout ),
	.datae(!\fifo_1|counter [3]),
	.dataf(!\fifo_1|Add4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter[3]~9 .extended_lut = "off";
defparam \fifo_1|counter[3]~9 .lut_mask = 64'h10101FBF10B01F1F;
defparam \fifo_1|counter[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N26
dffeas \fifo_1|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|counter[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|counter[3] .is_wysiwyg = "true";
defparam \fifo_1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N12
cyclonev_lcell_comb \fifo_1|Equal2~0 (
// Equation(s):
// \fifo_1|Equal2~0_combout  = ( !\fifo_1|counter [2] & ( (\fifo_1|counter [4] & (!\fifo_1|counter [1] & (!\fifo_1|counter [3] & \fifo_1|counter [0]))) ) )

	.dataa(!\fifo_1|counter [4]),
	.datab(!\fifo_1|counter [1]),
	.datac(!\fifo_1|counter [3]),
	.datad(!\fifo_1|counter [0]),
	.datae(gnd),
	.dataf(!\fifo_1|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Equal2~0 .extended_lut = "off";
defparam \fifo_1|Equal2~0 .lut_mask = 64'h0040004000000000;
defparam \fifo_1|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N21
cyclonev_lcell_comb \fifo_1|counter[3]~7 (
// Equation(s):
// \fifo_1|counter[3]~7_combout  = ( \write_edge|out~combout  & ( \fifo_1|Equal2~0_combout  & ( (!\reset~q  & ((!\fifo_1|overflow~q  & (!\fifo_1|Equal0~0_combout )) # (\fifo_1|overflow~q  & ((\clear~q ))))) ) ) ) # ( !\write_edge|out~combout  & ( 
// \fifo_1|Equal2~0_combout  & ( (\fifo_1|overflow~q  & !\reset~q ) ) ) ) # ( \write_edge|out~combout  & ( !\fifo_1|Equal2~0_combout  & ( (!\reset~q  & ((!\fifo_1|overflow~q  & (!\fifo_1|Equal0~0_combout )) # (\fifo_1|overflow~q  & ((\clear~q ))))) ) ) ) # ( 
// !\write_edge|out~combout  & ( !\fifo_1|Equal2~0_combout  & ( (\fifo_1|overflow~q  & (!\reset~q  & \clear~q )) ) ) )

	.dataa(!\fifo_1|overflow~q ),
	.datab(!\fifo_1|Equal0~0_combout ),
	.datac(!\reset~q ),
	.datad(!\clear~q ),
	.datae(!\write_edge|out~combout ),
	.dataf(!\fifo_1|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter[3]~7 .extended_lut = "off";
defparam \fifo_1|counter[3]~7 .lut_mask = 64'h005080D0505080D0;
defparam \fifo_1|counter[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N9
cyclonev_lcell_comb \fifo_1|Equal1~0 (
// Equation(s):
// \fifo_1|Equal1~0_combout  = ( !\fifo_1|counter [0] & ( !\fifo_1|counter [4] & ( (!\fifo_1|counter [3] & (!\fifo_1|counter [2] & !\fifo_1|counter [1])) ) ) )

	.dataa(gnd),
	.datab(!\fifo_1|counter [3]),
	.datac(!\fifo_1|counter [2]),
	.datad(!\fifo_1|counter [1]),
	.datae(!\fifo_1|counter [0]),
	.dataf(!\fifo_1|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Equal1~0 .extended_lut = "off";
defparam \fifo_1|Equal1~0 .lut_mask = 64'hC000000000000000;
defparam \fifo_1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N12
cyclonev_lcell_comb \fifo_1|counter[3]~10 (
// Equation(s):
// \fifo_1|counter[3]~10_combout  = ( \clear~q  & ( (!\reset~q  & !\fifo_1|overflow~q ) ) ) # ( !\clear~q  & ( !\reset~q  ) )

	.dataa(!\reset~q ),
	.datab(!\fifo_1|overflow~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clear~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter[3]~10 .extended_lut = "off";
defparam \fifo_1|counter[3]~10 .lut_mask = 64'hAAAAAAAA88888888;
defparam \fifo_1|counter[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N24
cyclonev_lcell_comb \fifo_1|counter[3]~11 (
// Equation(s):
// \fifo_1|counter[3]~11_combout  = ( \fifo_1|Equal1~0_combout  & ( \fifo_1|counter[3]~10_combout  & ( (\write_edge|del_in~q ) # (\KEY[3]~input_o ) ) ) ) # ( !\fifo_1|Equal1~0_combout  & ( \fifo_1|counter[3]~10_combout  & ( (!\KEY[3]~input_o  & 
// (\write_edge|del_in~q  & ((\KEY[2]~input_o ) # (\read_edge|del_in~q )))) # (\KEY[3]~input_o  & (((\KEY[2]~input_o ) # (\read_edge|del_in~q )))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\write_edge|del_in~q ),
	.datac(!\read_edge|del_in~q ),
	.datad(!\KEY[2]~input_o ),
	.datae(!\fifo_1|Equal1~0_combout ),
	.dataf(!\fifo_1|counter[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter[3]~11 .extended_lut = "off";
defparam \fifo_1|counter[3]~11 .lut_mask = 64'h0000000007777777;
defparam \fifo_1|counter[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N54
cyclonev_lcell_comb \fifo_1|counter[3]~12 (
// Equation(s):
// \fifo_1|counter[3]~12_combout  = ( \fifo_1|overflow~q  & ( \write_edge|del_in~q  & ( (!\reset~q  & (\clear~q  & !\fifo_1|Equal2~0_combout )) ) ) ) # ( \fifo_1|overflow~q  & ( !\write_edge|del_in~q  & ( (!\reset~q  & ((!\clear~q  & (!\KEY[3]~input_o )) # 
// (\clear~q  & ((!\fifo_1|Equal2~0_combout ))))) ) ) )

	.dataa(!\reset~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\clear~q ),
	.datad(!\fifo_1|Equal2~0_combout ),
	.datae(!\fifo_1|overflow~q ),
	.dataf(!\write_edge|del_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter[3]~12 .extended_lut = "off";
defparam \fifo_1|counter[3]~12 .lut_mask = 64'h00008A8000000A00;
defparam \fifo_1|counter[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N45
cyclonev_lcell_comb \fifo_1|counter[1]~13 (
// Equation(s):
// \fifo_1|counter[1]~13_combout  = ( \fifo_1|counter [1] & ( \fifo_1|counter[3]~12_combout  ) ) # ( \fifo_1|counter [1] & ( !\fifo_1|counter[3]~12_combout  & ( ((!\fifo_1|counter[3]~7_combout  & (\fifo_1|counter [0] & \fifo_1|counter[3]~6_combout )) # 
// (\fifo_1|counter[3]~7_combout  & (!\fifo_1|counter [0] & !\fifo_1|counter[3]~6_combout ))) # (\fifo_1|counter[3]~11_combout ) ) ) ) # ( !\fifo_1|counter [1] & ( !\fifo_1|counter[3]~12_combout  & ( (!\fifo_1|counter[3]~11_combout  & ((!\fifo_1|counter [0] 
// & ((\fifo_1|counter[3]~6_combout ))) # (\fifo_1|counter [0] & (\fifo_1|counter[3]~7_combout )))) ) ) )

	.dataa(!\fifo_1|counter[3]~7_combout ),
	.datab(!\fifo_1|counter [0]),
	.datac(!\fifo_1|counter[3]~11_combout ),
	.datad(!\fifo_1|counter[3]~6_combout ),
	.datae(!\fifo_1|counter [1]),
	.dataf(!\fifo_1|counter[3]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter[1]~13 .extended_lut = "off";
defparam \fifo_1|counter[1]~13 .lut_mask = 64'h10D04F2F0000FFFF;
defparam \fifo_1|counter[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N47
dffeas \fifo_1|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|counter[1] .is_wysiwyg = "true";
defparam \fifo_1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N33
cyclonev_lcell_comb \fifo_1|Add2~0 (
// Equation(s):
// \fifo_1|Add2~0_combout  = ( \fifo_1|counter [3] & ( !\fifo_1|counter [4] ) ) # ( !\fifo_1|counter [3] & ( !\fifo_1|counter [4] $ (((!\fifo_1|counter [1] & !\fifo_1|counter [2]))) ) )

	.dataa(!\fifo_1|counter [1]),
	.datab(!\fifo_1|counter [2]),
	.datac(!\fifo_1|counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_1|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Add2~0 .extended_lut = "off";
defparam \fifo_1|Add2~0 .lut_mask = 64'h78787878F0F0F0F0;
defparam \fifo_1|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N24
cyclonev_lcell_comb \fifo_1|Add1~0 (
// Equation(s):
// \fifo_1|Add1~0_combout  = ( \fifo_1|counter [2] & ( !\fifo_1|counter [4] $ (((!\fifo_1|counter [0]) # ((!\fifo_1|counter [3]) # (!\fifo_1|counter [1])))) ) ) # ( !\fifo_1|counter [2] & ( \fifo_1|counter [4] ) )

	.dataa(!\fifo_1|counter [4]),
	.datab(!\fifo_1|counter [0]),
	.datac(!\fifo_1|counter [3]),
	.datad(!\fifo_1|counter [1]),
	.datae(gnd),
	.dataf(!\fifo_1|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Add1~0 .extended_lut = "off";
defparam \fifo_1|Add1~0 .lut_mask = 64'h5555555555565556;
defparam \fifo_1|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N48
cyclonev_lcell_comb \fifo_1|counter[3]~2 (
// Equation(s):
// \fifo_1|counter[3]~2_combout  = ( \fifo_1|Equal0~0_combout  & ( \fifo_1|Equal2~0_combout  & ( (\fifo_1|overflow~q  & (((\KEY[3]~input_o ) # (\write_edge|del_in~q )) # (\clear~q ))) ) ) ) # ( !\fifo_1|Equal0~0_combout  & ( \fifo_1|Equal2~0_combout  & ( 
// (!\fifo_1|overflow~q  & (((!\write_edge|del_in~q  & !\KEY[3]~input_o )))) # (\fifo_1|overflow~q  & (((\KEY[3]~input_o ) # (\write_edge|del_in~q )) # (\clear~q ))) ) ) ) # ( \fifo_1|Equal0~0_combout  & ( !\fifo_1|Equal2~0_combout  & ( (\fifo_1|overflow~q  
// & \clear~q ) ) ) ) # ( !\fifo_1|Equal0~0_combout  & ( !\fifo_1|Equal2~0_combout  & ( (!\fifo_1|overflow~q  & (((!\write_edge|del_in~q  & !\KEY[3]~input_o )))) # (\fifo_1|overflow~q  & (\clear~q )) ) ) )

	.dataa(!\fifo_1|overflow~q ),
	.datab(!\clear~q ),
	.datac(!\write_edge|del_in~q ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\fifo_1|Equal0~0_combout ),
	.dataf(!\fifo_1|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter[3]~2 .extended_lut = "off";
defparam \fifo_1|counter[3]~2 .lut_mask = 64'hB1111111B5551555;
defparam \fifo_1|counter[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N51
cyclonev_lcell_comb \fifo_1|Add4~0 (
// Equation(s):
// \fifo_1|Add4~0_combout  = ( \fifo_1|counter [2] & ( !\fifo_1|counter [4] ) ) # ( !\fifo_1|counter [2] & ( !\fifo_1|counter [4] $ (((!\fifo_1|counter [0] & (!\fifo_1|counter [1] & !\fifo_1|counter [3])))) ) )

	.dataa(!\fifo_1|counter [4]),
	.datab(!\fifo_1|counter [0]),
	.datac(!\fifo_1|counter [1]),
	.datad(!\fifo_1|counter [3]),
	.datae(gnd),
	.dataf(!\fifo_1|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Add4~0 .extended_lut = "off";
defparam \fifo_1|Add4~0 .lut_mask = 64'h6AAA6AAAAAAAAAAA;
defparam \fifo_1|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N57
cyclonev_lcell_comb \fifo_1|counter~3 (
// Equation(s):
// \fifo_1|counter~3_combout  = ( \fifo_1|counter[3]~2_combout  & ( \fifo_1|Add4~0_combout  & ( (!\reset~q  & ((!\fifo_1|counter[3]~1_combout  & (!\fifo_1|Add2~0_combout )) # (\fifo_1|counter[3]~1_combout  & ((\fifo_1|Add1~0_combout ))))) ) ) ) # ( 
// !\fifo_1|counter[3]~2_combout  & ( \fifo_1|Add4~0_combout  & ( (\fifo_1|counter[3]~1_combout  & !\reset~q ) ) ) ) # ( \fifo_1|counter[3]~2_combout  & ( !\fifo_1|Add4~0_combout  & ( (!\reset~q  & ((!\fifo_1|counter[3]~1_combout  & (!\fifo_1|Add2~0_combout 
// )) # (\fifo_1|counter[3]~1_combout  & ((\fifo_1|Add1~0_combout ))))) ) ) ) # ( !\fifo_1|counter[3]~2_combout  & ( !\fifo_1|Add4~0_combout  & ( !\reset~q  ) ) )

	.dataa(!\fifo_1|counter[3]~1_combout ),
	.datab(!\fifo_1|Add2~0_combout ),
	.datac(!\reset~q ),
	.datad(!\fifo_1|Add1~0_combout ),
	.datae(!\fifo_1|counter[3]~2_combout ),
	.dataf(!\fifo_1|Add4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter~3 .extended_lut = "off";
defparam \fifo_1|counter~3 .lut_mask = 64'hF0F080D0505080D0;
defparam \fifo_1|counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N48
cyclonev_lcell_comb \fifo_1|counter[4]~4 (
// Equation(s):
// \fifo_1|counter[4]~4_combout  = ( \fifo_1|counter[3]~0_combout  & ( \fifo_1|counter [4] ) ) # ( !\fifo_1|counter[3]~0_combout  & ( \fifo_1|counter~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_1|counter~3_combout ),
	.datad(!\fifo_1|counter [4]),
	.datae(gnd),
	.dataf(!\fifo_1|counter[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|counter[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|counter[4]~4 .extended_lut = "off";
defparam \fifo_1|counter[4]~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \fifo_1|counter[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N50
dffeas \fifo_1|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|counter[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|counter[4] .is_wysiwyg = "true";
defparam \fifo_1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N15
cyclonev_lcell_comb \fifo_1|Equal0~0 (
// Equation(s):
// \fifo_1|Equal0~0_combout  = ( !\fifo_1|counter [3] & ( (\fifo_1|counter [4] & (!\fifo_1|counter [1] & (!\fifo_1|counter [2] & !\fifo_1|counter [0]))) ) )

	.dataa(!\fifo_1|counter [4]),
	.datab(!\fifo_1|counter [1]),
	.datac(!\fifo_1|counter [2]),
	.datad(!\fifo_1|counter [0]),
	.datae(gnd),
	.dataf(!\fifo_1|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Equal0~0 .extended_lut = "off";
defparam \fifo_1|Equal0~0 .lut_mask = 64'h4000400000000000;
defparam \fifo_1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N57
cyclonev_lcell_comb \fifo_1|overflow~0 (
// Equation(s):
// \fifo_1|overflow~0_combout  = ( \clear~q  & ( (!\KEY[3]~input_o  & (!\write_edge|del_in~q  & (\fifo_1|Equal0~0_combout  & !\fifo_1|overflow~q ))) ) ) # ( !\clear~q  & ( ((!\KEY[3]~input_o  & (!\write_edge|del_in~q  & \fifo_1|Equal0~0_combout ))) # 
// (\fifo_1|overflow~q ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\write_edge|del_in~q ),
	.datac(!\fifo_1|Equal0~0_combout ),
	.datad(!\fifo_1|overflow~q ),
	.datae(gnd),
	.dataf(!\clear~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|overflow~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|overflow~0 .extended_lut = "off";
defparam \fifo_1|overflow~0 .lut_mask = 64'h08FF08FF08000800;
defparam \fifo_1|overflow~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N59
dffeas \fifo_1|overflow (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|overflow~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|overflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|overflow .is_wysiwyg = "true";
defparam \fifo_1|overflow .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N15
cyclonev_lcell_comb \fifo_1|rd_data~1 (
// Equation(s):
// \fifo_1|rd_data~1_combout  = ( \write_edge|del_in~q  & ( (\clear~q  & \fifo_1|overflow~q ) ) ) # ( !\write_edge|del_in~q  & ( (!\KEY[3]~input_o ) # ((\clear~q  & \fifo_1|overflow~q )) ) )

	.dataa(!\clear~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\fifo_1|overflow~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_edge|del_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_data~1 .extended_lut = "off";
defparam \fifo_1|rd_data~1 .lut_mask = 64'hCDCDCDCD05050505;
defparam \fifo_1|rd_data~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N0
cyclonev_lcell_comb \fifo_1|rd_index~0 (
// Equation(s):
// \fifo_1|rd_index~0_combout  = ( \fifo_1|Equal1~0_combout  & ( (!\reset~q  & \fifo_1|rd_index [0]) ) ) # ( !\fifo_1|Equal1~0_combout  & ( (!\reset~q  & (!\fifo_1|rd_index [0] $ (((!\fifo_1|rd_data~0_combout ) # (\fifo_1|rd_data~1_combout ))))) ) )

	.dataa(!\reset~q ),
	.datab(!\fifo_1|rd_data~0_combout ),
	.datac(!\fifo_1|rd_index [0]),
	.datad(!\fifo_1|rd_data~1_combout ),
	.datae(gnd),
	.dataf(!\fifo_1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_index~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_index~0 .extended_lut = "off";
defparam \fifo_1|rd_index~0 .lut_mask = 64'h280A280A0A0A0A0A;
defparam \fifo_1|rd_index~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N50
dffeas \fifo_1|rd_index[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_1|rd_index~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|rd_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|rd_index[0] .is_wysiwyg = "true";
defparam \fifo_1|rd_index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N30
cyclonev_lcell_comb \fifo_1|stack~2 (
// Equation(s):
// \fifo_1|stack~2_combout  = ( !\fifo_1|Equal0~0_combout  & ( (!\fifo_1|overflow~q  & (!\reset~q  & (!\KEY[3]~input_o  & !\write_edge|del_in~q ))) ) )

	.dataa(!\fifo_1|overflow~q ),
	.datab(!\reset~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\write_edge|del_in~q ),
	.datae(gnd),
	.dataf(!\fifo_1|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|stack~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|stack~2 .extended_lut = "off";
defparam \fifo_1|stack~2 .lut_mask = 64'h8000800000000000;
defparam \fifo_1|stack~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y4_N38
dffeas \data_in[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[0] .is_wysiwyg = "true";
defparam \data_in[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \fifo_1|wr_index~0 (
// Equation(s):
// \fifo_1|wr_index~0_combout  = ( !\reset~q  & ( !\fifo_1|wr_index [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_1|wr_index [0]),
	.datae(gnd),
	.dataf(!\reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|wr_index~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|wr_index~0 .extended_lut = "off";
defparam \fifo_1|wr_index~0 .lut_mask = 64'hFF00FF0000000000;
defparam \fifo_1|wr_index~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N3
cyclonev_lcell_comb \fifo_1|wr_index[3]~1 (
// Equation(s):
// \fifo_1|wr_index[3]~1_combout  = ( \fifo_1|overflow~q  & ( \fifo_1|Equal0~0_combout  & ( \reset~q  ) ) ) # ( !\fifo_1|overflow~q  & ( \fifo_1|Equal0~0_combout  & ( \reset~q  ) ) ) # ( \fifo_1|overflow~q  & ( !\fifo_1|Equal0~0_combout  & ( \reset~q  ) ) ) 
// # ( !\fifo_1|overflow~q  & ( !\fifo_1|Equal0~0_combout  & ( ((!\write_edge|del_in~q  & !\KEY[3]~input_o )) # (\reset~q ) ) ) )

	.dataa(gnd),
	.datab(!\write_edge|del_in~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\reset~q ),
	.datae(!\fifo_1|overflow~q ),
	.dataf(!\fifo_1|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|wr_index[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|wr_index[3]~1 .extended_lut = "off";
defparam \fifo_1|wr_index[3]~1 .lut_mask = 64'hC0FF00FF00FF00FF;
defparam \fifo_1|wr_index[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N53
dffeas \fifo_1|wr_index[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|wr_index~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_1|wr_index[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|wr_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|wr_index[0] .is_wysiwyg = "true";
defparam \fifo_1|wr_index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \fifo_1|Add0~0 (
// Equation(s):
// \fifo_1|Add0~0_combout  = !\fifo_1|wr_index [0] $ (!\fifo_1|wr_index [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_1|wr_index [0]),
	.datad(!\fifo_1|wr_index [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Add0~0 .extended_lut = "off";
defparam \fifo_1|Add0~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \fifo_1|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N50
dffeas \fifo_1|wr_index[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(\fifo_1|wr_index[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|wr_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|wr_index[1] .is_wysiwyg = "true";
defparam \fifo_1|wr_index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \fifo_1|Add0~1 (
// Equation(s):
// \fifo_1|Add0~1_combout  = ( \fifo_1|wr_index [1] & ( !\fifo_1|wr_index [0] $ (!\fifo_1|wr_index [2]) ) ) # ( !\fifo_1|wr_index [1] & ( \fifo_1|wr_index [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_1|wr_index [0]),
	.datad(!\fifo_1|wr_index [2]),
	.datae(gnd),
	.dataf(!\fifo_1|wr_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Add0~1 .extended_lut = "off";
defparam \fifo_1|Add0~1 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \fifo_1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N44
dffeas \fifo_1|wr_index[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(\fifo_1|wr_index[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|wr_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|wr_index[2] .is_wysiwyg = "true";
defparam \fifo_1|wr_index[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N45
cyclonev_lcell_comb \fifo_1|Add0~2 (
// Equation(s):
// \fifo_1|Add0~2_combout  = ( \fifo_1|wr_index [2] & ( !\fifo_1|wr_index [3] $ (((!\fifo_1|wr_index [1]) # (!\fifo_1|wr_index [0]))) ) ) # ( !\fifo_1|wr_index [2] & ( \fifo_1|wr_index [3] ) )

	.dataa(!\fifo_1|wr_index [1]),
	.datab(gnd),
	.datac(!\fifo_1|wr_index [0]),
	.datad(!\fifo_1|wr_index [3]),
	.datae(gnd),
	.dataf(!\fifo_1|wr_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Add0~2 .extended_lut = "off";
defparam \fifo_1|Add0~2 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \fifo_1|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N47
dffeas \fifo_1|wr_index[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(\fifo_1|wr_index[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|wr_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|wr_index[3] .is_wysiwyg = "true";
defparam \fifo_1|wr_index[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N20
dffeas \fifo_1|rd_index[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_1|rd_index~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|rd_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|rd_index[1] .is_wysiwyg = "true";
defparam \fifo_1|rd_index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N27
cyclonev_lcell_comb \fifo_1|rd_index~1 (
// Equation(s):
// \fifo_1|rd_index~1_combout  = ( \fifo_1|Equal1~0_combout  & ( \fifo_1|rd_index [0] & ( (\fifo_1|rd_index [1] & !\reset~q ) ) ) ) # ( !\fifo_1|Equal1~0_combout  & ( \fifo_1|rd_index [0] & ( (!\reset~q  & (!\fifo_1|rd_index [1] $ 
// (((!\fifo_1|rd_data~0_combout ) # (\fifo_1|rd_data~1_combout ))))) ) ) ) # ( \fifo_1|Equal1~0_combout  & ( !\fifo_1|rd_index [0] & ( (\fifo_1|rd_index [1] & !\reset~q ) ) ) ) # ( !\fifo_1|Equal1~0_combout  & ( !\fifo_1|rd_index [0] & ( (\fifo_1|rd_index 
// [1] & !\reset~q ) ) ) )

	.dataa(!\fifo_1|rd_index [1]),
	.datab(!\fifo_1|rd_data~0_combout ),
	.datac(!\fifo_1|rd_data~1_combout ),
	.datad(!\reset~q ),
	.datae(!\fifo_1|Equal1~0_combout ),
	.dataf(!\fifo_1|rd_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_index~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_index~1 .extended_lut = "off";
defparam \fifo_1|rd_index~1 .lut_mask = 64'h5500550065005500;
defparam \fifo_1|rd_index~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N42
cyclonev_lcell_comb \fifo_1|Add3~0 (
// Equation(s):
// \fifo_1|Add3~0_combout  = ( \fifo_1|rd_index [1] & ( \fifo_1|rd_index [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_1|rd_index [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_1|rd_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Add3~0 .extended_lut = "off";
defparam \fifo_1|Add3~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \fifo_1|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N53
dffeas \fifo_1|rd_index[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|rd_index~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|rd_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|rd_index[2] .is_wysiwyg = "true";
defparam \fifo_1|rd_index[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N51
cyclonev_lcell_comb \fifo_1|rd_index~2 (
// Equation(s):
// \fifo_1|rd_index~2_combout  = ( \fifo_1|rd_index [2] & ( \fifo_1|Equal1~0_combout  & ( !\reset~q  ) ) ) # ( \fifo_1|rd_index [2] & ( !\fifo_1|Equal1~0_combout  & ( (!\reset~q  & (((!\fifo_1|rd_data~0_combout ) # (!\fifo_1|Add3~0_combout )) # 
// (\fifo_1|rd_data~1_combout ))) ) ) ) # ( !\fifo_1|rd_index [2] & ( !\fifo_1|Equal1~0_combout  & ( (!\reset~q  & (!\fifo_1|rd_data~1_combout  & (\fifo_1|rd_data~0_combout  & \fifo_1|Add3~0_combout ))) ) ) )

	.dataa(!\reset~q ),
	.datab(!\fifo_1|rd_data~1_combout ),
	.datac(!\fifo_1|rd_data~0_combout ),
	.datad(!\fifo_1|Add3~0_combout ),
	.datae(!\fifo_1|rd_index [2]),
	.dataf(!\fifo_1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_index~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_index~2 .extended_lut = "off";
defparam \fifo_1|rd_index~2 .lut_mask = 64'h0008AAA20000AAAA;
defparam \fifo_1|rd_index~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N36
cyclonev_lcell_comb \fifo_1|Add3~1 (
// Equation(s):
// \fifo_1|Add3~1_combout  = ( \fifo_1|rd_index [2] & ( (\fifo_1|rd_index [0] & \fifo_1|rd_index [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_1|rd_index [0]),
	.datad(!\fifo_1|rd_index [1]),
	.datae(gnd),
	.dataf(!\fifo_1|rd_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|Add3~1 .extended_lut = "off";
defparam \fifo_1|Add3~1 .lut_mask = 64'h00000000000F000F;
defparam \fifo_1|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N52
dffeas \fifo_1|rd_index[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_1|rd_index~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|rd_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|rd_index[3] .is_wysiwyg = "true";
defparam \fifo_1|rd_index[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N21
cyclonev_lcell_comb \fifo_1|rd_index~3 (
// Equation(s):
// \fifo_1|rd_index~3_combout  = ( \fifo_1|Equal1~0_combout  & ( \fifo_1|rd_index [3] & ( !\reset~q  ) ) ) # ( !\fifo_1|Equal1~0_combout  & ( \fifo_1|rd_index [3] & ( (!\reset~q  & ((!\fifo_1|Add3~1_combout ) # ((!\fifo_1|rd_data~0_combout ) # 
// (\fifo_1|rd_data~1_combout )))) ) ) ) # ( !\fifo_1|Equal1~0_combout  & ( !\fifo_1|rd_index [3] & ( (\fifo_1|Add3~1_combout  & (!\fifo_1|rd_data~1_combout  & (\fifo_1|rd_data~0_combout  & !\reset~q ))) ) ) )

	.dataa(!\fifo_1|Add3~1_combout ),
	.datab(!\fifo_1|rd_data~1_combout ),
	.datac(!\fifo_1|rd_data~0_combout ),
	.datad(!\reset~q ),
	.datae(!\fifo_1|Equal1~0_combout ),
	.dataf(!\fifo_1|rd_index [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_index~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_index~3 .extended_lut = "off";
defparam \fifo_1|rd_index~3 .lut_mask = 64'h04000000FB00FF00;
defparam \fifo_1|rd_index~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \data_in[1]~feeder (
// Equation(s):
// \data_in[1]~feeder_combout  = ( \SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in[1]~feeder .extended_lut = "off";
defparam \data_in[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N8
dffeas \data_in[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data_in[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[1] .is_wysiwyg = "true";
defparam \data_in[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y4_N8
dffeas \data_in[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[2] .is_wysiwyg = "true";
defparam \data_in[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y4_N44
dffeas \data_in[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[3] .is_wysiwyg = "true";
defparam \data_in[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y4_N56
dffeas \data_in[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[4] .is_wysiwyg = "true";
defparam \data_in[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y4_N44
dffeas \data_in[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[5] .is_wysiwyg = "true";
defparam \data_in[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y4_N14
dffeas \data_in[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[6] .is_wysiwyg = "true";
defparam \data_in[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N57
cyclonev_lcell_comb \data_in[7]~feeder (
// Equation(s):
// \data_in[7]~feeder_combout  = ( \SW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in[7]~feeder .extended_lut = "off";
defparam \data_in[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_in[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N59
dffeas \data_in[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data_in[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[7] .is_wysiwyg = "true";
defparam \data_in[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y4_N29
dffeas \data_in[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_in[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_in[8] .is_wysiwyg = "true";
defparam \data_in[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\fifo_1|stack~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_in[8],data_in[7],data_in[6],data_in[5],data_in[4],data_in[3],data_in[2],data_in[1],data_in[0]}),
	.portaaddr({\fifo_1|wr_index [3],\fifo_1|wr_index [2],\fifo_1|wr_index [1],\fifo_1|wr_index [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\fifo_1|rd_index~3_combout ,\fifo_1|rd_index~2_combout ,\fifo_1|rd_index~1_combout ,\fifo_1|rd_index~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "FF:fifo_1|altsyncram:stack_rtl_0|altsyncram_80n1:auto_generated|ALTSYNCRAM";
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 9;
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \fifo_1|stack_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N12
cyclonev_lcell_comb \fifo_1|rd_data[0]~feeder (
// Equation(s):
// \fifo_1|rd_data[0]~feeder_combout  = \fifo_1|stack_rtl_0|auto_generated|ram_block1a0~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_1|stack_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_data[0]~feeder .extended_lut = "off";
defparam \fifo_1|rd_data[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \fifo_1|rd_data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N25
dffeas \fifo_1|stack_rtl_0_bypass[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data_in[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N7
dffeas \fifo_1|stack_rtl_0_bypass[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_1|rd_index~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N4
dffeas \fifo_1|stack_rtl_0_bypass[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_1|wr_index [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N17
dffeas \fifo_1|stack_rtl_0_bypass[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_1|rd_index~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N47
dffeas \fifo_1|stack_rtl_0_bypass[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_1|wr_index [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N35
dffeas \fifo_1|stack_rtl_0_bypass[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_1|rd_index~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N8
dffeas \fifo_1|stack_rtl_0_bypass[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_1|wr_index [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N41
dffeas \fifo_1|stack_rtl_0_bypass[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_1|wr_index [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N56
dffeas \fifo_1|stack_rtl_0_bypass[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_1|rd_index~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N19
dffeas \fifo_1|stack_rtl_0_bypass[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_1|stack~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N30
cyclonev_lcell_comb \fifo_1|stack~0 (
// Equation(s):
// \fifo_1|stack~0_combout  = ( \fifo_1|stack_rtl_0_bypass [2] & ( \fifo_1|stack_rtl_0_bypass [0] & ( (\fifo_1|stack_rtl_0_bypass [1] & (!\fifo_1|stack_rtl_0_bypass [4] $ (\fifo_1|stack_rtl_0_bypass [3]))) ) ) ) # ( !\fifo_1|stack_rtl_0_bypass [2] & ( 
// \fifo_1|stack_rtl_0_bypass [0] & ( (!\fifo_1|stack_rtl_0_bypass [1] & (!\fifo_1|stack_rtl_0_bypass [4] $ (\fifo_1|stack_rtl_0_bypass [3]))) ) ) )

	.dataa(!\fifo_1|stack_rtl_0_bypass [4]),
	.datab(!\fifo_1|stack_rtl_0_bypass [3]),
	.datac(gnd),
	.datad(!\fifo_1|stack_rtl_0_bypass [1]),
	.datae(!\fifo_1|stack_rtl_0_bypass [2]),
	.dataf(!\fifo_1|stack_rtl_0_bypass [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|stack~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|stack~0 .extended_lut = "off";
defparam \fifo_1|stack~0 .lut_mask = 64'h0000000099000099;
defparam \fifo_1|stack~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N45
cyclonev_lcell_comb \fifo_1|stack~1 (
// Equation(s):
// \fifo_1|stack~1_combout  = ( \fifo_1|stack~0_combout  & ( (!\fifo_1|stack_rtl_0_bypass [6] & (!\fifo_1|stack_rtl_0_bypass [5] & (!\fifo_1|stack_rtl_0_bypass [7] $ (\fifo_1|stack_rtl_0_bypass [8])))) # (\fifo_1|stack_rtl_0_bypass [6] & 
// (\fifo_1|stack_rtl_0_bypass [5] & (!\fifo_1|stack_rtl_0_bypass [7] $ (\fifo_1|stack_rtl_0_bypass [8])))) ) )

	.dataa(!\fifo_1|stack_rtl_0_bypass [6]),
	.datab(!\fifo_1|stack_rtl_0_bypass [7]),
	.datac(!\fifo_1|stack_rtl_0_bypass [8]),
	.datad(!\fifo_1|stack_rtl_0_bypass [5]),
	.datae(gnd),
	.dataf(!\fifo_1|stack~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|stack~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|stack~1 .extended_lut = "off";
defparam \fifo_1|stack~1 .lut_mask = 64'h0000000082418241;
defparam \fifo_1|stack~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N9
cyclonev_lcell_comb \fifo_1|rd_data[2]~2 (
// Equation(s):
// \fifo_1|rd_data[2]~2_combout  = ( \fifo_1|rd_data~1_combout  & ( \reset~q  ) ) # ( !\fifo_1|rd_data~1_combout  & ( ((\fifo_1|rd_data~0_combout  & !\fifo_1|Equal1~0_combout )) # (\reset~q ) ) )

	.dataa(!\reset~q ),
	.datab(!\fifo_1|rd_data~0_combout ),
	.datac(!\fifo_1|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_1|rd_data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_data[2]~2 .extended_lut = "off";
defparam \fifo_1|rd_data[2]~2 .lut_mask = 64'h7575757555555555;
defparam \fifo_1|rd_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N14
dffeas \fifo_1|rd_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|rd_data[0]~feeder_combout ),
	.asdata(\fifo_1|stack_rtl_0_bypass [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(\fifo_1|stack~1_combout ),
	.ena(\fifo_1|rd_data[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|rd_data[0] .is_wysiwyg = "true";
defparam \fifo_1|rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N3
cyclonev_lcell_comb \LEDR~0 (
// Equation(s):
// \LEDR~0_combout  = ( \fifo_1|rd_index [0] & ( \fifo_1|rd_data [0] ) ) # ( !\fifo_1|rd_index [0] & ( \fifo_1|rd_data [0] & ( !\mode~q  ) ) ) # ( \fifo_1|rd_index [0] & ( !\fifo_1|rd_data [0] & ( \mode~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mode~q ),
	.datae(!\fifo_1|rd_index [0]),
	.dataf(!\fifo_1|rd_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~0 .extended_lut = "off";
defparam \LEDR~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \LEDR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N45
cyclonev_lcell_comb \fifo_1|rd_data[1]~feeder (
// Equation(s):
// \fifo_1|rd_data[1]~feeder_combout  = ( \fifo_1|stack_rtl_0|auto_generated|ram_block1a1  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_1|stack_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_data[1]~feeder .extended_lut = "off";
defparam \fifo_1|rd_data[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_1|rd_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N13
dffeas \fifo_1|stack_rtl_0_bypass[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data_in[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N46
dffeas \fifo_1|rd_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|rd_data[1]~feeder_combout ),
	.asdata(\fifo_1|stack_rtl_0_bypass [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(\fifo_1|stack~1_combout ),
	.ena(\fifo_1|rd_data[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|rd_data[1] .is_wysiwyg = "true";
defparam \fifo_1|rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N21
cyclonev_lcell_comb \LEDR~1 (
// Equation(s):
// \LEDR~1_combout  = ( \fifo_1|rd_index [1] & ( (\fifo_1|rd_data [1]) # (\mode~q ) ) ) # ( !\fifo_1|rd_index [1] & ( (!\mode~q  & \fifo_1|rd_data [1]) ) )

	.dataa(!\mode~q ),
	.datab(gnd),
	.datac(!\fifo_1|rd_data [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_1|rd_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~1 .extended_lut = "off";
defparam \LEDR~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \LEDR~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N3
cyclonev_lcell_comb \fifo_1|rd_data[2]~feeder (
// Equation(s):
// \fifo_1|rd_data[2]~feeder_combout  = ( \fifo_1|stack_rtl_0|auto_generated|ram_block1a2  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_1|stack_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_data[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_data[2]~feeder .extended_lut = "off";
defparam \fifo_1|rd_data[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_1|rd_data[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N29
dffeas \fifo_1|stack_rtl_0_bypass[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data_in[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N5
dffeas \fifo_1|rd_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|rd_data[2]~feeder_combout ),
	.asdata(\fifo_1|stack_rtl_0_bypass [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(\fifo_1|stack~1_combout ),
	.ena(\fifo_1|rd_data[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|rd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|rd_data[2] .is_wysiwyg = "true";
defparam \fifo_1|rd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \LEDR~2 (
// Equation(s):
// \LEDR~2_combout  = ( \mode~q  & ( \fifo_1|rd_index [2] ) ) # ( !\mode~q  & ( \fifo_1|rd_index [2] & ( \fifo_1|rd_data [2] ) ) ) # ( !\mode~q  & ( !\fifo_1|rd_index [2] & ( \fifo_1|rd_data [2] ) ) )

	.dataa(gnd),
	.datab(!\fifo_1|rd_data [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mode~q ),
	.dataf(!\fifo_1|rd_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~2 .extended_lut = "off";
defparam \LEDR~2 .lut_mask = 64'h333300003333FFFF;
defparam \LEDR~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N30
cyclonev_lcell_comb \fifo_1|rd_data[3]~feeder (
// Equation(s):
// \fifo_1|rd_data[3]~feeder_combout  = ( \fifo_1|stack_rtl_0|auto_generated|ram_block1a3  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_1|stack_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_data[3]~feeder .extended_lut = "off";
defparam \fifo_1|rd_data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_1|rd_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N23
dffeas \fifo_1|stack_rtl_0_bypass[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data_in[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N32
dffeas \fifo_1|rd_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|rd_data[3]~feeder_combout ),
	.asdata(\fifo_1|stack_rtl_0_bypass [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(\fifo_1|stack~1_combout ),
	.ena(\fifo_1|rd_data[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|rd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|rd_data[3] .is_wysiwyg = "true";
defparam \fifo_1|rd_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N51
cyclonev_lcell_comb \LEDR~3 (
// Equation(s):
// \LEDR~3_combout  = ( \fifo_1|rd_data [3] & ( (!\mode~q ) # (\fifo_1|rd_index [3]) ) ) # ( !\fifo_1|rd_data [3] & ( (\mode~q  & \fifo_1|rd_index [3]) ) )

	.dataa(!\mode~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_1|rd_index [3]),
	.datae(gnd),
	.dataf(!\fifo_1|rd_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~3 .extended_lut = "off";
defparam \LEDR~3 .lut_mask = 64'h00550055AAFFAAFF;
defparam \LEDR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N33
cyclonev_lcell_comb \fifo_1|rd_data[4]~feeder (
// Equation(s):
// \fifo_1|rd_data[4]~feeder_combout  = ( \fifo_1|stack_rtl_0|auto_generated|ram_block1a4  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_1|stack_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_data[4]~feeder .extended_lut = "off";
defparam \fifo_1|rd_data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_1|rd_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N29
dffeas \fifo_1|stack_rtl_0_bypass[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data_in[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N34
dffeas \fifo_1|rd_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|rd_data[4]~feeder_combout ),
	.asdata(\fifo_1|stack_rtl_0_bypass [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(\fifo_1|stack~1_combout ),
	.ena(\fifo_1|rd_data[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|rd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|rd_data[4] .is_wysiwyg = "true";
defparam \fifo_1|rd_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N18
cyclonev_lcell_comb \LEDR~4 (
// Equation(s):
// \LEDR~4_combout  = ( \fifo_1|rd_data [4] & ( !\mode~q  ) )

	.dataa(!\mode~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_1|rd_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~4 .extended_lut = "off";
defparam \LEDR~4 .lut_mask = 64'h00000000AAAAAAAA;
defparam \LEDR~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N42
cyclonev_lcell_comb \fifo_1|rd_data[5]~feeder (
// Equation(s):
// \fifo_1|rd_data[5]~feeder_combout  = ( \fifo_1|stack_rtl_0|auto_generated|ram_block1a5  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_1|stack_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_data[5]~feeder .extended_lut = "off";
defparam \fifo_1|rd_data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_1|rd_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N31
dffeas \fifo_1|stack_rtl_0_bypass[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data_in[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N43
dffeas \fifo_1|rd_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|rd_data[5]~feeder_combout ),
	.asdata(\fifo_1|stack_rtl_0_bypass [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(\fifo_1|stack~1_combout ),
	.ena(\fifo_1|rd_data[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|rd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|rd_data[5] .is_wysiwyg = "true";
defparam \fifo_1|rd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \LEDR~5 (
// Equation(s):
// \LEDR~5_combout  = ( \fifo_1|rd_data [5] & ( (!\mode~q ) # (\fifo_1|wr_index [0]) ) ) # ( !\fifo_1|rd_data [5] & ( (\fifo_1|wr_index [0] & \mode~q ) ) )

	.dataa(!\fifo_1|wr_index [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mode~q ),
	.datae(!\fifo_1|rd_data [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~5 .extended_lut = "off";
defparam \LEDR~5 .lut_mask = 64'h0055FF550055FF55;
defparam \LEDR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N39
cyclonev_lcell_comb \fifo_1|rd_data[6]~feeder (
// Equation(s):
// \fifo_1|rd_data[6]~feeder_combout  = ( \fifo_1|stack_rtl_0|auto_generated|ram_block1a6  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_1|stack_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_data[6]~feeder .extended_lut = "off";
defparam \fifo_1|rd_data[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fifo_1|rd_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N49
dffeas \fifo_1|stack_rtl_0_bypass[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data_in[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N40
dffeas \fifo_1|rd_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|rd_data[6]~feeder_combout ),
	.asdata(\fifo_1|stack_rtl_0_bypass [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(\fifo_1|stack~1_combout ),
	.ena(\fifo_1|rd_data[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|rd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|rd_data[6] .is_wysiwyg = "true";
defparam \fifo_1|rd_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N57
cyclonev_lcell_comb \LEDR~6 (
// Equation(s):
// \LEDR~6_combout  = ( \mode~q  & ( \fifo_1|rd_data [6] & ( \fifo_1|wr_index [1] ) ) ) # ( !\mode~q  & ( \fifo_1|rd_data [6] ) ) # ( \mode~q  & ( !\fifo_1|rd_data [6] & ( \fifo_1|wr_index [1] ) ) )

	.dataa(!\fifo_1|wr_index [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mode~q ),
	.dataf(!\fifo_1|rd_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~6 .extended_lut = "off";
defparam \LEDR~6 .lut_mask = 64'h00005555FFFF5555;
defparam \LEDR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N54
cyclonev_lcell_comb \fifo_1|rd_data[7]~feeder (
// Equation(s):
// \fifo_1|rd_data[7]~feeder_combout  = \fifo_1|stack_rtl_0|auto_generated|ram_block1a7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_1|stack_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_data[7]~feeder .extended_lut = "off";
defparam \fifo_1|rd_data[7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \fifo_1|rd_data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N22
dffeas \fifo_1|stack_rtl_0_bypass[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data_in[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N55
dffeas \fifo_1|rd_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|rd_data[7]~feeder_combout ),
	.asdata(\fifo_1|stack_rtl_0_bypass [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(\fifo_1|stack~1_combout ),
	.ena(\fifo_1|rd_data[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|rd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|rd_data[7] .is_wysiwyg = "true";
defparam \fifo_1|rd_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \LEDR~7 (
// Equation(s):
// \LEDR~7_combout  = ( \mode~q  & ( \fifo_1|rd_data [7] & ( \fifo_1|wr_index [2] ) ) ) # ( !\mode~q  & ( \fifo_1|rd_data [7] ) ) # ( \mode~q  & ( !\fifo_1|rd_data [7] & ( \fifo_1|wr_index [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_1|wr_index [2]),
	.datad(gnd),
	.datae(!\mode~q ),
	.dataf(!\fifo_1|rd_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~7 .extended_lut = "off";
defparam \LEDR~7 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \LEDR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N57
cyclonev_lcell_comb \fifo_1|rd_data[8]~feeder (
// Equation(s):
// \fifo_1|rd_data[8]~feeder_combout  = \fifo_1|stack_rtl_0|auto_generated|ram_block1a8 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_1|stack_rtl_0|auto_generated|ram_block1a8 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_1|rd_data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_1|rd_data[8]~feeder .extended_lut = "off";
defparam \fifo_1|rd_data[8]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \fifo_1|rd_data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N11
dffeas \fifo_1|stack_rtl_0_bypass[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data_in[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|stack_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|stack_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \fifo_1|stack_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N58
dffeas \fifo_1|rd_data[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fifo_1|rd_data[8]~feeder_combout ),
	.asdata(\fifo_1|stack_rtl_0_bypass [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(\fifo_1|stack~1_combout ),
	.ena(\fifo_1|rd_data[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_1|rd_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_1|rd_data[8] .is_wysiwyg = "true";
defparam \fifo_1|rd_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N33
cyclonev_lcell_comb \LEDR~8 (
// Equation(s):
// \LEDR~8_combout  = ( \mode~q  & ( \fifo_1|rd_data [8] & ( \fifo_1|wr_index [3] ) ) ) # ( !\mode~q  & ( \fifo_1|rd_data [8] ) ) # ( \mode~q  & ( !\fifo_1|rd_data [8] & ( \fifo_1|wr_index [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_1|wr_index [3]),
	.datad(gnd),
	.datae(!\mode~q ),
	.dataf(!\fifo_1|rd_data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~8 .extended_lut = "off";
defparam \LEDR~8 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \LEDR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N21
cyclonev_lcell_comb \hexa|Decoder0~0 (
// Equation(s):
// \hexa|Decoder0~0_combout  = ( \fifo_1|counter [4] & ( !\fifo_1|counter [1] & ( (!\fifo_1|overflow~q  & (!\fifo_1|counter [2] & (!\fifo_1|counter [0] & !\fifo_1|counter [3]))) ) ) )

	.dataa(!\fifo_1|overflow~q ),
	.datab(!\fifo_1|counter [2]),
	.datac(!\fifo_1|counter [0]),
	.datad(!\fifo_1|counter [3]),
	.datae(!\fifo_1|counter [4]),
	.dataf(!\fifo_1|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hexa|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hexa|Decoder0~0 .extended_lut = "off";
defparam \hexa|Decoder0~0 .lut_mask = 64'h0000800000000000;
defparam \hexa|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
