--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinggg\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml div.twx div.ncd -o div.twr div.pcf -ucf top.ucf

Design file:              div.ncd
Physical constraint file: div.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dvnd<0>     |    0.023(R)|      FAST  |    1.690(R)|      SLOW  |clk_BUFGP         |   0.000|
dvnd<1>     |   -0.278(R)|      FAST  |    2.068(R)|      SLOW  |clk_BUFGP         |   0.000|
dvnd<2>     |    0.784(R)|      FAST  |    0.737(R)|      SLOW  |clk_BUFGP         |   0.000|
dvnd<3>     |    0.651(R)|      FAST  |    0.927(R)|      SLOW  |clk_BUFGP         |   0.000|
dvnd<4>     |   -0.353(R)|      FAST  |    2.171(R)|      SLOW  |clk_BUFGP         |   0.000|
dvnd<5>     |    0.035(R)|      FAST  |    1.671(R)|      SLOW  |clk_BUFGP         |   0.000|
dvsr<0>     |   -0.195(R)|      FAST  |    2.009(R)|      SLOW  |clk_BUFGP         |   0.000|
dvsr<1>     |   -0.422(R)|      FAST  |    2.259(R)|      SLOW  |clk_BUFGP         |   0.000|
dvsr<2>     |   -0.495(R)|      FAST  |    2.344(R)|      SLOW  |clk_BUFGP         |   0.000|
dvsr<3>     |   -0.576(R)|      FAST  |    2.436(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    0.375(R)|      FAST  |    1.693(R)|      SLOW  |clk_BUFGP         |   0.000|
start       |   -0.086(R)|      FAST  |    2.142(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
done_tick   |        10.461(R)|      SLOW  |         3.938(R)|      FAST  |clk_BUFGP         |   0.000|
ready       |        10.389(R)|      SLOW  |         3.888(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<1>  |        11.731(R)|      SLOW  |         4.037(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<2>  |        10.861(R)|      SLOW  |         3.981(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<3>  |        11.228(R)|      SLOW  |         3.858(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<4>  |        11.213(R)|      SLOW  |         3.991(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<5>  |        10.328(R)|      SLOW  |         3.494(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<6>  |        11.366(R)|      SLOW  |         3.871(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<7>  |        10.746(R)|      SLOW  |         3.762(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sel<0>  |        10.506(R)|      SLOW  |         3.990(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sel<1>  |        10.355(R)|      SLOW  |         3.935(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sel<2>  |        10.520(R)|      SLOW  |         3.935(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sel<3>  |        10.428(R)|      SLOW  |         3.896(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.190|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 25 13:02:28 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



