PPA Report for shift_cond_rst.v (Module: shift_cond_rst)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 15
FF Count: 8
IO Count: 18
Cell Count: 67

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 496.28 MHz
Reg-to-Reg Critical Path Delay: 1.846 ns

POWER METRICS:
-------------
Total Power Consumption: 0.455 W
