
==============================================================================
XRT Build Version: 2.18.0 (Vitis)
       Build Date: 2024-10-02 22:27:58
          Hash ID: 266b98dc2c041ca450d85afc3fdd0b50a54dcf62
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2024.2.1) on 2024-12-15-08:40:55
   Version:                2.18.0
   Kernels:                harness
   Signature:              
   Content:                Binary Image
   UUID (xclbin):          5c4bc0e0-fc1e-313a-bb1e-5a3f48043ed0
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, BUILD_METADATA, EMBEDDED_METADATA, 
                           SYSTEM_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx.com
   Board:                  vck190
   Name:                   versal_extensible_platform_base
   Version:                1.0
   Generated Version:      Vivado 2024.2 (SW Build: 5238659)
   Created:
               Fri Nov  8 12:54:53 2024   FPGA Device:            xcvc1902
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:vck190:3.3
   Board Part:             xilinx.com:vck190:part0:3.3
   Platform VBNV:          xilinx.com_vck190_versal_extensible_platform_base_1_0
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   No scalable clock data available.

System Clocks
------
   Name:           clk_wizard_0_clk_out1_o1 
   Type:           CT_UNKNOWN 
   Default Freq:   625 MHz

   Name:           clk_wizard_0_clk_out1_o2 
   Type:           CT_UNKNOWN 
   Default Freq:   312.5 MHz

   Name:           clk_wizard_0_clk_out1_o3 
   Type:           CT_UNKNOWN 
   Default Freq:   156.25 MHz

   Name:           clk_wizard_0_clk_out1_o4 
   Type:           CT_UNKNOWN 
   Default Freq:   78.125 MHz

   Name:           clk_wizard_0_clk_out2 
   Type:           FIXED 
   Default Freq:   104.166666 MHz

   Name:           clk_wizard_0_clk_out3 
   Type:           FIXED 
   Default Freq:   208.333333 MHz

   Name:           clk_wizard_0_clk_out4 
   Type:           FIXED 
   Default Freq:   416.666666 MHz

Memory Configuration
--------------------
   Name:         DDR
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x80000000
   Bank Used:    Yes

   Name:         DDR
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x800000000
   Address Size: 0x180000000
   Bank Used:    Yes

   Name:         LPDDR
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x50000000000
   Address Size: 0x200000000
   Bank Used:    No
==============================================================================
Kernel: harness

Definition
----------
   Signature: harness (void* numEvents, void* inputNumList, void* inFeatureList, void* outputNumList, void* outFeatureList)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    1024 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x48
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        harness_1
   Base Address: 0xa4000000

   Argument:          numEvents
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          inputNumList
   Register Offset:   0x18
   Port:              M_AXI_GMEM0
   Memory:            DDR (MEM_DDR4)
   Memory:            DDR (MEM_DRAM)

   Argument:          inFeatureList
   Register Offset:   0x24
   Port:              M_AXI_GMEM0
   Memory:            DDR (MEM_DDR4)
   Memory:            DDR (MEM_DRAM)

   Argument:          outputNumList
   Register Offset:   0x30
   Port:              M_AXI_GMEM1
   Memory:            DDR (MEM_DDR4)
   Memory:            DDR (MEM_DRAM)

   Argument:          outFeatureList
   Register Offset:   0x3C
   Port:              M_AXI_GMEM1
   Memory:            DDR (MEM_DDR4)
   Memory:            DDR (MEM_DRAM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2024.2.1 - 2024-12-15-08:40:55 (SW BUILD: 5263293)
   Command Line:  v++ --config ../config/link.cfg --connectivity.nk harness:1:harness_1 --connectivity.sp harness_1.inputNumList:DDR --connectivity.sp harness_1.inFeatureList:DDR --connectivity.sp harness_1.outputNumList:DDR --connectivity.sp harness_1.outFeatureList:DDR --debug.chipscope harness_1 --freqhz 128000000:harness_1.ap_clk --input_files harness.xo --link --optimize 0 --output harness.xsa --platform xilinx_vck190_base_202420_1 --profile.data all:all:all --profile.exec all:all --report_level 0 --target hw --vivado.impl.jobs 8 --vivado.impl.strategies Congestion_SpreadLogic_high,Performance_Explore,Performance_Retiming,Performance_WLBlockPlacementFanoutOpt --vivado.prop run.vitis_design_harness_1_0_synth_1.STEPS.SYNTH_DESIGN.ARGS.MAX_DSP=1966 --vivado.prop run.vitis_design_harness_1_0_synth_1.STEPS.SYNTH_DESIGN.ARGS.GLOBAL_RETIMING=on 
   Options:       --config ../config/link.cfg
                  --connectivity.nk harness:1:harness_1
                  --connectivity.sp harness_1.inputNumList:DDR
                  --connectivity.sp harness_1.inFeatureList:DDR
                  --connectivity.sp harness_1.outputNumList:DDR
                  --connectivity.sp harness_1.outFeatureList:DDR
                  --debug.chipscope harness_1
                  --freqhz 128000000:harness_1.ap_clk
                  --input_files harness.xo
                  --link
                  --optimize 0
                  --output harness.xsa
                  --platform xilinx_vck190_base_202420_1
                  --profile.data all:all:all
                  --profile.exec all:all
                  --report_level 0
                  --target hw
                  --vivado.impl.jobs 8
                  --vivado.impl.strategies Congestion_SpreadLogic_high,Performance_Explore,Performance_Retiming,Performance_WLBlockPlacementFanoutOpt
                  --vivado.prop run.vitis_design_harness_1_0_synth_1.STEPS.SYNTH_DESIGN.ARGS.MAX_DSP=1966
                  --vivado.prop run.vitis_design_harness_1_0_synth_1.STEPS.SYNTH_DESIGN.ARGS.GLOBAL_RETIMING=on 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
