

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s'
================================================================
* Date:           Tue Aug  1 18:02:47 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.936 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       10|  90.000 ns|  0.100 us|    9|   10|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.56>
ST_1 : Operation 3 [1/1] (2.10ns)   --->   "%layer16_out_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer16_out" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 3 'read' 'layer16_out_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data = trunc i128 %layer16_out_read" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 4 'trunc' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer16_out_read, i32 96, i32 111" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 5 'partselect' 'data_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_7 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer16_out_read, i32 112, i32 127" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 6 'partselect' 'data_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_1 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer16_out_read, i32 16, i32 31" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 7 'partselect' 'data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer16_out_read, i32 32, i32 47" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 8 'partselect' 'data_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_3 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer16_out_read, i32 48, i32 63" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 9 'partselect' 'data_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer16_out_read, i32 64, i32 79" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 10 'partselect' 'data_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer16_out_read, i32 80, i32 95" [./nnet_utils/nnet_dense_stream.h:40]   --->   Operation 11 'partselect' 'data_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.46ns)   --->   "%call_ret = call i48 @dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>, i16 %data, i16 %data_1, i16 %data_2, i16 %data_3, i16 %data_4, i16 %data_5, i16 %data_6, i16 %data_7, i43 %w18" [./nnet_utils/nnet_dense_stream.h:48]   --->   Operation 12 'call' 'call_ret' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.93>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer18_out, void @empty_11, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer16_out, void @empty_11, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (4.83ns)   --->   "%call_ret = call i48 @dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>, i16 %data, i16 %data_1, i16 %data_2, i16 %data_3, i16 %data_4, i16 %data_5, i16 %data_6, i16 %data_7, i43 %w18" [./nnet_utils/nnet_dense_stream.h:48]   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 4.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%res = extractvalue i48 %call_ret" [./nnet_utils/nnet_dense_stream.h:48]   --->   Operation 16 'extractvalue' 'res' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%res_1 = extractvalue i48 %call_ret" [./nnet_utils/nnet_dense_stream.h:48]   --->   Operation 17 'extractvalue' 'res_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%res_2 = extractvalue i48 %call_ret" [./nnet_utils/nnet_dense_stream.h:48]   --->   Operation 18 'extractvalue' 'res_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %res_2, i16 %res_1, i16 %res" [./nnet_utils/nnet_dense_stream.h:62]   --->   Operation 19 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.10ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer18_out, i48 %p_s" [./nnet_utils/nnet_dense_stream.h:62]   --->   Operation 20 'write' 'write_ln62' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [./nnet_utils/nnet_dense_stream.h:64]   --->   Operation 21 'ret' 'ret_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.562ns
The critical path consists of the following:
	fifo read operation ('layer16_out_read', ./nnet_utils/nnet_dense_stream.h:40) on port 'layer16_out' (./nnet_utils/nnet_dense_stream.h:40) [6]  (2.102 ns)
	'call' operation ('call_ret', ./nnet_utils/nnet_dense_stream.h:48) to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>' [15]  (0.460 ns)

 <State 2>: 6.936ns
The critical path consists of the following:
	'call' operation ('call_ret', ./nnet_utils/nnet_dense_stream.h:48) to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>' [15]  (4.834 ns)
	fifo write operation ('write_ln62', ./nnet_utils/nnet_dense_stream.h:62) on port 'layer18_out' (./nnet_utils/nnet_dense_stream.h:62) [20]  (2.102 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
