<!doctype html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">

    <link rel="shortcut icon" type="image/png"
      href="/INSPECT/assets/img/inspect.png">

<!-- Begin Jekyll SEO tag v2.5.0 -->
<title>Stencil 3D r1 box constant heterogeneous double Zen_EPYC-7451 | INSPECT</title>
<meta name="generator" content="Jekyll v3.8.5" />
<meta property="og:title" content="Stencil 3D r1 box constant heterogeneous double Zen_EPYC-7451" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Intra Node Stencil Performance Evaluation Collection" />
<meta property="og:description" content="Intra Node Stencil Performance Evaluation Collection" />
<meta property="og:site_name" content="INSPECT" />
<script type="application/ld+json">
{"description":"Intra Node Stencil Performance Evaluation Collection","@type":"WebPage","headline":"Stencil 3D r1 box constant heterogeneous double Zen_EPYC-7451","url":"/INSPECT/stencils/3D/r1/heterogeneous/box/constant/double/Zen_EPYC-7451/","@context":"http://schema.org"}</script>
<!-- End Jekyll SEO tag -->

    <link rel="stylesheet" href="/INSPECT/assets/css/style.css?v=ac62e2fde08bd3069feb52987c8745c366baf37b">
    <script src="https://code.jquery.com/jquery-3.3.0.min.js" integrity="sha256-RTQy8VOmNlT6b2PIRur37p6JEBZUE7o8wPgMvu18MC4=" crossorigin="anonymous"></script>
    <script src="/INSPECT/assets/js/main.js"></script>
    <!--[if lt IE 9]>
      <script src="https://cdn!js.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv.min.js" integrity="sha256-3Jy/GbSLrg0o9y5Z5n1uw0qxZECH7C6OQpVBgNFYa0g=" crossorigin="anonymous"></script>
    <![endif]-->
    <meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no">
    <script src="/INSPECT/assets/js/headroom.js"></script>
  </head>
  <body>
    <header class="headroom">
      <h1 class="headroom"><a href="/INSPECT/">INSPECT</a></h1>
      <p>Intra Node Stencil Performance Evaluation Collection</p>
      
      <div id="banner">
        <a id="logo" class="fork" href="/INSPECT/">⌂</a>
        

<div id="navbar">
<a href="https://github.com/RRZE-HPC/INSPECT/tree/master/stencils/3D/r1/heterogeneous/box/constant/double/Zen_EPYC-7451">3D / r1 / heterogeneous / box / constant / double / Zen_EPYC-7451</a>
</div>

      </div><!-- end banner -->
      
    </header>

    <script>
      var myElement = document.querySelector("header");
      var headroom  = new Headroom(myElement);
      headroom.init();
    </script>

    <div class="wrapper">
      <nav>
        <ul></ul>
      </nav>
      <section>
        <script src="/INSPECT/assets/js/plotly-latest.min.js"></script>

<div class="section-block-full">

  <div class="section-block-half">
    <h2 id="stencil-properties">Stencil Properties</h2>

    <table>
      <tbody>
        <tr>
          <td>dimension</td>
          <td>3D</td>
        </tr>
        <tr>
          <td>radius</td>
          <td>1</td>
        </tr>
        <tr>
          <td>weighting</td>
          <td>heterogeneous</td>
        </tr>
        <tr>
          <td>kind</td>
          <td>box</td>
        </tr>
        <tr>
          <td>coefficients</td>
          <td>constant</td>
        </tr>
        <tr>
          <td>datatype</td>
          <td>double</td>
        </tr>
        <tr>
          <td>machine</td>
          <td><a href="/INSPECT/machines/Zen_EPYC-7451">Zen_EPYC-7451</a></td>
        </tr>
        <tr>
          <td>FLOP per LUP</td>
          <td>53</td>
        </tr>
      </tbody>
    </table>

    <p>Benchmark raw data shown on this page can be found in the <a href="https://github.com/RRZE-HPC/stempel_data_collection/tree/master/stencils/3D/r1/heterogeneous/box/constant/double/Zen_EPYC-7451/">according folder of the git repository</a>.</p>

    <p>If you have feedback, issues or found errors on this page, please <a href="https://github.com/RRZE-HPC/stempel_data_collection/issues/new?labels[]=Stencil%20Comment%20Management&amp;labels[]=[Type]%20Bug&amp;title=Stencil%20Comment&amp;milestone=People%20Management:%20m6&amp;assignee=ebinnion&amp;body=Stencil:%203D%20r1%20heterogeneous%20box%20constant%20double%20Zen_EPYC-7451">submit an issue on the github page</a>.</p>

  </div>

  <div class="section-block-half">
    <h2 id="kernel-source-code">Kernel Source Code</h2>

    <p><input class="code-button" type="button" onclick="document.getElementById('c_source').style.display = 'block';document.getElementById('asm_source').style.display = 'none';document.getElementById('iaca').style.display = 'none'" value="C Source Code" />
<input class="code-button" type="button" onclick="document.getElementById('asm_source').style.display = 'block';document.getElementById('c_source').style.display = 'none';document.getElementById('iaca').style.display = 'none'" value="Assembly Code" /></p>

    <div id="c_source">
      <div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">double</span> <span class="n">a</span><span class="p">[</span><span class="n">M</span><span class="p">][</span><span class="n">N</span><span class="p">][</span><span class="n">P</span><span class="p">];</span>
<span class="kt">double</span> <span class="n">b</span><span class="p">[</span><span class="n">M</span><span class="p">][</span><span class="n">N</span><span class="p">][</span><span class="n">P</span><span class="p">];</span>
<span class="kt">double</span> <span class="n">c0</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c1</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c2</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c3</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c4</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c5</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c6</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c7</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c8</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c9</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c10</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c11</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c12</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c13</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c14</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c15</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c16</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c17</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c18</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c19</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c20</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c21</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c22</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c23</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c24</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c25</span><span class="p">;</span>
<span class="kt">double</span> <span class="n">c26</span><span class="p">;</span>

<span class="k">for</span><span class="p">(</span><span class="kt">long</span> <span class="n">k</span><span class="o">=</span><span class="mi">1</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">M</span><span class="o">-</span><span class="mi">1</span><span class="p">;</span> <span class="o">++</span><span class="n">k</span><span class="p">){</span>
<span class="k">for</span><span class="p">(</span><span class="kt">long</span> <span class="n">j</span><span class="o">=</span><span class="mi">1</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">N</span><span class="o">-</span><span class="mi">1</span><span class="p">;</span> <span class="o">++</span><span class="n">j</span><span class="p">){</span>
<span class="k">for</span><span class="p">(</span><span class="kt">long</span> <span class="n">i</span><span class="o">=</span><span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">P</span><span class="o">-</span><span class="mi">1</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">){</span>
<span class="n">b</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">c0</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c1</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c2</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c3</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c4</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c5</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c6</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c7</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c8</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c9</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c10</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c11</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c12</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c13</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c14</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c15</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c16</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c17</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c18</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c19</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c20</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c21</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c22</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c23</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c24</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">-</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c25</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span>
<span class="o">+</span> <span class="n">c26</span> <span class="o">*</span> <span class="n">a</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="o">+</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span>
<span class="p">;</span>
<span class="p">}</span>
<span class="p">}</span>
<span class="p">}</span>
</code></pre></div>      </div>
    </div>

    <div id="asm_source" style="display:none;">
      <div class="language-nasm highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">X</span> <span class="k">movq</span>	<span class="err">%</span><span class="n">rdx</span><span class="p">,</span> <span class="err">%</span><span class="n">rax</span>
<span class="n">incq</span>	<span class="err">%</span><span class="n">rdx</span>
<span class="n">P</span> <span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">rsi</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm8</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmulsd</span>	<span class="o">-</span><span class="mi">8</span><span class="p">(</span><span class="err">%</span><span class="n">rbp</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm1</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmulsd</span>	<span class="o">-</span><span class="mi">8</span><span class="p">(</span><span class="err">%</span><span class="n">rbx</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm2</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmulsd</span>	<span class="o">-</span><span class="mi">8</span><span class="p">(</span><span class="err">%</span><span class="n">r11</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm3</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmulsd</span>	<span class="o">-</span><span class="mi">8</span><span class="p">(</span><span class="err">%</span><span class="n">rcx</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm4</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmulsd</span>	<span class="o">-</span><span class="mi">8</span><span class="p">(</span><span class="err">%</span><span class="n">rsi</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm5</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmulsd</span>	<span class="o">-</span><span class="mi">8</span><span class="p">(</span><span class="err">%</span><span class="n">r10</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm6</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmulsd</span>	<span class="o">-</span><span class="mi">8</span><span class="p">(</span><span class="err">%</span><span class="n">r9</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm7</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmovsd</span>	<span class="mi">56</span><span class="p">(</span><span class="err">%</span><span class="n">rsp</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmulsd</span>	<span class="o">-</span><span class="mi">8</span><span class="p">(</span><span class="err">%</span><span class="n">r8</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmovsd</span>	<span class="mi">64</span><span class="p">(</span><span class="err">%</span><span class="n">rsp</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmulsd</span>	<span class="o">-</span><span class="mi">8</span><span class="p">(</span><span class="err">%</span><span class="n">rdi</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmovsd</span>	<span class="mi">72</span><span class="p">(</span><span class="err">%</span><span class="n">rsp</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmulsd</span>	<span class="mi">0</span><span class="p">(</span><span class="err">%</span><span class="n">rbp</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmovsd</span>	<span class="mi">80</span><span class="p">(</span><span class="err">%</span><span class="n">rsp</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">rbx</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmovsd</span>	<span class="mi">88</span><span class="p">(</span><span class="err">%</span><span class="n">rsp</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">r11</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmovsd</span>	<span class="mi">96</span><span class="p">(</span><span class="err">%</span><span class="n">rsp</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">rcx</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmovsd</span>	<span class="mi">104</span><span class="p">(</span><span class="err">%</span><span class="n">rsp</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">r10</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmovsd</span>	<span class="mi">112</span><span class="p">(</span><span class="err">%</span><span class="n">rsp</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">r9</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmovsd</span>	<span class="mi">120</span><span class="p">(</span><span class="err">%</span><span class="n">rsp</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">r8</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmovsd</span>	<span class="mi">128</span><span class="p">(</span><span class="err">%</span><span class="n">rsp</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">rdi</span><span class="p">,</span><span class="err">%</span><span class="n">rax</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmovsd</span>	<span class="mi">136</span><span class="p">(</span><span class="err">%</span><span class="n">rsp</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmulsd</span>	<span class="mi">0</span><span class="p">(</span><span class="err">%</span><span class="n">rbp</span><span class="p">,</span><span class="err">%</span><span class="n">rdx</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmovsd</span>	<span class="mi">144</span><span class="p">(</span><span class="err">%</span><span class="n">rsp</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">rbx</span><span class="p">,</span><span class="err">%</span><span class="n">rdx</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmovsd</span>	<span class="mi">152</span><span class="p">(</span><span class="err">%</span><span class="n">rsp</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">r11</span><span class="p">,</span><span class="err">%</span><span class="n">rdx</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">rcx</span><span class="p">,</span><span class="err">%</span><span class="n">rdx</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm9</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">rsi</span><span class="p">,</span><span class="err">%</span><span class="n">rdx</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm10</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">r10</span><span class="p">,</span><span class="err">%</span><span class="n">rdx</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm11</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">r9</span><span class="p">,</span><span class="err">%</span><span class="n">rdx</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm12</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">r8</span><span class="p">,</span><span class="err">%</span><span class="n">rdx</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm13</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmulsd</span>	<span class="p">(</span><span class="err">%</span><span class="n">rdi</span><span class="p">,</span><span class="err">%</span><span class="n">rdx</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span> <span class="err">%</span><span class="n">xmm14</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm15</span>
<span class="n">vaddsd</span>	<span class="err">%</span><span class="n">xmm15</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="err">%</span><span class="n">xmm0</span>
<span class="n">vmovsd</span>	<span class="err">%</span><span class="n">xmm0</span><span class="p">,</span> <span class="o">-</span><span class="mi">8</span><span class="p">(</span><span class="err">%</span><span class="n">r12</span><span class="p">,</span><span class="err">%</span><span class="n">rdx</span><span class="p">,</span><span class="mi">8</span><span class="p">)</span>
<span class="n">cmpq</span>	<span class="err">%</span><span class="n">r14</span><span class="p">,</span> <span class="err">%</span><span class="n">rdx</span>
<span class="k">jne</span>	<span class="p">.</span><span class="n">L5</span>
</code></pre></div>      </div>
    </div>

  </div>

</div>

<div class="section-block-full">

  <div class="section-block-half">

    <h2 id="layer-conditions">Layer Conditions</h2>

    <h4 id="d-layer-condition">1D Layer Condition:</h4>

    <ul>
      <li>L1: unconditionally fulfilled</li>
      <li>L2: unconditionally fulfilled</li>
      <li>L3: unconditionally fulfilled</li>
    </ul>

    <h4 id="d-layer-condition-1">2D Layer Condition:</h4>

    <ul>
      <li>L1: <code class="highlighter-rouge">P &lt;= 2049/5</code>, that is	<code class="highlighter-rouge">P ~ 400</code></li>
      <li>L2: <code class="highlighter-rouge">P &lt;= 32769/5</code>, that is	<code class="highlighter-rouge">P ~ 6550</code></li>
      <li>L3: <code class="highlighter-rouge">P &lt;= 524289/5</code>, that is	<code class="highlighter-rouge">P ~ 104850</code></li>
    </ul>

    <h4 id="d-layer-condition-2">3D Layer Condition:</h4>

    <ul>
      <li>L1: <code class="highlighter-rouge">32*N*P - 16*P - 16 &lt;= 32768</code>, that is	<code class="highlighter-rouge">N*P ~ 20²</code></li>
      <li>L2: <code class="highlighter-rouge">32*N*P - 16*P - 16 &lt;= 524288</code>, that is	<code class="highlighter-rouge">N*P ~ 120²</code></li>
      <li>L3: <code class="highlighter-rouge">32*N*P - 16*P - 16 &lt;= 8388608</code>, that is	<code class="highlighter-rouge">N*P ~ 510²</code></li>
    </ul>

    <p>Have a look at the <a href="#kernel-source-code">kernel source code</a> for dimension naming.</p>

    <!--
grep "\[[a-z]" stencil.c | sed -r 's/([A-Z])\[([0-9]*)\]/\1\2/g' | sed 's/.* =//;s/ c[0-9]* //;s/[ijk]//g;s/(//g;s/)//g;s/+ /,/g;s/\* /,/g;s/\[\]/\[0\]/g;s/+,/,/;s/[[:space:]]//g;s/[a-Z][0-9]*/\"&\":/g;s/\]\[/,/g' | tr -d '\n'
-->

    <!-- <script>
function get_url() {
var jsonstr='{"dimensions":3,"arrays":{"type":"double","bytes_per_element":8,"dimension":[1024,1024,1024]},"accesses":{"a":[0,0,0],"a":[-1,-1,-1],"a":[0,-1,-1],"a":[+1,-1,-1],"a":[-1,0,-1],"a":[0,0,-1],"a":[+1,0,-1],"a":[-1,+1,-1],"a":[0,+1,-1],"a":[+1,+1,-1],"a":[-1,-1,0],"a":[0,-1,0],"a":[+1,-1,0],"a":[-1,0,0],"a":[+1,0,0],"a":[-1,+1,0],"a":[0,+1,0],"a":[+1,+1,0],"a":[-1,-1,+1],"a":[0,-1,+1],"a":[+1,-1,+1],"a":[-1,0,+1],"a":[0,0,+1],"a":[+1,0,+1],"a":[-1,+1,+1],"a":[0,+1,+1],"a":[+1,+1,+1]},"cache_sizes":{"L1":{"size":32768,"cores":1,"available":32768},"L2":{"size":262144,"cores":1,"available":262144},"L3":{"size":20971520,"cores":1,"available":20971520}},"safety_margin":2}'
return "https://rrze-hpc.github.io/layer-condition/#calculator%23!"+encodeURIComponent(JSON.stringify(jsonstr));
}
</script>

<a href='get_url()'>Layer Condition website</a> -->
  </div>

  <div class="section-block-half">
    <h2 id="how-to-test-this-stencil">How to test this stencil</h2>

    <p>Generate this stencil with:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>stempel gen <span class="nt">-D</span> 3 <span class="nt">-r</span> 1 <span class="nt">-t</span> <span class="s2">"double"</span> <span class="nt">-C</span> constant <span class="nt">-k</span> box <span class="nt">-e</span> <span class="nt">--store</span> stencil.c
</code></pre></div>    </div>

    <p>and generate the compilable benchmark code with:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>stempel bench stencil.c <span class="nt">-m</span> Zen_EPYC-7451.yml <span class="nt">--store</span>
</code></pre></div>    </div>

    <h2 id="compiler-flags">Compiler flags</h2>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>gcc <span class="nt">-O3</span> <span class="nt">-march</span><span class="o">=</span>znver1 <span class="nt">-fopenmp</span>
</code></pre></div>    </div>
  </div>

</div>

<div class="section-block-full">
  <h2 id="single-core-grid-scaling">Single Core Grid Scaling</h2>

  <div class="section-block-half">
    <h3 id="ecm-prediction-vs-performance">ECM Prediction vs. Performance</h3>

    <p><input class="plot-button" type="button" value="Layer Condition" onclick="document.getElementById('ecm_LC').style.display = 'block';            document.getElementById('ecm_CS').style.display = 'none';            document.getElementById('ecm_Pheno').style.display = 'none';" />
<input class="plot-button" type="button" value="Cache Simulation" onclick="document.getElementById('ecm_CS').style.display = 'block';            document.getElementById('ecm_LC').style.display = 'none';            document.getElementById('ecm_Pheno').style.display = 'none';" />
<input class="plot-button" type="button" value="Phenomenological" onclick="document.getElementById('ecm_Pheno').style.display = 'block';            document.getElementById('ecm_CS').style.display = 'none';            document.getElementById('ecm_LC').style.display = 'none';" /></p>

    <div class="ecm" id="ecm_LC">
      <p><em>Comparison of the measured stencil performance (in cycles per cache line), <a href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-164.html">roofline prediction</a> and the (stacked) contributions of the <a href="https://hpc.fau.de/research/ecm/">ECM Performance Model</a> predicted by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> using <a href="https://rrze-hpc.github.io/layer-condition/">Layer Conditions</a> to model the cache behavior. The calculated <a href="#layer-conditions">layer conditions</a> shown above correspond to the jumps in the ECM prediction in this plot.</em></p>
    </div>

    <div class="ecm" id="ecm_CS" style="display:none;">
      <p><em>Comparison of the measured stencil performance (in cycles per cache line), <a href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-164.html">roofline prediction</a> and the (stacked) contributions of the <a href="https://hpc.fau.de/research/ecm/">ECM Performance Model</a> predicted by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> using <a href="https://github.com/RRZE-HPC/pycachesim">Cache Simulation</a> to model the cache behavior.</em></p>
    </div>

    <div class="ecm" id="ecm_Pheno" style="display:none;">
      <p><em>Comparison of the measured stencil performance (in cycles per cache line), <a href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-164.html">roofline prediction</a> and the (stacked) contributions of the phenomenological <a href="https://hpc.fau.de/research/ecm/">ECM Performance Model</a> measured with <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a>. The phenomenological ECM Model is completely derived from performance counter measurements during benchmark execution.</em></p>
    </div>

    <script>
var trace_benchmark = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [251.20,250.74,249.38,249.57,247.96,247.37,246.83,248.35,249.36,246.94,246.95,248.68,248.00,246.88,247.11,247.82,250.11,246.72,247.23,249.63,246.58,246.65,247.91,249.86,250.34,245.89,246.71,247.55,247.87,246.39,246.87,248.88,246.79,247.64,246.48,247.53,246.34,246.50,246.32,247.54,246.11,246.54,245.81,247.76,249.85,245.82,247.11,258.07,246.47,248.05,286.32,247.98,246.19,247.60,253.22,247.84,248.19,246.98,246.67,247.54,247.33,247.30,246.47,248.49,246.98,247.19,246.57,248.26,248.19,246.58,249.16,247.51,246.63,247.77,248.13,247.67,248.16,],
  line: {color: 'black'},
  name: "Benchmark"
};




var trace_roofline_LC = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "circle-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,],
  line: {color: 'green'},
  name: "Roofline /w LC",
};



var trace_roofline_CS = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "circle-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,18400/112.26,],
  line: {color: 'green'},
  name: "Roofline /w CS",
};





var trace_Tol_LC = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "square-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,],
  line: {color: '#d62728'},
  name: "T<sub>OL</sub>"
};
var trace_Tnol_LC = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "triangle-up-open", maxdisplayed: 5 },
  line: {color: '#1f77b4'},
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,],
  name: "T<sub>nOL</sub>"
};
var trace_Tl1l2_LC = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "triangle-down-open", maxdisplayed: 5 },
  line: {color: '#aec7e8'},
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [0.00,4.00,4.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,8.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,20.00,],
  name: "T<sub>L1-L2</sub>"
};
var trace_Tl2l3_LC = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ff7f0e'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [0.00,0.00,0.00,6.00,6.00,6.00,6.00,6.00,6.00,6.00,6.00,6.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,10.00,],
  name: "T<sub>L2-L3</sub>"
};
var trace_Tl3mem_LC = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ffbb78'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,13.87,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,24.07,],
  name: "T<sub>L3-MEM</sub>"
};
var trace_Ttotal_LC = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,],
  line: {color: 'rgba(0,0,0,0)'},
  showlegend: false,
  name: "T<sub>ECM total</sub>"
};



var trace_Tol_CS = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "square-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,108.0,],
  line: {color: '#d62728'},
  name: "T<sub>OL</sub>"
};
var trace_Tnol_CS = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "triangle-up-open", maxdisplayed: 5 },
  line: {color: '#1f77b4'},
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,164.0,],
  name: "T<sub>nOL</sub>"
};
var trace_Tl1l2_CS = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "triangle-down-open", maxdisplayed: 5 },
  line: {color: '#aec7e8'},
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [0.00,4.98,4.61,8.75,8.60,8.50,8.42,8.37,8.32,8.28,8.27,8.24,8.22,8.20,8.18,8.18,8.16,8.18,8.15,8.15,8.13,8.13,8.10,8.12,8.09,8.09,8.09,8.09,8.09,8.09,8.09,8.09,8.09,8.09,8.09,8.09,10.05,8.04,8.09,8.09,10.09,12.09,8.09,8.09,12.05,14.06,14.06,8.03,14.06,14.06,28.06,16.06,20.08,16.06,20.07,20.07,20.07,20.07,20.07,20.07,20.07,20.07,20.06,18.11,20.06,20.06,20.06,20.06,20.06,20.06,20.06,20.06,20.05,20.05,20.05,20.05,20.05,],
  name: "T<sub>L1-L2</sub>"
};
var trace_Tl2l3_CS = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ff7f0e'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [0.00,0.00,0.00,8.87,8.72,8.71,8.75,8.27,4.46,4.12,4.12,4.10,12.10,12.21,12.28,12.28,12.25,12.28,12.24,12.24,12.20,12.20,12.15,12.20,12.15,12.15,12.14,12.14,12.14,12.14,12.14,12.14,12.14,12.14,12.14,12.14,12.07,12.06,12.14,12.14,12.14,12.14,12.14,12.14,12.05,10.89,10.38,10.08,9.83,10.23,11.92,8.73,8.07,8.05,8.10,8.10,8.10,8.10,8.10,8.10,8.10,8.10,8.03,8.03,8.02,8.02,8.02,8.02,8.02,8.02,8.02,8.02,8.02,8.02,8.02,8.02,8.02,],
  name: "T<sub>L2-L3</sub>"
};
var trace_Tl3mem_CS = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ffbb78'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [0.00,0.00,0.00,0.00,0.00,0.00,0.00,1.05,15.59,14.27,14.22,14.17,14.16,14.16,14.05,14.10,14.08,14.11,14.09,14.08,14.04,14.06,13.99,14.03,13.98,14.02,14.23,13.99,14.33,14.07,15.23,15.34,16.42,15.11,15.25,14.12,17.38,17.65,17.36,17.48,16.91,17.24,17.80,14.79,18.91,17.94,20.37,20.77,21.55,19.46,17.35,23.37,24.11,24.11,24.37,24.37,24.38,24.38,24.38,24.33,24.33,24.33,24.15,24.15,24.15,24.15,24.14,24.14,24.14,24.14,24.14,24.14,24.14,24.14,24.14,24.14,24.13,],
  name: "T<sub>L3-MEM</sub>"
};
var trace_Ttotal_CS = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,164.00,],
  line: {color: 'rgba(0,0,0,0)'},
  showlegend: false,
  name: "T<sub>ECM total</sub>"
};



var trace_Tol_Pheno = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "square-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  line: {color: '#d62728'},
  name: "T<sub>OL</sub>"
};
var trace_Tnol_Pheno = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "triangle-up-open", maxdisplayed: 5 },
  line: {color: '#1f77b4'},
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  name: "T<sub>nOL</sub>"
};
var trace_Tl1l2_Pheno = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "triangle-down-open", maxdisplayed: 5 },
  line: {color: '#aec7e8'},
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  name: "T<sub>L1-L2</sub>"
};
var trace_Tl2l3_Pheno = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ff7f0e'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  name: "T<sub>L2-L3</sub>"
};
var trace_Tl3mem_Pheno = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ffbb78'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  name: "T<sub>L3-MEM</sub>"
};
var trace_Ttotal_Pheno = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [],
  line: {color: 'rgba(0,0,0,0)'},
  showlegend: false,
  name: "T<sub>ECM total</sub>"
};


var data_LC = [trace_roofline_LC,trace_benchmark,trace_Tol_LC,trace_Tnol_LC,
               trace_Tl1l2_LC,trace_Tl2l3_LC,trace_Tl3mem_LC,trace_Ttotal_LC];
var data_CS = [trace_roofline_CS,trace_benchmark,trace_Tol_CS,trace_Tnol_CS,
               trace_Tl1l2_CS,trace_Tl2l3_CS,trace_Tl3mem_CS,trace_Ttotal_CS];
var data_Pheno = [trace_roofline_LC,trace_benchmark,trace_Tol_Pheno,trace_Tnol_Pheno,
                  trace_Tl1l2_Pheno,trace_Tl2l3_Pheno,trace_Tl3mem_Pheno];

var layout = {
  margin: { l: 40, r: 35, t: 10, b: 40},
  xaxis: {title: "Grid Size (N^3)",
          dticks: 50,
          tick0: 0},
  yaxis: {title: 'Cycles / Cacheline',
          tick0: 0},
  barmode: 'stack',
  legend: { orientation: "h",y:1.1 },
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('ecm_LC', data_LC, layout, config);
Plotly.newPlot('ecm_CS', data_CS, layout, config);
Plotly.newPlot('ecm_Pheno', data_Pheno, layout, config);
</script>

  </div>

  <div class="section-block-half">
    <h3 id="data-transfers-between-caches">Data Transfers between Caches</h3>

    <p><input class="plot-button" type="button" value="Layer Condition" onclick="document.getElementById('mem_LC').style.display = 'block';            document.getElementById('mem_CS').style.display = 'none';" />
<input class="plot-button" type="button" value="Cache Simulation" onclick="document.getElementById('mem_CS').style.display = 'block';            document.getElementById('mem_LC').style.display = 'none';" /></p>

    <div class="memory" id="mem_LC">

      <script>
var benchmark_l1l2 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  line: {color: '#d62728'},
  name: "L1-L2 Benchmark"
};
var benchmark_l2l3 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  line: {color: '#1f77b4'},
  name: "L2-L3 Benchmark"
};
var benchmark_l3mem = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM Benchmark"
};

var L1L2 = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [0,24.00,24.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,88.00,],
  line: {color: '#d62728'},
  name: "L1-L2 with LC"
};
var L2L3= {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [0,0,0,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,],
  line: {color: '#1f77b4'},
  name: "L2-L3 with LC"
};
var L3MEM = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [0,0,0,0,0,0,0,0,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,24.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,40.00,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM with LC"
};

var data = [benchmark_l1l2,benchmark_l2l3,benchmark_l3mem,L1L2,L2L3,L3MEM];

var layout = {
	xaxis: {title: "Grid Size (N^3)",
          rangemode: "tozero"},
	yaxis: {title: 'Data Transfers [Byte/LUP]',
          rangemode: "tozero"},
  margin: { l: 50, r: 35, t: 10, b: 40},
  legend: { orientation: "h",y:1.3},
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('mem_LC', data, layout, config);
</script>

      <p><em>Data transfers between the different cache levels and main memory. The shown data for each level contains evicted and loaded data. The measured data is represented by points and the predicted transfer rates by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> by lines.</em></p>
    </div>

    <div class="memory" id="mem_CS" style="display:none;">

      <script>
var benchmark_l1l2 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  line: {color: '#d62728'},
  name: "L1-L2 Benchmark"
};
var benchmark_l2l3 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  line: {color: '#1f77b4'},
  name: "L2-L3 Benchmark"
};
var benchmark_l3mem = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM Benchmark"
};

var L1L2 = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [0,28.87,27.12,43.37,42.74,42.25,41.87,41.75,41.50,41.24,41.24,41.12,40.99,40.87,40.87,40.87,40.74,40.87,40.74,40.74,40.62,40.62,40.49,40.62,40.49,40.49,40.37,40.37,40.37,40.37,40.37,40.37,40.37,40.37,40.37,40.37,48.25,40.12,40.37,40.37,48.37,56.37,40.37,40.37,56.25,64.25,64.25,40.12,64.25,64.25,120.25,72.25,88.25,72.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,80.37,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,0,28.87,27.12,43.37,42.74,42.25,41.87,41.75,41.50,41.24,41.24,41.12,40.99,40.87,40.87,40.87,40.74,40.87,40.74,40.74,40.62,40.62,40.49,40.62,40.49,40.49,40.37,40.37,40.37,40.37,40.37,40.37,40.37,40.37,40.37,40.37,48.25,40.12,40.37,40.37,48.37,56.37,40.37,40.37,56.25,64.25,64.25,40.12,64.25,64.25,120.25,72.25,88.25,72.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,80.37,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,88.25,],
  line: {color: '#d62728'},
  name: "L1-L2 with CS"
};
var L2L3= {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [0,0,0,35.50,35.00,34.74,35.00,32.99,17.87,16.50,16.50,16.37,48.37,48.87,49.12,49.12,48.99,49.12,48.99,48.99,48.75,48.75,48.62,48.75,48.62,48.62,48.62,48.62,48.62,48.62,48.62,48.62,48.62,48.62,48.62,48.62,48.24,48.24,48.62,48.62,48.62,48.62,48.62,48.62,48.24,43.49,41.49,40.37,39.37,40.87,47.62,34.87,32.24,32.24,32.37,32.37,32.37,32.37,32.37,32.37,32.37,32.37,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,0,0,0,35.50,35.00,34.74,35.00,32.99,17.87,16.50,16.50,16.37,48.37,48.87,49.12,49.12,48.99,49.12,48.99,48.99,48.75,48.75,48.62,48.75,48.62,48.62,48.62,48.62,48.62,48.62,48.62,48.62,48.62,48.62,48.62,48.62,48.24,48.24,48.62,48.62,48.62,48.62,48.62,48.62,48.24,43.49,41.49,40.37,39.37,40.87,47.62,34.87,32.24,32.24,32.37,32.37,32.37,32.37,32.37,32.37,32.37,32.37,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,32.12,],
  line: {color: '#1f77b4'},
  name: "L2-L3 with CS"
};
var L3MEM = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,620,630,640,650,660,670,680,690,700,710,720,730,740,750,760,770,],
  y: [0,0,0,0,0,0,0,2.25,26.99,24.75,24.62,24.49,24.49,24.49,24.37,24.37,24.37,24.37,24.37,24.37,24.37,24.37,24.12,24.37,24.12,24.24,24.62,24.12,24.74,24.37,26.37,26.49,26.87,26.12,26.37,24.37,28.49,28.99,28.49,28.62,27.74,28.24,29.12,25.62,30.99,31.12,35.25,35.87,37.24,33.74,28.49,38.87,40.12,40.00,40.49,40.49,40.49,40.49,40.49,40.37,40.37,40.37,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,0,0,0,0,0,0,0,2.25,26.99,24.75,24.62,24.49,24.49,24.49,24.37,24.37,24.37,24.37,24.37,24.37,24.37,24.37,24.12,24.37,24.12,24.24,24.62,24.12,24.74,24.37,26.37,26.49,26.87,26.12,26.37,24.37,28.49,28.99,28.49,28.62,27.74,28.24,29.12,25.62,30.99,31.12,35.25,35.87,37.24,33.74,28.49,38.87,40.12,40.00,40.49,40.49,40.49,40.49,40.49,40.37,40.37,40.37,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,40.12,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM with CS"
};

var data = [benchmark_l1l2,benchmark_l2l3,benchmark_l3mem,L1L2,L2L3,L3MEM];

var layout = {
	xaxis: {title: "Grid Size (N^3)",
          rangemode: "tozero"},
	yaxis: {title: 'Data Transfers [Byte/LUP]',
          rangemode: "tozero"},
  margin: { l: 50, r: 35, t: 10, b: 40},
  legend: { orientation: "h",y:1.3},
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('mem_CS', data, layout, config);
</script>

      <p><em>Data transfers between the different cache levels and main memory. The shown data for each level contains evicted and loaded data. The measured data is represented by points and the predicted transfer rates by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> by lines.</em></p>
    </div>

  </div>

</div>

<div class="section-block-full">
  <div class="section-block-half">
    <h2 id="multi-core-thread-scaling">Multi Core Thread Scaling</h2>

    <p><input class="plot-button" type="button" onclick="document.getElementById('scaling_760').style.display = 'none';document.getElementById('scaling_760').style.display = 'block';" value="760³" /></p>

    <div class="scaling">

      <div id="scaling"></div>

      <script>
var trace_benchmark = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,],
  y: [74.31,147.44,218.37,281.44,361.65,431.83,502.26,575.31,644.82,717.46,790.66,857.66,926.68,995.60,1066.35,1138.35,1212.73,1263.31,1364.27,1429.86,1493.55,1558.27,1644.57,1703.02,],
  line: {color: 'black'},
  name: "Benchmark"
};
var trace_ecm = {
  type: "scatter",
  mode: "lines",
  x: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,],
  y: [112.19,222.00,322.80,410.62,484.59,546.15,891.90,1019.39,1146.41,1274.23,1401.37,1528.23,1656.16,1782.94,1910.69,2037.65,2164.70,2294.26,2421.05,2548.47,2674.41,2800.60,2929.93,3056.47,],
  line: {color: '#ff7f0e'},
  name: "ECM LC Prediction"
};
var trace_roofline = {
  type: "scatter",
  mode: "lines",
  x: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,],
  y: [112.26,224.33,336.60,448.86,560.94,673.20,785.28,897.54,1009.81,1121.88,1234.15,1346.41,1458.49,1570.75,1683.01,1795.09,1907.35,2019.43,2131.69,2243.96,2356.03,2468.30,2580.56,2692.64,],
  line: {color: '#1f77b4'},
  name: "Roofline LC Prediction"
};

var data = [trace_benchmark,trace_ecm,trace_roofline];

var layout = {
	xaxis: {title: 'Number of Threads',
          range: [0.5,24.5],
          nticks: 24},
	yaxis: {title: 'Performance [MLUP/s]',
          rangemode: "tozero"},
  margin: { l: 50, r: 35, t: 10, b: 40},
  legend: { orientation: "h",
            y:1.1 },
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('scaling', data, layout, config);
</script>

    </div>

  </div>

</div>

<div class="section-block-full">
  <h2 id="how-to-replicate-this-data">How to replicate this data</h2>

  <div class="section-block-half">
    <h3 id="single-core-measurements">Single Core Measurements</h3>

    <p>Using the <a href="#how-to-test-this-stencil">generated stencil</a> and <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a>, all single core performance data shown on this page can be reproduced by:</p>

    <h4 id="layer-condition-data">Layer Condition Data</h4>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> ECM <span class="nt">-p</span> RooflineIACA <span class="nt">-p</span> Benchmark <span class="nt">-p</span> LC <span class="nt">-P</span> LC <span class="nt">-m</span> Zen_EPYC-7451.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> 1 <span class="nt">--compiler</span> icc
</code></pre></div>    </div>

    <h4 id="cache-simulator-data">Cache Simulator Data</h4>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> ECM <span class="nt">-p</span> RooflineIACA <span class="nt">-p</span> Benchmark <span class="nt">-p</span> LC <span class="nt">-P</span> CS <span class="nt">-m</span> Zen_EPYC-7451.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> 1 <span class="nt">--compiler</span> icc
</code></pre></div>    </div>
  </div>

  <div class="section-block-half">
    <h3 id="thread-scaling-measurements">Thread Scaling Measurements</h3>

    <p>The <a href="#how-to-test-this-stencil">generated benchmark code</a> can be used to reproduce the thread scaling data shown on this page by:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> ECM <span class="nt">-p</span> RooflineIACA <span class="nt">-p</span> Benchmark <span class="nt">-P</span> LC <span class="nt">-m</span> Zen_EPYC-7451.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> <span class="nv">$CORES</span> <span class="nt">--compiler</span> icc
</code></pre></div>    </div>

    <p>The roofline prediction can be obtained with <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> and the <a href="#how-to-test-this-stencil">generated stencil</a>:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> RooflineIACA <span class="nt">-P</span> LC <span class="nt">-m</span> Zen_EPYC-7451.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> <span class="k">${</span><span class="nv">threads</span><span class="k">}</span> <span class="nt">--compiler</span> icc
</code></pre></div>    </div>
  </div>

  <div class="section-block-half">
    <h3 id="spatial-blocking-measurements">Spatial Blocking Measurements</h3>

    <p>Generate benchmark code from the <a href="#how-to-test-this-stencil">stencil</a> with blocking and compile it as shown before:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>stempel bench stencil.c <span class="nt">-m</span> Zen_EPYC-7451.yml <span class="nt">-b</span> 2 <span class="nt">--store</span>
</code></pre></div>    </div>

    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="nv">OMP_NUM_THREADS</span><span class="o">=</span>1 likwid-pin <span class="nt">-C</span> S0:0 ./stencil <span class="nv">$GRID_SIZE</span> <span class="nv">$GRID_SIZE</span> <span class="nv">$GRID_SIZE</span> <span class="nv">$BLOCKING_M</span> <span class="nv">$BLOCKING_N</span> <span class="nv">$BLOCKING_P</span>
</code></pre></div>    </div>
  </div>

  <div class="section-block-full">
    <h2 id="iaca-output">IACA Output</h2>

    <div class="section-block-half">

    </div>
  </div>

  <div id="iaca" class="section-block-full">

    <div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>Throughput Analysis Report
--------------------------
P - Load operation can be hidden behind a past or future store instruction
X - No information for this instruction in data file
* - Instruction micro-ops not bound to a port


Port Binding in Cycles Per Iteration:
----------------------------------------------------------------------------------
|  Port  |  0   |  1   |  2   |  3   | 3DV |  4  |  5  |  6  |  7  |  8   |  9   |
----------------------------------------------------------------------------------
| Cycles | 13.5 | 13.5 | 13.0 | 13.0 |  0  | 0.5 | 0.5 | 0.5 | 0.5 | 20.5 | 20.5 |
----------------------------------------------------------------------------------


                           Ports Pressure in cycles
|  0   |  1   |  2   |  3   | 3DV  |  4   |  5   |  6   |  7   |  8   |  9   |
------------------------------------------------------------------------------
|      |      |      |      |      |      |      |      |      |      |      | X movq	%rdx, %rax
|      |      |      |      |      | 0.25 | 0.25 | 0.25 | 0.25 |      |      | incq	%rdx
| 0.50 | 0.50 |      |      |      |      |      |      |      |      |      | P vmulsd	(%rsi,%rax,8), %xmm8, %xmm15
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	-8(%rbp,%rax,8), %xmm1, %xmm0
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm0, %xmm15, %xmm0
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	-8(%rbx,%rax,8), %xmm2, %xmm15
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm15, %xmm0, %xmm0
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	-8(%r11,%rax,8), %xmm3, %xmm15
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm15, %xmm0, %xmm15
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	-8(%rcx,%rax,8), %xmm4, %xmm0
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm0, %xmm15, %xmm15
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	-8(%rsi,%rax,8), %xmm5, %xmm0
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm0, %xmm15, %xmm0
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	-8(%r10,%rax,8), %xmm6, %xmm15
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm15, %xmm0, %xmm0
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	-8(%r9,%rax,8), %xmm7, %xmm15
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm15, %xmm0, %xmm15
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | vmovsd	56(%rsp), %xmm0
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	-8(%r8,%rax,8), %xmm0, %xmm0
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm0, %xmm15, %xmm15
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | vmovsd	64(%rsp), %xmm0
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	-8(%rdi,%rax,8), %xmm0, %xmm0
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm0, %xmm15, %xmm0
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | vmovsd	72(%rsp), %xmm15
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	0(%rbp,%rax,8), %xmm15, %xmm15
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm15, %xmm0, %xmm0
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | vmovsd	80(%rsp), %xmm15
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%rbx,%rax,8), %xmm15, %xmm15
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm15, %xmm0, %xmm15
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | vmovsd	88(%rsp), %xmm0
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%r11,%rax,8), %xmm0, %xmm0
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm0, %xmm15, %xmm15
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | vmovsd	96(%rsp), %xmm0
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%rcx,%rax,8), %xmm0, %xmm0
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm0, %xmm15, %xmm0
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | vmovsd	104(%rsp), %xmm15
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%r10,%rax,8), %xmm15, %xmm15
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm15, %xmm0, %xmm0
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | vmovsd	112(%rsp), %xmm15
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%r9,%rax,8), %xmm15, %xmm15
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm15, %xmm0, %xmm15
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | vmovsd	120(%rsp), %xmm0
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%r8,%rax,8), %xmm0, %xmm0
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm0, %xmm15, %xmm15
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | vmovsd	128(%rsp), %xmm0
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%rdi,%rax,8), %xmm0, %xmm0
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm0, %xmm15, %xmm0
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | vmovsd	136(%rsp), %xmm15
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	0(%rbp,%rdx,8), %xmm15, %xmm15
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm15, %xmm0, %xmm0
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | vmovsd	144(%rsp), %xmm15
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%rbx,%rdx,8), %xmm15, %xmm15
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm15, %xmm0, %xmm15
|      |      |      |      |      |      |      |      |      | 0.50 | 0.50 | vmovsd	152(%rsp), %xmm0
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%r11,%rdx,8), %xmm0, %xmm0
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm0, %xmm15, %xmm15
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%rcx,%rdx,8), %xmm9, %xmm0
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm0, %xmm15, %xmm0
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%rsi,%rdx,8), %xmm10, %xmm15
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm15, %xmm0, %xmm0
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%r10,%rdx,8), %xmm11, %xmm15
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm15, %xmm0, %xmm15
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%r9,%rdx,8), %xmm12, %xmm0
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm0, %xmm15, %xmm15
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%r8,%rdx,8), %xmm13, %xmm0
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm0, %xmm15, %xmm0
| 0.50 | 0.50 |      |      |      |      |      |      |      | 0.50 | 0.50 | vmulsd	(%rdi,%rdx,8), %xmm14, %xmm15
|      |      | 0.50 | 0.50 |      |      |      |      |      |      |      | vaddsd	%xmm15, %xmm0, %xmm0
|      |      |      |      |      |      |      |      |      | 1.00 | 1.00 | vmovsd	%xmm0, -8(%r12,%rdx,8)
|      |      |      |      |      | 0.25 | 0.25 | 0.25 | 0.25 |      |      | cmpq	%r14, %rdx
|      |      |      |      |      |      |      |      |      |      |      | jne	.L5
Total number of estimated throughput: 20.5
</code></pre></div>    </div>
  </div>

  <div class="section-block-full">
    <h2 id="system-information">System Information</h2>

    <div class="section-block-half">

    </div>
  </div>

  <div id="iaca" class="section-block-full">

    <div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>################################################################################
# Hostname
################################################################################
naples1.rrze.uni-erlangen.de

################################################################################
# Operating System
################################################################################
DISTRIB_ID=Ubuntu
DISTRIB_RELEASE=18.04
DISTRIB_CODENAME=bionic
DISTRIB_DESCRIPTION="Ubuntu 18.04.2 LTS"
NAME="Ubuntu"
VERSION="18.04.2 LTS (Bionic Beaver)"
ID=ubuntu
ID_LIKE=debian
PRETTY_NAME="Ubuntu 18.04.2 LTS"
VERSION_ID="18.04"
HOME_URL="https://www.ubuntu.com/"
SUPPORT_URL="https://help.ubuntu.com/"
BUG_REPORT_URL="https://bugs.launchpad.net/ubuntu/"
PRIVACY_POLICY_URL="https://www.ubuntu.com/legal/terms-and-policies/privacy-policy"
VERSION_CODENAME=bionic
UBUNTU_CODENAME=bionic

################################################################################
# Operating System (LSB)
################################################################################
No LSB modules are available.

################################################################################
# Operating System Kernel
################################################################################
Linux naples1 4.15.0-45-generic #48-Ubuntu SMP Tue Jan 29 16:28:13 UTC 2019 x86_64 x86_64 x86_64 GNU/Linux

################################################################################
# Logged in users
################################################################################
 20:54:49 up 101 days,  4:51,  0 users,  load average: 0.70, 1.39, 1.60
USER     TTY      FROM             LOGIN@   IDLE   JCPU   PCPU WHAT

################################################################################
# CPUset
################################################################################
Domain N:
	0,48,1,49,2,50,3,51,4,52,5,53,6,54,7,55,8,56,9,57,10,58,11,59,12,60,13,61,14,62,15,63,16,64,17,65,18,66,19,67,20,68,21,69,22,70,23,71,24,72,25,73,26,74,27,75,28,76,29,77,30,78,31,79,32,80,33,81,34,82,35,83,36,84,37,85,38,86,39,87,40,88,41,89,42,90,43,91,44,92,45,93,46,94,47,95

Domain S0:
	0,48,1,49,2,50,3,51,4,52,5,53,6,54,7,55,8,56,9,57,10,58,11,59,12,60,13,61,14,62,15,63,16,64,17,65,18,66,19,67,20,68,21,69,22,70,23,71

Domain S1:
	24,72,25,73,26,74,27,75,28,76,29,77,30,78,31,79,32,80,33,81,34,82,35,83,36,84,37,85,38,86,39,87,40,88,41,89,42,90,43,91,44,92,45,93,46,94,47,95

Domain C0:
	0,48,1,49,2,50

Domain C1:
	3,51,4,52,5,53

Domain C2:
	6,54,7,55,8,56

Domain C3:
	9,57,10,58,11,59

Domain C4:
	12,60,13,61,14,62

Domain C5:
	15,63,16,64,17,65

Domain C6:
	18,66,19,67,20,68

Domain C7:
	21,69,22,70,23,71

Domain C8:
	24,72,25,73,26,74

Domain C9:
	27,75,28,76,29,77

Domain C10:
	30,78,31,79,32,80

Domain C11:
	33,81,34,82,35,83

Domain C12:
	36,84,37,85,38,86

Domain C13:
	39,87,40,88,41,89

Domain C14:
	42,90,43,91,44,92

Domain C15:
	45,93,46,94,47,95

Domain M0:
	0,48,1,49,2,50,3,51,4,52,5,53

Domain M1:
	6,54,7,55,8,56,9,57,10,58,11,59

Domain M2:
	12,60,13,61,14,62,15,63,16,64,17,65

Domain M3:
	18,66,19,67,20,68,21,69,22,70,23,71

Domain M4:
	24,72,25,73,26,74,27,75,28,76,29,77

Domain M5:
	30,78,31,79,32,80,33,81,34,82,35,83

Domain M6:
	36,84,37,85,38,86,39,87,40,88,41,89

Domain M7:
	42,90,43,91,44,92,45,93,46,94,47,95


################################################################################
# CGroups
################################################################################
Allowed CPUs: 0-95
Allowed Memory controllers: 0-7

################################################################################
# Topology
################################################################################
--------------------------------------------------------------------------------
CPU name:	AMD EPYC 7451 24-Core Processor
CPU type:	AMD K17 (Zen) architecture
CPU stepping:	2
********************************************************************************
Hardware Thread Topology
********************************************************************************
Sockets:		2
Cores per socket:	24
Threads per core:	2
--------------------------------------------------------------------------------
HWThread	Thread		Core		Socket		Available
0		0		0		0		*
1		0		1		0		*
2		0		2		0		*
3		0		3		0		*
4		0		4		0		*
5		0		5		0		*
6		0		6		0		*
7		0		7		0		*
8		0		8		0		*
9		0		9		0		*
10		0		10		0		*
11		0		11		0		*
12		0		12		0		*
13		0		13		0		*
14		0		14		0		*
15		0		15		0		*
16		0		16		0		*
17		0		17		0		*
18		0		18		0		*
19		0		19		0		*
20		0		20		0		*
21		0		21		0		*
22		0		22		0		*
23		0		23		0		*
24		0		24		1		*
25		0		25		1		*
26		0		26		1		*
27		0		27		1		*
28		0		28		1		*
29		0		29		1		*
30		0		30		1		*
31		0		31		1		*
32		0		32		1		*
33		0		33		1		*
34		0		34		1		*
35		0		35		1		*
36		0		36		1		*
37		0		37		1		*
38		0		38		1		*
39		0		39		1		*
40		0		40		1		*
41		0		41		1		*
42		0		42		1		*
43		0		43		1		*
44		0		44		1		*
45		0		45		1		*
46		0		46		1		*
47		0		47		1		*
48		1		0		0		*
49		1		1		0		*
50		1		2		0		*
51		1		3		0		*
52		1		4		0		*
53		1		5		0		*
54		1		6		0		*
55		1		7		0		*
56		1		8		0		*
57		1		9		0		*
58		1		10		0		*
59		1		11		0		*
60		1		12		0		*
61		1		13		0		*
62		1		14		0		*
63		1		15		0		*
64		1		16		0		*
65		1		17		0		*
66		1		18		0		*
67		1		19		0		*
68		1		20		0		*
69		1		21		0		*
70		1		22		0		*
71		1		23		0		*
72		1		24		1		*
73		1		25		1		*
74		1		26		1		*
75		1		27		1		*
76		1		28		1		*
77		1		29		1		*
78		1		30		1		*
79		1		31		1		*
80		1		32		1		*
81		1		33		1		*
82		1		34		1		*
83		1		35		1		*
84		1		36		1		*
85		1		37		1		*
86		1		38		1		*
87		1		39		1		*
88		1		40		1		*
89		1		41		1		*
90		1		42		1		*
91		1		43		1		*
92		1		44		1		*
93		1		45		1		*
94		1		46		1		*
95		1		47		1		*
--------------------------------------------------------------------------------
Socket 0:		( 0 48 1 49 2 50 3 51 4 52 5 53 6 54 7 55 8 56 9 57 10 58 11 59 12 60 13 61 14 62 15 63 16 64 17 65 18 66 19 67 20 68 21 69 22 70 23 71 )
Socket 1:		( 24 72 25 73 26 74 27 75 28 76 29 77 30 78 31 79 32 80 33 81 34 82 35 83 36 84 37 85 38 86 39 87 40 88 41 89 42 90 43 91 44 92 45 93 46 94 47 95 )
--------------------------------------------------------------------------------
********************************************************************************
Cache Topology
********************************************************************************
Level:			1
Size:			32 kB
Cache groups:		( 0 48 ) ( 1 49 ) ( 2 50 ) ( 3 51 ) ( 4 52 ) ( 5 53 ) ( 6 54 ) ( 7 55 ) ( 8 56 ) ( 9 57 ) ( 10 58 ) ( 11 59 ) ( 12 60 ) ( 13 61 ) ( 14 62 ) ( 15 63 ) ( 16 64 ) ( 17 65 ) ( 18 66 ) ( 19 67 ) ( 20 68 ) ( 21 69 ) ( 22 70 ) ( 23 71 ) ( 24 72 ) ( 25 73 ) ( 26 74 ) ( 27 75 ) ( 28 76 ) ( 29 77 ) ( 30 78 ) ( 31 79 ) ( 32 80 ) ( 33 81 ) ( 34 82 ) ( 35 83 ) ( 36 84 ) ( 37 85 ) ( 38 86 ) ( 39 87 ) ( 40 88 ) ( 41 89 ) ( 42 90 ) ( 43 91 ) ( 44 92 ) ( 45 93 ) ( 46 94 ) ( 47 95 )
--------------------------------------------------------------------------------
Level:			2
Size:			512 kB
Cache groups:		( 0 48 ) ( 1 49 ) ( 2 50 ) ( 3 51 ) ( 4 52 ) ( 5 53 ) ( 6 54 ) ( 7 55 ) ( 8 56 ) ( 9 57 ) ( 10 58 ) ( 11 59 ) ( 12 60 ) ( 13 61 ) ( 14 62 ) ( 15 63 ) ( 16 64 ) ( 17 65 ) ( 18 66 ) ( 19 67 ) ( 20 68 ) ( 21 69 ) ( 22 70 ) ( 23 71 ) ( 24 72 ) ( 25 73 ) ( 26 74 ) ( 27 75 ) ( 28 76 ) ( 29 77 ) ( 30 78 ) ( 31 79 ) ( 32 80 ) ( 33 81 ) ( 34 82 ) ( 35 83 ) ( 36 84 ) ( 37 85 ) ( 38 86 ) ( 39 87 ) ( 40 88 ) ( 41 89 ) ( 42 90 ) ( 43 91 ) ( 44 92 ) ( 45 93 ) ( 46 94 ) ( 47 95 )
--------------------------------------------------------------------------------
Level:			3
Size:			8 MB
Cache groups:		( 0 48 1 49 2 50 ) ( 3 51 4 52 5 53 ) ( 6 54 7 55 8 56 ) ( 9 57 10 58 11 59 ) ( 12 60 13 61 14 62 ) ( 15 63 16 64 17 65 ) ( 18 66 19 67 20 68 ) ( 21 69 22 70 23 71 ) ( 24 72 25 73 26 74 ) ( 27 75 28 76 29 77 ) ( 30 78 31 79 32 80 ) ( 33 81 34 82 35 83 ) ( 36 84 37 85 38 86 ) ( 39 87 40 88 41 89 ) ( 42 90 43 91 44 92 ) ( 45 93 46 94 47 95 )
--------------------------------------------------------------------------------
********************************************************************************
NUMA Topology
********************************************************************************
NUMA domains:		8
--------------------------------------------------------------------------------
Domain:			0
Processors:		( 0 48 1 49 2 50 3 51 4 52 5 53 )
Distances:		10 16 16 16 32 32 32 32
Free memory:		15826.5 MB
Total memory:		15967 MB
--------------------------------------------------------------------------------
Domain:			1
Processors:		( 6 54 7 55 8 56 9 57 10 58 11 59 )
Distances:		16 10 16 16 32 32 32 32
Free memory:		15988.9 MB
Total memory:		16124.4 MB
--------------------------------------------------------------------------------
Domain:			2
Processors:		( 12 60 13 61 14 62 15 63 16 64 17 65 )
Distances:		16 16 10 16 32 32 32 32
Free memory:		15945.7 MB
Total memory:		16124.5 MB
--------------------------------------------------------------------------------
Domain:			3
Processors:		( 18 66 19 67 20 68 21 69 22 70 23 71 )
Distances:		16 16 16 10 32 32 32 32
Free memory:		15953.9 MB
Total memory:		16103.3 MB
--------------------------------------------------------------------------------
Domain:			4
Processors:		( 24 72 25 73 26 74 27 75 28 76 29 77 )
Distances:		32 32 32 32 10 16 16 16
Free memory:		15658.2 MB
Total memory:		16124.5 MB
--------------------------------------------------------------------------------
Domain:			5
Processors:		( 30 78 31 79 32 80 33 81 34 82 35 83 )
Distances:		32 32 32 32 16 10 16 16
Free memory:		15795.7 MB
Total memory:		16124.4 MB
--------------------------------------------------------------------------------
Domain:			6
Processors:		( 36 84 37 85 38 86 39 87 40 88 41 89 )
Distances:		32 32 32 32 16 16 10 16
Free memory:		15767 MB
Total memory:		16124.5 MB
--------------------------------------------------------------------------------
Domain:			7
Processors:		( 42 90 43 91 44 92 45 93 46 94 47 95 )
Distances:		32 32 32 32 16 16 16 10
Free memory:		15744.7 MB
Total memory:		16122.9 MB
--------------------------------------------------------------------------------

################################################################################
# NUMA Topology
################################################################################
available: 8 nodes (0-7)
node 0 cpus: 0 1 2 3 4 5 48 49 50 51 52 53
node 0 size: 15966 MB
node 0 free: 15826 MB
node 1 cpus: 6 7 8 9 10 11 54 55 56 57 58 59
node 1 size: 16124 MB
node 1 free: 15988 MB
node 2 cpus: 12 13 14 15 16 17 60 61 62 63 64 65
node 2 size: 16124 MB
node 2 free: 15945 MB
node 3 cpus: 18 19 20 21 22 23 66 67 68 69 70 71
node 3 size: 16103 MB
node 3 free: 15953 MB
node 4 cpus: 24 25 26 27 28 29 72 73 74 75 76 77
node 4 size: 16124 MB
node 4 free: 15668 MB
node 5 cpus: 30 31 32 33 34 35 78 79 80 81 82 83
node 5 size: 16124 MB
node 5 free: 15795 MB
node 6 cpus: 36 37 38 39 40 41 84 85 86 87 88 89
node 6 size: 16124 MB
node 6 free: 15766 MB
node 7 cpus: 42 43 44 45 46 47 90 91 92 93 94 95
node 7 size: 16122 MB
node 7 free: 15745 MB
node distances:
node   0   1   2   3   4   5   6   7
  0:  10  16  16  16  32  32  32  32
  1:  16  10  16  16  32  32  32  32
  2:  16  16  10  16  32  32  32  32
  3:  16  16  16  10  32  32  32  32
  4:  32  32  32  32  10  16  16  16
  5:  32  32  32  32  16  10  16  16
  6:  32  32  32  32  16  16  10  16
  7:  32  32  32  32  16  16  16  10

################################################################################
# Frequencies
################################################################################
Current CPU frequencies:
CPU 0: governor  performance min/cur/max 2.3/2.175/2.3 GHz Turbo 0
CPU 1: governor  performance min/cur/max 2.3/2.038/2.3 GHz Turbo 0
CPU 2: governor  performance min/cur/max 2.3/1.848/2.3 GHz Turbo 0
CPU 3: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 4: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 5: governor  performance min/cur/max 2.3/2.204/2.3 GHz Turbo 0
CPU 6: governor  performance min/cur/max 2.3/1.905/2.3 GHz Turbo 0
CPU 7: governor  performance min/cur/max 2.3/1.853/2.3 GHz Turbo 0
CPU 8: governor  performance min/cur/max 2.3/1.848/2.3 GHz Turbo 0
CPU 9: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 10: governor  performance min/cur/max 2.3/1.848/2.3 GHz Turbo 0
CPU 11: governor  performance min/cur/max 2.3/1.848/2.3 GHz Turbo 0
CPU 12: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 13: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 14: governor  performance min/cur/max 2.3/1.850/2.3 GHz Turbo 0
CPU 15: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 16: governor  performance min/cur/max 2.3/1.847/2.3 GHz Turbo 0
CPU 17: governor  performance min/cur/max 2.3/1.850/2.3 GHz Turbo 0
CPU 18: governor  performance min/cur/max 2.3/1.848/2.3 GHz Turbo 0
CPU 19: governor  performance min/cur/max 2.3/1.848/2.3 GHz Turbo 0
CPU 20: governor  performance min/cur/max 2.3/1.853/2.3 GHz Turbo 0
CPU 21: governor  performance min/cur/max 2.3/1.851/2.3 GHz Turbo 0
CPU 22: governor  performance min/cur/max 2.3/1.848/2.3 GHz Turbo 0
CPU 23: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 24: governor  performance min/cur/max 2.3/1.970/2.3 GHz Turbo 0
CPU 25: governor  performance min/cur/max 2.3/1.831/2.3 GHz Turbo 0
CPU 26: governor  performance min/cur/max 2.3/2.213/2.3 GHz Turbo 0
CPU 27: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 28: governor  performance min/cur/max 2.3/2.296/2.3 GHz Turbo 0
CPU 29: governor  performance min/cur/max 2.3/2.256/2.3 GHz Turbo 0
CPU 30: governor  performance min/cur/max 2.3/2.130/2.3 GHz Turbo 0
CPU 31: governor  performance min/cur/max 2.3/2.162/2.3 GHz Turbo 0
CPU 32: governor  performance min/cur/max 2.3/2.014/2.3 GHz Turbo 0
CPU 33: governor  performance min/cur/max 2.3/2.253/2.3 GHz Turbo 0
CPU 34: governor  performance min/cur/max 2.3/2.251/2.3 GHz Turbo 0
CPU 35: governor  performance min/cur/max 2.3/2.244/2.3 GHz Turbo 0
CPU 36: governor  performance min/cur/max 2.3/2.223/2.3 GHz Turbo 0
CPU 37: governor  performance min/cur/max 2.3/1.969/2.3 GHz Turbo 0
CPU 38: governor  performance min/cur/max 2.3/2.146/2.3 GHz Turbo 0
CPU 39: governor  performance min/cur/max 2.3/2.087/2.3 GHz Turbo 0
CPU 40: governor  performance min/cur/max 2.3/1.960/2.3 GHz Turbo 0
CPU 41: governor  performance min/cur/max 2.3/2.111/2.3 GHz Turbo 0
CPU 42: governor  performance min/cur/max 2.3/2.002/2.3 GHz Turbo 0
CPU 43: governor  performance min/cur/max 2.3/2.269/2.3 GHz Turbo 0
CPU 44: governor  performance min/cur/max 2.3/2.014/2.3 GHz Turbo 0
CPU 45: governor  performance min/cur/max 2.3/1.957/2.3 GHz Turbo 0
CPU 46: governor  performance min/cur/max 2.3/1.850/2.3 GHz Turbo 0
CPU 47: governor  performance min/cur/max 2.3/2.244/2.3 GHz Turbo 0
CPU 48: governor  performance min/cur/max 2.3/1.847/2.3 GHz Turbo 0
CPU 49: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 50: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 51: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 52: governor  performance min/cur/max 2.3/1.847/2.3 GHz Turbo 0
CPU 53: governor  performance min/cur/max 2.3/1.984/2.3 GHz Turbo 0
CPU 54: governor  performance min/cur/max 2.3/1.850/2.3 GHz Turbo 0
CPU 55: governor  performance min/cur/max 2.3/2.170/2.3 GHz Turbo 0
CPU 56: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 57: governor  performance min/cur/max 2.3/1.848/2.3 GHz Turbo 0
CPU 58: governor  performance min/cur/max 2.3/1.848/2.3 GHz Turbo 0
CPU 59: governor  performance min/cur/max 2.3/1.847/2.3 GHz Turbo 0
CPU 60: governor  performance min/cur/max 2.3/1.848/2.3 GHz Turbo 0
CPU 61: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 62: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 63: governor  performance min/cur/max 2.3/1.846/2.3 GHz Turbo 0
CPU 64: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 65: governor  performance min/cur/max 2.3/1.847/2.3 GHz Turbo 0
CPU 66: governor  performance min/cur/max 2.3/1.847/2.3 GHz Turbo 0
CPU 67: governor  performance min/cur/max 2.3/1.847/2.3 GHz Turbo 0
CPU 68: governor  performance min/cur/max 2.3/1.847/2.3 GHz Turbo 0
CPU 69: governor  performance min/cur/max 2.3/1.851/2.3 GHz Turbo 0
CPU 70: governor  performance min/cur/max 2.3/1.850/2.3 GHz Turbo 0
CPU 71: governor  performance min/cur/max 2.3/1.849/2.3 GHz Turbo 0
CPU 72: governor  performance min/cur/max 2.3/2.251/2.3 GHz Turbo 0
CPU 73: governor  performance min/cur/max 2.3/2.242/2.3 GHz Turbo 0
CPU 74: governor  performance min/cur/max 2.3/1.945/2.3 GHz Turbo 0
CPU 75: governor  performance min/cur/max 2.3/2.069/2.3 GHz Turbo 0
CPU 76: governor  performance min/cur/max 2.3/2.110/2.3 GHz Turbo 0
CPU 77: governor  performance min/cur/max 2.3/1.845/2.3 GHz Turbo 0
CPU 78: governor  performance min/cur/max 2.3/2.137/2.3 GHz Turbo 0
CPU 79: governor  performance min/cur/max 2.3/2.258/2.3 GHz Turbo 0
CPU 80: governor  performance min/cur/max 2.3/2.176/2.3 GHz Turbo 0
CPU 81: governor  performance min/cur/max 2.3/2.268/2.3 GHz Turbo 0
CPU 82: governor  performance min/cur/max 2.3/2.060/2.3 GHz Turbo 0
CPU 83: governor  performance min/cur/max 2.3/2.223/2.3 GHz Turbo 0
CPU 84: governor  performance min/cur/max 2.3/2.124/2.3 GHz Turbo 0
CPU 85: governor  performance min/cur/max 2.3/2.239/2.3 GHz Turbo 0
CPU 86: governor  performance min/cur/max 2.3/2.137/2.3 GHz Turbo 0
CPU 87: governor  performance min/cur/max 2.3/2.250/2.3 GHz Turbo 0
CPU 88: governor  performance min/cur/max 2.3/2.101/2.3 GHz Turbo 0
CPU 89: governor  performance min/cur/max 2.3/2.278/2.3 GHz Turbo 0
CPU 90: governor  performance min/cur/max 2.3/1.848/2.3 GHz Turbo 0
CPU 91: governor  performance min/cur/max 2.3/2.276/2.3 GHz Turbo 0
CPU 92: governor  performance min/cur/max 2.3/2.140/2.3 GHz Turbo 0
CPU 93: governor  performance min/cur/max 2.3/1.987/2.3 GHz Turbo 0
CPU 94: governor  performance min/cur/max 2.3/2.064/2.3 GHz Turbo 0
CPU 95: governor  performance min/cur/max 2.3/2.254/2.3 GHz Turbo 0

No support for Uncore frequencies

################################################################################
# Prefetchers
################################################################################
INFO: Manipulation of CPU features is only available on Intel platforms

################################################################################
# Load
################################################################################
0.70 1.39 1.60 1/1057 130335

################################################################################
# Performance energy bias
################################################################################
Performance energy bias: 0 (0=highest performance, 15 = lowest energy)

################################################################################
# NUMA balancing
################################################################################
Enabled: 0

################################################################################
# General memory info
################################################################################
MemTotal:       131907092 kB
MemFree:        129735928 kB
MemAvailable:   129650448 kB
Buffers:           37428 kB
Cached:           535216 kB
SwapCached:            0 kB
Active:           432144 kB
Inactive:         188968 kB
Active(anon):      48760 kB
Inactive(anon):     1548 kB
Active(file):     383384 kB
Inactive(file):   187420 kB
Unevictable:           0 kB
Mlocked:               0 kB
SwapTotal:      67057660 kB
SwapFree:       67057660 kB
Dirty:               920 kB
Writeback:             0 kB
AnonPages:         48572 kB
Mapped:            59620 kB
Shmem:              1820 kB
Slab:             995020 kB
SReclaimable:     370180 kB
SUnreclaim:       624840 kB
KernelStack:       18944 kB
PageTables:         3072 kB
NFS_Unstable:          0 kB
Bounce:                0 kB
WritebackTmp:          0 kB
CommitLimit:    133011204 kB
Committed_AS:     265920 kB
VmallocTotal:   34359738367 kB
VmallocUsed:           0 kB
VmallocChunk:          0 kB
HardwareCorrupted:     0 kB
AnonHugePages:      6144 kB
ShmemHugePages:        0 kB
ShmemPmdMapped:        0 kB
CmaTotal:              0 kB
CmaFree:               0 kB
HugePages_Total:       0
HugePages_Free:        0
HugePages_Rsvd:        0
HugePages_Surp:        0
Hugepagesize:       2048 kB
DirectMap4k:     1113156 kB
DirectMap2M:    62750720 kB
DirectMap1G:    70254592 kB

################################################################################
# Transparent huge pages
################################################################################
Enabled: [always] madvise never
Use zero page: 1

################################################################################
# Hardware power limits
################################################################################

################################################################################
# Compiler
################################################################################
icc (ICC) 19.0.2.187 20190117
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.


################################################################################
# MPI
################################################################################
Intel(R) MPI Library for Linux* OS, Version 2019 Update 2 Build 20190123 (id: e2d820d49)
Copyright 2003-2019, Intel Corporation.

################################################################################
# dmidecode
################################################################################
# dmidecode 3.1
Getting SMBIOS data from sysfs.
SMBIOS 3.1.1 present.

Handle 0x0000, DMI type 0, 26 bytes
BIOS Information
	Vendor: American Megatrends Inc.
	Version: 1.0c
	Release Date: 12/22/2017
	Address: 0xF0000
	Runtime Size: 64 kB
	ROM Size: 16 MB
	Characteristics:
		PCI is supported
		BIOS is upgradeable
		BIOS shadowing is allowed
		Boot from CD is supported
		Selectable boot is supported
		BIOS ROM is socketed
		EDD is supported
		5.25"/1.2 MB floppy services are supported (int 13h)
		3.5"/720 kB floppy services are supported (int 13h)
		3.5"/2.88 MB floppy services are supported (int 13h)
		Print screen service is supported (int 5h)
	(Line containing Serial number has been censored)
		Printer services are supported (int 17h)
		ACPI is supported
		USB legacy is supported
		BIOS boot specification is supported
		Targeted content distribution is supported
		UEFI is supported
	BIOS Revision: 5.13

Handle 0x0001, DMI type 1, 27 bytes
System Information
	Manufacturer: Supermicro
	Product Name: AS -1023US-TR4
	Version: 0123456789
	(Line containing Serial number has been censored)
	(Line containing UUID has been censored)
	Wake-up Type: Power Switch
	SKU Number: To be filled by O.E.M.
	Family: To be filled by O.E.M.

Handle 0x0002, DMI type 2, 15 bytes
Base Board Information
	Manufacturer: Supermicro
	Product Name: H11DSU-iN
	Version: 1.02A
	(Line containing Serial number has been censored)
	Asset Tag: To be filled by O.E.M.
	Features:
		Board is a hosting board
		Board is removable
		Board is replaceable
	Location In Chassis: To be filled by O.E.M.
	Chassis Handle: 0x0003
	Type: Motherboard
	Contained Object Handles: 0

Handle 0x0003, DMI type 3, 22 bytes
Chassis Information
	Manufacturer: Supermicro
	Type: Other
	Lock: Not Present
	Version: 0123456789
	(Line containing Serial number has been censored)
	Asset Tag: To be filled by O.E.M.
	Boot-up State: Safe
	Power Supply State: Safe
	Thermal State: Safe
	Security Status: None
	OEM Information: 0x00000000
	Height: Unspecified
	Number Of Power Cords: 1
	Contained Elements: 0
	SKU Number: To be filled by O.E.M.

Handle 0x0004, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: JVGA1
	Internal Connector Type: None
	External Reference Designator: VGA
	External Connector Type: DB-25 female
	Port Type: Video Port

Handle 0x0005, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: JCOM1
	Internal Connector Type: None
	External Reference Designator: COM1
	External Connector Type: DB-9 male
	(Line containing Serial number has been censored)

Handle 0x0006, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: JLAN1
	Internal Connector Type: None
	External Reference Designator: IPMI_LAN
	External Connector Type: RJ-45
	Port Type: Network Port

Handle 0x0007, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: J36
	Internal Connector Type: None
	External Reference Designator: USB0/1(3.0)
	External Connector Type: Access Bus (USB)
	Port Type: USB

Handle 0x0008, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: JUSBA1
	Internal Connector Type: None
	External Reference Designator: USB2(3.0)
	External Connector Type: Access Bus (USB)
	Port Type: USB

Handle 0x0009, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: JUSB3
	Internal Connector Type: None
	External Reference Designator: USB3/4(3.0)
	External Connector Type: Access Bus (USB)
	Port Type: USB

Handle 0x000B, DMI type 32, 20 bytes
System Boot Information
	Status: No errors detected

Handle 0x000E, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: ASPEED Video AST2500
	Type: Video
	Status: Enabled
	Type Instance: 1
	Bus Address: 0000:02:00.0

Handle 0x000F, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: ASMedia USB 3.1
	Type: Other
	Status: Enabled
	Type Instance: 1
	Bus Address: 0000:03:00.0

Handle 0x0010, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: ASMedia USB 3.1
	Type: Other
	Status: Enabled
	Type Instance: 2
	Bus Address: 0000:04:00.0

Handle 0x0017, DMI type 15, 73 bytes
System Event Log
	Area Length: 65535 bytes
	Header Start Offset: 0x0000
	Header Length: 16 bytes
	Data Start Offset: 0x0010
	Access Method: Memory-mapped physical 32-bit address
	Access Address: 0xFF2A4000
	Status: Valid, Not Full
	Change Token: 0x00000001
	Header Format: Type 1
	Supported Log Type Descriptors: 25
	Descriptor 1: Single-bit ECC memory error
	Data Format 1: Multiple-event handle
	Descriptor 2: Multi-bit ECC memory error
	Data Format 2: Multiple-event handle
	Descriptor 3: Parity memory error
	Data Format 3: Multiple-event handle
	Descriptor 4: Bus timeout
	Data Format 4: None
	Descriptor 5: I/O channel block
	Data Format 5: None
	Descriptor 6: Software NMI
	Data Format 6: None
	Descriptor 7: POST memory resize
	Data Format 7: None
	Descriptor 8: POST error
	Data Format 8: POST results bitmap
	Descriptor 9: PCI parity error
	Data Format 9: Multiple-event handle
	Descriptor 10: PCI system error
	Data Format 10: Multiple-event handle
	Descriptor 11: CPU failure
	Data Format 11: None
	Descriptor 12: EISA failsafe timer timeout
	Data Format 12: None
	Descriptor 13: Correctable memory log disabled
	Data Format 13: None
	Descriptor 14: Logging disabled
	Data Format 14: None
	Descriptor 15: System limit exceeded
	Data Format 15: None
	Descriptor 16: Asynchronous hardware timer expired
	Data Format 16: None
	Descriptor 17: System configuration information
	Data Format 17: None
	Descriptor 18: Hard disk information
	Data Format 18: None
	Descriptor 19: System reconfigured
	Data Format 19: None
	Descriptor 20: Uncorrectable CPU-complex error
	Data Format 20: None
	Descriptor 21: Log area reset/cleared
	Data Format 21: None
	Descriptor 22: System boot
	Data Format 22: None
	Descriptor 23: End of log
	Data Format 23: None
	Descriptor 24: OEM-specific
	Data Format 24: OEM-specific
	Descriptor 25: OEM-specific
	Data Format 25: OEM-specific

Handle 0x0019, DMI type 16, 23 bytes
Physical Memory Array
	Location: System Board Or Motherboard
	Use: System Memory
	Error Correction Type: Multi-bit ECC
	Maximum Capacity: 2 TB
	Error Information Handle: 0x0018
	Number Of Devices: 32

Handle 0x001C, DMI type 7, 27 bytes
Cache Information
	Socket Designation: L1 Cache
	Configuration: Enabled, Not Socketed, Level 1
	Operational Mode: Write Back
	Location: Internal
	Installed Size: 2304 kB
	Maximum Size: 2304 kB
	Supported SRAM Types:
		Pipeline Burst
	Installed SRAM Type: Pipeline Burst
	Speed: 1 ns
	Error Correction Type: Multi-bit ECC
	System Type: Unified
	Associativity: 8-way Set-associative

Handle 0x001D, DMI type 7, 27 bytes
Cache Information
	Socket Designation: L2 Cache
	Configuration: Enabled, Not Socketed, Level 2
	Operational Mode: Write Back
	Location: Internal
	Installed Size: 12288 kB
	Maximum Size: 12288 kB
	Supported SRAM Types:
		Pipeline Burst
	Installed SRAM Type: Pipeline Burst
	Speed: 1 ns
	Error Correction Type: Multi-bit ECC
	System Type: Unified
	Associativity: 8-way Set-associative

Handle 0x001E, DMI type 7, 27 bytes
Cache Information
	Socket Designation: L3 Cache
	Configuration: Enabled, Not Socketed, Level 3
	Operational Mode: Write Back
	Location: Internal
	Installed Size: 65536 kB
	Maximum Size: 65536 kB
	Supported SRAM Types:
		Pipeline Burst
	Installed SRAM Type: Pipeline Burst
	Speed: 1 ns
	Error Correction Type: Multi-bit ECC
	System Type: Unified
	Associativity: 64-way Set-associative

Handle 0x001F, DMI type 4, 48 bytes
Processor Information
	Socket Designation: CPU1
	Type: Central Processor
	Family: Zen
	Manufacturer: Advanced Micro Devices, Inc.
	ID: 12 0F 80 00 FF FB 8B 17
	Signature: Family 23, Model 1, Stepping 2
	Flags:
		FPU (Floating-point unit on-chip)
		VME (Virtual mode extension)
		DE (Debugging extension)
		PSE (Page size extension)
		TSC (Time stamp counter)
		MSR (Model specific registers)
		PAE (Physical address extension)
		MCE (Machine check exception)
		CX8 (CMPXCHG8 instruction supported)
		APIC (On-chip APIC hardware supported)
		SEP (Fast system call)
		MTRR (Memory type range registers)
		PGE (Page global enable)
		MCA (Machine check architecture)
		CMOV (Conditional move instruction supported)
		PAT (Page attribute table)
		PSE-36 (36-bit page size extension)
		CLFSH (CLFLUSH instruction supported)
		MMX (MMX technology supported)
		FXSR (FXSAVE and FXSTOR instructions supported)
		SSE (Streaming SIMD extensions)
		SSE2 (Streaming SIMD extensions 2)
		HTT (Multi-threading)
	Version: AMD EPYC 7451 24-Core Processor
	Voltage: 1.0 V
	External Clock: 100 MHz
	Max Speed: 3200 MHz
	Current Speed: 2300 MHz
	Status: Populated, Enabled
	Upgrade: Socket SP3
	L1 Cache Handle: 0x001C
	L2 Cache Handle: 0x001D
	L3 Cache Handle: 0x001E
	(Line containing Serial number has been censored)
	Asset Tag: Unknown
	Part Number: Unknown
	Core Count: 24
	Core Enabled: 24
	Thread Count: 48
	Characteristics:
		64-bit capable
		Multi-Core
		Hardware Thread
		Execute Protection
		Enhanced Virtualization
		Power/Performance Control

Handle 0x0020, DMI type 7, 27 bytes
Cache Information
	Socket Designation: L1 Cache
	Configuration: Enabled, Not Socketed, Level 1
	Operational Mode: Write Back
	Location: Internal
	Installed Size: 2304 kB
	Maximum Size: 2304 kB
	Supported SRAM Types:
		Pipeline Burst
	Installed SRAM Type: Pipeline Burst
	Speed: 1 ns
	Error Correction Type: Multi-bit ECC
	System Type: Unified
	Associativity: 8-way Set-associative

Handle 0x0021, DMI type 7, 27 bytes
Cache Information
	Socket Designation: L2 Cache
	Configuration: Enabled, Not Socketed, Level 2
	Operational Mode: Write Back
	Location: Internal
	Installed Size: 12288 kB
	Maximum Size: 12288 kB
	Supported SRAM Types:
		Pipeline Burst
	Installed SRAM Type: Pipeline Burst
	Speed: 1 ns
	Error Correction Type: Multi-bit ECC
	System Type: Unified
	Associativity: 8-way Set-associative

Handle 0x0022, DMI type 7, 27 bytes
Cache Information
	Socket Designation: L3 Cache
	Configuration: Enabled, Not Socketed, Level 3
	Operational Mode: Write Back
	Location: Internal
	Installed Size: 65536 kB
	Maximum Size: 65536 kB
	Supported SRAM Types:
		Pipeline Burst
	Installed SRAM Type: Pipeline Burst
	Speed: 1 ns
	Error Correction Type: Multi-bit ECC
	System Type: Unified
	Associativity: 64-way Set-associative

Handle 0x0023, DMI type 4, 48 bytes
Processor Information
	Socket Designation: CPU2
	Type: Central Processor
	Family: Zen
	Manufacturer: Advanced Micro Devices, Inc.
	ID: 12 0F 80 00 FF FB 8B 17
	Signature: Family 23, Model 1, Stepping 2
	Flags:
		FPU (Floating-point unit on-chip)
		VME (Virtual mode extension)
		DE (Debugging extension)
		PSE (Page size extension)
		TSC (Time stamp counter)
		MSR (Model specific registers)
		PAE (Physical address extension)
		MCE (Machine check exception)
		CX8 (CMPXCHG8 instruction supported)
		APIC (On-chip APIC hardware supported)
		SEP (Fast system call)
		MTRR (Memory type range registers)
		PGE (Page global enable)
		MCA (Machine check architecture)
		CMOV (Conditional move instruction supported)
		PAT (Page attribute table)
		PSE-36 (36-bit page size extension)
		CLFSH (CLFLUSH instruction supported)
		MMX (MMX technology supported)
		FXSR (FXSAVE and FXSTOR instructions supported)
		SSE (Streaming SIMD extensions)
		SSE2 (Streaming SIMD extensions 2)
		HTT (Multi-threading)
	Version: AMD EPYC 7451 24-Core Processor
	Voltage: 1.0 V
	External Clock: 100 MHz
	Max Speed: 3200 MHz
	Current Speed: 2300 MHz
	Status: Populated, Enabled
	Upgrade: Socket SP3
	L1 Cache Handle: 0x0020
	L2 Cache Handle: 0x0021
	L3 Cache Handle: 0x0022
	(Line containing Serial number has been censored)
	Asset Tag: Unknown
	Part Number: Unknown
	Core Count: 24
	Core Enabled: 24
	Thread Count: 48
	Characteristics:
		64-bit capable
		Multi-Core
		Hardware Thread
		Execute Protection
		Enhanced Virtualization
		Power/Performance Control

Handle 0x0025, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0024
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P1-DIMMA1
	Bank Locator: P0_Node0_Channel0_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0027, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0026
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P1-DIMMA2
	Bank Locator: P0_Node0_Channel0_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P1-DIMMA2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x002A, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0029
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P1-DIMMB1
	Bank Locator: P0_Node0_Channel1_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x002C, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x002B
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P1-DIMMB2
	Bank Locator: P0_Node0_Channel1_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P1-DIMMB2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x002F, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x002E
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P1-DIMMC1
	Bank Locator: P0_Node0_Channel2_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0031, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0030
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P1-DIMMC2
	Bank Locator: P0_Node0_Channel2_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P1-DIMMC2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0034, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0033
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P1-DIMMD1
	Bank Locator: P0_Node0_Channel3_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0036, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0035
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P1-DIMMD2
	Bank Locator: P0_Node0_Channel3_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P1-DIMMD2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0039, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0038
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P1-DIMME1
	Bank Locator: P0_Node0_Channel4_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x003B, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x003A
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P1-DIMME2
	Bank Locator: P0_Node0_Channel4_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P1-DIMME2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x003E, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x003D
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P1-DIMMF1
	Bank Locator: P0_Node0_Channel5_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0040, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x003F
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P1-DIMMF2
	Bank Locator: P0_Node0_Channel5_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P1-DIMMF2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0043, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0042
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P1-DIMMG1
	Bank Locator: P0_Node0_Channel6_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0045, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0044
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P1-DIMMG2
	Bank Locator: P0_Node0_Channel6_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P1-DIMMG2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0048, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0047
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P1-DIMMH1
	Bank Locator: P0_Node0_Channel7_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x004A, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0049
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P1-DIMMH2
	Bank Locator: P0_Node0_Channel7_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P1-DIMMH2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x004D, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x004C
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P2-DIMMA1
	Bank Locator: P1_Node0_Channel0_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x004F, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x004E
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P2-DIMMA2
	Bank Locator: P1_Node0_Channel0_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P2-DIMMA2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0052, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0051
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P2-DIMMB1
	Bank Locator: P1_Node0_Channel1_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0054, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0053
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P2-DIMMB2
	Bank Locator: P1_Node0_Channel1_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P2-DIMMB2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0057, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0056
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P2-DIMMC1
	Bank Locator: P1_Node0_Channel2_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0059, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0058
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P2-DIMMC2
	Bank Locator: P1_Node0_Channel2_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P2-DIMMC2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x005C, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x005B
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P2-DIMMD1
	Bank Locator: P1_Node0_Channel3_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x005E, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x005D
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P2-DIMMD2
	Bank Locator: P1_Node0_Channel3_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P2-DIMMD2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0061, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0060
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P2-DIMME1
	Bank Locator: P1_Node0_Channel4_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0063, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0062
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P2-DIMME2
	Bank Locator: P1_Node0_Channel4_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P2-DIMME2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0066, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0065
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P2-DIMMF1
	Bank Locator: P1_Node0_Channel5_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0068, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0067
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P2-DIMMF2
	Bank Locator: P1_Node0_Channel5_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P2-DIMMF2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x006B, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x006A
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P2-DIMMG1
	Bank Locator: P1_Node0_Channel6_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x006D, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x006C
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P2-DIMMG2
	Bank Locator: P1_Node0_Channel6_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P2-DIMMG2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0070, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x006F
	Total Width: Unknown
	Data Width: Unknown
	Size: No Module Installed
	Form Factor: Unknown
	Set: None
	Locator: P2-DIMMH1
	Bank Locator: P1_Node0_Channel7_Dimm0
	Type: Unknown
	Type Detail: Unknown
	Speed: Unknown
	Manufacturer: NO DIMM
	(Line containing Serial number has been censored)
	Asset Tag: NO DIMM
	Part Number: NO DIMM
	Rank: Unknown
	Configured Clock Speed: Unknown
	Minimum Voltage: Unknown
	Maximum Voltage: Unknown
	Configured Voltage: Unknown

Handle 0x0072, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: 0x0071
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P2-DIMMH2
	Bank Locator: P1_Node0_Channel7_Dimm1
	Type: DDR4
	Type Detail: Synchronous Registered (Buffered)
	Speed: 2667 MT/s
	Manufacturer: Samsung
	(Line containing Serial number has been censored)
	Asset Tag: P2-DIMMH2_AssetTag (date:16/43)
	Part Number: M393A1G40EB2-CTD
	Rank: 1
	Configured Clock Speed: 2667 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0074, DMI type 9, 17 bytes
System Slot Information
	Designation: RSC-R1UW-2E16 SLOT1 PCI-E X16
	Type: x16 PCI Express 3 x16
	Current Usage: Available
	Length: Long
	ID: 1
	Characteristics:
		3.3 V is provided
		PME signal is supported
	Bus Address: 0000:ff:00.0

Handle 0x0075, DMI type 9, 17 bytes
System Slot Information
	Designation: RSC-R1UW-2E16 SLOT2 PCI-E X16
	Type: x16 PCI Express 3 x16
	Current Usage: Available
	Length: Long
	ID: 2
	Characteristics:
		3.3 V is provided
		PME signal is supported
	Bus Address: 0000:ff:00.0

Handle 0x0077, DMI type 9, 17 bytes
System Slot Information
	Designation: RSC-R1UW-E8R SLOT1 PCI-E X8
	Type: x8 PCI Express 3 x8
	Current Usage: Available
	Length: Short
	ID: 1
	Characteristics:
		3.3 V is provided
		PME signal is supported
	Bus Address: 0000:ff:00.0

Handle 0x0079, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Intel Ethernet I350 #1
	Type: Ethernet
	Status: Enabled
	Type Instance: 1
	Bus Address: 0000:11:00.0

Handle 0x007A, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Intel Ethernet I350 #2
	Type: Ethernet
	Status: Enabled
	Type Instance: 2
	Bus Address: 0000:11:00.1

Handle 0x007B, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Intel Ethernet I350 #3
	Type: Ethernet
	Status: Enabled
	Type Instance: 3
	Bus Address: 0000:11:00.2

Handle 0x007C, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Intel Ethernet I350 #4
	Type: Ethernet
	Status: Enabled
	Type Instance: 4
	Bus Address: 0000:11:00.3

Handle 0x007D, DMI type 9, 17 bytes
System Slot Information
	Designation: AOC-UR-i4G SLOT1 PCI-E 3.0 X8
	Type: x8 PCI Express 3 x8
	Current Usage: Available
	Length: Short
	ID: 1
	Characteristics:
		3.3 V is provided
		PME signal is supported
	Bus Address: 0000:ff:00.0


################################################################################
# environment variables
################################################################################
PBS_ENVIRONMENT=PBS_BATCH
LS_COLORS=
LD_LIBRARY_PATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:/apps/intel/ComposerXE2019/debugger_2019/libipt/intel64/lib:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/lib:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/release:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib:/apps/gcc/gcc-9.1.0-x86_64/lib64:/apps/gcc/gcc-9.1.0-x86_64/lib:/mnt/opt/likwid-4.3.4/lib
PBS_O_LANG=en_US
MKL_INC=-I/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
INCLUDE=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
LESSCLOSE=/bin/lesspipe %s %s
MKL_SHLIB=-L/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin -lmkl_intel_lp64 -lmkl_sequential -lmkl_core -lpthread -lm
LESS=-R
LIKWID_LIBDIR=/mnt/opt/likwid-4.3.4/lib
I_MPI_JOB_RESPECT_PROCESS_PLACEMENT=off
IPPROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp
LD_RUN_PATH_modshare=/apps/gcc/gcc-9.1.0-x86_64/lib:1:/apps/gcc/gcc-9.1.0-x86_64/lib64:1
OLDPWD=/home/hpc/iwia/iwia84/INSPECT-repo/stencils/3D_r1_homogeneous_box_constant/Zen_EPYC-7451_20190520_193435
PBS_O_HOME=/home/hpc/iwia/iwia84
MPICHHOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64
RRZECLUSTER=TESTCLUSTER
EDITOR=vi
PBS_JOBID=3345.catstor
ENVIRONMENT=BATCH
PATH_modshare=/usr/bin/vendor_perl:999999999:/home/julian/.local/.bin:999999999:/opt/android-sdk/tools:999999999:/usr/bin:1:/apps/gcc/gcc-9.1.0-x86_64/bin:1:/mnt/opt/likwid-4.3.4/sbin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/bin:1:/usr/local/bin:999999999:/opt/android-sdk/platform-tools:999999999:/usr/bin/core_perl:999999999:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/bin/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/rrze-bin-intel:1:/mnt/opt/likwid-4.3.4/bin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/bin:1:/home/julian/.bin:999999999:/bin:1:/apps/python/3.6-anaconda/bin:1:/opt/intel/bin:999999999
MPIHOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64
LOADEDMODULES_modshare=intel64/19.0up02:1:intelmpi/2019up02-intel:1:mkl/2019up02:1:gcc/9.1.0:1:python/3.6-anaconda:1:likwid/4.3.4:1:pbspro/default:2
PBS_JOBNAME=ZEN_stempel_bench
FPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
NCPUS=96
FPATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include:1
INTEL_F_HOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler
CPATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/pstl/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include:1
WOODYHOME=/home/woody/iwia/iwia84
PBS_O_PATH=/apps/python/3.6-anaconda/bin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/bin/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/rrze-bin-intel:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/bin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/bin:/apps/gcc/gcc-9.1.0-x86_64/bin:/mnt/opt/likwid-4.3.4/sbin:/mnt/opt/likwid-4.3.4/bin:/mnt/opt/pbspro/default/bin:/bin:/usr/bin:/usr/local/bin:/opt/android-sdk/platform-tools:/opt/android-sdk/tools:/usr/bin/vendor_perl:/usr/bin/core_perl:/opt/intel/bin:/home/julian/.bin:/home/julian/.local/.bin
LIKWID_FORCE=1
FI_PROVIDER_PATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/lib/prov
INTEL_PYTHONHOME=/apps/intel/ComposerXE2019/debugger_2019/python/intel64/
MKL_INCDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
LD_LIBRARY_PATH_modshare=/apps/gcc/gcc-9.1.0-x86_64/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/release:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:1:/mnt/opt/likwid-4.3.4/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin:1:/apps/gcc/gcc-9.1.0-x86_64/lib64:1:/apps/intel/ComposerXE2019/debugger_2019/libipt/intel64/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:1
LESS_TERMCAP_so=[1;44;1m
CLASSPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/daal.jar:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/mpi.jar
PBS_CONF_FILE=/etc/pbspro.conf
LESS_TERMCAP_se=[0m
LIBRARY_PATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:1
PBS_O_WORKDIR=/home/hpc/iwia/iwia84/INSPECT
USER=iwia84
MPIINCDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/include
I_MPI_HARD_FINALIZE=1
NLSPATH_modshare=/apps/intel/ComposerXE2019/debugger_2019/gdb/intel64/share/locale/%l_%t/%N:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/locale/%l_%t/%N:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64/locale/%l_%t/%N:1
PBS_NODEFILE=/var/spool/pbspro/aux/3345.catstor
GROUP=iwia
PBS_TASKNUM=1
LIKWID_DEFINES=-DLIKWID_PERFMON
PWD=/home/hpc/iwia/iwia84/INSPECT-repo/stencils/3D_r1_heterogeneous_box_constant/Zen_EPYC-7451_20190520_205448
HOME=/home/hpc/iwia/iwia84
LIKWID_LIB=-L/mnt/opt/likwid-4.3.4/lib
CLASSPATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/daal.jar:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/mpi.jar:1
CPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/pstl/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
PBS_MOMPORT=15003
LIKWID_INCDIR=/mnt/opt/likwid-4.3.4/include
_LMFILES__modshare=/apps/modules/modulefiles/libraries/mkl/2019up02:2:/apps/modules/modulefiles/tools/python/3.6-anaconda:1:/opt/modules/modulefiles/testcluster/likwid/4.3.4:1:/opt/modules/modulefiles/testcluster/pbspro/default:2:/apps/modules/modulefiles/development/intelmpi/2019up02-intel:1:/apps/modules/modulefiles/development/gcc/9.1.0:1
NLSPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64/locale/%l_%t/%N:/apps/intel/ComposerXE2019/debugger_2019/gdb/intel64/share/locale/%l_%t/%N:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/locale/%l_%t/%N
PBS_JOBCOOKIE=5CFDE3573949F511304259B513053DC2
MKL_LIBDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin
PBS_O_SHELL=/bin/bash
MPIINC=-I/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/include
MKL_LIB_THREADED=-Wl,--start-group  /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_thread.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a -Wl,--end-group -lpthread -lm -openmp
LESS_TERMCAP_mb=[1;32m
LESS_TERMCAP_md=[1;34m
LESS_TERMCAP_me=[0m
TMPDIR=/scratch/pbs.3345.catstor
LIBRARY_PATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin
LIKWID_INC=-I/mnt/opt/likwid-4.3.4/include
LOADEDMODULES=pbspro/default:likwid/4.3.4:python/3.6-anaconda:gcc/9.1.0:intelmpi/2019up02-intel:mkl/2019up02:intel64/19.0up02
DAALROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal
MPILIB=-L/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib
PBS_CONF=/etc/pbspro.conf
INTEL_LICENSE_FILE=1713@license4
PBS_O_QUEUE=route
MKL_CDFT=-Wl,--start-group  /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_cdft_core.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_thread.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_blacs_intelmpi_lp64.a -Wl,--end-group -lpthread -lm -openmp
SHELL=/bin/bash
MKL_BASE=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl
MANPATH_modshare=:1:/mnt/opt/pbspro/default/man:2:/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/man/:1:/apps/intel/ComposerXE2019/man/common:2:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/man:2:/apps/python/3.6-anaconda/share/man:1:/apps/intel/mpi/man:1:/mnt/opt/likwid-4.3.4/man:1:/apps/gcc/gcc-9.1.0-x86_64/share/man:1
MKL_SLIB_THREADED=-Wl,--start-group -lmkl_intel_lp64 -lmkl_intel_thread -lmkl_core -Wl,--end-group -lpthread -lm -openmp
MKLPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin
GDK_USE_XFT=1
TMOUT=3660
LD_RUN_PATH=/apps/gcc/gcc-9.1.0-x86_64/lib64:/apps/gcc/gcc-9.1.0-x86_64/lib
SHLVL=3
PBS_O_HOST=testfront1.rrze.uni-erlangen.de
PYTHONPATH=/home/hpc/iwia/iwia84/kerncraft-osaca/install//lib/python3.6/site-packages/
INTEL_C_HOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler
PBS_O_SYSTEM=Linux
MANPATH=/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/man/:/apps/intel/ComposerXE2019/man/common::/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/man:/apps/intel/mpi/man:/apps/gcc/gcc-9.1.0-x86_64/share/man:/apps/python/3.6-anaconda/share/man:/mnt/opt/likwid-4.3.4/man:/mnt/opt/pbspro/default/man
MKL_LIB=-Wl,--start-group /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_sequential.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a -Wl,--end-group -lpthread -lm
PBS_O_LOGNAME=iwia84
PBS_NODENUM=0
MODULEPATH=/opt/modules/modulefiles/testcluster:/apps/modules/modulefiles/applications:/apps/modules/modulefiles/development:/apps/modules/modulefiles/libraries:/apps/modules/modulefiles/tools:/apps/modules/modulefiles/deprecated:/apps/modules/modulefiles/testing
PBS_JOBDIR=/home/hpc/iwia/iwia84
MPIROOTDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64
LOGNAME=iwia84
MKLROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl
MODULEPATH_modshare=/apps/modules/modulefiles/testing:2:/apps/modules/modulefiles/development:2:/apps/modules/modulefiles/applications:2:/opt/modules/modulefiles/testcluster:2:/apps/modules/modulefiles/deprecated:2:/apps/modules/modulefiles/tools:2:/apps/modules/modulefiles/libraries:2
LESS_TERMCAP_ue=[0m
PSTLROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/pstl
LESS_TERMCAP_us=[1;32m
PATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/bin/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/rrze-bin-intel:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/bin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/bin:/apps/gcc/gcc-9.1.0-x86_64/bin:/apps/python/3.6-anaconda/bin:/mnt/opt/likwid-4.3.4/sbin:/mnt/opt/likwid-4.3.4/bin:/bin:/usr/bin:/usr/local/bin:/opt/android-sdk/platform-tools:/opt/android-sdk/tools:/usr/bin/vendor_perl:/usr/bin/core_perl:/opt/intel/bin:/home/julian/.bin:/home/julian/.local/.bin
TBBROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb
_LMFILES_=/opt/modules/modulefiles/testcluster/pbspro/default:/opt/modules/modulefiles/testcluster/likwid/4.3.4:/apps/modules/modulefiles/tools/python/3.6-anaconda:/apps/modules/modulefiles/development/gcc/9.1.0:/apps/modules/modulefiles/development/intelmpi/2019up02-intel:/apps/modules/modulefiles/libraries/mkl/2019up02
PBS_QUEUE=work
MODULESHOME=/apps/modules
INFOPATH=/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/info/
INFOPATH_modshare=/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/info/:1
I_MPI_ROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi
QT_XFT=true
INTEL_LICENSE_FILE_modshare=1713@license4:1
GCC_COLORS=error=01;31:warning=01;35:note=01;36:caret=01;32:locus=01:quote=01
MKL_SCALAPACK=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_scalapack_lp64.a -Wl,--start-group  /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_thread.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_blacs_intelmpi_lp64.a -Wl,--end-group -lpthread -lm -openmp
LESSOPEN=| /bin/lesspipe %s
OMP_NUM_THREADS=1
PBS_O_MAIL=/var/mail/iwia84
_=/usr/bin/env
</code></pre></div>    </div>
  </div>

</div>


      </section>
      <footer>
        <a href="https://github.com/RRZE-HPC/INSPECT" class="button fork"><strong>INSPECT</strong></a>
        
          <a href="https://github.com/RRZE-HPC" class="button fork"><strong>RRZE-HPC</strong></a>
        
        <p><small>Theme by <a href="https://twitter.com/michigangraham">mattgraham</a></small></p>
      </footer>
    </div>
  </body>
</html>
