// Seed: 1823973814
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always disable id_3;
  assign module_1.type_3 = 0;
  wire id_4;
endmodule
module module_1 (
    input logic id_0,
    input supply0 id_1,
    input supply0 id_2,
    output logic id_3,
    inout supply1 id_4,
    input tri id_5,
    output wor id_6,
    output wand id_7,
    input logic id_8,
    output supply0 id_9
);
  logic id_11;
  uwire id_12;
  wire  id_13;
  logic id_14 = id_11;
  logic id_15;
  initial
    forever
      if (id_5) begin : LABEL_0
        id_11 <= id_15++;
      end else id_3 <= 1;
  assign id_9 = id_14 ? id_0 * id_2 : 1;
  supply0 id_16 = 1, id_17;
  assign id_15 = id_0;
  specify
    (id_18 => id_19) = (1'b0, 1  : id_8  : 1'd0);
    (id_20 => id_21) = (1  : id_19  : 1'h0, 1  : 1'h0 : 1);
    (id_22 => id_23) = 1;
    (posedge id_24 => (id_25 +: 1)) = (id_0  : (id_25): id_12 ? id_14 : 1 ? 1 : id_23, 1);
    (id_26 => id_27) = 1;
    (id_28 => id_29) = 0;
    if (id_4) (id_30 => id_31) = 1;
    (negedge id_32 *> (id_33 +: 1)) = (1'h0, 1);
  endspecify
  module_0 modCall_1 (
      id_17,
      id_12
  );
  always @(posedge 1);
  assign id_17 = 1;
  wire id_34;
  tri1 id_35 = 'b0;
  assign id_9 = 1;
  wire id_36;
endmodule
