Release 14.7 - par P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Apr 28 15:24:31 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   VLSI_HDMI_MEM_CURSO/dvi_decoder_1/dec_g/rawword<9>
   VLSI_HDMI_MEM_CURSO/dvi_decoder_1/dec_r/rawword<9>


