This project is an implementation of a serial adder using finite state machine logic.

Target device is a Basys3 FPGA. Constraints file allows logic testing using the boards switches and LEDs.  