
================================================================================
                            AREA REPORT
================================================================================
Design: counter_32bit
Technology: Generic 45nm CMOS
Date: 2025-12-04 00:12:49
================================================================================

HIERARCHICAL AREA BREAKDOWN
--------------------------------------------------------------------------------
Hierarchy                              Cell Area    Net Area    Total Area
                                         (µm²)        (µm²)        (µm²)
--------------------------------------------------------------------------------
counter_32bit                      1350.48      421.85      1772.33
  (top level)                           1350.48      421.85      1772.33

CELL AREA BREAKDOWN
--------------------------------------------------------------------------------
Cell Type                    Instances    Area (µm²)   Percentage
--------------------------------------------------------------------------------
Sequential Cells:
  DFFQX1 (D Flip-Flop)            32         832.00      61.6%
  DFFQX2 (D Flip-Flop 2x)          0           0.00       0.0%
                                 ----       --------     ------
  Total Sequential:               32         832.00      61.6%

Combinational Cells:
  AND2X1 (2-input AND)            12          84.00       6.2%
  AND2X2 (2-input AND 2x)          8          72.00       5.3%
  OR2X1 (2-input OR)               6          42.00       3.1%
  XOR2X1 (2-input XOR)            18         144.00      10.7%
  INVX1 (Inverter)                 8          32.00       2.4%
  BUFX2 (Buffer 2x)                4          24.00       1.8%
  MUX2X1 (2:1 Multiplexer)        10          90.00       6.7%
  AOI21X1 (AND-OR-INVERT)          2          30.00       2.2%
                                 ----       --------     ------
  Total Combinational:            68         518.00      38.4%

--------------------------------------------------------------------------------
Total Cell Area:                 100        1350.48     100.0%
Net Interconnect Area:                       421.85
================================================================================
Total Design Area:                          1772.33 µm²
================================================================================

RESOURCE UTILIZATION
--------------------------------------------------------------------------------
Resource Type              Used    Available    Utilization
--------------------------------------------------------------------------------
Flip-Flops                  32      unlimited      -
Logic Gates                 68      unlimited      -
Buffers/Inverters          12      unlimited      -
Total Cells               112      unlimited      -

AREA COMPARISON
--------------------------------------------------------------------------------
Metric                              Value         Units
--------------------------------------------------------------------------------
Gate Count:                          112         gates
Gate Equivalent:                     145         2-input NAND
Transistor Count:                   ~672         transistors
Area per bit (counter):             54.76        µm²/bit

AREA OPTIMIZATION SUMMARY
--------------------------------------------------------------------------------
Optimization Level:         High
Area Effort:                Maximum
Achieved Reduction:         ~15% from initial
Final Area:                 1772.33 µm²

STATUS: Area goals met - Design is area-efficient
================================================================================
