#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 22 17:13:13 2022
# Process ID: 76975
# Current directory: /nfs/nfs2/home/barnecle/E315-Digital-Design/P2_EMA/vivado_project/vivado_project.runs/design_fpga_axis_ema_0_0_synth_1
# Command line: vivado -log design_fpga_axis_ema_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_fpga_axis_ema_0_0.tcl
# Log file: /nfs/nfs2/home/barnecle/E315-Digital-Design/P2_EMA/vivado_project/vivado_project.runs/design_fpga_axis_ema_0_0_synth_1/design_fpga_axis_ema_0_0.vds
# Journal file: /nfs/nfs2/home/barnecle/E315-Digital-Design/P2_EMA/vivado_project/vivado_project.runs/design_fpga_axis_ema_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_fpga_axis_ema_0_0.tcl -notrace
Command: synth_design -top design_fpga_axis_ema_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_fpga_axis_ema_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 77344
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2355.496 ; gain = 0.000 ; free physical = 8986 ; free virtual = 14931
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_fpga_axis_ema_0_0' [/nfs/nfs2/home/barnecle/E315-Digital-Design/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axis_ema_0_0/synth/design_fpga_axis_ema_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_ema' [/nfs/nfs2/home/barnecle/E315-Digital-Design/P2_EMA/verilog/vsrc/axis_ema.v:23]
INFO: [Synth 8-6157] synthesizing module 'axis_ema_sv' [/nfs/nfs2/home/barnecle/E315-Digital-Design/P2_EMA/verilog/vsrc/axis_ema.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'axis_ema_sv' (1#1) [/nfs/nfs2/home/barnecle/E315-Digital-Design/P2_EMA/verilog/vsrc/axis_ema.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'axis_ema' (2#1) [/nfs/nfs2/home/barnecle/E315-Digital-Design/P2_EMA/verilog/vsrc/axis_ema.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_fpga_axis_ema_0_0' (3#1) [/nfs/nfs2/home/barnecle/E315-Digital-Design/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axis_ema_0_0/synth/design_fpga_axis_ema_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2355.496 ; gain = 0.000 ; free physical = 12250 ; free virtual = 18197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2355.496 ; gain = 0.000 ; free physical = 12968 ; free virtual = 18917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2355.496 ; gain = 0.000 ; free physical = 12968 ; free virtual = 18917
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.496 ; gain = 0.000 ; free physical = 12955 ; free virtual = 18903
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2490.168 ; gain = 0.000 ; free physical = 12818 ; free virtual = 18767
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2490.168 ; gain = 0.000 ; free physical = 12790 ; free virtual = 18738
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 12799 ; free virtual = 18771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 12806 ; free virtual = 18778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 12814 ; free virtual = 18786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 12810 ; free virtual = 18783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 12679 ; free virtual = 18656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 11892 ; free virtual = 17875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 11890 ; free virtual = 17873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 11885 ; free virtual = 17869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 12013 ; free virtual = 17996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 12014 ; free virtual = 17998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 12023 ; free virtual = 18006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 12026 ; free virtual = 18009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 12029 ; free virtual = 18012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 12033 ; free virtual = 18016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |     3|
|4     |LUT3   |    30|
|5     |LUT4   |     2|
|6     |LUT5   |     1|
|7     |LUT6   |    27|
|8     |FDRE   |    25|
|9     |FDSE   |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 12033 ; free virtual = 18016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2490.168 ; gain = 0.000 ; free physical = 12182 ; free virtual = 18165
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2490.168 ; gain = 134.672 ; free physical = 12175 ; free virtual = 18158
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2490.168 ; gain = 0.000 ; free physical = 12221 ; free virtual = 18204
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2490.168 ; gain = 0.000 ; free physical = 11956 ; free virtual = 17939
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2490.168 ; gain = 134.984 ; free physical = 12127 ; free virtual = 18111
INFO: [Common 17-1381] The checkpoint '/nfs/nfs2/home/barnecle/E315-Digital-Design/P2_EMA/vivado_project/vivado_project.runs/design_fpga_axis_ema_0_0_synth_1/design_fpga_axis_ema_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/nfs2/home/barnecle/E315-Digital-Design/P2_EMA/vivado_project/vivado_project.runs/design_fpga_axis_ema_0_0_synth_1/design_fpga_axis_ema_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_fpga_axis_ema_0_0_utilization_synth.rpt -pb design_fpga_axis_ema_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 22 17:14:16 2022...
