
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.110525                       # Number of seconds simulated
sim_ticks                                110525269000                       # Number of ticks simulated
final_tick                               110525269000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 240360                       # Simulator instruction rate (inst/s)
host_op_rate                                   278672                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              133953118                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734792                       # Number of bytes of host memory used
host_seconds                                   825.10                       # Real time elapsed on the host
sim_insts                                   198322112                       # Number of instructions simulated
sim_ops                                     229933429                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          278592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          356288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       847104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1481984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       278592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        278592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         8640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           135                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                135                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2520618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            3223589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       7664347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13408554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2520618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2520618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           78172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                78172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           78172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2520618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           3223589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      7664347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13486726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       23156                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        135                       # Number of write requests accepted
system.mem_ctrls.readBursts                     23156                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      135                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1479552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1481984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  110525203500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 23156                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  135                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.597134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.267474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.288094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3598     58.59%     58.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1081     17.60%     76.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          291      4.74%     80.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          132      2.15%     83.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          129      2.10%     85.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           87      1.42%     86.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           55      0.90%     87.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           42      0.68%     88.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          726     11.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6141                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3812.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    575.386490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8180.425435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            4     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.935463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.673320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     16.67%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1     16.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    313258948                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               746721448                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  115590000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13550.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32300.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        13.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17010                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      56                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4745403.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27125280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14800500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               101829000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 660960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           7218500640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           8732414250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          58650963000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            74746293630                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            676.325086                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  97524818119                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3690440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    9304730881                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 19225080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 10489875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                77875200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           7218500640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6630066720                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          60495119250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            74451276765                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            673.655775                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 100608214799                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3690440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6220704201                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                61811875                       # Number of BP lookups
system.cpu.branchPred.condPredicted          34802191                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           7079272                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             19955515                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                16444361                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.405095                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 8775548                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              82033                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2708068                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2611141                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            96927                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        82539                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    110525269000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        221050539                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8486681                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      366865799                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    61811875                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           27831050                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     205122852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                14179929                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 4053                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1219                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        11878                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 118268696                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 53507                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          220716647                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.927344                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.066917                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 18285173      8.28%      8.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 79367357     35.96%     44.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 23162693     10.49%     54.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 99901424     45.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            220716647                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.279628                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.659647                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 17623084                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              14286761                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 178965274                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2821806                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7019722                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             13494956                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 81640                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              372174449                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              30103291                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                7019722                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 39518724                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10702862                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         292708                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 159680974                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3501657                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              342808825                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              14688586                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1236349                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 205732                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  78348                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1117745                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           459727467                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1611985484                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        451162911                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748958                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                153978509                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              11172                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           8114                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5149419                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             42197042                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            28306636                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            709345                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3279420                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  327693793                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               13296                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 275284974                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           6461705                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        97773660                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    302763457                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1781                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     220716647                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.247232                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.079609                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            74252055     33.64%     33.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            49664637     22.50%     56.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            66596351     30.17%     86.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            28387547     12.86%     99.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1815291      0.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 766      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       220716647                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                34391648     64.17%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    997      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               11344191     21.17%     85.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               7861807     14.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             210127289     76.33%     76.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2160481      0.78%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37210972     13.52%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            25783276      9.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              275284974                       # Type of FU issued
system.cpu.iq.rate                           1.245349                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    53598643                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.194702                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          831346901                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         425492456                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    260133286                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  42                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              328883591                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      26                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           384911                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     16585904                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4421                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12208                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      6505372                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       626779                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         53669                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7019722                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6672714                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 84099                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           327707222                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              42197042                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             28306636                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               7543                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5999                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 47058                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12208                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         220224                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      7445518                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              7665742                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             264349554                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              32958633                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          10935420                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           133                       # number of nop insts executed
system.cpu.iew.exec_refs                     57547943                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 39659656                       # Number of branches executed
system.cpu.iew.exec_stores                   24589310                       # Number of stores executed
system.cpu.iew.exec_rate                     1.195878                       # Inst execution rate
system.cpu.iew.wb_sent                      260643215                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     260133302                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 158683149                       # num instructions producing a value
system.cpu.iew.wb_consumers                 358671797                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.176805                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.442419                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        83518233                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           7009030                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    207377333                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.108768                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.574176                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     97872447     47.20%     47.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     55275211     26.65%     73.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     26483189     12.77%     86.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11364648      5.48%     92.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      7216427      3.48%     95.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2867270      1.38%     96.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2477103      1.19%     98.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1035084      0.50%     98.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2785954      1.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    207377333                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322112                       # Number of instructions committed
system.cpu.commit.committedOps              229933429                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412402                       # Number of memory references committed
system.cpu.commit.loads                      25611138                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642994                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035101                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279492                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897061     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611138     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801264      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933429                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2785954                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    518042079                       # The number of ROB reads
system.cpu.rob.rob_writes                   640248937                       # The number of ROB writes
system.cpu.timesIdled                           17196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          333892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322112                       # Number of Instructions Simulated
system.cpu.committedOps                     229933429                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.114604                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.114604                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.897180                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.897180                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                321768802                       # number of integer regfile reads
system.cpu.int_regfile_writes               186130741                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 899578888                       # number of cc regfile reads
system.cpu.cc_regfile_writes                152451736                       # number of cc regfile writes
system.cpu.misc_regfile_reads                53167011                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            717421                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.430496                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51212455                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            718445                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.282360                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          86482000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.430496                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999444                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999444                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          630                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105946539                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105946539                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     30483966                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30483966                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20716453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20716453                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         6324                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6324                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      51200419                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51200419                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     51200419                       # number of overall hits
system.cpu.dcache.overall_hits::total        51200419                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       705586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        705586                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       695832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       695832                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          197                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1401418                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1401418                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1401418                       # number of overall misses
system.cpu.dcache.overall_misses::total       1401418                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   6330590500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6330590500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5877082932                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5877082932                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1501000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1501000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  12207673432                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12207673432                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  12207673432                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12207673432                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     31189552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31189552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     52601837                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52601837                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     52601837                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52601837                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.022623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022623                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032497                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032497                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.030210                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.030210                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.026642                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026642                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.026642                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026642                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  8972.103330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8972.103330                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8446.123392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8446.123392                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  7619.289340                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  7619.289340                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  8710.943795                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8710.943795                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  8710.943795                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8710.943795                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          507                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       376053                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               121                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           49012                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.190083                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.672672                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       717421                       # number of writebacks
system.cpu.dcache.writebacks::total            717421                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       177484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       177484                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       505480                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       505480                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          197                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          197                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       682964                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       682964                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       682964                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       682964                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       528102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       528102                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       190352                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       190352                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       718454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       718454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       718454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       718454                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4482384000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4482384000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1725133559                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725133559                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6207517559                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6207517559                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6207517559                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6207517559                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016932                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016932                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008890                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008890                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013658                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013658                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013658                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  8487.723962                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8487.723962                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9062.860170                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9062.860170                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  8640.104389                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8640.104389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  8640.104389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8640.104389                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            128618                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.710074                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           118129672                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            129130                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            914.811988                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1388128500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.710074                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999434                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999434                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         236666393                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        236666393                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    118129672                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       118129672                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     118129672                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        118129672                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    118129672                       # number of overall hits
system.cpu.icache.overall_hits::total       118129672                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       138955                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        138955                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       138955                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         138955                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       138955                       # number of overall misses
system.cpu.icache.overall_misses::total        138955                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1420136042                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1420136042                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1420136042                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1420136042                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1420136042                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1420136042                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    118268627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    118268627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    118268627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    118268627                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    118268627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    118268627                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001175                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001175                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001175                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001175                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001175                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 10220.114728                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10220.114728                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 10220.114728                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10220.114728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 10220.114728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10220.114728                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       157814                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          495                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              9732                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              21                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.215988                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    23.571429                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       128618                       # number of writebacks
system.cpu.icache.writebacks::total            128618                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         9815                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9815                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         9815                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9815                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         9815                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9815                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       129140                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       129140                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       129140                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       129140                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       129140                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       129140                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1257491057                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1257491057                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1257491057                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1257491057                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1257491057                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1257491057                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001092                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001092                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001092                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001092                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst  9737.424942                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9737.424942                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst  9737.424942                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9737.424942                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst  9737.424942                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9737.424942                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1543359                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1543577                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  196                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                180351                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       212                       # number of replacements
system.l2.tags.tagsinuse                 14408.237433                       # Cycle average of tags in use
system.l2.tags.total_refs                      758620                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18066                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     41.991586                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    13985.551823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   422.685610                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.426805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.012899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.439705                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           478                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          647                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3097                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10208                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.014587                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.530273                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14375749                       # Number of tag accesses
system.l2.tags.data_accesses                 14375749                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       705009                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           705009                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       137417                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           137417                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             187078                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                187078                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          124772                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             124772                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         524736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            524736                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                124772                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                711814                       # number of demand (read+write) hits
system.l2.demand_hits::total                   836586                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               124772                       # number of overall hits
system.l2.overall_hits::cpu.data               711814                       # number of overall hits
system.l2.overall_hits::total                  836586                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data               9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3271                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3271                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4359                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4359                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3360                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4359                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6631                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10990                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4359                       # number of overall misses
system.l2.overall_misses::cpu.data               6631                       # number of overall misses
system.l2.overall_misses::total                 10990                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    202623500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     202623500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    309741500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    309741500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    256168500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    256168500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     309741500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     458792000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        768533500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    309741500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    458792000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       768533500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       705009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       705009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       137417                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       137417                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         190349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            190349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       129131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         129131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       528096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        528096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            129131                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            718445                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               847576                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           129131                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           718445                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              847576                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.017184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017184                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.033756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033756                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006362                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006362                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.033756                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009230                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012966                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.033756                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009230                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012966                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 61945.429532                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61945.429532                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 71057.926130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71057.926130                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 76240.625000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76240.625000                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 71057.926130                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 69188.960941                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69930.254777                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 71057.926130                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 69188.960941                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69930.254777                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         3                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  135                       # number of writebacks
system.l2.writebacks::total                       135                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1034                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1034                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           30                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           30                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1064                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1070                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1064                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1070                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       220938                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         220938                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2237                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3330                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3330                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9920                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       220938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           230858                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    857697774                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    857697774                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       140000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       140000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    157462501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    157462501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    283274000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    283274000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    233921500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    233921500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    283274000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    391384001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    674658001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    283274000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    391384001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    857697774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1532355775                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.011752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.033710                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.033710                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006306                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.033710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011704                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.033710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.272374                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  3882.074491                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  3882.074491                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15555.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15555.555556                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70390.031739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70390.031739                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65075.580060                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65075.580060                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70246.696697                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70246.696697                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65075.580060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 70304.293336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68009.879133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65075.580060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 70304.293336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  3882.074491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total  6637.655074                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20919                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          135                       # Transaction distribution
system.membus.trans_dist::CleanEvict               77                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2237                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20919                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1490624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1490624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23165                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23165    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23165                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33957995                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          121775983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1693633                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       846073                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3622                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         207702                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       207702                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 110525269000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            657235                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       705144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       141030                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              77                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           223912                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           190349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          190349                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        129140                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       528096                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       386888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2154329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2541217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     16495872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     91895424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              108391296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          224133                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1071718                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.197214                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.397896                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 860360     80.28%     80.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 211358     19.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1071718                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1692855500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         193814288                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1077788267                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
