{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-349,-27",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ESP_PSS_UART -pg 1 -lvl 5 -x 1100 -y 210 -defaultsOSRD
preplace port FPGA_GPIO_IN -pg 1 -lvl 5 -x 1100 -y 90 -defaultsOSRD
preplace port FPGA_GPIO_OUT -pg 1 -lvl 5 -x 1100 -y 70 -defaultsOSRD
preplace port PSS_PMC_UART -pg 1 -lvl 5 -x 1100 -y 350 -defaultsOSRD
preplace port disp_spi -pg 1 -lvl 5 -x 1100 -y 690 -defaultsOSRD
preplace port badc_spi -pg 1 -lvl 5 -x 1100 -y 530 -defaultsOSRD
preplace port S00_AXI_0 -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port evf_i2c -pg 1 -lvl 5 -x 1100 -y 20 -defaultsOSRD
preplace port port-id_ACLK_0 -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_ARESETN_0 -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace portBus interrupts -pg 1 -lvl 5 -x 1100 -y 440 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 740 -y 80 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 3 -x 740 -y 360 -defaultsOSRD
preplace inst axi_uartlite_1 -pg 1 -lvl 3 -x 740 -y 220 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 430 -y 680 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 3 -x 740 -y 540 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 3 -x 740 -y 700 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 430 -y 360 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 980 -y 440 -defaultsOSRD
preplace inst axi_register_slice_0 -pg 1 -lvl 1 -x 150 -y 220 -defaultsOSRD
preplace netloc ACLK_0_1 1 0 3 30 300 270 150 600
preplace netloc ARESETN_0_1 1 0 3 20 310 280 160 610
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 3 1 870 450n
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 3 1 880 470n
preplace netloc axi_uartlite_0_interrupt 1 3 1 870 370n
preplace netloc axi_uartlite_1_interrupt 1 3 1 880 230n
preplace netloc clk_wiz_0_badc_spi_clk 1 2 1 580 530n
preplace netloc clk_wiz_0_disp_spi_clk 1 2 1 N 690
preplace netloc xlconcat_0_dout 1 4 1 NJ 440
preplace netloc axi_gpio_0_GPIO 1 3 2 NJ 70 NJ
preplace netloc axi_gpio_0_GPIO2 1 3 2 NJ 90 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 580 60n
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 N 340
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 590 200n
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 590 380n
preplace netloc axi_interconnect_0_M04_AXI 1 2 1 580 400n
preplace netloc axi_quad_spi_0_SPI_0 1 3 2 NJ 530 NJ
preplace netloc axi_quad_spi_1_SPI_0 1 3 2 NJ 690 NJ
preplace netloc axi_uartlite_0_UART 1 3 2 NJ 350 NJ
preplace netloc axi_uartlite_1_UART 1 3 2 NJ 210 NJ
preplace netloc axi_register_slice_0_M_AXI 1 1 1 N 220
preplace netloc S00_AXI_0_1 1 0 1 NJ 200
levelinfo -pg 1 0 150 430 740 980 1100
pagesize -pg 1 -db -bbox -sgen -140 0 1270 790
"
}
{
   "da_clkrst_cnt":"5"
}
