
SENSORBD_V1.5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cbbc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a8  0800cd4c  0800cd4c  0001cd4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d1f4  0800d1f4  000201d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800d1f4  0800d1f4  0001d1f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d1fc  0800d1fc  000201d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d1fc  0800d1fc  0001d1fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d200  0800d200  0001d200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d0  20000000  0800d204  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d0  2**0
                  CONTENTS
 10 .bss          0000be9c  200001d0  200001d0  000201d0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000c06c  2000c06c  000201d0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024687  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000050d4  00000000  00000000  00044887  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001bf8  00000000  00000000  00049960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001a00  00000000  00000000  0004b558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000277f2  00000000  00000000  0004cf58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000227de  00000000  00000000  0007474a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db417  00000000  00000000  00096f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0017233f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007dc4  00000000  00000000  00172390  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d0 	.word	0x200001d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cd34 	.word	0x0800cd34

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	0800cd34 	.word	0x0800cd34

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	; 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_d2uiz>:
 800083c:	004a      	lsls	r2, r1, #1
 800083e:	d211      	bcs.n	8000864 <__aeabi_d2uiz+0x28>
 8000840:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000844:	d211      	bcs.n	800086a <__aeabi_d2uiz+0x2e>
 8000846:	d50d      	bpl.n	8000864 <__aeabi_d2uiz+0x28>
 8000848:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800084c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000850:	d40e      	bmi.n	8000870 <__aeabi_d2uiz+0x34>
 8000852:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000856:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800085a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800085e:	fa23 f002 	lsr.w	r0, r3, r2
 8000862:	4770      	bx	lr
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	4770      	bx	lr
 800086a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800086e:	d102      	bne.n	8000876 <__aeabi_d2uiz+0x3a>
 8000870:	f04f 30ff 	mov.w	r0, #4294967295
 8000874:	4770      	bx	lr
 8000876:	f04f 0000 	mov.w	r0, #0
 800087a:	4770      	bx	lr

0800087c <__aeabi_uldivmod>:
 800087c:	b953      	cbnz	r3, 8000894 <__aeabi_uldivmod+0x18>
 800087e:	b94a      	cbnz	r2, 8000894 <__aeabi_uldivmod+0x18>
 8000880:	2900      	cmp	r1, #0
 8000882:	bf08      	it	eq
 8000884:	2800      	cmpeq	r0, #0
 8000886:	bf1c      	itt	ne
 8000888:	f04f 31ff 	movne.w	r1, #4294967295
 800088c:	f04f 30ff 	movne.w	r0, #4294967295
 8000890:	f000 b974 	b.w	8000b7c <__aeabi_idiv0>
 8000894:	f1ad 0c08 	sub.w	ip, sp, #8
 8000898:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800089c:	f000 f806 	bl	80008ac <__udivmoddi4>
 80008a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008a8:	b004      	add	sp, #16
 80008aa:	4770      	bx	lr

080008ac <__udivmoddi4>:
 80008ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008b0:	9d08      	ldr	r5, [sp, #32]
 80008b2:	4604      	mov	r4, r0
 80008b4:	468e      	mov	lr, r1
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d14d      	bne.n	8000956 <__udivmoddi4+0xaa>
 80008ba:	428a      	cmp	r2, r1
 80008bc:	4694      	mov	ip, r2
 80008be:	d969      	bls.n	8000994 <__udivmoddi4+0xe8>
 80008c0:	fab2 f282 	clz	r2, r2
 80008c4:	b152      	cbz	r2, 80008dc <__udivmoddi4+0x30>
 80008c6:	fa01 f302 	lsl.w	r3, r1, r2
 80008ca:	f1c2 0120 	rsb	r1, r2, #32
 80008ce:	fa20 f101 	lsr.w	r1, r0, r1
 80008d2:	fa0c fc02 	lsl.w	ip, ip, r2
 80008d6:	ea41 0e03 	orr.w	lr, r1, r3
 80008da:	4094      	lsls	r4, r2
 80008dc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008e0:	0c21      	lsrs	r1, r4, #16
 80008e2:	fbbe f6f8 	udiv	r6, lr, r8
 80008e6:	fa1f f78c 	uxth.w	r7, ip
 80008ea:	fb08 e316 	mls	r3, r8, r6, lr
 80008ee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80008f2:	fb06 f107 	mul.w	r1, r6, r7
 80008f6:	4299      	cmp	r1, r3
 80008f8:	d90a      	bls.n	8000910 <__udivmoddi4+0x64>
 80008fa:	eb1c 0303 	adds.w	r3, ip, r3
 80008fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000902:	f080 811f 	bcs.w	8000b44 <__udivmoddi4+0x298>
 8000906:	4299      	cmp	r1, r3
 8000908:	f240 811c 	bls.w	8000b44 <__udivmoddi4+0x298>
 800090c:	3e02      	subs	r6, #2
 800090e:	4463      	add	r3, ip
 8000910:	1a5b      	subs	r3, r3, r1
 8000912:	b2a4      	uxth	r4, r4
 8000914:	fbb3 f0f8 	udiv	r0, r3, r8
 8000918:	fb08 3310 	mls	r3, r8, r0, r3
 800091c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000920:	fb00 f707 	mul.w	r7, r0, r7
 8000924:	42a7      	cmp	r7, r4
 8000926:	d90a      	bls.n	800093e <__udivmoddi4+0x92>
 8000928:	eb1c 0404 	adds.w	r4, ip, r4
 800092c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000930:	f080 810a 	bcs.w	8000b48 <__udivmoddi4+0x29c>
 8000934:	42a7      	cmp	r7, r4
 8000936:	f240 8107 	bls.w	8000b48 <__udivmoddi4+0x29c>
 800093a:	4464      	add	r4, ip
 800093c:	3802      	subs	r0, #2
 800093e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000942:	1be4      	subs	r4, r4, r7
 8000944:	2600      	movs	r6, #0
 8000946:	b11d      	cbz	r5, 8000950 <__udivmoddi4+0xa4>
 8000948:	40d4      	lsrs	r4, r2
 800094a:	2300      	movs	r3, #0
 800094c:	e9c5 4300 	strd	r4, r3, [r5]
 8000950:	4631      	mov	r1, r6
 8000952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000956:	428b      	cmp	r3, r1
 8000958:	d909      	bls.n	800096e <__udivmoddi4+0xc2>
 800095a:	2d00      	cmp	r5, #0
 800095c:	f000 80ef 	beq.w	8000b3e <__udivmoddi4+0x292>
 8000960:	2600      	movs	r6, #0
 8000962:	e9c5 0100 	strd	r0, r1, [r5]
 8000966:	4630      	mov	r0, r6
 8000968:	4631      	mov	r1, r6
 800096a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800096e:	fab3 f683 	clz	r6, r3
 8000972:	2e00      	cmp	r6, #0
 8000974:	d14a      	bne.n	8000a0c <__udivmoddi4+0x160>
 8000976:	428b      	cmp	r3, r1
 8000978:	d302      	bcc.n	8000980 <__udivmoddi4+0xd4>
 800097a:	4282      	cmp	r2, r0
 800097c:	f200 80f9 	bhi.w	8000b72 <__udivmoddi4+0x2c6>
 8000980:	1a84      	subs	r4, r0, r2
 8000982:	eb61 0303 	sbc.w	r3, r1, r3
 8000986:	2001      	movs	r0, #1
 8000988:	469e      	mov	lr, r3
 800098a:	2d00      	cmp	r5, #0
 800098c:	d0e0      	beq.n	8000950 <__udivmoddi4+0xa4>
 800098e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000992:	e7dd      	b.n	8000950 <__udivmoddi4+0xa4>
 8000994:	b902      	cbnz	r2, 8000998 <__udivmoddi4+0xec>
 8000996:	deff      	udf	#255	; 0xff
 8000998:	fab2 f282 	clz	r2, r2
 800099c:	2a00      	cmp	r2, #0
 800099e:	f040 8092 	bne.w	8000ac6 <__udivmoddi4+0x21a>
 80009a2:	eba1 010c 	sub.w	r1, r1, ip
 80009a6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009aa:	fa1f fe8c 	uxth.w	lr, ip
 80009ae:	2601      	movs	r6, #1
 80009b0:	0c20      	lsrs	r0, r4, #16
 80009b2:	fbb1 f3f7 	udiv	r3, r1, r7
 80009b6:	fb07 1113 	mls	r1, r7, r3, r1
 80009ba:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80009be:	fb0e f003 	mul.w	r0, lr, r3
 80009c2:	4288      	cmp	r0, r1
 80009c4:	d908      	bls.n	80009d8 <__udivmoddi4+0x12c>
 80009c6:	eb1c 0101 	adds.w	r1, ip, r1
 80009ca:	f103 38ff 	add.w	r8, r3, #4294967295
 80009ce:	d202      	bcs.n	80009d6 <__udivmoddi4+0x12a>
 80009d0:	4288      	cmp	r0, r1
 80009d2:	f200 80cb 	bhi.w	8000b6c <__udivmoddi4+0x2c0>
 80009d6:	4643      	mov	r3, r8
 80009d8:	1a09      	subs	r1, r1, r0
 80009da:	b2a4      	uxth	r4, r4
 80009dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80009e0:	fb07 1110 	mls	r1, r7, r0, r1
 80009e4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80009e8:	fb0e fe00 	mul.w	lr, lr, r0
 80009ec:	45a6      	cmp	lr, r4
 80009ee:	d908      	bls.n	8000a02 <__udivmoddi4+0x156>
 80009f0:	eb1c 0404 	adds.w	r4, ip, r4
 80009f4:	f100 31ff 	add.w	r1, r0, #4294967295
 80009f8:	d202      	bcs.n	8000a00 <__udivmoddi4+0x154>
 80009fa:	45a6      	cmp	lr, r4
 80009fc:	f200 80bb 	bhi.w	8000b76 <__udivmoddi4+0x2ca>
 8000a00:	4608      	mov	r0, r1
 8000a02:	eba4 040e 	sub.w	r4, r4, lr
 8000a06:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a0a:	e79c      	b.n	8000946 <__udivmoddi4+0x9a>
 8000a0c:	f1c6 0720 	rsb	r7, r6, #32
 8000a10:	40b3      	lsls	r3, r6
 8000a12:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a16:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a1a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a1e:	fa01 f306 	lsl.w	r3, r1, r6
 8000a22:	431c      	orrs	r4, r3
 8000a24:	40f9      	lsrs	r1, r7
 8000a26:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a2a:	fa00 f306 	lsl.w	r3, r0, r6
 8000a2e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a32:	0c20      	lsrs	r0, r4, #16
 8000a34:	fa1f fe8c 	uxth.w	lr, ip
 8000a38:	fb09 1118 	mls	r1, r9, r8, r1
 8000a3c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a40:	fb08 f00e 	mul.w	r0, r8, lr
 8000a44:	4288      	cmp	r0, r1
 8000a46:	fa02 f206 	lsl.w	r2, r2, r6
 8000a4a:	d90b      	bls.n	8000a64 <__udivmoddi4+0x1b8>
 8000a4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000a50:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a54:	f080 8088 	bcs.w	8000b68 <__udivmoddi4+0x2bc>
 8000a58:	4288      	cmp	r0, r1
 8000a5a:	f240 8085 	bls.w	8000b68 <__udivmoddi4+0x2bc>
 8000a5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000a62:	4461      	add	r1, ip
 8000a64:	1a09      	subs	r1, r1, r0
 8000a66:	b2a4      	uxth	r4, r4
 8000a68:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a6c:	fb09 1110 	mls	r1, r9, r0, r1
 8000a70:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a78:	458e      	cmp	lr, r1
 8000a7a:	d908      	bls.n	8000a8e <__udivmoddi4+0x1e2>
 8000a7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000a80:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a84:	d26c      	bcs.n	8000b60 <__udivmoddi4+0x2b4>
 8000a86:	458e      	cmp	lr, r1
 8000a88:	d96a      	bls.n	8000b60 <__udivmoddi4+0x2b4>
 8000a8a:	3802      	subs	r0, #2
 8000a8c:	4461      	add	r1, ip
 8000a8e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000a92:	fba0 9402 	umull	r9, r4, r0, r2
 8000a96:	eba1 010e 	sub.w	r1, r1, lr
 8000a9a:	42a1      	cmp	r1, r4
 8000a9c:	46c8      	mov	r8, r9
 8000a9e:	46a6      	mov	lr, r4
 8000aa0:	d356      	bcc.n	8000b50 <__udivmoddi4+0x2a4>
 8000aa2:	d053      	beq.n	8000b4c <__udivmoddi4+0x2a0>
 8000aa4:	b15d      	cbz	r5, 8000abe <__udivmoddi4+0x212>
 8000aa6:	ebb3 0208 	subs.w	r2, r3, r8
 8000aaa:	eb61 010e 	sbc.w	r1, r1, lr
 8000aae:	fa01 f707 	lsl.w	r7, r1, r7
 8000ab2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ab6:	40f1      	lsrs	r1, r6
 8000ab8:	431f      	orrs	r7, r3
 8000aba:	e9c5 7100 	strd	r7, r1, [r5]
 8000abe:	2600      	movs	r6, #0
 8000ac0:	4631      	mov	r1, r6
 8000ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ac6:	f1c2 0320 	rsb	r3, r2, #32
 8000aca:	40d8      	lsrs	r0, r3
 8000acc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ad0:	fa21 f303 	lsr.w	r3, r1, r3
 8000ad4:	4091      	lsls	r1, r2
 8000ad6:	4301      	orrs	r1, r0
 8000ad8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000adc:	fa1f fe8c 	uxth.w	lr, ip
 8000ae0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ae4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ae8:	0c0b      	lsrs	r3, r1, #16
 8000aea:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000aee:	fb00 f60e 	mul.w	r6, r0, lr
 8000af2:	429e      	cmp	r6, r3
 8000af4:	fa04 f402 	lsl.w	r4, r4, r2
 8000af8:	d908      	bls.n	8000b0c <__udivmoddi4+0x260>
 8000afa:	eb1c 0303 	adds.w	r3, ip, r3
 8000afe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b02:	d22f      	bcs.n	8000b64 <__udivmoddi4+0x2b8>
 8000b04:	429e      	cmp	r6, r3
 8000b06:	d92d      	bls.n	8000b64 <__udivmoddi4+0x2b8>
 8000b08:	3802      	subs	r0, #2
 8000b0a:	4463      	add	r3, ip
 8000b0c:	1b9b      	subs	r3, r3, r6
 8000b0e:	b289      	uxth	r1, r1
 8000b10:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b14:	fb07 3316 	mls	r3, r7, r6, r3
 8000b18:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b1c:	fb06 f30e 	mul.w	r3, r6, lr
 8000b20:	428b      	cmp	r3, r1
 8000b22:	d908      	bls.n	8000b36 <__udivmoddi4+0x28a>
 8000b24:	eb1c 0101 	adds.w	r1, ip, r1
 8000b28:	f106 38ff 	add.w	r8, r6, #4294967295
 8000b2c:	d216      	bcs.n	8000b5c <__udivmoddi4+0x2b0>
 8000b2e:	428b      	cmp	r3, r1
 8000b30:	d914      	bls.n	8000b5c <__udivmoddi4+0x2b0>
 8000b32:	3e02      	subs	r6, #2
 8000b34:	4461      	add	r1, ip
 8000b36:	1ac9      	subs	r1, r1, r3
 8000b38:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b3c:	e738      	b.n	80009b0 <__udivmoddi4+0x104>
 8000b3e:	462e      	mov	r6, r5
 8000b40:	4628      	mov	r0, r5
 8000b42:	e705      	b.n	8000950 <__udivmoddi4+0xa4>
 8000b44:	4606      	mov	r6, r0
 8000b46:	e6e3      	b.n	8000910 <__udivmoddi4+0x64>
 8000b48:	4618      	mov	r0, r3
 8000b4a:	e6f8      	b.n	800093e <__udivmoddi4+0x92>
 8000b4c:	454b      	cmp	r3, r9
 8000b4e:	d2a9      	bcs.n	8000aa4 <__udivmoddi4+0x1f8>
 8000b50:	ebb9 0802 	subs.w	r8, r9, r2
 8000b54:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b58:	3801      	subs	r0, #1
 8000b5a:	e7a3      	b.n	8000aa4 <__udivmoddi4+0x1f8>
 8000b5c:	4646      	mov	r6, r8
 8000b5e:	e7ea      	b.n	8000b36 <__udivmoddi4+0x28a>
 8000b60:	4620      	mov	r0, r4
 8000b62:	e794      	b.n	8000a8e <__udivmoddi4+0x1e2>
 8000b64:	4640      	mov	r0, r8
 8000b66:	e7d1      	b.n	8000b0c <__udivmoddi4+0x260>
 8000b68:	46d0      	mov	r8, sl
 8000b6a:	e77b      	b.n	8000a64 <__udivmoddi4+0x1b8>
 8000b6c:	3b02      	subs	r3, #2
 8000b6e:	4461      	add	r1, ip
 8000b70:	e732      	b.n	80009d8 <__udivmoddi4+0x12c>
 8000b72:	4630      	mov	r0, r6
 8000b74:	e709      	b.n	800098a <__udivmoddi4+0xde>
 8000b76:	4464      	add	r4, ip
 8000b78:	3802      	subs	r0, #2
 8000b7a:	e742      	b.n	8000a02 <__udivmoddi4+0x156>

08000b7c <__aeabi_idiv0>:
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop

08000b80 <LED_PWM_init>:
int32_t Ring2_LED_rotateData[MAX_LED_RING + 1];

uint16_t LED_PWM_low = 0;//LED_PWM_PERIOD / 3;
uint16_t LED_PWM_high = 0;//LED_PWM_PERIOD / 3 * 2;
static void LED_PWM_init()
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
	LED_PWM_low = TIM1_PWM_LED_LOW;
 8000b84:	4b10      	ldr	r3, [pc, #64]	; (8000bc8 <LED_PWM_init+0x48>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	4a0f      	ldr	r2, [pc, #60]	; (8000bcc <LED_PWM_init+0x4c>)
 8000b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b92:	085b      	lsrs	r3, r3, #1
 8000b94:	b29b      	uxth	r3, r3
 8000b96:	3b01      	subs	r3, #1
 8000b98:	b29a      	uxth	r2, r3
 8000b9a:	4b0d      	ldr	r3, [pc, #52]	; (8000bd0 <LED_PWM_init+0x50>)
 8000b9c:	801a      	strh	r2, [r3, #0]
	LED_PWM_high = TIM1_PWM_LED_HIGH;
 8000b9e:	4b0a      	ldr	r3, [pc, #40]	; (8000bc8 <LED_PWM_init+0x48>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ba4:	3301      	adds	r3, #1
 8000ba6:	4a09      	ldr	r2, [pc, #36]	; (8000bcc <LED_PWM_init+0x4c>)
 8000ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8000bac:	085b      	lsrs	r3, r3, #1
 8000bae:	b29b      	uxth	r3, r3
 8000bb0:	005b      	lsls	r3, r3, #1
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	3b01      	subs	r3, #1
 8000bb6:	b29a      	uxth	r2, r3
 8000bb8:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <LED_PWM_init+0x54>)
 8000bba:	801a      	strh	r2, [r3, #0]
}
 8000bbc:	bf00      	nop
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	20002e50 	.word	0x20002e50
 8000bcc:	aaaaaaab 	.word	0xaaaaaaab
 8000bd0:	200029ec 	.word	0x200029ec
 8000bd4:	200029ee 	.word	0x200029ee

08000bd8 <Set_LED>:
********************************************************************************************************************************
 * SET WS2812 LED RGB
********************************************************************************************************************************
*/
static void Set_LED (int LEDnum, int led, color _color)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60f8      	str	r0, [r7, #12]
 8000be0:	60b9      	str	r1, [r7, #8]
 8000be2:	607a      	str	r2, [r7, #4]
	switch(led){
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	2b03      	cmp	r3, #3
 8000be8:	d045      	beq.n	8000c76 <Set_LED+0x9e>
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	2b03      	cmp	r3, #3
 8000bee:	dc60      	bgt.n	8000cb2 <Set_LED+0xda>
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	2b01      	cmp	r3, #1
 8000bf4:	d003      	beq.n	8000bfe <Set_LED+0x26>
 8000bf6:	68bb      	ldr	r3, [r7, #8]
 8000bf8:	2b02      	cmp	r3, #2
 8000bfa:	d01e      	beq.n	8000c3a <Set_LED+0x62>
	case 3:
		Belt_LED_Data[LEDnum][0] = (uint8_t)_color.Green;
		Belt_LED_Data[LEDnum][1] = (uint8_t)_color.Red;
		Belt_LED_Data[LEDnum][2] = (uint8_t)_color.Blue;
	}
}
 8000bfc:	e059      	b.n	8000cb2 <Set_LED+0xda>
		Ring1_LED_Data[LEDnum][0] = (uint8_t)_color.Green;
 8000bfe:	7978      	ldrb	r0, [r7, #5]
 8000c00:	492f      	ldr	r1, [pc, #188]	; (8000cc0 <Set_LED+0xe8>)
 8000c02:	68fa      	ldr	r2, [r7, #12]
 8000c04:	4613      	mov	r3, r2
 8000c06:	005b      	lsls	r3, r3, #1
 8000c08:	4413      	add	r3, r2
 8000c0a:	440b      	add	r3, r1
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	701a      	strb	r2, [r3, #0]
		Ring1_LED_Data[LEDnum][1] = (uint8_t)_color.Red;
 8000c10:	7938      	ldrb	r0, [r7, #4]
 8000c12:	492b      	ldr	r1, [pc, #172]	; (8000cc0 <Set_LED+0xe8>)
 8000c14:	68fa      	ldr	r2, [r7, #12]
 8000c16:	4613      	mov	r3, r2
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	4413      	add	r3, r2
 8000c1c:	440b      	add	r3, r1
 8000c1e:	3301      	adds	r3, #1
 8000c20:	4602      	mov	r2, r0
 8000c22:	701a      	strb	r2, [r3, #0]
		Ring1_LED_Data[LEDnum][2] = (uint8_t)_color.Blue;
 8000c24:	79b8      	ldrb	r0, [r7, #6]
 8000c26:	4926      	ldr	r1, [pc, #152]	; (8000cc0 <Set_LED+0xe8>)
 8000c28:	68fa      	ldr	r2, [r7, #12]
 8000c2a:	4613      	mov	r3, r2
 8000c2c:	005b      	lsls	r3, r3, #1
 8000c2e:	4413      	add	r3, r2
 8000c30:	440b      	add	r3, r1
 8000c32:	3302      	adds	r3, #2
 8000c34:	4602      	mov	r2, r0
 8000c36:	701a      	strb	r2, [r3, #0]
		break;
 8000c38:	e03b      	b.n	8000cb2 <Set_LED+0xda>
		Ring2_LED_Data[LEDnum][0] = (uint8_t)_color.Green;;
 8000c3a:	7978      	ldrb	r0, [r7, #5]
 8000c3c:	4921      	ldr	r1, [pc, #132]	; (8000cc4 <Set_LED+0xec>)
 8000c3e:	68fa      	ldr	r2, [r7, #12]
 8000c40:	4613      	mov	r3, r2
 8000c42:	005b      	lsls	r3, r3, #1
 8000c44:	4413      	add	r3, r2
 8000c46:	440b      	add	r3, r1
 8000c48:	4602      	mov	r2, r0
 8000c4a:	701a      	strb	r2, [r3, #0]
		Ring2_LED_Data[LEDnum][1] = (uint8_t)_color.Red;
 8000c4c:	7938      	ldrb	r0, [r7, #4]
 8000c4e:	491d      	ldr	r1, [pc, #116]	; (8000cc4 <Set_LED+0xec>)
 8000c50:	68fa      	ldr	r2, [r7, #12]
 8000c52:	4613      	mov	r3, r2
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	4413      	add	r3, r2
 8000c58:	440b      	add	r3, r1
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	701a      	strb	r2, [r3, #0]
		Ring2_LED_Data[LEDnum][2] = (uint8_t)_color.Blue;
 8000c60:	79b8      	ldrb	r0, [r7, #6]
 8000c62:	4918      	ldr	r1, [pc, #96]	; (8000cc4 <Set_LED+0xec>)
 8000c64:	68fa      	ldr	r2, [r7, #12]
 8000c66:	4613      	mov	r3, r2
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	4413      	add	r3, r2
 8000c6c:	440b      	add	r3, r1
 8000c6e:	3302      	adds	r3, #2
 8000c70:	4602      	mov	r2, r0
 8000c72:	701a      	strb	r2, [r3, #0]
		break;
 8000c74:	e01d      	b.n	8000cb2 <Set_LED+0xda>
		Belt_LED_Data[LEDnum][0] = (uint8_t)_color.Green;
 8000c76:	7978      	ldrb	r0, [r7, #5]
 8000c78:	4913      	ldr	r1, [pc, #76]	; (8000cc8 <Set_LED+0xf0>)
 8000c7a:	68fa      	ldr	r2, [r7, #12]
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	4413      	add	r3, r2
 8000c82:	440b      	add	r3, r1
 8000c84:	4602      	mov	r2, r0
 8000c86:	701a      	strb	r2, [r3, #0]
		Belt_LED_Data[LEDnum][1] = (uint8_t)_color.Red;
 8000c88:	7938      	ldrb	r0, [r7, #4]
 8000c8a:	490f      	ldr	r1, [pc, #60]	; (8000cc8 <Set_LED+0xf0>)
 8000c8c:	68fa      	ldr	r2, [r7, #12]
 8000c8e:	4613      	mov	r3, r2
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	4413      	add	r3, r2
 8000c94:	440b      	add	r3, r1
 8000c96:	3301      	adds	r3, #1
 8000c98:	4602      	mov	r2, r0
 8000c9a:	701a      	strb	r2, [r3, #0]
		Belt_LED_Data[LEDnum][2] = (uint8_t)_color.Blue;
 8000c9c:	79b8      	ldrb	r0, [r7, #6]
 8000c9e:	490a      	ldr	r1, [pc, #40]	; (8000cc8 <Set_LED+0xf0>)
 8000ca0:	68fa      	ldr	r2, [r7, #12]
 8000ca2:	4613      	mov	r3, r2
 8000ca4:	005b      	lsls	r3, r3, #1
 8000ca6:	4413      	add	r3, r2
 8000ca8:	440b      	add	r3, r1
 8000caa:	3302      	adds	r3, #2
 8000cac:	4602      	mov	r2, r0
 8000cae:	701a      	strb	r2, [r3, #0]
}
 8000cb0:	e7ff      	b.n	8000cb2 <Set_LED+0xda>
 8000cb2:	bf00      	nop
 8000cb4:	3714      	adds	r7, #20
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	2000036c 	.word	0x2000036c
 8000cc4:	200003c8 	.word	0x200003c8
 8000cc8:	20000204 	.word	0x20000204

08000ccc <WS2812_Send>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
static void WS2812_Send (int led)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b092      	sub	sp, #72	; 0x48
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	uint32_t indx=0;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t color;

	switch(led){
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2b03      	cmp	r3, #3
 8000cdc:	f200 81d2 	bhi.w	8001084 <WS2812_Send+0x3b8>
 8000ce0:	a201      	add	r2, pc, #4	; (adr r2, 8000ce8 <WS2812_Send+0x1c>)
 8000ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ce6:	bf00      	nop
 8000ce8:	08000cf9 	.word	0x08000cf9
 8000cec:	08000df1 	.word	0x08000df1
 8000cf0:	08000ec1 	.word	0x08000ec1
 8000cf4:	08000fb5 	.word	0x08000fb5
	case 0: // clear
		for (int i= 0; i<MAX_LED_RING; i++)
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	643b      	str	r3, [r7, #64]	; 0x40
 8000cfc:	e015      	b.n	8000d2a <WS2812_Send+0x5e>
		{
			for (int i=23; i>=0; i--)
 8000cfe:	2317      	movs	r3, #23
 8000d00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000d02:	e00c      	b.n	8000d1e <WS2812_Send+0x52>
			{
				ring1PwmData[indx] = 0;
 8000d04:	4a93      	ldr	r2, [pc, #588]	; (8000f54 <WS2812_Send+0x288>)
 8000d06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d08:	2100      	movs	r1, #0
 8000d0a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				ring2PwmData[indx] = 0;
 8000d0e:	4a92      	ldr	r2, [pc, #584]	; (8000f58 <WS2812_Send+0x28c>)
 8000d10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d12:	2100      	movs	r1, #0
 8000d14:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (int i=23; i>=0; i--)
 8000d18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d1a:	3b01      	subs	r3, #1
 8000d1c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000d1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	daef      	bge.n	8000d04 <WS2812_Send+0x38>
		for (int i= 0; i<MAX_LED_RING; i++)
 8000d24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d26:	3301      	adds	r3, #1
 8000d28:	643b      	str	r3, [r7, #64]	; 0x40
 8000d2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d2c:	2b1d      	cmp	r3, #29
 8000d2e:	dde6      	ble.n	8000cfe <WS2812_Send+0x32>
			}
		}
		for (int i= 0; i<MAX_LED_BELT; i++)
 8000d30:	2300      	movs	r3, #0
 8000d32:	63bb      	str	r3, [r7, #56]	; 0x38
 8000d34:	e010      	b.n	8000d58 <WS2812_Send+0x8c>
		{
			for (int i=23; i>=0; i--)
 8000d36:	2317      	movs	r3, #23
 8000d38:	637b      	str	r3, [r7, #52]	; 0x34
 8000d3a:	e007      	b.n	8000d4c <WS2812_Send+0x80>
			{
				beltPwmData[indx] = 0;
 8000d3c:	4a87      	ldr	r2, [pc, #540]	; (8000f5c <WS2812_Send+0x290>)
 8000d3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d40:	2100      	movs	r1, #0
 8000d42:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (int i=23; i>=0; i--)
 8000d46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d48:	3b01      	subs	r3, #1
 8000d4a:	637b      	str	r3, [r7, #52]	; 0x34
 8000d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	daf4      	bge.n	8000d3c <WS2812_Send+0x70>
		for (int i= 0; i<MAX_LED_BELT; i++)
 8000d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d54:	3301      	adds	r3, #1
 8000d56:	63bb      	str	r3, [r7, #56]	; 0x38
 8000d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d5a:	2b77      	cmp	r3, #119	; 0x77
 8000d5c:	ddeb      	ble.n	8000d36 <WS2812_Send+0x6a>
			}
		}

		for (int i=0; i<50; i++)
 8000d5e:	2300      	movs	r3, #0
 8000d60:	633b      	str	r3, [r7, #48]	; 0x30
 8000d62:	e014      	b.n	8000d8e <WS2812_Send+0xc2>
		{
			ring1PwmData[indx] = 0;
 8000d64:	4a7b      	ldr	r2, [pc, #492]	; (8000f54 <WS2812_Send+0x288>)
 8000d66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d68:	2100      	movs	r1, #0
 8000d6a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			ring2PwmData[indx] = 0;
 8000d6e:	4a7a      	ldr	r2, [pc, #488]	; (8000f58 <WS2812_Send+0x28c>)
 8000d70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d72:	2100      	movs	r1, #0
 8000d74:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			beltPwmData[indx] = 0;
 8000d78:	4a78      	ldr	r2, [pc, #480]	; (8000f5c <WS2812_Send+0x290>)
 8000d7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			indx++;
 8000d82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d84:	3301      	adds	r3, #1
 8000d86:	647b      	str	r3, [r7, #68]	; 0x44
		for (int i=0; i<50; i++)
 8000d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	633b      	str	r3, [r7, #48]	; 0x30
 8000d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d90:	2b31      	cmp	r3, #49	; 0x31
 8000d92:	dde7      	ble.n	8000d64 <WS2812_Send+0x98>
		}

		HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_2, (uint32_t *)ring1PwmData, indx);
 8000d94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	4a6e      	ldr	r2, [pc, #440]	; (8000f54 <WS2812_Send+0x288>)
 8000d9a:	2104      	movs	r1, #4
 8000d9c:	4870      	ldr	r0, [pc, #448]	; (8000f60 <WS2812_Send+0x294>)
 8000d9e:	f006 f975 	bl	800708c <HAL_TIM_PWM_Start_DMA>
		while (!gv.ring1datasentflag){};
 8000da2:	bf00      	nop
 8000da4:	4b6f      	ldr	r3, [pc, #444]	; (8000f64 <WS2812_Send+0x298>)
 8000da6:	7b5b      	ldrb	r3, [r3, #13]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d0fb      	beq.n	8000da4 <WS2812_Send+0xd8>
		gv.ring1datasentflag = 0;
 8000dac:	4b6d      	ldr	r3, [pc, #436]	; (8000f64 <WS2812_Send+0x298>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	735a      	strb	r2, [r3, #13]

		HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_3, (uint32_t *)ring2PwmData, indx);
 8000db2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000db4:	b29b      	uxth	r3, r3
 8000db6:	4a68      	ldr	r2, [pc, #416]	; (8000f58 <WS2812_Send+0x28c>)
 8000db8:	2108      	movs	r1, #8
 8000dba:	4869      	ldr	r0, [pc, #420]	; (8000f60 <WS2812_Send+0x294>)
 8000dbc:	f006 f966 	bl	800708c <HAL_TIM_PWM_Start_DMA>
		while (!gv.ring2datasentflag){};
 8000dc0:	bf00      	nop
 8000dc2:	4b68      	ldr	r3, [pc, #416]	; (8000f64 <WS2812_Send+0x298>)
 8000dc4:	7b9b      	ldrb	r3, [r3, #14]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d0fb      	beq.n	8000dc2 <WS2812_Send+0xf6>
		gv.ring2datasentflag = 0;
 8000dca:	4b66      	ldr	r3, [pc, #408]	; (8000f64 <WS2812_Send+0x298>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	739a      	strb	r2, [r3, #14]

		HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)beltPwmData, indx);
 8000dd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000dd2:	b29b      	uxth	r3, r3
 8000dd4:	4a61      	ldr	r2, [pc, #388]	; (8000f5c <WS2812_Send+0x290>)
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	4861      	ldr	r0, [pc, #388]	; (8000f60 <WS2812_Send+0x294>)
 8000dda:	f006 f957 	bl	800708c <HAL_TIM_PWM_Start_DMA>
		while (!gv.beltdatasentflag){};
 8000dde:	bf00      	nop
 8000de0:	4b60      	ldr	r3, [pc, #384]	; (8000f64 <WS2812_Send+0x298>)
 8000de2:	7b1b      	ldrb	r3, [r3, #12]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d0fb      	beq.n	8000de0 <WS2812_Send+0x114>
		gv.beltdatasentflag = 0;
 8000de8:	4b5e      	ldr	r3, [pc, #376]	; (8000f64 <WS2812_Send+0x298>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	731a      	strb	r2, [r3, #12]
		break;
 8000dee:	e14a      	b.n	8001086 <WS2812_Send+0x3ba>

	case 1: // ring 1
		for (int i= 0; i<MAX_LED_RING; i++)
 8000df0:	2300      	movs	r3, #0
 8000df2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000df4:	e040      	b.n	8000e78 <WS2812_Send+0x1ac>
		{
			color = ((Ring1_LED_Data[i][0]<<16) | (Ring1_LED_Data[i][1]<<8) | (Ring1_LED_Data[i][2]));
 8000df6:	495c      	ldr	r1, [pc, #368]	; (8000f68 <WS2812_Send+0x29c>)
 8000df8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	005b      	lsls	r3, r3, #1
 8000dfe:	4413      	add	r3, r2
 8000e00:	440b      	add	r3, r1
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	0419      	lsls	r1, r3, #16
 8000e06:	4858      	ldr	r0, [pc, #352]	; (8000f68 <WS2812_Send+0x29c>)
 8000e08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e0a:	4613      	mov	r3, r2
 8000e0c:	005b      	lsls	r3, r3, #1
 8000e0e:	4413      	add	r3, r2
 8000e10:	4403      	add	r3, r0
 8000e12:	3301      	adds	r3, #1
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	021b      	lsls	r3, r3, #8
 8000e18:	4319      	orrs	r1, r3
 8000e1a:	4853      	ldr	r0, [pc, #332]	; (8000f68 <WS2812_Send+0x29c>)
 8000e1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e1e:	4613      	mov	r3, r2
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	4413      	add	r3, r2
 8000e24:	4403      	add	r3, r0
 8000e26:	3302      	adds	r3, #2
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	430b      	orrs	r3, r1
 8000e2c:	60bb      	str	r3, [r7, #8]
			for (int i=23; i>=0; i--)
 8000e2e:	2317      	movs	r3, #23
 8000e30:	62bb      	str	r3, [r7, #40]	; 0x28
 8000e32:	e01b      	b.n	8000e6c <WS2812_Send+0x1a0>
			{
				if (color&(1<<i)) ring1PwmData[indx] = LED_PWM_high;  // 2/3 of period
 8000e34:	2201      	movs	r2, #1
 8000e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e38:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	4013      	ands	r3, r2
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d006      	beq.n	8000e54 <WS2812_Send+0x188>
 8000e46:	4b49      	ldr	r3, [pc, #292]	; (8000f6c <WS2812_Send+0x2a0>)
 8000e48:	8819      	ldrh	r1, [r3, #0]
 8000e4a:	4a42      	ldr	r2, [pc, #264]	; (8000f54 <WS2812_Send+0x288>)
 8000e4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000e4e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000e52:	e005      	b.n	8000e60 <WS2812_Send+0x194>
				else ring1PwmData[indx] = LED_PWM_low;  // 1/3 of period
 8000e54:	4b46      	ldr	r3, [pc, #280]	; (8000f70 <WS2812_Send+0x2a4>)
 8000e56:	8819      	ldrh	r1, [r3, #0]
 8000e58:	4a3e      	ldr	r2, [pc, #248]	; (8000f54 <WS2812_Send+0x288>)
 8000e5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000e5c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				indx++;
 8000e60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000e62:	3301      	adds	r3, #1
 8000e64:	647b      	str	r3, [r7, #68]	; 0x44
			for (int i=23; i>=0; i--)
 8000e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e68:	3b01      	subs	r3, #1
 8000e6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8000e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	dae0      	bge.n	8000e34 <WS2812_Send+0x168>
		for (int i= 0; i<MAX_LED_RING; i++)
 8000e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e74:	3301      	adds	r3, #1
 8000e76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e7a:	2b1d      	cmp	r3, #29
 8000e7c:	ddbb      	ble.n	8000df6 <WS2812_Send+0x12a>
			}
		}
		for (int i=0; i<50; i++)
 8000e7e:	2300      	movs	r3, #0
 8000e80:	627b      	str	r3, [r7, #36]	; 0x24
 8000e82:	e00a      	b.n	8000e9a <WS2812_Send+0x1ce>
		{
			ring1PwmData[indx] = 0;
 8000e84:	4a33      	ldr	r2, [pc, #204]	; (8000f54 <WS2812_Send+0x288>)
 8000e86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000e88:	2100      	movs	r1, #0
 8000e8a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			indx++;
 8000e8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000e90:	3301      	adds	r3, #1
 8000e92:	647b      	str	r3, [r7, #68]	; 0x44
		for (int i=0; i<50; i++)
 8000e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e96:	3301      	adds	r3, #1
 8000e98:	627b      	str	r3, [r7, #36]	; 0x24
 8000e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e9c:	2b31      	cmp	r3, #49	; 0x31
 8000e9e:	ddf1      	ble.n	8000e84 <WS2812_Send+0x1b8>
		}

		HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_2, (uint32_t *)ring1PwmData, indx);
 8000ea0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000ea2:	b29b      	uxth	r3, r3
 8000ea4:	4a2b      	ldr	r2, [pc, #172]	; (8000f54 <WS2812_Send+0x288>)
 8000ea6:	2104      	movs	r1, #4
 8000ea8:	482d      	ldr	r0, [pc, #180]	; (8000f60 <WS2812_Send+0x294>)
 8000eaa:	f006 f8ef 	bl	800708c <HAL_TIM_PWM_Start_DMA>
		while (!gv.ring1datasentflag){};
 8000eae:	bf00      	nop
 8000eb0:	4b2c      	ldr	r3, [pc, #176]	; (8000f64 <WS2812_Send+0x298>)
 8000eb2:	7b5b      	ldrb	r3, [r3, #13]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d0fb      	beq.n	8000eb0 <WS2812_Send+0x1e4>
		gv.ring1datasentflag = 0;
 8000eb8:	4b2a      	ldr	r3, [pc, #168]	; (8000f64 <WS2812_Send+0x298>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	735a      	strb	r2, [r3, #13]

		break;
 8000ebe:	e0e2      	b.n	8001086 <WS2812_Send+0x3ba>

	case 2: // ring 2
	for (int i= 0; i<MAX_LED_RING; i++)
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	623b      	str	r3, [r7, #32]
 8000ec4:	e040      	b.n	8000f48 <WS2812_Send+0x27c>
		{
			color = ((Ring2_LED_Data[i][0]<<16) | (Ring2_LED_Data[i][1]<<8) | (Ring2_LED_Data[i][2]));
 8000ec6:	492b      	ldr	r1, [pc, #172]	; (8000f74 <WS2812_Send+0x2a8>)
 8000ec8:	6a3a      	ldr	r2, [r7, #32]
 8000eca:	4613      	mov	r3, r2
 8000ecc:	005b      	lsls	r3, r3, #1
 8000ece:	4413      	add	r3, r2
 8000ed0:	440b      	add	r3, r1
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	0419      	lsls	r1, r3, #16
 8000ed6:	4827      	ldr	r0, [pc, #156]	; (8000f74 <WS2812_Send+0x2a8>)
 8000ed8:	6a3a      	ldr	r2, [r7, #32]
 8000eda:	4613      	mov	r3, r2
 8000edc:	005b      	lsls	r3, r3, #1
 8000ede:	4413      	add	r3, r2
 8000ee0:	4403      	add	r3, r0
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	021b      	lsls	r3, r3, #8
 8000ee8:	4319      	orrs	r1, r3
 8000eea:	4822      	ldr	r0, [pc, #136]	; (8000f74 <WS2812_Send+0x2a8>)
 8000eec:	6a3a      	ldr	r2, [r7, #32]
 8000eee:	4613      	mov	r3, r2
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	4413      	add	r3, r2
 8000ef4:	4403      	add	r3, r0
 8000ef6:	3302      	adds	r3, #2
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	430b      	orrs	r3, r1
 8000efc:	60bb      	str	r3, [r7, #8]
			for (int i=23; i>=0; i--)
 8000efe:	2317      	movs	r3, #23
 8000f00:	61fb      	str	r3, [r7, #28]
 8000f02:	e01b      	b.n	8000f3c <WS2812_Send+0x270>
			{
				if (color&(1<<i)) ring2PwmData[indx] = LED_PWM_high;  // 2/3 of period
 8000f04:	2201      	movs	r2, #1
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	4013      	ands	r3, r2
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d006      	beq.n	8000f24 <WS2812_Send+0x258>
 8000f16:	4b15      	ldr	r3, [pc, #84]	; (8000f6c <WS2812_Send+0x2a0>)
 8000f18:	8819      	ldrh	r1, [r3, #0]
 8000f1a:	4a0f      	ldr	r2, [pc, #60]	; (8000f58 <WS2812_Send+0x28c>)
 8000f1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f1e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000f22:	e005      	b.n	8000f30 <WS2812_Send+0x264>
				else ring2PwmData[indx] = LED_PWM_low;  // 1/3 of period
 8000f24:	4b12      	ldr	r3, [pc, #72]	; (8000f70 <WS2812_Send+0x2a4>)
 8000f26:	8819      	ldrh	r1, [r3, #0]
 8000f28:	4a0b      	ldr	r2, [pc, #44]	; (8000f58 <WS2812_Send+0x28c>)
 8000f2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f2c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				indx++;
 8000f30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f32:	3301      	adds	r3, #1
 8000f34:	647b      	str	r3, [r7, #68]	; 0x44
			for (int i=23; i>=0; i--)
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	3b01      	subs	r3, #1
 8000f3a:	61fb      	str	r3, [r7, #28]
 8000f3c:	69fb      	ldr	r3, [r7, #28]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	dae0      	bge.n	8000f04 <WS2812_Send+0x238>
	for (int i= 0; i<MAX_LED_RING; i++)
 8000f42:	6a3b      	ldr	r3, [r7, #32]
 8000f44:	3301      	adds	r3, #1
 8000f46:	623b      	str	r3, [r7, #32]
 8000f48:	6a3b      	ldr	r3, [r7, #32]
 8000f4a:	2b1d      	cmp	r3, #29
 8000f4c:	ddbb      	ble.n	8000ec6 <WS2812_Send+0x1fa>
			}
		}
		for (int i=0; i<50; i++)
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61bb      	str	r3, [r7, #24]
 8000f52:	e01c      	b.n	8000f8e <WS2812_Send+0x2c2>
 8000f54:	20001b08 	.word	0x20001b08
 8000f58:	2000210c 	.word	0x2000210c
 8000f5c:	20000424 	.word	0x20000424
 8000f60:	20002e50 	.word	0x20002e50
 8000f64:	200001f0 	.word	0x200001f0
 8000f68:	2000036c 	.word	0x2000036c
 8000f6c:	200029ee 	.word	0x200029ee
 8000f70:	200029ec 	.word	0x200029ec
 8000f74:	200003c8 	.word	0x200003c8
		{
			ring2PwmData[indx] = 0;
 8000f78:	4a45      	ldr	r2, [pc, #276]	; (8001090 <WS2812_Send+0x3c4>)
 8000f7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			indx++;
 8000f82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f84:	3301      	adds	r3, #1
 8000f86:	647b      	str	r3, [r7, #68]	; 0x44
		for (int i=0; i<50; i++)
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	61bb      	str	r3, [r7, #24]
 8000f8e:	69bb      	ldr	r3, [r7, #24]
 8000f90:	2b31      	cmp	r3, #49	; 0x31
 8000f92:	ddf1      	ble.n	8000f78 <WS2812_Send+0x2ac>
		}

		HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_3, (uint32_t *)ring2PwmData, indx);
 8000f94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	4a3d      	ldr	r2, [pc, #244]	; (8001090 <WS2812_Send+0x3c4>)
 8000f9a:	2108      	movs	r1, #8
 8000f9c:	483d      	ldr	r0, [pc, #244]	; (8001094 <WS2812_Send+0x3c8>)
 8000f9e:	f006 f875 	bl	800708c <HAL_TIM_PWM_Start_DMA>
		while (!gv.ring2datasentflag){};
 8000fa2:	bf00      	nop
 8000fa4:	4b3c      	ldr	r3, [pc, #240]	; (8001098 <WS2812_Send+0x3cc>)
 8000fa6:	7b9b      	ldrb	r3, [r3, #14]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d0fb      	beq.n	8000fa4 <WS2812_Send+0x2d8>
		gv.ring2datasentflag = 0;
 8000fac:	4b3a      	ldr	r3, [pc, #232]	; (8001098 <WS2812_Send+0x3cc>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	739a      	strb	r2, [r3, #14]
		break;
 8000fb2:	e068      	b.n	8001086 <WS2812_Send+0x3ba>

	case 3: // Belt
		for (int i= 0; i<MAX_LED_BELT; i++)
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]
 8000fb8:	e040      	b.n	800103c <WS2812_Send+0x370>
		{
			color = ((Belt_LED_Data[i][0]<<16) | (Belt_LED_Data[i][1]<<8) | (Belt_LED_Data[i][2]));
 8000fba:	4938      	ldr	r1, [pc, #224]	; (800109c <WS2812_Send+0x3d0>)
 8000fbc:	697a      	ldr	r2, [r7, #20]
 8000fbe:	4613      	mov	r3, r2
 8000fc0:	005b      	lsls	r3, r3, #1
 8000fc2:	4413      	add	r3, r2
 8000fc4:	440b      	add	r3, r1
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	0419      	lsls	r1, r3, #16
 8000fca:	4834      	ldr	r0, [pc, #208]	; (800109c <WS2812_Send+0x3d0>)
 8000fcc:	697a      	ldr	r2, [r7, #20]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	4413      	add	r3, r2
 8000fd4:	4403      	add	r3, r0
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	021b      	lsls	r3, r3, #8
 8000fdc:	4319      	orrs	r1, r3
 8000fde:	482f      	ldr	r0, [pc, #188]	; (800109c <WS2812_Send+0x3d0>)
 8000fe0:	697a      	ldr	r2, [r7, #20]
 8000fe2:	4613      	mov	r3, r2
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	4413      	add	r3, r2
 8000fe8:	4403      	add	r3, r0
 8000fea:	3302      	adds	r3, #2
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	430b      	orrs	r3, r1
 8000ff0:	60bb      	str	r3, [r7, #8]
			for (int i=23; i>=0; i--)
 8000ff2:	2317      	movs	r3, #23
 8000ff4:	613b      	str	r3, [r7, #16]
 8000ff6:	e01b      	b.n	8001030 <WS2812_Send+0x364>
			{
				if (color&(1<<i)) beltPwmData[indx] = LED_PWM_high;  // 2/3 of period
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	461a      	mov	r2, r3
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	4013      	ands	r3, r2
 8001006:	2b00      	cmp	r3, #0
 8001008:	d006      	beq.n	8001018 <WS2812_Send+0x34c>
 800100a:	4b25      	ldr	r3, [pc, #148]	; (80010a0 <WS2812_Send+0x3d4>)
 800100c:	8819      	ldrh	r1, [r3, #0]
 800100e:	4a25      	ldr	r2, [pc, #148]	; (80010a4 <WS2812_Send+0x3d8>)
 8001010:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001012:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001016:	e005      	b.n	8001024 <WS2812_Send+0x358>
				else beltPwmData[indx] = LED_PWM_low;  // 1/3 of period
 8001018:	4b23      	ldr	r3, [pc, #140]	; (80010a8 <WS2812_Send+0x3dc>)
 800101a:	8819      	ldrh	r1, [r3, #0]
 800101c:	4a21      	ldr	r2, [pc, #132]	; (80010a4 <WS2812_Send+0x3d8>)
 800101e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001020:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				indx++;
 8001024:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001026:	3301      	adds	r3, #1
 8001028:	647b      	str	r3, [r7, #68]	; 0x44
			for (int i=23; i>=0; i--)
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	3b01      	subs	r3, #1
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	2b00      	cmp	r3, #0
 8001034:	dae0      	bge.n	8000ff8 <WS2812_Send+0x32c>
		for (int i= 0; i<MAX_LED_BELT; i++)
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	3301      	adds	r3, #1
 800103a:	617b      	str	r3, [r7, #20]
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	2b77      	cmp	r3, #119	; 0x77
 8001040:	ddbb      	ble.n	8000fba <WS2812_Send+0x2ee>
			}
		}
		for (int i=0; i<50; i++)
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	e00a      	b.n	800105e <WS2812_Send+0x392>
		{
			beltPwmData[indx] = 0;
 8001048:	4a16      	ldr	r2, [pc, #88]	; (80010a4 <WS2812_Send+0x3d8>)
 800104a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800104c:	2100      	movs	r1, #0
 800104e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			indx++;
 8001052:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001054:	3301      	adds	r3, #1
 8001056:	647b      	str	r3, [r7, #68]	; 0x44
		for (int i=0; i<50; i++)
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	3301      	adds	r3, #1
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	2b31      	cmp	r3, #49	; 0x31
 8001062:	ddf1      	ble.n	8001048 <WS2812_Send+0x37c>
		}
		HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)beltPwmData, indx);
 8001064:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001066:	b29b      	uxth	r3, r3
 8001068:	4a0e      	ldr	r2, [pc, #56]	; (80010a4 <WS2812_Send+0x3d8>)
 800106a:	2100      	movs	r1, #0
 800106c:	4809      	ldr	r0, [pc, #36]	; (8001094 <WS2812_Send+0x3c8>)
 800106e:	f006 f80d 	bl	800708c <HAL_TIM_PWM_Start_DMA>
		while (!gv.beltdatasentflag){};
 8001072:	bf00      	nop
 8001074:	4b08      	ldr	r3, [pc, #32]	; (8001098 <WS2812_Send+0x3cc>)
 8001076:	7b1b      	ldrb	r3, [r3, #12]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d0fb      	beq.n	8001074 <WS2812_Send+0x3a8>
		gv.beltdatasentflag = 0;
 800107c:	4b06      	ldr	r3, [pc, #24]	; (8001098 <WS2812_Send+0x3cc>)
 800107e:	2200      	movs	r2, #0
 8001080:	731a      	strb	r2, [r3, #12]
		break;
 8001082:	e000      	b.n	8001086 <WS2812_Send+0x3ba>
	default : break;
 8001084:	bf00      	nop
	}


}
 8001086:	bf00      	nop
 8001088:	3748      	adds	r7, #72	; 0x48
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	2000210c 	.word	0x2000210c
 8001094:	20002e50 	.word	0x20002e50
 8001098:	200001f0 	.word	0x200001f0
 800109c:	20000204 	.word	0x20000204
 80010a0:	200029ee 	.word	0x200029ee
 80010a4:	20000424 	.word	0x20000424
 80010a8:	200029ec 	.word	0x200029ec

080010ac <Belt_Reset_LED>:


void Belt_Reset_LED (void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
	for (int i=0; i<MAX_LED_BELT; i++)
 80010b2:	2300      	movs	r3, #0
 80010b4:	607b      	str	r3, [r7, #4]
 80010b6:	e01c      	b.n	80010f2 <Belt_Reset_LED+0x46>
	{
		Belt_LED_Data[i][0] = 0;
 80010b8:	4913      	ldr	r1, [pc, #76]	; (8001108 <Belt_Reset_LED+0x5c>)
 80010ba:	687a      	ldr	r2, [r7, #4]
 80010bc:	4613      	mov	r3, r2
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	4413      	add	r3, r2
 80010c2:	440b      	add	r3, r1
 80010c4:	2200      	movs	r2, #0
 80010c6:	701a      	strb	r2, [r3, #0]
		Belt_LED_Data[i][1] = 0;
 80010c8:	490f      	ldr	r1, [pc, #60]	; (8001108 <Belt_Reset_LED+0x5c>)
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	4613      	mov	r3, r2
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	4413      	add	r3, r2
 80010d2:	440b      	add	r3, r1
 80010d4:	3301      	adds	r3, #1
 80010d6:	2200      	movs	r2, #0
 80010d8:	701a      	strb	r2, [r3, #0]
		Belt_LED_Data[i][2] = 0;
 80010da:	490b      	ldr	r1, [pc, #44]	; (8001108 <Belt_Reset_LED+0x5c>)
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	4613      	mov	r3, r2
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	4413      	add	r3, r2
 80010e4:	440b      	add	r3, r1
 80010e6:	3302      	adds	r3, #2
 80010e8:	2200      	movs	r2, #0
 80010ea:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<MAX_LED_BELT; i++)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	3301      	adds	r3, #1
 80010f0:	607b      	str	r3, [r7, #4]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b77      	cmp	r3, #119	; 0x77
 80010f6:	dddf      	ble.n	80010b8 <Belt_Reset_LED+0xc>
	}
}
 80010f8:	bf00      	nop
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	20000204 	.word	0x20000204

0800110c <Belt_Allset_LED>:

void Belt_Allset_LED (color _color)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
	for (int i=0; i<MAX_LED_BELT; i++)
 8001114:	2300      	movs	r3, #0
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	e007      	b.n	800112a <Belt_Allset_LED+0x1e>
	{
		Set_LED (i, LED_BELT, _color);
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	2103      	movs	r1, #3
 800111e:	68f8      	ldr	r0, [r7, #12]
 8001120:	f7ff fd5a 	bl	8000bd8 <Set_LED>
	for (int i=0; i<MAX_LED_BELT; i++)
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	3301      	adds	r3, #1
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	2b77      	cmp	r3, #119	; 0x77
 800112e:	ddf4      	ble.n	800111a <Belt_Allset_LED+0xe>
	}
}
 8001130:	bf00      	nop
 8001132:	bf00      	nop
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
	...

0800113c <Ring1_Reset_LED>:

void Ring1_Reset_LED (void)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
	for (int i=0; i<MAX_LED_RING; i++)
 8001142:	2300      	movs	r3, #0
 8001144:	607b      	str	r3, [r7, #4]
 8001146:	e01c      	b.n	8001182 <Ring1_Reset_LED+0x46>
	{
		Ring1_LED_Data[i][0] = 0;
 8001148:	4913      	ldr	r1, [pc, #76]	; (8001198 <Ring1_Reset_LED+0x5c>)
 800114a:	687a      	ldr	r2, [r7, #4]
 800114c:	4613      	mov	r3, r2
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	4413      	add	r3, r2
 8001152:	440b      	add	r3, r1
 8001154:	2200      	movs	r2, #0
 8001156:	701a      	strb	r2, [r3, #0]
		Ring1_LED_Data[i][1] = 0;
 8001158:	490f      	ldr	r1, [pc, #60]	; (8001198 <Ring1_Reset_LED+0x5c>)
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	4613      	mov	r3, r2
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	4413      	add	r3, r2
 8001162:	440b      	add	r3, r1
 8001164:	3301      	adds	r3, #1
 8001166:	2200      	movs	r2, #0
 8001168:	701a      	strb	r2, [r3, #0]
		Ring1_LED_Data[i][2] = 0;
 800116a:	490b      	ldr	r1, [pc, #44]	; (8001198 <Ring1_Reset_LED+0x5c>)
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	4613      	mov	r3, r2
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	4413      	add	r3, r2
 8001174:	440b      	add	r3, r1
 8001176:	3302      	adds	r3, #2
 8001178:	2200      	movs	r2, #0
 800117a:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<MAX_LED_RING; i++)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	3301      	adds	r3, #1
 8001180:	607b      	str	r3, [r7, #4]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2b1d      	cmp	r3, #29
 8001186:	dddf      	ble.n	8001148 <Ring1_Reset_LED+0xc>
	}
}
 8001188:	bf00      	nop
 800118a:	bf00      	nop
 800118c:	370c      	adds	r7, #12
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	2000036c 	.word	0x2000036c

0800119c <Ring2_Reset_LED>:

void Ring2_Reset_LED (void)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
	for (int i=0; i<MAX_LED_RING; i++)
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	e01c      	b.n	80011e2 <Ring2_Reset_LED+0x46>
	{
		Ring2_LED_Data[i][0] = 0;
 80011a8:	4913      	ldr	r1, [pc, #76]	; (80011f8 <Ring2_Reset_LED+0x5c>)
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	4613      	mov	r3, r2
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	4413      	add	r3, r2
 80011b2:	440b      	add	r3, r1
 80011b4:	2200      	movs	r2, #0
 80011b6:	701a      	strb	r2, [r3, #0]
		Ring2_LED_Data[i][1] = 0;
 80011b8:	490f      	ldr	r1, [pc, #60]	; (80011f8 <Ring2_Reset_LED+0x5c>)
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	4613      	mov	r3, r2
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	4413      	add	r3, r2
 80011c2:	440b      	add	r3, r1
 80011c4:	3301      	adds	r3, #1
 80011c6:	2200      	movs	r2, #0
 80011c8:	701a      	strb	r2, [r3, #0]
		Ring2_LED_Data[i][2] = 0;
 80011ca:	490b      	ldr	r1, [pc, #44]	; (80011f8 <Ring2_Reset_LED+0x5c>)
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	4613      	mov	r3, r2
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	4413      	add	r3, r2
 80011d4:	440b      	add	r3, r1
 80011d6:	3302      	adds	r3, #2
 80011d8:	2200      	movs	r2, #0
 80011da:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<MAX_LED_RING; i++)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	3301      	adds	r3, #1
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2b1d      	cmp	r3, #29
 80011e6:	dddf      	ble.n	80011a8 <Ring2_Reset_LED+0xc>
	}
}
 80011e8:	bf00      	nop
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	200003c8 	.word	0x200003c8

080011fc <Belt_Rotate_Init>:

void Belt_Rotate_Init(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_LED_BELT; i += 10)
 8001202:	2300      	movs	r3, #0
 8001204:	607b      	str	r3, [r7, #4]
 8001206:	e03d      	b.n	8001284 <Belt_Rotate_Init+0x88>
	{
		Belt_LED_rotateData[i] = 50;
 8001208:	4a23      	ldr	r2, [pc, #140]	; (8001298 <Belt_Rotate_Init+0x9c>)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2132      	movs	r1, #50	; 0x32
 800120e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Belt_LED_rotateData[i+1] = 50;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	3301      	adds	r3, #1
 8001216:	4a20      	ldr	r2, [pc, #128]	; (8001298 <Belt_Rotate_Init+0x9c>)
 8001218:	2132      	movs	r1, #50	; 0x32
 800121a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Belt_LED_rotateData[i+2] = 50;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	3302      	adds	r3, #2
 8001222:	4a1d      	ldr	r2, [pc, #116]	; (8001298 <Belt_Rotate_Init+0x9c>)
 8001224:	2132      	movs	r1, #50	; 0x32
 8001226:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Belt_LED_rotateData[i+3] = 50;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	3303      	adds	r3, #3
 800122e:	4a1a      	ldr	r2, [pc, #104]	; (8001298 <Belt_Rotate_Init+0x9c>)
 8001230:	2132      	movs	r1, #50	; 0x32
 8001232:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Belt_LED_rotateData[i+4] = 50;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	3304      	adds	r3, #4
 800123a:	4a17      	ldr	r2, [pc, #92]	; (8001298 <Belt_Rotate_Init+0x9c>)
 800123c:	2132      	movs	r1, #50	; 0x32
 800123e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Belt_LED_rotateData[i+5] = 0;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	3305      	adds	r3, #5
 8001246:	4a14      	ldr	r2, [pc, #80]	; (8001298 <Belt_Rotate_Init+0x9c>)
 8001248:	2100      	movs	r1, #0
 800124a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Belt_LED_rotateData[i+6] = 0;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	3306      	adds	r3, #6
 8001252:	4a11      	ldr	r2, [pc, #68]	; (8001298 <Belt_Rotate_Init+0x9c>)
 8001254:	2100      	movs	r1, #0
 8001256:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Belt_LED_rotateData[i+7] = 0;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	3307      	adds	r3, #7
 800125e:	4a0e      	ldr	r2, [pc, #56]	; (8001298 <Belt_Rotate_Init+0x9c>)
 8001260:	2100      	movs	r1, #0
 8001262:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Belt_LED_rotateData[i+8] = 0;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	3308      	adds	r3, #8
 800126a:	4a0b      	ldr	r2, [pc, #44]	; (8001298 <Belt_Rotate_Init+0x9c>)
 800126c:	2100      	movs	r1, #0
 800126e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Belt_LED_rotateData[i+9] = 0;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	3309      	adds	r3, #9
 8001276:	4a08      	ldr	r2, [pc, #32]	; (8001298 <Belt_Rotate_Init+0x9c>)
 8001278:	2100      	movs	r1, #0
 800127a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < MAX_LED_BELT; i += 10)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	330a      	adds	r3, #10
 8001282:	607b      	str	r3, [r7, #4]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b77      	cmp	r3, #119	; 0x77
 8001288:	ddbe      	ble.n	8001208 <Belt_Rotate_Init+0xc>
	}
}
 800128a:	bf00      	nop
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	20002710 	.word	0x20002710

0800129c <Ring_Rotate_Init>:

void Ring_Rotate_Init(void)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_LED_RING; i += 5)
 80012a2:	2300      	movs	r3, #0
 80012a4:	607b      	str	r3, [r7, #4]
 80012a6:	e03c      	b.n	8001322 <Ring_Rotate_Init+0x86>
	{
		Ring1_LED_rotateData[i] = 50;
 80012a8:	4a23      	ldr	r2, [pc, #140]	; (8001338 <Ring_Rotate_Init+0x9c>)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2132      	movs	r1, #50	; 0x32
 80012ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Ring1_LED_rotateData[i+1] = 50;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	3301      	adds	r3, #1
 80012b6:	4a20      	ldr	r2, [pc, #128]	; (8001338 <Ring_Rotate_Init+0x9c>)
 80012b8:	2132      	movs	r1, #50	; 0x32
 80012ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Ring1_LED_rotateData[i+2] = 50;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	3302      	adds	r3, #2
 80012c2:	4a1d      	ldr	r2, [pc, #116]	; (8001338 <Ring_Rotate_Init+0x9c>)
 80012c4:	2132      	movs	r1, #50	; 0x32
 80012c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Ring1_LED_rotateData[i+3] = 0;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	3303      	adds	r3, #3
 80012ce:	4a1a      	ldr	r2, [pc, #104]	; (8001338 <Ring_Rotate_Init+0x9c>)
 80012d0:	2100      	movs	r1, #0
 80012d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Ring1_LED_rotateData[i+4] = 0;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	3304      	adds	r3, #4
 80012da:	4a17      	ldr	r2, [pc, #92]	; (8001338 <Ring_Rotate_Init+0x9c>)
 80012dc:	2100      	movs	r1, #0
 80012de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		Ring2_LED_rotateData[i] = 50;
 80012e2:	4a16      	ldr	r2, [pc, #88]	; (800133c <Ring_Rotate_Init+0xa0>)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2132      	movs	r1, #50	; 0x32
 80012e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Ring2_LED_rotateData[i+1] = 50;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	3301      	adds	r3, #1
 80012f0:	4a12      	ldr	r2, [pc, #72]	; (800133c <Ring_Rotate_Init+0xa0>)
 80012f2:	2132      	movs	r1, #50	; 0x32
 80012f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Ring2_LED_rotateData[i+2] = 50;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	3302      	adds	r3, #2
 80012fc:	4a0f      	ldr	r2, [pc, #60]	; (800133c <Ring_Rotate_Init+0xa0>)
 80012fe:	2132      	movs	r1, #50	; 0x32
 8001300:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Ring2_LED_rotateData[i+3] = 0;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	3303      	adds	r3, #3
 8001308:	4a0c      	ldr	r2, [pc, #48]	; (800133c <Ring_Rotate_Init+0xa0>)
 800130a:	2100      	movs	r1, #0
 800130c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Ring2_LED_rotateData[i+4] = 0;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3304      	adds	r3, #4
 8001314:	4a09      	ldr	r2, [pc, #36]	; (800133c <Ring_Rotate_Init+0xa0>)
 8001316:	2100      	movs	r1, #0
 8001318:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < MAX_LED_RING; i += 5)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3305      	adds	r3, #5
 8001320:	607b      	str	r3, [r7, #4]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2b1d      	cmp	r3, #29
 8001326:	ddbf      	ble.n	80012a8 <Ring_Rotate_Init+0xc>

	}
}
 8001328:	bf00      	nop
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	200028f4 	.word	0x200028f4
 800133c:	20002970 	.word	0x20002970

08001340 <Belt_Toggle_LED>:

static uint8_t beltToggle;
void Belt_Toggle_LED (color _color)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
	if(beltToggle == 0)
 8001348:	4b09      	ldr	r3, [pc, #36]	; (8001370 <Belt_Toggle_LED+0x30>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d105      	bne.n	800135c <Belt_Toggle_LED+0x1c>
	{
		Belt_Reset_LED();
 8001350:	f7ff feac 	bl	80010ac <Belt_Reset_LED>
		beltToggle = 1;
 8001354:	4b06      	ldr	r3, [pc, #24]	; (8001370 <Belt_Toggle_LED+0x30>)
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
	else
	{
		Belt_Allset_LED (_color);
		beltToggle = 0;
	}
}
 800135a:	e005      	b.n	8001368 <Belt_Toggle_LED+0x28>
		Belt_Allset_LED (_color);
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f7ff fed5 	bl	800110c <Belt_Allset_LED>
		beltToggle = 0;
 8001362:	4b03      	ldr	r3, [pc, #12]	; (8001370 <Belt_Toggle_LED+0x30>)
 8001364:	2200      	movs	r2, #0
 8001366:	701a      	strb	r2, [r3, #0]
}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	200029f0 	.word	0x200029f0

08001374 <Set_LED_violet>:

void Set_LED_violet(uint8_t lednumber ,uint8_t led, uint8_t brightness)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
 800137e:	460b      	mov	r3, r1
 8001380:	71bb      	strb	r3, [r7, #6]
 8001382:	4613      	mov	r3, r2
 8001384:	717b      	strb	r3, [r7, #5]
	color SetColor;
	SetColor.Red = brightness;
 8001386:	797b      	ldrb	r3, [r7, #5]
 8001388:	733b      	strb	r3, [r7, #12]
	SetColor.Green = 0;
 800138a:	2300      	movs	r3, #0
 800138c:	737b      	strb	r3, [r7, #13]
	SetColor.Blue = brightness;
 800138e:	797b      	ldrb	r3, [r7, #5]
 8001390:	73bb      	strb	r3, [r7, #14]

	Set_LED(lednumber,led,SetColor);
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	79b9      	ldrb	r1, [r7, #6]
 8001396:	68fa      	ldr	r2, [r7, #12]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff fc1d 	bl	8000bd8 <Set_LED>
}
 800139e:	bf00      	nop
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
	...

080013a8 <Set_LED_red>:
	SetColor.Green = brightness;
	SetColor.Blue = 0;
	Set_LED(lednumber,led,SetColor);
}
void Set_LED_red(uint8_t lednumber ,uint8_t led, uint8_t brightness)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
 80013b2:	460b      	mov	r3, r1
 80013b4:	71bb      	strb	r3, [r7, #6]
 80013b6:	4613      	mov	r3, r2
 80013b8:	717b      	strb	r3, [r7, #5]
	color SetColor;
	SetColor.Red = brightness;
 80013ba:	797b      	ldrb	r3, [r7, #5]
 80013bc:	733b      	strb	r3, [r7, #12]
	SetColor.Green = brightness*0.2;
 80013be:	797b      	ldrb	r3, [r7, #5]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff f9d1 	bl	8000768 <__aeabi_i2d>
 80013c6:	a30e      	add	r3, pc, #56	; (adr r3, 8001400 <Set_LED_red+0x58>)
 80013c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013cc:	f7fe ff50 	bl	8000270 <__aeabi_dmul>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	4610      	mov	r0, r2
 80013d6:	4619      	mov	r1, r3
 80013d8:	f7ff fa30 	bl	800083c <__aeabi_d2uiz>
 80013dc:	4603      	mov	r3, r0
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	737b      	strb	r3, [r7, #13]
	SetColor.Blue = 0;
 80013e2:	2300      	movs	r3, #0
 80013e4:	73bb      	strb	r3, [r7, #14]
	Set_LED(lednumber,led,SetColor);
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	79b9      	ldrb	r1, [r7, #6]
 80013ea:	68fa      	ldr	r2, [r7, #12]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff fbf3 	bl	8000bd8 <Set_LED>
}
 80013f2:	bf00      	nop
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	f3af 8000 	nop.w
 8001400:	9999999a 	.word	0x9999999a
 8001404:	3fc99999 	.word	0x3fc99999

08001408 <Set_LED_yellow>:
void Set_LED_yellow(uint8_t lednumber ,uint8_t led, uint8_t brightness)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
 8001412:	460b      	mov	r3, r1
 8001414:	71bb      	strb	r3, [r7, #6]
 8001416:	4613      	mov	r3, r2
 8001418:	717b      	strb	r3, [r7, #5]
	color SetColor;
	SetColor.Red = brightness;
 800141a:	797b      	ldrb	r3, [r7, #5]
 800141c:	733b      	strb	r3, [r7, #12]
	SetColor.Green = brightness*0.5;
 800141e:	797b      	ldrb	r3, [r7, #5]
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff f9a1 	bl	8000768 <__aeabi_i2d>
 8001426:	f04f 0200 	mov.w	r2, #0
 800142a:	4b0c      	ldr	r3, [pc, #48]	; (800145c <Set_LED_yellow+0x54>)
 800142c:	f7fe ff20 	bl	8000270 <__aeabi_dmul>
 8001430:	4602      	mov	r2, r0
 8001432:	460b      	mov	r3, r1
 8001434:	4610      	mov	r0, r2
 8001436:	4619      	mov	r1, r3
 8001438:	f7ff fa00 	bl	800083c <__aeabi_d2uiz>
 800143c:	4603      	mov	r3, r0
 800143e:	b2db      	uxtb	r3, r3
 8001440:	737b      	strb	r3, [r7, #13]
	SetColor.Blue = 0;
 8001442:	2300      	movs	r3, #0
 8001444:	73bb      	strb	r3, [r7, #14]
	Set_LED(lednumber,led,SetColor);
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	79b9      	ldrb	r1, [r7, #6]
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff fbc3 	bl	8000bd8 <Set_LED>
}
 8001452:	bf00      	nop
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	3fe00000 	.word	0x3fe00000

08001460 <Set_LED_white>:
void Set_LED_white(uint8_t lednumber ,uint8_t led, uint8_t brightness)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	71fb      	strb	r3, [r7, #7]
 800146a:	460b      	mov	r3, r1
 800146c:	71bb      	strb	r3, [r7, #6]
 800146e:	4613      	mov	r3, r2
 8001470:	717b      	strb	r3, [r7, #5]
	color SetColor;
	SetColor.Red = brightness;
 8001472:	797b      	ldrb	r3, [r7, #5]
 8001474:	733b      	strb	r3, [r7, #12]
	SetColor.Green = brightness*0.8;
 8001476:	797b      	ldrb	r3, [r7, #5]
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff f975 	bl	8000768 <__aeabi_i2d>
 800147e:	a316      	add	r3, pc, #88	; (adr r3, 80014d8 <Set_LED_white+0x78>)
 8001480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001484:	f7fe fef4 	bl	8000270 <__aeabi_dmul>
 8001488:	4602      	mov	r2, r0
 800148a:	460b      	mov	r3, r1
 800148c:	4610      	mov	r0, r2
 800148e:	4619      	mov	r1, r3
 8001490:	f7ff f9d4 	bl	800083c <__aeabi_d2uiz>
 8001494:	4603      	mov	r3, r0
 8001496:	b2db      	uxtb	r3, r3
 8001498:	737b      	strb	r3, [r7, #13]
	SetColor.Blue = brightness*0.6;
 800149a:	797b      	ldrb	r3, [r7, #5]
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff f963 	bl	8000768 <__aeabi_i2d>
 80014a2:	a30f      	add	r3, pc, #60	; (adr r3, 80014e0 <Set_LED_white+0x80>)
 80014a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a8:	f7fe fee2 	bl	8000270 <__aeabi_dmul>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	4610      	mov	r0, r2
 80014b2:	4619      	mov	r1, r3
 80014b4:	f7ff f9c2 	bl	800083c <__aeabi_d2uiz>
 80014b8:	4603      	mov	r3, r0
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	73bb      	strb	r3, [r7, #14]

	Set_LED(lednumber,led,SetColor);
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	79b9      	ldrb	r1, [r7, #6]
 80014c2:	68fa      	ldr	r2, [r7, #12]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fb87 	bl	8000bd8 <Set_LED>
}
 80014ca:	bf00      	nop
 80014cc:	3710      	adds	r7, #16
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	f3af 8000 	nop.w
 80014d8:	9999999a 	.word	0x9999999a
 80014dc:	3fe99999 	.word	0x3fe99999
 80014e0:	33333333 	.word	0x33333333
 80014e4:	3fe33333 	.word	0x3fe33333

080014e8 <GetColorCode>:
	SetColor.Blue = 0;
	Set_LED(lednumber,led,SetColor);
}

color GetColorCode(uint8_t colorselect)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4603      	mov	r3, r0
 80014f0:	71fb      	strb	r3, [r7, #7]
	color code = {0,0,0};
 80014f2:	2300      	movs	r3, #0
 80014f4:	723b      	strb	r3, [r7, #8]
 80014f6:	2300      	movs	r3, #0
 80014f8:	727b      	strb	r3, [r7, #9]
 80014fa:	2300      	movs	r3, #0
 80014fc:	72bb      	strb	r3, [r7, #10]
	switch (colorselect)
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	3b02      	subs	r3, #2
 8001502:	2b05      	cmp	r3, #5
 8001504:	d838      	bhi.n	8001578 <GetColorCode+0x90>
 8001506:	a201      	add	r2, pc, #4	; (adr r2, 800150c <GetColorCode+0x24>)
 8001508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800150c:	0800156b 	.word	0x0800156b
 8001510:	0800154f 	.word	0x0800154f
 8001514:	08001525 	.word	0x08001525
 8001518:	08001533 	.word	0x08001533
 800151c:	08001541 	.word	0x08001541
 8001520:	0800155d 	.word	0x0800155d
	{
	case COLORRED:
		code.Red = 150;
 8001524:	2396      	movs	r3, #150	; 0x96
 8001526:	723b      	strb	r3, [r7, #8]
		code.Green = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	727b      	strb	r3, [r7, #9]
		code.Blue = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	72bb      	strb	r3, [r7, #10]
		break;
 8001530:	e029      	b.n	8001586 <GetColorCode+0x9e>

	case COLORSKYBLUE:
		code.Red = 20;
 8001532:	2314      	movs	r3, #20
 8001534:	723b      	strb	r3, [r7, #8]
		code.Green = 70;
 8001536:	2346      	movs	r3, #70	; 0x46
 8001538:	727b      	strb	r3, [r7, #9]
		code.Blue = 70;
 800153a:	2346      	movs	r3, #70	; 0x46
 800153c:	72bb      	strb	r3, [r7, #10]
		break;
 800153e:	e022      	b.n	8001586 <GetColorCode+0x9e>

	case COLORVIOLET:
		code.Red = 75;
 8001540:	234b      	movs	r3, #75	; 0x4b
 8001542:	723b      	strb	r3, [r7, #8]
		code.Green = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	727b      	strb	r3, [r7, #9]
		code.Blue = 75;
 8001548:	234b      	movs	r3, #75	; 0x4b
 800154a:	72bb      	strb	r3, [r7, #10]
		break;
 800154c:	e01b      	b.n	8001586 <GetColorCode+0x9e>

	case COLORORANGE:
		code.Red = 130;
 800154e:	2382      	movs	r3, #130	; 0x82
 8001550:	723b      	strb	r3, [r7, #8]
		code.Green = 20;
 8001552:	2314      	movs	r3, #20
 8001554:	727b      	strb	r3, [r7, #9]
		code.Blue = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	72bb      	strb	r3, [r7, #10]
		break;
 800155a:	e014      	b.n	8001586 <GetColorCode+0x9e>

	case COLORGREEN:
		code.Red = 0;
 800155c:	2300      	movs	r3, #0
 800155e:	723b      	strb	r3, [r7, #8]
		code.Green = 150;
 8001560:	2396      	movs	r3, #150	; 0x96
 8001562:	727b      	strb	r3, [r7, #9]
		code.Blue = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	72bb      	strb	r3, [r7, #10]
		break;
 8001568:	e00d      	b.n	8001586 <GetColorCode+0x9e>

	case COLOROFF:
		code.Red = 0;
 800156a:	2300      	movs	r3, #0
 800156c:	723b      	strb	r3, [r7, #8]
		code.Green = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	727b      	strb	r3, [r7, #9]
		code.Blue = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	72bb      	strb	r3, [r7, #10]
		break;
 8001576:	e006      	b.n	8001586 <GetColorCode+0x9e>

	default: // COLORORANGE
		code.Red = 130;
 8001578:	2382      	movs	r3, #130	; 0x82
 800157a:	723b      	strb	r3, [r7, #8]
		code.Green = 20;
 800157c:	2314      	movs	r3, #20
 800157e:	727b      	strb	r3, [r7, #9]
		code.Blue = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	72bb      	strb	r3, [r7, #10]
		break;
 8001584:	bf00      	nop

	}

	return code;
 8001586:	f107 030c 	add.w	r3, r7, #12
 800158a:	f107 0208 	add.w	r2, r7, #8
 800158e:	6812      	ldr	r2, [r2, #0]
 8001590:	4611      	mov	r1, r2
 8001592:	8019      	strh	r1, [r3, #0]
 8001594:	3302      	adds	r3, #2
 8001596:	0c12      	lsrs	r2, r2, #16
 8001598:	701a      	strb	r2, [r3, #0]
 800159a:	2300      	movs	r3, #0
 800159c:	7b3a      	ldrb	r2, [r7, #12]
 800159e:	f362 0307 	bfi	r3, r2, #0, #8
 80015a2:	7b7a      	ldrb	r2, [r7, #13]
 80015a4:	f362 230f 	bfi	r3, r2, #8, #8
 80015a8:	7bba      	ldrb	r2, [r7, #14]
 80015aa:	f362 4317 	bfi	r3, r2, #16, #8
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3714      	adds	r7, #20
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop

080015bc <Belt_MODE_breathing>:

uint8_t Belt_Brightness;
uint8_t Belt_Brightness_flag;
void Belt_MODE_breathing(uint8_t maxBrightness, color _color)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	6039      	str	r1, [r7, #0]
 80015c6:	71fb      	strb	r3, [r7, #7]
	color setled;
	if(Belt_Brightness_flag == 0)
 80015c8:	4b2a      	ldr	r3, [pc, #168]	; (8001674 <Belt_MODE_breathing+0xb8>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d10d      	bne.n	80015ec <Belt_MODE_breathing+0x30>
	{
		Belt_Brightness++;
 80015d0:	4b29      	ldr	r3, [pc, #164]	; (8001678 <Belt_MODE_breathing+0xbc>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	3301      	adds	r3, #1
 80015d6:	b2da      	uxtb	r2, r3
 80015d8:	4b27      	ldr	r3, [pc, #156]	; (8001678 <Belt_MODE_breathing+0xbc>)
 80015da:	701a      	strb	r2, [r3, #0]
		if(Belt_Brightness > maxBrightness) Belt_Brightness_flag = 1;
 80015dc:	4b26      	ldr	r3, [pc, #152]	; (8001678 <Belt_MODE_breathing+0xbc>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	79fa      	ldrb	r2, [r7, #7]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d202      	bcs.n	80015ec <Belt_MODE_breathing+0x30>
 80015e6:	4b23      	ldr	r3, [pc, #140]	; (8001674 <Belt_MODE_breathing+0xb8>)
 80015e8:	2201      	movs	r2, #1
 80015ea:	701a      	strb	r2, [r3, #0]
	}

	if(Belt_Brightness_flag == 1)
 80015ec:	4b21      	ldr	r3, [pc, #132]	; (8001674 <Belt_MODE_breathing+0xb8>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d10c      	bne.n	800160e <Belt_MODE_breathing+0x52>
	{
		Belt_Brightness--;
 80015f4:	4b20      	ldr	r3, [pc, #128]	; (8001678 <Belt_MODE_breathing+0xbc>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	3b01      	subs	r3, #1
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	4b1e      	ldr	r3, [pc, #120]	; (8001678 <Belt_MODE_breathing+0xbc>)
 80015fe:	701a      	strb	r2, [r3, #0]
		if(Belt_Brightness <= 0) Belt_Brightness_flag = 0;
 8001600:	4b1d      	ldr	r3, [pc, #116]	; (8001678 <Belt_MODE_breathing+0xbc>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d102      	bne.n	800160e <Belt_MODE_breathing+0x52>
 8001608:	4b1a      	ldr	r3, [pc, #104]	; (8001674 <Belt_MODE_breathing+0xb8>)
 800160a:	2200      	movs	r2, #0
 800160c:	701a      	strb	r2, [r3, #0]
	}

	for(int j = 0; j<MAX_LED_BELT; j++)
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	e025      	b.n	8001660 <Belt_MODE_breathing+0xa4>
	{
		setled.Red = (Belt_Brightness*_color.Red)/maxBrightness;
 8001614:	4b18      	ldr	r3, [pc, #96]	; (8001678 <Belt_MODE_breathing+0xbc>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	783a      	ldrb	r2, [r7, #0]
 800161a:	fb03 f202 	mul.w	r2, r3, r2
 800161e:	79fb      	ldrb	r3, [r7, #7]
 8001620:	fb92 f3f3 	sdiv	r3, r2, r3
 8001624:	b2db      	uxtb	r3, r3
 8001626:	723b      	strb	r3, [r7, #8]
		setled.Green = (Belt_Brightness*_color.Green)/maxBrightness;
 8001628:	4b13      	ldr	r3, [pc, #76]	; (8001678 <Belt_MODE_breathing+0xbc>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	787a      	ldrb	r2, [r7, #1]
 800162e:	fb03 f202 	mul.w	r2, r3, r2
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	fb92 f3f3 	sdiv	r3, r2, r3
 8001638:	b2db      	uxtb	r3, r3
 800163a:	727b      	strb	r3, [r7, #9]
		setled.Blue = (Belt_Brightness*_color.Blue)/maxBrightness;
 800163c:	4b0e      	ldr	r3, [pc, #56]	; (8001678 <Belt_MODE_breathing+0xbc>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	78ba      	ldrb	r2, [r7, #2]
 8001642:	fb03 f202 	mul.w	r2, r3, r2
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	fb92 f3f3 	sdiv	r3, r2, r3
 800164c:	b2db      	uxtb	r3, r3
 800164e:	72bb      	strb	r3, [r7, #10]

		Set_LED(j,LED_BELT,setled);
 8001650:	68ba      	ldr	r2, [r7, #8]
 8001652:	2103      	movs	r1, #3
 8001654:	68f8      	ldr	r0, [r7, #12]
 8001656:	f7ff fabf 	bl	8000bd8 <Set_LED>
	for(int j = 0; j<MAX_LED_BELT; j++)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	3301      	adds	r3, #1
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2b77      	cmp	r3, #119	; 0x77
 8001664:	ddd6      	ble.n	8001614 <Belt_MODE_breathing+0x58>
	}
	WS2812_Send(LED_BELT);
 8001666:	2003      	movs	r0, #3
 8001668:	f7ff fb30 	bl	8000ccc <WS2812_Send>
}
 800166c:	bf00      	nop
 800166e:	3710      	adds	r7, #16
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	200029f2 	.word	0x200029f2
 8001678:	200029f1 	.word	0x200029f1

0800167c <reverse>:

void reverse(int32_t arr[], int start, int end)
{
 800167c:	b480      	push	{r7}
 800167e:	b087      	sub	sp, #28
 8001680:	af00      	add	r7, sp, #0
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	607a      	str	r2, [r7, #4]
	int temp;
    end = end - 1;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3b01      	subs	r3, #1
 800168c:	607b      	str	r3, [r7, #4]
    while (start < end) {
 800168e:	e01b      	b.n	80016c8 <reverse+0x4c>
        temp = arr[start];
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	68fa      	ldr	r2, [r7, #12]
 8001696:	4413      	add	r3, r2
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	617b      	str	r3, [r7, #20]
        arr[start] = arr[end];
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	68fa      	ldr	r2, [r7, #12]
 80016a2:	441a      	add	r2, r3
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	68f9      	ldr	r1, [r7, #12]
 80016aa:	440b      	add	r3, r1
 80016ac:	6812      	ldr	r2, [r2, #0]
 80016ae:	601a      	str	r2, [r3, #0]
        arr[end] = temp;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	68fa      	ldr	r2, [r7, #12]
 80016b6:	4413      	add	r3, r2
 80016b8:	697a      	ldr	r2, [r7, #20]
 80016ba:	601a      	str	r2, [r3, #0]
        start++;
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	3301      	adds	r3, #1
 80016c0:	60bb      	str	r3, [r7, #8]
        end--;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	3b01      	subs	r3, #1
 80016c6:	607b      	str	r3, [r7, #4]
    while (start < end) {
 80016c8:	68ba      	ldr	r2, [r7, #8]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	dbdf      	blt.n	8001690 <reverse+0x14>
    }
}
 80016d0:	bf00      	nop
 80016d2:	bf00      	nop
 80016d4:	371c      	adds	r7, #28
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <shiftRight>:
void shiftRight(int32_t arr[], int d, int n)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b084      	sub	sp, #16
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	60f8      	str	r0, [r7, #12]
 80016e6:	60b9      	str	r1, [r7, #8]
 80016e8:	607a      	str	r2, [r7, #4]
    reverse(arr, 0, n - d);
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	461a      	mov	r2, r3
 80016f2:	2100      	movs	r1, #0
 80016f4:	68f8      	ldr	r0, [r7, #12]
 80016f6:	f7ff ffc1 	bl	800167c <reverse>
    reverse(arr, n - d, n);
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	4619      	mov	r1, r3
 8001704:	68f8      	ldr	r0, [r7, #12]
 8001706:	f7ff ffb9 	bl	800167c <reverse>
    reverse(arr, 0, n);
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	2100      	movs	r1, #0
 800170e:	68f8      	ldr	r0, [r7, #12]
 8001710:	f7ff ffb4 	bl	800167c <reverse>
}
 8001714:	bf00      	nop
 8001716:	3710      	adds	r7, #16
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <shiftLeft>:

void shiftLeft(int32_t arr[], int d, int n)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
    reverse(arr, 0, d);
 8001728:	68ba      	ldr	r2, [r7, #8]
 800172a:	2100      	movs	r1, #0
 800172c:	68f8      	ldr	r0, [r7, #12]
 800172e:	f7ff ffa5 	bl	800167c <reverse>
    reverse(arr, d, n);
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	68b9      	ldr	r1, [r7, #8]
 8001736:	68f8      	ldr	r0, [r7, #12]
 8001738:	f7ff ffa0 	bl	800167c <reverse>
    reverse(arr, 0, n);
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	2100      	movs	r1, #0
 8001740:	68f8      	ldr	r0, [r7, #12]
 8001742:	f7ff ff9b 	bl	800167c <reverse>
}
 8001746:	bf00      	nop
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
	...

08001750 <Belt_MODE_rotation>:
void Belt_MODE_rotation(uint8_t direction, color _color)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	6039      	str	r1, [r7, #0]
 800175a:	71fb      	strb	r3, [r7, #7]
	if (direction == 0)
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d116      	bne.n	8001790 <Belt_MODE_rotation+0x40>
	{
		shiftLeft(Belt_LED_rotateData, 1, MAX_LED_BELT);
 8001762:	2278      	movs	r2, #120	; 0x78
 8001764:	2101      	movs	r1, #1
 8001766:	4817      	ldr	r0, [pc, #92]	; (80017c4 <Belt_MODE_rotation+0x74>)
 8001768:	f7ff ffd8 	bl	800171c <shiftLeft>

		for(int i = 0; i < MAX_LED_BELT; i++)
 800176c:	2300      	movs	r3, #0
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	e007      	b.n	8001782 <Belt_MODE_rotation+0x32>
		{
			Set_LED(i,LED_BELT,_color);
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	2103      	movs	r1, #3
 8001776:	68f8      	ldr	r0, [r7, #12]
 8001778:	f7ff fa2e 	bl	8000bd8 <Set_LED>
		for(int i = 0; i < MAX_LED_BELT; i++)
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	3301      	adds	r3, #1
 8001780:	60fb      	str	r3, [r7, #12]
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	2b77      	cmp	r3, #119	; 0x77
 8001786:	ddf4      	ble.n	8001772 <Belt_MODE_rotation+0x22>
		}
		WS2812_Send(LED_BELT);
 8001788:	2003      	movs	r0, #3
 800178a:	f7ff fa9f 	bl	8000ccc <WS2812_Send>
		{
			Set_LED(i,LED_BELT,_color);
		}
		WS2812_Send(LED_BELT);
	}
}
 800178e:	e015      	b.n	80017bc <Belt_MODE_rotation+0x6c>
		shiftRight(Belt_LED_rotateData, 1, MAX_LED_BELT);
 8001790:	2278      	movs	r2, #120	; 0x78
 8001792:	2101      	movs	r1, #1
 8001794:	480b      	ldr	r0, [pc, #44]	; (80017c4 <Belt_MODE_rotation+0x74>)
 8001796:	f7ff ffa2 	bl	80016de <shiftRight>
		for(int i = 0; i < MAX_LED_BELT; i++)
 800179a:	2300      	movs	r3, #0
 800179c:	60bb      	str	r3, [r7, #8]
 800179e:	e007      	b.n	80017b0 <Belt_MODE_rotation+0x60>
			Set_LED(i,LED_BELT,_color);
 80017a0:	683a      	ldr	r2, [r7, #0]
 80017a2:	2103      	movs	r1, #3
 80017a4:	68b8      	ldr	r0, [r7, #8]
 80017a6:	f7ff fa17 	bl	8000bd8 <Set_LED>
		for(int i = 0; i < MAX_LED_BELT; i++)
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	3301      	adds	r3, #1
 80017ae:	60bb      	str	r3, [r7, #8]
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	2b77      	cmp	r3, #119	; 0x77
 80017b4:	ddf4      	ble.n	80017a0 <Belt_MODE_rotation+0x50>
		WS2812_Send(LED_BELT);
 80017b6:	2003      	movs	r0, #3
 80017b8:	f7ff fa88 	bl	8000ccc <WS2812_Send>
}
 80017bc:	bf00      	nop
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20002710 	.word	0x20002710

080017c8 <Ring1_MODE_breathing>:


uint8_t Ring1_Brightness;
uint8_t Ring1_Brightness_flag;
void Ring1_MODE_breathing(uint8_t maxBrightness)//left
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
	uint8_t offset = 60;
 80017d2:	233c      	movs	r3, #60	; 0x3c
 80017d4:	72fb      	strb	r3, [r7, #11]

	if(Ring1_Brightness_flag == 0)
 80017d6:	4b1f      	ldr	r3, [pc, #124]	; (8001854 <Ring1_MODE_breathing+0x8c>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d110      	bne.n	8001800 <Ring1_MODE_breathing+0x38>
	{
		Ring1_Brightness++;
 80017de:	4b1e      	ldr	r3, [pc, #120]	; (8001858 <Ring1_MODE_breathing+0x90>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	3301      	adds	r3, #1
 80017e4:	b2da      	uxtb	r2, r3
 80017e6:	4b1c      	ldr	r3, [pc, #112]	; (8001858 <Ring1_MODE_breathing+0x90>)
 80017e8:	701a      	strb	r2, [r3, #0]
		if(Ring1_Brightness >= maxBrightness+offset)
 80017ea:	4b1b      	ldr	r3, [pc, #108]	; (8001858 <Ring1_MODE_breathing+0x90>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	4619      	mov	r1, r3
 80017f0:	79fa      	ldrb	r2, [r7, #7]
 80017f2:	7afb      	ldrb	r3, [r7, #11]
 80017f4:	4413      	add	r3, r2
 80017f6:	4299      	cmp	r1, r3
 80017f8:	db02      	blt.n	8001800 <Ring1_MODE_breathing+0x38>
		{
			Ring1_Brightness_flag = 1;
 80017fa:	4b16      	ldr	r3, [pc, #88]	; (8001854 <Ring1_MODE_breathing+0x8c>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	701a      	strb	r2, [r3, #0]
		}
	}

	if(Ring1_Brightness_flag == 1)
 8001800:	4b14      	ldr	r3, [pc, #80]	; (8001854 <Ring1_MODE_breathing+0x8c>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d10d      	bne.n	8001824 <Ring1_MODE_breathing+0x5c>
	{
		Ring1_Brightness--;
 8001808:	4b13      	ldr	r3, [pc, #76]	; (8001858 <Ring1_MODE_breathing+0x90>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	3b01      	subs	r3, #1
 800180e:	b2da      	uxtb	r2, r3
 8001810:	4b11      	ldr	r3, [pc, #68]	; (8001858 <Ring1_MODE_breathing+0x90>)
 8001812:	701a      	strb	r2, [r3, #0]
		if(Ring1_Brightness <= offset)
 8001814:	4b10      	ldr	r3, [pc, #64]	; (8001858 <Ring1_MODE_breathing+0x90>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	7afa      	ldrb	r2, [r7, #11]
 800181a:	429a      	cmp	r2, r3
 800181c:	d302      	bcc.n	8001824 <Ring1_MODE_breathing+0x5c>
		{
			Ring1_Brightness_flag = 0;
 800181e:	4b0d      	ldr	r3, [pc, #52]	; (8001854 <Ring1_MODE_breathing+0x8c>)
 8001820:	2200      	movs	r2, #0
 8001822:	701a      	strb	r2, [r3, #0]
		}
	}


	for(int j = 0; j<MAX_LED_RING; j++)
 8001824:	2300      	movs	r3, #0
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	e00a      	b.n	8001840 <Ring1_MODE_breathing+0x78>
	{
	  	Set_LED_white(j,LED_RING1,Ring1_Brightness);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	b2db      	uxtb	r3, r3
 800182e:	4a0a      	ldr	r2, [pc, #40]	; (8001858 <Ring1_MODE_breathing+0x90>)
 8001830:	7812      	ldrb	r2, [r2, #0]
 8001832:	2101      	movs	r1, #1
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fe13 	bl	8001460 <Set_LED_white>
	for(int j = 0; j<MAX_LED_RING; j++)
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	3301      	adds	r3, #1
 800183e:	60fb      	str	r3, [r7, #12]
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2b1d      	cmp	r3, #29
 8001844:	ddf1      	ble.n	800182a <Ring1_MODE_breathing+0x62>
	}
	WS2812_Send(LED_RING1);
 8001846:	2001      	movs	r0, #1
 8001848:	f7ff fa40 	bl	8000ccc <WS2812_Send>
}
 800184c:	bf00      	nop
 800184e:	3710      	adds	r7, #16
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	200029f4 	.word	0x200029f4
 8001858:	200029f3 	.word	0x200029f3

0800185c <Ring1_MODE_rotation>:

void Ring1_MODE_rotation(uint8_t direction)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
	if (direction == 0)
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d11c      	bne.n	80018a6 <Ring1_MODE_rotation+0x4a>
	{
		shiftLeft(Ring1_LED_rotateData, 1, MAX_LED_RING);
 800186c:	221e      	movs	r2, #30
 800186e:	2101      	movs	r1, #1
 8001870:	481d      	ldr	r0, [pc, #116]	; (80018e8 <Ring1_MODE_rotation+0x8c>)
 8001872:	f7ff ff53 	bl	800171c <shiftLeft>

		for(int i = 0; i < MAX_LED_RING; i++)
 8001876:	2300      	movs	r3, #0
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	e00d      	b.n	8001898 <Ring1_MODE_rotation+0x3c>
		{
			Set_LED_violet(i,LED_RING1,Ring1_LED_rotateData[i]);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	b2d8      	uxtb	r0, r3
 8001880:	4a19      	ldr	r2, [pc, #100]	; (80018e8 <Ring1_MODE_rotation+0x8c>)
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001888:	b2db      	uxtb	r3, r3
 800188a:	461a      	mov	r2, r3
 800188c:	2101      	movs	r1, #1
 800188e:	f7ff fd71 	bl	8001374 <Set_LED_violet>
		for(int i = 0; i < MAX_LED_RING; i++)
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	3301      	adds	r3, #1
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2b1d      	cmp	r3, #29
 800189c:	ddee      	ble.n	800187c <Ring1_MODE_rotation+0x20>
		}
		WS2812_Send(LED_RING1);
 800189e:	2001      	movs	r0, #1
 80018a0:	f7ff fa14 	bl	8000ccc <WS2812_Send>
		{
			Set_LED_violet(i,LED_RING1,Ring1_LED_rotateData[i]);
		}
		WS2812_Send(LED_RING1);
	}
}
 80018a4:	e01b      	b.n	80018de <Ring1_MODE_rotation+0x82>
		shiftRight(Ring1_LED_rotateData, 1, MAX_LED_RING);
 80018a6:	221e      	movs	r2, #30
 80018a8:	2101      	movs	r1, #1
 80018aa:	480f      	ldr	r0, [pc, #60]	; (80018e8 <Ring1_MODE_rotation+0x8c>)
 80018ac:	f7ff ff17 	bl	80016de <shiftRight>
		for(int i = 0; i < MAX_LED_RING; i++)
 80018b0:	2300      	movs	r3, #0
 80018b2:	60bb      	str	r3, [r7, #8]
 80018b4:	e00d      	b.n	80018d2 <Ring1_MODE_rotation+0x76>
			Set_LED_violet(i,LED_RING1,Ring1_LED_rotateData[i]);
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	b2d8      	uxtb	r0, r3
 80018ba:	4a0b      	ldr	r2, [pc, #44]	; (80018e8 <Ring1_MODE_rotation+0x8c>)
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018c2:	b2db      	uxtb	r3, r3
 80018c4:	461a      	mov	r2, r3
 80018c6:	2101      	movs	r1, #1
 80018c8:	f7ff fd54 	bl	8001374 <Set_LED_violet>
		for(int i = 0; i < MAX_LED_RING; i++)
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	3301      	adds	r3, #1
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	68bb      	ldr	r3, [r7, #8]
 80018d4:	2b1d      	cmp	r3, #29
 80018d6:	ddee      	ble.n	80018b6 <Ring1_MODE_rotation+0x5a>
		WS2812_Send(LED_RING1);
 80018d8:	2001      	movs	r0, #1
 80018da:	f7ff f9f7 	bl	8000ccc <WS2812_Send>
}
 80018de:	bf00      	nop
 80018e0:	3710      	adds	r7, #16
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	200028f4 	.word	0x200028f4

080018ec <Ring2_MODE_breathing>:

uint8_t Ring2_Brightness;
uint8_t Ring2_Brightness_flag;
void Ring2_MODE_breathing(uint8_t maxBrightness)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
	uint8_t offset = 60;
 80018f6:	233c      	movs	r3, #60	; 0x3c
 80018f8:	72fb      	strb	r3, [r7, #11]
	if(Ring2_Brightness_flag == 0)
 80018fa:	4b1f      	ldr	r3, [pc, #124]	; (8001978 <Ring2_MODE_breathing+0x8c>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d110      	bne.n	8001924 <Ring2_MODE_breathing+0x38>
	{
		Ring2_Brightness++;
 8001902:	4b1e      	ldr	r3, [pc, #120]	; (800197c <Ring2_MODE_breathing+0x90>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	3301      	adds	r3, #1
 8001908:	b2da      	uxtb	r2, r3
 800190a:	4b1c      	ldr	r3, [pc, #112]	; (800197c <Ring2_MODE_breathing+0x90>)
 800190c:	701a      	strb	r2, [r3, #0]
		if(Ring2_Brightness >= maxBrightness + offset)
 800190e:	4b1b      	ldr	r3, [pc, #108]	; (800197c <Ring2_MODE_breathing+0x90>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	4619      	mov	r1, r3
 8001914:	79fa      	ldrb	r2, [r7, #7]
 8001916:	7afb      	ldrb	r3, [r7, #11]
 8001918:	4413      	add	r3, r2
 800191a:	4299      	cmp	r1, r3
 800191c:	db02      	blt.n	8001924 <Ring2_MODE_breathing+0x38>
		{
			Ring2_Brightness_flag = 1;
 800191e:	4b16      	ldr	r3, [pc, #88]	; (8001978 <Ring2_MODE_breathing+0x8c>)
 8001920:	2201      	movs	r2, #1
 8001922:	701a      	strb	r2, [r3, #0]
		}
	}

	if(Ring2_Brightness_flag == 1)
 8001924:	4b14      	ldr	r3, [pc, #80]	; (8001978 <Ring2_MODE_breathing+0x8c>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d10d      	bne.n	8001948 <Ring2_MODE_breathing+0x5c>
	{
		Ring2_Brightness--;
 800192c:	4b13      	ldr	r3, [pc, #76]	; (800197c <Ring2_MODE_breathing+0x90>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	3b01      	subs	r3, #1
 8001932:	b2da      	uxtb	r2, r3
 8001934:	4b11      	ldr	r3, [pc, #68]	; (800197c <Ring2_MODE_breathing+0x90>)
 8001936:	701a      	strb	r2, [r3, #0]
		if(Ring2_Brightness <= offset)
 8001938:	4b10      	ldr	r3, [pc, #64]	; (800197c <Ring2_MODE_breathing+0x90>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	7afa      	ldrb	r2, [r7, #11]
 800193e:	429a      	cmp	r2, r3
 8001940:	d302      	bcc.n	8001948 <Ring2_MODE_breathing+0x5c>
		{
			Ring2_Brightness_flag = 0;
 8001942:	4b0d      	ldr	r3, [pc, #52]	; (8001978 <Ring2_MODE_breathing+0x8c>)
 8001944:	2200      	movs	r2, #0
 8001946:	701a      	strb	r2, [r3, #0]
		}
	}


	for(int j = 0; j<MAX_LED_RING; j++)
 8001948:	2300      	movs	r3, #0
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	e00a      	b.n	8001964 <Ring2_MODE_breathing+0x78>
	{
		Set_LED_white(j,LED_RING2,Ring2_Brightness);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	b2db      	uxtb	r3, r3
 8001952:	4a0a      	ldr	r2, [pc, #40]	; (800197c <Ring2_MODE_breathing+0x90>)
 8001954:	7812      	ldrb	r2, [r2, #0]
 8001956:	2102      	movs	r1, #2
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff fd81 	bl	8001460 <Set_LED_white>
	for(int j = 0; j<MAX_LED_RING; j++)
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	3301      	adds	r3, #1
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	2b1d      	cmp	r3, #29
 8001968:	ddf1      	ble.n	800194e <Ring2_MODE_breathing+0x62>
	}
	WS2812_Send(LED_RING2);
 800196a:	2002      	movs	r0, #2
 800196c:	f7ff f9ae 	bl	8000ccc <WS2812_Send>
}
 8001970:	bf00      	nop
 8001972:	3710      	adds	r7, #16
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	200029f6 	.word	0x200029f6
 800197c:	200029f5 	.word	0x200029f5

08001980 <Ring2_MODE_rotation>:

void Ring2_MODE_rotation(uint8_t direction)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	71fb      	strb	r3, [r7, #7]
	if (direction == 0)
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d11c      	bne.n	80019ca <Ring2_MODE_rotation+0x4a>
	{
		shiftLeft(Ring2_LED_rotateData, 1, MAX_LED_RING);
 8001990:	221e      	movs	r2, #30
 8001992:	2101      	movs	r1, #1
 8001994:	481d      	ldr	r0, [pc, #116]	; (8001a0c <Ring2_MODE_rotation+0x8c>)
 8001996:	f7ff fec1 	bl	800171c <shiftLeft>

		for(int i = 0; i < MAX_LED_RING; i++)
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	e00d      	b.n	80019bc <Ring2_MODE_rotation+0x3c>
		{
			Set_LED_violet(i,LED_RING2,Ring2_LED_rotateData[i]);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	b2d8      	uxtb	r0, r3
 80019a4:	4a19      	ldr	r2, [pc, #100]	; (8001a0c <Ring2_MODE_rotation+0x8c>)
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	461a      	mov	r2, r3
 80019b0:	2102      	movs	r1, #2
 80019b2:	f7ff fcdf 	bl	8001374 <Set_LED_violet>
		for(int i = 0; i < MAX_LED_RING; i++)
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	3301      	adds	r3, #1
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	2b1d      	cmp	r3, #29
 80019c0:	ddee      	ble.n	80019a0 <Ring2_MODE_rotation+0x20>
		}
		WS2812_Send(LED_RING2);
 80019c2:	2002      	movs	r0, #2
 80019c4:	f7ff f982 	bl	8000ccc <WS2812_Send>
		{
			Set_LED_violet(i,LED_RING2,Ring2_LED_rotateData[i]);
		}
		WS2812_Send(LED_RING2);
	}
}
 80019c8:	e01b      	b.n	8001a02 <Ring2_MODE_rotation+0x82>
		shiftRight(Ring2_LED_rotateData, 1, MAX_LED_RING);
 80019ca:	221e      	movs	r2, #30
 80019cc:	2101      	movs	r1, #1
 80019ce:	480f      	ldr	r0, [pc, #60]	; (8001a0c <Ring2_MODE_rotation+0x8c>)
 80019d0:	f7ff fe85 	bl	80016de <shiftRight>
		for(int i = 0; i < MAX_LED_RING; i++)
 80019d4:	2300      	movs	r3, #0
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	e00d      	b.n	80019f6 <Ring2_MODE_rotation+0x76>
			Set_LED_violet(i,LED_RING2,Ring2_LED_rotateData[i]);
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	b2d8      	uxtb	r0, r3
 80019de:	4a0b      	ldr	r2, [pc, #44]	; (8001a0c <Ring2_MODE_rotation+0x8c>)
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	461a      	mov	r2, r3
 80019ea:	2102      	movs	r1, #2
 80019ec:	f7ff fcc2 	bl	8001374 <Set_LED_violet>
		for(int i = 0; i < MAX_LED_RING; i++)
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	3301      	adds	r3, #1
 80019f4:	60bb      	str	r3, [r7, #8]
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	2b1d      	cmp	r3, #29
 80019fa:	ddee      	ble.n	80019da <Ring2_MODE_rotation+0x5a>
		WS2812_Send(LED_RING2);
 80019fc:	2002      	movs	r0, #2
 80019fe:	f7ff f965 	bl	8000ccc <WS2812_Send>
}
 8001a02:	bf00      	nop
 8001a04:	3710      	adds	r7, #16
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20002970 	.word	0x20002970

08001a10 <ShowBatteryStatus>:
	MATRIX2_Write_Char(0, DOT_DEFAULT);
	MATRIX1_Write_Char(0, DOT_DEFAULT);
}

void ShowBatteryStatus(uint8_t batteryLevel)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08e      	sub	sp, #56	; 0x38
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	71fb      	strb	r3, [r7, #7]
	if(batteryLevel > 100)
 8001a1a:	79fb      	ldrb	r3, [r7, #7]
 8001a1c:	2b64      	cmp	r3, #100	; 0x64
 8001a1e:	d925      	bls.n	8001a6c <ShowBatteryStatus+0x5c>
	{
		MATRIX1_Write_Char(0, DOT_N);
 8001a20:	2104      	movs	r1, #4
 8001a22:	2000      	movs	r0, #0
 8001a24:	f001 f824 	bl	8002a70 <MATRIX1_Write_Char>
		MATRIX2_Write_Char(0, DOT_N);
 8001a28:	2104      	movs	r1, #4
 8001a2a:	2000      	movs	r0, #0
 8001a2c:	f001 f9ba 	bl	8002da4 <MATRIX2_Write_Char>

		for(int j = 0; j<MAX_LED_RING; j++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	637b      	str	r3, [r7, #52]	; 0x34
 8001a34:	e010      	b.n	8001a58 <ShowBatteryStatus+0x48>
		{
			Set_LED_violet(j,LED_RING1,100);
 8001a36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	2264      	movs	r2, #100	; 0x64
 8001a3c:	2101      	movs	r1, #1
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7ff fc98 	bl	8001374 <Set_LED_violet>
			Set_LED_violet(j,LED_RING2,100);
 8001a44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	2264      	movs	r2, #100	; 0x64
 8001a4a:	2102      	movs	r1, #2
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff fc91 	bl	8001374 <Set_LED_violet>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a54:	3301      	adds	r3, #1
 8001a56:	637b      	str	r3, [r7, #52]	; 0x34
 8001a58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a5a:	2b1d      	cmp	r3, #29
 8001a5c:	ddeb      	ble.n	8001a36 <ShowBatteryStatus+0x26>
		}
		WS2812_Send(LED_RING1);
 8001a5e:	2001      	movs	r0, #1
 8001a60:	f7ff f934 	bl	8000ccc <WS2812_Send>
		WS2812_Send(LED_RING2);		//ovf error
 8001a64:	2002      	movs	r0, #2
 8001a66:	f7ff f931 	bl	8000ccc <WS2812_Send>
			Set_LED_violet(j,LED_RING2,100);
		}
		WS2812_Send(LED_RING1);
		WS2812_Send(LED_RING2);		//ovf error
	}
}
 8001a6a:	e1ae      	b.n	8001dca <ShowBatteryStatus+0x3ba>
	else if((batteryLevel <= 100) && (batteryLevel > 90))
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	2b64      	cmp	r3, #100	; 0x64
 8001a70:	d828      	bhi.n	8001ac4 <ShowBatteryStatus+0xb4>
 8001a72:	79fb      	ldrb	r3, [r7, #7]
 8001a74:	2b5a      	cmp	r3, #90	; 0x5a
 8001a76:	d925      	bls.n	8001ac4 <ShowBatteryStatus+0xb4>
		MATRIX1_Write_Char(0, DOT_BATT_FULL);
 8001a78:	210b      	movs	r1, #11
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f000 fff8 	bl	8002a70 <MATRIX1_Write_Char>
		MATRIX2_Write_Char(0, DOT_BATT_FULL);
 8001a80:	210b      	movs	r1, #11
 8001a82:	2000      	movs	r0, #0
 8001a84:	f001 f98e 	bl	8002da4 <MATRIX2_Write_Char>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001a88:	2300      	movs	r3, #0
 8001a8a:	633b      	str	r3, [r7, #48]	; 0x30
 8001a8c:	e010      	b.n	8001ab0 <ShowBatteryStatus+0xa0>
			Set_LED_white(j,LED_RING1,100);
 8001a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	2264      	movs	r2, #100	; 0x64
 8001a94:	2101      	movs	r1, #1
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff fce2 	bl	8001460 <Set_LED_white>
			Set_LED_white(j,LED_RING2,100);
 8001a9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	2264      	movs	r2, #100	; 0x64
 8001aa2:	2102      	movs	r1, #2
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff fcdb 	bl	8001460 <Set_LED_white>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aac:	3301      	adds	r3, #1
 8001aae:	633b      	str	r3, [r7, #48]	; 0x30
 8001ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ab2:	2b1d      	cmp	r3, #29
 8001ab4:	ddeb      	ble.n	8001a8e <ShowBatteryStatus+0x7e>
		WS2812_Send(LED_RING1);
 8001ab6:	2001      	movs	r0, #1
 8001ab8:	f7ff f908 	bl	8000ccc <WS2812_Send>
		WS2812_Send(LED_RING2);
 8001abc:	2002      	movs	r0, #2
 8001abe:	f7ff f905 	bl	8000ccc <WS2812_Send>
 8001ac2:	e182      	b.n	8001dca <ShowBatteryStatus+0x3ba>
	else if((batteryLevel <= 90) && (batteryLevel > 80))
 8001ac4:	79fb      	ldrb	r3, [r7, #7]
 8001ac6:	2b5a      	cmp	r3, #90	; 0x5a
 8001ac8:	d828      	bhi.n	8001b1c <ShowBatteryStatus+0x10c>
 8001aca:	79fb      	ldrb	r3, [r7, #7]
 8001acc:	2b50      	cmp	r3, #80	; 0x50
 8001ace:	d925      	bls.n	8001b1c <ShowBatteryStatus+0x10c>
		MATRIX1_Write_Char(0, DOT_BATT_NINE);
 8001ad0:	210c      	movs	r1, #12
 8001ad2:	2000      	movs	r0, #0
 8001ad4:	f000 ffcc 	bl	8002a70 <MATRIX1_Write_Char>
		MATRIX2_Write_Char(0, DOT_BATT_NINE);
 8001ad8:	210c      	movs	r1, #12
 8001ada:	2000      	movs	r0, #0
 8001adc:	f001 f962 	bl	8002da4 <MATRIX2_Write_Char>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ae4:	e010      	b.n	8001b08 <ShowBatteryStatus+0xf8>
			Set_LED_white(j,LED_RING1,100);
 8001ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	2264      	movs	r2, #100	; 0x64
 8001aec:	2101      	movs	r1, #1
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff fcb6 	bl	8001460 <Set_LED_white>
			Set_LED_white(j,LED_RING2,100);
 8001af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	2264      	movs	r2, #100	; 0x64
 8001afa:	2102      	movs	r1, #2
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff fcaf 	bl	8001460 <Set_LED_white>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b04:	3301      	adds	r3, #1
 8001b06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b0a:	2b1d      	cmp	r3, #29
 8001b0c:	ddeb      	ble.n	8001ae6 <ShowBatteryStatus+0xd6>
		WS2812_Send(LED_RING1);
 8001b0e:	2001      	movs	r0, #1
 8001b10:	f7ff f8dc 	bl	8000ccc <WS2812_Send>
		WS2812_Send(LED_RING2);
 8001b14:	2002      	movs	r0, #2
 8001b16:	f7ff f8d9 	bl	8000ccc <WS2812_Send>
 8001b1a:	e156      	b.n	8001dca <ShowBatteryStatus+0x3ba>
	else if((batteryLevel <= 80) && (batteryLevel > 70))
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	2b50      	cmp	r3, #80	; 0x50
 8001b20:	d828      	bhi.n	8001b74 <ShowBatteryStatus+0x164>
 8001b22:	79fb      	ldrb	r3, [r7, #7]
 8001b24:	2b46      	cmp	r3, #70	; 0x46
 8001b26:	d925      	bls.n	8001b74 <ShowBatteryStatus+0x164>
		MATRIX1_Write_Char(0, DOT_BATT_EIGHT);
 8001b28:	210d      	movs	r1, #13
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	f000 ffa0 	bl	8002a70 <MATRIX1_Write_Char>
		MATRIX2_Write_Char(0, DOT_BATT_EIGHT);
 8001b30:	210d      	movs	r1, #13
 8001b32:	2000      	movs	r0, #0
 8001b34:	f001 f936 	bl	8002da4 <MATRIX2_Write_Char>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001b38:	2300      	movs	r3, #0
 8001b3a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b3c:	e010      	b.n	8001b60 <ShowBatteryStatus+0x150>
			Set_LED_white(j,LED_RING1,100);
 8001b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	2264      	movs	r2, #100	; 0x64
 8001b44:	2101      	movs	r1, #1
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff fc8a 	bl	8001460 <Set_LED_white>
			Set_LED_white(j,LED_RING2,100);
 8001b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2264      	movs	r2, #100	; 0x64
 8001b52:	2102      	movs	r1, #2
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff fc83 	bl	8001460 <Set_LED_white>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b62:	2b1d      	cmp	r3, #29
 8001b64:	ddeb      	ble.n	8001b3e <ShowBatteryStatus+0x12e>
		WS2812_Send(LED_RING1);
 8001b66:	2001      	movs	r0, #1
 8001b68:	f7ff f8b0 	bl	8000ccc <WS2812_Send>
		WS2812_Send(LED_RING2);
 8001b6c:	2002      	movs	r0, #2
 8001b6e:	f7ff f8ad 	bl	8000ccc <WS2812_Send>
 8001b72:	e12a      	b.n	8001dca <ShowBatteryStatus+0x3ba>
	else if((batteryLevel <= 70) && (batteryLevel > 60))
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	2b46      	cmp	r3, #70	; 0x46
 8001b78:	d828      	bhi.n	8001bcc <ShowBatteryStatus+0x1bc>
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	2b3c      	cmp	r3, #60	; 0x3c
 8001b7e:	d925      	bls.n	8001bcc <ShowBatteryStatus+0x1bc>
		MATRIX1_Write_Char(0, DOT_BATT_SEVEN);
 8001b80:	210e      	movs	r1, #14
 8001b82:	2000      	movs	r0, #0
 8001b84:	f000 ff74 	bl	8002a70 <MATRIX1_Write_Char>
		MATRIX2_Write_Char(0, DOT_BATT_SEVEN);
 8001b88:	210e      	movs	r1, #14
 8001b8a:	2000      	movs	r0, #0
 8001b8c:	f001 f90a 	bl	8002da4 <MATRIX2_Write_Char>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001b90:	2300      	movs	r3, #0
 8001b92:	627b      	str	r3, [r7, #36]	; 0x24
 8001b94:	e010      	b.n	8001bb8 <ShowBatteryStatus+0x1a8>
			Set_LED_white(j,LED_RING1,100);
 8001b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	2264      	movs	r2, #100	; 0x64
 8001b9c:	2101      	movs	r1, #1
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7ff fc5e 	bl	8001460 <Set_LED_white>
			Set_LED_white(j,LED_RING2,100);
 8001ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	2264      	movs	r2, #100	; 0x64
 8001baa:	2102      	movs	r1, #2
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff fc57 	bl	8001460 <Set_LED_white>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	627b      	str	r3, [r7, #36]	; 0x24
 8001bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bba:	2b1d      	cmp	r3, #29
 8001bbc:	ddeb      	ble.n	8001b96 <ShowBatteryStatus+0x186>
		WS2812_Send(LED_RING1);
 8001bbe:	2001      	movs	r0, #1
 8001bc0:	f7ff f884 	bl	8000ccc <WS2812_Send>
		WS2812_Send(LED_RING2);
 8001bc4:	2002      	movs	r0, #2
 8001bc6:	f7ff f881 	bl	8000ccc <WS2812_Send>
 8001bca:	e0fe      	b.n	8001dca <ShowBatteryStatus+0x3ba>
	else if((batteryLevel <= 60) && (batteryLevel > 50))
 8001bcc:	79fb      	ldrb	r3, [r7, #7]
 8001bce:	2b3c      	cmp	r3, #60	; 0x3c
 8001bd0:	d828      	bhi.n	8001c24 <ShowBatteryStatus+0x214>
 8001bd2:	79fb      	ldrb	r3, [r7, #7]
 8001bd4:	2b32      	cmp	r3, #50	; 0x32
 8001bd6:	d925      	bls.n	8001c24 <ShowBatteryStatus+0x214>
		MATRIX1_Write_Char(0, DOT_BATT_SIX);
 8001bd8:	210f      	movs	r1, #15
 8001bda:	2000      	movs	r0, #0
 8001bdc:	f000 ff48 	bl	8002a70 <MATRIX1_Write_Char>
		MATRIX2_Write_Char(0, DOT_BATT_SIX);
 8001be0:	210f      	movs	r1, #15
 8001be2:	2000      	movs	r0, #0
 8001be4:	f001 f8de 	bl	8002da4 <MATRIX2_Write_Char>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001be8:	2300      	movs	r3, #0
 8001bea:	623b      	str	r3, [r7, #32]
 8001bec:	e010      	b.n	8001c10 <ShowBatteryStatus+0x200>
			Set_LED_yellow(j,LED_RING1,100);
 8001bee:	6a3b      	ldr	r3, [r7, #32]
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	2264      	movs	r2, #100	; 0x64
 8001bf4:	2101      	movs	r1, #1
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff fc06 	bl	8001408 <Set_LED_yellow>
			Set_LED_yellow(j,LED_RING2,100);
 8001bfc:	6a3b      	ldr	r3, [r7, #32]
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	2264      	movs	r2, #100	; 0x64
 8001c02:	2102      	movs	r1, #2
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff fbff 	bl	8001408 <Set_LED_yellow>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001c0a:	6a3b      	ldr	r3, [r7, #32]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	623b      	str	r3, [r7, #32]
 8001c10:	6a3b      	ldr	r3, [r7, #32]
 8001c12:	2b1d      	cmp	r3, #29
 8001c14:	ddeb      	ble.n	8001bee <ShowBatteryStatus+0x1de>
		WS2812_Send(LED_RING1);
 8001c16:	2001      	movs	r0, #1
 8001c18:	f7ff f858 	bl	8000ccc <WS2812_Send>
		WS2812_Send(LED_RING2);
 8001c1c:	2002      	movs	r0, #2
 8001c1e:	f7ff f855 	bl	8000ccc <WS2812_Send>
 8001c22:	e0d2      	b.n	8001dca <ShowBatteryStatus+0x3ba>
	else if((batteryLevel <= 50) && (batteryLevel > 40))
 8001c24:	79fb      	ldrb	r3, [r7, #7]
 8001c26:	2b32      	cmp	r3, #50	; 0x32
 8001c28:	d828      	bhi.n	8001c7c <ShowBatteryStatus+0x26c>
 8001c2a:	79fb      	ldrb	r3, [r7, #7]
 8001c2c:	2b28      	cmp	r3, #40	; 0x28
 8001c2e:	d925      	bls.n	8001c7c <ShowBatteryStatus+0x26c>
		MATRIX1_Write_Char(0, DOT_BATT_FIVE);
 8001c30:	2110      	movs	r1, #16
 8001c32:	2000      	movs	r0, #0
 8001c34:	f000 ff1c 	bl	8002a70 <MATRIX1_Write_Char>
		MATRIX2_Write_Char(0, DOT_BATT_FIVE);
 8001c38:	2110      	movs	r1, #16
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	f001 f8b2 	bl	8002da4 <MATRIX2_Write_Char>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001c40:	2300      	movs	r3, #0
 8001c42:	61fb      	str	r3, [r7, #28]
 8001c44:	e010      	b.n	8001c68 <ShowBatteryStatus+0x258>
			Set_LED_yellow(j,LED_RING1,100);
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2264      	movs	r2, #100	; 0x64
 8001c4c:	2101      	movs	r1, #1
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff fbda 	bl	8001408 <Set_LED_yellow>
			Set_LED_yellow(j,LED_RING2,100);
 8001c54:	69fb      	ldr	r3, [r7, #28]
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	2264      	movs	r2, #100	; 0x64
 8001c5a:	2102      	movs	r1, #2
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff fbd3 	bl	8001408 <Set_LED_yellow>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	3301      	adds	r3, #1
 8001c66:	61fb      	str	r3, [r7, #28]
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	2b1d      	cmp	r3, #29
 8001c6c:	ddeb      	ble.n	8001c46 <ShowBatteryStatus+0x236>
		WS2812_Send(LED_RING1);
 8001c6e:	2001      	movs	r0, #1
 8001c70:	f7ff f82c 	bl	8000ccc <WS2812_Send>
		WS2812_Send(LED_RING2);
 8001c74:	2002      	movs	r0, #2
 8001c76:	f7ff f829 	bl	8000ccc <WS2812_Send>
 8001c7a:	e0a6      	b.n	8001dca <ShowBatteryStatus+0x3ba>
	else if((batteryLevel <= 40) && (batteryLevel > 30))
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	2b28      	cmp	r3, #40	; 0x28
 8001c80:	d828      	bhi.n	8001cd4 <ShowBatteryStatus+0x2c4>
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	2b1e      	cmp	r3, #30
 8001c86:	d925      	bls.n	8001cd4 <ShowBatteryStatus+0x2c4>
		MATRIX1_Write_Char(0, DOT_BATT_FOUR);
 8001c88:	2111      	movs	r1, #17
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	f000 fef0 	bl	8002a70 <MATRIX1_Write_Char>
		MATRIX2_Write_Char(0, DOT_BATT_FOUR);
 8001c90:	2111      	movs	r1, #17
 8001c92:	2000      	movs	r0, #0
 8001c94:	f001 f886 	bl	8002da4 <MATRIX2_Write_Char>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001c98:	2300      	movs	r3, #0
 8001c9a:	61bb      	str	r3, [r7, #24]
 8001c9c:	e010      	b.n	8001cc0 <ShowBatteryStatus+0x2b0>
			Set_LED_yellow(j,LED_RING1,100);
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	2264      	movs	r2, #100	; 0x64
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7ff fbae 	bl	8001408 <Set_LED_yellow>
			Set_LED_yellow(j,LED_RING2,100);
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	2264      	movs	r2, #100	; 0x64
 8001cb2:	2102      	movs	r1, #2
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7ff fba7 	bl	8001408 <Set_LED_yellow>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	61bb      	str	r3, [r7, #24]
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	2b1d      	cmp	r3, #29
 8001cc4:	ddeb      	ble.n	8001c9e <ShowBatteryStatus+0x28e>
		WS2812_Send(LED_RING1);
 8001cc6:	2001      	movs	r0, #1
 8001cc8:	f7ff f800 	bl	8000ccc <WS2812_Send>
		WS2812_Send(LED_RING2);
 8001ccc:	2002      	movs	r0, #2
 8001cce:	f7fe fffd 	bl	8000ccc <WS2812_Send>
 8001cd2:	e07a      	b.n	8001dca <ShowBatteryStatus+0x3ba>
	else if((batteryLevel <= 30) && (batteryLevel > 20))
 8001cd4:	79fb      	ldrb	r3, [r7, #7]
 8001cd6:	2b1e      	cmp	r3, #30
 8001cd8:	d828      	bhi.n	8001d2c <ShowBatteryStatus+0x31c>
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	2b14      	cmp	r3, #20
 8001cde:	d925      	bls.n	8001d2c <ShowBatteryStatus+0x31c>
		MATRIX1_Write_Char(0, DOT_BATT_THREE);
 8001ce0:	2112      	movs	r1, #18
 8001ce2:	2000      	movs	r0, #0
 8001ce4:	f000 fec4 	bl	8002a70 <MATRIX1_Write_Char>
		MATRIX2_Write_Char(0, DOT_BATT_THREE);
 8001ce8:	2112      	movs	r1, #18
 8001cea:	2000      	movs	r0, #0
 8001cec:	f001 f85a 	bl	8002da4 <MATRIX2_Write_Char>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]
 8001cf4:	e010      	b.n	8001d18 <ShowBatteryStatus+0x308>
			Set_LED_red(j,LED_RING1,100);
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	2264      	movs	r2, #100	; 0x64
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff fb52 	bl	80013a8 <Set_LED_red>
			Set_LED_red(j,LED_RING2,100);
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	2264      	movs	r2, #100	; 0x64
 8001d0a:	2102      	movs	r1, #2
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff fb4b 	bl	80013a8 <Set_LED_red>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	3301      	adds	r3, #1
 8001d16:	617b      	str	r3, [r7, #20]
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	2b1d      	cmp	r3, #29
 8001d1c:	ddeb      	ble.n	8001cf6 <ShowBatteryStatus+0x2e6>
		WS2812_Send(LED_RING1);
 8001d1e:	2001      	movs	r0, #1
 8001d20:	f7fe ffd4 	bl	8000ccc <WS2812_Send>
		WS2812_Send(LED_RING2);
 8001d24:	2002      	movs	r0, #2
 8001d26:	f7fe ffd1 	bl	8000ccc <WS2812_Send>
 8001d2a:	e04e      	b.n	8001dca <ShowBatteryStatus+0x3ba>
	else if(batteryLevel <= 20)
 8001d2c:	79fb      	ldrb	r3, [r7, #7]
 8001d2e:	2b14      	cmp	r3, #20
 8001d30:	d825      	bhi.n	8001d7e <ShowBatteryStatus+0x36e>
		MATRIX1_Write_Char(0, DOT_BATT_EMPTY);
 8001d32:	2113      	movs	r1, #19
 8001d34:	2000      	movs	r0, #0
 8001d36:	f000 fe9b 	bl	8002a70 <MATRIX1_Write_Char>
		MATRIX2_Write_Char(0, DOT_BATT_EMPTY);
 8001d3a:	2113      	movs	r1, #19
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	f001 f831 	bl	8002da4 <MATRIX2_Write_Char>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001d42:	2300      	movs	r3, #0
 8001d44:	613b      	str	r3, [r7, #16]
 8001d46:	e010      	b.n	8001d6a <ShowBatteryStatus+0x35a>
			Set_LED_red(j,LED_RING1,100);
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	2264      	movs	r2, #100	; 0x64
 8001d4e:	2101      	movs	r1, #1
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7ff fb29 	bl	80013a8 <Set_LED_red>
			Set_LED_red(j,LED_RING2,100);
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2264      	movs	r2, #100	; 0x64
 8001d5c:	2102      	movs	r1, #2
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff fb22 	bl	80013a8 <Set_LED_red>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	3301      	adds	r3, #1
 8001d68:	613b      	str	r3, [r7, #16]
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	2b1d      	cmp	r3, #29
 8001d6e:	ddeb      	ble.n	8001d48 <ShowBatteryStatus+0x338>
		WS2812_Send(LED_RING1);
 8001d70:	2001      	movs	r0, #1
 8001d72:	f7fe ffab 	bl	8000ccc <WS2812_Send>
		WS2812_Send(LED_RING2);	//empty
 8001d76:	2002      	movs	r0, #2
 8001d78:	f7fe ffa8 	bl	8000ccc <WS2812_Send>
}
 8001d7c:	e025      	b.n	8001dca <ShowBatteryStatus+0x3ba>
		MATRIX1_Write_Char(0, DOT_I);
 8001d7e:	2101      	movs	r1, #1
 8001d80:	2000      	movs	r0, #0
 8001d82:	f000 fe75 	bl	8002a70 <MATRIX1_Write_Char>
		MATRIX2_Write_Char(0, DOT_I);
 8001d86:	2101      	movs	r1, #1
 8001d88:	2000      	movs	r0, #0
 8001d8a:	f001 f80b 	bl	8002da4 <MATRIX2_Write_Char>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60fb      	str	r3, [r7, #12]
 8001d92:	e010      	b.n	8001db6 <ShowBatteryStatus+0x3a6>
			Set_LED_violet(j,LED_RING1,100);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	2264      	movs	r2, #100	; 0x64
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff fae9 	bl	8001374 <Set_LED_violet>
			Set_LED_violet(j,LED_RING2,100);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	2264      	movs	r2, #100	; 0x64
 8001da8:	2102      	movs	r1, #2
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7ff fae2 	bl	8001374 <Set_LED_violet>
		for(int j = 0; j<MAX_LED_RING; j++)
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	3301      	adds	r3, #1
 8001db4:	60fb      	str	r3, [r7, #12]
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2b1d      	cmp	r3, #29
 8001dba:	ddeb      	ble.n	8001d94 <ShowBatteryStatus+0x384>
		WS2812_Send(LED_RING1);
 8001dbc:	2001      	movs	r0, #1
 8001dbe:	f7fe ff85 	bl	8000ccc <WS2812_Send>
		WS2812_Send(LED_RING2);		//ovf error
 8001dc2:	2002      	movs	r0, #2
 8001dc4:	f7fe ff82 	bl	8000ccc <WS2812_Send>
}
 8001dc8:	e7ff      	b.n	8001dca <ShowBatteryStatus+0x3ba>
 8001dca:	bf00      	nop
 8001dcc:	3738      	adds	r7, #56	; 0x38
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
	...

08001dd4 <FrontLight_SetPWM>:



/*FrontLight*/
void FrontLight_SetPWM(uint16_t _pwm)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	80fb      	strh	r3, [r7, #6]
	htim4.Instance->CCR1 = _pwm;
 8001dde:	4b05      	ldr	r3, [pc, #20]	; (8001df4 <FrontLight_SetPWM+0x20>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	88fa      	ldrh	r2, [r7, #6]
 8001de4:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001de6:	bf00      	nop
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	20002e98 	.word	0x20002e98

08001df8 <FrontLight_Enable>:
void FrontLight_Enable(bool _bool)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	71fb      	strb	r3, [r7, #7]
	if(_bool == true)
 8001e02:	79fb      	ldrb	r3, [r7, #7]
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d104      	bne.n	8001e12 <FrontLight_Enable+0x1a>
		HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001e08:	2100      	movs	r1, #0
 8001e0a:	4806      	ldr	r0, [pc, #24]	; (8001e24 <FrontLight_Enable+0x2c>)
 8001e0c:	f005 f806 	bl	8006e1c <HAL_TIM_PWM_Start>
	else
		HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
}
 8001e10:	e003      	b.n	8001e1a <FrontLight_Enable+0x22>
		HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 8001e12:	2100      	movs	r1, #0
 8001e14:	4803      	ldr	r0, [pc, #12]	; (8001e24 <FrontLight_Enable+0x2c>)
 8001e16:	f005 f8c9 	bl	8006fac <HAL_TIM_PWM_Stop>
}
 8001e1a:	bf00      	nop
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20002e98 	.word	0x20002e98

08001e28 <Set_Belt_Color>:
/*Control algorithm*/
static color beltRGB;
static uint16_t belt_action_cnt = 0;
static uint8_t prev_belt_action = 0xFF;
void Set_Belt_Color( uint8_t belt_color )
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	71fb      	strb	r3, [r7, #7]
	belt_action_cnt = 0;
 8001e32:	4b47      	ldr	r3, [pc, #284]	; (8001f50 <Set_Belt_Color+0x128>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	801a      	strh	r2, [r3, #0]
	prev_belt_action = 0xFF;
 8001e38:	4b46      	ldr	r3, [pc, #280]	; (8001f54 <Set_Belt_Color+0x12c>)
 8001e3a:	22ff      	movs	r2, #255	; 0xff
 8001e3c:	701a      	strb	r2, [r3, #0]
	switch(belt_color)
 8001e3e:	79fb      	ldrb	r3, [r7, #7]
 8001e40:	3b01      	subs	r3, #1
 8001e42:	2b06      	cmp	r3, #6
 8001e44:	d872      	bhi.n	8001f2c <Set_Belt_Color+0x104>
 8001e46:	a201      	add	r2, pc, #4	; (adr r2, 8001e4c <Set_Belt_Color+0x24>)
 8001e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e4c:	08001e69 	.word	0x08001e69
 8001e50:	08001e85 	.word	0x08001e85
 8001e54:	08001ea1 	.word	0x08001ea1
 8001e58:	08001ebd 	.word	0x08001ebd
 8001e5c:	08001ed9 	.word	0x08001ed9
 8001e60:	08001ef5 	.word	0x08001ef5
 8001e64:	08001f11 	.word	0x08001f11
	{
		case 1 : beltRGB = GetColorCode(COLORDEFAULT); break;
 8001e68:	2001      	movs	r0, #1
 8001e6a:	f7ff fb3d 	bl	80014e8 <GetColorCode>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	4b39      	ldr	r3, [pc, #228]	; (8001f58 <Set_Belt_Color+0x130>)
 8001e72:	4611      	mov	r1, r2
 8001e74:	7019      	strb	r1, [r3, #0]
 8001e76:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001e7a:	7059      	strb	r1, [r3, #1]
 8001e7c:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001e80:	709a      	strb	r2, [r3, #2]
 8001e82:	e061      	b.n	8001f48 <Set_Belt_Color+0x120>
		case 2 : beltRGB = GetColorCode(COLOROFF); break;
 8001e84:	2002      	movs	r0, #2
 8001e86:	f7ff fb2f 	bl	80014e8 <GetColorCode>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	4b32      	ldr	r3, [pc, #200]	; (8001f58 <Set_Belt_Color+0x130>)
 8001e8e:	4611      	mov	r1, r2
 8001e90:	7019      	strb	r1, [r3, #0]
 8001e92:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001e96:	7059      	strb	r1, [r3, #1]
 8001e98:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001e9c:	709a      	strb	r2, [r3, #2]
 8001e9e:	e053      	b.n	8001f48 <Set_Belt_Color+0x120>
		case 3 : beltRGB = GetColorCode(COLORORANGE); break;
 8001ea0:	2003      	movs	r0, #3
 8001ea2:	f7ff fb21 	bl	80014e8 <GetColorCode>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	4b2b      	ldr	r3, [pc, #172]	; (8001f58 <Set_Belt_Color+0x130>)
 8001eaa:	4611      	mov	r1, r2
 8001eac:	7019      	strb	r1, [r3, #0]
 8001eae:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001eb2:	7059      	strb	r1, [r3, #1]
 8001eb4:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001eb8:	709a      	strb	r2, [r3, #2]
 8001eba:	e045      	b.n	8001f48 <Set_Belt_Color+0x120>
		case 4 : beltRGB = GetColorCode(COLORRED); break;
 8001ebc:	2004      	movs	r0, #4
 8001ebe:	f7ff fb13 	bl	80014e8 <GetColorCode>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	4b24      	ldr	r3, [pc, #144]	; (8001f58 <Set_Belt_Color+0x130>)
 8001ec6:	4611      	mov	r1, r2
 8001ec8:	7019      	strb	r1, [r3, #0]
 8001eca:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001ece:	7059      	strb	r1, [r3, #1]
 8001ed0:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001ed4:	709a      	strb	r2, [r3, #2]
 8001ed6:	e037      	b.n	8001f48 <Set_Belt_Color+0x120>
		case 5 : beltRGB = GetColorCode(COLORSKYBLUE); break;
 8001ed8:	2005      	movs	r0, #5
 8001eda:	f7ff fb05 	bl	80014e8 <GetColorCode>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	4b1d      	ldr	r3, [pc, #116]	; (8001f58 <Set_Belt_Color+0x130>)
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	7019      	strb	r1, [r3, #0]
 8001ee6:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001eea:	7059      	strb	r1, [r3, #1]
 8001eec:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001ef0:	709a      	strb	r2, [r3, #2]
 8001ef2:	e029      	b.n	8001f48 <Set_Belt_Color+0x120>
		case 6 : beltRGB = GetColorCode(COLORVIOLET); break;
 8001ef4:	2006      	movs	r0, #6
 8001ef6:	f7ff faf7 	bl	80014e8 <GetColorCode>
 8001efa:	4602      	mov	r2, r0
 8001efc:	4b16      	ldr	r3, [pc, #88]	; (8001f58 <Set_Belt_Color+0x130>)
 8001efe:	4611      	mov	r1, r2
 8001f00:	7019      	strb	r1, [r3, #0]
 8001f02:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001f06:	7059      	strb	r1, [r3, #1]
 8001f08:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001f0c:	709a      	strb	r2, [r3, #2]
 8001f0e:	e01b      	b.n	8001f48 <Set_Belt_Color+0x120>
		case 7 : beltRGB = GetColorCode(COLORGREEN); break;
 8001f10:	2007      	movs	r0, #7
 8001f12:	f7ff fae9 	bl	80014e8 <GetColorCode>
 8001f16:	4602      	mov	r2, r0
 8001f18:	4b0f      	ldr	r3, [pc, #60]	; (8001f58 <Set_Belt_Color+0x130>)
 8001f1a:	4611      	mov	r1, r2
 8001f1c:	7019      	strb	r1, [r3, #0]
 8001f1e:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001f22:	7059      	strb	r1, [r3, #1]
 8001f24:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001f28:	709a      	strb	r2, [r3, #2]
 8001f2a:	e00d      	b.n	8001f48 <Set_Belt_Color+0x120>
		default : beltRGB = GetColorCode(COLORDEFAULT); break;
 8001f2c:	2001      	movs	r0, #1
 8001f2e:	f7ff fadb 	bl	80014e8 <GetColorCode>
 8001f32:	4602      	mov	r2, r0
 8001f34:	4b08      	ldr	r3, [pc, #32]	; (8001f58 <Set_Belt_Color+0x130>)
 8001f36:	4611      	mov	r1, r2
 8001f38:	7019      	strb	r1, [r3, #0]
 8001f3a:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001f3e:	7059      	strb	r1, [r3, #1]
 8001f40:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001f44:	709a      	strb	r2, [r3, #2]
 8001f46:	bf00      	nop
	}
}
 8001f48:	bf00      	nop
 8001f4a:	3708      	adds	r7, #8
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	200029fc 	.word	0x200029fc
 8001f54:	20000002 	.word	0x20000002
 8001f58:	200029f8 	.word	0x200029f8

08001f5c <Set_Belt_Action>:
static uint16_t stop_idx = 0;
void Set_Belt_Action( uint8_t belt_action )
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	4603      	mov	r3, r0
 8001f64:	71fb      	strb	r3, [r7, #7]
	switch(belt_action)
 8001f66:	79fb      	ldrb	r3, [r7, #7]
 8001f68:	2b04      	cmp	r3, #4
 8001f6a:	d862      	bhi.n	8002032 <Set_Belt_Action+0xd6>
 8001f6c:	a201      	add	r2, pc, #4	; (adr r2, 8001f74 <Set_Belt_Action+0x18>)
 8001f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f72:	bf00      	nop
 8001f74:	08001f89 	.word	0x08001f89
 8001f78:	08001fdf 	.word	0x08001fdf
 8001f7c:	08001feb 	.word	0x08001feb
 8001f80:	08001ff7 	.word	0x08001ff7
 8001f84:	08002021 	.word	0x08002021
	{
		case 0 : //STOP
			stop_idx++;
 8001f88:	4b2f      	ldr	r3, [pc, #188]	; (8002048 <Set_Belt_Action+0xec>)
 8001f8a:	881b      	ldrh	r3, [r3, #0]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	4b2d      	ldr	r3, [pc, #180]	; (8002048 <Set_Belt_Action+0xec>)
 8001f92:	801a      	strh	r2, [r3, #0]
			if(stop_idx > 1000) // set interval 1sec
 8001f94:	4b2c      	ldr	r3, [pc, #176]	; (8002048 <Set_Belt_Action+0xec>)
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f9c:	d909      	bls.n	8001fb2 <Set_Belt_Action+0x56>
			{
				stop_idx = 0;
 8001f9e:	4b2a      	ldr	r3, [pc, #168]	; (8002048 <Set_Belt_Action+0xec>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	801a      	strh	r2, [r3, #0]
				Belt_Allset_LED(beltRGB);
 8001fa4:	4b29      	ldr	r3, [pc, #164]	; (800204c <Set_Belt_Action+0xf0>)
 8001fa6:	6818      	ldr	r0, [r3, #0]
 8001fa8:	f7ff f8b0 	bl	800110c <Belt_Allset_LED>
				WS2812_Send(LED_BELT);
 8001fac:	2003      	movs	r0, #3
 8001fae:	f7fe fe8d 	bl	8000ccc <WS2812_Send>
			}
			if(prev_belt_action != belt_action )
 8001fb2:	4b27      	ldr	r3, [pc, #156]	; (8002050 <Set_Belt_Action+0xf4>)
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	79fa      	ldrb	r2, [r7, #7]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d03e      	beq.n	800203a <Set_Belt_Action+0xde>
			{
				prev_belt_action = belt_action;
 8001fbc:	4a24      	ldr	r2, [pc, #144]	; (8002050 <Set_Belt_Action+0xf4>)
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	7013      	strb	r3, [r2, #0]
				belt_action_cnt = 0;
 8001fc2:	4b24      	ldr	r3, [pc, #144]	; (8002054 <Set_Belt_Action+0xf8>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	801a      	strh	r2, [r3, #0]
				stop_idx = 0;
 8001fc8:	4b1f      	ldr	r3, [pc, #124]	; (8002048 <Set_Belt_Action+0xec>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	801a      	strh	r2, [r3, #0]
				Belt_Allset_LED(beltRGB);
 8001fce:	4b1f      	ldr	r3, [pc, #124]	; (800204c <Set_Belt_Action+0xf0>)
 8001fd0:	6818      	ldr	r0, [r3, #0]
 8001fd2:	f7ff f89b 	bl	800110c <Belt_Allset_LED>
				WS2812_Send(LED_BELT);
 8001fd6:	2003      	movs	r0, #3
 8001fd8:	f7fe fe78 	bl	8000ccc <WS2812_Send>
			}
			break;
 8001fdc:	e02d      	b.n	800203a <Set_Belt_Action+0xde>
		case 1 : Belt_MODE_rotation(0,beltRGB); break; //move_CW
 8001fde:	4b1b      	ldr	r3, [pc, #108]	; (800204c <Set_Belt_Action+0xf0>)
 8001fe0:	6819      	ldr	r1, [r3, #0]
 8001fe2:	2000      	movs	r0, #0
 8001fe4:	f7ff fbb4 	bl	8001750 <Belt_MODE_rotation>
 8001fe8:	e02a      	b.n	8002040 <Set_Belt_Action+0xe4>
		case 2 : Belt_MODE_rotation(1,beltRGB); break; //move_CCW
 8001fea:	4b18      	ldr	r3, [pc, #96]	; (800204c <Set_Belt_Action+0xf0>)
 8001fec:	6819      	ldr	r1, [r3, #0]
 8001fee:	2001      	movs	r0, #1
 8001ff0:	f7ff fbae 	bl	8001750 <Belt_MODE_rotation>
 8001ff4:	e024      	b.n	8002040 <Set_Belt_Action+0xe4>

		case 3 : //blink
			belt_action_cnt++;
 8001ff6:	4b17      	ldr	r3, [pc, #92]	; (8002054 <Set_Belt_Action+0xf8>)
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	4b15      	ldr	r3, [pc, #84]	; (8002054 <Set_Belt_Action+0xf8>)
 8002000:	801a      	strh	r2, [r3, #0]
			if(belt_action_cnt >= BELT_BLINK_INTERVAL)
 8002002:	4b14      	ldr	r3, [pc, #80]	; (8002054 <Set_Belt_Action+0xf8>)
 8002004:	881b      	ldrh	r3, [r3, #0]
 8002006:	2b13      	cmp	r3, #19
 8002008:	d919      	bls.n	800203e <Set_Belt_Action+0xe2>
			{
				belt_action_cnt = 0;
 800200a:	4b12      	ldr	r3, [pc, #72]	; (8002054 <Set_Belt_Action+0xf8>)
 800200c:	2200      	movs	r2, #0
 800200e:	801a      	strh	r2, [r3, #0]
				Belt_Toggle_LED(beltRGB);
 8002010:	4b0e      	ldr	r3, [pc, #56]	; (800204c <Set_Belt_Action+0xf0>)
 8002012:	6818      	ldr	r0, [r3, #0]
 8002014:	f7ff f994 	bl	8001340 <Belt_Toggle_LED>
				WS2812_Send(LED_BELT);
 8002018:	2003      	movs	r0, #3
 800201a:	f7fe fe57 	bl	8000ccc <WS2812_Send>
			}
			break;
 800201e:	e00e      	b.n	800203e <Set_Belt_Action+0xe2>
		case 4 :
			belt_action_cnt = 0;
 8002020:	4b0c      	ldr	r3, [pc, #48]	; (8002054 <Set_Belt_Action+0xf8>)
 8002022:	2200      	movs	r2, #0
 8002024:	801a      	strh	r2, [r3, #0]
			Belt_MODE_breathing(100,beltRGB);
 8002026:	4b09      	ldr	r3, [pc, #36]	; (800204c <Set_Belt_Action+0xf0>)
 8002028:	6819      	ldr	r1, [r3, #0]
 800202a:	2064      	movs	r0, #100	; 0x64
 800202c:	f7ff fac6 	bl	80015bc <Belt_MODE_breathing>
			break;
 8002030:	e006      	b.n	8002040 <Set_Belt_Action+0xe4>
		default :
			belt_action_cnt = 0;
 8002032:	4b08      	ldr	r3, [pc, #32]	; (8002054 <Set_Belt_Action+0xf8>)
 8002034:	2200      	movs	r2, #0
 8002036:	801a      	strh	r2, [r3, #0]
			break;
 8002038:	e002      	b.n	8002040 <Set_Belt_Action+0xe4>
			break;
 800203a:	bf00      	nop
 800203c:	e000      	b.n	8002040 <Set_Belt_Action+0xe4>
			break;
 800203e:	bf00      	nop
	}
}
 8002040:	bf00      	nop
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	200029fe 	.word	0x200029fe
 800204c:	200029f8 	.word	0x200029f8
 8002050:	20000002 	.word	0x20000002
 8002054:	200029fc 	.word	0x200029fc

08002058 <EyeControl>:
void EyeControl(uint8_t eye_status)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	4603      	mov	r3, r0
 8002060:	71fb      	strb	r3, [r7, #7]
	switch(eye_status)
 8002062:	79fb      	ldrb	r3, [r7, #7]
 8002064:	2b06      	cmp	r3, #6
 8002066:	f200 80ac 	bhi.w	80021c2 <EyeControl+0x16a>
 800206a:	a201      	add	r2, pc, #4	; (adr r2, 8002070 <EyeControl+0x18>)
 800206c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002070:	0800208d 	.word	0x0800208d
 8002074:	080020a3 	.word	0x080020a3
 8002078:	080020c1 	.word	0x080020c1
 800207c:	080020cd 	.word	0x080020cd
 8002080:	080020eb 	.word	0x080020eb
 8002084:	08002109 	.word	0x08002109
 8002088:	080021a5 	.word	0x080021a5
	{
	case EYESTATUSOFF : //OFF mode
		Ring1_Reset_LED();
 800208c:	f7ff f856 	bl	800113c <Ring1_Reset_LED>
		Ring2_Reset_LED();
 8002090:	f7ff f884 	bl	800119c <Ring2_Reset_LED>
		WS2812_Send(LED_RING1);
 8002094:	2001      	movs	r0, #1
 8002096:	f7fe fe19 	bl	8000ccc <WS2812_Send>
		WS2812_Send(LED_RING2);
 800209a:	2002      	movs	r0, #2
 800209c:	f7fe fe16 	bl	8000ccc <WS2812_Send>
		break;
 80020a0:	e097      	b.n	80021d2 <EyeControl+0x17a>

	case EYESTATUSDEFAULT : //default mode
		Ring1_MODE_breathing(100);
 80020a2:	2064      	movs	r0, #100	; 0x64
 80020a4:	f7ff fb90 	bl	80017c8 <Ring1_MODE_breathing>
		Ring2_MODE_breathing(100);
 80020a8:	2064      	movs	r0, #100	; 0x64
 80020aa:	f7ff fc1f 	bl	80018ec <Ring2_MODE_breathing>
		MATRIX1_Write_Char(0, DOT_DEFAULT);
 80020ae:	2107      	movs	r1, #7
 80020b0:	2000      	movs	r0, #0
 80020b2:	f000 fcdd 	bl	8002a70 <MATRIX1_Write_Char>
		MATRIX2_Write_Char(0, DOT_DEFAULT);
 80020b6:	2107      	movs	r1, #7
 80020b8:	2000      	movs	r0, #0
 80020ba:	f000 fe73 	bl	8002da4 <MATRIX2_Write_Char>
		break;
 80020be:	e088      	b.n	80021d2 <EyeControl+0x17a>

	case EYESTATUSBATTERY : //battery mode
		ShowBatteryStatus(eyeAction);
 80020c0:	4b46      	ldr	r3, [pc, #280]	; (80021dc <EyeControl+0x184>)
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff fca3 	bl	8001a10 <ShowBatteryStatus>
		break;
 80020ca:	e082      	b.n	80021d2 <EyeControl+0x17a>

	case EYESTATUSSMILE : //smile mode
		Ring1_MODE_breathing(100);
 80020cc:	2064      	movs	r0, #100	; 0x64
 80020ce:	f7ff fb7b 	bl	80017c8 <Ring1_MODE_breathing>
		Ring2_MODE_breathing(100);
 80020d2:	2064      	movs	r0, #100	; 0x64
 80020d4:	f7ff fc0a 	bl	80018ec <Ring2_MODE_breathing>
		MATRIX1_Write_Char(0, DOT_EXCITED);
 80020d8:	2109      	movs	r1, #9
 80020da:	2000      	movs	r0, #0
 80020dc:	f000 fcc8 	bl	8002a70 <MATRIX1_Write_Char>
		MATRIX2_Write_Char(0, DOT_EXCITED);
 80020e0:	2109      	movs	r1, #9
 80020e2:	2000      	movs	r0, #0
 80020e4:	f000 fe5e 	bl	8002da4 <MATRIX2_Write_Char>
		break;
 80020e8:	e073      	b.n	80021d2 <EyeControl+0x17a>

	case EYESTATUSHEART : //heart mode
		Ring1_MODE_breathing(100);
 80020ea:	2064      	movs	r0, #100	; 0x64
 80020ec:	f7ff fb6c 	bl	80017c8 <Ring1_MODE_breathing>
		Ring2_MODE_breathing(100);
 80020f0:	2064      	movs	r0, #100	; 0x64
 80020f2:	f7ff fbfb 	bl	80018ec <Ring2_MODE_breathing>
		MATRIX1_Write_Char(0, DOT_HEART);
 80020f6:	2108      	movs	r1, #8
 80020f8:	2000      	movs	r0, #0
 80020fa:	f000 fcb9 	bl	8002a70 <MATRIX1_Write_Char>
		MATRIX2_Write_Char(0, DOT_HEART);
 80020fe:	2108      	movs	r1, #8
 8002100:	2000      	movs	r0, #0
 8002102:	f000 fe4f 	bl	8002da4 <MATRIX2_Write_Char>
		break;
 8002106:	e064      	b.n	80021d2 <EyeControl+0x17a>

	case EYESTATUSHELLO : //hello mode
		if(eyeHelloFlag == 0) helloItr++;
 8002108:	4b35      	ldr	r3, [pc, #212]	; (80021e0 <EyeControl+0x188>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d106      	bne.n	800211e <EyeControl+0xc6>
 8002110:	4b34      	ldr	r3, [pc, #208]	; (80021e4 <EyeControl+0x18c>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	3301      	adds	r3, #1
 8002116:	b2da      	uxtb	r2, r3
 8002118:	4b32      	ldr	r3, [pc, #200]	; (80021e4 <EyeControl+0x18c>)
 800211a:	701a      	strb	r2, [r3, #0]
 800211c:	e005      	b.n	800212a <EyeControl+0xd2>
		else helloItr = helloItr + 5;
 800211e:	4b31      	ldr	r3, [pc, #196]	; (80021e4 <EyeControl+0x18c>)
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	3305      	adds	r3, #5
 8002124:	b2da      	uxtb	r2, r3
 8002126:	4b2f      	ldr	r3, [pc, #188]	; (80021e4 <EyeControl+0x18c>)
 8002128:	701a      	strb	r2, [r3, #0]

		Ring1_MODE_breathing(100);
 800212a:	2064      	movs	r0, #100	; 0x64
 800212c:	f7ff fb4c 	bl	80017c8 <Ring1_MODE_breathing>
		Ring2_MODE_breathing(100);
 8002130:	2064      	movs	r0, #100	; 0x64
 8002132:	f7ff fbdb 	bl	80018ec <Ring2_MODE_breathing>

		if(helloItr >= 100)
 8002136:	4b2b      	ldr	r3, [pc, #172]	; (80021e4 <EyeControl+0x18c>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	2b63      	cmp	r3, #99	; 0x63
 800213c:	d90d      	bls.n	800215a <EyeControl+0x102>
		{
			if(eyeHelloFlag == 0) eyeHelloFlag = 1;
 800213e:	4b28      	ldr	r3, [pc, #160]	; (80021e0 <EyeControl+0x188>)
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d103      	bne.n	800214e <EyeControl+0xf6>
 8002146:	4b26      	ldr	r3, [pc, #152]	; (80021e0 <EyeControl+0x188>)
 8002148:	2201      	movs	r2, #1
 800214a:	701a      	strb	r2, [r3, #0]
 800214c:	e002      	b.n	8002154 <EyeControl+0xfc>
			else eyeHelloFlag = 0;
 800214e:	4b24      	ldr	r3, [pc, #144]	; (80021e0 <EyeControl+0x188>)
 8002150:	2200      	movs	r2, #0
 8002152:	701a      	strb	r2, [r3, #0]
			helloItr = 0;
 8002154:	4b23      	ldr	r3, [pc, #140]	; (80021e4 <EyeControl+0x18c>)
 8002156:	2200      	movs	r2, #0
 8002158:	701a      	strb	r2, [r3, #0]
		}
		if(eyeHelloFlag == 0)
 800215a:	4b21      	ldr	r3, [pc, #132]	; (80021e0 <EyeControl+0x188>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d10d      	bne.n	800217e <EyeControl+0x126>
		{
			MATRIX1_Write_Char(0, 6);DWT_Delay_us(50);
 8002162:	2106      	movs	r1, #6
 8002164:	2000      	movs	r0, #0
 8002166:	f000 fc83 	bl	8002a70 <MATRIX1_Write_Char>
 800216a:	2032      	movs	r0, #50	; 0x32
 800216c:	f000 fe72 	bl	8002e54 <DWT_Delay_us>
			MATRIX2_Write_Char(0, 6);DWT_Delay_us(50);
 8002170:	2106      	movs	r1, #6
 8002172:	2000      	movs	r0, #0
 8002174:	f000 fe16 	bl	8002da4 <MATRIX2_Write_Char>
 8002178:	2032      	movs	r0, #50	; 0x32
 800217a:	f000 fe6b 	bl	8002e54 <DWT_Delay_us>
		}
		if(eyeHelloFlag == 1)
 800217e:	4b18      	ldr	r3, [pc, #96]	; (80021e0 <EyeControl+0x188>)
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	2b01      	cmp	r3, #1
 8002184:	d124      	bne.n	80021d0 <EyeControl+0x178>
		{
			MATRIX1_Write_Char(0, 0);DWT_Delay_us(50);
 8002186:	2100      	movs	r1, #0
 8002188:	2000      	movs	r0, #0
 800218a:	f000 fc71 	bl	8002a70 <MATRIX1_Write_Char>
 800218e:	2032      	movs	r0, #50	; 0x32
 8002190:	f000 fe60 	bl	8002e54 <DWT_Delay_us>
			MATRIX2_Write_Char(0, 0);DWT_Delay_us(50);
 8002194:	2100      	movs	r1, #0
 8002196:	2000      	movs	r0, #0
 8002198:	f000 fe04 	bl	8002da4 <MATRIX2_Write_Char>
 800219c:	2032      	movs	r0, #50	; 0x32
 800219e:	f000 fe59 	bl	8002e54 <DWT_Delay_us>
		}

		break;
 80021a2:	e015      	b.n	80021d0 <EyeControl+0x178>

	case EYESTATUSHAPPY : //happy mode
			Ring1_MODE_breathing(100);
 80021a4:	2064      	movs	r0, #100	; 0x64
 80021a6:	f7ff fb0f 	bl	80017c8 <Ring1_MODE_breathing>
			Ring2_MODE_breathing(100);
 80021aa:	2064      	movs	r0, #100	; 0x64
 80021ac:	f7ff fb9e 	bl	80018ec <Ring2_MODE_breathing>
			MATRIX1_Write_Char(0, 10);
 80021b0:	210a      	movs	r1, #10
 80021b2:	2000      	movs	r0, #0
 80021b4:	f000 fc5c 	bl	8002a70 <MATRIX1_Write_Char>
			MATRIX2_Write_Char(0, 10);
 80021b8:	210a      	movs	r1, #10
 80021ba:	2000      	movs	r0, #0
 80021bc:	f000 fdf2 	bl	8002da4 <MATRIX2_Write_Char>
		break;
 80021c0:	e007      	b.n	80021d2 <EyeControl+0x17a>

	default :
			Ring1_MODE_rotation(1);
 80021c2:	2001      	movs	r0, #1
 80021c4:	f7ff fb4a 	bl	800185c <Ring1_MODE_rotation>
			Ring2_MODE_rotation(0);
 80021c8:	2000      	movs	r0, #0
 80021ca:	f7ff fbd9 	bl	8001980 <Ring2_MODE_rotation>
		break;
 80021ce:	e000      	b.n	80021d2 <EyeControl+0x17a>
		break;
 80021d0:	bf00      	nop
	}
}
 80021d2:	bf00      	nop
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000001 	.word	0x20000001
 80021e0:	20000201 	.word	0x20000201
 80021e4:	20000200 	.word	0x20000200

080021e8 <LED_Control_Set>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
void LED_Control_Set(uint8_t category,uint8_t mode, uint8_t action)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4603      	mov	r3, r0
 80021f0:	71fb      	strb	r3, [r7, #7]
 80021f2:	460b      	mov	r3, r1
 80021f4:	71bb      	strb	r3, [r7, #6]
 80021f6:	4613      	mov	r3, r2
 80021f8:	717b      	strb	r3, [r7, #5]
	switch(category)
 80021fa:	79fb      	ldrb	r3, [r7, #7]
 80021fc:	3b01      	subs	r3, #1
 80021fe:	2b03      	cmp	r3, #3
 8002200:	d83e      	bhi.n	8002280 <LED_Control_Set+0x98>
 8002202:	a201      	add	r2, pc, #4	; (adr r2, 8002208 <LED_Control_Set+0x20>)
 8002204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002208:	08002219 	.word	0x08002219
 800220c:	08002227 	.word	0x08002227
 8002210:	0800223f 	.word	0x0800223f
 8002214:	08002281 	.word	0x08002281
	{
		case LEDCATEGORYEYE :
			gv.LED_EYE_Status = mode;
 8002218:	4a1d      	ldr	r2, [pc, #116]	; (8002290 <LED_Control_Set+0xa8>)
 800221a:	79bb      	ldrb	r3, [r7, #6]
 800221c:	7193      	strb	r3, [r2, #6]
			gv.LED_EYE_Action = action;
 800221e:	4a1c      	ldr	r2, [pc, #112]	; (8002290 <LED_Control_Set+0xa8>)
 8002220:	797b      	ldrb	r3, [r7, #5]
 8002222:	71d3      	strb	r3, [r2, #7]
			break;
 8002224:	e02f      	b.n	8002286 <LED_Control_Set+0x9e>
		case LEDCATEGORYBELT :
			gv.LED_Belt_Status = mode;
 8002226:	4a1a      	ldr	r2, [pc, #104]	; (8002290 <LED_Control_Set+0xa8>)
 8002228:	79bb      	ldrb	r3, [r7, #6]
 800222a:	7213      	strb	r3, [r2, #8]
			gv.LED_Belt_Action = action;
 800222c:	4a18      	ldr	r2, [pc, #96]	; (8002290 <LED_Control_Set+0xa8>)
 800222e:	797b      	ldrb	r3, [r7, #5]
 8002230:	7253      	strb	r3, [r2, #9]
			Set_Belt_Color( gv.LED_Belt_Status );
 8002232:	4b17      	ldr	r3, [pc, #92]	; (8002290 <LED_Control_Set+0xa8>)
 8002234:	7a1b      	ldrb	r3, [r3, #8]
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff fdf6 	bl	8001e28 <Set_Belt_Color>

			break;
 800223c:	e023      	b.n	8002286 <LED_Control_Set+0x9e>
		case LEDCATEGORYHEAD :
			gv.LED_Front_Status = mode;
 800223e:	4a14      	ldr	r2, [pc, #80]	; (8002290 <LED_Control_Set+0xa8>)
 8002240:	79bb      	ldrb	r3, [r7, #6]
 8002242:	7293      	strb	r3, [r2, #10]
			gv.LED_Front_Action = action;
 8002244:	4a12      	ldr	r2, [pc, #72]	; (8002290 <LED_Control_Set+0xa8>)
 8002246:	797b      	ldrb	r3, [r7, #5]
 8002248:	72d3      	strb	r3, [r2, #11]
			if(gv.LED_Front_Action == 0 )
 800224a:	4b11      	ldr	r3, [pc, #68]	; (8002290 <LED_Control_Set+0xa8>)
 800224c:	7adb      	ldrb	r3, [r3, #11]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d10f      	bne.n	8002272 <LED_Control_Set+0x8a>
			{
				if(gv.LED_Front_Status == 1) FrontLight_SetPWM(250);//LED ON
 8002252:	4b0f      	ldr	r3, [pc, #60]	; (8002290 <LED_Control_Set+0xa8>)
 8002254:	7a9b      	ldrb	r3, [r3, #10]
 8002256:	2b01      	cmp	r3, #1
 8002258:	d103      	bne.n	8002262 <LED_Control_Set+0x7a>
 800225a:	20fa      	movs	r0, #250	; 0xfa
 800225c:	f7ff fdba 	bl	8001dd4 <FrontLight_SetPWM>
				else if(gv.LED_Front_Status == 2) FrontLight_SetPWM(0);//LED OFF
			}
			else FrontLight_SetPWM(gv.LED_Front_Action);
			break;
 8002260:	e010      	b.n	8002284 <LED_Control_Set+0x9c>
				else if(gv.LED_Front_Status == 2) FrontLight_SetPWM(0);//LED OFF
 8002262:	4b0b      	ldr	r3, [pc, #44]	; (8002290 <LED_Control_Set+0xa8>)
 8002264:	7a9b      	ldrb	r3, [r3, #10]
 8002266:	2b02      	cmp	r3, #2
 8002268:	d10c      	bne.n	8002284 <LED_Control_Set+0x9c>
 800226a:	2000      	movs	r0, #0
 800226c:	f7ff fdb2 	bl	8001dd4 <FrontLight_SetPWM>
			break;
 8002270:	e008      	b.n	8002284 <LED_Control_Set+0x9c>
			else FrontLight_SetPWM(gv.LED_Front_Action);
 8002272:	4b07      	ldr	r3, [pc, #28]	; (8002290 <LED_Control_Set+0xa8>)
 8002274:	7adb      	ldrb	r3, [r3, #11]
 8002276:	b29b      	uxth	r3, r3
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff fdab 	bl	8001dd4 <FrontLight_SetPWM>
			break;
 800227e:	e001      	b.n	8002284 <LED_Control_Set+0x9c>
		case LEDCATEGORYBACK :
			break;
		default : break;
 8002280:	bf00      	nop
 8002282:	e000      	b.n	8002286 <LED_Control_Set+0x9e>
			break;
 8002284:	bf00      	nop
	}
}
 8002286:	bf00      	nop
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	200001f0 	.word	0x200001f0
 8002294:	00000000 	.word	0x00000000

08002298 <init_pwm_leds>:




void init_pwm_leds(void)
{
 8002298:	b590      	push	{r4, r7, lr}
 800229a:	b095      	sub	sp, #84	; 0x54
 800229c:	af12      	add	r7, sp, #72	; 0x48
	// FRONT LIGHT
	FrontLight_Enable(true);
 800229e:	2001      	movs	r0, #1
 80022a0:	f7ff fdaa 	bl	8001df8 <FrontLight_Enable>
	FrontLight_SetPWM(FRONTLIGHTON);
 80022a4:	4b42      	ldr	r3, [pc, #264]	; (80023b0 <init_pwm_leds+0x118>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7fe fa4c 	bl	8000748 <__aeabi_ui2d>
 80022b0:	a33d      	add	r3, pc, #244	; (adr r3, 80023a8 <init_pwm_leds+0x110>)
 80022b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b6:	f7fd ffdb 	bl	8000270 <__aeabi_dmul>
 80022ba:	4602      	mov	r2, r0
 80022bc:	460b      	mov	r3, r1
 80022be:	4610      	mov	r0, r2
 80022c0:	4619      	mov	r1, r3
 80022c2:	f7fe fabb 	bl	800083c <__aeabi_d2uiz>
 80022c6:	4603      	mov	r3, r0
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7ff fd82 	bl	8001dd4 <FrontLight_SetPWM>

	// WS2812
	LED_PWM_init();
 80022d0:	f7fe fc56 	bl	8000b80 <LED_PWM_init>

	// CLEAR
	// RING1 / RING2
	Ring_Rotate_Init();
 80022d4:	f7fe ffe2 	bl	800129c <Ring_Rotate_Init>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, 1); // eye1 en
 80022d8:	2201      	movs	r2, #1
 80022da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022de:	4835      	ldr	r0, [pc, #212]	; (80023b4 <init_pwm_leds+0x11c>)
 80022e0:	f003 fd18 	bl	8005d14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, 1); // eye2 en
 80022e4:	2201      	movs	r2, #1
 80022e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022ea:	4832      	ldr	r0, [pc, #200]	; (80023b4 <init_pwm_leds+0x11c>)
 80022ec:	f003 fd12 	bl	8005d14 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80022f0:	2064      	movs	r0, #100	; 0x64
 80022f2:	f002 fedb 	bl	80050ac <HAL_Delay>
	Ring1_Reset_LED();
 80022f6:	f7fe ff21 	bl	800113c <Ring1_Reset_LED>
	WS2812_Send(LED_RING1);
 80022fa:	2001      	movs	r0, #1
 80022fc:	f7fe fce6 	bl	8000ccc <WS2812_Send>
	Ring2_Reset_LED();
 8002300:	f7fe ff4c 	bl	800119c <Ring2_Reset_LED>
	WS2812_Send(LED_RING2);
 8002304:	2002      	movs	r0, #2
 8002306:	f7fe fce1 	bl	8000ccc <WS2812_Send>

	// BELT
	Belt_Rotate_Init();
 800230a:	f7fe ff77 	bl	80011fc <Belt_Rotate_Init>
	Belt_Reset_LED();
 800230e:	f7fe fecd 	bl	80010ac <Belt_Reset_LED>
	WS2812_Send(LED_BELT);
 8002312:	2003      	movs	r0, #3
 8002314:	f7fe fcda 	bl	8000ccc <WS2812_Send>

	// INIT
	Belt_Allset_LED(GetColorCode(COLORORANGE));
 8002318:	2003      	movs	r0, #3
 800231a:	f7ff f8e5 	bl	80014e8 <GetColorCode>
 800231e:	4603      	mov	r3, r0
 8002320:	461a      	mov	r2, r3
 8002322:	713a      	strb	r2, [r7, #4]
 8002324:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8002328:	717a      	strb	r2, [r7, #5]
 800232a:	f3c3 4307 	ubfx	r3, r3, #16, #8
 800232e:	71bb      	strb	r3, [r7, #6]
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7fe feeb 	bl	800110c <Belt_Allset_LED>
	WS2812_Send(LED_BELT);
 8002336:	2003      	movs	r0, #3
 8002338:	f7fe fcc8 	bl	8000ccc <WS2812_Send>


	// DOT MATRIX INTI
	DOT_MATRIX1_Init(hspi1);
 800233c:	4c1e      	ldr	r4, [pc, #120]	; (80023b8 <init_pwm_leds+0x120>)
 800233e:	4668      	mov	r0, sp
 8002340:	f104 0310 	add.w	r3, r4, #16
 8002344:	2248      	movs	r2, #72	; 0x48
 8002346:	4619      	mov	r1, r3
 8002348:	f009 fcc7 	bl	800bcda <memcpy>
 800234c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002350:	f000 fa8e 	bl	8002870 <DOT_MATRIX1_Init>
	DOT_MATRIX2_Init(hspi1);
 8002354:	4c18      	ldr	r4, [pc, #96]	; (80023b8 <init_pwm_leds+0x120>)
 8002356:	4668      	mov	r0, sp
 8002358:	f104 0310 	add.w	r3, r4, #16
 800235c:	2248      	movs	r2, #72	; 0x48
 800235e:	4619      	mov	r1, r3
 8002360:	f009 fcbb 	bl	800bcda <memcpy>
 8002364:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002368:	f000 fc1c 	bl	8002ba4 <DOT_MATRIX2_Init>
	MATRIX1_CLEAR(0);
 800236c:	2000      	movs	r0, #0
 800236e:	f000 fb4b 	bl	8002a08 <MATRIX1_CLEAR>
	MATRIX2_CLEAR(0);
 8002372:	2000      	movs	r0, #0
 8002374:	f000 fce2 	bl	8002d3c <MATRIX2_CLEAR>

	LED_Control_Set(LEDCATEGORYEYE,EYESTATUSHELLO, 0);
 8002378:	2200      	movs	r2, #0
 800237a:	2105      	movs	r1, #5
 800237c:	2001      	movs	r0, #1
 800237e:	f7ff ff33 	bl	80021e8 <LED_Control_Set>
	LED_Control_Set(LEDCATEGORYBELT,3, 0);
 8002382:	2200      	movs	r2, #0
 8002384:	2103      	movs	r1, #3
 8002386:	2002      	movs	r0, #2
 8002388:	f7ff ff2e 	bl	80021e8 <LED_Control_Set>
	LED_Control_Set(LEDCATEGORYHEAD,1, 0);
 800238c:	2200      	movs	r2, #0
 800238e:	2101      	movs	r1, #1
 8002390:	2003      	movs	r0, #3
 8002392:	f7ff ff29 	bl	80021e8 <LED_Control_Set>

	Set_Belt_Action(gv.LED_Belt_Action);
 8002396:	4b09      	ldr	r3, [pc, #36]	; (80023bc <init_pwm_leds+0x124>)
 8002398:	7a5b      	ldrb	r3, [r3, #9]
 800239a:	4618      	mov	r0, r3
 800239c:	f7ff fdde 	bl	8001f5c <Set_Belt_Action>


}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd90      	pop	{r4, r7, pc}
 80023a8:	66666666 	.word	0x66666666
 80023ac:	3fee6666 	.word	0x3fee6666
 80023b0:	20002e98 	.word	0x20002e98
 80023b4:	40020c00 	.word	0x40020c00
 80023b8:	20002df8 	.word	0x20002df8
 80023bc:	200001f0 	.word	0x200001f0

080023c0 <apps_process_task>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
void apps_process_task(void *argument)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
	static msg_t msg;
	static u32 param1, param2;
	static u8 process_index = 0;

	init_apps_init_app();
 80023c8:	f000 f92a 	bl	8002620 <init_apps_init_app>
	init_pwm_leds();
 80023cc:	f7ff ff64 	bl	8002298 <init_pwm_leds>

	apps_start_app(APPS_INIT_APP, 0);
 80023d0:	2100      	movs	r1, #0
 80023d2:	2000      	movs	r0, #0
 80023d4:	f000 f868 	bl	80024a8 <apps_start_app>
	/********** timer init ***********/
	timers_init();
 80023d8:	f002 fcc8 	bl	8004d6c <timers_init>
	timers_register_timer(UTIL_TIMER_1ms, apps_timer_1ms);
 80023dc:	491d      	ldr	r1, [pc, #116]	; (8002454 <apps_process_task+0x94>)
 80023de:	2001      	movs	r0, #1
 80023e0:	f002 fcce 	bl	8004d80 <timers_register_timer>
	timers_register_timer(UTIL_TIMER_100ms, apps_timer_100ms);
 80023e4:	491c      	ldr	r1, [pc, #112]	; (8002458 <apps_process_task+0x98>)
 80023e6:	2064      	movs	r0, #100	; 0x64
 80023e8:	f002 fcca 	bl	8004d80 <timers_register_timer>
	timers_register_timer(UTIL_TIMER_1s, apps_timer_1s);
 80023ec:	491b      	ldr	r1, [pc, #108]	; (800245c <apps_process_task+0x9c>)
 80023ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80023f2:	f002 fcc5 	bl	8004d80 <timers_register_timer>
	timers_register_timer(UTIL_TIMER_5s, apps_timer_5s);
 80023f6:	491a      	ldr	r1, [pc, #104]	; (8002460 <apps_process_task+0xa0>)
 80023f8:	f241 3088 	movw	r0, #5000	; 0x1388
 80023fc:	f002 fcc0 	bl	8004d80 <timers_register_timer>
	timers_register_timer(UTIL_TIMER_1min, apps_timer_1min);
 8002400:	4918      	ldr	r1, [pc, #96]	; (8002464 <apps_process_task+0xa4>)
 8002402:	f64e 2060 	movw	r0, #60000	; 0xea60
 8002406:	f002 fcbb 	bl	8004d80 <timers_register_timer>

	while(1)
	{
		switch(process_index++)
 800240a:	4b17      	ldr	r3, [pc, #92]	; (8002468 <apps_process_task+0xa8>)
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	1c5a      	adds	r2, r3, #1
 8002410:	b2d1      	uxtb	r1, r2
 8002412:	4a15      	ldr	r2, [pc, #84]	; (8002468 <apps_process_task+0xa8>)
 8002414:	7011      	strb	r1, [r2, #0]
 8002416:	2b01      	cmp	r3, #1
 8002418:	d005      	beq.n	8002426 <apps_process_task+0x66>
 800241a:	2b02      	cmp	r3, #2
 800241c:	d104      	bne.n	8002428 <apps_process_task+0x68>
		{
			case 1 : break;
			case 2 : process_index = 0; break;
 800241e:	4b12      	ldr	r3, [pc, #72]	; (8002468 <apps_process_task+0xa8>)
 8002420:	2200      	movs	r2, #0
 8002422:	701a      	strb	r2, [r3, #0]
 8002424:	e000      	b.n	8002428 <apps_process_task+0x68>
			case 1 : break;
 8002426:	bf00      	nop
		}

		if(msgs_get_msg(&msg, &param1, &param2) == true) apps_on_msg_app(msg, param1, param2);
 8002428:	4a10      	ldr	r2, [pc, #64]	; (800246c <apps_process_task+0xac>)
 800242a:	4911      	ldr	r1, [pc, #68]	; (8002470 <apps_process_task+0xb0>)
 800242c:	4811      	ldr	r0, [pc, #68]	; (8002474 <apps_process_task+0xb4>)
 800242e:	f000 f973 	bl	8002718 <msgs_get_msg>
 8002432:	4603      	mov	r3, r0
 8002434:	2b01      	cmp	r3, #1
 8002436:	d108      	bne.n	800244a <apps_process_task+0x8a>
 8002438:	4b0e      	ldr	r3, [pc, #56]	; (8002474 <apps_process_task+0xb4>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	4a0c      	ldr	r2, [pc, #48]	; (8002470 <apps_process_task+0xb0>)
 800243e:	6811      	ldr	r1, [r2, #0]
 8002440:	4a0a      	ldr	r2, [pc, #40]	; (800246c <apps_process_task+0xac>)
 8002442:	6812      	ldr	r2, [r2, #0]
 8002444:	4618      	mov	r0, r3
 8002446:	f000 f851 	bl	80024ec <apps_on_msg_app>
		osDelay(1000);
 800244a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800244e:	f006 fbe0 	bl	8008c12 <osDelay>
		switch(process_index++)
 8002452:	e7da      	b.n	800240a <apps_process_task+0x4a>
 8002454:	08002535 	.word	0x08002535
 8002458:	08002561 	.word	0x08002561
 800245c:	0800259d 	.word	0x0800259d
 8002460:	080025b5 	.word	0x080025b5
 8002464:	08002609 	.word	0x08002609
 8002468:	20002a00 	.word	0x20002a00
 800246c:	20002a08 	.word	0x20002a08
 8002470:	20002a04 	.word	0x20002a04
 8002474:	20002a01 	.word	0x20002a01

08002478 <apps_init_app>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
void apps_init_app(app_t *app)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
	if(app == NULL) return;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d007      	beq.n	8002496 <apps_init_app+0x1e>
	apps[app->id] = app;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	4619      	mov	r1, r3
 800248c:	4a05      	ldr	r2, [pc, #20]	; (80024a4 <apps_init_app+0x2c>)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8002494:	e000      	b.n	8002498 <apps_init_app+0x20>
	if(app == NULL) return;
 8002496:	bf00      	nop
}
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	200001ec 	.word	0x200001ec

080024a8 <apps_start_app>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
bool apps_start_app(app_id_t id, u32 param1)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	6039      	str	r1, [r7, #0]
 80024b2:	71fb      	strb	r3, [r7, #7]
	if(apps[id]->start == NULL) return false;
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	4a0b      	ldr	r2, [pc, #44]	; (80024e4 <apps_start_app+0x3c>)
 80024b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <apps_start_app+0x1e>
 80024c2:	2300      	movs	r3, #0
 80024c4:	e00a      	b.n	80024dc <apps_start_app+0x34>

	current_app_id = id;
 80024c6:	4a08      	ldr	r2, [pc, #32]	; (80024e8 <apps_start_app+0x40>)
 80024c8:	79fb      	ldrb	r3, [r7, #7]
 80024ca:	7013      	strb	r3, [r2, #0]
	apps[id]->start(param1);
 80024cc:	79fb      	ldrb	r3, [r7, #7]
 80024ce:	4a05      	ldr	r2, [pc, #20]	; (80024e4 <apps_start_app+0x3c>)
 80024d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	6838      	ldr	r0, [r7, #0]
 80024d8:	4798      	blx	r3

	return true;
 80024da:	2301      	movs	r3, #1
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3708      	adds	r7, #8
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	200001ec 	.word	0x200001ec
 80024e8:	20000000 	.word	0x20000000

080024ec <apps_on_msg_app>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
void apps_on_msg_app(msg_t msg, u32 param1, u32 param2)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
 80024f8:	73fb      	strb	r3, [r7, #15]
	if(apps[current_app_id]->on_msg == NULL) return;
 80024fa:	4b0c      	ldr	r3, [pc, #48]	; (800252c <apps_on_msg_app+0x40>)
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	461a      	mov	r2, r3
 8002500:	4b0b      	ldr	r3, [pc, #44]	; (8002530 <apps_on_msg_app+0x44>)
 8002502:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002506:	691b      	ldr	r3, [r3, #16]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d00b      	beq.n	8002524 <apps_on_msg_app+0x38>
	apps[current_app_id]->on_msg(msg, param1, param2);
 800250c:	4b07      	ldr	r3, [pc, #28]	; (800252c <apps_on_msg_app+0x40>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	461a      	mov	r2, r3
 8002512:	4b07      	ldr	r3, [pc, #28]	; (8002530 <apps_on_msg_app+0x44>)
 8002514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	7bf8      	ldrb	r0, [r7, #15]
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	68b9      	ldr	r1, [r7, #8]
 8002520:	4798      	blx	r3
 8002522:	e000      	b.n	8002526 <apps_on_msg_app+0x3a>
	if(apps[current_app_id]->on_msg == NULL) return;
 8002524:	bf00      	nop
}
 8002526:	3710      	adds	r7, #16
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20000000 	.word	0x20000000
 8002530:	200001ec 	.word	0x200001ec

08002534 <apps_timer_1ms>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
static void apps_timer_1ms(s8 timer_id, u32 param1)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	4603      	mov	r3, r0
 800253c:	6039      	str	r1, [r7, #0]
 800253e:	71fb      	strb	r3, [r7, #7]
	Set_Belt_Action(gv.LED_Belt_Action);
 8002540:	4b06      	ldr	r3, [pc, #24]	; (800255c <apps_timer_1ms+0x28>)
 8002542:	7a5b      	ldrb	r3, [r3, #9]
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff fd09 	bl	8001f5c <Set_Belt_Action>
	EyeControl(gv.LED_EYE_Status);
 800254a:	4b04      	ldr	r3, [pc, #16]	; (800255c <apps_timer_1ms+0x28>)
 800254c:	799b      	ldrb	r3, [r3, #6]
 800254e:	4618      	mov	r0, r3
 8002550:	f7ff fd82 	bl	8002058 <EyeControl>
}
 8002554:	bf00      	nop
 8002556:	3708      	adds	r7, #8
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	200001f0 	.word	0x200001f0

08002560 <apps_timer_100ms>:
static void apps_timer_100ms(s8 timer_id, u32 param1)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	6039      	str	r1, [r7, #0]
 800256a:	71fb      	strb	r3, [r7, #7]
	DBG_MSG("ULTRA[%04d][%04d]\r\n",gv.ultrasonic_1,gv.ultrasonic_2);
 800256c:	4b09      	ldr	r3, [pc, #36]	; (8002594 <apps_timer_100ms+0x34>)
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d009      	beq.n	8002588 <apps_timer_100ms+0x28>
 8002574:	4b07      	ldr	r3, [pc, #28]	; (8002594 <apps_timer_100ms+0x34>)
 8002576:	885b      	ldrh	r3, [r3, #2]
 8002578:	4619      	mov	r1, r3
 800257a:	4b06      	ldr	r3, [pc, #24]	; (8002594 <apps_timer_100ms+0x34>)
 800257c:	889b      	ldrh	r3, [r3, #4]
 800257e:	461a      	mov	r2, r3
 8002580:	4805      	ldr	r0, [pc, #20]	; (8002598 <apps_timer_100ms+0x38>)
 8002582:	f009 fca1 	bl	800bec8 <iprintf>
}
 8002586:	e000      	b.n	800258a <apps_timer_100ms+0x2a>
	DBG_MSG("ULTRA[%04d][%04d]\r\n",gv.ultrasonic_1,gv.ultrasonic_2);
 8002588:	bf00      	nop
}
 800258a:	bf00      	nop
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	200001f0 	.word	0x200001f0
 8002598:	0800cd4c 	.word	0x0800cd4c

0800259c <apps_timer_1s>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
static void apps_timer_1s(s8 timer_id, u32 param1)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	4603      	mov	r3, r0
 80025a4:	6039      	str	r1, [r7, #0]
 80025a6:	71fb      	strb	r3, [r7, #7]
	//DBG_MSG("apps_timer_1s\r\n");
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <apps_timer_5s>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
static void apps_timer_5s(s8 timer_id, u32 param1)
{
 80025b4:	b590      	push	{r4, r7, lr}
 80025b6:	b095      	sub	sp, #84	; 0x54
 80025b8:	af12      	add	r7, sp, #72	; 0x48
 80025ba:	4603      	mov	r3, r0
 80025bc:	6039      	str	r1, [r7, #0]
 80025be:	71fb      	strb	r3, [r7, #7]
	DOT_MATRIX1_Init(hspi1);
 80025c0:	4c10      	ldr	r4, [pc, #64]	; (8002604 <apps_timer_5s+0x50>)
 80025c2:	4668      	mov	r0, sp
 80025c4:	f104 0310 	add.w	r3, r4, #16
 80025c8:	2248      	movs	r2, #72	; 0x48
 80025ca:	4619      	mov	r1, r3
 80025cc:	f009 fb85 	bl	800bcda <memcpy>
 80025d0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80025d4:	f000 f94c 	bl	8002870 <DOT_MATRIX1_Init>
	DOT_MATRIX2_Init(hspi1);
 80025d8:	4c0a      	ldr	r4, [pc, #40]	; (8002604 <apps_timer_5s+0x50>)
 80025da:	4668      	mov	r0, sp
 80025dc:	f104 0310 	add.w	r3, r4, #16
 80025e0:	2248      	movs	r2, #72	; 0x48
 80025e2:	4619      	mov	r1, r3
 80025e4:	f009 fb79 	bl	800bcda <memcpy>
 80025e8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80025ec:	f000 fada 	bl	8002ba4 <DOT_MATRIX2_Init>

	MATRIX1_CLEAR(0);
 80025f0:	2000      	movs	r0, #0
 80025f2:	f000 fa09 	bl	8002a08 <MATRIX1_CLEAR>
	MATRIX2_CLEAR(0);
 80025f6:	2000      	movs	r0, #0
 80025f8:	f000 fba0 	bl	8002d3c <MATRIX2_CLEAR>
}
 80025fc:	bf00      	nop
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	bd90      	pop	{r4, r7, pc}
 8002604:	20002df8 	.word	0x20002df8

08002608 <apps_timer_1min>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
static void apps_timer_1min(s8 timer_id, u32 param1)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	6039      	str	r1, [r7, #0]
 8002612:	71fb      	strb	r3, [r7, #7]
	//DBG_MSG("apps_timer_1min\r\n");
}
 8002614:	bf00      	nop
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <init_apps_init_app>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
void init_apps_init_app(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
  apps_init_app(&this);
 8002624:	4803      	ldr	r0, [pc, #12]	; (8002634 <init_apps_init_app+0x14>)
 8002626:	f7ff ff27 	bl	8002478 <apps_init_app>
  default_global_volatile();
 800262a:	f000 f805 	bl	8002638 <default_global_volatile>
}
 800262e:	bf00      	nop
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	20000004 	.word	0x20000004

08002638 <default_global_volatile>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
static void default_global_volatile(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
	gv.debug_mode = false;
 800263c:	4b15      	ldr	r3, [pc, #84]	; (8002694 <default_global_volatile+0x5c>)
 800263e:	2200      	movs	r2, #0
 8002640:	701a      	strb	r2, [r3, #0]
	gv.ultrasonic_1 = 9999;
 8002642:	4b14      	ldr	r3, [pc, #80]	; (8002694 <default_global_volatile+0x5c>)
 8002644:	f242 720f 	movw	r2, #9999	; 0x270f
 8002648:	805a      	strh	r2, [r3, #2]
	gv.ultrasonic_2 = 9999;
 800264a:	4b12      	ldr	r3, [pc, #72]	; (8002694 <default_global_volatile+0x5c>)
 800264c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002650:	809a      	strh	r2, [r3, #4]


	// need to check
	gv.LED_EYE_Status = 0;
 8002652:	4b10      	ldr	r3, [pc, #64]	; (8002694 <default_global_volatile+0x5c>)
 8002654:	2200      	movs	r2, #0
 8002656:	719a      	strb	r2, [r3, #6]
	gv.LED_EYE_Action = 10; // battery
 8002658:	4b0e      	ldr	r3, [pc, #56]	; (8002694 <default_global_volatile+0x5c>)
 800265a:	220a      	movs	r2, #10
 800265c:	71da      	strb	r2, [r3, #7]
	gv.LED_Belt_Status = 0;
 800265e:	4b0d      	ldr	r3, [pc, #52]	; (8002694 <default_global_volatile+0x5c>)
 8002660:	2200      	movs	r2, #0
 8002662:	721a      	strb	r2, [r3, #8]
	gv.LED_Belt_Action = 0;
 8002664:	4b0b      	ldr	r3, [pc, #44]	; (8002694 <default_global_volatile+0x5c>)
 8002666:	2200      	movs	r2, #0
 8002668:	725a      	strb	r2, [r3, #9]
	gv.LED_Front_Status = 0;
 800266a:	4b0a      	ldr	r3, [pc, #40]	; (8002694 <default_global_volatile+0x5c>)
 800266c:	2200      	movs	r2, #0
 800266e:	729a      	strb	r2, [r3, #10]
	gv.LED_Front_Action = 0;
 8002670:	4b08      	ldr	r3, [pc, #32]	; (8002694 <default_global_volatile+0x5c>)
 8002672:	2200      	movs	r2, #0
 8002674:	72da      	strb	r2, [r3, #11]
	// LED DMA FLAG
	gv.beltdatasentflag = 0;
 8002676:	4b07      	ldr	r3, [pc, #28]	; (8002694 <default_global_volatile+0x5c>)
 8002678:	2200      	movs	r2, #0
 800267a:	731a      	strb	r2, [r3, #12]
	gv.ring1datasentflag = 0;
 800267c:	4b05      	ldr	r3, [pc, #20]	; (8002694 <default_global_volatile+0x5c>)
 800267e:	2200      	movs	r2, #0
 8002680:	735a      	strb	r2, [r3, #13]
	gv.ring2datasentflag = 0;
 8002682:	4b04      	ldr	r3, [pc, #16]	; (8002694 <default_global_volatile+0x5c>)
 8002684:	2200      	movs	r2, #0
 8002686:	739a      	strb	r2, [r3, #14]
}
 8002688:	bf00      	nop
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	200001f0 	.word	0x200001f0

08002698 <start>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
static void start(u32 param1)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
	//

	htim1.Instance->CCR1 = htim1.Instance->ARR;
 80026a0:	4b0d      	ldr	r3, [pc, #52]	; (80026d8 <start+0x40>)
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	4b0c      	ldr	r3, [pc, #48]	; (80026d8 <start+0x40>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80026aa:	635a      	str	r2, [r3, #52]	; 0x34
	htim1.Instance->CCR2 = htim1.Instance->ARR;
 80026ac:	4b0a      	ldr	r3, [pc, #40]	; (80026d8 <start+0x40>)
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	4b09      	ldr	r3, [pc, #36]	; (80026d8 <start+0x40>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80026b6:	639a      	str	r2, [r3, #56]	; 0x38
	htim1.Instance->CCR3 = htim1.Instance->ARR;
 80026b8:	4b07      	ldr	r3, [pc, #28]	; (80026d8 <start+0x40>)
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	4b06      	ldr	r3, [pc, #24]	; (80026d8 <start+0x40>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80026c2:	63da      	str	r2, [r3, #60]	; 0x3c

    init_ultrasonic_hg_c40u();
 80026c4:	f002 f864 	bl	8004790 <init_ultrasonic_hg_c40u>
    init_p_interfaceboard();
 80026c8:	f001 fdce 	bl	8004268 <init_p_interfaceboard>
    init_p_uart_test();
 80026cc:	f001 ff7c 	bl	80045c8 <init_p_uart_test>
}
 80026d0:	bf00      	nop
 80026d2:	3708      	adds	r7, #8
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	20002e50 	.word	0x20002e50

080026dc <stop>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
static void stop(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0

}
 80026e0:	bf00      	nop
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr

080026ea <on_msg>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
static void on_msg(msg_t msg, u32 param1, u32 param2)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b085      	sub	sp, #20
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	4603      	mov	r3, r0
 80026f2:	60b9      	str	r1, [r7, #8]
 80026f4:	607a      	str	r2, [r7, #4]
 80026f6:	73fb      	strb	r3, [r7, #15]
  switch(msg)
 80026f8:	7bfb      	ldrb	r3, [r7, #15]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d002      	beq.n	8002704 <on_msg+0x1a>
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d002      	beq.n	8002708 <on_msg+0x1e>

    case MSG_SEND_ULTEASONIC_VALUE:
    	break;

    default:
      break;
 8002702:	e002      	b.n	800270a <on_msg+0x20>
    	break;
 8002704:	bf00      	nop
 8002706:	e000      	b.n	800270a <on_msg+0x20>
    	break;
 8002708:	bf00      	nop
  }
}
 800270a:	bf00      	nop
 800270c:	3714      	adds	r7, #20
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
	...

08002718 <msgs_get_msg>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
bool msgs_get_msg(msg_t *msg, u32 *param1, u32 *param2)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
  if(g_msgs_queue_head == g_msgs_queue_tail)
 8002724:	4b20      	ldr	r3, [pc, #128]	; (80027a8 <msgs_get_msg+0x90>)
 8002726:	781a      	ldrb	r2, [r3, #0]
 8002728:	4b20      	ldr	r3, [pc, #128]	; (80027ac <msgs_get_msg+0x94>)
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	429a      	cmp	r2, r3
 800272e:	d101      	bne.n	8002734 <msgs_get_msg+0x1c>
    return false;
 8002730:	2300      	movs	r3, #0
 8002732:	e033      	b.n	800279c <msgs_get_msg+0x84>

  *msg = g_msgs_queue[g_msgs_queue_tail].msg;
 8002734:	4b1d      	ldr	r3, [pc, #116]	; (80027ac <msgs_get_msg+0x94>)
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	4619      	mov	r1, r3
 800273a:	4a1d      	ldr	r2, [pc, #116]	; (80027b0 <msgs_get_msg+0x98>)
 800273c:	460b      	mov	r3, r1
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	440b      	add	r3, r1
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4413      	add	r3, r2
 8002746:	781a      	ldrb	r2, [r3, #0]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	701a      	strb	r2, [r3, #0]
  *param1 = g_msgs_queue[g_msgs_queue_tail].param1;
 800274c:	4b17      	ldr	r3, [pc, #92]	; (80027ac <msgs_get_msg+0x94>)
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	4619      	mov	r1, r3
 8002752:	4a17      	ldr	r2, [pc, #92]	; (80027b0 <msgs_get_msg+0x98>)
 8002754:	460b      	mov	r3, r1
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	440b      	add	r3, r1
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	4413      	add	r3, r2
 800275e:	3304      	adds	r3, #4
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	601a      	str	r2, [r3, #0]
  *param2 = g_msgs_queue[g_msgs_queue_tail].param2;
 8002766:	4b11      	ldr	r3, [pc, #68]	; (80027ac <msgs_get_msg+0x94>)
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	4619      	mov	r1, r3
 800276c:	4a10      	ldr	r2, [pc, #64]	; (80027b0 <msgs_get_msg+0x98>)
 800276e:	460b      	mov	r3, r1
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	440b      	add	r3, r1
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	3308      	adds	r3, #8
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	601a      	str	r2, [r3, #0]

  g_msgs_queue_tail++;
 8002780:	4b0a      	ldr	r3, [pc, #40]	; (80027ac <msgs_get_msg+0x94>)
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	3301      	adds	r3, #1
 8002786:	b2da      	uxtb	r2, r3
 8002788:	4b08      	ldr	r3, [pc, #32]	; (80027ac <msgs_get_msg+0x94>)
 800278a:	701a      	strb	r2, [r3, #0]

  if(g_msgs_queue_tail >= MSGS_QUEUE_LEN)
 800278c:	4b07      	ldr	r3, [pc, #28]	; (80027ac <msgs_get_msg+0x94>)
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	2b3f      	cmp	r3, #63	; 0x3f
 8002792:	d902      	bls.n	800279a <msgs_get_msg+0x82>
    g_msgs_queue_tail = 0;
 8002794:	4b05      	ldr	r3, [pc, #20]	; (80027ac <msgs_get_msg+0x94>)
 8002796:	2200      	movs	r2, #0
 8002798:	701a      	strb	r2, [r3, #0]

  return true;
 800279a:	2301      	movs	r3, #1
}
 800279c:	4618      	mov	r0, r3
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	20002d0c 	.word	0x20002d0c
 80027ac:	20002d0d 	.word	0x20002d0d
 80027b0:	20002a0c 	.word	0x20002a0c

080027b4 <SPI1_TX_Byte>:
//-----------------------------[ Static Functions' Definitions ]----------------------------

// Static Functions Used By Library But Not Visible To User Who Include The Library (Driver)

static void SPI1_TX_Byte(uint8_t au8_DATA)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi_dot1, &au8_DATA, 1, 10);
 80027be:	1df9      	adds	r1, r7, #7
 80027c0:	230a      	movs	r3, #10
 80027c2:	2201      	movs	r2, #1
 80027c4:	4804      	ldr	r0, [pc, #16]	; (80027d8 <SPI1_TX_Byte+0x24>)
 80027c6:	f004 f812 	bl	80067ee <HAL_SPI_Transmit>
	DWT_Delay_us(1);
 80027ca:	2001      	movs	r0, #1
 80027cc:	f000 fb42 	bl	8002e54 <DWT_Delay_us>
}
 80027d0:	bf00      	nop
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	20002d2c 	.word	0x20002d2c

080027dc <SS1_ENABLE>:

static void SS1_ENABLE(uint8_t au8_MATRIX_Instance)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);//ss2_disable
 80027e6:	2201      	movs	r2, #1
 80027e8:	2110      	movs	r1, #16
 80027ea:	4807      	ldr	r0, [pc, #28]	; (8002808 <SS1_ENABLE+0x2c>)
 80027ec:	f003 fa92 	bl	8005d14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 80027f0:	2200      	movs	r2, #0
 80027f2:	2140      	movs	r1, #64	; 0x40
 80027f4:	4804      	ldr	r0, [pc, #16]	; (8002808 <SS1_ENABLE+0x2c>)
 80027f6:	f003 fa8d 	bl	8005d14 <HAL_GPIO_WritePin>
	DWT_Delay_us(1);
 80027fa:	2001      	movs	r0, #1
 80027fc:	f000 fb2a 	bl	8002e54 <DWT_Delay_us>
}
 8002800:	bf00      	nop
 8002802:	3708      	adds	r7, #8
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	40020000 	.word	0x40020000

0800280c <SS1_DISABLE>:

static void SS1_DISABLE(uint8_t au8_MATRIX_Instance)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 8002816:	2201      	movs	r2, #1
 8002818:	2140      	movs	r1, #64	; 0x40
 800281a:	4805      	ldr	r0, [pc, #20]	; (8002830 <SS1_DISABLE+0x24>)
 800281c:	f003 fa7a 	bl	8005d14 <HAL_GPIO_WritePin>
	DWT_Delay_us(1);
 8002820:	2001      	movs	r0, #1
 8002822:	f000 fb17 	bl	8002e54 <DWT_Delay_us>
}
 8002826:	bf00      	nop
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	40020000 	.word	0x40020000

08002834 <TxByte1>:

static void TxByte1(uint8_t au8_MATRIX_Instance, uint8_t au8_Col, uint8_t au8_Val)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	4603      	mov	r3, r0
 800283c:	71fb      	strb	r3, [r7, #7]
 800283e:	460b      	mov	r3, r1
 8002840:	71bb      	strb	r3, [r7, #6]
 8002842:	4613      	mov	r3, r2
 8002844:	717b      	strb	r3, [r7, #5]
	SS1_ENABLE(au8_MATRIX_Instance);
 8002846:	79fb      	ldrb	r3, [r7, #7]
 8002848:	4618      	mov	r0, r3
 800284a:	f7ff ffc7 	bl	80027dc <SS1_ENABLE>
	SPI1_TX_Byte(au8_Col);
 800284e:	79bb      	ldrb	r3, [r7, #6]
 8002850:	4618      	mov	r0, r3
 8002852:	f7ff ffaf 	bl	80027b4 <SPI1_TX_Byte>
	SPI1_TX_Byte(au8_Val);
 8002856:	797b      	ldrb	r3, [r7, #5]
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff ffab 	bl	80027b4 <SPI1_TX_Byte>
	SS1_DISABLE(au8_MATRIX_Instance);
 800285e:	79fb      	ldrb	r3, [r7, #7]
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff ffd3 	bl	800280c <SS1_DISABLE>
}
 8002866:	bf00      	nop
 8002868:	3708      	adds	r7, #8
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
	...

08002870 <DOT_MATRIX1_Init>:
//----------------------------[ Library Functions' Definitions ]---------------------------

// Functions To Be Used By The User Who Include The Library (Driver)

void DOT_MATRIX1_Init(SPI_HandleTypeDef _hspi)
{
 8002870:	b084      	sub	sp, #16
 8002872:	b580      	push	{r7, lr}
 8002874:	b082      	sub	sp, #8
 8002876:	af00      	add	r7, sp, #0
 8002878:	f107 0c10 	add.w	ip, r7, #16
 800287c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uint8_t i = 0, j = 0;
 8002880:	2300      	movs	r3, #0
 8002882:	71fb      	strb	r3, [r7, #7]
 8002884:	2300      	movs	r3, #0
 8002886:	71bb      	strb	r3, [r7, #6]
    hspi_dot1 = _hspi;
 8002888:	4b5c      	ldr	r3, [pc, #368]	; (80029fc <DOT_MATRIX1_Init+0x18c>)
 800288a:	4618      	mov	r0, r3
 800288c:	f107 0310 	add.w	r3, r7, #16
 8002890:	2258      	movs	r2, #88	; 0x58
 8002892:	4619      	mov	r1, r3
 8002894:	f009 fa21 	bl	800bcda <memcpy>
    /*--------[ Initialize & Configure The MAX7219 Devices ]-------*/
    for(i = 0; i<DOT_MATRIX_UNITS; i++)
 8002898:	2300      	movs	r3, #0
 800289a:	71fb      	strb	r3, [r7, #7]
 800289c:	e0a1      	b.n	80029e2 <DOT_MATRIX1_Init+0x172>
    {
    	// Set BCD Decode Mode
    	SS1_ENABLE(i);
 800289e:	79fb      	ldrb	r3, [r7, #7]
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7ff ff9b 	bl	80027dc <SS1_ENABLE>
    	SPI1_TX_Byte(0x09);
 80028a6:	2009      	movs	r0, #9
 80028a8:	f7ff ff84 	bl	80027b4 <SPI1_TX_Byte>
    	SPI1_TX_Byte(0x00);
 80028ac:	2000      	movs	r0, #0
 80028ae:	f7ff ff81 	bl	80027b4 <SPI1_TX_Byte>
    	SS1_DISABLE(i);
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff ffa9 	bl	800280c <SS1_DISABLE>

    	// Set Dot Matrix Unit Brightness
    	SS1_ENABLE(i);
 80028ba:	79fb      	ldrb	r3, [r7, #7]
 80028bc:	4618      	mov	r0, r3
 80028be:	f7ff ff8d 	bl	80027dc <SS1_ENABLE>
    	SPI1_TX_Byte(0x0A); // Select Intensity register
 80028c2:	200a      	movs	r0, #10
 80028c4:	f7ff ff76 	bl	80027b4 <SPI1_TX_Byte>
    	SPI1_TX_Byte(0x09);
 80028c8:	2009      	movs	r0, #9
 80028ca:	f7ff ff73 	bl	80027b4 <SPI1_TX_Byte>
    	SS1_DISABLE(i);
 80028ce:	79fb      	ldrb	r3, [r7, #7]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff ff9b 	bl	800280c <SS1_DISABLE>

    	// Set Display Refresh
    	SS1_ENABLE(i);
 80028d6:	79fb      	ldrb	r3, [r7, #7]
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff ff7f 	bl	80027dc <SS1_ENABLE>
    	SPI1_TX_Byte(0x0B); // Select Scan-Limit register
 80028de:	200b      	movs	r0, #11
 80028e0:	f7ff ff68 	bl	80027b4 <SPI1_TX_Byte>
    	SPI1_TX_Byte(0x07); // 1-7
 80028e4:	2007      	movs	r0, #7
 80028e6:	f7ff ff65 	bl	80027b4 <SPI1_TX_Byte>
    	SS1_DISABLE(i);
 80028ea:	79fb      	ldrb	r3, [r7, #7]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff ff8d 	bl	800280c <SS1_DISABLE>

    	// Turn ON The Display
    	SS1_ENABLE(i);
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff ff71 	bl	80027dc <SS1_ENABLE>
    	SPI1_TX_Byte(0x0C);
 80028fa:	200c      	movs	r0, #12
 80028fc:	f7ff ff5a 	bl	80027b4 <SPI1_TX_Byte>
    	SPI1_TX_Byte(0x01);
 8002900:	2001      	movs	r0, #1
 8002902:	f7ff ff57 	bl	80027b4 <SPI1_TX_Byte>
    	SS1_DISABLE(i);
 8002906:	79fb      	ldrb	r3, [r7, #7]
 8002908:	4618      	mov	r0, r3
 800290a:	f7ff ff7f 	bl	800280c <SS1_DISABLE>

    	// Disable Display Test
    	SS1_ENABLE(i);
 800290e:	79fb      	ldrb	r3, [r7, #7]
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff ff63 	bl	80027dc <SS1_ENABLE>
    	SPI1_TX_Byte(0x0F);
 8002916:	200f      	movs	r0, #15
 8002918:	f7ff ff4c 	bl	80027b4 <SPI1_TX_Byte>
    	SPI1_TX_Byte(0x00);
 800291c:	2000      	movs	r0, #0
 800291e:	f7ff ff49 	bl	80027b4 <SPI1_TX_Byte>
    	SS1_DISABLE(i);
 8002922:	79fb      	ldrb	r3, [r7, #7]
 8002924:	4618      	mov	r0, r3
 8002926:	f7ff ff71 	bl	800280c <SS1_DISABLE>

        // Initialize The Global Structure
        gs_MATRIX_info1[i].Ticks = 0;
 800292a:	79fa      	ldrb	r2, [r7, #7]
 800292c:	4934      	ldr	r1, [pc, #208]	; (8002a00 <DOT_MATRIX1_Init+0x190>)
 800292e:	4613      	mov	r3, r2
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	1a9b      	subs	r3, r3, r2
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	440b      	add	r3, r1
 8002938:	2200      	movs	r2, #0
 800293a:	601a      	str	r2, [r3, #0]
        gs_MATRIX_info1[i].BufferInit = 0;
 800293c:	79fa      	ldrb	r2, [r7, #7]
 800293e:	4930      	ldr	r1, [pc, #192]	; (8002a00 <DOT_MATRIX1_Init+0x190>)
 8002940:	4613      	mov	r3, r2
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	1a9b      	subs	r3, r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	440b      	add	r3, r1
 800294a:	330b      	adds	r3, #11
 800294c:	2200      	movs	r2, #0
 800294e:	701a      	strb	r2, [r3, #0]
        gs_MATRIX_info1[i].Arr_Index = 0;
 8002950:	79fa      	ldrb	r2, [r7, #7]
 8002952:	492b      	ldr	r1, [pc, #172]	; (8002a00 <DOT_MATRIX1_Init+0x190>)
 8002954:	4613      	mov	r3, r2
 8002956:	00db      	lsls	r3, r3, #3
 8002958:	1a9b      	subs	r3, r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	440b      	add	r3, r1
 800295e:	3308      	adds	r3, #8
 8002960:	2200      	movs	r2, #0
 8002962:	801a      	strh	r2, [r3, #0]
        gs_MATRIX_info1[i].Col_Index = 0;
 8002964:	79fa      	ldrb	r2, [r7, #7]
 8002966:	4926      	ldr	r1, [pc, #152]	; (8002a00 <DOT_MATRIX1_Init+0x190>)
 8002968:	4613      	mov	r3, r2
 800296a:	00db      	lsls	r3, r3, #3
 800296c:	1a9b      	subs	r3, r3, r2
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	440b      	add	r3, r1
 8002972:	330a      	adds	r3, #10
 8002974:	2200      	movs	r2, #0
 8002976:	701a      	strb	r2, [r3, #0]
        gs_MATRIX_info1[i].Max_Ticks = DOT_MATRIX_CfgParam1[i].SCROLL_SPEED;
 8002978:	79fa      	ldrb	r2, [r7, #7]
 800297a:	4922      	ldr	r1, [pc, #136]	; (8002a04 <DOT_MATRIX1_Init+0x194>)
 800297c:	4613      	mov	r3, r2
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	4413      	add	r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	440b      	add	r3, r1
 8002986:	3306      	adds	r3, #6
 8002988:	881b      	ldrh	r3, [r3, #0]
 800298a:	79fa      	ldrb	r2, [r7, #7]
 800298c:	4618      	mov	r0, r3
 800298e:	491c      	ldr	r1, [pc, #112]	; (8002a00 <DOT_MATRIX1_Init+0x190>)
 8002990:	4613      	mov	r3, r2
 8002992:	00db      	lsls	r3, r3, #3
 8002994:	1a9b      	subs	r3, r3, r2
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	440b      	add	r3, r1
 800299a:	3304      	adds	r3, #4
 800299c:	6018      	str	r0, [r3, #0]
        for(j = 0; j < DOT_MATRIX_CfgParam1[i].CASCADED_DEVICES*8; j++)
 800299e:	2300      	movs	r3, #0
 80029a0:	71bb      	strb	r3, [r7, #6]
 80029a2:	e00e      	b.n	80029c2 <DOT_MATRIX1_Init+0x152>
        {
        	gs_MATRIX_info1[i].Buffer[j] = 0x00;
 80029a4:	79fa      	ldrb	r2, [r7, #7]
 80029a6:	79b9      	ldrb	r1, [r7, #6]
 80029a8:	4815      	ldr	r0, [pc, #84]	; (8002a00 <DOT_MATRIX1_Init+0x190>)
 80029aa:	4613      	mov	r3, r2
 80029ac:	00db      	lsls	r3, r3, #3
 80029ae:	1a9b      	subs	r3, r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	4403      	add	r3, r0
 80029b4:	440b      	add	r3, r1
 80029b6:	330c      	adds	r3, #12
 80029b8:	2200      	movs	r2, #0
 80029ba:	701a      	strb	r2, [r3, #0]
        for(j = 0; j < DOT_MATRIX_CfgParam1[i].CASCADED_DEVICES*8; j++)
 80029bc:	79bb      	ldrb	r3, [r7, #6]
 80029be:	3301      	adds	r3, #1
 80029c0:	71bb      	strb	r3, [r7, #6]
 80029c2:	79b9      	ldrb	r1, [r7, #6]
 80029c4:	79fa      	ldrb	r2, [r7, #7]
 80029c6:	480f      	ldr	r0, [pc, #60]	; (8002a04 <DOT_MATRIX1_Init+0x194>)
 80029c8:	4613      	mov	r3, r2
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	4413      	add	r3, r2
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	4403      	add	r3, r0
 80029d2:	3308      	adds	r3, #8
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	00db      	lsls	r3, r3, #3
 80029d8:	4299      	cmp	r1, r3
 80029da:	dbe3      	blt.n	80029a4 <DOT_MATRIX1_Init+0x134>
    for(i = 0; i<DOT_MATRIX_UNITS; i++)
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	3301      	adds	r3, #1
 80029e0:	71fb      	strb	r3, [r7, #7]
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f43f af5a 	beq.w	800289e <DOT_MATRIX1_Init+0x2e>
        }
    }
}
 80029ea:	bf00      	nop
 80029ec:	bf00      	nop
 80029ee:	3708      	adds	r7, #8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80029f6:	b004      	add	sp, #16
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	20002d2c 	.word	0x20002d2c
 8002a00:	20002d10 	.word	0x20002d10
 8002a04:	0800cf10 	.word	0x0800cf10

08002a08 <MATRIX1_CLEAR>:

void MATRIX1_CLEAR(uint8_t au8_MATRIX_Instance)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0, col = 1;
 8002a12:	2300      	movs	r3, #0
 8002a14:	73fb      	strb	r3, [r7, #15]
 8002a16:	2301      	movs	r3, #1
 8002a18:	73bb      	strb	r3, [r7, #14]

	for(i = 0; i<DOT_MATRIX_CfgParam1[au8_MATRIX_Instance].CASCADED_DEVICES; i++)
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	73fb      	strb	r3, [r7, #15]
 8002a1e:	e014      	b.n	8002a4a <MATRIX1_CLEAR+0x42>
	{
		for(col = 1; col < 9; col++)
 8002a20:	2301      	movs	r3, #1
 8002a22:	73bb      	strb	r3, [r7, #14]
 8002a24:	e00b      	b.n	8002a3e <MATRIX1_CLEAR+0x36>
		{
			TxByte1(au8_MATRIX_Instance, col, 0x00);
 8002a26:	7bb9      	ldrb	r1, [r7, #14]
 8002a28:	79fb      	ldrb	r3, [r7, #7]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff ff01 	bl	8002834 <TxByte1>
			DWT_Delay_us(30);
 8002a32:	201e      	movs	r0, #30
 8002a34:	f000 fa0e 	bl	8002e54 <DWT_Delay_us>
		for(col = 1; col < 9; col++)
 8002a38:	7bbb      	ldrb	r3, [r7, #14]
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	73bb      	strb	r3, [r7, #14]
 8002a3e:	7bbb      	ldrb	r3, [r7, #14]
 8002a40:	2b08      	cmp	r3, #8
 8002a42:	d9f0      	bls.n	8002a26 <MATRIX1_CLEAR+0x1e>
	for(i = 0; i<DOT_MATRIX_CfgParam1[au8_MATRIX_Instance].CASCADED_DEVICES; i++)
 8002a44:	7bfb      	ldrb	r3, [r7, #15]
 8002a46:	3301      	adds	r3, #1
 8002a48:	73fb      	strb	r3, [r7, #15]
 8002a4a:	79fa      	ldrb	r2, [r7, #7]
 8002a4c:	4907      	ldr	r1, [pc, #28]	; (8002a6c <MATRIX1_CLEAR+0x64>)
 8002a4e:	4613      	mov	r3, r2
 8002a50:	005b      	lsls	r3, r3, #1
 8002a52:	4413      	add	r3, r2
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	440b      	add	r3, r1
 8002a58:	3308      	adds	r3, #8
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	7bfa      	ldrb	r2, [r7, #15]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d3de      	bcc.n	8002a20 <MATRIX1_CLEAR+0x18>
		}
	}
}
 8002a62:	bf00      	nop
 8002a64:	bf00      	nop
 8002a66:	3710      	adds	r7, #16
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	0800cf10 	.word	0x0800cf10

08002a70 <MATRIX1_Write_Char>:

void MATRIX1_Write_Char(uint8_t au8_MATRIX_Instance, uint8_t pos)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	4603      	mov	r3, r0
 8002a78:	460a      	mov	r2, r1
 8002a7a:	71fb      	strb	r3, [r7, #7]
 8002a7c:	4613      	mov	r3, r2
 8002a7e:	71bb      	strb	r3, [r7, #6]
    uint8_t Column = 0;
 8002a80:	2300      	movs	r3, #0
 8002a82:	73fb      	strb	r3, [r7, #15]
    uint8_t FONT_W = 8;
 8002a84:	2308      	movs	r3, #8
 8002a86:	73bb      	strb	r3, [r7, #14]

    TxByte1(au8_MATRIX_Instance, Column, 0x00);DWT_Delay_us(30);
 8002a88:	7bf9      	ldrb	r1, [r7, #15]
 8002a8a:	79fb      	ldrb	r3, [r7, #7]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff fed0 	bl	8002834 <TxByte1>
 8002a94:	201e      	movs	r0, #30
 8002a96:	f000 f9dd 	bl	8002e54 <DWT_Delay_us>
    for(Column=1; Column<=FONT_W; Column++)
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	73fb      	strb	r3, [r7, #15]
 8002a9e:	e012      	b.n	8002ac6 <MATRIX1_Write_Char+0x56>
    {
    	TxByte1(au8_MATRIX_Instance, Column, IMAGES1[pos][Column-1]);
 8002aa0:	79ba      	ldrb	r2, [r7, #6]
 8002aa2:	7bfb      	ldrb	r3, [r7, #15]
 8002aa4:	3b01      	subs	r3, #1
 8002aa6:	490f      	ldr	r1, [pc, #60]	; (8002ae4 <MATRIX1_Write_Char+0x74>)
 8002aa8:	00d2      	lsls	r2, r2, #3
 8002aaa:	440a      	add	r2, r1
 8002aac:	4413      	add	r3, r2
 8002aae:	781a      	ldrb	r2, [r3, #0]
 8002ab0:	7bf9      	ldrb	r1, [r7, #15]
 8002ab2:	79fb      	ldrb	r3, [r7, #7]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7ff febd 	bl	8002834 <TxByte1>
    	DWT_Delay_us(30);
 8002aba:	201e      	movs	r0, #30
 8002abc:	f000 f9ca 	bl	8002e54 <DWT_Delay_us>
    for(Column=1; Column<=FONT_W; Column++)
 8002ac0:	7bfb      	ldrb	r3, [r7, #15]
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	73fb      	strb	r3, [r7, #15]
 8002ac6:	7bfa      	ldrb	r2, [r7, #15]
 8002ac8:	7bbb      	ldrb	r3, [r7, #14]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d9e8      	bls.n	8002aa0 <MATRIX1_Write_Char+0x30>
    }
    TxByte1(au8_MATRIX_Instance, Column, 0x00);
 8002ace:	7bf9      	ldrb	r1, [r7, #15]
 8002ad0:	79fb      	ldrb	r3, [r7, #7]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff fead 	bl	8002834 <TxByte1>
}
 8002ada:	bf00      	nop
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20000018 	.word	0x20000018

08002ae8 <SPI2_TX_Byte>:
//-----------------------------[ Static Functions' Definitions ]----------------------------

// Static Functions Used By Library But Not Visible To User Who Include The Library (Driver)

static void SPI2_TX_Byte(uint8_t au8_DATA)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	4603      	mov	r3, r0
 8002af0:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi_dot2, &au8_DATA, 1, 10);
 8002af2:	1df9      	adds	r1, r7, #7
 8002af4:	230a      	movs	r3, #10
 8002af6:	2201      	movs	r2, #1
 8002af8:	4804      	ldr	r0, [pc, #16]	; (8002b0c <SPI2_TX_Byte+0x24>)
 8002afa:	f003 fe78 	bl	80067ee <HAL_SPI_Transmit>
	DWT_Delay_us(1);
 8002afe:	2001      	movs	r0, #1
 8002b00:	f000 f9a8 	bl	8002e54 <DWT_Delay_us>
}
 8002b04:	bf00      	nop
 8002b06:	3708      	adds	r7, #8
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	20002da0 	.word	0x20002da0

08002b10 <SS2_ENABLE>:

static void SS2_ENABLE(uint8_t au8_MATRIX_Instance)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	4603      	mov	r3, r0
 8002b18:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);//ss1_disable
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	2140      	movs	r1, #64	; 0x40
 8002b1e:	4807      	ldr	r0, [pc, #28]	; (8002b3c <SS2_ENABLE+0x2c>)
 8002b20:	f003 f8f8 	bl	8005d14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002b24:	2200      	movs	r2, #0
 8002b26:	2110      	movs	r1, #16
 8002b28:	4804      	ldr	r0, [pc, #16]	; (8002b3c <SS2_ENABLE+0x2c>)
 8002b2a:	f003 f8f3 	bl	8005d14 <HAL_GPIO_WritePin>
	DWT_Delay_us(1);
 8002b2e:	2001      	movs	r0, #1
 8002b30:	f000 f990 	bl	8002e54 <DWT_Delay_us>

}
 8002b34:	bf00      	nop
 8002b36:	3708      	adds	r7, #8
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	40020000 	.word	0x40020000

08002b40 <SS2_DISABLE>:

static void SS2_DISABLE(uint8_t au8_MATRIX_Instance)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	4603      	mov	r3, r0
 8002b48:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	2110      	movs	r1, #16
 8002b4e:	4805      	ldr	r0, [pc, #20]	; (8002b64 <SS2_DISABLE+0x24>)
 8002b50:	f003 f8e0 	bl	8005d14 <HAL_GPIO_WritePin>
	DWT_Delay_us(1);
 8002b54:	2001      	movs	r0, #1
 8002b56:	f000 f97d 	bl	8002e54 <DWT_Delay_us>
}
 8002b5a:	bf00      	nop
 8002b5c:	3708      	adds	r7, #8
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	40020000 	.word	0x40020000

08002b68 <TxByte2>:

static void TxByte2(uint8_t au8_MATRIX_Instance, uint8_t au8_Col, uint8_t au8_Val)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	4603      	mov	r3, r0
 8002b70:	71fb      	strb	r3, [r7, #7]
 8002b72:	460b      	mov	r3, r1
 8002b74:	71bb      	strb	r3, [r7, #6]
 8002b76:	4613      	mov	r3, r2
 8002b78:	717b      	strb	r3, [r7, #5]
	SS2_ENABLE(au8_MATRIX_Instance);
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7ff ffc7 	bl	8002b10 <SS2_ENABLE>
	SPI2_TX_Byte(au8_Col);
 8002b82:	79bb      	ldrb	r3, [r7, #6]
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff ffaf 	bl	8002ae8 <SPI2_TX_Byte>
	SPI2_TX_Byte(au8_Val);
 8002b8a:	797b      	ldrb	r3, [r7, #5]
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7ff ffab 	bl	8002ae8 <SPI2_TX_Byte>
	SS2_DISABLE(au8_MATRIX_Instance);
 8002b92:	79fb      	ldrb	r3, [r7, #7]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff ffd3 	bl	8002b40 <SS2_DISABLE>
}
 8002b9a:	bf00      	nop
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
	...

08002ba4 <DOT_MATRIX2_Init>:
//----------------------------[ Library Functions' Definitions ]---------------------------

// Functions To Be Used By The User Who Include The Library (Driver)

void DOT_MATRIX2_Init(SPI_HandleTypeDef _hspi)
{
 8002ba4:	b084      	sub	sp, #16
 8002ba6:	b580      	push	{r7, lr}
 8002ba8:	b082      	sub	sp, #8
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	f107 0c10 	add.w	ip, r7, #16
 8002bb0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uint8_t i = 0, j = 0;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	71fb      	strb	r3, [r7, #7]
 8002bb8:	2300      	movs	r3, #0
 8002bba:	71bb      	strb	r3, [r7, #6]
    hspi_dot2 = _hspi;
 8002bbc:	4b5c      	ldr	r3, [pc, #368]	; (8002d30 <DOT_MATRIX2_Init+0x18c>)
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f107 0310 	add.w	r3, r7, #16
 8002bc4:	2258      	movs	r2, #88	; 0x58
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	f009 f887 	bl	800bcda <memcpy>
    /*--------[ Initialize & Configure The MAX7219 Devices ]-------*/
    for(i = 0; i<DOT_MATRIX_UNITS; i++)
 8002bcc:	2300      	movs	r3, #0
 8002bce:	71fb      	strb	r3, [r7, #7]
 8002bd0:	e0a1      	b.n	8002d16 <DOT_MATRIX2_Init+0x172>
    {
    	// Set BCD Decode Mode
    	SS2_ENABLE(i);
 8002bd2:	79fb      	ldrb	r3, [r7, #7]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7ff ff9b 	bl	8002b10 <SS2_ENABLE>
    	SPI2_TX_Byte(0x09);
 8002bda:	2009      	movs	r0, #9
 8002bdc:	f7ff ff84 	bl	8002ae8 <SPI2_TX_Byte>
    	SPI2_TX_Byte(0x00);
 8002be0:	2000      	movs	r0, #0
 8002be2:	f7ff ff81 	bl	8002ae8 <SPI2_TX_Byte>
    	SS2_DISABLE(i);
 8002be6:	79fb      	ldrb	r3, [r7, #7]
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff ffa9 	bl	8002b40 <SS2_DISABLE>
    	// Set Dot Matrix Unit Brightness
    	SS2_ENABLE(i);
 8002bee:	79fb      	ldrb	r3, [r7, #7]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff ff8d 	bl	8002b10 <SS2_ENABLE>
    	SPI2_TX_Byte(0x0A); // Select Intensity register
 8002bf6:	200a      	movs	r0, #10
 8002bf8:	f7ff ff76 	bl	8002ae8 <SPI2_TX_Byte>
    	SPI2_TX_Byte(0x09);
 8002bfc:	2009      	movs	r0, #9
 8002bfe:	f7ff ff73 	bl	8002ae8 <SPI2_TX_Byte>
    	SS2_DISABLE(i);
 8002c02:	79fb      	ldrb	r3, [r7, #7]
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7ff ff9b 	bl	8002b40 <SS2_DISABLE>
    	// Set Display Refresh
    	SS2_ENABLE(i);
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff ff7f 	bl	8002b10 <SS2_ENABLE>
    	SPI2_TX_Byte(0x0B); // Select Scan-Limit register
 8002c12:	200b      	movs	r0, #11
 8002c14:	f7ff ff68 	bl	8002ae8 <SPI2_TX_Byte>
    	SPI2_TX_Byte(0x07); // 1-7
 8002c18:	2007      	movs	r0, #7
 8002c1a:	f7ff ff65 	bl	8002ae8 <SPI2_TX_Byte>
    	SS2_DISABLE(i);
 8002c1e:	79fb      	ldrb	r3, [r7, #7]
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff ff8d 	bl	8002b40 <SS2_DISABLE>
    	// Turn ON The Display
    	SS2_ENABLE(i);
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7ff ff71 	bl	8002b10 <SS2_ENABLE>
    	SPI2_TX_Byte(0x0C);
 8002c2e:	200c      	movs	r0, #12
 8002c30:	f7ff ff5a 	bl	8002ae8 <SPI2_TX_Byte>
    	SPI2_TX_Byte(0x01);
 8002c34:	2001      	movs	r0, #1
 8002c36:	f7ff ff57 	bl	8002ae8 <SPI2_TX_Byte>
    	SS2_DISABLE(i);
 8002c3a:	79fb      	ldrb	r3, [r7, #7]
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7ff ff7f 	bl	8002b40 <SS2_DISABLE>
    	// Disable Display Test
    	SS2_ENABLE(i);
 8002c42:	79fb      	ldrb	r3, [r7, #7]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff ff63 	bl	8002b10 <SS2_ENABLE>
    	SPI2_TX_Byte(0x0F);
 8002c4a:	200f      	movs	r0, #15
 8002c4c:	f7ff ff4c 	bl	8002ae8 <SPI2_TX_Byte>
    	SPI2_TX_Byte(0x00);
 8002c50:	2000      	movs	r0, #0
 8002c52:	f7ff ff49 	bl	8002ae8 <SPI2_TX_Byte>
    	SS2_DISABLE(i);
 8002c56:	79fb      	ldrb	r3, [r7, #7]
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7ff ff71 	bl	8002b40 <SS2_DISABLE>

        // Initialize The Global Structure
        gs_MATRIX_info2[i].Ticks = 0;
 8002c5e:	79fa      	ldrb	r2, [r7, #7]
 8002c60:	4934      	ldr	r1, [pc, #208]	; (8002d34 <DOT_MATRIX2_Init+0x190>)
 8002c62:	4613      	mov	r3, r2
 8002c64:	00db      	lsls	r3, r3, #3
 8002c66:	1a9b      	subs	r3, r3, r2
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	440b      	add	r3, r1
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	601a      	str	r2, [r3, #0]
        gs_MATRIX_info2[i].BufferInit = 0;
 8002c70:	79fa      	ldrb	r2, [r7, #7]
 8002c72:	4930      	ldr	r1, [pc, #192]	; (8002d34 <DOT_MATRIX2_Init+0x190>)
 8002c74:	4613      	mov	r3, r2
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	1a9b      	subs	r3, r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	330b      	adds	r3, #11
 8002c80:	2200      	movs	r2, #0
 8002c82:	701a      	strb	r2, [r3, #0]
        gs_MATRIX_info2[i].Arr_Index = 0;
 8002c84:	79fa      	ldrb	r2, [r7, #7]
 8002c86:	492b      	ldr	r1, [pc, #172]	; (8002d34 <DOT_MATRIX2_Init+0x190>)
 8002c88:	4613      	mov	r3, r2
 8002c8a:	00db      	lsls	r3, r3, #3
 8002c8c:	1a9b      	subs	r3, r3, r2
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	440b      	add	r3, r1
 8002c92:	3308      	adds	r3, #8
 8002c94:	2200      	movs	r2, #0
 8002c96:	801a      	strh	r2, [r3, #0]
        gs_MATRIX_info2[i].Col_Index = 0;
 8002c98:	79fa      	ldrb	r2, [r7, #7]
 8002c9a:	4926      	ldr	r1, [pc, #152]	; (8002d34 <DOT_MATRIX2_Init+0x190>)
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	00db      	lsls	r3, r3, #3
 8002ca0:	1a9b      	subs	r3, r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	440b      	add	r3, r1
 8002ca6:	330a      	adds	r3, #10
 8002ca8:	2200      	movs	r2, #0
 8002caa:	701a      	strb	r2, [r3, #0]
        gs_MATRIX_info2[i].Max_Ticks = DOT_MATRIX_CfgParam2[i].SCROLL_SPEED;
 8002cac:	79fa      	ldrb	r2, [r7, #7]
 8002cae:	4922      	ldr	r1, [pc, #136]	; (8002d38 <DOT_MATRIX2_Init+0x194>)
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	4413      	add	r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	440b      	add	r3, r1
 8002cba:	3306      	adds	r3, #6
 8002cbc:	881b      	ldrh	r3, [r3, #0]
 8002cbe:	79fa      	ldrb	r2, [r7, #7]
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	491c      	ldr	r1, [pc, #112]	; (8002d34 <DOT_MATRIX2_Init+0x190>)
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	1a9b      	subs	r3, r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	440b      	add	r3, r1
 8002cce:	3304      	adds	r3, #4
 8002cd0:	6018      	str	r0, [r3, #0]
        for(j = 0; j < DOT_MATRIX_CfgParam2[i].CASCADED_DEVICES*8; j++)
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	71bb      	strb	r3, [r7, #6]
 8002cd6:	e00e      	b.n	8002cf6 <DOT_MATRIX2_Init+0x152>
        {
        	gs_MATRIX_info2[i].Buffer[j] = 0x00;
 8002cd8:	79fa      	ldrb	r2, [r7, #7]
 8002cda:	79b9      	ldrb	r1, [r7, #6]
 8002cdc:	4815      	ldr	r0, [pc, #84]	; (8002d34 <DOT_MATRIX2_Init+0x190>)
 8002cde:	4613      	mov	r3, r2
 8002ce0:	00db      	lsls	r3, r3, #3
 8002ce2:	1a9b      	subs	r3, r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	4403      	add	r3, r0
 8002ce8:	440b      	add	r3, r1
 8002cea:	330c      	adds	r3, #12
 8002cec:	2200      	movs	r2, #0
 8002cee:	701a      	strb	r2, [r3, #0]
        for(j = 0; j < DOT_MATRIX_CfgParam2[i].CASCADED_DEVICES*8; j++)
 8002cf0:	79bb      	ldrb	r3, [r7, #6]
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	71bb      	strb	r3, [r7, #6]
 8002cf6:	79b9      	ldrb	r1, [r7, #6]
 8002cf8:	79fa      	ldrb	r2, [r7, #7]
 8002cfa:	480f      	ldr	r0, [pc, #60]	; (8002d38 <DOT_MATRIX2_Init+0x194>)
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	4413      	add	r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	4403      	add	r3, r0
 8002d06:	3308      	adds	r3, #8
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	00db      	lsls	r3, r3, #3
 8002d0c:	4299      	cmp	r1, r3
 8002d0e:	dbe3      	blt.n	8002cd8 <DOT_MATRIX2_Init+0x134>
    for(i = 0; i<DOT_MATRIX_UNITS; i++)
 8002d10:	79fb      	ldrb	r3, [r7, #7]
 8002d12:	3301      	adds	r3, #1
 8002d14:	71fb      	strb	r3, [r7, #7]
 8002d16:	79fb      	ldrb	r3, [r7, #7]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f43f af5a 	beq.w	8002bd2 <DOT_MATRIX2_Init+0x2e>
        }
    }
}
 8002d1e:	bf00      	nop
 8002d20:	bf00      	nop
 8002d22:	3708      	adds	r7, #8
 8002d24:	46bd      	mov	sp, r7
 8002d26:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002d2a:	b004      	add	sp, #16
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	20002da0 	.word	0x20002da0
 8002d34:	20002d84 	.word	0x20002d84
 8002d38:	0800cf1c 	.word	0x0800cf1c

08002d3c <MATRIX2_CLEAR>:

void MATRIX2_CLEAR(uint8_t au8_MATRIX_Instance)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	4603      	mov	r3, r0
 8002d44:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0, col = 1;
 8002d46:	2300      	movs	r3, #0
 8002d48:	73fb      	strb	r3, [r7, #15]
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	73bb      	strb	r3, [r7, #14]

	for(i = 0; i<DOT_MATRIX_CfgParam2[au8_MATRIX_Instance].CASCADED_DEVICES; i++)
 8002d4e:	2300      	movs	r3, #0
 8002d50:	73fb      	strb	r3, [r7, #15]
 8002d52:	e014      	b.n	8002d7e <MATRIX2_CLEAR+0x42>
	{
		for(col = 1; col < 9; col++)
 8002d54:	2301      	movs	r3, #1
 8002d56:	73bb      	strb	r3, [r7, #14]
 8002d58:	e00b      	b.n	8002d72 <MATRIX2_CLEAR+0x36>
		{
			TxByte2(au8_MATRIX_Instance, col, 0x00);
 8002d5a:	7bb9      	ldrb	r1, [r7, #14]
 8002d5c:	79fb      	ldrb	r3, [r7, #7]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff ff01 	bl	8002b68 <TxByte2>
			DWT_Delay_us(30);
 8002d66:	201e      	movs	r0, #30
 8002d68:	f000 f874 	bl	8002e54 <DWT_Delay_us>
		for(col = 1; col < 9; col++)
 8002d6c:	7bbb      	ldrb	r3, [r7, #14]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	73bb      	strb	r3, [r7, #14]
 8002d72:	7bbb      	ldrb	r3, [r7, #14]
 8002d74:	2b08      	cmp	r3, #8
 8002d76:	d9f0      	bls.n	8002d5a <MATRIX2_CLEAR+0x1e>
	for(i = 0; i<DOT_MATRIX_CfgParam2[au8_MATRIX_Instance].CASCADED_DEVICES; i++)
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	73fb      	strb	r3, [r7, #15]
 8002d7e:	79fa      	ldrb	r2, [r7, #7]
 8002d80:	4907      	ldr	r1, [pc, #28]	; (8002da0 <MATRIX2_CLEAR+0x64>)
 8002d82:	4613      	mov	r3, r2
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	4413      	add	r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	440b      	add	r3, r1
 8002d8c:	3308      	adds	r3, #8
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	7bfa      	ldrb	r2, [r7, #15]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d3de      	bcc.n	8002d54 <MATRIX2_CLEAR+0x18>
		}
	}
}
 8002d96:	bf00      	nop
 8002d98:	bf00      	nop
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	0800cf1c 	.word	0x0800cf1c

08002da4 <MATRIX2_Write_Char>:

void MATRIX2_Write_Char(uint8_t au8_MATRIX_Instance, uint8_t pos)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b084      	sub	sp, #16
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	4603      	mov	r3, r0
 8002dac:	460a      	mov	r2, r1
 8002dae:	71fb      	strb	r3, [r7, #7]
 8002db0:	4613      	mov	r3, r2
 8002db2:	71bb      	strb	r3, [r7, #6]
    uint8_t Column = 0;
 8002db4:	2300      	movs	r3, #0
 8002db6:	73fb      	strb	r3, [r7, #15]
    uint8_t FONT_W = 8;
 8002db8:	2308      	movs	r3, #8
 8002dba:	73bb      	strb	r3, [r7, #14]

    TxByte2(au8_MATRIX_Instance, Column, 0x00);DWT_Delay_us(30);
 8002dbc:	7bf9      	ldrb	r1, [r7, #15]
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f7ff fed0 	bl	8002b68 <TxByte2>
 8002dc8:	201e      	movs	r0, #30
 8002dca:	f000 f843 	bl	8002e54 <DWT_Delay_us>
    for(Column=1; Column<=FONT_W; Column++)
 8002dce:	2301      	movs	r3, #1
 8002dd0:	73fb      	strb	r3, [r7, #15]
 8002dd2:	e012      	b.n	8002dfa <MATRIX2_Write_Char+0x56>
    {
    	TxByte2(au8_MATRIX_Instance, Column, IMAGES2[pos][Column-1]);
 8002dd4:	79ba      	ldrb	r2, [r7, #6]
 8002dd6:	7bfb      	ldrb	r3, [r7, #15]
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	490f      	ldr	r1, [pc, #60]	; (8002e18 <MATRIX2_Write_Char+0x74>)
 8002ddc:	00d2      	lsls	r2, r2, #3
 8002dde:	440a      	add	r2, r1
 8002de0:	4413      	add	r3, r2
 8002de2:	781a      	ldrb	r2, [r3, #0]
 8002de4:	7bf9      	ldrb	r1, [r7, #15]
 8002de6:	79fb      	ldrb	r3, [r7, #7]
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7ff febd 	bl	8002b68 <TxByte2>
    	DWT_Delay_us(30);
 8002dee:	201e      	movs	r0, #30
 8002df0:	f000 f830 	bl	8002e54 <DWT_Delay_us>
    for(Column=1; Column<=FONT_W; Column++)
 8002df4:	7bfb      	ldrb	r3, [r7, #15]
 8002df6:	3301      	adds	r3, #1
 8002df8:	73fb      	strb	r3, [r7, #15]
 8002dfa:	7bfa      	ldrb	r2, [r7, #15]
 8002dfc:	7bbb      	ldrb	r3, [r7, #14]
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d9e8      	bls.n	8002dd4 <MATRIX2_Write_Char+0x30>
    }
    TxByte2(au8_MATRIX_Instance, Column, 0x00);
 8002e02:	7bf9      	ldrb	r1, [r7, #15]
 8002e04:	79fb      	ldrb	r3, [r7, #7]
 8002e06:	2200      	movs	r2, #0
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff fead 	bl	8002b68 <TxByte2>
}
 8002e0e:	bf00      	nop
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	200000b8 	.word	0x200000b8

08002e1c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *data, int len)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart6, (uint8_t*)data, len, 1000);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	b29a      	uxth	r2, r3
 8002e2c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e30:	68b9      	ldr	r1, [r7, #8]
 8002e32:	4807      	ldr	r0, [pc, #28]	; (8002e50 <_write+0x34>)
 8002e34:	f005 fa37 	bl	80082a6 <HAL_UART_Transmit>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	75fb      	strb	r3, [r7, #23]
	return (status == HAL_OK ? len : 0);
 8002e3c:	7dfb      	ldrb	r3, [r7, #23]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d101      	bne.n	8002e46 <_write+0x2a>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	e000      	b.n	8002e48 <_write+0x2c>
 8002e46:	2300      	movs	r3, #0
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3718      	adds	r7, #24
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	20003114 	.word	0x20003114

08002e54 <DWT_Delay_us>:

void DWT_Delay_us(volatile uint32_t microseconds)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
	microseconds *= (SystemCoreClock / 7000000);
 8002e5c:	4b0b      	ldr	r3, [pc, #44]	; (8002e8c <DWT_Delay_us+0x38>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	099b      	lsrs	r3, r3, #6
 8002e62:	4a0b      	ldr	r2, [pc, #44]	; (8002e90 <DWT_Delay_us+0x3c>)
 8002e64:	fba2 2303 	umull	r2, r3, r2, r3
 8002e68:	0a9b      	lsrs	r3, r3, #10
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	fb02 f303 	mul.w	r3, r2, r3
 8002e70:	607b      	str	r3, [r7, #4]
	while (microseconds--);
 8002e72:	bf00      	nop
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	1e5a      	subs	r2, r3, #1
 8002e78:	607a      	str	r2, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1fa      	bne.n	8002e74 <DWT_Delay_us+0x20>
//  uint32_t au32_initial_ticks = DWT->CYCCNT;
//  uint32_t au32_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
//  au32_microseconds *= au32_ticks;
//  while ((DWT->CYCCNT - au32_initial_ticks) < au32_microseconds-au32_ticks);
}
 8002e7e:	bf00      	nop
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr
 8002e8c:	20000158 	.word	0x20000158
 8002e90:	02659117 	.word	0x02659117

08002e94 <HAL_TIM_PWM_PulseFinishedCallback>:
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
	if (htim->Instance==TIM1 && htim->Channel==HAL_TIM_ACTIVE_CHANNEL_1)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a18      	ldr	r2, [pc, #96]	; (8002f04 <HAL_TIM_PWM_PulseFinishedCallback+0x70>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d10a      	bne.n	8002ebc <HAL_TIM_PWM_PulseFinishedCallback+0x28>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	7f1b      	ldrb	r3, [r3, #28]
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d106      	bne.n	8002ebc <HAL_TIM_PWM_PulseFinishedCallback+0x28>
	{
		HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8002eae:	2100      	movs	r1, #0
 8002eb0:	4815      	ldr	r0, [pc, #84]	; (8002f08 <HAL_TIM_PWM_PulseFinishedCallback+0x74>)
 8002eb2:	f004 fab3 	bl	800741c <HAL_TIM_PWM_Stop_DMA>
		gv.beltdatasentflag=1;
 8002eb6:	4b15      	ldr	r3, [pc, #84]	; (8002f0c <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 8002eb8:	2201      	movs	r2, #1
 8002eba:	731a      	strb	r2, [r3, #12]
	}
	if (htim->Instance==TIM1 && htim->Channel==HAL_TIM_ACTIVE_CHANNEL_2)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a10      	ldr	r2, [pc, #64]	; (8002f04 <HAL_TIM_PWM_PulseFinishedCallback+0x70>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d10a      	bne.n	8002edc <HAL_TIM_PWM_PulseFinishedCallback+0x48>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	7f1b      	ldrb	r3, [r3, #28]
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d106      	bne.n	8002edc <HAL_TIM_PWM_PulseFinishedCallback+0x48>
	{
		HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_2);
 8002ece:	2104      	movs	r1, #4
 8002ed0:	480d      	ldr	r0, [pc, #52]	; (8002f08 <HAL_TIM_PWM_PulseFinishedCallback+0x74>)
 8002ed2:	f004 faa3 	bl	800741c <HAL_TIM_PWM_Stop_DMA>
		gv.ring1datasentflag=1;
 8002ed6:	4b0d      	ldr	r3, [pc, #52]	; (8002f0c <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 8002ed8:	2201      	movs	r2, #1
 8002eda:	735a      	strb	r2, [r3, #13]
	}
	if (htim->Instance==TIM1 && htim->Channel==HAL_TIM_ACTIVE_CHANNEL_3)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a08      	ldr	r2, [pc, #32]	; (8002f04 <HAL_TIM_PWM_PulseFinishedCallback+0x70>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d10a      	bne.n	8002efc <HAL_TIM_PWM_PulseFinishedCallback+0x68>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	7f1b      	ldrb	r3, [r3, #28]
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	d106      	bne.n	8002efc <HAL_TIM_PWM_PulseFinishedCallback+0x68>
	{
		HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_3);
 8002eee:	2108      	movs	r1, #8
 8002ef0:	4805      	ldr	r0, [pc, #20]	; (8002f08 <HAL_TIM_PWM_PulseFinishedCallback+0x74>)
 8002ef2:	f004 fa93 	bl	800741c <HAL_TIM_PWM_Stop_DMA>
		gv.ring2datasentflag=1;
 8002ef6:	4b05      	ldr	r3, [pc, #20]	; (8002f0c <HAL_TIM_PWM_PulseFinishedCallback+0x78>)
 8002ef8:	2201      	movs	r2, #1
 8002efa:	739a      	strb	r2, [r3, #14]
	}

}
 8002efc:	bf00      	nop
 8002efe:	3708      	adds	r7, #8
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	40010000 	.word	0x40010000
 8002f08:	20002e50 	.word	0x20002e50
 8002f0c:	200001f0 	.word	0x200001f0

08002f10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f14:	f002 f888 	bl	8005028 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f18:	f000 f8ac 	bl	8003074 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_DMA_Init(); // must init here
 8002f1c:	f000 fb0a 	bl	8003534 <MX_DMA_Init>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f20:	f000 fb38 	bl	8003594 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002f24:	f000 f910 	bl	8003148 <MX_SPI1_Init>
  MX_TIM1_Init();
 8002f28:	f000 f944 	bl	80031b4 <MX_TIM1_Init>
  MX_TIM4_Init();
 8002f2c:	f000 f9dc 	bl	80032e8 <MX_TIM4_Init>
  MX_UART4_Init();
 8002f30:	f000 fa58 	bl	80033e4 <MX_UART4_Init>
  MX_USART2_UART_Init();
 8002f34:	f000 fa80 	bl	8003438 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002f38:	f000 faa8 	bl	800348c <MX_USART3_UART_Init>
  MX_DMA_Init();
 8002f3c:	f000 fafa 	bl	8003534 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8002f40:	f000 face 	bl	80034e0 <MX_USART6_UART_Init>
  MX_TIM13_Init();
 8002f44:	f000 fa2a 	bl	800339c <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n\r\n\r\n\r\n\r\n\r\n");
 8002f48:	482d      	ldr	r0, [pc, #180]	; (8003000 <main+0xf0>)
 8002f4a:	f009 f843 	bl	800bfd4 <puts>
  printf("****************************************\r\n");
 8002f4e:	482d      	ldr	r0, [pc, #180]	; (8003004 <main+0xf4>)
 8002f50:	f009 f840 	bl	800bfd4 <puts>
  printf("*  NEUBILITY 1.5  %s / %s *\r\n", FW_VERSION,FW_DATE);
 8002f54:	4a2c      	ldr	r2, [pc, #176]	; (8003008 <main+0xf8>)
 8002f56:	492d      	ldr	r1, [pc, #180]	; (800300c <main+0xfc>)
 8002f58:	482d      	ldr	r0, [pc, #180]	; (8003010 <main+0x100>)
 8002f5a:	f008 ffb5 	bl	800bec8 <iprintf>
  printf("****************************************\r\n\r\n");
 8002f5e:	482d      	ldr	r0, [pc, #180]	; (8003014 <main+0x104>)
 8002f60:	f009 f838 	bl	800bfd4 <puts>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002f64:	f005 fd58 	bl	8008a18 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of queue_ultrasonic1 */
  queue_ultrasonic1Handle = osMessageQueueNew (128, sizeof(uint16_t), &queue_ultrasonic1_attributes);
 8002f68:	4a2b      	ldr	r2, [pc, #172]	; (8003018 <main+0x108>)
 8002f6a:	2102      	movs	r1, #2
 8002f6c:	2080      	movs	r0, #128	; 0x80
 8002f6e:	f005 fe6b 	bl	8008c48 <osMessageQueueNew>
 8002f72:	4603      	mov	r3, r0
 8002f74:	4a29      	ldr	r2, [pc, #164]	; (800301c <main+0x10c>)
 8002f76:	6013      	str	r3, [r2, #0]

  /* creation of queue_ultrasonic2 */
  queue_ultrasonic2Handle = osMessageQueueNew (128, sizeof(uint16_t), &queue_ultrasonic2_attributes);
 8002f78:	4a29      	ldr	r2, [pc, #164]	; (8003020 <main+0x110>)
 8002f7a:	2102      	movs	r1, #2
 8002f7c:	2080      	movs	r0, #128	; 0x80
 8002f7e:	f005 fe63 	bl	8008c48 <osMessageQueueNew>
 8002f82:	4603      	mov	r3, r0
 8002f84:	4a27      	ldr	r2, [pc, #156]	; (8003024 <main+0x114>)
 8002f86:	6013      	str	r3, [r2, #0]

  /* creation of queue_interfaceBD */
  queue_interfaceBDHandle = osMessageQueueNew (1024, sizeof(uint16_t), &queue_interfaceBD_attributes);
 8002f88:	4a27      	ldr	r2, [pc, #156]	; (8003028 <main+0x118>)
 8002f8a:	2102      	movs	r1, #2
 8002f8c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002f90:	f005 fe5a 	bl	8008c48 <osMessageQueueNew>
 8002f94:	4603      	mov	r3, r0
 8002f96:	4a25      	ldr	r2, [pc, #148]	; (800302c <main+0x11c>)
 8002f98:	6013      	str	r3, [r2, #0]

  /* creation of queue_debug_test */
  queue_debug_testHandle = osMessageQueueNew (128, sizeof(uint16_t), &queue_debug_test_attributes);
 8002f9a:	4a25      	ldr	r2, [pc, #148]	; (8003030 <main+0x120>)
 8002f9c:	2102      	movs	r1, #2
 8002f9e:	2080      	movs	r0, #128	; 0x80
 8002fa0:	f005 fe52 	bl	8008c48 <osMessageQueueNew>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	4a23      	ldr	r2, [pc, #140]	; (8003034 <main+0x124>)
 8002fa8:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of apps_process */
  apps_processHandle = osThreadNew(apps_process_task, NULL, &apps_process_attributes);
 8002faa:	4a23      	ldr	r2, [pc, #140]	; (8003038 <main+0x128>)
 8002fac:	2100      	movs	r1, #0
 8002fae:	4823      	ldr	r0, [pc, #140]	; (800303c <main+0x12c>)
 8002fb0:	f005 fd7c 	bl	8008aac <osThreadNew>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	4a22      	ldr	r2, [pc, #136]	; (8003040 <main+0x130>)
 8002fb8:	6013      	str	r3, [r2, #0]

  /* creation of apps_timer */
  apps_timerHandle = osThreadNew(apps_timer_task, NULL, &apps_timer_attributes);
 8002fba:	4a22      	ldr	r2, [pc, #136]	; (8003044 <main+0x134>)
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	4822      	ldr	r0, [pc, #136]	; (8003048 <main+0x138>)
 8002fc0:	f005 fd74 	bl	8008aac <osThreadNew>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	4a21      	ldr	r2, [pc, #132]	; (800304c <main+0x13c>)
 8002fc8:	6013      	str	r3, [r2, #0]

  /* creation of p_ultrasonic */
  p_ultrasonicHandle = osThreadNew(p_ultrasonic_task, NULL, &p_ultrasonic_attributes);
 8002fca:	4a21      	ldr	r2, [pc, #132]	; (8003050 <main+0x140>)
 8002fcc:	2100      	movs	r1, #0
 8002fce:	4821      	ldr	r0, [pc, #132]	; (8003054 <main+0x144>)
 8002fd0:	f005 fd6c 	bl	8008aac <osThreadNew>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	4a20      	ldr	r2, [pc, #128]	; (8003058 <main+0x148>)
 8002fd8:	6013      	str	r3, [r2, #0]

  /* creation of p_interfaceBD */
  p_interfaceBDHandle = osThreadNew(p_interfaceBD_task, NULL, &p_interfaceBD_attributes);
 8002fda:	4a20      	ldr	r2, [pc, #128]	; (800305c <main+0x14c>)
 8002fdc:	2100      	movs	r1, #0
 8002fde:	4820      	ldr	r0, [pc, #128]	; (8003060 <main+0x150>)
 8002fe0:	f005 fd64 	bl	8008aac <osThreadNew>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	4a1f      	ldr	r2, [pc, #124]	; (8003064 <main+0x154>)
 8002fe8:	6013      	str	r3, [r2, #0]

  /* creation of p_uart_test */
  p_uart_testHandle = osThreadNew(p_uart_test_task, NULL, &p_uart_test_attributes);
 8002fea:	4a1f      	ldr	r2, [pc, #124]	; (8003068 <main+0x158>)
 8002fec:	2100      	movs	r1, #0
 8002fee:	481f      	ldr	r0, [pc, #124]	; (800306c <main+0x15c>)
 8002ff0:	f005 fd5c 	bl	8008aac <osThreadNew>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	4a1e      	ldr	r2, [pc, #120]	; (8003070 <main+0x160>)
 8002ff8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002ffa:	f005 fd31 	bl	8008a60 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002ffe:	e7fe      	b.n	8002ffe <main+0xee>
 8003000:	0800cdf8 	.word	0x0800cdf8
 8003004:	0800ce04 	.word	0x0800ce04
 8003008:	0800ce30 	.word	0x0800ce30
 800300c:	0800ce3c 	.word	0x0800ce3c
 8003010:	0800ce44 	.word	0x0800ce44
 8003014:	0800ce64 	.word	0x0800ce64
 8003018:	0800cfdc 	.word	0x0800cfdc
 800301c:	2000316c 	.word	0x2000316c
 8003020:	0800cff4 	.word	0x0800cff4
 8003024:	20003170 	.word	0x20003170
 8003028:	0800d00c 	.word	0x0800d00c
 800302c:	20003174 	.word	0x20003174
 8003030:	0800d024 	.word	0x0800d024
 8003034:	20003178 	.word	0x20003178
 8003038:	0800cf28 	.word	0x0800cf28
 800303c:	080023c1 	.word	0x080023c1
 8003040:	20003158 	.word	0x20003158
 8003044:	0800cf4c 	.word	0x0800cf4c
 8003048:	08004e69 	.word	0x08004e69
 800304c:	2000315c 	.word	0x2000315c
 8003050:	0800cf70 	.word	0x0800cf70
 8003054:	0800486d 	.word	0x0800486d
 8003058:	20003160 	.word	0x20003160
 800305c:	0800cf94 	.word	0x0800cf94
 8003060:	0800435d 	.word	0x0800435d
 8003064:	20003164 	.word	0x20003164
 8003068:	0800cfb8 	.word	0x0800cfb8
 800306c:	080045e9 	.word	0x080045e9
 8003070:	20003168 	.word	0x20003168

08003074 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b094      	sub	sp, #80	; 0x50
 8003078:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800307a:	f107 0320 	add.w	r3, r7, #32
 800307e:	2230      	movs	r2, #48	; 0x30
 8003080:	2100      	movs	r1, #0
 8003082:	4618      	mov	r0, r3
 8003084:	f008 fe37 	bl	800bcf6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003088:	f107 030c 	add.w	r3, r7, #12
 800308c:	2200      	movs	r2, #0
 800308e:	601a      	str	r2, [r3, #0]
 8003090:	605a      	str	r2, [r3, #4]
 8003092:	609a      	str	r2, [r3, #8]
 8003094:	60da      	str	r2, [r3, #12]
 8003096:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003098:	2300      	movs	r3, #0
 800309a:	60bb      	str	r3, [r7, #8]
 800309c:	4b28      	ldr	r3, [pc, #160]	; (8003140 <SystemClock_Config+0xcc>)
 800309e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a0:	4a27      	ldr	r2, [pc, #156]	; (8003140 <SystemClock_Config+0xcc>)
 80030a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030a6:	6413      	str	r3, [r2, #64]	; 0x40
 80030a8:	4b25      	ldr	r3, [pc, #148]	; (8003140 <SystemClock_Config+0xcc>)
 80030aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030b0:	60bb      	str	r3, [r7, #8]
 80030b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80030b4:	2300      	movs	r3, #0
 80030b6:	607b      	str	r3, [r7, #4]
 80030b8:	4b22      	ldr	r3, [pc, #136]	; (8003144 <SystemClock_Config+0xd0>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a21      	ldr	r2, [pc, #132]	; (8003144 <SystemClock_Config+0xd0>)
 80030be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030c2:	6013      	str	r3, [r2, #0]
 80030c4:	4b1f      	ldr	r3, [pc, #124]	; (8003144 <SystemClock_Config+0xd0>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030cc:	607b      	str	r3, [r7, #4]
 80030ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80030d0:	2301      	movs	r3, #1
 80030d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80030d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030da:	2302      	movs	r3, #2
 80030dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80030de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80030e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80030e4:	2308      	movs	r3, #8
 80030e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80030e8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80030ec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80030ee:	2302      	movs	r3, #2
 80030f0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80030f2:	2304      	movs	r3, #4
 80030f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030f6:	f107 0320 	add.w	r3, r7, #32
 80030fa:	4618      	mov	r0, r3
 80030fc:	f002 fe24 	bl	8005d48 <HAL_RCC_OscConfig>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003106:	f000 fb01 	bl	800370c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800310a:	230f      	movs	r3, #15
 800310c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800310e:	2302      	movs	r3, #2
 8003110:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003112:	2300      	movs	r3, #0
 8003114:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003116:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800311a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800311c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003120:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003122:	f107 030c 	add.w	r3, r7, #12
 8003126:	2105      	movs	r1, #5
 8003128:	4618      	mov	r0, r3
 800312a:	f003 f885 	bl	8006238 <HAL_RCC_ClockConfig>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d001      	beq.n	8003138 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003134:	f000 faea 	bl	800370c <Error_Handler>
  }
}
 8003138:	bf00      	nop
 800313a:	3750      	adds	r7, #80	; 0x50
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	40023800 	.word	0x40023800
 8003144:	40007000 	.word	0x40007000

08003148 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800314c:	4b17      	ldr	r3, [pc, #92]	; (80031ac <MX_SPI1_Init+0x64>)
 800314e:	4a18      	ldr	r2, [pc, #96]	; (80031b0 <MX_SPI1_Init+0x68>)
 8003150:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003152:	4b16      	ldr	r3, [pc, #88]	; (80031ac <MX_SPI1_Init+0x64>)
 8003154:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003158:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800315a:	4b14      	ldr	r3, [pc, #80]	; (80031ac <MX_SPI1_Init+0x64>)
 800315c:	2200      	movs	r2, #0
 800315e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003160:	4b12      	ldr	r3, [pc, #72]	; (80031ac <MX_SPI1_Init+0x64>)
 8003162:	2200      	movs	r2, #0
 8003164:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003166:	4b11      	ldr	r3, [pc, #68]	; (80031ac <MX_SPI1_Init+0x64>)
 8003168:	2200      	movs	r2, #0
 800316a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800316c:	4b0f      	ldr	r3, [pc, #60]	; (80031ac <MX_SPI1_Init+0x64>)
 800316e:	2200      	movs	r2, #0
 8003170:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003172:	4b0e      	ldr	r3, [pc, #56]	; (80031ac <MX_SPI1_Init+0x64>)
 8003174:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003178:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800317a:	4b0c      	ldr	r3, [pc, #48]	; (80031ac <MX_SPI1_Init+0x64>)
 800317c:	2238      	movs	r2, #56	; 0x38
 800317e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003180:	4b0a      	ldr	r3, [pc, #40]	; (80031ac <MX_SPI1_Init+0x64>)
 8003182:	2200      	movs	r2, #0
 8003184:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003186:	4b09      	ldr	r3, [pc, #36]	; (80031ac <MX_SPI1_Init+0x64>)
 8003188:	2200      	movs	r2, #0
 800318a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800318c:	4b07      	ldr	r3, [pc, #28]	; (80031ac <MX_SPI1_Init+0x64>)
 800318e:	2200      	movs	r2, #0
 8003190:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003192:	4b06      	ldr	r3, [pc, #24]	; (80031ac <MX_SPI1_Init+0x64>)
 8003194:	220a      	movs	r2, #10
 8003196:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003198:	4804      	ldr	r0, [pc, #16]	; (80031ac <MX_SPI1_Init+0x64>)
 800319a:	f003 fa9f 	bl	80066dc <HAL_SPI_Init>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80031a4:	f000 fab2 	bl	800370c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80031a8:	bf00      	nop
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	20002df8 	.word	0x20002df8
 80031b0:	40013000 	.word	0x40013000

080031b4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b092      	sub	sp, #72	; 0x48
 80031b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031ba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80031be:	2200      	movs	r2, #0
 80031c0:	601a      	str	r2, [r3, #0]
 80031c2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031c8:	2200      	movs	r2, #0
 80031ca:	601a      	str	r2, [r3, #0]
 80031cc:	605a      	str	r2, [r3, #4]
 80031ce:	609a      	str	r2, [r3, #8]
 80031d0:	60da      	str	r2, [r3, #12]
 80031d2:	611a      	str	r2, [r3, #16]
 80031d4:	615a      	str	r2, [r3, #20]
 80031d6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80031d8:	1d3b      	adds	r3, r7, #4
 80031da:	2220      	movs	r2, #32
 80031dc:	2100      	movs	r1, #0
 80031de:	4618      	mov	r0, r3
 80031e0:	f008 fd89 	bl	800bcf6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80031e4:	4b3e      	ldr	r3, [pc, #248]	; (80032e0 <MX_TIM1_Init+0x12c>)
 80031e6:	4a3f      	ldr	r2, [pc, #252]	; (80032e4 <MX_TIM1_Init+0x130>)
 80031e8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 80031ea:	4b3d      	ldr	r3, [pc, #244]	; (80032e0 <MX_TIM1_Init+0x12c>)
 80031ec:	2201      	movs	r2, #1
 80031ee:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031f0:	4b3b      	ldr	r3, [pc, #236]	; (80032e0 <MX_TIM1_Init+0x12c>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 104;
 80031f6:	4b3a      	ldr	r3, [pc, #232]	; (80032e0 <MX_TIM1_Init+0x12c>)
 80031f8:	2268      	movs	r2, #104	; 0x68
 80031fa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031fc:	4b38      	ldr	r3, [pc, #224]	; (80032e0 <MX_TIM1_Init+0x12c>)
 80031fe:	2200      	movs	r2, #0
 8003200:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003202:	4b37      	ldr	r3, [pc, #220]	; (80032e0 <MX_TIM1_Init+0x12c>)
 8003204:	2200      	movs	r2, #0
 8003206:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003208:	4b35      	ldr	r3, [pc, #212]	; (80032e0 <MX_TIM1_Init+0x12c>)
 800320a:	2200      	movs	r2, #0
 800320c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800320e:	4834      	ldr	r0, [pc, #208]	; (80032e0 <MX_TIM1_Init+0x12c>)
 8003210:	f003 fdb4 	bl	8006d7c <HAL_TIM_PWM_Init>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 800321a:	f000 fa77 	bl	800370c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800321e:	2300      	movs	r3, #0
 8003220:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003222:	2300      	movs	r3, #0
 8003224:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003226:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800322a:	4619      	mov	r1, r3
 800322c:	482c      	ldr	r0, [pc, #176]	; (80032e0 <MX_TIM1_Init+0x12c>)
 800322e:	f004 ff0b 	bl	8008048 <HAL_TIMEx_MasterConfigSynchronization>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d001      	beq.n	800323c <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8003238:	f000 fa68 	bl	800370c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800323c:	2360      	movs	r3, #96	; 0x60
 800323e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003240:	2300      	movs	r3, #0
 8003242:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003244:	2300      	movs	r3, #0
 8003246:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003248:	2300      	movs	r3, #0
 800324a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800324c:	2300      	movs	r3, #0
 800324e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003250:	2300      	movs	r3, #0
 8003252:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003254:	2300      	movs	r3, #0
 8003256:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003258:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800325c:	2200      	movs	r2, #0
 800325e:	4619      	mov	r1, r3
 8003260:	481f      	ldr	r0, [pc, #124]	; (80032e0 <MX_TIM1_Init+0x12c>)
 8003262:	f004 fab5 	bl	80077d0 <HAL_TIM_PWM_ConfigChannel>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 800326c:	f000 fa4e 	bl	800370c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003270:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003274:	2204      	movs	r2, #4
 8003276:	4619      	mov	r1, r3
 8003278:	4819      	ldr	r0, [pc, #100]	; (80032e0 <MX_TIM1_Init+0x12c>)
 800327a:	f004 faa9 	bl	80077d0 <HAL_TIM_PWM_ConfigChannel>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8003284:	f000 fa42 	bl	800370c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003288:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800328c:	2208      	movs	r2, #8
 800328e:	4619      	mov	r1, r3
 8003290:	4813      	ldr	r0, [pc, #76]	; (80032e0 <MX_TIM1_Init+0x12c>)
 8003292:	f004 fa9d 	bl	80077d0 <HAL_TIM_PWM_ConfigChannel>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 800329c:	f000 fa36 	bl	800370c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80032a0:	2300      	movs	r3, #0
 80032a2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80032a4:	2300      	movs	r3, #0
 80032a6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80032a8:	2300      	movs	r3, #0
 80032aa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80032ac:	2300      	movs	r3, #0
 80032ae:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80032b0:	2300      	movs	r3, #0
 80032b2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80032b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80032b8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80032ba:	2300      	movs	r3, #0
 80032bc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80032be:	1d3b      	adds	r3, r7, #4
 80032c0:	4619      	mov	r1, r3
 80032c2:	4807      	ldr	r0, [pc, #28]	; (80032e0 <MX_TIM1_Init+0x12c>)
 80032c4:	f004 ff3c 	bl	8008140 <HAL_TIMEx_ConfigBreakDeadTime>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 80032ce:	f000 fa1d 	bl	800370c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80032d2:	4803      	ldr	r0, [pc, #12]	; (80032e0 <MX_TIM1_Init+0x12c>)
 80032d4:	f000 fb8e 	bl	80039f4 <HAL_TIM_MspPostInit>

}
 80032d8:	bf00      	nop
 80032da:	3748      	adds	r7, #72	; 0x48
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	20002e50 	.word	0x20002e50
 80032e4:	40010000 	.word	0x40010000

080032e8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b08a      	sub	sp, #40	; 0x28
 80032ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032ee:	f107 0320 	add.w	r3, r7, #32
 80032f2:	2200      	movs	r2, #0
 80032f4:	601a      	str	r2, [r3, #0]
 80032f6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80032f8:	1d3b      	adds	r3, r7, #4
 80032fa:	2200      	movs	r2, #0
 80032fc:	601a      	str	r2, [r3, #0]
 80032fe:	605a      	str	r2, [r3, #4]
 8003300:	609a      	str	r2, [r3, #8]
 8003302:	60da      	str	r2, [r3, #12]
 8003304:	611a      	str	r2, [r3, #16]
 8003306:	615a      	str	r2, [r3, #20]
 8003308:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800330a:	4b22      	ldr	r3, [pc, #136]	; (8003394 <MX_TIM4_Init+0xac>)
 800330c:	4a22      	ldr	r2, [pc, #136]	; (8003398 <MX_TIM4_Init+0xb0>)
 800330e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 327;
 8003310:	4b20      	ldr	r3, [pc, #128]	; (8003394 <MX_TIM4_Init+0xac>)
 8003312:	f240 1247 	movw	r2, #327	; 0x147
 8003316:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003318:	4b1e      	ldr	r3, [pc, #120]	; (8003394 <MX_TIM4_Init+0xac>)
 800331a:	2200      	movs	r2, #0
 800331c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 255;
 800331e:	4b1d      	ldr	r3, [pc, #116]	; (8003394 <MX_TIM4_Init+0xac>)
 8003320:	22ff      	movs	r2, #255	; 0xff
 8003322:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003324:	4b1b      	ldr	r3, [pc, #108]	; (8003394 <MX_TIM4_Init+0xac>)
 8003326:	2200      	movs	r2, #0
 8003328:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800332a:	4b1a      	ldr	r3, [pc, #104]	; (8003394 <MX_TIM4_Init+0xac>)
 800332c:	2200      	movs	r2, #0
 800332e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003330:	4818      	ldr	r0, [pc, #96]	; (8003394 <MX_TIM4_Init+0xac>)
 8003332:	f003 fd23 	bl	8006d7c <HAL_TIM_PWM_Init>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d001      	beq.n	8003340 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800333c:	f000 f9e6 	bl	800370c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003340:	2300      	movs	r3, #0
 8003342:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003344:	2300      	movs	r3, #0
 8003346:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003348:	f107 0320 	add.w	r3, r7, #32
 800334c:	4619      	mov	r1, r3
 800334e:	4811      	ldr	r0, [pc, #68]	; (8003394 <MX_TIM4_Init+0xac>)
 8003350:	f004 fe7a 	bl	8008048 <HAL_TIMEx_MasterConfigSynchronization>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800335a:	f000 f9d7 	bl	800370c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800335e:	2360      	movs	r3, #96	; 0x60
 8003360:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 250;
 8003362:	23fa      	movs	r3, #250	; 0xfa
 8003364:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003366:	2300      	movs	r3, #0
 8003368:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800336a:	2300      	movs	r3, #0
 800336c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800336e:	1d3b      	adds	r3, r7, #4
 8003370:	2200      	movs	r2, #0
 8003372:	4619      	mov	r1, r3
 8003374:	4807      	ldr	r0, [pc, #28]	; (8003394 <MX_TIM4_Init+0xac>)
 8003376:	f004 fa2b 	bl	80077d0 <HAL_TIM_PWM_ConfigChannel>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d001      	beq.n	8003384 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8003380:	f000 f9c4 	bl	800370c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003384:	4803      	ldr	r0, [pc, #12]	; (8003394 <MX_TIM4_Init+0xac>)
 8003386:	f000 fb35 	bl	80039f4 <HAL_TIM_MspPostInit>

}
 800338a:	bf00      	nop
 800338c:	3728      	adds	r7, #40	; 0x28
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20002e98 	.word	0x20002e98
 8003398:	40000800 	.word	0x40000800

0800339c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80033a0:	4b0e      	ldr	r3, [pc, #56]	; (80033dc <MX_TIM13_Init+0x40>)
 80033a2:	4a0f      	ldr	r2, [pc, #60]	; (80033e0 <MX_TIM13_Init+0x44>)
 80033a4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 83;
 80033a6:	4b0d      	ldr	r3, [pc, #52]	; (80033dc <MX_TIM13_Init+0x40>)
 80033a8:	2253      	movs	r2, #83	; 0x53
 80033aa:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033ac:	4b0b      	ldr	r3, [pc, #44]	; (80033dc <MX_TIM13_Init+0x40>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 999;
 80033b2:	4b0a      	ldr	r3, [pc, #40]	; (80033dc <MX_TIM13_Init+0x40>)
 80033b4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80033b8:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033ba:	4b08      	ldr	r3, [pc, #32]	; (80033dc <MX_TIM13_Init+0x40>)
 80033bc:	2200      	movs	r2, #0
 80033be:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033c0:	4b06      	ldr	r3, [pc, #24]	; (80033dc <MX_TIM13_Init+0x40>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80033c6:	4805      	ldr	r0, [pc, #20]	; (80033dc <MX_TIM13_Init+0x40>)
 80033c8:	f003 fc18 	bl	8006bfc <HAL_TIM_Base_Init>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 80033d2:	f000 f99b 	bl	800370c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80033d6:	bf00      	nop
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	20002ee0 	.word	0x20002ee0
 80033e0:	40001c00 	.word	0x40001c00

080033e4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80033e8:	4b11      	ldr	r3, [pc, #68]	; (8003430 <MX_UART4_Init+0x4c>)
 80033ea:	4a12      	ldr	r2, [pc, #72]	; (8003434 <MX_UART4_Init+0x50>)
 80033ec:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80033ee:	4b10      	ldr	r3, [pc, #64]	; (8003430 <MX_UART4_Init+0x4c>)
 80033f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80033f4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80033f6:	4b0e      	ldr	r3, [pc, #56]	; (8003430 <MX_UART4_Init+0x4c>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80033fc:	4b0c      	ldr	r3, [pc, #48]	; (8003430 <MX_UART4_Init+0x4c>)
 80033fe:	2200      	movs	r2, #0
 8003400:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003402:	4b0b      	ldr	r3, [pc, #44]	; (8003430 <MX_UART4_Init+0x4c>)
 8003404:	2200      	movs	r2, #0
 8003406:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003408:	4b09      	ldr	r3, [pc, #36]	; (8003430 <MX_UART4_Init+0x4c>)
 800340a:	220c      	movs	r2, #12
 800340c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800340e:	4b08      	ldr	r3, [pc, #32]	; (8003430 <MX_UART4_Init+0x4c>)
 8003410:	2200      	movs	r2, #0
 8003412:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003414:	4b06      	ldr	r3, [pc, #24]	; (8003430 <MX_UART4_Init+0x4c>)
 8003416:	2200      	movs	r2, #0
 8003418:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800341a:	4805      	ldr	r0, [pc, #20]	; (8003430 <MX_UART4_Init+0x4c>)
 800341c:	f004 fef6 	bl	800820c <HAL_UART_Init>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d001      	beq.n	800342a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8003426:	f000 f971 	bl	800370c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800342a:	bf00      	nop
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	20003048 	.word	0x20003048
 8003434:	40004c00 	.word	0x40004c00

08003438 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800343c:	4b11      	ldr	r3, [pc, #68]	; (8003484 <MX_USART2_UART_Init+0x4c>)
 800343e:	4a12      	ldr	r2, [pc, #72]	; (8003488 <MX_USART2_UART_Init+0x50>)
 8003440:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8003442:	4b10      	ldr	r3, [pc, #64]	; (8003484 <MX_USART2_UART_Init+0x4c>)
 8003444:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8003448:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800344a:	4b0e      	ldr	r3, [pc, #56]	; (8003484 <MX_USART2_UART_Init+0x4c>)
 800344c:	2200      	movs	r2, #0
 800344e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003450:	4b0c      	ldr	r3, [pc, #48]	; (8003484 <MX_USART2_UART_Init+0x4c>)
 8003452:	2200      	movs	r2, #0
 8003454:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003456:	4b0b      	ldr	r3, [pc, #44]	; (8003484 <MX_USART2_UART_Init+0x4c>)
 8003458:	2200      	movs	r2, #0
 800345a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800345c:	4b09      	ldr	r3, [pc, #36]	; (8003484 <MX_USART2_UART_Init+0x4c>)
 800345e:	220c      	movs	r2, #12
 8003460:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003462:	4b08      	ldr	r3, [pc, #32]	; (8003484 <MX_USART2_UART_Init+0x4c>)
 8003464:	2200      	movs	r2, #0
 8003466:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003468:	4b06      	ldr	r3, [pc, #24]	; (8003484 <MX_USART2_UART_Init+0x4c>)
 800346a:	2200      	movs	r2, #0
 800346c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800346e:	4805      	ldr	r0, [pc, #20]	; (8003484 <MX_USART2_UART_Init+0x4c>)
 8003470:	f004 fecc 	bl	800820c <HAL_UART_Init>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800347a:	f000 f947 	bl	800370c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800347e:	bf00      	nop
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	2000308c 	.word	0x2000308c
 8003488:	40004400 	.word	0x40004400

0800348c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003490:	4b11      	ldr	r3, [pc, #68]	; (80034d8 <MX_USART3_UART_Init+0x4c>)
 8003492:	4a12      	ldr	r2, [pc, #72]	; (80034dc <MX_USART3_UART_Init+0x50>)
 8003494:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8003496:	4b10      	ldr	r3, [pc, #64]	; (80034d8 <MX_USART3_UART_Init+0x4c>)
 8003498:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800349c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800349e:	4b0e      	ldr	r3, [pc, #56]	; (80034d8 <MX_USART3_UART_Init+0x4c>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80034a4:	4b0c      	ldr	r3, [pc, #48]	; (80034d8 <MX_USART3_UART_Init+0x4c>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80034aa:	4b0b      	ldr	r3, [pc, #44]	; (80034d8 <MX_USART3_UART_Init+0x4c>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80034b0:	4b09      	ldr	r3, [pc, #36]	; (80034d8 <MX_USART3_UART_Init+0x4c>)
 80034b2:	220c      	movs	r2, #12
 80034b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034b6:	4b08      	ldr	r3, [pc, #32]	; (80034d8 <MX_USART3_UART_Init+0x4c>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80034bc:	4b06      	ldr	r3, [pc, #24]	; (80034d8 <MX_USART3_UART_Init+0x4c>)
 80034be:	2200      	movs	r2, #0
 80034c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80034c2:	4805      	ldr	r0, [pc, #20]	; (80034d8 <MX_USART3_UART_Init+0x4c>)
 80034c4:	f004 fea2 	bl	800820c <HAL_UART_Init>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d001      	beq.n	80034d2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80034ce:	f000 f91d 	bl	800370c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80034d2:	bf00      	nop
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	200030d0 	.word	0x200030d0
 80034dc:	40004800 	.word	0x40004800

080034e0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80034e4:	4b11      	ldr	r3, [pc, #68]	; (800352c <MX_USART6_UART_Init+0x4c>)
 80034e6:	4a12      	ldr	r2, [pc, #72]	; (8003530 <MX_USART6_UART_Init+0x50>)
 80034e8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80034ea:	4b10      	ldr	r3, [pc, #64]	; (800352c <MX_USART6_UART_Init+0x4c>)
 80034ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80034f0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80034f2:	4b0e      	ldr	r3, [pc, #56]	; (800352c <MX_USART6_UART_Init+0x4c>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80034f8:	4b0c      	ldr	r3, [pc, #48]	; (800352c <MX_USART6_UART_Init+0x4c>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80034fe:	4b0b      	ldr	r3, [pc, #44]	; (800352c <MX_USART6_UART_Init+0x4c>)
 8003500:	2200      	movs	r2, #0
 8003502:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003504:	4b09      	ldr	r3, [pc, #36]	; (800352c <MX_USART6_UART_Init+0x4c>)
 8003506:	220c      	movs	r2, #12
 8003508:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800350a:	4b08      	ldr	r3, [pc, #32]	; (800352c <MX_USART6_UART_Init+0x4c>)
 800350c:	2200      	movs	r2, #0
 800350e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003510:	4b06      	ldr	r3, [pc, #24]	; (800352c <MX_USART6_UART_Init+0x4c>)
 8003512:	2200      	movs	r2, #0
 8003514:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003516:	4805      	ldr	r0, [pc, #20]	; (800352c <MX_USART6_UART_Init+0x4c>)
 8003518:	f004 fe78 	bl	800820c <HAL_UART_Init>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003522:	f000 f8f3 	bl	800370c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003526:	bf00      	nop
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	20003114 	.word	0x20003114
 8003530:	40011400 	.word	0x40011400

08003534 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800353a:	2300      	movs	r3, #0
 800353c:	607b      	str	r3, [r7, #4]
 800353e:	4b14      	ldr	r3, [pc, #80]	; (8003590 <MX_DMA_Init+0x5c>)
 8003540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003542:	4a13      	ldr	r2, [pc, #76]	; (8003590 <MX_DMA_Init+0x5c>)
 8003544:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003548:	6313      	str	r3, [r2, #48]	; 0x30
 800354a:	4b11      	ldr	r3, [pc, #68]	; (8003590 <MX_DMA_Init+0x5c>)
 800354c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003552:	607b      	str	r3, [r7, #4]
 8003554:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8003556:	2200      	movs	r2, #0
 8003558:	2105      	movs	r1, #5
 800355a:	203a      	movs	r0, #58	; 0x3a
 800355c:	f001 fe82 	bl	8005264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003560:	203a      	movs	r0, #58	; 0x3a
 8003562:	f001 fe9b 	bl	800529c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8003566:	2200      	movs	r2, #0
 8003568:	2105      	movs	r1, #5
 800356a:	203b      	movs	r0, #59	; 0x3b
 800356c:	f001 fe7a 	bl	8005264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8003570:	203b      	movs	r0, #59	; 0x3b
 8003572:	f001 fe93 	bl	800529c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8003576:	2200      	movs	r2, #0
 8003578:	2105      	movs	r1, #5
 800357a:	2045      	movs	r0, #69	; 0x45
 800357c:	f001 fe72 	bl	8005264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8003580:	2045      	movs	r0, #69	; 0x45
 8003582:	f001 fe8b 	bl	800529c <HAL_NVIC_EnableIRQ>

}
 8003586:	bf00      	nop
 8003588:	3708      	adds	r7, #8
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	40023800 	.word	0x40023800

08003594 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b08c      	sub	sp, #48	; 0x30
 8003598:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800359a:	f107 031c 	add.w	r3, r7, #28
 800359e:	2200      	movs	r2, #0
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	605a      	str	r2, [r3, #4]
 80035a4:	609a      	str	r2, [r3, #8]
 80035a6:	60da      	str	r2, [r3, #12]
 80035a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80035aa:	2300      	movs	r3, #0
 80035ac:	61bb      	str	r3, [r7, #24]
 80035ae:	4b45      	ldr	r3, [pc, #276]	; (80036c4 <MX_GPIO_Init+0x130>)
 80035b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b2:	4a44      	ldr	r2, [pc, #272]	; (80036c4 <MX_GPIO_Init+0x130>)
 80035b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035b8:	6313      	str	r3, [r2, #48]	; 0x30
 80035ba:	4b42      	ldr	r3, [pc, #264]	; (80036c4 <MX_GPIO_Init+0x130>)
 80035bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035c2:	61bb      	str	r3, [r7, #24]
 80035c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035c6:	2300      	movs	r3, #0
 80035c8:	617b      	str	r3, [r7, #20]
 80035ca:	4b3e      	ldr	r3, [pc, #248]	; (80036c4 <MX_GPIO_Init+0x130>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ce:	4a3d      	ldr	r2, [pc, #244]	; (80036c4 <MX_GPIO_Init+0x130>)
 80035d0:	f043 0301 	orr.w	r3, r3, #1
 80035d4:	6313      	str	r3, [r2, #48]	; 0x30
 80035d6:	4b3b      	ldr	r3, [pc, #236]	; (80036c4 <MX_GPIO_Init+0x130>)
 80035d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	617b      	str	r3, [r7, #20]
 80035e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035e2:	2300      	movs	r3, #0
 80035e4:	613b      	str	r3, [r7, #16]
 80035e6:	4b37      	ldr	r3, [pc, #220]	; (80036c4 <MX_GPIO_Init+0x130>)
 80035e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ea:	4a36      	ldr	r2, [pc, #216]	; (80036c4 <MX_GPIO_Init+0x130>)
 80035ec:	f043 0310 	orr.w	r3, r3, #16
 80035f0:	6313      	str	r3, [r2, #48]	; 0x30
 80035f2:	4b34      	ldr	r3, [pc, #208]	; (80036c4 <MX_GPIO_Init+0x130>)
 80035f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f6:	f003 0310 	and.w	r3, r3, #16
 80035fa:	613b      	str	r3, [r7, #16]
 80035fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80035fe:	2300      	movs	r3, #0
 8003600:	60fb      	str	r3, [r7, #12]
 8003602:	4b30      	ldr	r3, [pc, #192]	; (80036c4 <MX_GPIO_Init+0x130>)
 8003604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003606:	4a2f      	ldr	r2, [pc, #188]	; (80036c4 <MX_GPIO_Init+0x130>)
 8003608:	f043 0308 	orr.w	r3, r3, #8
 800360c:	6313      	str	r3, [r2, #48]	; 0x30
 800360e:	4b2d      	ldr	r3, [pc, #180]	; (80036c4 <MX_GPIO_Init+0x130>)
 8003610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003612:	f003 0308 	and.w	r3, r3, #8
 8003616:	60fb      	str	r3, [r7, #12]
 8003618:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800361a:	2300      	movs	r3, #0
 800361c:	60bb      	str	r3, [r7, #8]
 800361e:	4b29      	ldr	r3, [pc, #164]	; (80036c4 <MX_GPIO_Init+0x130>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003622:	4a28      	ldr	r2, [pc, #160]	; (80036c4 <MX_GPIO_Init+0x130>)
 8003624:	f043 0304 	orr.w	r3, r3, #4
 8003628:	6313      	str	r3, [r2, #48]	; 0x30
 800362a:	4b26      	ldr	r3, [pc, #152]	; (80036c4 <MX_GPIO_Init+0x130>)
 800362c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362e:	f003 0304 	and.w	r3, r3, #4
 8003632:	60bb      	str	r3, [r7, #8]
 8003634:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003636:	2300      	movs	r3, #0
 8003638:	607b      	str	r3, [r7, #4]
 800363a:	4b22      	ldr	r3, [pc, #136]	; (80036c4 <MX_GPIO_Init+0x130>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363e:	4a21      	ldr	r2, [pc, #132]	; (80036c4 <MX_GPIO_Init+0x130>)
 8003640:	f043 0302 	orr.w	r3, r3, #2
 8003644:	6313      	str	r3, [r2, #48]	; 0x30
 8003646:	4b1f      	ldr	r3, [pc, #124]	; (80036c4 <MX_GPIO_Init+0x130>)
 8003648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364a:	f003 0302 	and.w	r3, r3, #2
 800364e:	607b      	str	r3, [r7, #4]
 8003650:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_SPISEL1_Pin|GPIO_SPISELw_Pin, GPIO_PIN_RESET);
 8003652:	2200      	movs	r2, #0
 8003654:	2150      	movs	r1, #80	; 0x50
 8003656:	481c      	ldr	r0, [pc, #112]	; (80036c8 <MX_GPIO_Init+0x134>)
 8003658:	f002 fb5c 	bl	8005d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_EYE1_EN_Pin|GPIO_EYE2_EN_Pin|GPIO_BACKLIGHT1_Pin|GPIO_BACKLIGHT2_Pin, GPIO_PIN_RESET);
 800365c:	2200      	movs	r2, #0
 800365e:	f44f 41d8 	mov.w	r1, #27648	; 0x6c00
 8003662:	481a      	ldr	r0, [pc, #104]	; (80036cc <MX_GPIO_Init+0x138>)
 8003664:	f002 fb56 	bl	8005d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPIO_SPISEL1_Pin GPIO_SPISELw_Pin */
  GPIO_InitStruct.Pin = GPIO_SPISEL1_Pin|GPIO_SPISELw_Pin;
 8003668:	2350      	movs	r3, #80	; 0x50
 800366a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800366c:	2301      	movs	r3, #1
 800366e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003670:	2300      	movs	r3, #0
 8003672:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003674:	2300      	movs	r3, #0
 8003676:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003678:	f107 031c 	add.w	r3, r7, #28
 800367c:	4619      	mov	r1, r3
 800367e:	4812      	ldr	r0, [pc, #72]	; (80036c8 <MX_GPIO_Init+0x134>)
 8003680:	f002 f9ac 	bl	80059dc <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_EYE1_EN_Pin GPIO_EYE2_EN_Pin GPIO_BACKLIGHT1_Pin GPIO_BACKLIGHT2_Pin */
  GPIO_InitStruct.Pin = GPIO_EYE1_EN_Pin|GPIO_EYE2_EN_Pin|GPIO_BACKLIGHT1_Pin|GPIO_BACKLIGHT2_Pin;
 8003684:	f44f 43d8 	mov.w	r3, #27648	; 0x6c00
 8003688:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800368a:	2301      	movs	r3, #1
 800368c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800368e:	2300      	movs	r3, #0
 8003690:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003692:	2300      	movs	r3, #0
 8003694:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003696:	f107 031c 	add.w	r3, r7, #28
 800369a:	4619      	mov	r1, r3
 800369c:	480b      	ldr	r0, [pc, #44]	; (80036cc <MX_GPIO_Init+0x138>)
 800369e:	f002 f99d 	bl	80059dc <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_HWrev_0_Pin GPIO_HWrev_1_Pin GPIO_HWrev_2_Pin GPIO_HWrev_3_Pin */
  GPIO_InitStruct.Pin = GPIO_HWrev_0_Pin|GPIO_HWrev_1_Pin|GPIO_HWrev_2_Pin|GPIO_HWrev_3_Pin;
 80036a2:	2378      	movs	r3, #120	; 0x78
 80036a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036a6:	2300      	movs	r3, #0
 80036a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036aa:	2300      	movs	r3, #0
 80036ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036ae:	f107 031c 	add.w	r3, r7, #28
 80036b2:	4619      	mov	r1, r3
 80036b4:	4805      	ldr	r0, [pc, #20]	; (80036cc <MX_GPIO_Init+0x138>)
 80036b6:	f002 f991 	bl	80059dc <HAL_GPIO_Init>

}
 80036ba:	bf00      	nop
 80036bc:	3730      	adds	r7, #48	; 0x30
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	40023800 	.word	0x40023800
 80036c8:	40020000 	.word	0x40020000
 80036cc:	40020c00 	.word	0x40020c00

080036d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM13)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a09      	ldr	r2, [pc, #36]	; (8003704 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d104      	bne.n	80036ec <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		timers_process_tick_interrupt_timer(0);
 80036e2:	2000      	movs	r0, #0
 80036e4:	f001 fc10 	bl	8004f08 <timers_process_tick_interrupt_timer>
		timers_tick_timer();
 80036e8:	f001 fb8a 	bl	8004e00 <timers_tick_timer>
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a05      	ldr	r2, [pc, #20]	; (8003708 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d101      	bne.n	80036fa <HAL_TIM_PeriodElapsedCallback+0x2a>
    HAL_IncTick();
 80036f6:	f001 fcb9 	bl	800506c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80036fa:	bf00      	nop
 80036fc:	3708      	adds	r7, #8
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	40001c00 	.word	0x40001c00
 8003708:	40001400 	.word	0x40001400

0800370c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003710:	b672      	cpsid	i
}
 8003712:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003714:	e7fe      	b.n	8003714 <Error_Handler+0x8>
	...

08003718 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800371e:	2300      	movs	r3, #0
 8003720:	607b      	str	r3, [r7, #4]
 8003722:	4b12      	ldr	r3, [pc, #72]	; (800376c <HAL_MspInit+0x54>)
 8003724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003726:	4a11      	ldr	r2, [pc, #68]	; (800376c <HAL_MspInit+0x54>)
 8003728:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800372c:	6453      	str	r3, [r2, #68]	; 0x44
 800372e:	4b0f      	ldr	r3, [pc, #60]	; (800376c <HAL_MspInit+0x54>)
 8003730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003732:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003736:	607b      	str	r3, [r7, #4]
 8003738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800373a:	2300      	movs	r3, #0
 800373c:	603b      	str	r3, [r7, #0]
 800373e:	4b0b      	ldr	r3, [pc, #44]	; (800376c <HAL_MspInit+0x54>)
 8003740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003742:	4a0a      	ldr	r2, [pc, #40]	; (800376c <HAL_MspInit+0x54>)
 8003744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003748:	6413      	str	r3, [r2, #64]	; 0x40
 800374a:	4b08      	ldr	r3, [pc, #32]	; (800376c <HAL_MspInit+0x54>)
 800374c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003752:	603b      	str	r3, [r7, #0]
 8003754:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003756:	2200      	movs	r2, #0
 8003758:	210f      	movs	r1, #15
 800375a:	f06f 0001 	mvn.w	r0, #1
 800375e:	f001 fd81 	bl	8005264 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003762:	bf00      	nop
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	40023800 	.word	0x40023800

08003770 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b08a      	sub	sp, #40	; 0x28
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003778:	f107 0314 	add.w	r3, r7, #20
 800377c:	2200      	movs	r2, #0
 800377e:	601a      	str	r2, [r3, #0]
 8003780:	605a      	str	r2, [r3, #4]
 8003782:	609a      	str	r2, [r3, #8]
 8003784:	60da      	str	r2, [r3, #12]
 8003786:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a19      	ldr	r2, [pc, #100]	; (80037f4 <HAL_SPI_MspInit+0x84>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d12b      	bne.n	80037ea <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003792:	2300      	movs	r3, #0
 8003794:	613b      	str	r3, [r7, #16]
 8003796:	4b18      	ldr	r3, [pc, #96]	; (80037f8 <HAL_SPI_MspInit+0x88>)
 8003798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379a:	4a17      	ldr	r2, [pc, #92]	; (80037f8 <HAL_SPI_MspInit+0x88>)
 800379c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80037a0:	6453      	str	r3, [r2, #68]	; 0x44
 80037a2:	4b15      	ldr	r3, [pc, #84]	; (80037f8 <HAL_SPI_MspInit+0x88>)
 80037a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037aa:	613b      	str	r3, [r7, #16]
 80037ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ae:	2300      	movs	r3, #0
 80037b0:	60fb      	str	r3, [r7, #12]
 80037b2:	4b11      	ldr	r3, [pc, #68]	; (80037f8 <HAL_SPI_MspInit+0x88>)
 80037b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b6:	4a10      	ldr	r2, [pc, #64]	; (80037f8 <HAL_SPI_MspInit+0x88>)
 80037b8:	f043 0301 	orr.w	r3, r3, #1
 80037bc:	6313      	str	r3, [r2, #48]	; 0x30
 80037be:	4b0e      	ldr	r3, [pc, #56]	; (80037f8 <HAL_SPI_MspInit+0x88>)
 80037c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	60fb      	str	r3, [r7, #12]
 80037c8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80037ca:	23a0      	movs	r3, #160	; 0xa0
 80037cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ce:	2302      	movs	r3, #2
 80037d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d2:	2300      	movs	r3, #0
 80037d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037d6:	2303      	movs	r3, #3
 80037d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80037da:	2305      	movs	r3, #5
 80037dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037de:	f107 0314 	add.w	r3, r7, #20
 80037e2:	4619      	mov	r1, r3
 80037e4:	4805      	ldr	r0, [pc, #20]	; (80037fc <HAL_SPI_MspInit+0x8c>)
 80037e6:	f002 f8f9 	bl	80059dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80037ea:	bf00      	nop
 80037ec:	3728      	adds	r7, #40	; 0x28
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	40013000 	.word	0x40013000
 80037f8:	40023800 	.word	0x40023800
 80037fc:	40020000 	.word	0x40020000

08003800 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a5c      	ldr	r2, [pc, #368]	; (8003980 <HAL_TIM_PWM_MspInit+0x180>)
 800380e:	4293      	cmp	r3, r2
 8003810:	f040 809f 	bne.w	8003952 <HAL_TIM_PWM_MspInit+0x152>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003814:	2300      	movs	r3, #0
 8003816:	60fb      	str	r3, [r7, #12]
 8003818:	4b5a      	ldr	r3, [pc, #360]	; (8003984 <HAL_TIM_PWM_MspInit+0x184>)
 800381a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800381c:	4a59      	ldr	r2, [pc, #356]	; (8003984 <HAL_TIM_PWM_MspInit+0x184>)
 800381e:	f043 0301 	orr.w	r3, r3, #1
 8003822:	6453      	str	r3, [r2, #68]	; 0x44
 8003824:	4b57      	ldr	r3, [pc, #348]	; (8003984 <HAL_TIM_PWM_MspInit+0x184>)
 8003826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	60fb      	str	r3, [r7, #12]
 800382e:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream3;
 8003830:	4b55      	ldr	r3, [pc, #340]	; (8003988 <HAL_TIM_PWM_MspInit+0x188>)
 8003832:	4a56      	ldr	r2, [pc, #344]	; (800398c <HAL_TIM_PWM_MspInit+0x18c>)
 8003834:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8003836:	4b54      	ldr	r3, [pc, #336]	; (8003988 <HAL_TIM_PWM_MspInit+0x188>)
 8003838:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 800383c:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800383e:	4b52      	ldr	r3, [pc, #328]	; (8003988 <HAL_TIM_PWM_MspInit+0x188>)
 8003840:	2240      	movs	r2, #64	; 0x40
 8003842:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003844:	4b50      	ldr	r3, [pc, #320]	; (8003988 <HAL_TIM_PWM_MspInit+0x188>)
 8003846:	2200      	movs	r2, #0
 8003848:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800384a:	4b4f      	ldr	r3, [pc, #316]	; (8003988 <HAL_TIM_PWM_MspInit+0x188>)
 800384c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003850:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003852:	4b4d      	ldr	r3, [pc, #308]	; (8003988 <HAL_TIM_PWM_MspInit+0x188>)
 8003854:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003858:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800385a:	4b4b      	ldr	r3, [pc, #300]	; (8003988 <HAL_TIM_PWM_MspInit+0x188>)
 800385c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003860:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8003862:	4b49      	ldr	r3, [pc, #292]	; (8003988 <HAL_TIM_PWM_MspInit+0x188>)
 8003864:	2200      	movs	r2, #0
 8003866:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003868:	4b47      	ldr	r3, [pc, #284]	; (8003988 <HAL_TIM_PWM_MspInit+0x188>)
 800386a:	2200      	movs	r2, #0
 800386c:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800386e:	4b46      	ldr	r3, [pc, #280]	; (8003988 <HAL_TIM_PWM_MspInit+0x188>)
 8003870:	2200      	movs	r2, #0
 8003872:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8003874:	4844      	ldr	r0, [pc, #272]	; (8003988 <HAL_TIM_PWM_MspInit+0x188>)
 8003876:	f001 fd1f 	bl	80052b8 <HAL_DMA_Init>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d001      	beq.n	8003884 <HAL_TIM_PWM_MspInit+0x84>
    {
      Error_Handler();
 8003880:	f7ff ff44 	bl	800370c <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a40      	ldr	r2, [pc, #256]	; (8003988 <HAL_TIM_PWM_MspInit+0x188>)
 8003888:	625a      	str	r2, [r3, #36]	; 0x24
 800388a:	4a3f      	ldr	r2, [pc, #252]	; (8003988 <HAL_TIM_PWM_MspInit+0x188>)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA2_Stream2;
 8003890:	4b3f      	ldr	r3, [pc, #252]	; (8003990 <HAL_TIM_PWM_MspInit+0x190>)
 8003892:	4a40      	ldr	r2, [pc, #256]	; (8003994 <HAL_TIM_PWM_MspInit+0x194>)
 8003894:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Channel = DMA_CHANNEL_6;
 8003896:	4b3e      	ldr	r3, [pc, #248]	; (8003990 <HAL_TIM_PWM_MspInit+0x190>)
 8003898:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 800389c:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800389e:	4b3c      	ldr	r3, [pc, #240]	; (8003990 <HAL_TIM_PWM_MspInit+0x190>)
 80038a0:	2240      	movs	r2, #64	; 0x40
 80038a2:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80038a4:	4b3a      	ldr	r3, [pc, #232]	; (8003990 <HAL_TIM_PWM_MspInit+0x190>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80038aa:	4b39      	ldr	r3, [pc, #228]	; (8003990 <HAL_TIM_PWM_MspInit+0x190>)
 80038ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038b0:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80038b2:	4b37      	ldr	r3, [pc, #220]	; (8003990 <HAL_TIM_PWM_MspInit+0x190>)
 80038b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80038b8:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80038ba:	4b35      	ldr	r3, [pc, #212]	; (8003990 <HAL_TIM_PWM_MspInit+0x190>)
 80038bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80038c0:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_NORMAL;
 80038c2:	4b33      	ldr	r3, [pc, #204]	; (8003990 <HAL_TIM_PWM_MspInit+0x190>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80038c8:	4b31      	ldr	r3, [pc, #196]	; (8003990 <HAL_TIM_PWM_MspInit+0x190>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80038ce:	4b30      	ldr	r3, [pc, #192]	; (8003990 <HAL_TIM_PWM_MspInit+0x190>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 80038d4:	482e      	ldr	r0, [pc, #184]	; (8003990 <HAL_TIM_PWM_MspInit+0x190>)
 80038d6:	f001 fcef 	bl	80052b8 <HAL_DMA_Init>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d001      	beq.n	80038e4 <HAL_TIM_PWM_MspInit+0xe4>
    {
      Error_Handler();
 80038e0:	f7ff ff14 	bl	800370c <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	4a2a      	ldr	r2, [pc, #168]	; (8003990 <HAL_TIM_PWM_MspInit+0x190>)
 80038e8:	629a      	str	r2, [r3, #40]	; 0x28
 80038ea:	4a29      	ldr	r2, [pc, #164]	; (8003990 <HAL_TIM_PWM_MspInit+0x190>)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA2_Stream6;
 80038f0:	4b29      	ldr	r3, [pc, #164]	; (8003998 <HAL_TIM_PWM_MspInit+0x198>)
 80038f2:	4a2a      	ldr	r2, [pc, #168]	; (800399c <HAL_TIM_PWM_MspInit+0x19c>)
 80038f4:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Channel = DMA_CHANNEL_6;
 80038f6:	4b28      	ldr	r3, [pc, #160]	; (8003998 <HAL_TIM_PWM_MspInit+0x198>)
 80038f8:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80038fc:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80038fe:	4b26      	ldr	r3, [pc, #152]	; (8003998 <HAL_TIM_PWM_MspInit+0x198>)
 8003900:	2240      	movs	r2, #64	; 0x40
 8003902:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003904:	4b24      	ldr	r3, [pc, #144]	; (8003998 <HAL_TIM_PWM_MspInit+0x198>)
 8003906:	2200      	movs	r2, #0
 8003908:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800390a:	4b23      	ldr	r3, [pc, #140]	; (8003998 <HAL_TIM_PWM_MspInit+0x198>)
 800390c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003910:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003912:	4b21      	ldr	r3, [pc, #132]	; (8003998 <HAL_TIM_PWM_MspInit+0x198>)
 8003914:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003918:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800391a:	4b1f      	ldr	r3, [pc, #124]	; (8003998 <HAL_TIM_PWM_MspInit+0x198>)
 800391c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003920:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_NORMAL;
 8003922:	4b1d      	ldr	r3, [pc, #116]	; (8003998 <HAL_TIM_PWM_MspInit+0x198>)
 8003924:	2200      	movs	r2, #0
 8003926:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8003928:	4b1b      	ldr	r3, [pc, #108]	; (8003998 <HAL_TIM_PWM_MspInit+0x198>)
 800392a:	2200      	movs	r2, #0
 800392c:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800392e:	4b1a      	ldr	r3, [pc, #104]	; (8003998 <HAL_TIM_PWM_MspInit+0x198>)
 8003930:	2200      	movs	r2, #0
 8003932:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8003934:	4818      	ldr	r0, [pc, #96]	; (8003998 <HAL_TIM_PWM_MspInit+0x198>)
 8003936:	f001 fcbf 	bl	80052b8 <HAL_DMA_Init>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d001      	beq.n	8003944 <HAL_TIM_PWM_MspInit+0x144>
    {
      Error_Handler();
 8003940:	f7ff fee4 	bl	800370c <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a14      	ldr	r2, [pc, #80]	; (8003998 <HAL_TIM_PWM_MspInit+0x198>)
 8003948:	62da      	str	r2, [r3, #44]	; 0x2c
 800394a:	4a13      	ldr	r2, [pc, #76]	; (8003998 <HAL_TIM_PWM_MspInit+0x198>)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003950:	e012      	b.n	8003978 <HAL_TIM_PWM_MspInit+0x178>
  else if(htim_pwm->Instance==TIM4)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a12      	ldr	r2, [pc, #72]	; (80039a0 <HAL_TIM_PWM_MspInit+0x1a0>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d10d      	bne.n	8003978 <HAL_TIM_PWM_MspInit+0x178>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800395c:	2300      	movs	r3, #0
 800395e:	60bb      	str	r3, [r7, #8]
 8003960:	4b08      	ldr	r3, [pc, #32]	; (8003984 <HAL_TIM_PWM_MspInit+0x184>)
 8003962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003964:	4a07      	ldr	r2, [pc, #28]	; (8003984 <HAL_TIM_PWM_MspInit+0x184>)
 8003966:	f043 0304 	orr.w	r3, r3, #4
 800396a:	6413      	str	r3, [r2, #64]	; 0x40
 800396c:	4b05      	ldr	r3, [pc, #20]	; (8003984 <HAL_TIM_PWM_MspInit+0x184>)
 800396e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003970:	f003 0304 	and.w	r3, r3, #4
 8003974:	60bb      	str	r3, [r7, #8]
 8003976:	68bb      	ldr	r3, [r7, #8]
}
 8003978:	bf00      	nop
 800397a:	3710      	adds	r7, #16
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	40010000 	.word	0x40010000
 8003984:	40023800 	.word	0x40023800
 8003988:	20002f28 	.word	0x20002f28
 800398c:	40026458 	.word	0x40026458
 8003990:	20002f88 	.word	0x20002f88
 8003994:	40026440 	.word	0x40026440
 8003998:	20002fe8 	.word	0x20002fe8
 800399c:	400264a0 	.word	0x400264a0
 80039a0:	40000800 	.word	0x40000800

080039a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a0e      	ldr	r2, [pc, #56]	; (80039ec <HAL_TIM_Base_MspInit+0x48>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d115      	bne.n	80039e2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 80039b6:	2300      	movs	r3, #0
 80039b8:	60fb      	str	r3, [r7, #12]
 80039ba:	4b0d      	ldr	r3, [pc, #52]	; (80039f0 <HAL_TIM_Base_MspInit+0x4c>)
 80039bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039be:	4a0c      	ldr	r2, [pc, #48]	; (80039f0 <HAL_TIM_Base_MspInit+0x4c>)
 80039c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039c4:	6413      	str	r3, [r2, #64]	; 0x40
 80039c6:	4b0a      	ldr	r3, [pc, #40]	; (80039f0 <HAL_TIM_Base_MspInit+0x4c>)
 80039c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039ce:	60fb      	str	r3, [r7, #12]
 80039d0:	68fb      	ldr	r3, [r7, #12]
    /* TIM13 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 80039d2:	2200      	movs	r2, #0
 80039d4:	2105      	movs	r1, #5
 80039d6:	202c      	movs	r0, #44	; 0x2c
 80039d8:	f001 fc44 	bl	8005264 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80039dc:	202c      	movs	r0, #44	; 0x2c
 80039de:	f001 fc5d 	bl	800529c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 80039e2:	bf00      	nop
 80039e4:	3710      	adds	r7, #16
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	40001c00 	.word	0x40001c00
 80039f0:	40023800 	.word	0x40023800

080039f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b08a      	sub	sp, #40	; 0x28
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039fc:	f107 0314 	add.w	r3, r7, #20
 8003a00:	2200      	movs	r2, #0
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	605a      	str	r2, [r3, #4]
 8003a06:	609a      	str	r2, [r3, #8]
 8003a08:	60da      	str	r2, [r3, #12]
 8003a0a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a25      	ldr	r2, [pc, #148]	; (8003aa8 <HAL_TIM_MspPostInit+0xb4>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d11f      	bne.n	8003a56 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a16:	2300      	movs	r3, #0
 8003a18:	613b      	str	r3, [r7, #16]
 8003a1a:	4b24      	ldr	r3, [pc, #144]	; (8003aac <HAL_TIM_MspPostInit+0xb8>)
 8003a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1e:	4a23      	ldr	r2, [pc, #140]	; (8003aac <HAL_TIM_MspPostInit+0xb8>)
 8003a20:	f043 0310 	orr.w	r3, r3, #16
 8003a24:	6313      	str	r3, [r2, #48]	; 0x30
 8003a26:	4b21      	ldr	r3, [pc, #132]	; (8003aac <HAL_TIM_MspPostInit+0xb8>)
 8003a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2a:	f003 0310 	and.w	r3, r3, #16
 8003a2e:	613b      	str	r3, [r7, #16]
 8003a30:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8003a32:	f44f 5328 	mov.w	r3, #10752	; 0x2a00
 8003a36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a38:	2302      	movs	r3, #2
 8003a3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a40:	2300      	movs	r3, #0
 8003a42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003a44:	2301      	movs	r3, #1
 8003a46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a48:	f107 0314 	add.w	r3, r7, #20
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	4818      	ldr	r0, [pc, #96]	; (8003ab0 <HAL_TIM_MspPostInit+0xbc>)
 8003a50:	f001 ffc4 	bl	80059dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003a54:	e023      	b.n	8003a9e <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM4)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a16      	ldr	r2, [pc, #88]	; (8003ab4 <HAL_TIM_MspPostInit+0xc0>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d11e      	bne.n	8003a9e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a60:	2300      	movs	r3, #0
 8003a62:	60fb      	str	r3, [r7, #12]
 8003a64:	4b11      	ldr	r3, [pc, #68]	; (8003aac <HAL_TIM_MspPostInit+0xb8>)
 8003a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a68:	4a10      	ldr	r2, [pc, #64]	; (8003aac <HAL_TIM_MspPostInit+0xb8>)
 8003a6a:	f043 0308 	orr.w	r3, r3, #8
 8003a6e:	6313      	str	r3, [r2, #48]	; 0x30
 8003a70:	4b0e      	ldr	r3, [pc, #56]	; (8003aac <HAL_TIM_MspPostInit+0xb8>)
 8003a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a74:	f003 0308 	and.w	r3, r3, #8
 8003a78:	60fb      	str	r3, [r7, #12]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003a7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a82:	2302      	movs	r3, #2
 8003a84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a86:	2300      	movs	r3, #0
 8003a88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003a8e:	2302      	movs	r3, #2
 8003a90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a92:	f107 0314 	add.w	r3, r7, #20
 8003a96:	4619      	mov	r1, r3
 8003a98:	4807      	ldr	r0, [pc, #28]	; (8003ab8 <HAL_TIM_MspPostInit+0xc4>)
 8003a9a:	f001 ff9f 	bl	80059dc <HAL_GPIO_Init>
}
 8003a9e:	bf00      	nop
 8003aa0:	3728      	adds	r7, #40	; 0x28
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	40010000 	.word	0x40010000
 8003aac:	40023800 	.word	0x40023800
 8003ab0:	40021000 	.word	0x40021000
 8003ab4:	40000800 	.word	0x40000800
 8003ab8:	40020c00 	.word	0x40020c00

08003abc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b090      	sub	sp, #64	; 0x40
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ac8:	2200      	movs	r2, #0
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	605a      	str	r2, [r3, #4]
 8003ace:	609a      	str	r2, [r3, #8]
 8003ad0:	60da      	str	r2, [r3, #12]
 8003ad2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a84      	ldr	r2, [pc, #528]	; (8003cec <HAL_UART_MspInit+0x230>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d153      	bne.n	8003b86 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003ade:	2300      	movs	r3, #0
 8003ae0:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ae2:	4b83      	ldr	r3, [pc, #524]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae6:	4a82      	ldr	r2, [pc, #520]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003ae8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003aec:	6413      	str	r3, [r2, #64]	; 0x40
 8003aee:	4b80      	ldr	r3, [pc, #512]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003af6:	62bb      	str	r3, [r7, #40]	; 0x28
 8003af8:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003afa:	2300      	movs	r3, #0
 8003afc:	627b      	str	r3, [r7, #36]	; 0x24
 8003afe:	4b7c      	ldr	r3, [pc, #496]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b02:	4a7b      	ldr	r2, [pc, #492]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003b04:	f043 0301 	orr.w	r3, r3, #1
 8003b08:	6313      	str	r3, [r2, #48]	; 0x30
 8003b0a:	4b79      	ldr	r3, [pc, #484]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0e:	f003 0301 	and.w	r3, r3, #1
 8003b12:	627b      	str	r3, [r7, #36]	; 0x24
 8003b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b16:	2300      	movs	r3, #0
 8003b18:	623b      	str	r3, [r7, #32]
 8003b1a:	4b75      	ldr	r3, [pc, #468]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1e:	4a74      	ldr	r2, [pc, #464]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003b20:	f043 0304 	orr.w	r3, r3, #4
 8003b24:	6313      	str	r3, [r2, #48]	; 0x30
 8003b26:	4b72      	ldr	r3, [pc, #456]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2a:	f003 0304 	and.w	r3, r3, #4
 8003b2e:	623b      	str	r3, [r7, #32]
 8003b30:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA1     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003b32:	2302      	movs	r3, #2
 8003b34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b36:	2302      	movs	r3, #2
 8003b38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003b42:	2308      	movs	r3, #8
 8003b44:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b46:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	4869      	ldr	r0, [pc, #420]	; (8003cf4 <HAL_UART_MspInit+0x238>)
 8003b4e:	f001 ff45 	bl	80059dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003b52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b56:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b58:	2302      	movs	r3, #2
 8003b5a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b60:	2303      	movs	r3, #3
 8003b62:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003b64:	2308      	movs	r3, #8
 8003b66:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	4862      	ldr	r0, [pc, #392]	; (8003cf8 <HAL_UART_MspInit+0x23c>)
 8003b70:	f001 ff34 	bl	80059dc <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8003b74:	2200      	movs	r2, #0
 8003b76:	2105      	movs	r1, #5
 8003b78:	2034      	movs	r0, #52	; 0x34
 8003b7a:	f001 fb73 	bl	8005264 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003b7e:	2034      	movs	r0, #52	; 0x34
 8003b80:	f001 fb8c 	bl	800529c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003b84:	e0ad      	b.n	8003ce2 <HAL_UART_MspInit+0x226>
  else if(huart->Instance==USART2)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a5c      	ldr	r2, [pc, #368]	; (8003cfc <HAL_UART_MspInit+0x240>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d134      	bne.n	8003bfa <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b90:	2300      	movs	r3, #0
 8003b92:	61fb      	str	r3, [r7, #28]
 8003b94:	4b56      	ldr	r3, [pc, #344]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b98:	4a55      	ldr	r2, [pc, #340]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003b9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b9e:	6413      	str	r3, [r2, #64]	; 0x40
 8003ba0:	4b53      	ldr	r3, [pc, #332]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ba8:	61fb      	str	r3, [r7, #28]
 8003baa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bac:	2300      	movs	r3, #0
 8003bae:	61bb      	str	r3, [r7, #24]
 8003bb0:	4b4f      	ldr	r3, [pc, #316]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb4:	4a4e      	ldr	r2, [pc, #312]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003bb6:	f043 0301 	orr.w	r3, r3, #1
 8003bba:	6313      	str	r3, [r2, #48]	; 0x30
 8003bbc:	4b4c      	ldr	r3, [pc, #304]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	61bb      	str	r3, [r7, #24]
 8003bc6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003bc8:	230c      	movs	r3, #12
 8003bca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bcc:	2302      	movs	r3, #2
 8003bce:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003bd8:	2307      	movs	r3, #7
 8003bda:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bdc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003be0:	4619      	mov	r1, r3
 8003be2:	4844      	ldr	r0, [pc, #272]	; (8003cf4 <HAL_UART_MspInit+0x238>)
 8003be4:	f001 fefa 	bl	80059dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003be8:	2200      	movs	r2, #0
 8003bea:	2105      	movs	r1, #5
 8003bec:	2026      	movs	r0, #38	; 0x26
 8003bee:	f001 fb39 	bl	8005264 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003bf2:	2026      	movs	r0, #38	; 0x26
 8003bf4:	f001 fb52 	bl	800529c <HAL_NVIC_EnableIRQ>
}
 8003bf8:	e073      	b.n	8003ce2 <HAL_UART_MspInit+0x226>
  else if(huart->Instance==USART3)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a40      	ldr	r2, [pc, #256]	; (8003d00 <HAL_UART_MspInit+0x244>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d135      	bne.n	8003c70 <HAL_UART_MspInit+0x1b4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003c04:	2300      	movs	r3, #0
 8003c06:	617b      	str	r3, [r7, #20]
 8003c08:	4b39      	ldr	r3, [pc, #228]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0c:	4a38      	ldr	r2, [pc, #224]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003c0e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c12:	6413      	str	r3, [r2, #64]	; 0x40
 8003c14:	4b36      	ldr	r3, [pc, #216]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c1c:	617b      	str	r3, [r7, #20]
 8003c1e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c20:	2300      	movs	r3, #0
 8003c22:	613b      	str	r3, [r7, #16]
 8003c24:	4b32      	ldr	r3, [pc, #200]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c28:	4a31      	ldr	r2, [pc, #196]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003c2a:	f043 0308 	orr.w	r3, r3, #8
 8003c2e:	6313      	str	r3, [r2, #48]	; 0x30
 8003c30:	4b2f      	ldr	r3, [pc, #188]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c34:	f003 0308 	and.w	r3, r3, #8
 8003c38:	613b      	str	r3, [r7, #16]
 8003c3a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003c3c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003c40:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c42:	2302      	movs	r3, #2
 8003c44:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c46:	2300      	movs	r3, #0
 8003c48:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003c4e:	2307      	movs	r3, #7
 8003c50:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c56:	4619      	mov	r1, r3
 8003c58:	482a      	ldr	r0, [pc, #168]	; (8003d04 <HAL_UART_MspInit+0x248>)
 8003c5a:	f001 febf 	bl	80059dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003c5e:	2200      	movs	r2, #0
 8003c60:	2105      	movs	r1, #5
 8003c62:	2027      	movs	r0, #39	; 0x27
 8003c64:	f001 fafe 	bl	8005264 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003c68:	2027      	movs	r0, #39	; 0x27
 8003c6a:	f001 fb17 	bl	800529c <HAL_NVIC_EnableIRQ>
}
 8003c6e:	e038      	b.n	8003ce2 <HAL_UART_MspInit+0x226>
  else if(huart->Instance==USART6)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a24      	ldr	r2, [pc, #144]	; (8003d08 <HAL_UART_MspInit+0x24c>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d133      	bne.n	8003ce2 <HAL_UART_MspInit+0x226>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	60fb      	str	r3, [r7, #12]
 8003c7e:	4b1c      	ldr	r3, [pc, #112]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c82:	4a1b      	ldr	r2, [pc, #108]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003c84:	f043 0320 	orr.w	r3, r3, #32
 8003c88:	6453      	str	r3, [r2, #68]	; 0x44
 8003c8a:	4b19      	ldr	r3, [pc, #100]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c8e:	f003 0320 	and.w	r3, r3, #32
 8003c92:	60fb      	str	r3, [r7, #12]
 8003c94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c96:	2300      	movs	r3, #0
 8003c98:	60bb      	str	r3, [r7, #8]
 8003c9a:	4b15      	ldr	r3, [pc, #84]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9e:	4a14      	ldr	r2, [pc, #80]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003ca0:	f043 0304 	orr.w	r3, r3, #4
 8003ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ca6:	4b12      	ldr	r3, [pc, #72]	; (8003cf0 <HAL_UART_MspInit+0x234>)
 8003ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003caa:	f003 0304 	and.w	r3, r3, #4
 8003cae:	60bb      	str	r3, [r7, #8]
 8003cb0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003cb2:	23c0      	movs	r3, #192	; 0xc0
 8003cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003cc2:	2308      	movs	r3, #8
 8003cc4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003cca:	4619      	mov	r1, r3
 8003ccc:	480a      	ldr	r0, [pc, #40]	; (8003cf8 <HAL_UART_MspInit+0x23c>)
 8003cce:	f001 fe85 	bl	80059dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	2105      	movs	r1, #5
 8003cd6:	2047      	movs	r0, #71	; 0x47
 8003cd8:	f001 fac4 	bl	8005264 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003cdc:	2047      	movs	r0, #71	; 0x47
 8003cde:	f001 fadd 	bl	800529c <HAL_NVIC_EnableIRQ>
}
 8003ce2:	bf00      	nop
 8003ce4:	3740      	adds	r7, #64	; 0x40
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	40004c00 	.word	0x40004c00
 8003cf0:	40023800 	.word	0x40023800
 8003cf4:	40020000 	.word	0x40020000
 8003cf8:	40020800 	.word	0x40020800
 8003cfc:	40004400 	.word	0x40004400
 8003d00:	40004800 	.word	0x40004800
 8003d04:	40020c00 	.word	0x40020c00
 8003d08:	40011400 	.word	0x40011400

08003d0c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b08c      	sub	sp, #48	; 0x30
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003d14:	2300      	movs	r3, #0
 8003d16:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	6879      	ldr	r1, [r7, #4]
 8003d20:	2037      	movs	r0, #55	; 0x37
 8003d22:	f001 fa9f 	bl	8005264 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003d26:	2037      	movs	r0, #55	; 0x37
 8003d28:	f001 fab8 	bl	800529c <HAL_NVIC_EnableIRQ>

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	60fb      	str	r3, [r7, #12]
 8003d30:	4b1f      	ldr	r3, [pc, #124]	; (8003db0 <HAL_InitTick+0xa4>)
 8003d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d34:	4a1e      	ldr	r2, [pc, #120]	; (8003db0 <HAL_InitTick+0xa4>)
 8003d36:	f043 0320 	orr.w	r3, r3, #32
 8003d3a:	6413      	str	r3, [r2, #64]	; 0x40
 8003d3c:	4b1c      	ldr	r3, [pc, #112]	; (8003db0 <HAL_InitTick+0xa4>)
 8003d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d40:	f003 0320 	and.w	r3, r3, #32
 8003d44:	60fb      	str	r3, [r7, #12]
 8003d46:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003d48:	f107 0210 	add.w	r2, r7, #16
 8003d4c:	f107 0314 	add.w	r3, r7, #20
 8003d50:	4611      	mov	r1, r2
 8003d52:	4618      	mov	r0, r3
 8003d54:	f002 fc90 	bl	8006678 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003d58:	f002 fc66 	bl	8006628 <HAL_RCC_GetPCLK1Freq>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	005b      	lsls	r3, r3, #1
 8003d60:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d64:	4a13      	ldr	r2, [pc, #76]	; (8003db4 <HAL_InitTick+0xa8>)
 8003d66:	fba2 2303 	umull	r2, r3, r2, r3
 8003d6a:	0c9b      	lsrs	r3, r3, #18
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8003d70:	4b11      	ldr	r3, [pc, #68]	; (8003db8 <HAL_InitTick+0xac>)
 8003d72:	4a12      	ldr	r2, [pc, #72]	; (8003dbc <HAL_InitTick+0xb0>)
 8003d74:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8003d76:	4b10      	ldr	r3, [pc, #64]	; (8003db8 <HAL_InitTick+0xac>)
 8003d78:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003d7c:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8003d7e:	4a0e      	ldr	r2, [pc, #56]	; (8003db8 <HAL_InitTick+0xac>)
 8003d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d82:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8003d84:	4b0c      	ldr	r3, [pc, #48]	; (8003db8 <HAL_InitTick+0xac>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d8a:	4b0b      	ldr	r3, [pc, #44]	; (8003db8 <HAL_InitTick+0xac>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8003d90:	4809      	ldr	r0, [pc, #36]	; (8003db8 <HAL_InitTick+0xac>)
 8003d92:	f002 ff33 	bl	8006bfc <HAL_TIM_Base_Init>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d104      	bne.n	8003da6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8003d9c:	4806      	ldr	r0, [pc, #24]	; (8003db8 <HAL_InitTick+0xac>)
 8003d9e:	f002 ff7d 	bl	8006c9c <HAL_TIM_Base_Start_IT>
 8003da2:	4603      	mov	r3, r0
 8003da4:	e000      	b.n	8003da8 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3730      	adds	r7, #48	; 0x30
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	40023800 	.word	0x40023800
 8003db4:	431bde83 	.word	0x431bde83
 8003db8:	2000317c 	.word	0x2000317c
 8003dbc:	40001400 	.word	0x40001400

08003dc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003dc4:	e7fe      	b.n	8003dc4 <NMI_Handler+0x4>

08003dc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003dca:	e7fe      	b.n	8003dca <HardFault_Handler+0x4>

08003dcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003dd0:	e7fe      	b.n	8003dd0 <MemManage_Handler+0x4>

08003dd2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003dd6:	e7fe      	b.n	8003dd6 <BusFault_Handler+0x4>

08003dd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ddc:	e7fe      	b.n	8003ddc <UsageFault_Handler+0x4>

08003dde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003dde:	b480      	push	{r7}
 8003de0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003de2:	bf00      	nop
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b086      	sub	sp, #24
 8003df0:	af00      	add	r7, sp, #0
	#if 0
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
  /* USER CODE BEGIN USART2_IRQn 1 */
	#else
    if((huart2.Instance->SR & UART_FLAG_RXNE) != RESET)
 8003df2:	4b28      	ldr	r3, [pc, #160]	; (8003e94 <USART2_IRQHandler+0xa8>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0320 	and.w	r3, r3, #32
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d00d      	beq.n	8003e1c <USART2_IRQHandler+0x30>
	{
		data = (uint8_t) READ_REG(huart2.Instance->DR);
 8003e00:	4b24      	ldr	r3, [pc, #144]	; (8003e94 <USART2_IRQHandler+0xa8>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	b2da      	uxtb	r2, r3
 8003e08:	4b23      	ldr	r3, [pc, #140]	; (8003e98 <USART2_IRQHandler+0xac>)
 8003e0a:	701a      	strb	r2, [r3, #0]
		osMessageQueuePut(queue_ultrasonic1Handle, (uint8_t *)&data, 0, 0);
 8003e0c:	4b23      	ldr	r3, [pc, #140]	; (8003e9c <USART2_IRQHandler+0xb0>)
 8003e0e:	6818      	ldr	r0, [r3, #0]
 8003e10:	2300      	movs	r3, #0
 8003e12:	2200      	movs	r2, #0
 8003e14:	4920      	ldr	r1, [pc, #128]	; (8003e98 <USART2_IRQHandler+0xac>)
 8003e16:	f004 ff8b 	bl	8008d30 <osMessageQueuePut>
		__HAL_UART_CLEAR_OREFLAG(&huart2);
		__HAL_UART_CLEAR_IDLEFLAG(&huart2);
    }
	#endif
  /* USER CODE END USART2_IRQn 1 */
}
 8003e1a:	e036      	b.n	8003e8a <USART2_IRQHandler+0x9e>
		__HAL_UART_CLEAR_PEFLAG(&huart2);
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	617b      	str	r3, [r7, #20]
 8003e20:	4b1c      	ldr	r3, [pc, #112]	; (8003e94 <USART2_IRQHandler+0xa8>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	617b      	str	r3, [r7, #20]
 8003e28:	4b1a      	ldr	r3, [pc, #104]	; (8003e94 <USART2_IRQHandler+0xa8>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	617b      	str	r3, [r7, #20]
 8003e30:	697b      	ldr	r3, [r7, #20]
		__HAL_UART_CLEAR_FEFLAG(&huart2);
 8003e32:	2300      	movs	r3, #0
 8003e34:	613b      	str	r3, [r7, #16]
 8003e36:	4b17      	ldr	r3, [pc, #92]	; (8003e94 <USART2_IRQHandler+0xa8>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	613b      	str	r3, [r7, #16]
 8003e3e:	4b15      	ldr	r3, [pc, #84]	; (8003e94 <USART2_IRQHandler+0xa8>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	613b      	str	r3, [r7, #16]
 8003e46:	693b      	ldr	r3, [r7, #16]
		__HAL_UART_CLEAR_NEFLAG(&huart2);
 8003e48:	2300      	movs	r3, #0
 8003e4a:	60fb      	str	r3, [r7, #12]
 8003e4c:	4b11      	ldr	r3, [pc, #68]	; (8003e94 <USART2_IRQHandler+0xa8>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	60fb      	str	r3, [r7, #12]
 8003e54:	4b0f      	ldr	r3, [pc, #60]	; (8003e94 <USART2_IRQHandler+0xa8>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	60fb      	str	r3, [r7, #12]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
		__HAL_UART_CLEAR_OREFLAG(&huart2);
 8003e5e:	2300      	movs	r3, #0
 8003e60:	60bb      	str	r3, [r7, #8]
 8003e62:	4b0c      	ldr	r3, [pc, #48]	; (8003e94 <USART2_IRQHandler+0xa8>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	60bb      	str	r3, [r7, #8]
 8003e6a:	4b0a      	ldr	r3, [pc, #40]	; (8003e94 <USART2_IRQHandler+0xa8>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	60bb      	str	r3, [r7, #8]
 8003e72:	68bb      	ldr	r3, [r7, #8]
		__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8003e74:	2300      	movs	r3, #0
 8003e76:	607b      	str	r3, [r7, #4]
 8003e78:	4b06      	ldr	r3, [pc, #24]	; (8003e94 <USART2_IRQHandler+0xa8>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	607b      	str	r3, [r7, #4]
 8003e80:	4b04      	ldr	r3, [pc, #16]	; (8003e94 <USART2_IRQHandler+0xa8>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	607b      	str	r3, [r7, #4]
 8003e88:	687b      	ldr	r3, [r7, #4]
}
 8003e8a:	bf00      	nop
 8003e8c:	3718      	adds	r7, #24
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	2000308c 	.word	0x2000308c
 8003e98:	200031c4 	.word	0x200031c4
 8003e9c:	2000316c 	.word	0x2000316c

08003ea0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b086      	sub	sp, #24
 8003ea4:	af00      	add	r7, sp, #0
	#if 0
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
  /* USER CODE BEGIN USART3_IRQn 1 */
	#else
    if((huart3.Instance->SR & UART_FLAG_RXNE) != RESET)
 8003ea6:	4b28      	ldr	r3, [pc, #160]	; (8003f48 <USART3_IRQHandler+0xa8>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0320 	and.w	r3, r3, #32
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d00d      	beq.n	8003ed0 <USART3_IRQHandler+0x30>
	{
		data = (uint8_t) READ_REG(huart3.Instance->DR);
 8003eb4:	4b24      	ldr	r3, [pc, #144]	; (8003f48 <USART3_IRQHandler+0xa8>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	b2da      	uxtb	r2, r3
 8003ebc:	4b23      	ldr	r3, [pc, #140]	; (8003f4c <USART3_IRQHandler+0xac>)
 8003ebe:	701a      	strb	r2, [r3, #0]
		osMessageQueuePut(queue_ultrasonic2Handle, (uint8_t *)&data, 0, 0);
 8003ec0:	4b23      	ldr	r3, [pc, #140]	; (8003f50 <USART3_IRQHandler+0xb0>)
 8003ec2:	6818      	ldr	r0, [r3, #0]
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	4920      	ldr	r1, [pc, #128]	; (8003f4c <USART3_IRQHandler+0xac>)
 8003eca:	f004 ff31 	bl	8008d30 <osMessageQueuePut>
		__HAL_UART_CLEAR_OREFLAG(&huart3);
		__HAL_UART_CLEAR_IDLEFLAG(&huart3);
	}
	#endif
  /* USER CODE END USART3_IRQn 1 */
}
 8003ece:	e036      	b.n	8003f3e <USART3_IRQHandler+0x9e>
		__HAL_UART_CLEAR_PEFLAG(&huart3);
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	617b      	str	r3, [r7, #20]
 8003ed4:	4b1c      	ldr	r3, [pc, #112]	; (8003f48 <USART3_IRQHandler+0xa8>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	617b      	str	r3, [r7, #20]
 8003edc:	4b1a      	ldr	r3, [pc, #104]	; (8003f48 <USART3_IRQHandler+0xa8>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	617b      	str	r3, [r7, #20]
 8003ee4:	697b      	ldr	r3, [r7, #20]
		__HAL_UART_CLEAR_FEFLAG(&huart3);
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	613b      	str	r3, [r7, #16]
 8003eea:	4b17      	ldr	r3, [pc, #92]	; (8003f48 <USART3_IRQHandler+0xa8>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	613b      	str	r3, [r7, #16]
 8003ef2:	4b15      	ldr	r3, [pc, #84]	; (8003f48 <USART3_IRQHandler+0xa8>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	613b      	str	r3, [r7, #16]
 8003efa:	693b      	ldr	r3, [r7, #16]
		__HAL_UART_CLEAR_NEFLAG(&huart3);
 8003efc:	2300      	movs	r3, #0
 8003efe:	60fb      	str	r3, [r7, #12]
 8003f00:	4b11      	ldr	r3, [pc, #68]	; (8003f48 <USART3_IRQHandler+0xa8>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	60fb      	str	r3, [r7, #12]
 8003f08:	4b0f      	ldr	r3, [pc, #60]	; (8003f48 <USART3_IRQHandler+0xa8>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	60fb      	str	r3, [r7, #12]
 8003f10:	68fb      	ldr	r3, [r7, #12]
		__HAL_UART_CLEAR_OREFLAG(&huart3);
 8003f12:	2300      	movs	r3, #0
 8003f14:	60bb      	str	r3, [r7, #8]
 8003f16:	4b0c      	ldr	r3, [pc, #48]	; (8003f48 <USART3_IRQHandler+0xa8>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	60bb      	str	r3, [r7, #8]
 8003f1e:	4b0a      	ldr	r3, [pc, #40]	; (8003f48 <USART3_IRQHandler+0xa8>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	60bb      	str	r3, [r7, #8]
 8003f26:	68bb      	ldr	r3, [r7, #8]
		__HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8003f28:	2300      	movs	r3, #0
 8003f2a:	607b      	str	r3, [r7, #4]
 8003f2c:	4b06      	ldr	r3, [pc, #24]	; (8003f48 <USART3_IRQHandler+0xa8>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	607b      	str	r3, [r7, #4]
 8003f34:	4b04      	ldr	r3, [pc, #16]	; (8003f48 <USART3_IRQHandler+0xa8>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	607b      	str	r3, [r7, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
}
 8003f3e:	bf00      	nop
 8003f40:	3718      	adds	r7, #24
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	200030d0 	.word	0x200030d0
 8003f4c:	200031c5 	.word	0x200031c5
 8003f50:	20003170 	.word	0x20003170

08003f54 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8003f58:	4802      	ldr	r0, [pc, #8]	; (8003f64 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8003f5a:	f003 fb31 	bl	80075c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8003f5e:	bf00      	nop
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	20002ee0 	.word	0x20002ee0

08003f68 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b086      	sub	sp, #24
 8003f6c:	af00      	add	r7, sp, #0
	#if 0
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
  /* USER CODE BEGIN UART4_IRQn 1 */
	#else
    if((huart4.Instance->SR & UART_FLAG_RXNE) != RESET)
 8003f6e:	4b28      	ldr	r3, [pc, #160]	; (8004010 <UART4_IRQHandler+0xa8>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0320 	and.w	r3, r3, #32
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00d      	beq.n	8003f98 <UART4_IRQHandler+0x30>
	{
		data = (uint8_t) READ_REG(huart4.Instance->DR);
 8003f7c:	4b24      	ldr	r3, [pc, #144]	; (8004010 <UART4_IRQHandler+0xa8>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	b2da      	uxtb	r2, r3
 8003f84:	4b23      	ldr	r3, [pc, #140]	; (8004014 <UART4_IRQHandler+0xac>)
 8003f86:	701a      	strb	r2, [r3, #0]
		osMessageQueuePut(queue_interfaceBDHandle, (uint8_t *)&data, 0, 0);
 8003f88:	4b23      	ldr	r3, [pc, #140]	; (8004018 <UART4_IRQHandler+0xb0>)
 8003f8a:	6818      	ldr	r0, [r3, #0]
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	2200      	movs	r2, #0
 8003f90:	4920      	ldr	r1, [pc, #128]	; (8004014 <UART4_IRQHandler+0xac>)
 8003f92:	f004 fecd 	bl	8008d30 <osMessageQueuePut>
		__HAL_UART_CLEAR_OREFLAG(&huart4);
		__HAL_UART_CLEAR_IDLEFLAG(&huart4);
	}
	#endif
  /* USER CODE END UART4_IRQn 1 */
}
 8003f96:	e036      	b.n	8004006 <UART4_IRQHandler+0x9e>
		__HAL_UART_CLEAR_PEFLAG(&huart4);
 8003f98:	2300      	movs	r3, #0
 8003f9a:	617b      	str	r3, [r7, #20]
 8003f9c:	4b1c      	ldr	r3, [pc, #112]	; (8004010 <UART4_IRQHandler+0xa8>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	617b      	str	r3, [r7, #20]
 8003fa4:	4b1a      	ldr	r3, [pc, #104]	; (8004010 <UART4_IRQHandler+0xa8>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	617b      	str	r3, [r7, #20]
 8003fac:	697b      	ldr	r3, [r7, #20]
		__HAL_UART_CLEAR_FEFLAG(&huart4);
 8003fae:	2300      	movs	r3, #0
 8003fb0:	613b      	str	r3, [r7, #16]
 8003fb2:	4b17      	ldr	r3, [pc, #92]	; (8004010 <UART4_IRQHandler+0xa8>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	613b      	str	r3, [r7, #16]
 8003fba:	4b15      	ldr	r3, [pc, #84]	; (8004010 <UART4_IRQHandler+0xa8>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	613b      	str	r3, [r7, #16]
 8003fc2:	693b      	ldr	r3, [r7, #16]
		__HAL_UART_CLEAR_NEFLAG(&huart4);
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	60fb      	str	r3, [r7, #12]
 8003fc8:	4b11      	ldr	r3, [pc, #68]	; (8004010 <UART4_IRQHandler+0xa8>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	60fb      	str	r3, [r7, #12]
 8003fd0:	4b0f      	ldr	r3, [pc, #60]	; (8004010 <UART4_IRQHandler+0xa8>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	60fb      	str	r3, [r7, #12]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
		__HAL_UART_CLEAR_OREFLAG(&huart4);
 8003fda:	2300      	movs	r3, #0
 8003fdc:	60bb      	str	r3, [r7, #8]
 8003fde:	4b0c      	ldr	r3, [pc, #48]	; (8004010 <UART4_IRQHandler+0xa8>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	60bb      	str	r3, [r7, #8]
 8003fe6:	4b0a      	ldr	r3, [pc, #40]	; (8004010 <UART4_IRQHandler+0xa8>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	60bb      	str	r3, [r7, #8]
 8003fee:	68bb      	ldr	r3, [r7, #8]
		__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	607b      	str	r3, [r7, #4]
 8003ff4:	4b06      	ldr	r3, [pc, #24]	; (8004010 <UART4_IRQHandler+0xa8>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	607b      	str	r3, [r7, #4]
 8003ffc:	4b04      	ldr	r3, [pc, #16]	; (8004010 <UART4_IRQHandler+0xa8>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	607b      	str	r3, [r7, #4]
 8004004:	687b      	ldr	r3, [r7, #4]
}
 8004006:	bf00      	nop
 8004008:	3718      	adds	r7, #24
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	20003048 	.word	0x20003048
 8004014:	200031c6 	.word	0x200031c6
 8004018:	20003174 	.word	0x20003174

0800401c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004020:	4802      	ldr	r0, [pc, #8]	; (800402c <TIM7_IRQHandler+0x10>)
 8004022:	f003 facd 	bl	80075c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004026:	bf00      	nop
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	2000317c 	.word	0x2000317c

08004030 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 8004034:	4802      	ldr	r0, [pc, #8]	; (8004040 <DMA2_Stream2_IRQHandler+0x10>)
 8004036:	f001 fa67 	bl	8005508 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800403a:	bf00      	nop
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	20002f88 	.word	0x20002f88

08004044 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8004048:	4802      	ldr	r0, [pc, #8]	; (8004054 <DMA2_Stream3_IRQHandler+0x10>)
 800404a:	f001 fa5d 	bl	8005508 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800404e:	bf00      	nop
 8004050:	bd80      	pop	{r7, pc}
 8004052:	bf00      	nop
 8004054:	20002f28 	.word	0x20002f28

08004058 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 800405c:	4802      	ldr	r0, [pc, #8]	; (8004068 <DMA2_Stream6_IRQHandler+0x10>)
 800405e:	f001 fa53 	bl	8005508 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8004062:	bf00      	nop
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	20002fe8 	.word	0x20002fe8

0800406c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b086      	sub	sp, #24
 8004070:	af00      	add	r7, sp, #0
	#if 0
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
  /* USER CODE BEGIN USART6_IRQn 1 */
	#else
	if((huart6.Instance->SR & UART_FLAG_RXNE) != RESET)
 8004072:	4b2d      	ldr	r3, [pc, #180]	; (8004128 <USART6_IRQHandler+0xbc>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0320 	and.w	r3, r3, #32
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00d      	beq.n	800409c <USART6_IRQHandler+0x30>
	{
		data = (uint8_t) READ_REG(huart6.Instance->DR);
 8004080:	4b29      	ldr	r3, [pc, #164]	; (8004128 <USART6_IRQHandler+0xbc>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	b2da      	uxtb	r2, r3
 8004088:	4b28      	ldr	r3, [pc, #160]	; (800412c <USART6_IRQHandler+0xc0>)
 800408a:	701a      	strb	r2, [r3, #0]
		osMessageQueuePut(queue_debug_testHandle, (uint8_t *)&data, 0, 0);
 800408c:	4b28      	ldr	r3, [pc, #160]	; (8004130 <USART6_IRQHandler+0xc4>)
 800408e:	6818      	ldr	r0, [r3, #0]
 8004090:	2300      	movs	r3, #0
 8004092:	2200      	movs	r2, #0
 8004094:	4925      	ldr	r1, [pc, #148]	; (800412c <USART6_IRQHandler+0xc0>)
 8004096:	f004 fe4b 	bl	8008d30 <osMessageQueuePut>
 800409a:	e036      	b.n	800410a <USART6_IRQHandler+0x9e>
	}
	else
	{
		__HAL_UART_CLEAR_PEFLAG(&huart6);
 800409c:	2300      	movs	r3, #0
 800409e:	617b      	str	r3, [r7, #20]
 80040a0:	4b21      	ldr	r3, [pc, #132]	; (8004128 <USART6_IRQHandler+0xbc>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	617b      	str	r3, [r7, #20]
 80040a8:	4b1f      	ldr	r3, [pc, #124]	; (8004128 <USART6_IRQHandler+0xbc>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	617b      	str	r3, [r7, #20]
 80040b0:	697b      	ldr	r3, [r7, #20]
		__HAL_UART_CLEAR_FEFLAG(&huart6);
 80040b2:	2300      	movs	r3, #0
 80040b4:	613b      	str	r3, [r7, #16]
 80040b6:	4b1c      	ldr	r3, [pc, #112]	; (8004128 <USART6_IRQHandler+0xbc>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	613b      	str	r3, [r7, #16]
 80040be:	4b1a      	ldr	r3, [pc, #104]	; (8004128 <USART6_IRQHandler+0xbc>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	613b      	str	r3, [r7, #16]
 80040c6:	693b      	ldr	r3, [r7, #16]
		__HAL_UART_CLEAR_NEFLAG(&huart6);
 80040c8:	2300      	movs	r3, #0
 80040ca:	60fb      	str	r3, [r7, #12]
 80040cc:	4b16      	ldr	r3, [pc, #88]	; (8004128 <USART6_IRQHandler+0xbc>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	60fb      	str	r3, [r7, #12]
 80040d4:	4b14      	ldr	r3, [pc, #80]	; (8004128 <USART6_IRQHandler+0xbc>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	60fb      	str	r3, [r7, #12]
 80040dc:	68fb      	ldr	r3, [r7, #12]
		__HAL_UART_CLEAR_OREFLAG(&huart6);
 80040de:	2300      	movs	r3, #0
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	4b11      	ldr	r3, [pc, #68]	; (8004128 <USART6_IRQHandler+0xbc>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	60bb      	str	r3, [r7, #8]
 80040ea:	4b0f      	ldr	r3, [pc, #60]	; (8004128 <USART6_IRQHandler+0xbc>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	60bb      	str	r3, [r7, #8]
 80040f2:	68bb      	ldr	r3, [r7, #8]
		__HAL_UART_CLEAR_IDLEFLAG(&huart6);
 80040f4:	2300      	movs	r3, #0
 80040f6:	607b      	str	r3, [r7, #4]
 80040f8:	4b0b      	ldr	r3, [pc, #44]	; (8004128 <USART6_IRQHandler+0xbc>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	607b      	str	r3, [r7, #4]
 8004100:	4b09      	ldr	r3, [pc, #36]	; (8004128 <USART6_IRQHandler+0xbc>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	607b      	str	r3, [r7, #4]
 8004108:	687b      	ldr	r3, [r7, #4]
	}
	__HAL_UART_CLEAR_PEFLAG(&huart6);
 800410a:	2300      	movs	r3, #0
 800410c:	603b      	str	r3, [r7, #0]
 800410e:	4b06      	ldr	r3, [pc, #24]	; (8004128 <USART6_IRQHandler+0xbc>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	603b      	str	r3, [r7, #0]
 8004116:	4b04      	ldr	r3, [pc, #16]	; (8004128 <USART6_IRQHandler+0xbc>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	603b      	str	r3, [r7, #0]
 800411e:	683b      	ldr	r3, [r7, #0]
	#endif
  /* USER CODE END USART6_IRQn 1 */
}
 8004120:	bf00      	nop
 8004122:	3718      	adds	r7, #24
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	20003114 	.word	0x20003114
 800412c:	200031c7 	.word	0x200031c7
 8004130:	20003178 	.word	0x20003178

08004134 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004140:	2300      	movs	r3, #0
 8004142:	617b      	str	r3, [r7, #20]
 8004144:	e00a      	b.n	800415c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004146:	f3af 8000 	nop.w
 800414a:	4601      	mov	r1, r0
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	1c5a      	adds	r2, r3, #1
 8004150:	60ba      	str	r2, [r7, #8]
 8004152:	b2ca      	uxtb	r2, r1
 8004154:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	3301      	adds	r3, #1
 800415a:	617b      	str	r3, [r7, #20]
 800415c:	697a      	ldr	r2, [r7, #20]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	429a      	cmp	r2, r3
 8004162:	dbf0      	blt.n	8004146 <_read+0x12>
	}

return len;
 8004164:	687b      	ldr	r3, [r7, #4]
}
 8004166:	4618      	mov	r0, r3
 8004168:	3718      	adds	r7, #24
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <_close>:
	}
	return len;
}

int _close(int file)
{
 800416e:	b480      	push	{r7}
 8004170:	b083      	sub	sp, #12
 8004172:	af00      	add	r7, sp, #0
 8004174:	6078      	str	r0, [r7, #4]
	return -1;
 8004176:	f04f 33ff 	mov.w	r3, #4294967295
}
 800417a:	4618      	mov	r0, r3
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr

08004186 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004186:	b480      	push	{r7}
 8004188:	b083      	sub	sp, #12
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
 800418e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004196:	605a      	str	r2, [r3, #4]
	return 0;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	370c      	adds	r7, #12
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr

080041a6 <_isatty>:

int _isatty(int file)
{
 80041a6:	b480      	push	{r7}
 80041a8:	b083      	sub	sp, #12
 80041aa:	af00      	add	r7, sp, #0
 80041ac:	6078      	str	r0, [r7, #4]
	return 1;
 80041ae:	2301      	movs	r3, #1
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	607a      	str	r2, [r7, #4]
	return 0;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3714      	adds	r7, #20
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
	...

080041d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b086      	sub	sp, #24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80041e0:	4a14      	ldr	r2, [pc, #80]	; (8004234 <_sbrk+0x5c>)
 80041e2:	4b15      	ldr	r3, [pc, #84]	; (8004238 <_sbrk+0x60>)
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80041ec:	4b13      	ldr	r3, [pc, #76]	; (800423c <_sbrk+0x64>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d102      	bne.n	80041fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80041f4:	4b11      	ldr	r3, [pc, #68]	; (800423c <_sbrk+0x64>)
 80041f6:	4a12      	ldr	r2, [pc, #72]	; (8004240 <_sbrk+0x68>)
 80041f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80041fa:	4b10      	ldr	r3, [pc, #64]	; (800423c <_sbrk+0x64>)
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4413      	add	r3, r2
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	429a      	cmp	r2, r3
 8004206:	d207      	bcs.n	8004218 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004208:	f007 fc44 	bl	800ba94 <__errno>
 800420c:	4603      	mov	r3, r0
 800420e:	220c      	movs	r2, #12
 8004210:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004212:	f04f 33ff 	mov.w	r3, #4294967295
 8004216:	e009      	b.n	800422c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004218:	4b08      	ldr	r3, [pc, #32]	; (800423c <_sbrk+0x64>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800421e:	4b07      	ldr	r3, [pc, #28]	; (800423c <_sbrk+0x64>)
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4413      	add	r3, r2
 8004226:	4a05      	ldr	r2, [pc, #20]	; (800423c <_sbrk+0x64>)
 8004228:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800422a:	68fb      	ldr	r3, [r7, #12]
}
 800422c:	4618      	mov	r0, r3
 800422e:	3718      	adds	r7, #24
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	20020000 	.word	0x20020000
 8004238:	00000400 	.word	0x00000400
 800423c:	200031c8 	.word	0x200031c8
 8004240:	2000c070 	.word	0x2000c070

08004244 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004244:	b480      	push	{r7}
 8004246:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004248:	4b06      	ldr	r3, [pc, #24]	; (8004264 <SystemInit+0x20>)
 800424a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800424e:	4a05      	ldr	r2, [pc, #20]	; (8004264 <SystemInit+0x20>)
 8004250:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004254:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004258:	bf00      	nop
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	e000ed00 	.word	0xe000ed00

08004268 <init_p_interfaceboard>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
void init_p_interfaceboard(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
	Uart_Init_Custom(UART_INTERFACBD);
 800426c:	480a      	ldr	r0, [pc, #40]	; (8004298 <init_p_interfaceboard+0x30>)
 800426e:	f000 fcef 	bl	8004c50 <Uart_Init_Custom>
	osThreadResume (p_interfaceBDHandle);
 8004272:	4b0a      	ldr	r3, [pc, #40]	; (800429c <init_p_interfaceboard+0x34>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4618      	mov	r0, r3
 8004278:	f004 fcaa 	bl	8008bd0 <osThreadResume>

	TX_PACKET_B2B[0] = 0xFF;
 800427c:	4b08      	ldr	r3, [pc, #32]	; (80042a0 <init_p_interfaceboard+0x38>)
 800427e:	22ff      	movs	r2, #255	; 0xff
 8004280:	701a      	strb	r2, [r3, #0]
	TX_PACKET_B2B[1] = 0xFF;
 8004282:	4b07      	ldr	r3, [pc, #28]	; (80042a0 <init_p_interfaceboard+0x38>)
 8004284:	22ff      	movs	r2, #255	; 0xff
 8004286:	705a      	strb	r2, [r3, #1]
	TX_PACKET_B2B[2] = 0x0A;
 8004288:	4b05      	ldr	r3, [pc, #20]	; (80042a0 <init_p_interfaceboard+0x38>)
 800428a:	220a      	movs	r2, #10
 800428c:	709a      	strb	r2, [r3, #2]
	TX_PACKET_B2B[3] = PID_E2S_SENSOR_DATA;
 800428e:	4b04      	ldr	r3, [pc, #16]	; (80042a0 <init_p_interfaceboard+0x38>)
 8004290:	220c      	movs	r2, #12
 8004292:	70da      	strb	r2, [r3, #3]
}
 8004294:	bf00      	nop
 8004296:	bd80      	pop	{r7, pc}
 8004298:	20003048 	.word	0x20003048
 800429c:	20003164 	.word	0x20003164
 80042a0:	200031cc 	.word	0x200031cc

080042a4 <B2BChksumMake>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
uint8_t B2BChksumMake(uint8_t* _data, uint8_t _len)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	460b      	mov	r3, r1
 80042ae:	70fb      	strb	r3, [r7, #3]
	uint8_t chksum = 0;
 80042b0:	2300      	movs	r3, #0
 80042b2:	73fb      	strb	r3, [r7, #15]

	for(int i = 0 ; i < _len ; i++)
 80042b4:	2300      	movs	r3, #0
 80042b6:	60bb      	str	r3, [r7, #8]
 80042b8:	e009      	b.n	80042ce <B2BChksumMake+0x2a>
	{
		chksum += _data[i];
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	4413      	add	r3, r2
 80042c0:	781a      	ldrb	r2, [r3, #0]
 80042c2:	7bfb      	ldrb	r3, [r7, #15]
 80042c4:	4413      	add	r3, r2
 80042c6:	73fb      	strb	r3, [r7, #15]
	for(int i = 0 ; i < _len ; i++)
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	3301      	adds	r3, #1
 80042cc:	60bb      	str	r3, [r7, #8]
 80042ce:	78fb      	ldrb	r3, [r7, #3]
 80042d0:	68ba      	ldr	r2, [r7, #8]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	dbf1      	blt.n	80042ba <B2BChksumMake+0x16>
	}
	chksum ^= 0xFF;
 80042d6:	7bfb      	ldrb	r3, [r7, #15]
 80042d8:	43db      	mvns	r3, r3
 80042da:	73fb      	strb	r3, [r7, #15]
	chksum += 1;
 80042dc:	7bfb      	ldrb	r3, [r7, #15]
 80042de:	3301      	adds	r3, #1
 80042e0:	73fb      	strb	r3, [r7, #15]

	return chksum;
 80042e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3714      	adds	r7, #20
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <RosChksumChk>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
bool RosChksumChk(uint8_t* Data)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b087      	sub	sp, #28
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
	uint8_t sum = 0;
 80042f8:	2300      	movs	r3, #0
 80042fa:	75fb      	strb	r3, [r7, #23]
	uint8_t len = Data[4] + 5 - 1; // len + 5 - 1
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	3304      	adds	r3, #4
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	3304      	adds	r3, #4
 8004304:	73fb      	strb	r3, [r7, #15]

	if(Data[4] == 0) return false;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	3304      	adds	r3, #4
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d101      	bne.n	8004314 <RosChksumChk+0x24>
 8004310:	2300      	movs	r3, #0
 8004312:	e01c      	b.n	800434e <RosChksumChk+0x5e>


	for	(int i=0 ;i < len; i++)
 8004314:	2300      	movs	r3, #0
 8004316:	613b      	str	r3, [r7, #16]
 8004318:	e009      	b.n	800432e <RosChksumChk+0x3e>
		sum += Data[i];
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	4413      	add	r3, r2
 8004320:	781a      	ldrb	r2, [r3, #0]
 8004322:	7dfb      	ldrb	r3, [r7, #23]
 8004324:	4413      	add	r3, r2
 8004326:	75fb      	strb	r3, [r7, #23]
	for	(int i=0 ;i < len; i++)
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	3301      	adds	r3, #1
 800432c:	613b      	str	r3, [r7, #16]
 800432e:	7bfb      	ldrb	r3, [r7, #15]
 8004330:	693a      	ldr	r2, [r7, #16]
 8004332:	429a      	cmp	r2, r3
 8004334:	dbf1      	blt.n	800431a <RosChksumChk+0x2a>
	if( ((sum + Data[len]) & 0x00FF) == 0)
 8004336:	7bfb      	ldrb	r3, [r7, #15]
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	4413      	add	r3, r2
 800433c:	781a      	ldrb	r2, [r3, #0]
 800433e:	7dfb      	ldrb	r3, [r7, #23]
 8004340:	4413      	add	r3, r2
 8004342:	b2db      	uxtb	r3, r3
 8004344:	2b00      	cmp	r3, #0
 8004346:	d101      	bne.n	800434c <RosChksumChk+0x5c>
		return true;
 8004348:	2301      	movs	r3, #1
 800434a:	e000      	b.n	800434e <RosChksumChk+0x5e>
	else
		return false;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	371c      	adds	r7, #28
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
	...

0800435c <p_interfaceBD_task>:
static uint32_t execute_idx = 0;
static uint8_t buf[MAX_PACKET_LENGTH];
static uint8_t buffer_len = 0;
static uint8_t data_seq = 0;
void p_interfaceBD_task(void *argument)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
	//uint8_t data_seq = 0;
	u8 data;
	osMessageQueueReset(queue_interfaceBDHandle);
 8004364:	4b8e      	ldr	r3, [pc, #568]	; (80045a0 <p_interfaceBD_task+0x244>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4618      	mov	r0, r3
 800436a:	f004 fd9f 	bl	8008eac <osMessageQueueReset>

	while(1)
	{
		if(osMessageQueueGet(queue_interfaceBDHandle, &data, NULL, 10) == osOK)
 800436e:	4b8c      	ldr	r3, [pc, #560]	; (80045a0 <p_interfaceBD_task+0x244>)
 8004370:	6818      	ldr	r0, [r3, #0]
 8004372:	f107 010f 	add.w	r1, r7, #15
 8004376:	230a      	movs	r3, #10
 8004378:	2200      	movs	r2, #0
 800437a:	f004 fd39 	bl	8008df0 <osMessageQueueGet>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	f040 809b 	bne.w	80044bc <p_interfaceBD_task+0x160>
		{
			if(start_parsing == true)
 8004386:	4b87      	ldr	r3, [pc, #540]	; (80045a4 <p_interfaceBD_task+0x248>)
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	2b01      	cmp	r3, #1
 800438c:	d147      	bne.n	800441e <p_interfaceBD_task+0xc2>
			{
				if((data_seq == 0) && data == INTERFACE_HEADER_1) data_seq = 1; // HEADER1
 800438e:	4b86      	ldr	r3, [pc, #536]	; (80045a8 <p_interfaceBD_task+0x24c>)
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d105      	bne.n	80043a2 <p_interfaceBD_task+0x46>
 8004396:	7bfb      	ldrb	r3, [r7, #15]
 8004398:	2bff      	cmp	r3, #255	; 0xff
 800439a:	d102      	bne.n	80043a2 <p_interfaceBD_task+0x46>
 800439c:	4b82      	ldr	r3, [pc, #520]	; (80045a8 <p_interfaceBD_task+0x24c>)
 800439e:	2201      	movs	r2, #1
 80043a0:	701a      	strb	r2, [r3, #0]
				if((data_seq == 1) && (data == INTERFACE_HEADER_2)) data_seq = 2; // HEADER2
 80043a2:	4b81      	ldr	r3, [pc, #516]	; (80045a8 <p_interfaceBD_task+0x24c>)
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d105      	bne.n	80043b6 <p_interfaceBD_task+0x5a>
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
 80043ac:	2bff      	cmp	r3, #255	; 0xff
 80043ae:	d102      	bne.n	80043b6 <p_interfaceBD_task+0x5a>
 80043b0:	4b7d      	ldr	r3, [pc, #500]	; (80045a8 <p_interfaceBD_task+0x24c>)
 80043b2:	2202      	movs	r2, #2
 80043b4:	701a      	strb	r2, [r3, #0]
				if((data_seq == 2) && (data == INTERFACE_MID)) // MID
 80043b6:	4b7c      	ldr	r3, [pc, #496]	; (80045a8 <p_interfaceBD_task+0x24c>)
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d139      	bne.n	8004432 <p_interfaceBD_task+0xd6>
 80043be:	7bfb      	ldrb	r3, [r7, #15]
 80043c0:	2b0b      	cmp	r3, #11
 80043c2:	d136      	bne.n	8004432 <p_interfaceBD_task+0xd6>
				{
					// Start
					data_seq = 0;
 80043c4:	4b78      	ldr	r3, [pc, #480]	; (80045a8 <p_interfaceBD_task+0x24c>)
 80043c6:	2200      	movs	r2, #0
 80043c8:	701a      	strb	r2, [r3, #0]
					buffer_len = 0;
 80043ca:	4b78      	ldr	r3, [pc, #480]	; (80045ac <p_interfaceBD_task+0x250>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	701a      	strb	r2, [r3, #0]
					start_parsing = false;
 80043d0:	4b74      	ldr	r3, [pc, #464]	; (80045a4 <p_interfaceBD_task+0x248>)
 80043d2:	2200      	movs	r2, #0
 80043d4:	701a      	strb	r2, [r3, #0]
					memset(buf,0x00,MAX_PACKET_LENGTH);
 80043d6:	2216      	movs	r2, #22
 80043d8:	2100      	movs	r1, #0
 80043da:	4875      	ldr	r0, [pc, #468]	; (80045b0 <p_interfaceBD_task+0x254>)
 80043dc:	f007 fc8b 	bl	800bcf6 <memset>
					buf[buffer_len++] = INTERFACE_HEADER_1;
 80043e0:	4b72      	ldr	r3, [pc, #456]	; (80045ac <p_interfaceBD_task+0x250>)
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	1c5a      	adds	r2, r3, #1
 80043e6:	b2d1      	uxtb	r1, r2
 80043e8:	4a70      	ldr	r2, [pc, #448]	; (80045ac <p_interfaceBD_task+0x250>)
 80043ea:	7011      	strb	r1, [r2, #0]
 80043ec:	461a      	mov	r2, r3
 80043ee:	4b70      	ldr	r3, [pc, #448]	; (80045b0 <p_interfaceBD_task+0x254>)
 80043f0:	21ff      	movs	r1, #255	; 0xff
 80043f2:	5499      	strb	r1, [r3, r2]
					buf[buffer_len++] = INTERFACE_HEADER_2;
 80043f4:	4b6d      	ldr	r3, [pc, #436]	; (80045ac <p_interfaceBD_task+0x250>)
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	1c5a      	adds	r2, r3, #1
 80043fa:	b2d1      	uxtb	r1, r2
 80043fc:	4a6b      	ldr	r2, [pc, #428]	; (80045ac <p_interfaceBD_task+0x250>)
 80043fe:	7011      	strb	r1, [r2, #0]
 8004400:	461a      	mov	r2, r3
 8004402:	4b6b      	ldr	r3, [pc, #428]	; (80045b0 <p_interfaceBD_task+0x254>)
 8004404:	21ff      	movs	r1, #255	; 0xff
 8004406:	5499      	strb	r1, [r3, r2]
					buf[buffer_len++] = INTERFACE_MID;
 8004408:	4b68      	ldr	r3, [pc, #416]	; (80045ac <p_interfaceBD_task+0x250>)
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	1c5a      	adds	r2, r3, #1
 800440e:	b2d1      	uxtb	r1, r2
 8004410:	4a66      	ldr	r2, [pc, #408]	; (80045ac <p_interfaceBD_task+0x250>)
 8004412:	7011      	strb	r1, [r2, #0]
 8004414:	461a      	mov	r2, r3
 8004416:	4b66      	ldr	r3, [pc, #408]	; (80045b0 <p_interfaceBD_task+0x254>)
 8004418:	210b      	movs	r1, #11
 800441a:	5499      	strb	r1, [r3, r2]
 800441c:	e009      	b.n	8004432 <p_interfaceBD_task+0xd6>
				}
			}
			else buf[buffer_len++] = data;
 800441e:	4b63      	ldr	r3, [pc, #396]	; (80045ac <p_interfaceBD_task+0x250>)
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	1c5a      	adds	r2, r3, #1
 8004424:	b2d1      	uxtb	r1, r2
 8004426:	4a61      	ldr	r2, [pc, #388]	; (80045ac <p_interfaceBD_task+0x250>)
 8004428:	7011      	strb	r1, [r2, #0]
 800442a:	461a      	mov	r2, r3
 800442c:	7bf9      	ldrb	r1, [r7, #15]
 800442e:	4b60      	ldr	r3, [pc, #384]	; (80045b0 <p_interfaceBD_task+0x254>)
 8004430:	5499      	strb	r1, [r3, r2]

			if((buffer_len >= (buf[4]+5)) && (buf[4] > 2) && (start_parsing == false))
 8004432:	4b5f      	ldr	r3, [pc, #380]	; (80045b0 <p_interfaceBD_task+0x254>)
 8004434:	791b      	ldrb	r3, [r3, #4]
 8004436:	3304      	adds	r3, #4
 8004438:	4a5c      	ldr	r2, [pc, #368]	; (80045ac <p_interfaceBD_task+0x250>)
 800443a:	7812      	ldrb	r2, [r2, #0]
 800443c:	4293      	cmp	r3, r2
 800443e:	da2c      	bge.n	800449a <p_interfaceBD_task+0x13e>
 8004440:	4b5b      	ldr	r3, [pc, #364]	; (80045b0 <p_interfaceBD_task+0x254>)
 8004442:	791b      	ldrb	r3, [r3, #4]
 8004444:	2b02      	cmp	r3, #2
 8004446:	d928      	bls.n	800449a <p_interfaceBD_task+0x13e>
 8004448:	4b56      	ldr	r3, [pc, #344]	; (80045a4 <p_interfaceBD_task+0x248>)
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d124      	bne.n	800449a <p_interfaceBD_task+0x13e>
			{
				if(RosChksumChk(buf))
 8004450:	4857      	ldr	r0, [pc, #348]	; (80045b0 <p_interfaceBD_task+0x254>)
 8004452:	f7ff ff4d 	bl	80042f0 <RosChksumChk>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d012      	beq.n	8004482 <p_interfaceBD_task+0x126>
				{
					switch(buf[3]) // pid
 800445c:	4b54      	ldr	r3, [pc, #336]	; (80045b0 <p_interfaceBD_task+0x254>)
 800445e:	78db      	ldrb	r3, [r3, #3]
 8004460:	2b0b      	cmp	r3, #11
 8004462:	d109      	bne.n	8004478 <p_interfaceBD_task+0x11c>
					{
						case PID_S2L_CONTROL : LED_Control_Set(buf[5],buf[6], buf[7]); break;
 8004464:	4b52      	ldr	r3, [pc, #328]	; (80045b0 <p_interfaceBD_task+0x254>)
 8004466:	795b      	ldrb	r3, [r3, #5]
 8004468:	4a51      	ldr	r2, [pc, #324]	; (80045b0 <p_interfaceBD_task+0x254>)
 800446a:	7991      	ldrb	r1, [r2, #6]
 800446c:	4a50      	ldr	r2, [pc, #320]	; (80045b0 <p_interfaceBD_task+0x254>)
 800446e:	79d2      	ldrb	r2, [r2, #7]
 8004470:	4618      	mov	r0, r3
 8004472:	f7fd feb9 	bl	80021e8 <LED_Control_Set>
 8004476:	e005      	b.n	8004484 <p_interfaceBD_task+0x128>
						default : printf("%s\r\n",buf); break;
 8004478:	494d      	ldr	r1, [pc, #308]	; (80045b0 <p_interfaceBD_task+0x254>)
 800447a:	484e      	ldr	r0, [pc, #312]	; (80045b4 <p_interfaceBD_task+0x258>)
 800447c:	f007 fd24 	bl	800bec8 <iprintf>
 8004480:	e000      	b.n	8004484 <p_interfaceBD_task+0x128>
					}
				}
 8004482:	bf00      	nop
				buffer_len = 0;
 8004484:	4b49      	ldr	r3, [pc, #292]	; (80045ac <p_interfaceBD_task+0x250>)
 8004486:	2200      	movs	r2, #0
 8004488:	701a      	strb	r2, [r3, #0]
				start_parsing = true;
 800448a:	4b46      	ldr	r3, [pc, #280]	; (80045a4 <p_interfaceBD_task+0x248>)
 800448c:	2201      	movs	r2, #1
 800448e:	701a      	strb	r2, [r3, #0]
				memset(buf,0x00,MAX_PACKET_LENGTH);
 8004490:	2216      	movs	r2, #22
 8004492:	2100      	movs	r1, #0
 8004494:	4846      	ldr	r0, [pc, #280]	; (80045b0 <p_interfaceBD_task+0x254>)
 8004496:	f007 fc2e 	bl	800bcf6 <memset>
			}

			if(buffer_len > MAX_PACKET_LENGTH)
 800449a:	4b44      	ldr	r3, [pc, #272]	; (80045ac <p_interfaceBD_task+0x250>)
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	2b16      	cmp	r3, #22
 80044a0:	f67f af65 	bls.w	800436e <p_interfaceBD_task+0x12>
			{
				buffer_len = 0;
 80044a4:	4b41      	ldr	r3, [pc, #260]	; (80045ac <p_interfaceBD_task+0x250>)
 80044a6:	2200      	movs	r2, #0
 80044a8:	701a      	strb	r2, [r3, #0]
				start_parsing = true;
 80044aa:	4b3e      	ldr	r3, [pc, #248]	; (80045a4 <p_interfaceBD_task+0x248>)
 80044ac:	2201      	movs	r2, #1
 80044ae:	701a      	strb	r2, [r3, #0]
				memset(buf,0x00,MAX_PACKET_LENGTH);
 80044b0:	2216      	movs	r2, #22
 80044b2:	2100      	movs	r1, #0
 80044b4:	483e      	ldr	r0, [pc, #248]	; (80045b0 <p_interfaceBD_task+0x254>)
 80044b6:	f007 fc1e 	bl	800bcf6 <memset>
 80044ba:	e758      	b.n	800436e <p_interfaceBD_task+0x12>
		}
		else
		{
			// SEND

			TX_PACKET_B2B[0] = 0xFF;
 80044bc:	4b3e      	ldr	r3, [pc, #248]	; (80045b8 <p_interfaceBD_task+0x25c>)
 80044be:	22ff      	movs	r2, #255	; 0xff
 80044c0:	701a      	strb	r2, [r3, #0]
			TX_PACKET_B2B[1] = 0xFF;
 80044c2:	4b3d      	ldr	r3, [pc, #244]	; (80045b8 <p_interfaceBD_task+0x25c>)
 80044c4:	22ff      	movs	r2, #255	; 0xff
 80044c6:	705a      	strb	r2, [r3, #1]
			TX_PACKET_B2B[2] = 0x0A;
 80044c8:	4b3b      	ldr	r3, [pc, #236]	; (80045b8 <p_interfaceBD_task+0x25c>)
 80044ca:	220a      	movs	r2, #10
 80044cc:	709a      	strb	r2, [r3, #2]
			TX_PACKET_B2B[3] = 0x0C; // protocol defined
 80044ce:	4b3a      	ldr	r3, [pc, #232]	; (80045b8 <p_interfaceBD_task+0x25c>)
 80044d0:	220c      	movs	r2, #12
 80044d2:	70da      	strb	r2, [r3, #3]

			TX_PACKET_B2B[4] = 8 + 1;// data + chksum
 80044d4:	4b38      	ldr	r3, [pc, #224]	; (80045b8 <p_interfaceBD_task+0x25c>)
 80044d6:	2209      	movs	r2, #9
 80044d8:	711a      	strb	r2, [r3, #4]
			// TOF 1
			TX_PACKET_B2B[5] = 0x00;
 80044da:	4b37      	ldr	r3, [pc, #220]	; (80045b8 <p_interfaceBD_task+0x25c>)
 80044dc:	2200      	movs	r2, #0
 80044de:	715a      	strb	r2, [r3, #5]
			TX_PACKET_B2B[6] = 0x00;
 80044e0:	4b35      	ldr	r3, [pc, #212]	; (80045b8 <p_interfaceBD_task+0x25c>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	719a      	strb	r2, [r3, #6]
			// TOF 2
			TX_PACKET_B2B[7] = 0x00;
 80044e6:	4b34      	ldr	r3, [pc, #208]	; (80045b8 <p_interfaceBD_task+0x25c>)
 80044e8:	2200      	movs	r2, #0
 80044ea:	71da      	strb	r2, [r3, #7]
			TX_PACKET_B2B[8] = 0x00;
 80044ec:	4b32      	ldr	r3, [pc, #200]	; (80045b8 <p_interfaceBD_task+0x25c>)
 80044ee:	2200      	movs	r2, #0
 80044f0:	721a      	strb	r2, [r3, #8]

			TX_PACKET_B2B[9] = 0xDE;
 80044f2:	4b31      	ldr	r3, [pc, #196]	; (80045b8 <p_interfaceBD_task+0x25c>)
 80044f4:	22de      	movs	r2, #222	; 0xde
 80044f6:	725a      	strb	r2, [r3, #9]
			TX_PACKET_B2B[10] = 0xAD;
 80044f8:	4b2f      	ldr	r3, [pc, #188]	; (80045b8 <p_interfaceBD_task+0x25c>)
 80044fa:	22ad      	movs	r2, #173	; 0xad
 80044fc:	729a      	strb	r2, [r3, #10]
			TX_PACKET_B2B[11] = 0xDE;
 80044fe:	4b2e      	ldr	r3, [pc, #184]	; (80045b8 <p_interfaceBD_task+0x25c>)
 8004500:	22de      	movs	r2, #222	; 0xde
 8004502:	72da      	strb	r2, [r3, #11]
			TX_PACKET_B2B[12] = 0xAD;
 8004504:	4b2c      	ldr	r3, [pc, #176]	; (80045b8 <p_interfaceBD_task+0x25c>)
 8004506:	22ad      	movs	r2, #173	; 0xad
 8004508:	731a      	strb	r2, [r3, #12]
			if(gv.ultrasonic_1 != 9999)
 800450a:	4b2c      	ldr	r3, [pc, #176]	; (80045bc <p_interfaceBD_task+0x260>)
 800450c:	885b      	ldrh	r3, [r3, #2]
 800450e:	f242 720f 	movw	r2, #9999	; 0x270f
 8004512:	4293      	cmp	r3, r2
 8004514:	d015      	beq.n	8004542 <p_interfaceBD_task+0x1e6>
			{
				TX_PACKET_B2B[9] = (uint8_t)((gv.ultrasonic_1 / 10 ) & 0x00FF);
 8004516:	4b29      	ldr	r3, [pc, #164]	; (80045bc <p_interfaceBD_task+0x260>)
 8004518:	885b      	ldrh	r3, [r3, #2]
 800451a:	4a29      	ldr	r2, [pc, #164]	; (80045c0 <p_interfaceBD_task+0x264>)
 800451c:	fba2 2303 	umull	r2, r3, r2, r3
 8004520:	08db      	lsrs	r3, r3, #3
 8004522:	b29b      	uxth	r3, r3
 8004524:	b2da      	uxtb	r2, r3
 8004526:	4b24      	ldr	r3, [pc, #144]	; (80045b8 <p_interfaceBD_task+0x25c>)
 8004528:	725a      	strb	r2, [r3, #9]
				TX_PACKET_B2B[10] = (uint8_t)(((gv.ultrasonic_1 / 10 ) & 0xFF00) >> 8);
 800452a:	4b24      	ldr	r3, [pc, #144]	; (80045bc <p_interfaceBD_task+0x260>)
 800452c:	885b      	ldrh	r3, [r3, #2]
 800452e:	4a24      	ldr	r2, [pc, #144]	; (80045c0 <p_interfaceBD_task+0x264>)
 8004530:	fba2 2303 	umull	r2, r3, r2, r3
 8004534:	08db      	lsrs	r3, r3, #3
 8004536:	b29b      	uxth	r3, r3
 8004538:	0a1b      	lsrs	r3, r3, #8
 800453a:	b29b      	uxth	r3, r3
 800453c:	b2da      	uxtb	r2, r3
 800453e:	4b1e      	ldr	r3, [pc, #120]	; (80045b8 <p_interfaceBD_task+0x25c>)
 8004540:	729a      	strb	r2, [r3, #10]

			}
			if(gv.ultrasonic_2 != 9999)
 8004542:	4b1e      	ldr	r3, [pc, #120]	; (80045bc <p_interfaceBD_task+0x260>)
 8004544:	889b      	ldrh	r3, [r3, #4]
 8004546:	f242 720f 	movw	r2, #9999	; 0x270f
 800454a:	4293      	cmp	r3, r2
 800454c:	d015      	beq.n	800457a <p_interfaceBD_task+0x21e>
			{
				TX_PACKET_B2B[11] = (uint8_t)((gv.ultrasonic_2 / 10 ) & 0x00FF);
 800454e:	4b1b      	ldr	r3, [pc, #108]	; (80045bc <p_interfaceBD_task+0x260>)
 8004550:	889b      	ldrh	r3, [r3, #4]
 8004552:	4a1b      	ldr	r2, [pc, #108]	; (80045c0 <p_interfaceBD_task+0x264>)
 8004554:	fba2 2303 	umull	r2, r3, r2, r3
 8004558:	08db      	lsrs	r3, r3, #3
 800455a:	b29b      	uxth	r3, r3
 800455c:	b2da      	uxtb	r2, r3
 800455e:	4b16      	ldr	r3, [pc, #88]	; (80045b8 <p_interfaceBD_task+0x25c>)
 8004560:	72da      	strb	r2, [r3, #11]
				TX_PACKET_B2B[12] = (uint8_t)(((gv.ultrasonic_2 / 10 ) & 0xFF00) >> 8);
 8004562:	4b16      	ldr	r3, [pc, #88]	; (80045bc <p_interfaceBD_task+0x260>)
 8004564:	889b      	ldrh	r3, [r3, #4]
 8004566:	4a16      	ldr	r2, [pc, #88]	; (80045c0 <p_interfaceBD_task+0x264>)
 8004568:	fba2 2303 	umull	r2, r3, r2, r3
 800456c:	08db      	lsrs	r3, r3, #3
 800456e:	b29b      	uxth	r3, r3
 8004570:	0a1b      	lsrs	r3, r3, #8
 8004572:	b29b      	uxth	r3, r3
 8004574:	b2da      	uxtb	r2, r3
 8004576:	4b10      	ldr	r3, [pc, #64]	; (80045b8 <p_interfaceBD_task+0x25c>)
 8004578:	731a      	strb	r2, [r3, #12]
			}
			TX_PACKET_B2B[13] = B2BChksumMake(TX_PACKET_B2B, 13);
 800457a:	210d      	movs	r1, #13
 800457c:	480e      	ldr	r0, [pc, #56]	; (80045b8 <p_interfaceBD_task+0x25c>)
 800457e:	f7ff fe91 	bl	80042a4 <B2BChksumMake>
 8004582:	4603      	mov	r3, r0
 8004584:	461a      	mov	r2, r3
 8004586:	4b0c      	ldr	r3, [pc, #48]	; (80045b8 <p_interfaceBD_task+0x25c>)
 8004588:	735a      	strb	r2, [r3, #13]
			HAL_UART_Transmit(UART_INTERFACBD, TX_PACKET_B2B, 14, 100);
 800458a:	2364      	movs	r3, #100	; 0x64
 800458c:	220e      	movs	r2, #14
 800458e:	490a      	ldr	r1, [pc, #40]	; (80045b8 <p_interfaceBD_task+0x25c>)
 8004590:	480c      	ldr	r0, [pc, #48]	; (80045c4 <p_interfaceBD_task+0x268>)
 8004592:	f003 fe88 	bl	80082a6 <HAL_UART_Transmit>
			osDelay(100);
 8004596:	2064      	movs	r0, #100	; 0x64
 8004598:	f004 fb3b 	bl	8008c12 <osDelay>
		if(osMessageQueueGet(queue_interfaceBDHandle, &data, NULL, 10) == osOK)
 800459c:	e6e7      	b.n	800436e <p_interfaceBD_task+0x12>
 800459e:	bf00      	nop
 80045a0:	20003174 	.word	0x20003174
 80045a4:	2000015c 	.word	0x2000015c
 80045a8:	20003203 	.word	0x20003203
 80045ac:	20003202 	.word	0x20003202
 80045b0:	200031ec 	.word	0x200031ec
 80045b4:	0800ce90 	.word	0x0800ce90
 80045b8:	200031cc 	.word	0x200031cc
 80045bc:	200001f0 	.word	0x200001f0
 80045c0:	cccccccd 	.word	0xcccccccd
 80045c4:	20003048 	.word	0x20003048

080045c8 <init_p_uart_test>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
void init_p_uart_test(void)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	af00      	add	r7, sp, #0
	Uart_Init_Custom(&huart6); // DBG TEST
 80045cc:	4804      	ldr	r0, [pc, #16]	; (80045e0 <init_p_uart_test+0x18>)
 80045ce:	f000 fb3f 	bl	8004c50 <Uart_Init_Custom>
	osThreadResume (p_uart_testHandle);
 80045d2:	4b04      	ldr	r3, [pc, #16]	; (80045e4 <init_p_uart_test+0x1c>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4618      	mov	r0, r3
 80045d8:	f004 fafa 	bl	8008bd0 <osThreadResume>
}
 80045dc:	bf00      	nop
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	20003114 	.word	0x20003114
 80045e4:	20003168 	.word	0x20003168

080045e8 <p_uart_test_task>:



void p_uart_test_task(void *argument)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
	bool is_arrival_packet = false;
 80045f0:	2300      	movs	r3, #0
 80045f2:	73fb      	strb	r3, [r7, #15]
	u8 data;
	memset(buffer, 0x00, MAX_CONFIG_LENGTH);
 80045f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045f8:	2100      	movs	r1, #0
 80045fa:	4838      	ldr	r0, [pc, #224]	; (80046dc <p_uart_test_task+0xf4>)
 80045fc:	f007 fb7b 	bl	800bcf6 <memset>

	osMessageQueueReset(queue_debug_testHandle);
 8004600:	4b37      	ldr	r3, [pc, #220]	; (80046e0 <p_uart_test_task+0xf8>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4618      	mov	r0, r3
 8004606:	f004 fc51 	bl	8008eac <osMessageQueueReset>

	while(1)
	{
		if(osMessageQueueGet(queue_debug_testHandle, &data, NULL, 100) == osOK)
 800460a:	4b35      	ldr	r3, [pc, #212]	; (80046e0 <p_uart_test_task+0xf8>)
 800460c:	6818      	ldr	r0, [r3, #0]
 800460e:	f107 010e 	add.w	r1, r7, #14
 8004612:	2364      	movs	r3, #100	; 0x64
 8004614:	2200      	movs	r2, #0
 8004616:	f004 fbeb 	bl	8008df0 <osMessageQueueGet>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d159      	bne.n	80046d4 <p_uart_test_task+0xec>
		{
			if(data == '[')
 8004620:	7bbb      	ldrb	r3, [r7, #14]
 8004622:	2b5b      	cmp	r3, #91	; 0x5b
 8004624:	d10b      	bne.n	800463e <p_uart_test_task+0x56>
			{
				buffer_len = 0;
 8004626:	4b2f      	ldr	r3, [pc, #188]	; (80046e4 <p_uart_test_task+0xfc>)
 8004628:	2200      	movs	r2, #0
 800462a:	701a      	strb	r2, [r3, #0]
				is_arrival_packet = false;
 800462c:	2300      	movs	r3, #0
 800462e:	73fb      	strb	r3, [r7, #15]
				memset(buffer, 0x00, MAX_CONFIG_LENGTH);
 8004630:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004634:	2100      	movs	r1, #0
 8004636:	4829      	ldr	r0, [pc, #164]	; (80046dc <p_uart_test_task+0xf4>)
 8004638:	f007 fb5d 	bl	800bcf6 <memset>
 800463c:	e00f      	b.n	800465e <p_uart_test_task+0x76>
			}
			else if(data == ']') is_arrival_packet = true;
 800463e:	7bbb      	ldrb	r3, [r7, #14]
 8004640:	2b5d      	cmp	r3, #93	; 0x5d
 8004642:	d102      	bne.n	800464a <p_uart_test_task+0x62>
 8004644:	2301      	movs	r3, #1
 8004646:	73fb      	strb	r3, [r7, #15]
 8004648:	e009      	b.n	800465e <p_uart_test_task+0x76>
			else buffer[buffer_len++] = data;
 800464a:	4b26      	ldr	r3, [pc, #152]	; (80046e4 <p_uart_test_task+0xfc>)
 800464c:	781b      	ldrb	r3, [r3, #0]
 800464e:	1c5a      	adds	r2, r3, #1
 8004650:	b2d1      	uxtb	r1, r2
 8004652:	4a24      	ldr	r2, [pc, #144]	; (80046e4 <p_uart_test_task+0xfc>)
 8004654:	7011      	strb	r1, [r2, #0]
 8004656:	461a      	mov	r2, r3
 8004658:	7bb9      	ldrb	r1, [r7, #14]
 800465a:	4b20      	ldr	r3, [pc, #128]	; (80046dc <p_uart_test_task+0xf4>)
 800465c:	5499      	strb	r1, [r3, r2]

		    if((is_arrival_packet == true) && (buffer_len > 4))
 800465e:	7bfb      	ldrb	r3, [r7, #15]
 8004660:	2b01      	cmp	r3, #1
 8004662:	d1d2      	bne.n	800460a <p_uart_test_task+0x22>
 8004664:	4b1f      	ldr	r3, [pc, #124]	; (80046e4 <p_uart_test_task+0xfc>)
 8004666:	781b      	ldrb	r3, [r3, #0]
 8004668:	2b04      	cmp	r3, #4
 800466a:	d9ce      	bls.n	800460a <p_uart_test_task+0x22>
			{
				if (strncmp((char *)buffer, STR_DEBUG_MODE_ON, strlen(STR_DEBUG_MODE_ON)) == 0) gv.debug_mode = true;
 800466c:	2207      	movs	r2, #7
 800466e:	491e      	ldr	r1, [pc, #120]	; (80046e8 <p_uart_test_task+0x100>)
 8004670:	481a      	ldr	r0, [pc, #104]	; (80046dc <p_uart_test_task+0xf4>)
 8004672:	f007 fd74 	bl	800c15e <strncmp>
 8004676:	4603      	mov	r3, r0
 8004678:	2b00      	cmp	r3, #0
 800467a:	d103      	bne.n	8004684 <p_uart_test_task+0x9c>
 800467c:	4b1b      	ldr	r3, [pc, #108]	; (80046ec <p_uart_test_task+0x104>)
 800467e:	2201      	movs	r2, #1
 8004680:	701a      	strb	r2, [r3, #0]
 8004682:	e01b      	b.n	80046bc <p_uart_test_task+0xd4>
				else if (strncmp((char *)buffer, STR_DEBUG_MODE_OFF, strlen(STR_DEBUG_MODE_OFF)) == 0) gv.debug_mode = false;
 8004684:	2208      	movs	r2, #8
 8004686:	491a      	ldr	r1, [pc, #104]	; (80046f0 <p_uart_test_task+0x108>)
 8004688:	4814      	ldr	r0, [pc, #80]	; (80046dc <p_uart_test_task+0xf4>)
 800468a:	f007 fd68 	bl	800c15e <strncmp>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d103      	bne.n	800469c <p_uart_test_task+0xb4>
 8004694:	4b15      	ldr	r3, [pc, #84]	; (80046ec <p_uart_test_task+0x104>)
 8004696:	2200      	movs	r2, #0
 8004698:	701a      	strb	r2, [r3, #0]
 800469a:	e00f      	b.n	80046bc <p_uart_test_task+0xd4>
		        else if (strncmp((char *)buffer, CMD_SET_LED, strlen(CMD_SET_LED)) == 0) SET_LED(buffer);
 800469c:	2207      	movs	r2, #7
 800469e:	4915      	ldr	r1, [pc, #84]	; (80046f4 <p_uart_test_task+0x10c>)
 80046a0:	480e      	ldr	r0, [pc, #56]	; (80046dc <p_uart_test_task+0xf4>)
 80046a2:	f007 fd5c 	bl	800c15e <strncmp>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d103      	bne.n	80046b4 <p_uart_test_task+0xcc>
 80046ac:	480b      	ldr	r0, [pc, #44]	; (80046dc <p_uart_test_task+0xf4>)
 80046ae:	f000 f825 	bl	80046fc <SET_LED>
 80046b2:	e003      	b.n	80046bc <p_uart_test_task+0xd4>
				else printf("%s command not found\r\n",buffer);
 80046b4:	4909      	ldr	r1, [pc, #36]	; (80046dc <p_uart_test_task+0xf4>)
 80046b6:	4810      	ldr	r0, [pc, #64]	; (80046f8 <p_uart_test_task+0x110>)
 80046b8:	f007 fc06 	bl	800bec8 <iprintf>
				buffer_len = 0;
 80046bc:	4b09      	ldr	r3, [pc, #36]	; (80046e4 <p_uart_test_task+0xfc>)
 80046be:	2200      	movs	r2, #0
 80046c0:	701a      	strb	r2, [r3, #0]
				memset(buffer, 0x00, MAX_CONFIG_LENGTH);
 80046c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046c6:	2100      	movs	r1, #0
 80046c8:	4804      	ldr	r0, [pc, #16]	; (80046dc <p_uart_test_task+0xf4>)
 80046ca:	f007 fb14 	bl	800bcf6 <memset>
				is_arrival_packet = false;
 80046ce:	2300      	movs	r3, #0
 80046d0:	73fb      	strb	r3, [r7, #15]
 80046d2:	e79a      	b.n	800460a <p_uart_test_task+0x22>
			}
			if(buffer_len > MAX_CONFIG_LENGTH) buffer_len = 0;
		}
		else osDelay(100);
 80046d4:	2064      	movs	r0, #100	; 0x64
 80046d6:	f004 fa9c 	bl	8008c12 <osDelay>
		if(osMessageQueueGet(queue_debug_testHandle, &data, NULL, 100) == osOK)
 80046da:	e796      	b.n	800460a <p_uart_test_task+0x22>
 80046dc:	20003204 	.word	0x20003204
 80046e0:	20003178 	.word	0x20003178
 80046e4:	20003404 	.word	0x20003404
 80046e8:	0800ce98 	.word	0x0800ce98
 80046ec:	200001f0 	.word	0x200001f0
 80046f0:	0800cea0 	.word	0x0800cea0
 80046f4:	0800ceac 	.word	0x0800ceac
 80046f8:	0800ceb4 	.word	0x0800ceb4

080046fc <SET_LED>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
static void SET_LED(u8 *data)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b086      	sub	sp, #24
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
	u8 index = 0;
 8004704:	2300      	movs	r3, #0
 8004706:	75fb      	strb	r3, [r7, #23]
	u8 category,mode,action = 0;
 8004708:	2300      	movs	r3, #0
 800470a:	753b      	strb	r3, [r7, #20]
	char *str;
	char *buf = (char *)data + strlen(CMD_SET_LED);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	3307      	adds	r3, #7
 8004710:	60fb      	str	r3, [r7, #12]

	str = string_strtok(buf, ",");
 8004712:	491d      	ldr	r1, [pc, #116]	; (8004788 <SET_LED+0x8c>)
 8004714:	68f8      	ldr	r0, [r7, #12]
 8004716:	f000 faad 	bl	8004c74 <string_strtok>
 800471a:	6138      	str	r0, [r7, #16]
	while(str != NULL)
 800471c:	e021      	b.n	8004762 <SET_LED+0x66>
	{
		if (index == 0)     category = atoi(str);
 800471e:	7dfb      	ldrb	r3, [r7, #23]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d105      	bne.n	8004730 <SET_LED+0x34>
 8004724:	6938      	ldr	r0, [r7, #16]
 8004726:	f007 f9b1 	bl	800ba8c <atoi>
 800472a:	4603      	mov	r3, r0
 800472c:	75bb      	strb	r3, [r7, #22]
 800472e:	e010      	b.n	8004752 <SET_LED+0x56>
		else if (index == 1) mode = atoi(str);
 8004730:	7dfb      	ldrb	r3, [r7, #23]
 8004732:	2b01      	cmp	r3, #1
 8004734:	d105      	bne.n	8004742 <SET_LED+0x46>
 8004736:	6938      	ldr	r0, [r7, #16]
 8004738:	f007 f9a8 	bl	800ba8c <atoi>
 800473c:	4603      	mov	r3, r0
 800473e:	757b      	strb	r3, [r7, #21]
 8004740:	e007      	b.n	8004752 <SET_LED+0x56>
		else if (index == 2) action = atoi(str);
 8004742:	7dfb      	ldrb	r3, [r7, #23]
 8004744:	2b02      	cmp	r3, #2
 8004746:	d104      	bne.n	8004752 <SET_LED+0x56>
 8004748:	6938      	ldr	r0, [r7, #16]
 800474a:	f007 f99f 	bl	800ba8c <atoi>
 800474e:	4603      	mov	r3, r0
 8004750:	753b      	strb	r3, [r7, #20]

		str = string_strtok(NULL, ",");
 8004752:	490d      	ldr	r1, [pc, #52]	; (8004788 <SET_LED+0x8c>)
 8004754:	2000      	movs	r0, #0
 8004756:	f000 fa8d 	bl	8004c74 <string_strtok>
 800475a:	6138      	str	r0, [r7, #16]
		index++;
 800475c:	7dfb      	ldrb	r3, [r7, #23]
 800475e:	3301      	adds	r3, #1
 8004760:	75fb      	strb	r3, [r7, #23]
	while(str != NULL)
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1da      	bne.n	800471e <SET_LED+0x22>
	}

	printf("SET LED [%d][%d][%d]\r\n",category,mode,action);
 8004768:	7db9      	ldrb	r1, [r7, #22]
 800476a:	7d7a      	ldrb	r2, [r7, #21]
 800476c:	7d3b      	ldrb	r3, [r7, #20]
 800476e:	4807      	ldr	r0, [pc, #28]	; (800478c <SET_LED+0x90>)
 8004770:	f007 fbaa 	bl	800bec8 <iprintf>
	LED_Control_Set(category,mode,action);
 8004774:	7d3a      	ldrb	r2, [r7, #20]
 8004776:	7d79      	ldrb	r1, [r7, #21]
 8004778:	7dbb      	ldrb	r3, [r7, #22]
 800477a:	4618      	mov	r0, r3
 800477c:	f7fd fd34 	bl	80021e8 <LED_Control_Set>
}
 8004780:	bf00      	nop
 8004782:	3718      	adds	r7, #24
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	0800cecc 	.word	0x0800cecc
 800478c:	0800ced0 	.word	0x0800ced0

08004790 <init_ultrasonic_hg_c40u>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
void init_ultrasonic_hg_c40u(void)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	af00      	add	r7, sp, #0

	TX_PACKET_HGC40U_Trigger[0] = 0x02;
 8004794:	4b30      	ldr	r3, [pc, #192]	; (8004858 <init_ultrasonic_hg_c40u+0xc8>)
 8004796:	2202      	movs	r2, #2
 8004798:	701a      	strb	r2, [r3, #0]
	TX_PACKET_HGC40U_Trigger[1] = '#';
 800479a:	4b2f      	ldr	r3, [pc, #188]	; (8004858 <init_ultrasonic_hg_c40u+0xc8>)
 800479c:	2223      	movs	r2, #35	; 0x23
 800479e:	705a      	strb	r2, [r3, #1]
	TX_PACKET_HGC40U_Trigger[2] = 'T';
 80047a0:	4b2d      	ldr	r3, [pc, #180]	; (8004858 <init_ultrasonic_hg_c40u+0xc8>)
 80047a2:	2254      	movs	r2, #84	; 0x54
 80047a4:	709a      	strb	r2, [r3, #2]
	TX_PACKET_HGC40U_Trigger[3] = 'r';
 80047a6:	4b2c      	ldr	r3, [pc, #176]	; (8004858 <init_ultrasonic_hg_c40u+0xc8>)
 80047a8:	2272      	movs	r2, #114	; 0x72
 80047aa:	70da      	strb	r2, [r3, #3]
	TX_PACKET_HGC40U_Trigger[4] = 'i';
 80047ac:	4b2a      	ldr	r3, [pc, #168]	; (8004858 <init_ultrasonic_hg_c40u+0xc8>)
 80047ae:	2269      	movs	r2, #105	; 0x69
 80047b0:	711a      	strb	r2, [r3, #4]
	TX_PACKET_HGC40U_Trigger[5] = 'g';
 80047b2:	4b29      	ldr	r3, [pc, #164]	; (8004858 <init_ultrasonic_hg_c40u+0xc8>)
 80047b4:	2267      	movs	r2, #103	; 0x67
 80047b6:	715a      	strb	r2, [r3, #5]
	TX_PACKET_HGC40U_Trigger[6] = 'g';
 80047b8:	4b27      	ldr	r3, [pc, #156]	; (8004858 <init_ultrasonic_hg_c40u+0xc8>)
 80047ba:	2267      	movs	r2, #103	; 0x67
 80047bc:	719a      	strb	r2, [r3, #6]
	TX_PACKET_HGC40U_Trigger[7] = 'e';
 80047be:	4b26      	ldr	r3, [pc, #152]	; (8004858 <init_ultrasonic_hg_c40u+0xc8>)
 80047c0:	2265      	movs	r2, #101	; 0x65
 80047c2:	71da      	strb	r2, [r3, #7]
	TX_PACKET_HGC40U_Trigger[8] = 'r';
 80047c4:	4b24      	ldr	r3, [pc, #144]	; (8004858 <init_ultrasonic_hg_c40u+0xc8>)
 80047c6:	2272      	movs	r2, #114	; 0x72
 80047c8:	721a      	strb	r2, [r3, #8]
	TX_PACKET_HGC40U_Trigger[9] = 0x03;
 80047ca:	4b23      	ldr	r3, [pc, #140]	; (8004858 <init_ultrasonic_hg_c40u+0xc8>)
 80047cc:	2203      	movs	r2, #3
 80047ce:	725a      	strb	r2, [r3, #9]

	TX_PACKET_HGC40U_SET_UART_Trigger[0] = 0x02;
 80047d0:	4b22      	ldr	r3, [pc, #136]	; (800485c <init_ultrasonic_hg_c40u+0xcc>)
 80047d2:	2202      	movs	r2, #2
 80047d4:	701a      	strb	r2, [r3, #0]
	TX_PACKET_HGC40U_SET_UART_Trigger[1] = '#';
 80047d6:	4b21      	ldr	r3, [pc, #132]	; (800485c <init_ultrasonic_hg_c40u+0xcc>)
 80047d8:	2223      	movs	r2, #35	; 0x23
 80047da:	705a      	strb	r2, [r3, #1]
	TX_PACKET_HGC40U_SET_UART_Trigger[2] = 'M';
 80047dc:	4b1f      	ldr	r3, [pc, #124]	; (800485c <init_ultrasonic_hg_c40u+0xcc>)
 80047de:	224d      	movs	r2, #77	; 0x4d
 80047e0:	709a      	strb	r2, [r3, #2]
	TX_PACKET_HGC40U_SET_UART_Trigger[3] = 'o';
 80047e2:	4b1e      	ldr	r3, [pc, #120]	; (800485c <init_ultrasonic_hg_c40u+0xcc>)
 80047e4:	226f      	movs	r2, #111	; 0x6f
 80047e6:	70da      	strb	r2, [r3, #3]
	TX_PACKET_HGC40U_SET_UART_Trigger[4] = 'd';
 80047e8:	4b1c      	ldr	r3, [pc, #112]	; (800485c <init_ultrasonic_hg_c40u+0xcc>)
 80047ea:	2264      	movs	r2, #100	; 0x64
 80047ec:	711a      	strb	r2, [r3, #4]
	TX_PACKET_HGC40U_SET_UART_Trigger[5] = 'e';
 80047ee:	4b1b      	ldr	r3, [pc, #108]	; (800485c <init_ultrasonic_hg_c40u+0xcc>)
 80047f0:	2265      	movs	r2, #101	; 0x65
 80047f2:	715a      	strb	r2, [r3, #5]
	TX_PACKET_HGC40U_SET_UART_Trigger[6] = '|';
 80047f4:	4b19      	ldr	r3, [pc, #100]	; (800485c <init_ultrasonic_hg_c40u+0xcc>)
 80047f6:	227c      	movs	r2, #124	; 0x7c
 80047f8:	719a      	strb	r2, [r3, #6]
	TX_PACKET_HGC40U_SET_UART_Trigger[7] = '1';
 80047fa:	4b18      	ldr	r3, [pc, #96]	; (800485c <init_ultrasonic_hg_c40u+0xcc>)
 80047fc:	2231      	movs	r2, #49	; 0x31
 80047fe:	71da      	strb	r2, [r3, #7]
	TX_PACKET_HGC40U_SET_UART_Trigger[8] = 0x03;
 8004800:	4b16      	ldr	r3, [pc, #88]	; (800485c <init_ultrasonic_hg_c40u+0xcc>)
 8004802:	2203      	movs	r2, #3
 8004804:	721a      	strb	r2, [r3, #8]


	Uart_Init_Custom(&huart2);
 8004806:	4816      	ldr	r0, [pc, #88]	; (8004860 <init_ultrasonic_hg_c40u+0xd0>)
 8004808:	f000 fa22 	bl	8004c50 <Uart_Init_Custom>
	Uart_Init_Custom(&huart3);
 800480c:	4815      	ldr	r0, [pc, #84]	; (8004864 <init_ultrasonic_hg_c40u+0xd4>)
 800480e:	f000 fa1f 	bl	8004c50 <Uart_Init_Custom>

	HAL_UART_Transmit(&huart2, TX_PACKET_HGC40U_Trigger, 9, 100);
 8004812:	2364      	movs	r3, #100	; 0x64
 8004814:	2209      	movs	r2, #9
 8004816:	4910      	ldr	r1, [pc, #64]	; (8004858 <init_ultrasonic_hg_c40u+0xc8>)
 8004818:	4811      	ldr	r0, [pc, #68]	; (8004860 <init_ultrasonic_hg_c40u+0xd0>)
 800481a:	f003 fd44 	bl	80082a6 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, TX_PACKET_HGC40U_Trigger, 9, 100);
 800481e:	2364      	movs	r3, #100	; 0x64
 8004820:	2209      	movs	r2, #9
 8004822:	490d      	ldr	r1, [pc, #52]	; (8004858 <init_ultrasonic_hg_c40u+0xc8>)
 8004824:	480f      	ldr	r0, [pc, #60]	; (8004864 <init_ultrasonic_hg_c40u+0xd4>)
 8004826:	f003 fd3e 	bl	80082a6 <HAL_UART_Transmit>

	osDelay(1000);
 800482a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800482e:	f004 f9f0 	bl	8008c12 <osDelay>

	HAL_UART_Transmit(&huart2, TX_PACKET_HGC40U_Trigger, 9, 100);
 8004832:	2364      	movs	r3, #100	; 0x64
 8004834:	2209      	movs	r2, #9
 8004836:	4908      	ldr	r1, [pc, #32]	; (8004858 <init_ultrasonic_hg_c40u+0xc8>)
 8004838:	4809      	ldr	r0, [pc, #36]	; (8004860 <init_ultrasonic_hg_c40u+0xd0>)
 800483a:	f003 fd34 	bl	80082a6 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, TX_PACKET_HGC40U_Trigger, 9, 100);
 800483e:	2364      	movs	r3, #100	; 0x64
 8004840:	2209      	movs	r2, #9
 8004842:	4905      	ldr	r1, [pc, #20]	; (8004858 <init_ultrasonic_hg_c40u+0xc8>)
 8004844:	4807      	ldr	r0, [pc, #28]	; (8004864 <init_ultrasonic_hg_c40u+0xd4>)
 8004846:	f003 fd2e 	bl	80082a6 <HAL_UART_Transmit>
	osThreadResume (p_ultrasonicHandle);
 800484a:	4b07      	ldr	r3, [pc, #28]	; (8004868 <init_ultrasonic_hg_c40u+0xd8>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4618      	mov	r0, r3
 8004850:	f004 f9be 	bl	8008bd0 <osThreadResume>


}
 8004854:	bf00      	nop
 8004856:	bd80      	pop	{r7, pc}
 8004858:	20003408 	.word	0x20003408
 800485c:	2000341c 	.word	0x2000341c
 8004860:	2000308c 	.word	0x2000308c
 8004864:	200030d0 	.word	0x200030d0
 8004868:	20003160 	.word	0x20003160

0800486c <p_ultrasonic_task>:
uint8_t rx_buf1[10];
uint8_t rx_buf2[10];
uint8_t rx_buf1_len;
uint8_t rx_buf2_len;
void p_ultrasonic_task(void *argument)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
	uint8_t data_seq1 = 0;
 8004874:	2300      	movs	r3, #0
 8004876:	73fb      	strb	r3, [r7, #15]
	uint8_t data_seq2 = 0;
 8004878:	2300      	movs	r3, #0
 800487a:	73bb      	strb	r3, [r7, #14]

	uint8_t sensor_idx = 0;
 800487c:	2300      	movs	r3, #0
 800487e:	737b      	strb	r3, [r7, #13]
	u8 data;
	osMessageQueueReset(queue_ultrasonic1Handle);
 8004880:	4b97      	ldr	r3, [pc, #604]	; (8004ae0 <p_ultrasonic_task+0x274>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4618      	mov	r0, r3
 8004886:	f004 fb11 	bl	8008eac <osMessageQueueReset>
	osMessageQueueReset(queue_ultrasonic2Handle);
 800488a:	4b96      	ldr	r3, [pc, #600]	; (8004ae4 <p_ultrasonic_task+0x278>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4618      	mov	r0, r3
 8004890:	f004 fb0c 	bl	8008eac <osMessageQueueReset>

	while(1)
	{
		if(osMessageQueueGet(queue_ultrasonic1Handle, &data, NULL, 10) == osOK)
 8004894:	4b92      	ldr	r3, [pc, #584]	; (8004ae0 <p_ultrasonic_task+0x274>)
 8004896:	6818      	ldr	r0, [r3, #0]
 8004898:	f107 010c 	add.w	r1, r7, #12
 800489c:	230a      	movs	r3, #10
 800489e:	2200      	movs	r2, #0
 80048a0:	f004 faa6 	bl	8008df0 <osMessageQueueGet>
 80048a4:	4603      	mov	r3, r0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f040 80b3 	bne.w	8004a12 <p_ultrasonic_task+0x1a6>
		{
			if(data == HGC40_HEADER_1) data_seq1 = 1; // HEADER1
 80048ac:	7b3b      	ldrb	r3, [r7, #12]
 80048ae:	2b02      	cmp	r3, #2
 80048b0:	d102      	bne.n	80048b8 <p_ultrasonic_task+0x4c>
 80048b2:	2301      	movs	r3, #1
 80048b4:	73fb      	strb	r3, [r7, #15]
 80048b6:	e7ed      	b.n	8004894 <p_ultrasonic_task+0x28>
			else if((data_seq1 == 1) && (data == HGC40_HEADER_2))
 80048b8:	7bfb      	ldrb	r3, [r7, #15]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d10d      	bne.n	80048da <p_ultrasonic_task+0x6e>
 80048be:	7b3b      	ldrb	r3, [r7, #12]
 80048c0:	2b5e      	cmp	r3, #94	; 0x5e
 80048c2:	d10a      	bne.n	80048da <p_ultrasonic_task+0x6e>
			{
				data_seq1 = 2; // HEADER2
 80048c4:	2302      	movs	r3, #2
 80048c6:	73fb      	strb	r3, [r7, #15]
				rx_buf1_len = 0;
 80048c8:	4b87      	ldr	r3, [pc, #540]	; (8004ae8 <p_ultrasonic_task+0x27c>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	701a      	strb	r2, [r3, #0]
				memset(rx_buf1, 0x00, 10);
 80048ce:	220a      	movs	r2, #10
 80048d0:	2100      	movs	r1, #0
 80048d2:	4886      	ldr	r0, [pc, #536]	; (8004aec <p_ultrasonic_task+0x280>)
 80048d4:	f007 fa0f 	bl	800bcf6 <memset>
 80048d8:	e1a8      	b.n	8004c2c <p_ultrasonic_task+0x3c0>
			}
			else if(data_seq1 == 2)
 80048da:	7bfb      	ldrb	r3, [r7, #15]
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d1d9      	bne.n	8004894 <p_ultrasonic_task+0x28>
			{
				if(data == HGC40_TAIL)
 80048e0:	7b3b      	ldrb	r3, [r7, #12]
 80048e2:	2b03      	cmp	r3, #3
 80048e4:	f040 808a 	bne.w	80049fc <p_ultrasonic_task+0x190>
				{
					if(rx_buf1_len < 6) sensor1.m_fail_cnt = 0;
 80048e8:	4b7f      	ldr	r3, [pc, #508]	; (8004ae8 <p_ultrasonic_task+0x27c>)
 80048ea:	781b      	ldrb	r3, [r3, #0]
 80048ec:	2b05      	cmp	r3, #5
 80048ee:	d802      	bhi.n	80048f6 <p_ultrasonic_task+0x8a>
 80048f0:	4b7f      	ldr	r3, [pc, #508]	; (8004af0 <p_ultrasonic_task+0x284>)
 80048f2:	2200      	movs	r2, #0
 80048f4:	70da      	strb	r2, [r3, #3]
					if(rx_buf1_len == 4)
 80048f6:	4b7c      	ldr	r3, [pc, #496]	; (8004ae8 <p_ultrasonic_task+0x27c>)
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	2b04      	cmp	r3, #4
 80048fc:	d12f      	bne.n	800495e <p_ultrasonic_task+0xf2>
						gv.ultrasonic_1 = (rx_buf1[0] - '0') * 1000
 80048fe:	4b7b      	ldr	r3, [pc, #492]	; (8004aec <p_ultrasonic_task+0x280>)
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	3b30      	subs	r3, #48	; 0x30
									+ (rx_buf1[1] - '0') * 100
 8004904:	b29b      	uxth	r3, r3
 8004906:	461a      	mov	r2, r3
 8004908:	0152      	lsls	r2, r2, #5
 800490a:	1ad2      	subs	r2, r2, r3
 800490c:	0092      	lsls	r2, r2, #2
 800490e:	4413      	add	r3, r2
 8004910:	00db      	lsls	r3, r3, #3
 8004912:	b29a      	uxth	r2, r3
 8004914:	4b75      	ldr	r3, [pc, #468]	; (8004aec <p_ultrasonic_task+0x280>)
 8004916:	785b      	ldrb	r3, [r3, #1]
 8004918:	3b30      	subs	r3, #48	; 0x30
 800491a:	b29b      	uxth	r3, r3
 800491c:	4619      	mov	r1, r3
 800491e:	0089      	lsls	r1, r1, #2
 8004920:	440b      	add	r3, r1
 8004922:	4619      	mov	r1, r3
 8004924:	0088      	lsls	r0, r1, #2
 8004926:	4619      	mov	r1, r3
 8004928:	4603      	mov	r3, r0
 800492a:	440b      	add	r3, r1
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	b29b      	uxth	r3, r3
 8004930:	4413      	add	r3, r2
 8004932:	b29a      	uxth	r2, r3
									+ (rx_buf1[2] - '0') * 10
 8004934:	4b6d      	ldr	r3, [pc, #436]	; (8004aec <p_ultrasonic_task+0x280>)
 8004936:	789b      	ldrb	r3, [r3, #2]
 8004938:	3b30      	subs	r3, #48	; 0x30
 800493a:	b29b      	uxth	r3, r3
 800493c:	4619      	mov	r1, r3
 800493e:	0089      	lsls	r1, r1, #2
 8004940:	440b      	add	r3, r1
 8004942:	005b      	lsls	r3, r3, #1
 8004944:	b29b      	uxth	r3, r3
 8004946:	4413      	add	r3, r2
 8004948:	b29a      	uxth	r2, r3
									+ (rx_buf1[3] - '0');
 800494a:	4b68      	ldr	r3, [pc, #416]	; (8004aec <p_ultrasonic_task+0x280>)
 800494c:	78db      	ldrb	r3, [r3, #3]
 800494e:	b29b      	uxth	r3, r3
 8004950:	4413      	add	r3, r2
 8004952:	b29b      	uxth	r3, r3
 8004954:	3b30      	subs	r3, #48	; 0x30
 8004956:	b29a      	uxth	r2, r3
						gv.ultrasonic_1 = (rx_buf1[0] - '0') * 1000
 8004958:	4b66      	ldr	r3, [pc, #408]	; (8004af4 <p_ultrasonic_task+0x288>)
 800495a:	805a      	strh	r2, [r3, #2]
 800495c:	e79a      	b.n	8004894 <p_ultrasonic_task+0x28>
					else if(rx_buf1_len == 3)
 800495e:	4b62      	ldr	r3, [pc, #392]	; (8004ae8 <p_ultrasonic_task+0x27c>)
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	2b03      	cmp	r3, #3
 8004964:	d122      	bne.n	80049ac <p_ultrasonic_task+0x140>
						gv.ultrasonic_1 = (rx_buf1[0] - '0') * 100
 8004966:	4b61      	ldr	r3, [pc, #388]	; (8004aec <p_ultrasonic_task+0x280>)
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	3b30      	subs	r3, #48	; 0x30
									+ (rx_buf1[1] - '0') * 10
 800496c:	b29b      	uxth	r3, r3
 800496e:	461a      	mov	r2, r3
 8004970:	0092      	lsls	r2, r2, #2
 8004972:	4413      	add	r3, r2
 8004974:	461a      	mov	r2, r3
 8004976:	0091      	lsls	r1, r2, #2
 8004978:	461a      	mov	r2, r3
 800497a:	460b      	mov	r3, r1
 800497c:	4413      	add	r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	b29a      	uxth	r2, r3
 8004982:	4b5a      	ldr	r3, [pc, #360]	; (8004aec <p_ultrasonic_task+0x280>)
 8004984:	785b      	ldrb	r3, [r3, #1]
 8004986:	3b30      	subs	r3, #48	; 0x30
 8004988:	b29b      	uxth	r3, r3
 800498a:	4619      	mov	r1, r3
 800498c:	0089      	lsls	r1, r1, #2
 800498e:	440b      	add	r3, r1
 8004990:	005b      	lsls	r3, r3, #1
 8004992:	b29b      	uxth	r3, r3
 8004994:	4413      	add	r3, r2
 8004996:	b29a      	uxth	r2, r3
									+ (rx_buf1[2] - '0');
 8004998:	4b54      	ldr	r3, [pc, #336]	; (8004aec <p_ultrasonic_task+0x280>)
 800499a:	789b      	ldrb	r3, [r3, #2]
 800499c:	b29b      	uxth	r3, r3
 800499e:	4413      	add	r3, r2
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	3b30      	subs	r3, #48	; 0x30
 80049a4:	b29a      	uxth	r2, r3
						gv.ultrasonic_1 = (rx_buf1[0] - '0') * 100
 80049a6:	4b53      	ldr	r3, [pc, #332]	; (8004af4 <p_ultrasonic_task+0x288>)
 80049a8:	805a      	strh	r2, [r3, #2]
 80049aa:	e773      	b.n	8004894 <p_ultrasonic_task+0x28>
					else if(rx_buf1_len == 2)
 80049ac:	4b4e      	ldr	r3, [pc, #312]	; (8004ae8 <p_ultrasonic_task+0x27c>)
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d112      	bne.n	80049da <p_ultrasonic_task+0x16e>
						gv.ultrasonic_1 = (rx_buf1[0] - '0') * 10
 80049b4:	4b4d      	ldr	r3, [pc, #308]	; (8004aec <p_ultrasonic_task+0x280>)
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	3b30      	subs	r3, #48	; 0x30
									+ (rx_buf1[1] - '0');
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	461a      	mov	r2, r3
 80049be:	0092      	lsls	r2, r2, #2
 80049c0:	4413      	add	r3, r2
 80049c2:	005b      	lsls	r3, r3, #1
 80049c4:	b29a      	uxth	r2, r3
 80049c6:	4b49      	ldr	r3, [pc, #292]	; (8004aec <p_ultrasonic_task+0x280>)
 80049c8:	785b      	ldrb	r3, [r3, #1]
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	4413      	add	r3, r2
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	3b30      	subs	r3, #48	; 0x30
 80049d2:	b29a      	uxth	r2, r3
						gv.ultrasonic_1 = (rx_buf1[0] - '0') * 10
 80049d4:	4b47      	ldr	r3, [pc, #284]	; (8004af4 <p_ultrasonic_task+0x288>)
 80049d6:	805a      	strh	r2, [r3, #2]
 80049d8:	e75c      	b.n	8004894 <p_ultrasonic_task+0x28>
					else if(rx_buf1_len == 1)
 80049da:	4b43      	ldr	r3, [pc, #268]	; (8004ae8 <p_ultrasonic_task+0x27c>)
 80049dc:	781b      	ldrb	r3, [r3, #0]
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d107      	bne.n	80049f2 <p_ultrasonic_task+0x186>
						gv.ultrasonic_1 = (rx_buf1[0] - '0');
 80049e2:	4b42      	ldr	r3, [pc, #264]	; (8004aec <p_ultrasonic_task+0x280>)
 80049e4:	781b      	ldrb	r3, [r3, #0]
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	3b30      	subs	r3, #48	; 0x30
 80049ea:	b29a      	uxth	r2, r3
 80049ec:	4b41      	ldr	r3, [pc, #260]	; (8004af4 <p_ultrasonic_task+0x288>)
 80049ee:	805a      	strh	r2, [r3, #2]
 80049f0:	e750      	b.n	8004894 <p_ultrasonic_task+0x28>
					else gv.ultrasonic_1 = 9999;
 80049f2:	4b40      	ldr	r3, [pc, #256]	; (8004af4 <p_ultrasonic_task+0x288>)
 80049f4:	f242 720f 	movw	r2, #9999	; 0x270f
 80049f8:	805a      	strh	r2, [r3, #2]
 80049fa:	e74b      	b.n	8004894 <p_ultrasonic_task+0x28>
				}
				else rx_buf1[rx_buf1_len++] = data;
 80049fc:	4b3a      	ldr	r3, [pc, #232]	; (8004ae8 <p_ultrasonic_task+0x27c>)
 80049fe:	781b      	ldrb	r3, [r3, #0]
 8004a00:	1c5a      	adds	r2, r3, #1
 8004a02:	b2d1      	uxtb	r1, r2
 8004a04:	4a38      	ldr	r2, [pc, #224]	; (8004ae8 <p_ultrasonic_task+0x27c>)
 8004a06:	7011      	strb	r1, [r2, #0]
 8004a08:	461a      	mov	r2, r3
 8004a0a:	7b39      	ldrb	r1, [r7, #12]
 8004a0c:	4b37      	ldr	r3, [pc, #220]	; (8004aec <p_ultrasonic_task+0x280>)
 8004a0e:	5499      	strb	r1, [r3, r2]
 8004a10:	e740      	b.n	8004894 <p_ultrasonic_task+0x28>
			}
		}
		else if(osMessageQueueGet(queue_ultrasonic2Handle, &data, NULL, 10) == osOK)
 8004a12:	4b34      	ldr	r3, [pc, #208]	; (8004ae4 <p_ultrasonic_task+0x278>)
 8004a14:	6818      	ldr	r0, [r3, #0]
 8004a16:	f107 010c 	add.w	r1, r7, #12
 8004a1a:	230a      	movs	r3, #10
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f004 f9e7 	bl	8008df0 <osMessageQueueGet>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	f040 80c7 	bne.w	8004bb8 <p_ultrasonic_task+0x34c>
		{
			if(data == HGC40_HEADER_1) data_seq2 = 1; // HEADER1
 8004a2a:	7b3b      	ldrb	r3, [r7, #12]
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d102      	bne.n	8004a36 <p_ultrasonic_task+0x1ca>
 8004a30:	2301      	movs	r3, #1
 8004a32:	73bb      	strb	r3, [r7, #14]
 8004a34:	e72e      	b.n	8004894 <p_ultrasonic_task+0x28>
			else if((data_seq2 == 1) && (data == HGC40_HEADER_2))
 8004a36:	7bbb      	ldrb	r3, [r7, #14]
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d10d      	bne.n	8004a58 <p_ultrasonic_task+0x1ec>
 8004a3c:	7b3b      	ldrb	r3, [r7, #12]
 8004a3e:	2b5e      	cmp	r3, #94	; 0x5e
 8004a40:	d10a      	bne.n	8004a58 <p_ultrasonic_task+0x1ec>
			{
				data_seq2 = 2; // HEADER2
 8004a42:	2302      	movs	r3, #2
 8004a44:	73bb      	strb	r3, [r7, #14]
				rx_buf2_len = 0;
 8004a46:	4b2c      	ldr	r3, [pc, #176]	; (8004af8 <p_ultrasonic_task+0x28c>)
 8004a48:	2200      	movs	r2, #0
 8004a4a:	701a      	strb	r2, [r3, #0]
				memset(rx_buf2, 0x00, 10);
 8004a4c:	220a      	movs	r2, #10
 8004a4e:	2100      	movs	r1, #0
 8004a50:	482a      	ldr	r0, [pc, #168]	; (8004afc <p_ultrasonic_task+0x290>)
 8004a52:	f007 f950 	bl	800bcf6 <memset>
 8004a56:	e0e9      	b.n	8004c2c <p_ultrasonic_task+0x3c0>
			}
			else if(data_seq2 == 2)
 8004a58:	7bbb      	ldrb	r3, [r7, #14]
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	f47f af1a 	bne.w	8004894 <p_ultrasonic_task+0x28>
			{
				if(data == HGC40_TAIL)
 8004a60:	7b3b      	ldrb	r3, [r7, #12]
 8004a62:	2b03      	cmp	r3, #3
 8004a64:	f040 809d 	bne.w	8004ba2 <p_ultrasonic_task+0x336>
				{
					if(rx_buf2_len < 6) sensor2.m_fail_cnt = 0;
 8004a68:	4b23      	ldr	r3, [pc, #140]	; (8004af8 <p_ultrasonic_task+0x28c>)
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	2b05      	cmp	r3, #5
 8004a6e:	d802      	bhi.n	8004a76 <p_ultrasonic_task+0x20a>
 8004a70:	4b23      	ldr	r3, [pc, #140]	; (8004b00 <p_ultrasonic_task+0x294>)
 8004a72:	2200      	movs	r2, #0
 8004a74:	70da      	strb	r2, [r3, #3]
					if(rx_buf2_len == 4)
 8004a76:	4b20      	ldr	r3, [pc, #128]	; (8004af8 <p_ultrasonic_task+0x28c>)
 8004a78:	781b      	ldrb	r3, [r3, #0]
 8004a7a:	2b04      	cmp	r3, #4
 8004a7c:	d142      	bne.n	8004b04 <p_ultrasonic_task+0x298>
						gv.ultrasonic_2 = (rx_buf2[0] - '0') * 1000
 8004a7e:	4b1f      	ldr	r3, [pc, #124]	; (8004afc <p_ultrasonic_task+0x290>)
 8004a80:	781b      	ldrb	r3, [r3, #0]
 8004a82:	3b30      	subs	r3, #48	; 0x30
									+ (rx_buf2[1] - '0') * 100
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	461a      	mov	r2, r3
 8004a88:	0152      	lsls	r2, r2, #5
 8004a8a:	1ad2      	subs	r2, r2, r3
 8004a8c:	0092      	lsls	r2, r2, #2
 8004a8e:	4413      	add	r3, r2
 8004a90:	00db      	lsls	r3, r3, #3
 8004a92:	b29a      	uxth	r2, r3
 8004a94:	4b19      	ldr	r3, [pc, #100]	; (8004afc <p_ultrasonic_task+0x290>)
 8004a96:	785b      	ldrb	r3, [r3, #1]
 8004a98:	3b30      	subs	r3, #48	; 0x30
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	4619      	mov	r1, r3
 8004a9e:	0089      	lsls	r1, r1, #2
 8004aa0:	440b      	add	r3, r1
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	0088      	lsls	r0, r1, #2
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	440b      	add	r3, r1
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	4413      	add	r3, r2
 8004ab2:	b29a      	uxth	r2, r3
									+ (rx_buf2[2] - '0') * 10
 8004ab4:	4b11      	ldr	r3, [pc, #68]	; (8004afc <p_ultrasonic_task+0x290>)
 8004ab6:	789b      	ldrb	r3, [r3, #2]
 8004ab8:	3b30      	subs	r3, #48	; 0x30
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	4619      	mov	r1, r3
 8004abe:	0089      	lsls	r1, r1, #2
 8004ac0:	440b      	add	r3, r1
 8004ac2:	005b      	lsls	r3, r3, #1
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	4413      	add	r3, r2
 8004ac8:	b29a      	uxth	r2, r3
									+ (rx_buf2[3] - '0');
 8004aca:	4b0c      	ldr	r3, [pc, #48]	; (8004afc <p_ultrasonic_task+0x290>)
 8004acc:	78db      	ldrb	r3, [r3, #3]
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	4413      	add	r3, r2
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	3b30      	subs	r3, #48	; 0x30
 8004ad6:	b29a      	uxth	r2, r3
						gv.ultrasonic_2 = (rx_buf2[0] - '0') * 1000
 8004ad8:	4b06      	ldr	r3, [pc, #24]	; (8004af4 <p_ultrasonic_task+0x288>)
 8004ada:	809a      	strh	r2, [r3, #4]
 8004adc:	e6da      	b.n	8004894 <p_ultrasonic_task+0x28>
 8004ade:	bf00      	nop
 8004ae0:	2000316c 	.word	0x2000316c
 8004ae4:	20003170 	.word	0x20003170
 8004ae8:	2000344e 	.word	0x2000344e
 8004aec:	20003438 	.word	0x20003438
 8004af0:	20003430 	.word	0x20003430
 8004af4:	200001f0 	.word	0x200001f0
 8004af8:	2000344f 	.word	0x2000344f
 8004afc:	20003444 	.word	0x20003444
 8004b00:	20003434 	.word	0x20003434
					else if(rx_buf2_len == 3)
 8004b04:	4b4a      	ldr	r3, [pc, #296]	; (8004c30 <p_ultrasonic_task+0x3c4>)
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	2b03      	cmp	r3, #3
 8004b0a:	d122      	bne.n	8004b52 <p_ultrasonic_task+0x2e6>
						gv.ultrasonic_2 = (rx_buf2[0] - '0') * 100
 8004b0c:	4b49      	ldr	r3, [pc, #292]	; (8004c34 <p_ultrasonic_task+0x3c8>)
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	3b30      	subs	r3, #48	; 0x30
									+ (rx_buf2[1] - '0') * 10
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	461a      	mov	r2, r3
 8004b16:	0092      	lsls	r2, r2, #2
 8004b18:	4413      	add	r3, r2
 8004b1a:	461a      	mov	r2, r3
 8004b1c:	0091      	lsls	r1, r2, #2
 8004b1e:	461a      	mov	r2, r3
 8004b20:	460b      	mov	r3, r1
 8004b22:	4413      	add	r3, r2
 8004b24:	009b      	lsls	r3, r3, #2
 8004b26:	b29a      	uxth	r2, r3
 8004b28:	4b42      	ldr	r3, [pc, #264]	; (8004c34 <p_ultrasonic_task+0x3c8>)
 8004b2a:	785b      	ldrb	r3, [r3, #1]
 8004b2c:	3b30      	subs	r3, #48	; 0x30
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	4619      	mov	r1, r3
 8004b32:	0089      	lsls	r1, r1, #2
 8004b34:	440b      	add	r3, r1
 8004b36:	005b      	lsls	r3, r3, #1
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	4413      	add	r3, r2
 8004b3c:	b29a      	uxth	r2, r3
									+ (rx_buf2[2] - '0');
 8004b3e:	4b3d      	ldr	r3, [pc, #244]	; (8004c34 <p_ultrasonic_task+0x3c8>)
 8004b40:	789b      	ldrb	r3, [r3, #2]
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	4413      	add	r3, r2
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	3b30      	subs	r3, #48	; 0x30
 8004b4a:	b29a      	uxth	r2, r3
						gv.ultrasonic_2 = (rx_buf2[0] - '0') * 100
 8004b4c:	4b3a      	ldr	r3, [pc, #232]	; (8004c38 <p_ultrasonic_task+0x3cc>)
 8004b4e:	809a      	strh	r2, [r3, #4]
 8004b50:	e6a0      	b.n	8004894 <p_ultrasonic_task+0x28>
					else if(rx_buf2_len == 2)
 8004b52:	4b37      	ldr	r3, [pc, #220]	; (8004c30 <p_ultrasonic_task+0x3c4>)
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d112      	bne.n	8004b80 <p_ultrasonic_task+0x314>
						gv.ultrasonic_2 = (rx_buf2[0] - '0') * 10
 8004b5a:	4b36      	ldr	r3, [pc, #216]	; (8004c34 <p_ultrasonic_task+0x3c8>)
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	3b30      	subs	r3, #48	; 0x30
									+ (rx_buf2[1] - '0');
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	461a      	mov	r2, r3
 8004b64:	0092      	lsls	r2, r2, #2
 8004b66:	4413      	add	r3, r2
 8004b68:	005b      	lsls	r3, r3, #1
 8004b6a:	b29a      	uxth	r2, r3
 8004b6c:	4b31      	ldr	r3, [pc, #196]	; (8004c34 <p_ultrasonic_task+0x3c8>)
 8004b6e:	785b      	ldrb	r3, [r3, #1]
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	4413      	add	r3, r2
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	3b30      	subs	r3, #48	; 0x30
 8004b78:	b29a      	uxth	r2, r3
						gv.ultrasonic_2 = (rx_buf2[0] - '0') * 10
 8004b7a:	4b2f      	ldr	r3, [pc, #188]	; (8004c38 <p_ultrasonic_task+0x3cc>)
 8004b7c:	809a      	strh	r2, [r3, #4]
 8004b7e:	e689      	b.n	8004894 <p_ultrasonic_task+0x28>
					else if(rx_buf2_len == 1)
 8004b80:	4b2b      	ldr	r3, [pc, #172]	; (8004c30 <p_ultrasonic_task+0x3c4>)
 8004b82:	781b      	ldrb	r3, [r3, #0]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d107      	bne.n	8004b98 <p_ultrasonic_task+0x32c>
						gv.ultrasonic_2 = (rx_buf2[0] - '0');
 8004b88:	4b2a      	ldr	r3, [pc, #168]	; (8004c34 <p_ultrasonic_task+0x3c8>)
 8004b8a:	781b      	ldrb	r3, [r3, #0]
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	3b30      	subs	r3, #48	; 0x30
 8004b90:	b29a      	uxth	r2, r3
 8004b92:	4b29      	ldr	r3, [pc, #164]	; (8004c38 <p_ultrasonic_task+0x3cc>)
 8004b94:	809a      	strh	r2, [r3, #4]
 8004b96:	e67d      	b.n	8004894 <p_ultrasonic_task+0x28>
					else gv.ultrasonic_2 = 9999;
 8004b98:	4b27      	ldr	r3, [pc, #156]	; (8004c38 <p_ultrasonic_task+0x3cc>)
 8004b9a:	f242 720f 	movw	r2, #9999	; 0x270f
 8004b9e:	809a      	strh	r2, [r3, #4]
 8004ba0:	e678      	b.n	8004894 <p_ultrasonic_task+0x28>
				}
				else rx_buf2[rx_buf2_len++] = data;
 8004ba2:	4b23      	ldr	r3, [pc, #140]	; (8004c30 <p_ultrasonic_task+0x3c4>)
 8004ba4:	781b      	ldrb	r3, [r3, #0]
 8004ba6:	1c5a      	adds	r2, r3, #1
 8004ba8:	b2d1      	uxtb	r1, r2
 8004baa:	4a21      	ldr	r2, [pc, #132]	; (8004c30 <p_ultrasonic_task+0x3c4>)
 8004bac:	7011      	strb	r1, [r2, #0]
 8004bae:	461a      	mov	r2, r3
 8004bb0:	7b39      	ldrb	r1, [r7, #12]
 8004bb2:	4b20      	ldr	r3, [pc, #128]	; (8004c34 <p_ultrasonic_task+0x3c8>)
 8004bb4:	5499      	strb	r1, [r3, r2]
 8004bb6:	e66d      	b.n	8004894 <p_ultrasonic_task+0x28>
			}
		}
		else
		{
			if(sensor_idx % 2 == 0)
 8004bb8:	7b7b      	ldrb	r3, [r7, #13]
 8004bba:	f003 0301 	and.w	r3, r3, #1
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d114      	bne.n	8004bee <p_ultrasonic_task+0x382>
			{
				HAL_UART_Transmit(&huart2, TX_PACKET_HGC40U_Trigger, 10, 10);
 8004bc4:	230a      	movs	r3, #10
 8004bc6:	220a      	movs	r2, #10
 8004bc8:	491c      	ldr	r1, [pc, #112]	; (8004c3c <p_ultrasonic_task+0x3d0>)
 8004bca:	481d      	ldr	r0, [pc, #116]	; (8004c40 <p_ultrasonic_task+0x3d4>)
 8004bcc:	f003 fb6b 	bl	80082a6 <HAL_UART_Transmit>
				sensor1.m_fail_cnt++;
 8004bd0:	4b1c      	ldr	r3, [pc, #112]	; (8004c44 <p_ultrasonic_task+0x3d8>)
 8004bd2:	78db      	ldrb	r3, [r3, #3]
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	b2da      	uxtb	r2, r3
 8004bd8:	4b1a      	ldr	r3, [pc, #104]	; (8004c44 <p_ultrasonic_task+0x3d8>)
 8004bda:	70da      	strb	r2, [r3, #3]
				if(sensor1.m_fail_cnt > 5 ) gv.ultrasonic_1 = 9999;
 8004bdc:	4b19      	ldr	r3, [pc, #100]	; (8004c44 <p_ultrasonic_task+0x3d8>)
 8004bde:	78db      	ldrb	r3, [r3, #3]
 8004be0:	2b05      	cmp	r3, #5
 8004be2:	d918      	bls.n	8004c16 <p_ultrasonic_task+0x3aa>
 8004be4:	4b14      	ldr	r3, [pc, #80]	; (8004c38 <p_ultrasonic_task+0x3cc>)
 8004be6:	f242 720f 	movw	r2, #9999	; 0x270f
 8004bea:	805a      	strh	r2, [r3, #2]
 8004bec:	e013      	b.n	8004c16 <p_ultrasonic_task+0x3aa>
			}
			else
			{
				HAL_UART_Transmit(&huart3, TX_PACKET_HGC40U_Trigger, 10, 10);
 8004bee:	230a      	movs	r3, #10
 8004bf0:	220a      	movs	r2, #10
 8004bf2:	4912      	ldr	r1, [pc, #72]	; (8004c3c <p_ultrasonic_task+0x3d0>)
 8004bf4:	4814      	ldr	r0, [pc, #80]	; (8004c48 <p_ultrasonic_task+0x3dc>)
 8004bf6:	f003 fb56 	bl	80082a6 <HAL_UART_Transmit>
				sensor2.m_fail_cnt++;
 8004bfa:	4b14      	ldr	r3, [pc, #80]	; (8004c4c <p_ultrasonic_task+0x3e0>)
 8004bfc:	78db      	ldrb	r3, [r3, #3]
 8004bfe:	3301      	adds	r3, #1
 8004c00:	b2da      	uxtb	r2, r3
 8004c02:	4b12      	ldr	r3, [pc, #72]	; (8004c4c <p_ultrasonic_task+0x3e0>)
 8004c04:	70da      	strb	r2, [r3, #3]
				if(sensor2.m_fail_cnt > 5 ) gv.ultrasonic_2 = 9999;
 8004c06:	4b11      	ldr	r3, [pc, #68]	; (8004c4c <p_ultrasonic_task+0x3e0>)
 8004c08:	78db      	ldrb	r3, [r3, #3]
 8004c0a:	2b05      	cmp	r3, #5
 8004c0c:	d903      	bls.n	8004c16 <p_ultrasonic_task+0x3aa>
 8004c0e:	4b0a      	ldr	r3, [pc, #40]	; (8004c38 <p_ultrasonic_task+0x3cc>)
 8004c10:	f242 720f 	movw	r2, #9999	; 0x270f
 8004c14:	809a      	strh	r2, [r3, #4]
			}
			sensor_idx++;
 8004c16:	7b7b      	ldrb	r3, [r7, #13]
 8004c18:	3301      	adds	r3, #1
 8004c1a:	737b      	strb	r3, [r7, #13]
			if(sensor_idx > 1) sensor_idx = 0;
 8004c1c:	7b7b      	ldrb	r3, [r7, #13]
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d901      	bls.n	8004c26 <p_ultrasonic_task+0x3ba>
 8004c22:	2300      	movs	r3, #0
 8004c24:	737b      	strb	r3, [r7, #13]
			osDelay(10);
 8004c26:	200a      	movs	r0, #10
 8004c28:	f003 fff3 	bl	8008c12 <osDelay>
		if(osMessageQueueGet(queue_ultrasonic1Handle, &data, NULL, 10) == osOK)
 8004c2c:	e632      	b.n	8004894 <p_ultrasonic_task+0x28>
 8004c2e:	bf00      	nop
 8004c30:	2000344f 	.word	0x2000344f
 8004c34:	20003444 	.word	0x20003444
 8004c38:	200001f0 	.word	0x200001f0
 8004c3c:	20003408 	.word	0x20003408
 8004c40:	2000308c 	.word	0x2000308c
 8004c44:	20003430 	.word	0x20003430
 8004c48:	200030d0 	.word	0x200030d0
 8004c4c:	20003434 	.word	0x20003434

08004c50 <Uart_Init_Custom>:

#include "app_sensorboard.h"
#include "u_bsp_driver.h"

void Uart_Init_Custom(UART_HandleTypeDef *huart)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
	__HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68da      	ldr	r2, [r3, #12]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f042 0220 	orr.w	r2, r2, #32
 8004c66:	60da      	str	r2, [r3, #12]
//	__HAL_UART_CLEAR_PEFLAG(huart);
//	__HAL_UART_CLEAR_FEFLAG(huart);
//	__HAL_UART_CLEAR_NEFLAG(huart);
//	__HAL_UART_CLEAR_OREFLAG(huart);
//	__HAL_UART_CLEAR_IDLEFLAG(huart);
}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <string_strtok>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
char *string_strtok(char *str, const char *delim)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b085      	sub	sp, #20
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  static char *org = NULL;
  static char *tracer = NULL;
  const char *pdelim;

  if (str != NULL) tracer = str;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d002      	beq.n	8004c8a <string_strtok+0x16>
 8004c84:	4a37      	ldr	r2, [pc, #220]	; (8004d64 <string_strtok+0xf0>)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6013      	str	r3, [r2, #0]
  if (delim == NULL || *delim == '\0'/*NULL*/) return NULL;
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d003      	beq.n	8004c98 <string_strtok+0x24>
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	781b      	ldrb	r3, [r3, #0]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d101      	bne.n	8004c9c <string_strtok+0x28>
 8004c98:	2300      	movs	r3, #0
 8004c9a:	e05d      	b.n	8004d58 <string_strtok+0xe4>
  if (tracer == NULL || *tracer == '\0') return NULL;
 8004c9c:	4b31      	ldr	r3, [pc, #196]	; (8004d64 <string_strtok+0xf0>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d004      	beq.n	8004cae <string_strtok+0x3a>
 8004ca4:	4b2f      	ldr	r3, [pc, #188]	; (8004d64 <string_strtok+0xf0>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	781b      	ldrb	r3, [r3, #0]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d11d      	bne.n	8004cea <string_strtok+0x76>
 8004cae:	2300      	movs	r3, #0
 8004cb0:	e052      	b.n	8004d58 <string_strtok+0xe4>

  while (*tracer)
  {
    for (pdelim = delim; *pdelim; pdelim++)
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	60fb      	str	r3, [r7, #12]
 8004cb6:	e009      	b.n	8004ccc <string_strtok+0x58>
      if (*tracer == *pdelim) break;
 8004cb8:	4b2a      	ldr	r3, [pc, #168]	; (8004d64 <string_strtok+0xf0>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	781a      	ldrb	r2, [r3, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	781b      	ldrb	r3, [r3, #0]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d007      	beq.n	8004cd6 <string_strtok+0x62>
    for (pdelim = delim; *pdelim; pdelim++)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	3301      	adds	r3, #1
 8004cca:	60fb      	str	r3, [r7, #12]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1f1      	bne.n	8004cb8 <string_strtok+0x44>
 8004cd4:	e000      	b.n	8004cd8 <string_strtok+0x64>
      if (*tracer == *pdelim) break;
 8004cd6:	bf00      	nop

    if (*pdelim == '\0') break;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	781b      	ldrb	r3, [r3, #0]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d00a      	beq.n	8004cf6 <string_strtok+0x82>
    tracer++;
 8004ce0:	4b20      	ldr	r3, [pc, #128]	; (8004d64 <string_strtok+0xf0>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	3301      	adds	r3, #1
 8004ce6:	4a1f      	ldr	r2, [pc, #124]	; (8004d64 <string_strtok+0xf0>)
 8004ce8:	6013      	str	r3, [r2, #0]
  while (*tracer)
 8004cea:	4b1e      	ldr	r3, [pc, #120]	; (8004d64 <string_strtok+0xf0>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d1de      	bne.n	8004cb2 <string_strtok+0x3e>
 8004cf4:	e000      	b.n	8004cf8 <string_strtok+0x84>
    if (*pdelim == '\0') break;
 8004cf6:	bf00      	nop
  }

  for (org = tracer; *tracer; tracer++)
 8004cf8:	4b1a      	ldr	r3, [pc, #104]	; (8004d64 <string_strtok+0xf0>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a1a      	ldr	r2, [pc, #104]	; (8004d68 <string_strtok+0xf4>)
 8004cfe:	6013      	str	r3, [r2, #0]
 8004d00:	e023      	b.n	8004d4a <string_strtok+0xd6>
  {
    for (pdelim = delim; *pdelim; pdelim++)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	60fb      	str	r3, [r7, #12]
 8004d06:	e009      	b.n	8004d1c <string_strtok+0xa8>
      if (*tracer == *pdelim) break;
 8004d08:	4b16      	ldr	r3, [pc, #88]	; (8004d64 <string_strtok+0xf0>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	781a      	ldrb	r2, [r3, #0]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d007      	beq.n	8004d26 <string_strtok+0xb2>
    for (pdelim = delim; *pdelim; pdelim++)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	3301      	adds	r3, #1
 8004d1a:	60fb      	str	r3, [r7, #12]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d1f1      	bne.n	8004d08 <string_strtok+0x94>
 8004d24:	e000      	b.n	8004d28 <string_strtok+0xb4>
      if (*tracer == *pdelim) break;
 8004d26:	bf00      	nop

    if (*pdelim)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d007      	beq.n	8004d40 <string_strtok+0xcc>
    {
      *tracer++ = '\0';
 8004d30:	4b0c      	ldr	r3, [pc, #48]	; (8004d64 <string_strtok+0xf0>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	1c5a      	adds	r2, r3, #1
 8004d36:	490b      	ldr	r1, [pc, #44]	; (8004d64 <string_strtok+0xf0>)
 8004d38:	600a      	str	r2, [r1, #0]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	701a      	strb	r2, [r3, #0]
      break;
 8004d3e:	e009      	b.n	8004d54 <string_strtok+0xe0>
  for (org = tracer; *tracer; tracer++)
 8004d40:	4b08      	ldr	r3, [pc, #32]	; (8004d64 <string_strtok+0xf0>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	3301      	adds	r3, #1
 8004d46:	4a07      	ldr	r2, [pc, #28]	; (8004d64 <string_strtok+0xf0>)
 8004d48:	6013      	str	r3, [r2, #0]
 8004d4a:	4b06      	ldr	r3, [pc, #24]	; (8004d64 <string_strtok+0xf0>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d1d6      	bne.n	8004d02 <string_strtok+0x8e>
    }
  }
  return org;
 8004d54:	4b04      	ldr	r3, [pc, #16]	; (8004d68 <string_strtok+0xf4>)
 8004d56:	681b      	ldr	r3, [r3, #0]
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3714      	adds	r7, #20
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr
 8004d64:	20003450 	.word	0x20003450
 8004d68:	20003454 	.word	0x20003454

08004d6c <timers_init>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
void timers_init(void)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start_IT(&htim13);
 8004d70:	4802      	ldr	r0, [pc, #8]	; (8004d7c <timers_init+0x10>)
 8004d72:	f001 ff93 	bl	8006c9c <HAL_TIM_Base_Start_IT>
}
 8004d76:	bf00      	nop
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	20002ee0 	.word	0x20002ee0

08004d80 <timers_register_timer>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
s8 timers_register_timer(u32 period, timer_handler handler)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  u8 i;

  for(i=0; i<MAX_TIMER; i++)
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	73fb      	strb	r3, [r7, #15]
 8004d8e:	e02a      	b.n	8004de6 <timers_register_timer+0x66>
  {
    if(timers[i].handler == null)
 8004d90:	7bfb      	ldrb	r3, [r7, #15]
 8004d92:	4a1a      	ldr	r2, [pc, #104]	; (8004dfc <timers_register_timer+0x7c>)
 8004d94:	011b      	lsls	r3, r3, #4
 8004d96:	4413      	add	r3, r2
 8004d98:	330c      	adds	r3, #12
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d11f      	bne.n	8004de0 <timers_register_timer+0x60>
    {
      timers[i].tick = 0;
 8004da0:	7bfb      	ldrb	r3, [r7, #15]
 8004da2:	4a16      	ldr	r2, [pc, #88]	; (8004dfc <timers_register_timer+0x7c>)
 8004da4:	011b      	lsls	r3, r3, #4
 8004da6:	4413      	add	r3, r2
 8004da8:	3304      	adds	r3, #4
 8004daa:	2200      	movs	r2, #0
 8004dac:	601a      	str	r2, [r3, #0]
      timers[i].id = i;
 8004dae:	7bfb      	ldrb	r3, [r7, #15]
 8004db0:	f997 100f 	ldrsb.w	r1, [r7, #15]
 8004db4:	4a11      	ldr	r2, [pc, #68]	; (8004dfc <timers_register_timer+0x7c>)
 8004db6:	011b      	lsls	r3, r3, #4
 8004db8:	4413      	add	r3, r2
 8004dba:	460a      	mov	r2, r1
 8004dbc:	701a      	strb	r2, [r3, #0]
      timers[i].period = period;
 8004dbe:	7bfb      	ldrb	r3, [r7, #15]
 8004dc0:	4a0e      	ldr	r2, [pc, #56]	; (8004dfc <timers_register_timer+0x7c>)
 8004dc2:	011b      	lsls	r3, r3, #4
 8004dc4:	4413      	add	r3, r2
 8004dc6:	3308      	adds	r3, #8
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	601a      	str	r2, [r3, #0]
      timers[i].handler = handler;
 8004dcc:	7bfb      	ldrb	r3, [r7, #15]
 8004dce:	4a0b      	ldr	r2, [pc, #44]	; (8004dfc <timers_register_timer+0x7c>)
 8004dd0:	011b      	lsls	r3, r3, #4
 8004dd2:	4413      	add	r3, r2
 8004dd4:	330c      	adds	r3, #12
 8004dd6:	683a      	ldr	r2, [r7, #0]
 8004dd8:	601a      	str	r2, [r3, #0]
      return i;
 8004dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dde:	e007      	b.n	8004df0 <timers_register_timer+0x70>
  for(i=0; i<MAX_TIMER; i++)
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
 8004de2:	3301      	adds	r3, #1
 8004de4:	73fb      	strb	r3, [r7, #15]
 8004de6:	7bfb      	ldrb	r3, [r7, #15]
 8004de8:	2b0b      	cmp	r3, #11
 8004dea:	d9d1      	bls.n	8004d90 <timers_register_timer+0x10>
    }
  }
  return -1;
 8004dec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3714      	adds	r7, #20
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr
 8004dfc:	20003458 	.word	0x20003458

08004e00 <timers_tick_timer>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
void timers_tick_timer(void)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
  u8 i;

  for(i=0; i<MAX_TIMER; i++)
 8004e06:	2300      	movs	r3, #0
 8004e08:	71fb      	strb	r3, [r7, #7]
 8004e0a:	e020      	b.n	8004e4e <timers_tick_timer+0x4e>
  {
    if(timers[i].handler == null)
 8004e0c:	79fb      	ldrb	r3, [r7, #7]
 8004e0e:	4a15      	ldr	r2, [pc, #84]	; (8004e64 <timers_tick_timer+0x64>)
 8004e10:	011b      	lsls	r3, r3, #4
 8004e12:	4413      	add	r3, r2
 8004e14:	330c      	adds	r3, #12
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d014      	beq.n	8004e46 <timers_tick_timer+0x46>
      continue;

    if(timers[i].busy == false)
 8004e1c:	79fb      	ldrb	r3, [r7, #7]
 8004e1e:	4a11      	ldr	r2, [pc, #68]	; (8004e64 <timers_tick_timer+0x64>)
 8004e20:	011b      	lsls	r3, r3, #4
 8004e22:	4413      	add	r3, r2
 8004e24:	3301      	adds	r3, #1
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d10d      	bne.n	8004e48 <timers_tick_timer+0x48>
      timers[i].tick++;
 8004e2c:	79fb      	ldrb	r3, [r7, #7]
 8004e2e:	490d      	ldr	r1, [pc, #52]	; (8004e64 <timers_tick_timer+0x64>)
 8004e30:	011a      	lsls	r2, r3, #4
 8004e32:	440a      	add	r2, r1
 8004e34:	3204      	adds	r2, #4
 8004e36:	6812      	ldr	r2, [r2, #0]
 8004e38:	3201      	adds	r2, #1
 8004e3a:	490a      	ldr	r1, [pc, #40]	; (8004e64 <timers_tick_timer+0x64>)
 8004e3c:	011b      	lsls	r3, r3, #4
 8004e3e:	440b      	add	r3, r1
 8004e40:	3304      	adds	r3, #4
 8004e42:	601a      	str	r2, [r3, #0]
 8004e44:	e000      	b.n	8004e48 <timers_tick_timer+0x48>
      continue;
 8004e46:	bf00      	nop
  for(i=0; i<MAX_TIMER; i++)
 8004e48:	79fb      	ldrb	r3, [r7, #7]
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	71fb      	strb	r3, [r7, #7]
 8004e4e:	79fb      	ldrb	r3, [r7, #7]
 8004e50:	2b0b      	cmp	r3, #11
 8004e52:	d9db      	bls.n	8004e0c <timers_tick_timer+0xc>
  }
}
 8004e54:	bf00      	nop
 8004e56:	bf00      	nop
 8004e58:	370c      	adds	r7, #12
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr
 8004e62:	bf00      	nop
 8004e64:	20003458 	.word	0x20003458

08004e68 <apps_timer_task>:
/**
********************************************************************************************************************************
********************************************************************************************************************************
*/
void apps_timer_task(void *argument)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  u8 i;

  while(1)
  {
    for(i=0; i<MAX_TIMER; i++)
 8004e70:	2300      	movs	r3, #0
 8004e72:	73fb      	strb	r3, [r7, #15]
 8004e74:	e03f      	b.n	8004ef6 <apps_timer_task+0x8e>
    {
      if(timers[i].handler == null)
 8004e76:	7bfb      	ldrb	r3, [r7, #15]
 8004e78:	4a22      	ldr	r2, [pc, #136]	; (8004f04 <apps_timer_task+0x9c>)
 8004e7a:	011b      	lsls	r3, r3, #4
 8004e7c:	4413      	add	r3, r2
 8004e7e:	330c      	adds	r3, #12
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d033      	beq.n	8004eee <apps_timer_task+0x86>
        continue;

      if(timers[i].tick >= timers[i].period)
 8004e86:	7bfb      	ldrb	r3, [r7, #15]
 8004e88:	4a1e      	ldr	r2, [pc, #120]	; (8004f04 <apps_timer_task+0x9c>)
 8004e8a:	011b      	lsls	r3, r3, #4
 8004e8c:	4413      	add	r3, r2
 8004e8e:	3304      	adds	r3, #4
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	7bfb      	ldrb	r3, [r7, #15]
 8004e94:	491b      	ldr	r1, [pc, #108]	; (8004f04 <apps_timer_task+0x9c>)
 8004e96:	011b      	lsls	r3, r3, #4
 8004e98:	440b      	add	r3, r1
 8004e9a:	3308      	adds	r3, #8
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d326      	bcc.n	8004ef0 <apps_timer_task+0x88>
      {
        timers[i].busy = true;
 8004ea2:	7bfb      	ldrb	r3, [r7, #15]
 8004ea4:	4a17      	ldr	r2, [pc, #92]	; (8004f04 <apps_timer_task+0x9c>)
 8004ea6:	011b      	lsls	r3, r3, #4
 8004ea8:	4413      	add	r3, r2
 8004eaa:	3301      	adds	r3, #1
 8004eac:	2201      	movs	r2, #1
 8004eae:	701a      	strb	r2, [r3, #0]
        timers[i].tick = 0;
 8004eb0:	7bfb      	ldrb	r3, [r7, #15]
 8004eb2:	4a14      	ldr	r2, [pc, #80]	; (8004f04 <apps_timer_task+0x9c>)
 8004eb4:	011b      	lsls	r3, r3, #4
 8004eb6:	4413      	add	r3, r2
 8004eb8:	3304      	adds	r3, #4
 8004eba:	2200      	movs	r2, #0
 8004ebc:	601a      	str	r2, [r3, #0]
        timers[i].handler(timers[i].id, *(u32 *)(argument));
 8004ebe:	7bfb      	ldrb	r3, [r7, #15]
 8004ec0:	4a10      	ldr	r2, [pc, #64]	; (8004f04 <apps_timer_task+0x9c>)
 8004ec2:	011b      	lsls	r3, r3, #4
 8004ec4:	4413      	add	r3, r2
 8004ec6:	330c      	adds	r3, #12
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	7bfa      	ldrb	r2, [r7, #15]
 8004ecc:	490d      	ldr	r1, [pc, #52]	; (8004f04 <apps_timer_task+0x9c>)
 8004ece:	0112      	lsls	r2, r2, #4
 8004ed0:	440a      	add	r2, r1
 8004ed2:	f992 0000 	ldrsb.w	r0, [r2]
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	6812      	ldr	r2, [r2, #0]
 8004eda:	4611      	mov	r1, r2
 8004edc:	4798      	blx	r3
        timers[i].busy = false;
 8004ede:	7bfb      	ldrb	r3, [r7, #15]
 8004ee0:	4a08      	ldr	r2, [pc, #32]	; (8004f04 <apps_timer_task+0x9c>)
 8004ee2:	011b      	lsls	r3, r3, #4
 8004ee4:	4413      	add	r3, r2
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	2200      	movs	r2, #0
 8004eea:	701a      	strb	r2, [r3, #0]
 8004eec:	e000      	b.n	8004ef0 <apps_timer_task+0x88>
        continue;
 8004eee:	bf00      	nop
    for(i=0; i<MAX_TIMER; i++)
 8004ef0:	7bfb      	ldrb	r3, [r7, #15]
 8004ef2:	3301      	adds	r3, #1
 8004ef4:	73fb      	strb	r3, [r7, #15]
 8004ef6:	7bfb      	ldrb	r3, [r7, #15]
 8004ef8:	2b0b      	cmp	r3, #11
 8004efa:	d9bc      	bls.n	8004e76 <apps_timer_task+0xe>
      }
    }
    osDelay(5);
 8004efc:	2005      	movs	r0, #5
 8004efe:	f003 fe88 	bl	8008c12 <osDelay>
    for(i=0; i<MAX_TIMER; i++)
 8004f02:	e7b5      	b.n	8004e70 <apps_timer_task+0x8>
 8004f04:	20003458 	.word	0x20003458

08004f08 <timers_process_tick_interrupt_timer>:
    interrupt_timers[i].handler = null;
  }
}

void timers_process_tick_interrupt_timer(u32 param1)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
	u8 i;

	for(i=0; i<MAX_INTERRUP_TIMER; i++)
 8004f10:	2300      	movs	r3, #0
 8004f12:	73fb      	strb	r3, [r7, #15]
 8004f14:	e054      	b.n	8004fc0 <timers_process_tick_interrupt_timer+0xb8>
	{
		if(interrupt_timers[i].handler == null) continue;
 8004f16:	7bfb      	ldrb	r3, [r7, #15]
 8004f18:	4a2d      	ldr	r2, [pc, #180]	; (8004fd0 <timers_process_tick_interrupt_timer+0xc8>)
 8004f1a:	011b      	lsls	r3, r3, #4
 8004f1c:	4413      	add	r3, r2
 8004f1e:	330c      	adds	r3, #12
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d046      	beq.n	8004fb4 <timers_process_tick_interrupt_timer+0xac>
		if(interrupt_timers[i].busy == true) continue;
 8004f26:	7bfb      	ldrb	r3, [r7, #15]
 8004f28:	4a29      	ldr	r2, [pc, #164]	; (8004fd0 <timers_process_tick_interrupt_timer+0xc8>)
 8004f2a:	011b      	lsls	r3, r3, #4
 8004f2c:	4413      	add	r3, r2
 8004f2e:	3301      	adds	r3, #1
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d040      	beq.n	8004fb8 <timers_process_tick_interrupt_timer+0xb0>
		interrupt_timers[i].tick++;
 8004f36:	7bfb      	ldrb	r3, [r7, #15]
 8004f38:	4925      	ldr	r1, [pc, #148]	; (8004fd0 <timers_process_tick_interrupt_timer+0xc8>)
 8004f3a:	011a      	lsls	r2, r3, #4
 8004f3c:	440a      	add	r2, r1
 8004f3e:	3204      	adds	r2, #4
 8004f40:	6812      	ldr	r2, [r2, #0]
 8004f42:	3201      	adds	r2, #1
 8004f44:	4922      	ldr	r1, [pc, #136]	; (8004fd0 <timers_process_tick_interrupt_timer+0xc8>)
 8004f46:	011b      	lsls	r3, r3, #4
 8004f48:	440b      	add	r3, r1
 8004f4a:	3304      	adds	r3, #4
 8004f4c:	601a      	str	r2, [r3, #0]
		if(interrupt_timers[i].tick >= interrupt_timers[i].period)
 8004f4e:	7bfb      	ldrb	r3, [r7, #15]
 8004f50:	4a1f      	ldr	r2, [pc, #124]	; (8004fd0 <timers_process_tick_interrupt_timer+0xc8>)
 8004f52:	011b      	lsls	r3, r3, #4
 8004f54:	4413      	add	r3, r2
 8004f56:	3304      	adds	r3, #4
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	7bfb      	ldrb	r3, [r7, #15]
 8004f5c:	491c      	ldr	r1, [pc, #112]	; (8004fd0 <timers_process_tick_interrupt_timer+0xc8>)
 8004f5e:	011b      	lsls	r3, r3, #4
 8004f60:	440b      	add	r3, r1
 8004f62:	3308      	adds	r3, #8
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d327      	bcc.n	8004fba <timers_process_tick_interrupt_timer+0xb2>
		{
			interrupt_timers[i].busy = true;
 8004f6a:	7bfb      	ldrb	r3, [r7, #15]
 8004f6c:	4a18      	ldr	r2, [pc, #96]	; (8004fd0 <timers_process_tick_interrupt_timer+0xc8>)
 8004f6e:	011b      	lsls	r3, r3, #4
 8004f70:	4413      	add	r3, r2
 8004f72:	3301      	adds	r3, #1
 8004f74:	2201      	movs	r2, #1
 8004f76:	701a      	strb	r2, [r3, #0]
			interrupt_timers[i].tick = 0;
 8004f78:	7bfb      	ldrb	r3, [r7, #15]
 8004f7a:	4a15      	ldr	r2, [pc, #84]	; (8004fd0 <timers_process_tick_interrupt_timer+0xc8>)
 8004f7c:	011b      	lsls	r3, r3, #4
 8004f7e:	4413      	add	r3, r2
 8004f80:	3304      	adds	r3, #4
 8004f82:	2200      	movs	r2, #0
 8004f84:	601a      	str	r2, [r3, #0]
			interrupt_timers[i].handler(interrupt_timers[i].id, param1);
 8004f86:	7bfb      	ldrb	r3, [r7, #15]
 8004f88:	4a11      	ldr	r2, [pc, #68]	; (8004fd0 <timers_process_tick_interrupt_timer+0xc8>)
 8004f8a:	011b      	lsls	r3, r3, #4
 8004f8c:	4413      	add	r3, r2
 8004f8e:	330c      	adds	r3, #12
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	7bfa      	ldrb	r2, [r7, #15]
 8004f94:	490e      	ldr	r1, [pc, #56]	; (8004fd0 <timers_process_tick_interrupt_timer+0xc8>)
 8004f96:	0112      	lsls	r2, r2, #4
 8004f98:	440a      	add	r2, r1
 8004f9a:	f992 2000 	ldrsb.w	r2, [r2]
 8004f9e:	6879      	ldr	r1, [r7, #4]
 8004fa0:	4610      	mov	r0, r2
 8004fa2:	4798      	blx	r3
			interrupt_timers[i].busy = false;
 8004fa4:	7bfb      	ldrb	r3, [r7, #15]
 8004fa6:	4a0a      	ldr	r2, [pc, #40]	; (8004fd0 <timers_process_tick_interrupt_timer+0xc8>)
 8004fa8:	011b      	lsls	r3, r3, #4
 8004faa:	4413      	add	r3, r2
 8004fac:	3301      	adds	r3, #1
 8004fae:	2200      	movs	r2, #0
 8004fb0:	701a      	strb	r2, [r3, #0]
 8004fb2:	e002      	b.n	8004fba <timers_process_tick_interrupt_timer+0xb2>
		if(interrupt_timers[i].handler == null) continue;
 8004fb4:	bf00      	nop
 8004fb6:	e000      	b.n	8004fba <timers_process_tick_interrupt_timer+0xb2>
		if(interrupt_timers[i].busy == true) continue;
 8004fb8:	bf00      	nop
	for(i=0; i<MAX_INTERRUP_TIMER; i++)
 8004fba:	7bfb      	ldrb	r3, [r7, #15]
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	73fb      	strb	r3, [r7, #15]
 8004fc0:	7bfb      	ldrb	r3, [r7, #15]
 8004fc2:	2b02      	cmp	r3, #2
 8004fc4:	d9a7      	bls.n	8004f16 <timers_process_tick_interrupt_timer+0xe>
		}
	}
}
 8004fc6:	bf00      	nop
 8004fc8:	bf00      	nop
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	20003518 	.word	0x20003518

08004fd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004fd4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800500c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004fd8:	480d      	ldr	r0, [pc, #52]	; (8005010 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004fda:	490e      	ldr	r1, [pc, #56]	; (8005014 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004fdc:	4a0e      	ldr	r2, [pc, #56]	; (8005018 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004fde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004fe0:	e002      	b.n	8004fe8 <LoopCopyDataInit>

08004fe2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004fe2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004fe4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004fe6:	3304      	adds	r3, #4

08004fe8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004fe8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004fea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004fec:	d3f9      	bcc.n	8004fe2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004fee:	4a0b      	ldr	r2, [pc, #44]	; (800501c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004ff0:	4c0b      	ldr	r4, [pc, #44]	; (8005020 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004ff2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ff4:	e001      	b.n	8004ffa <LoopFillZerobss>

08004ff6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004ff6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004ff8:	3204      	adds	r2, #4

08004ffa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004ffa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ffc:	d3fb      	bcc.n	8004ff6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004ffe:	f7ff f921 	bl	8004244 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005002:	f006 fe43 	bl	800bc8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005006:	f7fd ff83 	bl	8002f10 <main>
  bx  lr    
 800500a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800500c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005010:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005014:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 8005018:	0800d204 	.word	0x0800d204
  ldr r2, =_sbss
 800501c:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 8005020:	2000c06c 	.word	0x2000c06c

08005024 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005024:	e7fe      	b.n	8005024 <ADC_IRQHandler>
	...

08005028 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800502c:	4b0e      	ldr	r3, [pc, #56]	; (8005068 <HAL_Init+0x40>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a0d      	ldr	r2, [pc, #52]	; (8005068 <HAL_Init+0x40>)
 8005032:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005036:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005038:	4b0b      	ldr	r3, [pc, #44]	; (8005068 <HAL_Init+0x40>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a0a      	ldr	r2, [pc, #40]	; (8005068 <HAL_Init+0x40>)
 800503e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005042:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005044:	4b08      	ldr	r3, [pc, #32]	; (8005068 <HAL_Init+0x40>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a07      	ldr	r2, [pc, #28]	; (8005068 <HAL_Init+0x40>)
 800504a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800504e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005050:	2003      	movs	r0, #3
 8005052:	f000 f8fc 	bl	800524e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005056:	200f      	movs	r0, #15
 8005058:	f7fe fe58 	bl	8003d0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800505c:	f7fe fb5c 	bl	8003718 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	40023c00 	.word	0x40023c00

0800506c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800506c:	b480      	push	{r7}
 800506e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005070:	4b06      	ldr	r3, [pc, #24]	; (800508c <HAL_IncTick+0x20>)
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	461a      	mov	r2, r3
 8005076:	4b06      	ldr	r3, [pc, #24]	; (8005090 <HAL_IncTick+0x24>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4413      	add	r3, r2
 800507c:	4a04      	ldr	r2, [pc, #16]	; (8005090 <HAL_IncTick+0x24>)
 800507e:	6013      	str	r3, [r2, #0]
}
 8005080:	bf00      	nop
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr
 800508a:	bf00      	nop
 800508c:	20000164 	.word	0x20000164
 8005090:	20003548 	.word	0x20003548

08005094 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005094:	b480      	push	{r7}
 8005096:	af00      	add	r7, sp, #0
  return uwTick;
 8005098:	4b03      	ldr	r3, [pc, #12]	; (80050a8 <HAL_GetTick+0x14>)
 800509a:	681b      	ldr	r3, [r3, #0]
}
 800509c:	4618      	mov	r0, r3
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	20003548 	.word	0x20003548

080050ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80050b4:	f7ff ffee 	bl	8005094 <HAL_GetTick>
 80050b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c4:	d005      	beq.n	80050d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80050c6:	4b0a      	ldr	r3, [pc, #40]	; (80050f0 <HAL_Delay+0x44>)
 80050c8:	781b      	ldrb	r3, [r3, #0]
 80050ca:	461a      	mov	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	4413      	add	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80050d2:	bf00      	nop
 80050d4:	f7ff ffde 	bl	8005094 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d8f7      	bhi.n	80050d4 <HAL_Delay+0x28>
  {
  }
}
 80050e4:	bf00      	nop
 80050e6:	bf00      	nop
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	20000164 	.word	0x20000164

080050f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b085      	sub	sp, #20
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f003 0307 	and.w	r3, r3, #7
 8005102:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005104:	4b0c      	ldr	r3, [pc, #48]	; (8005138 <__NVIC_SetPriorityGrouping+0x44>)
 8005106:	68db      	ldr	r3, [r3, #12]
 8005108:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800510a:	68ba      	ldr	r2, [r7, #8]
 800510c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005110:	4013      	ands	r3, r2
 8005112:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800511c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005120:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005124:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005126:	4a04      	ldr	r2, [pc, #16]	; (8005138 <__NVIC_SetPriorityGrouping+0x44>)
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	60d3      	str	r3, [r2, #12]
}
 800512c:	bf00      	nop
 800512e:	3714      	adds	r7, #20
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr
 8005138:	e000ed00 	.word	0xe000ed00

0800513c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800513c:	b480      	push	{r7}
 800513e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005140:	4b04      	ldr	r3, [pc, #16]	; (8005154 <__NVIC_GetPriorityGrouping+0x18>)
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	0a1b      	lsrs	r3, r3, #8
 8005146:	f003 0307 	and.w	r3, r3, #7
}
 800514a:	4618      	mov	r0, r3
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr
 8005154:	e000ed00 	.word	0xe000ed00

08005158 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	4603      	mov	r3, r0
 8005160:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005166:	2b00      	cmp	r3, #0
 8005168:	db0b      	blt.n	8005182 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800516a:	79fb      	ldrb	r3, [r7, #7]
 800516c:	f003 021f 	and.w	r2, r3, #31
 8005170:	4907      	ldr	r1, [pc, #28]	; (8005190 <__NVIC_EnableIRQ+0x38>)
 8005172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005176:	095b      	lsrs	r3, r3, #5
 8005178:	2001      	movs	r0, #1
 800517a:	fa00 f202 	lsl.w	r2, r0, r2
 800517e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005182:	bf00      	nop
 8005184:	370c      	adds	r7, #12
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	e000e100 	.word	0xe000e100

08005194 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	4603      	mov	r3, r0
 800519c:	6039      	str	r1, [r7, #0]
 800519e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	db0a      	blt.n	80051be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	b2da      	uxtb	r2, r3
 80051ac:	490c      	ldr	r1, [pc, #48]	; (80051e0 <__NVIC_SetPriority+0x4c>)
 80051ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051b2:	0112      	lsls	r2, r2, #4
 80051b4:	b2d2      	uxtb	r2, r2
 80051b6:	440b      	add	r3, r1
 80051b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80051bc:	e00a      	b.n	80051d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	b2da      	uxtb	r2, r3
 80051c2:	4908      	ldr	r1, [pc, #32]	; (80051e4 <__NVIC_SetPriority+0x50>)
 80051c4:	79fb      	ldrb	r3, [r7, #7]
 80051c6:	f003 030f 	and.w	r3, r3, #15
 80051ca:	3b04      	subs	r3, #4
 80051cc:	0112      	lsls	r2, r2, #4
 80051ce:	b2d2      	uxtb	r2, r2
 80051d0:	440b      	add	r3, r1
 80051d2:	761a      	strb	r2, [r3, #24]
}
 80051d4:	bf00      	nop
 80051d6:	370c      	adds	r7, #12
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr
 80051e0:	e000e100 	.word	0xe000e100
 80051e4:	e000ed00 	.word	0xe000ed00

080051e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b089      	sub	sp, #36	; 0x24
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f003 0307 	and.w	r3, r3, #7
 80051fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80051fc:	69fb      	ldr	r3, [r7, #28]
 80051fe:	f1c3 0307 	rsb	r3, r3, #7
 8005202:	2b04      	cmp	r3, #4
 8005204:	bf28      	it	cs
 8005206:	2304      	movcs	r3, #4
 8005208:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	3304      	adds	r3, #4
 800520e:	2b06      	cmp	r3, #6
 8005210:	d902      	bls.n	8005218 <NVIC_EncodePriority+0x30>
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	3b03      	subs	r3, #3
 8005216:	e000      	b.n	800521a <NVIC_EncodePriority+0x32>
 8005218:	2300      	movs	r3, #0
 800521a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800521c:	f04f 32ff 	mov.w	r2, #4294967295
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	fa02 f303 	lsl.w	r3, r2, r3
 8005226:	43da      	mvns	r2, r3
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	401a      	ands	r2, r3
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005230:	f04f 31ff 	mov.w	r1, #4294967295
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	fa01 f303 	lsl.w	r3, r1, r3
 800523a:	43d9      	mvns	r1, r3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005240:	4313      	orrs	r3, r2
         );
}
 8005242:	4618      	mov	r0, r3
 8005244:	3724      	adds	r7, #36	; 0x24
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr

0800524e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800524e:	b580      	push	{r7, lr}
 8005250:	b082      	sub	sp, #8
 8005252:	af00      	add	r7, sp, #0
 8005254:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f7ff ff4c 	bl	80050f4 <__NVIC_SetPriorityGrouping>
}
 800525c:	bf00      	nop
 800525e:	3708      	adds	r7, #8
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}

08005264 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005264:	b580      	push	{r7, lr}
 8005266:	b086      	sub	sp, #24
 8005268:	af00      	add	r7, sp, #0
 800526a:	4603      	mov	r3, r0
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	607a      	str	r2, [r7, #4]
 8005270:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005272:	2300      	movs	r3, #0
 8005274:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005276:	f7ff ff61 	bl	800513c <__NVIC_GetPriorityGrouping>
 800527a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	68b9      	ldr	r1, [r7, #8]
 8005280:	6978      	ldr	r0, [r7, #20]
 8005282:	f7ff ffb1 	bl	80051e8 <NVIC_EncodePriority>
 8005286:	4602      	mov	r2, r0
 8005288:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800528c:	4611      	mov	r1, r2
 800528e:	4618      	mov	r0, r3
 8005290:	f7ff ff80 	bl	8005194 <__NVIC_SetPriority>
}
 8005294:	bf00      	nop
 8005296:	3718      	adds	r7, #24
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}

0800529c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b082      	sub	sp, #8
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	4603      	mov	r3, r0
 80052a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052aa:	4618      	mov	r0, r3
 80052ac:	f7ff ff54 	bl	8005158 <__NVIC_EnableIRQ>
}
 80052b0:	bf00      	nop
 80052b2:	3708      	adds	r7, #8
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b086      	sub	sp, #24
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80052c0:	2300      	movs	r3, #0
 80052c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80052c4:	f7ff fee6 	bl	8005094 <HAL_GetTick>
 80052c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d101      	bne.n	80052d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e099      	b.n	8005408 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2202      	movs	r2, #2
 80052d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2200      	movs	r2, #0
 80052e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f022 0201 	bic.w	r2, r2, #1
 80052f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80052f4:	e00f      	b.n	8005316 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80052f6:	f7ff fecd 	bl	8005094 <HAL_GetTick>
 80052fa:	4602      	mov	r2, r0
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	1ad3      	subs	r3, r2, r3
 8005300:	2b05      	cmp	r3, #5
 8005302:	d908      	bls.n	8005316 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2220      	movs	r2, #32
 8005308:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2203      	movs	r2, #3
 800530e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e078      	b.n	8005408 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 0301 	and.w	r3, r3, #1
 8005320:	2b00      	cmp	r3, #0
 8005322:	d1e8      	bne.n	80052f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800532c:	697a      	ldr	r2, [r7, #20]
 800532e:	4b38      	ldr	r3, [pc, #224]	; (8005410 <HAL_DMA_Init+0x158>)
 8005330:	4013      	ands	r3, r2
 8005332:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685a      	ldr	r2, [r3, #4]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005342:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800534e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	699b      	ldr	r3, [r3, #24]
 8005354:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800535a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6a1b      	ldr	r3, [r3, #32]
 8005360:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005362:	697a      	ldr	r2, [r7, #20]
 8005364:	4313      	orrs	r3, r2
 8005366:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536c:	2b04      	cmp	r3, #4
 800536e:	d107      	bne.n	8005380 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005378:	4313      	orrs	r3, r2
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	4313      	orrs	r3, r2
 800537e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	697a      	ldr	r2, [r7, #20]
 8005386:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	f023 0307 	bic.w	r3, r3, #7
 8005396:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539c:	697a      	ldr	r2, [r7, #20]
 800539e:	4313      	orrs	r3, r2
 80053a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a6:	2b04      	cmp	r3, #4
 80053a8:	d117      	bne.n	80053da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ae:	697a      	ldr	r2, [r7, #20]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d00e      	beq.n	80053da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f000 fa91 	bl	80058e4 <DMA_CheckFifoParam>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d008      	beq.n	80053da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2240      	movs	r2, #64	; 0x40
 80053cc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2201      	movs	r2, #1
 80053d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80053d6:	2301      	movs	r3, #1
 80053d8:	e016      	b.n	8005408 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	697a      	ldr	r2, [r7, #20]
 80053e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fa48 	bl	8005878 <DMA_CalcBaseAndBitshift>
 80053e8:	4603      	mov	r3, r0
 80053ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053f0:	223f      	movs	r2, #63	; 0x3f
 80053f2:	409a      	lsls	r2, r3
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2201      	movs	r2, #1
 8005402:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005406:	2300      	movs	r3, #0
}
 8005408:	4618      	mov	r0, r3
 800540a:	3718      	adds	r7, #24
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}
 8005410:	f010803f 	.word	0xf010803f

08005414 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b086      	sub	sp, #24
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
 8005420:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005422:	2300      	movs	r3, #0
 8005424:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800542a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005432:	2b01      	cmp	r3, #1
 8005434:	d101      	bne.n	800543a <HAL_DMA_Start_IT+0x26>
 8005436:	2302      	movs	r3, #2
 8005438:	e040      	b.n	80054bc <HAL_DMA_Start_IT+0xa8>
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2201      	movs	r2, #1
 800543e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2b01      	cmp	r3, #1
 800544c:	d12f      	bne.n	80054ae <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2202      	movs	r2, #2
 8005452:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2200      	movs	r2, #0
 800545a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	68b9      	ldr	r1, [r7, #8]
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	f000 f9da 	bl	800581c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800546c:	223f      	movs	r2, #63	; 0x3f
 800546e:	409a      	lsls	r2, r3
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f042 0216 	orr.w	r2, r2, #22
 8005482:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005488:	2b00      	cmp	r3, #0
 800548a:	d007      	beq.n	800549c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f042 0208 	orr.w	r2, r2, #8
 800549a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f042 0201 	orr.w	r2, r2, #1
 80054aa:	601a      	str	r2, [r3, #0]
 80054ac:	e005      	b.n	80054ba <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80054b6:	2302      	movs	r3, #2
 80054b8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80054ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3718      	adds	r7, #24
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	2b02      	cmp	r3, #2
 80054d6:	d004      	beq.n	80054e2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2280      	movs	r2, #128	; 0x80
 80054dc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e00c      	b.n	80054fc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2205      	movs	r2, #5
 80054e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f022 0201 	bic.w	r2, r2, #1
 80054f8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	370c      	adds	r7, #12
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b086      	sub	sp, #24
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005510:	2300      	movs	r3, #0
 8005512:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005514:	4b8e      	ldr	r3, [pc, #568]	; (8005750 <HAL_DMA_IRQHandler+0x248>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a8e      	ldr	r2, [pc, #568]	; (8005754 <HAL_DMA_IRQHandler+0x24c>)
 800551a:	fba2 2303 	umull	r2, r3, r2, r3
 800551e:	0a9b      	lsrs	r3, r3, #10
 8005520:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005526:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005532:	2208      	movs	r2, #8
 8005534:	409a      	lsls	r2, r3
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	4013      	ands	r3, r2
 800553a:	2b00      	cmp	r3, #0
 800553c:	d01a      	beq.n	8005574 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0304 	and.w	r3, r3, #4
 8005548:	2b00      	cmp	r3, #0
 800554a:	d013      	beq.n	8005574 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f022 0204 	bic.w	r2, r2, #4
 800555a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005560:	2208      	movs	r2, #8
 8005562:	409a      	lsls	r2, r3
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800556c:	f043 0201 	orr.w	r2, r3, #1
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005578:	2201      	movs	r2, #1
 800557a:	409a      	lsls	r2, r3
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	4013      	ands	r3, r2
 8005580:	2b00      	cmp	r3, #0
 8005582:	d012      	beq.n	80055aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	695b      	ldr	r3, [r3, #20]
 800558a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00b      	beq.n	80055aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005596:	2201      	movs	r2, #1
 8005598:	409a      	lsls	r2, r3
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055a2:	f043 0202 	orr.w	r2, r3, #2
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055ae:	2204      	movs	r2, #4
 80055b0:	409a      	lsls	r2, r3
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	4013      	ands	r3, r2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d012      	beq.n	80055e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 0302 	and.w	r3, r3, #2
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00b      	beq.n	80055e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055cc:	2204      	movs	r2, #4
 80055ce:	409a      	lsls	r2, r3
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055d8:	f043 0204 	orr.w	r2, r3, #4
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055e4:	2210      	movs	r2, #16
 80055e6:	409a      	lsls	r2, r3
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	4013      	ands	r3, r2
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d043      	beq.n	8005678 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 0308 	and.w	r3, r3, #8
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d03c      	beq.n	8005678 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005602:	2210      	movs	r2, #16
 8005604:	409a      	lsls	r2, r3
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005614:	2b00      	cmp	r3, #0
 8005616:	d018      	beq.n	800564a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d108      	bne.n	8005638 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562a:	2b00      	cmp	r3, #0
 800562c:	d024      	beq.n	8005678 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	4798      	blx	r3
 8005636:	e01f      	b.n	8005678 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800563c:	2b00      	cmp	r3, #0
 800563e:	d01b      	beq.n	8005678 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	4798      	blx	r3
 8005648:	e016      	b.n	8005678 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005654:	2b00      	cmp	r3, #0
 8005656:	d107      	bne.n	8005668 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f022 0208 	bic.w	r2, r2, #8
 8005666:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800566c:	2b00      	cmp	r3, #0
 800566e:	d003      	beq.n	8005678 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800567c:	2220      	movs	r2, #32
 800567e:	409a      	lsls	r2, r3
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	4013      	ands	r3, r2
 8005684:	2b00      	cmp	r3, #0
 8005686:	f000 808f 	beq.w	80057a8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 0310 	and.w	r3, r3, #16
 8005694:	2b00      	cmp	r3, #0
 8005696:	f000 8087 	beq.w	80057a8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800569e:	2220      	movs	r2, #32
 80056a0:	409a      	lsls	r2, r3
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	2b05      	cmp	r3, #5
 80056b0:	d136      	bne.n	8005720 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f022 0216 	bic.w	r2, r2, #22
 80056c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	695a      	ldr	r2, [r3, #20]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d103      	bne.n	80056e2 <HAL_DMA_IRQHandler+0x1da>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d007      	beq.n	80056f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f022 0208 	bic.w	r2, r2, #8
 80056f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056f6:	223f      	movs	r2, #63	; 0x3f
 80056f8:	409a      	lsls	r2, r3
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2201      	movs	r2, #1
 8005702:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005712:	2b00      	cmp	r3, #0
 8005714:	d07e      	beq.n	8005814 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	4798      	blx	r3
        }
        return;
 800571e:	e079      	b.n	8005814 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d01d      	beq.n	800576a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005738:	2b00      	cmp	r3, #0
 800573a:	d10d      	bne.n	8005758 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005740:	2b00      	cmp	r3, #0
 8005742:	d031      	beq.n	80057a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	4798      	blx	r3
 800574c:	e02c      	b.n	80057a8 <HAL_DMA_IRQHandler+0x2a0>
 800574e:	bf00      	nop
 8005750:	20000158 	.word	0x20000158
 8005754:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800575c:	2b00      	cmp	r3, #0
 800575e:	d023      	beq.n	80057a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	4798      	blx	r3
 8005768:	e01e      	b.n	80057a8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005774:	2b00      	cmp	r3, #0
 8005776:	d10f      	bne.n	8005798 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f022 0210 	bic.w	r2, r2, #16
 8005786:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800579c:	2b00      	cmp	r3, #0
 800579e:	d003      	beq.n	80057a8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d032      	beq.n	8005816 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057b4:	f003 0301 	and.w	r3, r3, #1
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d022      	beq.n	8005802 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2205      	movs	r2, #5
 80057c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f022 0201 	bic.w	r2, r2, #1
 80057d2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	3301      	adds	r3, #1
 80057d8:	60bb      	str	r3, [r7, #8]
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	429a      	cmp	r2, r3
 80057de:	d307      	bcc.n	80057f0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0301 	and.w	r3, r3, #1
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1f2      	bne.n	80057d4 <HAL_DMA_IRQHandler+0x2cc>
 80057ee:	e000      	b.n	80057f2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80057f0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2201      	movs	r2, #1
 80057f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005806:	2b00      	cmp	r3, #0
 8005808:	d005      	beq.n	8005816 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	4798      	blx	r3
 8005812:	e000      	b.n	8005816 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005814:	bf00      	nop
    }
  }
}
 8005816:	3718      	adds	r7, #24
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800581c:	b480      	push	{r7}
 800581e:	b085      	sub	sp, #20
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
 8005828:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005838:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	683a      	ldr	r2, [r7, #0]
 8005840:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	2b40      	cmp	r3, #64	; 0x40
 8005848:	d108      	bne.n	800585c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68ba      	ldr	r2, [r7, #8]
 8005858:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800585a:	e007      	b.n	800586c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	60da      	str	r2, [r3, #12]
}
 800586c:	bf00      	nop
 800586e:	3714      	adds	r7, #20
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	b2db      	uxtb	r3, r3
 8005886:	3b10      	subs	r3, #16
 8005888:	4a14      	ldr	r2, [pc, #80]	; (80058dc <DMA_CalcBaseAndBitshift+0x64>)
 800588a:	fba2 2303 	umull	r2, r3, r2, r3
 800588e:	091b      	lsrs	r3, r3, #4
 8005890:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005892:	4a13      	ldr	r2, [pc, #76]	; (80058e0 <DMA_CalcBaseAndBitshift+0x68>)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	4413      	add	r3, r2
 8005898:	781b      	ldrb	r3, [r3, #0]
 800589a:	461a      	mov	r2, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2b03      	cmp	r3, #3
 80058a4:	d909      	bls.n	80058ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80058ae:	f023 0303 	bic.w	r3, r3, #3
 80058b2:	1d1a      	adds	r2, r3, #4
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	659a      	str	r2, [r3, #88]	; 0x58
 80058b8:	e007      	b.n	80058ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80058c2:	f023 0303 	bic.w	r3, r3, #3
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3714      	adds	r7, #20
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
 80058da:	bf00      	nop
 80058dc:	aaaaaaab 	.word	0xaaaaaaab
 80058e0:	0800d054 	.word	0x0800d054

080058e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b085      	sub	sp, #20
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058ec:	2300      	movs	r3, #0
 80058ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	699b      	ldr	r3, [r3, #24]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d11f      	bne.n	800593e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	2b03      	cmp	r3, #3
 8005902:	d856      	bhi.n	80059b2 <DMA_CheckFifoParam+0xce>
 8005904:	a201      	add	r2, pc, #4	; (adr r2, 800590c <DMA_CheckFifoParam+0x28>)
 8005906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800590a:	bf00      	nop
 800590c:	0800591d 	.word	0x0800591d
 8005910:	0800592f 	.word	0x0800592f
 8005914:	0800591d 	.word	0x0800591d
 8005918:	080059b3 	.word	0x080059b3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005920:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005924:	2b00      	cmp	r3, #0
 8005926:	d046      	beq.n	80059b6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800592c:	e043      	b.n	80059b6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005932:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005936:	d140      	bne.n	80059ba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800593c:	e03d      	b.n	80059ba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	699b      	ldr	r3, [r3, #24]
 8005942:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005946:	d121      	bne.n	800598c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	2b03      	cmp	r3, #3
 800594c:	d837      	bhi.n	80059be <DMA_CheckFifoParam+0xda>
 800594e:	a201      	add	r2, pc, #4	; (adr r2, 8005954 <DMA_CheckFifoParam+0x70>)
 8005950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005954:	08005965 	.word	0x08005965
 8005958:	0800596b 	.word	0x0800596b
 800595c:	08005965 	.word	0x08005965
 8005960:	0800597d 	.word	0x0800597d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	73fb      	strb	r3, [r7, #15]
      break;
 8005968:	e030      	b.n	80059cc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800596e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d025      	beq.n	80059c2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800597a:	e022      	b.n	80059c2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005980:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005984:	d11f      	bne.n	80059c6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800598a:	e01c      	b.n	80059c6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	2b02      	cmp	r3, #2
 8005990:	d903      	bls.n	800599a <DMA_CheckFifoParam+0xb6>
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	2b03      	cmp	r3, #3
 8005996:	d003      	beq.n	80059a0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005998:	e018      	b.n	80059cc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	73fb      	strb	r3, [r7, #15]
      break;
 800599e:	e015      	b.n	80059cc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d00e      	beq.n	80059ca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	73fb      	strb	r3, [r7, #15]
      break;
 80059b0:	e00b      	b.n	80059ca <DMA_CheckFifoParam+0xe6>
      break;
 80059b2:	bf00      	nop
 80059b4:	e00a      	b.n	80059cc <DMA_CheckFifoParam+0xe8>
      break;
 80059b6:	bf00      	nop
 80059b8:	e008      	b.n	80059cc <DMA_CheckFifoParam+0xe8>
      break;
 80059ba:	bf00      	nop
 80059bc:	e006      	b.n	80059cc <DMA_CheckFifoParam+0xe8>
      break;
 80059be:	bf00      	nop
 80059c0:	e004      	b.n	80059cc <DMA_CheckFifoParam+0xe8>
      break;
 80059c2:	bf00      	nop
 80059c4:	e002      	b.n	80059cc <DMA_CheckFifoParam+0xe8>
      break;   
 80059c6:	bf00      	nop
 80059c8:	e000      	b.n	80059cc <DMA_CheckFifoParam+0xe8>
      break;
 80059ca:	bf00      	nop
    }
  } 
  
  return status; 
 80059cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3714      	adds	r7, #20
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop

080059dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80059dc:	b480      	push	{r7}
 80059de:	b089      	sub	sp, #36	; 0x24
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80059e6:	2300      	movs	r3, #0
 80059e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80059ea:	2300      	movs	r3, #0
 80059ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80059ee:	2300      	movs	r3, #0
 80059f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80059f2:	2300      	movs	r3, #0
 80059f4:	61fb      	str	r3, [r7, #28]
 80059f6:	e16b      	b.n	8005cd0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80059f8:	2201      	movs	r2, #1
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005a00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	697a      	ldr	r2, [r7, #20]
 8005a08:	4013      	ands	r3, r2
 8005a0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005a0c:	693a      	ldr	r2, [r7, #16]
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	429a      	cmp	r2, r3
 8005a12:	f040 815a 	bne.w	8005cca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	f003 0303 	and.w	r3, r3, #3
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d005      	beq.n	8005a2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005a2a:	2b02      	cmp	r3, #2
 8005a2c:	d130      	bne.n	8005a90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005a34:	69fb      	ldr	r3, [r7, #28]
 8005a36:	005b      	lsls	r3, r3, #1
 8005a38:	2203      	movs	r2, #3
 8005a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a3e:	43db      	mvns	r3, r3
 8005a40:	69ba      	ldr	r2, [r7, #24]
 8005a42:	4013      	ands	r3, r2
 8005a44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	68da      	ldr	r2, [r3, #12]
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	005b      	lsls	r3, r3, #1
 8005a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a52:	69ba      	ldr	r2, [r7, #24]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	69ba      	ldr	r2, [r7, #24]
 8005a5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005a64:	2201      	movs	r2, #1
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	fa02 f303 	lsl.w	r3, r2, r3
 8005a6c:	43db      	mvns	r3, r3
 8005a6e:	69ba      	ldr	r2, [r7, #24]
 8005a70:	4013      	ands	r3, r2
 8005a72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	091b      	lsrs	r3, r3, #4
 8005a7a:	f003 0201 	and.w	r2, r3, #1
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	fa02 f303 	lsl.w	r3, r2, r3
 8005a84:	69ba      	ldr	r2, [r7, #24]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f003 0303 	and.w	r3, r3, #3
 8005a98:	2b03      	cmp	r3, #3
 8005a9a:	d017      	beq.n	8005acc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005aa2:	69fb      	ldr	r3, [r7, #28]
 8005aa4:	005b      	lsls	r3, r3, #1
 8005aa6:	2203      	movs	r2, #3
 8005aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8005aac:	43db      	mvns	r3, r3
 8005aae:	69ba      	ldr	r2, [r7, #24]
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	689a      	ldr	r2, [r3, #8]
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	005b      	lsls	r3, r3, #1
 8005abc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac0:	69ba      	ldr	r2, [r7, #24]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	69ba      	ldr	r2, [r7, #24]
 8005aca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f003 0303 	and.w	r3, r3, #3
 8005ad4:	2b02      	cmp	r3, #2
 8005ad6:	d123      	bne.n	8005b20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005ad8:	69fb      	ldr	r3, [r7, #28]
 8005ada:	08da      	lsrs	r2, r3, #3
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	3208      	adds	r2, #8
 8005ae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ae4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005ae6:	69fb      	ldr	r3, [r7, #28]
 8005ae8:	f003 0307 	and.w	r3, r3, #7
 8005aec:	009b      	lsls	r3, r3, #2
 8005aee:	220f      	movs	r2, #15
 8005af0:	fa02 f303 	lsl.w	r3, r2, r3
 8005af4:	43db      	mvns	r3, r3
 8005af6:	69ba      	ldr	r2, [r7, #24]
 8005af8:	4013      	ands	r3, r2
 8005afa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	691a      	ldr	r2, [r3, #16]
 8005b00:	69fb      	ldr	r3, [r7, #28]
 8005b02:	f003 0307 	and.w	r3, r3, #7
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0c:	69ba      	ldr	r2, [r7, #24]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	08da      	lsrs	r2, r3, #3
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	3208      	adds	r2, #8
 8005b1a:	69b9      	ldr	r1, [r7, #24]
 8005b1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	005b      	lsls	r3, r3, #1
 8005b2a:	2203      	movs	r2, #3
 8005b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b30:	43db      	mvns	r3, r3
 8005b32:	69ba      	ldr	r2, [r7, #24]
 8005b34:	4013      	ands	r3, r2
 8005b36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	f003 0203 	and.w	r2, r3, #3
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	005b      	lsls	r3, r3, #1
 8005b44:	fa02 f303 	lsl.w	r3, r2, r3
 8005b48:	69ba      	ldr	r2, [r7, #24]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	69ba      	ldr	r2, [r7, #24]
 8005b52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	f000 80b4 	beq.w	8005cca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b62:	2300      	movs	r3, #0
 8005b64:	60fb      	str	r3, [r7, #12]
 8005b66:	4b60      	ldr	r3, [pc, #384]	; (8005ce8 <HAL_GPIO_Init+0x30c>)
 8005b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b6a:	4a5f      	ldr	r2, [pc, #380]	; (8005ce8 <HAL_GPIO_Init+0x30c>)
 8005b6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005b70:	6453      	str	r3, [r2, #68]	; 0x44
 8005b72:	4b5d      	ldr	r3, [pc, #372]	; (8005ce8 <HAL_GPIO_Init+0x30c>)
 8005b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b7a:	60fb      	str	r3, [r7, #12]
 8005b7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b7e:	4a5b      	ldr	r2, [pc, #364]	; (8005cec <HAL_GPIO_Init+0x310>)
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	089b      	lsrs	r3, r3, #2
 8005b84:	3302      	adds	r3, #2
 8005b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	f003 0303 	and.w	r3, r3, #3
 8005b92:	009b      	lsls	r3, r3, #2
 8005b94:	220f      	movs	r2, #15
 8005b96:	fa02 f303 	lsl.w	r3, r2, r3
 8005b9a:	43db      	mvns	r3, r3
 8005b9c:	69ba      	ldr	r2, [r7, #24]
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a52      	ldr	r2, [pc, #328]	; (8005cf0 <HAL_GPIO_Init+0x314>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d02b      	beq.n	8005c02 <HAL_GPIO_Init+0x226>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a51      	ldr	r2, [pc, #324]	; (8005cf4 <HAL_GPIO_Init+0x318>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d025      	beq.n	8005bfe <HAL_GPIO_Init+0x222>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a50      	ldr	r2, [pc, #320]	; (8005cf8 <HAL_GPIO_Init+0x31c>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d01f      	beq.n	8005bfa <HAL_GPIO_Init+0x21e>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a4f      	ldr	r2, [pc, #316]	; (8005cfc <HAL_GPIO_Init+0x320>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d019      	beq.n	8005bf6 <HAL_GPIO_Init+0x21a>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a4e      	ldr	r2, [pc, #312]	; (8005d00 <HAL_GPIO_Init+0x324>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d013      	beq.n	8005bf2 <HAL_GPIO_Init+0x216>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a4d      	ldr	r2, [pc, #308]	; (8005d04 <HAL_GPIO_Init+0x328>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d00d      	beq.n	8005bee <HAL_GPIO_Init+0x212>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a4c      	ldr	r2, [pc, #304]	; (8005d08 <HAL_GPIO_Init+0x32c>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d007      	beq.n	8005bea <HAL_GPIO_Init+0x20e>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a4b      	ldr	r2, [pc, #300]	; (8005d0c <HAL_GPIO_Init+0x330>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d101      	bne.n	8005be6 <HAL_GPIO_Init+0x20a>
 8005be2:	2307      	movs	r3, #7
 8005be4:	e00e      	b.n	8005c04 <HAL_GPIO_Init+0x228>
 8005be6:	2308      	movs	r3, #8
 8005be8:	e00c      	b.n	8005c04 <HAL_GPIO_Init+0x228>
 8005bea:	2306      	movs	r3, #6
 8005bec:	e00a      	b.n	8005c04 <HAL_GPIO_Init+0x228>
 8005bee:	2305      	movs	r3, #5
 8005bf0:	e008      	b.n	8005c04 <HAL_GPIO_Init+0x228>
 8005bf2:	2304      	movs	r3, #4
 8005bf4:	e006      	b.n	8005c04 <HAL_GPIO_Init+0x228>
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e004      	b.n	8005c04 <HAL_GPIO_Init+0x228>
 8005bfa:	2302      	movs	r3, #2
 8005bfc:	e002      	b.n	8005c04 <HAL_GPIO_Init+0x228>
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e000      	b.n	8005c04 <HAL_GPIO_Init+0x228>
 8005c02:	2300      	movs	r3, #0
 8005c04:	69fa      	ldr	r2, [r7, #28]
 8005c06:	f002 0203 	and.w	r2, r2, #3
 8005c0a:	0092      	lsls	r2, r2, #2
 8005c0c:	4093      	lsls	r3, r2
 8005c0e:	69ba      	ldr	r2, [r7, #24]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005c14:	4935      	ldr	r1, [pc, #212]	; (8005cec <HAL_GPIO_Init+0x310>)
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	089b      	lsrs	r3, r3, #2
 8005c1a:	3302      	adds	r3, #2
 8005c1c:	69ba      	ldr	r2, [r7, #24]
 8005c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005c22:	4b3b      	ldr	r3, [pc, #236]	; (8005d10 <HAL_GPIO_Init+0x334>)
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	43db      	mvns	r3, r3
 8005c2c:	69ba      	ldr	r2, [r7, #24]
 8005c2e:	4013      	ands	r3, r2
 8005c30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d003      	beq.n	8005c46 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005c3e:	69ba      	ldr	r2, [r7, #24]
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005c46:	4a32      	ldr	r2, [pc, #200]	; (8005d10 <HAL_GPIO_Init+0x334>)
 8005c48:	69bb      	ldr	r3, [r7, #24]
 8005c4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005c4c:	4b30      	ldr	r3, [pc, #192]	; (8005d10 <HAL_GPIO_Init+0x334>)
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	43db      	mvns	r3, r3
 8005c56:	69ba      	ldr	r2, [r7, #24]
 8005c58:	4013      	ands	r3, r2
 8005c5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d003      	beq.n	8005c70 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005c68:	69ba      	ldr	r2, [r7, #24]
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005c70:	4a27      	ldr	r2, [pc, #156]	; (8005d10 <HAL_GPIO_Init+0x334>)
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005c76:	4b26      	ldr	r3, [pc, #152]	; (8005d10 <HAL_GPIO_Init+0x334>)
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	43db      	mvns	r3, r3
 8005c80:	69ba      	ldr	r2, [r7, #24]
 8005c82:	4013      	ands	r3, r2
 8005c84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d003      	beq.n	8005c9a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005c92:	69ba      	ldr	r2, [r7, #24]
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005c9a:	4a1d      	ldr	r2, [pc, #116]	; (8005d10 <HAL_GPIO_Init+0x334>)
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005ca0:	4b1b      	ldr	r3, [pc, #108]	; (8005d10 <HAL_GPIO_Init+0x334>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	43db      	mvns	r3, r3
 8005caa:	69ba      	ldr	r2, [r7, #24]
 8005cac:	4013      	ands	r3, r2
 8005cae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d003      	beq.n	8005cc4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005cbc:	69ba      	ldr	r2, [r7, #24]
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005cc4:	4a12      	ldr	r2, [pc, #72]	; (8005d10 <HAL_GPIO_Init+0x334>)
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	3301      	adds	r3, #1
 8005cce:	61fb      	str	r3, [r7, #28]
 8005cd0:	69fb      	ldr	r3, [r7, #28]
 8005cd2:	2b0f      	cmp	r3, #15
 8005cd4:	f67f ae90 	bls.w	80059f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005cd8:	bf00      	nop
 8005cda:	bf00      	nop
 8005cdc:	3724      	adds	r7, #36	; 0x24
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
 8005ce6:	bf00      	nop
 8005ce8:	40023800 	.word	0x40023800
 8005cec:	40013800 	.word	0x40013800
 8005cf0:	40020000 	.word	0x40020000
 8005cf4:	40020400 	.word	0x40020400
 8005cf8:	40020800 	.word	0x40020800
 8005cfc:	40020c00 	.word	0x40020c00
 8005d00:	40021000 	.word	0x40021000
 8005d04:	40021400 	.word	0x40021400
 8005d08:	40021800 	.word	0x40021800
 8005d0c:	40021c00 	.word	0x40021c00
 8005d10:	40013c00 	.word	0x40013c00

08005d14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
 8005d1c:	460b      	mov	r3, r1
 8005d1e:	807b      	strh	r3, [r7, #2]
 8005d20:	4613      	mov	r3, r2
 8005d22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005d24:	787b      	ldrb	r3, [r7, #1]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d003      	beq.n	8005d32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005d2a:	887a      	ldrh	r2, [r7, #2]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005d30:	e003      	b.n	8005d3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005d32:	887b      	ldrh	r3, [r7, #2]
 8005d34:	041a      	lsls	r2, r3, #16
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	619a      	str	r2, [r3, #24]
}
 8005d3a:	bf00      	nop
 8005d3c:	370c      	adds	r7, #12
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr
	...

08005d48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b086      	sub	sp, #24
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d101      	bne.n	8005d5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e267      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 0301 	and.w	r3, r3, #1
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d075      	beq.n	8005e52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d66:	4b88      	ldr	r3, [pc, #544]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	f003 030c 	and.w	r3, r3, #12
 8005d6e:	2b04      	cmp	r3, #4
 8005d70:	d00c      	beq.n	8005d8c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d72:	4b85      	ldr	r3, [pc, #532]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d7a:	2b08      	cmp	r3, #8
 8005d7c:	d112      	bne.n	8005da4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d7e:	4b82      	ldr	r3, [pc, #520]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d8a:	d10b      	bne.n	8005da4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d8c:	4b7e      	ldr	r3, [pc, #504]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d05b      	beq.n	8005e50 <HAL_RCC_OscConfig+0x108>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d157      	bne.n	8005e50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	e242      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005dac:	d106      	bne.n	8005dbc <HAL_RCC_OscConfig+0x74>
 8005dae:	4b76      	ldr	r3, [pc, #472]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a75      	ldr	r2, [pc, #468]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005db4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005db8:	6013      	str	r3, [r2, #0]
 8005dba:	e01d      	b.n	8005df8 <HAL_RCC_OscConfig+0xb0>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005dc4:	d10c      	bne.n	8005de0 <HAL_RCC_OscConfig+0x98>
 8005dc6:	4b70      	ldr	r3, [pc, #448]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a6f      	ldr	r2, [pc, #444]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005dcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005dd0:	6013      	str	r3, [r2, #0]
 8005dd2:	4b6d      	ldr	r3, [pc, #436]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a6c      	ldr	r2, [pc, #432]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005dd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ddc:	6013      	str	r3, [r2, #0]
 8005dde:	e00b      	b.n	8005df8 <HAL_RCC_OscConfig+0xb0>
 8005de0:	4b69      	ldr	r3, [pc, #420]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a68      	ldr	r2, [pc, #416]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005de6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dea:	6013      	str	r3, [r2, #0]
 8005dec:	4b66      	ldr	r3, [pc, #408]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a65      	ldr	r2, [pc, #404]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005df2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005df6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d013      	beq.n	8005e28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e00:	f7ff f948 	bl	8005094 <HAL_GetTick>
 8005e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e06:	e008      	b.n	8005e1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e08:	f7ff f944 	bl	8005094 <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	2b64      	cmp	r3, #100	; 0x64
 8005e14:	d901      	bls.n	8005e1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e207      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e1a:	4b5b      	ldr	r3, [pc, #364]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d0f0      	beq.n	8005e08 <HAL_RCC_OscConfig+0xc0>
 8005e26:	e014      	b.n	8005e52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e28:	f7ff f934 	bl	8005094 <HAL_GetTick>
 8005e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e2e:	e008      	b.n	8005e42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e30:	f7ff f930 	bl	8005094 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b64      	cmp	r3, #100	; 0x64
 8005e3c:	d901      	bls.n	8005e42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e1f3      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e42:	4b51      	ldr	r3, [pc, #324]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d1f0      	bne.n	8005e30 <HAL_RCC_OscConfig+0xe8>
 8005e4e:	e000      	b.n	8005e52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 0302 	and.w	r3, r3, #2
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d063      	beq.n	8005f26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e5e:	4b4a      	ldr	r3, [pc, #296]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	f003 030c 	and.w	r3, r3, #12
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00b      	beq.n	8005e82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e6a:	4b47      	ldr	r3, [pc, #284]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e72:	2b08      	cmp	r3, #8
 8005e74:	d11c      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e76:	4b44      	ldr	r3, [pc, #272]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d116      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e82:	4b41      	ldr	r3, [pc, #260]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0302 	and.w	r3, r3, #2
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d005      	beq.n	8005e9a <HAL_RCC_OscConfig+0x152>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d001      	beq.n	8005e9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e1c7      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e9a:	4b3b      	ldr	r3, [pc, #236]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	691b      	ldr	r3, [r3, #16]
 8005ea6:	00db      	lsls	r3, r3, #3
 8005ea8:	4937      	ldr	r1, [pc, #220]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005eae:	e03a      	b.n	8005f26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d020      	beq.n	8005efa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005eb8:	4b34      	ldr	r3, [pc, #208]	; (8005f8c <HAL_RCC_OscConfig+0x244>)
 8005eba:	2201      	movs	r2, #1
 8005ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ebe:	f7ff f8e9 	bl	8005094 <HAL_GetTick>
 8005ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ec4:	e008      	b.n	8005ed8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ec6:	f7ff f8e5 	bl	8005094 <HAL_GetTick>
 8005eca:	4602      	mov	r2, r0
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	1ad3      	subs	r3, r2, r3
 8005ed0:	2b02      	cmp	r3, #2
 8005ed2:	d901      	bls.n	8005ed8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ed4:	2303      	movs	r3, #3
 8005ed6:	e1a8      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ed8:	4b2b      	ldr	r3, [pc, #172]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0302 	and.w	r3, r3, #2
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d0f0      	beq.n	8005ec6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ee4:	4b28      	ldr	r3, [pc, #160]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	00db      	lsls	r3, r3, #3
 8005ef2:	4925      	ldr	r1, [pc, #148]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	600b      	str	r3, [r1, #0]
 8005ef8:	e015      	b.n	8005f26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005efa:	4b24      	ldr	r3, [pc, #144]	; (8005f8c <HAL_RCC_OscConfig+0x244>)
 8005efc:	2200      	movs	r2, #0
 8005efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f00:	f7ff f8c8 	bl	8005094 <HAL_GetTick>
 8005f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f06:	e008      	b.n	8005f1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f08:	f7ff f8c4 	bl	8005094 <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d901      	bls.n	8005f1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e187      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f1a:	4b1b      	ldr	r3, [pc, #108]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0302 	and.w	r3, r3, #2
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d1f0      	bne.n	8005f08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 0308 	and.w	r3, r3, #8
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d036      	beq.n	8005fa0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	695b      	ldr	r3, [r3, #20]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d016      	beq.n	8005f68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f3a:	4b15      	ldr	r3, [pc, #84]	; (8005f90 <HAL_RCC_OscConfig+0x248>)
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f40:	f7ff f8a8 	bl	8005094 <HAL_GetTick>
 8005f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f46:	e008      	b.n	8005f5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f48:	f7ff f8a4 	bl	8005094 <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	2b02      	cmp	r3, #2
 8005f54:	d901      	bls.n	8005f5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e167      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f5a:	4b0b      	ldr	r3, [pc, #44]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005f5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f5e:	f003 0302 	and.w	r3, r3, #2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d0f0      	beq.n	8005f48 <HAL_RCC_OscConfig+0x200>
 8005f66:	e01b      	b.n	8005fa0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f68:	4b09      	ldr	r3, [pc, #36]	; (8005f90 <HAL_RCC_OscConfig+0x248>)
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f6e:	f7ff f891 	bl	8005094 <HAL_GetTick>
 8005f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f74:	e00e      	b.n	8005f94 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f76:	f7ff f88d 	bl	8005094 <HAL_GetTick>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	d907      	bls.n	8005f94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e150      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
 8005f88:	40023800 	.word	0x40023800
 8005f8c:	42470000 	.word	0x42470000
 8005f90:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f94:	4b88      	ldr	r3, [pc, #544]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8005f96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f98:	f003 0302 	and.w	r3, r3, #2
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d1ea      	bne.n	8005f76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0304 	and.w	r3, r3, #4
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	f000 8097 	beq.w	80060dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fb2:	4b81      	ldr	r3, [pc, #516]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8005fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d10f      	bne.n	8005fde <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	60bb      	str	r3, [r7, #8]
 8005fc2:	4b7d      	ldr	r3, [pc, #500]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8005fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc6:	4a7c      	ldr	r2, [pc, #496]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8005fc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fcc:	6413      	str	r3, [r2, #64]	; 0x40
 8005fce:	4b7a      	ldr	r3, [pc, #488]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8005fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fd6:	60bb      	str	r3, [r7, #8]
 8005fd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fde:	4b77      	ldr	r3, [pc, #476]	; (80061bc <HAL_RCC_OscConfig+0x474>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d118      	bne.n	800601c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fea:	4b74      	ldr	r3, [pc, #464]	; (80061bc <HAL_RCC_OscConfig+0x474>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a73      	ldr	r2, [pc, #460]	; (80061bc <HAL_RCC_OscConfig+0x474>)
 8005ff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ff4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ff6:	f7ff f84d 	bl	8005094 <HAL_GetTick>
 8005ffa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ffc:	e008      	b.n	8006010 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ffe:	f7ff f849 	bl	8005094 <HAL_GetTick>
 8006002:	4602      	mov	r2, r0
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	2b02      	cmp	r3, #2
 800600a:	d901      	bls.n	8006010 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800600c:	2303      	movs	r3, #3
 800600e:	e10c      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006010:	4b6a      	ldr	r3, [pc, #424]	; (80061bc <HAL_RCC_OscConfig+0x474>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006018:	2b00      	cmp	r3, #0
 800601a:	d0f0      	beq.n	8005ffe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	2b01      	cmp	r3, #1
 8006022:	d106      	bne.n	8006032 <HAL_RCC_OscConfig+0x2ea>
 8006024:	4b64      	ldr	r3, [pc, #400]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006026:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006028:	4a63      	ldr	r2, [pc, #396]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 800602a:	f043 0301 	orr.w	r3, r3, #1
 800602e:	6713      	str	r3, [r2, #112]	; 0x70
 8006030:	e01c      	b.n	800606c <HAL_RCC_OscConfig+0x324>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	2b05      	cmp	r3, #5
 8006038:	d10c      	bne.n	8006054 <HAL_RCC_OscConfig+0x30c>
 800603a:	4b5f      	ldr	r3, [pc, #380]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 800603c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800603e:	4a5e      	ldr	r2, [pc, #376]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006040:	f043 0304 	orr.w	r3, r3, #4
 8006044:	6713      	str	r3, [r2, #112]	; 0x70
 8006046:	4b5c      	ldr	r3, [pc, #368]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800604a:	4a5b      	ldr	r2, [pc, #364]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 800604c:	f043 0301 	orr.w	r3, r3, #1
 8006050:	6713      	str	r3, [r2, #112]	; 0x70
 8006052:	e00b      	b.n	800606c <HAL_RCC_OscConfig+0x324>
 8006054:	4b58      	ldr	r3, [pc, #352]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006058:	4a57      	ldr	r2, [pc, #348]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 800605a:	f023 0301 	bic.w	r3, r3, #1
 800605e:	6713      	str	r3, [r2, #112]	; 0x70
 8006060:	4b55      	ldr	r3, [pc, #340]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006064:	4a54      	ldr	r2, [pc, #336]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006066:	f023 0304 	bic.w	r3, r3, #4
 800606a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d015      	beq.n	80060a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006074:	f7ff f80e 	bl	8005094 <HAL_GetTick>
 8006078:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800607a:	e00a      	b.n	8006092 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800607c:	f7ff f80a 	bl	8005094 <HAL_GetTick>
 8006080:	4602      	mov	r2, r0
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	f241 3288 	movw	r2, #5000	; 0x1388
 800608a:	4293      	cmp	r3, r2
 800608c:	d901      	bls.n	8006092 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800608e:	2303      	movs	r3, #3
 8006090:	e0cb      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006092:	4b49      	ldr	r3, [pc, #292]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006096:	f003 0302 	and.w	r3, r3, #2
 800609a:	2b00      	cmp	r3, #0
 800609c:	d0ee      	beq.n	800607c <HAL_RCC_OscConfig+0x334>
 800609e:	e014      	b.n	80060ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060a0:	f7fe fff8 	bl	8005094 <HAL_GetTick>
 80060a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060a6:	e00a      	b.n	80060be <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060a8:	f7fe fff4 	bl	8005094 <HAL_GetTick>
 80060ac:	4602      	mov	r2, r0
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d901      	bls.n	80060be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e0b5      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060be:	4b3e      	ldr	r3, [pc, #248]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 80060c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060c2:	f003 0302 	and.w	r3, r3, #2
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d1ee      	bne.n	80060a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060ca:	7dfb      	ldrb	r3, [r7, #23]
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d105      	bne.n	80060dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060d0:	4b39      	ldr	r3, [pc, #228]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 80060d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d4:	4a38      	ldr	r2, [pc, #224]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 80060d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060da:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	699b      	ldr	r3, [r3, #24]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	f000 80a1 	beq.w	8006228 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80060e6:	4b34      	ldr	r3, [pc, #208]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	f003 030c 	and.w	r3, r3, #12
 80060ee:	2b08      	cmp	r3, #8
 80060f0:	d05c      	beq.n	80061ac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	699b      	ldr	r3, [r3, #24]
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d141      	bne.n	800617e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060fa:	4b31      	ldr	r3, [pc, #196]	; (80061c0 <HAL_RCC_OscConfig+0x478>)
 80060fc:	2200      	movs	r2, #0
 80060fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006100:	f7fe ffc8 	bl	8005094 <HAL_GetTick>
 8006104:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006106:	e008      	b.n	800611a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006108:	f7fe ffc4 	bl	8005094 <HAL_GetTick>
 800610c:	4602      	mov	r2, r0
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	1ad3      	subs	r3, r2, r3
 8006112:	2b02      	cmp	r3, #2
 8006114:	d901      	bls.n	800611a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006116:	2303      	movs	r3, #3
 8006118:	e087      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800611a:	4b27      	ldr	r3, [pc, #156]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1f0      	bne.n	8006108 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	69da      	ldr	r2, [r3, #28]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	431a      	orrs	r2, r3
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006134:	019b      	lsls	r3, r3, #6
 8006136:	431a      	orrs	r2, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800613c:	085b      	lsrs	r3, r3, #1
 800613e:	3b01      	subs	r3, #1
 8006140:	041b      	lsls	r3, r3, #16
 8006142:	431a      	orrs	r2, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006148:	061b      	lsls	r3, r3, #24
 800614a:	491b      	ldr	r1, [pc, #108]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 800614c:	4313      	orrs	r3, r2
 800614e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006150:	4b1b      	ldr	r3, [pc, #108]	; (80061c0 <HAL_RCC_OscConfig+0x478>)
 8006152:	2201      	movs	r2, #1
 8006154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006156:	f7fe ff9d 	bl	8005094 <HAL_GetTick>
 800615a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800615c:	e008      	b.n	8006170 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800615e:	f7fe ff99 	bl	8005094 <HAL_GetTick>
 8006162:	4602      	mov	r2, r0
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	2b02      	cmp	r3, #2
 800616a:	d901      	bls.n	8006170 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e05c      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006170:	4b11      	ldr	r3, [pc, #68]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006178:	2b00      	cmp	r3, #0
 800617a:	d0f0      	beq.n	800615e <HAL_RCC_OscConfig+0x416>
 800617c:	e054      	b.n	8006228 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800617e:	4b10      	ldr	r3, [pc, #64]	; (80061c0 <HAL_RCC_OscConfig+0x478>)
 8006180:	2200      	movs	r2, #0
 8006182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006184:	f7fe ff86 	bl	8005094 <HAL_GetTick>
 8006188:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800618a:	e008      	b.n	800619e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800618c:	f7fe ff82 	bl	8005094 <HAL_GetTick>
 8006190:	4602      	mov	r2, r0
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	1ad3      	subs	r3, r2, r3
 8006196:	2b02      	cmp	r3, #2
 8006198:	d901      	bls.n	800619e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800619a:	2303      	movs	r3, #3
 800619c:	e045      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800619e:	4b06      	ldr	r3, [pc, #24]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d1f0      	bne.n	800618c <HAL_RCC_OscConfig+0x444>
 80061aa:	e03d      	b.n	8006228 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	699b      	ldr	r3, [r3, #24]
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	d107      	bne.n	80061c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e038      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
 80061b8:	40023800 	.word	0x40023800
 80061bc:	40007000 	.word	0x40007000
 80061c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80061c4:	4b1b      	ldr	r3, [pc, #108]	; (8006234 <HAL_RCC_OscConfig+0x4ec>)
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	699b      	ldr	r3, [r3, #24]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d028      	beq.n	8006224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061dc:	429a      	cmp	r2, r3
 80061de:	d121      	bne.n	8006224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d11a      	bne.n	8006224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061ee:	68fa      	ldr	r2, [r7, #12]
 80061f0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80061f4:	4013      	ands	r3, r2
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80061fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d111      	bne.n	8006224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800620a:	085b      	lsrs	r3, r3, #1
 800620c:	3b01      	subs	r3, #1
 800620e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006210:	429a      	cmp	r2, r3
 8006212:	d107      	bne.n	8006224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800621e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006220:	429a      	cmp	r2, r3
 8006222:	d001      	beq.n	8006228 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	e000      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3718      	adds	r7, #24
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
 8006232:	bf00      	nop
 8006234:	40023800 	.word	0x40023800

08006238 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d101      	bne.n	800624c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	e0cc      	b.n	80063e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800624c:	4b68      	ldr	r3, [pc, #416]	; (80063f0 <HAL_RCC_ClockConfig+0x1b8>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 0307 	and.w	r3, r3, #7
 8006254:	683a      	ldr	r2, [r7, #0]
 8006256:	429a      	cmp	r2, r3
 8006258:	d90c      	bls.n	8006274 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800625a:	4b65      	ldr	r3, [pc, #404]	; (80063f0 <HAL_RCC_ClockConfig+0x1b8>)
 800625c:	683a      	ldr	r2, [r7, #0]
 800625e:	b2d2      	uxtb	r2, r2
 8006260:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006262:	4b63      	ldr	r3, [pc, #396]	; (80063f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f003 0307 	and.w	r3, r3, #7
 800626a:	683a      	ldr	r2, [r7, #0]
 800626c:	429a      	cmp	r2, r3
 800626e:	d001      	beq.n	8006274 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e0b8      	b.n	80063e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f003 0302 	and.w	r3, r3, #2
 800627c:	2b00      	cmp	r3, #0
 800627e:	d020      	beq.n	80062c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 0304 	and.w	r3, r3, #4
 8006288:	2b00      	cmp	r3, #0
 800628a:	d005      	beq.n	8006298 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800628c:	4b59      	ldr	r3, [pc, #356]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	4a58      	ldr	r2, [pc, #352]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006292:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006296:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 0308 	and.w	r3, r3, #8
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d005      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80062a4:	4b53      	ldr	r3, [pc, #332]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	4a52      	ldr	r2, [pc, #328]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80062aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80062ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062b0:	4b50      	ldr	r3, [pc, #320]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	494d      	ldr	r1, [pc, #308]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80062be:	4313      	orrs	r3, r2
 80062c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0301 	and.w	r3, r3, #1
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d044      	beq.n	8006358 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d107      	bne.n	80062e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062d6:	4b47      	ldr	r3, [pc, #284]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d119      	bne.n	8006316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e07f      	b.n	80063e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d003      	beq.n	80062f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062f2:	2b03      	cmp	r3, #3
 80062f4:	d107      	bne.n	8006306 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062f6:	4b3f      	ldr	r3, [pc, #252]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d109      	bne.n	8006316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e06f      	b.n	80063e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006306:	4b3b      	ldr	r3, [pc, #236]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 0302 	and.w	r3, r3, #2
 800630e:	2b00      	cmp	r3, #0
 8006310:	d101      	bne.n	8006316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e067      	b.n	80063e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006316:	4b37      	ldr	r3, [pc, #220]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	f023 0203 	bic.w	r2, r3, #3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	4934      	ldr	r1, [pc, #208]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006324:	4313      	orrs	r3, r2
 8006326:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006328:	f7fe feb4 	bl	8005094 <HAL_GetTick>
 800632c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800632e:	e00a      	b.n	8006346 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006330:	f7fe feb0 	bl	8005094 <HAL_GetTick>
 8006334:	4602      	mov	r2, r0
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	f241 3288 	movw	r2, #5000	; 0x1388
 800633e:	4293      	cmp	r3, r2
 8006340:	d901      	bls.n	8006346 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006342:	2303      	movs	r3, #3
 8006344:	e04f      	b.n	80063e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006346:	4b2b      	ldr	r3, [pc, #172]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	f003 020c 	and.w	r2, r3, #12
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	009b      	lsls	r3, r3, #2
 8006354:	429a      	cmp	r2, r3
 8006356:	d1eb      	bne.n	8006330 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006358:	4b25      	ldr	r3, [pc, #148]	; (80063f0 <HAL_RCC_ClockConfig+0x1b8>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f003 0307 	and.w	r3, r3, #7
 8006360:	683a      	ldr	r2, [r7, #0]
 8006362:	429a      	cmp	r2, r3
 8006364:	d20c      	bcs.n	8006380 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006366:	4b22      	ldr	r3, [pc, #136]	; (80063f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006368:	683a      	ldr	r2, [r7, #0]
 800636a:	b2d2      	uxtb	r2, r2
 800636c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800636e:	4b20      	ldr	r3, [pc, #128]	; (80063f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 0307 	and.w	r3, r3, #7
 8006376:	683a      	ldr	r2, [r7, #0]
 8006378:	429a      	cmp	r2, r3
 800637a:	d001      	beq.n	8006380 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e032      	b.n	80063e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0304 	and.w	r3, r3, #4
 8006388:	2b00      	cmp	r3, #0
 800638a:	d008      	beq.n	800639e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800638c:	4b19      	ldr	r3, [pc, #100]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	4916      	ldr	r1, [pc, #88]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 800639a:	4313      	orrs	r3, r2
 800639c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 0308 	and.w	r3, r3, #8
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d009      	beq.n	80063be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063aa:	4b12      	ldr	r3, [pc, #72]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	691b      	ldr	r3, [r3, #16]
 80063b6:	00db      	lsls	r3, r3, #3
 80063b8:	490e      	ldr	r1, [pc, #56]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80063ba:	4313      	orrs	r3, r2
 80063bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80063be:	f000 f821 	bl	8006404 <HAL_RCC_GetSysClockFreq>
 80063c2:	4602      	mov	r2, r0
 80063c4:	4b0b      	ldr	r3, [pc, #44]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	091b      	lsrs	r3, r3, #4
 80063ca:	f003 030f 	and.w	r3, r3, #15
 80063ce:	490a      	ldr	r1, [pc, #40]	; (80063f8 <HAL_RCC_ClockConfig+0x1c0>)
 80063d0:	5ccb      	ldrb	r3, [r1, r3]
 80063d2:	fa22 f303 	lsr.w	r3, r2, r3
 80063d6:	4a09      	ldr	r2, [pc, #36]	; (80063fc <HAL_RCC_ClockConfig+0x1c4>)
 80063d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80063da:	4b09      	ldr	r3, [pc, #36]	; (8006400 <HAL_RCC_ClockConfig+0x1c8>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4618      	mov	r0, r3
 80063e0:	f7fd fc94 	bl	8003d0c <HAL_InitTick>

  return HAL_OK;
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop
 80063f0:	40023c00 	.word	0x40023c00
 80063f4:	40023800 	.word	0x40023800
 80063f8:	0800d03c 	.word	0x0800d03c
 80063fc:	20000158 	.word	0x20000158
 8006400:	20000160 	.word	0x20000160

08006404 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006404:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006408:	b094      	sub	sp, #80	; 0x50
 800640a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800640c:	2300      	movs	r3, #0
 800640e:	647b      	str	r3, [r7, #68]	; 0x44
 8006410:	2300      	movs	r3, #0
 8006412:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006414:	2300      	movs	r3, #0
 8006416:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006418:	2300      	movs	r3, #0
 800641a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800641c:	4b79      	ldr	r3, [pc, #484]	; (8006604 <HAL_RCC_GetSysClockFreq+0x200>)
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	f003 030c 	and.w	r3, r3, #12
 8006424:	2b08      	cmp	r3, #8
 8006426:	d00d      	beq.n	8006444 <HAL_RCC_GetSysClockFreq+0x40>
 8006428:	2b08      	cmp	r3, #8
 800642a:	f200 80e1 	bhi.w	80065f0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800642e:	2b00      	cmp	r3, #0
 8006430:	d002      	beq.n	8006438 <HAL_RCC_GetSysClockFreq+0x34>
 8006432:	2b04      	cmp	r3, #4
 8006434:	d003      	beq.n	800643e <HAL_RCC_GetSysClockFreq+0x3a>
 8006436:	e0db      	b.n	80065f0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006438:	4b73      	ldr	r3, [pc, #460]	; (8006608 <HAL_RCC_GetSysClockFreq+0x204>)
 800643a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800643c:	e0db      	b.n	80065f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800643e:	4b73      	ldr	r3, [pc, #460]	; (800660c <HAL_RCC_GetSysClockFreq+0x208>)
 8006440:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006442:	e0d8      	b.n	80065f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006444:	4b6f      	ldr	r3, [pc, #444]	; (8006604 <HAL_RCC_GetSysClockFreq+0x200>)
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800644c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800644e:	4b6d      	ldr	r3, [pc, #436]	; (8006604 <HAL_RCC_GetSysClockFreq+0x200>)
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006456:	2b00      	cmp	r3, #0
 8006458:	d063      	beq.n	8006522 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800645a:	4b6a      	ldr	r3, [pc, #424]	; (8006604 <HAL_RCC_GetSysClockFreq+0x200>)
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	099b      	lsrs	r3, r3, #6
 8006460:	2200      	movs	r2, #0
 8006462:	63bb      	str	r3, [r7, #56]	; 0x38
 8006464:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006468:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800646c:	633b      	str	r3, [r7, #48]	; 0x30
 800646e:	2300      	movs	r3, #0
 8006470:	637b      	str	r3, [r7, #52]	; 0x34
 8006472:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006476:	4622      	mov	r2, r4
 8006478:	462b      	mov	r3, r5
 800647a:	f04f 0000 	mov.w	r0, #0
 800647e:	f04f 0100 	mov.w	r1, #0
 8006482:	0159      	lsls	r1, r3, #5
 8006484:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006488:	0150      	lsls	r0, r2, #5
 800648a:	4602      	mov	r2, r0
 800648c:	460b      	mov	r3, r1
 800648e:	4621      	mov	r1, r4
 8006490:	1a51      	subs	r1, r2, r1
 8006492:	6139      	str	r1, [r7, #16]
 8006494:	4629      	mov	r1, r5
 8006496:	eb63 0301 	sbc.w	r3, r3, r1
 800649a:	617b      	str	r3, [r7, #20]
 800649c:	f04f 0200 	mov.w	r2, #0
 80064a0:	f04f 0300 	mov.w	r3, #0
 80064a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064a8:	4659      	mov	r1, fp
 80064aa:	018b      	lsls	r3, r1, #6
 80064ac:	4651      	mov	r1, sl
 80064ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80064b2:	4651      	mov	r1, sl
 80064b4:	018a      	lsls	r2, r1, #6
 80064b6:	4651      	mov	r1, sl
 80064b8:	ebb2 0801 	subs.w	r8, r2, r1
 80064bc:	4659      	mov	r1, fp
 80064be:	eb63 0901 	sbc.w	r9, r3, r1
 80064c2:	f04f 0200 	mov.w	r2, #0
 80064c6:	f04f 0300 	mov.w	r3, #0
 80064ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80064ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80064d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80064d6:	4690      	mov	r8, r2
 80064d8:	4699      	mov	r9, r3
 80064da:	4623      	mov	r3, r4
 80064dc:	eb18 0303 	adds.w	r3, r8, r3
 80064e0:	60bb      	str	r3, [r7, #8]
 80064e2:	462b      	mov	r3, r5
 80064e4:	eb49 0303 	adc.w	r3, r9, r3
 80064e8:	60fb      	str	r3, [r7, #12]
 80064ea:	f04f 0200 	mov.w	r2, #0
 80064ee:	f04f 0300 	mov.w	r3, #0
 80064f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80064f6:	4629      	mov	r1, r5
 80064f8:	024b      	lsls	r3, r1, #9
 80064fa:	4621      	mov	r1, r4
 80064fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006500:	4621      	mov	r1, r4
 8006502:	024a      	lsls	r2, r1, #9
 8006504:	4610      	mov	r0, r2
 8006506:	4619      	mov	r1, r3
 8006508:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800650a:	2200      	movs	r2, #0
 800650c:	62bb      	str	r3, [r7, #40]	; 0x28
 800650e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006510:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006514:	f7fa f9b2 	bl	800087c <__aeabi_uldivmod>
 8006518:	4602      	mov	r2, r0
 800651a:	460b      	mov	r3, r1
 800651c:	4613      	mov	r3, r2
 800651e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006520:	e058      	b.n	80065d4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006522:	4b38      	ldr	r3, [pc, #224]	; (8006604 <HAL_RCC_GetSysClockFreq+0x200>)
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	099b      	lsrs	r3, r3, #6
 8006528:	2200      	movs	r2, #0
 800652a:	4618      	mov	r0, r3
 800652c:	4611      	mov	r1, r2
 800652e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006532:	623b      	str	r3, [r7, #32]
 8006534:	2300      	movs	r3, #0
 8006536:	627b      	str	r3, [r7, #36]	; 0x24
 8006538:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800653c:	4642      	mov	r2, r8
 800653e:	464b      	mov	r3, r9
 8006540:	f04f 0000 	mov.w	r0, #0
 8006544:	f04f 0100 	mov.w	r1, #0
 8006548:	0159      	lsls	r1, r3, #5
 800654a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800654e:	0150      	lsls	r0, r2, #5
 8006550:	4602      	mov	r2, r0
 8006552:	460b      	mov	r3, r1
 8006554:	4641      	mov	r1, r8
 8006556:	ebb2 0a01 	subs.w	sl, r2, r1
 800655a:	4649      	mov	r1, r9
 800655c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006560:	f04f 0200 	mov.w	r2, #0
 8006564:	f04f 0300 	mov.w	r3, #0
 8006568:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800656c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006570:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006574:	ebb2 040a 	subs.w	r4, r2, sl
 8006578:	eb63 050b 	sbc.w	r5, r3, fp
 800657c:	f04f 0200 	mov.w	r2, #0
 8006580:	f04f 0300 	mov.w	r3, #0
 8006584:	00eb      	lsls	r3, r5, #3
 8006586:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800658a:	00e2      	lsls	r2, r4, #3
 800658c:	4614      	mov	r4, r2
 800658e:	461d      	mov	r5, r3
 8006590:	4643      	mov	r3, r8
 8006592:	18e3      	adds	r3, r4, r3
 8006594:	603b      	str	r3, [r7, #0]
 8006596:	464b      	mov	r3, r9
 8006598:	eb45 0303 	adc.w	r3, r5, r3
 800659c:	607b      	str	r3, [r7, #4]
 800659e:	f04f 0200 	mov.w	r2, #0
 80065a2:	f04f 0300 	mov.w	r3, #0
 80065a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80065aa:	4629      	mov	r1, r5
 80065ac:	028b      	lsls	r3, r1, #10
 80065ae:	4621      	mov	r1, r4
 80065b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80065b4:	4621      	mov	r1, r4
 80065b6:	028a      	lsls	r2, r1, #10
 80065b8:	4610      	mov	r0, r2
 80065ba:	4619      	mov	r1, r3
 80065bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80065be:	2200      	movs	r2, #0
 80065c0:	61bb      	str	r3, [r7, #24]
 80065c2:	61fa      	str	r2, [r7, #28]
 80065c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065c8:	f7fa f958 	bl	800087c <__aeabi_uldivmod>
 80065cc:	4602      	mov	r2, r0
 80065ce:	460b      	mov	r3, r1
 80065d0:	4613      	mov	r3, r2
 80065d2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80065d4:	4b0b      	ldr	r3, [pc, #44]	; (8006604 <HAL_RCC_GetSysClockFreq+0x200>)
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	0c1b      	lsrs	r3, r3, #16
 80065da:	f003 0303 	and.w	r3, r3, #3
 80065de:	3301      	adds	r3, #1
 80065e0:	005b      	lsls	r3, r3, #1
 80065e2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80065e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80065e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80065ee:	e002      	b.n	80065f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80065f0:	4b05      	ldr	r3, [pc, #20]	; (8006608 <HAL_RCC_GetSysClockFreq+0x204>)
 80065f2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80065f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80065f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3750      	adds	r7, #80	; 0x50
 80065fc:	46bd      	mov	sp, r7
 80065fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006602:	bf00      	nop
 8006604:	40023800 	.word	0x40023800
 8006608:	00f42400 	.word	0x00f42400
 800660c:	007a1200 	.word	0x007a1200

08006610 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006610:	b480      	push	{r7}
 8006612:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006614:	4b03      	ldr	r3, [pc, #12]	; (8006624 <HAL_RCC_GetHCLKFreq+0x14>)
 8006616:	681b      	ldr	r3, [r3, #0]
}
 8006618:	4618      	mov	r0, r3
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr
 8006622:	bf00      	nop
 8006624:	20000158 	.word	0x20000158

08006628 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800662c:	f7ff fff0 	bl	8006610 <HAL_RCC_GetHCLKFreq>
 8006630:	4602      	mov	r2, r0
 8006632:	4b05      	ldr	r3, [pc, #20]	; (8006648 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	0a9b      	lsrs	r3, r3, #10
 8006638:	f003 0307 	and.w	r3, r3, #7
 800663c:	4903      	ldr	r1, [pc, #12]	; (800664c <HAL_RCC_GetPCLK1Freq+0x24>)
 800663e:	5ccb      	ldrb	r3, [r1, r3]
 8006640:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006644:	4618      	mov	r0, r3
 8006646:	bd80      	pop	{r7, pc}
 8006648:	40023800 	.word	0x40023800
 800664c:	0800d04c 	.word	0x0800d04c

08006650 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006654:	f7ff ffdc 	bl	8006610 <HAL_RCC_GetHCLKFreq>
 8006658:	4602      	mov	r2, r0
 800665a:	4b05      	ldr	r3, [pc, #20]	; (8006670 <HAL_RCC_GetPCLK2Freq+0x20>)
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	0b5b      	lsrs	r3, r3, #13
 8006660:	f003 0307 	and.w	r3, r3, #7
 8006664:	4903      	ldr	r1, [pc, #12]	; (8006674 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006666:	5ccb      	ldrb	r3, [r1, r3]
 8006668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800666c:	4618      	mov	r0, r3
 800666e:	bd80      	pop	{r7, pc}
 8006670:	40023800 	.word	0x40023800
 8006674:	0800d04c 	.word	0x0800d04c

08006678 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006678:	b480      	push	{r7}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	220f      	movs	r2, #15
 8006686:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006688:	4b12      	ldr	r3, [pc, #72]	; (80066d4 <HAL_RCC_GetClockConfig+0x5c>)
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	f003 0203 	and.w	r2, r3, #3
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006694:	4b0f      	ldr	r3, [pc, #60]	; (80066d4 <HAL_RCC_GetClockConfig+0x5c>)
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80066a0:	4b0c      	ldr	r3, [pc, #48]	; (80066d4 <HAL_RCC_GetClockConfig+0x5c>)
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80066ac:	4b09      	ldr	r3, [pc, #36]	; (80066d4 <HAL_RCC_GetClockConfig+0x5c>)
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	08db      	lsrs	r3, r3, #3
 80066b2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80066ba:	4b07      	ldr	r3, [pc, #28]	; (80066d8 <HAL_RCC_GetClockConfig+0x60>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f003 0207 	and.w	r2, r3, #7
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	601a      	str	r2, [r3, #0]
}
 80066c6:	bf00      	nop
 80066c8:	370c      	adds	r7, #12
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr
 80066d2:	bf00      	nop
 80066d4:	40023800 	.word	0x40023800
 80066d8:	40023c00 	.word	0x40023c00

080066dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b082      	sub	sp, #8
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d101      	bne.n	80066ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	e07b      	b.n	80067e6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d108      	bne.n	8006708 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066fe:	d009      	beq.n	8006714 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	61da      	str	r2, [r3, #28]
 8006706:	e005      	b.n	8006714 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006720:	b2db      	uxtb	r3, r3
 8006722:	2b00      	cmp	r3, #0
 8006724:	d106      	bne.n	8006734 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2200      	movs	r2, #0
 800672a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f7fd f81e 	bl	8003770 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2202      	movs	r2, #2
 8006738:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800674a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800675c:	431a      	orrs	r2, r3
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	68db      	ldr	r3, [r3, #12]
 8006762:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006766:	431a      	orrs	r2, r3
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	691b      	ldr	r3, [r3, #16]
 800676c:	f003 0302 	and.w	r3, r3, #2
 8006770:	431a      	orrs	r2, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	695b      	ldr	r3, [r3, #20]
 8006776:	f003 0301 	and.w	r3, r3, #1
 800677a:	431a      	orrs	r2, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	699b      	ldr	r3, [r3, #24]
 8006780:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006784:	431a      	orrs	r2, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	69db      	ldr	r3, [r3, #28]
 800678a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800678e:	431a      	orrs	r2, r3
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6a1b      	ldr	r3, [r3, #32]
 8006794:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006798:	ea42 0103 	orr.w	r1, r2, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067a0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	430a      	orrs	r2, r1
 80067aa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	699b      	ldr	r3, [r3, #24]
 80067b0:	0c1b      	lsrs	r3, r3, #16
 80067b2:	f003 0104 	and.w	r1, r3, #4
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ba:	f003 0210 	and.w	r2, r3, #16
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	430a      	orrs	r2, r1
 80067c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	69da      	ldr	r2, [r3, #28]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80067d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80067e4:	2300      	movs	r3, #0
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3708      	adds	r7, #8
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}

080067ee <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067ee:	b580      	push	{r7, lr}
 80067f0:	b088      	sub	sp, #32
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	60f8      	str	r0, [r7, #12]
 80067f6:	60b9      	str	r1, [r7, #8]
 80067f8:	603b      	str	r3, [r7, #0]
 80067fa:	4613      	mov	r3, r2
 80067fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80067fe:	2300      	movs	r3, #0
 8006800:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006808:	2b01      	cmp	r3, #1
 800680a:	d101      	bne.n	8006810 <HAL_SPI_Transmit+0x22>
 800680c:	2302      	movs	r3, #2
 800680e:	e126      	b.n	8006a5e <HAL_SPI_Transmit+0x270>
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006818:	f7fe fc3c 	bl	8005094 <HAL_GetTick>
 800681c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800681e:	88fb      	ldrh	r3, [r7, #6]
 8006820:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006828:	b2db      	uxtb	r3, r3
 800682a:	2b01      	cmp	r3, #1
 800682c:	d002      	beq.n	8006834 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800682e:	2302      	movs	r3, #2
 8006830:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006832:	e10b      	b.n	8006a4c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d002      	beq.n	8006840 <HAL_SPI_Transmit+0x52>
 800683a:	88fb      	ldrh	r3, [r7, #6]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d102      	bne.n	8006846 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006844:	e102      	b.n	8006a4c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2203      	movs	r2, #3
 800684a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2200      	movs	r2, #0
 8006852:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	68ba      	ldr	r2, [r7, #8]
 8006858:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	88fa      	ldrh	r2, [r7, #6]
 800685e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	88fa      	ldrh	r2, [r7, #6]
 8006864:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2200      	movs	r2, #0
 800686a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2200      	movs	r2, #0
 8006876:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2200      	movs	r2, #0
 800687c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800688c:	d10f      	bne.n	80068ae <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800689c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80068ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068b8:	2b40      	cmp	r3, #64	; 0x40
 80068ba:	d007      	beq.n	80068cc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681a      	ldr	r2, [r3, #0]
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068d4:	d14b      	bne.n	800696e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d002      	beq.n	80068e4 <HAL_SPI_Transmit+0xf6>
 80068de:	8afb      	ldrh	r3, [r7, #22]
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d13e      	bne.n	8006962 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068e8:	881a      	ldrh	r2, [r3, #0]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068f4:	1c9a      	adds	r2, r3, #2
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068fe:	b29b      	uxth	r3, r3
 8006900:	3b01      	subs	r3, #1
 8006902:	b29a      	uxth	r2, r3
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006908:	e02b      	b.n	8006962 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	f003 0302 	and.w	r3, r3, #2
 8006914:	2b02      	cmp	r3, #2
 8006916:	d112      	bne.n	800693e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800691c:	881a      	ldrh	r2, [r3, #0]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006928:	1c9a      	adds	r2, r3, #2
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006932:	b29b      	uxth	r3, r3
 8006934:	3b01      	subs	r3, #1
 8006936:	b29a      	uxth	r2, r3
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	86da      	strh	r2, [r3, #54]	; 0x36
 800693c:	e011      	b.n	8006962 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800693e:	f7fe fba9 	bl	8005094 <HAL_GetTick>
 8006942:	4602      	mov	r2, r0
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	1ad3      	subs	r3, r2, r3
 8006948:	683a      	ldr	r2, [r7, #0]
 800694a:	429a      	cmp	r2, r3
 800694c:	d803      	bhi.n	8006956 <HAL_SPI_Transmit+0x168>
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006954:	d102      	bne.n	800695c <HAL_SPI_Transmit+0x16e>
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d102      	bne.n	8006962 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800695c:	2303      	movs	r3, #3
 800695e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006960:	e074      	b.n	8006a4c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006966:	b29b      	uxth	r3, r3
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1ce      	bne.n	800690a <HAL_SPI_Transmit+0x11c>
 800696c:	e04c      	b.n	8006a08 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d002      	beq.n	800697c <HAL_SPI_Transmit+0x18e>
 8006976:	8afb      	ldrh	r3, [r7, #22]
 8006978:	2b01      	cmp	r3, #1
 800697a:	d140      	bne.n	80069fe <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	330c      	adds	r3, #12
 8006986:	7812      	ldrb	r2, [r2, #0]
 8006988:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800698e:	1c5a      	adds	r2, r3, #1
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006998:	b29b      	uxth	r3, r3
 800699a:	3b01      	subs	r3, #1
 800699c:	b29a      	uxth	r2, r3
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80069a2:	e02c      	b.n	80069fe <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	f003 0302 	and.w	r3, r3, #2
 80069ae:	2b02      	cmp	r3, #2
 80069b0:	d113      	bne.n	80069da <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	330c      	adds	r3, #12
 80069bc:	7812      	ldrb	r2, [r2, #0]
 80069be:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069c4:	1c5a      	adds	r2, r3, #1
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	3b01      	subs	r3, #1
 80069d2:	b29a      	uxth	r2, r3
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	86da      	strh	r2, [r3, #54]	; 0x36
 80069d8:	e011      	b.n	80069fe <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069da:	f7fe fb5b 	bl	8005094 <HAL_GetTick>
 80069de:	4602      	mov	r2, r0
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	1ad3      	subs	r3, r2, r3
 80069e4:	683a      	ldr	r2, [r7, #0]
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d803      	bhi.n	80069f2 <HAL_SPI_Transmit+0x204>
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069f0:	d102      	bne.n	80069f8 <HAL_SPI_Transmit+0x20a>
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d102      	bne.n	80069fe <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80069f8:	2303      	movs	r3, #3
 80069fa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80069fc:	e026      	b.n	8006a4c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d1cd      	bne.n	80069a4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a08:	69ba      	ldr	r2, [r7, #24]
 8006a0a:	6839      	ldr	r1, [r7, #0]
 8006a0c:	68f8      	ldr	r0, [r7, #12]
 8006a0e:	f000 f8b3 	bl	8006b78 <SPI_EndRxTxTransaction>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d002      	beq.n	8006a1e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2220      	movs	r2, #32
 8006a1c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	689b      	ldr	r3, [r3, #8]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d10a      	bne.n	8006a3c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a26:	2300      	movs	r3, #0
 8006a28:	613b      	str	r3, [r7, #16]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	613b      	str	r3, [r7, #16]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	613b      	str	r3, [r7, #16]
 8006a3a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d002      	beq.n	8006a4a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	77fb      	strb	r3, [r7, #31]
 8006a48:	e000      	b.n	8006a4c <HAL_SPI_Transmit+0x25e>
  }

error:
 8006a4a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006a5c:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3720      	adds	r7, #32
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
	...

08006a68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b088      	sub	sp, #32
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	60b9      	str	r1, [r7, #8]
 8006a72:	603b      	str	r3, [r7, #0]
 8006a74:	4613      	mov	r3, r2
 8006a76:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a78:	f7fe fb0c 	bl	8005094 <HAL_GetTick>
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a80:	1a9b      	subs	r3, r3, r2
 8006a82:	683a      	ldr	r2, [r7, #0]
 8006a84:	4413      	add	r3, r2
 8006a86:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006a88:	f7fe fb04 	bl	8005094 <HAL_GetTick>
 8006a8c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006a8e:	4b39      	ldr	r3, [pc, #228]	; (8006b74 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	015b      	lsls	r3, r3, #5
 8006a94:	0d1b      	lsrs	r3, r3, #20
 8006a96:	69fa      	ldr	r2, [r7, #28]
 8006a98:	fb02 f303 	mul.w	r3, r2, r3
 8006a9c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a9e:	e054      	b.n	8006b4a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aa6:	d050      	beq.n	8006b4a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006aa8:	f7fe faf4 	bl	8005094 <HAL_GetTick>
 8006aac:	4602      	mov	r2, r0
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	1ad3      	subs	r3, r2, r3
 8006ab2:	69fa      	ldr	r2, [r7, #28]
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d902      	bls.n	8006abe <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d13d      	bne.n	8006b3a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	685a      	ldr	r2, [r3, #4]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006acc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ad6:	d111      	bne.n	8006afc <SPI_WaitFlagStateUntilTimeout+0x94>
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ae0:	d004      	beq.n	8006aec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006aea:	d107      	bne.n	8006afc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006afa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b04:	d10f      	bne.n	8006b26 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b14:	601a      	str	r2, [r3, #0]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b24:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2201      	movs	r2, #1
 8006b2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2200      	movs	r2, #0
 8006b32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006b36:	2303      	movs	r3, #3
 8006b38:	e017      	b.n	8006b6a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d101      	bne.n	8006b44 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b40:	2300      	movs	r3, #0
 8006b42:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	3b01      	subs	r3, #1
 8006b48:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	689a      	ldr	r2, [r3, #8]
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	4013      	ands	r3, r2
 8006b54:	68ba      	ldr	r2, [r7, #8]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	bf0c      	ite	eq
 8006b5a:	2301      	moveq	r3, #1
 8006b5c:	2300      	movne	r3, #0
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	461a      	mov	r2, r3
 8006b62:	79fb      	ldrb	r3, [r7, #7]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d19b      	bne.n	8006aa0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b68:	2300      	movs	r3, #0
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3720      	adds	r7, #32
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	bf00      	nop
 8006b74:	20000158 	.word	0x20000158

08006b78 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b088      	sub	sp, #32
 8006b7c:	af02      	add	r7, sp, #8
 8006b7e:	60f8      	str	r0, [r7, #12]
 8006b80:	60b9      	str	r1, [r7, #8]
 8006b82:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006b84:	4b1b      	ldr	r3, [pc, #108]	; (8006bf4 <SPI_EndRxTxTransaction+0x7c>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a1b      	ldr	r2, [pc, #108]	; (8006bf8 <SPI_EndRxTxTransaction+0x80>)
 8006b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b8e:	0d5b      	lsrs	r3, r3, #21
 8006b90:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006b94:	fb02 f303 	mul.w	r3, r2, r3
 8006b98:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ba2:	d112      	bne.n	8006bca <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	9300      	str	r3, [sp, #0]
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	2200      	movs	r2, #0
 8006bac:	2180      	movs	r1, #128	; 0x80
 8006bae:	68f8      	ldr	r0, [r7, #12]
 8006bb0:	f7ff ff5a 	bl	8006a68 <SPI_WaitFlagStateUntilTimeout>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d016      	beq.n	8006be8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bbe:	f043 0220 	orr.w	r2, r3, #32
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	e00f      	b.n	8006bea <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d00a      	beq.n	8006be6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	3b01      	subs	r3, #1
 8006bd4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006be0:	2b80      	cmp	r3, #128	; 0x80
 8006be2:	d0f2      	beq.n	8006bca <SPI_EndRxTxTransaction+0x52>
 8006be4:	e000      	b.n	8006be8 <SPI_EndRxTxTransaction+0x70>
        break;
 8006be6:	bf00      	nop
  }

  return HAL_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3718      	adds	r7, #24
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	20000158 	.word	0x20000158
 8006bf8:	165e9f81 	.word	0x165e9f81

08006bfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d101      	bne.n	8006c0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e041      	b.n	8006c92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d106      	bne.n	8006c28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f7fc febe 	bl	80039a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2202      	movs	r2, #2
 8006c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	3304      	adds	r3, #4
 8006c38:	4619      	mov	r1, r3
 8006c3a:	4610      	mov	r0, r2
 8006c3c:	f000 ff8e 	bl	8007b5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2201      	movs	r2, #1
 8006c84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c90:	2300      	movs	r3, #0
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3708      	adds	r7, #8
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
	...

08006c9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d001      	beq.n	8006cb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	e04e      	b.n	8006d52 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2202      	movs	r2, #2
 8006cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68da      	ldr	r2, [r3, #12]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f042 0201 	orr.w	r2, r2, #1
 8006cca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a23      	ldr	r2, [pc, #140]	; (8006d60 <HAL_TIM_Base_Start_IT+0xc4>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d022      	beq.n	8006d1c <HAL_TIM_Base_Start_IT+0x80>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cde:	d01d      	beq.n	8006d1c <HAL_TIM_Base_Start_IT+0x80>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a1f      	ldr	r2, [pc, #124]	; (8006d64 <HAL_TIM_Base_Start_IT+0xc8>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d018      	beq.n	8006d1c <HAL_TIM_Base_Start_IT+0x80>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a1e      	ldr	r2, [pc, #120]	; (8006d68 <HAL_TIM_Base_Start_IT+0xcc>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d013      	beq.n	8006d1c <HAL_TIM_Base_Start_IT+0x80>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a1c      	ldr	r2, [pc, #112]	; (8006d6c <HAL_TIM_Base_Start_IT+0xd0>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d00e      	beq.n	8006d1c <HAL_TIM_Base_Start_IT+0x80>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a1b      	ldr	r2, [pc, #108]	; (8006d70 <HAL_TIM_Base_Start_IT+0xd4>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d009      	beq.n	8006d1c <HAL_TIM_Base_Start_IT+0x80>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a19      	ldr	r2, [pc, #100]	; (8006d74 <HAL_TIM_Base_Start_IT+0xd8>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d004      	beq.n	8006d1c <HAL_TIM_Base_Start_IT+0x80>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a18      	ldr	r2, [pc, #96]	; (8006d78 <HAL_TIM_Base_Start_IT+0xdc>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d111      	bne.n	8006d40 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	f003 0307 	and.w	r3, r3, #7
 8006d26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2b06      	cmp	r3, #6
 8006d2c:	d010      	beq.n	8006d50 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f042 0201 	orr.w	r2, r2, #1
 8006d3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d3e:	e007      	b.n	8006d50 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	681a      	ldr	r2, [r3, #0]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f042 0201 	orr.w	r2, r2, #1
 8006d4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d50:	2300      	movs	r3, #0
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	3714      	adds	r7, #20
 8006d56:	46bd      	mov	sp, r7
 8006d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5c:	4770      	bx	lr
 8006d5e:	bf00      	nop
 8006d60:	40010000 	.word	0x40010000
 8006d64:	40000400 	.word	0x40000400
 8006d68:	40000800 	.word	0x40000800
 8006d6c:	40000c00 	.word	0x40000c00
 8006d70:	40010400 	.word	0x40010400
 8006d74:	40014000 	.word	0x40014000
 8006d78:	40001800 	.word	0x40001800

08006d7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b082      	sub	sp, #8
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d101      	bne.n	8006d8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e041      	b.n	8006e12 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d106      	bne.n	8006da8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f7fc fd2c 	bl	8003800 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2202      	movs	r2, #2
 8006dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	3304      	adds	r3, #4
 8006db8:	4619      	mov	r1, r3
 8006dba:	4610      	mov	r0, r2
 8006dbc:	f000 fece 	bl	8007b5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2201      	movs	r2, #1
 8006dec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2201      	movs	r2, #1
 8006df4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2201      	movs	r2, #1
 8006e04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e10:	2300      	movs	r3, #0
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3708      	adds	r7, #8
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}
	...

08006e1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d109      	bne.n	8006e40 <HAL_TIM_PWM_Start+0x24>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	bf14      	ite	ne
 8006e38:	2301      	movne	r3, #1
 8006e3a:	2300      	moveq	r3, #0
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	e022      	b.n	8006e86 <HAL_TIM_PWM_Start+0x6a>
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	2b04      	cmp	r3, #4
 8006e44:	d109      	bne.n	8006e5a <HAL_TIM_PWM_Start+0x3e>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	bf14      	ite	ne
 8006e52:	2301      	movne	r3, #1
 8006e54:	2300      	moveq	r3, #0
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	e015      	b.n	8006e86 <HAL_TIM_PWM_Start+0x6a>
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	2b08      	cmp	r3, #8
 8006e5e:	d109      	bne.n	8006e74 <HAL_TIM_PWM_Start+0x58>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	bf14      	ite	ne
 8006e6c:	2301      	movne	r3, #1
 8006e6e:	2300      	moveq	r3, #0
 8006e70:	b2db      	uxtb	r3, r3
 8006e72:	e008      	b.n	8006e86 <HAL_TIM_PWM_Start+0x6a>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	bf14      	ite	ne
 8006e80:	2301      	movne	r3, #1
 8006e82:	2300      	moveq	r3, #0
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d001      	beq.n	8006e8e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e07c      	b.n	8006f88 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d104      	bne.n	8006e9e <HAL_TIM_PWM_Start+0x82>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2202      	movs	r2, #2
 8006e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e9c:	e013      	b.n	8006ec6 <HAL_TIM_PWM_Start+0xaa>
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	2b04      	cmp	r3, #4
 8006ea2:	d104      	bne.n	8006eae <HAL_TIM_PWM_Start+0x92>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2202      	movs	r2, #2
 8006ea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006eac:	e00b      	b.n	8006ec6 <HAL_TIM_PWM_Start+0xaa>
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	2b08      	cmp	r3, #8
 8006eb2:	d104      	bne.n	8006ebe <HAL_TIM_PWM_Start+0xa2>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2202      	movs	r2, #2
 8006eb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ebc:	e003      	b.n	8006ec6 <HAL_TIM_PWM_Start+0xaa>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2202      	movs	r2, #2
 8006ec2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	2201      	movs	r2, #1
 8006ecc:	6839      	ldr	r1, [r7, #0]
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f001 f894 	bl	8007ffc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a2d      	ldr	r2, [pc, #180]	; (8006f90 <HAL_TIM_PWM_Start+0x174>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d004      	beq.n	8006ee8 <HAL_TIM_PWM_Start+0xcc>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a2c      	ldr	r2, [pc, #176]	; (8006f94 <HAL_TIM_PWM_Start+0x178>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d101      	bne.n	8006eec <HAL_TIM_PWM_Start+0xd0>
 8006ee8:	2301      	movs	r3, #1
 8006eea:	e000      	b.n	8006eee <HAL_TIM_PWM_Start+0xd2>
 8006eec:	2300      	movs	r3, #0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d007      	beq.n	8006f02 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f00:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a22      	ldr	r2, [pc, #136]	; (8006f90 <HAL_TIM_PWM_Start+0x174>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d022      	beq.n	8006f52 <HAL_TIM_PWM_Start+0x136>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f14:	d01d      	beq.n	8006f52 <HAL_TIM_PWM_Start+0x136>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a1f      	ldr	r2, [pc, #124]	; (8006f98 <HAL_TIM_PWM_Start+0x17c>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d018      	beq.n	8006f52 <HAL_TIM_PWM_Start+0x136>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a1d      	ldr	r2, [pc, #116]	; (8006f9c <HAL_TIM_PWM_Start+0x180>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d013      	beq.n	8006f52 <HAL_TIM_PWM_Start+0x136>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a1c      	ldr	r2, [pc, #112]	; (8006fa0 <HAL_TIM_PWM_Start+0x184>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d00e      	beq.n	8006f52 <HAL_TIM_PWM_Start+0x136>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a16      	ldr	r2, [pc, #88]	; (8006f94 <HAL_TIM_PWM_Start+0x178>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d009      	beq.n	8006f52 <HAL_TIM_PWM_Start+0x136>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a18      	ldr	r2, [pc, #96]	; (8006fa4 <HAL_TIM_PWM_Start+0x188>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d004      	beq.n	8006f52 <HAL_TIM_PWM_Start+0x136>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a16      	ldr	r2, [pc, #88]	; (8006fa8 <HAL_TIM_PWM_Start+0x18c>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d111      	bne.n	8006f76 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	f003 0307 	and.w	r3, r3, #7
 8006f5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2b06      	cmp	r3, #6
 8006f62:	d010      	beq.n	8006f86 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f042 0201 	orr.w	r2, r2, #1
 8006f72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f74:	e007      	b.n	8006f86 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f042 0201 	orr.w	r2, r2, #1
 8006f84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f86:	2300      	movs	r3, #0
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	40010000 	.word	0x40010000
 8006f94:	40010400 	.word	0x40010400
 8006f98:	40000400 	.word	0x40000400
 8006f9c:	40000800 	.word	0x40000800
 8006fa0:	40000c00 	.word	0x40000c00
 8006fa4:	40014000 	.word	0x40014000
 8006fa8:	40001800 	.word	0x40001800

08006fac <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b082      	sub	sp, #8
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	6839      	ldr	r1, [r7, #0]
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f001 f81c 	bl	8007ffc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a2e      	ldr	r2, [pc, #184]	; (8007084 <HAL_TIM_PWM_Stop+0xd8>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d004      	beq.n	8006fd8 <HAL_TIM_PWM_Stop+0x2c>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a2d      	ldr	r2, [pc, #180]	; (8007088 <HAL_TIM_PWM_Stop+0xdc>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d101      	bne.n	8006fdc <HAL_TIM_PWM_Stop+0x30>
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e000      	b.n	8006fde <HAL_TIM_PWM_Stop+0x32>
 8006fdc:	2300      	movs	r3, #0
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d017      	beq.n	8007012 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	6a1a      	ldr	r2, [r3, #32]
 8006fe8:	f241 1311 	movw	r3, #4369	; 0x1111
 8006fec:	4013      	ands	r3, r2
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d10f      	bne.n	8007012 <HAL_TIM_PWM_Stop+0x66>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	6a1a      	ldr	r2, [r3, #32]
 8006ff8:	f240 4344 	movw	r3, #1092	; 0x444
 8006ffc:	4013      	ands	r3, r2
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d107      	bne.n	8007012 <HAL_TIM_PWM_Stop+0x66>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007010:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	6a1a      	ldr	r2, [r3, #32]
 8007018:	f241 1311 	movw	r3, #4369	; 0x1111
 800701c:	4013      	ands	r3, r2
 800701e:	2b00      	cmp	r3, #0
 8007020:	d10f      	bne.n	8007042 <HAL_TIM_PWM_Stop+0x96>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	6a1a      	ldr	r2, [r3, #32]
 8007028:	f240 4344 	movw	r3, #1092	; 0x444
 800702c:	4013      	ands	r3, r2
 800702e:	2b00      	cmp	r3, #0
 8007030:	d107      	bne.n	8007042 <HAL_TIM_PWM_Stop+0x96>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f022 0201 	bic.w	r2, r2, #1
 8007040:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d104      	bne.n	8007052 <HAL_TIM_PWM_Stop+0xa6>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007050:	e013      	b.n	800707a <HAL_TIM_PWM_Stop+0xce>
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	2b04      	cmp	r3, #4
 8007056:	d104      	bne.n	8007062 <HAL_TIM_PWM_Stop+0xb6>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007060:	e00b      	b.n	800707a <HAL_TIM_PWM_Stop+0xce>
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	2b08      	cmp	r3, #8
 8007066:	d104      	bne.n	8007072 <HAL_TIM_PWM_Stop+0xc6>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007070:	e003      	b.n	800707a <HAL_TIM_PWM_Stop+0xce>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2201      	movs	r2, #1
 8007076:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800707a:	2300      	movs	r3, #0
}
 800707c:	4618      	mov	r0, r3
 800707e:	3708      	adds	r7, #8
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}
 8007084:	40010000 	.word	0x40010000
 8007088:	40010400 	.word	0x40010400

0800708c <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b086      	sub	sp, #24
 8007090:	af00      	add	r7, sp, #0
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	60b9      	str	r1, [r7, #8]
 8007096:	607a      	str	r2, [r7, #4]
 8007098:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800709a:	2300      	movs	r3, #0
 800709c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d109      	bne.n	80070b8 <HAL_TIM_PWM_Start_DMA+0x2c>
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80070aa:	b2db      	uxtb	r3, r3
 80070ac:	2b02      	cmp	r3, #2
 80070ae:	bf0c      	ite	eq
 80070b0:	2301      	moveq	r3, #1
 80070b2:	2300      	movne	r3, #0
 80070b4:	b2db      	uxtb	r3, r3
 80070b6:	e022      	b.n	80070fe <HAL_TIM_PWM_Start_DMA+0x72>
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	2b04      	cmp	r3, #4
 80070bc:	d109      	bne.n	80070d2 <HAL_TIM_PWM_Start_DMA+0x46>
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80070c4:	b2db      	uxtb	r3, r3
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	bf0c      	ite	eq
 80070ca:	2301      	moveq	r3, #1
 80070cc:	2300      	movne	r3, #0
 80070ce:	b2db      	uxtb	r3, r3
 80070d0:	e015      	b.n	80070fe <HAL_TIM_PWM_Start_DMA+0x72>
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	2b08      	cmp	r3, #8
 80070d6:	d109      	bne.n	80070ec <HAL_TIM_PWM_Start_DMA+0x60>
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	2b02      	cmp	r3, #2
 80070e2:	bf0c      	ite	eq
 80070e4:	2301      	moveq	r3, #1
 80070e6:	2300      	movne	r3, #0
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	e008      	b.n	80070fe <HAL_TIM_PWM_Start_DMA+0x72>
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80070f2:	b2db      	uxtb	r3, r3
 80070f4:	2b02      	cmp	r3, #2
 80070f6:	bf0c      	ite	eq
 80070f8:	2301      	moveq	r3, #1
 80070fa:	2300      	movne	r3, #0
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d001      	beq.n	8007106 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8007102:	2302      	movs	r3, #2
 8007104:	e171      	b.n	80073ea <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d109      	bne.n	8007120 <HAL_TIM_PWM_Start_DMA+0x94>
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007112:	b2db      	uxtb	r3, r3
 8007114:	2b01      	cmp	r3, #1
 8007116:	bf0c      	ite	eq
 8007118:	2301      	moveq	r3, #1
 800711a:	2300      	movne	r3, #0
 800711c:	b2db      	uxtb	r3, r3
 800711e:	e022      	b.n	8007166 <HAL_TIM_PWM_Start_DMA+0xda>
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	2b04      	cmp	r3, #4
 8007124:	d109      	bne.n	800713a <HAL_TIM_PWM_Start_DMA+0xae>
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800712c:	b2db      	uxtb	r3, r3
 800712e:	2b01      	cmp	r3, #1
 8007130:	bf0c      	ite	eq
 8007132:	2301      	moveq	r3, #1
 8007134:	2300      	movne	r3, #0
 8007136:	b2db      	uxtb	r3, r3
 8007138:	e015      	b.n	8007166 <HAL_TIM_PWM_Start_DMA+0xda>
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	2b08      	cmp	r3, #8
 800713e:	d109      	bne.n	8007154 <HAL_TIM_PWM_Start_DMA+0xc8>
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007146:	b2db      	uxtb	r3, r3
 8007148:	2b01      	cmp	r3, #1
 800714a:	bf0c      	ite	eq
 800714c:	2301      	moveq	r3, #1
 800714e:	2300      	movne	r3, #0
 8007150:	b2db      	uxtb	r3, r3
 8007152:	e008      	b.n	8007166 <HAL_TIM_PWM_Start_DMA+0xda>
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800715a:	b2db      	uxtb	r3, r3
 800715c:	2b01      	cmp	r3, #1
 800715e:	bf0c      	ite	eq
 8007160:	2301      	moveq	r3, #1
 8007162:	2300      	movne	r3, #0
 8007164:	b2db      	uxtb	r3, r3
 8007166:	2b00      	cmp	r3, #0
 8007168:	d024      	beq.n	80071b4 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d104      	bne.n	800717a <HAL_TIM_PWM_Start_DMA+0xee>
 8007170:	887b      	ldrh	r3, [r7, #2]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d001      	beq.n	800717a <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	e137      	b.n	80073ea <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d104      	bne.n	800718a <HAL_TIM_PWM_Start_DMA+0xfe>
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2202      	movs	r2, #2
 8007184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007188:	e016      	b.n	80071b8 <HAL_TIM_PWM_Start_DMA+0x12c>
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	2b04      	cmp	r3, #4
 800718e:	d104      	bne.n	800719a <HAL_TIM_PWM_Start_DMA+0x10e>
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2202      	movs	r2, #2
 8007194:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007198:	e00e      	b.n	80071b8 <HAL_TIM_PWM_Start_DMA+0x12c>
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	2b08      	cmp	r3, #8
 800719e:	d104      	bne.n	80071aa <HAL_TIM_PWM_Start_DMA+0x11e>
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2202      	movs	r2, #2
 80071a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071a8:	e006      	b.n	80071b8 <HAL_TIM_PWM_Start_DMA+0x12c>
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2202      	movs	r2, #2
 80071ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80071b2:	e001      	b.n	80071b8 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	e118      	b.n	80073ea <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	2b0c      	cmp	r3, #12
 80071bc:	f200 80ae 	bhi.w	800731c <HAL_TIM_PWM_Start_DMA+0x290>
 80071c0:	a201      	add	r2, pc, #4	; (adr r2, 80071c8 <HAL_TIM_PWM_Start_DMA+0x13c>)
 80071c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c6:	bf00      	nop
 80071c8:	080071fd 	.word	0x080071fd
 80071cc:	0800731d 	.word	0x0800731d
 80071d0:	0800731d 	.word	0x0800731d
 80071d4:	0800731d 	.word	0x0800731d
 80071d8:	08007245 	.word	0x08007245
 80071dc:	0800731d 	.word	0x0800731d
 80071e0:	0800731d 	.word	0x0800731d
 80071e4:	0800731d 	.word	0x0800731d
 80071e8:	0800728d 	.word	0x0800728d
 80071ec:	0800731d 	.word	0x0800731d
 80071f0:	0800731d 	.word	0x0800731d
 80071f4:	0800731d 	.word	0x0800731d
 80071f8:	080072d5 	.word	0x080072d5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007200:	4a7c      	ldr	r2, [pc, #496]	; (80073f4 <HAL_TIM_PWM_Start_DMA+0x368>)
 8007202:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007208:	4a7b      	ldr	r2, [pc, #492]	; (80073f8 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800720a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007210:	4a7a      	ldr	r2, [pc, #488]	; (80073fc <HAL_TIM_PWM_Start_DMA+0x370>)
 8007212:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8007218:	6879      	ldr	r1, [r7, #4]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	3334      	adds	r3, #52	; 0x34
 8007220:	461a      	mov	r2, r3
 8007222:	887b      	ldrh	r3, [r7, #2]
 8007224:	f7fe f8f6 	bl	8005414 <HAL_DMA_Start_IT>
 8007228:	4603      	mov	r3, r0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d001      	beq.n	8007232 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800722e:	2301      	movs	r3, #1
 8007230:	e0db      	b.n	80073ea <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68da      	ldr	r2, [r3, #12]
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007240:	60da      	str	r2, [r3, #12]
      break;
 8007242:	e06e      	b.n	8007322 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007248:	4a6a      	ldr	r2, [pc, #424]	; (80073f4 <HAL_TIM_PWM_Start_DMA+0x368>)
 800724a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007250:	4a69      	ldr	r2, [pc, #420]	; (80073f8 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8007252:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007258:	4a68      	ldr	r2, [pc, #416]	; (80073fc <HAL_TIM_PWM_Start_DMA+0x370>)
 800725a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8007260:	6879      	ldr	r1, [r7, #4]
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	3338      	adds	r3, #56	; 0x38
 8007268:	461a      	mov	r2, r3
 800726a:	887b      	ldrh	r3, [r7, #2]
 800726c:	f7fe f8d2 	bl	8005414 <HAL_DMA_Start_IT>
 8007270:	4603      	mov	r3, r0
 8007272:	2b00      	cmp	r3, #0
 8007274:	d001      	beq.n	800727a <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	e0b7      	b.n	80073ea <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	68da      	ldr	r2, [r3, #12]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007288:	60da      	str	r2, [r3, #12]
      break;
 800728a:	e04a      	b.n	8007322 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007290:	4a58      	ldr	r2, [pc, #352]	; (80073f4 <HAL_TIM_PWM_Start_DMA+0x368>)
 8007292:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007298:	4a57      	ldr	r2, [pc, #348]	; (80073f8 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800729a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072a0:	4a56      	ldr	r2, [pc, #344]	; (80073fc <HAL_TIM_PWM_Start_DMA+0x370>)
 80072a2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80072a8:	6879      	ldr	r1, [r7, #4]
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	333c      	adds	r3, #60	; 0x3c
 80072b0:	461a      	mov	r2, r3
 80072b2:	887b      	ldrh	r3, [r7, #2]
 80072b4:	f7fe f8ae 	bl	8005414 <HAL_DMA_Start_IT>
 80072b8:	4603      	mov	r3, r0
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d001      	beq.n	80072c2 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	e093      	b.n	80073ea <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	68da      	ldr	r2, [r3, #12]
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80072d0:	60da      	str	r2, [r3, #12]
      break;
 80072d2:	e026      	b.n	8007322 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d8:	4a46      	ldr	r2, [pc, #280]	; (80073f4 <HAL_TIM_PWM_Start_DMA+0x368>)
 80072da:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072e0:	4a45      	ldr	r2, [pc, #276]	; (80073f8 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80072e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072e8:	4a44      	ldr	r2, [pc, #272]	; (80073fc <HAL_TIM_PWM_Start_DMA+0x370>)
 80072ea:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80072f0:	6879      	ldr	r1, [r7, #4]
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	3340      	adds	r3, #64	; 0x40
 80072f8:	461a      	mov	r2, r3
 80072fa:	887b      	ldrh	r3, [r7, #2]
 80072fc:	f7fe f88a 	bl	8005414 <HAL_DMA_Start_IT>
 8007300:	4603      	mov	r3, r0
 8007302:	2b00      	cmp	r3, #0
 8007304:	d001      	beq.n	800730a <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e06f      	b.n	80073ea <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	68da      	ldr	r2, [r3, #12]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007318:	60da      	str	r2, [r3, #12]
      break;
 800731a:	e002      	b.n	8007322 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	75fb      	strb	r3, [r7, #23]
      break;
 8007320:	bf00      	nop
  }

  if (status == HAL_OK)
 8007322:	7dfb      	ldrb	r3, [r7, #23]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d15f      	bne.n	80073e8 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2201      	movs	r2, #1
 800732e:	68b9      	ldr	r1, [r7, #8]
 8007330:	4618      	mov	r0, r3
 8007332:	f000 fe63 	bl	8007ffc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a31      	ldr	r2, [pc, #196]	; (8007400 <HAL_TIM_PWM_Start_DMA+0x374>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d004      	beq.n	800734a <HAL_TIM_PWM_Start_DMA+0x2be>
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a2f      	ldr	r2, [pc, #188]	; (8007404 <HAL_TIM_PWM_Start_DMA+0x378>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d101      	bne.n	800734e <HAL_TIM_PWM_Start_DMA+0x2c2>
 800734a:	2301      	movs	r3, #1
 800734c:	e000      	b.n	8007350 <HAL_TIM_PWM_Start_DMA+0x2c4>
 800734e:	2300      	movs	r3, #0
 8007350:	2b00      	cmp	r3, #0
 8007352:	d007      	beq.n	8007364 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007362:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a25      	ldr	r2, [pc, #148]	; (8007400 <HAL_TIM_PWM_Start_DMA+0x374>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d022      	beq.n	80073b4 <HAL_TIM_PWM_Start_DMA+0x328>
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007376:	d01d      	beq.n	80073b4 <HAL_TIM_PWM_Start_DMA+0x328>
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a22      	ldr	r2, [pc, #136]	; (8007408 <HAL_TIM_PWM_Start_DMA+0x37c>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d018      	beq.n	80073b4 <HAL_TIM_PWM_Start_DMA+0x328>
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4a21      	ldr	r2, [pc, #132]	; (800740c <HAL_TIM_PWM_Start_DMA+0x380>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d013      	beq.n	80073b4 <HAL_TIM_PWM_Start_DMA+0x328>
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a1f      	ldr	r2, [pc, #124]	; (8007410 <HAL_TIM_PWM_Start_DMA+0x384>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d00e      	beq.n	80073b4 <HAL_TIM_PWM_Start_DMA+0x328>
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a1a      	ldr	r2, [pc, #104]	; (8007404 <HAL_TIM_PWM_Start_DMA+0x378>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d009      	beq.n	80073b4 <HAL_TIM_PWM_Start_DMA+0x328>
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a1b      	ldr	r2, [pc, #108]	; (8007414 <HAL_TIM_PWM_Start_DMA+0x388>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d004      	beq.n	80073b4 <HAL_TIM_PWM_Start_DMA+0x328>
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a1a      	ldr	r2, [pc, #104]	; (8007418 <HAL_TIM_PWM_Start_DMA+0x38c>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d111      	bne.n	80073d8 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	f003 0307 	and.w	r3, r3, #7
 80073be:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	2b06      	cmp	r3, #6
 80073c4:	d010      	beq.n	80073e8 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f042 0201 	orr.w	r2, r2, #1
 80073d4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073d6:	e007      	b.n	80073e8 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	681a      	ldr	r2, [r3, #0]
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f042 0201 	orr.w	r2, r2, #1
 80073e6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80073e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3718      	adds	r7, #24
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}
 80073f2:	bf00      	nop
 80073f4:	08007a4b 	.word	0x08007a4b
 80073f8:	08007af3 	.word	0x08007af3
 80073fc:	080079b9 	.word	0x080079b9
 8007400:	40010000 	.word	0x40010000
 8007404:	40010400 	.word	0x40010400
 8007408:	40000400 	.word	0x40000400
 800740c:	40000800 	.word	0x40000800
 8007410:	40000c00 	.word	0x40000c00
 8007414:	40014000 	.word	0x40014000
 8007418:	40001800 	.word	0x40001800

0800741c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007426:	2300      	movs	r3, #0
 8007428:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	2b0c      	cmp	r3, #12
 800742e:	d855      	bhi.n	80074dc <HAL_TIM_PWM_Stop_DMA+0xc0>
 8007430:	a201      	add	r2, pc, #4	; (adr r2, 8007438 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8007432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007436:	bf00      	nop
 8007438:	0800746d 	.word	0x0800746d
 800743c:	080074dd 	.word	0x080074dd
 8007440:	080074dd 	.word	0x080074dd
 8007444:	080074dd 	.word	0x080074dd
 8007448:	08007489 	.word	0x08007489
 800744c:	080074dd 	.word	0x080074dd
 8007450:	080074dd 	.word	0x080074dd
 8007454:	080074dd 	.word	0x080074dd
 8007458:	080074a5 	.word	0x080074a5
 800745c:	080074dd 	.word	0x080074dd
 8007460:	080074dd 	.word	0x080074dd
 8007464:	080074dd 	.word	0x080074dd
 8007468:	080074c1 	.word	0x080074c1
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68da      	ldr	r2, [r3, #12]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800747a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007480:	4618      	mov	r0, r3
 8007482:	f7fe f81f 	bl	80054c4 <HAL_DMA_Abort_IT>
      break;
 8007486:	e02c      	b.n	80074e2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	68da      	ldr	r2, [r3, #12]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007496:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800749c:	4618      	mov	r0, r3
 800749e:	f7fe f811 	bl	80054c4 <HAL_DMA_Abort_IT>
      break;
 80074a2:	e01e      	b.n	80074e2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	68da      	ldr	r2, [r3, #12]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80074b2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074b8:	4618      	mov	r0, r3
 80074ba:	f7fe f803 	bl	80054c4 <HAL_DMA_Abort_IT>
      break;
 80074be:	e010      	b.n	80074e2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	68da      	ldr	r2, [r3, #12]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80074ce:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074d4:	4618      	mov	r0, r3
 80074d6:	f7fd fff5 	bl	80054c4 <HAL_DMA_Abort_IT>
      break;
 80074da:	e002      	b.n	80074e2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80074dc:	2301      	movs	r3, #1
 80074de:	73fb      	strb	r3, [r7, #15]
      break;
 80074e0:	bf00      	nop
  }

  if (status == HAL_OK)
 80074e2:	7bfb      	ldrb	r3, [r7, #15]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d161      	bne.n	80075ac <HAL_TIM_PWM_Stop_DMA+0x190>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	2200      	movs	r2, #0
 80074ee:	6839      	ldr	r1, [r7, #0]
 80074f0:	4618      	mov	r0, r3
 80074f2:	f000 fd83 	bl	8007ffc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4a2f      	ldr	r2, [pc, #188]	; (80075b8 <HAL_TIM_PWM_Stop_DMA+0x19c>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d004      	beq.n	800750a <HAL_TIM_PWM_Stop_DMA+0xee>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a2d      	ldr	r2, [pc, #180]	; (80075bc <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d101      	bne.n	800750e <HAL_TIM_PWM_Stop_DMA+0xf2>
 800750a:	2301      	movs	r3, #1
 800750c:	e000      	b.n	8007510 <HAL_TIM_PWM_Stop_DMA+0xf4>
 800750e:	2300      	movs	r3, #0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d017      	beq.n	8007544 <HAL_TIM_PWM_Stop_DMA+0x128>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	6a1a      	ldr	r2, [r3, #32]
 800751a:	f241 1311 	movw	r3, #4369	; 0x1111
 800751e:	4013      	ands	r3, r2
 8007520:	2b00      	cmp	r3, #0
 8007522:	d10f      	bne.n	8007544 <HAL_TIM_PWM_Stop_DMA+0x128>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	6a1a      	ldr	r2, [r3, #32]
 800752a:	f240 4344 	movw	r3, #1092	; 0x444
 800752e:	4013      	ands	r3, r2
 8007530:	2b00      	cmp	r3, #0
 8007532:	d107      	bne.n	8007544 <HAL_TIM_PWM_Stop_DMA+0x128>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007542:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	6a1a      	ldr	r2, [r3, #32]
 800754a:	f241 1311 	movw	r3, #4369	; 0x1111
 800754e:	4013      	ands	r3, r2
 8007550:	2b00      	cmp	r3, #0
 8007552:	d10f      	bne.n	8007574 <HAL_TIM_PWM_Stop_DMA+0x158>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	6a1a      	ldr	r2, [r3, #32]
 800755a:	f240 4344 	movw	r3, #1092	; 0x444
 800755e:	4013      	ands	r3, r2
 8007560:	2b00      	cmp	r3, #0
 8007562:	d107      	bne.n	8007574 <HAL_TIM_PWM_Stop_DMA+0x158>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	681a      	ldr	r2, [r3, #0]
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f022 0201 	bic.w	r2, r2, #1
 8007572:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d104      	bne.n	8007584 <HAL_TIM_PWM_Stop_DMA+0x168>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007582:	e013      	b.n	80075ac <HAL_TIM_PWM_Stop_DMA+0x190>
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	2b04      	cmp	r3, #4
 8007588:	d104      	bne.n	8007594 <HAL_TIM_PWM_Stop_DMA+0x178>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2201      	movs	r2, #1
 800758e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007592:	e00b      	b.n	80075ac <HAL_TIM_PWM_Stop_DMA+0x190>
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	2b08      	cmp	r3, #8
 8007598:	d104      	bne.n	80075a4 <HAL_TIM_PWM_Stop_DMA+0x188>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2201      	movs	r2, #1
 800759e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075a2:	e003      	b.n	80075ac <HAL_TIM_PWM_Stop_DMA+0x190>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2201      	movs	r2, #1
 80075a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 80075ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3710      	adds	r7, #16
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
 80075b6:	bf00      	nop
 80075b8:	40010000 	.word	0x40010000
 80075bc:	40010400 	.word	0x40010400

080075c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b082      	sub	sp, #8
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	f003 0302 	and.w	r3, r3, #2
 80075d2:	2b02      	cmp	r3, #2
 80075d4:	d122      	bne.n	800761c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	68db      	ldr	r3, [r3, #12]
 80075dc:	f003 0302 	and.w	r3, r3, #2
 80075e0:	2b02      	cmp	r3, #2
 80075e2:	d11b      	bne.n	800761c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f06f 0202 	mvn.w	r2, #2
 80075ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2201      	movs	r2, #1
 80075f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	699b      	ldr	r3, [r3, #24]
 80075fa:	f003 0303 	and.w	r3, r3, #3
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d003      	beq.n	800760a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f000 f9b0 	bl	8007968 <HAL_TIM_IC_CaptureCallback>
 8007608:	e005      	b.n	8007616 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 f9a2 	bl	8007954 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	f7fb fc3f 	bl	8002e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	691b      	ldr	r3, [r3, #16]
 8007622:	f003 0304 	and.w	r3, r3, #4
 8007626:	2b04      	cmp	r3, #4
 8007628:	d122      	bne.n	8007670 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	f003 0304 	and.w	r3, r3, #4
 8007634:	2b04      	cmp	r3, #4
 8007636:	d11b      	bne.n	8007670 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f06f 0204 	mvn.w	r2, #4
 8007640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2202      	movs	r2, #2
 8007646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	699b      	ldr	r3, [r3, #24]
 800764e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007652:	2b00      	cmp	r3, #0
 8007654:	d003      	beq.n	800765e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f000 f986 	bl	8007968 <HAL_TIM_IC_CaptureCallback>
 800765c:	e005      	b.n	800766a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f000 f978 	bl	8007954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f7fb fc15 	bl	8002e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2200      	movs	r2, #0
 800766e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	691b      	ldr	r3, [r3, #16]
 8007676:	f003 0308 	and.w	r3, r3, #8
 800767a:	2b08      	cmp	r3, #8
 800767c:	d122      	bne.n	80076c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	68db      	ldr	r3, [r3, #12]
 8007684:	f003 0308 	and.w	r3, r3, #8
 8007688:	2b08      	cmp	r3, #8
 800768a:	d11b      	bne.n	80076c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f06f 0208 	mvn.w	r2, #8
 8007694:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2204      	movs	r2, #4
 800769a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	69db      	ldr	r3, [r3, #28]
 80076a2:	f003 0303 	and.w	r3, r3, #3
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d003      	beq.n	80076b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 f95c 	bl	8007968 <HAL_TIM_IC_CaptureCallback>
 80076b0:	e005      	b.n	80076be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	f000 f94e 	bl	8007954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076b8:	6878      	ldr	r0, [r7, #4]
 80076ba:	f7fb fbeb 	bl	8002e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2200      	movs	r2, #0
 80076c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	691b      	ldr	r3, [r3, #16]
 80076ca:	f003 0310 	and.w	r3, r3, #16
 80076ce:	2b10      	cmp	r3, #16
 80076d0:	d122      	bne.n	8007718 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	68db      	ldr	r3, [r3, #12]
 80076d8:	f003 0310 	and.w	r3, r3, #16
 80076dc:	2b10      	cmp	r3, #16
 80076de:	d11b      	bne.n	8007718 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f06f 0210 	mvn.w	r2, #16
 80076e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2208      	movs	r2, #8
 80076ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	69db      	ldr	r3, [r3, #28]
 80076f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d003      	beq.n	8007706 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f000 f932 	bl	8007968 <HAL_TIM_IC_CaptureCallback>
 8007704:	e005      	b.n	8007712 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 f924 	bl	8007954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f7fb fbc1 	bl	8002e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2200      	movs	r2, #0
 8007716:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	691b      	ldr	r3, [r3, #16]
 800771e:	f003 0301 	and.w	r3, r3, #1
 8007722:	2b01      	cmp	r3, #1
 8007724:	d10e      	bne.n	8007744 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	68db      	ldr	r3, [r3, #12]
 800772c:	f003 0301 	and.w	r3, r3, #1
 8007730:	2b01      	cmp	r3, #1
 8007732:	d107      	bne.n	8007744 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f06f 0201 	mvn.w	r2, #1
 800773c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f7fb ffc6 	bl	80036d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	691b      	ldr	r3, [r3, #16]
 800774a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800774e:	2b80      	cmp	r3, #128	; 0x80
 8007750:	d10e      	bne.n	8007770 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	68db      	ldr	r3, [r3, #12]
 8007758:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800775c:	2b80      	cmp	r3, #128	; 0x80
 800775e:	d107      	bne.n	8007770 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007768:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 fd44 	bl	80081f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	691b      	ldr	r3, [r3, #16]
 8007776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800777a:	2b40      	cmp	r3, #64	; 0x40
 800777c:	d10e      	bne.n	800779c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	68db      	ldr	r3, [r3, #12]
 8007784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007788:	2b40      	cmp	r3, #64	; 0x40
 800778a:	d107      	bne.n	800779c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007794:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f000 f8fa 	bl	8007990 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	691b      	ldr	r3, [r3, #16]
 80077a2:	f003 0320 	and.w	r3, r3, #32
 80077a6:	2b20      	cmp	r3, #32
 80077a8:	d10e      	bne.n	80077c8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68db      	ldr	r3, [r3, #12]
 80077b0:	f003 0320 	and.w	r3, r3, #32
 80077b4:	2b20      	cmp	r3, #32
 80077b6:	d107      	bne.n	80077c8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f06f 0220 	mvn.w	r2, #32
 80077c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f000 fd0e 	bl	80081e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80077c8:	bf00      	nop
 80077ca:	3708      	adds	r7, #8
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b086      	sub	sp, #24
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	60f8      	str	r0, [r7, #12]
 80077d8:	60b9      	str	r1, [r7, #8]
 80077da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077dc:	2300      	movs	r3, #0
 80077de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077e6:	2b01      	cmp	r3, #1
 80077e8:	d101      	bne.n	80077ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80077ea:	2302      	movs	r3, #2
 80077ec:	e0ae      	b.n	800794c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2201      	movs	r2, #1
 80077f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2b0c      	cmp	r3, #12
 80077fa:	f200 809f 	bhi.w	800793c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80077fe:	a201      	add	r2, pc, #4	; (adr r2, 8007804 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007804:	08007839 	.word	0x08007839
 8007808:	0800793d 	.word	0x0800793d
 800780c:	0800793d 	.word	0x0800793d
 8007810:	0800793d 	.word	0x0800793d
 8007814:	08007879 	.word	0x08007879
 8007818:	0800793d 	.word	0x0800793d
 800781c:	0800793d 	.word	0x0800793d
 8007820:	0800793d 	.word	0x0800793d
 8007824:	080078bb 	.word	0x080078bb
 8007828:	0800793d 	.word	0x0800793d
 800782c:	0800793d 	.word	0x0800793d
 8007830:	0800793d 	.word	0x0800793d
 8007834:	080078fb 	.word	0x080078fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	68b9      	ldr	r1, [r7, #8]
 800783e:	4618      	mov	r0, r3
 8007840:	f000 fa2c 	bl	8007c9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	699a      	ldr	r2, [r3, #24]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f042 0208 	orr.w	r2, r2, #8
 8007852:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	699a      	ldr	r2, [r3, #24]
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f022 0204 	bic.w	r2, r2, #4
 8007862:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	6999      	ldr	r1, [r3, #24]
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	691a      	ldr	r2, [r3, #16]
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	430a      	orrs	r2, r1
 8007874:	619a      	str	r2, [r3, #24]
      break;
 8007876:	e064      	b.n	8007942 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	68b9      	ldr	r1, [r7, #8]
 800787e:	4618      	mov	r0, r3
 8007880:	f000 fa7c 	bl	8007d7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	699a      	ldr	r2, [r3, #24]
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007892:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	699a      	ldr	r2, [r3, #24]
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	6999      	ldr	r1, [r3, #24]
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	691b      	ldr	r3, [r3, #16]
 80078ae:	021a      	lsls	r2, r3, #8
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	430a      	orrs	r2, r1
 80078b6:	619a      	str	r2, [r3, #24]
      break;
 80078b8:	e043      	b.n	8007942 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	68b9      	ldr	r1, [r7, #8]
 80078c0:	4618      	mov	r0, r3
 80078c2:	f000 fad1 	bl	8007e68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	69da      	ldr	r2, [r3, #28]
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f042 0208 	orr.w	r2, r2, #8
 80078d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	69da      	ldr	r2, [r3, #28]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f022 0204 	bic.w	r2, r2, #4
 80078e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	69d9      	ldr	r1, [r3, #28]
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	691a      	ldr	r2, [r3, #16]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	430a      	orrs	r2, r1
 80078f6:	61da      	str	r2, [r3, #28]
      break;
 80078f8:	e023      	b.n	8007942 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	68b9      	ldr	r1, [r7, #8]
 8007900:	4618      	mov	r0, r3
 8007902:	f000 fb25 	bl	8007f50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	69da      	ldr	r2, [r3, #28]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007914:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	69da      	ldr	r2, [r3, #28]
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007924:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	69d9      	ldr	r1, [r3, #28]
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	691b      	ldr	r3, [r3, #16]
 8007930:	021a      	lsls	r2, r3, #8
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	430a      	orrs	r2, r1
 8007938:	61da      	str	r2, [r3, #28]
      break;
 800793a:	e002      	b.n	8007942 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	75fb      	strb	r3, [r7, #23]
      break;
 8007940:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800794a:	7dfb      	ldrb	r3, [r7, #23]
}
 800794c:	4618      	mov	r0, r3
 800794e:	3718      	adds	r7, #24
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}

08007954 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800795c:	bf00      	nop
 800795e:	370c      	adds	r7, #12
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007970:	bf00      	nop
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr

0800797c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007984:	bf00      	nop
 8007986:	370c      	adds	r7, #12
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007990:	b480      	push	{r7}
 8007992:	b083      	sub	sp, #12
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007998:	bf00      	nop
 800799a:	370c      	adds	r7, #12
 800799c:	46bd      	mov	sp, r7
 800799e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a2:	4770      	bx	lr

080079a4 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b083      	sub	sp, #12
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80079ac:	bf00      	nop
 80079ae:	370c      	adds	r7, #12
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr

080079b8 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b084      	sub	sp, #16
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ca:	687a      	ldr	r2, [r7, #4]
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d107      	bne.n	80079e0 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	2201      	movs	r2, #1
 80079d4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2201      	movs	r2, #1
 80079da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80079de:	e02a      	b.n	8007a36 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e4:	687a      	ldr	r2, [r7, #4]
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d107      	bne.n	80079fa <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2202      	movs	r2, #2
 80079ee:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2201      	movs	r2, #1
 80079f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80079f8:	e01d      	b.n	8007a36 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d107      	bne.n	8007a14 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2204      	movs	r2, #4
 8007a08:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2201      	movs	r2, #1
 8007a0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a12:	e010      	b.n	8007a36 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d107      	bne.n	8007a2e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2208      	movs	r2, #8
 8007a22:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007a2c:	e003      	b.n	8007a36 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2201      	movs	r2, #1
 8007a32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8007a36:	68f8      	ldr	r0, [r7, #12]
 8007a38:	f7ff ffb4 	bl	80079a4 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	771a      	strb	r2, [r3, #28]
}
 8007a42:	bf00      	nop
 8007a44:	3710      	adds	r7, #16
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bd80      	pop	{r7, pc}

08007a4a <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8007a4a:	b580      	push	{r7, lr}
 8007a4c:	b084      	sub	sp, #16
 8007a4e:	af00      	add	r7, sp, #0
 8007a50:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a56:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a5c:	687a      	ldr	r2, [r7, #4]
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d10b      	bne.n	8007a7a <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2201      	movs	r2, #1
 8007a66:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	69db      	ldr	r3, [r3, #28]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d136      	bne.n	8007ade <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2201      	movs	r2, #1
 8007a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007a78:	e031      	b.n	8007ade <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d10b      	bne.n	8007a9c <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2202      	movs	r2, #2
 8007a88:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	69db      	ldr	r3, [r3, #28]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d125      	bne.n	8007ade <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	2201      	movs	r2, #1
 8007a96:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a9a:	e020      	b.n	8007ade <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	d10b      	bne.n	8007abe <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2204      	movs	r2, #4
 8007aaa:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	69db      	ldr	r3, [r3, #28]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d114      	bne.n	8007ade <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007abc:	e00f      	b.n	8007ade <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d10a      	bne.n	8007ade <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2208      	movs	r2, #8
 8007acc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	69db      	ldr	r3, [r3, #28]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d103      	bne.n	8007ade <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2201      	movs	r2, #1
 8007ada:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ade:	68f8      	ldr	r0, [r7, #12]
 8007ae0:	f7fb f9d8 	bl	8002e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	771a      	strb	r2, [r3, #28]
}
 8007aea:	bf00      	nop
 8007aec:	3710      	adds	r7, #16
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}

08007af2 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007af2:	b580      	push	{r7, lr}
 8007af4:	b084      	sub	sp, #16
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007afe:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b04:	687a      	ldr	r2, [r7, #4]
 8007b06:	429a      	cmp	r2, r3
 8007b08:	d103      	bne.n	8007b12 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	771a      	strb	r2, [r3, #28]
 8007b10:	e019      	b.n	8007b46 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d103      	bne.n	8007b24 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2202      	movs	r2, #2
 8007b20:	771a      	strb	r2, [r3, #28]
 8007b22:	e010      	b.n	8007b46 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b28:	687a      	ldr	r2, [r7, #4]
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	d103      	bne.n	8007b36 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2204      	movs	r2, #4
 8007b32:	771a      	strb	r2, [r3, #28]
 8007b34:	e007      	b.n	8007b46 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b3a:	687a      	ldr	r2, [r7, #4]
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	d102      	bne.n	8007b46 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2208      	movs	r2, #8
 8007b44:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8007b46:	68f8      	ldr	r0, [r7, #12]
 8007b48:	f7ff ff18 	bl	800797c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	771a      	strb	r2, [r3, #28]
}
 8007b52:	bf00      	nop
 8007b54:	3710      	adds	r7, #16
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
	...

08007b5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	4a40      	ldr	r2, [pc, #256]	; (8007c70 <TIM_Base_SetConfig+0x114>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d013      	beq.n	8007b9c <TIM_Base_SetConfig+0x40>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b7a:	d00f      	beq.n	8007b9c <TIM_Base_SetConfig+0x40>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	4a3d      	ldr	r2, [pc, #244]	; (8007c74 <TIM_Base_SetConfig+0x118>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d00b      	beq.n	8007b9c <TIM_Base_SetConfig+0x40>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	4a3c      	ldr	r2, [pc, #240]	; (8007c78 <TIM_Base_SetConfig+0x11c>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d007      	beq.n	8007b9c <TIM_Base_SetConfig+0x40>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	4a3b      	ldr	r2, [pc, #236]	; (8007c7c <TIM_Base_SetConfig+0x120>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d003      	beq.n	8007b9c <TIM_Base_SetConfig+0x40>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	4a3a      	ldr	r2, [pc, #232]	; (8007c80 <TIM_Base_SetConfig+0x124>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d108      	bne.n	8007bae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ba2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	68fa      	ldr	r2, [r7, #12]
 8007baa:	4313      	orrs	r3, r2
 8007bac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	4a2f      	ldr	r2, [pc, #188]	; (8007c70 <TIM_Base_SetConfig+0x114>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d02b      	beq.n	8007c0e <TIM_Base_SetConfig+0xb2>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bbc:	d027      	beq.n	8007c0e <TIM_Base_SetConfig+0xb2>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	4a2c      	ldr	r2, [pc, #176]	; (8007c74 <TIM_Base_SetConfig+0x118>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d023      	beq.n	8007c0e <TIM_Base_SetConfig+0xb2>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	4a2b      	ldr	r2, [pc, #172]	; (8007c78 <TIM_Base_SetConfig+0x11c>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d01f      	beq.n	8007c0e <TIM_Base_SetConfig+0xb2>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	4a2a      	ldr	r2, [pc, #168]	; (8007c7c <TIM_Base_SetConfig+0x120>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d01b      	beq.n	8007c0e <TIM_Base_SetConfig+0xb2>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	4a29      	ldr	r2, [pc, #164]	; (8007c80 <TIM_Base_SetConfig+0x124>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d017      	beq.n	8007c0e <TIM_Base_SetConfig+0xb2>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	4a28      	ldr	r2, [pc, #160]	; (8007c84 <TIM_Base_SetConfig+0x128>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d013      	beq.n	8007c0e <TIM_Base_SetConfig+0xb2>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	4a27      	ldr	r2, [pc, #156]	; (8007c88 <TIM_Base_SetConfig+0x12c>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d00f      	beq.n	8007c0e <TIM_Base_SetConfig+0xb2>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4a26      	ldr	r2, [pc, #152]	; (8007c8c <TIM_Base_SetConfig+0x130>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d00b      	beq.n	8007c0e <TIM_Base_SetConfig+0xb2>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	4a25      	ldr	r2, [pc, #148]	; (8007c90 <TIM_Base_SetConfig+0x134>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d007      	beq.n	8007c0e <TIM_Base_SetConfig+0xb2>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	4a24      	ldr	r2, [pc, #144]	; (8007c94 <TIM_Base_SetConfig+0x138>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d003      	beq.n	8007c0e <TIM_Base_SetConfig+0xb2>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	4a23      	ldr	r2, [pc, #140]	; (8007c98 <TIM_Base_SetConfig+0x13c>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d108      	bne.n	8007c20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	68db      	ldr	r3, [r3, #12]
 8007c1a:	68fa      	ldr	r2, [r7, #12]
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	695b      	ldr	r3, [r3, #20]
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	68fa      	ldr	r2, [r7, #12]
 8007c32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	689a      	ldr	r2, [r3, #8]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	4a0a      	ldr	r2, [pc, #40]	; (8007c70 <TIM_Base_SetConfig+0x114>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d003      	beq.n	8007c54 <TIM_Base_SetConfig+0xf8>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	4a0c      	ldr	r2, [pc, #48]	; (8007c80 <TIM_Base_SetConfig+0x124>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d103      	bne.n	8007c5c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	691a      	ldr	r2, [r3, #16]
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	615a      	str	r2, [r3, #20]
}
 8007c62:	bf00      	nop
 8007c64:	3714      	adds	r7, #20
 8007c66:	46bd      	mov	sp, r7
 8007c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6c:	4770      	bx	lr
 8007c6e:	bf00      	nop
 8007c70:	40010000 	.word	0x40010000
 8007c74:	40000400 	.word	0x40000400
 8007c78:	40000800 	.word	0x40000800
 8007c7c:	40000c00 	.word	0x40000c00
 8007c80:	40010400 	.word	0x40010400
 8007c84:	40014000 	.word	0x40014000
 8007c88:	40014400 	.word	0x40014400
 8007c8c:	40014800 	.word	0x40014800
 8007c90:	40001800 	.word	0x40001800
 8007c94:	40001c00 	.word	0x40001c00
 8007c98:	40002000 	.word	0x40002000

08007c9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b087      	sub	sp, #28
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6a1b      	ldr	r3, [r3, #32]
 8007caa:	f023 0201 	bic.w	r2, r3, #1
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6a1b      	ldr	r3, [r3, #32]
 8007cb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	699b      	ldr	r3, [r3, #24]
 8007cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f023 0303 	bic.w	r3, r3, #3
 8007cd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	68fa      	ldr	r2, [r7, #12]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	f023 0302 	bic.w	r3, r3, #2
 8007ce4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	697a      	ldr	r2, [r7, #20]
 8007cec:	4313      	orrs	r3, r2
 8007cee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	4a20      	ldr	r2, [pc, #128]	; (8007d74 <TIM_OC1_SetConfig+0xd8>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d003      	beq.n	8007d00 <TIM_OC1_SetConfig+0x64>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	4a1f      	ldr	r2, [pc, #124]	; (8007d78 <TIM_OC1_SetConfig+0xdc>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d10c      	bne.n	8007d1a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	f023 0308 	bic.w	r3, r3, #8
 8007d06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	68db      	ldr	r3, [r3, #12]
 8007d0c:	697a      	ldr	r2, [r7, #20]
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	f023 0304 	bic.w	r3, r3, #4
 8007d18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	4a15      	ldr	r2, [pc, #84]	; (8007d74 <TIM_OC1_SetConfig+0xd8>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d003      	beq.n	8007d2a <TIM_OC1_SetConfig+0x8e>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	4a14      	ldr	r2, [pc, #80]	; (8007d78 <TIM_OC1_SetConfig+0xdc>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d111      	bne.n	8007d4e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	695b      	ldr	r3, [r3, #20]
 8007d3e:	693a      	ldr	r2, [r7, #16]
 8007d40:	4313      	orrs	r3, r2
 8007d42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	699b      	ldr	r3, [r3, #24]
 8007d48:	693a      	ldr	r2, [r7, #16]
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	693a      	ldr	r2, [r7, #16]
 8007d52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	68fa      	ldr	r2, [r7, #12]
 8007d58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	685a      	ldr	r2, [r3, #4]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	697a      	ldr	r2, [r7, #20]
 8007d66:	621a      	str	r2, [r3, #32]
}
 8007d68:	bf00      	nop
 8007d6a:	371c      	adds	r7, #28
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr
 8007d74:	40010000 	.word	0x40010000
 8007d78:	40010400 	.word	0x40010400

08007d7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b087      	sub	sp, #28
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
 8007d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6a1b      	ldr	r3, [r3, #32]
 8007d8a:	f023 0210 	bic.w	r2, r3, #16
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6a1b      	ldr	r3, [r3, #32]
 8007d96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	699b      	ldr	r3, [r3, #24]
 8007da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007daa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007db2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	021b      	lsls	r3, r3, #8
 8007dba:	68fa      	ldr	r2, [r7, #12]
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007dc0:	697b      	ldr	r3, [r7, #20]
 8007dc2:	f023 0320 	bic.w	r3, r3, #32
 8007dc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	011b      	lsls	r3, r3, #4
 8007dce:	697a      	ldr	r2, [r7, #20]
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	4a22      	ldr	r2, [pc, #136]	; (8007e60 <TIM_OC2_SetConfig+0xe4>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d003      	beq.n	8007de4 <TIM_OC2_SetConfig+0x68>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4a21      	ldr	r2, [pc, #132]	; (8007e64 <TIM_OC2_SetConfig+0xe8>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d10d      	bne.n	8007e00 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007dea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	68db      	ldr	r3, [r3, #12]
 8007df0:	011b      	lsls	r3, r3, #4
 8007df2:	697a      	ldr	r2, [r7, #20]
 8007df4:	4313      	orrs	r3, r2
 8007df6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007dfe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	4a17      	ldr	r2, [pc, #92]	; (8007e60 <TIM_OC2_SetConfig+0xe4>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d003      	beq.n	8007e10 <TIM_OC2_SetConfig+0x94>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	4a16      	ldr	r2, [pc, #88]	; (8007e64 <TIM_OC2_SetConfig+0xe8>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d113      	bne.n	8007e38 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007e16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007e1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	695b      	ldr	r3, [r3, #20]
 8007e24:	009b      	lsls	r3, r3, #2
 8007e26:	693a      	ldr	r2, [r7, #16]
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	699b      	ldr	r3, [r3, #24]
 8007e30:	009b      	lsls	r3, r3, #2
 8007e32:	693a      	ldr	r2, [r7, #16]
 8007e34:	4313      	orrs	r3, r2
 8007e36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	693a      	ldr	r2, [r7, #16]
 8007e3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	68fa      	ldr	r2, [r7, #12]
 8007e42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	685a      	ldr	r2, [r3, #4]
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	697a      	ldr	r2, [r7, #20]
 8007e50:	621a      	str	r2, [r3, #32]
}
 8007e52:	bf00      	nop
 8007e54:	371c      	adds	r7, #28
 8007e56:	46bd      	mov	sp, r7
 8007e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5c:	4770      	bx	lr
 8007e5e:	bf00      	nop
 8007e60:	40010000 	.word	0x40010000
 8007e64:	40010400 	.word	0x40010400

08007e68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b087      	sub	sp, #28
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6a1b      	ldr	r3, [r3, #32]
 8007e76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6a1b      	ldr	r3, [r3, #32]
 8007e82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	69db      	ldr	r3, [r3, #28]
 8007e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f023 0303 	bic.w	r3, r3, #3
 8007e9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	68fa      	ldr	r2, [r7, #12]
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007eb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	689b      	ldr	r3, [r3, #8]
 8007eb6:	021b      	lsls	r3, r3, #8
 8007eb8:	697a      	ldr	r2, [r7, #20]
 8007eba:	4313      	orrs	r3, r2
 8007ebc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	4a21      	ldr	r2, [pc, #132]	; (8007f48 <TIM_OC3_SetConfig+0xe0>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d003      	beq.n	8007ece <TIM_OC3_SetConfig+0x66>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	4a20      	ldr	r2, [pc, #128]	; (8007f4c <TIM_OC3_SetConfig+0xe4>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d10d      	bne.n	8007eea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ed4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	68db      	ldr	r3, [r3, #12]
 8007eda:	021b      	lsls	r3, r3, #8
 8007edc:	697a      	ldr	r2, [r7, #20]
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ee8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	4a16      	ldr	r2, [pc, #88]	; (8007f48 <TIM_OC3_SetConfig+0xe0>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d003      	beq.n	8007efa <TIM_OC3_SetConfig+0x92>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	4a15      	ldr	r2, [pc, #84]	; (8007f4c <TIM_OC3_SetConfig+0xe4>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d113      	bne.n	8007f22 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	695b      	ldr	r3, [r3, #20]
 8007f0e:	011b      	lsls	r3, r3, #4
 8007f10:	693a      	ldr	r2, [r7, #16]
 8007f12:	4313      	orrs	r3, r2
 8007f14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	699b      	ldr	r3, [r3, #24]
 8007f1a:	011b      	lsls	r3, r3, #4
 8007f1c:	693a      	ldr	r2, [r7, #16]
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	693a      	ldr	r2, [r7, #16]
 8007f26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	68fa      	ldr	r2, [r7, #12]
 8007f2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	685a      	ldr	r2, [r3, #4]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	697a      	ldr	r2, [r7, #20]
 8007f3a:	621a      	str	r2, [r3, #32]
}
 8007f3c:	bf00      	nop
 8007f3e:	371c      	adds	r7, #28
 8007f40:	46bd      	mov	sp, r7
 8007f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f46:	4770      	bx	lr
 8007f48:	40010000 	.word	0x40010000
 8007f4c:	40010400 	.word	0x40010400

08007f50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b087      	sub	sp, #28
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6a1b      	ldr	r3, [r3, #32]
 8007f5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6a1b      	ldr	r3, [r3, #32]
 8007f6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	69db      	ldr	r3, [r3, #28]
 8007f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	021b      	lsls	r3, r3, #8
 8007f8e:	68fa      	ldr	r2, [r7, #12]
 8007f90:	4313      	orrs	r3, r2
 8007f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	689b      	ldr	r3, [r3, #8]
 8007fa0:	031b      	lsls	r3, r3, #12
 8007fa2:	693a      	ldr	r2, [r7, #16]
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	4a12      	ldr	r2, [pc, #72]	; (8007ff4 <TIM_OC4_SetConfig+0xa4>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d003      	beq.n	8007fb8 <TIM_OC4_SetConfig+0x68>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	4a11      	ldr	r2, [pc, #68]	; (8007ff8 <TIM_OC4_SetConfig+0xa8>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d109      	bne.n	8007fcc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007fbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	695b      	ldr	r3, [r3, #20]
 8007fc4:	019b      	lsls	r3, r3, #6
 8007fc6:	697a      	ldr	r2, [r7, #20]
 8007fc8:	4313      	orrs	r3, r2
 8007fca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	697a      	ldr	r2, [r7, #20]
 8007fd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	68fa      	ldr	r2, [r7, #12]
 8007fd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	685a      	ldr	r2, [r3, #4]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	693a      	ldr	r2, [r7, #16]
 8007fe4:	621a      	str	r2, [r3, #32]
}
 8007fe6:	bf00      	nop
 8007fe8:	371c      	adds	r7, #28
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	40010000 	.word	0x40010000
 8007ff8:	40010400 	.word	0x40010400

08007ffc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b087      	sub	sp, #28
 8008000:	af00      	add	r7, sp, #0
 8008002:	60f8      	str	r0, [r7, #12]
 8008004:	60b9      	str	r1, [r7, #8]
 8008006:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	f003 031f 	and.w	r3, r3, #31
 800800e:	2201      	movs	r2, #1
 8008010:	fa02 f303 	lsl.w	r3, r2, r3
 8008014:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	6a1a      	ldr	r2, [r3, #32]
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	43db      	mvns	r3, r3
 800801e:	401a      	ands	r2, r3
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	6a1a      	ldr	r2, [r3, #32]
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	f003 031f 	and.w	r3, r3, #31
 800802e:	6879      	ldr	r1, [r7, #4]
 8008030:	fa01 f303 	lsl.w	r3, r1, r3
 8008034:	431a      	orrs	r2, r3
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	621a      	str	r2, [r3, #32]
}
 800803a:	bf00      	nop
 800803c:	371c      	adds	r7, #28
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr
	...

08008048 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008048:	b480      	push	{r7}
 800804a:	b085      	sub	sp, #20
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008058:	2b01      	cmp	r3, #1
 800805a:	d101      	bne.n	8008060 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800805c:	2302      	movs	r3, #2
 800805e:	e05a      	b.n	8008116 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2201      	movs	r2, #1
 8008064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2202      	movs	r2, #2
 800806c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008086:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	68fa      	ldr	r2, [r7, #12]
 800808e:	4313      	orrs	r3, r2
 8008090:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	68fa      	ldr	r2, [r7, #12]
 8008098:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a21      	ldr	r2, [pc, #132]	; (8008124 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d022      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080ac:	d01d      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a1d      	ldr	r2, [pc, #116]	; (8008128 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d018      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a1b      	ldr	r2, [pc, #108]	; (800812c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d013      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a1a      	ldr	r2, [pc, #104]	; (8008130 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d00e      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a18      	ldr	r2, [pc, #96]	; (8008134 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d009      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a17      	ldr	r2, [pc, #92]	; (8008138 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d004      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a15      	ldr	r2, [pc, #84]	; (800813c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d10c      	bne.n	8008104 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80080f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	68ba      	ldr	r2, [r7, #8]
 80080f8:	4313      	orrs	r3, r2
 80080fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	68ba      	ldr	r2, [r7, #8]
 8008102:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2201      	movs	r2, #1
 8008108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2200      	movs	r2, #0
 8008110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008114:	2300      	movs	r3, #0
}
 8008116:	4618      	mov	r0, r3
 8008118:	3714      	adds	r7, #20
 800811a:	46bd      	mov	sp, r7
 800811c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008120:	4770      	bx	lr
 8008122:	bf00      	nop
 8008124:	40010000 	.word	0x40010000
 8008128:	40000400 	.word	0x40000400
 800812c:	40000800 	.word	0x40000800
 8008130:	40000c00 	.word	0x40000c00
 8008134:	40010400 	.word	0x40010400
 8008138:	40014000 	.word	0x40014000
 800813c:	40001800 	.word	0x40001800

08008140 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008140:	b480      	push	{r7}
 8008142:	b085      	sub	sp, #20
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800814a:	2300      	movs	r3, #0
 800814c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008154:	2b01      	cmp	r3, #1
 8008156:	d101      	bne.n	800815c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008158:	2302      	movs	r3, #2
 800815a:	e03d      	b.n	80081d8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2201      	movs	r2, #1
 8008160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	68db      	ldr	r3, [r3, #12]
 800816e:	4313      	orrs	r3, r2
 8008170:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	4313      	orrs	r3, r2
 800817e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	4313      	orrs	r3, r2
 800818c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4313      	orrs	r3, r2
 800819a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	691b      	ldr	r3, [r3, #16]
 80081a6:	4313      	orrs	r3, r2
 80081a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	695b      	ldr	r3, [r3, #20]
 80081b4:	4313      	orrs	r3, r2
 80081b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	69db      	ldr	r3, [r3, #28]
 80081c2:	4313      	orrs	r3, r2
 80081c4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	68fa      	ldr	r2, [r7, #12]
 80081cc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80081d6:	2300      	movs	r3, #0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3714      	adds	r7, #20
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr

080081e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80081e4:	b480      	push	{r7}
 80081e6:	b083      	sub	sp, #12
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80081ec:	bf00      	nop
 80081ee:	370c      	adds	r7, #12
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b083      	sub	sp, #12
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008200:	bf00      	nop
 8008202:	370c      	adds	r7, #12
 8008204:	46bd      	mov	sp, r7
 8008206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820a:	4770      	bx	lr

0800820c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b082      	sub	sp, #8
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d101      	bne.n	800821e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800821a:	2301      	movs	r3, #1
 800821c:	e03f      	b.n	800829e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008224:	b2db      	uxtb	r3, r3
 8008226:	2b00      	cmp	r3, #0
 8008228:	d106      	bne.n	8008238 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f7fb fc42 	bl	8003abc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2224      	movs	r2, #36	; 0x24
 800823c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	68da      	ldr	r2, [r3, #12]
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800824e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 f929 	bl	80084a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	691a      	ldr	r2, [r3, #16]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008264:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	695a      	ldr	r2, [r3, #20]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008274:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	68da      	ldr	r2, [r3, #12]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008284:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2200      	movs	r2, #0
 800828a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2220      	movs	r2, #32
 8008290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2220      	movs	r2, #32
 8008298:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800829c:	2300      	movs	r3, #0
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3708      	adds	r7, #8
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}

080082a6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80082a6:	b580      	push	{r7, lr}
 80082a8:	b08a      	sub	sp, #40	; 0x28
 80082aa:	af02      	add	r7, sp, #8
 80082ac:	60f8      	str	r0, [r7, #12]
 80082ae:	60b9      	str	r1, [r7, #8]
 80082b0:	603b      	str	r3, [r7, #0]
 80082b2:	4613      	mov	r3, r2
 80082b4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80082b6:	2300      	movs	r3, #0
 80082b8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082c0:	b2db      	uxtb	r3, r3
 80082c2:	2b20      	cmp	r3, #32
 80082c4:	d17c      	bne.n	80083c0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d002      	beq.n	80082d2 <HAL_UART_Transmit+0x2c>
 80082cc:	88fb      	ldrh	r3, [r7, #6]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d101      	bne.n	80082d6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80082d2:	2301      	movs	r3, #1
 80082d4:	e075      	b.n	80083c2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d101      	bne.n	80082e4 <HAL_UART_Transmit+0x3e>
 80082e0:	2302      	movs	r3, #2
 80082e2:	e06e      	b.n	80083c2 <HAL_UART_Transmit+0x11c>
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2201      	movs	r2, #1
 80082e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2200      	movs	r2, #0
 80082f0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2221      	movs	r2, #33	; 0x21
 80082f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80082fa:	f7fc fecb 	bl	8005094 <HAL_GetTick>
 80082fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	88fa      	ldrh	r2, [r7, #6]
 8008304:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	88fa      	ldrh	r2, [r7, #6]
 800830a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	689b      	ldr	r3, [r3, #8]
 8008310:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008314:	d108      	bne.n	8008328 <HAL_UART_Transmit+0x82>
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	691b      	ldr	r3, [r3, #16]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d104      	bne.n	8008328 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800831e:	2300      	movs	r3, #0
 8008320:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	61bb      	str	r3, [r7, #24]
 8008326:	e003      	b.n	8008330 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800832c:	2300      	movs	r3, #0
 800832e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2200      	movs	r2, #0
 8008334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008338:	e02a      	b.n	8008390 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	9300      	str	r3, [sp, #0]
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	2200      	movs	r2, #0
 8008342:	2180      	movs	r1, #128	; 0x80
 8008344:	68f8      	ldr	r0, [r7, #12]
 8008346:	f000 f840 	bl	80083ca <UART_WaitOnFlagUntilTimeout>
 800834a:	4603      	mov	r3, r0
 800834c:	2b00      	cmp	r3, #0
 800834e:	d001      	beq.n	8008354 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008350:	2303      	movs	r3, #3
 8008352:	e036      	b.n	80083c2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008354:	69fb      	ldr	r3, [r7, #28]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d10b      	bne.n	8008372 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800835a:	69bb      	ldr	r3, [r7, #24]
 800835c:	881b      	ldrh	r3, [r3, #0]
 800835e:	461a      	mov	r2, r3
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008368:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800836a:	69bb      	ldr	r3, [r7, #24]
 800836c:	3302      	adds	r3, #2
 800836e:	61bb      	str	r3, [r7, #24]
 8008370:	e007      	b.n	8008382 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008372:	69fb      	ldr	r3, [r7, #28]
 8008374:	781a      	ldrb	r2, [r3, #0]
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800837c:	69fb      	ldr	r3, [r7, #28]
 800837e:	3301      	adds	r3, #1
 8008380:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008386:	b29b      	uxth	r3, r3
 8008388:	3b01      	subs	r3, #1
 800838a:	b29a      	uxth	r2, r3
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008394:	b29b      	uxth	r3, r3
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1cf      	bne.n	800833a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	9300      	str	r3, [sp, #0]
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	2200      	movs	r2, #0
 80083a2:	2140      	movs	r1, #64	; 0x40
 80083a4:	68f8      	ldr	r0, [r7, #12]
 80083a6:	f000 f810 	bl	80083ca <UART_WaitOnFlagUntilTimeout>
 80083aa:	4603      	mov	r3, r0
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d001      	beq.n	80083b4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80083b0:	2303      	movs	r3, #3
 80083b2:	e006      	b.n	80083c2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2220      	movs	r2, #32
 80083b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80083bc:	2300      	movs	r3, #0
 80083be:	e000      	b.n	80083c2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80083c0:	2302      	movs	r3, #2
  }
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3720      	adds	r7, #32
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}

080083ca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80083ca:	b580      	push	{r7, lr}
 80083cc:	b090      	sub	sp, #64	; 0x40
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	60f8      	str	r0, [r7, #12]
 80083d2:	60b9      	str	r1, [r7, #8]
 80083d4:	603b      	str	r3, [r7, #0]
 80083d6:	4613      	mov	r3, r2
 80083d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083da:	e050      	b.n	800847e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083e2:	d04c      	beq.n	800847e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80083e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d007      	beq.n	80083fa <UART_WaitOnFlagUntilTimeout+0x30>
 80083ea:	f7fc fe53 	bl	8005094 <HAL_GetTick>
 80083ee:	4602      	mov	r2, r0
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	1ad3      	subs	r3, r2, r3
 80083f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d241      	bcs.n	800847e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	330c      	adds	r3, #12
 8008400:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008404:	e853 3f00 	ldrex	r3, [r3]
 8008408:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800840a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800840c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008410:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	330c      	adds	r3, #12
 8008418:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800841a:	637a      	str	r2, [r7, #52]	; 0x34
 800841c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800841e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008420:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008422:	e841 2300 	strex	r3, r2, [r1]
 8008426:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800842a:	2b00      	cmp	r3, #0
 800842c:	d1e5      	bne.n	80083fa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	3314      	adds	r3, #20
 8008434:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	e853 3f00 	ldrex	r3, [r3]
 800843c:	613b      	str	r3, [r7, #16]
   return(result);
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	f023 0301 	bic.w	r3, r3, #1
 8008444:	63bb      	str	r3, [r7, #56]	; 0x38
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	3314      	adds	r3, #20
 800844c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800844e:	623a      	str	r2, [r7, #32]
 8008450:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008452:	69f9      	ldr	r1, [r7, #28]
 8008454:	6a3a      	ldr	r2, [r7, #32]
 8008456:	e841 2300 	strex	r3, r2, [r1]
 800845a:	61bb      	str	r3, [r7, #24]
   return(result);
 800845c:	69bb      	ldr	r3, [r7, #24]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d1e5      	bne.n	800842e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2220      	movs	r2, #32
 8008466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2220      	movs	r2, #32
 800846e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2200      	movs	r2, #0
 8008476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800847a:	2303      	movs	r3, #3
 800847c:	e00f      	b.n	800849e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	4013      	ands	r3, r2
 8008488:	68ba      	ldr	r2, [r7, #8]
 800848a:	429a      	cmp	r2, r3
 800848c:	bf0c      	ite	eq
 800848e:	2301      	moveq	r3, #1
 8008490:	2300      	movne	r3, #0
 8008492:	b2db      	uxtb	r3, r3
 8008494:	461a      	mov	r2, r3
 8008496:	79fb      	ldrb	r3, [r7, #7]
 8008498:	429a      	cmp	r2, r3
 800849a:	d09f      	beq.n	80083dc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800849c:	2300      	movs	r3, #0
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3740      	adds	r7, #64	; 0x40
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
	...

080084a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80084a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80084ac:	b0c0      	sub	sp, #256	; 0x100
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80084b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	691b      	ldr	r3, [r3, #16]
 80084bc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80084c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084c4:	68d9      	ldr	r1, [r3, #12]
 80084c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084ca:	681a      	ldr	r2, [r3, #0]
 80084cc:	ea40 0301 	orr.w	r3, r0, r1
 80084d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80084d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084d6:	689a      	ldr	r2, [r3, #8]
 80084d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084dc:	691b      	ldr	r3, [r3, #16]
 80084de:	431a      	orrs	r2, r3
 80084e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084e4:	695b      	ldr	r3, [r3, #20]
 80084e6:	431a      	orrs	r2, r3
 80084e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084ec:	69db      	ldr	r3, [r3, #28]
 80084ee:	4313      	orrs	r3, r2
 80084f0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80084f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	68db      	ldr	r3, [r3, #12]
 80084fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008500:	f021 010c 	bic.w	r1, r1, #12
 8008504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008508:	681a      	ldr	r2, [r3, #0]
 800850a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800850e:	430b      	orrs	r3, r1
 8008510:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008512:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	695b      	ldr	r3, [r3, #20]
 800851a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800851e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008522:	6999      	ldr	r1, [r3, #24]
 8008524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008528:	681a      	ldr	r2, [r3, #0]
 800852a:	ea40 0301 	orr.w	r3, r0, r1
 800852e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	4b8f      	ldr	r3, [pc, #572]	; (8008774 <UART_SetConfig+0x2cc>)
 8008538:	429a      	cmp	r2, r3
 800853a:	d005      	beq.n	8008548 <UART_SetConfig+0xa0>
 800853c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008540:	681a      	ldr	r2, [r3, #0]
 8008542:	4b8d      	ldr	r3, [pc, #564]	; (8008778 <UART_SetConfig+0x2d0>)
 8008544:	429a      	cmp	r2, r3
 8008546:	d104      	bne.n	8008552 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008548:	f7fe f882 	bl	8006650 <HAL_RCC_GetPCLK2Freq>
 800854c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008550:	e003      	b.n	800855a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008552:	f7fe f869 	bl	8006628 <HAL_RCC_GetPCLK1Freq>
 8008556:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800855a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800855e:	69db      	ldr	r3, [r3, #28]
 8008560:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008564:	f040 810c 	bne.w	8008780 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008568:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800856c:	2200      	movs	r2, #0
 800856e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008572:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008576:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800857a:	4622      	mov	r2, r4
 800857c:	462b      	mov	r3, r5
 800857e:	1891      	adds	r1, r2, r2
 8008580:	65b9      	str	r1, [r7, #88]	; 0x58
 8008582:	415b      	adcs	r3, r3
 8008584:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008586:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800858a:	4621      	mov	r1, r4
 800858c:	eb12 0801 	adds.w	r8, r2, r1
 8008590:	4629      	mov	r1, r5
 8008592:	eb43 0901 	adc.w	r9, r3, r1
 8008596:	f04f 0200 	mov.w	r2, #0
 800859a:	f04f 0300 	mov.w	r3, #0
 800859e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80085a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80085a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80085aa:	4690      	mov	r8, r2
 80085ac:	4699      	mov	r9, r3
 80085ae:	4623      	mov	r3, r4
 80085b0:	eb18 0303 	adds.w	r3, r8, r3
 80085b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80085b8:	462b      	mov	r3, r5
 80085ba:	eb49 0303 	adc.w	r3, r9, r3
 80085be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80085c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	2200      	movs	r2, #0
 80085ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80085ce:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80085d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80085d6:	460b      	mov	r3, r1
 80085d8:	18db      	adds	r3, r3, r3
 80085da:	653b      	str	r3, [r7, #80]	; 0x50
 80085dc:	4613      	mov	r3, r2
 80085de:	eb42 0303 	adc.w	r3, r2, r3
 80085e2:	657b      	str	r3, [r7, #84]	; 0x54
 80085e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80085e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80085ec:	f7f8 f946 	bl	800087c <__aeabi_uldivmod>
 80085f0:	4602      	mov	r2, r0
 80085f2:	460b      	mov	r3, r1
 80085f4:	4b61      	ldr	r3, [pc, #388]	; (800877c <UART_SetConfig+0x2d4>)
 80085f6:	fba3 2302 	umull	r2, r3, r3, r2
 80085fa:	095b      	lsrs	r3, r3, #5
 80085fc:	011c      	lsls	r4, r3, #4
 80085fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008602:	2200      	movs	r2, #0
 8008604:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008608:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800860c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008610:	4642      	mov	r2, r8
 8008612:	464b      	mov	r3, r9
 8008614:	1891      	adds	r1, r2, r2
 8008616:	64b9      	str	r1, [r7, #72]	; 0x48
 8008618:	415b      	adcs	r3, r3
 800861a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800861c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008620:	4641      	mov	r1, r8
 8008622:	eb12 0a01 	adds.w	sl, r2, r1
 8008626:	4649      	mov	r1, r9
 8008628:	eb43 0b01 	adc.w	fp, r3, r1
 800862c:	f04f 0200 	mov.w	r2, #0
 8008630:	f04f 0300 	mov.w	r3, #0
 8008634:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008638:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800863c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008640:	4692      	mov	sl, r2
 8008642:	469b      	mov	fp, r3
 8008644:	4643      	mov	r3, r8
 8008646:	eb1a 0303 	adds.w	r3, sl, r3
 800864a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800864e:	464b      	mov	r3, r9
 8008650:	eb4b 0303 	adc.w	r3, fp, r3
 8008654:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	2200      	movs	r2, #0
 8008660:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008664:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008668:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800866c:	460b      	mov	r3, r1
 800866e:	18db      	adds	r3, r3, r3
 8008670:	643b      	str	r3, [r7, #64]	; 0x40
 8008672:	4613      	mov	r3, r2
 8008674:	eb42 0303 	adc.w	r3, r2, r3
 8008678:	647b      	str	r3, [r7, #68]	; 0x44
 800867a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800867e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008682:	f7f8 f8fb 	bl	800087c <__aeabi_uldivmod>
 8008686:	4602      	mov	r2, r0
 8008688:	460b      	mov	r3, r1
 800868a:	4611      	mov	r1, r2
 800868c:	4b3b      	ldr	r3, [pc, #236]	; (800877c <UART_SetConfig+0x2d4>)
 800868e:	fba3 2301 	umull	r2, r3, r3, r1
 8008692:	095b      	lsrs	r3, r3, #5
 8008694:	2264      	movs	r2, #100	; 0x64
 8008696:	fb02 f303 	mul.w	r3, r2, r3
 800869a:	1acb      	subs	r3, r1, r3
 800869c:	00db      	lsls	r3, r3, #3
 800869e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80086a2:	4b36      	ldr	r3, [pc, #216]	; (800877c <UART_SetConfig+0x2d4>)
 80086a4:	fba3 2302 	umull	r2, r3, r3, r2
 80086a8:	095b      	lsrs	r3, r3, #5
 80086aa:	005b      	lsls	r3, r3, #1
 80086ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80086b0:	441c      	add	r4, r3
 80086b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80086b6:	2200      	movs	r2, #0
 80086b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80086bc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80086c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80086c4:	4642      	mov	r2, r8
 80086c6:	464b      	mov	r3, r9
 80086c8:	1891      	adds	r1, r2, r2
 80086ca:	63b9      	str	r1, [r7, #56]	; 0x38
 80086cc:	415b      	adcs	r3, r3
 80086ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80086d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80086d4:	4641      	mov	r1, r8
 80086d6:	1851      	adds	r1, r2, r1
 80086d8:	6339      	str	r1, [r7, #48]	; 0x30
 80086da:	4649      	mov	r1, r9
 80086dc:	414b      	adcs	r3, r1
 80086de:	637b      	str	r3, [r7, #52]	; 0x34
 80086e0:	f04f 0200 	mov.w	r2, #0
 80086e4:	f04f 0300 	mov.w	r3, #0
 80086e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80086ec:	4659      	mov	r1, fp
 80086ee:	00cb      	lsls	r3, r1, #3
 80086f0:	4651      	mov	r1, sl
 80086f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80086f6:	4651      	mov	r1, sl
 80086f8:	00ca      	lsls	r2, r1, #3
 80086fa:	4610      	mov	r0, r2
 80086fc:	4619      	mov	r1, r3
 80086fe:	4603      	mov	r3, r0
 8008700:	4642      	mov	r2, r8
 8008702:	189b      	adds	r3, r3, r2
 8008704:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008708:	464b      	mov	r3, r9
 800870a:	460a      	mov	r2, r1
 800870c:	eb42 0303 	adc.w	r3, r2, r3
 8008710:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	2200      	movs	r2, #0
 800871c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008720:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008724:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008728:	460b      	mov	r3, r1
 800872a:	18db      	adds	r3, r3, r3
 800872c:	62bb      	str	r3, [r7, #40]	; 0x28
 800872e:	4613      	mov	r3, r2
 8008730:	eb42 0303 	adc.w	r3, r2, r3
 8008734:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008736:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800873a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800873e:	f7f8 f89d 	bl	800087c <__aeabi_uldivmod>
 8008742:	4602      	mov	r2, r0
 8008744:	460b      	mov	r3, r1
 8008746:	4b0d      	ldr	r3, [pc, #52]	; (800877c <UART_SetConfig+0x2d4>)
 8008748:	fba3 1302 	umull	r1, r3, r3, r2
 800874c:	095b      	lsrs	r3, r3, #5
 800874e:	2164      	movs	r1, #100	; 0x64
 8008750:	fb01 f303 	mul.w	r3, r1, r3
 8008754:	1ad3      	subs	r3, r2, r3
 8008756:	00db      	lsls	r3, r3, #3
 8008758:	3332      	adds	r3, #50	; 0x32
 800875a:	4a08      	ldr	r2, [pc, #32]	; (800877c <UART_SetConfig+0x2d4>)
 800875c:	fba2 2303 	umull	r2, r3, r2, r3
 8008760:	095b      	lsrs	r3, r3, #5
 8008762:	f003 0207 	and.w	r2, r3, #7
 8008766:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4422      	add	r2, r4
 800876e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008770:	e105      	b.n	800897e <UART_SetConfig+0x4d6>
 8008772:	bf00      	nop
 8008774:	40011000 	.word	0x40011000
 8008778:	40011400 	.word	0x40011400
 800877c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008780:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008784:	2200      	movs	r2, #0
 8008786:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800878a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800878e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008792:	4642      	mov	r2, r8
 8008794:	464b      	mov	r3, r9
 8008796:	1891      	adds	r1, r2, r2
 8008798:	6239      	str	r1, [r7, #32]
 800879a:	415b      	adcs	r3, r3
 800879c:	627b      	str	r3, [r7, #36]	; 0x24
 800879e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80087a2:	4641      	mov	r1, r8
 80087a4:	1854      	adds	r4, r2, r1
 80087a6:	4649      	mov	r1, r9
 80087a8:	eb43 0501 	adc.w	r5, r3, r1
 80087ac:	f04f 0200 	mov.w	r2, #0
 80087b0:	f04f 0300 	mov.w	r3, #0
 80087b4:	00eb      	lsls	r3, r5, #3
 80087b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80087ba:	00e2      	lsls	r2, r4, #3
 80087bc:	4614      	mov	r4, r2
 80087be:	461d      	mov	r5, r3
 80087c0:	4643      	mov	r3, r8
 80087c2:	18e3      	adds	r3, r4, r3
 80087c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80087c8:	464b      	mov	r3, r9
 80087ca:	eb45 0303 	adc.w	r3, r5, r3
 80087ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80087d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087d6:	685b      	ldr	r3, [r3, #4]
 80087d8:	2200      	movs	r2, #0
 80087da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80087de:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80087e2:	f04f 0200 	mov.w	r2, #0
 80087e6:	f04f 0300 	mov.w	r3, #0
 80087ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80087ee:	4629      	mov	r1, r5
 80087f0:	008b      	lsls	r3, r1, #2
 80087f2:	4621      	mov	r1, r4
 80087f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80087f8:	4621      	mov	r1, r4
 80087fa:	008a      	lsls	r2, r1, #2
 80087fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008800:	f7f8 f83c 	bl	800087c <__aeabi_uldivmod>
 8008804:	4602      	mov	r2, r0
 8008806:	460b      	mov	r3, r1
 8008808:	4b60      	ldr	r3, [pc, #384]	; (800898c <UART_SetConfig+0x4e4>)
 800880a:	fba3 2302 	umull	r2, r3, r3, r2
 800880e:	095b      	lsrs	r3, r3, #5
 8008810:	011c      	lsls	r4, r3, #4
 8008812:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008816:	2200      	movs	r2, #0
 8008818:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800881c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008820:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008824:	4642      	mov	r2, r8
 8008826:	464b      	mov	r3, r9
 8008828:	1891      	adds	r1, r2, r2
 800882a:	61b9      	str	r1, [r7, #24]
 800882c:	415b      	adcs	r3, r3
 800882e:	61fb      	str	r3, [r7, #28]
 8008830:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008834:	4641      	mov	r1, r8
 8008836:	1851      	adds	r1, r2, r1
 8008838:	6139      	str	r1, [r7, #16]
 800883a:	4649      	mov	r1, r9
 800883c:	414b      	adcs	r3, r1
 800883e:	617b      	str	r3, [r7, #20]
 8008840:	f04f 0200 	mov.w	r2, #0
 8008844:	f04f 0300 	mov.w	r3, #0
 8008848:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800884c:	4659      	mov	r1, fp
 800884e:	00cb      	lsls	r3, r1, #3
 8008850:	4651      	mov	r1, sl
 8008852:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008856:	4651      	mov	r1, sl
 8008858:	00ca      	lsls	r2, r1, #3
 800885a:	4610      	mov	r0, r2
 800885c:	4619      	mov	r1, r3
 800885e:	4603      	mov	r3, r0
 8008860:	4642      	mov	r2, r8
 8008862:	189b      	adds	r3, r3, r2
 8008864:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008868:	464b      	mov	r3, r9
 800886a:	460a      	mov	r2, r1
 800886c:	eb42 0303 	adc.w	r3, r2, r3
 8008870:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008878:	685b      	ldr	r3, [r3, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	67bb      	str	r3, [r7, #120]	; 0x78
 800887e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008880:	f04f 0200 	mov.w	r2, #0
 8008884:	f04f 0300 	mov.w	r3, #0
 8008888:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800888c:	4649      	mov	r1, r9
 800888e:	008b      	lsls	r3, r1, #2
 8008890:	4641      	mov	r1, r8
 8008892:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008896:	4641      	mov	r1, r8
 8008898:	008a      	lsls	r2, r1, #2
 800889a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800889e:	f7f7 ffed 	bl	800087c <__aeabi_uldivmod>
 80088a2:	4602      	mov	r2, r0
 80088a4:	460b      	mov	r3, r1
 80088a6:	4b39      	ldr	r3, [pc, #228]	; (800898c <UART_SetConfig+0x4e4>)
 80088a8:	fba3 1302 	umull	r1, r3, r3, r2
 80088ac:	095b      	lsrs	r3, r3, #5
 80088ae:	2164      	movs	r1, #100	; 0x64
 80088b0:	fb01 f303 	mul.w	r3, r1, r3
 80088b4:	1ad3      	subs	r3, r2, r3
 80088b6:	011b      	lsls	r3, r3, #4
 80088b8:	3332      	adds	r3, #50	; 0x32
 80088ba:	4a34      	ldr	r2, [pc, #208]	; (800898c <UART_SetConfig+0x4e4>)
 80088bc:	fba2 2303 	umull	r2, r3, r2, r3
 80088c0:	095b      	lsrs	r3, r3, #5
 80088c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80088c6:	441c      	add	r4, r3
 80088c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80088cc:	2200      	movs	r2, #0
 80088ce:	673b      	str	r3, [r7, #112]	; 0x70
 80088d0:	677a      	str	r2, [r7, #116]	; 0x74
 80088d2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80088d6:	4642      	mov	r2, r8
 80088d8:	464b      	mov	r3, r9
 80088da:	1891      	adds	r1, r2, r2
 80088dc:	60b9      	str	r1, [r7, #8]
 80088de:	415b      	adcs	r3, r3
 80088e0:	60fb      	str	r3, [r7, #12]
 80088e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80088e6:	4641      	mov	r1, r8
 80088e8:	1851      	adds	r1, r2, r1
 80088ea:	6039      	str	r1, [r7, #0]
 80088ec:	4649      	mov	r1, r9
 80088ee:	414b      	adcs	r3, r1
 80088f0:	607b      	str	r3, [r7, #4]
 80088f2:	f04f 0200 	mov.w	r2, #0
 80088f6:	f04f 0300 	mov.w	r3, #0
 80088fa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80088fe:	4659      	mov	r1, fp
 8008900:	00cb      	lsls	r3, r1, #3
 8008902:	4651      	mov	r1, sl
 8008904:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008908:	4651      	mov	r1, sl
 800890a:	00ca      	lsls	r2, r1, #3
 800890c:	4610      	mov	r0, r2
 800890e:	4619      	mov	r1, r3
 8008910:	4603      	mov	r3, r0
 8008912:	4642      	mov	r2, r8
 8008914:	189b      	adds	r3, r3, r2
 8008916:	66bb      	str	r3, [r7, #104]	; 0x68
 8008918:	464b      	mov	r3, r9
 800891a:	460a      	mov	r2, r1
 800891c:	eb42 0303 	adc.w	r3, r2, r3
 8008920:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	2200      	movs	r2, #0
 800892a:	663b      	str	r3, [r7, #96]	; 0x60
 800892c:	667a      	str	r2, [r7, #100]	; 0x64
 800892e:	f04f 0200 	mov.w	r2, #0
 8008932:	f04f 0300 	mov.w	r3, #0
 8008936:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800893a:	4649      	mov	r1, r9
 800893c:	008b      	lsls	r3, r1, #2
 800893e:	4641      	mov	r1, r8
 8008940:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008944:	4641      	mov	r1, r8
 8008946:	008a      	lsls	r2, r1, #2
 8008948:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800894c:	f7f7 ff96 	bl	800087c <__aeabi_uldivmod>
 8008950:	4602      	mov	r2, r0
 8008952:	460b      	mov	r3, r1
 8008954:	4b0d      	ldr	r3, [pc, #52]	; (800898c <UART_SetConfig+0x4e4>)
 8008956:	fba3 1302 	umull	r1, r3, r3, r2
 800895a:	095b      	lsrs	r3, r3, #5
 800895c:	2164      	movs	r1, #100	; 0x64
 800895e:	fb01 f303 	mul.w	r3, r1, r3
 8008962:	1ad3      	subs	r3, r2, r3
 8008964:	011b      	lsls	r3, r3, #4
 8008966:	3332      	adds	r3, #50	; 0x32
 8008968:	4a08      	ldr	r2, [pc, #32]	; (800898c <UART_SetConfig+0x4e4>)
 800896a:	fba2 2303 	umull	r2, r3, r2, r3
 800896e:	095b      	lsrs	r3, r3, #5
 8008970:	f003 020f 	and.w	r2, r3, #15
 8008974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4422      	add	r2, r4
 800897c:	609a      	str	r2, [r3, #8]
}
 800897e:	bf00      	nop
 8008980:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008984:	46bd      	mov	sp, r7
 8008986:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800898a:	bf00      	nop
 800898c:	51eb851f 	.word	0x51eb851f

08008990 <__NVIC_SetPriority>:
{
 8008990:	b480      	push	{r7}
 8008992:	b083      	sub	sp, #12
 8008994:	af00      	add	r7, sp, #0
 8008996:	4603      	mov	r3, r0
 8008998:	6039      	str	r1, [r7, #0]
 800899a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800899c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	db0a      	blt.n	80089ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	b2da      	uxtb	r2, r3
 80089a8:	490c      	ldr	r1, [pc, #48]	; (80089dc <__NVIC_SetPriority+0x4c>)
 80089aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089ae:	0112      	lsls	r2, r2, #4
 80089b0:	b2d2      	uxtb	r2, r2
 80089b2:	440b      	add	r3, r1
 80089b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80089b8:	e00a      	b.n	80089d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	b2da      	uxtb	r2, r3
 80089be:	4908      	ldr	r1, [pc, #32]	; (80089e0 <__NVIC_SetPriority+0x50>)
 80089c0:	79fb      	ldrb	r3, [r7, #7]
 80089c2:	f003 030f 	and.w	r3, r3, #15
 80089c6:	3b04      	subs	r3, #4
 80089c8:	0112      	lsls	r2, r2, #4
 80089ca:	b2d2      	uxtb	r2, r2
 80089cc:	440b      	add	r3, r1
 80089ce:	761a      	strb	r2, [r3, #24]
}
 80089d0:	bf00      	nop
 80089d2:	370c      	adds	r7, #12
 80089d4:	46bd      	mov	sp, r7
 80089d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089da:	4770      	bx	lr
 80089dc:	e000e100 	.word	0xe000e100
 80089e0:	e000ed00 	.word	0xe000ed00

080089e4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80089e4:	b580      	push	{r7, lr}
 80089e6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80089e8:	4b05      	ldr	r3, [pc, #20]	; (8008a00 <SysTick_Handler+0x1c>)
 80089ea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80089ec:	f001 ffe6 	bl	800a9bc <xTaskGetSchedulerState>
 80089f0:	4603      	mov	r3, r0
 80089f2:	2b01      	cmp	r3, #1
 80089f4:	d001      	beq.n	80089fa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80089f6:	f002 fdcf 	bl	800b598 <xPortSysTickHandler>
  }
}
 80089fa:	bf00      	nop
 80089fc:	bd80      	pop	{r7, pc}
 80089fe:	bf00      	nop
 8008a00:	e000e010 	.word	0xe000e010

08008a04 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008a04:	b580      	push	{r7, lr}
 8008a06:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008a08:	2100      	movs	r1, #0
 8008a0a:	f06f 0004 	mvn.w	r0, #4
 8008a0e:	f7ff ffbf 	bl	8008990 <__NVIC_SetPriority>
#endif
}
 8008a12:	bf00      	nop
 8008a14:	bd80      	pop	{r7, pc}
	...

08008a18 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a1e:	f3ef 8305 	mrs	r3, IPSR
 8008a22:	603b      	str	r3, [r7, #0]
  return(result);
 8008a24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d003      	beq.n	8008a32 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008a2a:	f06f 0305 	mvn.w	r3, #5
 8008a2e:	607b      	str	r3, [r7, #4]
 8008a30:	e00c      	b.n	8008a4c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008a32:	4b0a      	ldr	r3, [pc, #40]	; (8008a5c <osKernelInitialize+0x44>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d105      	bne.n	8008a46 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008a3a:	4b08      	ldr	r3, [pc, #32]	; (8008a5c <osKernelInitialize+0x44>)
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008a40:	2300      	movs	r3, #0
 8008a42:	607b      	str	r3, [r7, #4]
 8008a44:	e002      	b.n	8008a4c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008a46:	f04f 33ff 	mov.w	r3, #4294967295
 8008a4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008a4c:	687b      	ldr	r3, [r7, #4]
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	370c      	adds	r7, #12
 8008a52:	46bd      	mov	sp, r7
 8008a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a58:	4770      	bx	lr
 8008a5a:	bf00      	nop
 8008a5c:	2000354c 	.word	0x2000354c

08008a60 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b082      	sub	sp, #8
 8008a64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a66:	f3ef 8305 	mrs	r3, IPSR
 8008a6a:	603b      	str	r3, [r7, #0]
  return(result);
 8008a6c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d003      	beq.n	8008a7a <osKernelStart+0x1a>
    stat = osErrorISR;
 8008a72:	f06f 0305 	mvn.w	r3, #5
 8008a76:	607b      	str	r3, [r7, #4]
 8008a78:	e010      	b.n	8008a9c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008a7a:	4b0b      	ldr	r3, [pc, #44]	; (8008aa8 <osKernelStart+0x48>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	2b01      	cmp	r3, #1
 8008a80:	d109      	bne.n	8008a96 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008a82:	f7ff ffbf 	bl	8008a04 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008a86:	4b08      	ldr	r3, [pc, #32]	; (8008aa8 <osKernelStart+0x48>)
 8008a88:	2202      	movs	r2, #2
 8008a8a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008a8c:	f001 fb3a 	bl	800a104 <vTaskStartScheduler>
      stat = osOK;
 8008a90:	2300      	movs	r3, #0
 8008a92:	607b      	str	r3, [r7, #4]
 8008a94:	e002      	b.n	8008a9c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008a96:	f04f 33ff 	mov.w	r3, #4294967295
 8008a9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008a9c:	687b      	ldr	r3, [r7, #4]
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3708      	adds	r7, #8
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}
 8008aa6:	bf00      	nop
 8008aa8:	2000354c 	.word	0x2000354c

08008aac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b08e      	sub	sp, #56	; 0x38
 8008ab0:	af04      	add	r7, sp, #16
 8008ab2:	60f8      	str	r0, [r7, #12]
 8008ab4:	60b9      	str	r1, [r7, #8]
 8008ab6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008abc:	f3ef 8305 	mrs	r3, IPSR
 8008ac0:	617b      	str	r3, [r7, #20]
  return(result);
 8008ac2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d17e      	bne.n	8008bc6 <osThreadNew+0x11a>
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d07b      	beq.n	8008bc6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008ace:	2340      	movs	r3, #64	; 0x40
 8008ad0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008ad2:	2318      	movs	r3, #24
 8008ad4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8008ada:	f04f 33ff 	mov.w	r3, #4294967295
 8008ade:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d045      	beq.n	8008b72 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d002      	beq.n	8008af4 <osThreadNew+0x48>
        name = attr->name;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	699b      	ldr	r3, [r3, #24]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d002      	beq.n	8008b02 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	699b      	ldr	r3, [r3, #24]
 8008b00:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008b02:	69fb      	ldr	r3, [r7, #28]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d008      	beq.n	8008b1a <osThreadNew+0x6e>
 8008b08:	69fb      	ldr	r3, [r7, #28]
 8008b0a:	2b38      	cmp	r3, #56	; 0x38
 8008b0c:	d805      	bhi.n	8008b1a <osThreadNew+0x6e>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	f003 0301 	and.w	r3, r3, #1
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d001      	beq.n	8008b1e <osThreadNew+0x72>
        return (NULL);
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	e054      	b.n	8008bc8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	695b      	ldr	r3, [r3, #20]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d003      	beq.n	8008b2e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	695b      	ldr	r3, [r3, #20]
 8008b2a:	089b      	lsrs	r3, r3, #2
 8008b2c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	689b      	ldr	r3, [r3, #8]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d00e      	beq.n	8008b54 <osThreadNew+0xa8>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	68db      	ldr	r3, [r3, #12]
 8008b3a:	2bbb      	cmp	r3, #187	; 0xbb
 8008b3c:	d90a      	bls.n	8008b54 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d006      	beq.n	8008b54 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	695b      	ldr	r3, [r3, #20]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d002      	beq.n	8008b54 <osThreadNew+0xa8>
        mem = 1;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	61bb      	str	r3, [r7, #24]
 8008b52:	e010      	b.n	8008b76 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	689b      	ldr	r3, [r3, #8]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d10c      	bne.n	8008b76 <osThreadNew+0xca>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	68db      	ldr	r3, [r3, #12]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d108      	bne.n	8008b76 <osThreadNew+0xca>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	691b      	ldr	r3, [r3, #16]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d104      	bne.n	8008b76 <osThreadNew+0xca>
          mem = 0;
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	61bb      	str	r3, [r7, #24]
 8008b70:	e001      	b.n	8008b76 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008b72:	2300      	movs	r3, #0
 8008b74:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008b76:	69bb      	ldr	r3, [r7, #24]
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d110      	bne.n	8008b9e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008b80:	687a      	ldr	r2, [r7, #4]
 8008b82:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008b84:	9202      	str	r2, [sp, #8]
 8008b86:	9301      	str	r3, [sp, #4]
 8008b88:	69fb      	ldr	r3, [r7, #28]
 8008b8a:	9300      	str	r3, [sp, #0]
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	6a3a      	ldr	r2, [r7, #32]
 8008b90:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008b92:	68f8      	ldr	r0, [r7, #12]
 8008b94:	f001 f83a 	bl	8009c0c <xTaskCreateStatic>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	613b      	str	r3, [r7, #16]
 8008b9c:	e013      	b.n	8008bc6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008b9e:	69bb      	ldr	r3, [r7, #24]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d110      	bne.n	8008bc6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008ba4:	6a3b      	ldr	r3, [r7, #32]
 8008ba6:	b29a      	uxth	r2, r3
 8008ba8:	f107 0310 	add.w	r3, r7, #16
 8008bac:	9301      	str	r3, [sp, #4]
 8008bae:	69fb      	ldr	r3, [r7, #28]
 8008bb0:	9300      	str	r3, [sp, #0]
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008bb6:	68f8      	ldr	r0, [r7, #12]
 8008bb8:	f001 f885 	bl	8009cc6 <xTaskCreate>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	2b01      	cmp	r3, #1
 8008bc0:	d001      	beq.n	8008bc6 <osThreadNew+0x11a>
            hTask = NULL;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008bc6:	693b      	ldr	r3, [r7, #16]
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	3728      	adds	r7, #40	; 0x28
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}

08008bd0 <osThreadResume>:
  }

  return (stat);
}

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b086      	sub	sp, #24
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bdc:	f3ef 8305 	mrs	r3, IPSR
 8008be0:	60fb      	str	r3, [r7, #12]
  return(result);
 8008be2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d003      	beq.n	8008bf0 <osThreadResume+0x20>
    stat = osErrorISR;
 8008be8:	f06f 0305 	mvn.w	r3, #5
 8008bec:	617b      	str	r3, [r7, #20]
 8008bee:	e00b      	b.n	8008c08 <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 8008bf0:	693b      	ldr	r3, [r7, #16]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d103      	bne.n	8008bfe <osThreadResume+0x2e>
    stat = osErrorParameter;
 8008bf6:	f06f 0303 	mvn.w	r3, #3
 8008bfa:	617b      	str	r3, [r7, #20]
 8008bfc:	e004      	b.n	8008c08 <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 8008c02:	6938      	ldr	r0, [r7, #16]
 8008c04:	f001 fa20 	bl	800a048 <vTaskResume>
  }

  return (stat);
 8008c08:	697b      	ldr	r3, [r7, #20]
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3718      	adds	r7, #24
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}

08008c12 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008c12:	b580      	push	{r7, lr}
 8008c14:	b084      	sub	sp, #16
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c1a:	f3ef 8305 	mrs	r3, IPSR
 8008c1e:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c20:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d003      	beq.n	8008c2e <osDelay+0x1c>
    stat = osErrorISR;
 8008c26:	f06f 0305 	mvn.w	r3, #5
 8008c2a:	60fb      	str	r3, [r7, #12]
 8008c2c:	e007      	b.n	8008c3e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d002      	beq.n	8008c3e <osDelay+0x2c>
      vTaskDelay(ticks);
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f001 f99f 	bl	8009f7c <vTaskDelay>
    }
  }

  return (stat);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	3710      	adds	r7, #16
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}

08008c48 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b08a      	sub	sp, #40	; 0x28
 8008c4c:	af02      	add	r7, sp, #8
 8008c4e:	60f8      	str	r0, [r7, #12]
 8008c50:	60b9      	str	r1, [r7, #8]
 8008c52:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008c54:	2300      	movs	r3, #0
 8008c56:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c58:	f3ef 8305 	mrs	r3, IPSR
 8008c5c:	613b      	str	r3, [r7, #16]
  return(result);
 8008c5e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d15f      	bne.n	8008d24 <osMessageQueueNew+0xdc>
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d05c      	beq.n	8008d24 <osMessageQueueNew+0xdc>
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d059      	beq.n	8008d24 <osMessageQueueNew+0xdc>
    mem = -1;
 8008c70:	f04f 33ff 	mov.w	r3, #4294967295
 8008c74:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d029      	beq.n	8008cd0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	689b      	ldr	r3, [r3, #8]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d012      	beq.n	8008caa <osMessageQueueNew+0x62>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	68db      	ldr	r3, [r3, #12]
 8008c88:	2b4f      	cmp	r3, #79	; 0x4f
 8008c8a:	d90e      	bls.n	8008caa <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d00a      	beq.n	8008caa <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	695a      	ldr	r2, [r3, #20]
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	68b9      	ldr	r1, [r7, #8]
 8008c9c:	fb01 f303 	mul.w	r3, r1, r3
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d302      	bcc.n	8008caa <osMessageQueueNew+0x62>
        mem = 1;
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	61bb      	str	r3, [r7, #24]
 8008ca8:	e014      	b.n	8008cd4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d110      	bne.n	8008cd4 <osMessageQueueNew+0x8c>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	68db      	ldr	r3, [r3, #12]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d10c      	bne.n	8008cd4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d108      	bne.n	8008cd4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	695b      	ldr	r3, [r3, #20]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d104      	bne.n	8008cd4 <osMessageQueueNew+0x8c>
          mem = 0;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	61bb      	str	r3, [r7, #24]
 8008cce:	e001      	b.n	8008cd4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008cd4:	69bb      	ldr	r3, [r7, #24]
 8008cd6:	2b01      	cmp	r3, #1
 8008cd8:	d10b      	bne.n	8008cf2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	691a      	ldr	r2, [r3, #16]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	689b      	ldr	r3, [r3, #8]
 8008ce2:	2100      	movs	r1, #0
 8008ce4:	9100      	str	r1, [sp, #0]
 8008ce6:	68b9      	ldr	r1, [r7, #8]
 8008ce8:	68f8      	ldr	r0, [r7, #12]
 8008cea:	f000 fa51 	bl	8009190 <xQueueGenericCreateStatic>
 8008cee:	61f8      	str	r0, [r7, #28]
 8008cf0:	e008      	b.n	8008d04 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8008cf2:	69bb      	ldr	r3, [r7, #24]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d105      	bne.n	8008d04 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	68b9      	ldr	r1, [r7, #8]
 8008cfc:	68f8      	ldr	r0, [r7, #12]
 8008cfe:	f000 fabf 	bl	8009280 <xQueueGenericCreate>
 8008d02:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008d04:	69fb      	ldr	r3, [r7, #28]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d00c      	beq.n	8008d24 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d003      	beq.n	8008d18 <osMessageQueueNew+0xd0>
        name = attr->name;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	617b      	str	r3, [r7, #20]
 8008d16:	e001      	b.n	8008d1c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8008d1c:	6979      	ldr	r1, [r7, #20]
 8008d1e:	69f8      	ldr	r0, [r7, #28]
 8008d20:	f000 ff16 	bl	8009b50 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008d24:	69fb      	ldr	r3, [r7, #28]
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3720      	adds	r7, #32
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}
	...

08008d30 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b088      	sub	sp, #32
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	60f8      	str	r0, [r7, #12]
 8008d38:	60b9      	str	r1, [r7, #8]
 8008d3a:	603b      	str	r3, [r7, #0]
 8008d3c:	4613      	mov	r3, r2
 8008d3e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008d44:	2300      	movs	r3, #0
 8008d46:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d48:	f3ef 8305 	mrs	r3, IPSR
 8008d4c:	617b      	str	r3, [r7, #20]
  return(result);
 8008d4e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d028      	beq.n	8008da6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008d54:	69bb      	ldr	r3, [r7, #24]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d005      	beq.n	8008d66 <osMessageQueuePut+0x36>
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d002      	beq.n	8008d66 <osMessageQueuePut+0x36>
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d003      	beq.n	8008d6e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8008d66:	f06f 0303 	mvn.w	r3, #3
 8008d6a:	61fb      	str	r3, [r7, #28]
 8008d6c:	e038      	b.n	8008de0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8008d72:	f107 0210 	add.w	r2, r7, #16
 8008d76:	2300      	movs	r3, #0
 8008d78:	68b9      	ldr	r1, [r7, #8]
 8008d7a:	69b8      	ldr	r0, [r7, #24]
 8008d7c:	f000 fbdc 	bl	8009538 <xQueueGenericSendFromISR>
 8008d80:	4603      	mov	r3, r0
 8008d82:	2b01      	cmp	r3, #1
 8008d84:	d003      	beq.n	8008d8e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8008d86:	f06f 0302 	mvn.w	r3, #2
 8008d8a:	61fb      	str	r3, [r7, #28]
 8008d8c:	e028      	b.n	8008de0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8008d8e:	693b      	ldr	r3, [r7, #16]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d025      	beq.n	8008de0 <osMessageQueuePut+0xb0>
 8008d94:	4b15      	ldr	r3, [pc, #84]	; (8008dec <osMessageQueuePut+0xbc>)
 8008d96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d9a:	601a      	str	r2, [r3, #0]
 8008d9c:	f3bf 8f4f 	dsb	sy
 8008da0:	f3bf 8f6f 	isb	sy
 8008da4:	e01c      	b.n	8008de0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008da6:	69bb      	ldr	r3, [r7, #24]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d002      	beq.n	8008db2 <osMessageQueuePut+0x82>
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d103      	bne.n	8008dba <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8008db2:	f06f 0303 	mvn.w	r3, #3
 8008db6:	61fb      	str	r3, [r7, #28]
 8008db8:	e012      	b.n	8008de0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008dba:	2300      	movs	r3, #0
 8008dbc:	683a      	ldr	r2, [r7, #0]
 8008dbe:	68b9      	ldr	r1, [r7, #8]
 8008dc0:	69b8      	ldr	r0, [r7, #24]
 8008dc2:	f000 fabb 	bl	800933c <xQueueGenericSend>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d009      	beq.n	8008de0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d003      	beq.n	8008dda <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8008dd2:	f06f 0301 	mvn.w	r3, #1
 8008dd6:	61fb      	str	r3, [r7, #28]
 8008dd8:	e002      	b.n	8008de0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8008dda:	f06f 0302 	mvn.w	r3, #2
 8008dde:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008de0:	69fb      	ldr	r3, [r7, #28]
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	3720      	adds	r7, #32
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}
 8008dea:	bf00      	nop
 8008dec:	e000ed04 	.word	0xe000ed04

08008df0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b088      	sub	sp, #32
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	60f8      	str	r0, [r7, #12]
 8008df8:	60b9      	str	r1, [r7, #8]
 8008dfa:	607a      	str	r2, [r7, #4]
 8008dfc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008e02:	2300      	movs	r3, #0
 8008e04:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e06:	f3ef 8305 	mrs	r3, IPSR
 8008e0a:	617b      	str	r3, [r7, #20]
  return(result);
 8008e0c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d028      	beq.n	8008e64 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008e12:	69bb      	ldr	r3, [r7, #24]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d005      	beq.n	8008e24 <osMessageQueueGet+0x34>
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d002      	beq.n	8008e24 <osMessageQueueGet+0x34>
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d003      	beq.n	8008e2c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8008e24:	f06f 0303 	mvn.w	r3, #3
 8008e28:	61fb      	str	r3, [r7, #28]
 8008e2a:	e037      	b.n	8008e9c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8008e30:	f107 0310 	add.w	r3, r7, #16
 8008e34:	461a      	mov	r2, r3
 8008e36:	68b9      	ldr	r1, [r7, #8]
 8008e38:	69b8      	ldr	r0, [r7, #24]
 8008e3a:	f000 fcf9 	bl	8009830 <xQueueReceiveFromISR>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d003      	beq.n	8008e4c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8008e44:	f06f 0302 	mvn.w	r3, #2
 8008e48:	61fb      	str	r3, [r7, #28]
 8008e4a:	e027      	b.n	8008e9c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8008e4c:	693b      	ldr	r3, [r7, #16]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d024      	beq.n	8008e9c <osMessageQueueGet+0xac>
 8008e52:	4b15      	ldr	r3, [pc, #84]	; (8008ea8 <osMessageQueueGet+0xb8>)
 8008e54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e58:	601a      	str	r2, [r3, #0]
 8008e5a:	f3bf 8f4f 	dsb	sy
 8008e5e:	f3bf 8f6f 	isb	sy
 8008e62:	e01b      	b.n	8008e9c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008e64:	69bb      	ldr	r3, [r7, #24]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d002      	beq.n	8008e70 <osMessageQueueGet+0x80>
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d103      	bne.n	8008e78 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8008e70:	f06f 0303 	mvn.w	r3, #3
 8008e74:	61fb      	str	r3, [r7, #28]
 8008e76:	e011      	b.n	8008e9c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008e78:	683a      	ldr	r2, [r7, #0]
 8008e7a:	68b9      	ldr	r1, [r7, #8]
 8008e7c:	69b8      	ldr	r0, [r7, #24]
 8008e7e:	f000 fbf7 	bl	8009670 <xQueueReceive>
 8008e82:	4603      	mov	r3, r0
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	d009      	beq.n	8008e9c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d003      	beq.n	8008e96 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8008e8e:	f06f 0301 	mvn.w	r3, #1
 8008e92:	61fb      	str	r3, [r7, #28]
 8008e94:	e002      	b.n	8008e9c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8008e96:	f06f 0302 	mvn.w	r3, #2
 8008e9a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008e9c:	69fb      	ldr	r3, [r7, #28]
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3720      	adds	r7, #32
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bd80      	pop	{r7, pc}
 8008ea6:	bf00      	nop
 8008ea8:	e000ed04 	.word	0xe000ed04

08008eac <osMessageQueueReset>:
  }

  return (space);
}

osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b086      	sub	sp, #24
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008eb8:	f3ef 8305 	mrs	r3, IPSR
 8008ebc:	60fb      	str	r3, [r7, #12]
  return(result);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d003      	beq.n	8008ecc <osMessageQueueReset+0x20>
    stat = osErrorISR;
 8008ec4:	f06f 0305 	mvn.w	r3, #5
 8008ec8:	617b      	str	r3, [r7, #20]
 8008eca:	e00c      	b.n	8008ee6 <osMessageQueueReset+0x3a>
  }
  else if (hQueue == NULL) {
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d103      	bne.n	8008eda <osMessageQueueReset+0x2e>
    stat = osErrorParameter;
 8008ed2:	f06f 0303 	mvn.w	r3, #3
 8008ed6:	617b      	str	r3, [r7, #20]
 8008ed8:	e005      	b.n	8008ee6 <osMessageQueueReset+0x3a>
  }
  else {
    stat = osOK;
 8008eda:	2300      	movs	r3, #0
 8008edc:	617b      	str	r3, [r7, #20]
    (void)xQueueReset (hQueue);
 8008ede:	2100      	movs	r1, #0
 8008ee0:	6938      	ldr	r0, [r7, #16]
 8008ee2:	f000 f8ed 	bl	80090c0 <xQueueGenericReset>
  }

  return (stat);
 8008ee6:	697b      	ldr	r3, [r7, #20]
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	3718      	adds	r7, #24
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}

08008ef0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008ef0:	b480      	push	{r7}
 8008ef2:	b085      	sub	sp, #20
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	60f8      	str	r0, [r7, #12]
 8008ef8:	60b9      	str	r1, [r7, #8]
 8008efa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	4a07      	ldr	r2, [pc, #28]	; (8008f1c <vApplicationGetIdleTaskMemory+0x2c>)
 8008f00:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	4a06      	ldr	r2, [pc, #24]	; (8008f20 <vApplicationGetIdleTaskMemory+0x30>)
 8008f06:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2240      	movs	r2, #64	; 0x40
 8008f0c:	601a      	str	r2, [r3, #0]
}
 8008f0e:	bf00      	nop
 8008f10:	3714      	adds	r7, #20
 8008f12:	46bd      	mov	sp, r7
 8008f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f18:	4770      	bx	lr
 8008f1a:	bf00      	nop
 8008f1c:	20003550 	.word	0x20003550
 8008f20:	2000360c 	.word	0x2000360c

08008f24 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008f24:	b480      	push	{r7}
 8008f26:	b085      	sub	sp, #20
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	60f8      	str	r0, [r7, #12]
 8008f2c:	60b9      	str	r1, [r7, #8]
 8008f2e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	4a07      	ldr	r2, [pc, #28]	; (8008f50 <vApplicationGetTimerTaskMemory+0x2c>)
 8008f34:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	4a06      	ldr	r2, [pc, #24]	; (8008f54 <vApplicationGetTimerTaskMemory+0x30>)
 8008f3a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2280      	movs	r2, #128	; 0x80
 8008f40:	601a      	str	r2, [r3, #0]
}
 8008f42:	bf00      	nop
 8008f44:	3714      	adds	r7, #20
 8008f46:	46bd      	mov	sp, r7
 8008f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4c:	4770      	bx	lr
 8008f4e:	bf00      	nop
 8008f50:	2000370c 	.word	0x2000370c
 8008f54:	200037c8 	.word	0x200037c8

08008f58 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b083      	sub	sp, #12
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f103 0208 	add.w	r2, r3, #8
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f70:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f103 0208 	add.w	r2, r3, #8
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f103 0208 	add.w	r2, r3, #8
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008f8c:	bf00      	nop
 8008f8e:	370c      	adds	r7, #12
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr

08008f98 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b083      	sub	sp, #12
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008fa6:	bf00      	nop
 8008fa8:	370c      	adds	r7, #12
 8008faa:	46bd      	mov	sp, r7
 8008fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb0:	4770      	bx	lr

08008fb2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008fb2:	b480      	push	{r7}
 8008fb4:	b085      	sub	sp, #20
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	6078      	str	r0, [r7, #4]
 8008fba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	685b      	ldr	r3, [r3, #4]
 8008fc0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	68fa      	ldr	r2, [r7, #12]
 8008fc6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	689a      	ldr	r2, [r3, #8]
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	683a      	ldr	r2, [r7, #0]
 8008fd6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	683a      	ldr	r2, [r7, #0]
 8008fdc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	687a      	ldr	r2, [r7, #4]
 8008fe2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	1c5a      	adds	r2, r3, #1
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	601a      	str	r2, [r3, #0]
}
 8008fee:	bf00      	nop
 8008ff0:	3714      	adds	r7, #20
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff8:	4770      	bx	lr

08008ffa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008ffa:	b480      	push	{r7}
 8008ffc:	b085      	sub	sp, #20
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
 8009002:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009010:	d103      	bne.n	800901a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	691b      	ldr	r3, [r3, #16]
 8009016:	60fb      	str	r3, [r7, #12]
 8009018:	e00c      	b.n	8009034 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	3308      	adds	r3, #8
 800901e:	60fb      	str	r3, [r7, #12]
 8009020:	e002      	b.n	8009028 <vListInsert+0x2e>
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	60fb      	str	r3, [r7, #12]
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	68ba      	ldr	r2, [r7, #8]
 8009030:	429a      	cmp	r2, r3
 8009032:	d2f6      	bcs.n	8009022 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	685a      	ldr	r2, [r3, #4]
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	683a      	ldr	r2, [r7, #0]
 8009042:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	68fa      	ldr	r2, [r7, #12]
 8009048:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	683a      	ldr	r2, [r7, #0]
 800904e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	1c5a      	adds	r2, r3, #1
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	601a      	str	r2, [r3, #0]
}
 8009060:	bf00      	nop
 8009062:	3714      	adds	r7, #20
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr

0800906c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800906c:	b480      	push	{r7}
 800906e:	b085      	sub	sp, #20
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	691b      	ldr	r3, [r3, #16]
 8009078:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	685b      	ldr	r3, [r3, #4]
 800907e:	687a      	ldr	r2, [r7, #4]
 8009080:	6892      	ldr	r2, [r2, #8]
 8009082:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	689b      	ldr	r3, [r3, #8]
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	6852      	ldr	r2, [r2, #4]
 800908c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	687a      	ldr	r2, [r7, #4]
 8009094:	429a      	cmp	r2, r3
 8009096:	d103      	bne.n	80090a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	689a      	ldr	r2, [r3, #8]
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2200      	movs	r2, #0
 80090a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	1e5a      	subs	r2, r3, #1
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3714      	adds	r7, #20
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr

080090c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b084      	sub	sp, #16
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d10a      	bne.n	80090ea <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80090d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090d8:	f383 8811 	msr	BASEPRI, r3
 80090dc:	f3bf 8f6f 	isb	sy
 80090e0:	f3bf 8f4f 	dsb	sy
 80090e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80090e6:	bf00      	nop
 80090e8:	e7fe      	b.n	80090e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80090ea:	f002 f9c3 	bl	800b474 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090f6:	68f9      	ldr	r1, [r7, #12]
 80090f8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80090fa:	fb01 f303 	mul.w	r3, r1, r3
 80090fe:	441a      	add	r2, r3
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2200      	movs	r2, #0
 8009108:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681a      	ldr	r2, [r3, #0]
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681a      	ldr	r2, [r3, #0]
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800911a:	3b01      	subs	r3, #1
 800911c:	68f9      	ldr	r1, [r7, #12]
 800911e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009120:	fb01 f303 	mul.w	r3, r1, r3
 8009124:	441a      	add	r2, r3
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	22ff      	movs	r2, #255	; 0xff
 800912e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	22ff      	movs	r2, #255	; 0xff
 8009136:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d114      	bne.n	800916a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	691b      	ldr	r3, [r3, #16]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d01a      	beq.n	800917e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	3310      	adds	r3, #16
 800914c:	4618      	mov	r0, r3
 800914e:	f001 fa73 	bl	800a638 <xTaskRemoveFromEventList>
 8009152:	4603      	mov	r3, r0
 8009154:	2b00      	cmp	r3, #0
 8009156:	d012      	beq.n	800917e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009158:	4b0c      	ldr	r3, [pc, #48]	; (800918c <xQueueGenericReset+0xcc>)
 800915a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800915e:	601a      	str	r2, [r3, #0]
 8009160:	f3bf 8f4f 	dsb	sy
 8009164:	f3bf 8f6f 	isb	sy
 8009168:	e009      	b.n	800917e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	3310      	adds	r3, #16
 800916e:	4618      	mov	r0, r3
 8009170:	f7ff fef2 	bl	8008f58 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	3324      	adds	r3, #36	; 0x24
 8009178:	4618      	mov	r0, r3
 800917a:	f7ff feed 	bl	8008f58 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800917e:	f002 f9a9 	bl	800b4d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009182:	2301      	movs	r3, #1
}
 8009184:	4618      	mov	r0, r3
 8009186:	3710      	adds	r7, #16
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}
 800918c:	e000ed04 	.word	0xe000ed04

08009190 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009190:	b580      	push	{r7, lr}
 8009192:	b08e      	sub	sp, #56	; 0x38
 8009194:	af02      	add	r7, sp, #8
 8009196:	60f8      	str	r0, [r7, #12]
 8009198:	60b9      	str	r1, [r7, #8]
 800919a:	607a      	str	r2, [r7, #4]
 800919c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d10a      	bne.n	80091ba <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80091a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091a8:	f383 8811 	msr	BASEPRI, r3
 80091ac:	f3bf 8f6f 	isb	sy
 80091b0:	f3bf 8f4f 	dsb	sy
 80091b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80091b6:	bf00      	nop
 80091b8:	e7fe      	b.n	80091b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d10a      	bne.n	80091d6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80091c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091c4:	f383 8811 	msr	BASEPRI, r3
 80091c8:	f3bf 8f6f 	isb	sy
 80091cc:	f3bf 8f4f 	dsb	sy
 80091d0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80091d2:	bf00      	nop
 80091d4:	e7fe      	b.n	80091d4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d002      	beq.n	80091e2 <xQueueGenericCreateStatic+0x52>
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d001      	beq.n	80091e6 <xQueueGenericCreateStatic+0x56>
 80091e2:	2301      	movs	r3, #1
 80091e4:	e000      	b.n	80091e8 <xQueueGenericCreateStatic+0x58>
 80091e6:	2300      	movs	r3, #0
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d10a      	bne.n	8009202 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80091ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091f0:	f383 8811 	msr	BASEPRI, r3
 80091f4:	f3bf 8f6f 	isb	sy
 80091f8:	f3bf 8f4f 	dsb	sy
 80091fc:	623b      	str	r3, [r7, #32]
}
 80091fe:	bf00      	nop
 8009200:	e7fe      	b.n	8009200 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d102      	bne.n	800920e <xQueueGenericCreateStatic+0x7e>
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d101      	bne.n	8009212 <xQueueGenericCreateStatic+0x82>
 800920e:	2301      	movs	r3, #1
 8009210:	e000      	b.n	8009214 <xQueueGenericCreateStatic+0x84>
 8009212:	2300      	movs	r3, #0
 8009214:	2b00      	cmp	r3, #0
 8009216:	d10a      	bne.n	800922e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800921c:	f383 8811 	msr	BASEPRI, r3
 8009220:	f3bf 8f6f 	isb	sy
 8009224:	f3bf 8f4f 	dsb	sy
 8009228:	61fb      	str	r3, [r7, #28]
}
 800922a:	bf00      	nop
 800922c:	e7fe      	b.n	800922c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800922e:	2350      	movs	r3, #80	; 0x50
 8009230:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	2b50      	cmp	r3, #80	; 0x50
 8009236:	d00a      	beq.n	800924e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800923c:	f383 8811 	msr	BASEPRI, r3
 8009240:	f3bf 8f6f 	isb	sy
 8009244:	f3bf 8f4f 	dsb	sy
 8009248:	61bb      	str	r3, [r7, #24]
}
 800924a:	bf00      	nop
 800924c:	e7fe      	b.n	800924c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800924e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009256:	2b00      	cmp	r3, #0
 8009258:	d00d      	beq.n	8009276 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800925a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800925c:	2201      	movs	r2, #1
 800925e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009262:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009268:	9300      	str	r3, [sp, #0]
 800926a:	4613      	mov	r3, r2
 800926c:	687a      	ldr	r2, [r7, #4]
 800926e:	68b9      	ldr	r1, [r7, #8]
 8009270:	68f8      	ldr	r0, [r7, #12]
 8009272:	f000 f83f 	bl	80092f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009278:	4618      	mov	r0, r3
 800927a:	3730      	adds	r7, #48	; 0x30
 800927c:	46bd      	mov	sp, r7
 800927e:	bd80      	pop	{r7, pc}

08009280 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009280:	b580      	push	{r7, lr}
 8009282:	b08a      	sub	sp, #40	; 0x28
 8009284:	af02      	add	r7, sp, #8
 8009286:	60f8      	str	r0, [r7, #12]
 8009288:	60b9      	str	r1, [r7, #8]
 800928a:	4613      	mov	r3, r2
 800928c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d10a      	bne.n	80092aa <xQueueGenericCreate+0x2a>
	__asm volatile
 8009294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009298:	f383 8811 	msr	BASEPRI, r3
 800929c:	f3bf 8f6f 	isb	sy
 80092a0:	f3bf 8f4f 	dsb	sy
 80092a4:	613b      	str	r3, [r7, #16]
}
 80092a6:	bf00      	nop
 80092a8:	e7fe      	b.n	80092a8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	68ba      	ldr	r2, [r7, #8]
 80092ae:	fb02 f303 	mul.w	r3, r2, r3
 80092b2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80092b4:	69fb      	ldr	r3, [r7, #28]
 80092b6:	3350      	adds	r3, #80	; 0x50
 80092b8:	4618      	mov	r0, r3
 80092ba:	f002 f9fd 	bl	800b6b8 <pvPortMalloc>
 80092be:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80092c0:	69bb      	ldr	r3, [r7, #24]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d011      	beq.n	80092ea <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80092c6:	69bb      	ldr	r3, [r7, #24]
 80092c8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80092ca:	697b      	ldr	r3, [r7, #20]
 80092cc:	3350      	adds	r3, #80	; 0x50
 80092ce:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80092d0:	69bb      	ldr	r3, [r7, #24]
 80092d2:	2200      	movs	r2, #0
 80092d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80092d8:	79fa      	ldrb	r2, [r7, #7]
 80092da:	69bb      	ldr	r3, [r7, #24]
 80092dc:	9300      	str	r3, [sp, #0]
 80092de:	4613      	mov	r3, r2
 80092e0:	697a      	ldr	r2, [r7, #20]
 80092e2:	68b9      	ldr	r1, [r7, #8]
 80092e4:	68f8      	ldr	r0, [r7, #12]
 80092e6:	f000 f805 	bl	80092f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80092ea:	69bb      	ldr	r3, [r7, #24]
	}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3720      	adds	r7, #32
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b084      	sub	sp, #16
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	60b9      	str	r1, [r7, #8]
 80092fe:	607a      	str	r2, [r7, #4]
 8009300:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d103      	bne.n	8009310 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009308:	69bb      	ldr	r3, [r7, #24]
 800930a:	69ba      	ldr	r2, [r7, #24]
 800930c:	601a      	str	r2, [r3, #0]
 800930e:	e002      	b.n	8009316 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009310:	69bb      	ldr	r3, [r7, #24]
 8009312:	687a      	ldr	r2, [r7, #4]
 8009314:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009316:	69bb      	ldr	r3, [r7, #24]
 8009318:	68fa      	ldr	r2, [r7, #12]
 800931a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800931c:	69bb      	ldr	r3, [r7, #24]
 800931e:	68ba      	ldr	r2, [r7, #8]
 8009320:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009322:	2101      	movs	r1, #1
 8009324:	69b8      	ldr	r0, [r7, #24]
 8009326:	f7ff fecb 	bl	80090c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800932a:	69bb      	ldr	r3, [r7, #24]
 800932c:	78fa      	ldrb	r2, [r7, #3]
 800932e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009332:	bf00      	nop
 8009334:	3710      	adds	r7, #16
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}
	...

0800933c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b08e      	sub	sp, #56	; 0x38
 8009340:	af00      	add	r7, sp, #0
 8009342:	60f8      	str	r0, [r7, #12]
 8009344:	60b9      	str	r1, [r7, #8]
 8009346:	607a      	str	r2, [r7, #4]
 8009348:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800934a:	2300      	movs	r3, #0
 800934c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009354:	2b00      	cmp	r3, #0
 8009356:	d10a      	bne.n	800936e <xQueueGenericSend+0x32>
	__asm volatile
 8009358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800935c:	f383 8811 	msr	BASEPRI, r3
 8009360:	f3bf 8f6f 	isb	sy
 8009364:	f3bf 8f4f 	dsb	sy
 8009368:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800936a:	bf00      	nop
 800936c:	e7fe      	b.n	800936c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d103      	bne.n	800937c <xQueueGenericSend+0x40>
 8009374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009378:	2b00      	cmp	r3, #0
 800937a:	d101      	bne.n	8009380 <xQueueGenericSend+0x44>
 800937c:	2301      	movs	r3, #1
 800937e:	e000      	b.n	8009382 <xQueueGenericSend+0x46>
 8009380:	2300      	movs	r3, #0
 8009382:	2b00      	cmp	r3, #0
 8009384:	d10a      	bne.n	800939c <xQueueGenericSend+0x60>
	__asm volatile
 8009386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800938a:	f383 8811 	msr	BASEPRI, r3
 800938e:	f3bf 8f6f 	isb	sy
 8009392:	f3bf 8f4f 	dsb	sy
 8009396:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009398:	bf00      	nop
 800939a:	e7fe      	b.n	800939a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	2b02      	cmp	r3, #2
 80093a0:	d103      	bne.n	80093aa <xQueueGenericSend+0x6e>
 80093a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093a6:	2b01      	cmp	r3, #1
 80093a8:	d101      	bne.n	80093ae <xQueueGenericSend+0x72>
 80093aa:	2301      	movs	r3, #1
 80093ac:	e000      	b.n	80093b0 <xQueueGenericSend+0x74>
 80093ae:	2300      	movs	r3, #0
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d10a      	bne.n	80093ca <xQueueGenericSend+0x8e>
	__asm volatile
 80093b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b8:	f383 8811 	msr	BASEPRI, r3
 80093bc:	f3bf 8f6f 	isb	sy
 80093c0:	f3bf 8f4f 	dsb	sy
 80093c4:	623b      	str	r3, [r7, #32]
}
 80093c6:	bf00      	nop
 80093c8:	e7fe      	b.n	80093c8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80093ca:	f001 faf7 	bl	800a9bc <xTaskGetSchedulerState>
 80093ce:	4603      	mov	r3, r0
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d102      	bne.n	80093da <xQueueGenericSend+0x9e>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d101      	bne.n	80093de <xQueueGenericSend+0xa2>
 80093da:	2301      	movs	r3, #1
 80093dc:	e000      	b.n	80093e0 <xQueueGenericSend+0xa4>
 80093de:	2300      	movs	r3, #0
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d10a      	bne.n	80093fa <xQueueGenericSend+0xbe>
	__asm volatile
 80093e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093e8:	f383 8811 	msr	BASEPRI, r3
 80093ec:	f3bf 8f6f 	isb	sy
 80093f0:	f3bf 8f4f 	dsb	sy
 80093f4:	61fb      	str	r3, [r7, #28]
}
 80093f6:	bf00      	nop
 80093f8:	e7fe      	b.n	80093f8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80093fa:	f002 f83b 	bl	800b474 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80093fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009400:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009406:	429a      	cmp	r2, r3
 8009408:	d302      	bcc.n	8009410 <xQueueGenericSend+0xd4>
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	2b02      	cmp	r3, #2
 800940e:	d129      	bne.n	8009464 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009410:	683a      	ldr	r2, [r7, #0]
 8009412:	68b9      	ldr	r1, [r7, #8]
 8009414:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009416:	f000 fa8b 	bl	8009930 <prvCopyDataToQueue>
 800941a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800941c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800941e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009420:	2b00      	cmp	r3, #0
 8009422:	d010      	beq.n	8009446 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009426:	3324      	adds	r3, #36	; 0x24
 8009428:	4618      	mov	r0, r3
 800942a:	f001 f905 	bl	800a638 <xTaskRemoveFromEventList>
 800942e:	4603      	mov	r3, r0
 8009430:	2b00      	cmp	r3, #0
 8009432:	d013      	beq.n	800945c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009434:	4b3f      	ldr	r3, [pc, #252]	; (8009534 <xQueueGenericSend+0x1f8>)
 8009436:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800943a:	601a      	str	r2, [r3, #0]
 800943c:	f3bf 8f4f 	dsb	sy
 8009440:	f3bf 8f6f 	isb	sy
 8009444:	e00a      	b.n	800945c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009448:	2b00      	cmp	r3, #0
 800944a:	d007      	beq.n	800945c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800944c:	4b39      	ldr	r3, [pc, #228]	; (8009534 <xQueueGenericSend+0x1f8>)
 800944e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009452:	601a      	str	r2, [r3, #0]
 8009454:	f3bf 8f4f 	dsb	sy
 8009458:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800945c:	f002 f83a 	bl	800b4d4 <vPortExitCritical>
				return pdPASS;
 8009460:	2301      	movs	r3, #1
 8009462:	e063      	b.n	800952c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d103      	bne.n	8009472 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800946a:	f002 f833 	bl	800b4d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800946e:	2300      	movs	r3, #0
 8009470:	e05c      	b.n	800952c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009472:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009474:	2b00      	cmp	r3, #0
 8009476:	d106      	bne.n	8009486 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009478:	f107 0314 	add.w	r3, r7, #20
 800947c:	4618      	mov	r0, r3
 800947e:	f001 f93f 	bl	800a700 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009482:	2301      	movs	r3, #1
 8009484:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009486:	f002 f825 	bl	800b4d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800948a:	f000 feab 	bl	800a1e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800948e:	f001 fff1 	bl	800b474 <vPortEnterCritical>
 8009492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009494:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009498:	b25b      	sxtb	r3, r3
 800949a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800949e:	d103      	bne.n	80094a8 <xQueueGenericSend+0x16c>
 80094a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094a2:	2200      	movs	r2, #0
 80094a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80094a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80094ae:	b25b      	sxtb	r3, r3
 80094b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094b4:	d103      	bne.n	80094be <xQueueGenericSend+0x182>
 80094b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094b8:	2200      	movs	r2, #0
 80094ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80094be:	f002 f809 	bl	800b4d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80094c2:	1d3a      	adds	r2, r7, #4
 80094c4:	f107 0314 	add.w	r3, r7, #20
 80094c8:	4611      	mov	r1, r2
 80094ca:	4618      	mov	r0, r3
 80094cc:	f001 f92e 	bl	800a72c <xTaskCheckForTimeOut>
 80094d0:	4603      	mov	r3, r0
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d124      	bne.n	8009520 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80094d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80094d8:	f000 fb22 	bl	8009b20 <prvIsQueueFull>
 80094dc:	4603      	mov	r3, r0
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d018      	beq.n	8009514 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80094e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094e4:	3310      	adds	r3, #16
 80094e6:	687a      	ldr	r2, [r7, #4]
 80094e8:	4611      	mov	r1, r2
 80094ea:	4618      	mov	r0, r3
 80094ec:	f001 f854 	bl	800a598 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80094f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80094f2:	f000 faad 	bl	8009a50 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80094f6:	f000 fe83 	bl	800a200 <xTaskResumeAll>
 80094fa:	4603      	mov	r3, r0
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	f47f af7c 	bne.w	80093fa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009502:	4b0c      	ldr	r3, [pc, #48]	; (8009534 <xQueueGenericSend+0x1f8>)
 8009504:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009508:	601a      	str	r2, [r3, #0]
 800950a:	f3bf 8f4f 	dsb	sy
 800950e:	f3bf 8f6f 	isb	sy
 8009512:	e772      	b.n	80093fa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009514:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009516:	f000 fa9b 	bl	8009a50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800951a:	f000 fe71 	bl	800a200 <xTaskResumeAll>
 800951e:	e76c      	b.n	80093fa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009520:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009522:	f000 fa95 	bl	8009a50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009526:	f000 fe6b 	bl	800a200 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800952a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800952c:	4618      	mov	r0, r3
 800952e:	3738      	adds	r7, #56	; 0x38
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}
 8009534:	e000ed04 	.word	0xe000ed04

08009538 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b090      	sub	sp, #64	; 0x40
 800953c:	af00      	add	r7, sp, #0
 800953e:	60f8      	str	r0, [r7, #12]
 8009540:	60b9      	str	r1, [r7, #8]
 8009542:	607a      	str	r2, [r7, #4]
 8009544:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800954a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800954c:	2b00      	cmp	r3, #0
 800954e:	d10a      	bne.n	8009566 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009554:	f383 8811 	msr	BASEPRI, r3
 8009558:	f3bf 8f6f 	isb	sy
 800955c:	f3bf 8f4f 	dsb	sy
 8009560:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009562:	bf00      	nop
 8009564:	e7fe      	b.n	8009564 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d103      	bne.n	8009574 <xQueueGenericSendFromISR+0x3c>
 800956c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800956e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009570:	2b00      	cmp	r3, #0
 8009572:	d101      	bne.n	8009578 <xQueueGenericSendFromISR+0x40>
 8009574:	2301      	movs	r3, #1
 8009576:	e000      	b.n	800957a <xQueueGenericSendFromISR+0x42>
 8009578:	2300      	movs	r3, #0
 800957a:	2b00      	cmp	r3, #0
 800957c:	d10a      	bne.n	8009594 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800957e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009582:	f383 8811 	msr	BASEPRI, r3
 8009586:	f3bf 8f6f 	isb	sy
 800958a:	f3bf 8f4f 	dsb	sy
 800958e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009590:	bf00      	nop
 8009592:	e7fe      	b.n	8009592 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	2b02      	cmp	r3, #2
 8009598:	d103      	bne.n	80095a2 <xQueueGenericSendFromISR+0x6a>
 800959a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800959c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d101      	bne.n	80095a6 <xQueueGenericSendFromISR+0x6e>
 80095a2:	2301      	movs	r3, #1
 80095a4:	e000      	b.n	80095a8 <xQueueGenericSendFromISR+0x70>
 80095a6:	2300      	movs	r3, #0
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d10a      	bne.n	80095c2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80095ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095b0:	f383 8811 	msr	BASEPRI, r3
 80095b4:	f3bf 8f6f 	isb	sy
 80095b8:	f3bf 8f4f 	dsb	sy
 80095bc:	623b      	str	r3, [r7, #32]
}
 80095be:	bf00      	nop
 80095c0:	e7fe      	b.n	80095c0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80095c2:	f002 f839 	bl	800b638 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80095c6:	f3ef 8211 	mrs	r2, BASEPRI
 80095ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ce:	f383 8811 	msr	BASEPRI, r3
 80095d2:	f3bf 8f6f 	isb	sy
 80095d6:	f3bf 8f4f 	dsb	sy
 80095da:	61fa      	str	r2, [r7, #28]
 80095dc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80095de:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80095e0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80095e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80095e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095ea:	429a      	cmp	r2, r3
 80095ec:	d302      	bcc.n	80095f4 <xQueueGenericSendFromISR+0xbc>
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	2b02      	cmp	r3, #2
 80095f2:	d12f      	bne.n	8009654 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80095f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80095fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80095fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009602:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009604:	683a      	ldr	r2, [r7, #0]
 8009606:	68b9      	ldr	r1, [r7, #8]
 8009608:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800960a:	f000 f991 	bl	8009930 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800960e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009616:	d112      	bne.n	800963e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800961a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800961c:	2b00      	cmp	r3, #0
 800961e:	d016      	beq.n	800964e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009622:	3324      	adds	r3, #36	; 0x24
 8009624:	4618      	mov	r0, r3
 8009626:	f001 f807 	bl	800a638 <xTaskRemoveFromEventList>
 800962a:	4603      	mov	r3, r0
 800962c:	2b00      	cmp	r3, #0
 800962e:	d00e      	beq.n	800964e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d00b      	beq.n	800964e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2201      	movs	r2, #1
 800963a:	601a      	str	r2, [r3, #0]
 800963c:	e007      	b.n	800964e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800963e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009642:	3301      	adds	r3, #1
 8009644:	b2db      	uxtb	r3, r3
 8009646:	b25a      	sxtb	r2, r3
 8009648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800964a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800964e:	2301      	movs	r3, #1
 8009650:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009652:	e001      	b.n	8009658 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009654:	2300      	movs	r3, #0
 8009656:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800965a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009662:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009664:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009666:	4618      	mov	r0, r3
 8009668:	3740      	adds	r7, #64	; 0x40
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}
	...

08009670 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b08c      	sub	sp, #48	; 0x30
 8009674:	af00      	add	r7, sp, #0
 8009676:	60f8      	str	r0, [r7, #12]
 8009678:	60b9      	str	r1, [r7, #8]
 800967a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800967c:	2300      	movs	r3, #0
 800967e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009686:	2b00      	cmp	r3, #0
 8009688:	d10a      	bne.n	80096a0 <xQueueReceive+0x30>
	__asm volatile
 800968a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800968e:	f383 8811 	msr	BASEPRI, r3
 8009692:	f3bf 8f6f 	isb	sy
 8009696:	f3bf 8f4f 	dsb	sy
 800969a:	623b      	str	r3, [r7, #32]
}
 800969c:	bf00      	nop
 800969e:	e7fe      	b.n	800969e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d103      	bne.n	80096ae <xQueueReceive+0x3e>
 80096a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d101      	bne.n	80096b2 <xQueueReceive+0x42>
 80096ae:	2301      	movs	r3, #1
 80096b0:	e000      	b.n	80096b4 <xQueueReceive+0x44>
 80096b2:	2300      	movs	r3, #0
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d10a      	bne.n	80096ce <xQueueReceive+0x5e>
	__asm volatile
 80096b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096bc:	f383 8811 	msr	BASEPRI, r3
 80096c0:	f3bf 8f6f 	isb	sy
 80096c4:	f3bf 8f4f 	dsb	sy
 80096c8:	61fb      	str	r3, [r7, #28]
}
 80096ca:	bf00      	nop
 80096cc:	e7fe      	b.n	80096cc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80096ce:	f001 f975 	bl	800a9bc <xTaskGetSchedulerState>
 80096d2:	4603      	mov	r3, r0
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d102      	bne.n	80096de <xQueueReceive+0x6e>
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d101      	bne.n	80096e2 <xQueueReceive+0x72>
 80096de:	2301      	movs	r3, #1
 80096e0:	e000      	b.n	80096e4 <xQueueReceive+0x74>
 80096e2:	2300      	movs	r3, #0
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d10a      	bne.n	80096fe <xQueueReceive+0x8e>
	__asm volatile
 80096e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ec:	f383 8811 	msr	BASEPRI, r3
 80096f0:	f3bf 8f6f 	isb	sy
 80096f4:	f3bf 8f4f 	dsb	sy
 80096f8:	61bb      	str	r3, [r7, #24]
}
 80096fa:	bf00      	nop
 80096fc:	e7fe      	b.n	80096fc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80096fe:	f001 feb9 	bl	800b474 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009706:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800970a:	2b00      	cmp	r3, #0
 800970c:	d01f      	beq.n	800974e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800970e:	68b9      	ldr	r1, [r7, #8]
 8009710:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009712:	f000 f977 	bl	8009a04 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009718:	1e5a      	subs	r2, r3, #1
 800971a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800971c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800971e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009720:	691b      	ldr	r3, [r3, #16]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d00f      	beq.n	8009746 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009728:	3310      	adds	r3, #16
 800972a:	4618      	mov	r0, r3
 800972c:	f000 ff84 	bl	800a638 <xTaskRemoveFromEventList>
 8009730:	4603      	mov	r3, r0
 8009732:	2b00      	cmp	r3, #0
 8009734:	d007      	beq.n	8009746 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009736:	4b3d      	ldr	r3, [pc, #244]	; (800982c <xQueueReceive+0x1bc>)
 8009738:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800973c:	601a      	str	r2, [r3, #0]
 800973e:	f3bf 8f4f 	dsb	sy
 8009742:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009746:	f001 fec5 	bl	800b4d4 <vPortExitCritical>
				return pdPASS;
 800974a:	2301      	movs	r3, #1
 800974c:	e069      	b.n	8009822 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d103      	bne.n	800975c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009754:	f001 febe 	bl	800b4d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009758:	2300      	movs	r3, #0
 800975a:	e062      	b.n	8009822 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800975c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800975e:	2b00      	cmp	r3, #0
 8009760:	d106      	bne.n	8009770 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009762:	f107 0310 	add.w	r3, r7, #16
 8009766:	4618      	mov	r0, r3
 8009768:	f000 ffca 	bl	800a700 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800976c:	2301      	movs	r3, #1
 800976e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009770:	f001 feb0 	bl	800b4d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009774:	f000 fd36 	bl	800a1e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009778:	f001 fe7c 	bl	800b474 <vPortEnterCritical>
 800977c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800977e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009782:	b25b      	sxtb	r3, r3
 8009784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009788:	d103      	bne.n	8009792 <xQueueReceive+0x122>
 800978a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800978c:	2200      	movs	r2, #0
 800978e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009794:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009798:	b25b      	sxtb	r3, r3
 800979a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800979e:	d103      	bne.n	80097a8 <xQueueReceive+0x138>
 80097a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097a2:	2200      	movs	r2, #0
 80097a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80097a8:	f001 fe94 	bl	800b4d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80097ac:	1d3a      	adds	r2, r7, #4
 80097ae:	f107 0310 	add.w	r3, r7, #16
 80097b2:	4611      	mov	r1, r2
 80097b4:	4618      	mov	r0, r3
 80097b6:	f000 ffb9 	bl	800a72c <xTaskCheckForTimeOut>
 80097ba:	4603      	mov	r3, r0
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d123      	bne.n	8009808 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80097c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097c2:	f000 f997 	bl	8009af4 <prvIsQueueEmpty>
 80097c6:	4603      	mov	r3, r0
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d017      	beq.n	80097fc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80097cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097ce:	3324      	adds	r3, #36	; 0x24
 80097d0:	687a      	ldr	r2, [r7, #4]
 80097d2:	4611      	mov	r1, r2
 80097d4:	4618      	mov	r0, r3
 80097d6:	f000 fedf 	bl	800a598 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80097da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097dc:	f000 f938 	bl	8009a50 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80097e0:	f000 fd0e 	bl	800a200 <xTaskResumeAll>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d189      	bne.n	80096fe <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80097ea:	4b10      	ldr	r3, [pc, #64]	; (800982c <xQueueReceive+0x1bc>)
 80097ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097f0:	601a      	str	r2, [r3, #0]
 80097f2:	f3bf 8f4f 	dsb	sy
 80097f6:	f3bf 8f6f 	isb	sy
 80097fa:	e780      	b.n	80096fe <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80097fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097fe:	f000 f927 	bl	8009a50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009802:	f000 fcfd 	bl	800a200 <xTaskResumeAll>
 8009806:	e77a      	b.n	80096fe <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009808:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800980a:	f000 f921 	bl	8009a50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800980e:	f000 fcf7 	bl	800a200 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009812:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009814:	f000 f96e 	bl	8009af4 <prvIsQueueEmpty>
 8009818:	4603      	mov	r3, r0
 800981a:	2b00      	cmp	r3, #0
 800981c:	f43f af6f 	beq.w	80096fe <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009820:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009822:	4618      	mov	r0, r3
 8009824:	3730      	adds	r7, #48	; 0x30
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}
 800982a:	bf00      	nop
 800982c:	e000ed04 	.word	0xe000ed04

08009830 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b08e      	sub	sp, #56	; 0x38
 8009834:	af00      	add	r7, sp, #0
 8009836:	60f8      	str	r0, [r7, #12]
 8009838:	60b9      	str	r1, [r7, #8]
 800983a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009842:	2b00      	cmp	r3, #0
 8009844:	d10a      	bne.n	800985c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8009846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800984a:	f383 8811 	msr	BASEPRI, r3
 800984e:	f3bf 8f6f 	isb	sy
 8009852:	f3bf 8f4f 	dsb	sy
 8009856:	623b      	str	r3, [r7, #32]
}
 8009858:	bf00      	nop
 800985a:	e7fe      	b.n	800985a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800985c:	68bb      	ldr	r3, [r7, #8]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d103      	bne.n	800986a <xQueueReceiveFromISR+0x3a>
 8009862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009866:	2b00      	cmp	r3, #0
 8009868:	d101      	bne.n	800986e <xQueueReceiveFromISR+0x3e>
 800986a:	2301      	movs	r3, #1
 800986c:	e000      	b.n	8009870 <xQueueReceiveFromISR+0x40>
 800986e:	2300      	movs	r3, #0
 8009870:	2b00      	cmp	r3, #0
 8009872:	d10a      	bne.n	800988a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8009874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009878:	f383 8811 	msr	BASEPRI, r3
 800987c:	f3bf 8f6f 	isb	sy
 8009880:	f3bf 8f4f 	dsb	sy
 8009884:	61fb      	str	r3, [r7, #28]
}
 8009886:	bf00      	nop
 8009888:	e7fe      	b.n	8009888 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800988a:	f001 fed5 	bl	800b638 <vPortValidateInterruptPriority>
	__asm volatile
 800988e:	f3ef 8211 	mrs	r2, BASEPRI
 8009892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009896:	f383 8811 	msr	BASEPRI, r3
 800989a:	f3bf 8f6f 	isb	sy
 800989e:	f3bf 8f4f 	dsb	sy
 80098a2:	61ba      	str	r2, [r7, #24]
 80098a4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80098a6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80098a8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80098aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098ae:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80098b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d02f      	beq.n	8009916 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80098b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80098bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80098c0:	68b9      	ldr	r1, [r7, #8]
 80098c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80098c4:	f000 f89e 	bl	8009a04 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80098c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098ca:	1e5a      	subs	r2, r3, #1
 80098cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098ce:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80098d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80098d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098d8:	d112      	bne.n	8009900 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80098da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098dc:	691b      	ldr	r3, [r3, #16]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d016      	beq.n	8009910 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80098e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098e4:	3310      	adds	r3, #16
 80098e6:	4618      	mov	r0, r3
 80098e8:	f000 fea6 	bl	800a638 <xTaskRemoveFromEventList>
 80098ec:	4603      	mov	r3, r0
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d00e      	beq.n	8009910 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d00b      	beq.n	8009910 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2201      	movs	r2, #1
 80098fc:	601a      	str	r2, [r3, #0]
 80098fe:	e007      	b.n	8009910 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009900:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009904:	3301      	adds	r3, #1
 8009906:	b2db      	uxtb	r3, r3
 8009908:	b25a      	sxtb	r2, r3
 800990a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800990c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8009910:	2301      	movs	r3, #1
 8009912:	637b      	str	r3, [r7, #52]	; 0x34
 8009914:	e001      	b.n	800991a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8009916:	2300      	movs	r3, #0
 8009918:	637b      	str	r3, [r7, #52]	; 0x34
 800991a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800991c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	f383 8811 	msr	BASEPRI, r3
}
 8009924:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009926:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009928:	4618      	mov	r0, r3
 800992a:	3738      	adds	r7, #56	; 0x38
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}

08009930 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b086      	sub	sp, #24
 8009934:	af00      	add	r7, sp, #0
 8009936:	60f8      	str	r0, [r7, #12]
 8009938:	60b9      	str	r1, [r7, #8]
 800993a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800993c:	2300      	movs	r3, #0
 800993e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009944:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800994a:	2b00      	cmp	r3, #0
 800994c:	d10d      	bne.n	800996a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d14d      	bne.n	80099f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	689b      	ldr	r3, [r3, #8]
 800995a:	4618      	mov	r0, r3
 800995c:	f001 f84c 	bl	800a9f8 <xTaskPriorityDisinherit>
 8009960:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	2200      	movs	r2, #0
 8009966:	609a      	str	r2, [r3, #8]
 8009968:	e043      	b.n	80099f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d119      	bne.n	80099a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	6858      	ldr	r0, [r3, #4]
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009978:	461a      	mov	r2, r3
 800997a:	68b9      	ldr	r1, [r7, #8]
 800997c:	f002 f9ad 	bl	800bcda <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	685a      	ldr	r2, [r3, #4]
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009988:	441a      	add	r2, r3
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	685a      	ldr	r2, [r3, #4]
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	689b      	ldr	r3, [r3, #8]
 8009996:	429a      	cmp	r2, r3
 8009998:	d32b      	bcc.n	80099f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681a      	ldr	r2, [r3, #0]
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	605a      	str	r2, [r3, #4]
 80099a2:	e026      	b.n	80099f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	68d8      	ldr	r0, [r3, #12]
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099ac:	461a      	mov	r2, r3
 80099ae:	68b9      	ldr	r1, [r7, #8]
 80099b0:	f002 f993 	bl	800bcda <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	68da      	ldr	r2, [r3, #12]
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099bc:	425b      	negs	r3, r3
 80099be:	441a      	add	r2, r3
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	68da      	ldr	r2, [r3, #12]
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	429a      	cmp	r2, r3
 80099ce:	d207      	bcs.n	80099e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	689a      	ldr	r2, [r3, #8]
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099d8:	425b      	negs	r3, r3
 80099da:	441a      	add	r2, r3
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2b02      	cmp	r3, #2
 80099e4:	d105      	bne.n	80099f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d002      	beq.n	80099f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	3b01      	subs	r3, #1
 80099f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80099f2:	693b      	ldr	r3, [r7, #16]
 80099f4:	1c5a      	adds	r2, r3, #1
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80099fa:	697b      	ldr	r3, [r7, #20]
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	3718      	adds	r7, #24
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}

08009a04 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b082      	sub	sp, #8
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
 8009a0c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d018      	beq.n	8009a48 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	68da      	ldr	r2, [r3, #12]
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a1e:	441a      	add	r2, r3
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	68da      	ldr	r2, [r3, #12]
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	689b      	ldr	r3, [r3, #8]
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	d303      	bcc.n	8009a38 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681a      	ldr	r2, [r3, #0]
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	68d9      	ldr	r1, [r3, #12]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a40:	461a      	mov	r2, r3
 8009a42:	6838      	ldr	r0, [r7, #0]
 8009a44:	f002 f949 	bl	800bcda <memcpy>
	}
}
 8009a48:	bf00      	nop
 8009a4a:	3708      	adds	r7, #8
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	bd80      	pop	{r7, pc}

08009a50 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b084      	sub	sp, #16
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009a58:	f001 fd0c 	bl	800b474 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009a62:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009a64:	e011      	b.n	8009a8a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d012      	beq.n	8009a94 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	3324      	adds	r3, #36	; 0x24
 8009a72:	4618      	mov	r0, r3
 8009a74:	f000 fde0 	bl	800a638 <xTaskRemoveFromEventList>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d001      	beq.n	8009a82 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009a7e:	f000 feb7 	bl	800a7f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009a82:	7bfb      	ldrb	r3, [r7, #15]
 8009a84:	3b01      	subs	r3, #1
 8009a86:	b2db      	uxtb	r3, r3
 8009a88:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	dce9      	bgt.n	8009a66 <prvUnlockQueue+0x16>
 8009a92:	e000      	b.n	8009a96 <prvUnlockQueue+0x46>
					break;
 8009a94:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	22ff      	movs	r2, #255	; 0xff
 8009a9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009a9e:	f001 fd19 	bl	800b4d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009aa2:	f001 fce7 	bl	800b474 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009aac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009aae:	e011      	b.n	8009ad4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	691b      	ldr	r3, [r3, #16]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d012      	beq.n	8009ade <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	3310      	adds	r3, #16
 8009abc:	4618      	mov	r0, r3
 8009abe:	f000 fdbb 	bl	800a638 <xTaskRemoveFromEventList>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d001      	beq.n	8009acc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009ac8:	f000 fe92 	bl	800a7f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009acc:	7bbb      	ldrb	r3, [r7, #14]
 8009ace:	3b01      	subs	r3, #1
 8009ad0:	b2db      	uxtb	r3, r3
 8009ad2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009ad4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	dce9      	bgt.n	8009ab0 <prvUnlockQueue+0x60>
 8009adc:	e000      	b.n	8009ae0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009ade:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	22ff      	movs	r2, #255	; 0xff
 8009ae4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009ae8:	f001 fcf4 	bl	800b4d4 <vPortExitCritical>
}
 8009aec:	bf00      	nop
 8009aee:	3710      	adds	r7, #16
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}

08009af4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b084      	sub	sp, #16
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009afc:	f001 fcba 	bl	800b474 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d102      	bne.n	8009b0e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009b08:	2301      	movs	r3, #1
 8009b0a:	60fb      	str	r3, [r7, #12]
 8009b0c:	e001      	b.n	8009b12 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009b12:	f001 fcdf 	bl	800b4d4 <vPortExitCritical>

	return xReturn;
 8009b16:	68fb      	ldr	r3, [r7, #12]
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	3710      	adds	r7, #16
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}

08009b20 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b084      	sub	sp, #16
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009b28:	f001 fca4 	bl	800b474 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d102      	bne.n	8009b3e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009b38:	2301      	movs	r3, #1
 8009b3a:	60fb      	str	r3, [r7, #12]
 8009b3c:	e001      	b.n	8009b42 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009b42:	f001 fcc7 	bl	800b4d4 <vPortExitCritical>

	return xReturn;
 8009b46:	68fb      	ldr	r3, [r7, #12]
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3710      	adds	r7, #16
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009b50:	b480      	push	{r7}
 8009b52:	b085      	sub	sp, #20
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
 8009b58:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	60fb      	str	r3, [r7, #12]
 8009b5e:	e014      	b.n	8009b8a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009b60:	4a0f      	ldr	r2, [pc, #60]	; (8009ba0 <vQueueAddToRegistry+0x50>)
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d10b      	bne.n	8009b84 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009b6c:	490c      	ldr	r1, [pc, #48]	; (8009ba0 <vQueueAddToRegistry+0x50>)
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	683a      	ldr	r2, [r7, #0]
 8009b72:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009b76:	4a0a      	ldr	r2, [pc, #40]	; (8009ba0 <vQueueAddToRegistry+0x50>)
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	00db      	lsls	r3, r3, #3
 8009b7c:	4413      	add	r3, r2
 8009b7e:	687a      	ldr	r2, [r7, #4]
 8009b80:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009b82:	e006      	b.n	8009b92 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	3301      	adds	r3, #1
 8009b88:	60fb      	str	r3, [r7, #12]
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	2b07      	cmp	r3, #7
 8009b8e:	d9e7      	bls.n	8009b60 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009b90:	bf00      	nop
 8009b92:	bf00      	nop
 8009b94:	3714      	adds	r7, #20
 8009b96:	46bd      	mov	sp, r7
 8009b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9c:	4770      	bx	lr
 8009b9e:	bf00      	nop
 8009ba0:	200039c8 	.word	0x200039c8

08009ba4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b086      	sub	sp, #24
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	60f8      	str	r0, [r7, #12]
 8009bac:	60b9      	str	r1, [r7, #8]
 8009bae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009bb4:	f001 fc5e 	bl	800b474 <vPortEnterCritical>
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009bbe:	b25b      	sxtb	r3, r3
 8009bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bc4:	d103      	bne.n	8009bce <vQueueWaitForMessageRestricted+0x2a>
 8009bc6:	697b      	ldr	r3, [r7, #20]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009bce:	697b      	ldr	r3, [r7, #20]
 8009bd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009bd4:	b25b      	sxtb	r3, r3
 8009bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bda:	d103      	bne.n	8009be4 <vQueueWaitForMessageRestricted+0x40>
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	2200      	movs	r2, #0
 8009be0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009be4:	f001 fc76 	bl	800b4d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d106      	bne.n	8009bfe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	3324      	adds	r3, #36	; 0x24
 8009bf4:	687a      	ldr	r2, [r7, #4]
 8009bf6:	68b9      	ldr	r1, [r7, #8]
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	f000 fcf1 	bl	800a5e0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009bfe:	6978      	ldr	r0, [r7, #20]
 8009c00:	f7ff ff26 	bl	8009a50 <prvUnlockQueue>
	}
 8009c04:	bf00      	nop
 8009c06:	3718      	adds	r7, #24
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bd80      	pop	{r7, pc}

08009c0c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b08e      	sub	sp, #56	; 0x38
 8009c10:	af04      	add	r7, sp, #16
 8009c12:	60f8      	str	r0, [r7, #12]
 8009c14:	60b9      	str	r1, [r7, #8]
 8009c16:	607a      	str	r2, [r7, #4]
 8009c18:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009c1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d10a      	bne.n	8009c36 <xTaskCreateStatic+0x2a>
	__asm volatile
 8009c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c24:	f383 8811 	msr	BASEPRI, r3
 8009c28:	f3bf 8f6f 	isb	sy
 8009c2c:	f3bf 8f4f 	dsb	sy
 8009c30:	623b      	str	r3, [r7, #32]
}
 8009c32:	bf00      	nop
 8009c34:	e7fe      	b.n	8009c34 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d10a      	bne.n	8009c52 <xTaskCreateStatic+0x46>
	__asm volatile
 8009c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c40:	f383 8811 	msr	BASEPRI, r3
 8009c44:	f3bf 8f6f 	isb	sy
 8009c48:	f3bf 8f4f 	dsb	sy
 8009c4c:	61fb      	str	r3, [r7, #28]
}
 8009c4e:	bf00      	nop
 8009c50:	e7fe      	b.n	8009c50 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009c52:	23bc      	movs	r3, #188	; 0xbc
 8009c54:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	2bbc      	cmp	r3, #188	; 0xbc
 8009c5a:	d00a      	beq.n	8009c72 <xTaskCreateStatic+0x66>
	__asm volatile
 8009c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c60:	f383 8811 	msr	BASEPRI, r3
 8009c64:	f3bf 8f6f 	isb	sy
 8009c68:	f3bf 8f4f 	dsb	sy
 8009c6c:	61bb      	str	r3, [r7, #24]
}
 8009c6e:	bf00      	nop
 8009c70:	e7fe      	b.n	8009c70 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009c72:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d01e      	beq.n	8009cb8 <xTaskCreateStatic+0xac>
 8009c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d01b      	beq.n	8009cb8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c82:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009c88:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c8c:	2202      	movs	r2, #2
 8009c8e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009c92:	2300      	movs	r3, #0
 8009c94:	9303      	str	r3, [sp, #12]
 8009c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c98:	9302      	str	r3, [sp, #8]
 8009c9a:	f107 0314 	add.w	r3, r7, #20
 8009c9e:	9301      	str	r3, [sp, #4]
 8009ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ca2:	9300      	str	r3, [sp, #0]
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	687a      	ldr	r2, [r7, #4]
 8009ca8:	68b9      	ldr	r1, [r7, #8]
 8009caa:	68f8      	ldr	r0, [r7, #12]
 8009cac:	f000 f850 	bl	8009d50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009cb0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009cb2:	f000 f8f3 	bl	8009e9c <prvAddNewTaskToReadyList>
 8009cb6:	e001      	b.n	8009cbc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009cbc:	697b      	ldr	r3, [r7, #20]
	}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3728      	adds	r7, #40	; 0x28
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}

08009cc6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009cc6:	b580      	push	{r7, lr}
 8009cc8:	b08c      	sub	sp, #48	; 0x30
 8009cca:	af04      	add	r7, sp, #16
 8009ccc:	60f8      	str	r0, [r7, #12]
 8009cce:	60b9      	str	r1, [r7, #8]
 8009cd0:	603b      	str	r3, [r7, #0]
 8009cd2:	4613      	mov	r3, r2
 8009cd4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009cd6:	88fb      	ldrh	r3, [r7, #6]
 8009cd8:	009b      	lsls	r3, r3, #2
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f001 fcec 	bl	800b6b8 <pvPortMalloc>
 8009ce0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d00e      	beq.n	8009d06 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009ce8:	20bc      	movs	r0, #188	; 0xbc
 8009cea:	f001 fce5 	bl	800b6b8 <pvPortMalloc>
 8009cee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009cf0:	69fb      	ldr	r3, [r7, #28]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d003      	beq.n	8009cfe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009cf6:	69fb      	ldr	r3, [r7, #28]
 8009cf8:	697a      	ldr	r2, [r7, #20]
 8009cfa:	631a      	str	r2, [r3, #48]	; 0x30
 8009cfc:	e005      	b.n	8009d0a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009cfe:	6978      	ldr	r0, [r7, #20]
 8009d00:	f001 fda6 	bl	800b850 <vPortFree>
 8009d04:	e001      	b.n	8009d0a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009d06:	2300      	movs	r3, #0
 8009d08:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009d0a:	69fb      	ldr	r3, [r7, #28]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d017      	beq.n	8009d40 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009d10:	69fb      	ldr	r3, [r7, #28]
 8009d12:	2200      	movs	r2, #0
 8009d14:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009d18:	88fa      	ldrh	r2, [r7, #6]
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	9303      	str	r3, [sp, #12]
 8009d1e:	69fb      	ldr	r3, [r7, #28]
 8009d20:	9302      	str	r3, [sp, #8]
 8009d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d24:	9301      	str	r3, [sp, #4]
 8009d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d28:	9300      	str	r3, [sp, #0]
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	68b9      	ldr	r1, [r7, #8]
 8009d2e:	68f8      	ldr	r0, [r7, #12]
 8009d30:	f000 f80e 	bl	8009d50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009d34:	69f8      	ldr	r0, [r7, #28]
 8009d36:	f000 f8b1 	bl	8009e9c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	61bb      	str	r3, [r7, #24]
 8009d3e:	e002      	b.n	8009d46 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009d40:	f04f 33ff 	mov.w	r3, #4294967295
 8009d44:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009d46:	69bb      	ldr	r3, [r7, #24]
	}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3720      	adds	r7, #32
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b088      	sub	sp, #32
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	60b9      	str	r1, [r7, #8]
 8009d5a:	607a      	str	r2, [r7, #4]
 8009d5c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d60:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	009b      	lsls	r3, r3, #2
 8009d66:	461a      	mov	r2, r3
 8009d68:	21a5      	movs	r1, #165	; 0xa5
 8009d6a:	f001 ffc4 	bl	800bcf6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009d78:	3b01      	subs	r3, #1
 8009d7a:	009b      	lsls	r3, r3, #2
 8009d7c:	4413      	add	r3, r2
 8009d7e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009d80:	69bb      	ldr	r3, [r7, #24]
 8009d82:	f023 0307 	bic.w	r3, r3, #7
 8009d86:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009d88:	69bb      	ldr	r3, [r7, #24]
 8009d8a:	f003 0307 	and.w	r3, r3, #7
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d00a      	beq.n	8009da8 <prvInitialiseNewTask+0x58>
	__asm volatile
 8009d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d96:	f383 8811 	msr	BASEPRI, r3
 8009d9a:	f3bf 8f6f 	isb	sy
 8009d9e:	f3bf 8f4f 	dsb	sy
 8009da2:	617b      	str	r3, [r7, #20]
}
 8009da4:	bf00      	nop
 8009da6:	e7fe      	b.n	8009da6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d01f      	beq.n	8009dee <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009dae:	2300      	movs	r3, #0
 8009db0:	61fb      	str	r3, [r7, #28]
 8009db2:	e012      	b.n	8009dda <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009db4:	68ba      	ldr	r2, [r7, #8]
 8009db6:	69fb      	ldr	r3, [r7, #28]
 8009db8:	4413      	add	r3, r2
 8009dba:	7819      	ldrb	r1, [r3, #0]
 8009dbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009dbe:	69fb      	ldr	r3, [r7, #28]
 8009dc0:	4413      	add	r3, r2
 8009dc2:	3334      	adds	r3, #52	; 0x34
 8009dc4:	460a      	mov	r2, r1
 8009dc6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009dc8:	68ba      	ldr	r2, [r7, #8]
 8009dca:	69fb      	ldr	r3, [r7, #28]
 8009dcc:	4413      	add	r3, r2
 8009dce:	781b      	ldrb	r3, [r3, #0]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d006      	beq.n	8009de2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009dd4:	69fb      	ldr	r3, [r7, #28]
 8009dd6:	3301      	adds	r3, #1
 8009dd8:	61fb      	str	r3, [r7, #28]
 8009dda:	69fb      	ldr	r3, [r7, #28]
 8009ddc:	2b0f      	cmp	r3, #15
 8009dde:	d9e9      	bls.n	8009db4 <prvInitialiseNewTask+0x64>
 8009de0:	e000      	b.n	8009de4 <prvInitialiseNewTask+0x94>
			{
				break;
 8009de2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009de6:	2200      	movs	r2, #0
 8009de8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009dec:	e003      	b.n	8009df6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009df0:	2200      	movs	r2, #0
 8009df2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009df8:	2b37      	cmp	r3, #55	; 0x37
 8009dfa:	d901      	bls.n	8009e00 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009dfc:	2337      	movs	r3, #55	; 0x37
 8009dfe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e04:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e0a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e0e:	2200      	movs	r2, #0
 8009e10:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e14:	3304      	adds	r3, #4
 8009e16:	4618      	mov	r0, r3
 8009e18:	f7ff f8be 	bl	8008f98 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e1e:	3318      	adds	r3, #24
 8009e20:	4618      	mov	r0, r3
 8009e22:	f7ff f8b9 	bl	8008f98 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e2a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e2e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e34:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e3a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e3e:	2200      	movs	r2, #0
 8009e40:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e46:	2200      	movs	r2, #0
 8009e48:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e4e:	3354      	adds	r3, #84	; 0x54
 8009e50:	2260      	movs	r2, #96	; 0x60
 8009e52:	2100      	movs	r1, #0
 8009e54:	4618      	mov	r0, r3
 8009e56:	f001 ff4e 	bl	800bcf6 <memset>
 8009e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e5c:	4a0c      	ldr	r2, [pc, #48]	; (8009e90 <prvInitialiseNewTask+0x140>)
 8009e5e:	659a      	str	r2, [r3, #88]	; 0x58
 8009e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e62:	4a0c      	ldr	r2, [pc, #48]	; (8009e94 <prvInitialiseNewTask+0x144>)
 8009e64:	65da      	str	r2, [r3, #92]	; 0x5c
 8009e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e68:	4a0b      	ldr	r2, [pc, #44]	; (8009e98 <prvInitialiseNewTask+0x148>)
 8009e6a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009e6c:	683a      	ldr	r2, [r7, #0]
 8009e6e:	68f9      	ldr	r1, [r7, #12]
 8009e70:	69b8      	ldr	r0, [r7, #24]
 8009e72:	f001 f9d1 	bl	800b218 <pxPortInitialiseStack>
 8009e76:	4602      	mov	r2, r0
 8009e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e7a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d002      	beq.n	8009e88 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e86:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009e88:	bf00      	nop
 8009e8a:	3720      	adds	r7, #32
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bd80      	pop	{r7, pc}
 8009e90:	0800d07c 	.word	0x0800d07c
 8009e94:	0800d09c 	.word	0x0800d09c
 8009e98:	0800d05c 	.word	0x0800d05c

08009e9c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b082      	sub	sp, #8
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009ea4:	f001 fae6 	bl	800b474 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009ea8:	4b2d      	ldr	r3, [pc, #180]	; (8009f60 <prvAddNewTaskToReadyList+0xc4>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	3301      	adds	r3, #1
 8009eae:	4a2c      	ldr	r2, [pc, #176]	; (8009f60 <prvAddNewTaskToReadyList+0xc4>)
 8009eb0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009eb2:	4b2c      	ldr	r3, [pc, #176]	; (8009f64 <prvAddNewTaskToReadyList+0xc8>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d109      	bne.n	8009ece <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009eba:	4a2a      	ldr	r2, [pc, #168]	; (8009f64 <prvAddNewTaskToReadyList+0xc8>)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009ec0:	4b27      	ldr	r3, [pc, #156]	; (8009f60 <prvAddNewTaskToReadyList+0xc4>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	2b01      	cmp	r3, #1
 8009ec6:	d110      	bne.n	8009eea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009ec8:	f000 fcb6 	bl	800a838 <prvInitialiseTaskLists>
 8009ecc:	e00d      	b.n	8009eea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009ece:	4b26      	ldr	r3, [pc, #152]	; (8009f68 <prvAddNewTaskToReadyList+0xcc>)
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d109      	bne.n	8009eea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009ed6:	4b23      	ldr	r3, [pc, #140]	; (8009f64 <prvAddNewTaskToReadyList+0xc8>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	d802      	bhi.n	8009eea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009ee4:	4a1f      	ldr	r2, [pc, #124]	; (8009f64 <prvAddNewTaskToReadyList+0xc8>)
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009eea:	4b20      	ldr	r3, [pc, #128]	; (8009f6c <prvAddNewTaskToReadyList+0xd0>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	3301      	adds	r3, #1
 8009ef0:	4a1e      	ldr	r2, [pc, #120]	; (8009f6c <prvAddNewTaskToReadyList+0xd0>)
 8009ef2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009ef4:	4b1d      	ldr	r3, [pc, #116]	; (8009f6c <prvAddNewTaskToReadyList+0xd0>)
 8009ef6:	681a      	ldr	r2, [r3, #0]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f00:	4b1b      	ldr	r3, [pc, #108]	; (8009f70 <prvAddNewTaskToReadyList+0xd4>)
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	429a      	cmp	r2, r3
 8009f06:	d903      	bls.n	8009f10 <prvAddNewTaskToReadyList+0x74>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f0c:	4a18      	ldr	r2, [pc, #96]	; (8009f70 <prvAddNewTaskToReadyList+0xd4>)
 8009f0e:	6013      	str	r3, [r2, #0]
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f14:	4613      	mov	r3, r2
 8009f16:	009b      	lsls	r3, r3, #2
 8009f18:	4413      	add	r3, r2
 8009f1a:	009b      	lsls	r3, r3, #2
 8009f1c:	4a15      	ldr	r2, [pc, #84]	; (8009f74 <prvAddNewTaskToReadyList+0xd8>)
 8009f1e:	441a      	add	r2, r3
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	3304      	adds	r3, #4
 8009f24:	4619      	mov	r1, r3
 8009f26:	4610      	mov	r0, r2
 8009f28:	f7ff f843 	bl	8008fb2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009f2c:	f001 fad2 	bl	800b4d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009f30:	4b0d      	ldr	r3, [pc, #52]	; (8009f68 <prvAddNewTaskToReadyList+0xcc>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d00e      	beq.n	8009f56 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009f38:	4b0a      	ldr	r3, [pc, #40]	; (8009f64 <prvAddNewTaskToReadyList+0xc8>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f42:	429a      	cmp	r2, r3
 8009f44:	d207      	bcs.n	8009f56 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009f46:	4b0c      	ldr	r3, [pc, #48]	; (8009f78 <prvAddNewTaskToReadyList+0xdc>)
 8009f48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f4c:	601a      	str	r2, [r3, #0]
 8009f4e:	f3bf 8f4f 	dsb	sy
 8009f52:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009f56:	bf00      	nop
 8009f58:	3708      	adds	r7, #8
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}
 8009f5e:	bf00      	nop
 8009f60:	20003edc 	.word	0x20003edc
 8009f64:	20003a08 	.word	0x20003a08
 8009f68:	20003ee8 	.word	0x20003ee8
 8009f6c:	20003ef8 	.word	0x20003ef8
 8009f70:	20003ee4 	.word	0x20003ee4
 8009f74:	20003a0c 	.word	0x20003a0c
 8009f78:	e000ed04 	.word	0xe000ed04

08009f7c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b084      	sub	sp, #16
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009f84:	2300      	movs	r3, #0
 8009f86:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d017      	beq.n	8009fbe <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009f8e:	4b13      	ldr	r3, [pc, #76]	; (8009fdc <vTaskDelay+0x60>)
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d00a      	beq.n	8009fac <vTaskDelay+0x30>
	__asm volatile
 8009f96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f9a:	f383 8811 	msr	BASEPRI, r3
 8009f9e:	f3bf 8f6f 	isb	sy
 8009fa2:	f3bf 8f4f 	dsb	sy
 8009fa6:	60bb      	str	r3, [r7, #8]
}
 8009fa8:	bf00      	nop
 8009faa:	e7fe      	b.n	8009faa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009fac:	f000 f91a 	bl	800a1e4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009fb0:	2100      	movs	r1, #0
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f000 fd8e 	bl	800aad4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009fb8:	f000 f922 	bl	800a200 <xTaskResumeAll>
 8009fbc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d107      	bne.n	8009fd4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009fc4:	4b06      	ldr	r3, [pc, #24]	; (8009fe0 <vTaskDelay+0x64>)
 8009fc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fca:	601a      	str	r2, [r3, #0]
 8009fcc:	f3bf 8f4f 	dsb	sy
 8009fd0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009fd4:	bf00      	nop
 8009fd6:	3710      	adds	r7, #16
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}
 8009fdc:	20003f04 	.word	0x20003f04
 8009fe0:	e000ed04 	.word	0xe000ed04

08009fe4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b087      	sub	sp, #28
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8009fec:	2300      	movs	r3, #0
 8009fee:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d10a      	bne.n	800a010 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 8009ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ffe:	f383 8811 	msr	BASEPRI, r3
 800a002:	f3bf 8f6f 	isb	sy
 800a006:	f3bf 8f4f 	dsb	sy
 800a00a:	60fb      	str	r3, [r7, #12]
}
 800a00c:	bf00      	nop
 800a00e:	e7fe      	b.n	800a00e <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a010:	693b      	ldr	r3, [r7, #16]
 800a012:	695b      	ldr	r3, [r3, #20]
 800a014:	4a0a      	ldr	r2, [pc, #40]	; (800a040 <prvTaskIsTaskSuspended+0x5c>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d10a      	bne.n	800a030 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a01e:	4a09      	ldr	r2, [pc, #36]	; (800a044 <prvTaskIsTaskSuspended+0x60>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d005      	beq.n	800a030 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800a024:	693b      	ldr	r3, [r7, #16]
 800a026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d101      	bne.n	800a030 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800a02c:	2301      	movs	r3, #1
 800a02e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a030:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800a032:	4618      	mov	r0, r3
 800a034:	371c      	adds	r7, #28
 800a036:	46bd      	mov	sp, r7
 800a038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03c:	4770      	bx	lr
 800a03e:	bf00      	nop
 800a040:	20003ec8 	.word	0x20003ec8
 800a044:	20003e9c 	.word	0x20003e9c

0800a048 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b084      	sub	sp, #16
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d10a      	bne.n	800a070 <vTaskResume+0x28>
	__asm volatile
 800a05a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a05e:	f383 8811 	msr	BASEPRI, r3
 800a062:	f3bf 8f6f 	isb	sy
 800a066:	f3bf 8f4f 	dsb	sy
 800a06a:	60bb      	str	r3, [r7, #8]
}
 800a06c:	bf00      	nop
 800a06e:	e7fe      	b.n	800a06e <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800a070:	4b20      	ldr	r3, [pc, #128]	; (800a0f4 <vTaskResume+0xac>)
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	68fa      	ldr	r2, [r7, #12]
 800a076:	429a      	cmp	r2, r3
 800a078:	d038      	beq.n	800a0ec <vTaskResume+0xa4>
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d035      	beq.n	800a0ec <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800a080:	f001 f9f8 	bl	800b474 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800a084:	68f8      	ldr	r0, [r7, #12]
 800a086:	f7ff ffad 	bl	8009fe4 <prvTaskIsTaskSuspended>
 800a08a:	4603      	mov	r3, r0
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d02b      	beq.n	800a0e8 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	3304      	adds	r3, #4
 800a094:	4618      	mov	r0, r3
 800a096:	f7fe ffe9 	bl	800906c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a09e:	4b16      	ldr	r3, [pc, #88]	; (800a0f8 <vTaskResume+0xb0>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	429a      	cmp	r2, r3
 800a0a4:	d903      	bls.n	800a0ae <vTaskResume+0x66>
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0aa:	4a13      	ldr	r2, [pc, #76]	; (800a0f8 <vTaskResume+0xb0>)
 800a0ac:	6013      	str	r3, [r2, #0]
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0b2:	4613      	mov	r3, r2
 800a0b4:	009b      	lsls	r3, r3, #2
 800a0b6:	4413      	add	r3, r2
 800a0b8:	009b      	lsls	r3, r3, #2
 800a0ba:	4a10      	ldr	r2, [pc, #64]	; (800a0fc <vTaskResume+0xb4>)
 800a0bc:	441a      	add	r2, r3
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	3304      	adds	r3, #4
 800a0c2:	4619      	mov	r1, r3
 800a0c4:	4610      	mov	r0, r2
 800a0c6:	f7fe ff74 	bl	8008fb2 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0ce:	4b09      	ldr	r3, [pc, #36]	; (800a0f4 <vTaskResume+0xac>)
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d307      	bcc.n	800a0e8 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800a0d8:	4b09      	ldr	r3, [pc, #36]	; (800a100 <vTaskResume+0xb8>)
 800a0da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0de:	601a      	str	r2, [r3, #0]
 800a0e0:	f3bf 8f4f 	dsb	sy
 800a0e4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800a0e8:	f001 f9f4 	bl	800b4d4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a0ec:	bf00      	nop
 800a0ee:	3710      	adds	r7, #16
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	bd80      	pop	{r7, pc}
 800a0f4:	20003a08 	.word	0x20003a08
 800a0f8:	20003ee4 	.word	0x20003ee4
 800a0fc:	20003a0c 	.word	0x20003a0c
 800a100:	e000ed04 	.word	0xe000ed04

0800a104 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a104:	b580      	push	{r7, lr}
 800a106:	b08a      	sub	sp, #40	; 0x28
 800a108:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a10a:	2300      	movs	r3, #0
 800a10c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a10e:	2300      	movs	r3, #0
 800a110:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a112:	463a      	mov	r2, r7
 800a114:	1d39      	adds	r1, r7, #4
 800a116:	f107 0308 	add.w	r3, r7, #8
 800a11a:	4618      	mov	r0, r3
 800a11c:	f7fe fee8 	bl	8008ef0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a120:	6839      	ldr	r1, [r7, #0]
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	68ba      	ldr	r2, [r7, #8]
 800a126:	9202      	str	r2, [sp, #8]
 800a128:	9301      	str	r3, [sp, #4]
 800a12a:	2300      	movs	r3, #0
 800a12c:	9300      	str	r3, [sp, #0]
 800a12e:	2300      	movs	r3, #0
 800a130:	460a      	mov	r2, r1
 800a132:	4924      	ldr	r1, [pc, #144]	; (800a1c4 <vTaskStartScheduler+0xc0>)
 800a134:	4824      	ldr	r0, [pc, #144]	; (800a1c8 <vTaskStartScheduler+0xc4>)
 800a136:	f7ff fd69 	bl	8009c0c <xTaskCreateStatic>
 800a13a:	4603      	mov	r3, r0
 800a13c:	4a23      	ldr	r2, [pc, #140]	; (800a1cc <vTaskStartScheduler+0xc8>)
 800a13e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a140:	4b22      	ldr	r3, [pc, #136]	; (800a1cc <vTaskStartScheduler+0xc8>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d002      	beq.n	800a14e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a148:	2301      	movs	r3, #1
 800a14a:	617b      	str	r3, [r7, #20]
 800a14c:	e001      	b.n	800a152 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a14e:	2300      	movs	r3, #0
 800a150:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	2b01      	cmp	r3, #1
 800a156:	d102      	bne.n	800a15e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a158:	f000 fd10 	bl	800ab7c <xTimerCreateTimerTask>
 800a15c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a15e:	697b      	ldr	r3, [r7, #20]
 800a160:	2b01      	cmp	r3, #1
 800a162:	d11b      	bne.n	800a19c <vTaskStartScheduler+0x98>
	__asm volatile
 800a164:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a168:	f383 8811 	msr	BASEPRI, r3
 800a16c:	f3bf 8f6f 	isb	sy
 800a170:	f3bf 8f4f 	dsb	sy
 800a174:	613b      	str	r3, [r7, #16]
}
 800a176:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a178:	4b15      	ldr	r3, [pc, #84]	; (800a1d0 <vTaskStartScheduler+0xcc>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	3354      	adds	r3, #84	; 0x54
 800a17e:	4a15      	ldr	r2, [pc, #84]	; (800a1d4 <vTaskStartScheduler+0xd0>)
 800a180:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a182:	4b15      	ldr	r3, [pc, #84]	; (800a1d8 <vTaskStartScheduler+0xd4>)
 800a184:	f04f 32ff 	mov.w	r2, #4294967295
 800a188:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a18a:	4b14      	ldr	r3, [pc, #80]	; (800a1dc <vTaskStartScheduler+0xd8>)
 800a18c:	2201      	movs	r2, #1
 800a18e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a190:	4b13      	ldr	r3, [pc, #76]	; (800a1e0 <vTaskStartScheduler+0xdc>)
 800a192:	2200      	movs	r2, #0
 800a194:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a196:	f001 f8cb 	bl	800b330 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a19a:	e00e      	b.n	800a1ba <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a19c:	697b      	ldr	r3, [r7, #20]
 800a19e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1a2:	d10a      	bne.n	800a1ba <vTaskStartScheduler+0xb6>
	__asm volatile
 800a1a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1a8:	f383 8811 	msr	BASEPRI, r3
 800a1ac:	f3bf 8f6f 	isb	sy
 800a1b0:	f3bf 8f4f 	dsb	sy
 800a1b4:	60fb      	str	r3, [r7, #12]
}
 800a1b6:	bf00      	nop
 800a1b8:	e7fe      	b.n	800a1b8 <vTaskStartScheduler+0xb4>
}
 800a1ba:	bf00      	nop
 800a1bc:	3718      	adds	r7, #24
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd80      	pop	{r7, pc}
 800a1c2:	bf00      	nop
 800a1c4:	0800cee8 	.word	0x0800cee8
 800a1c8:	0800a809 	.word	0x0800a809
 800a1cc:	20003f00 	.word	0x20003f00
 800a1d0:	20003a08 	.word	0x20003a08
 800a1d4:	2000016c 	.word	0x2000016c
 800a1d8:	20003efc 	.word	0x20003efc
 800a1dc:	20003ee8 	.word	0x20003ee8
 800a1e0:	20003ee0 	.word	0x20003ee0

0800a1e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a1e8:	4b04      	ldr	r3, [pc, #16]	; (800a1fc <vTaskSuspendAll+0x18>)
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	3301      	adds	r3, #1
 800a1ee:	4a03      	ldr	r2, [pc, #12]	; (800a1fc <vTaskSuspendAll+0x18>)
 800a1f0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a1f2:	bf00      	nop
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fa:	4770      	bx	lr
 800a1fc:	20003f04 	.word	0x20003f04

0800a200 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b084      	sub	sp, #16
 800a204:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a206:	2300      	movs	r3, #0
 800a208:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a20a:	2300      	movs	r3, #0
 800a20c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a20e:	4b42      	ldr	r3, [pc, #264]	; (800a318 <xTaskResumeAll+0x118>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d10a      	bne.n	800a22c <xTaskResumeAll+0x2c>
	__asm volatile
 800a216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a21a:	f383 8811 	msr	BASEPRI, r3
 800a21e:	f3bf 8f6f 	isb	sy
 800a222:	f3bf 8f4f 	dsb	sy
 800a226:	603b      	str	r3, [r7, #0]
}
 800a228:	bf00      	nop
 800a22a:	e7fe      	b.n	800a22a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a22c:	f001 f922 	bl	800b474 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a230:	4b39      	ldr	r3, [pc, #228]	; (800a318 <xTaskResumeAll+0x118>)
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	3b01      	subs	r3, #1
 800a236:	4a38      	ldr	r2, [pc, #224]	; (800a318 <xTaskResumeAll+0x118>)
 800a238:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a23a:	4b37      	ldr	r3, [pc, #220]	; (800a318 <xTaskResumeAll+0x118>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d162      	bne.n	800a308 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a242:	4b36      	ldr	r3, [pc, #216]	; (800a31c <xTaskResumeAll+0x11c>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d05e      	beq.n	800a308 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a24a:	e02f      	b.n	800a2ac <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a24c:	4b34      	ldr	r3, [pc, #208]	; (800a320 <xTaskResumeAll+0x120>)
 800a24e:	68db      	ldr	r3, [r3, #12]
 800a250:	68db      	ldr	r3, [r3, #12]
 800a252:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	3318      	adds	r3, #24
 800a258:	4618      	mov	r0, r3
 800a25a:	f7fe ff07 	bl	800906c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	3304      	adds	r3, #4
 800a262:	4618      	mov	r0, r3
 800a264:	f7fe ff02 	bl	800906c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a26c:	4b2d      	ldr	r3, [pc, #180]	; (800a324 <xTaskResumeAll+0x124>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	429a      	cmp	r2, r3
 800a272:	d903      	bls.n	800a27c <xTaskResumeAll+0x7c>
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a278:	4a2a      	ldr	r2, [pc, #168]	; (800a324 <xTaskResumeAll+0x124>)
 800a27a:	6013      	str	r3, [r2, #0]
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a280:	4613      	mov	r3, r2
 800a282:	009b      	lsls	r3, r3, #2
 800a284:	4413      	add	r3, r2
 800a286:	009b      	lsls	r3, r3, #2
 800a288:	4a27      	ldr	r2, [pc, #156]	; (800a328 <xTaskResumeAll+0x128>)
 800a28a:	441a      	add	r2, r3
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	3304      	adds	r3, #4
 800a290:	4619      	mov	r1, r3
 800a292:	4610      	mov	r0, r2
 800a294:	f7fe fe8d 	bl	8008fb2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a29c:	4b23      	ldr	r3, [pc, #140]	; (800a32c <xTaskResumeAll+0x12c>)
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2a2:	429a      	cmp	r2, r3
 800a2a4:	d302      	bcc.n	800a2ac <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a2a6:	4b22      	ldr	r3, [pc, #136]	; (800a330 <xTaskResumeAll+0x130>)
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a2ac:	4b1c      	ldr	r3, [pc, #112]	; (800a320 <xTaskResumeAll+0x120>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d1cb      	bne.n	800a24c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d001      	beq.n	800a2be <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a2ba:	f000 fb5f 	bl	800a97c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a2be:	4b1d      	ldr	r3, [pc, #116]	; (800a334 <xTaskResumeAll+0x134>)
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d010      	beq.n	800a2ec <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a2ca:	f000 f847 	bl	800a35c <xTaskIncrementTick>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d002      	beq.n	800a2da <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a2d4:	4b16      	ldr	r3, [pc, #88]	; (800a330 <xTaskResumeAll+0x130>)
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	3b01      	subs	r3, #1
 800a2de:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d1f1      	bne.n	800a2ca <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a2e6:	4b13      	ldr	r3, [pc, #76]	; (800a334 <xTaskResumeAll+0x134>)
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a2ec:	4b10      	ldr	r3, [pc, #64]	; (800a330 <xTaskResumeAll+0x130>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d009      	beq.n	800a308 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a2f4:	2301      	movs	r3, #1
 800a2f6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a2f8:	4b0f      	ldr	r3, [pc, #60]	; (800a338 <xTaskResumeAll+0x138>)
 800a2fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2fe:	601a      	str	r2, [r3, #0]
 800a300:	f3bf 8f4f 	dsb	sy
 800a304:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a308:	f001 f8e4 	bl	800b4d4 <vPortExitCritical>

	return xAlreadyYielded;
 800a30c:	68bb      	ldr	r3, [r7, #8]
}
 800a30e:	4618      	mov	r0, r3
 800a310:	3710      	adds	r7, #16
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}
 800a316:	bf00      	nop
 800a318:	20003f04 	.word	0x20003f04
 800a31c:	20003edc 	.word	0x20003edc
 800a320:	20003e9c 	.word	0x20003e9c
 800a324:	20003ee4 	.word	0x20003ee4
 800a328:	20003a0c 	.word	0x20003a0c
 800a32c:	20003a08 	.word	0x20003a08
 800a330:	20003ef0 	.word	0x20003ef0
 800a334:	20003eec 	.word	0x20003eec
 800a338:	e000ed04 	.word	0xe000ed04

0800a33c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a33c:	b480      	push	{r7}
 800a33e:	b083      	sub	sp, #12
 800a340:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a342:	4b05      	ldr	r3, [pc, #20]	; (800a358 <xTaskGetTickCount+0x1c>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a348:	687b      	ldr	r3, [r7, #4]
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	370c      	adds	r7, #12
 800a34e:	46bd      	mov	sp, r7
 800a350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a354:	4770      	bx	lr
 800a356:	bf00      	nop
 800a358:	20003ee0 	.word	0x20003ee0

0800a35c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b086      	sub	sp, #24
 800a360:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a362:	2300      	movs	r3, #0
 800a364:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a366:	4b4f      	ldr	r3, [pc, #316]	; (800a4a4 <xTaskIncrementTick+0x148>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	f040 808f 	bne.w	800a48e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a370:	4b4d      	ldr	r3, [pc, #308]	; (800a4a8 <xTaskIncrementTick+0x14c>)
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	3301      	adds	r3, #1
 800a376:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a378:	4a4b      	ldr	r2, [pc, #300]	; (800a4a8 <xTaskIncrementTick+0x14c>)
 800a37a:	693b      	ldr	r3, [r7, #16]
 800a37c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a37e:	693b      	ldr	r3, [r7, #16]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d120      	bne.n	800a3c6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a384:	4b49      	ldr	r3, [pc, #292]	; (800a4ac <xTaskIncrementTick+0x150>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d00a      	beq.n	800a3a4 <xTaskIncrementTick+0x48>
	__asm volatile
 800a38e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a392:	f383 8811 	msr	BASEPRI, r3
 800a396:	f3bf 8f6f 	isb	sy
 800a39a:	f3bf 8f4f 	dsb	sy
 800a39e:	603b      	str	r3, [r7, #0]
}
 800a3a0:	bf00      	nop
 800a3a2:	e7fe      	b.n	800a3a2 <xTaskIncrementTick+0x46>
 800a3a4:	4b41      	ldr	r3, [pc, #260]	; (800a4ac <xTaskIncrementTick+0x150>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	60fb      	str	r3, [r7, #12]
 800a3aa:	4b41      	ldr	r3, [pc, #260]	; (800a4b0 <xTaskIncrementTick+0x154>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	4a3f      	ldr	r2, [pc, #252]	; (800a4ac <xTaskIncrementTick+0x150>)
 800a3b0:	6013      	str	r3, [r2, #0]
 800a3b2:	4a3f      	ldr	r2, [pc, #252]	; (800a4b0 <xTaskIncrementTick+0x154>)
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	6013      	str	r3, [r2, #0]
 800a3b8:	4b3e      	ldr	r3, [pc, #248]	; (800a4b4 <xTaskIncrementTick+0x158>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	3301      	adds	r3, #1
 800a3be:	4a3d      	ldr	r2, [pc, #244]	; (800a4b4 <xTaskIncrementTick+0x158>)
 800a3c0:	6013      	str	r3, [r2, #0]
 800a3c2:	f000 fadb 	bl	800a97c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a3c6:	4b3c      	ldr	r3, [pc, #240]	; (800a4b8 <xTaskIncrementTick+0x15c>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	693a      	ldr	r2, [r7, #16]
 800a3cc:	429a      	cmp	r2, r3
 800a3ce:	d349      	bcc.n	800a464 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a3d0:	4b36      	ldr	r3, [pc, #216]	; (800a4ac <xTaskIncrementTick+0x150>)
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d104      	bne.n	800a3e4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3da:	4b37      	ldr	r3, [pc, #220]	; (800a4b8 <xTaskIncrementTick+0x15c>)
 800a3dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a3e0:	601a      	str	r2, [r3, #0]
					break;
 800a3e2:	e03f      	b.n	800a464 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3e4:	4b31      	ldr	r3, [pc, #196]	; (800a4ac <xTaskIncrementTick+0x150>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	68db      	ldr	r3, [r3, #12]
 800a3ea:	68db      	ldr	r3, [r3, #12]
 800a3ec:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	685b      	ldr	r3, [r3, #4]
 800a3f2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a3f4:	693a      	ldr	r2, [r7, #16]
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	429a      	cmp	r2, r3
 800a3fa:	d203      	bcs.n	800a404 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a3fc:	4a2e      	ldr	r2, [pc, #184]	; (800a4b8 <xTaskIncrementTick+0x15c>)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a402:	e02f      	b.n	800a464 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a404:	68bb      	ldr	r3, [r7, #8]
 800a406:	3304      	adds	r3, #4
 800a408:	4618      	mov	r0, r3
 800a40a:	f7fe fe2f 	bl	800906c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a412:	2b00      	cmp	r3, #0
 800a414:	d004      	beq.n	800a420 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	3318      	adds	r3, #24
 800a41a:	4618      	mov	r0, r3
 800a41c:	f7fe fe26 	bl	800906c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a420:	68bb      	ldr	r3, [r7, #8]
 800a422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a424:	4b25      	ldr	r3, [pc, #148]	; (800a4bc <xTaskIncrementTick+0x160>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	429a      	cmp	r2, r3
 800a42a:	d903      	bls.n	800a434 <xTaskIncrementTick+0xd8>
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a430:	4a22      	ldr	r2, [pc, #136]	; (800a4bc <xTaskIncrementTick+0x160>)
 800a432:	6013      	str	r3, [r2, #0]
 800a434:	68bb      	ldr	r3, [r7, #8]
 800a436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a438:	4613      	mov	r3, r2
 800a43a:	009b      	lsls	r3, r3, #2
 800a43c:	4413      	add	r3, r2
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	4a1f      	ldr	r2, [pc, #124]	; (800a4c0 <xTaskIncrementTick+0x164>)
 800a442:	441a      	add	r2, r3
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	3304      	adds	r3, #4
 800a448:	4619      	mov	r1, r3
 800a44a:	4610      	mov	r0, r2
 800a44c:	f7fe fdb1 	bl	8008fb2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a454:	4b1b      	ldr	r3, [pc, #108]	; (800a4c4 <xTaskIncrementTick+0x168>)
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a45a:	429a      	cmp	r2, r3
 800a45c:	d3b8      	bcc.n	800a3d0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a45e:	2301      	movs	r3, #1
 800a460:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a462:	e7b5      	b.n	800a3d0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a464:	4b17      	ldr	r3, [pc, #92]	; (800a4c4 <xTaskIncrementTick+0x168>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a46a:	4915      	ldr	r1, [pc, #84]	; (800a4c0 <xTaskIncrementTick+0x164>)
 800a46c:	4613      	mov	r3, r2
 800a46e:	009b      	lsls	r3, r3, #2
 800a470:	4413      	add	r3, r2
 800a472:	009b      	lsls	r3, r3, #2
 800a474:	440b      	add	r3, r1
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	2b01      	cmp	r3, #1
 800a47a:	d901      	bls.n	800a480 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a47c:	2301      	movs	r3, #1
 800a47e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a480:	4b11      	ldr	r3, [pc, #68]	; (800a4c8 <xTaskIncrementTick+0x16c>)
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d007      	beq.n	800a498 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a488:	2301      	movs	r3, #1
 800a48a:	617b      	str	r3, [r7, #20]
 800a48c:	e004      	b.n	800a498 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a48e:	4b0f      	ldr	r3, [pc, #60]	; (800a4cc <xTaskIncrementTick+0x170>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	3301      	adds	r3, #1
 800a494:	4a0d      	ldr	r2, [pc, #52]	; (800a4cc <xTaskIncrementTick+0x170>)
 800a496:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a498:	697b      	ldr	r3, [r7, #20]
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3718      	adds	r7, #24
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bd80      	pop	{r7, pc}
 800a4a2:	bf00      	nop
 800a4a4:	20003f04 	.word	0x20003f04
 800a4a8:	20003ee0 	.word	0x20003ee0
 800a4ac:	20003e94 	.word	0x20003e94
 800a4b0:	20003e98 	.word	0x20003e98
 800a4b4:	20003ef4 	.word	0x20003ef4
 800a4b8:	20003efc 	.word	0x20003efc
 800a4bc:	20003ee4 	.word	0x20003ee4
 800a4c0:	20003a0c 	.word	0x20003a0c
 800a4c4:	20003a08 	.word	0x20003a08
 800a4c8:	20003ef0 	.word	0x20003ef0
 800a4cc:	20003eec 	.word	0x20003eec

0800a4d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b085      	sub	sp, #20
 800a4d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a4d6:	4b2a      	ldr	r3, [pc, #168]	; (800a580 <vTaskSwitchContext+0xb0>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d003      	beq.n	800a4e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a4de:	4b29      	ldr	r3, [pc, #164]	; (800a584 <vTaskSwitchContext+0xb4>)
 800a4e0:	2201      	movs	r2, #1
 800a4e2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a4e4:	e046      	b.n	800a574 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800a4e6:	4b27      	ldr	r3, [pc, #156]	; (800a584 <vTaskSwitchContext+0xb4>)
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4ec:	4b26      	ldr	r3, [pc, #152]	; (800a588 <vTaskSwitchContext+0xb8>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	60fb      	str	r3, [r7, #12]
 800a4f2:	e010      	b.n	800a516 <vTaskSwitchContext+0x46>
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d10a      	bne.n	800a510 <vTaskSwitchContext+0x40>
	__asm volatile
 800a4fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4fe:	f383 8811 	msr	BASEPRI, r3
 800a502:	f3bf 8f6f 	isb	sy
 800a506:	f3bf 8f4f 	dsb	sy
 800a50a:	607b      	str	r3, [r7, #4]
}
 800a50c:	bf00      	nop
 800a50e:	e7fe      	b.n	800a50e <vTaskSwitchContext+0x3e>
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	3b01      	subs	r3, #1
 800a514:	60fb      	str	r3, [r7, #12]
 800a516:	491d      	ldr	r1, [pc, #116]	; (800a58c <vTaskSwitchContext+0xbc>)
 800a518:	68fa      	ldr	r2, [r7, #12]
 800a51a:	4613      	mov	r3, r2
 800a51c:	009b      	lsls	r3, r3, #2
 800a51e:	4413      	add	r3, r2
 800a520:	009b      	lsls	r3, r3, #2
 800a522:	440b      	add	r3, r1
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d0e4      	beq.n	800a4f4 <vTaskSwitchContext+0x24>
 800a52a:	68fa      	ldr	r2, [r7, #12]
 800a52c:	4613      	mov	r3, r2
 800a52e:	009b      	lsls	r3, r3, #2
 800a530:	4413      	add	r3, r2
 800a532:	009b      	lsls	r3, r3, #2
 800a534:	4a15      	ldr	r2, [pc, #84]	; (800a58c <vTaskSwitchContext+0xbc>)
 800a536:	4413      	add	r3, r2
 800a538:	60bb      	str	r3, [r7, #8]
 800a53a:	68bb      	ldr	r3, [r7, #8]
 800a53c:	685b      	ldr	r3, [r3, #4]
 800a53e:	685a      	ldr	r2, [r3, #4]
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	605a      	str	r2, [r3, #4]
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	685a      	ldr	r2, [r3, #4]
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	3308      	adds	r3, #8
 800a54c:	429a      	cmp	r2, r3
 800a54e:	d104      	bne.n	800a55a <vTaskSwitchContext+0x8a>
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	685b      	ldr	r3, [r3, #4]
 800a554:	685a      	ldr	r2, [r3, #4]
 800a556:	68bb      	ldr	r3, [r7, #8]
 800a558:	605a      	str	r2, [r3, #4]
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	685b      	ldr	r3, [r3, #4]
 800a55e:	68db      	ldr	r3, [r3, #12]
 800a560:	4a0b      	ldr	r2, [pc, #44]	; (800a590 <vTaskSwitchContext+0xc0>)
 800a562:	6013      	str	r3, [r2, #0]
 800a564:	4a08      	ldr	r2, [pc, #32]	; (800a588 <vTaskSwitchContext+0xb8>)
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a56a:	4b09      	ldr	r3, [pc, #36]	; (800a590 <vTaskSwitchContext+0xc0>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	3354      	adds	r3, #84	; 0x54
 800a570:	4a08      	ldr	r2, [pc, #32]	; (800a594 <vTaskSwitchContext+0xc4>)
 800a572:	6013      	str	r3, [r2, #0]
}
 800a574:	bf00      	nop
 800a576:	3714      	adds	r7, #20
 800a578:	46bd      	mov	sp, r7
 800a57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57e:	4770      	bx	lr
 800a580:	20003f04 	.word	0x20003f04
 800a584:	20003ef0 	.word	0x20003ef0
 800a588:	20003ee4 	.word	0x20003ee4
 800a58c:	20003a0c 	.word	0x20003a0c
 800a590:	20003a08 	.word	0x20003a08
 800a594:	2000016c 	.word	0x2000016c

0800a598 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b084      	sub	sp, #16
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
 800a5a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d10a      	bne.n	800a5be <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a5a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ac:	f383 8811 	msr	BASEPRI, r3
 800a5b0:	f3bf 8f6f 	isb	sy
 800a5b4:	f3bf 8f4f 	dsb	sy
 800a5b8:	60fb      	str	r3, [r7, #12]
}
 800a5ba:	bf00      	nop
 800a5bc:	e7fe      	b.n	800a5bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a5be:	4b07      	ldr	r3, [pc, #28]	; (800a5dc <vTaskPlaceOnEventList+0x44>)
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	3318      	adds	r3, #24
 800a5c4:	4619      	mov	r1, r3
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f7fe fd17 	bl	8008ffa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a5cc:	2101      	movs	r1, #1
 800a5ce:	6838      	ldr	r0, [r7, #0]
 800a5d0:	f000 fa80 	bl	800aad4 <prvAddCurrentTaskToDelayedList>
}
 800a5d4:	bf00      	nop
 800a5d6:	3710      	adds	r7, #16
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	bd80      	pop	{r7, pc}
 800a5dc:	20003a08 	.word	0x20003a08

0800a5e0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b086      	sub	sp, #24
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	60f8      	str	r0, [r7, #12]
 800a5e8:	60b9      	str	r1, [r7, #8]
 800a5ea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d10a      	bne.n	800a608 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a5f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5f6:	f383 8811 	msr	BASEPRI, r3
 800a5fa:	f3bf 8f6f 	isb	sy
 800a5fe:	f3bf 8f4f 	dsb	sy
 800a602:	617b      	str	r3, [r7, #20]
}
 800a604:	bf00      	nop
 800a606:	e7fe      	b.n	800a606 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a608:	4b0a      	ldr	r3, [pc, #40]	; (800a634 <vTaskPlaceOnEventListRestricted+0x54>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	3318      	adds	r3, #24
 800a60e:	4619      	mov	r1, r3
 800a610:	68f8      	ldr	r0, [r7, #12]
 800a612:	f7fe fcce 	bl	8008fb2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d002      	beq.n	800a622 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a61c:	f04f 33ff 	mov.w	r3, #4294967295
 800a620:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a622:	6879      	ldr	r1, [r7, #4]
 800a624:	68b8      	ldr	r0, [r7, #8]
 800a626:	f000 fa55 	bl	800aad4 <prvAddCurrentTaskToDelayedList>
	}
 800a62a:	bf00      	nop
 800a62c:	3718      	adds	r7, #24
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}
 800a632:	bf00      	nop
 800a634:	20003a08 	.word	0x20003a08

0800a638 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b086      	sub	sp, #24
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	68db      	ldr	r3, [r3, #12]
 800a644:	68db      	ldr	r3, [r3, #12]
 800a646:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a648:	693b      	ldr	r3, [r7, #16]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d10a      	bne.n	800a664 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a64e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a652:	f383 8811 	msr	BASEPRI, r3
 800a656:	f3bf 8f6f 	isb	sy
 800a65a:	f3bf 8f4f 	dsb	sy
 800a65e:	60fb      	str	r3, [r7, #12]
}
 800a660:	bf00      	nop
 800a662:	e7fe      	b.n	800a662 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a664:	693b      	ldr	r3, [r7, #16]
 800a666:	3318      	adds	r3, #24
 800a668:	4618      	mov	r0, r3
 800a66a:	f7fe fcff 	bl	800906c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a66e:	4b1e      	ldr	r3, [pc, #120]	; (800a6e8 <xTaskRemoveFromEventList+0xb0>)
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	2b00      	cmp	r3, #0
 800a674:	d11d      	bne.n	800a6b2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	3304      	adds	r3, #4
 800a67a:	4618      	mov	r0, r3
 800a67c:	f7fe fcf6 	bl	800906c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a680:	693b      	ldr	r3, [r7, #16]
 800a682:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a684:	4b19      	ldr	r3, [pc, #100]	; (800a6ec <xTaskRemoveFromEventList+0xb4>)
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	429a      	cmp	r2, r3
 800a68a:	d903      	bls.n	800a694 <xTaskRemoveFromEventList+0x5c>
 800a68c:	693b      	ldr	r3, [r7, #16]
 800a68e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a690:	4a16      	ldr	r2, [pc, #88]	; (800a6ec <xTaskRemoveFromEventList+0xb4>)
 800a692:	6013      	str	r3, [r2, #0]
 800a694:	693b      	ldr	r3, [r7, #16]
 800a696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a698:	4613      	mov	r3, r2
 800a69a:	009b      	lsls	r3, r3, #2
 800a69c:	4413      	add	r3, r2
 800a69e:	009b      	lsls	r3, r3, #2
 800a6a0:	4a13      	ldr	r2, [pc, #76]	; (800a6f0 <xTaskRemoveFromEventList+0xb8>)
 800a6a2:	441a      	add	r2, r3
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	3304      	adds	r3, #4
 800a6a8:	4619      	mov	r1, r3
 800a6aa:	4610      	mov	r0, r2
 800a6ac:	f7fe fc81 	bl	8008fb2 <vListInsertEnd>
 800a6b0:	e005      	b.n	800a6be <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a6b2:	693b      	ldr	r3, [r7, #16]
 800a6b4:	3318      	adds	r3, #24
 800a6b6:	4619      	mov	r1, r3
 800a6b8:	480e      	ldr	r0, [pc, #56]	; (800a6f4 <xTaskRemoveFromEventList+0xbc>)
 800a6ba:	f7fe fc7a 	bl	8008fb2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6c2:	4b0d      	ldr	r3, [pc, #52]	; (800a6f8 <xTaskRemoveFromEventList+0xc0>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	d905      	bls.n	800a6d8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a6cc:	2301      	movs	r3, #1
 800a6ce:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a6d0:	4b0a      	ldr	r3, [pc, #40]	; (800a6fc <xTaskRemoveFromEventList+0xc4>)
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	601a      	str	r2, [r3, #0]
 800a6d6:	e001      	b.n	800a6dc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a6d8:	2300      	movs	r3, #0
 800a6da:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a6dc:	697b      	ldr	r3, [r7, #20]
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3718      	adds	r7, #24
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}
 800a6e6:	bf00      	nop
 800a6e8:	20003f04 	.word	0x20003f04
 800a6ec:	20003ee4 	.word	0x20003ee4
 800a6f0:	20003a0c 	.word	0x20003a0c
 800a6f4:	20003e9c 	.word	0x20003e9c
 800a6f8:	20003a08 	.word	0x20003a08
 800a6fc:	20003ef0 	.word	0x20003ef0

0800a700 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a700:	b480      	push	{r7}
 800a702:	b083      	sub	sp, #12
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a708:	4b06      	ldr	r3, [pc, #24]	; (800a724 <vTaskInternalSetTimeOutState+0x24>)
 800a70a:	681a      	ldr	r2, [r3, #0]
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a710:	4b05      	ldr	r3, [pc, #20]	; (800a728 <vTaskInternalSetTimeOutState+0x28>)
 800a712:	681a      	ldr	r2, [r3, #0]
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	605a      	str	r2, [r3, #4]
}
 800a718:	bf00      	nop
 800a71a:	370c      	adds	r7, #12
 800a71c:	46bd      	mov	sp, r7
 800a71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a722:	4770      	bx	lr
 800a724:	20003ef4 	.word	0x20003ef4
 800a728:	20003ee0 	.word	0x20003ee0

0800a72c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b088      	sub	sp, #32
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
 800a734:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d10a      	bne.n	800a752 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a73c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a740:	f383 8811 	msr	BASEPRI, r3
 800a744:	f3bf 8f6f 	isb	sy
 800a748:	f3bf 8f4f 	dsb	sy
 800a74c:	613b      	str	r3, [r7, #16]
}
 800a74e:	bf00      	nop
 800a750:	e7fe      	b.n	800a750 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d10a      	bne.n	800a76e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a75c:	f383 8811 	msr	BASEPRI, r3
 800a760:	f3bf 8f6f 	isb	sy
 800a764:	f3bf 8f4f 	dsb	sy
 800a768:	60fb      	str	r3, [r7, #12]
}
 800a76a:	bf00      	nop
 800a76c:	e7fe      	b.n	800a76c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a76e:	f000 fe81 	bl	800b474 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a772:	4b1d      	ldr	r3, [pc, #116]	; (800a7e8 <xTaskCheckForTimeOut+0xbc>)
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	685b      	ldr	r3, [r3, #4]
 800a77c:	69ba      	ldr	r2, [r7, #24]
 800a77e:	1ad3      	subs	r3, r2, r3
 800a780:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a78a:	d102      	bne.n	800a792 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a78c:	2300      	movs	r3, #0
 800a78e:	61fb      	str	r3, [r7, #28]
 800a790:	e023      	b.n	800a7da <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681a      	ldr	r2, [r3, #0]
 800a796:	4b15      	ldr	r3, [pc, #84]	; (800a7ec <xTaskCheckForTimeOut+0xc0>)
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	429a      	cmp	r2, r3
 800a79c:	d007      	beq.n	800a7ae <xTaskCheckForTimeOut+0x82>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	685b      	ldr	r3, [r3, #4]
 800a7a2:	69ba      	ldr	r2, [r7, #24]
 800a7a4:	429a      	cmp	r2, r3
 800a7a6:	d302      	bcc.n	800a7ae <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	61fb      	str	r3, [r7, #28]
 800a7ac:	e015      	b.n	800a7da <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	697a      	ldr	r2, [r7, #20]
 800a7b4:	429a      	cmp	r2, r3
 800a7b6:	d20b      	bcs.n	800a7d0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a7b8:	683b      	ldr	r3, [r7, #0]
 800a7ba:	681a      	ldr	r2, [r3, #0]
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	1ad2      	subs	r2, r2, r3
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a7c4:	6878      	ldr	r0, [r7, #4]
 800a7c6:	f7ff ff9b 	bl	800a700 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	61fb      	str	r3, [r7, #28]
 800a7ce:	e004      	b.n	800a7da <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a7d0:	683b      	ldr	r3, [r7, #0]
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a7da:	f000 fe7b 	bl	800b4d4 <vPortExitCritical>

	return xReturn;
 800a7de:	69fb      	ldr	r3, [r7, #28]
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	3720      	adds	r7, #32
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	bd80      	pop	{r7, pc}
 800a7e8:	20003ee0 	.word	0x20003ee0
 800a7ec:	20003ef4 	.word	0x20003ef4

0800a7f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a7f4:	4b03      	ldr	r3, [pc, #12]	; (800a804 <vTaskMissedYield+0x14>)
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	601a      	str	r2, [r3, #0]
}
 800a7fa:	bf00      	nop
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a802:	4770      	bx	lr
 800a804:	20003ef0 	.word	0x20003ef0

0800a808 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b082      	sub	sp, #8
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a810:	f000 f852 	bl	800a8b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a814:	4b06      	ldr	r3, [pc, #24]	; (800a830 <prvIdleTask+0x28>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	2b01      	cmp	r3, #1
 800a81a:	d9f9      	bls.n	800a810 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a81c:	4b05      	ldr	r3, [pc, #20]	; (800a834 <prvIdleTask+0x2c>)
 800a81e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a822:	601a      	str	r2, [r3, #0]
 800a824:	f3bf 8f4f 	dsb	sy
 800a828:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a82c:	e7f0      	b.n	800a810 <prvIdleTask+0x8>
 800a82e:	bf00      	nop
 800a830:	20003a0c 	.word	0x20003a0c
 800a834:	e000ed04 	.word	0xe000ed04

0800a838 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b082      	sub	sp, #8
 800a83c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a83e:	2300      	movs	r3, #0
 800a840:	607b      	str	r3, [r7, #4]
 800a842:	e00c      	b.n	800a85e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a844:	687a      	ldr	r2, [r7, #4]
 800a846:	4613      	mov	r3, r2
 800a848:	009b      	lsls	r3, r3, #2
 800a84a:	4413      	add	r3, r2
 800a84c:	009b      	lsls	r3, r3, #2
 800a84e:	4a12      	ldr	r2, [pc, #72]	; (800a898 <prvInitialiseTaskLists+0x60>)
 800a850:	4413      	add	r3, r2
 800a852:	4618      	mov	r0, r3
 800a854:	f7fe fb80 	bl	8008f58 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	3301      	adds	r3, #1
 800a85c:	607b      	str	r3, [r7, #4]
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2b37      	cmp	r3, #55	; 0x37
 800a862:	d9ef      	bls.n	800a844 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a864:	480d      	ldr	r0, [pc, #52]	; (800a89c <prvInitialiseTaskLists+0x64>)
 800a866:	f7fe fb77 	bl	8008f58 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a86a:	480d      	ldr	r0, [pc, #52]	; (800a8a0 <prvInitialiseTaskLists+0x68>)
 800a86c:	f7fe fb74 	bl	8008f58 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a870:	480c      	ldr	r0, [pc, #48]	; (800a8a4 <prvInitialiseTaskLists+0x6c>)
 800a872:	f7fe fb71 	bl	8008f58 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a876:	480c      	ldr	r0, [pc, #48]	; (800a8a8 <prvInitialiseTaskLists+0x70>)
 800a878:	f7fe fb6e 	bl	8008f58 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a87c:	480b      	ldr	r0, [pc, #44]	; (800a8ac <prvInitialiseTaskLists+0x74>)
 800a87e:	f7fe fb6b 	bl	8008f58 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a882:	4b0b      	ldr	r3, [pc, #44]	; (800a8b0 <prvInitialiseTaskLists+0x78>)
 800a884:	4a05      	ldr	r2, [pc, #20]	; (800a89c <prvInitialiseTaskLists+0x64>)
 800a886:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a888:	4b0a      	ldr	r3, [pc, #40]	; (800a8b4 <prvInitialiseTaskLists+0x7c>)
 800a88a:	4a05      	ldr	r2, [pc, #20]	; (800a8a0 <prvInitialiseTaskLists+0x68>)
 800a88c:	601a      	str	r2, [r3, #0]
}
 800a88e:	bf00      	nop
 800a890:	3708      	adds	r7, #8
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}
 800a896:	bf00      	nop
 800a898:	20003a0c 	.word	0x20003a0c
 800a89c:	20003e6c 	.word	0x20003e6c
 800a8a0:	20003e80 	.word	0x20003e80
 800a8a4:	20003e9c 	.word	0x20003e9c
 800a8a8:	20003eb0 	.word	0x20003eb0
 800a8ac:	20003ec8 	.word	0x20003ec8
 800a8b0:	20003e94 	.word	0x20003e94
 800a8b4:	20003e98 	.word	0x20003e98

0800a8b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b082      	sub	sp, #8
 800a8bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a8be:	e019      	b.n	800a8f4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a8c0:	f000 fdd8 	bl	800b474 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8c4:	4b10      	ldr	r3, [pc, #64]	; (800a908 <prvCheckTasksWaitingTermination+0x50>)
 800a8c6:	68db      	ldr	r3, [r3, #12]
 800a8c8:	68db      	ldr	r3, [r3, #12]
 800a8ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	3304      	adds	r3, #4
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f7fe fbcb 	bl	800906c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a8d6:	4b0d      	ldr	r3, [pc, #52]	; (800a90c <prvCheckTasksWaitingTermination+0x54>)
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	3b01      	subs	r3, #1
 800a8dc:	4a0b      	ldr	r2, [pc, #44]	; (800a90c <prvCheckTasksWaitingTermination+0x54>)
 800a8de:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a8e0:	4b0b      	ldr	r3, [pc, #44]	; (800a910 <prvCheckTasksWaitingTermination+0x58>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	3b01      	subs	r3, #1
 800a8e6:	4a0a      	ldr	r2, [pc, #40]	; (800a910 <prvCheckTasksWaitingTermination+0x58>)
 800a8e8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a8ea:	f000 fdf3 	bl	800b4d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f000 f810 	bl	800a914 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a8f4:	4b06      	ldr	r3, [pc, #24]	; (800a910 <prvCheckTasksWaitingTermination+0x58>)
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d1e1      	bne.n	800a8c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a8fc:	bf00      	nop
 800a8fe:	bf00      	nop
 800a900:	3708      	adds	r7, #8
 800a902:	46bd      	mov	sp, r7
 800a904:	bd80      	pop	{r7, pc}
 800a906:	bf00      	nop
 800a908:	20003eb0 	.word	0x20003eb0
 800a90c:	20003edc 	.word	0x20003edc
 800a910:	20003ec4 	.word	0x20003ec4

0800a914 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a914:	b580      	push	{r7, lr}
 800a916:	b084      	sub	sp, #16
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	3354      	adds	r3, #84	; 0x54
 800a920:	4618      	mov	r0, r3
 800a922:	f001 fb6d 	bl	800c000 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d108      	bne.n	800a942 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a934:	4618      	mov	r0, r3
 800a936:	f000 ff8b 	bl	800b850 <vPortFree>
				vPortFree( pxTCB );
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	f000 ff88 	bl	800b850 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a940:	e018      	b.n	800a974 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a948:	2b01      	cmp	r3, #1
 800a94a:	d103      	bne.n	800a954 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f000 ff7f 	bl	800b850 <vPortFree>
	}
 800a952:	e00f      	b.n	800a974 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a95a:	2b02      	cmp	r3, #2
 800a95c:	d00a      	beq.n	800a974 <prvDeleteTCB+0x60>
	__asm volatile
 800a95e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a962:	f383 8811 	msr	BASEPRI, r3
 800a966:	f3bf 8f6f 	isb	sy
 800a96a:	f3bf 8f4f 	dsb	sy
 800a96e:	60fb      	str	r3, [r7, #12]
}
 800a970:	bf00      	nop
 800a972:	e7fe      	b.n	800a972 <prvDeleteTCB+0x5e>
	}
 800a974:	bf00      	nop
 800a976:	3710      	adds	r7, #16
 800a978:	46bd      	mov	sp, r7
 800a97a:	bd80      	pop	{r7, pc}

0800a97c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a97c:	b480      	push	{r7}
 800a97e:	b083      	sub	sp, #12
 800a980:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a982:	4b0c      	ldr	r3, [pc, #48]	; (800a9b4 <prvResetNextTaskUnblockTime+0x38>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d104      	bne.n	800a996 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a98c:	4b0a      	ldr	r3, [pc, #40]	; (800a9b8 <prvResetNextTaskUnblockTime+0x3c>)
 800a98e:	f04f 32ff 	mov.w	r2, #4294967295
 800a992:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a994:	e008      	b.n	800a9a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a996:	4b07      	ldr	r3, [pc, #28]	; (800a9b4 <prvResetNextTaskUnblockTime+0x38>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	68db      	ldr	r3, [r3, #12]
 800a99c:	68db      	ldr	r3, [r3, #12]
 800a99e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	685b      	ldr	r3, [r3, #4]
 800a9a4:	4a04      	ldr	r2, [pc, #16]	; (800a9b8 <prvResetNextTaskUnblockTime+0x3c>)
 800a9a6:	6013      	str	r3, [r2, #0]
}
 800a9a8:	bf00      	nop
 800a9aa:	370c      	adds	r7, #12
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b2:	4770      	bx	lr
 800a9b4:	20003e94 	.word	0x20003e94
 800a9b8:	20003efc 	.word	0x20003efc

0800a9bc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a9bc:	b480      	push	{r7}
 800a9be:	b083      	sub	sp, #12
 800a9c0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a9c2:	4b0b      	ldr	r3, [pc, #44]	; (800a9f0 <xTaskGetSchedulerState+0x34>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d102      	bne.n	800a9d0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a9ca:	2301      	movs	r3, #1
 800a9cc:	607b      	str	r3, [r7, #4]
 800a9ce:	e008      	b.n	800a9e2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a9d0:	4b08      	ldr	r3, [pc, #32]	; (800a9f4 <xTaskGetSchedulerState+0x38>)
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d102      	bne.n	800a9de <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a9d8:	2302      	movs	r3, #2
 800a9da:	607b      	str	r3, [r7, #4]
 800a9dc:	e001      	b.n	800a9e2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a9de:	2300      	movs	r3, #0
 800a9e0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a9e2:	687b      	ldr	r3, [r7, #4]
	}
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	370c      	adds	r7, #12
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ee:	4770      	bx	lr
 800a9f0:	20003ee8 	.word	0x20003ee8
 800a9f4:	20003f04 	.word	0x20003f04

0800a9f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b086      	sub	sp, #24
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800aa04:	2300      	movs	r3, #0
 800aa06:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d056      	beq.n	800aabc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800aa0e:	4b2e      	ldr	r3, [pc, #184]	; (800aac8 <xTaskPriorityDisinherit+0xd0>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	693a      	ldr	r2, [r7, #16]
 800aa14:	429a      	cmp	r2, r3
 800aa16:	d00a      	beq.n	800aa2e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800aa18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa1c:	f383 8811 	msr	BASEPRI, r3
 800aa20:	f3bf 8f6f 	isb	sy
 800aa24:	f3bf 8f4f 	dsb	sy
 800aa28:	60fb      	str	r3, [r7, #12]
}
 800aa2a:	bf00      	nop
 800aa2c:	e7fe      	b.n	800aa2c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800aa2e:	693b      	ldr	r3, [r7, #16]
 800aa30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d10a      	bne.n	800aa4c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800aa36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa3a:	f383 8811 	msr	BASEPRI, r3
 800aa3e:	f3bf 8f6f 	isb	sy
 800aa42:	f3bf 8f4f 	dsb	sy
 800aa46:	60bb      	str	r3, [r7, #8]
}
 800aa48:	bf00      	nop
 800aa4a:	e7fe      	b.n	800aa4a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800aa4c:	693b      	ldr	r3, [r7, #16]
 800aa4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa50:	1e5a      	subs	r2, r3, #1
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800aa56:	693b      	ldr	r3, [r7, #16]
 800aa58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa5a:	693b      	ldr	r3, [r7, #16]
 800aa5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa5e:	429a      	cmp	r2, r3
 800aa60:	d02c      	beq.n	800aabc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800aa62:	693b      	ldr	r3, [r7, #16]
 800aa64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d128      	bne.n	800aabc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aa6a:	693b      	ldr	r3, [r7, #16]
 800aa6c:	3304      	adds	r3, #4
 800aa6e:	4618      	mov	r0, r3
 800aa70:	f7fe fafc 	bl	800906c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800aa74:	693b      	ldr	r3, [r7, #16]
 800aa76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800aa78:	693b      	ldr	r3, [r7, #16]
 800aa7a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa7c:	693b      	ldr	r3, [r7, #16]
 800aa7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa80:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800aa88:	693b      	ldr	r3, [r7, #16]
 800aa8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa8c:	4b0f      	ldr	r3, [pc, #60]	; (800aacc <xTaskPriorityDisinherit+0xd4>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	429a      	cmp	r2, r3
 800aa92:	d903      	bls.n	800aa9c <xTaskPriorityDisinherit+0xa4>
 800aa94:	693b      	ldr	r3, [r7, #16]
 800aa96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa98:	4a0c      	ldr	r2, [pc, #48]	; (800aacc <xTaskPriorityDisinherit+0xd4>)
 800aa9a:	6013      	str	r3, [r2, #0]
 800aa9c:	693b      	ldr	r3, [r7, #16]
 800aa9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aaa0:	4613      	mov	r3, r2
 800aaa2:	009b      	lsls	r3, r3, #2
 800aaa4:	4413      	add	r3, r2
 800aaa6:	009b      	lsls	r3, r3, #2
 800aaa8:	4a09      	ldr	r2, [pc, #36]	; (800aad0 <xTaskPriorityDisinherit+0xd8>)
 800aaaa:	441a      	add	r2, r3
 800aaac:	693b      	ldr	r3, [r7, #16]
 800aaae:	3304      	adds	r3, #4
 800aab0:	4619      	mov	r1, r3
 800aab2:	4610      	mov	r0, r2
 800aab4:	f7fe fa7d 	bl	8008fb2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800aab8:	2301      	movs	r3, #1
 800aaba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800aabc:	697b      	ldr	r3, [r7, #20]
	}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3718      	adds	r7, #24
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}
 800aac6:	bf00      	nop
 800aac8:	20003a08 	.word	0x20003a08
 800aacc:	20003ee4 	.word	0x20003ee4
 800aad0:	20003a0c 	.word	0x20003a0c

0800aad4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b084      	sub	sp, #16
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
 800aadc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800aade:	4b21      	ldr	r3, [pc, #132]	; (800ab64 <prvAddCurrentTaskToDelayedList+0x90>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aae4:	4b20      	ldr	r3, [pc, #128]	; (800ab68 <prvAddCurrentTaskToDelayedList+0x94>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	3304      	adds	r3, #4
 800aaea:	4618      	mov	r0, r3
 800aaec:	f7fe fabe 	bl	800906c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaf6:	d10a      	bne.n	800ab0e <prvAddCurrentTaskToDelayedList+0x3a>
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d007      	beq.n	800ab0e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aafe:	4b1a      	ldr	r3, [pc, #104]	; (800ab68 <prvAddCurrentTaskToDelayedList+0x94>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	3304      	adds	r3, #4
 800ab04:	4619      	mov	r1, r3
 800ab06:	4819      	ldr	r0, [pc, #100]	; (800ab6c <prvAddCurrentTaskToDelayedList+0x98>)
 800ab08:	f7fe fa53 	bl	8008fb2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ab0c:	e026      	b.n	800ab5c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ab0e:	68fa      	ldr	r2, [r7, #12]
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	4413      	add	r3, r2
 800ab14:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ab16:	4b14      	ldr	r3, [pc, #80]	; (800ab68 <prvAddCurrentTaskToDelayedList+0x94>)
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	68ba      	ldr	r2, [r7, #8]
 800ab1c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ab1e:	68ba      	ldr	r2, [r7, #8]
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	429a      	cmp	r2, r3
 800ab24:	d209      	bcs.n	800ab3a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ab26:	4b12      	ldr	r3, [pc, #72]	; (800ab70 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ab28:	681a      	ldr	r2, [r3, #0]
 800ab2a:	4b0f      	ldr	r3, [pc, #60]	; (800ab68 <prvAddCurrentTaskToDelayedList+0x94>)
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	3304      	adds	r3, #4
 800ab30:	4619      	mov	r1, r3
 800ab32:	4610      	mov	r0, r2
 800ab34:	f7fe fa61 	bl	8008ffa <vListInsert>
}
 800ab38:	e010      	b.n	800ab5c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ab3a:	4b0e      	ldr	r3, [pc, #56]	; (800ab74 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ab3c:	681a      	ldr	r2, [r3, #0]
 800ab3e:	4b0a      	ldr	r3, [pc, #40]	; (800ab68 <prvAddCurrentTaskToDelayedList+0x94>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	3304      	adds	r3, #4
 800ab44:	4619      	mov	r1, r3
 800ab46:	4610      	mov	r0, r2
 800ab48:	f7fe fa57 	bl	8008ffa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ab4c:	4b0a      	ldr	r3, [pc, #40]	; (800ab78 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	68ba      	ldr	r2, [r7, #8]
 800ab52:	429a      	cmp	r2, r3
 800ab54:	d202      	bcs.n	800ab5c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ab56:	4a08      	ldr	r2, [pc, #32]	; (800ab78 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ab58:	68bb      	ldr	r3, [r7, #8]
 800ab5a:	6013      	str	r3, [r2, #0]
}
 800ab5c:	bf00      	nop
 800ab5e:	3710      	adds	r7, #16
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}
 800ab64:	20003ee0 	.word	0x20003ee0
 800ab68:	20003a08 	.word	0x20003a08
 800ab6c:	20003ec8 	.word	0x20003ec8
 800ab70:	20003e98 	.word	0x20003e98
 800ab74:	20003e94 	.word	0x20003e94
 800ab78:	20003efc 	.word	0x20003efc

0800ab7c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b08a      	sub	sp, #40	; 0x28
 800ab80:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ab82:	2300      	movs	r3, #0
 800ab84:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ab86:	f000 fb07 	bl	800b198 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ab8a:	4b1c      	ldr	r3, [pc, #112]	; (800abfc <xTimerCreateTimerTask+0x80>)
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d021      	beq.n	800abd6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ab92:	2300      	movs	r3, #0
 800ab94:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ab96:	2300      	movs	r3, #0
 800ab98:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ab9a:	1d3a      	adds	r2, r7, #4
 800ab9c:	f107 0108 	add.w	r1, r7, #8
 800aba0:	f107 030c 	add.w	r3, r7, #12
 800aba4:	4618      	mov	r0, r3
 800aba6:	f7fe f9bd 	bl	8008f24 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800abaa:	6879      	ldr	r1, [r7, #4]
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	68fa      	ldr	r2, [r7, #12]
 800abb0:	9202      	str	r2, [sp, #8]
 800abb2:	9301      	str	r3, [sp, #4]
 800abb4:	2302      	movs	r3, #2
 800abb6:	9300      	str	r3, [sp, #0]
 800abb8:	2300      	movs	r3, #0
 800abba:	460a      	mov	r2, r1
 800abbc:	4910      	ldr	r1, [pc, #64]	; (800ac00 <xTimerCreateTimerTask+0x84>)
 800abbe:	4811      	ldr	r0, [pc, #68]	; (800ac04 <xTimerCreateTimerTask+0x88>)
 800abc0:	f7ff f824 	bl	8009c0c <xTaskCreateStatic>
 800abc4:	4603      	mov	r3, r0
 800abc6:	4a10      	ldr	r2, [pc, #64]	; (800ac08 <xTimerCreateTimerTask+0x8c>)
 800abc8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800abca:	4b0f      	ldr	r3, [pc, #60]	; (800ac08 <xTimerCreateTimerTask+0x8c>)
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d001      	beq.n	800abd6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800abd2:	2301      	movs	r3, #1
 800abd4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800abd6:	697b      	ldr	r3, [r7, #20]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d10a      	bne.n	800abf2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800abdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abe0:	f383 8811 	msr	BASEPRI, r3
 800abe4:	f3bf 8f6f 	isb	sy
 800abe8:	f3bf 8f4f 	dsb	sy
 800abec:	613b      	str	r3, [r7, #16]
}
 800abee:	bf00      	nop
 800abf0:	e7fe      	b.n	800abf0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800abf2:	697b      	ldr	r3, [r7, #20]
}
 800abf4:	4618      	mov	r0, r3
 800abf6:	3718      	adds	r7, #24
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bd80      	pop	{r7, pc}
 800abfc:	20003f38 	.word	0x20003f38
 800ac00:	0800cf00 	.word	0x0800cf00
 800ac04:	0800ad41 	.word	0x0800ad41
 800ac08:	20003f3c 	.word	0x20003f3c

0800ac0c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b08a      	sub	sp, #40	; 0x28
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	60f8      	str	r0, [r7, #12]
 800ac14:	60b9      	str	r1, [r7, #8]
 800ac16:	607a      	str	r2, [r7, #4]
 800ac18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d10a      	bne.n	800ac3a <xTimerGenericCommand+0x2e>
	__asm volatile
 800ac24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac28:	f383 8811 	msr	BASEPRI, r3
 800ac2c:	f3bf 8f6f 	isb	sy
 800ac30:	f3bf 8f4f 	dsb	sy
 800ac34:	623b      	str	r3, [r7, #32]
}
 800ac36:	bf00      	nop
 800ac38:	e7fe      	b.n	800ac38 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ac3a:	4b1a      	ldr	r3, [pc, #104]	; (800aca4 <xTimerGenericCommand+0x98>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d02a      	beq.n	800ac98 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ac42:	68bb      	ldr	r3, [r7, #8]
 800ac44:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	2b05      	cmp	r3, #5
 800ac52:	dc18      	bgt.n	800ac86 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ac54:	f7ff feb2 	bl	800a9bc <xTaskGetSchedulerState>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	2b02      	cmp	r3, #2
 800ac5c:	d109      	bne.n	800ac72 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ac5e:	4b11      	ldr	r3, [pc, #68]	; (800aca4 <xTimerGenericCommand+0x98>)
 800ac60:	6818      	ldr	r0, [r3, #0]
 800ac62:	f107 0110 	add.w	r1, r7, #16
 800ac66:	2300      	movs	r3, #0
 800ac68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ac6a:	f7fe fb67 	bl	800933c <xQueueGenericSend>
 800ac6e:	6278      	str	r0, [r7, #36]	; 0x24
 800ac70:	e012      	b.n	800ac98 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ac72:	4b0c      	ldr	r3, [pc, #48]	; (800aca4 <xTimerGenericCommand+0x98>)
 800ac74:	6818      	ldr	r0, [r3, #0]
 800ac76:	f107 0110 	add.w	r1, r7, #16
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	f7fe fb5d 	bl	800933c <xQueueGenericSend>
 800ac82:	6278      	str	r0, [r7, #36]	; 0x24
 800ac84:	e008      	b.n	800ac98 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ac86:	4b07      	ldr	r3, [pc, #28]	; (800aca4 <xTimerGenericCommand+0x98>)
 800ac88:	6818      	ldr	r0, [r3, #0]
 800ac8a:	f107 0110 	add.w	r1, r7, #16
 800ac8e:	2300      	movs	r3, #0
 800ac90:	683a      	ldr	r2, [r7, #0]
 800ac92:	f7fe fc51 	bl	8009538 <xQueueGenericSendFromISR>
 800ac96:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ac98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	3728      	adds	r7, #40	; 0x28
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	bd80      	pop	{r7, pc}
 800aca2:	bf00      	nop
 800aca4:	20003f38 	.word	0x20003f38

0800aca8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b088      	sub	sp, #32
 800acac:	af02      	add	r7, sp, #8
 800acae:	6078      	str	r0, [r7, #4]
 800acb0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800acb2:	4b22      	ldr	r3, [pc, #136]	; (800ad3c <prvProcessExpiredTimer+0x94>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	68db      	ldr	r3, [r3, #12]
 800acb8:	68db      	ldr	r3, [r3, #12]
 800acba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800acbc:	697b      	ldr	r3, [r7, #20]
 800acbe:	3304      	adds	r3, #4
 800acc0:	4618      	mov	r0, r3
 800acc2:	f7fe f9d3 	bl	800906c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800acc6:	697b      	ldr	r3, [r7, #20]
 800acc8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800accc:	f003 0304 	and.w	r3, r3, #4
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d022      	beq.n	800ad1a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	699a      	ldr	r2, [r3, #24]
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	18d1      	adds	r1, r2, r3
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	683a      	ldr	r2, [r7, #0]
 800ace0:	6978      	ldr	r0, [r7, #20]
 800ace2:	f000 f8d1 	bl	800ae88 <prvInsertTimerInActiveList>
 800ace6:	4603      	mov	r3, r0
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d01f      	beq.n	800ad2c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800acec:	2300      	movs	r3, #0
 800acee:	9300      	str	r3, [sp, #0]
 800acf0:	2300      	movs	r3, #0
 800acf2:	687a      	ldr	r2, [r7, #4]
 800acf4:	2100      	movs	r1, #0
 800acf6:	6978      	ldr	r0, [r7, #20]
 800acf8:	f7ff ff88 	bl	800ac0c <xTimerGenericCommand>
 800acfc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d113      	bne.n	800ad2c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800ad04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad08:	f383 8811 	msr	BASEPRI, r3
 800ad0c:	f3bf 8f6f 	isb	sy
 800ad10:	f3bf 8f4f 	dsb	sy
 800ad14:	60fb      	str	r3, [r7, #12]
}
 800ad16:	bf00      	nop
 800ad18:	e7fe      	b.n	800ad18 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad20:	f023 0301 	bic.w	r3, r3, #1
 800ad24:	b2da      	uxtb	r2, r3
 800ad26:	697b      	ldr	r3, [r7, #20]
 800ad28:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	6a1b      	ldr	r3, [r3, #32]
 800ad30:	6978      	ldr	r0, [r7, #20]
 800ad32:	4798      	blx	r3
}
 800ad34:	bf00      	nop
 800ad36:	3718      	adds	r7, #24
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}
 800ad3c:	20003f30 	.word	0x20003f30

0800ad40 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b084      	sub	sp, #16
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ad48:	f107 0308 	add.w	r3, r7, #8
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	f000 f857 	bl	800ae00 <prvGetNextExpireTime>
 800ad52:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ad54:	68bb      	ldr	r3, [r7, #8]
 800ad56:	4619      	mov	r1, r3
 800ad58:	68f8      	ldr	r0, [r7, #12]
 800ad5a:	f000 f803 	bl	800ad64 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ad5e:	f000 f8d5 	bl	800af0c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ad62:	e7f1      	b.n	800ad48 <prvTimerTask+0x8>

0800ad64 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b084      	sub	sp, #16
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
 800ad6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ad6e:	f7ff fa39 	bl	800a1e4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ad72:	f107 0308 	add.w	r3, r7, #8
 800ad76:	4618      	mov	r0, r3
 800ad78:	f000 f866 	bl	800ae48 <prvSampleTimeNow>
 800ad7c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d130      	bne.n	800ade6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d10a      	bne.n	800ada0 <prvProcessTimerOrBlockTask+0x3c>
 800ad8a:	687a      	ldr	r2, [r7, #4]
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	429a      	cmp	r2, r3
 800ad90:	d806      	bhi.n	800ada0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ad92:	f7ff fa35 	bl	800a200 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ad96:	68f9      	ldr	r1, [r7, #12]
 800ad98:	6878      	ldr	r0, [r7, #4]
 800ad9a:	f7ff ff85 	bl	800aca8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ad9e:	e024      	b.n	800adea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d008      	beq.n	800adb8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ada6:	4b13      	ldr	r3, [pc, #76]	; (800adf4 <prvProcessTimerOrBlockTask+0x90>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	2b00      	cmp	r3, #0
 800adae:	d101      	bne.n	800adb4 <prvProcessTimerOrBlockTask+0x50>
 800adb0:	2301      	movs	r3, #1
 800adb2:	e000      	b.n	800adb6 <prvProcessTimerOrBlockTask+0x52>
 800adb4:	2300      	movs	r3, #0
 800adb6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800adb8:	4b0f      	ldr	r3, [pc, #60]	; (800adf8 <prvProcessTimerOrBlockTask+0x94>)
 800adba:	6818      	ldr	r0, [r3, #0]
 800adbc:	687a      	ldr	r2, [r7, #4]
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	1ad3      	subs	r3, r2, r3
 800adc2:	683a      	ldr	r2, [r7, #0]
 800adc4:	4619      	mov	r1, r3
 800adc6:	f7fe feed 	bl	8009ba4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800adca:	f7ff fa19 	bl	800a200 <xTaskResumeAll>
 800adce:	4603      	mov	r3, r0
 800add0:	2b00      	cmp	r3, #0
 800add2:	d10a      	bne.n	800adea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800add4:	4b09      	ldr	r3, [pc, #36]	; (800adfc <prvProcessTimerOrBlockTask+0x98>)
 800add6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adda:	601a      	str	r2, [r3, #0]
 800addc:	f3bf 8f4f 	dsb	sy
 800ade0:	f3bf 8f6f 	isb	sy
}
 800ade4:	e001      	b.n	800adea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ade6:	f7ff fa0b 	bl	800a200 <xTaskResumeAll>
}
 800adea:	bf00      	nop
 800adec:	3710      	adds	r7, #16
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}
 800adf2:	bf00      	nop
 800adf4:	20003f34 	.word	0x20003f34
 800adf8:	20003f38 	.word	0x20003f38
 800adfc:	e000ed04 	.word	0xe000ed04

0800ae00 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ae00:	b480      	push	{r7}
 800ae02:	b085      	sub	sp, #20
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ae08:	4b0e      	ldr	r3, [pc, #56]	; (800ae44 <prvGetNextExpireTime+0x44>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d101      	bne.n	800ae16 <prvGetNextExpireTime+0x16>
 800ae12:	2201      	movs	r2, #1
 800ae14:	e000      	b.n	800ae18 <prvGetNextExpireTime+0x18>
 800ae16:	2200      	movs	r2, #0
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d105      	bne.n	800ae30 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ae24:	4b07      	ldr	r3, [pc, #28]	; (800ae44 <prvGetNextExpireTime+0x44>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	68db      	ldr	r3, [r3, #12]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	60fb      	str	r3, [r7, #12]
 800ae2e:	e001      	b.n	800ae34 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ae30:	2300      	movs	r3, #0
 800ae32:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ae34:	68fb      	ldr	r3, [r7, #12]
}
 800ae36:	4618      	mov	r0, r3
 800ae38:	3714      	adds	r7, #20
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae40:	4770      	bx	lr
 800ae42:	bf00      	nop
 800ae44:	20003f30 	.word	0x20003f30

0800ae48 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b084      	sub	sp, #16
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ae50:	f7ff fa74 	bl	800a33c <xTaskGetTickCount>
 800ae54:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ae56:	4b0b      	ldr	r3, [pc, #44]	; (800ae84 <prvSampleTimeNow+0x3c>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	68fa      	ldr	r2, [r7, #12]
 800ae5c:	429a      	cmp	r2, r3
 800ae5e:	d205      	bcs.n	800ae6c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ae60:	f000 f936 	bl	800b0d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2201      	movs	r2, #1
 800ae68:	601a      	str	r2, [r3, #0]
 800ae6a:	e002      	b.n	800ae72 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	2200      	movs	r2, #0
 800ae70:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ae72:	4a04      	ldr	r2, [pc, #16]	; (800ae84 <prvSampleTimeNow+0x3c>)
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ae78:	68fb      	ldr	r3, [r7, #12]
}
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	3710      	adds	r7, #16
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	bd80      	pop	{r7, pc}
 800ae82:	bf00      	nop
 800ae84:	20003f40 	.word	0x20003f40

0800ae88 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b086      	sub	sp, #24
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	60f8      	str	r0, [r7, #12]
 800ae90:	60b9      	str	r1, [r7, #8]
 800ae92:	607a      	str	r2, [r7, #4]
 800ae94:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ae96:	2300      	movs	r3, #0
 800ae98:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	68ba      	ldr	r2, [r7, #8]
 800ae9e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	68fa      	ldr	r2, [r7, #12]
 800aea4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800aea6:	68ba      	ldr	r2, [r7, #8]
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	429a      	cmp	r2, r3
 800aeac:	d812      	bhi.n	800aed4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aeae:	687a      	ldr	r2, [r7, #4]
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	1ad2      	subs	r2, r2, r3
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	699b      	ldr	r3, [r3, #24]
 800aeb8:	429a      	cmp	r2, r3
 800aeba:	d302      	bcc.n	800aec2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800aebc:	2301      	movs	r3, #1
 800aebe:	617b      	str	r3, [r7, #20]
 800aec0:	e01b      	b.n	800aefa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800aec2:	4b10      	ldr	r3, [pc, #64]	; (800af04 <prvInsertTimerInActiveList+0x7c>)
 800aec4:	681a      	ldr	r2, [r3, #0]
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	3304      	adds	r3, #4
 800aeca:	4619      	mov	r1, r3
 800aecc:	4610      	mov	r0, r2
 800aece:	f7fe f894 	bl	8008ffa <vListInsert>
 800aed2:	e012      	b.n	800aefa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800aed4:	687a      	ldr	r2, [r7, #4]
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	429a      	cmp	r2, r3
 800aeda:	d206      	bcs.n	800aeea <prvInsertTimerInActiveList+0x62>
 800aedc:	68ba      	ldr	r2, [r7, #8]
 800aede:	683b      	ldr	r3, [r7, #0]
 800aee0:	429a      	cmp	r2, r3
 800aee2:	d302      	bcc.n	800aeea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800aee4:	2301      	movs	r3, #1
 800aee6:	617b      	str	r3, [r7, #20]
 800aee8:	e007      	b.n	800aefa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aeea:	4b07      	ldr	r3, [pc, #28]	; (800af08 <prvInsertTimerInActiveList+0x80>)
 800aeec:	681a      	ldr	r2, [r3, #0]
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	3304      	adds	r3, #4
 800aef2:	4619      	mov	r1, r3
 800aef4:	4610      	mov	r0, r2
 800aef6:	f7fe f880 	bl	8008ffa <vListInsert>
		}
	}

	return xProcessTimerNow;
 800aefa:	697b      	ldr	r3, [r7, #20]
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	3718      	adds	r7, #24
 800af00:	46bd      	mov	sp, r7
 800af02:	bd80      	pop	{r7, pc}
 800af04:	20003f34 	.word	0x20003f34
 800af08:	20003f30 	.word	0x20003f30

0800af0c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b08e      	sub	sp, #56	; 0x38
 800af10:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800af12:	e0ca      	b.n	800b0aa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2b00      	cmp	r3, #0
 800af18:	da18      	bge.n	800af4c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800af1a:	1d3b      	adds	r3, r7, #4
 800af1c:	3304      	adds	r3, #4
 800af1e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800af20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af22:	2b00      	cmp	r3, #0
 800af24:	d10a      	bne.n	800af3c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800af26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af2a:	f383 8811 	msr	BASEPRI, r3
 800af2e:	f3bf 8f6f 	isb	sy
 800af32:	f3bf 8f4f 	dsb	sy
 800af36:	61fb      	str	r3, [r7, #28]
}
 800af38:	bf00      	nop
 800af3a:	e7fe      	b.n	800af3a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800af3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800af42:	6850      	ldr	r0, [r2, #4]
 800af44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800af46:	6892      	ldr	r2, [r2, #8]
 800af48:	4611      	mov	r1, r2
 800af4a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	f2c0 80aa 	blt.w	800b0a8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800af58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af5a:	695b      	ldr	r3, [r3, #20]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d004      	beq.n	800af6a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800af60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af62:	3304      	adds	r3, #4
 800af64:	4618      	mov	r0, r3
 800af66:	f7fe f881 	bl	800906c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800af6a:	463b      	mov	r3, r7
 800af6c:	4618      	mov	r0, r3
 800af6e:	f7ff ff6b 	bl	800ae48 <prvSampleTimeNow>
 800af72:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2b09      	cmp	r3, #9
 800af78:	f200 8097 	bhi.w	800b0aa <prvProcessReceivedCommands+0x19e>
 800af7c:	a201      	add	r2, pc, #4	; (adr r2, 800af84 <prvProcessReceivedCommands+0x78>)
 800af7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af82:	bf00      	nop
 800af84:	0800afad 	.word	0x0800afad
 800af88:	0800afad 	.word	0x0800afad
 800af8c:	0800afad 	.word	0x0800afad
 800af90:	0800b021 	.word	0x0800b021
 800af94:	0800b035 	.word	0x0800b035
 800af98:	0800b07f 	.word	0x0800b07f
 800af9c:	0800afad 	.word	0x0800afad
 800afa0:	0800afad 	.word	0x0800afad
 800afa4:	0800b021 	.word	0x0800b021
 800afa8:	0800b035 	.word	0x0800b035
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800afac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800afb2:	f043 0301 	orr.w	r3, r3, #1
 800afb6:	b2da      	uxtb	r2, r3
 800afb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800afbe:	68ba      	ldr	r2, [r7, #8]
 800afc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afc2:	699b      	ldr	r3, [r3, #24]
 800afc4:	18d1      	adds	r1, r2, r3
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800afca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afcc:	f7ff ff5c 	bl	800ae88 <prvInsertTimerInActiveList>
 800afd0:	4603      	mov	r3, r0
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d069      	beq.n	800b0aa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800afd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afd8:	6a1b      	ldr	r3, [r3, #32]
 800afda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afdc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800afde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afe0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800afe4:	f003 0304 	and.w	r3, r3, #4
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d05e      	beq.n	800b0aa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800afec:	68ba      	ldr	r2, [r7, #8]
 800afee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aff0:	699b      	ldr	r3, [r3, #24]
 800aff2:	441a      	add	r2, r3
 800aff4:	2300      	movs	r3, #0
 800aff6:	9300      	str	r3, [sp, #0]
 800aff8:	2300      	movs	r3, #0
 800affa:	2100      	movs	r1, #0
 800affc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800affe:	f7ff fe05 	bl	800ac0c <xTimerGenericCommand>
 800b002:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b004:	6a3b      	ldr	r3, [r7, #32]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d14f      	bne.n	800b0aa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b00a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b00e:	f383 8811 	msr	BASEPRI, r3
 800b012:	f3bf 8f6f 	isb	sy
 800b016:	f3bf 8f4f 	dsb	sy
 800b01a:	61bb      	str	r3, [r7, #24]
}
 800b01c:	bf00      	nop
 800b01e:	e7fe      	b.n	800b01e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b022:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b026:	f023 0301 	bic.w	r3, r3, #1
 800b02a:	b2da      	uxtb	r2, r3
 800b02c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b02e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b032:	e03a      	b.n	800b0aa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b036:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b03a:	f043 0301 	orr.w	r3, r3, #1
 800b03e:	b2da      	uxtb	r2, r3
 800b040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b042:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b046:	68ba      	ldr	r2, [r7, #8]
 800b048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b04a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b04c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b04e:	699b      	ldr	r3, [r3, #24]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d10a      	bne.n	800b06a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b054:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b058:	f383 8811 	msr	BASEPRI, r3
 800b05c:	f3bf 8f6f 	isb	sy
 800b060:	f3bf 8f4f 	dsb	sy
 800b064:	617b      	str	r3, [r7, #20]
}
 800b066:	bf00      	nop
 800b068:	e7fe      	b.n	800b068 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b06a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b06c:	699a      	ldr	r2, [r3, #24]
 800b06e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b070:	18d1      	adds	r1, r2, r3
 800b072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b074:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b076:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b078:	f7ff ff06 	bl	800ae88 <prvInsertTimerInActiveList>
					break;
 800b07c:	e015      	b.n	800b0aa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b07e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b080:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b084:	f003 0302 	and.w	r3, r3, #2
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d103      	bne.n	800b094 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b08c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b08e:	f000 fbdf 	bl	800b850 <vPortFree>
 800b092:	e00a      	b.n	800b0aa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b096:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b09a:	f023 0301 	bic.w	r3, r3, #1
 800b09e:	b2da      	uxtb	r2, r3
 800b0a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b0a6:	e000      	b.n	800b0aa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b0a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b0aa:	4b08      	ldr	r3, [pc, #32]	; (800b0cc <prvProcessReceivedCommands+0x1c0>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	1d39      	adds	r1, r7, #4
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f7fe fadc 	bl	8009670 <xQueueReceive>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	f47f af2a 	bne.w	800af14 <prvProcessReceivedCommands+0x8>
	}
}
 800b0c0:	bf00      	nop
 800b0c2:	bf00      	nop
 800b0c4:	3730      	adds	r7, #48	; 0x30
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bd80      	pop	{r7, pc}
 800b0ca:	bf00      	nop
 800b0cc:	20003f38 	.word	0x20003f38

0800b0d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b088      	sub	sp, #32
 800b0d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b0d6:	e048      	b.n	800b16a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b0d8:	4b2d      	ldr	r3, [pc, #180]	; (800b190 <prvSwitchTimerLists+0xc0>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	68db      	ldr	r3, [r3, #12]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0e2:	4b2b      	ldr	r3, [pc, #172]	; (800b190 <prvSwitchTimerLists+0xc0>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	68db      	ldr	r3, [r3, #12]
 800b0e8:	68db      	ldr	r3, [r3, #12]
 800b0ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	3304      	adds	r3, #4
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f7fd ffbb 	bl	800906c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	6a1b      	ldr	r3, [r3, #32]
 800b0fa:	68f8      	ldr	r0, [r7, #12]
 800b0fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b104:	f003 0304 	and.w	r3, r3, #4
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d02e      	beq.n	800b16a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	699b      	ldr	r3, [r3, #24]
 800b110:	693a      	ldr	r2, [r7, #16]
 800b112:	4413      	add	r3, r2
 800b114:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b116:	68ba      	ldr	r2, [r7, #8]
 800b118:	693b      	ldr	r3, [r7, #16]
 800b11a:	429a      	cmp	r2, r3
 800b11c:	d90e      	bls.n	800b13c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	68ba      	ldr	r2, [r7, #8]
 800b122:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	68fa      	ldr	r2, [r7, #12]
 800b128:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b12a:	4b19      	ldr	r3, [pc, #100]	; (800b190 <prvSwitchTimerLists+0xc0>)
 800b12c:	681a      	ldr	r2, [r3, #0]
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	3304      	adds	r3, #4
 800b132:	4619      	mov	r1, r3
 800b134:	4610      	mov	r0, r2
 800b136:	f7fd ff60 	bl	8008ffa <vListInsert>
 800b13a:	e016      	b.n	800b16a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b13c:	2300      	movs	r3, #0
 800b13e:	9300      	str	r3, [sp, #0]
 800b140:	2300      	movs	r3, #0
 800b142:	693a      	ldr	r2, [r7, #16]
 800b144:	2100      	movs	r1, #0
 800b146:	68f8      	ldr	r0, [r7, #12]
 800b148:	f7ff fd60 	bl	800ac0c <xTimerGenericCommand>
 800b14c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d10a      	bne.n	800b16a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800b154:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b158:	f383 8811 	msr	BASEPRI, r3
 800b15c:	f3bf 8f6f 	isb	sy
 800b160:	f3bf 8f4f 	dsb	sy
 800b164:	603b      	str	r3, [r7, #0]
}
 800b166:	bf00      	nop
 800b168:	e7fe      	b.n	800b168 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b16a:	4b09      	ldr	r3, [pc, #36]	; (800b190 <prvSwitchTimerLists+0xc0>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d1b1      	bne.n	800b0d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b174:	4b06      	ldr	r3, [pc, #24]	; (800b190 <prvSwitchTimerLists+0xc0>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b17a:	4b06      	ldr	r3, [pc, #24]	; (800b194 <prvSwitchTimerLists+0xc4>)
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	4a04      	ldr	r2, [pc, #16]	; (800b190 <prvSwitchTimerLists+0xc0>)
 800b180:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b182:	4a04      	ldr	r2, [pc, #16]	; (800b194 <prvSwitchTimerLists+0xc4>)
 800b184:	697b      	ldr	r3, [r7, #20]
 800b186:	6013      	str	r3, [r2, #0]
}
 800b188:	bf00      	nop
 800b18a:	3718      	adds	r7, #24
 800b18c:	46bd      	mov	sp, r7
 800b18e:	bd80      	pop	{r7, pc}
 800b190:	20003f30 	.word	0x20003f30
 800b194:	20003f34 	.word	0x20003f34

0800b198 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b082      	sub	sp, #8
 800b19c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b19e:	f000 f969 	bl	800b474 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b1a2:	4b15      	ldr	r3, [pc, #84]	; (800b1f8 <prvCheckForValidListAndQueue+0x60>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d120      	bne.n	800b1ec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b1aa:	4814      	ldr	r0, [pc, #80]	; (800b1fc <prvCheckForValidListAndQueue+0x64>)
 800b1ac:	f7fd fed4 	bl	8008f58 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b1b0:	4813      	ldr	r0, [pc, #76]	; (800b200 <prvCheckForValidListAndQueue+0x68>)
 800b1b2:	f7fd fed1 	bl	8008f58 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b1b6:	4b13      	ldr	r3, [pc, #76]	; (800b204 <prvCheckForValidListAndQueue+0x6c>)
 800b1b8:	4a10      	ldr	r2, [pc, #64]	; (800b1fc <prvCheckForValidListAndQueue+0x64>)
 800b1ba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b1bc:	4b12      	ldr	r3, [pc, #72]	; (800b208 <prvCheckForValidListAndQueue+0x70>)
 800b1be:	4a10      	ldr	r2, [pc, #64]	; (800b200 <prvCheckForValidListAndQueue+0x68>)
 800b1c0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	9300      	str	r3, [sp, #0]
 800b1c6:	4b11      	ldr	r3, [pc, #68]	; (800b20c <prvCheckForValidListAndQueue+0x74>)
 800b1c8:	4a11      	ldr	r2, [pc, #68]	; (800b210 <prvCheckForValidListAndQueue+0x78>)
 800b1ca:	2110      	movs	r1, #16
 800b1cc:	200a      	movs	r0, #10
 800b1ce:	f7fd ffdf 	bl	8009190 <xQueueGenericCreateStatic>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	4a08      	ldr	r2, [pc, #32]	; (800b1f8 <prvCheckForValidListAndQueue+0x60>)
 800b1d6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b1d8:	4b07      	ldr	r3, [pc, #28]	; (800b1f8 <prvCheckForValidListAndQueue+0x60>)
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d005      	beq.n	800b1ec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b1e0:	4b05      	ldr	r3, [pc, #20]	; (800b1f8 <prvCheckForValidListAndQueue+0x60>)
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	490b      	ldr	r1, [pc, #44]	; (800b214 <prvCheckForValidListAndQueue+0x7c>)
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f7fe fcb2 	bl	8009b50 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b1ec:	f000 f972 	bl	800b4d4 <vPortExitCritical>
}
 800b1f0:	bf00      	nop
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	bd80      	pop	{r7, pc}
 800b1f6:	bf00      	nop
 800b1f8:	20003f38 	.word	0x20003f38
 800b1fc:	20003f08 	.word	0x20003f08
 800b200:	20003f1c 	.word	0x20003f1c
 800b204:	20003f30 	.word	0x20003f30
 800b208:	20003f34 	.word	0x20003f34
 800b20c:	20003fe4 	.word	0x20003fe4
 800b210:	20003f44 	.word	0x20003f44
 800b214:	0800cf08 	.word	0x0800cf08

0800b218 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b218:	b480      	push	{r7}
 800b21a:	b085      	sub	sp, #20
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	60f8      	str	r0, [r7, #12]
 800b220:	60b9      	str	r1, [r7, #8]
 800b222:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	3b04      	subs	r3, #4
 800b228:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b230:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	3b04      	subs	r3, #4
 800b236:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	f023 0201 	bic.w	r2, r3, #1
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	3b04      	subs	r3, #4
 800b246:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b248:	4a0c      	ldr	r2, [pc, #48]	; (800b27c <pxPortInitialiseStack+0x64>)
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	3b14      	subs	r3, #20
 800b252:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b254:	687a      	ldr	r2, [r7, #4]
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	3b04      	subs	r3, #4
 800b25e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	f06f 0202 	mvn.w	r2, #2
 800b266:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	3b20      	subs	r3, #32
 800b26c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b26e:	68fb      	ldr	r3, [r7, #12]
}
 800b270:	4618      	mov	r0, r3
 800b272:	3714      	adds	r7, #20
 800b274:	46bd      	mov	sp, r7
 800b276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27a:	4770      	bx	lr
 800b27c:	0800b281 	.word	0x0800b281

0800b280 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b280:	b480      	push	{r7}
 800b282:	b085      	sub	sp, #20
 800b284:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b286:	2300      	movs	r3, #0
 800b288:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b28a:	4b12      	ldr	r3, [pc, #72]	; (800b2d4 <prvTaskExitError+0x54>)
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b292:	d00a      	beq.n	800b2aa <prvTaskExitError+0x2a>
	__asm volatile
 800b294:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b298:	f383 8811 	msr	BASEPRI, r3
 800b29c:	f3bf 8f6f 	isb	sy
 800b2a0:	f3bf 8f4f 	dsb	sy
 800b2a4:	60fb      	str	r3, [r7, #12]
}
 800b2a6:	bf00      	nop
 800b2a8:	e7fe      	b.n	800b2a8 <prvTaskExitError+0x28>
	__asm volatile
 800b2aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2ae:	f383 8811 	msr	BASEPRI, r3
 800b2b2:	f3bf 8f6f 	isb	sy
 800b2b6:	f3bf 8f4f 	dsb	sy
 800b2ba:	60bb      	str	r3, [r7, #8]
}
 800b2bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b2be:	bf00      	nop
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d0fc      	beq.n	800b2c0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b2c6:	bf00      	nop
 800b2c8:	bf00      	nop
 800b2ca:	3714      	adds	r7, #20
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d2:	4770      	bx	lr
 800b2d4:	20000168 	.word	0x20000168
	...

0800b2e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b2e0:	4b07      	ldr	r3, [pc, #28]	; (800b300 <pxCurrentTCBConst2>)
 800b2e2:	6819      	ldr	r1, [r3, #0]
 800b2e4:	6808      	ldr	r0, [r1, #0]
 800b2e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ea:	f380 8809 	msr	PSP, r0
 800b2ee:	f3bf 8f6f 	isb	sy
 800b2f2:	f04f 0000 	mov.w	r0, #0
 800b2f6:	f380 8811 	msr	BASEPRI, r0
 800b2fa:	4770      	bx	lr
 800b2fc:	f3af 8000 	nop.w

0800b300 <pxCurrentTCBConst2>:
 800b300:	20003a08 	.word	0x20003a08
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b304:	bf00      	nop
 800b306:	bf00      	nop

0800b308 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b308:	4808      	ldr	r0, [pc, #32]	; (800b32c <prvPortStartFirstTask+0x24>)
 800b30a:	6800      	ldr	r0, [r0, #0]
 800b30c:	6800      	ldr	r0, [r0, #0]
 800b30e:	f380 8808 	msr	MSP, r0
 800b312:	f04f 0000 	mov.w	r0, #0
 800b316:	f380 8814 	msr	CONTROL, r0
 800b31a:	b662      	cpsie	i
 800b31c:	b661      	cpsie	f
 800b31e:	f3bf 8f4f 	dsb	sy
 800b322:	f3bf 8f6f 	isb	sy
 800b326:	df00      	svc	0
 800b328:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b32a:	bf00      	nop
 800b32c:	e000ed08 	.word	0xe000ed08

0800b330 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b330:	b580      	push	{r7, lr}
 800b332:	b086      	sub	sp, #24
 800b334:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b336:	4b46      	ldr	r3, [pc, #280]	; (800b450 <xPortStartScheduler+0x120>)
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	4a46      	ldr	r2, [pc, #280]	; (800b454 <xPortStartScheduler+0x124>)
 800b33c:	4293      	cmp	r3, r2
 800b33e:	d10a      	bne.n	800b356 <xPortStartScheduler+0x26>
	__asm volatile
 800b340:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b344:	f383 8811 	msr	BASEPRI, r3
 800b348:	f3bf 8f6f 	isb	sy
 800b34c:	f3bf 8f4f 	dsb	sy
 800b350:	613b      	str	r3, [r7, #16]
}
 800b352:	bf00      	nop
 800b354:	e7fe      	b.n	800b354 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b356:	4b3e      	ldr	r3, [pc, #248]	; (800b450 <xPortStartScheduler+0x120>)
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	4a3f      	ldr	r2, [pc, #252]	; (800b458 <xPortStartScheduler+0x128>)
 800b35c:	4293      	cmp	r3, r2
 800b35e:	d10a      	bne.n	800b376 <xPortStartScheduler+0x46>
	__asm volatile
 800b360:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b364:	f383 8811 	msr	BASEPRI, r3
 800b368:	f3bf 8f6f 	isb	sy
 800b36c:	f3bf 8f4f 	dsb	sy
 800b370:	60fb      	str	r3, [r7, #12]
}
 800b372:	bf00      	nop
 800b374:	e7fe      	b.n	800b374 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b376:	4b39      	ldr	r3, [pc, #228]	; (800b45c <xPortStartScheduler+0x12c>)
 800b378:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	781b      	ldrb	r3, [r3, #0]
 800b37e:	b2db      	uxtb	r3, r3
 800b380:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b382:	697b      	ldr	r3, [r7, #20]
 800b384:	22ff      	movs	r2, #255	; 0xff
 800b386:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b388:	697b      	ldr	r3, [r7, #20]
 800b38a:	781b      	ldrb	r3, [r3, #0]
 800b38c:	b2db      	uxtb	r3, r3
 800b38e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b390:	78fb      	ldrb	r3, [r7, #3]
 800b392:	b2db      	uxtb	r3, r3
 800b394:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b398:	b2da      	uxtb	r2, r3
 800b39a:	4b31      	ldr	r3, [pc, #196]	; (800b460 <xPortStartScheduler+0x130>)
 800b39c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b39e:	4b31      	ldr	r3, [pc, #196]	; (800b464 <xPortStartScheduler+0x134>)
 800b3a0:	2207      	movs	r2, #7
 800b3a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b3a4:	e009      	b.n	800b3ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b3a6:	4b2f      	ldr	r3, [pc, #188]	; (800b464 <xPortStartScheduler+0x134>)
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	3b01      	subs	r3, #1
 800b3ac:	4a2d      	ldr	r2, [pc, #180]	; (800b464 <xPortStartScheduler+0x134>)
 800b3ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b3b0:	78fb      	ldrb	r3, [r7, #3]
 800b3b2:	b2db      	uxtb	r3, r3
 800b3b4:	005b      	lsls	r3, r3, #1
 800b3b6:	b2db      	uxtb	r3, r3
 800b3b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b3ba:	78fb      	ldrb	r3, [r7, #3]
 800b3bc:	b2db      	uxtb	r3, r3
 800b3be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b3c2:	2b80      	cmp	r3, #128	; 0x80
 800b3c4:	d0ef      	beq.n	800b3a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b3c6:	4b27      	ldr	r3, [pc, #156]	; (800b464 <xPortStartScheduler+0x134>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	f1c3 0307 	rsb	r3, r3, #7
 800b3ce:	2b04      	cmp	r3, #4
 800b3d0:	d00a      	beq.n	800b3e8 <xPortStartScheduler+0xb8>
	__asm volatile
 800b3d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d6:	f383 8811 	msr	BASEPRI, r3
 800b3da:	f3bf 8f6f 	isb	sy
 800b3de:	f3bf 8f4f 	dsb	sy
 800b3e2:	60bb      	str	r3, [r7, #8]
}
 800b3e4:	bf00      	nop
 800b3e6:	e7fe      	b.n	800b3e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b3e8:	4b1e      	ldr	r3, [pc, #120]	; (800b464 <xPortStartScheduler+0x134>)
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	021b      	lsls	r3, r3, #8
 800b3ee:	4a1d      	ldr	r2, [pc, #116]	; (800b464 <xPortStartScheduler+0x134>)
 800b3f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b3f2:	4b1c      	ldr	r3, [pc, #112]	; (800b464 <xPortStartScheduler+0x134>)
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b3fa:	4a1a      	ldr	r2, [pc, #104]	; (800b464 <xPortStartScheduler+0x134>)
 800b3fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	b2da      	uxtb	r2, r3
 800b402:	697b      	ldr	r3, [r7, #20]
 800b404:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b406:	4b18      	ldr	r3, [pc, #96]	; (800b468 <xPortStartScheduler+0x138>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	4a17      	ldr	r2, [pc, #92]	; (800b468 <xPortStartScheduler+0x138>)
 800b40c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b410:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b412:	4b15      	ldr	r3, [pc, #84]	; (800b468 <xPortStartScheduler+0x138>)
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	4a14      	ldr	r2, [pc, #80]	; (800b468 <xPortStartScheduler+0x138>)
 800b418:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b41c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b41e:	f000 f8dd 	bl	800b5dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b422:	4b12      	ldr	r3, [pc, #72]	; (800b46c <xPortStartScheduler+0x13c>)
 800b424:	2200      	movs	r2, #0
 800b426:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b428:	f000 f8fc 	bl	800b624 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b42c:	4b10      	ldr	r3, [pc, #64]	; (800b470 <xPortStartScheduler+0x140>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	4a0f      	ldr	r2, [pc, #60]	; (800b470 <xPortStartScheduler+0x140>)
 800b432:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b436:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b438:	f7ff ff66 	bl	800b308 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b43c:	f7ff f848 	bl	800a4d0 <vTaskSwitchContext>
	prvTaskExitError();
 800b440:	f7ff ff1e 	bl	800b280 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b444:	2300      	movs	r3, #0
}
 800b446:	4618      	mov	r0, r3
 800b448:	3718      	adds	r7, #24
 800b44a:	46bd      	mov	sp, r7
 800b44c:	bd80      	pop	{r7, pc}
 800b44e:	bf00      	nop
 800b450:	e000ed00 	.word	0xe000ed00
 800b454:	410fc271 	.word	0x410fc271
 800b458:	410fc270 	.word	0x410fc270
 800b45c:	e000e400 	.word	0xe000e400
 800b460:	20004034 	.word	0x20004034
 800b464:	20004038 	.word	0x20004038
 800b468:	e000ed20 	.word	0xe000ed20
 800b46c:	20000168 	.word	0x20000168
 800b470:	e000ef34 	.word	0xe000ef34

0800b474 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b474:	b480      	push	{r7}
 800b476:	b083      	sub	sp, #12
 800b478:	af00      	add	r7, sp, #0
	__asm volatile
 800b47a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b47e:	f383 8811 	msr	BASEPRI, r3
 800b482:	f3bf 8f6f 	isb	sy
 800b486:	f3bf 8f4f 	dsb	sy
 800b48a:	607b      	str	r3, [r7, #4]
}
 800b48c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b48e:	4b0f      	ldr	r3, [pc, #60]	; (800b4cc <vPortEnterCritical+0x58>)
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	3301      	adds	r3, #1
 800b494:	4a0d      	ldr	r2, [pc, #52]	; (800b4cc <vPortEnterCritical+0x58>)
 800b496:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b498:	4b0c      	ldr	r3, [pc, #48]	; (800b4cc <vPortEnterCritical+0x58>)
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	2b01      	cmp	r3, #1
 800b49e:	d10f      	bne.n	800b4c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b4a0:	4b0b      	ldr	r3, [pc, #44]	; (800b4d0 <vPortEnterCritical+0x5c>)
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	b2db      	uxtb	r3, r3
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d00a      	beq.n	800b4c0 <vPortEnterCritical+0x4c>
	__asm volatile
 800b4aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4ae:	f383 8811 	msr	BASEPRI, r3
 800b4b2:	f3bf 8f6f 	isb	sy
 800b4b6:	f3bf 8f4f 	dsb	sy
 800b4ba:	603b      	str	r3, [r7, #0]
}
 800b4bc:	bf00      	nop
 800b4be:	e7fe      	b.n	800b4be <vPortEnterCritical+0x4a>
	}
}
 800b4c0:	bf00      	nop
 800b4c2:	370c      	adds	r7, #12
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ca:	4770      	bx	lr
 800b4cc:	20000168 	.word	0x20000168
 800b4d0:	e000ed04 	.word	0xe000ed04

0800b4d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b083      	sub	sp, #12
 800b4d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b4da:	4b12      	ldr	r3, [pc, #72]	; (800b524 <vPortExitCritical+0x50>)
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d10a      	bne.n	800b4f8 <vPortExitCritical+0x24>
	__asm volatile
 800b4e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e6:	f383 8811 	msr	BASEPRI, r3
 800b4ea:	f3bf 8f6f 	isb	sy
 800b4ee:	f3bf 8f4f 	dsb	sy
 800b4f2:	607b      	str	r3, [r7, #4]
}
 800b4f4:	bf00      	nop
 800b4f6:	e7fe      	b.n	800b4f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b4f8:	4b0a      	ldr	r3, [pc, #40]	; (800b524 <vPortExitCritical+0x50>)
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	3b01      	subs	r3, #1
 800b4fe:	4a09      	ldr	r2, [pc, #36]	; (800b524 <vPortExitCritical+0x50>)
 800b500:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b502:	4b08      	ldr	r3, [pc, #32]	; (800b524 <vPortExitCritical+0x50>)
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d105      	bne.n	800b516 <vPortExitCritical+0x42>
 800b50a:	2300      	movs	r3, #0
 800b50c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	f383 8811 	msr	BASEPRI, r3
}
 800b514:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b516:	bf00      	nop
 800b518:	370c      	adds	r7, #12
 800b51a:	46bd      	mov	sp, r7
 800b51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b520:	4770      	bx	lr
 800b522:	bf00      	nop
 800b524:	20000168 	.word	0x20000168
	...

0800b530 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b530:	f3ef 8009 	mrs	r0, PSP
 800b534:	f3bf 8f6f 	isb	sy
 800b538:	4b15      	ldr	r3, [pc, #84]	; (800b590 <pxCurrentTCBConst>)
 800b53a:	681a      	ldr	r2, [r3, #0]
 800b53c:	f01e 0f10 	tst.w	lr, #16
 800b540:	bf08      	it	eq
 800b542:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b546:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b54a:	6010      	str	r0, [r2, #0]
 800b54c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b550:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b554:	f380 8811 	msr	BASEPRI, r0
 800b558:	f3bf 8f4f 	dsb	sy
 800b55c:	f3bf 8f6f 	isb	sy
 800b560:	f7fe ffb6 	bl	800a4d0 <vTaskSwitchContext>
 800b564:	f04f 0000 	mov.w	r0, #0
 800b568:	f380 8811 	msr	BASEPRI, r0
 800b56c:	bc09      	pop	{r0, r3}
 800b56e:	6819      	ldr	r1, [r3, #0]
 800b570:	6808      	ldr	r0, [r1, #0]
 800b572:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b576:	f01e 0f10 	tst.w	lr, #16
 800b57a:	bf08      	it	eq
 800b57c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b580:	f380 8809 	msr	PSP, r0
 800b584:	f3bf 8f6f 	isb	sy
 800b588:	4770      	bx	lr
 800b58a:	bf00      	nop
 800b58c:	f3af 8000 	nop.w

0800b590 <pxCurrentTCBConst>:
 800b590:	20003a08 	.word	0x20003a08
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b594:	bf00      	nop
 800b596:	bf00      	nop

0800b598 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b082      	sub	sp, #8
 800b59c:	af00      	add	r7, sp, #0
	__asm volatile
 800b59e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5a2:	f383 8811 	msr	BASEPRI, r3
 800b5a6:	f3bf 8f6f 	isb	sy
 800b5aa:	f3bf 8f4f 	dsb	sy
 800b5ae:	607b      	str	r3, [r7, #4]
}
 800b5b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b5b2:	f7fe fed3 	bl	800a35c <xTaskIncrementTick>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d003      	beq.n	800b5c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b5bc:	4b06      	ldr	r3, [pc, #24]	; (800b5d8 <xPortSysTickHandler+0x40>)
 800b5be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b5c2:	601a      	str	r2, [r3, #0]
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b5c8:	683b      	ldr	r3, [r7, #0]
 800b5ca:	f383 8811 	msr	BASEPRI, r3
}
 800b5ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b5d0:	bf00      	nop
 800b5d2:	3708      	adds	r7, #8
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	bd80      	pop	{r7, pc}
 800b5d8:	e000ed04 	.word	0xe000ed04

0800b5dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b5dc:	b480      	push	{r7}
 800b5de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b5e0:	4b0b      	ldr	r3, [pc, #44]	; (800b610 <vPortSetupTimerInterrupt+0x34>)
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b5e6:	4b0b      	ldr	r3, [pc, #44]	; (800b614 <vPortSetupTimerInterrupt+0x38>)
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b5ec:	4b0a      	ldr	r3, [pc, #40]	; (800b618 <vPortSetupTimerInterrupt+0x3c>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	4a0a      	ldr	r2, [pc, #40]	; (800b61c <vPortSetupTimerInterrupt+0x40>)
 800b5f2:	fba2 2303 	umull	r2, r3, r2, r3
 800b5f6:	099b      	lsrs	r3, r3, #6
 800b5f8:	4a09      	ldr	r2, [pc, #36]	; (800b620 <vPortSetupTimerInterrupt+0x44>)
 800b5fa:	3b01      	subs	r3, #1
 800b5fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b5fe:	4b04      	ldr	r3, [pc, #16]	; (800b610 <vPortSetupTimerInterrupt+0x34>)
 800b600:	2207      	movs	r2, #7
 800b602:	601a      	str	r2, [r3, #0]
}
 800b604:	bf00      	nop
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr
 800b60e:	bf00      	nop
 800b610:	e000e010 	.word	0xe000e010
 800b614:	e000e018 	.word	0xe000e018
 800b618:	20000158 	.word	0x20000158
 800b61c:	10624dd3 	.word	0x10624dd3
 800b620:	e000e014 	.word	0xe000e014

0800b624 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b624:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b634 <vPortEnableVFP+0x10>
 800b628:	6801      	ldr	r1, [r0, #0]
 800b62a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b62e:	6001      	str	r1, [r0, #0]
 800b630:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b632:	bf00      	nop
 800b634:	e000ed88 	.word	0xe000ed88

0800b638 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b638:	b480      	push	{r7}
 800b63a:	b085      	sub	sp, #20
 800b63c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b63e:	f3ef 8305 	mrs	r3, IPSR
 800b642:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	2b0f      	cmp	r3, #15
 800b648:	d914      	bls.n	800b674 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b64a:	4a17      	ldr	r2, [pc, #92]	; (800b6a8 <vPortValidateInterruptPriority+0x70>)
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	4413      	add	r3, r2
 800b650:	781b      	ldrb	r3, [r3, #0]
 800b652:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b654:	4b15      	ldr	r3, [pc, #84]	; (800b6ac <vPortValidateInterruptPriority+0x74>)
 800b656:	781b      	ldrb	r3, [r3, #0]
 800b658:	7afa      	ldrb	r2, [r7, #11]
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d20a      	bcs.n	800b674 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b65e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b662:	f383 8811 	msr	BASEPRI, r3
 800b666:	f3bf 8f6f 	isb	sy
 800b66a:	f3bf 8f4f 	dsb	sy
 800b66e:	607b      	str	r3, [r7, #4]
}
 800b670:	bf00      	nop
 800b672:	e7fe      	b.n	800b672 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b674:	4b0e      	ldr	r3, [pc, #56]	; (800b6b0 <vPortValidateInterruptPriority+0x78>)
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b67c:	4b0d      	ldr	r3, [pc, #52]	; (800b6b4 <vPortValidateInterruptPriority+0x7c>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	429a      	cmp	r2, r3
 800b682:	d90a      	bls.n	800b69a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b684:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b688:	f383 8811 	msr	BASEPRI, r3
 800b68c:	f3bf 8f6f 	isb	sy
 800b690:	f3bf 8f4f 	dsb	sy
 800b694:	603b      	str	r3, [r7, #0]
}
 800b696:	bf00      	nop
 800b698:	e7fe      	b.n	800b698 <vPortValidateInterruptPriority+0x60>
	}
 800b69a:	bf00      	nop
 800b69c:	3714      	adds	r7, #20
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a4:	4770      	bx	lr
 800b6a6:	bf00      	nop
 800b6a8:	e000e3f0 	.word	0xe000e3f0
 800b6ac:	20004034 	.word	0x20004034
 800b6b0:	e000ed0c 	.word	0xe000ed0c
 800b6b4:	20004038 	.word	0x20004038

0800b6b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b08a      	sub	sp, #40	; 0x28
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b6c4:	f7fe fd8e 	bl	800a1e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b6c8:	4b5b      	ldr	r3, [pc, #364]	; (800b838 <pvPortMalloc+0x180>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d101      	bne.n	800b6d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b6d0:	f000 f920 	bl	800b914 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b6d4:	4b59      	ldr	r3, [pc, #356]	; (800b83c <pvPortMalloc+0x184>)
 800b6d6:	681a      	ldr	r2, [r3, #0]
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	4013      	ands	r3, r2
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	f040 8093 	bne.w	800b808 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d01d      	beq.n	800b724 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b6e8:	2208      	movs	r2, #8
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	4413      	add	r3, r2
 800b6ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	f003 0307 	and.w	r3, r3, #7
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d014      	beq.n	800b724 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	f023 0307 	bic.w	r3, r3, #7
 800b700:	3308      	adds	r3, #8
 800b702:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	f003 0307 	and.w	r3, r3, #7
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d00a      	beq.n	800b724 <pvPortMalloc+0x6c>
	__asm volatile
 800b70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b712:	f383 8811 	msr	BASEPRI, r3
 800b716:	f3bf 8f6f 	isb	sy
 800b71a:	f3bf 8f4f 	dsb	sy
 800b71e:	617b      	str	r3, [r7, #20]
}
 800b720:	bf00      	nop
 800b722:	e7fe      	b.n	800b722 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d06e      	beq.n	800b808 <pvPortMalloc+0x150>
 800b72a:	4b45      	ldr	r3, [pc, #276]	; (800b840 <pvPortMalloc+0x188>)
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	687a      	ldr	r2, [r7, #4]
 800b730:	429a      	cmp	r2, r3
 800b732:	d869      	bhi.n	800b808 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b734:	4b43      	ldr	r3, [pc, #268]	; (800b844 <pvPortMalloc+0x18c>)
 800b736:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b738:	4b42      	ldr	r3, [pc, #264]	; (800b844 <pvPortMalloc+0x18c>)
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b73e:	e004      	b.n	800b74a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b742:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b74a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b74c:	685b      	ldr	r3, [r3, #4]
 800b74e:	687a      	ldr	r2, [r7, #4]
 800b750:	429a      	cmp	r2, r3
 800b752:	d903      	bls.n	800b75c <pvPortMalloc+0xa4>
 800b754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d1f1      	bne.n	800b740 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b75c:	4b36      	ldr	r3, [pc, #216]	; (800b838 <pvPortMalloc+0x180>)
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b762:	429a      	cmp	r2, r3
 800b764:	d050      	beq.n	800b808 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b766:	6a3b      	ldr	r3, [r7, #32]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	2208      	movs	r2, #8
 800b76c:	4413      	add	r3, r2
 800b76e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b772:	681a      	ldr	r2, [r3, #0]
 800b774:	6a3b      	ldr	r3, [r7, #32]
 800b776:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b77a:	685a      	ldr	r2, [r3, #4]
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	1ad2      	subs	r2, r2, r3
 800b780:	2308      	movs	r3, #8
 800b782:	005b      	lsls	r3, r3, #1
 800b784:	429a      	cmp	r2, r3
 800b786:	d91f      	bls.n	800b7c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b788:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	4413      	add	r3, r2
 800b78e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b790:	69bb      	ldr	r3, [r7, #24]
 800b792:	f003 0307 	and.w	r3, r3, #7
 800b796:	2b00      	cmp	r3, #0
 800b798:	d00a      	beq.n	800b7b0 <pvPortMalloc+0xf8>
	__asm volatile
 800b79a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b79e:	f383 8811 	msr	BASEPRI, r3
 800b7a2:	f3bf 8f6f 	isb	sy
 800b7a6:	f3bf 8f4f 	dsb	sy
 800b7aa:	613b      	str	r3, [r7, #16]
}
 800b7ac:	bf00      	nop
 800b7ae:	e7fe      	b.n	800b7ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b7b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7b2:	685a      	ldr	r2, [r3, #4]
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	1ad2      	subs	r2, r2, r3
 800b7b8:	69bb      	ldr	r3, [r7, #24]
 800b7ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b7bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7be:	687a      	ldr	r2, [r7, #4]
 800b7c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b7c2:	69b8      	ldr	r0, [r7, #24]
 800b7c4:	f000 f908 	bl	800b9d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b7c8:	4b1d      	ldr	r3, [pc, #116]	; (800b840 <pvPortMalloc+0x188>)
 800b7ca:	681a      	ldr	r2, [r3, #0]
 800b7cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	1ad3      	subs	r3, r2, r3
 800b7d2:	4a1b      	ldr	r2, [pc, #108]	; (800b840 <pvPortMalloc+0x188>)
 800b7d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b7d6:	4b1a      	ldr	r3, [pc, #104]	; (800b840 <pvPortMalloc+0x188>)
 800b7d8:	681a      	ldr	r2, [r3, #0]
 800b7da:	4b1b      	ldr	r3, [pc, #108]	; (800b848 <pvPortMalloc+0x190>)
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	429a      	cmp	r2, r3
 800b7e0:	d203      	bcs.n	800b7ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b7e2:	4b17      	ldr	r3, [pc, #92]	; (800b840 <pvPortMalloc+0x188>)
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	4a18      	ldr	r2, [pc, #96]	; (800b848 <pvPortMalloc+0x190>)
 800b7e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b7ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7ec:	685a      	ldr	r2, [r3, #4]
 800b7ee:	4b13      	ldr	r3, [pc, #76]	; (800b83c <pvPortMalloc+0x184>)
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	431a      	orrs	r2, r3
 800b7f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b7f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b7fe:	4b13      	ldr	r3, [pc, #76]	; (800b84c <pvPortMalloc+0x194>)
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	3301      	adds	r3, #1
 800b804:	4a11      	ldr	r2, [pc, #68]	; (800b84c <pvPortMalloc+0x194>)
 800b806:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b808:	f7fe fcfa 	bl	800a200 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b80c:	69fb      	ldr	r3, [r7, #28]
 800b80e:	f003 0307 	and.w	r3, r3, #7
 800b812:	2b00      	cmp	r3, #0
 800b814:	d00a      	beq.n	800b82c <pvPortMalloc+0x174>
	__asm volatile
 800b816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b81a:	f383 8811 	msr	BASEPRI, r3
 800b81e:	f3bf 8f6f 	isb	sy
 800b822:	f3bf 8f4f 	dsb	sy
 800b826:	60fb      	str	r3, [r7, #12]
}
 800b828:	bf00      	nop
 800b82a:	e7fe      	b.n	800b82a <pvPortMalloc+0x172>
	return pvReturn;
 800b82c:	69fb      	ldr	r3, [r7, #28]
}
 800b82e:	4618      	mov	r0, r3
 800b830:	3728      	adds	r7, #40	; 0x28
 800b832:	46bd      	mov	sp, r7
 800b834:	bd80      	pop	{r7, pc}
 800b836:	bf00      	nop
 800b838:	2000c044 	.word	0x2000c044
 800b83c:	2000c058 	.word	0x2000c058
 800b840:	2000c048 	.word	0x2000c048
 800b844:	2000c03c 	.word	0x2000c03c
 800b848:	2000c04c 	.word	0x2000c04c
 800b84c:	2000c050 	.word	0x2000c050

0800b850 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b086      	sub	sp, #24
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d04d      	beq.n	800b8fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b862:	2308      	movs	r3, #8
 800b864:	425b      	negs	r3, r3
 800b866:	697a      	ldr	r2, [r7, #20]
 800b868:	4413      	add	r3, r2
 800b86a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b86c:	697b      	ldr	r3, [r7, #20]
 800b86e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b870:	693b      	ldr	r3, [r7, #16]
 800b872:	685a      	ldr	r2, [r3, #4]
 800b874:	4b24      	ldr	r3, [pc, #144]	; (800b908 <vPortFree+0xb8>)
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	4013      	ands	r3, r2
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d10a      	bne.n	800b894 <vPortFree+0x44>
	__asm volatile
 800b87e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b882:	f383 8811 	msr	BASEPRI, r3
 800b886:	f3bf 8f6f 	isb	sy
 800b88a:	f3bf 8f4f 	dsb	sy
 800b88e:	60fb      	str	r3, [r7, #12]
}
 800b890:	bf00      	nop
 800b892:	e7fe      	b.n	800b892 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b894:	693b      	ldr	r3, [r7, #16]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d00a      	beq.n	800b8b2 <vPortFree+0x62>
	__asm volatile
 800b89c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8a0:	f383 8811 	msr	BASEPRI, r3
 800b8a4:	f3bf 8f6f 	isb	sy
 800b8a8:	f3bf 8f4f 	dsb	sy
 800b8ac:	60bb      	str	r3, [r7, #8]
}
 800b8ae:	bf00      	nop
 800b8b0:	e7fe      	b.n	800b8b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b8b2:	693b      	ldr	r3, [r7, #16]
 800b8b4:	685a      	ldr	r2, [r3, #4]
 800b8b6:	4b14      	ldr	r3, [pc, #80]	; (800b908 <vPortFree+0xb8>)
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	4013      	ands	r3, r2
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d01e      	beq.n	800b8fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b8c0:	693b      	ldr	r3, [r7, #16]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d11a      	bne.n	800b8fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b8c8:	693b      	ldr	r3, [r7, #16]
 800b8ca:	685a      	ldr	r2, [r3, #4]
 800b8cc:	4b0e      	ldr	r3, [pc, #56]	; (800b908 <vPortFree+0xb8>)
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	43db      	mvns	r3, r3
 800b8d2:	401a      	ands	r2, r3
 800b8d4:	693b      	ldr	r3, [r7, #16]
 800b8d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b8d8:	f7fe fc84 	bl	800a1e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b8dc:	693b      	ldr	r3, [r7, #16]
 800b8de:	685a      	ldr	r2, [r3, #4]
 800b8e0:	4b0a      	ldr	r3, [pc, #40]	; (800b90c <vPortFree+0xbc>)
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	4413      	add	r3, r2
 800b8e6:	4a09      	ldr	r2, [pc, #36]	; (800b90c <vPortFree+0xbc>)
 800b8e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b8ea:	6938      	ldr	r0, [r7, #16]
 800b8ec:	f000 f874 	bl	800b9d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b8f0:	4b07      	ldr	r3, [pc, #28]	; (800b910 <vPortFree+0xc0>)
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	3301      	adds	r3, #1
 800b8f6:	4a06      	ldr	r2, [pc, #24]	; (800b910 <vPortFree+0xc0>)
 800b8f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b8fa:	f7fe fc81 	bl	800a200 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b8fe:	bf00      	nop
 800b900:	3718      	adds	r7, #24
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}
 800b906:	bf00      	nop
 800b908:	2000c058 	.word	0x2000c058
 800b90c:	2000c048 	.word	0x2000c048
 800b910:	2000c054 	.word	0x2000c054

0800b914 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b914:	b480      	push	{r7}
 800b916:	b085      	sub	sp, #20
 800b918:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b91a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b91e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b920:	4b27      	ldr	r3, [pc, #156]	; (800b9c0 <prvHeapInit+0xac>)
 800b922:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	f003 0307 	and.w	r3, r3, #7
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d00c      	beq.n	800b948 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	3307      	adds	r3, #7
 800b932:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	f023 0307 	bic.w	r3, r3, #7
 800b93a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b93c:	68ba      	ldr	r2, [r7, #8]
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	1ad3      	subs	r3, r2, r3
 800b942:	4a1f      	ldr	r2, [pc, #124]	; (800b9c0 <prvHeapInit+0xac>)
 800b944:	4413      	add	r3, r2
 800b946:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b94c:	4a1d      	ldr	r2, [pc, #116]	; (800b9c4 <prvHeapInit+0xb0>)
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b952:	4b1c      	ldr	r3, [pc, #112]	; (800b9c4 <prvHeapInit+0xb0>)
 800b954:	2200      	movs	r2, #0
 800b956:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	68ba      	ldr	r2, [r7, #8]
 800b95c:	4413      	add	r3, r2
 800b95e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b960:	2208      	movs	r2, #8
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	1a9b      	subs	r3, r3, r2
 800b966:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	f023 0307 	bic.w	r3, r3, #7
 800b96e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	4a15      	ldr	r2, [pc, #84]	; (800b9c8 <prvHeapInit+0xb4>)
 800b974:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b976:	4b14      	ldr	r3, [pc, #80]	; (800b9c8 <prvHeapInit+0xb4>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	2200      	movs	r2, #0
 800b97c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b97e:	4b12      	ldr	r3, [pc, #72]	; (800b9c8 <prvHeapInit+0xb4>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	2200      	movs	r2, #0
 800b984:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	68fa      	ldr	r2, [r7, #12]
 800b98e:	1ad2      	subs	r2, r2, r3
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b994:	4b0c      	ldr	r3, [pc, #48]	; (800b9c8 <prvHeapInit+0xb4>)
 800b996:	681a      	ldr	r2, [r3, #0]
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b99c:	683b      	ldr	r3, [r7, #0]
 800b99e:	685b      	ldr	r3, [r3, #4]
 800b9a0:	4a0a      	ldr	r2, [pc, #40]	; (800b9cc <prvHeapInit+0xb8>)
 800b9a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b9a4:	683b      	ldr	r3, [r7, #0]
 800b9a6:	685b      	ldr	r3, [r3, #4]
 800b9a8:	4a09      	ldr	r2, [pc, #36]	; (800b9d0 <prvHeapInit+0xbc>)
 800b9aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b9ac:	4b09      	ldr	r3, [pc, #36]	; (800b9d4 <prvHeapInit+0xc0>)
 800b9ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b9b2:	601a      	str	r2, [r3, #0]
}
 800b9b4:	bf00      	nop
 800b9b6:	3714      	adds	r7, #20
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9be:	4770      	bx	lr
 800b9c0:	2000403c 	.word	0x2000403c
 800b9c4:	2000c03c 	.word	0x2000c03c
 800b9c8:	2000c044 	.word	0x2000c044
 800b9cc:	2000c04c 	.word	0x2000c04c
 800b9d0:	2000c048 	.word	0x2000c048
 800b9d4:	2000c058 	.word	0x2000c058

0800b9d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b085      	sub	sp, #20
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b9e0:	4b28      	ldr	r3, [pc, #160]	; (800ba84 <prvInsertBlockIntoFreeList+0xac>)
 800b9e2:	60fb      	str	r3, [r7, #12]
 800b9e4:	e002      	b.n	800b9ec <prvInsertBlockIntoFreeList+0x14>
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	60fb      	str	r3, [r7, #12]
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	687a      	ldr	r2, [r7, #4]
 800b9f2:	429a      	cmp	r2, r3
 800b9f4:	d8f7      	bhi.n	800b9e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	685b      	ldr	r3, [r3, #4]
 800b9fe:	68ba      	ldr	r2, [r7, #8]
 800ba00:	4413      	add	r3, r2
 800ba02:	687a      	ldr	r2, [r7, #4]
 800ba04:	429a      	cmp	r2, r3
 800ba06:	d108      	bne.n	800ba1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	685a      	ldr	r2, [r3, #4]
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	685b      	ldr	r3, [r3, #4]
 800ba10:	441a      	add	r2, r3
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	685b      	ldr	r3, [r3, #4]
 800ba22:	68ba      	ldr	r2, [r7, #8]
 800ba24:	441a      	add	r2, r3
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	429a      	cmp	r2, r3
 800ba2c:	d118      	bne.n	800ba60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	681a      	ldr	r2, [r3, #0]
 800ba32:	4b15      	ldr	r3, [pc, #84]	; (800ba88 <prvInsertBlockIntoFreeList+0xb0>)
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	429a      	cmp	r2, r3
 800ba38:	d00d      	beq.n	800ba56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	685a      	ldr	r2, [r3, #4]
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	685b      	ldr	r3, [r3, #4]
 800ba44:	441a      	add	r2, r3
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	681a      	ldr	r2, [r3, #0]
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	601a      	str	r2, [r3, #0]
 800ba54:	e008      	b.n	800ba68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ba56:	4b0c      	ldr	r3, [pc, #48]	; (800ba88 <prvInsertBlockIntoFreeList+0xb0>)
 800ba58:	681a      	ldr	r2, [r3, #0]
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	601a      	str	r2, [r3, #0]
 800ba5e:	e003      	b.n	800ba68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	681a      	ldr	r2, [r3, #0]
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ba68:	68fa      	ldr	r2, [r7, #12]
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	429a      	cmp	r2, r3
 800ba6e:	d002      	beq.n	800ba76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	687a      	ldr	r2, [r7, #4]
 800ba74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ba76:	bf00      	nop
 800ba78:	3714      	adds	r7, #20
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba80:	4770      	bx	lr
 800ba82:	bf00      	nop
 800ba84:	2000c03c 	.word	0x2000c03c
 800ba88:	2000c044 	.word	0x2000c044

0800ba8c <atoi>:
 800ba8c:	220a      	movs	r2, #10
 800ba8e:	2100      	movs	r1, #0
 800ba90:	f000 bbfc 	b.w	800c28c <strtol>

0800ba94 <__errno>:
 800ba94:	4b01      	ldr	r3, [pc, #4]	; (800ba9c <__errno+0x8>)
 800ba96:	6818      	ldr	r0, [r3, #0]
 800ba98:	4770      	bx	lr
 800ba9a:	bf00      	nop
 800ba9c:	2000016c 	.word	0x2000016c

0800baa0 <std>:
 800baa0:	2300      	movs	r3, #0
 800baa2:	b510      	push	{r4, lr}
 800baa4:	4604      	mov	r4, r0
 800baa6:	e9c0 3300 	strd	r3, r3, [r0]
 800baaa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800baae:	6083      	str	r3, [r0, #8]
 800bab0:	8181      	strh	r1, [r0, #12]
 800bab2:	6643      	str	r3, [r0, #100]	; 0x64
 800bab4:	81c2      	strh	r2, [r0, #14]
 800bab6:	6183      	str	r3, [r0, #24]
 800bab8:	4619      	mov	r1, r3
 800baba:	2208      	movs	r2, #8
 800babc:	305c      	adds	r0, #92	; 0x5c
 800babe:	f000 f91a 	bl	800bcf6 <memset>
 800bac2:	4b05      	ldr	r3, [pc, #20]	; (800bad8 <std+0x38>)
 800bac4:	6263      	str	r3, [r4, #36]	; 0x24
 800bac6:	4b05      	ldr	r3, [pc, #20]	; (800badc <std+0x3c>)
 800bac8:	62a3      	str	r3, [r4, #40]	; 0x28
 800baca:	4b05      	ldr	r3, [pc, #20]	; (800bae0 <std+0x40>)
 800bacc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bace:	4b05      	ldr	r3, [pc, #20]	; (800bae4 <std+0x44>)
 800bad0:	6224      	str	r4, [r4, #32]
 800bad2:	6323      	str	r3, [r4, #48]	; 0x30
 800bad4:	bd10      	pop	{r4, pc}
 800bad6:	bf00      	nop
 800bad8:	0800c0d9 	.word	0x0800c0d9
 800badc:	0800c0fb 	.word	0x0800c0fb
 800bae0:	0800c133 	.word	0x0800c133
 800bae4:	0800c157 	.word	0x0800c157

0800bae8 <_cleanup_r>:
 800bae8:	4901      	ldr	r1, [pc, #4]	; (800baf0 <_cleanup_r+0x8>)
 800baea:	f000 b8af 	b.w	800bc4c <_fwalk_reent>
 800baee:	bf00      	nop
 800baf0:	0800c571 	.word	0x0800c571

0800baf4 <__sfmoreglue>:
 800baf4:	b570      	push	{r4, r5, r6, lr}
 800baf6:	2268      	movs	r2, #104	; 0x68
 800baf8:	1e4d      	subs	r5, r1, #1
 800bafa:	4355      	muls	r5, r2
 800bafc:	460e      	mov	r6, r1
 800bafe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bb02:	f000 f96d 	bl	800bde0 <_malloc_r>
 800bb06:	4604      	mov	r4, r0
 800bb08:	b140      	cbz	r0, 800bb1c <__sfmoreglue+0x28>
 800bb0a:	2100      	movs	r1, #0
 800bb0c:	e9c0 1600 	strd	r1, r6, [r0]
 800bb10:	300c      	adds	r0, #12
 800bb12:	60a0      	str	r0, [r4, #8]
 800bb14:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bb18:	f000 f8ed 	bl	800bcf6 <memset>
 800bb1c:	4620      	mov	r0, r4
 800bb1e:	bd70      	pop	{r4, r5, r6, pc}

0800bb20 <__sfp_lock_acquire>:
 800bb20:	4801      	ldr	r0, [pc, #4]	; (800bb28 <__sfp_lock_acquire+0x8>)
 800bb22:	f000 b8d8 	b.w	800bcd6 <__retarget_lock_acquire_recursive>
 800bb26:	bf00      	nop
 800bb28:	2000c05d 	.word	0x2000c05d

0800bb2c <__sfp_lock_release>:
 800bb2c:	4801      	ldr	r0, [pc, #4]	; (800bb34 <__sfp_lock_release+0x8>)
 800bb2e:	f000 b8d3 	b.w	800bcd8 <__retarget_lock_release_recursive>
 800bb32:	bf00      	nop
 800bb34:	2000c05d 	.word	0x2000c05d

0800bb38 <__sinit_lock_acquire>:
 800bb38:	4801      	ldr	r0, [pc, #4]	; (800bb40 <__sinit_lock_acquire+0x8>)
 800bb3a:	f000 b8cc 	b.w	800bcd6 <__retarget_lock_acquire_recursive>
 800bb3e:	bf00      	nop
 800bb40:	2000c05e 	.word	0x2000c05e

0800bb44 <__sinit_lock_release>:
 800bb44:	4801      	ldr	r0, [pc, #4]	; (800bb4c <__sinit_lock_release+0x8>)
 800bb46:	f000 b8c7 	b.w	800bcd8 <__retarget_lock_release_recursive>
 800bb4a:	bf00      	nop
 800bb4c:	2000c05e 	.word	0x2000c05e

0800bb50 <__sinit>:
 800bb50:	b510      	push	{r4, lr}
 800bb52:	4604      	mov	r4, r0
 800bb54:	f7ff fff0 	bl	800bb38 <__sinit_lock_acquire>
 800bb58:	69a3      	ldr	r3, [r4, #24]
 800bb5a:	b11b      	cbz	r3, 800bb64 <__sinit+0x14>
 800bb5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb60:	f7ff bff0 	b.w	800bb44 <__sinit_lock_release>
 800bb64:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bb68:	6523      	str	r3, [r4, #80]	; 0x50
 800bb6a:	4b13      	ldr	r3, [pc, #76]	; (800bbb8 <__sinit+0x68>)
 800bb6c:	4a13      	ldr	r2, [pc, #76]	; (800bbbc <__sinit+0x6c>)
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	62a2      	str	r2, [r4, #40]	; 0x28
 800bb72:	42a3      	cmp	r3, r4
 800bb74:	bf04      	itt	eq
 800bb76:	2301      	moveq	r3, #1
 800bb78:	61a3      	streq	r3, [r4, #24]
 800bb7a:	4620      	mov	r0, r4
 800bb7c:	f000 f820 	bl	800bbc0 <__sfp>
 800bb80:	6060      	str	r0, [r4, #4]
 800bb82:	4620      	mov	r0, r4
 800bb84:	f000 f81c 	bl	800bbc0 <__sfp>
 800bb88:	60a0      	str	r0, [r4, #8]
 800bb8a:	4620      	mov	r0, r4
 800bb8c:	f000 f818 	bl	800bbc0 <__sfp>
 800bb90:	2200      	movs	r2, #0
 800bb92:	60e0      	str	r0, [r4, #12]
 800bb94:	2104      	movs	r1, #4
 800bb96:	6860      	ldr	r0, [r4, #4]
 800bb98:	f7ff ff82 	bl	800baa0 <std>
 800bb9c:	68a0      	ldr	r0, [r4, #8]
 800bb9e:	2201      	movs	r2, #1
 800bba0:	2109      	movs	r1, #9
 800bba2:	f7ff ff7d 	bl	800baa0 <std>
 800bba6:	68e0      	ldr	r0, [r4, #12]
 800bba8:	2202      	movs	r2, #2
 800bbaa:	2112      	movs	r1, #18
 800bbac:	f7ff ff78 	bl	800baa0 <std>
 800bbb0:	2301      	movs	r3, #1
 800bbb2:	61a3      	str	r3, [r4, #24]
 800bbb4:	e7d2      	b.n	800bb5c <__sinit+0xc>
 800bbb6:	bf00      	nop
 800bbb8:	0800d0bc 	.word	0x0800d0bc
 800bbbc:	0800bae9 	.word	0x0800bae9

0800bbc0 <__sfp>:
 800bbc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbc2:	4607      	mov	r7, r0
 800bbc4:	f7ff ffac 	bl	800bb20 <__sfp_lock_acquire>
 800bbc8:	4b1e      	ldr	r3, [pc, #120]	; (800bc44 <__sfp+0x84>)
 800bbca:	681e      	ldr	r6, [r3, #0]
 800bbcc:	69b3      	ldr	r3, [r6, #24]
 800bbce:	b913      	cbnz	r3, 800bbd6 <__sfp+0x16>
 800bbd0:	4630      	mov	r0, r6
 800bbd2:	f7ff ffbd 	bl	800bb50 <__sinit>
 800bbd6:	3648      	adds	r6, #72	; 0x48
 800bbd8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bbdc:	3b01      	subs	r3, #1
 800bbde:	d503      	bpl.n	800bbe8 <__sfp+0x28>
 800bbe0:	6833      	ldr	r3, [r6, #0]
 800bbe2:	b30b      	cbz	r3, 800bc28 <__sfp+0x68>
 800bbe4:	6836      	ldr	r6, [r6, #0]
 800bbe6:	e7f7      	b.n	800bbd8 <__sfp+0x18>
 800bbe8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bbec:	b9d5      	cbnz	r5, 800bc24 <__sfp+0x64>
 800bbee:	4b16      	ldr	r3, [pc, #88]	; (800bc48 <__sfp+0x88>)
 800bbf0:	60e3      	str	r3, [r4, #12]
 800bbf2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bbf6:	6665      	str	r5, [r4, #100]	; 0x64
 800bbf8:	f000 f86c 	bl	800bcd4 <__retarget_lock_init_recursive>
 800bbfc:	f7ff ff96 	bl	800bb2c <__sfp_lock_release>
 800bc00:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bc04:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bc08:	6025      	str	r5, [r4, #0]
 800bc0a:	61a5      	str	r5, [r4, #24]
 800bc0c:	2208      	movs	r2, #8
 800bc0e:	4629      	mov	r1, r5
 800bc10:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bc14:	f000 f86f 	bl	800bcf6 <memset>
 800bc18:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bc1c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bc20:	4620      	mov	r0, r4
 800bc22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc24:	3468      	adds	r4, #104	; 0x68
 800bc26:	e7d9      	b.n	800bbdc <__sfp+0x1c>
 800bc28:	2104      	movs	r1, #4
 800bc2a:	4638      	mov	r0, r7
 800bc2c:	f7ff ff62 	bl	800baf4 <__sfmoreglue>
 800bc30:	4604      	mov	r4, r0
 800bc32:	6030      	str	r0, [r6, #0]
 800bc34:	2800      	cmp	r0, #0
 800bc36:	d1d5      	bne.n	800bbe4 <__sfp+0x24>
 800bc38:	f7ff ff78 	bl	800bb2c <__sfp_lock_release>
 800bc3c:	230c      	movs	r3, #12
 800bc3e:	603b      	str	r3, [r7, #0]
 800bc40:	e7ee      	b.n	800bc20 <__sfp+0x60>
 800bc42:	bf00      	nop
 800bc44:	0800d0bc 	.word	0x0800d0bc
 800bc48:	ffff0001 	.word	0xffff0001

0800bc4c <_fwalk_reent>:
 800bc4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc50:	4606      	mov	r6, r0
 800bc52:	4688      	mov	r8, r1
 800bc54:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bc58:	2700      	movs	r7, #0
 800bc5a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bc5e:	f1b9 0901 	subs.w	r9, r9, #1
 800bc62:	d505      	bpl.n	800bc70 <_fwalk_reent+0x24>
 800bc64:	6824      	ldr	r4, [r4, #0]
 800bc66:	2c00      	cmp	r4, #0
 800bc68:	d1f7      	bne.n	800bc5a <_fwalk_reent+0xe>
 800bc6a:	4638      	mov	r0, r7
 800bc6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc70:	89ab      	ldrh	r3, [r5, #12]
 800bc72:	2b01      	cmp	r3, #1
 800bc74:	d907      	bls.n	800bc86 <_fwalk_reent+0x3a>
 800bc76:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc7a:	3301      	adds	r3, #1
 800bc7c:	d003      	beq.n	800bc86 <_fwalk_reent+0x3a>
 800bc7e:	4629      	mov	r1, r5
 800bc80:	4630      	mov	r0, r6
 800bc82:	47c0      	blx	r8
 800bc84:	4307      	orrs	r7, r0
 800bc86:	3568      	adds	r5, #104	; 0x68
 800bc88:	e7e9      	b.n	800bc5e <_fwalk_reent+0x12>
	...

0800bc8c <__libc_init_array>:
 800bc8c:	b570      	push	{r4, r5, r6, lr}
 800bc8e:	4d0d      	ldr	r5, [pc, #52]	; (800bcc4 <__libc_init_array+0x38>)
 800bc90:	4c0d      	ldr	r4, [pc, #52]	; (800bcc8 <__libc_init_array+0x3c>)
 800bc92:	1b64      	subs	r4, r4, r5
 800bc94:	10a4      	asrs	r4, r4, #2
 800bc96:	2600      	movs	r6, #0
 800bc98:	42a6      	cmp	r6, r4
 800bc9a:	d109      	bne.n	800bcb0 <__libc_init_array+0x24>
 800bc9c:	4d0b      	ldr	r5, [pc, #44]	; (800bccc <__libc_init_array+0x40>)
 800bc9e:	4c0c      	ldr	r4, [pc, #48]	; (800bcd0 <__libc_init_array+0x44>)
 800bca0:	f001 f848 	bl	800cd34 <_init>
 800bca4:	1b64      	subs	r4, r4, r5
 800bca6:	10a4      	asrs	r4, r4, #2
 800bca8:	2600      	movs	r6, #0
 800bcaa:	42a6      	cmp	r6, r4
 800bcac:	d105      	bne.n	800bcba <__libc_init_array+0x2e>
 800bcae:	bd70      	pop	{r4, r5, r6, pc}
 800bcb0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcb4:	4798      	blx	r3
 800bcb6:	3601      	adds	r6, #1
 800bcb8:	e7ee      	b.n	800bc98 <__libc_init_array+0xc>
 800bcba:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcbe:	4798      	blx	r3
 800bcc0:	3601      	adds	r6, #1
 800bcc2:	e7f2      	b.n	800bcaa <__libc_init_array+0x1e>
 800bcc4:	0800d1fc 	.word	0x0800d1fc
 800bcc8:	0800d1fc 	.word	0x0800d1fc
 800bccc:	0800d1fc 	.word	0x0800d1fc
 800bcd0:	0800d200 	.word	0x0800d200

0800bcd4 <__retarget_lock_init_recursive>:
 800bcd4:	4770      	bx	lr

0800bcd6 <__retarget_lock_acquire_recursive>:
 800bcd6:	4770      	bx	lr

0800bcd8 <__retarget_lock_release_recursive>:
 800bcd8:	4770      	bx	lr

0800bcda <memcpy>:
 800bcda:	440a      	add	r2, r1
 800bcdc:	4291      	cmp	r1, r2
 800bcde:	f100 33ff 	add.w	r3, r0, #4294967295
 800bce2:	d100      	bne.n	800bce6 <memcpy+0xc>
 800bce4:	4770      	bx	lr
 800bce6:	b510      	push	{r4, lr}
 800bce8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bcec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bcf0:	4291      	cmp	r1, r2
 800bcf2:	d1f9      	bne.n	800bce8 <memcpy+0xe>
 800bcf4:	bd10      	pop	{r4, pc}

0800bcf6 <memset>:
 800bcf6:	4402      	add	r2, r0
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	4293      	cmp	r3, r2
 800bcfc:	d100      	bne.n	800bd00 <memset+0xa>
 800bcfe:	4770      	bx	lr
 800bd00:	f803 1b01 	strb.w	r1, [r3], #1
 800bd04:	e7f9      	b.n	800bcfa <memset+0x4>
	...

0800bd08 <_free_r>:
 800bd08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bd0a:	2900      	cmp	r1, #0
 800bd0c:	d044      	beq.n	800bd98 <_free_r+0x90>
 800bd0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd12:	9001      	str	r0, [sp, #4]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	f1a1 0404 	sub.w	r4, r1, #4
 800bd1a:	bfb8      	it	lt
 800bd1c:	18e4      	addlt	r4, r4, r3
 800bd1e:	f000 fcdb 	bl	800c6d8 <__malloc_lock>
 800bd22:	4a1e      	ldr	r2, [pc, #120]	; (800bd9c <_free_r+0x94>)
 800bd24:	9801      	ldr	r0, [sp, #4]
 800bd26:	6813      	ldr	r3, [r2, #0]
 800bd28:	b933      	cbnz	r3, 800bd38 <_free_r+0x30>
 800bd2a:	6063      	str	r3, [r4, #4]
 800bd2c:	6014      	str	r4, [r2, #0]
 800bd2e:	b003      	add	sp, #12
 800bd30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bd34:	f000 bcd6 	b.w	800c6e4 <__malloc_unlock>
 800bd38:	42a3      	cmp	r3, r4
 800bd3a:	d908      	bls.n	800bd4e <_free_r+0x46>
 800bd3c:	6825      	ldr	r5, [r4, #0]
 800bd3e:	1961      	adds	r1, r4, r5
 800bd40:	428b      	cmp	r3, r1
 800bd42:	bf01      	itttt	eq
 800bd44:	6819      	ldreq	r1, [r3, #0]
 800bd46:	685b      	ldreq	r3, [r3, #4]
 800bd48:	1949      	addeq	r1, r1, r5
 800bd4a:	6021      	streq	r1, [r4, #0]
 800bd4c:	e7ed      	b.n	800bd2a <_free_r+0x22>
 800bd4e:	461a      	mov	r2, r3
 800bd50:	685b      	ldr	r3, [r3, #4]
 800bd52:	b10b      	cbz	r3, 800bd58 <_free_r+0x50>
 800bd54:	42a3      	cmp	r3, r4
 800bd56:	d9fa      	bls.n	800bd4e <_free_r+0x46>
 800bd58:	6811      	ldr	r1, [r2, #0]
 800bd5a:	1855      	adds	r5, r2, r1
 800bd5c:	42a5      	cmp	r5, r4
 800bd5e:	d10b      	bne.n	800bd78 <_free_r+0x70>
 800bd60:	6824      	ldr	r4, [r4, #0]
 800bd62:	4421      	add	r1, r4
 800bd64:	1854      	adds	r4, r2, r1
 800bd66:	42a3      	cmp	r3, r4
 800bd68:	6011      	str	r1, [r2, #0]
 800bd6a:	d1e0      	bne.n	800bd2e <_free_r+0x26>
 800bd6c:	681c      	ldr	r4, [r3, #0]
 800bd6e:	685b      	ldr	r3, [r3, #4]
 800bd70:	6053      	str	r3, [r2, #4]
 800bd72:	4421      	add	r1, r4
 800bd74:	6011      	str	r1, [r2, #0]
 800bd76:	e7da      	b.n	800bd2e <_free_r+0x26>
 800bd78:	d902      	bls.n	800bd80 <_free_r+0x78>
 800bd7a:	230c      	movs	r3, #12
 800bd7c:	6003      	str	r3, [r0, #0]
 800bd7e:	e7d6      	b.n	800bd2e <_free_r+0x26>
 800bd80:	6825      	ldr	r5, [r4, #0]
 800bd82:	1961      	adds	r1, r4, r5
 800bd84:	428b      	cmp	r3, r1
 800bd86:	bf04      	itt	eq
 800bd88:	6819      	ldreq	r1, [r3, #0]
 800bd8a:	685b      	ldreq	r3, [r3, #4]
 800bd8c:	6063      	str	r3, [r4, #4]
 800bd8e:	bf04      	itt	eq
 800bd90:	1949      	addeq	r1, r1, r5
 800bd92:	6021      	streq	r1, [r4, #0]
 800bd94:	6054      	str	r4, [r2, #4]
 800bd96:	e7ca      	b.n	800bd2e <_free_r+0x26>
 800bd98:	b003      	add	sp, #12
 800bd9a:	bd30      	pop	{r4, r5, pc}
 800bd9c:	2000c060 	.word	0x2000c060

0800bda0 <sbrk_aligned>:
 800bda0:	b570      	push	{r4, r5, r6, lr}
 800bda2:	4e0e      	ldr	r6, [pc, #56]	; (800bddc <sbrk_aligned+0x3c>)
 800bda4:	460c      	mov	r4, r1
 800bda6:	6831      	ldr	r1, [r6, #0]
 800bda8:	4605      	mov	r5, r0
 800bdaa:	b911      	cbnz	r1, 800bdb2 <sbrk_aligned+0x12>
 800bdac:	f000 f984 	bl	800c0b8 <_sbrk_r>
 800bdb0:	6030      	str	r0, [r6, #0]
 800bdb2:	4621      	mov	r1, r4
 800bdb4:	4628      	mov	r0, r5
 800bdb6:	f000 f97f 	bl	800c0b8 <_sbrk_r>
 800bdba:	1c43      	adds	r3, r0, #1
 800bdbc:	d00a      	beq.n	800bdd4 <sbrk_aligned+0x34>
 800bdbe:	1cc4      	adds	r4, r0, #3
 800bdc0:	f024 0403 	bic.w	r4, r4, #3
 800bdc4:	42a0      	cmp	r0, r4
 800bdc6:	d007      	beq.n	800bdd8 <sbrk_aligned+0x38>
 800bdc8:	1a21      	subs	r1, r4, r0
 800bdca:	4628      	mov	r0, r5
 800bdcc:	f000 f974 	bl	800c0b8 <_sbrk_r>
 800bdd0:	3001      	adds	r0, #1
 800bdd2:	d101      	bne.n	800bdd8 <sbrk_aligned+0x38>
 800bdd4:	f04f 34ff 	mov.w	r4, #4294967295
 800bdd8:	4620      	mov	r0, r4
 800bdda:	bd70      	pop	{r4, r5, r6, pc}
 800bddc:	2000c064 	.word	0x2000c064

0800bde0 <_malloc_r>:
 800bde0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bde4:	1ccd      	adds	r5, r1, #3
 800bde6:	f025 0503 	bic.w	r5, r5, #3
 800bdea:	3508      	adds	r5, #8
 800bdec:	2d0c      	cmp	r5, #12
 800bdee:	bf38      	it	cc
 800bdf0:	250c      	movcc	r5, #12
 800bdf2:	2d00      	cmp	r5, #0
 800bdf4:	4607      	mov	r7, r0
 800bdf6:	db01      	blt.n	800bdfc <_malloc_r+0x1c>
 800bdf8:	42a9      	cmp	r1, r5
 800bdfa:	d905      	bls.n	800be08 <_malloc_r+0x28>
 800bdfc:	230c      	movs	r3, #12
 800bdfe:	603b      	str	r3, [r7, #0]
 800be00:	2600      	movs	r6, #0
 800be02:	4630      	mov	r0, r6
 800be04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be08:	4e2e      	ldr	r6, [pc, #184]	; (800bec4 <_malloc_r+0xe4>)
 800be0a:	f000 fc65 	bl	800c6d8 <__malloc_lock>
 800be0e:	6833      	ldr	r3, [r6, #0]
 800be10:	461c      	mov	r4, r3
 800be12:	bb34      	cbnz	r4, 800be62 <_malloc_r+0x82>
 800be14:	4629      	mov	r1, r5
 800be16:	4638      	mov	r0, r7
 800be18:	f7ff ffc2 	bl	800bda0 <sbrk_aligned>
 800be1c:	1c43      	adds	r3, r0, #1
 800be1e:	4604      	mov	r4, r0
 800be20:	d14d      	bne.n	800bebe <_malloc_r+0xde>
 800be22:	6834      	ldr	r4, [r6, #0]
 800be24:	4626      	mov	r6, r4
 800be26:	2e00      	cmp	r6, #0
 800be28:	d140      	bne.n	800beac <_malloc_r+0xcc>
 800be2a:	6823      	ldr	r3, [r4, #0]
 800be2c:	4631      	mov	r1, r6
 800be2e:	4638      	mov	r0, r7
 800be30:	eb04 0803 	add.w	r8, r4, r3
 800be34:	f000 f940 	bl	800c0b8 <_sbrk_r>
 800be38:	4580      	cmp	r8, r0
 800be3a:	d13a      	bne.n	800beb2 <_malloc_r+0xd2>
 800be3c:	6821      	ldr	r1, [r4, #0]
 800be3e:	3503      	adds	r5, #3
 800be40:	1a6d      	subs	r5, r5, r1
 800be42:	f025 0503 	bic.w	r5, r5, #3
 800be46:	3508      	adds	r5, #8
 800be48:	2d0c      	cmp	r5, #12
 800be4a:	bf38      	it	cc
 800be4c:	250c      	movcc	r5, #12
 800be4e:	4629      	mov	r1, r5
 800be50:	4638      	mov	r0, r7
 800be52:	f7ff ffa5 	bl	800bda0 <sbrk_aligned>
 800be56:	3001      	adds	r0, #1
 800be58:	d02b      	beq.n	800beb2 <_malloc_r+0xd2>
 800be5a:	6823      	ldr	r3, [r4, #0]
 800be5c:	442b      	add	r3, r5
 800be5e:	6023      	str	r3, [r4, #0]
 800be60:	e00e      	b.n	800be80 <_malloc_r+0xa0>
 800be62:	6822      	ldr	r2, [r4, #0]
 800be64:	1b52      	subs	r2, r2, r5
 800be66:	d41e      	bmi.n	800bea6 <_malloc_r+0xc6>
 800be68:	2a0b      	cmp	r2, #11
 800be6a:	d916      	bls.n	800be9a <_malloc_r+0xba>
 800be6c:	1961      	adds	r1, r4, r5
 800be6e:	42a3      	cmp	r3, r4
 800be70:	6025      	str	r5, [r4, #0]
 800be72:	bf18      	it	ne
 800be74:	6059      	strne	r1, [r3, #4]
 800be76:	6863      	ldr	r3, [r4, #4]
 800be78:	bf08      	it	eq
 800be7a:	6031      	streq	r1, [r6, #0]
 800be7c:	5162      	str	r2, [r4, r5]
 800be7e:	604b      	str	r3, [r1, #4]
 800be80:	4638      	mov	r0, r7
 800be82:	f104 060b 	add.w	r6, r4, #11
 800be86:	f000 fc2d 	bl	800c6e4 <__malloc_unlock>
 800be8a:	f026 0607 	bic.w	r6, r6, #7
 800be8e:	1d23      	adds	r3, r4, #4
 800be90:	1af2      	subs	r2, r6, r3
 800be92:	d0b6      	beq.n	800be02 <_malloc_r+0x22>
 800be94:	1b9b      	subs	r3, r3, r6
 800be96:	50a3      	str	r3, [r4, r2]
 800be98:	e7b3      	b.n	800be02 <_malloc_r+0x22>
 800be9a:	6862      	ldr	r2, [r4, #4]
 800be9c:	42a3      	cmp	r3, r4
 800be9e:	bf0c      	ite	eq
 800bea0:	6032      	streq	r2, [r6, #0]
 800bea2:	605a      	strne	r2, [r3, #4]
 800bea4:	e7ec      	b.n	800be80 <_malloc_r+0xa0>
 800bea6:	4623      	mov	r3, r4
 800bea8:	6864      	ldr	r4, [r4, #4]
 800beaa:	e7b2      	b.n	800be12 <_malloc_r+0x32>
 800beac:	4634      	mov	r4, r6
 800beae:	6876      	ldr	r6, [r6, #4]
 800beb0:	e7b9      	b.n	800be26 <_malloc_r+0x46>
 800beb2:	230c      	movs	r3, #12
 800beb4:	603b      	str	r3, [r7, #0]
 800beb6:	4638      	mov	r0, r7
 800beb8:	f000 fc14 	bl	800c6e4 <__malloc_unlock>
 800bebc:	e7a1      	b.n	800be02 <_malloc_r+0x22>
 800bebe:	6025      	str	r5, [r4, #0]
 800bec0:	e7de      	b.n	800be80 <_malloc_r+0xa0>
 800bec2:	bf00      	nop
 800bec4:	2000c060 	.word	0x2000c060

0800bec8 <iprintf>:
 800bec8:	b40f      	push	{r0, r1, r2, r3}
 800beca:	4b0a      	ldr	r3, [pc, #40]	; (800bef4 <iprintf+0x2c>)
 800becc:	b513      	push	{r0, r1, r4, lr}
 800bece:	681c      	ldr	r4, [r3, #0]
 800bed0:	b124      	cbz	r4, 800bedc <iprintf+0x14>
 800bed2:	69a3      	ldr	r3, [r4, #24]
 800bed4:	b913      	cbnz	r3, 800bedc <iprintf+0x14>
 800bed6:	4620      	mov	r0, r4
 800bed8:	f7ff fe3a 	bl	800bb50 <__sinit>
 800bedc:	ab05      	add	r3, sp, #20
 800bede:	9a04      	ldr	r2, [sp, #16]
 800bee0:	68a1      	ldr	r1, [r4, #8]
 800bee2:	9301      	str	r3, [sp, #4]
 800bee4:	4620      	mov	r0, r4
 800bee6:	f000 fc2d 	bl	800c744 <_vfiprintf_r>
 800beea:	b002      	add	sp, #8
 800beec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bef0:	b004      	add	sp, #16
 800bef2:	4770      	bx	lr
 800bef4:	2000016c 	.word	0x2000016c

0800bef8 <_puts_r>:
 800bef8:	b570      	push	{r4, r5, r6, lr}
 800befa:	460e      	mov	r6, r1
 800befc:	4605      	mov	r5, r0
 800befe:	b118      	cbz	r0, 800bf08 <_puts_r+0x10>
 800bf00:	6983      	ldr	r3, [r0, #24]
 800bf02:	b90b      	cbnz	r3, 800bf08 <_puts_r+0x10>
 800bf04:	f7ff fe24 	bl	800bb50 <__sinit>
 800bf08:	69ab      	ldr	r3, [r5, #24]
 800bf0a:	68ac      	ldr	r4, [r5, #8]
 800bf0c:	b913      	cbnz	r3, 800bf14 <_puts_r+0x1c>
 800bf0e:	4628      	mov	r0, r5
 800bf10:	f7ff fe1e 	bl	800bb50 <__sinit>
 800bf14:	4b2c      	ldr	r3, [pc, #176]	; (800bfc8 <_puts_r+0xd0>)
 800bf16:	429c      	cmp	r4, r3
 800bf18:	d120      	bne.n	800bf5c <_puts_r+0x64>
 800bf1a:	686c      	ldr	r4, [r5, #4]
 800bf1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf1e:	07db      	lsls	r3, r3, #31
 800bf20:	d405      	bmi.n	800bf2e <_puts_r+0x36>
 800bf22:	89a3      	ldrh	r3, [r4, #12]
 800bf24:	0598      	lsls	r0, r3, #22
 800bf26:	d402      	bmi.n	800bf2e <_puts_r+0x36>
 800bf28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf2a:	f7ff fed4 	bl	800bcd6 <__retarget_lock_acquire_recursive>
 800bf2e:	89a3      	ldrh	r3, [r4, #12]
 800bf30:	0719      	lsls	r1, r3, #28
 800bf32:	d51d      	bpl.n	800bf70 <_puts_r+0x78>
 800bf34:	6923      	ldr	r3, [r4, #16]
 800bf36:	b1db      	cbz	r3, 800bf70 <_puts_r+0x78>
 800bf38:	3e01      	subs	r6, #1
 800bf3a:	68a3      	ldr	r3, [r4, #8]
 800bf3c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bf40:	3b01      	subs	r3, #1
 800bf42:	60a3      	str	r3, [r4, #8]
 800bf44:	bb39      	cbnz	r1, 800bf96 <_puts_r+0x9e>
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	da38      	bge.n	800bfbc <_puts_r+0xc4>
 800bf4a:	4622      	mov	r2, r4
 800bf4c:	210a      	movs	r1, #10
 800bf4e:	4628      	mov	r0, r5
 800bf50:	f000 f9a6 	bl	800c2a0 <__swbuf_r>
 800bf54:	3001      	adds	r0, #1
 800bf56:	d011      	beq.n	800bf7c <_puts_r+0x84>
 800bf58:	250a      	movs	r5, #10
 800bf5a:	e011      	b.n	800bf80 <_puts_r+0x88>
 800bf5c:	4b1b      	ldr	r3, [pc, #108]	; (800bfcc <_puts_r+0xd4>)
 800bf5e:	429c      	cmp	r4, r3
 800bf60:	d101      	bne.n	800bf66 <_puts_r+0x6e>
 800bf62:	68ac      	ldr	r4, [r5, #8]
 800bf64:	e7da      	b.n	800bf1c <_puts_r+0x24>
 800bf66:	4b1a      	ldr	r3, [pc, #104]	; (800bfd0 <_puts_r+0xd8>)
 800bf68:	429c      	cmp	r4, r3
 800bf6a:	bf08      	it	eq
 800bf6c:	68ec      	ldreq	r4, [r5, #12]
 800bf6e:	e7d5      	b.n	800bf1c <_puts_r+0x24>
 800bf70:	4621      	mov	r1, r4
 800bf72:	4628      	mov	r0, r5
 800bf74:	f000 f9f8 	bl	800c368 <__swsetup_r>
 800bf78:	2800      	cmp	r0, #0
 800bf7a:	d0dd      	beq.n	800bf38 <_puts_r+0x40>
 800bf7c:	f04f 35ff 	mov.w	r5, #4294967295
 800bf80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf82:	07da      	lsls	r2, r3, #31
 800bf84:	d405      	bmi.n	800bf92 <_puts_r+0x9a>
 800bf86:	89a3      	ldrh	r3, [r4, #12]
 800bf88:	059b      	lsls	r3, r3, #22
 800bf8a:	d402      	bmi.n	800bf92 <_puts_r+0x9a>
 800bf8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf8e:	f7ff fea3 	bl	800bcd8 <__retarget_lock_release_recursive>
 800bf92:	4628      	mov	r0, r5
 800bf94:	bd70      	pop	{r4, r5, r6, pc}
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	da04      	bge.n	800bfa4 <_puts_r+0xac>
 800bf9a:	69a2      	ldr	r2, [r4, #24]
 800bf9c:	429a      	cmp	r2, r3
 800bf9e:	dc06      	bgt.n	800bfae <_puts_r+0xb6>
 800bfa0:	290a      	cmp	r1, #10
 800bfa2:	d004      	beq.n	800bfae <_puts_r+0xb6>
 800bfa4:	6823      	ldr	r3, [r4, #0]
 800bfa6:	1c5a      	adds	r2, r3, #1
 800bfa8:	6022      	str	r2, [r4, #0]
 800bfaa:	7019      	strb	r1, [r3, #0]
 800bfac:	e7c5      	b.n	800bf3a <_puts_r+0x42>
 800bfae:	4622      	mov	r2, r4
 800bfb0:	4628      	mov	r0, r5
 800bfb2:	f000 f975 	bl	800c2a0 <__swbuf_r>
 800bfb6:	3001      	adds	r0, #1
 800bfb8:	d1bf      	bne.n	800bf3a <_puts_r+0x42>
 800bfba:	e7df      	b.n	800bf7c <_puts_r+0x84>
 800bfbc:	6823      	ldr	r3, [r4, #0]
 800bfbe:	250a      	movs	r5, #10
 800bfc0:	1c5a      	adds	r2, r3, #1
 800bfc2:	6022      	str	r2, [r4, #0]
 800bfc4:	701d      	strb	r5, [r3, #0]
 800bfc6:	e7db      	b.n	800bf80 <_puts_r+0x88>
 800bfc8:	0800d07c 	.word	0x0800d07c
 800bfcc:	0800d09c 	.word	0x0800d09c
 800bfd0:	0800d05c 	.word	0x0800d05c

0800bfd4 <puts>:
 800bfd4:	4b02      	ldr	r3, [pc, #8]	; (800bfe0 <puts+0xc>)
 800bfd6:	4601      	mov	r1, r0
 800bfd8:	6818      	ldr	r0, [r3, #0]
 800bfda:	f7ff bf8d 	b.w	800bef8 <_puts_r>
 800bfde:	bf00      	nop
 800bfe0:	2000016c 	.word	0x2000016c

0800bfe4 <cleanup_glue>:
 800bfe4:	b538      	push	{r3, r4, r5, lr}
 800bfe6:	460c      	mov	r4, r1
 800bfe8:	6809      	ldr	r1, [r1, #0]
 800bfea:	4605      	mov	r5, r0
 800bfec:	b109      	cbz	r1, 800bff2 <cleanup_glue+0xe>
 800bfee:	f7ff fff9 	bl	800bfe4 <cleanup_glue>
 800bff2:	4621      	mov	r1, r4
 800bff4:	4628      	mov	r0, r5
 800bff6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bffa:	f7ff be85 	b.w	800bd08 <_free_r>
	...

0800c000 <_reclaim_reent>:
 800c000:	4b2c      	ldr	r3, [pc, #176]	; (800c0b4 <_reclaim_reent+0xb4>)
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	4283      	cmp	r3, r0
 800c006:	b570      	push	{r4, r5, r6, lr}
 800c008:	4604      	mov	r4, r0
 800c00a:	d051      	beq.n	800c0b0 <_reclaim_reent+0xb0>
 800c00c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800c00e:	b143      	cbz	r3, 800c022 <_reclaim_reent+0x22>
 800c010:	68db      	ldr	r3, [r3, #12]
 800c012:	2b00      	cmp	r3, #0
 800c014:	d14a      	bne.n	800c0ac <_reclaim_reent+0xac>
 800c016:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c018:	6819      	ldr	r1, [r3, #0]
 800c01a:	b111      	cbz	r1, 800c022 <_reclaim_reent+0x22>
 800c01c:	4620      	mov	r0, r4
 800c01e:	f7ff fe73 	bl	800bd08 <_free_r>
 800c022:	6961      	ldr	r1, [r4, #20]
 800c024:	b111      	cbz	r1, 800c02c <_reclaim_reent+0x2c>
 800c026:	4620      	mov	r0, r4
 800c028:	f7ff fe6e 	bl	800bd08 <_free_r>
 800c02c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c02e:	b111      	cbz	r1, 800c036 <_reclaim_reent+0x36>
 800c030:	4620      	mov	r0, r4
 800c032:	f7ff fe69 	bl	800bd08 <_free_r>
 800c036:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800c038:	b111      	cbz	r1, 800c040 <_reclaim_reent+0x40>
 800c03a:	4620      	mov	r0, r4
 800c03c:	f7ff fe64 	bl	800bd08 <_free_r>
 800c040:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800c042:	b111      	cbz	r1, 800c04a <_reclaim_reent+0x4a>
 800c044:	4620      	mov	r0, r4
 800c046:	f7ff fe5f 	bl	800bd08 <_free_r>
 800c04a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800c04c:	b111      	cbz	r1, 800c054 <_reclaim_reent+0x54>
 800c04e:	4620      	mov	r0, r4
 800c050:	f7ff fe5a 	bl	800bd08 <_free_r>
 800c054:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800c056:	b111      	cbz	r1, 800c05e <_reclaim_reent+0x5e>
 800c058:	4620      	mov	r0, r4
 800c05a:	f7ff fe55 	bl	800bd08 <_free_r>
 800c05e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800c060:	b111      	cbz	r1, 800c068 <_reclaim_reent+0x68>
 800c062:	4620      	mov	r0, r4
 800c064:	f7ff fe50 	bl	800bd08 <_free_r>
 800c068:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c06a:	b111      	cbz	r1, 800c072 <_reclaim_reent+0x72>
 800c06c:	4620      	mov	r0, r4
 800c06e:	f7ff fe4b 	bl	800bd08 <_free_r>
 800c072:	69a3      	ldr	r3, [r4, #24]
 800c074:	b1e3      	cbz	r3, 800c0b0 <_reclaim_reent+0xb0>
 800c076:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c078:	4620      	mov	r0, r4
 800c07a:	4798      	blx	r3
 800c07c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800c07e:	b1b9      	cbz	r1, 800c0b0 <_reclaim_reent+0xb0>
 800c080:	4620      	mov	r0, r4
 800c082:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c086:	f7ff bfad 	b.w	800bfe4 <cleanup_glue>
 800c08a:	5949      	ldr	r1, [r1, r5]
 800c08c:	b941      	cbnz	r1, 800c0a0 <_reclaim_reent+0xa0>
 800c08e:	3504      	adds	r5, #4
 800c090:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c092:	2d80      	cmp	r5, #128	; 0x80
 800c094:	68d9      	ldr	r1, [r3, #12]
 800c096:	d1f8      	bne.n	800c08a <_reclaim_reent+0x8a>
 800c098:	4620      	mov	r0, r4
 800c09a:	f7ff fe35 	bl	800bd08 <_free_r>
 800c09e:	e7ba      	b.n	800c016 <_reclaim_reent+0x16>
 800c0a0:	680e      	ldr	r6, [r1, #0]
 800c0a2:	4620      	mov	r0, r4
 800c0a4:	f7ff fe30 	bl	800bd08 <_free_r>
 800c0a8:	4631      	mov	r1, r6
 800c0aa:	e7ef      	b.n	800c08c <_reclaim_reent+0x8c>
 800c0ac:	2500      	movs	r5, #0
 800c0ae:	e7ef      	b.n	800c090 <_reclaim_reent+0x90>
 800c0b0:	bd70      	pop	{r4, r5, r6, pc}
 800c0b2:	bf00      	nop
 800c0b4:	2000016c 	.word	0x2000016c

0800c0b8 <_sbrk_r>:
 800c0b8:	b538      	push	{r3, r4, r5, lr}
 800c0ba:	4d06      	ldr	r5, [pc, #24]	; (800c0d4 <_sbrk_r+0x1c>)
 800c0bc:	2300      	movs	r3, #0
 800c0be:	4604      	mov	r4, r0
 800c0c0:	4608      	mov	r0, r1
 800c0c2:	602b      	str	r3, [r5, #0]
 800c0c4:	f7f8 f888 	bl	80041d8 <_sbrk>
 800c0c8:	1c43      	adds	r3, r0, #1
 800c0ca:	d102      	bne.n	800c0d2 <_sbrk_r+0x1a>
 800c0cc:	682b      	ldr	r3, [r5, #0]
 800c0ce:	b103      	cbz	r3, 800c0d2 <_sbrk_r+0x1a>
 800c0d0:	6023      	str	r3, [r4, #0]
 800c0d2:	bd38      	pop	{r3, r4, r5, pc}
 800c0d4:	2000c068 	.word	0x2000c068

0800c0d8 <__sread>:
 800c0d8:	b510      	push	{r4, lr}
 800c0da:	460c      	mov	r4, r1
 800c0dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0e0:	f000 fdf4 	bl	800cccc <_read_r>
 800c0e4:	2800      	cmp	r0, #0
 800c0e6:	bfab      	itete	ge
 800c0e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c0ea:	89a3      	ldrhlt	r3, [r4, #12]
 800c0ec:	181b      	addge	r3, r3, r0
 800c0ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c0f2:	bfac      	ite	ge
 800c0f4:	6563      	strge	r3, [r4, #84]	; 0x54
 800c0f6:	81a3      	strhlt	r3, [r4, #12]
 800c0f8:	bd10      	pop	{r4, pc}

0800c0fa <__swrite>:
 800c0fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0fe:	461f      	mov	r7, r3
 800c100:	898b      	ldrh	r3, [r1, #12]
 800c102:	05db      	lsls	r3, r3, #23
 800c104:	4605      	mov	r5, r0
 800c106:	460c      	mov	r4, r1
 800c108:	4616      	mov	r6, r2
 800c10a:	d505      	bpl.n	800c118 <__swrite+0x1e>
 800c10c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c110:	2302      	movs	r3, #2
 800c112:	2200      	movs	r2, #0
 800c114:	f000 fa68 	bl	800c5e8 <_lseek_r>
 800c118:	89a3      	ldrh	r3, [r4, #12]
 800c11a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c11e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c122:	81a3      	strh	r3, [r4, #12]
 800c124:	4632      	mov	r2, r6
 800c126:	463b      	mov	r3, r7
 800c128:	4628      	mov	r0, r5
 800c12a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c12e:	f000 b909 	b.w	800c344 <_write_r>

0800c132 <__sseek>:
 800c132:	b510      	push	{r4, lr}
 800c134:	460c      	mov	r4, r1
 800c136:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c13a:	f000 fa55 	bl	800c5e8 <_lseek_r>
 800c13e:	1c43      	adds	r3, r0, #1
 800c140:	89a3      	ldrh	r3, [r4, #12]
 800c142:	bf15      	itete	ne
 800c144:	6560      	strne	r0, [r4, #84]	; 0x54
 800c146:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c14a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c14e:	81a3      	strheq	r3, [r4, #12]
 800c150:	bf18      	it	ne
 800c152:	81a3      	strhne	r3, [r4, #12]
 800c154:	bd10      	pop	{r4, pc}

0800c156 <__sclose>:
 800c156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c15a:	f000 b973 	b.w	800c444 <_close_r>

0800c15e <strncmp>:
 800c15e:	b510      	push	{r4, lr}
 800c160:	b17a      	cbz	r2, 800c182 <strncmp+0x24>
 800c162:	4603      	mov	r3, r0
 800c164:	3901      	subs	r1, #1
 800c166:	1884      	adds	r4, r0, r2
 800c168:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c16c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c170:	4290      	cmp	r0, r2
 800c172:	d101      	bne.n	800c178 <strncmp+0x1a>
 800c174:	42a3      	cmp	r3, r4
 800c176:	d101      	bne.n	800c17c <strncmp+0x1e>
 800c178:	1a80      	subs	r0, r0, r2
 800c17a:	bd10      	pop	{r4, pc}
 800c17c:	2800      	cmp	r0, #0
 800c17e:	d1f3      	bne.n	800c168 <strncmp+0xa>
 800c180:	e7fa      	b.n	800c178 <strncmp+0x1a>
 800c182:	4610      	mov	r0, r2
 800c184:	e7f9      	b.n	800c17a <strncmp+0x1c>
	...

0800c188 <_strtol_l.constprop.0>:
 800c188:	2b01      	cmp	r3, #1
 800c18a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c18e:	d001      	beq.n	800c194 <_strtol_l.constprop.0+0xc>
 800c190:	2b24      	cmp	r3, #36	; 0x24
 800c192:	d906      	bls.n	800c1a2 <_strtol_l.constprop.0+0x1a>
 800c194:	f7ff fc7e 	bl	800ba94 <__errno>
 800c198:	2316      	movs	r3, #22
 800c19a:	6003      	str	r3, [r0, #0]
 800c19c:	2000      	movs	r0, #0
 800c19e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1a2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c288 <_strtol_l.constprop.0+0x100>
 800c1a6:	460d      	mov	r5, r1
 800c1a8:	462e      	mov	r6, r5
 800c1aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c1ae:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c1b2:	f017 0708 	ands.w	r7, r7, #8
 800c1b6:	d1f7      	bne.n	800c1a8 <_strtol_l.constprop.0+0x20>
 800c1b8:	2c2d      	cmp	r4, #45	; 0x2d
 800c1ba:	d132      	bne.n	800c222 <_strtol_l.constprop.0+0x9a>
 800c1bc:	782c      	ldrb	r4, [r5, #0]
 800c1be:	2701      	movs	r7, #1
 800c1c0:	1cb5      	adds	r5, r6, #2
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d05b      	beq.n	800c27e <_strtol_l.constprop.0+0xf6>
 800c1c6:	2b10      	cmp	r3, #16
 800c1c8:	d109      	bne.n	800c1de <_strtol_l.constprop.0+0x56>
 800c1ca:	2c30      	cmp	r4, #48	; 0x30
 800c1cc:	d107      	bne.n	800c1de <_strtol_l.constprop.0+0x56>
 800c1ce:	782c      	ldrb	r4, [r5, #0]
 800c1d0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c1d4:	2c58      	cmp	r4, #88	; 0x58
 800c1d6:	d14d      	bne.n	800c274 <_strtol_l.constprop.0+0xec>
 800c1d8:	786c      	ldrb	r4, [r5, #1]
 800c1da:	2310      	movs	r3, #16
 800c1dc:	3502      	adds	r5, #2
 800c1de:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c1e2:	f108 38ff 	add.w	r8, r8, #4294967295
 800c1e6:	f04f 0c00 	mov.w	ip, #0
 800c1ea:	fbb8 f9f3 	udiv	r9, r8, r3
 800c1ee:	4666      	mov	r6, ip
 800c1f0:	fb03 8a19 	mls	sl, r3, r9, r8
 800c1f4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800c1f8:	f1be 0f09 	cmp.w	lr, #9
 800c1fc:	d816      	bhi.n	800c22c <_strtol_l.constprop.0+0xa4>
 800c1fe:	4674      	mov	r4, lr
 800c200:	42a3      	cmp	r3, r4
 800c202:	dd24      	ble.n	800c24e <_strtol_l.constprop.0+0xc6>
 800c204:	f1bc 0f00 	cmp.w	ip, #0
 800c208:	db1e      	blt.n	800c248 <_strtol_l.constprop.0+0xc0>
 800c20a:	45b1      	cmp	r9, r6
 800c20c:	d31c      	bcc.n	800c248 <_strtol_l.constprop.0+0xc0>
 800c20e:	d101      	bne.n	800c214 <_strtol_l.constprop.0+0x8c>
 800c210:	45a2      	cmp	sl, r4
 800c212:	db19      	blt.n	800c248 <_strtol_l.constprop.0+0xc0>
 800c214:	fb06 4603 	mla	r6, r6, r3, r4
 800c218:	f04f 0c01 	mov.w	ip, #1
 800c21c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c220:	e7e8      	b.n	800c1f4 <_strtol_l.constprop.0+0x6c>
 800c222:	2c2b      	cmp	r4, #43	; 0x2b
 800c224:	bf04      	itt	eq
 800c226:	782c      	ldrbeq	r4, [r5, #0]
 800c228:	1cb5      	addeq	r5, r6, #2
 800c22a:	e7ca      	b.n	800c1c2 <_strtol_l.constprop.0+0x3a>
 800c22c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800c230:	f1be 0f19 	cmp.w	lr, #25
 800c234:	d801      	bhi.n	800c23a <_strtol_l.constprop.0+0xb2>
 800c236:	3c37      	subs	r4, #55	; 0x37
 800c238:	e7e2      	b.n	800c200 <_strtol_l.constprop.0+0x78>
 800c23a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800c23e:	f1be 0f19 	cmp.w	lr, #25
 800c242:	d804      	bhi.n	800c24e <_strtol_l.constprop.0+0xc6>
 800c244:	3c57      	subs	r4, #87	; 0x57
 800c246:	e7db      	b.n	800c200 <_strtol_l.constprop.0+0x78>
 800c248:	f04f 3cff 	mov.w	ip, #4294967295
 800c24c:	e7e6      	b.n	800c21c <_strtol_l.constprop.0+0x94>
 800c24e:	f1bc 0f00 	cmp.w	ip, #0
 800c252:	da05      	bge.n	800c260 <_strtol_l.constprop.0+0xd8>
 800c254:	2322      	movs	r3, #34	; 0x22
 800c256:	6003      	str	r3, [r0, #0]
 800c258:	4646      	mov	r6, r8
 800c25a:	b942      	cbnz	r2, 800c26e <_strtol_l.constprop.0+0xe6>
 800c25c:	4630      	mov	r0, r6
 800c25e:	e79e      	b.n	800c19e <_strtol_l.constprop.0+0x16>
 800c260:	b107      	cbz	r7, 800c264 <_strtol_l.constprop.0+0xdc>
 800c262:	4276      	negs	r6, r6
 800c264:	2a00      	cmp	r2, #0
 800c266:	d0f9      	beq.n	800c25c <_strtol_l.constprop.0+0xd4>
 800c268:	f1bc 0f00 	cmp.w	ip, #0
 800c26c:	d000      	beq.n	800c270 <_strtol_l.constprop.0+0xe8>
 800c26e:	1e69      	subs	r1, r5, #1
 800c270:	6011      	str	r1, [r2, #0]
 800c272:	e7f3      	b.n	800c25c <_strtol_l.constprop.0+0xd4>
 800c274:	2430      	movs	r4, #48	; 0x30
 800c276:	2b00      	cmp	r3, #0
 800c278:	d1b1      	bne.n	800c1de <_strtol_l.constprop.0+0x56>
 800c27a:	2308      	movs	r3, #8
 800c27c:	e7af      	b.n	800c1de <_strtol_l.constprop.0+0x56>
 800c27e:	2c30      	cmp	r4, #48	; 0x30
 800c280:	d0a5      	beq.n	800c1ce <_strtol_l.constprop.0+0x46>
 800c282:	230a      	movs	r3, #10
 800c284:	e7ab      	b.n	800c1de <_strtol_l.constprop.0+0x56>
 800c286:	bf00      	nop
 800c288:	0800d0c1 	.word	0x0800d0c1

0800c28c <strtol>:
 800c28c:	4613      	mov	r3, r2
 800c28e:	460a      	mov	r2, r1
 800c290:	4601      	mov	r1, r0
 800c292:	4802      	ldr	r0, [pc, #8]	; (800c29c <strtol+0x10>)
 800c294:	6800      	ldr	r0, [r0, #0]
 800c296:	f7ff bf77 	b.w	800c188 <_strtol_l.constprop.0>
 800c29a:	bf00      	nop
 800c29c:	2000016c 	.word	0x2000016c

0800c2a0 <__swbuf_r>:
 800c2a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2a2:	460e      	mov	r6, r1
 800c2a4:	4614      	mov	r4, r2
 800c2a6:	4605      	mov	r5, r0
 800c2a8:	b118      	cbz	r0, 800c2b2 <__swbuf_r+0x12>
 800c2aa:	6983      	ldr	r3, [r0, #24]
 800c2ac:	b90b      	cbnz	r3, 800c2b2 <__swbuf_r+0x12>
 800c2ae:	f7ff fc4f 	bl	800bb50 <__sinit>
 800c2b2:	4b21      	ldr	r3, [pc, #132]	; (800c338 <__swbuf_r+0x98>)
 800c2b4:	429c      	cmp	r4, r3
 800c2b6:	d12b      	bne.n	800c310 <__swbuf_r+0x70>
 800c2b8:	686c      	ldr	r4, [r5, #4]
 800c2ba:	69a3      	ldr	r3, [r4, #24]
 800c2bc:	60a3      	str	r3, [r4, #8]
 800c2be:	89a3      	ldrh	r3, [r4, #12]
 800c2c0:	071a      	lsls	r2, r3, #28
 800c2c2:	d52f      	bpl.n	800c324 <__swbuf_r+0x84>
 800c2c4:	6923      	ldr	r3, [r4, #16]
 800c2c6:	b36b      	cbz	r3, 800c324 <__swbuf_r+0x84>
 800c2c8:	6923      	ldr	r3, [r4, #16]
 800c2ca:	6820      	ldr	r0, [r4, #0]
 800c2cc:	1ac0      	subs	r0, r0, r3
 800c2ce:	6963      	ldr	r3, [r4, #20]
 800c2d0:	b2f6      	uxtb	r6, r6
 800c2d2:	4283      	cmp	r3, r0
 800c2d4:	4637      	mov	r7, r6
 800c2d6:	dc04      	bgt.n	800c2e2 <__swbuf_r+0x42>
 800c2d8:	4621      	mov	r1, r4
 800c2da:	4628      	mov	r0, r5
 800c2dc:	f000 f948 	bl	800c570 <_fflush_r>
 800c2e0:	bb30      	cbnz	r0, 800c330 <__swbuf_r+0x90>
 800c2e2:	68a3      	ldr	r3, [r4, #8]
 800c2e4:	3b01      	subs	r3, #1
 800c2e6:	60a3      	str	r3, [r4, #8]
 800c2e8:	6823      	ldr	r3, [r4, #0]
 800c2ea:	1c5a      	adds	r2, r3, #1
 800c2ec:	6022      	str	r2, [r4, #0]
 800c2ee:	701e      	strb	r6, [r3, #0]
 800c2f0:	6963      	ldr	r3, [r4, #20]
 800c2f2:	3001      	adds	r0, #1
 800c2f4:	4283      	cmp	r3, r0
 800c2f6:	d004      	beq.n	800c302 <__swbuf_r+0x62>
 800c2f8:	89a3      	ldrh	r3, [r4, #12]
 800c2fa:	07db      	lsls	r3, r3, #31
 800c2fc:	d506      	bpl.n	800c30c <__swbuf_r+0x6c>
 800c2fe:	2e0a      	cmp	r6, #10
 800c300:	d104      	bne.n	800c30c <__swbuf_r+0x6c>
 800c302:	4621      	mov	r1, r4
 800c304:	4628      	mov	r0, r5
 800c306:	f000 f933 	bl	800c570 <_fflush_r>
 800c30a:	b988      	cbnz	r0, 800c330 <__swbuf_r+0x90>
 800c30c:	4638      	mov	r0, r7
 800c30e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c310:	4b0a      	ldr	r3, [pc, #40]	; (800c33c <__swbuf_r+0x9c>)
 800c312:	429c      	cmp	r4, r3
 800c314:	d101      	bne.n	800c31a <__swbuf_r+0x7a>
 800c316:	68ac      	ldr	r4, [r5, #8]
 800c318:	e7cf      	b.n	800c2ba <__swbuf_r+0x1a>
 800c31a:	4b09      	ldr	r3, [pc, #36]	; (800c340 <__swbuf_r+0xa0>)
 800c31c:	429c      	cmp	r4, r3
 800c31e:	bf08      	it	eq
 800c320:	68ec      	ldreq	r4, [r5, #12]
 800c322:	e7ca      	b.n	800c2ba <__swbuf_r+0x1a>
 800c324:	4621      	mov	r1, r4
 800c326:	4628      	mov	r0, r5
 800c328:	f000 f81e 	bl	800c368 <__swsetup_r>
 800c32c:	2800      	cmp	r0, #0
 800c32e:	d0cb      	beq.n	800c2c8 <__swbuf_r+0x28>
 800c330:	f04f 37ff 	mov.w	r7, #4294967295
 800c334:	e7ea      	b.n	800c30c <__swbuf_r+0x6c>
 800c336:	bf00      	nop
 800c338:	0800d07c 	.word	0x0800d07c
 800c33c:	0800d09c 	.word	0x0800d09c
 800c340:	0800d05c 	.word	0x0800d05c

0800c344 <_write_r>:
 800c344:	b538      	push	{r3, r4, r5, lr}
 800c346:	4d07      	ldr	r5, [pc, #28]	; (800c364 <_write_r+0x20>)
 800c348:	4604      	mov	r4, r0
 800c34a:	4608      	mov	r0, r1
 800c34c:	4611      	mov	r1, r2
 800c34e:	2200      	movs	r2, #0
 800c350:	602a      	str	r2, [r5, #0]
 800c352:	461a      	mov	r2, r3
 800c354:	f7f6 fd62 	bl	8002e1c <_write>
 800c358:	1c43      	adds	r3, r0, #1
 800c35a:	d102      	bne.n	800c362 <_write_r+0x1e>
 800c35c:	682b      	ldr	r3, [r5, #0]
 800c35e:	b103      	cbz	r3, 800c362 <_write_r+0x1e>
 800c360:	6023      	str	r3, [r4, #0]
 800c362:	bd38      	pop	{r3, r4, r5, pc}
 800c364:	2000c068 	.word	0x2000c068

0800c368 <__swsetup_r>:
 800c368:	4b32      	ldr	r3, [pc, #200]	; (800c434 <__swsetup_r+0xcc>)
 800c36a:	b570      	push	{r4, r5, r6, lr}
 800c36c:	681d      	ldr	r5, [r3, #0]
 800c36e:	4606      	mov	r6, r0
 800c370:	460c      	mov	r4, r1
 800c372:	b125      	cbz	r5, 800c37e <__swsetup_r+0x16>
 800c374:	69ab      	ldr	r3, [r5, #24]
 800c376:	b913      	cbnz	r3, 800c37e <__swsetup_r+0x16>
 800c378:	4628      	mov	r0, r5
 800c37a:	f7ff fbe9 	bl	800bb50 <__sinit>
 800c37e:	4b2e      	ldr	r3, [pc, #184]	; (800c438 <__swsetup_r+0xd0>)
 800c380:	429c      	cmp	r4, r3
 800c382:	d10f      	bne.n	800c3a4 <__swsetup_r+0x3c>
 800c384:	686c      	ldr	r4, [r5, #4]
 800c386:	89a3      	ldrh	r3, [r4, #12]
 800c388:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c38c:	0719      	lsls	r1, r3, #28
 800c38e:	d42c      	bmi.n	800c3ea <__swsetup_r+0x82>
 800c390:	06dd      	lsls	r5, r3, #27
 800c392:	d411      	bmi.n	800c3b8 <__swsetup_r+0x50>
 800c394:	2309      	movs	r3, #9
 800c396:	6033      	str	r3, [r6, #0]
 800c398:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c39c:	81a3      	strh	r3, [r4, #12]
 800c39e:	f04f 30ff 	mov.w	r0, #4294967295
 800c3a2:	e03e      	b.n	800c422 <__swsetup_r+0xba>
 800c3a4:	4b25      	ldr	r3, [pc, #148]	; (800c43c <__swsetup_r+0xd4>)
 800c3a6:	429c      	cmp	r4, r3
 800c3a8:	d101      	bne.n	800c3ae <__swsetup_r+0x46>
 800c3aa:	68ac      	ldr	r4, [r5, #8]
 800c3ac:	e7eb      	b.n	800c386 <__swsetup_r+0x1e>
 800c3ae:	4b24      	ldr	r3, [pc, #144]	; (800c440 <__swsetup_r+0xd8>)
 800c3b0:	429c      	cmp	r4, r3
 800c3b2:	bf08      	it	eq
 800c3b4:	68ec      	ldreq	r4, [r5, #12]
 800c3b6:	e7e6      	b.n	800c386 <__swsetup_r+0x1e>
 800c3b8:	0758      	lsls	r0, r3, #29
 800c3ba:	d512      	bpl.n	800c3e2 <__swsetup_r+0x7a>
 800c3bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c3be:	b141      	cbz	r1, 800c3d2 <__swsetup_r+0x6a>
 800c3c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c3c4:	4299      	cmp	r1, r3
 800c3c6:	d002      	beq.n	800c3ce <__swsetup_r+0x66>
 800c3c8:	4630      	mov	r0, r6
 800c3ca:	f7ff fc9d 	bl	800bd08 <_free_r>
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	6363      	str	r3, [r4, #52]	; 0x34
 800c3d2:	89a3      	ldrh	r3, [r4, #12]
 800c3d4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c3d8:	81a3      	strh	r3, [r4, #12]
 800c3da:	2300      	movs	r3, #0
 800c3dc:	6063      	str	r3, [r4, #4]
 800c3de:	6923      	ldr	r3, [r4, #16]
 800c3e0:	6023      	str	r3, [r4, #0]
 800c3e2:	89a3      	ldrh	r3, [r4, #12]
 800c3e4:	f043 0308 	orr.w	r3, r3, #8
 800c3e8:	81a3      	strh	r3, [r4, #12]
 800c3ea:	6923      	ldr	r3, [r4, #16]
 800c3ec:	b94b      	cbnz	r3, 800c402 <__swsetup_r+0x9a>
 800c3ee:	89a3      	ldrh	r3, [r4, #12]
 800c3f0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c3f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c3f8:	d003      	beq.n	800c402 <__swsetup_r+0x9a>
 800c3fa:	4621      	mov	r1, r4
 800c3fc:	4630      	mov	r0, r6
 800c3fe:	f000 f92b 	bl	800c658 <__smakebuf_r>
 800c402:	89a0      	ldrh	r0, [r4, #12]
 800c404:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c408:	f010 0301 	ands.w	r3, r0, #1
 800c40c:	d00a      	beq.n	800c424 <__swsetup_r+0xbc>
 800c40e:	2300      	movs	r3, #0
 800c410:	60a3      	str	r3, [r4, #8]
 800c412:	6963      	ldr	r3, [r4, #20]
 800c414:	425b      	negs	r3, r3
 800c416:	61a3      	str	r3, [r4, #24]
 800c418:	6923      	ldr	r3, [r4, #16]
 800c41a:	b943      	cbnz	r3, 800c42e <__swsetup_r+0xc6>
 800c41c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c420:	d1ba      	bne.n	800c398 <__swsetup_r+0x30>
 800c422:	bd70      	pop	{r4, r5, r6, pc}
 800c424:	0781      	lsls	r1, r0, #30
 800c426:	bf58      	it	pl
 800c428:	6963      	ldrpl	r3, [r4, #20]
 800c42a:	60a3      	str	r3, [r4, #8]
 800c42c:	e7f4      	b.n	800c418 <__swsetup_r+0xb0>
 800c42e:	2000      	movs	r0, #0
 800c430:	e7f7      	b.n	800c422 <__swsetup_r+0xba>
 800c432:	bf00      	nop
 800c434:	2000016c 	.word	0x2000016c
 800c438:	0800d07c 	.word	0x0800d07c
 800c43c:	0800d09c 	.word	0x0800d09c
 800c440:	0800d05c 	.word	0x0800d05c

0800c444 <_close_r>:
 800c444:	b538      	push	{r3, r4, r5, lr}
 800c446:	4d06      	ldr	r5, [pc, #24]	; (800c460 <_close_r+0x1c>)
 800c448:	2300      	movs	r3, #0
 800c44a:	4604      	mov	r4, r0
 800c44c:	4608      	mov	r0, r1
 800c44e:	602b      	str	r3, [r5, #0]
 800c450:	f7f7 fe8d 	bl	800416e <_close>
 800c454:	1c43      	adds	r3, r0, #1
 800c456:	d102      	bne.n	800c45e <_close_r+0x1a>
 800c458:	682b      	ldr	r3, [r5, #0]
 800c45a:	b103      	cbz	r3, 800c45e <_close_r+0x1a>
 800c45c:	6023      	str	r3, [r4, #0]
 800c45e:	bd38      	pop	{r3, r4, r5, pc}
 800c460:	2000c068 	.word	0x2000c068

0800c464 <__sflush_r>:
 800c464:	898a      	ldrh	r2, [r1, #12]
 800c466:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c46a:	4605      	mov	r5, r0
 800c46c:	0710      	lsls	r0, r2, #28
 800c46e:	460c      	mov	r4, r1
 800c470:	d458      	bmi.n	800c524 <__sflush_r+0xc0>
 800c472:	684b      	ldr	r3, [r1, #4]
 800c474:	2b00      	cmp	r3, #0
 800c476:	dc05      	bgt.n	800c484 <__sflush_r+0x20>
 800c478:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	dc02      	bgt.n	800c484 <__sflush_r+0x20>
 800c47e:	2000      	movs	r0, #0
 800c480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c484:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c486:	2e00      	cmp	r6, #0
 800c488:	d0f9      	beq.n	800c47e <__sflush_r+0x1a>
 800c48a:	2300      	movs	r3, #0
 800c48c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c490:	682f      	ldr	r7, [r5, #0]
 800c492:	602b      	str	r3, [r5, #0]
 800c494:	d032      	beq.n	800c4fc <__sflush_r+0x98>
 800c496:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c498:	89a3      	ldrh	r3, [r4, #12]
 800c49a:	075a      	lsls	r2, r3, #29
 800c49c:	d505      	bpl.n	800c4aa <__sflush_r+0x46>
 800c49e:	6863      	ldr	r3, [r4, #4]
 800c4a0:	1ac0      	subs	r0, r0, r3
 800c4a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c4a4:	b10b      	cbz	r3, 800c4aa <__sflush_r+0x46>
 800c4a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c4a8:	1ac0      	subs	r0, r0, r3
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	4602      	mov	r2, r0
 800c4ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c4b0:	6a21      	ldr	r1, [r4, #32]
 800c4b2:	4628      	mov	r0, r5
 800c4b4:	47b0      	blx	r6
 800c4b6:	1c43      	adds	r3, r0, #1
 800c4b8:	89a3      	ldrh	r3, [r4, #12]
 800c4ba:	d106      	bne.n	800c4ca <__sflush_r+0x66>
 800c4bc:	6829      	ldr	r1, [r5, #0]
 800c4be:	291d      	cmp	r1, #29
 800c4c0:	d82c      	bhi.n	800c51c <__sflush_r+0xb8>
 800c4c2:	4a2a      	ldr	r2, [pc, #168]	; (800c56c <__sflush_r+0x108>)
 800c4c4:	40ca      	lsrs	r2, r1
 800c4c6:	07d6      	lsls	r6, r2, #31
 800c4c8:	d528      	bpl.n	800c51c <__sflush_r+0xb8>
 800c4ca:	2200      	movs	r2, #0
 800c4cc:	6062      	str	r2, [r4, #4]
 800c4ce:	04d9      	lsls	r1, r3, #19
 800c4d0:	6922      	ldr	r2, [r4, #16]
 800c4d2:	6022      	str	r2, [r4, #0]
 800c4d4:	d504      	bpl.n	800c4e0 <__sflush_r+0x7c>
 800c4d6:	1c42      	adds	r2, r0, #1
 800c4d8:	d101      	bne.n	800c4de <__sflush_r+0x7a>
 800c4da:	682b      	ldr	r3, [r5, #0]
 800c4dc:	b903      	cbnz	r3, 800c4e0 <__sflush_r+0x7c>
 800c4de:	6560      	str	r0, [r4, #84]	; 0x54
 800c4e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c4e2:	602f      	str	r7, [r5, #0]
 800c4e4:	2900      	cmp	r1, #0
 800c4e6:	d0ca      	beq.n	800c47e <__sflush_r+0x1a>
 800c4e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c4ec:	4299      	cmp	r1, r3
 800c4ee:	d002      	beq.n	800c4f6 <__sflush_r+0x92>
 800c4f0:	4628      	mov	r0, r5
 800c4f2:	f7ff fc09 	bl	800bd08 <_free_r>
 800c4f6:	2000      	movs	r0, #0
 800c4f8:	6360      	str	r0, [r4, #52]	; 0x34
 800c4fa:	e7c1      	b.n	800c480 <__sflush_r+0x1c>
 800c4fc:	6a21      	ldr	r1, [r4, #32]
 800c4fe:	2301      	movs	r3, #1
 800c500:	4628      	mov	r0, r5
 800c502:	47b0      	blx	r6
 800c504:	1c41      	adds	r1, r0, #1
 800c506:	d1c7      	bne.n	800c498 <__sflush_r+0x34>
 800c508:	682b      	ldr	r3, [r5, #0]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d0c4      	beq.n	800c498 <__sflush_r+0x34>
 800c50e:	2b1d      	cmp	r3, #29
 800c510:	d001      	beq.n	800c516 <__sflush_r+0xb2>
 800c512:	2b16      	cmp	r3, #22
 800c514:	d101      	bne.n	800c51a <__sflush_r+0xb6>
 800c516:	602f      	str	r7, [r5, #0]
 800c518:	e7b1      	b.n	800c47e <__sflush_r+0x1a>
 800c51a:	89a3      	ldrh	r3, [r4, #12]
 800c51c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c520:	81a3      	strh	r3, [r4, #12]
 800c522:	e7ad      	b.n	800c480 <__sflush_r+0x1c>
 800c524:	690f      	ldr	r7, [r1, #16]
 800c526:	2f00      	cmp	r7, #0
 800c528:	d0a9      	beq.n	800c47e <__sflush_r+0x1a>
 800c52a:	0793      	lsls	r3, r2, #30
 800c52c:	680e      	ldr	r6, [r1, #0]
 800c52e:	bf08      	it	eq
 800c530:	694b      	ldreq	r3, [r1, #20]
 800c532:	600f      	str	r7, [r1, #0]
 800c534:	bf18      	it	ne
 800c536:	2300      	movne	r3, #0
 800c538:	eba6 0807 	sub.w	r8, r6, r7
 800c53c:	608b      	str	r3, [r1, #8]
 800c53e:	f1b8 0f00 	cmp.w	r8, #0
 800c542:	dd9c      	ble.n	800c47e <__sflush_r+0x1a>
 800c544:	6a21      	ldr	r1, [r4, #32]
 800c546:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c548:	4643      	mov	r3, r8
 800c54a:	463a      	mov	r2, r7
 800c54c:	4628      	mov	r0, r5
 800c54e:	47b0      	blx	r6
 800c550:	2800      	cmp	r0, #0
 800c552:	dc06      	bgt.n	800c562 <__sflush_r+0xfe>
 800c554:	89a3      	ldrh	r3, [r4, #12]
 800c556:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c55a:	81a3      	strh	r3, [r4, #12]
 800c55c:	f04f 30ff 	mov.w	r0, #4294967295
 800c560:	e78e      	b.n	800c480 <__sflush_r+0x1c>
 800c562:	4407      	add	r7, r0
 800c564:	eba8 0800 	sub.w	r8, r8, r0
 800c568:	e7e9      	b.n	800c53e <__sflush_r+0xda>
 800c56a:	bf00      	nop
 800c56c:	20400001 	.word	0x20400001

0800c570 <_fflush_r>:
 800c570:	b538      	push	{r3, r4, r5, lr}
 800c572:	690b      	ldr	r3, [r1, #16]
 800c574:	4605      	mov	r5, r0
 800c576:	460c      	mov	r4, r1
 800c578:	b913      	cbnz	r3, 800c580 <_fflush_r+0x10>
 800c57a:	2500      	movs	r5, #0
 800c57c:	4628      	mov	r0, r5
 800c57e:	bd38      	pop	{r3, r4, r5, pc}
 800c580:	b118      	cbz	r0, 800c58a <_fflush_r+0x1a>
 800c582:	6983      	ldr	r3, [r0, #24]
 800c584:	b90b      	cbnz	r3, 800c58a <_fflush_r+0x1a>
 800c586:	f7ff fae3 	bl	800bb50 <__sinit>
 800c58a:	4b14      	ldr	r3, [pc, #80]	; (800c5dc <_fflush_r+0x6c>)
 800c58c:	429c      	cmp	r4, r3
 800c58e:	d11b      	bne.n	800c5c8 <_fflush_r+0x58>
 800c590:	686c      	ldr	r4, [r5, #4]
 800c592:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c596:	2b00      	cmp	r3, #0
 800c598:	d0ef      	beq.n	800c57a <_fflush_r+0xa>
 800c59a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c59c:	07d0      	lsls	r0, r2, #31
 800c59e:	d404      	bmi.n	800c5aa <_fflush_r+0x3a>
 800c5a0:	0599      	lsls	r1, r3, #22
 800c5a2:	d402      	bmi.n	800c5aa <_fflush_r+0x3a>
 800c5a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c5a6:	f7ff fb96 	bl	800bcd6 <__retarget_lock_acquire_recursive>
 800c5aa:	4628      	mov	r0, r5
 800c5ac:	4621      	mov	r1, r4
 800c5ae:	f7ff ff59 	bl	800c464 <__sflush_r>
 800c5b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c5b4:	07da      	lsls	r2, r3, #31
 800c5b6:	4605      	mov	r5, r0
 800c5b8:	d4e0      	bmi.n	800c57c <_fflush_r+0xc>
 800c5ba:	89a3      	ldrh	r3, [r4, #12]
 800c5bc:	059b      	lsls	r3, r3, #22
 800c5be:	d4dd      	bmi.n	800c57c <_fflush_r+0xc>
 800c5c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c5c2:	f7ff fb89 	bl	800bcd8 <__retarget_lock_release_recursive>
 800c5c6:	e7d9      	b.n	800c57c <_fflush_r+0xc>
 800c5c8:	4b05      	ldr	r3, [pc, #20]	; (800c5e0 <_fflush_r+0x70>)
 800c5ca:	429c      	cmp	r4, r3
 800c5cc:	d101      	bne.n	800c5d2 <_fflush_r+0x62>
 800c5ce:	68ac      	ldr	r4, [r5, #8]
 800c5d0:	e7df      	b.n	800c592 <_fflush_r+0x22>
 800c5d2:	4b04      	ldr	r3, [pc, #16]	; (800c5e4 <_fflush_r+0x74>)
 800c5d4:	429c      	cmp	r4, r3
 800c5d6:	bf08      	it	eq
 800c5d8:	68ec      	ldreq	r4, [r5, #12]
 800c5da:	e7da      	b.n	800c592 <_fflush_r+0x22>
 800c5dc:	0800d07c 	.word	0x0800d07c
 800c5e0:	0800d09c 	.word	0x0800d09c
 800c5e4:	0800d05c 	.word	0x0800d05c

0800c5e8 <_lseek_r>:
 800c5e8:	b538      	push	{r3, r4, r5, lr}
 800c5ea:	4d07      	ldr	r5, [pc, #28]	; (800c608 <_lseek_r+0x20>)
 800c5ec:	4604      	mov	r4, r0
 800c5ee:	4608      	mov	r0, r1
 800c5f0:	4611      	mov	r1, r2
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	602a      	str	r2, [r5, #0]
 800c5f6:	461a      	mov	r2, r3
 800c5f8:	f7f7 fde0 	bl	80041bc <_lseek>
 800c5fc:	1c43      	adds	r3, r0, #1
 800c5fe:	d102      	bne.n	800c606 <_lseek_r+0x1e>
 800c600:	682b      	ldr	r3, [r5, #0]
 800c602:	b103      	cbz	r3, 800c606 <_lseek_r+0x1e>
 800c604:	6023      	str	r3, [r4, #0]
 800c606:	bd38      	pop	{r3, r4, r5, pc}
 800c608:	2000c068 	.word	0x2000c068

0800c60c <__swhatbuf_r>:
 800c60c:	b570      	push	{r4, r5, r6, lr}
 800c60e:	460e      	mov	r6, r1
 800c610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c614:	2900      	cmp	r1, #0
 800c616:	b096      	sub	sp, #88	; 0x58
 800c618:	4614      	mov	r4, r2
 800c61a:	461d      	mov	r5, r3
 800c61c:	da08      	bge.n	800c630 <__swhatbuf_r+0x24>
 800c61e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c622:	2200      	movs	r2, #0
 800c624:	602a      	str	r2, [r5, #0]
 800c626:	061a      	lsls	r2, r3, #24
 800c628:	d410      	bmi.n	800c64c <__swhatbuf_r+0x40>
 800c62a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c62e:	e00e      	b.n	800c64e <__swhatbuf_r+0x42>
 800c630:	466a      	mov	r2, sp
 800c632:	f000 fb5d 	bl	800ccf0 <_fstat_r>
 800c636:	2800      	cmp	r0, #0
 800c638:	dbf1      	blt.n	800c61e <__swhatbuf_r+0x12>
 800c63a:	9a01      	ldr	r2, [sp, #4]
 800c63c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c640:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c644:	425a      	negs	r2, r3
 800c646:	415a      	adcs	r2, r3
 800c648:	602a      	str	r2, [r5, #0]
 800c64a:	e7ee      	b.n	800c62a <__swhatbuf_r+0x1e>
 800c64c:	2340      	movs	r3, #64	; 0x40
 800c64e:	2000      	movs	r0, #0
 800c650:	6023      	str	r3, [r4, #0]
 800c652:	b016      	add	sp, #88	; 0x58
 800c654:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c658 <__smakebuf_r>:
 800c658:	898b      	ldrh	r3, [r1, #12]
 800c65a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c65c:	079d      	lsls	r5, r3, #30
 800c65e:	4606      	mov	r6, r0
 800c660:	460c      	mov	r4, r1
 800c662:	d507      	bpl.n	800c674 <__smakebuf_r+0x1c>
 800c664:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c668:	6023      	str	r3, [r4, #0]
 800c66a:	6123      	str	r3, [r4, #16]
 800c66c:	2301      	movs	r3, #1
 800c66e:	6163      	str	r3, [r4, #20]
 800c670:	b002      	add	sp, #8
 800c672:	bd70      	pop	{r4, r5, r6, pc}
 800c674:	ab01      	add	r3, sp, #4
 800c676:	466a      	mov	r2, sp
 800c678:	f7ff ffc8 	bl	800c60c <__swhatbuf_r>
 800c67c:	9900      	ldr	r1, [sp, #0]
 800c67e:	4605      	mov	r5, r0
 800c680:	4630      	mov	r0, r6
 800c682:	f7ff fbad 	bl	800bde0 <_malloc_r>
 800c686:	b948      	cbnz	r0, 800c69c <__smakebuf_r+0x44>
 800c688:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c68c:	059a      	lsls	r2, r3, #22
 800c68e:	d4ef      	bmi.n	800c670 <__smakebuf_r+0x18>
 800c690:	f023 0303 	bic.w	r3, r3, #3
 800c694:	f043 0302 	orr.w	r3, r3, #2
 800c698:	81a3      	strh	r3, [r4, #12]
 800c69a:	e7e3      	b.n	800c664 <__smakebuf_r+0xc>
 800c69c:	4b0d      	ldr	r3, [pc, #52]	; (800c6d4 <__smakebuf_r+0x7c>)
 800c69e:	62b3      	str	r3, [r6, #40]	; 0x28
 800c6a0:	89a3      	ldrh	r3, [r4, #12]
 800c6a2:	6020      	str	r0, [r4, #0]
 800c6a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c6a8:	81a3      	strh	r3, [r4, #12]
 800c6aa:	9b00      	ldr	r3, [sp, #0]
 800c6ac:	6163      	str	r3, [r4, #20]
 800c6ae:	9b01      	ldr	r3, [sp, #4]
 800c6b0:	6120      	str	r0, [r4, #16]
 800c6b2:	b15b      	cbz	r3, 800c6cc <__smakebuf_r+0x74>
 800c6b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c6b8:	4630      	mov	r0, r6
 800c6ba:	f000 fb2b 	bl	800cd14 <_isatty_r>
 800c6be:	b128      	cbz	r0, 800c6cc <__smakebuf_r+0x74>
 800c6c0:	89a3      	ldrh	r3, [r4, #12]
 800c6c2:	f023 0303 	bic.w	r3, r3, #3
 800c6c6:	f043 0301 	orr.w	r3, r3, #1
 800c6ca:	81a3      	strh	r3, [r4, #12]
 800c6cc:	89a0      	ldrh	r0, [r4, #12]
 800c6ce:	4305      	orrs	r5, r0
 800c6d0:	81a5      	strh	r5, [r4, #12]
 800c6d2:	e7cd      	b.n	800c670 <__smakebuf_r+0x18>
 800c6d4:	0800bae9 	.word	0x0800bae9

0800c6d8 <__malloc_lock>:
 800c6d8:	4801      	ldr	r0, [pc, #4]	; (800c6e0 <__malloc_lock+0x8>)
 800c6da:	f7ff bafc 	b.w	800bcd6 <__retarget_lock_acquire_recursive>
 800c6de:	bf00      	nop
 800c6e0:	2000c05c 	.word	0x2000c05c

0800c6e4 <__malloc_unlock>:
 800c6e4:	4801      	ldr	r0, [pc, #4]	; (800c6ec <__malloc_unlock+0x8>)
 800c6e6:	f7ff baf7 	b.w	800bcd8 <__retarget_lock_release_recursive>
 800c6ea:	bf00      	nop
 800c6ec:	2000c05c 	.word	0x2000c05c

0800c6f0 <__sfputc_r>:
 800c6f0:	6893      	ldr	r3, [r2, #8]
 800c6f2:	3b01      	subs	r3, #1
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	b410      	push	{r4}
 800c6f8:	6093      	str	r3, [r2, #8]
 800c6fa:	da08      	bge.n	800c70e <__sfputc_r+0x1e>
 800c6fc:	6994      	ldr	r4, [r2, #24]
 800c6fe:	42a3      	cmp	r3, r4
 800c700:	db01      	blt.n	800c706 <__sfputc_r+0x16>
 800c702:	290a      	cmp	r1, #10
 800c704:	d103      	bne.n	800c70e <__sfputc_r+0x1e>
 800c706:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c70a:	f7ff bdc9 	b.w	800c2a0 <__swbuf_r>
 800c70e:	6813      	ldr	r3, [r2, #0]
 800c710:	1c58      	adds	r0, r3, #1
 800c712:	6010      	str	r0, [r2, #0]
 800c714:	7019      	strb	r1, [r3, #0]
 800c716:	4608      	mov	r0, r1
 800c718:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c71c:	4770      	bx	lr

0800c71e <__sfputs_r>:
 800c71e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c720:	4606      	mov	r6, r0
 800c722:	460f      	mov	r7, r1
 800c724:	4614      	mov	r4, r2
 800c726:	18d5      	adds	r5, r2, r3
 800c728:	42ac      	cmp	r4, r5
 800c72a:	d101      	bne.n	800c730 <__sfputs_r+0x12>
 800c72c:	2000      	movs	r0, #0
 800c72e:	e007      	b.n	800c740 <__sfputs_r+0x22>
 800c730:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c734:	463a      	mov	r2, r7
 800c736:	4630      	mov	r0, r6
 800c738:	f7ff ffda 	bl	800c6f0 <__sfputc_r>
 800c73c:	1c43      	adds	r3, r0, #1
 800c73e:	d1f3      	bne.n	800c728 <__sfputs_r+0xa>
 800c740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c744 <_vfiprintf_r>:
 800c744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c748:	460d      	mov	r5, r1
 800c74a:	b09d      	sub	sp, #116	; 0x74
 800c74c:	4614      	mov	r4, r2
 800c74e:	4698      	mov	r8, r3
 800c750:	4606      	mov	r6, r0
 800c752:	b118      	cbz	r0, 800c75c <_vfiprintf_r+0x18>
 800c754:	6983      	ldr	r3, [r0, #24]
 800c756:	b90b      	cbnz	r3, 800c75c <_vfiprintf_r+0x18>
 800c758:	f7ff f9fa 	bl	800bb50 <__sinit>
 800c75c:	4b89      	ldr	r3, [pc, #548]	; (800c984 <_vfiprintf_r+0x240>)
 800c75e:	429d      	cmp	r5, r3
 800c760:	d11b      	bne.n	800c79a <_vfiprintf_r+0x56>
 800c762:	6875      	ldr	r5, [r6, #4]
 800c764:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c766:	07d9      	lsls	r1, r3, #31
 800c768:	d405      	bmi.n	800c776 <_vfiprintf_r+0x32>
 800c76a:	89ab      	ldrh	r3, [r5, #12]
 800c76c:	059a      	lsls	r2, r3, #22
 800c76e:	d402      	bmi.n	800c776 <_vfiprintf_r+0x32>
 800c770:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c772:	f7ff fab0 	bl	800bcd6 <__retarget_lock_acquire_recursive>
 800c776:	89ab      	ldrh	r3, [r5, #12]
 800c778:	071b      	lsls	r3, r3, #28
 800c77a:	d501      	bpl.n	800c780 <_vfiprintf_r+0x3c>
 800c77c:	692b      	ldr	r3, [r5, #16]
 800c77e:	b9eb      	cbnz	r3, 800c7bc <_vfiprintf_r+0x78>
 800c780:	4629      	mov	r1, r5
 800c782:	4630      	mov	r0, r6
 800c784:	f7ff fdf0 	bl	800c368 <__swsetup_r>
 800c788:	b1c0      	cbz	r0, 800c7bc <_vfiprintf_r+0x78>
 800c78a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c78c:	07dc      	lsls	r4, r3, #31
 800c78e:	d50e      	bpl.n	800c7ae <_vfiprintf_r+0x6a>
 800c790:	f04f 30ff 	mov.w	r0, #4294967295
 800c794:	b01d      	add	sp, #116	; 0x74
 800c796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c79a:	4b7b      	ldr	r3, [pc, #492]	; (800c988 <_vfiprintf_r+0x244>)
 800c79c:	429d      	cmp	r5, r3
 800c79e:	d101      	bne.n	800c7a4 <_vfiprintf_r+0x60>
 800c7a0:	68b5      	ldr	r5, [r6, #8]
 800c7a2:	e7df      	b.n	800c764 <_vfiprintf_r+0x20>
 800c7a4:	4b79      	ldr	r3, [pc, #484]	; (800c98c <_vfiprintf_r+0x248>)
 800c7a6:	429d      	cmp	r5, r3
 800c7a8:	bf08      	it	eq
 800c7aa:	68f5      	ldreq	r5, [r6, #12]
 800c7ac:	e7da      	b.n	800c764 <_vfiprintf_r+0x20>
 800c7ae:	89ab      	ldrh	r3, [r5, #12]
 800c7b0:	0598      	lsls	r0, r3, #22
 800c7b2:	d4ed      	bmi.n	800c790 <_vfiprintf_r+0x4c>
 800c7b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c7b6:	f7ff fa8f 	bl	800bcd8 <__retarget_lock_release_recursive>
 800c7ba:	e7e9      	b.n	800c790 <_vfiprintf_r+0x4c>
 800c7bc:	2300      	movs	r3, #0
 800c7be:	9309      	str	r3, [sp, #36]	; 0x24
 800c7c0:	2320      	movs	r3, #32
 800c7c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c7c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800c7ca:	2330      	movs	r3, #48	; 0x30
 800c7cc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c990 <_vfiprintf_r+0x24c>
 800c7d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c7d4:	f04f 0901 	mov.w	r9, #1
 800c7d8:	4623      	mov	r3, r4
 800c7da:	469a      	mov	sl, r3
 800c7dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c7e0:	b10a      	cbz	r2, 800c7e6 <_vfiprintf_r+0xa2>
 800c7e2:	2a25      	cmp	r2, #37	; 0x25
 800c7e4:	d1f9      	bne.n	800c7da <_vfiprintf_r+0x96>
 800c7e6:	ebba 0b04 	subs.w	fp, sl, r4
 800c7ea:	d00b      	beq.n	800c804 <_vfiprintf_r+0xc0>
 800c7ec:	465b      	mov	r3, fp
 800c7ee:	4622      	mov	r2, r4
 800c7f0:	4629      	mov	r1, r5
 800c7f2:	4630      	mov	r0, r6
 800c7f4:	f7ff ff93 	bl	800c71e <__sfputs_r>
 800c7f8:	3001      	adds	r0, #1
 800c7fa:	f000 80aa 	beq.w	800c952 <_vfiprintf_r+0x20e>
 800c7fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c800:	445a      	add	r2, fp
 800c802:	9209      	str	r2, [sp, #36]	; 0x24
 800c804:	f89a 3000 	ldrb.w	r3, [sl]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	f000 80a2 	beq.w	800c952 <_vfiprintf_r+0x20e>
 800c80e:	2300      	movs	r3, #0
 800c810:	f04f 32ff 	mov.w	r2, #4294967295
 800c814:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c818:	f10a 0a01 	add.w	sl, sl, #1
 800c81c:	9304      	str	r3, [sp, #16]
 800c81e:	9307      	str	r3, [sp, #28]
 800c820:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c824:	931a      	str	r3, [sp, #104]	; 0x68
 800c826:	4654      	mov	r4, sl
 800c828:	2205      	movs	r2, #5
 800c82a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c82e:	4858      	ldr	r0, [pc, #352]	; (800c990 <_vfiprintf_r+0x24c>)
 800c830:	f7f3 fcce 	bl	80001d0 <memchr>
 800c834:	9a04      	ldr	r2, [sp, #16]
 800c836:	b9d8      	cbnz	r0, 800c870 <_vfiprintf_r+0x12c>
 800c838:	06d1      	lsls	r1, r2, #27
 800c83a:	bf44      	itt	mi
 800c83c:	2320      	movmi	r3, #32
 800c83e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c842:	0713      	lsls	r3, r2, #28
 800c844:	bf44      	itt	mi
 800c846:	232b      	movmi	r3, #43	; 0x2b
 800c848:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c84c:	f89a 3000 	ldrb.w	r3, [sl]
 800c850:	2b2a      	cmp	r3, #42	; 0x2a
 800c852:	d015      	beq.n	800c880 <_vfiprintf_r+0x13c>
 800c854:	9a07      	ldr	r2, [sp, #28]
 800c856:	4654      	mov	r4, sl
 800c858:	2000      	movs	r0, #0
 800c85a:	f04f 0c0a 	mov.w	ip, #10
 800c85e:	4621      	mov	r1, r4
 800c860:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c864:	3b30      	subs	r3, #48	; 0x30
 800c866:	2b09      	cmp	r3, #9
 800c868:	d94e      	bls.n	800c908 <_vfiprintf_r+0x1c4>
 800c86a:	b1b0      	cbz	r0, 800c89a <_vfiprintf_r+0x156>
 800c86c:	9207      	str	r2, [sp, #28]
 800c86e:	e014      	b.n	800c89a <_vfiprintf_r+0x156>
 800c870:	eba0 0308 	sub.w	r3, r0, r8
 800c874:	fa09 f303 	lsl.w	r3, r9, r3
 800c878:	4313      	orrs	r3, r2
 800c87a:	9304      	str	r3, [sp, #16]
 800c87c:	46a2      	mov	sl, r4
 800c87e:	e7d2      	b.n	800c826 <_vfiprintf_r+0xe2>
 800c880:	9b03      	ldr	r3, [sp, #12]
 800c882:	1d19      	adds	r1, r3, #4
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	9103      	str	r1, [sp, #12]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	bfbb      	ittet	lt
 800c88c:	425b      	neglt	r3, r3
 800c88e:	f042 0202 	orrlt.w	r2, r2, #2
 800c892:	9307      	strge	r3, [sp, #28]
 800c894:	9307      	strlt	r3, [sp, #28]
 800c896:	bfb8      	it	lt
 800c898:	9204      	strlt	r2, [sp, #16]
 800c89a:	7823      	ldrb	r3, [r4, #0]
 800c89c:	2b2e      	cmp	r3, #46	; 0x2e
 800c89e:	d10c      	bne.n	800c8ba <_vfiprintf_r+0x176>
 800c8a0:	7863      	ldrb	r3, [r4, #1]
 800c8a2:	2b2a      	cmp	r3, #42	; 0x2a
 800c8a4:	d135      	bne.n	800c912 <_vfiprintf_r+0x1ce>
 800c8a6:	9b03      	ldr	r3, [sp, #12]
 800c8a8:	1d1a      	adds	r2, r3, #4
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	9203      	str	r2, [sp, #12]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	bfb8      	it	lt
 800c8b2:	f04f 33ff 	movlt.w	r3, #4294967295
 800c8b6:	3402      	adds	r4, #2
 800c8b8:	9305      	str	r3, [sp, #20]
 800c8ba:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c9a0 <_vfiprintf_r+0x25c>
 800c8be:	7821      	ldrb	r1, [r4, #0]
 800c8c0:	2203      	movs	r2, #3
 800c8c2:	4650      	mov	r0, sl
 800c8c4:	f7f3 fc84 	bl	80001d0 <memchr>
 800c8c8:	b140      	cbz	r0, 800c8dc <_vfiprintf_r+0x198>
 800c8ca:	2340      	movs	r3, #64	; 0x40
 800c8cc:	eba0 000a 	sub.w	r0, r0, sl
 800c8d0:	fa03 f000 	lsl.w	r0, r3, r0
 800c8d4:	9b04      	ldr	r3, [sp, #16]
 800c8d6:	4303      	orrs	r3, r0
 800c8d8:	3401      	adds	r4, #1
 800c8da:	9304      	str	r3, [sp, #16]
 800c8dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8e0:	482c      	ldr	r0, [pc, #176]	; (800c994 <_vfiprintf_r+0x250>)
 800c8e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c8e6:	2206      	movs	r2, #6
 800c8e8:	f7f3 fc72 	bl	80001d0 <memchr>
 800c8ec:	2800      	cmp	r0, #0
 800c8ee:	d03f      	beq.n	800c970 <_vfiprintf_r+0x22c>
 800c8f0:	4b29      	ldr	r3, [pc, #164]	; (800c998 <_vfiprintf_r+0x254>)
 800c8f2:	bb1b      	cbnz	r3, 800c93c <_vfiprintf_r+0x1f8>
 800c8f4:	9b03      	ldr	r3, [sp, #12]
 800c8f6:	3307      	adds	r3, #7
 800c8f8:	f023 0307 	bic.w	r3, r3, #7
 800c8fc:	3308      	adds	r3, #8
 800c8fe:	9303      	str	r3, [sp, #12]
 800c900:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c902:	443b      	add	r3, r7
 800c904:	9309      	str	r3, [sp, #36]	; 0x24
 800c906:	e767      	b.n	800c7d8 <_vfiprintf_r+0x94>
 800c908:	fb0c 3202 	mla	r2, ip, r2, r3
 800c90c:	460c      	mov	r4, r1
 800c90e:	2001      	movs	r0, #1
 800c910:	e7a5      	b.n	800c85e <_vfiprintf_r+0x11a>
 800c912:	2300      	movs	r3, #0
 800c914:	3401      	adds	r4, #1
 800c916:	9305      	str	r3, [sp, #20]
 800c918:	4619      	mov	r1, r3
 800c91a:	f04f 0c0a 	mov.w	ip, #10
 800c91e:	4620      	mov	r0, r4
 800c920:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c924:	3a30      	subs	r2, #48	; 0x30
 800c926:	2a09      	cmp	r2, #9
 800c928:	d903      	bls.n	800c932 <_vfiprintf_r+0x1ee>
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d0c5      	beq.n	800c8ba <_vfiprintf_r+0x176>
 800c92e:	9105      	str	r1, [sp, #20]
 800c930:	e7c3      	b.n	800c8ba <_vfiprintf_r+0x176>
 800c932:	fb0c 2101 	mla	r1, ip, r1, r2
 800c936:	4604      	mov	r4, r0
 800c938:	2301      	movs	r3, #1
 800c93a:	e7f0      	b.n	800c91e <_vfiprintf_r+0x1da>
 800c93c:	ab03      	add	r3, sp, #12
 800c93e:	9300      	str	r3, [sp, #0]
 800c940:	462a      	mov	r2, r5
 800c942:	4b16      	ldr	r3, [pc, #88]	; (800c99c <_vfiprintf_r+0x258>)
 800c944:	a904      	add	r1, sp, #16
 800c946:	4630      	mov	r0, r6
 800c948:	f3af 8000 	nop.w
 800c94c:	4607      	mov	r7, r0
 800c94e:	1c78      	adds	r0, r7, #1
 800c950:	d1d6      	bne.n	800c900 <_vfiprintf_r+0x1bc>
 800c952:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c954:	07d9      	lsls	r1, r3, #31
 800c956:	d405      	bmi.n	800c964 <_vfiprintf_r+0x220>
 800c958:	89ab      	ldrh	r3, [r5, #12]
 800c95a:	059a      	lsls	r2, r3, #22
 800c95c:	d402      	bmi.n	800c964 <_vfiprintf_r+0x220>
 800c95e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c960:	f7ff f9ba 	bl	800bcd8 <__retarget_lock_release_recursive>
 800c964:	89ab      	ldrh	r3, [r5, #12]
 800c966:	065b      	lsls	r3, r3, #25
 800c968:	f53f af12 	bmi.w	800c790 <_vfiprintf_r+0x4c>
 800c96c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c96e:	e711      	b.n	800c794 <_vfiprintf_r+0x50>
 800c970:	ab03      	add	r3, sp, #12
 800c972:	9300      	str	r3, [sp, #0]
 800c974:	462a      	mov	r2, r5
 800c976:	4b09      	ldr	r3, [pc, #36]	; (800c99c <_vfiprintf_r+0x258>)
 800c978:	a904      	add	r1, sp, #16
 800c97a:	4630      	mov	r0, r6
 800c97c:	f000 f880 	bl	800ca80 <_printf_i>
 800c980:	e7e4      	b.n	800c94c <_vfiprintf_r+0x208>
 800c982:	bf00      	nop
 800c984:	0800d07c 	.word	0x0800d07c
 800c988:	0800d09c 	.word	0x0800d09c
 800c98c:	0800d05c 	.word	0x0800d05c
 800c990:	0800d1c1 	.word	0x0800d1c1
 800c994:	0800d1cb 	.word	0x0800d1cb
 800c998:	00000000 	.word	0x00000000
 800c99c:	0800c71f 	.word	0x0800c71f
 800c9a0:	0800d1c7 	.word	0x0800d1c7

0800c9a4 <_printf_common>:
 800c9a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9a8:	4616      	mov	r6, r2
 800c9aa:	4699      	mov	r9, r3
 800c9ac:	688a      	ldr	r2, [r1, #8]
 800c9ae:	690b      	ldr	r3, [r1, #16]
 800c9b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c9b4:	4293      	cmp	r3, r2
 800c9b6:	bfb8      	it	lt
 800c9b8:	4613      	movlt	r3, r2
 800c9ba:	6033      	str	r3, [r6, #0]
 800c9bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c9c0:	4607      	mov	r7, r0
 800c9c2:	460c      	mov	r4, r1
 800c9c4:	b10a      	cbz	r2, 800c9ca <_printf_common+0x26>
 800c9c6:	3301      	adds	r3, #1
 800c9c8:	6033      	str	r3, [r6, #0]
 800c9ca:	6823      	ldr	r3, [r4, #0]
 800c9cc:	0699      	lsls	r1, r3, #26
 800c9ce:	bf42      	ittt	mi
 800c9d0:	6833      	ldrmi	r3, [r6, #0]
 800c9d2:	3302      	addmi	r3, #2
 800c9d4:	6033      	strmi	r3, [r6, #0]
 800c9d6:	6825      	ldr	r5, [r4, #0]
 800c9d8:	f015 0506 	ands.w	r5, r5, #6
 800c9dc:	d106      	bne.n	800c9ec <_printf_common+0x48>
 800c9de:	f104 0a19 	add.w	sl, r4, #25
 800c9e2:	68e3      	ldr	r3, [r4, #12]
 800c9e4:	6832      	ldr	r2, [r6, #0]
 800c9e6:	1a9b      	subs	r3, r3, r2
 800c9e8:	42ab      	cmp	r3, r5
 800c9ea:	dc26      	bgt.n	800ca3a <_printf_common+0x96>
 800c9ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c9f0:	1e13      	subs	r3, r2, #0
 800c9f2:	6822      	ldr	r2, [r4, #0]
 800c9f4:	bf18      	it	ne
 800c9f6:	2301      	movne	r3, #1
 800c9f8:	0692      	lsls	r2, r2, #26
 800c9fa:	d42b      	bmi.n	800ca54 <_printf_common+0xb0>
 800c9fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ca00:	4649      	mov	r1, r9
 800ca02:	4638      	mov	r0, r7
 800ca04:	47c0      	blx	r8
 800ca06:	3001      	adds	r0, #1
 800ca08:	d01e      	beq.n	800ca48 <_printf_common+0xa4>
 800ca0a:	6823      	ldr	r3, [r4, #0]
 800ca0c:	68e5      	ldr	r5, [r4, #12]
 800ca0e:	6832      	ldr	r2, [r6, #0]
 800ca10:	f003 0306 	and.w	r3, r3, #6
 800ca14:	2b04      	cmp	r3, #4
 800ca16:	bf08      	it	eq
 800ca18:	1aad      	subeq	r5, r5, r2
 800ca1a:	68a3      	ldr	r3, [r4, #8]
 800ca1c:	6922      	ldr	r2, [r4, #16]
 800ca1e:	bf0c      	ite	eq
 800ca20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ca24:	2500      	movne	r5, #0
 800ca26:	4293      	cmp	r3, r2
 800ca28:	bfc4      	itt	gt
 800ca2a:	1a9b      	subgt	r3, r3, r2
 800ca2c:	18ed      	addgt	r5, r5, r3
 800ca2e:	2600      	movs	r6, #0
 800ca30:	341a      	adds	r4, #26
 800ca32:	42b5      	cmp	r5, r6
 800ca34:	d11a      	bne.n	800ca6c <_printf_common+0xc8>
 800ca36:	2000      	movs	r0, #0
 800ca38:	e008      	b.n	800ca4c <_printf_common+0xa8>
 800ca3a:	2301      	movs	r3, #1
 800ca3c:	4652      	mov	r2, sl
 800ca3e:	4649      	mov	r1, r9
 800ca40:	4638      	mov	r0, r7
 800ca42:	47c0      	blx	r8
 800ca44:	3001      	adds	r0, #1
 800ca46:	d103      	bne.n	800ca50 <_printf_common+0xac>
 800ca48:	f04f 30ff 	mov.w	r0, #4294967295
 800ca4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca50:	3501      	adds	r5, #1
 800ca52:	e7c6      	b.n	800c9e2 <_printf_common+0x3e>
 800ca54:	18e1      	adds	r1, r4, r3
 800ca56:	1c5a      	adds	r2, r3, #1
 800ca58:	2030      	movs	r0, #48	; 0x30
 800ca5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ca5e:	4422      	add	r2, r4
 800ca60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ca64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ca68:	3302      	adds	r3, #2
 800ca6a:	e7c7      	b.n	800c9fc <_printf_common+0x58>
 800ca6c:	2301      	movs	r3, #1
 800ca6e:	4622      	mov	r2, r4
 800ca70:	4649      	mov	r1, r9
 800ca72:	4638      	mov	r0, r7
 800ca74:	47c0      	blx	r8
 800ca76:	3001      	adds	r0, #1
 800ca78:	d0e6      	beq.n	800ca48 <_printf_common+0xa4>
 800ca7a:	3601      	adds	r6, #1
 800ca7c:	e7d9      	b.n	800ca32 <_printf_common+0x8e>
	...

0800ca80 <_printf_i>:
 800ca80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ca84:	7e0f      	ldrb	r7, [r1, #24]
 800ca86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ca88:	2f78      	cmp	r7, #120	; 0x78
 800ca8a:	4691      	mov	r9, r2
 800ca8c:	4680      	mov	r8, r0
 800ca8e:	460c      	mov	r4, r1
 800ca90:	469a      	mov	sl, r3
 800ca92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ca96:	d807      	bhi.n	800caa8 <_printf_i+0x28>
 800ca98:	2f62      	cmp	r7, #98	; 0x62
 800ca9a:	d80a      	bhi.n	800cab2 <_printf_i+0x32>
 800ca9c:	2f00      	cmp	r7, #0
 800ca9e:	f000 80d8 	beq.w	800cc52 <_printf_i+0x1d2>
 800caa2:	2f58      	cmp	r7, #88	; 0x58
 800caa4:	f000 80a3 	beq.w	800cbee <_printf_i+0x16e>
 800caa8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800caac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cab0:	e03a      	b.n	800cb28 <_printf_i+0xa8>
 800cab2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cab6:	2b15      	cmp	r3, #21
 800cab8:	d8f6      	bhi.n	800caa8 <_printf_i+0x28>
 800caba:	a101      	add	r1, pc, #4	; (adr r1, 800cac0 <_printf_i+0x40>)
 800cabc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cac0:	0800cb19 	.word	0x0800cb19
 800cac4:	0800cb2d 	.word	0x0800cb2d
 800cac8:	0800caa9 	.word	0x0800caa9
 800cacc:	0800caa9 	.word	0x0800caa9
 800cad0:	0800caa9 	.word	0x0800caa9
 800cad4:	0800caa9 	.word	0x0800caa9
 800cad8:	0800cb2d 	.word	0x0800cb2d
 800cadc:	0800caa9 	.word	0x0800caa9
 800cae0:	0800caa9 	.word	0x0800caa9
 800cae4:	0800caa9 	.word	0x0800caa9
 800cae8:	0800caa9 	.word	0x0800caa9
 800caec:	0800cc39 	.word	0x0800cc39
 800caf0:	0800cb5d 	.word	0x0800cb5d
 800caf4:	0800cc1b 	.word	0x0800cc1b
 800caf8:	0800caa9 	.word	0x0800caa9
 800cafc:	0800caa9 	.word	0x0800caa9
 800cb00:	0800cc5b 	.word	0x0800cc5b
 800cb04:	0800caa9 	.word	0x0800caa9
 800cb08:	0800cb5d 	.word	0x0800cb5d
 800cb0c:	0800caa9 	.word	0x0800caa9
 800cb10:	0800caa9 	.word	0x0800caa9
 800cb14:	0800cc23 	.word	0x0800cc23
 800cb18:	682b      	ldr	r3, [r5, #0]
 800cb1a:	1d1a      	adds	r2, r3, #4
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	602a      	str	r2, [r5, #0]
 800cb20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cb24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cb28:	2301      	movs	r3, #1
 800cb2a:	e0a3      	b.n	800cc74 <_printf_i+0x1f4>
 800cb2c:	6820      	ldr	r0, [r4, #0]
 800cb2e:	6829      	ldr	r1, [r5, #0]
 800cb30:	0606      	lsls	r6, r0, #24
 800cb32:	f101 0304 	add.w	r3, r1, #4
 800cb36:	d50a      	bpl.n	800cb4e <_printf_i+0xce>
 800cb38:	680e      	ldr	r6, [r1, #0]
 800cb3a:	602b      	str	r3, [r5, #0]
 800cb3c:	2e00      	cmp	r6, #0
 800cb3e:	da03      	bge.n	800cb48 <_printf_i+0xc8>
 800cb40:	232d      	movs	r3, #45	; 0x2d
 800cb42:	4276      	negs	r6, r6
 800cb44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cb48:	485e      	ldr	r0, [pc, #376]	; (800ccc4 <_printf_i+0x244>)
 800cb4a:	230a      	movs	r3, #10
 800cb4c:	e019      	b.n	800cb82 <_printf_i+0x102>
 800cb4e:	680e      	ldr	r6, [r1, #0]
 800cb50:	602b      	str	r3, [r5, #0]
 800cb52:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cb56:	bf18      	it	ne
 800cb58:	b236      	sxthne	r6, r6
 800cb5a:	e7ef      	b.n	800cb3c <_printf_i+0xbc>
 800cb5c:	682b      	ldr	r3, [r5, #0]
 800cb5e:	6820      	ldr	r0, [r4, #0]
 800cb60:	1d19      	adds	r1, r3, #4
 800cb62:	6029      	str	r1, [r5, #0]
 800cb64:	0601      	lsls	r1, r0, #24
 800cb66:	d501      	bpl.n	800cb6c <_printf_i+0xec>
 800cb68:	681e      	ldr	r6, [r3, #0]
 800cb6a:	e002      	b.n	800cb72 <_printf_i+0xf2>
 800cb6c:	0646      	lsls	r6, r0, #25
 800cb6e:	d5fb      	bpl.n	800cb68 <_printf_i+0xe8>
 800cb70:	881e      	ldrh	r6, [r3, #0]
 800cb72:	4854      	ldr	r0, [pc, #336]	; (800ccc4 <_printf_i+0x244>)
 800cb74:	2f6f      	cmp	r7, #111	; 0x6f
 800cb76:	bf0c      	ite	eq
 800cb78:	2308      	moveq	r3, #8
 800cb7a:	230a      	movne	r3, #10
 800cb7c:	2100      	movs	r1, #0
 800cb7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cb82:	6865      	ldr	r5, [r4, #4]
 800cb84:	60a5      	str	r5, [r4, #8]
 800cb86:	2d00      	cmp	r5, #0
 800cb88:	bfa2      	ittt	ge
 800cb8a:	6821      	ldrge	r1, [r4, #0]
 800cb8c:	f021 0104 	bicge.w	r1, r1, #4
 800cb90:	6021      	strge	r1, [r4, #0]
 800cb92:	b90e      	cbnz	r6, 800cb98 <_printf_i+0x118>
 800cb94:	2d00      	cmp	r5, #0
 800cb96:	d04d      	beq.n	800cc34 <_printf_i+0x1b4>
 800cb98:	4615      	mov	r5, r2
 800cb9a:	fbb6 f1f3 	udiv	r1, r6, r3
 800cb9e:	fb03 6711 	mls	r7, r3, r1, r6
 800cba2:	5dc7      	ldrb	r7, [r0, r7]
 800cba4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800cba8:	4637      	mov	r7, r6
 800cbaa:	42bb      	cmp	r3, r7
 800cbac:	460e      	mov	r6, r1
 800cbae:	d9f4      	bls.n	800cb9a <_printf_i+0x11a>
 800cbb0:	2b08      	cmp	r3, #8
 800cbb2:	d10b      	bne.n	800cbcc <_printf_i+0x14c>
 800cbb4:	6823      	ldr	r3, [r4, #0]
 800cbb6:	07de      	lsls	r6, r3, #31
 800cbb8:	d508      	bpl.n	800cbcc <_printf_i+0x14c>
 800cbba:	6923      	ldr	r3, [r4, #16]
 800cbbc:	6861      	ldr	r1, [r4, #4]
 800cbbe:	4299      	cmp	r1, r3
 800cbc0:	bfde      	ittt	le
 800cbc2:	2330      	movle	r3, #48	; 0x30
 800cbc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cbc8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cbcc:	1b52      	subs	r2, r2, r5
 800cbce:	6122      	str	r2, [r4, #16]
 800cbd0:	f8cd a000 	str.w	sl, [sp]
 800cbd4:	464b      	mov	r3, r9
 800cbd6:	aa03      	add	r2, sp, #12
 800cbd8:	4621      	mov	r1, r4
 800cbda:	4640      	mov	r0, r8
 800cbdc:	f7ff fee2 	bl	800c9a4 <_printf_common>
 800cbe0:	3001      	adds	r0, #1
 800cbe2:	d14c      	bne.n	800cc7e <_printf_i+0x1fe>
 800cbe4:	f04f 30ff 	mov.w	r0, #4294967295
 800cbe8:	b004      	add	sp, #16
 800cbea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbee:	4835      	ldr	r0, [pc, #212]	; (800ccc4 <_printf_i+0x244>)
 800cbf0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800cbf4:	6829      	ldr	r1, [r5, #0]
 800cbf6:	6823      	ldr	r3, [r4, #0]
 800cbf8:	f851 6b04 	ldr.w	r6, [r1], #4
 800cbfc:	6029      	str	r1, [r5, #0]
 800cbfe:	061d      	lsls	r5, r3, #24
 800cc00:	d514      	bpl.n	800cc2c <_printf_i+0x1ac>
 800cc02:	07df      	lsls	r7, r3, #31
 800cc04:	bf44      	itt	mi
 800cc06:	f043 0320 	orrmi.w	r3, r3, #32
 800cc0a:	6023      	strmi	r3, [r4, #0]
 800cc0c:	b91e      	cbnz	r6, 800cc16 <_printf_i+0x196>
 800cc0e:	6823      	ldr	r3, [r4, #0]
 800cc10:	f023 0320 	bic.w	r3, r3, #32
 800cc14:	6023      	str	r3, [r4, #0]
 800cc16:	2310      	movs	r3, #16
 800cc18:	e7b0      	b.n	800cb7c <_printf_i+0xfc>
 800cc1a:	6823      	ldr	r3, [r4, #0]
 800cc1c:	f043 0320 	orr.w	r3, r3, #32
 800cc20:	6023      	str	r3, [r4, #0]
 800cc22:	2378      	movs	r3, #120	; 0x78
 800cc24:	4828      	ldr	r0, [pc, #160]	; (800ccc8 <_printf_i+0x248>)
 800cc26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cc2a:	e7e3      	b.n	800cbf4 <_printf_i+0x174>
 800cc2c:	0659      	lsls	r1, r3, #25
 800cc2e:	bf48      	it	mi
 800cc30:	b2b6      	uxthmi	r6, r6
 800cc32:	e7e6      	b.n	800cc02 <_printf_i+0x182>
 800cc34:	4615      	mov	r5, r2
 800cc36:	e7bb      	b.n	800cbb0 <_printf_i+0x130>
 800cc38:	682b      	ldr	r3, [r5, #0]
 800cc3a:	6826      	ldr	r6, [r4, #0]
 800cc3c:	6961      	ldr	r1, [r4, #20]
 800cc3e:	1d18      	adds	r0, r3, #4
 800cc40:	6028      	str	r0, [r5, #0]
 800cc42:	0635      	lsls	r5, r6, #24
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	d501      	bpl.n	800cc4c <_printf_i+0x1cc>
 800cc48:	6019      	str	r1, [r3, #0]
 800cc4a:	e002      	b.n	800cc52 <_printf_i+0x1d2>
 800cc4c:	0670      	lsls	r0, r6, #25
 800cc4e:	d5fb      	bpl.n	800cc48 <_printf_i+0x1c8>
 800cc50:	8019      	strh	r1, [r3, #0]
 800cc52:	2300      	movs	r3, #0
 800cc54:	6123      	str	r3, [r4, #16]
 800cc56:	4615      	mov	r5, r2
 800cc58:	e7ba      	b.n	800cbd0 <_printf_i+0x150>
 800cc5a:	682b      	ldr	r3, [r5, #0]
 800cc5c:	1d1a      	adds	r2, r3, #4
 800cc5e:	602a      	str	r2, [r5, #0]
 800cc60:	681d      	ldr	r5, [r3, #0]
 800cc62:	6862      	ldr	r2, [r4, #4]
 800cc64:	2100      	movs	r1, #0
 800cc66:	4628      	mov	r0, r5
 800cc68:	f7f3 fab2 	bl	80001d0 <memchr>
 800cc6c:	b108      	cbz	r0, 800cc72 <_printf_i+0x1f2>
 800cc6e:	1b40      	subs	r0, r0, r5
 800cc70:	6060      	str	r0, [r4, #4]
 800cc72:	6863      	ldr	r3, [r4, #4]
 800cc74:	6123      	str	r3, [r4, #16]
 800cc76:	2300      	movs	r3, #0
 800cc78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cc7c:	e7a8      	b.n	800cbd0 <_printf_i+0x150>
 800cc7e:	6923      	ldr	r3, [r4, #16]
 800cc80:	462a      	mov	r2, r5
 800cc82:	4649      	mov	r1, r9
 800cc84:	4640      	mov	r0, r8
 800cc86:	47d0      	blx	sl
 800cc88:	3001      	adds	r0, #1
 800cc8a:	d0ab      	beq.n	800cbe4 <_printf_i+0x164>
 800cc8c:	6823      	ldr	r3, [r4, #0]
 800cc8e:	079b      	lsls	r3, r3, #30
 800cc90:	d413      	bmi.n	800ccba <_printf_i+0x23a>
 800cc92:	68e0      	ldr	r0, [r4, #12]
 800cc94:	9b03      	ldr	r3, [sp, #12]
 800cc96:	4298      	cmp	r0, r3
 800cc98:	bfb8      	it	lt
 800cc9a:	4618      	movlt	r0, r3
 800cc9c:	e7a4      	b.n	800cbe8 <_printf_i+0x168>
 800cc9e:	2301      	movs	r3, #1
 800cca0:	4632      	mov	r2, r6
 800cca2:	4649      	mov	r1, r9
 800cca4:	4640      	mov	r0, r8
 800cca6:	47d0      	blx	sl
 800cca8:	3001      	adds	r0, #1
 800ccaa:	d09b      	beq.n	800cbe4 <_printf_i+0x164>
 800ccac:	3501      	adds	r5, #1
 800ccae:	68e3      	ldr	r3, [r4, #12]
 800ccb0:	9903      	ldr	r1, [sp, #12]
 800ccb2:	1a5b      	subs	r3, r3, r1
 800ccb4:	42ab      	cmp	r3, r5
 800ccb6:	dcf2      	bgt.n	800cc9e <_printf_i+0x21e>
 800ccb8:	e7eb      	b.n	800cc92 <_printf_i+0x212>
 800ccba:	2500      	movs	r5, #0
 800ccbc:	f104 0619 	add.w	r6, r4, #25
 800ccc0:	e7f5      	b.n	800ccae <_printf_i+0x22e>
 800ccc2:	bf00      	nop
 800ccc4:	0800d1d2 	.word	0x0800d1d2
 800ccc8:	0800d1e3 	.word	0x0800d1e3

0800cccc <_read_r>:
 800cccc:	b538      	push	{r3, r4, r5, lr}
 800ccce:	4d07      	ldr	r5, [pc, #28]	; (800ccec <_read_r+0x20>)
 800ccd0:	4604      	mov	r4, r0
 800ccd2:	4608      	mov	r0, r1
 800ccd4:	4611      	mov	r1, r2
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	602a      	str	r2, [r5, #0]
 800ccda:	461a      	mov	r2, r3
 800ccdc:	f7f7 fa2a 	bl	8004134 <_read>
 800cce0:	1c43      	adds	r3, r0, #1
 800cce2:	d102      	bne.n	800ccea <_read_r+0x1e>
 800cce4:	682b      	ldr	r3, [r5, #0]
 800cce6:	b103      	cbz	r3, 800ccea <_read_r+0x1e>
 800cce8:	6023      	str	r3, [r4, #0]
 800ccea:	bd38      	pop	{r3, r4, r5, pc}
 800ccec:	2000c068 	.word	0x2000c068

0800ccf0 <_fstat_r>:
 800ccf0:	b538      	push	{r3, r4, r5, lr}
 800ccf2:	4d07      	ldr	r5, [pc, #28]	; (800cd10 <_fstat_r+0x20>)
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	4604      	mov	r4, r0
 800ccf8:	4608      	mov	r0, r1
 800ccfa:	4611      	mov	r1, r2
 800ccfc:	602b      	str	r3, [r5, #0]
 800ccfe:	f7f7 fa42 	bl	8004186 <_fstat>
 800cd02:	1c43      	adds	r3, r0, #1
 800cd04:	d102      	bne.n	800cd0c <_fstat_r+0x1c>
 800cd06:	682b      	ldr	r3, [r5, #0]
 800cd08:	b103      	cbz	r3, 800cd0c <_fstat_r+0x1c>
 800cd0a:	6023      	str	r3, [r4, #0]
 800cd0c:	bd38      	pop	{r3, r4, r5, pc}
 800cd0e:	bf00      	nop
 800cd10:	2000c068 	.word	0x2000c068

0800cd14 <_isatty_r>:
 800cd14:	b538      	push	{r3, r4, r5, lr}
 800cd16:	4d06      	ldr	r5, [pc, #24]	; (800cd30 <_isatty_r+0x1c>)
 800cd18:	2300      	movs	r3, #0
 800cd1a:	4604      	mov	r4, r0
 800cd1c:	4608      	mov	r0, r1
 800cd1e:	602b      	str	r3, [r5, #0]
 800cd20:	f7f7 fa41 	bl	80041a6 <_isatty>
 800cd24:	1c43      	adds	r3, r0, #1
 800cd26:	d102      	bne.n	800cd2e <_isatty_r+0x1a>
 800cd28:	682b      	ldr	r3, [r5, #0]
 800cd2a:	b103      	cbz	r3, 800cd2e <_isatty_r+0x1a>
 800cd2c:	6023      	str	r3, [r4, #0]
 800cd2e:	bd38      	pop	{r3, r4, r5, pc}
 800cd30:	2000c068 	.word	0x2000c068

0800cd34 <_init>:
 800cd34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd36:	bf00      	nop
 800cd38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd3a:	bc08      	pop	{r3}
 800cd3c:	469e      	mov	lr, r3
 800cd3e:	4770      	bx	lr

0800cd40 <_fini>:
 800cd40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd42:	bf00      	nop
 800cd44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd46:	bc08      	pop	{r3}
 800cd48:	469e      	mov	lr, r3
 800cd4a:	4770      	bx	lr
