--------------------------------------------------------------------------------
Release 10.1.02 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -ise
/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/prakti01_05_pong/prakti01_05_pong.ise
-intstyle ise -v 3 -s 4 -xml entity_pong entity_pong.ncd -o entity_pong.twr
entity_pong.pcf -ucf entity_pong.ucf

Design file:              entity_pong.ncd
Physical constraint file: entity_pong.pcf
Device,package,speed:     xc3sd1800a,fg676,-4 (PRODUCTION 1.32 2008-05-28)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 25.175 MHz HIGH 50%;

 3966 paths analyzed, 137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  15.705ns.
--------------------------------------------------------------------------------
Slack:                  24.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_x_0 (FF)
  Destination:          final_colour.blue_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      15.719ns (Levels of Logic = 9)
  Clock Path Skew:      0.014ns (0.532 - 0.518)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_x_0 to final_colour.blue_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y98.YQ      Tcko                  0.676   sgnal_pm/siggen_pos_x<1>
                                                       sgnal_pm/siggen_pos_x_0
    SLICE_X62Y110.G2     net (fanout=28)       2.435   sgnal_pm/siggen_pos_x<0>
    SLICE_X62Y110.Y      Tilo                  0.707   paint_pm/score_pm/num_cmp_eq0005
                                                       paint_pm/score_pm/number_colour_out_blue<0>2211
    SLICE_X60Y111.G2     net (fanout=1)        0.428   paint_pm/score_pm/Msub_num_sub0001_Madd_cy<1>
    SLICE_X60Y111.Y      Tilo                  0.707   paint_pm/score_pm/N142
                                                       paint_pm/score_pm/Msub_num_sub0001_Madd_xor<4>11
    SLICE_X60Y111.F3     net (fanout=5)        0.211   paint_pm/score_pm/num_sub0001<4>
    SLICE_X60Y111.X      Tilo                  0.692   paint_pm/score_pm/N142
                                                       paint_pm/score_pm/number_colour_out_blue<0>31211
    SLICE_X62Y110.F2     net (fanout=4)        0.431   paint_pm/score_pm/N142
    SLICE_X62Y110.X      Tilo                  0.692   paint_pm/score_pm/num_cmp_eq0005
                                                       paint_pm/score_pm/num_cmp_eq00051
    SLICE_X69Y120.F2     net (fanout=3)        1.715   paint_pm/score_pm/num_cmp_eq0005
    SLICE_X69Y120.X      Tif5x                 0.924   paint_pm/score_pm/number_colour_out_blue<0>140
                                                       paint_pm/score_pm/number_colour_out_blue<0>140_G
                                                       paint_pm/score_pm/number_colour_out_blue<0>140
    SLICE_X66Y117.G3     net (fanout=1)        0.736   paint_pm/score_pm/number_colour_out_blue<0>140
    SLICE_X66Y117.Y      Tilo                  0.707   paint_pm/score_pm/number_colour_out_blue<0>248
                                                       paint_pm/score_pm/number_colour_out_blue<0>224
    SLICE_X66Y117.F3     net (fanout=1)        0.043   paint_pm/score_pm/number_colour_out_blue<0>224/O
    SLICE_X66Y117.X      Tilo                  0.692   paint_pm/score_pm/number_colour_out_blue<0>248
                                                       paint_pm/score_pm/number_colour_out_blue<0>248
    SLICE_X61Y113.G1     net (fanout=1)        0.767   paint_pm/score_pm/number_colour_out_blue<0>248
    SLICE_X61Y113.Y      Tilo                  0.648   paint_pm/number_colour_blue<0>
                                                       paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X61Y113.F4     net (fanout=1)        0.044   paint_pm/score_pm/number_colour_out_blue<0>977/O
    SLICE_X61Y113.X      Tilo                  0.643   paint_pm/number_colour_blue<0>
                                                       paint_pm/score_pm/number_colour_out_blue<0>1054
    SLICE_X63Y120.BY     net (fanout=3)        1.033   paint_pm/number_colour_blue<0>
    SLICE_X63Y120.CLK    Tsrck                 0.788   final_colour.blue_0
                                                       final_colour.blue_0
    -------------------------------------------------  ---------------------------
    Total                                     15.719ns (7.876ns logic, 7.843ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  24.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_x_0 (FF)
  Destination:          final_colour.red_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      15.645ns (Levels of Logic = 10)
  Clock Path Skew:      0.006ns (0.524 - 0.518)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_x_0 to final_colour.red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y98.YQ      Tcko                  0.676   sgnal_pm/siggen_pos_x<1>
                                                       sgnal_pm/siggen_pos_x_0
    SLICE_X62Y110.G2     net (fanout=28)       2.435   sgnal_pm/siggen_pos_x<0>
    SLICE_X62Y110.Y      Tilo                  0.707   paint_pm/score_pm/num_cmp_eq0005
                                                       paint_pm/score_pm/number_colour_out_blue<0>2211
    SLICE_X60Y111.G2     net (fanout=1)        0.428   paint_pm/score_pm/Msub_num_sub0001_Madd_cy<1>
    SLICE_X60Y111.Y      Tilo                  0.707   paint_pm/score_pm/N142
                                                       paint_pm/score_pm/Msub_num_sub0001_Madd_xor<4>11
    SLICE_X60Y111.F3     net (fanout=5)        0.211   paint_pm/score_pm/num_sub0001<4>
    SLICE_X60Y111.X      Tilo                  0.692   paint_pm/score_pm/N142
                                                       paint_pm/score_pm/number_colour_out_blue<0>31211
    SLICE_X62Y110.F2     net (fanout=4)        0.431   paint_pm/score_pm/N142
    SLICE_X62Y110.X      Tilo                  0.692   paint_pm/score_pm/num_cmp_eq0005
                                                       paint_pm/score_pm/num_cmp_eq00051
    SLICE_X69Y120.F2     net (fanout=3)        1.715   paint_pm/score_pm/num_cmp_eq0005
    SLICE_X69Y120.X      Tif5x                 0.924   paint_pm/score_pm/number_colour_out_blue<0>140
                                                       paint_pm/score_pm/number_colour_out_blue<0>140_G
                                                       paint_pm/score_pm/number_colour_out_blue<0>140
    SLICE_X66Y117.G3     net (fanout=1)        0.736   paint_pm/score_pm/number_colour_out_blue<0>140
    SLICE_X66Y117.Y      Tilo                  0.707   paint_pm/score_pm/number_colour_out_blue<0>248
                                                       paint_pm/score_pm/number_colour_out_blue<0>224
    SLICE_X66Y117.F3     net (fanout=1)        0.043   paint_pm/score_pm/number_colour_out_blue<0>224/O
    SLICE_X66Y117.X      Tilo                  0.692   paint_pm/score_pm/number_colour_out_blue<0>248
                                                       paint_pm/score_pm/number_colour_out_blue<0>248
    SLICE_X61Y113.G1     net (fanout=1)        0.767   paint_pm/score_pm/number_colour_out_blue<0>248
    SLICE_X61Y113.Y      Tilo                  0.648   paint_pm/number_colour_blue<0>
                                                       paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X61Y113.F4     net (fanout=1)        0.044   paint_pm/score_pm/number_colour_out_blue<0>977/O
    SLICE_X61Y113.X      Tilo                  0.643   paint_pm/number_colour_blue<0>
                                                       paint_pm/score_pm/number_colour_out_blue<0>1054
    SLICE_X65Y120.F2     net (fanout=3)        1.025   paint_pm/number_colour_blue<0>
    SLICE_X65Y120.CLK    Tfck                  0.722   final_colour.red_0
                                                       paint_pm/pxlgen_colour_out_red<0>11
                                                       final_colour.red_0
    -------------------------------------------------  ---------------------------
    Total                                     15.645ns (7.810ns logic, 7.835ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  24.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_x_0 (FF)
  Destination:          final_colour.green_1 (FF)
  Requirement:          39.721ns
  Data Path Delay:      15.632ns (Levels of Logic = 10)
  Clock Path Skew:      0.006ns (0.524 - 0.518)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_x_0 to final_colour.green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y98.YQ      Tcko                  0.676   sgnal_pm/siggen_pos_x<1>
                                                       sgnal_pm/siggen_pos_x_0
    SLICE_X62Y110.G2     net (fanout=28)       2.435   sgnal_pm/siggen_pos_x<0>
    SLICE_X62Y110.Y      Tilo                  0.707   paint_pm/score_pm/num_cmp_eq0005
                                                       paint_pm/score_pm/number_colour_out_blue<0>2211
    SLICE_X60Y111.G2     net (fanout=1)        0.428   paint_pm/score_pm/Msub_num_sub0001_Madd_cy<1>
    SLICE_X60Y111.Y      Tilo                  0.707   paint_pm/score_pm/N142
                                                       paint_pm/score_pm/Msub_num_sub0001_Madd_xor<4>11
    SLICE_X60Y111.F3     net (fanout=5)        0.211   paint_pm/score_pm/num_sub0001<4>
    SLICE_X60Y111.X      Tilo                  0.692   paint_pm/score_pm/N142
                                                       paint_pm/score_pm/number_colour_out_blue<0>31211
    SLICE_X62Y110.F2     net (fanout=4)        0.431   paint_pm/score_pm/N142
    SLICE_X62Y110.X      Tilo                  0.692   paint_pm/score_pm/num_cmp_eq0005
                                                       paint_pm/score_pm/num_cmp_eq00051
    SLICE_X69Y120.F2     net (fanout=3)        1.715   paint_pm/score_pm/num_cmp_eq0005
    SLICE_X69Y120.X      Tif5x                 0.924   paint_pm/score_pm/number_colour_out_blue<0>140
                                                       paint_pm/score_pm/number_colour_out_blue<0>140_G
                                                       paint_pm/score_pm/number_colour_out_blue<0>140
    SLICE_X66Y117.G3     net (fanout=1)        0.736   paint_pm/score_pm/number_colour_out_blue<0>140
    SLICE_X66Y117.Y      Tilo                  0.707   paint_pm/score_pm/number_colour_out_blue<0>248
                                                       paint_pm/score_pm/number_colour_out_blue<0>224
    SLICE_X66Y117.F3     net (fanout=1)        0.043   paint_pm/score_pm/number_colour_out_blue<0>224/O
    SLICE_X66Y117.X      Tilo                  0.692   paint_pm/score_pm/number_colour_out_blue<0>248
                                                       paint_pm/score_pm/number_colour_out_blue<0>248
    SLICE_X61Y113.G1     net (fanout=1)        0.767   paint_pm/score_pm/number_colour_out_blue<0>248
    SLICE_X61Y113.Y      Tilo                  0.648   paint_pm/number_colour_blue<0>
                                                       paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X61Y113.F4     net (fanout=1)        0.044   paint_pm/score_pm/number_colour_out_blue<0>977/O
    SLICE_X61Y113.X      Tilo                  0.643   paint_pm/number_colour_blue<0>
                                                       paint_pm/score_pm/number_colour_out_blue<0>1054
    SLICE_X65Y120.G2     net (fanout=3)        1.007   paint_pm/number_colour_blue<0>
    SLICE_X65Y120.CLK    Tgck                  0.727   final_colour.red_0
                                                       paint_pm/pxlgen_colour_out_green<1>11
                                                       final_colour.green_1
    -------------------------------------------------  ---------------------------
    Total                                     15.632ns (7.815ns logic, 7.817ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   15.705|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 3966 paths, 0 nets, and 1365 connections

Design statistics:
   Minimum period:  15.705ns{1}   (Maximum frequency:  63.674MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul  8 15:31:17 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



