// Seed: 1980490170
module module_0;
  wire id_1;
  logic id_2, id_3;
  always @(posedge id_3[1'b0]) begin : LABEL_0
    $clog2(58);
    ;
  end
  id_4 :
  assert property (@(posedge id_3) id_2 ? 1'b0 : id_1 != 1'b0)
  else $unsigned(40);
  ;
  assign module_1.id_1 = 0;
  assign id_4 = id_4 | -1;
  logic id_5 = id_4;
  wire  id_6;
  assign id_4 = 1;
endmodule
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output logic id_3,
    input supply1 module_1
);
  always @(id_4) id_3 = id_2 <= id_4;
  assign id_3 = -1;
  assign id_0 = 1;
  assign {id_1, 1} = (-1) ^ id_4 == 1;
  module_0 modCall_1 ();
endmodule
