-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity packet_handler_ethernet_remover is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    eth_level_pkt_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    eth_level_pkt_empty_n : IN STD_LOGIC;
    eth_level_pkt_read : OUT STD_LOGIC;
    m_axis_TREADY : IN STD_LOGIC;
    m_axis_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axis_TVALID : OUT STD_LOGIC;
    m_axis_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axis_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axis_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_TDEST : OUT STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of packet_handler_ethernet_remover is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_248 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001001000";
    constant ap_const_lv32_24A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001001010";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_20D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001101";
    constant ap_const_lv32_20E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal er_fsm_state_load_load_fu_256_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nbreadreq_fu_102_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op18_read_state1 : BOOLEAN;
    signal ap_predicate_op35_read_state1 : BOOLEAN;
    signal ap_predicate_op43_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal er_fsm_state_load_reg_466 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_i_reg_485 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op81_write_state2 : BOOLEAN;
    signal tmp_i_16_reg_504 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op82_write_state2 : BOOLEAN;
    signal tmp_i_reg_523 : STD_LOGIC_VECTOR (0 downto 0);
    signal sendWord_last_V_reg_527 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_reg_531 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op83_write_state2 : BOOLEAN;
    signal ap_predicate_op84_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal er_fsm_state_load_reg_466_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_i_reg_485_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op86_write_state3 : BOOLEAN;
    signal tmp_i_16_reg_504_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op87_write_state3 : BOOLEAN;
    signal tmp_i_reg_523_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sendWord_last_V_reg_527_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_reg_531_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op88_write_state3 : BOOLEAN;
    signal ap_predicate_op90_write_state3 : BOOLEAN;
    signal regslice_both_m_axis_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal er_fsm_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal prevWord_data_V : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal prevWord_keep_V : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal prevWord_dest_V : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal m_axis_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal eth_level_pkt_blk_n : STD_LOGIC;
    signal grp_fu_223_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal reg_251 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_Val2_s_reg_470 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Val2_1_reg_475 : STD_LOGIC_VECTOR (63 downto 0);
    signal sendWord_dest_V_1_reg_480 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln674_fu_276_p1 : STD_LOGIC_VECTOR (111 downto 0);
    signal trunc_ln674_reg_489 : STD_LOGIC_VECTOR (111 downto 0);
    signal p_Result_4_i_reg_494 : STD_LOGIC_VECTOR (13 downto 0);
    signal sendWord_last_V_5_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sendWord_last_V_5_reg_499 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_337_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_17_reg_508 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_fu_203_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_reg_513 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_213_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_last_V_reg_518 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sendWord_data_V_fu_388_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal sendWord_data_V_reg_535 : STD_LOGIC_VECTOR (511 downto 0);
    signal sendWord_keep_V_fu_396_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal sendWord_keep_V_reg_540 : STD_LOGIC_VECTOR (63 downto 0);
    signal sendWord_last_V_4_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sendWord_last_V_4_reg_545 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln414_fu_440_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln414_1_fu_445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_3_fu_450_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_4_fu_458_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_er_fsm_state_new_0_i_reg_138 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1049_fu_379_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_er_fsm_state_flag_6_i_phi_fu_151_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_er_fsm_state_flag_6_i_reg_148 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_er_fsm_state_new_6_i_phi_fu_178_p16 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_er_fsm_state_new_6_i_reg_175 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln121_fu_304_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal currWord_data_V_fu_272_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal sendWord_data_V_3_fu_341_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_22_fu_290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_351_p4 : STD_LOGIC_VECTOR (399 downto 0);
    signal p_Result_2_fu_365_p4 : STD_LOGIC_VECTOR (49 downto 0);
    signal zext_ln414_2_fu_361_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln414_3_fu_375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln1049_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_233_p4 : STD_LOGIC_VECTOR (399 downto 0);
    signal grp_fu_242_p4 : STD_LOGIC_VECTOR (49 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal m_axis_TDATA_int_regslice : STD_LOGIC_VECTOR (511 downto 0);
    signal m_axis_TVALID_int_regslice : STD_LOGIC;
    signal m_axis_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_m_axis_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal m_axis_TKEEP_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_m_axis_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_V_last_V_U_apdone_blk : STD_LOGIC;
    signal m_axis_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_m_axis_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal m_axis_TDEST_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_m_axis_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_condition_581 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component packet_handler_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_m_axis_V_data_V_U : component packet_handler_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => m_axis_TDATA_int_regslice,
        vld_in => m_axis_TVALID_int_regslice,
        ack_in => m_axis_TREADY_int_regslice,
        data_out => m_axis_TDATA,
        vld_out => regslice_both_m_axis_V_data_V_U_vld_out,
        ack_out => m_axis_TREADY,
        apdone_blk => regslice_both_m_axis_V_data_V_U_apdone_blk);

    regslice_both_m_axis_V_keep_V_U : component packet_handler_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => m_axis_TKEEP_int_regslice,
        vld_in => m_axis_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_V_keep_V_U_ack_in_dummy,
        data_out => m_axis_TKEEP,
        vld_out => regslice_both_m_axis_V_keep_V_U_vld_out,
        ack_out => m_axis_TREADY,
        apdone_blk => regslice_both_m_axis_V_keep_V_U_apdone_blk);

    regslice_both_m_axis_V_strb_V_U : component packet_handler_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv64_0,
        vld_in => m_axis_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_V_strb_V_U_ack_in_dummy,
        data_out => m_axis_TSTRB,
        vld_out => regslice_both_m_axis_V_strb_V_U_vld_out,
        ack_out => m_axis_TREADY,
        apdone_blk => regslice_both_m_axis_V_strb_V_U_apdone_blk);

    regslice_both_m_axis_V_last_V_U : component packet_handler_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => m_axis_TLAST_int_regslice,
        vld_in => m_axis_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_V_last_V_U_ack_in_dummy,
        data_out => m_axis_TLAST,
        vld_out => regslice_both_m_axis_V_last_V_U_vld_out,
        ack_out => m_axis_TREADY,
        apdone_blk => regslice_both_m_axis_V_last_V_U_apdone_blk);

    regslice_both_m_axis_V_dest_V_U : component packet_handler_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => m_axis_TDEST_int_regslice,
        vld_in => m_axis_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_V_dest_V_U_ack_in_dummy,
        data_out => m_axis_TDEST,
        vld_out => regslice_both_m_axis_V_dest_V_U_vld_out,
        ack_out => m_axis_TREADY,
        apdone_blk => regslice_both_m_axis_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    prevWord_data_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_581)) then
                if ((er_fsm_state = ap_const_lv2_0)) then 
                    prevWord_data_V <= sendWord_data_V_3_fu_341_p1;
                elsif ((er_fsm_state = ap_const_lv2_2)) then 
                    prevWord_data_V <= currWord_data_V_fu_272_p1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                currWord_last_V_reg_518 <= eth_level_pkt_dout(576 downto 576);
                tmp_18_reg_513 <= eth_level_pkt_dout(575 downto 512);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_er_fsm_state_flag_6_i_phi_fu_151_p16 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                er_fsm_state <= ap_phi_mux_er_fsm_state_new_6_i_phi_fu_178_p16;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                er_fsm_state_load_reg_466 <= er_fsm_state;
                er_fsm_state_load_reg_466_pp0_iter1_reg <= er_fsm_state_load_reg_466;
                icmp_ln1049_reg_531_pp0_iter1_reg <= icmp_ln1049_reg_531;
                p_Val2_1_reg_475 <= prevWord_keep_V;
                p_Val2_s_reg_470 <= prevWord_data_V;
                sendWord_dest_V_1_reg_480 <= prevWord_dest_V;
                sendWord_last_V_reg_527_pp0_iter1_reg <= sendWord_last_V_reg_527;
                tmp_1_i_reg_485_pp0_iter1_reg <= tmp_1_i_reg_485;
                tmp_i_16_reg_504_pp0_iter1_reg <= tmp_i_16_reg_504;
                tmp_i_reg_523_pp0_iter1_reg <= tmp_i_reg_523;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1049_reg_531 <= icmp_ln1049_fu_345_p2;
                sendWord_data_V_reg_535 <= sendWord_data_V_fu_388_p3;
                sendWord_keep_V_reg_540 <= sendWord_keep_V_fu_396_p3;
                sendWord_last_V_4_reg_545 <= sendWord_last_V_4_fu_410_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_4_i_reg_494 <= eth_level_pkt_dout(525 downto 512);
                sendWord_last_V_5_reg_499 <= sendWord_last_V_5_fu_313_p2;
                trunc_ln674_reg_489 <= trunc_ln674_fu_276_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                prevWord_dest_V <= eth_level_pkt_dout(586 downto 584);
                prevWord_keep_V <= eth_level_pkt_dout(575 downto 512);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_251 <= eth_level_pkt_dout(586 downto 584);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                sendWord_last_V_reg_527 <= eth_level_pkt_dout(576 downto 576);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_17_reg_508 <= tmp_17_fu_337_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((er_fsm_state = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_1_i_reg_485 <= grp_nbreadreq_fu_102_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((er_fsm_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_16_reg_504 <= grp_nbreadreq_fu_102_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((er_fsm_state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_523 <= grp_nbreadreq_fu_102_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, eth_level_pkt_empty_n, ap_predicate_op18_read_state1, ap_predicate_op35_read_state1, ap_predicate_op43_read_state1, ap_done_reg, er_fsm_state_load_reg_466, ap_predicate_op81_write_state2, ap_predicate_op82_write_state2, ap_predicate_op83_write_state2, ap_predicate_op84_write_state2, er_fsm_state_load_reg_466_pp0_iter1_reg, ap_predicate_op86_write_state3, ap_predicate_op87_write_state3, ap_predicate_op88_write_state3, ap_predicate_op90_write_state3, regslice_both_m_axis_V_data_V_U_apdone_blk, m_axis_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (eth_level_pkt_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (eth_level_pkt_empty_n = ap_const_logic_0)) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (eth_level_pkt_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_m_axis_V_data_V_U_apdone_blk = ap_const_logic_1) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op90_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op88_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op87_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op86_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (er_fsm_state_load_reg_466_pp0_iter1_reg = ap_const_lv2_3)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((er_fsm_state_load_reg_466 = ap_const_lv2_3) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op84_write_state2 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, eth_level_pkt_empty_n, ap_predicate_op18_read_state1, ap_predicate_op35_read_state1, ap_predicate_op43_read_state1, ap_done_reg, er_fsm_state_load_reg_466, ap_predicate_op81_write_state2, ap_predicate_op82_write_state2, ap_predicate_op83_write_state2, ap_predicate_op84_write_state2, ap_block_state2_io, er_fsm_state_load_reg_466_pp0_iter1_reg, ap_predicate_op86_write_state3, ap_predicate_op87_write_state3, ap_predicate_op88_write_state3, ap_predicate_op90_write_state3, regslice_both_m_axis_V_data_V_U_apdone_blk, ap_block_state3_io, m_axis_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (eth_level_pkt_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (eth_level_pkt_empty_n = ap_const_logic_0)) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (eth_level_pkt_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_m_axis_V_data_V_U_apdone_blk = ap_const_logic_1) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op90_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op88_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op87_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op86_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (er_fsm_state_load_reg_466_pp0_iter1_reg = ap_const_lv2_3)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((er_fsm_state_load_reg_466 = ap_const_lv2_3) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op84_write_state2 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, eth_level_pkt_empty_n, ap_predicate_op18_read_state1, ap_predicate_op35_read_state1, ap_predicate_op43_read_state1, ap_done_reg, er_fsm_state_load_reg_466, ap_predicate_op81_write_state2, ap_predicate_op82_write_state2, ap_predicate_op83_write_state2, ap_predicate_op84_write_state2, ap_block_state2_io, er_fsm_state_load_reg_466_pp0_iter1_reg, ap_predicate_op86_write_state3, ap_predicate_op87_write_state3, ap_predicate_op88_write_state3, ap_predicate_op90_write_state3, regslice_both_m_axis_V_data_V_U_apdone_blk, ap_block_state3_io, m_axis_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (eth_level_pkt_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (eth_level_pkt_empty_n = ap_const_logic_0)) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (eth_level_pkt_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_m_axis_V_data_V_U_apdone_blk = ap_const_logic_1) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op90_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op88_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op87_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op86_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (er_fsm_state_load_reg_466_pp0_iter1_reg = ap_const_lv2_3)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((er_fsm_state_load_reg_466 = ap_const_lv2_3) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op84_write_state2 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(eth_level_pkt_empty_n, ap_predicate_op18_read_state1, ap_predicate_op35_read_state1, ap_predicate_op43_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (eth_level_pkt_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (eth_level_pkt_empty_n = ap_const_logic_0)) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (eth_level_pkt_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_io_assign_proc : process(er_fsm_state_load_reg_466, ap_predicate_op81_write_state2, ap_predicate_op82_write_state2, ap_predicate_op83_write_state2, ap_predicate_op84_write_state2, m_axis_TREADY_int_regslice)
    begin
                ap_block_state2_io <= (((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((er_fsm_state_load_reg_466 = ap_const_lv2_3) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op84_write_state2 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(er_fsm_state_load_reg_466, ap_predicate_op81_write_state2, ap_predicate_op82_write_state2, ap_predicate_op83_write_state2, ap_predicate_op84_write_state2, m_axis_TREADY_int_regslice)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((er_fsm_state_load_reg_466 = ap_const_lv2_3) and (m_axis_TREADY_int_regslice = ap_const_logic_0)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op84_write_state2 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state3_io_assign_proc : process(er_fsm_state_load_reg_466_pp0_iter1_reg, ap_predicate_op86_write_state3, ap_predicate_op87_write_state3, ap_predicate_op88_write_state3, ap_predicate_op90_write_state3, m_axis_TREADY_int_regslice)
    begin
                ap_block_state3_io <= (((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op90_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op88_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op87_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op86_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (er_fsm_state_load_reg_466_pp0_iter1_reg = ap_const_lv2_3)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(er_fsm_state_load_reg_466_pp0_iter1_reg, ap_predicate_op86_write_state3, ap_predicate_op87_write_state3, ap_predicate_op88_write_state3, ap_predicate_op90_write_state3, regslice_both_m_axis_V_data_V_U_apdone_blk, m_axis_TREADY_int_regslice)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((regslice_both_m_axis_V_data_V_U_apdone_blk = ap_const_logic_1) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op90_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op88_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op87_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op86_write_state3 = ap_const_boolean_1)) or ((m_axis_TREADY_int_regslice = ap_const_logic_0) and (er_fsm_state_load_reg_466_pp0_iter1_reg = ap_const_lv2_3)));
    end process;


    ap_condition_581_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_102_p3, ap_block_pp0_stage0_11001)
    begin
                ap_condition_581 <= ((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_er_fsm_state_flag_6_i_phi_fu_151_p16_assign_proc : process(eth_level_pkt_dout, er_fsm_state_load_load_fu_256_p1, grp_nbreadreq_fu_102_p3, er_fsm_state, ap_phi_reg_pp0_iter0_er_fsm_state_flag_6_i_reg_148)
    begin
        if ((((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_1)) or ((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_2)))) then 
            ap_phi_mux_er_fsm_state_flag_6_i_phi_fu_151_p16 <= eth_level_pkt_dout(576 downto 576);
        elsif (((er_fsm_state_load_load_fu_256_p1 = ap_const_lv2_3) or ((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_0)))) then 
            ap_phi_mux_er_fsm_state_flag_6_i_phi_fu_151_p16 <= ap_const_lv1_1;
        elsif ((((grp_nbreadreq_fu_102_p3 = ap_const_lv1_0) and (er_fsm_state = ap_const_lv2_0)) or ((grp_nbreadreq_fu_102_p3 = ap_const_lv1_0) and (er_fsm_state = ap_const_lv2_1)) or ((grp_nbreadreq_fu_102_p3 = ap_const_lv1_0) and (er_fsm_state = ap_const_lv2_2)))) then 
            ap_phi_mux_er_fsm_state_flag_6_i_phi_fu_151_p16 <= ap_const_lv1_0;
        else 
            ap_phi_mux_er_fsm_state_flag_6_i_phi_fu_151_p16 <= ap_phi_reg_pp0_iter0_er_fsm_state_flag_6_i_reg_148;
        end if; 
    end process;


    ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4_assign_proc : process(grp_nbreadreq_fu_102_p3, er_fsm_state, grp_fu_213_p3, ap_phi_reg_pp0_iter0_er_fsm_state_new_0_i_reg_138, select_ln1049_fu_379_p3)
    begin
        if (((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_0))) then
            if ((grp_fu_213_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4 <= select_ln1049_fu_379_p3;
            elsif ((grp_fu_213_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4 <= ap_const_lv2_0;
            else 
                ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4 <= ap_phi_reg_pp0_iter0_er_fsm_state_new_0_i_reg_138;
            end if;
        else 
            ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4 <= ap_phi_reg_pp0_iter0_er_fsm_state_new_0_i_reg_138;
        end if; 
    end process;


    ap_phi_mux_er_fsm_state_new_6_i_phi_fu_178_p16_assign_proc : process(er_fsm_state_load_load_fu_256_p1, grp_nbreadreq_fu_102_p3, er_fsm_state, ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4, ap_phi_reg_pp0_iter0_er_fsm_state_new_6_i_reg_175, select_ln121_fu_304_p3)
    begin
        if (((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_0))) then 
            ap_phi_mux_er_fsm_state_new_6_i_phi_fu_178_p16 <= ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4;
        elsif (((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_2))) then 
            ap_phi_mux_er_fsm_state_new_6_i_phi_fu_178_p16 <= select_ln121_fu_304_p3;
        elsif (((er_fsm_state_load_load_fu_256_p1 = ap_const_lv2_3) or ((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_1)) or ((grp_nbreadreq_fu_102_p3 = ap_const_lv1_0) and (er_fsm_state = ap_const_lv2_1)))) then 
            ap_phi_mux_er_fsm_state_new_6_i_phi_fu_178_p16 <= ap_const_lv2_0;
        else 
            ap_phi_mux_er_fsm_state_new_6_i_phi_fu_178_p16 <= ap_phi_reg_pp0_iter0_er_fsm_state_new_6_i_reg_175;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_er_fsm_state_flag_6_i_reg_148 <= "X";
    ap_phi_reg_pp0_iter0_er_fsm_state_new_0_i_reg_138 <= "XX";
    ap_phi_reg_pp0_iter0_er_fsm_state_new_6_i_reg_175 <= "XX";

    ap_predicate_op18_read_state1_assign_proc : process(grp_nbreadreq_fu_102_p3, er_fsm_state)
    begin
                ap_predicate_op18_read_state1 <= ((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_2));
    end process;


    ap_predicate_op35_read_state1_assign_proc : process(grp_nbreadreq_fu_102_p3, er_fsm_state)
    begin
                ap_predicate_op35_read_state1 <= ((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_1));
    end process;


    ap_predicate_op43_read_state1_assign_proc : process(grp_nbreadreq_fu_102_p3, er_fsm_state)
    begin
                ap_predicate_op43_read_state1 <= ((grp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (er_fsm_state = ap_const_lv2_0));
    end process;


    ap_predicate_op81_write_state2_assign_proc : process(er_fsm_state_load_reg_466, tmp_1_i_reg_485)
    begin
                ap_predicate_op81_write_state2 <= ((tmp_1_i_reg_485 = ap_const_lv1_1) and (er_fsm_state_load_reg_466 = ap_const_lv2_2));
    end process;


    ap_predicate_op82_write_state2_assign_proc : process(er_fsm_state_load_reg_466, tmp_i_16_reg_504)
    begin
                ap_predicate_op82_write_state2 <= ((tmp_i_16_reg_504 = ap_const_lv1_1) and (er_fsm_state_load_reg_466 = ap_const_lv2_1));
    end process;


    ap_predicate_op83_write_state2_assign_proc : process(er_fsm_state_load_reg_466, tmp_i_reg_523, sendWord_last_V_reg_527, icmp_ln1049_reg_531)
    begin
                ap_predicate_op83_write_state2 <= ((icmp_ln1049_reg_531 = ap_const_lv1_1) and (sendWord_last_V_reg_527 = ap_const_lv1_0) and (tmp_i_reg_523 = ap_const_lv1_1) and (er_fsm_state_load_reg_466 = ap_const_lv2_0));
    end process;


    ap_predicate_op84_write_state2_assign_proc : process(er_fsm_state_load_reg_466, tmp_i_reg_523, sendWord_last_V_reg_527)
    begin
                ap_predicate_op84_write_state2 <= ((sendWord_last_V_reg_527 = ap_const_lv1_1) and (tmp_i_reg_523 = ap_const_lv1_1) and (er_fsm_state_load_reg_466 = ap_const_lv2_0));
    end process;


    ap_predicate_op86_write_state3_assign_proc : process(er_fsm_state_load_reg_466_pp0_iter1_reg, tmp_1_i_reg_485_pp0_iter1_reg)
    begin
                ap_predicate_op86_write_state3 <= ((tmp_1_i_reg_485_pp0_iter1_reg = ap_const_lv1_1) and (er_fsm_state_load_reg_466_pp0_iter1_reg = ap_const_lv2_2));
    end process;


    ap_predicate_op87_write_state3_assign_proc : process(er_fsm_state_load_reg_466_pp0_iter1_reg, tmp_i_16_reg_504_pp0_iter1_reg)
    begin
                ap_predicate_op87_write_state3 <= ((tmp_i_16_reg_504_pp0_iter1_reg = ap_const_lv1_1) and (er_fsm_state_load_reg_466_pp0_iter1_reg = ap_const_lv2_1));
    end process;


    ap_predicate_op88_write_state3_assign_proc : process(er_fsm_state_load_reg_466_pp0_iter1_reg, tmp_i_reg_523_pp0_iter1_reg, sendWord_last_V_reg_527_pp0_iter1_reg, icmp_ln1049_reg_531_pp0_iter1_reg)
    begin
                ap_predicate_op88_write_state3 <= ((icmp_ln1049_reg_531_pp0_iter1_reg = ap_const_lv1_1) and (sendWord_last_V_reg_527_pp0_iter1_reg = ap_const_lv1_0) and (tmp_i_reg_523_pp0_iter1_reg = ap_const_lv1_1) and (er_fsm_state_load_reg_466_pp0_iter1_reg = ap_const_lv2_0));
    end process;


    ap_predicate_op90_write_state3_assign_proc : process(er_fsm_state_load_reg_466_pp0_iter1_reg, tmp_i_reg_523_pp0_iter1_reg, sendWord_last_V_reg_527_pp0_iter1_reg)
    begin
                ap_predicate_op90_write_state3 <= ((sendWord_last_V_reg_527_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_523_pp0_iter1_reg = ap_const_lv1_1) and (er_fsm_state_load_reg_466_pp0_iter1_reg = ap_const_lv2_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    currWord_data_V_fu_272_p1 <= eth_level_pkt_dout(512 - 1 downto 0);
    er_fsm_state_load_load_fu_256_p1 <= er_fsm_state;

    eth_level_pkt_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, eth_level_pkt_empty_n, ap_predicate_op18_read_state1, ap_predicate_op35_read_state1, ap_predicate_op43_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if ((((ap_done_reg = ap_const_logic_0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_done_reg = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_done_reg = ap_const_logic_0) and (ap_predicate_op18_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            eth_level_pkt_blk_n <= eth_level_pkt_empty_n;
        else 
            eth_level_pkt_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    eth_level_pkt_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op18_read_state1, ap_predicate_op35_read_state1, ap_predicate_op43_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            eth_level_pkt_read <= ap_const_logic_1;
        else 
            eth_level_pkt_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_203_p4 <= eth_level_pkt_dout(575 downto 512);
    grp_fu_213_p3 <= eth_level_pkt_dout(576 downto 576);
    grp_fu_223_p4 <= eth_level_pkt_dout(586 downto 584);
    grp_fu_233_p4 <= p_Val2_s_reg_470(511 downto 112);
    grp_fu_242_p4 <= p_Val2_1_reg_475(63 downto 14);
    grp_nbreadreq_fu_102_p3 <= (0=>(eth_level_pkt_empty_n), others=>'-');
    icmp_ln1049_fu_345_p2 <= "1" when (grp_fu_223_p4 = ap_const_lv3_0) else "0";

    m_axis_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, er_fsm_state_load_reg_466, ap_predicate_op81_write_state2, ap_predicate_op82_write_state2, ap_predicate_op83_write_state2, ap_predicate_op84_write_state2, er_fsm_state_load_reg_466_pp0_iter1_reg, ap_predicate_op86_write_state3, ap_predicate_op87_write_state3, ap_predicate_op88_write_state3, ap_predicate_op90_write_state3, ap_block_pp0_stage0, m_axis_TREADY_int_regslice)
    begin
        if ((((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((er_fsm_state_load_reg_466 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op90_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op88_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op87_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op86_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (er_fsm_state_load_reg_466_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op84_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)))) then 
            m_axis_TDATA_blk_n <= m_axis_TREADY_int_regslice;
        else 
            m_axis_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m_axis_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, er_fsm_state_load_reg_466, ap_predicate_op81_write_state2, ap_predicate_op82_write_state2, ap_predicate_op83_write_state2, ap_predicate_op84_write_state2, tmp_17_reg_508, sendWord_data_V_reg_535, zext_ln414_fu_440_p1, p_Result_3_fu_450_p3, ap_block_pp0_stage0_01001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op84_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)))) then 
            m_axis_TDATA_int_regslice <= sendWord_data_V_reg_535;
        elsif (((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            m_axis_TDATA_int_regslice <= tmp_17_reg_508;
        elsif (((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            m_axis_TDATA_int_regslice <= p_Result_3_fu_450_p3;
        elsif (((er_fsm_state_load_reg_466 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            m_axis_TDATA_int_regslice <= zext_ln414_fu_440_p1;
        else 
            m_axis_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axis_TDEST_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, er_fsm_state_load_reg_466, ap_predicate_op81_write_state2, ap_predicate_op82_write_state2, ap_predicate_op83_write_state2, ap_predicate_op84_write_state2, reg_251, sendWord_dest_V_1_reg_480, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op83_write_state2 = ap_const_boolean_1))) then 
            m_axis_TDEST_int_regslice <= ap_const_lv3_0;
        elsif ((((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op84_write_state2 = ap_const_boolean_1)))) then 
            m_axis_TDEST_int_regslice <= reg_251;
        elsif ((((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((er_fsm_state_load_reg_466 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            m_axis_TDEST_int_regslice <= sendWord_dest_V_1_reg_480;
        else 
            m_axis_TDEST_int_regslice <= "XXX";
        end if; 
    end process;


    m_axis_TKEEP_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, er_fsm_state_load_reg_466, ap_predicate_op81_write_state2, ap_predicate_op82_write_state2, ap_predicate_op83_write_state2, ap_predicate_op84_write_state2, tmp_18_reg_513, sendWord_keep_V_reg_540, zext_ln414_1_fu_445_p1, p_Result_4_fu_458_p3, ap_block_pp0_stage0_01001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op84_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)))) then 
            m_axis_TKEEP_int_regslice <= sendWord_keep_V_reg_540;
        elsif (((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            m_axis_TKEEP_int_regslice <= tmp_18_reg_513;
        elsif (((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            m_axis_TKEEP_int_regslice <= p_Result_4_fu_458_p3;
        elsif (((er_fsm_state_load_reg_466 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            m_axis_TKEEP_int_regslice <= zext_ln414_1_fu_445_p1;
        else 
            m_axis_TKEEP_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axis_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, er_fsm_state_load_reg_466, ap_predicate_op81_write_state2, ap_predicate_op82_write_state2, ap_predicate_op83_write_state2, ap_predicate_op84_write_state2, sendWord_last_V_5_reg_499, currWord_last_V_reg_518, sendWord_last_V_4_reg_545, ap_block_pp0_stage0_01001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op84_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)))) then 
            m_axis_TLAST_int_regslice <= sendWord_last_V_4_reg_545;
        elsif (((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            m_axis_TLAST_int_regslice <= currWord_last_V_reg_518;
        elsif (((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            m_axis_TLAST_int_regslice <= sendWord_last_V_5_reg_499;
        elsif (((er_fsm_state_load_reg_466 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            m_axis_TLAST_int_regslice <= ap_const_lv1_1;
        else 
            m_axis_TLAST_int_regslice <= "X";
        end if; 
    end process;

    m_axis_TVALID <= regslice_both_m_axis_V_data_V_U_vld_out;

    m_axis_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, er_fsm_state_load_reg_466, ap_predicate_op81_write_state2, ap_predicate_op82_write_state2, ap_predicate_op83_write_state2, ap_predicate_op84_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op82_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((er_fsm_state_load_reg_466 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op84_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op83_write_state2 = ap_const_boolean_1)))) then 
            m_axis_TVALID_int_regslice <= ap_const_logic_1;
        else 
            m_axis_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_1_fu_351_p4 <= eth_level_pkt_dout(511 downto 112);
    p_Result_2_fu_365_p4 <= eth_level_pkt_dout(575 downto 526);
    p_Result_3_fu_450_p3 <= (trunc_ln674_reg_489 & grp_fu_233_p4);
    p_Result_4_fu_458_p3 <= (p_Result_4_i_reg_494 & grp_fu_242_p4);
    p_Result_s_fu_298_p2 <= (tmp_22_fu_290_p3 xor ap_const_lv1_1);
    select_ln1049_fu_379_p3 <= 
        ap_const_lv2_1 when (icmp_ln1049_fu_345_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln121_fu_304_p3 <= 
        ap_const_lv2_3 when (tmp_22_fu_290_p3(0) = '1') else 
        ap_const_lv2_0;
    sendWord_data_V_3_fu_341_p1 <= eth_level_pkt_dout(512 - 1 downto 0);
    sendWord_data_V_fu_388_p3 <= 
        sendWord_data_V_3_fu_341_p1 when (icmp_ln1049_fu_345_p2(0) = '1') else 
        zext_ln414_2_fu_361_p1;
    sendWord_keep_V_fu_396_p3 <= 
        grp_fu_203_p4 when (icmp_ln1049_fu_345_p2(0) = '1') else 
        zext_ln414_3_fu_375_p1;
    sendWord_last_V_4_fu_410_p2 <= (xor_ln1049_fu_404_p2 or grp_fu_213_p3);
    sendWord_last_V_5_fu_313_p2 <= (p_Result_s_fu_298_p2 and grp_fu_213_p3);
    tmp_17_fu_337_p1 <= eth_level_pkt_dout(512 - 1 downto 0);
    tmp_22_fu_290_p3 <= eth_level_pkt_dout(526 downto 526);
    trunc_ln674_fu_276_p1 <= eth_level_pkt_dout(112 - 1 downto 0);
    xor_ln1049_fu_404_p2 <= (icmp_ln1049_fu_345_p2 xor ap_const_lv1_1);
    zext_ln414_1_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_242_p4),64));
    zext_ln414_2_fu_361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_351_p4),512));
    zext_ln414_3_fu_375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_2_fu_365_p4),64));
    zext_ln414_fu_440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_233_p4),512));
end behav;
