#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Apr 20 21:09:45 2017
# Process ID: 9252
# Current directory: /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michael/xilinx_workspace/hdmi_pattern_generator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1472.898 ; gain = 472.914 ; free physical = 3253 ; free virtual = 13755
Command: synth_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-i-es2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-es2'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-es2'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9309 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1548.898 ; gain = 618.418 ; free physical = 3170 ; free virtual = 13679
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ps8_0_axi_periph_1_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:505]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_3USNGV' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1221]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_3USNGV' (1#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1221]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1QWM4OE' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1353]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1QWM4OE' (2#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1353]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_29TYDO' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1499]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_29TYDO' (3#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1499]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1VXTOR1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1645]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_1' (4#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (5#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1VXTOR1' (6#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1645]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (7#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps8_0_axi_periph_1_0' (8#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:505]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps8_0_100M_0' (9#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' requires 10 connections, but only 7 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:267]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_0_0' (10#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_v_hdmi_tx_ss_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_v_hdmi_tx_ss_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_hdmi_tx_ss_0_0' (11#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_v_hdmi_tx_ss_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_hdmi_tx_ss_0' of module 'design_1_v_hdmi_tx_ss_0_0' requires 57 connections, but only 50 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:278]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_v_tpg_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0' (12#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_v_tpg_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tpg_0' of module 'design_1_v_tpg_0_0' requires 29 connections, but only 24 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:329]
INFO: [Synth 8-638] synthesizing module 'design_1_vid_phy_controller_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_vid_phy_controller_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vid_phy_controller_0_0' (13#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_vid_phy_controller_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vid_phy_controller_0' of module 'design_1_vid_phy_controller_0_0' requires 52 connections, but only 47 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:354]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (14#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (15#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 166 connections, but only 98 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:404]
INFO: [Synth 8-256] done synthesizing module 'design_1' (16#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (17#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1VXTOR1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1VXTOR1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_29TYDO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_29TYDO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_29TYDO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_29TYDO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1QWM4OE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1QWM4OE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1QWM4OE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1QWM4OE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_3USNGV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_3USNGV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_3USNGV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_3USNGV has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1589.367 ; gain = 658.887 ; free physical = 3128 ; free virtual = 13636
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1589.367 ; gain = 658.887 ; free physical = 3128 ; free virtual = 13636
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_ds_1' instantiated as 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1919]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_1' instantiated as 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1996]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_ps8_0_100M_0' instantiated as 'design_1_i/rst_ps8_0_100M' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:267]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_util_vector_logic_0_0' instantiated as 'design_1_i/util_vector_logic_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:275]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_hdmi_tx_ss_0_0' instantiated as 'design_1_i/v_hdmi_tx_ss_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:278]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_tpg_0_0' instantiated as 'design_1_i/v_tpg_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:329]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_vid_phy_controller_0_0' instantiated as 'design_1_i/vid_phy_controller_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:354]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_1' instantiated as 'design_1_i/ps8_0_axi_periph_1/xbar' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1178]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:402]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_zynq_ultra_ps_e_0_0' instantiated as 'design_1_i/zynq_ultra_ps_e_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:404]
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i-es2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_2/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_2/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_3/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_3/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_9/design_1_v_hdmi_tx_ss_0_0_in_context.xdc] for cell 'design_1_i/v_hdmi_tx_ss_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_9/design_1_v_hdmi_tx_ss_0_0_in_context.xdc] for cell 'design_1_i/v_hdmi_tx_ss_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_10/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/xbar'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_10/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/xbar'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_11/design_1_vid_phy_controller_0_0_in_context.xdc] for cell 'design_1_i/vid_phy_controller_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_11/design_1_vid_phy_controller_0_0_in_context.xdc] for cell 'design_1_i/vid_phy_controller_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_12/bd_8000_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_12/bd_8000_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_13/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_13/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_14/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_14/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_15/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_15/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/constrs_1/new/zcu_contraints.xdc]
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/constrs_1/new/zcu_contraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.srcs/constrs_1/new/zcu_contraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2233.000 ; gain = 0.000 ; free physical = 2476 ; free virtual = 13099
WARNING: [Timing 38-316] Clock period '25.000' specified during out-of-context synthesis of instance 'design_1_i/vid_phy_controller_0' at clock pin 'drpclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2233.000 ; gain = 1302.520 ; free physical = 2476 ; free virtual = 13099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-i-es2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2233.000 ; gain = 1302.520 ; free physical = 2476 ; free virtual = 13099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TX_REFCLK_N_IN. (constraint file  /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_11/design_1_vid_phy_controller_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TX_REFCLK_N_IN. (constraint file  /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_11/design_1_vid_phy_controller_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TX_REFCLK_P_IN. (constraint file  /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_11/design_1_vid_phy_controller_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TX_REFCLK_P_IN. (constraint file  /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_11/design_1_vid_phy_controller_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TX_CLK_N_OUT. (constraint file  /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_11/design_1_vid_phy_controller_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TX_CLK_N_OUT. (constraint file  /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_11/design_1_vid_phy_controller_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TX_CLK_P_OUT. (constraint file  /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_11/design_1_vid_phy_controller_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TX_CLK_P_OUT. (constraint file  /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-9252-SchoolComputer/dcp_11/design_1_vid_phy_controller_0_0_in_context.xdc, line 12).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_hdmi_tx_ss_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tpg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vid_phy_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 2233.000 ; gain = 1302.520 ; free physical = 2476 ; free virtual = 13099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 2233.000 ; gain = 1302.520 ; free physical = 2476 ; free virtual = 13099
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1_0 has unconnected port M02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 2233.000 ; gain = 1302.520 ; free physical = 2460 ; free virtual = 13083
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/AUDIO_IN_tready' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_AUDIO_IN_tready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/DDC_OUT_scl_o' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_DDC_OUT_scl_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/DDC_OUT_scl_t' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_DDC_OUT_scl_t/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/DDC_OUT_sda_o' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_DDC_OUT_sda_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/DDC_OUT_sda_t' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_DDC_OUT_sda_t/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/LINK_DATA0_OUT_tvalid' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_LINK_DATA0_OUT_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/LINK_DATA1_OUT_tvalid' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_LINK_DATA1_OUT_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/LINK_DATA2_OUT_tvalid' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_LINK_DATA2_OUT_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/VIDEO_IN_tready' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_VIDEO_IN_tready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/irq' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_irq/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/locked' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_locked/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/vid_phy_controller_0/tx_tmds_clk' to pin 'design_1_i/vid_phy_controller_0/bbstub_tx_tmds_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/vid_phy_controller_0/tx_video_clk' to pin 'design_1_i/vid_phy_controller_0/bbstub_tx_video_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/vid_phy_controller_0/txoutclk' to pin 'design_1_i/vid_phy_controller_0/bbstub_txoutclk/O'
INFO: [Synth 8-5819] Moved 15 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 2867.602 ; gain = 1937.121 ; free physical = 1773 ; free virtual = 12396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 2867.602 ; gain = 1937.121 ; free physical = 1773 ; free virtual = 12396
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 2878.617 ; gain = 1948.137 ; free physical = 1763 ; free virtual = 12386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 2878.617 ; gain = 1948.137 ; free physical = 1763 ; free virtual = 12386
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 2878.617 ; gain = 1948.137 ; free physical = 1763 ; free virtual = 12386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 2878.617 ; gain = 1948.137 ; free physical = 1763 ; free virtual = 12386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 2878.617 ; gain = 1948.137 ; free physical = 1763 ; free virtual = 12386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 2878.617 ; gain = 1948.137 ; free physical = 1763 ; free virtual = 12386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 2878.617 ; gain = 1948.137 ; free physical = 1763 ; free virtual = 12386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_1                 |         1|
|2     |design_1_auto_ds_1              |         1|
|3     |design_1_auto_pc_1              |         1|
|4     |design_1_rst_ps8_0_100M_0       |         1|
|5     |design_1_util_vector_logic_0_0  |         1|
|6     |design_1_v_hdmi_tx_ss_0_0       |         1|
|7     |design_1_v_tpg_0_0              |         1|
|8     |design_1_vid_phy_controller_0_0 |         1|
|9     |design_1_xlconstant_0_0         |         1|
|10    |design_1_zynq_ultra_ps_e_0_0    |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_auto_ds_1              |     1|
|2     |design_1_auto_pc_1              |     1|
|3     |design_1_rst_ps8_0_100M_0       |     1|
|4     |design_1_util_vector_logic_0_0  |     1|
|5     |design_1_v_hdmi_tx_ss_0_0       |     1|
|6     |design_1_v_tpg_0_0              |     1|
|7     |design_1_vid_phy_controller_0_0 |     1|
|8     |design_1_xbar_1                 |     1|
|9     |design_1_xlconstant_0_0         |     1|
|10    |design_1_zynq_ultra_ps_e_0_0    |     1|
|11    |IBUF                            |     2|
|12    |OBUF                            |     7|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  2235|
|2     |  design_1_i           |design_1                      |  2226|
|3     |    ps8_0_axi_periph_1 |design_1_ps8_0_axi_periph_1_0 |   941|
|4     |      s00_couplers     |s00_couplers_imp_1VXTOR1      |   519|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 2878.617 ; gain = 1948.137 ; free physical = 1763 ; free virtual = 12386
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2878.617 ; gain = 754.086 ; free physical = 1762 ; free virtual = 12385
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 2878.625 ; gain = 1948.145 ; free physical = 1763 ; free virtual = 12386
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2907.617 ; gain = 1434.719 ; free physical = 1735 ; free virtual = 12359
INFO: [Common 17-1381] The checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu_hdmi/zcu_hdmi.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2907.617 ; gain = 0.000 ; free physical = 1735 ; free virtual = 12358
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 21:10:40 2017...
