
front.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000abe0  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000a8  20000000  0000abe0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000021cc  200000a8  0000ac88  000200a8  2**2
                  ALLOC
  3 .stack        00002004  20002274  0000ce54  000200a8  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
  5 .comment      0000008c  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
  6 .debug_info   00054468  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000706d  00000000  00000000  000745c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000d4a4  00000000  00000000  0007b631  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ca0  00000000  00000000  00088ad5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000011f8  00000000  00000000  00089775  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00022974  00000000  00000000  0008a96d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001d44e  00000000  00000000  000ad2e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00089e3e  00000000  00000000  000ca72f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002ea4  00000000  00000000  00154570  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20004278 	.word	0x20004278
       4:	000029c1 	.word	0x000029c1
       8:	000029bd 	.word	0x000029bd
       c:	000029bd 	.word	0x000029bd
	...
      2c:	000029bd 	.word	0x000029bd
	...
      38:	000029bd 	.word	0x000029bd
      3c:	000029bd 	.word	0x000029bd
      40:	000029bd 	.word	0x000029bd
      44:	000029bd 	.word	0x000029bd
      48:	000029bd 	.word	0x000029bd
      4c:	000029bd 	.word	0x000029bd
      50:	00000cad 	.word	0x00000cad
      54:	000029bd 	.word	0x000029bd
      58:	000029bd 	.word	0x000029bd
      5c:	000029bd 	.word	0x000029bd
      60:	000029bd 	.word	0x000029bd
      64:	000012b1 	.word	0x000012b1
      68:	000012c1 	.word	0x000012c1
      6c:	000012d1 	.word	0x000012d1
      70:	000012e1 	.word	0x000012e1
      74:	000012f1 	.word	0x000012f1
      78:	00001301 	.word	0x00001301
      7c:	00000709 	.word	0x00000709
      80:	00000719 	.word	0x00000719
      84:	00000729 	.word	0x00000729
      88:	00002655 	.word	0x00002655
      8c:	00002665 	.word	0x00002665
      90:	00002675 	.word	0x00002675
	...
      9c:	000029bd 	.word	0x000029bd
      a0:	000029bd 	.word	0x000029bd
      a4:	00000000 	.word	0x00000000
      a8:	000029bd 	.word	0x000029bd
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200000a8 	.word	0x200000a8
      d4:	00000000 	.word	0x00000000
      d8:	0000abe0 	.word	0x0000abe0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000ac 	.word	0x200000ac
     108:	0000abe0 	.word	0x0000abe0
     10c:	0000abe0 	.word	0x0000abe0
     110:	00000000 	.word	0x00000000

00000114 <artist_init_maze>:
*/

#include "Maze.h"

void artist_init_maze (void) {
	artist_front.maze_status = STOP;
     114:	2103      	movs	r1, #3
     116:	23d8      	movs	r3, #216	; 0xd8
     118:	4a01      	ldr	r2, [pc, #4]	; (120 <artist_init_maze+0xc>)
     11a:	54d1      	strb	r1, [r2, r3]
}
     11c:	4770      	bx	lr
     11e:	46c0      	nop			; (mov r8, r8)
     120:	20000790 	.word	0x20000790

00000124 <sendDonePKT>:
	//}
	//return true;
//}

void sendDonePKT(NWK_DataReq_t *req) {
	sendBusy = false;
     124:	2200      	movs	r2, #0
     126:	4b01      	ldr	r3, [pc, #4]	; (12c <sendDonePKT+0x8>)
     128:	701a      	strb	r2, [r3, #0]
}
     12a:	4770      	bx	lr
     12c:	200000c5 	.word	0x200000c5

00000130 <sendLNOK>:

void sendLNOK(void) {
     130:	b510      	push	{r4, lr}
	if(sendBusy)
     132:	4b0a      	ldr	r3, [pc, #40]	; (15c <sendLNOK+0x2c>)
     134:	781b      	ldrb	r3, [r3, #0]
     136:	2b00      	cmp	r3, #0
     138:	d10f      	bne.n	15a <sendLNOK+0x2a>
	return;
	
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     13a:	4809      	ldr	r0, [pc, #36]	; (160 <sendLNOK+0x30>)
     13c:	330a      	adds	r3, #10
     13e:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     140:	2401      	movs	r4, #1
     142:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     144:	7344      	strb	r4, [r0, #13]
	appDataReq.data = lnok;
     146:	4b07      	ldr	r3, [pc, #28]	; (164 <sendLNOK+0x34>)
     148:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     14a:	2305      	movs	r3, #5
     14c:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     14e:	4b06      	ldr	r3, [pc, #24]	; (168 <sendLNOK+0x38>)
     150:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     152:	4b06      	ldr	r3, [pc, #24]	; (16c <sendLNOK+0x3c>)
     154:	4798      	blx	r3
	
	sendBusy = true;
     156:	4b01      	ldr	r3, [pc, #4]	; (15c <sendLNOK+0x2c>)
     158:	701c      	strb	r4, [r3, #0]
}
     15a:	bd10      	pop	{r4, pc}
     15c:	200000c5 	.word	0x200000c5
     160:	2000086c 	.word	0x2000086c
     164:	200020d4 	.word	0x200020d4
     168:	00000125 	.word	0x00000125
     16c:	00002c85 	.word	0x00002c85

00000170 <sendNACK>:
void sendNACK(void) {
     170:	b510      	push	{r4, lr}
	if(sendBusy)
     172:	4b0a      	ldr	r3, [pc, #40]	; (19c <sendNACK+0x2c>)
     174:	781b      	ldrb	r3, [r3, #0]
     176:	2b00      	cmp	r3, #0
     178:	d10f      	bne.n	19a <sendNACK+0x2a>
	return;
	
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     17a:	4809      	ldr	r0, [pc, #36]	; (1a0 <sendNACK+0x30>)
     17c:	330a      	adds	r3, #10
     17e:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     180:	2401      	movs	r4, #1
     182:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     184:	7344      	strb	r4, [r0, #13]
	appDataReq.data = nack;
     186:	4b07      	ldr	r3, [pc, #28]	; (1a4 <sendNACK+0x34>)
     188:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     18a:	2305      	movs	r3, #5
     18c:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     18e:	4b06      	ldr	r3, [pc, #24]	; (1a8 <sendNACK+0x38>)
     190:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     192:	4b06      	ldr	r3, [pc, #24]	; (1ac <sendNACK+0x3c>)
     194:	4798      	blx	r3
	
	sendBusy = true;
     196:	4b01      	ldr	r3, [pc, #4]	; (19c <sendNACK+0x2c>)
     198:	701c      	strb	r4, [r3, #0]
}
     19a:	bd10      	pop	{r4, pc}
     19c:	200000c5 	.word	0x200000c5
     1a0:	2000086c 	.word	0x2000086c
     1a4:	200020e0 	.word	0x200020e0
     1a8:	00000125 	.word	0x00000125
     1ac:	00002c85 	.word	0x00002c85

000001b0 <sendMDOK>:
void sendMDOK(void) {
     1b0:	b510      	push	{r4, lr}
	if(sendBusy)
     1b2:	4b0a      	ldr	r3, [pc, #40]	; (1dc <sendMDOK+0x2c>)
     1b4:	781b      	ldrb	r3, [r3, #0]
     1b6:	2b00      	cmp	r3, #0
     1b8:	d10f      	bne.n	1da <sendMDOK+0x2a>
	return;
	
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     1ba:	4809      	ldr	r0, [pc, #36]	; (1e0 <sendMDOK+0x30>)
     1bc:	330a      	adds	r3, #10
     1be:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     1c0:	2401      	movs	r4, #1
     1c2:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     1c4:	7344      	strb	r4, [r0, #13]
	appDataReq.data = mdok;
     1c6:	4b07      	ldr	r3, [pc, #28]	; (1e4 <sendMDOK+0x34>)
     1c8:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     1ca:	2305      	movs	r3, #5
     1cc:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     1ce:	4b06      	ldr	r3, [pc, #24]	; (1e8 <sendMDOK+0x38>)
     1d0:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     1d2:	4b06      	ldr	r3, [pc, #24]	; (1ec <sendMDOK+0x3c>)
     1d4:	4798      	blx	r3
	
	sendBusy = true;
     1d6:	4b01      	ldr	r3, [pc, #4]	; (1dc <sendMDOK+0x2c>)
     1d8:	701c      	strb	r4, [r3, #0]
}
     1da:	bd10      	pop	{r4, pc}
     1dc:	200000c5 	.word	0x200000c5
     1e0:	2000086c 	.word	0x2000086c
     1e4:	2000088c 	.word	0x2000088c
     1e8:	00000125 	.word	0x00000125
     1ec:	00002c85 	.word	0x00002c85

000001f0 <artist_radio_configure>:
#include "Radio.h"   

Image_frame image_frame;
Radio_state my_state = RECVMODE;

void artist_radio_configure() {
     1f0:	b570      	push	{r4, r5, r6, lr}
	strcpy(nack, "NACK\0");
     1f2:	4c0b      	ldr	r4, [pc, #44]	; (220 <artist_radio_configure+0x30>)
     1f4:	2205      	movs	r2, #5
     1f6:	0021      	movs	r1, r4
     1f8:	480a      	ldr	r0, [pc, #40]	; (224 <artist_radio_configure+0x34>)
     1fa:	4d0b      	ldr	r5, [pc, #44]	; (228 <artist_radio_configure+0x38>)
     1fc:	47a8      	blx	r5
	strcpy(lnok, "LNOK\0");
     1fe:	0021      	movs	r1, r4
     200:	3108      	adds	r1, #8
     202:	2205      	movs	r2, #5
     204:	4809      	ldr	r0, [pc, #36]	; (22c <artist_radio_configure+0x3c>)
     206:	47a8      	blx	r5
	strcpy(mdok, "MDOK\0");
     208:	0021      	movs	r1, r4
     20a:	3110      	adds	r1, #16
     20c:	2205      	movs	r2, #5
     20e:	4808      	ldr	r0, [pc, #32]	; (230 <artist_radio_configure+0x40>)
     210:	47a8      	blx	r5
	
	receivedLine = 0;
     212:	2300      	movs	r3, #0
     214:	4a07      	ldr	r2, [pc, #28]	; (234 <artist_radio_configure+0x44>)
     216:	6013      	str	r3, [r2, #0]
	sendBusy = false;
     218:	4a07      	ldr	r2, [pc, #28]	; (238 <artist_radio_configure+0x48>)
     21a:	7013      	strb	r3, [r2, #0]
}
     21c:	bd70      	pop	{r4, r5, r6, pc}
     21e:	46c0      	nop			; (mov r8, r8)
     220:	0000a780 	.word	0x0000a780
     224:	200020e0 	.word	0x200020e0
     228:	000051ed 	.word	0x000051ed
     22c:	200020d4 	.word	0x200020d4
     230:	2000088c 	.word	0x2000088c
     234:	200020dc 	.word	0x200020dc
     238:	200000c5 	.word	0x200000c5

0000023c <handle_recvMode>:

void handle_recvMode(NWK_DataInd_t *ind) {
     23c:	b510      	push	{r4, lr}
	//printf("gogo!\n");
	if(ind->data[0] == 0x01 && ind->data[1] == 0x02) {
     23e:	6883      	ldr	r3, [r0, #8]
     240:	781a      	ldrb	r2, [r3, #0]
     242:	2a01      	cmp	r2, #1
     244:	d118      	bne.n	278 <handle_recvMode+0x3c>
     246:	785a      	ldrb	r2, [r3, #1]
     248:	2a02      	cmp	r2, #2
     24a:	d115      	bne.n	278 <handle_recvMode+0x3c>
		switch(ind->data[4]) { 
     24c:	791b      	ldrb	r3, [r3, #4]
     24e:	2b03      	cmp	r3, #3
     250:	d002      	beq.n	258 <handle_recvMode+0x1c>
     252:	2b04      	cmp	r3, #4
     254:	d00a      	beq.n	26c <handle_recvMode+0x30>
     256:	e00f      	b.n	278 <handle_recvMode+0x3c>
			case 0x01 : //Go forward
				break;
			case 0x02 : //Move 360 degree
				break;
			case 0x03 : //Draw
				printf("DRAW MODE\n");
     258:	4808      	ldr	r0, [pc, #32]	; (27c <handle_recvMode+0x40>)
     25a:	4b09      	ldr	r3, [pc, #36]	; (280 <handle_recvMode+0x44>)
     25c:	4798      	blx	r3
				my_state = RECVFRAME;
     25e:	2201      	movs	r2, #1
     260:	4b08      	ldr	r3, [pc, #32]	; (284 <handle_recvMode+0x48>)
     262:	701a      	strb	r2, [r3, #0]
				SYS_TimerStart(&sendM);
     264:	4808      	ldr	r0, [pc, #32]	; (288 <handle_recvMode+0x4c>)
     266:	4b09      	ldr	r3, [pc, #36]	; (28c <handle_recvMode+0x50>)
     268:	4798      	blx	r3
				break;
     26a:	e005      	b.n	278 <handle_recvMode+0x3c>
			case 0x04 :	//Maze
				printf("MAZE MODE\n");
     26c:	4808      	ldr	r0, [pc, #32]	; (290 <handle_recvMode+0x54>)
     26e:	4b04      	ldr	r3, [pc, #16]	; (280 <handle_recvMode+0x44>)
     270:	4798      	blx	r3
				SYS_TimerStart(&sendM);
     272:	4805      	ldr	r0, [pc, #20]	; (288 <handle_recvMode+0x4c>)
     274:	4b05      	ldr	r3, [pc, #20]	; (28c <handle_recvMode+0x50>)
     276:	4798      	blx	r3
				break;	
		}
	}	
}
     278:	bd10      	pop	{r4, pc}
     27a:	46c0      	nop			; (mov r8, r8)
     27c:	0000a798 	.word	0x0000a798
     280:	00005c1d 	.word	0x00005c1d
     284:	200000c4 	.word	0x200000c4
     288:	200000dc 	.word	0x200000dc
     28c:	00004155 	.word	0x00004155
     290:	0000a7a4 	.word	0x0000a7a4

00000294 <handle_recvFrame>:

void handle_recvFrame(NWK_DataInd_t *ind) {
     294:	b510      	push	{r4, lr}
	
	image_frame.height = ind->data[0];
     296:	6883      	ldr	r3, [r0, #8]
     298:	7819      	ldrb	r1, [r3, #0]
     29a:	4c0c      	ldr	r4, [pc, #48]	; (2cc <handle_recvFrame+0x38>)
     29c:	7021      	strb	r1, [r4, #0]
	image_frame.width = ind->data[1];	
     29e:	785a      	ldrb	r2, [r3, #1]
     2a0:	7062      	strb	r2, [r4, #1]
	printf("%d %d\n", image_frame.height, image_frame.width);
     2a2:	480b      	ldr	r0, [pc, #44]	; (2d0 <handle_recvFrame+0x3c>)
     2a4:	4b0b      	ldr	r3, [pc, #44]	; (2d4 <handle_recvFrame+0x40>)
     2a6:	4798      	blx	r3
	
	if(image_frame.height == 30 || image_frame.width == 30) {
     2a8:	7823      	ldrb	r3, [r4, #0]
     2aa:	2b1e      	cmp	r3, #30
     2ac:	d003      	beq.n	2b6 <handle_recvFrame+0x22>
     2ae:	4b07      	ldr	r3, [pc, #28]	; (2cc <handle_recvFrame+0x38>)
     2b0:	785b      	ldrb	r3, [r3, #1]
     2b2:	2b1e      	cmp	r3, #30
     2b4:	d105      	bne.n	2c2 <handle_recvFrame+0x2e>
		SYS_TimerStart(&sendL);		my_state = RECVLINE;
     2b6:	4808      	ldr	r0, [pc, #32]	; (2d8 <handle_recvFrame+0x44>)
     2b8:	4b08      	ldr	r3, [pc, #32]	; (2dc <handle_recvFrame+0x48>)
     2ba:	4798      	blx	r3
     2bc:	2202      	movs	r2, #2
     2be:	4b08      	ldr	r3, [pc, #32]	; (2e0 <handle_recvFrame+0x4c>)
     2c0:	701a      	strb	r2, [r3, #0]
	}
				
	receivedLine = 0;
     2c2:	2200      	movs	r2, #0
     2c4:	4b07      	ldr	r3, [pc, #28]	; (2e4 <handle_recvFrame+0x50>)
     2c6:	601a      	str	r2, [r3, #0]
}
     2c8:	bd10      	pop	{r4, pc}
     2ca:	46c0      	nop			; (mov r8, r8)
     2cc:	200020e8 	.word	0x200020e8
     2d0:	0000a7b0 	.word	0x0000a7b0
     2d4:	00005afd 	.word	0x00005afd
     2d8:	200000c8 	.word	0x200000c8
     2dc:	00004155 	.word	0x00004155
     2e0:	200000c4 	.word	0x200000c4
     2e4:	200020dc 	.word	0x200020dc

000002e8 <handle_recvLine>:

void handle_recvLine(NWK_DataInd_t *ind) {
     2e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     2ea:	464f      	mov	r7, r9
     2ec:	4646      	mov	r6, r8
     2ee:	b4c0      	push	{r6, r7}
	int packet_num = ind->data[0];
     2f0:	6883      	ldr	r3, [r0, #8]
     2f2:	781c      	ldrb	r4, [r3, #0]
     2f4:	0161      	lsls	r1, r4, #5
     2f6:	1b09      	subs	r1, r1, r4
     2f8:	4b22      	ldr	r3, [pc, #136]	; (384 <handle_recvLine+0x9c>)
     2fa:	18c9      	adds	r1, r1, r3
	
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     2fc:	2300      	movs	r3, #0
		r_data[packet_num][i] = ind->data[i];
     2fe:	6882      	ldr	r2, [r0, #8]
     300:	5cd2      	ldrb	r2, [r2, r3]
     302:	54ca      	strb	r2, [r1, r3]
}

void handle_recvLine(NWK_DataInd_t *ind) {
	int packet_num = ind->data[0];
	
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     304:	3301      	adds	r3, #1
     306:	2b1f      	cmp	r3, #31
     308:	d1f9      	bne.n	2fe <handle_recvLine+0x16>
		r_data[packet_num][i] = ind->data[i];
	}
	
	if(packet_num == receivedLine) {
     30a:	4b1f      	ldr	r3, [pc, #124]	; (388 <handle_recvLine+0xa0>)
     30c:	681b      	ldr	r3, [r3, #0]
     30e:	429c      	cmp	r4, r3
     310:	d107      	bne.n	322 <handle_recvLine+0x3a>
		SYS_TimerStart(&sendL);
     312:	481e      	ldr	r0, [pc, #120]	; (38c <handle_recvLine+0xa4>)
     314:	4b1e      	ldr	r3, [pc, #120]	; (390 <handle_recvLine+0xa8>)
     316:	4798      	blx	r3
		receivedLine++;
     318:	4a1b      	ldr	r2, [pc, #108]	; (388 <handle_recvLine+0xa0>)
     31a:	6813      	ldr	r3, [r2, #0]
     31c:	3301      	adds	r3, #1
     31e:	6013      	str	r3, [r2, #0]
     320:	e005      	b.n	32e <handle_recvLine+0x46>
	}
	
	else if(packet_num == receivedLine - 1) {
     322:	3b01      	subs	r3, #1
     324:	429c      	cmp	r4, r3
     326:	d102      	bne.n	32e <handle_recvLine+0x46>
		SYS_TimerStart(&sendN);
     328:	481a      	ldr	r0, [pc, #104]	; (394 <handle_recvLine+0xac>)
     32a:	4b19      	ldr	r3, [pc, #100]	; (390 <handle_recvLine+0xa8>)
     32c:	4798      	blx	r3
	}
	
	if(receivedLine == image_frame.height) {
     32e:	4b1a      	ldr	r3, [pc, #104]	; (398 <handle_recvLine+0xb0>)
     330:	781b      	ldrb	r3, [r3, #0]
     332:	4a15      	ldr	r2, [pc, #84]	; (388 <handle_recvLine+0xa0>)
     334:	6812      	ldr	r2, [r2, #0]
     336:	4293      	cmp	r3, r2
     338:	d11f      	bne.n	37a <handle_recvLine+0x92>
		my_state = RECVMODE;
     33a:	2100      	movs	r1, #0
     33c:	4a17      	ldr	r2, [pc, #92]	; (39c <handle_recvLine+0xb4>)
     33e:	7011      	strb	r1, [r2, #0]
		for(int i = 0; i<image_frame.height; i++) {
     340:	2b00      	cmp	r3, #0
     342:	dd1a      	ble.n	37a <handle_recvLine+0x92>
     344:	4c0f      	ldr	r4, [pc, #60]	; (384 <handle_recvLine+0x9c>)
     346:	2300      	movs	r3, #0
     348:	4698      	mov	r8, r3
			for(int j = 0; j<MAX_FRAME_SIZE + 1; j++) {
				printf("%2d", r_data[i][j]);
     34a:	4e15      	ldr	r6, [pc, #84]	; (3a0 <handle_recvLine+0xb8>)
     34c:	4f15      	ldr	r7, [pc, #84]	; (3a4 <handle_recvLine+0xbc>)
			}
			printf("\n");
     34e:	4b16      	ldr	r3, [pc, #88]	; (3a8 <handle_recvLine+0xc0>)
     350:	4699      	mov	r9, r3
     352:	e00f      	b.n	374 <handle_recvLine+0x8c>
	
	if(receivedLine == image_frame.height) {
		my_state = RECVMODE;
		for(int i = 0; i<image_frame.height; i++) {
			for(int j = 0; j<MAX_FRAME_SIZE + 1; j++) {
				printf("%2d", r_data[i][j]);
     354:	7821      	ldrb	r1, [r4, #0]
     356:	0030      	movs	r0, r6
     358:	47b8      	blx	r7
     35a:	3401      	adds	r4, #1
	}
	
	if(receivedLine == image_frame.height) {
		my_state = RECVMODE;
		for(int i = 0; i<image_frame.height; i++) {
			for(int j = 0; j<MAX_FRAME_SIZE + 1; j++) {
     35c:	42a5      	cmp	r5, r4
     35e:	d1f9      	bne.n	354 <handle_recvLine+0x6c>
				printf("%2d", r_data[i][j]);
			}
			printf("\n");
     360:	200a      	movs	r0, #10
     362:	47c8      	blx	r9
		SYS_TimerStart(&sendN);
	}
	
	if(receivedLine == image_frame.height) {
		my_state = RECVMODE;
		for(int i = 0; i<image_frame.height; i++) {
     364:	2301      	movs	r3, #1
     366:	469c      	mov	ip, r3
     368:	44e0      	add	r8, ip
     36a:	002c      	movs	r4, r5
     36c:	4b0a      	ldr	r3, [pc, #40]	; (398 <handle_recvLine+0xb0>)
     36e:	781b      	ldrb	r3, [r3, #0]
     370:	4543      	cmp	r3, r8
     372:	dd02      	ble.n	37a <handle_recvLine+0x92>
     374:	0025      	movs	r5, r4
     376:	351f      	adds	r5, #31
     378:	e7ec      	b.n	354 <handle_recvLine+0x6c>
				printf("%2d", r_data[i][j]);
			}
			printf("\n");
		}
	}
}
     37a:	bc0c      	pop	{r2, r3}
     37c:	4690      	mov	r8, r2
     37e:	4699      	mov	r9, r3
     380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     382:	46c0      	nop			; (mov r8, r8)
     384:	20000894 	.word	0x20000894
     388:	200020dc 	.word	0x200020dc
     38c:	200000c8 	.word	0x200000c8
     390:	00004155 	.word	0x00004155
     394:	200000f0 	.word	0x200000f0
     398:	200020e8 	.word	0x200020e8
     39c:	200000c4 	.word	0x200000c4
     3a0:	0000a7b8 	.word	0x0000a7b8
     3a4:	00005afd 	.word	0x00005afd
     3a8:	00005b31 	.word	0x00005b31

000003ac <receivePKT>:

bool receivePKT(NWK_DataInd_t *ind) {
     3ac:	b510      	push	{r4, lr}
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
     3ae:	2280      	movs	r2, #128	; 0x80
     3b0:	0312      	lsls	r2, r2, #12
     3b2:	4b0a      	ldr	r3, [pc, #40]	; (3dc <receivePKT+0x30>)
     3b4:	61da      	str	r2, [r3, #28]
	LED_Toggle(LED0);
	
	switch (my_state) {
     3b6:	4b0a      	ldr	r3, [pc, #40]	; (3e0 <receivePKT+0x34>)
     3b8:	781b      	ldrb	r3, [r3, #0]
     3ba:	2b01      	cmp	r3, #1
     3bc:	d007      	beq.n	3ce <receivePKT+0x22>
     3be:	2b00      	cmp	r3, #0
     3c0:	d002      	beq.n	3c8 <receivePKT+0x1c>
     3c2:	2b02      	cmp	r3, #2
     3c4:	d006      	beq.n	3d4 <receivePKT+0x28>
     3c6:	e007      	b.n	3d8 <receivePKT+0x2c>
		case RECVMODE :
			handle_recvMode(ind);
     3c8:	4b06      	ldr	r3, [pc, #24]	; (3e4 <receivePKT+0x38>)
     3ca:	4798      	blx	r3
			break;
     3cc:	e004      	b.n	3d8 <receivePKT+0x2c>
			
		case RECVFRAME :
			handle_recvFrame(ind);
     3ce:	4b06      	ldr	r3, [pc, #24]	; (3e8 <receivePKT+0x3c>)
     3d0:	4798      	blx	r3
			break;
     3d2:	e001      	b.n	3d8 <receivePKT+0x2c>
			
		case RECVLINE :
			handle_recvLine(ind);
     3d4:	4b05      	ldr	r3, [pc, #20]	; (3ec <receivePKT+0x40>)
     3d6:	4798      	blx	r3
			break;
	}
	return true;
}
     3d8:	2001      	movs	r0, #1
     3da:	bd10      	pop	{r4, pc}
     3dc:	41004400 	.word	0x41004400
     3e0:	200000c4 	.word	0x200000c4
     3e4:	0000023d 	.word	0x0000023d
     3e8:	00000295 	.word	0x00000295
     3ec:	000002e9 	.word	0x000002e9

000003f0 <radioInit>:
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}

void radioInit(void) {
     3f0:	b510      	push	{r4, lr}
	artist_radio_configure();
     3f2:	4b12      	ldr	r3, [pc, #72]	; (43c <radioInit+0x4c>)
     3f4:	4798      	blx	r3
	
	NWK_SetAddr(ARTIST_FRONT_ADDR);  //주소 설정
     3f6:	200b      	movs	r0, #11
     3f8:	4b11      	ldr	r3, [pc, #68]	; (440 <radioInit+0x50>)
     3fa:	4798      	blx	r3
	NWK_SetPanId(APP_PANID);  //PANID : Personal Area Network ID
     3fc:	4811      	ldr	r0, [pc, #68]	; (444 <radioInit+0x54>)
     3fe:	4b12      	ldr	r3, [pc, #72]	; (448 <radioInit+0x58>)
     400:	4798      	blx	r3
	PHY_SetChannel(ARTIST_CHANNEL);
     402:	200e      	movs	r0, #14
     404:	4b11      	ldr	r3, [pc, #68]	; (44c <radioInit+0x5c>)
     406:	4798      	blx	r3
	PHY_SetRxState(true);
     408:	2001      	movs	r0, #1
     40a:	4b11      	ldr	r3, [pc, #68]	; (450 <radioInit+0x60>)
     40c:	4798      	blx	r3
	NWK_OpenEndpoint(APP_ENDPOINT, receivePKT);
     40e:	4911      	ldr	r1, [pc, #68]	; (454 <radioInit+0x64>)
     410:	2001      	movs	r0, #1
     412:	4b11      	ldr	r3, [pc, #68]	; (458 <radioInit+0x68>)
     414:	4798      	blx	r3
	
	sendL.interval = 100;
     416:	4b11      	ldr	r3, [pc, #68]	; (45c <radioInit+0x6c>)
     418:	2164      	movs	r1, #100	; 0x64
     41a:	6099      	str	r1, [r3, #8]
	sendL.mode = SYS_TIMER_INTERVAL_MODE;
     41c:	2200      	movs	r2, #0
     41e:	731a      	strb	r2, [r3, #12]
	sendL.handler = sendLNOK;
     420:	480f      	ldr	r0, [pc, #60]	; (460 <radioInit+0x70>)
     422:	6118      	str	r0, [r3, #16]
	
	sendN.interval = 100;
     424:	4b0f      	ldr	r3, [pc, #60]	; (464 <radioInit+0x74>)
     426:	6099      	str	r1, [r3, #8]
	sendN.mode = SYS_TIMER_INTERVAL_MODE;
     428:	731a      	strb	r2, [r3, #12]
	sendN.handler = sendNACK;
     42a:	480f      	ldr	r0, [pc, #60]	; (468 <radioInit+0x78>)
     42c:	6118      	str	r0, [r3, #16]
	
	sendM.interval = 100;
     42e:	4b0f      	ldr	r3, [pc, #60]	; (46c <radioInit+0x7c>)
     430:	6099      	str	r1, [r3, #8]
	sendM.mode = SYS_TIMER_INTERVAL_MODE;
     432:	731a      	strb	r2, [r3, #12]
	sendM.handler = sendMDOK;
     434:	4a0e      	ldr	r2, [pc, #56]	; (470 <radioInit+0x80>)
     436:	611a      	str	r2, [r3, #16]
}
     438:	bd10      	pop	{r4, pc}
     43a:	46c0      	nop			; (mov r8, r8)
     43c:	000001f1 	.word	0x000001f1
     440:	00002bdd 	.word	0x00002bdd
     444:	00004567 	.word	0x00004567
     448:	00002bf1 	.word	0x00002bf1
     44c:	00003e75 	.word	0x00003e75
     450:	00003e61 	.word	0x00003e61
     454:	000003ad 	.word	0x000003ad
     458:	00002c05 	.word	0x00002c05
     45c:	200000c8 	.word	0x200000c8
     460:	00000131 	.word	0x00000131
     464:	200000f0 	.word	0x200000f0
     468:	00000171 	.word	0x00000171
     46c:	200000dc 	.word	0x200000dc
     470:	000001b1 	.word	0x000001b1

00000474 <artist_ultrasonic_configure>:
 */
#include "TheArtist.h"
#include "UltraSonic.h"

void artist_ultrasonic_configure (struct artist_ultrasonic_module * module, uint8_t echo, uint8_t trig) {
	module->echo_pin	= echo; 
     474:	7001      	strb	r1, [r0, #0]
	module->trigger_pin = trig;  
     476:	7042      	strb	r2, [r0, #1]
	module->filter_large_change_counts = 0; 
     478:	2300      	movs	r3, #0
     47a:	7083      	strb	r3, [r0, #2]
	module->fliter_old_val = 0; 
     47c:	2300      	movs	r3, #0
     47e:	6043      	str	r3, [r0, #4]
}
     480:	4770      	bx	lr
     482:	46c0      	nop			; (mov r8, r8)

00000484 <artist_ultrasonic_gpio_init>:

void artist_ultrasonic_gpio_init() {
     484:	b5f0      	push	{r4, r5, r6, r7, lr}
     486:	b085      	sub	sp, #20
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     488:	a903      	add	r1, sp, #12
     48a:	2201      	movs	r2, #1
     48c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     48e:	2300      	movs	r3, #0
     490:	708b      	strb	r3, [r1, #2]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     492:	ad02      	add	r5, sp, #8
     494:	702b      	strb	r3, [r5, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     496:	706a      	strb	r2, [r5, #1]
	config->powersave  = false;
     498:	70ab      	strb	r3, [r5, #2]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     49a:	4668      	mov	r0, sp
     49c:	7003      	strb	r3, [r0, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     49e:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
     4a0:	7083      	strb	r3, [r0, #2]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     4a2:	ac01      	add	r4, sp, #4
     4a4:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     4a6:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
     4a8:	70a3      	strb	r3, [r4, #2]
	port_get_config_defaults(&pin_config_trig);
	port_get_config_defaults(&pin_config_echo_center);
	port_get_config_defaults(&pin_config_echo_right);
	port_get_config_defaults(&pin_config_echo_left);

	pin_config_trig.direction			=	PORT_PIN_DIR_OUTPUT;
     4aa:	700a      	strb	r2, [r1, #0]
	
	pin_config_echo_right.direction		=	PORT_PIN_DIR_INPUT;
	pin_config_echo_right.input_pull	=	PORT_PIN_PULL_UP;
	
	
	port_pin_set_config(artist_front.us_instance_center.trigger_pin, &pin_config_trig);
     4ac:	4f09      	ldr	r7, [pc, #36]	; (4d4 <artist_ultrasonic_gpio_init+0x50>)
     4ae:	33b5      	adds	r3, #181	; 0xb5
     4b0:	5cf8      	ldrb	r0, [r7, r3]
     4b2:	4e09      	ldr	r6, [pc, #36]	; (4d8 <artist_ultrasonic_gpio_init+0x54>)
     4b4:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_center.echo_pin, &pin_config_echo_center);
     4b6:	23b4      	movs	r3, #180	; 0xb4
     4b8:	5cf8      	ldrb	r0, [r7, r3]
     4ba:	0029      	movs	r1, r5
     4bc:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_left.echo_pin, &pin_config_echo_left);
     4be:	23bc      	movs	r3, #188	; 0xbc
     4c0:	5cf8      	ldrb	r0, [r7, r3]
     4c2:	0021      	movs	r1, r4
     4c4:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_right.echo_pin, &pin_config_echo_right); 
     4c6:	23c4      	movs	r3, #196	; 0xc4
     4c8:	5cf8      	ldrb	r0, [r7, r3]
     4ca:	4669      	mov	r1, sp
     4cc:	47b0      	blx	r6
}
     4ce:	b005      	add	sp, #20
     4d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4d2:	46c0      	nop			; (mov r8, r8)
     4d4:	20000790 	.word	0x20000790
     4d8:	00000e21 	.word	0x00000e21

000004dc <artist_ultrasonic_get_value>:
	printf("%5.2f, %5.2f, %5.2f\n", 
				artist_front.left_distance, 
				artist_front.center_distance, 
				artist_front.right_distance);  
}
float artist_ultrasonic_get_value(struct artist_ultrasonic_module * const module) {
     4dc:	b5f0      	push	{r4, r5, r6, r7, lr}
     4de:	b083      	sub	sp, #12
     4e0:	0004      	movs	r4, r0
	// TODO : use timer callback function!
	uint16_t start, end;
	uint16_t count = 0;
	
	port_pin_set_output_level(module->trigger_pin, false);
     4e2:	7843      	ldrb	r3, [r0, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     4e4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     4e6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     4e8:	2900      	cmp	r1, #0
     4ea:	d104      	bne.n	4f6 <artist_ultrasonic_get_value+0x1a>
		return &(ports[port_index]->Group[group_index]);
     4ec:	095a      	lsrs	r2, r3, #5
     4ee:	01d2      	lsls	r2, r2, #7
     4f0:	495d      	ldr	r1, [pc, #372]	; (668 <artist_ultrasonic_get_value+0x18c>)
     4f2:	468c      	mov	ip, r1
     4f4:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     4f6:	211f      	movs	r1, #31
     4f8:	400b      	ands	r3, r1
     4fa:	391e      	subs	r1, #30
     4fc:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     4fe:	6151      	str	r1, [r2, #20]
	delay_us(40);
     500:	2028      	movs	r0, #40	; 0x28
     502:	4b5a      	ldr	r3, [pc, #360]	; (66c <artist_ultrasonic_get_value+0x190>)
     504:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, true);
     506:	7863      	ldrb	r3, [r4, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     508:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     50a:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     50c:	2900      	cmp	r1, #0
     50e:	d104      	bne.n	51a <artist_ultrasonic_get_value+0x3e>
		return &(ports[port_index]->Group[group_index]);
     510:	095a      	lsrs	r2, r3, #5
     512:	01d2      	lsls	r2, r2, #7
     514:	4954      	ldr	r1, [pc, #336]	; (668 <artist_ultrasonic_get_value+0x18c>)
     516:	468c      	mov	ip, r1
     518:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     51a:	211f      	movs	r1, #31
     51c:	400b      	ands	r3, r1
     51e:	391e      	subs	r1, #30
     520:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     522:	6191      	str	r1, [r2, #24]
	delay_us(10);
     524:	200a      	movs	r0, #10
     526:	4b51      	ldr	r3, [pc, #324]	; (66c <artist_ultrasonic_get_value+0x190>)
     528:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, false);
     52a:	7863      	ldrb	r3, [r4, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     52c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     52e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     530:	2900      	cmp	r1, #0
     532:	d104      	bne.n	53e <artist_ultrasonic_get_value+0x62>
		return &(ports[port_index]->Group[group_index]);
     534:	095a      	lsrs	r2, r3, #5
     536:	01d2      	lsls	r2, r2, #7
     538:	494b      	ldr	r1, [pc, #300]	; (668 <artist_ultrasonic_get_value+0x18c>)
     53a:	468c      	mov	ip, r1
     53c:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     53e:	211f      	movs	r1, #31
     540:	400b      	ands	r3, r1
     542:	391e      	subs	r1, #30
     544:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     546:	6151      	str	r1, [r2, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     548:	4b49      	ldr	r3, [pc, #292]	; (670 <artist_ultrasonic_get_value+0x194>)
     54a:	681a      	ldr	r2, [r3, #0]

	while (tc_is_syncing(module_inst)) {
     54c:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     54e:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     550:	438b      	bics	r3, r1
     552:	d1fc      	bne.n	54e <artist_ultrasonic_get_value+0x72>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
     554:	7113      	strb	r3, [r2, #4]

	while (tc_is_syncing(module_inst)) {
     556:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     558:	7bd3      	ldrb	r3, [r2, #15]
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;

	while (tc_is_syncing(module_inst)) {
     55a:	438b      	bics	r3, r1
     55c:	d1fc      	bne.n	558 <artist_ultrasonic_get_value+0x7c>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_RETRIGGER_Val);
     55e:	3340      	adds	r3, #64	; 0x40
     560:	7153      	strb	r3, [r2, #5]
	tc_start_counter(&(artist_front.tc_instance_ultrasonic)); 
	while (!(port_pin_get_input_level(module->echo_pin))) {
     562:	7823      	ldrb	r3, [r4, #0]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     564:	221f      	movs	r2, #31
     566:	401a      	ands	r2, r3
     568:	2001      	movs	r0, #1
     56a:	4090      	lsls	r0, r2
     56c:	09da      	lsrs	r2, r3, #7
     56e:	2100      	movs	r1, #0
     570:	2a00      	cmp	r2, #0
     572:	d104      	bne.n	57e <artist_ultrasonic_get_value+0xa2>
     574:	0959      	lsrs	r1, r3, #5
     576:	01c9      	lsls	r1, r1, #7
     578:	4b3b      	ldr	r3, [pc, #236]	; (668 <artist_ultrasonic_get_value+0x18c>)
     57a:	469c      	mov	ip, r3
     57c:	4461      	add	r1, ip
     57e:	4b3d      	ldr	r3, [pc, #244]	; (674 <artist_ultrasonic_get_value+0x198>)
     580:	e005      	b.n	58e <artist_ultrasonic_get_value+0xb2>
     582:	3b01      	subs	r3, #1
     584:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val; 
     586:	2b00      	cmp	r3, #0
     588:	d101      	bne.n	58e <artist_ultrasonic_get_value+0xb2>
     58a:	6860      	ldr	r0, [r4, #4]
     58c:	e069      	b.n	662 <artist_ultrasonic_get_value+0x186>

	return (port_base->IN.reg & pin_mask);
     58e:	6a0a      	ldr	r2, [r1, #32]
	delay_us(40);
	port_pin_set_output_level(module->trigger_pin, true);
	delay_us(10);
	port_pin_set_output_level(module->trigger_pin, false);
	tc_start_counter(&(artist_front.tc_instance_ultrasonic)); 
	while (!(port_pin_get_input_level(module->echo_pin))) {
     590:	4202      	tst	r2, r0
     592:	d0f6      	beq.n	582 <artist_ultrasonic_get_value+0xa6>
		count ++;
		if (count > 0xFF00) return module->fliter_old_val; 
	}
	count =0; 
	start = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     594:	4836      	ldr	r0, [pc, #216]	; (670 <artist_ultrasonic_get_value+0x194>)
     596:	4b38      	ldr	r3, [pc, #224]	; (678 <artist_ultrasonic_get_value+0x19c>)
     598:	4798      	blx	r3
     59a:	0005      	movs	r5, r0
	while ((port_pin_get_input_level(module->echo_pin)))  {
     59c:	7823      	ldrb	r3, [r4, #0]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     59e:	221f      	movs	r2, #31
     5a0:	401a      	ands	r2, r3
     5a2:	2001      	movs	r0, #1
     5a4:	4090      	lsls	r0, r2
     5a6:	09da      	lsrs	r2, r3, #7
     5a8:	2100      	movs	r1, #0
     5aa:	2a00      	cmp	r2, #0
     5ac:	d104      	bne.n	5b8 <artist_ultrasonic_get_value+0xdc>
     5ae:	0959      	lsrs	r1, r3, #5
     5b0:	01c9      	lsls	r1, r1, #7
     5b2:	4b2d      	ldr	r3, [pc, #180]	; (668 <artist_ultrasonic_get_value+0x18c>)
     5b4:	469c      	mov	ip, r3
     5b6:	4461      	add	r1, ip
     5b8:	4b2e      	ldr	r3, [pc, #184]	; (674 <artist_ultrasonic_get_value+0x198>)
     5ba:	e005      	b.n	5c8 <artist_ultrasonic_get_value+0xec>
     5bc:	3b01      	subs	r3, #1
     5be:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val;  
     5c0:	2b00      	cmp	r3, #0
     5c2:	d101      	bne.n	5c8 <artist_ultrasonic_get_value+0xec>
     5c4:	6860      	ldr	r0, [r4, #4]
     5c6:	e04c      	b.n	662 <artist_ultrasonic_get_value+0x186>

	return (port_base->IN.reg & pin_mask);
     5c8:	6a0a      	ldr	r2, [r1, #32]
		count ++;
		if (count > 0xFF00) return module->fliter_old_val; 
	}
	count =0; 
	start = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
	while ((port_pin_get_input_level(module->echo_pin)))  {
     5ca:	4202      	tst	r2, r0
     5cc:	d1f6      	bne.n	5bc <artist_ultrasonic_get_value+0xe0>
		count ++;
		if (count > 0xFF00) return module->fliter_old_val;  
	}
	end = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     5ce:	4e28      	ldr	r6, [pc, #160]	; (670 <artist_ultrasonic_get_value+0x194>)
     5d0:	0030      	movs	r0, r6
     5d2:	4b29      	ldr	r3, [pc, #164]	; (678 <artist_ultrasonic_get_value+0x19c>)
     5d4:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     5d6:	6832      	ldr	r2, [r6, #0]

	while (tc_is_syncing(module_inst)) {
     5d8:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     5da:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     5dc:	438b      	bics	r3, r1
     5de:	d1fc      	bne.n	5da <artist_ultrasonic_get_value+0xfe>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_STOP_Val);
     5e0:	3380      	adds	r3, #128	; 0x80
     5e2:	7153      	strb	r3, [r2, #5]
	tc_stop_counter(&(artist_front.tc_instance_ultrasonic));

	float new = ((float)(end - start)) * 0.017;
     5e4:	0400      	lsls	r0, r0, #16
     5e6:	0c03      	lsrs	r3, r0, #16
     5e8:	042d      	lsls	r5, r5, #16
     5ea:	0c2d      	lsrs	r5, r5, #16
     5ec:	1b58      	subs	r0, r3, r5
     5ee:	4f23      	ldr	r7, [pc, #140]	; (67c <artist_ultrasonic_get_value+0x1a0>)
     5f0:	47b8      	blx	r7
     5f2:	4b23      	ldr	r3, [pc, #140]	; (680 <artist_ultrasonic_get_value+0x1a4>)
     5f4:	4798      	blx	r3
     5f6:	4a23      	ldr	r2, [pc, #140]	; (684 <artist_ultrasonic_get_value+0x1a8>)
     5f8:	4b23      	ldr	r3, [pc, #140]	; (688 <artist_ultrasonic_get_value+0x1ac>)
     5fa:	4d24      	ldr	r5, [pc, #144]	; (68c <artist_ultrasonic_get_value+0x1b0>)
     5fc:	47a8      	blx	r5
     5fe:	4b24      	ldr	r3, [pc, #144]	; (690 <artist_ultrasonic_get_value+0x1b4>)
     600:	4798      	blx	r3
     602:	9001      	str	r0, [sp, #4]
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     604:	6865      	ldr	r5, [r4, #4]
	port_pin_set_config(artist_front.us_instance_right.echo_pin, &pin_config_echo_right); 
}
static float artist_HC_SR04_filter(struct artist_ultrasonic_module * module,
float new, float old, float FILTER_VAL ) {
	
	if (new > old * module->filter_large_change_counts ||
     606:	78a6      	ldrb	r6, [r4, #2]
     608:	0030      	movs	r0, r6
     60a:	47b8      	blx	r7
     60c:	1c07      	adds	r7, r0, #0
     60e:	1c01      	adds	r1, r0, #0
     610:	1c28      	adds	r0, r5, #0
     612:	4b20      	ldr	r3, [pc, #128]	; (694 <artist_ultrasonic_get_value+0x1b8>)
     614:	4798      	blx	r3
     616:	1c01      	adds	r1, r0, #0
     618:	9801      	ldr	r0, [sp, #4]
     61a:	4b1f      	ldr	r3, [pc, #124]	; (698 <artist_ultrasonic_get_value+0x1bc>)
     61c:	4798      	blx	r3
     61e:	2800      	cmp	r0, #0
     620:	d109      	bne.n	636 <artist_ultrasonic_get_value+0x15a>
     622:	1c39      	adds	r1, r7, #0
     624:	1c28      	adds	r0, r5, #0
     626:	4b1d      	ldr	r3, [pc, #116]	; (69c <artist_ultrasonic_get_value+0x1c0>)
     628:	4798      	blx	r3
     62a:	1c01      	adds	r1, r0, #0
     62c:	9801      	ldr	r0, [sp, #4]
     62e:	4b1c      	ldr	r3, [pc, #112]	; (6a0 <artist_ultrasonic_get_value+0x1c4>)
     630:	4798      	blx	r3
     632:	2800      	cmp	r0, #0
     634:	d008      	beq.n	648 <artist_ultrasonic_get_value+0x16c>
	new < old * 1/module->filter_large_change_counts ) {
		module->filter_large_change_counts ++;
     636:	1c73      	adds	r3, r6, #1
     638:	b2db      	uxtb	r3, r3
		if (module->filter_large_change_counts > 3)		
     63a:	2b03      	cmp	r3, #3
     63c:	d802      	bhi.n	644 <artist_ultrasonic_get_value+0x168>
static float artist_HC_SR04_filter(struct artist_ultrasonic_module * module,
float new, float old, float FILTER_VAL ) {
	
	if (new > old * module->filter_large_change_counts ||
	new < old * 1/module->filter_large_change_counts ) {
		module->filter_large_change_counts ++;
     63e:	70a3      	strb	r3, [r4, #2]
		if (module->filter_large_change_counts > 3)		
			module->filter_large_change_counts = 0;
		else 											
			new = old;
     640:	9501      	str	r5, [sp, #4]
     642:	e001      	b.n	648 <artist_ultrasonic_get_value+0x16c>
	
	if (new > old * module->filter_large_change_counts ||
	new < old * 1/module->filter_large_change_counts ) {
		module->filter_large_change_counts ++;
		if (module->filter_large_change_counts > 3)		
			module->filter_large_change_counts = 0;
     644:	2300      	movs	r3, #0
     646:	70a3      	strb	r3, [r4, #2]
			new = old;
	}
	if (FILTER_VAL > 1)			FILTER_VAL = 1;
	else if (FILTER_VAL < 0)	FILTER_VAL = 0;

	return (new * (1 - FILTER_VAL)) + (old * (FILTER_VAL));
     648:	4f12      	ldr	r7, [pc, #72]	; (694 <artist_ultrasonic_get_value+0x1b8>)
     64a:	4916      	ldr	r1, [pc, #88]	; (6a4 <artist_ultrasonic_get_value+0x1c8>)
     64c:	9801      	ldr	r0, [sp, #4]
     64e:	47b8      	blx	r7
     650:	1c06      	adds	r6, r0, #0
     652:	4915      	ldr	r1, [pc, #84]	; (6a8 <artist_ultrasonic_get_value+0x1cc>)
     654:	1c28      	adds	r0, r5, #0
     656:	47b8      	blx	r7
     658:	1c01      	adds	r1, r0, #0
     65a:	1c30      	adds	r0, r6, #0
     65c:	4b13      	ldr	r3, [pc, #76]	; (6ac <artist_ultrasonic_get_value+0x1d0>)
     65e:	4798      	blx	r3
	}
	end = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
	tc_stop_counter(&(artist_front.tc_instance_ultrasonic));

	float new = ((float)(end - start)) * 0.017;
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     660:	6060      	str	r0, [r4, #4]
	return module->fliter_old_val;
}
     662:	b003      	add	sp, #12
     664:	bdf0      	pop	{r4, r5, r6, r7, pc}
     666:	46c0      	nop			; (mov r8, r8)
     668:	41004400 	.word	0x41004400
     66c:	00000ad5 	.word	0x00000ad5
     670:	20000790 	.word	0x20000790
     674:	0000ff01 	.word	0x0000ff01
     678:	00002939 	.word	0x00002939
     67c:	00008919 	.word	0x00008919
     680:	0000a585 	.word	0x0000a585
     684:	b020c49c 	.word	0xb020c49c
     688:	3f916872 	.word	0x3f916872
     68c:	00009849 	.word	0x00009849
     690:	0000a62d 	.word	0x0000a62d
     694:	000086f1 	.word	0x000086f1
     698:	00007ff1 	.word	0x00007ff1
     69c:	0000835d 	.word	0x0000835d
     6a0:	00007fc9 	.word	0x00007fc9
     6a4:	3ecccccc 	.word	0x3ecccccc
     6a8:	3f19999a 	.word	0x3f19999a
     6ac:	00008071 	.word	0x00008071

000006b0 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
     6b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     6b2:	464f      	mov	r7, r9
     6b4:	4646      	mov	r6, r8
     6b6:	b4c0      	push	{r6, r7}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
     6b8:	0080      	lsls	r0, r0, #2
     6ba:	4b11      	ldr	r3, [pc, #68]	; (700 <_tcc_interrupt_handler+0x50>)
     6bc:	58c3      	ldr	r3, [r0, r3]
     6be:	4699      	mov	r9, r3
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
     6c0:	681b      	ldr	r3, [r3, #0]
     6c2:	6adf      	ldr	r7, [r3, #44]	; 0x2c
     6c4:	464b      	mov	r3, r9
     6c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     6c8:	401f      	ands	r7, r3
     6ca:	464b      	mov	r3, r9
     6cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     6ce:	401f      	ands	r7, r3
     6d0:	4d0c      	ldr	r5, [pc, #48]	; (704 <_tcc_interrupt_handler+0x54>)
     6d2:	464b      	mov	r3, r9
     6d4:	1d1c      	adds	r4, r3, #4
     6d6:	2334      	movs	r3, #52	; 0x34
     6d8:	444b      	add	r3, r9
     6da:	4698      	mov	r8, r3
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     6dc:	682e      	ldr	r6, [r5, #0]
     6de:	423e      	tst	r6, r7
     6e0:	d005      	beq.n	6ee <_tcc_interrupt_handler+0x3e>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
     6e2:	4648      	mov	r0, r9
     6e4:	6823      	ldr	r3, [r4, #0]
     6e6:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
     6e8:	464b      	mov	r3, r9
     6ea:	681b      	ldr	r3, [r3, #0]
     6ec:	62de      	str	r6, [r3, #44]	; 0x2c
     6ee:	3504      	adds	r5, #4
     6f0:	3404      	adds	r4, #4
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     6f2:	4544      	cmp	r4, r8
     6f4:	d1f2      	bne.n	6dc <_tcc_interrupt_handler+0x2c>
			(module->callback[i])(module);
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
		}
	}
}
     6f6:	bc0c      	pop	{r2, r3}
     6f8:	4690      	mov	r8, r2
     6fa:	4699      	mov	r9, r3
     6fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     6fe:	46c0      	nop			; (mov r8, r8)
     700:	200020ec 	.word	0x200020ec
     704:	0000a7bc 	.word	0x0000a7bc

00000708 <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
     708:	b510      	push	{r4, lr}
     70a:	2000      	movs	r0, #0
     70c:	4b01      	ldr	r3, [pc, #4]	; (714 <TCC0_Handler+0xc>)
     70e:	4798      	blx	r3
     710:	bd10      	pop	{r4, pc}
     712:	46c0      	nop			; (mov r8, r8)
     714:	000006b1 	.word	0x000006b1

00000718 <TCC1_Handler>:
     718:	b510      	push	{r4, lr}
     71a:	2001      	movs	r0, #1
     71c:	4b01      	ldr	r3, [pc, #4]	; (724 <TCC1_Handler+0xc>)
     71e:	4798      	blx	r3
     720:	bd10      	pop	{r4, pc}
     722:	46c0      	nop			; (mov r8, r8)
     724:	000006b1 	.word	0x000006b1

00000728 <TCC2_Handler>:
     728:	b510      	push	{r4, lr}
     72a:	2002      	movs	r0, #2
     72c:	4b01      	ldr	r3, [pc, #4]	; (734 <TCC2_Handler+0xc>)
     72e:	4798      	blx	r3
     730:	bd10      	pop	{r4, pc}
     732:	46c0      	nop			; (mov r8, r8)
     734:	000006b1 	.word	0x000006b1

00000738 <usart_write_callback>:

}
void usart_write_callback(struct usart_module *const usart_module)
{
	
}
     738:	4770      	bx	lr
     73a:	46c0      	nop			; (mov r8, r8)

0000073c <usart_read_callback>:
	tc_enable(&(artist_front.tc_instance_ultrasonic));
}


void usart_read_callback(struct usart_module * const usart_instance)
{
     73c:	b510      	push	{r4, lr}
     73e:	0004      	movs	r4, r0
	switch(rx_buffer[0]) {
     740:	4b0b      	ldr	r3, [pc, #44]	; (770 <usart_read_callback+0x34>)
     742:	781b      	ldrb	r3, [r3, #0]
     744:	b2db      	uxtb	r3, r3
     746:	2b20      	cmp	r3, #32
     748:	d006      	beq.n	758 <usart_read_callback+0x1c>
     74a:	2b77      	cmp	r3, #119	; 0x77
     74c:	d109      	bne.n	762 <usart_read_callback+0x26>
		case 'w' :
		usart_write_buffer_job(usart_instance, "mw\0\0\0", MAX_RX_BUFFER_LENGTH);
     74e:	2205      	movs	r2, #5
     750:	4908      	ldr	r1, [pc, #32]	; (774 <usart_read_callback+0x38>)
     752:	4b09      	ldr	r3, [pc, #36]	; (778 <usart_read_callback+0x3c>)
     754:	4798      	blx	r3
		break; 
     756:	e004      	b.n	762 <usart_read_callback+0x26>
		case ' ' : 
		usart_write_buffer_job(usart_instance, "m \0\0\0", MAX_RX_BUFFER_LENGTH);
     758:	2205      	movs	r2, #5
     75a:	4906      	ldr	r1, [pc, #24]	; (774 <usart_read_callback+0x38>)
     75c:	3108      	adds	r1, #8
     75e:	4b06      	ldr	r3, [pc, #24]	; (778 <usart_read_callback+0x3c>)
     760:	4798      	blx	r3
		break;
	}
	usart_read_buffer_job( usart_instance,
     762:	2205      	movs	r2, #5
     764:	4902      	ldr	r1, [pc, #8]	; (770 <usart_read_callback+0x34>)
     766:	0020      	movs	r0, r4
     768:	4b04      	ldr	r3, [pc, #16]	; (77c <usart_read_callback+0x40>)
     76a:	4798      	blx	r3
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	

}
     76c:	bd10      	pop	{r4, pc}
     76e:	46c0      	nop			; (mov r8, r8)
     770:	200020cc 	.word	0x200020cc
     774:	0000a7ec 	.word	0x0000a7ec
     778:	00001b25 	.word	0x00001b25
     77c:	00001b45 	.word	0x00001b45

00000780 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     780:	b570      	push	{r4, r5, r6, lr}
     782:	b082      	sub	sp, #8
     784:	0005      	movs	r5, r0
     786:	000e      	movs	r6, r1
	uint16_t temp = 0;
     788:	2200      	movs	r2, #0
     78a:	466b      	mov	r3, sp
     78c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     78e:	4c06      	ldr	r4, [pc, #24]	; (7a8 <usart_serial_getchar+0x28>)
     790:	466b      	mov	r3, sp
     792:	1d99      	adds	r1, r3, #6
     794:	0028      	movs	r0, r5
     796:	47a0      	blx	r4
     798:	2800      	cmp	r0, #0
     79a:	d1f9      	bne.n	790 <usart_serial_getchar+0x10>

	*c = temp;
     79c:	466b      	mov	r3, sp
     79e:	3306      	adds	r3, #6
     7a0:	881b      	ldrh	r3, [r3, #0]
     7a2:	7033      	strb	r3, [r6, #0]
}
     7a4:	b002      	add	sp, #8
     7a6:	bd70      	pop	{r4, r5, r6, pc}
     7a8:	00001a11 	.word	0x00001a11

000007ac <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
     7ac:	b570      	push	{r4, r5, r6, lr}
     7ae:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     7b0:	b28c      	uxth	r4, r1
     7b2:	4e03      	ldr	r6, [pc, #12]	; (7c0 <usart_serial_putchar+0x14>)
     7b4:	0021      	movs	r1, r4
     7b6:	0028      	movs	r0, r5
     7b8:	47b0      	blx	r6
     7ba:	2800      	cmp	r0, #0
     7bc:	d1fa      	bne.n	7b4 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
     7be:	bd70      	pop	{r4, r5, r6, pc}
     7c0:	000019e5 	.word	0x000019e5

000007c4 <artist_ultrasonic_tc_configure>:
*  Author: credt
*/

#include "TheArtist.h"

void artist_ultrasonic_tc_configure() {
     7c4:	b510      	push	{r4, lr}
     7c6:	b08e      	sub	sp, #56	; 0x38
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
     7c8:	aa01      	add	r2, sp, #4
     7ca:	2300      	movs	r3, #0
     7cc:	2100      	movs	r1, #0
     7ce:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     7d0:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     7d2:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     7d4:	2000      	movs	r0, #0
     7d6:	7050      	strb	r0, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     7d8:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     7da:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
     7dc:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     7de:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     7e0:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     7e2:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     7e4:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     7e6:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     7e8:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     7ea:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
     7ec:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     7ee:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     7f0:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config;
	
	tc_get_config_defaults(&config);
	
	config.counter_size = TC_COUNTER_SIZE_16BIT;
	config.clock_source = GCLK_GENERATOR_3;
     7f2:	3303      	adds	r3, #3
     7f4:	7013      	strb	r3, [r2, #0]
	config.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
     7f6:	23c0      	movs	r3, #192	; 0xc0
     7f8:	009b      	lsls	r3, r3, #2
     7fa:	8093      	strh	r3, [r2, #4]
	config.enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = true;
     7fc:	2301      	movs	r3, #1
     7fe:	72d3      	strb	r3, [r2, #11]
	tc_init(&(artist_front.tc_instance_ultrasonic), TC4, &config);
     800:	4c07      	ldr	r4, [pc, #28]	; (820 <artist_ultrasonic_tc_configure+0x5c>)
     802:	4908      	ldr	r1, [pc, #32]	; (824 <artist_ultrasonic_tc_configure+0x60>)
     804:	0020      	movs	r0, r4
     806:	4b08      	ldr	r3, [pc, #32]	; (828 <artist_ultrasonic_tc_configure+0x64>)
     808:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     80a:	6822      	ldr	r2, [r4, #0]

	while (tc_is_syncing(module_inst)) {
     80c:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     80e:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     810:	438b      	bics	r3, r1
     812:	d1fc      	bne.n	80e <artist_ultrasonic_tc_configure+0x4a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     814:	8811      	ldrh	r1, [r2, #0]
     816:	3302      	adds	r3, #2
     818:	430b      	orrs	r3, r1
     81a:	8013      	strh	r3, [r2, #0]
	tc_enable(&(artist_front.tc_instance_ultrasonic));
}
     81c:	b00e      	add	sp, #56	; 0x38
     81e:	bd10      	pop	{r4, pc}
     820:	20000790 	.word	0x20000790
     824:	42003000 	.word	0x42003000
     828:	000026bd 	.word	0x000026bd

0000082c <configure_usart_callbacks>:
	
}


void configure_usart_callbacks(struct usart_module * usart_instance)
{
     82c:	b570      	push	{r4, r5, r6, lr}
     82e:	0004      	movs	r4, r0
	//! [setup_register_callbacks]
	usart_register_callback(usart_instance,
     830:	2200      	movs	r2, #0
     832:	4906      	ldr	r1, [pc, #24]	; (84c <configure_usart_callbacks+0x20>)
     834:	4d06      	ldr	r5, [pc, #24]	; (850 <configure_usart_callbacks+0x24>)
     836:	47a8      	blx	r5
	usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	
	usart_register_callback(usart_instance,
     838:	2201      	movs	r2, #1
     83a:	4906      	ldr	r1, [pc, #24]	; (854 <configure_usart_callbacks+0x28>)
     83c:	0020      	movs	r0, r4
     83e:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     840:	2231      	movs	r2, #49	; 0x31
     842:	5ca1      	ldrb	r1, [r4, r2]
     844:	2303      	movs	r3, #3
     846:	430b      	orrs	r3, r1
     848:	54a3      	strb	r3, [r4, r2]

	//! [setup_enable_callbacks]
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
	//! [setup_enable_callbacks]
}
     84a:	bd70      	pop	{r4, r5, r6, pc}
     84c:	00000739 	.word	0x00000739
     850:	00001b0d 	.word	0x00001b0d
     854:	0000073d 	.word	0x0000073d

00000858 <artist_usart_configure>:

void artist_usart_configure(struct usart_module * usart_instance) {
     858:	b570      	push	{r4, r5, r6, lr}
     85a:	b090      	sub	sp, #64	; 0x40
     85c:	0004      	movs	r4, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     85e:	2380      	movs	r3, #128	; 0x80
     860:	05db      	lsls	r3, r3, #23
     862:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     864:	2300      	movs	r3, #0
     866:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     868:	22ff      	movs	r2, #255	; 0xff
     86a:	4669      	mov	r1, sp
     86c:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     86e:	2200      	movs	r2, #0
     870:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     872:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
     874:	2196      	movs	r1, #150	; 0x96
     876:	0189      	lsls	r1, r1, #6
     878:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     87a:	2101      	movs	r1, #1
     87c:	2024      	movs	r0, #36	; 0x24
     87e:	466d      	mov	r5, sp
     880:	5429      	strb	r1, [r5, r0]
	config->transmitter_enable = true;
     882:	3001      	adds	r0, #1
     884:	5429      	strb	r1, [r5, r0]
	config->clock_polarity_inverted = false;
     886:	3125      	adds	r1, #37	; 0x25
     888:	546b      	strb	r3, [r5, r1]
	config->use_external_clock = false;
     88a:	3101      	adds	r1, #1
     88c:	546b      	strb	r3, [r5, r1]
	config->ext_clock_freq   = 0;
     88e:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     890:	3105      	adds	r1, #5
     892:	546b      	strb	r3, [r5, r1]
	config->generator_source = GCLK_GENERATOR_0;
     894:	3101      	adds	r1, #1
     896:	546b      	strb	r3, [r5, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     898:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     89a:	822b      	strh	r3, [r5, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     89c:	76eb      	strb	r3, [r5, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     89e:	762a      	strb	r2, [r5, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     8a0:	772a      	strb	r2, [r5, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     8a2:	766a      	strb	r2, [r5, #25]
	config->receive_pulse_length                    = 19;
     8a4:	2313      	movs	r3, #19
     8a6:	76ab      	strb	r3, [r5, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     8a8:	776a      	strb	r2, [r5, #29]
	struct usart_config config;
	usart_get_config_defaults(&config);
	config.baudrate = CONF_ARTIST_BAUDRATE;
	config.mux_setting	= EDBG_CDC_SERCOM_MUX_SETTING;
     8aa:	2380      	movs	r3, #128	; 0x80
     8ac:	035b      	lsls	r3, r3, #13
     8ae:	9303      	str	r3, [sp, #12]
	config.pinmux_pad0	= EDBG_CDC_SERCOM_PINMUX_PAD0;
     8b0:	4b1e      	ldr	r3, [pc, #120]	; (92c <artist_usart_configure+0xd4>)
     8b2:	930c      	str	r3, [sp, #48]	; 0x30
	config.pinmux_pad1	= EDBG_CDC_SERCOM_PINMUX_PAD1;
     8b4:	4b1e      	ldr	r3, [pc, #120]	; (930 <artist_usart_configure+0xd8>)
     8b6:	930d      	str	r3, [sp, #52]	; 0x34
	config.pinmux_pad2	= EDBG_CDC_SERCOM_PINMUX_PAD2;
     8b8:	2301      	movs	r3, #1
     8ba:	425b      	negs	r3, r3
     8bc:	930e      	str	r3, [sp, #56]	; 0x38
	config.pinmux_pad3	= EDBG_CDC_SERCOM_PINMUX_PAD3;
     8be:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(usart_instance, EDBG_CDC_MODULE, &config) != STATUS_OK);
     8c0:	4e1c      	ldr	r6, [pc, #112]	; (934 <artist_usart_configure+0xdc>)
     8c2:	4d1d      	ldr	r5, [pc, #116]	; (938 <artist_usart_configure+0xe0>)
     8c4:	466a      	mov	r2, sp
     8c6:	0031      	movs	r1, r6
     8c8:	0020      	movs	r0, r4
     8ca:	47a8      	blx	r5
     8cc:	2800      	cmp	r0, #0
     8ce:	d1f9      	bne.n	8c4 <artist_usart_configure+0x6c>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     8d0:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     8d2:	0028      	movs	r0, r5
     8d4:	4b19      	ldr	r3, [pc, #100]	; (93c <artist_usart_configure+0xe4>)
     8d6:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     8d8:	231f      	movs	r3, #31
     8da:	4018      	ands	r0, r3
     8dc:	3b1e      	subs	r3, #30
     8de:	4083      	lsls	r3, r0
     8e0:	4a17      	ldr	r2, [pc, #92]	; (940 <artist_usart_configure+0xe8>)
     8e2:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     8e4:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     8e6:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     8e8:	2b00      	cmp	r3, #0
     8ea:	d1fc      	bne.n	8e6 <artist_usart_configure+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     8ec:	682a      	ldr	r2, [r5, #0]
     8ee:	3302      	adds	r3, #2
     8f0:	4313      	orrs	r3, r2
     8f2:	602b      	str	r3, [r5, #0]
	
	
	usart_enable(usart_instance);
	configure_usart_callbacks(usart_instance);
     8f4:	0020      	movs	r0, r4
     8f6:	4b13      	ldr	r3, [pc, #76]	; (944 <artist_usart_configure+0xec>)
     8f8:	4798      	blx	r3
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     8fa:	4b13      	ldr	r3, [pc, #76]	; (948 <artist_usart_configure+0xf0>)
     8fc:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     8fe:	4a13      	ldr	r2, [pc, #76]	; (94c <artist_usart_configure+0xf4>)
     900:	4b13      	ldr	r3, [pc, #76]	; (950 <artist_usart_configure+0xf8>)
     902:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     904:	4a13      	ldr	r2, [pc, #76]	; (954 <artist_usart_configure+0xfc>)
     906:	4b14      	ldr	r3, [pc, #80]	; (958 <artist_usart_configure+0x100>)
     908:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
     90a:	466a      	mov	r2, sp
     90c:	4909      	ldr	r1, [pc, #36]	; (934 <artist_usart_configure+0xdc>)
     90e:	0020      	movs	r0, r4
     910:	4b09      	ldr	r3, [pc, #36]	; (938 <artist_usart_configure+0xe0>)
     912:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     914:	4d11      	ldr	r5, [pc, #68]	; (95c <artist_usart_configure+0x104>)
     916:	682b      	ldr	r3, [r5, #0]
     918:	6898      	ldr	r0, [r3, #8]
     91a:	2100      	movs	r1, #0
     91c:	4c10      	ldr	r4, [pc, #64]	; (960 <artist_usart_configure+0x108>)
     91e:	47a0      	blx	r4
	setbuf(stdin, NULL);
     920:	682b      	ldr	r3, [r5, #0]
     922:	6858      	ldr	r0, [r3, #4]
     924:	2100      	movs	r1, #0
     926:	47a0      	blx	r4
	
	stdio_serial_init(usart_instance, EDBG_CDC_MODULE, &config);
}
     928:	b010      	add	sp, #64	; 0x40
     92a:	bd70      	pop	{r4, r5, r6, pc}
     92c:	00040003 	.word	0x00040003
     930:	00050003 	.word	0x00050003
     934:	42000800 	.word	0x42000800
     938:	000016ad 	.word	0x000016ad
     93c:	00001285 	.word	0x00001285
     940:	e000e100 	.word	0xe000e100
     944:	0000082d 	.word	0x0000082d
     948:	20002168 	.word	0x20002168
     94c:	000007ad 	.word	0x000007ad
     950:	20002164 	.word	0x20002164
     954:	00000781 	.word	0x00000781
     958:	20002160 	.word	0x20002160
     95c:	2000006c 	.word	0x2000006c
     960:	00005ca9 	.word	0x00005ca9

00000964 <artist_ultrasonic_update>:
	tcc_init(&(artist->tcc_instance), TCC0, &config);
	tcc_enable(&(artist->tcc_instance));
	*/
}

void artist_ultrasonic_update() {
     964:	b570      	push	{r4, r5, r6, lr}
	artist_front.center_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_center));
     966:	4e09      	ldr	r6, [pc, #36]	; (98c <artist_ultrasonic_update+0x28>)
     968:	0030      	movs	r0, r6
     96a:	4d09      	ldr	r5, [pc, #36]	; (990 <artist_ultrasonic_update+0x2c>)
     96c:	47a8      	blx	r5
     96e:	0034      	movs	r4, r6
     970:	3cb4      	subs	r4, #180	; 0xb4
     972:	61b0      	str	r0, [r6, #24]
	artist_front.right_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_right));
     974:	0020      	movs	r0, r4
     976:	30c4      	adds	r0, #196	; 0xc4
     978:	47a8      	blx	r5
     97a:	23d4      	movs	r3, #212	; 0xd4
     97c:	50e0      	str	r0, [r4, r3]
	artist_front.left_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_left));
     97e:	0020      	movs	r0, r4
     980:	30bc      	adds	r0, #188	; 0xbc
     982:	47a8      	blx	r5
     984:	23d0      	movs	r3, #208	; 0xd0
     986:	50e0      	str	r0, [r4, r3]
}
     988:	bd70      	pop	{r4, r5, r6, pc}
     98a:	46c0      	nop			; (mov r8, r8)
     98c:	20000844 	.word	0x20000844
     990:	000004dd 	.word	0x000004dd

00000994 <callbacks>:
	//! [setup_enable]
	tc_enable(&(artist_front.tc_instance_timer));
	//! [setup_enable]
}

void callbacks (void) {
     994:	b510      	push	{r4, lr}
	// [ultra sonic]
	static uint16_t ultrasonic_counter		= 0;
	static uint16_t maze_counter			= 0; 
	ultrasonic_counter ++;
     996:	4a0c      	ldr	r2, [pc, #48]	; (9c8 <callbacks+0x34>)
     998:	8813      	ldrh	r3, [r2, #0]
     99a:	3301      	adds	r3, #1
     99c:	b29b      	uxth	r3, r3
     99e:	8013      	strh	r3, [r2, #0]
	maze_counter ++; 
     9a0:	490a      	ldr	r1, [pc, #40]	; (9cc <callbacks+0x38>)
     9a2:	880a      	ldrh	r2, [r1, #0]
     9a4:	3201      	adds	r2, #1
     9a6:	800a      	strh	r2, [r1, #0]
	
	if (ultrasonic_counter > 5) {
     9a8:	2b05      	cmp	r3, #5
     9aa:	d904      	bls.n	9b6 <callbacks+0x22>
		artist_ultrasonic_update();
     9ac:	4b08      	ldr	r3, [pc, #32]	; (9d0 <callbacks+0x3c>)
     9ae:	4798      	blx	r3
		ultrasonic_counter = 0; 
     9b0:	2200      	movs	r2, #0
     9b2:	4b05      	ldr	r3, [pc, #20]	; (9c8 <callbacks+0x34>)
     9b4:	801a      	strh	r2, [r3, #0]
	}
	
	if (maze_counter > 10) {
     9b6:	4b05      	ldr	r3, [pc, #20]	; (9cc <callbacks+0x38>)
     9b8:	881b      	ldrh	r3, [r3, #0]
     9ba:	2b0a      	cmp	r3, #10
     9bc:	d902      	bls.n	9c4 <callbacks+0x30>
		//artist_do_maze(); 
		maze_counter = 0; 
     9be:	2200      	movs	r2, #0
     9c0:	4b02      	ldr	r3, [pc, #8]	; (9cc <callbacks+0x38>)
     9c2:	801a      	strh	r2, [r3, #0]
	}
	
	// ! [ultra sonic]
}
     9c4:	bd10      	pop	{r4, pc}
     9c6:	46c0      	nop			; (mov r8, r8)
     9c8:	20000104 	.word	0x20000104
     9cc:	20000106 	.word	0x20000106
     9d0:	00000965 	.word	0x00000965

000009d4 <artist_scheduler_tc_configure>:
	artist_front.center_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_center));
	artist_front.right_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_right));
	artist_front.left_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_left));
}

void artist_scheduler_tc_configure() {
     9d4:	b510      	push	{r4, lr}
     9d6:	b08e      	sub	sp, #56	; 0x38

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     9d8:	aa01      	add	r2, sp, #4
     9da:	2300      	movs	r3, #0
     9dc:	2100      	movs	r1, #0
     9de:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     9e0:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     9e2:	2000      	movs	r0, #0
     9e4:	7050      	strb	r0, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     9e6:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     9e8:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     9ea:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
     9ec:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     9ee:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     9f0:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     9f2:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     9f4:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     9f6:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     9f8:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     9fa:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
     9fc:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     9fe:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     a00:	8593      	strh	r3, [r2, #44]	; 0x2c
	//! [setup_config_defaults]
	tc_get_config_defaults(&config_tc);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
     a02:	3304      	adds	r3, #4
     a04:	7093      	strb	r3, [r2, #2]
	config_tc.clock_source = GCLK_GENERATOR_3;
     a06:	3b01      	subs	r3, #1
     a08:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1024; //
     a0a:	23e0      	movs	r3, #224	; 0xe0
     a0c:	00db      	lsls	r3, r3, #3
     a0e:	8093      	strh	r3, [r2, #4]
	config_tc.counter_8_bit.period = 50;
     a10:	2132      	movs	r1, #50	; 0x32
     a12:	2329      	movs	r3, #41	; 0x29
     a14:	54d1      	strb	r1, [r2, r3]
	//config_tc.counter_8_bit.compare_capture_channel[0] = 5;
	//config_tc.counter_8_bit.compare_capture_channel[1] = 54;
	//! [setup_change_config]

	//! [20 Hz setup_set_config]
	tc_init(&(artist_front.tc_instance_timer), TC5, &config_tc);
     a16:	4c08      	ldr	r4, [pc, #32]	; (a38 <artist_scheduler_tc_configure+0x64>)
     a18:	4908      	ldr	r1, [pc, #32]	; (a3c <artist_scheduler_tc_configure+0x68>)
     a1a:	0020      	movs	r0, r4
     a1c:	4b08      	ldr	r3, [pc, #32]	; (a40 <artist_scheduler_tc_configure+0x6c>)
     a1e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     a20:	6822      	ldr	r2, [r4, #0]

	while (tc_is_syncing(module_inst)) {
     a22:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     a24:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     a26:	438b      	bics	r3, r1
     a28:	d1fc      	bne.n	a24 <artist_scheduler_tc_configure+0x50>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     a2a:	8811      	ldrh	r1, [r2, #0]
     a2c:	3302      	adds	r3, #2
     a2e:	430b      	orrs	r3, r1
     a30:	8013      	strh	r3, [r2, #0]
	//! [setup_set_config]

	//! [setup_enable]
	tc_enable(&(artist_front.tc_instance_timer));
	//! [setup_enable]
}
     a32:	b00e      	add	sp, #56	; 0x38
     a34:	bd10      	pop	{r4, pc}
     a36:	46c0      	nop			; (mov r8, r8)
     a38:	200007ac 	.word	0x200007ac
     a3c:	42003400 	.word	0x42003400
     a40:	000026bd 	.word	0x000026bd

00000a44 <artist_configure_tc_callbacks>:
	}
	
	// ! [ultra sonic]
}
void artist_configure_tc_callbacks(void)
{
     a44:	b510      	push	{r4, lr}
	tc_register_callback(&(artist_front.tc_instance_timer), callbacks ,
     a46:	4c0d      	ldr	r4, [pc, #52]	; (a7c <artist_configure_tc_callbacks+0x38>)
     a48:	2200      	movs	r2, #0
     a4a:	490d      	ldr	r1, [pc, #52]	; (a80 <artist_configure_tc_callbacks+0x3c>)
     a4c:	0020      	movs	r0, r4
     a4e:	4b0d      	ldr	r3, [pc, #52]	; (a84 <artist_configure_tc_callbacks+0x40>)
     a50:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     a52:	6820      	ldr	r0, [r4, #0]
     a54:	3c1c      	subs	r4, #28
     a56:	4b0c      	ldr	r3, [pc, #48]	; (a88 <artist_configure_tc_callbacks+0x44>)
     a58:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
     a5a:	4b0c      	ldr	r3, [pc, #48]	; (a8c <artist_configure_tc_callbacks+0x48>)
     a5c:	5c1b      	ldrb	r3, [r3, r0]
     a5e:	221f      	movs	r2, #31
     a60:	4013      	ands	r3, r2
     a62:	3a1e      	subs	r2, #30
     a64:	0011      	movs	r1, r2
     a66:	4099      	lsls	r1, r3
     a68:	4b09      	ldr	r3, [pc, #36]	; (a90 <artist_configure_tc_callbacks+0x4c>)
     a6a:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
     a6c:	2135      	movs	r1, #53	; 0x35
     a6e:	5c60      	ldrb	r0, [r4, r1]
     a70:	2301      	movs	r3, #1
     a72:	4303      	orrs	r3, r0
     a74:	5463      	strb	r3, [r4, r1]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
     a76:	69e3      	ldr	r3, [r4, #28]
     a78:	735a      	strb	r2, [r3, #13]
	TC_CALLBACK_OVERFLOW);
	
	tc_enable_callback(&(artist_front.tc_instance_timer), TC_CALLBACK_OVERFLOW);
     a7a:	bd10      	pop	{r4, pc}
     a7c:	200007ac 	.word	0x200007ac
     a80:	00000995 	.word	0x00000995
     a84:	000025c9 	.word	0x000025c9
     a88:	00002685 	.word	0x00002685
     a8c:	0000a7fc 	.word	0x0000a7fc
     a90:	e000e100 	.word	0xe000e100

00000a94 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     a94:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     a96:	2000      	movs	r0, #0
     a98:	4b08      	ldr	r3, [pc, #32]	; (abc <delay_init+0x28>)
     a9a:	4798      	blx	r3
     a9c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     a9e:	4c08      	ldr	r4, [pc, #32]	; (ac0 <delay_init+0x2c>)
     aa0:	21fa      	movs	r1, #250	; 0xfa
     aa2:	0089      	lsls	r1, r1, #2
     aa4:	47a0      	blx	r4
     aa6:	4b07      	ldr	r3, [pc, #28]	; (ac4 <delay_init+0x30>)
     aa8:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     aaa:	4907      	ldr	r1, [pc, #28]	; (ac8 <delay_init+0x34>)
     aac:	0028      	movs	r0, r5
     aae:	47a0      	blx	r4
     ab0:	4b06      	ldr	r3, [pc, #24]	; (acc <delay_init+0x38>)
     ab2:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     ab4:	2205      	movs	r2, #5
     ab6:	4b06      	ldr	r3, [pc, #24]	; (ad0 <delay_init+0x3c>)
     ab8:	601a      	str	r2, [r3, #0]
}
     aba:	bd70      	pop	{r4, r5, r6, pc}
     abc:	00002359 	.word	0x00002359
     ac0:	00007c3d 	.word	0x00007c3d
     ac4:	20000004 	.word	0x20000004
     ac8:	000f4240 	.word	0x000f4240
     acc:	20000000 	.word	0x20000000
     ad0:	e000e010 	.word	0xe000e010

00000ad4 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     ad4:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     ad6:	4b08      	ldr	r3, [pc, #32]	; (af8 <delay_cycles_us+0x24>)
     ad8:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     ada:	4a08      	ldr	r2, [pc, #32]	; (afc <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     adc:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     ade:	2180      	movs	r1, #128	; 0x80
     ae0:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
     ae2:	e006      	b.n	af2 <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     ae4:	2c00      	cmp	r4, #0
     ae6:	d004      	beq.n	af2 <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
     ae8:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     aea:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     aec:	6813      	ldr	r3, [r2, #0]
     aee:	420b      	tst	r3, r1
     af0:	d0fc      	beq.n	aec <delay_cycles_us+0x18>
     af2:	3801      	subs	r0, #1
     af4:	d2f6      	bcs.n	ae4 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
     af6:	bd30      	pop	{r4, r5, pc}
     af8:	20000000 	.word	0x20000000
     afc:	e000e010 	.word	0xe000e010

00000b00 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     b00:	4b0c      	ldr	r3, [pc, #48]	; (b34 <cpu_irq_enter_critical+0x34>)
     b02:	681b      	ldr	r3, [r3, #0]
     b04:	2b00      	cmp	r3, #0
     b06:	d110      	bne.n	b2a <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     b08:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     b0c:	2b00      	cmp	r3, #0
     b0e:	d109      	bne.n	b24 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     b10:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     b12:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     b16:	2200      	movs	r2, #0
     b18:	4b07      	ldr	r3, [pc, #28]	; (b38 <cpu_irq_enter_critical+0x38>)
     b1a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     b1c:	3201      	adds	r2, #1
     b1e:	4b07      	ldr	r3, [pc, #28]	; (b3c <cpu_irq_enter_critical+0x3c>)
     b20:	701a      	strb	r2, [r3, #0]
     b22:	e002      	b.n	b2a <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     b24:	2200      	movs	r2, #0
     b26:	4b05      	ldr	r3, [pc, #20]	; (b3c <cpu_irq_enter_critical+0x3c>)
     b28:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     b2a:	4a02      	ldr	r2, [pc, #8]	; (b34 <cpu_irq_enter_critical+0x34>)
     b2c:	6813      	ldr	r3, [r2, #0]
     b2e:	3301      	adds	r3, #1
     b30:	6013      	str	r3, [r2, #0]
}
     b32:	4770      	bx	lr
     b34:	20000108 	.word	0x20000108
     b38:	20000008 	.word	0x20000008
     b3c:	2000010c 	.word	0x2000010c

00000b40 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     b40:	4b08      	ldr	r3, [pc, #32]	; (b64 <cpu_irq_leave_critical+0x24>)
     b42:	681a      	ldr	r2, [r3, #0]
     b44:	3a01      	subs	r2, #1
     b46:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     b48:	681b      	ldr	r3, [r3, #0]
     b4a:	2b00      	cmp	r3, #0
     b4c:	d109      	bne.n	b62 <cpu_irq_leave_critical+0x22>
     b4e:	4b06      	ldr	r3, [pc, #24]	; (b68 <cpu_irq_leave_critical+0x28>)
     b50:	781b      	ldrb	r3, [r3, #0]
     b52:	2b00      	cmp	r3, #0
     b54:	d005      	beq.n	b62 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     b56:	2201      	movs	r2, #1
     b58:	4b04      	ldr	r3, [pc, #16]	; (b6c <cpu_irq_leave_critical+0x2c>)
     b5a:	701a      	strb	r2, [r3, #0]
     b5c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     b60:	b662      	cpsie	i
	}
}
     b62:	4770      	bx	lr
     b64:	20000108 	.word	0x20000108
     b68:	2000010c 	.word	0x2000010c
     b6c:	20000008 	.word	0x20000008

00000b70 <system_board_init>:




void system_board_init(void)
{
     b70:	b5f0      	push	{r4, r5, r6, r7, lr}
     b72:	4647      	mov	r7, r8
     b74:	b480      	push	{r7}
     b76:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     b78:	ac01      	add	r4, sp, #4
     b7a:	2601      	movs	r6, #1
     b7c:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     b7e:	2700      	movs	r7, #0
     b80:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     b82:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     b84:	0021      	movs	r1, r4
     b86:	2013      	movs	r0, #19
     b88:	4d27      	ldr	r5, [pc, #156]	; (c28 <system_board_init+0xb8>)
     b8a:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     b8c:	4b27      	ldr	r3, [pc, #156]	; (c2c <system_board_init+0xbc>)
     b8e:	4698      	mov	r8, r3
     b90:	2380      	movs	r3, #128	; 0x80
     b92:	031b      	lsls	r3, r3, #12
     b94:	4642      	mov	r2, r8
     b96:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     b98:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     b9a:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     b9c:	0021      	movs	r1, r4
     b9e:	201c      	movs	r0, #28
     ba0:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     ba2:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     ba4:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     ba6:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     ba8:	0021      	movs	r1, r4
     baa:	2052      	movs	r0, #82	; 0x52
     bac:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     bae:	0021      	movs	r1, r4
     bb0:	203e      	movs	r0, #62	; 0x3e
     bb2:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     bb4:	0021      	movs	r1, r4
     bb6:	203f      	movs	r0, #63	; 0x3f
     bb8:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     bba:	0021      	movs	r1, r4
     bbc:	202f      	movs	r0, #47	; 0x2f
     bbe:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     bc0:	0021      	movs	r1, r4
     bc2:	2014      	movs	r0, #20
     bc4:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     bc6:	2280      	movs	r2, #128	; 0x80
     bc8:	02d2      	lsls	r2, r2, #11
     bca:	4b19      	ldr	r3, [pc, #100]	; (c30 <system_board_init+0xc0>)
     bcc:	619a      	str	r2, [r3, #24]
     bce:	3b80      	subs	r3, #128	; 0x80
     bd0:	2280      	movs	r2, #128	; 0x80
     bd2:	05d2      	lsls	r2, r2, #23
     bd4:	619a      	str	r2, [r3, #24]
     bd6:	2280      	movs	r2, #128	; 0x80
     bd8:	0612      	lsls	r2, r2, #24
     bda:	619a      	str	r2, [r3, #24]
     bdc:	2280      	movs	r2, #128	; 0x80
     bde:	0212      	lsls	r2, r2, #8
     be0:	619a      	str	r2, [r3, #24]
     be2:	2380      	movs	r3, #128	; 0x80
     be4:	035b      	lsls	r3, r3, #13
     be6:	4642      	mov	r2, r8
     be8:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     bea:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     bec:	0021      	movs	r1, r4
     bee:	2053      	movs	r0, #83	; 0x53
     bf0:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     bf2:	4a10      	ldr	r2, [pc, #64]	; (c34 <system_board_init+0xc4>)
     bf4:	6a13      	ldr	r3, [r2, #32]
     bf6:	2180      	movs	r1, #128	; 0x80
     bf8:	0389      	lsls	r1, r1, #14
     bfa:	430b      	orrs	r3, r1
     bfc:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     bfe:	2204      	movs	r2, #4
     c00:	4b0d      	ldr	r3, [pc, #52]	; (c38 <system_board_init+0xc8>)
     c02:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     c04:	466b      	mov	r3, sp
     c06:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     c08:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     c0a:	2305      	movs	r3, #5
     c0c:	466a      	mov	r2, sp
     c0e:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
     c10:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     c12:	4669      	mov	r1, sp
     c14:	2009      	movs	r0, #9
     c16:	4c09      	ldr	r4, [pc, #36]	; (c3c <system_board_init+0xcc>)
     c18:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     c1a:	4669      	mov	r1, sp
     c1c:	200c      	movs	r0, #12
     c1e:	47a0      	blx	r4
#endif

}
     c20:	b002      	add	sp, #8
     c22:	bc04      	pop	{r2}
     c24:	4690      	mov	r8, r2
     c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c28:	00000e21 	.word	0x00000e21
     c2c:	41004400 	.word	0x41004400
     c30:	41004500 	.word	0x41004500
     c34:	40000400 	.word	0x40000400
     c38:	42005400 	.word	0x42005400
     c3c:	00002569 	.word	0x00002569

00000c40 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     c40:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     c42:	2a00      	cmp	r2, #0
     c44:	d10d      	bne.n	c62 <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
     c46:	008b      	lsls	r3, r1, #2
     c48:	4a07      	ldr	r2, [pc, #28]	; (c68 <extint_register_callback+0x28>)
     c4a:	589b      	ldr	r3, [r3, r2]
     c4c:	2b00      	cmp	r3, #0
     c4e:	d103      	bne.n	c58 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
     c50:	0089      	lsls	r1, r1, #2
     c52:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     c54:	2300      	movs	r3, #0
     c56:	e004      	b.n	c62 <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
     c58:	4283      	cmp	r3, r0
     c5a:	d001      	beq.n	c60 <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
     c5c:	231d      	movs	r3, #29
     c5e:	e000      	b.n	c62 <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
     c60:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     c62:	0018      	movs	r0, r3
     c64:	4770      	bx	lr
     c66:	46c0      	nop			; (mov r8, r8)
     c68:	200020fc 	.word	0x200020fc

00000c6c <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     c6c:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     c6e:	2900      	cmp	r1, #0
     c70:	d107      	bne.n	c82 <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     c72:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     c74:	281f      	cmp	r0, #31
     c76:	d800      	bhi.n	c7a <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     c78:	4a03      	ldr	r2, [pc, #12]	; (c88 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
     c7a:	2301      	movs	r3, #1
     c7c:	4083      	lsls	r3, r0
     c7e:	60d3      	str	r3, [r2, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     c80:	2300      	movs	r3, #0
}
     c82:	0018      	movs	r0, r3
     c84:	4770      	bx	lr
     c86:	46c0      	nop			; (mov r8, r8)
     c88:	40001800 	.word	0x40001800

00000c8c <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     c8c:	2317      	movs	r3, #23
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     c8e:	2900      	cmp	r1, #0
     c90:	d107      	bne.n	ca2 <extint_chan_disable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
     c92:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     c94:	281f      	cmp	r0, #31
     c96:	d800      	bhi.n	c9a <extint_chan_disable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     c98:	4a03      	ldr	r2, [pc, #12]	; (ca8 <extint_chan_disable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENCLR.reg = (1UL << channel);
     c9a:	2301      	movs	r3, #1
     c9c:	4083      	lsls	r3, r0
     c9e:	6093      	str	r3, [r2, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     ca0:	2300      	movs	r3, #0
}
     ca2:	0018      	movs	r0, r3
     ca4:	4770      	bx	lr
     ca6:	46c0      	nop			; (mov r8, r8)
     ca8:	40001800 	.word	0x40001800

00000cac <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     cac:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     cae:	2200      	movs	r2, #0
     cb0:	4b15      	ldr	r3, [pc, #84]	; (d08 <EIC_Handler+0x5c>)
     cb2:	701a      	strb	r2, [r3, #0]
     cb4:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     cb6:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     cb8:	4e14      	ldr	r6, [pc, #80]	; (d0c <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     cba:	4c13      	ldr	r4, [pc, #76]	; (d08 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     cbc:	2b1f      	cmp	r3, #31
     cbe:	d919      	bls.n	cf4 <EIC_Handler+0x48>
     cc0:	e00f      	b.n	ce2 <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     cc2:	2100      	movs	r1, #0
     cc4:	e000      	b.n	cc8 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     cc6:	4912      	ldr	r1, [pc, #72]	; (d10 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     cc8:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     cca:	009b      	lsls	r3, r3, #2
     ccc:	599b      	ldr	r3, [r3, r6]
     cce:	2b00      	cmp	r3, #0
     cd0:	d000      	beq.n	cd4 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     cd2:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     cd4:	7823      	ldrb	r3, [r4, #0]
     cd6:	3301      	adds	r3, #1
     cd8:	b2db      	uxtb	r3, r3
     cda:	7023      	strb	r3, [r4, #0]
     cdc:	2b0f      	cmp	r3, #15
     cde:	d9ed      	bls.n	cbc <EIC_Handler+0x10>
     ce0:	e011      	b.n	d06 <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     ce2:	0029      	movs	r1, r5
     ce4:	4019      	ands	r1, r3
     ce6:	2201      	movs	r2, #1
     ce8:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     cea:	2100      	movs	r1, #0
     cec:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     cee:	4211      	tst	r1, r2
     cf0:	d1e7      	bne.n	cc2 <EIC_Handler+0x16>
     cf2:	e7ef      	b.n	cd4 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     cf4:	0029      	movs	r1, r5
     cf6:	4019      	ands	r1, r3
     cf8:	2201      	movs	r2, #1
     cfa:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     cfc:	4904      	ldr	r1, [pc, #16]	; (d10 <EIC_Handler+0x64>)
     cfe:	6909      	ldr	r1, [r1, #16]
     d00:	4211      	tst	r1, r2
     d02:	d1e0      	bne.n	cc6 <EIC_Handler+0x1a>
     d04:	e7e6      	b.n	cd4 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     d06:	bd70      	pop	{r4, r5, r6, pc}
     d08:	200020f8 	.word	0x200020f8
     d0c:	200020fc 	.word	0x200020fc
     d10:	40001800 	.word	0x40001800

00000d14 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     d14:	4a04      	ldr	r2, [pc, #16]	; (d28 <_extint_enable+0x14>)
     d16:	7811      	ldrb	r1, [r2, #0]
     d18:	2302      	movs	r3, #2
     d1a:	430b      	orrs	r3, r1
     d1c:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     d1e:	7853      	ldrb	r3, [r2, #1]
     d20:	b25b      	sxtb	r3, r3
     d22:	2b00      	cmp	r3, #0
     d24:	dbfb      	blt.n	d1e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     d26:	4770      	bx	lr
     d28:	40001800 	.word	0x40001800

00000d2c <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     d2c:	b500      	push	{lr}
     d2e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     d30:	4a12      	ldr	r2, [pc, #72]	; (d7c <_system_extint_init+0x50>)
     d32:	6991      	ldr	r1, [r2, #24]
     d34:	2340      	movs	r3, #64	; 0x40
     d36:	430b      	orrs	r3, r1
     d38:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     d3a:	a901      	add	r1, sp, #4
     d3c:	2300      	movs	r3, #0
     d3e:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     d40:	2005      	movs	r0, #5
     d42:	4b0f      	ldr	r3, [pc, #60]	; (d80 <_system_extint_init+0x54>)
     d44:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     d46:	2005      	movs	r0, #5
     d48:	4b0e      	ldr	r3, [pc, #56]	; (d84 <_system_extint_init+0x58>)
     d4a:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     d4c:	4a0e      	ldr	r2, [pc, #56]	; (d88 <_system_extint_init+0x5c>)
     d4e:	7811      	ldrb	r1, [r2, #0]
     d50:	2301      	movs	r3, #1
     d52:	430b      	orrs	r3, r1
     d54:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     d56:	7853      	ldrb	r3, [r2, #1]
     d58:	b25b      	sxtb	r3, r3
     d5a:	2b00      	cmp	r3, #0
     d5c:	dbfb      	blt.n	d56 <_system_extint_init+0x2a>
     d5e:	4b0b      	ldr	r3, [pc, #44]	; (d8c <_system_extint_init+0x60>)
     d60:	0019      	movs	r1, r3
     d62:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     d64:	2200      	movs	r2, #0
     d66:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     d68:	4299      	cmp	r1, r3
     d6a:	d1fc      	bne.n	d66 <_system_extint_init+0x3a>
     d6c:	2210      	movs	r2, #16
     d6e:	4b08      	ldr	r3, [pc, #32]	; (d90 <_system_extint_init+0x64>)
     d70:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     d72:	4b08      	ldr	r3, [pc, #32]	; (d94 <_system_extint_init+0x68>)
     d74:	4798      	blx	r3
}
     d76:	b003      	add	sp, #12
     d78:	bd00      	pop	{pc}
     d7a:	46c0      	nop			; (mov r8, r8)
     d7c:	40000400 	.word	0x40000400
     d80:	00002471 	.word	0x00002471
     d84:	000023e5 	.word	0x000023e5
     d88:	40001800 	.word	0x40001800
     d8c:	200020fc 	.word	0x200020fc
     d90:	e000e100 	.word	0xe000e100
     d94:	00000d15 	.word	0x00000d15

00000d98 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     d98:	2300      	movs	r3, #0
     d9a:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     d9c:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     d9e:	2201      	movs	r2, #1
     da0:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     da2:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     da4:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     da6:	3302      	adds	r3, #2
     da8:	72c3      	strb	r3, [r0, #11]
}
     daa:	4770      	bx	lr

00000dac <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     dac:	b5f0      	push	{r4, r5, r6, r7, lr}
     dae:	b083      	sub	sp, #12
     db0:	0005      	movs	r5, r0
     db2:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     db4:	a901      	add	r1, sp, #4
     db6:	2300      	movs	r3, #0
     db8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     dba:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     dbc:	7923      	ldrb	r3, [r4, #4]
     dbe:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     dc0:	7a23      	ldrb	r3, [r4, #8]
     dc2:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     dc4:	7820      	ldrb	r0, [r4, #0]
     dc6:	4b14      	ldr	r3, [pc, #80]	; (e18 <extint_chan_set_config+0x6c>)
     dc8:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     dca:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     dcc:	2d1f      	cmp	r5, #31
     dce:	d800      	bhi.n	dd2 <extint_chan_set_config+0x26>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     dd0:	4812      	ldr	r0, [pc, #72]	; (e1c <extint_chan_set_config+0x70>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     dd2:	2107      	movs	r1, #7
     dd4:	4029      	ands	r1, r5
     dd6:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     dd8:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     dda:	7aa3      	ldrb	r3, [r4, #10]
     ddc:	2b00      	cmp	r3, #0
     dde:	d001      	beq.n	de4 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
     de0:	2308      	movs	r3, #8
     de2:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
     de4:	08eb      	lsrs	r3, r5, #3
     de6:	009b      	lsls	r3, r3, #2
     de8:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
     dea:	699e      	ldr	r6, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     dec:	270f      	movs	r7, #15
     dee:	408f      	lsls	r7, r1
     df0:	43be      	bics	r6, r7
     df2:	408a      	lsls	r2, r1
     df4:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     df6:	619a      	str	r2, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     df8:	7a63      	ldrb	r3, [r4, #9]
     dfa:	2b00      	cmp	r3, #0
     dfc:	d005      	beq.n	e0a <extint_chan_set_config+0x5e>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     dfe:	6942      	ldr	r2, [r0, #20]
     e00:	2301      	movs	r3, #1
     e02:	40ab      	lsls	r3, r5
     e04:	4313      	orrs	r3, r2
     e06:	6143      	str	r3, [r0, #20]
     e08:	e004      	b.n	e14 <extint_chan_set_config+0x68>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     e0a:	6943      	ldr	r3, [r0, #20]
     e0c:	2201      	movs	r2, #1
     e0e:	40aa      	lsls	r2, r5
     e10:	4393      	bics	r3, r2
     e12:	6143      	str	r3, [r0, #20]
	}
}
     e14:	b003      	add	sp, #12
     e16:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e18:	00002569 	.word	0x00002569
     e1c:	40001800 	.word	0x40001800

00000e20 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     e20:	b500      	push	{lr}
     e22:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     e24:	ab01      	add	r3, sp, #4
     e26:	2280      	movs	r2, #128	; 0x80
     e28:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     e2a:	780a      	ldrb	r2, [r1, #0]
     e2c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     e2e:	784a      	ldrb	r2, [r1, #1]
     e30:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     e32:	788a      	ldrb	r2, [r1, #2]
     e34:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     e36:	0019      	movs	r1, r3
     e38:	4b01      	ldr	r3, [pc, #4]	; (e40 <port_pin_set_config+0x20>)
     e3a:	4798      	blx	r3
}
     e3c:	b003      	add	sp, #12
     e3e:	bd00      	pop	{pc}
     e40:	00002569 	.word	0x00002569

00000e44 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     e44:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     e46:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     e48:	2340      	movs	r3, #64	; 0x40
     e4a:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     e4c:	4281      	cmp	r1, r0
     e4e:	d201      	bcs.n	e54 <_sercom_get_sync_baud_val+0x10>
     e50:	e00a      	b.n	e68 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
     e52:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     e54:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     e56:	1c63      	adds	r3, r4, #1
     e58:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     e5a:	4288      	cmp	r0, r1
     e5c:	d9f9      	bls.n	e52 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     e5e:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     e60:	2cff      	cmp	r4, #255	; 0xff
     e62:	d801      	bhi.n	e68 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     e64:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     e66:	2300      	movs	r3, #0
	}
}
     e68:	0018      	movs	r0, r3
     e6a:	bd10      	pop	{r4, pc}

00000e6c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
     e6e:	465f      	mov	r7, fp
     e70:	4656      	mov	r6, sl
     e72:	464d      	mov	r5, r9
     e74:	4644      	mov	r4, r8
     e76:	b4f0      	push	{r4, r5, r6, r7}
     e78:	b089      	sub	sp, #36	; 0x24
     e7a:	000c      	movs	r4, r1
     e7c:	9205      	str	r2, [sp, #20]
     e7e:	aa12      	add	r2, sp, #72	; 0x48
     e80:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     e82:	0002      	movs	r2, r0
     e84:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     e86:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     e88:	42a2      	cmp	r2, r4
     e8a:	d900      	bls.n	e8e <_sercom_get_async_baud_val+0x22>
     e8c:	e0c6      	b.n	101c <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     e8e:	2b00      	cmp	r3, #0
     e90:	d151      	bne.n	f36 <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     e92:	0002      	movs	r2, r0
     e94:	0008      	movs	r0, r1
     e96:	2100      	movs	r1, #0
     e98:	4d64      	ldr	r5, [pc, #400]	; (102c <_sercom_get_async_baud_val+0x1c0>)
     e9a:	47a8      	blx	r5
     e9c:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     e9e:	0026      	movs	r6, r4
     ea0:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     ea2:	2300      	movs	r3, #0
     ea4:	2400      	movs	r4, #0
     ea6:	9300      	str	r3, [sp, #0]
     ea8:	9401      	str	r4, [sp, #4]
     eaa:	2200      	movs	r2, #0
     eac:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     eae:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     eb0:	2120      	movs	r1, #32
     eb2:	468c      	mov	ip, r1
     eb4:	391f      	subs	r1, #31
     eb6:	9602      	str	r6, [sp, #8]
     eb8:	9703      	str	r7, [sp, #12]
     eba:	2420      	movs	r4, #32
     ebc:	4264      	negs	r4, r4
     ebe:	1904      	adds	r4, r0, r4
     ec0:	d403      	bmi.n	eca <_sercom_get_async_baud_val+0x5e>
     ec2:	000d      	movs	r5, r1
     ec4:	40a5      	lsls	r5, r4
     ec6:	46a8      	mov	r8, r5
     ec8:	e004      	b.n	ed4 <_sercom_get_async_baud_val+0x68>
     eca:	4664      	mov	r4, ip
     ecc:	1a24      	subs	r4, r4, r0
     ece:	000d      	movs	r5, r1
     ed0:	40e5      	lsrs	r5, r4
     ed2:	46a8      	mov	r8, r5
     ed4:	000c      	movs	r4, r1
     ed6:	4084      	lsls	r4, r0
     ed8:	46a1      	mov	r9, r4

		r = r << 1;
     eda:	0014      	movs	r4, r2
     edc:	001d      	movs	r5, r3
     ede:	18a4      	adds	r4, r4, r2
     ee0:	415d      	adcs	r5, r3
     ee2:	0022      	movs	r2, r4
     ee4:	002b      	movs	r3, r5

		if (n & bit_shift) {
     ee6:	4646      	mov	r6, r8
     ee8:	465f      	mov	r7, fp
     eea:	423e      	tst	r6, r7
     eec:	d003      	beq.n	ef6 <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
     eee:	000e      	movs	r6, r1
     ef0:	4326      	orrs	r6, r4
     ef2:	0032      	movs	r2, r6
     ef4:	002b      	movs	r3, r5
		}

		if (r >= d) {
     ef6:	9c02      	ldr	r4, [sp, #8]
     ef8:	9d03      	ldr	r5, [sp, #12]
     efa:	429d      	cmp	r5, r3
     efc:	d80f      	bhi.n	f1e <_sercom_get_async_baud_val+0xb2>
     efe:	d101      	bne.n	f04 <_sercom_get_async_baud_val+0x98>
     f00:	4294      	cmp	r4, r2
     f02:	d80c      	bhi.n	f1e <_sercom_get_async_baud_val+0xb2>
			r = r - d;
     f04:	9c02      	ldr	r4, [sp, #8]
     f06:	9d03      	ldr	r5, [sp, #12]
     f08:	1b12      	subs	r2, r2, r4
     f0a:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     f0c:	464d      	mov	r5, r9
     f0e:	9e00      	ldr	r6, [sp, #0]
     f10:	9f01      	ldr	r7, [sp, #4]
     f12:	4335      	orrs	r5, r6
     f14:	003c      	movs	r4, r7
     f16:	4646      	mov	r6, r8
     f18:	4334      	orrs	r4, r6
     f1a:	9500      	str	r5, [sp, #0]
     f1c:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     f1e:	3801      	subs	r0, #1
     f20:	d2cb      	bcs.n	eba <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
     f22:	2200      	movs	r2, #0
     f24:	2301      	movs	r3, #1
     f26:	9800      	ldr	r0, [sp, #0]
     f28:	9901      	ldr	r1, [sp, #4]
     f2a:	1a12      	subs	r2, r2, r0
     f2c:	418b      	sbcs	r3, r1
     f2e:	0c12      	lsrs	r2, r2, #16
     f30:	041b      	lsls	r3, r3, #16
     f32:	431a      	orrs	r2, r3
     f34:	e06f      	b.n	1016 <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     f36:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     f38:	2b01      	cmp	r3, #1
     f3a:	d16c      	bne.n	1016 <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     f3c:	0f63      	lsrs	r3, r4, #29
     f3e:	9304      	str	r3, [sp, #16]
     f40:	00e3      	lsls	r3, r4, #3
     f42:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
     f44:	000a      	movs	r2, r1
     f46:	2300      	movs	r3, #0
     f48:	2100      	movs	r1, #0
     f4a:	4c38      	ldr	r4, [pc, #224]	; (102c <_sercom_get_async_baud_val+0x1c0>)
     f4c:	47a0      	blx	r4
     f4e:	0004      	movs	r4, r0
     f50:	000d      	movs	r5, r1
     f52:	2300      	movs	r3, #0
     f54:	469c      	mov	ip, r3
     f56:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     f58:	3320      	adds	r3, #32
     f5a:	469b      	mov	fp, r3
     f5c:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     f5e:	4663      	mov	r3, ip
     f60:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     f62:	2300      	movs	r3, #0
     f64:	9302      	str	r3, [sp, #8]
     f66:	2200      	movs	r2, #0
     f68:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     f6a:	213f      	movs	r1, #63	; 0x3f
     f6c:	9400      	str	r4, [sp, #0]
     f6e:	9501      	str	r5, [sp, #4]
     f70:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
     f72:	2120      	movs	r1, #32
     f74:	4249      	negs	r1, r1
     f76:	1879      	adds	r1, r7, r1
     f78:	d403      	bmi.n	f82 <_sercom_get_async_baud_val+0x116>
     f7a:	0030      	movs	r0, r6
     f7c:	4088      	lsls	r0, r1
     f7e:	4684      	mov	ip, r0
     f80:	e004      	b.n	f8c <_sercom_get_async_baud_val+0x120>
     f82:	4659      	mov	r1, fp
     f84:	1bc9      	subs	r1, r1, r7
     f86:	0030      	movs	r0, r6
     f88:	40c8      	lsrs	r0, r1
     f8a:	4684      	mov	ip, r0
     f8c:	0031      	movs	r1, r6
     f8e:	40b9      	lsls	r1, r7
     f90:	4689      	mov	r9, r1

		r = r << 1;
     f92:	0010      	movs	r0, r2
     f94:	0019      	movs	r1, r3
     f96:	1880      	adds	r0, r0, r2
     f98:	4159      	adcs	r1, r3
     f9a:	0002      	movs	r2, r0
     f9c:	000b      	movs	r3, r1

		if (n & bit_shift) {
     f9e:	4644      	mov	r4, r8
     fa0:	464d      	mov	r5, r9
     fa2:	402c      	ands	r4, r5
     fa4:	46a2      	mov	sl, r4
     fa6:	4664      	mov	r4, ip
     fa8:	9d04      	ldr	r5, [sp, #16]
     faa:	402c      	ands	r4, r5
     fac:	46a4      	mov	ip, r4
     fae:	4654      	mov	r4, sl
     fb0:	4665      	mov	r5, ip
     fb2:	432c      	orrs	r4, r5
     fb4:	d003      	beq.n	fbe <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
     fb6:	0034      	movs	r4, r6
     fb8:	4304      	orrs	r4, r0
     fba:	0022      	movs	r2, r4
     fbc:	000b      	movs	r3, r1
		}

		if (r >= d) {
     fbe:	9800      	ldr	r0, [sp, #0]
     fc0:	9901      	ldr	r1, [sp, #4]
     fc2:	4299      	cmp	r1, r3
     fc4:	d80a      	bhi.n	fdc <_sercom_get_async_baud_val+0x170>
     fc6:	d101      	bne.n	fcc <_sercom_get_async_baud_val+0x160>
     fc8:	4290      	cmp	r0, r2
     fca:	d807      	bhi.n	fdc <_sercom_get_async_baud_val+0x170>
			r = r - d;
     fcc:	9800      	ldr	r0, [sp, #0]
     fce:	9901      	ldr	r1, [sp, #4]
     fd0:	1a12      	subs	r2, r2, r0
     fd2:	418b      	sbcs	r3, r1
			q |= bit_shift;
     fd4:	9902      	ldr	r1, [sp, #8]
     fd6:	4648      	mov	r0, r9
     fd8:	4301      	orrs	r1, r0
     fda:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     fdc:	3f01      	subs	r7, #1
     fde:	d2c8      	bcs.n	f72 <_sercom_get_async_baud_val+0x106>
     fe0:	9c00      	ldr	r4, [sp, #0]
     fe2:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     fe4:	9902      	ldr	r1, [sp, #8]
     fe6:	9a07      	ldr	r2, [sp, #28]
     fe8:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     fea:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     fec:	4910      	ldr	r1, [pc, #64]	; (1030 <_sercom_get_async_baud_val+0x1c4>)
     fee:	428b      	cmp	r3, r1
     ff0:	d90b      	bls.n	100a <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     ff2:	9b06      	ldr	r3, [sp, #24]
     ff4:	3301      	adds	r3, #1
     ff6:	b2db      	uxtb	r3, r3
     ff8:	0019      	movs	r1, r3
     ffa:	9306      	str	r3, [sp, #24]
     ffc:	0013      	movs	r3, r2
     ffe:	3301      	adds	r3, #1
    1000:	9307      	str	r3, [sp, #28]
    1002:	2908      	cmp	r1, #8
    1004:	d1ad      	bne.n	f62 <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1006:	2540      	movs	r5, #64	; 0x40
    1008:	e008      	b.n	101c <_sercom_get_async_baud_val+0x1b0>
    100a:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    100c:	9a06      	ldr	r2, [sp, #24]
    100e:	2a08      	cmp	r2, #8
    1010:	d004      	beq.n	101c <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    1012:	0352      	lsls	r2, r2, #13
    1014:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    1016:	9b05      	ldr	r3, [sp, #20]
    1018:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    101a:	2500      	movs	r5, #0
}
    101c:	0028      	movs	r0, r5
    101e:	b009      	add	sp, #36	; 0x24
    1020:	bc3c      	pop	{r2, r3, r4, r5}
    1022:	4690      	mov	r8, r2
    1024:	4699      	mov	r9, r3
    1026:	46a2      	mov	sl, r4
    1028:	46ab      	mov	fp, r5
    102a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    102c:	00008019 	.word	0x00008019
    1030:	00001fff 	.word	0x00001fff

00001034 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1034:	b510      	push	{r4, lr}
    1036:	b082      	sub	sp, #8
    1038:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    103a:	4b0e      	ldr	r3, [pc, #56]	; (1074 <sercom_set_gclk_generator+0x40>)
    103c:	781b      	ldrb	r3, [r3, #0]
    103e:	2b00      	cmp	r3, #0
    1040:	d001      	beq.n	1046 <sercom_set_gclk_generator+0x12>
    1042:	2900      	cmp	r1, #0
    1044:	d00d      	beq.n	1062 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1046:	a901      	add	r1, sp, #4
    1048:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    104a:	2013      	movs	r0, #19
    104c:	4b0a      	ldr	r3, [pc, #40]	; (1078 <sercom_set_gclk_generator+0x44>)
    104e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1050:	2013      	movs	r0, #19
    1052:	4b0a      	ldr	r3, [pc, #40]	; (107c <sercom_set_gclk_generator+0x48>)
    1054:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    1056:	4b07      	ldr	r3, [pc, #28]	; (1074 <sercom_set_gclk_generator+0x40>)
    1058:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    105a:	2201      	movs	r2, #1
    105c:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    105e:	2000      	movs	r0, #0
    1060:	e006      	b.n	1070 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    1062:	4b04      	ldr	r3, [pc, #16]	; (1074 <sercom_set_gclk_generator+0x40>)
    1064:	785b      	ldrb	r3, [r3, #1]
    1066:	4283      	cmp	r3, r0
    1068:	d001      	beq.n	106e <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    106a:	201d      	movs	r0, #29
    106c:	e000      	b.n	1070 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    106e:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1070:	b002      	add	sp, #8
    1072:	bd10      	pop	{r4, pc}
    1074:	20000110 	.word	0x20000110
    1078:	00002471 	.word	0x00002471
    107c:	000023e5 	.word	0x000023e5

00001080 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1080:	4b44      	ldr	r3, [pc, #272]	; (1194 <_sercom_get_default_pad+0x114>)
    1082:	4298      	cmp	r0, r3
    1084:	d033      	beq.n	10ee <_sercom_get_default_pad+0x6e>
    1086:	d806      	bhi.n	1096 <_sercom_get_default_pad+0x16>
    1088:	4b43      	ldr	r3, [pc, #268]	; (1198 <_sercom_get_default_pad+0x118>)
    108a:	4298      	cmp	r0, r3
    108c:	d00d      	beq.n	10aa <_sercom_get_default_pad+0x2a>
    108e:	4b43      	ldr	r3, [pc, #268]	; (119c <_sercom_get_default_pad+0x11c>)
    1090:	4298      	cmp	r0, r3
    1092:	d01b      	beq.n	10cc <_sercom_get_default_pad+0x4c>
    1094:	e06f      	b.n	1176 <_sercom_get_default_pad+0xf6>
    1096:	4b42      	ldr	r3, [pc, #264]	; (11a0 <_sercom_get_default_pad+0x120>)
    1098:	4298      	cmp	r0, r3
    109a:	d04a      	beq.n	1132 <_sercom_get_default_pad+0xb2>
    109c:	4b41      	ldr	r3, [pc, #260]	; (11a4 <_sercom_get_default_pad+0x124>)
    109e:	4298      	cmp	r0, r3
    10a0:	d058      	beq.n	1154 <_sercom_get_default_pad+0xd4>
    10a2:	4b41      	ldr	r3, [pc, #260]	; (11a8 <_sercom_get_default_pad+0x128>)
    10a4:	4298      	cmp	r0, r3
    10a6:	d166      	bne.n	1176 <_sercom_get_default_pad+0xf6>
    10a8:	e032      	b.n	1110 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    10aa:	2901      	cmp	r1, #1
    10ac:	d006      	beq.n	10bc <_sercom_get_default_pad+0x3c>
    10ae:	2900      	cmp	r1, #0
    10b0:	d063      	beq.n	117a <_sercom_get_default_pad+0xfa>
    10b2:	2902      	cmp	r1, #2
    10b4:	d006      	beq.n	10c4 <_sercom_get_default_pad+0x44>
    10b6:	2903      	cmp	r1, #3
    10b8:	d006      	beq.n	10c8 <_sercom_get_default_pad+0x48>
    10ba:	e001      	b.n	10c0 <_sercom_get_default_pad+0x40>
    10bc:	483b      	ldr	r0, [pc, #236]	; (11ac <_sercom_get_default_pad+0x12c>)
    10be:	e067      	b.n	1190 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    10c0:	2000      	movs	r0, #0
    10c2:	e065      	b.n	1190 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    10c4:	483a      	ldr	r0, [pc, #232]	; (11b0 <_sercom_get_default_pad+0x130>)
    10c6:	e063      	b.n	1190 <_sercom_get_default_pad+0x110>
    10c8:	483a      	ldr	r0, [pc, #232]	; (11b4 <_sercom_get_default_pad+0x134>)
    10ca:	e061      	b.n	1190 <_sercom_get_default_pad+0x110>
    10cc:	2901      	cmp	r1, #1
    10ce:	d006      	beq.n	10de <_sercom_get_default_pad+0x5e>
    10d0:	2900      	cmp	r1, #0
    10d2:	d054      	beq.n	117e <_sercom_get_default_pad+0xfe>
    10d4:	2902      	cmp	r1, #2
    10d6:	d006      	beq.n	10e6 <_sercom_get_default_pad+0x66>
    10d8:	2903      	cmp	r1, #3
    10da:	d006      	beq.n	10ea <_sercom_get_default_pad+0x6a>
    10dc:	e001      	b.n	10e2 <_sercom_get_default_pad+0x62>
    10de:	4836      	ldr	r0, [pc, #216]	; (11b8 <_sercom_get_default_pad+0x138>)
    10e0:	e056      	b.n	1190 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    10e2:	2000      	movs	r0, #0
    10e4:	e054      	b.n	1190 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    10e6:	4835      	ldr	r0, [pc, #212]	; (11bc <_sercom_get_default_pad+0x13c>)
    10e8:	e052      	b.n	1190 <_sercom_get_default_pad+0x110>
    10ea:	4835      	ldr	r0, [pc, #212]	; (11c0 <_sercom_get_default_pad+0x140>)
    10ec:	e050      	b.n	1190 <_sercom_get_default_pad+0x110>
    10ee:	2901      	cmp	r1, #1
    10f0:	d006      	beq.n	1100 <_sercom_get_default_pad+0x80>
    10f2:	2900      	cmp	r1, #0
    10f4:	d045      	beq.n	1182 <_sercom_get_default_pad+0x102>
    10f6:	2902      	cmp	r1, #2
    10f8:	d006      	beq.n	1108 <_sercom_get_default_pad+0x88>
    10fa:	2903      	cmp	r1, #3
    10fc:	d006      	beq.n	110c <_sercom_get_default_pad+0x8c>
    10fe:	e001      	b.n	1104 <_sercom_get_default_pad+0x84>
    1100:	4830      	ldr	r0, [pc, #192]	; (11c4 <_sercom_get_default_pad+0x144>)
    1102:	e045      	b.n	1190 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    1104:	2000      	movs	r0, #0
    1106:	e043      	b.n	1190 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1108:	482f      	ldr	r0, [pc, #188]	; (11c8 <_sercom_get_default_pad+0x148>)
    110a:	e041      	b.n	1190 <_sercom_get_default_pad+0x110>
    110c:	482f      	ldr	r0, [pc, #188]	; (11cc <_sercom_get_default_pad+0x14c>)
    110e:	e03f      	b.n	1190 <_sercom_get_default_pad+0x110>
    1110:	2901      	cmp	r1, #1
    1112:	d006      	beq.n	1122 <_sercom_get_default_pad+0xa2>
    1114:	2900      	cmp	r1, #0
    1116:	d036      	beq.n	1186 <_sercom_get_default_pad+0x106>
    1118:	2902      	cmp	r1, #2
    111a:	d006      	beq.n	112a <_sercom_get_default_pad+0xaa>
    111c:	2903      	cmp	r1, #3
    111e:	d006      	beq.n	112e <_sercom_get_default_pad+0xae>
    1120:	e001      	b.n	1126 <_sercom_get_default_pad+0xa6>
    1122:	482b      	ldr	r0, [pc, #172]	; (11d0 <_sercom_get_default_pad+0x150>)
    1124:	e034      	b.n	1190 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    1126:	2000      	movs	r0, #0
    1128:	e032      	b.n	1190 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    112a:	482a      	ldr	r0, [pc, #168]	; (11d4 <_sercom_get_default_pad+0x154>)
    112c:	e030      	b.n	1190 <_sercom_get_default_pad+0x110>
    112e:	482a      	ldr	r0, [pc, #168]	; (11d8 <_sercom_get_default_pad+0x158>)
    1130:	e02e      	b.n	1190 <_sercom_get_default_pad+0x110>
    1132:	2901      	cmp	r1, #1
    1134:	d006      	beq.n	1144 <_sercom_get_default_pad+0xc4>
    1136:	2900      	cmp	r1, #0
    1138:	d027      	beq.n	118a <_sercom_get_default_pad+0x10a>
    113a:	2902      	cmp	r1, #2
    113c:	d006      	beq.n	114c <_sercom_get_default_pad+0xcc>
    113e:	2903      	cmp	r1, #3
    1140:	d006      	beq.n	1150 <_sercom_get_default_pad+0xd0>
    1142:	e001      	b.n	1148 <_sercom_get_default_pad+0xc8>
    1144:	4825      	ldr	r0, [pc, #148]	; (11dc <_sercom_get_default_pad+0x15c>)
    1146:	e023      	b.n	1190 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    1148:	2000      	movs	r0, #0
    114a:	e021      	b.n	1190 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    114c:	4824      	ldr	r0, [pc, #144]	; (11e0 <_sercom_get_default_pad+0x160>)
    114e:	e01f      	b.n	1190 <_sercom_get_default_pad+0x110>
    1150:	4824      	ldr	r0, [pc, #144]	; (11e4 <_sercom_get_default_pad+0x164>)
    1152:	e01d      	b.n	1190 <_sercom_get_default_pad+0x110>
    1154:	2901      	cmp	r1, #1
    1156:	d006      	beq.n	1166 <_sercom_get_default_pad+0xe6>
    1158:	2900      	cmp	r1, #0
    115a:	d018      	beq.n	118e <_sercom_get_default_pad+0x10e>
    115c:	2902      	cmp	r1, #2
    115e:	d006      	beq.n	116e <_sercom_get_default_pad+0xee>
    1160:	2903      	cmp	r1, #3
    1162:	d006      	beq.n	1172 <_sercom_get_default_pad+0xf2>
    1164:	e001      	b.n	116a <_sercom_get_default_pad+0xea>
    1166:	4820      	ldr	r0, [pc, #128]	; (11e8 <_sercom_get_default_pad+0x168>)
    1168:	e012      	b.n	1190 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    116a:	2000      	movs	r0, #0
    116c:	e010      	b.n	1190 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    116e:	481f      	ldr	r0, [pc, #124]	; (11ec <_sercom_get_default_pad+0x16c>)
    1170:	e00e      	b.n	1190 <_sercom_get_default_pad+0x110>
    1172:	481f      	ldr	r0, [pc, #124]	; (11f0 <_sercom_get_default_pad+0x170>)
    1174:	e00c      	b.n	1190 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    1176:	2000      	movs	r0, #0
    1178:	e00a      	b.n	1190 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    117a:	481e      	ldr	r0, [pc, #120]	; (11f4 <_sercom_get_default_pad+0x174>)
    117c:	e008      	b.n	1190 <_sercom_get_default_pad+0x110>
    117e:	2003      	movs	r0, #3
    1180:	e006      	b.n	1190 <_sercom_get_default_pad+0x110>
    1182:	481d      	ldr	r0, [pc, #116]	; (11f8 <_sercom_get_default_pad+0x178>)
    1184:	e004      	b.n	1190 <_sercom_get_default_pad+0x110>
    1186:	481d      	ldr	r0, [pc, #116]	; (11fc <_sercom_get_default_pad+0x17c>)
    1188:	e002      	b.n	1190 <_sercom_get_default_pad+0x110>
    118a:	481d      	ldr	r0, [pc, #116]	; (1200 <_sercom_get_default_pad+0x180>)
    118c:	e000      	b.n	1190 <_sercom_get_default_pad+0x110>
    118e:	481d      	ldr	r0, [pc, #116]	; (1204 <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
    1190:	4770      	bx	lr
    1192:	46c0      	nop			; (mov r8, r8)
    1194:	42001000 	.word	0x42001000
    1198:	42000800 	.word	0x42000800
    119c:	42000c00 	.word	0x42000c00
    11a0:	42001800 	.word	0x42001800
    11a4:	42001c00 	.word	0x42001c00
    11a8:	42001400 	.word	0x42001400
    11ac:	00050003 	.word	0x00050003
    11b0:	00060003 	.word	0x00060003
    11b4:	00070003 	.word	0x00070003
    11b8:	00010003 	.word	0x00010003
    11bc:	001e0003 	.word	0x001e0003
    11c0:	001f0003 	.word	0x001f0003
    11c4:	000d0002 	.word	0x000d0002
    11c8:	000e0002 	.word	0x000e0002
    11cc:	000f0002 	.word	0x000f0002
    11d0:	00110003 	.word	0x00110003
    11d4:	00120003 	.word	0x00120003
    11d8:	00130003 	.word	0x00130003
    11dc:	003f0005 	.word	0x003f0005
    11e0:	003e0005 	.word	0x003e0005
    11e4:	00520005 	.word	0x00520005
    11e8:	00170003 	.word	0x00170003
    11ec:	00180003 	.word	0x00180003
    11f0:	00190003 	.word	0x00190003
    11f4:	00040003 	.word	0x00040003
    11f8:	000c0002 	.word	0x000c0002
    11fc:	00100003 	.word	0x00100003
    1200:	00530005 	.word	0x00530005
    1204:	00160003 	.word	0x00160003

00001208 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1208:	b530      	push	{r4, r5, lr}
    120a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    120c:	4b0c      	ldr	r3, [pc, #48]	; (1240 <_sercom_get_sercom_inst_index+0x38>)
    120e:	466a      	mov	r2, sp
    1210:	cb32      	ldmia	r3!, {r1, r4, r5}
    1212:	c232      	stmia	r2!, {r1, r4, r5}
    1214:	cb32      	ldmia	r3!, {r1, r4, r5}
    1216:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1218:	9b00      	ldr	r3, [sp, #0]
    121a:	4283      	cmp	r3, r0
    121c:	d006      	beq.n	122c <_sercom_get_sercom_inst_index+0x24>
    121e:	2301      	movs	r3, #1
    1220:	009a      	lsls	r2, r3, #2
    1222:	4669      	mov	r1, sp
    1224:	5852      	ldr	r2, [r2, r1]
    1226:	4282      	cmp	r2, r0
    1228:	d103      	bne.n	1232 <_sercom_get_sercom_inst_index+0x2a>
    122a:	e000      	b.n	122e <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    122c:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    122e:	b2d8      	uxtb	r0, r3
    1230:	e003      	b.n	123a <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1232:	3301      	adds	r3, #1
    1234:	2b06      	cmp	r3, #6
    1236:	d1f3      	bne.n	1220 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1238:	2000      	movs	r0, #0
}
    123a:	b007      	add	sp, #28
    123c:	bd30      	pop	{r4, r5, pc}
    123e:	46c0      	nop			; (mov r8, r8)
    1240:	0000a800 	.word	0x0000a800

00001244 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1244:	4770      	bx	lr
    1246:	46c0      	nop			; (mov r8, r8)

00001248 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1248:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    124a:	4b0a      	ldr	r3, [pc, #40]	; (1274 <_sercom_set_handler+0x2c>)
    124c:	781b      	ldrb	r3, [r3, #0]
    124e:	2b00      	cmp	r3, #0
    1250:	d10c      	bne.n	126c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1252:	4f09      	ldr	r7, [pc, #36]	; (1278 <_sercom_set_handler+0x30>)
    1254:	4e09      	ldr	r6, [pc, #36]	; (127c <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1256:	4d0a      	ldr	r5, [pc, #40]	; (1280 <_sercom_set_handler+0x38>)
    1258:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    125a:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    125c:	195a      	adds	r2, r3, r5
    125e:	6014      	str	r4, [r2, #0]
    1260:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1262:	2b18      	cmp	r3, #24
    1264:	d1f9      	bne.n	125a <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    1266:	2201      	movs	r2, #1
    1268:	4b02      	ldr	r3, [pc, #8]	; (1274 <_sercom_set_handler+0x2c>)
    126a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    126c:	0080      	lsls	r0, r0, #2
    126e:	4b02      	ldr	r3, [pc, #8]	; (1278 <_sercom_set_handler+0x30>)
    1270:	50c1      	str	r1, [r0, r3]
}
    1272:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1274:	20000112 	.word	0x20000112
    1278:	20000114 	.word	0x20000114
    127c:	00001245 	.word	0x00001245
    1280:	2000213c 	.word	0x2000213c

00001284 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1284:	b510      	push	{r4, lr}
    1286:	b082      	sub	sp, #8
    1288:	0004      	movs	r4, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    128a:	2206      	movs	r2, #6
    128c:	4905      	ldr	r1, [pc, #20]	; (12a4 <_sercom_get_interrupt_vector+0x20>)
    128e:	4668      	mov	r0, sp
    1290:	4b05      	ldr	r3, [pc, #20]	; (12a8 <_sercom_get_interrupt_vector+0x24>)
    1292:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1294:	0020      	movs	r0, r4
    1296:	4b05      	ldr	r3, [pc, #20]	; (12ac <_sercom_get_interrupt_vector+0x28>)
    1298:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    129a:	466b      	mov	r3, sp
    129c:	5618      	ldrsb	r0, [r3, r0]
}
    129e:	b002      	add	sp, #8
    12a0:	bd10      	pop	{r4, pc}
    12a2:	46c0      	nop			; (mov r8, r8)
    12a4:	0000a818 	.word	0x0000a818
    12a8:	000051ed 	.word	0x000051ed
    12ac:	00001209 	.word	0x00001209

000012b0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    12b0:	b510      	push	{r4, lr}
    12b2:	4b02      	ldr	r3, [pc, #8]	; (12bc <SERCOM0_Handler+0xc>)
    12b4:	681b      	ldr	r3, [r3, #0]
    12b6:	2000      	movs	r0, #0
    12b8:	4798      	blx	r3
    12ba:	bd10      	pop	{r4, pc}
    12bc:	20000114 	.word	0x20000114

000012c0 <SERCOM1_Handler>:
    12c0:	b510      	push	{r4, lr}
    12c2:	4b02      	ldr	r3, [pc, #8]	; (12cc <SERCOM1_Handler+0xc>)
    12c4:	685b      	ldr	r3, [r3, #4]
    12c6:	2001      	movs	r0, #1
    12c8:	4798      	blx	r3
    12ca:	bd10      	pop	{r4, pc}
    12cc:	20000114 	.word	0x20000114

000012d0 <SERCOM2_Handler>:
    12d0:	b510      	push	{r4, lr}
    12d2:	4b02      	ldr	r3, [pc, #8]	; (12dc <SERCOM2_Handler+0xc>)
    12d4:	689b      	ldr	r3, [r3, #8]
    12d6:	2002      	movs	r0, #2
    12d8:	4798      	blx	r3
    12da:	bd10      	pop	{r4, pc}
    12dc:	20000114 	.word	0x20000114

000012e0 <SERCOM3_Handler>:
    12e0:	b510      	push	{r4, lr}
    12e2:	4b02      	ldr	r3, [pc, #8]	; (12ec <SERCOM3_Handler+0xc>)
    12e4:	68db      	ldr	r3, [r3, #12]
    12e6:	2003      	movs	r0, #3
    12e8:	4798      	blx	r3
    12ea:	bd10      	pop	{r4, pc}
    12ec:	20000114 	.word	0x20000114

000012f0 <SERCOM4_Handler>:
    12f0:	b510      	push	{r4, lr}
    12f2:	4b02      	ldr	r3, [pc, #8]	; (12fc <SERCOM4_Handler+0xc>)
    12f4:	691b      	ldr	r3, [r3, #16]
    12f6:	2004      	movs	r0, #4
    12f8:	4798      	blx	r3
    12fa:	bd10      	pop	{r4, pc}
    12fc:	20000114 	.word	0x20000114

00001300 <SERCOM5_Handler>:
    1300:	b510      	push	{r4, lr}
    1302:	4b02      	ldr	r3, [pc, #8]	; (130c <SERCOM5_Handler+0xc>)
    1304:	695b      	ldr	r3, [r3, #20]
    1306:	2005      	movs	r0, #5
    1308:	4798      	blx	r3
    130a:	bd10      	pop	{r4, pc}
    130c:	20000114 	.word	0x20000114

00001310 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1310:	b5f0      	push	{r4, r5, r6, r7, lr}
    1312:	4657      	mov	r7, sl
    1314:	464e      	mov	r6, r9
    1316:	4645      	mov	r5, r8
    1318:	b4e0      	push	{r5, r6, r7}
    131a:	b08a      	sub	sp, #40	; 0x28
    131c:	0005      	movs	r5, r0
    131e:	000e      	movs	r6, r1
    1320:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1322:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1324:	680b      	ldr	r3, [r1, #0]
    1326:	079b      	lsls	r3, r3, #30
    1328:	d400      	bmi.n	132c <spi_init+0x1c>
    132a:	e08c      	b.n	1446 <spi_init+0x136>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    132c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    132e:	9305      	str	r3, [sp, #20]
    1330:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    1332:	9306      	str	r3, [sp, #24]
    1334:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1336:	9307      	str	r3, [sp, #28]
    1338:	6b53      	ldr	r3, [r2, #52]	; 0x34
    133a:	9308      	str	r3, [sp, #32]
    133c:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    133e:	231f      	movs	r3, #31
    1340:	4699      	mov	r9, r3
    1342:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1344:	00bb      	lsls	r3, r7, #2
    1346:	aa05      	add	r2, sp, #20
    1348:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    134a:	2800      	cmp	r0, #0
    134c:	d102      	bne.n	1354 <spi_init+0x44>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    134e:	0030      	movs	r0, r6
    1350:	4b8f      	ldr	r3, [pc, #572]	; (1590 <spi_init+0x280>)
    1352:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    1354:	1c43      	adds	r3, r0, #1
    1356:	d029      	beq.n	13ac <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    1358:	0402      	lsls	r2, r0, #16
    135a:	0c13      	lsrs	r3, r2, #16
    135c:	4698      	mov	r8, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    135e:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1360:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1362:	2300      	movs	r3, #0
    1364:	469c      	mov	ip, r3
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1366:	0603      	lsls	r3, r0, #24
    1368:	d404      	bmi.n	1374 <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    136a:	094b      	lsrs	r3, r1, #5
    136c:	01db      	lsls	r3, r3, #7
    136e:	4a89      	ldr	r2, [pc, #548]	; (1594 <spi_init+0x284>)
    1370:	4694      	mov	ip, r2
    1372:	449c      	add	ip, r3
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    1374:	464b      	mov	r3, r9
    1376:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    1378:	4660      	mov	r0, ip
    137a:	18c0      	adds	r0, r0, r3
    137c:	3040      	adds	r0, #64	; 0x40
    137e:	7800      	ldrb	r0, [r0, #0]
    1380:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    1382:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    1384:	4652      	mov	r2, sl
    1386:	07d2      	lsls	r2, r2, #31
    1388:	d50a      	bpl.n	13a0 <spi_init+0x90>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    138a:	085b      	lsrs	r3, r3, #1
    138c:	4463      	add	r3, ip
    138e:	3330      	adds	r3, #48	; 0x30
    1390:	7818      	ldrb	r0, [r3, #0]
    1392:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    1394:	07cb      	lsls	r3, r1, #31
    1396:	d501      	bpl.n	139c <spi_init+0x8c>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    1398:	0900      	lsrs	r0, r0, #4
    139a:	e001      	b.n	13a0 <spi_init+0x90>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    139c:	230f      	movs	r3, #15
    139e:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    13a0:	4580      	cmp	r8, r0
    13a2:	d003      	beq.n	13ac <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    13a4:	2300      	movs	r3, #0
    13a6:	602b      	str	r3, [r5, #0]
			return STATUS_ERR_DENIED;
    13a8:	201c      	movs	r0, #28
    13aa:	e0ea      	b.n	1582 <spi_init+0x272>
    13ac:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    13ae:	2f04      	cmp	r7, #4
    13b0:	d1c7      	bne.n	1342 <spi_init+0x32>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    13b2:	2013      	movs	r0, #19
    13b4:	4b78      	ldr	r3, [pc, #480]	; (1598 <spi_init+0x288>)
    13b6:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    13b8:	7822      	ldrb	r2, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    13ba:	2100      	movs	r1, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    13bc:	2a01      	cmp	r2, #1
    13be:	d112      	bne.n	13e6 <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    13c0:	aa04      	add	r2, sp, #16
    13c2:	0001      	movs	r1, r0
    13c4:	69a0      	ldr	r0, [r4, #24]
    13c6:	4b75      	ldr	r3, [pc, #468]	; (159c <spi_init+0x28c>)
    13c8:	4798      	blx	r3
    13ca:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    13cc:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    13ce:	2b00      	cmp	r3, #0
    13d0:	d000      	beq.n	13d4 <spi_init+0xc4>
    13d2:	e0d6      	b.n	1582 <spi_init+0x272>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    13d4:	7b33      	ldrb	r3, [r6, #12]
    13d6:	b2db      	uxtb	r3, r3
    13d8:	aa04      	add	r2, sp, #16
    13da:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    13dc:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    13de:	429a      	cmp	r2, r3
    13e0:	d000      	beq.n	13e4 <spi_init+0xd4>
    13e2:	e0ce      	b.n	1582 <spi_init+0x272>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    13e4:	210c      	movs	r1, #12

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    13e6:	6863      	ldr	r3, [r4, #4]
    13e8:	68a2      	ldr	r2, [r4, #8]
    13ea:	4313      	orrs	r3, r2
    13ec:	68e2      	ldr	r2, [r4, #12]
    13ee:	4313      	orrs	r3, r2
    13f0:	430b      	orrs	r3, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    13f2:	7c21      	ldrb	r1, [r4, #16]

	if (config->run_in_standby) {
    13f4:	7c62      	ldrb	r2, [r4, #17]
    13f6:	2a00      	cmp	r2, #0
    13f8:	d001      	beq.n	13fe <spi_init+0xee>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    13fa:	2280      	movs	r2, #128	; 0x80
    13fc:	4313      	orrs	r3, r2
	}

	if (config->receiver_enable) {
    13fe:	7ca2      	ldrb	r2, [r4, #18]
    1400:	2a00      	cmp	r2, #0
    1402:	d002      	beq.n	140a <spi_init+0xfa>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1404:	2280      	movs	r2, #128	; 0x80
    1406:	0292      	lsls	r2, r2, #10
    1408:	4311      	orrs	r1, r2
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    140a:	7ce2      	ldrb	r2, [r4, #19]
    140c:	2a00      	cmp	r2, #0
    140e:	d002      	beq.n	1416 <spi_init+0x106>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1410:	2280      	movs	r2, #128	; 0x80
    1412:	0092      	lsls	r2, r2, #2
    1414:	4311      	orrs	r1, r2
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    1416:	7d22      	ldrb	r2, [r4, #20]
    1418:	2a00      	cmp	r2, #0
    141a:	d002      	beq.n	1422 <spi_init+0x112>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    141c:	2280      	movs	r2, #128	; 0x80
    141e:	0192      	lsls	r2, r2, #6
    1420:	4311      	orrs	r1, r2
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    1422:	6830      	ldr	r0, [r6, #0]
    1424:	2202      	movs	r2, #2
    1426:	4313      	orrs	r3, r2
    1428:	4283      	cmp	r3, r0
    142a:	d108      	bne.n	143e <spi_init+0x12e>
			spi_module->CTRLB.reg == ctrlb) {
    142c:	6873      	ldr	r3, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    142e:	428b      	cmp	r3, r1
    1430:	d105      	bne.n	143e <spi_init+0x12e>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    1432:	7823      	ldrb	r3, [r4, #0]
    1434:	716b      	strb	r3, [r5, #5]
		module->character_size = config->character_size;
    1436:	7c23      	ldrb	r3, [r4, #16]
    1438:	71ab      	strb	r3, [r5, #6]
		return STATUS_OK;
    143a:	2000      	movs	r0, #0
    143c:	e0a1      	b.n	1582 <spi_init+0x272>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    143e:	2300      	movs	r3, #0
    1440:	602b      	str	r3, [r5, #0]

	return STATUS_ERR_DENIED;
    1442:	201c      	movs	r0, #28
    1444:	e09d      	b.n	1582 <spi_init+0x272>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1446:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    1448:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    144a:	07db      	lsls	r3, r3, #31
    144c:	d500      	bpl.n	1450 <spi_init+0x140>
    144e:	e098      	b.n	1582 <spi_init+0x272>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1450:	0008      	movs	r0, r1
    1452:	4b53      	ldr	r3, [pc, #332]	; (15a0 <spi_init+0x290>)
    1454:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1456:	4953      	ldr	r1, [pc, #332]	; (15a4 <spi_init+0x294>)
    1458:	6a0a      	ldr	r2, [r1, #32]
    145a:	1c87      	adds	r7, r0, #2
    145c:	2301      	movs	r3, #1
    145e:	40bb      	lsls	r3, r7
    1460:	4313      	orrs	r3, r2
    1462:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    1464:	a909      	add	r1, sp, #36	; 0x24
    1466:	2724      	movs	r7, #36	; 0x24
    1468:	5de3      	ldrb	r3, [r4, r7]
    146a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    146c:	3014      	adds	r0, #20
    146e:	b2c3      	uxtb	r3, r0
    1470:	9301      	str	r3, [sp, #4]
    1472:	0018      	movs	r0, r3
    1474:	4b4c      	ldr	r3, [pc, #304]	; (15a8 <spi_init+0x298>)
    1476:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1478:	9801      	ldr	r0, [sp, #4]
    147a:	4b4c      	ldr	r3, [pc, #304]	; (15ac <spi_init+0x29c>)
    147c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    147e:	5de0      	ldrb	r0, [r4, r7]
    1480:	2100      	movs	r1, #0
    1482:	4b4b      	ldr	r3, [pc, #300]	; (15b0 <spi_init+0x2a0>)
    1484:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    1486:	7823      	ldrb	r3, [r4, #0]
    1488:	2b01      	cmp	r3, #1
    148a:	d103      	bne.n	1494 <spi_init+0x184>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    148c:	6832      	ldr	r2, [r6, #0]
    148e:	330b      	adds	r3, #11
    1490:	4313      	orrs	r3, r2
    1492:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1494:	682e      	ldr	r6, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1496:	ab04      	add	r3, sp, #16
    1498:	2280      	movs	r2, #128	; 0x80
    149a:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    149c:	2200      	movs	r2, #0
    149e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    14a0:	2101      	movs	r1, #1
    14a2:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    14a4:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    14a6:	7823      	ldrb	r3, [r4, #0]
    14a8:	2b00      	cmp	r3, #0
    14aa:	d101      	bne.n	14b0 <spi_init+0x1a0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    14ac:	ab04      	add	r3, sp, #16
    14ae:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    14b0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    14b2:	9305      	str	r3, [sp, #20]
    14b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    14b6:	9306      	str	r3, [sp, #24]
    14b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
    14ba:	9307      	str	r3, [sp, #28]
    14bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
    14be:	9308      	str	r3, [sp, #32]
    14c0:	2700      	movs	r7, #0
    14c2:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    14c4:	00bb      	lsls	r3, r7, #2
    14c6:	aa05      	add	r2, sp, #20
    14c8:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    14ca:	2800      	cmp	r0, #0
    14cc:	d102      	bne.n	14d4 <spi_init+0x1c4>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    14ce:	0030      	movs	r0, r6
    14d0:	4b2f      	ldr	r3, [pc, #188]	; (1590 <spi_init+0x280>)
    14d2:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    14d4:	1c43      	adds	r3, r0, #1
    14d6:	d006      	beq.n	14e6 <spi_init+0x1d6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    14d8:	ab02      	add	r3, sp, #8
    14da:	7218      	strb	r0, [r3, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    14dc:	0c00      	lsrs	r0, r0, #16
    14de:	b2c0      	uxtb	r0, r0
    14e0:	a904      	add	r1, sp, #16
    14e2:	4b34      	ldr	r3, [pc, #208]	; (15b4 <spi_init+0x2a4>)
    14e4:	4798      	blx	r3
    14e6:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    14e8:	2f04      	cmp	r7, #4
    14ea:	d1ea      	bne.n	14c2 <spi_init+0x1b2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    14ec:	7823      	ldrb	r3, [r4, #0]
    14ee:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    14f0:	7c23      	ldrb	r3, [r4, #16]
    14f2:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    14f4:	7ca3      	ldrb	r3, [r4, #18]
    14f6:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    14f8:	7d23      	ldrb	r3, [r4, #20]
    14fa:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    14fc:	2200      	movs	r2, #0
    14fe:	ab02      	add	r3, sp, #8
    1500:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    1502:	7823      	ldrb	r3, [r4, #0]
    1504:	2b01      	cmp	r3, #1
    1506:	d114      	bne.n	1532 <spi_init+0x222>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1508:	6828      	ldr	r0, [r5, #0]
    150a:	4b25      	ldr	r3, [pc, #148]	; (15a0 <spi_init+0x290>)
    150c:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    150e:	3014      	adds	r0, #20
    1510:	b2c0      	uxtb	r0, r0
    1512:	4b21      	ldr	r3, [pc, #132]	; (1598 <spi_init+0x288>)
    1514:	4798      	blx	r3
    1516:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    1518:	ab02      	add	r3, sp, #8
    151a:	1d9a      	adds	r2, r3, #6
    151c:	69a0      	ldr	r0, [r4, #24]
    151e:	4b1f      	ldr	r3, [pc, #124]	; (159c <spi_init+0x28c>)
    1520:	4798      	blx	r3
    1522:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    1524:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    1526:	2b00      	cmp	r3, #0
    1528:	d12b      	bne.n	1582 <spi_init+0x272>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    152a:	ab02      	add	r3, sp, #8
    152c:	3306      	adds	r3, #6
    152e:	781b      	ldrb	r3, [r3, #0]
    1530:	7333      	strb	r3, [r6, #12]
# endif
	/* Set data order */
	ctrla |= config->data_order;

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    1532:	6863      	ldr	r3, [r4, #4]
    1534:	68a2      	ldr	r2, [r4, #8]
    1536:	4313      	orrs	r3, r2

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    1538:	68e2      	ldr	r2, [r4, #12]
    153a:	4313      	orrs	r3, r2

	/* Set SPI character size */
	ctrlb |= config->character_size;
    153c:	7c22      	ldrb	r2, [r4, #16]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    153e:	7c61      	ldrb	r1, [r4, #17]
    1540:	2900      	cmp	r1, #0
    1542:	d103      	bne.n	154c <spi_init+0x23c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1544:	491c      	ldr	r1, [pc, #112]	; (15b8 <spi_init+0x2a8>)
    1546:	7889      	ldrb	r1, [r1, #2]
    1548:	0789      	lsls	r1, r1, #30
    154a:	d501      	bpl.n	1550 <spi_init+0x240>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    154c:	2180      	movs	r1, #128	; 0x80
    154e:	430b      	orrs	r3, r1
	}

	if (config->receiver_enable) {
    1550:	7ca1      	ldrb	r1, [r4, #18]
    1552:	2900      	cmp	r1, #0
    1554:	d002      	beq.n	155c <spi_init+0x24c>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1556:	2180      	movs	r1, #128	; 0x80
    1558:	0289      	lsls	r1, r1, #10
    155a:	430a      	orrs	r2, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    155c:	7ce1      	ldrb	r1, [r4, #19]
    155e:	2900      	cmp	r1, #0
    1560:	d002      	beq.n	1568 <spi_init+0x258>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1562:	2180      	movs	r1, #128	; 0x80
    1564:	0089      	lsls	r1, r1, #2
    1566:	430a      	orrs	r2, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    1568:	7d21      	ldrb	r1, [r4, #20]
    156a:	2900      	cmp	r1, #0
    156c:	d002      	beq.n	1574 <spi_init+0x264>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    156e:	2180      	movs	r1, #128	; 0x80
    1570:	0189      	lsls	r1, r1, #6
    1572:	430a      	orrs	r2, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    1574:	6831      	ldr	r1, [r6, #0]
    1576:	430b      	orrs	r3, r1
    1578:	6033      	str	r3, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    157a:	6873      	ldr	r3, [r6, #4]
    157c:	4313      	orrs	r3, r2
    157e:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    1580:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1582:	b00a      	add	sp, #40	; 0x28
    1584:	bc1c      	pop	{r2, r3, r4}
    1586:	4690      	mov	r8, r2
    1588:	4699      	mov	r9, r3
    158a:	46a2      	mov	sl, r4
    158c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    158e:	46c0      	nop			; (mov r8, r8)
    1590:	00001081 	.word	0x00001081
    1594:	41004400 	.word	0x41004400
    1598:	0000248d 	.word	0x0000248d
    159c:	00000e45 	.word	0x00000e45
    15a0:	00001209 	.word	0x00001209
    15a4:	40000400 	.word	0x40000400
    15a8:	00002471 	.word	0x00002471
    15ac:	000023e5 	.word	0x000023e5
    15b0:	00001035 	.word	0x00001035
    15b4:	00002569 	.word	0x00002569
    15b8:	41002000 	.word	0x41002000

000015bc <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    15bc:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    15be:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    15c0:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    15c2:	2c01      	cmp	r4, #1
    15c4:	d16e      	bne.n	16a4 <spi_select_slave+0xe8>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    15c6:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    15c8:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    15ca:	2c00      	cmp	r4, #0
    15cc:	d16a      	bne.n	16a4 <spi_select_slave+0xe8>
#  endif
	{
		if (select) {
    15ce:	2a00      	cmp	r2, #0
    15d0:	d058      	beq.n	1684 <spi_select_slave+0xc8>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    15d2:	784b      	ldrb	r3, [r1, #1]
    15d4:	2b00      	cmp	r3, #0
    15d6:	d044      	beq.n	1662 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    15d8:	6803      	ldr	r3, [r0, #0]
    15da:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    15dc:	07db      	lsls	r3, r3, #31
    15de:	d410      	bmi.n	1602 <spi_select_slave+0x46>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    15e0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    15e2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    15e4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    15e6:	2900      	cmp	r1, #0
    15e8:	d104      	bne.n	15f4 <spi_select_slave+0x38>
		return &(ports[port_index]->Group[group_index]);
    15ea:	095a      	lsrs	r2, r3, #5
    15ec:	01d2      	lsls	r2, r2, #7
    15ee:	492e      	ldr	r1, [pc, #184]	; (16a8 <spi_select_slave+0xec>)
    15f0:	468c      	mov	ip, r1
    15f2:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    15f4:	211f      	movs	r1, #31
    15f6:	400b      	ands	r3, r1
    15f8:	391e      	subs	r1, #30
    15fa:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    15fc:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    15fe:	2305      	movs	r3, #5
    1600:	e050      	b.n	16a4 <spi_select_slave+0xe8>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1602:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1604:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1606:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1608:	2c00      	cmp	r4, #0
    160a:	d104      	bne.n	1616 <spi_select_slave+0x5a>
		return &(ports[port_index]->Group[group_index]);
    160c:	095a      	lsrs	r2, r3, #5
    160e:	01d2      	lsls	r2, r2, #7
    1610:	4c25      	ldr	r4, [pc, #148]	; (16a8 <spi_select_slave+0xec>)
    1612:	46a4      	mov	ip, r4
    1614:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1616:	241f      	movs	r4, #31
    1618:	4023      	ands	r3, r4
    161a:	3c1e      	subs	r4, #30
    161c:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    161e:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1620:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1622:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1624:	07d2      	lsls	r2, r2, #31
    1626:	d501      	bpl.n	162c <spi_select_slave+0x70>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1628:	788a      	ldrb	r2, [r1, #2]
    162a:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    162c:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    162e:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    1630:	2a00      	cmp	r2, #0
    1632:	d137      	bne.n	16a4 <spi_select_slave+0xe8>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1634:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    1636:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1638:	7e13      	ldrb	r3, [r2, #24]
    163a:	420b      	tst	r3, r1
    163c:	d0fc      	beq.n	1638 <spi_select_slave+0x7c>
    163e:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1640:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1642:	0749      	lsls	r1, r1, #29
    1644:	d52e      	bpl.n	16a4 <spi_select_slave+0xe8>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1646:	8b53      	ldrh	r3, [r2, #26]
    1648:	075b      	lsls	r3, r3, #29
    164a:	d501      	bpl.n	1650 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    164c:	2304      	movs	r3, #4
    164e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1650:	7983      	ldrb	r3, [r0, #6]
    1652:	2b01      	cmp	r3, #1
    1654:	d102      	bne.n	165c <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1656:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1658:	2300      	movs	r3, #0
    165a:	e023      	b.n	16a4 <spi_select_slave+0xe8>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    165c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    165e:	2300      	movs	r3, #0
    1660:	e020      	b.n	16a4 <spi_select_slave+0xe8>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1662:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1664:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1666:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1668:	2900      	cmp	r1, #0
    166a:	d104      	bne.n	1676 <spi_select_slave+0xba>
		return &(ports[port_index]->Group[group_index]);
    166c:	095a      	lsrs	r2, r3, #5
    166e:	01d2      	lsls	r2, r2, #7
    1670:	490d      	ldr	r1, [pc, #52]	; (16a8 <spi_select_slave+0xec>)
    1672:	468c      	mov	ip, r1
    1674:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1676:	211f      	movs	r1, #31
    1678:	400b      	ands	r3, r1
    167a:	391e      	subs	r1, #30
    167c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    167e:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1680:	2300      	movs	r3, #0
    1682:	e00f      	b.n	16a4 <spi_select_slave+0xe8>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    1684:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1686:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1688:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    168a:	2900      	cmp	r1, #0
    168c:	d104      	bne.n	1698 <spi_select_slave+0xdc>
		return &(ports[port_index]->Group[group_index]);
    168e:	095a      	lsrs	r2, r3, #5
    1690:	01d2      	lsls	r2, r2, #7
    1692:	4905      	ldr	r1, [pc, #20]	; (16a8 <spi_select_slave+0xec>)
    1694:	468c      	mov	ip, r1
    1696:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1698:	211f      	movs	r1, #31
    169a:	400b      	ands	r3, r1
    169c:	391e      	subs	r1, #30
    169e:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    16a0:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    16a2:	2300      	movs	r3, #0
}
    16a4:	0018      	movs	r0, r3
    16a6:	bd10      	pop	{r4, pc}
    16a8:	41004400 	.word	0x41004400

000016ac <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    16ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    16ae:	465f      	mov	r7, fp
    16b0:	4656      	mov	r6, sl
    16b2:	464d      	mov	r5, r9
    16b4:	4644      	mov	r4, r8
    16b6:	b4f0      	push	{r4, r5, r6, r7}
    16b8:	b091      	sub	sp, #68	; 0x44
    16ba:	0005      	movs	r5, r0
    16bc:	000c      	movs	r4, r1
    16be:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    16c0:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    16c2:	0008      	movs	r0, r1
    16c4:	4bb9      	ldr	r3, [pc, #740]	; (19ac <usart_init+0x300>)
    16c6:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    16c8:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    16ca:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    16cc:	07d2      	lsls	r2, r2, #31
    16ce:	d500      	bpl.n	16d2 <usart_init+0x26>
    16d0:	e164      	b.n	199c <usart_init+0x2f0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    16d2:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    16d4:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    16d6:	0792      	lsls	r2, r2, #30
    16d8:	d500      	bpl.n	16dc <usart_init+0x30>
    16da:	e15f      	b.n	199c <usart_init+0x2f0>
    16dc:	49b4      	ldr	r1, [pc, #720]	; (19b0 <usart_init+0x304>)
    16de:	6a0a      	ldr	r2, [r1, #32]
    16e0:	1c87      	adds	r7, r0, #2
    16e2:	3b1b      	subs	r3, #27
    16e4:	40bb      	lsls	r3, r7
    16e6:	4313      	orrs	r3, r2
    16e8:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    16ea:	a90f      	add	r1, sp, #60	; 0x3c
    16ec:	272d      	movs	r7, #45	; 0x2d
    16ee:	5df3      	ldrb	r3, [r6, r7]
    16f0:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    16f2:	3014      	adds	r0, #20
    16f4:	b2c3      	uxtb	r3, r0
    16f6:	9302      	str	r3, [sp, #8]
    16f8:	0018      	movs	r0, r3
    16fa:	4bae      	ldr	r3, [pc, #696]	; (19b4 <usart_init+0x308>)
    16fc:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    16fe:	9802      	ldr	r0, [sp, #8]
    1700:	4bad      	ldr	r3, [pc, #692]	; (19b8 <usart_init+0x30c>)
    1702:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1704:	5df0      	ldrb	r0, [r6, r7]
    1706:	2100      	movs	r1, #0
    1708:	4bac      	ldr	r3, [pc, #688]	; (19bc <usart_init+0x310>)
    170a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    170c:	7af3      	ldrb	r3, [r6, #11]
    170e:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    1710:	2324      	movs	r3, #36	; 0x24
    1712:	5cf3      	ldrb	r3, [r6, r3]
    1714:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1716:	2325      	movs	r3, #37	; 0x25
    1718:	5cf3      	ldrb	r3, [r6, r3]
    171a:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    171c:	7ef3      	ldrb	r3, [r6, #27]
    171e:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1720:	7f33      	ldrb	r3, [r6, #28]
    1722:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1724:	682b      	ldr	r3, [r5, #0]
    1726:	4699      	mov	r9, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1728:	0018      	movs	r0, r3
    172a:	4ba0      	ldr	r3, [pc, #640]	; (19ac <usart_init+0x300>)
    172c:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    172e:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    1730:	2200      	movs	r2, #0
    1732:	230e      	movs	r3, #14
    1734:	a906      	add	r1, sp, #24
    1736:	468c      	mov	ip, r1
    1738:	4463      	add	r3, ip
    173a:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    173c:	8a32      	ldrh	r2, [r6, #16]
    173e:	9202      	str	r2, [sp, #8]
    1740:	2380      	movs	r3, #128	; 0x80
    1742:	01db      	lsls	r3, r3, #7
    1744:	429a      	cmp	r2, r3
    1746:	d01a      	beq.n	177e <usart_init+0xd2>
    1748:	d804      	bhi.n	1754 <usart_init+0xa8>
    174a:	2380      	movs	r3, #128	; 0x80
    174c:	019b      	lsls	r3, r3, #6
    174e:	429a      	cmp	r2, r3
    1750:	d00b      	beq.n	176a <usart_init+0xbe>
    1752:	e104      	b.n	195e <usart_init+0x2b2>
    1754:	23c0      	movs	r3, #192	; 0xc0
    1756:	01db      	lsls	r3, r3, #7
    1758:	9a02      	ldr	r2, [sp, #8]
    175a:	429a      	cmp	r2, r3
    175c:	d00a      	beq.n	1774 <usart_init+0xc8>
    175e:	2380      	movs	r3, #128	; 0x80
    1760:	021b      	lsls	r3, r3, #8
    1762:	429a      	cmp	r2, r3
    1764:	d100      	bne.n	1768 <usart_init+0xbc>
    1766:	e0ff      	b.n	1968 <usart_init+0x2bc>
    1768:	e0f9      	b.n	195e <usart_init+0x2b2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    176a:	2310      	movs	r3, #16
    176c:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    176e:	3b0f      	subs	r3, #15
    1770:	9307      	str	r3, [sp, #28]
    1772:	e0fd      	b.n	1970 <usart_init+0x2c4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1774:	2308      	movs	r3, #8
    1776:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1778:	3b07      	subs	r3, #7
    177a:	9307      	str	r3, [sp, #28]
    177c:	e0f8      	b.n	1970 <usart_init+0x2c4>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    177e:	6833      	ldr	r3, [r6, #0]
    1780:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    1782:	68f3      	ldr	r3, [r6, #12]
    1784:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1786:	6973      	ldr	r3, [r6, #20]
    1788:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    178a:	7e33      	ldrb	r3, [r6, #24]
    178c:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    178e:	2326      	movs	r3, #38	; 0x26
    1790:	5cf3      	ldrb	r3, [r6, r3]
    1792:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    1794:	6873      	ldr	r3, [r6, #4]
    1796:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    1798:	2b00      	cmp	r3, #0
    179a:	d015      	beq.n	17c8 <usart_init+0x11c>
    179c:	2380      	movs	r3, #128	; 0x80
    179e:	055b      	lsls	r3, r3, #21
    17a0:	459a      	cmp	sl, r3
    17a2:	d136      	bne.n	1812 <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    17a4:	2327      	movs	r3, #39	; 0x27
    17a6:	5cf3      	ldrb	r3, [r6, r3]
    17a8:	2b00      	cmp	r3, #0
    17aa:	d136      	bne.n	181a <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    17ac:	6a33      	ldr	r3, [r6, #32]
    17ae:	001f      	movs	r7, r3
    17b0:	b2c0      	uxtb	r0, r0
    17b2:	4b83      	ldr	r3, [pc, #524]	; (19c0 <usart_init+0x314>)
    17b4:	4798      	blx	r3
    17b6:	0001      	movs	r1, r0
    17b8:	220e      	movs	r2, #14
    17ba:	ab06      	add	r3, sp, #24
    17bc:	469c      	mov	ip, r3
    17be:	4462      	add	r2, ip
    17c0:	0038      	movs	r0, r7
    17c2:	4b80      	ldr	r3, [pc, #512]	; (19c4 <usart_init+0x318>)
    17c4:	4798      	blx	r3
    17c6:	e025      	b.n	1814 <usart_init+0x168>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    17c8:	2308      	movs	r3, #8
    17ca:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    17cc:	2300      	movs	r3, #0
    17ce:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    17d0:	2327      	movs	r3, #39	; 0x27
    17d2:	5cf3      	ldrb	r3, [r6, r3]
    17d4:	2b00      	cmp	r3, #0
    17d6:	d00b      	beq.n	17f0 <usart_init+0x144>
				status_code =
    17d8:	9b06      	ldr	r3, [sp, #24]
    17da:	9300      	str	r3, [sp, #0]
    17dc:	9b07      	ldr	r3, [sp, #28]
    17de:	220e      	movs	r2, #14
    17e0:	a906      	add	r1, sp, #24
    17e2:	468c      	mov	ip, r1
    17e4:	4462      	add	r2, ip
    17e6:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    17e8:	6a30      	ldr	r0, [r6, #32]
    17ea:	4f77      	ldr	r7, [pc, #476]	; (19c8 <usart_init+0x31c>)
    17ec:	47b8      	blx	r7
    17ee:	e011      	b.n	1814 <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    17f0:	6a33      	ldr	r3, [r6, #32]
    17f2:	001f      	movs	r7, r3
    17f4:	b2c0      	uxtb	r0, r0
    17f6:	4b72      	ldr	r3, [pc, #456]	; (19c0 <usart_init+0x314>)
    17f8:	4798      	blx	r3
    17fa:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    17fc:	9b06      	ldr	r3, [sp, #24]
    17fe:	9300      	str	r3, [sp, #0]
    1800:	9b07      	ldr	r3, [sp, #28]
    1802:	220e      	movs	r2, #14
    1804:	a806      	add	r0, sp, #24
    1806:	4684      	mov	ip, r0
    1808:	4462      	add	r2, ip
    180a:	0038      	movs	r0, r7
    180c:	4f6e      	ldr	r7, [pc, #440]	; (19c8 <usart_init+0x31c>)
    180e:	47b8      	blx	r7
    1810:	e000      	b.n	1814 <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    1812:	2000      	movs	r0, #0
    1814:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    1816:	d000      	beq.n	181a <usart_init+0x16e>
    1818:	e0c0      	b.n	199c <usart_init+0x2f0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    181a:	7e73      	ldrb	r3, [r6, #25]
    181c:	2b00      	cmp	r3, #0
    181e:	d002      	beq.n	1826 <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1820:	7eb3      	ldrb	r3, [r6, #26]
    1822:	464a      	mov	r2, r9
    1824:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1826:	682a      	ldr	r2, [r5, #0]
    1828:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    182a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    182c:	2b00      	cmp	r3, #0
    182e:	d1fc      	bne.n	182a <usart_init+0x17e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    1830:	330e      	adds	r3, #14
    1832:	aa06      	add	r2, sp, #24
    1834:	4694      	mov	ip, r2
    1836:	4463      	add	r3, ip
    1838:	881b      	ldrh	r3, [r3, #0]
    183a:	464a      	mov	r2, r9
    183c:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    183e:	9b04      	ldr	r3, [sp, #16]
    1840:	465a      	mov	r2, fp
    1842:	4313      	orrs	r3, r2
    1844:	9a03      	ldr	r2, [sp, #12]
    1846:	4313      	orrs	r3, r2
    1848:	4652      	mov	r2, sl
    184a:	4313      	orrs	r3, r2
    184c:	433b      	orrs	r3, r7
    184e:	4642      	mov	r2, r8
    1850:	0212      	lsls	r2, r2, #8
    1852:	4313      	orrs	r3, r2
    1854:	9a05      	ldr	r2, [sp, #20]
    1856:	0757      	lsls	r7, r2, #29
    1858:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    185a:	2327      	movs	r3, #39	; 0x27
    185c:	5cf3      	ldrb	r3, [r6, r3]
    185e:	2b00      	cmp	r3, #0
    1860:	d101      	bne.n	1866 <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1862:	3304      	adds	r3, #4
    1864:	431f      	orrs	r7, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1866:	7e71      	ldrb	r1, [r6, #25]
    1868:	0289      	lsls	r1, r1, #10
    186a:	7f33      	ldrb	r3, [r6, #28]
    186c:	025b      	lsls	r3, r3, #9
    186e:	4319      	orrs	r1, r3
    1870:	7f73      	ldrb	r3, [r6, #29]
    1872:	021b      	lsls	r3, r3, #8
    1874:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1876:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1878:	5cf3      	ldrb	r3, [r6, r3]
    187a:	045b      	lsls	r3, r3, #17
    187c:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    187e:	2325      	movs	r3, #37	; 0x25
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1880:	5cf2      	ldrb	r2, [r6, r3]
    1882:	0412      	lsls	r2, r2, #16
    1884:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    1886:	7af3      	ldrb	r3, [r6, #11]
    1888:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    188a:	8933      	ldrh	r3, [r6, #8]
    188c:	2bff      	cmp	r3, #255	; 0xff
    188e:	d004      	beq.n	189a <usart_init+0x1ee>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1890:	2280      	movs	r2, #128	; 0x80
    1892:	0452      	lsls	r2, r2, #17
    1894:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1896:	4319      	orrs	r1, r3
    1898:	e005      	b.n	18a6 <usart_init+0x1fa>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    189a:	7ef3      	ldrb	r3, [r6, #27]
    189c:	2b00      	cmp	r3, #0
    189e:	d002      	beq.n	18a6 <usart_init+0x1fa>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    18a0:	2380      	movs	r3, #128	; 0x80
    18a2:	04db      	lsls	r3, r3, #19
    18a4:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    18a6:	232c      	movs	r3, #44	; 0x2c
    18a8:	5cf3      	ldrb	r3, [r6, r3]
    18aa:	2b00      	cmp	r3, #0
    18ac:	d103      	bne.n	18b6 <usart_init+0x20a>
    18ae:	4b47      	ldr	r3, [pc, #284]	; (19cc <usart_init+0x320>)
    18b0:	789b      	ldrb	r3, [r3, #2]
    18b2:	079b      	lsls	r3, r3, #30
    18b4:	d501      	bpl.n	18ba <usart_init+0x20e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    18b6:	2380      	movs	r3, #128	; 0x80
    18b8:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    18ba:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    18bc:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    18be:	2b00      	cmp	r3, #0
    18c0:	d1fc      	bne.n	18bc <usart_init+0x210>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    18c2:	464b      	mov	r3, r9
    18c4:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    18c6:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    18c8:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    18ca:	2b00      	cmp	r3, #0
    18cc:	d1fc      	bne.n	18c8 <usart_init+0x21c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    18ce:	464b      	mov	r3, r9
    18d0:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    18d2:	ab0e      	add	r3, sp, #56	; 0x38
    18d4:	2280      	movs	r2, #128	; 0x80
    18d6:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    18d8:	2200      	movs	r2, #0
    18da:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    18dc:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    18de:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    18e0:	6b33      	ldr	r3, [r6, #48]	; 0x30
    18e2:	930a      	str	r3, [sp, #40]	; 0x28
    18e4:	6b73      	ldr	r3, [r6, #52]	; 0x34
    18e6:	930b      	str	r3, [sp, #44]	; 0x2c
    18e8:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    18ea:	930c      	str	r3, [sp, #48]	; 0x30
    18ec:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    18ee:	9302      	str	r3, [sp, #8]
    18f0:	930d      	str	r3, [sp, #52]	; 0x34
    18f2:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    18f4:	ae0e      	add	r6, sp, #56	; 0x38
    18f6:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    18f8:	00bb      	lsls	r3, r7, #2
    18fa:	aa0a      	add	r2, sp, #40	; 0x28
    18fc:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    18fe:	2800      	cmp	r0, #0
    1900:	d102      	bne.n	1908 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1902:	0020      	movs	r0, r4
    1904:	4b32      	ldr	r3, [pc, #200]	; (19d0 <usart_init+0x324>)
    1906:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1908:	1c43      	adds	r3, r0, #1
    190a:	d005      	beq.n	1918 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    190c:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    190e:	0c00      	lsrs	r0, r0, #16
    1910:	b2c0      	uxtb	r0, r0
    1912:	0031      	movs	r1, r6
    1914:	4b2f      	ldr	r3, [pc, #188]	; (19d4 <usart_init+0x328>)
    1916:	4798      	blx	r3
    1918:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    191a:	2f04      	cmp	r7, #4
    191c:	d1eb      	bne.n	18f6 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    191e:	2300      	movs	r3, #0
    1920:	60eb      	str	r3, [r5, #12]
    1922:	612b      	str	r3, [r5, #16]
    1924:	616b      	str	r3, [r5, #20]
    1926:	61ab      	str	r3, [r5, #24]
    1928:	61eb      	str	r3, [r5, #28]
    192a:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    192c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    192e:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1930:	2200      	movs	r2, #0
    1932:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1934:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1936:	3330      	adds	r3, #48	; 0x30
    1938:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    193a:	3301      	adds	r3, #1
    193c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    193e:	3301      	adds	r3, #1
    1940:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1942:	3301      	adds	r3, #1
    1944:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1946:	6828      	ldr	r0, [r5, #0]
    1948:	4b18      	ldr	r3, [pc, #96]	; (19ac <usart_init+0x300>)
    194a:	4798      	blx	r3
    194c:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    194e:	4922      	ldr	r1, [pc, #136]	; (19d8 <usart_init+0x32c>)
    1950:	4b22      	ldr	r3, [pc, #136]	; (19dc <usart_init+0x330>)
    1952:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1954:	00a4      	lsls	r4, r4, #2
    1956:	4b22      	ldr	r3, [pc, #136]	; (19e0 <usart_init+0x334>)
    1958:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    195a:	2300      	movs	r3, #0
    195c:	e01e      	b.n	199c <usart_init+0x2f0>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    195e:	2310      	movs	r3, #16
    1960:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1962:	2300      	movs	r3, #0
    1964:	9307      	str	r3, [sp, #28]
    1966:	e003      	b.n	1970 <usart_init+0x2c4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1968:	2303      	movs	r3, #3
    196a:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    196c:	2300      	movs	r3, #0
    196e:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1970:	6833      	ldr	r3, [r6, #0]
    1972:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    1974:	68f3      	ldr	r3, [r6, #12]
    1976:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1978:	6973      	ldr	r3, [r6, #20]
    197a:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    197c:	7e33      	ldrb	r3, [r6, #24]
    197e:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1980:	2326      	movs	r3, #38	; 0x26
    1982:	5cf3      	ldrb	r3, [r6, r3]
    1984:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    1986:	6873      	ldr	r3, [r6, #4]
    1988:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    198a:	2b00      	cmp	r3, #0
    198c:	d100      	bne.n	1990 <usart_init+0x2e4>
    198e:	e71f      	b.n	17d0 <usart_init+0x124>
    1990:	2380      	movs	r3, #128	; 0x80
    1992:	055b      	lsls	r3, r3, #21
    1994:	459a      	cmp	sl, r3
    1996:	d100      	bne.n	199a <usart_init+0x2ee>
    1998:	e704      	b.n	17a4 <usart_init+0xf8>
    199a:	e73e      	b.n	181a <usart_init+0x16e>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    199c:	0018      	movs	r0, r3
    199e:	b011      	add	sp, #68	; 0x44
    19a0:	bc3c      	pop	{r2, r3, r4, r5}
    19a2:	4690      	mov	r8, r2
    19a4:	4699      	mov	r9, r3
    19a6:	46a2      	mov	sl, r4
    19a8:	46ab      	mov	fp, r5
    19aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19ac:	00001209 	.word	0x00001209
    19b0:	40000400 	.word	0x40000400
    19b4:	00002471 	.word	0x00002471
    19b8:	000023e5 	.word	0x000023e5
    19bc:	00001035 	.word	0x00001035
    19c0:	0000248d 	.word	0x0000248d
    19c4:	00000e45 	.word	0x00000e45
    19c8:	00000e6d 	.word	0x00000e6d
    19cc:	41002000 	.word	0x41002000
    19d0:	00001081 	.word	0x00001081
    19d4:	00002569 	.word	0x00002569
    19d8:	00001b65 	.word	0x00001b65
    19dc:	00001249 	.word	0x00001249
    19e0:	2000213c 	.word	0x2000213c

000019e4 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    19e4:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    19e6:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    19e8:	2a00      	cmp	r2, #0
    19ea:	d00e      	beq.n	1a0a <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    19ec:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    19ee:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    19f0:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    19f2:	2a00      	cmp	r2, #0
    19f4:	d109      	bne.n	1a0a <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    19f6:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    19f8:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    19fa:	2a00      	cmp	r2, #0
    19fc:	d1fc      	bne.n	19f8 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    19fe:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1a00:	2102      	movs	r1, #2
    1a02:	7e1a      	ldrb	r2, [r3, #24]
    1a04:	420a      	tst	r2, r1
    1a06:	d0fc      	beq.n	1a02 <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    1a08:	2300      	movs	r3, #0
}
    1a0a:	0018      	movs	r0, r3
    1a0c:	4770      	bx	lr
    1a0e:	46c0      	nop			; (mov r8, r8)

00001a10 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1a10:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1a12:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1a14:	2a00      	cmp	r2, #0
    1a16:	d030      	beq.n	1a7a <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1a18:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    1a1a:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1a1c:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1a1e:	2a00      	cmp	r2, #0
    1a20:	d12b      	bne.n	1a7a <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1a22:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1a24:	7e10      	ldrb	r0, [r2, #24]
    1a26:	0740      	lsls	r0, r0, #29
    1a28:	d527      	bpl.n	1a7a <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1a2a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1a2c:	2b00      	cmp	r3, #0
    1a2e:	d1fc      	bne.n	1a2a <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1a30:	8b53      	ldrh	r3, [r2, #26]
    1a32:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    1a34:	0698      	lsls	r0, r3, #26
    1a36:	d01d      	beq.n	1a74 <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1a38:	0798      	lsls	r0, r3, #30
    1a3a:	d503      	bpl.n	1a44 <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1a3c:	2302      	movs	r3, #2
    1a3e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    1a40:	3318      	adds	r3, #24
    1a42:	e01a      	b.n	1a7a <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1a44:	0758      	lsls	r0, r3, #29
    1a46:	d503      	bpl.n	1a50 <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1a48:	2304      	movs	r3, #4
    1a4a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    1a4c:	331a      	adds	r3, #26
    1a4e:	e014      	b.n	1a7a <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1a50:	07d8      	lsls	r0, r3, #31
    1a52:	d503      	bpl.n	1a5c <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1a54:	2301      	movs	r3, #1
    1a56:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    1a58:	3312      	adds	r3, #18
    1a5a:	e00e      	b.n	1a7a <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1a5c:	06d8      	lsls	r0, r3, #27
    1a5e:	d503      	bpl.n	1a68 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1a60:	2310      	movs	r3, #16
    1a62:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    1a64:	3332      	adds	r3, #50	; 0x32
    1a66:	e008      	b.n	1a7a <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1a68:	069b      	lsls	r3, r3, #26
    1a6a:	d503      	bpl.n	1a74 <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1a6c:	2320      	movs	r3, #32
    1a6e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    1a70:	3321      	adds	r3, #33	; 0x21
    1a72:	e002      	b.n	1a7a <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    1a74:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1a76:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    1a78:	2300      	movs	r3, #0
}
    1a7a:	0018      	movs	r0, r3
    1a7c:	4770      	bx	lr
    1a7e:	46c0      	nop			; (mov r8, r8)

00001a80 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1a82:	0006      	movs	r6, r0
    1a84:	000c      	movs	r4, r1
    1a86:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1a88:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1a8a:	4b0a      	ldr	r3, [pc, #40]	; (1ab4 <_usart_write_buffer+0x34>)
    1a8c:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    1a8e:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    1a90:	b29b      	uxth	r3, r3
    1a92:	2b00      	cmp	r3, #0
    1a94:	d003      	beq.n	1a9e <_usart_write_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a96:	4b08      	ldr	r3, [pc, #32]	; (1ab8 <_usart_write_buffer+0x38>)
    1a98:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1a9a:	2005      	movs	r0, #5
    1a9c:	e009      	b.n	1ab2 <_usart_write_buffer+0x32>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    1a9e:	85f5      	strh	r5, [r6, #46]	; 0x2e
    1aa0:	4b05      	ldr	r3, [pc, #20]	; (1ab8 <_usart_write_buffer+0x38>)
    1aa2:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->tx_buffer_ptr              = tx_data;
    1aa4:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    1aa6:	2205      	movs	r2, #5
    1aa8:	2333      	movs	r3, #51	; 0x33
    1aaa:	54f2      	strb	r2, [r6, r3]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    1aac:	3b32      	subs	r3, #50	; 0x32
    1aae:	75bb      	strb	r3, [r7, #22]

	return STATUS_OK;
    1ab0:	2000      	movs	r0, #0
}
    1ab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1ab4:	00000b01 	.word	0x00000b01
    1ab8:	00000b41 	.word	0x00000b41

00001abc <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1abe:	0004      	movs	r4, r0
    1ac0:	000d      	movs	r5, r1
    1ac2:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1ac4:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1ac6:	4b0f      	ldr	r3, [pc, #60]	; (1b04 <_usart_read_buffer+0x48>)
    1ac8:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    1aca:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    1acc:	b29b      	uxth	r3, r3
    1ace:	2b00      	cmp	r3, #0
    1ad0:	d003      	beq.n	1ada <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1ad2:	4b0d      	ldr	r3, [pc, #52]	; (1b08 <_usart_read_buffer+0x4c>)
    1ad4:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1ad6:	2005      	movs	r0, #5
    1ad8:	e013      	b.n	1b02 <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    1ada:	85a6      	strh	r6, [r4, #44]	; 0x2c
    1adc:	4b0a      	ldr	r3, [pc, #40]	; (1b08 <_usart_read_buffer+0x4c>)
    1ade:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    1ae0:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    1ae2:	2205      	movs	r2, #5
    1ae4:	2332      	movs	r3, #50	; 0x32
    1ae6:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    1ae8:	3b2e      	subs	r3, #46	; 0x2e
    1aea:	75bb      	strb	r3, [r7, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    1aec:	7a23      	ldrb	r3, [r4, #8]
    1aee:	2b00      	cmp	r3, #0
    1af0:	d001      	beq.n	1af6 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    1af2:	2320      	movs	r3, #32
    1af4:	75bb      	strb	r3, [r7, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    1af6:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    1af8:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    1afa:	2b00      	cmp	r3, #0
    1afc:	d001      	beq.n	1b02 <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    1afe:	2308      	movs	r3, #8
    1b00:	75bb      	strb	r3, [r7, #22]
	}
#endif

	return STATUS_OK;
}
    1b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1b04:	00000b01 	.word	0x00000b01
    1b08:	00000b41 	.word	0x00000b41

00001b0c <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1b0c:	1c93      	adds	r3, r2, #2
    1b0e:	009b      	lsls	r3, r3, #2
    1b10:	18c3      	adds	r3, r0, r3
    1b12:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    1b14:	2130      	movs	r1, #48	; 0x30
    1b16:	2301      	movs	r3, #1
    1b18:	4093      	lsls	r3, r2
    1b1a:	5c42      	ldrb	r2, [r0, r1]
    1b1c:	4313      	orrs	r3, r2
    1b1e:	5443      	strb	r3, [r0, r1]
}
    1b20:	4770      	bx	lr
    1b22:	46c0      	nop			; (mov r8, r8)

00001b24 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1b24:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1b26:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    1b28:	2a00      	cmp	r2, #0
    1b2a:	d006      	beq.n	1b3a <usart_write_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    1b2c:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1b2e:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    1b30:	2c00      	cmp	r4, #0
    1b32:	d002      	beq.n	1b3a <usart_write_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    1b34:	4b02      	ldr	r3, [pc, #8]	; (1b40 <usart_write_buffer_job+0x1c>)
    1b36:	4798      	blx	r3
    1b38:	0003      	movs	r3, r0
}
    1b3a:	0018      	movs	r0, r3
    1b3c:	bd10      	pop	{r4, pc}
    1b3e:	46c0      	nop			; (mov r8, r8)
    1b40:	00001a81 	.word	0x00001a81

00001b44 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1b44:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1b46:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    1b48:	2a00      	cmp	r2, #0
    1b4a:	d006      	beq.n	1b5a <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1b4c:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    1b4e:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1b50:	2c00      	cmp	r4, #0
    1b52:	d002      	beq.n	1b5a <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    1b54:	4b02      	ldr	r3, [pc, #8]	; (1b60 <usart_read_buffer_job+0x1c>)
    1b56:	4798      	blx	r3
    1b58:	0003      	movs	r3, r0
}
    1b5a:	0018      	movs	r0, r3
    1b5c:	bd10      	pop	{r4, pc}
    1b5e:	46c0      	nop			; (mov r8, r8)
    1b60:	00001abd 	.word	0x00001abd

00001b64 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1b66:	0080      	lsls	r0, r0, #2
    1b68:	4b60      	ldr	r3, [pc, #384]	; (1cec <_usart_interrupt_handler+0x188>)
    1b6a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1b6c:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1b6e:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1b70:	2b00      	cmp	r3, #0
    1b72:	d1fc      	bne.n	1b6e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1b74:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1b76:	7da6      	ldrb	r6, [r4, #22]
    1b78:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1b7a:	2330      	movs	r3, #48	; 0x30
    1b7c:	5ceb      	ldrb	r3, [r5, r3]
    1b7e:	2231      	movs	r2, #49	; 0x31
    1b80:	5caf      	ldrb	r7, [r5, r2]
    1b82:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1b84:	07f3      	lsls	r3, r6, #31
    1b86:	d522      	bpl.n	1bce <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1b88:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1b8a:	b29b      	uxth	r3, r3
    1b8c:	2b00      	cmp	r3, #0
    1b8e:	d01c      	beq.n	1bca <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1b90:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1b92:	7813      	ldrb	r3, [r2, #0]
    1b94:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1b96:	1c51      	adds	r1, r2, #1
    1b98:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1b9a:	7969      	ldrb	r1, [r5, #5]
    1b9c:	2901      	cmp	r1, #1
    1b9e:	d001      	beq.n	1ba4 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1ba0:	b29b      	uxth	r3, r3
    1ba2:	e004      	b.n	1bae <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1ba4:	7851      	ldrb	r1, [r2, #1]
    1ba6:	0209      	lsls	r1, r1, #8
    1ba8:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    1baa:	3202      	adds	r2, #2
    1bac:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1bae:	05db      	lsls	r3, r3, #23
    1bb0:	0ddb      	lsrs	r3, r3, #23
    1bb2:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1bb4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1bb6:	3b01      	subs	r3, #1
    1bb8:	b29b      	uxth	r3, r3
    1bba:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1bbc:	2b00      	cmp	r3, #0
    1bbe:	d106      	bne.n	1bce <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1bc0:	3301      	adds	r3, #1
    1bc2:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1bc4:	3301      	adds	r3, #1
    1bc6:	75a3      	strb	r3, [r4, #22]
    1bc8:	e001      	b.n	1bce <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1bca:	2301      	movs	r3, #1
    1bcc:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1bce:	07b3      	lsls	r3, r6, #30
    1bd0:	d509      	bpl.n	1be6 <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1bd2:	2302      	movs	r3, #2
    1bd4:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1bd6:	2200      	movs	r2, #0
    1bd8:	3331      	adds	r3, #49	; 0x31
    1bda:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1bdc:	07fb      	lsls	r3, r7, #31
    1bde:	d502      	bpl.n	1be6 <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1be0:	0028      	movs	r0, r5
    1be2:	68eb      	ldr	r3, [r5, #12]
    1be4:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1be6:	0773      	lsls	r3, r6, #29
    1be8:	d560      	bpl.n	1cac <_usart_interrupt_handler+0x148>

		if (module->remaining_rx_buffer_length) {
    1bea:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1bec:	b29b      	uxth	r3, r3
    1bee:	2b00      	cmp	r3, #0
    1bf0:	d05a      	beq.n	1ca8 <_usart_interrupt_handler+0x144>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1bf2:	8b63      	ldrh	r3, [r4, #26]
    1bf4:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1bf6:	071a      	lsls	r2, r3, #28
    1bf8:	d402      	bmi.n	1c00 <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1bfa:	223f      	movs	r2, #63	; 0x3f
    1bfc:	4013      	ands	r3, r2
    1bfe:	e001      	b.n	1c04 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1c00:	2237      	movs	r2, #55	; 0x37
    1c02:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1c04:	2b00      	cmp	r3, #0
    1c06:	d02d      	beq.n	1c64 <_usart_interrupt_handler+0x100>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1c08:	079a      	lsls	r2, r3, #30
    1c0a:	d505      	bpl.n	1c18 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1c0c:	221a      	movs	r2, #26
    1c0e:	2332      	movs	r3, #50	; 0x32
    1c10:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1c12:	3b30      	subs	r3, #48	; 0x30
    1c14:	8363      	strh	r3, [r4, #26]
    1c16:	e01f      	b.n	1c58 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1c18:	075a      	lsls	r2, r3, #29
    1c1a:	d505      	bpl.n	1c28 <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1c1c:	221e      	movs	r2, #30
    1c1e:	2332      	movs	r3, #50	; 0x32
    1c20:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1c22:	3b2e      	subs	r3, #46	; 0x2e
    1c24:	8363      	strh	r3, [r4, #26]
    1c26:	e017      	b.n	1c58 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1c28:	07da      	lsls	r2, r3, #31
    1c2a:	d505      	bpl.n	1c38 <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1c2c:	2213      	movs	r2, #19
    1c2e:	2332      	movs	r3, #50	; 0x32
    1c30:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1c32:	3b31      	subs	r3, #49	; 0x31
    1c34:	8363      	strh	r3, [r4, #26]
    1c36:	e00f      	b.n	1c58 <_usart_interrupt_handler+0xf4>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1c38:	06da      	lsls	r2, r3, #27
    1c3a:	d505      	bpl.n	1c48 <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    1c3c:	2242      	movs	r2, #66	; 0x42
    1c3e:	2332      	movs	r3, #50	; 0x32
    1c40:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1c42:	3b22      	subs	r3, #34	; 0x22
    1c44:	8363      	strh	r3, [r4, #26]
    1c46:	e007      	b.n	1c58 <_usart_interrupt_handler+0xf4>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1c48:	2220      	movs	r2, #32
    1c4a:	421a      	tst	r2, r3
    1c4c:	d004      	beq.n	1c58 <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1c4e:	3221      	adds	r2, #33	; 0x21
    1c50:	2332      	movs	r3, #50	; 0x32
    1c52:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1c54:	3b12      	subs	r3, #18
    1c56:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1c58:	077b      	lsls	r3, r7, #29
    1c5a:	d527      	bpl.n	1cac <_usart_interrupt_handler+0x148>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1c5c:	0028      	movs	r0, r5
    1c5e:	696b      	ldr	r3, [r5, #20]
    1c60:	4798      	blx	r3
    1c62:	e023      	b.n	1cac <_usart_interrupt_handler+0x148>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1c64:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1c66:	05db      	lsls	r3, r3, #23
    1c68:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1c6a:	b2da      	uxtb	r2, r3
    1c6c:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1c6e:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1c70:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1c72:	1c51      	adds	r1, r2, #1
    1c74:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1c76:	7969      	ldrb	r1, [r5, #5]
    1c78:	2901      	cmp	r1, #1
    1c7a:	d104      	bne.n	1c86 <_usart_interrupt_handler+0x122>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1c7c:	0a1b      	lsrs	r3, r3, #8
    1c7e:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    1c80:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1c82:	3301      	adds	r3, #1
    1c84:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1c86:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1c88:	3b01      	subs	r3, #1
    1c8a:	b29b      	uxth	r3, r3
    1c8c:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1c8e:	2b00      	cmp	r3, #0
    1c90:	d10c      	bne.n	1cac <_usart_interrupt_handler+0x148>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1c92:	3304      	adds	r3, #4
    1c94:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1c96:	2200      	movs	r2, #0
    1c98:	332e      	adds	r3, #46	; 0x2e
    1c9a:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1c9c:	07bb      	lsls	r3, r7, #30
    1c9e:	d505      	bpl.n	1cac <_usart_interrupt_handler+0x148>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1ca0:	0028      	movs	r0, r5
    1ca2:	692b      	ldr	r3, [r5, #16]
    1ca4:	4798      	blx	r3
    1ca6:	e001      	b.n	1cac <_usart_interrupt_handler+0x148>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1ca8:	2304      	movs	r3, #4
    1caa:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1cac:	06f3      	lsls	r3, r6, #27
    1cae:	d507      	bpl.n	1cc0 <_usart_interrupt_handler+0x15c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1cb0:	2310      	movs	r3, #16
    1cb2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1cb4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1cb6:	06fb      	lsls	r3, r7, #27
    1cb8:	d502      	bpl.n	1cc0 <_usart_interrupt_handler+0x15c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1cba:	0028      	movs	r0, r5
    1cbc:	69eb      	ldr	r3, [r5, #28]
    1cbe:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1cc0:	06b3      	lsls	r3, r6, #26
    1cc2:	d507      	bpl.n	1cd4 <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1cc4:	2320      	movs	r3, #32
    1cc6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1cc8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1cca:	073b      	lsls	r3, r7, #28
    1ccc:	d502      	bpl.n	1cd4 <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1cce:	0028      	movs	r0, r5
    1cd0:	69ab      	ldr	r3, [r5, #24]
    1cd2:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1cd4:	0733      	lsls	r3, r6, #28
    1cd6:	d507      	bpl.n	1ce8 <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1cd8:	2308      	movs	r3, #8
    1cda:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1cdc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1cde:	06bb      	lsls	r3, r7, #26
    1ce0:	d502      	bpl.n	1ce8 <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1ce2:	6a2b      	ldr	r3, [r5, #32]
    1ce4:	0028      	movs	r0, r5
    1ce6:	4798      	blx	r3
		}
	}
#endif
}
    1ce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1cea:	46c0      	nop			; (mov r8, r8)
    1cec:	2000213c 	.word	0x2000213c

00001cf0 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1cf0:	b510      	push	{r4, lr}
	switch (clock_source) {
    1cf2:	2808      	cmp	r0, #8
    1cf4:	d803      	bhi.n	1cfe <system_clock_source_get_hz+0xe>
    1cf6:	0080      	lsls	r0, r0, #2
    1cf8:	4b1b      	ldr	r3, [pc, #108]	; (1d68 <system_clock_source_get_hz+0x78>)
    1cfa:	581b      	ldr	r3, [r3, r0]
    1cfc:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1cfe:	2000      	movs	r0, #0
    1d00:	e030      	b.n	1d64 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1d02:	4b1a      	ldr	r3, [pc, #104]	; (1d6c <system_clock_source_get_hz+0x7c>)
    1d04:	6918      	ldr	r0, [r3, #16]
    1d06:	e02d      	b.n	1d64 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1d08:	4b19      	ldr	r3, [pc, #100]	; (1d70 <system_clock_source_get_hz+0x80>)
    1d0a:	6a1b      	ldr	r3, [r3, #32]
    1d0c:	059b      	lsls	r3, r3, #22
    1d0e:	0f9b      	lsrs	r3, r3, #30
    1d10:	4818      	ldr	r0, [pc, #96]	; (1d74 <system_clock_source_get_hz+0x84>)
    1d12:	40d8      	lsrs	r0, r3
    1d14:	e026      	b.n	1d64 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1d16:	4b15      	ldr	r3, [pc, #84]	; (1d6c <system_clock_source_get_hz+0x7c>)
    1d18:	6958      	ldr	r0, [r3, #20]
    1d1a:	e023      	b.n	1d64 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1d1c:	4b13      	ldr	r3, [pc, #76]	; (1d6c <system_clock_source_get_hz+0x7c>)
    1d1e:	681b      	ldr	r3, [r3, #0]
    1d20:	2002      	movs	r0, #2
    1d22:	4018      	ands	r0, r3
    1d24:	d01e      	beq.n	1d64 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1d26:	4912      	ldr	r1, [pc, #72]	; (1d70 <system_clock_source_get_hz+0x80>)
    1d28:	2210      	movs	r2, #16
    1d2a:	68cb      	ldr	r3, [r1, #12]
    1d2c:	421a      	tst	r2, r3
    1d2e:	d0fc      	beq.n	1d2a <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1d30:	4b0e      	ldr	r3, [pc, #56]	; (1d6c <system_clock_source_get_hz+0x7c>)
    1d32:	681b      	ldr	r3, [r3, #0]
    1d34:	075b      	lsls	r3, r3, #29
    1d36:	d514      	bpl.n	1d62 <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1d38:	2000      	movs	r0, #0
    1d3a:	4b0f      	ldr	r3, [pc, #60]	; (1d78 <system_clock_source_get_hz+0x88>)
    1d3c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1d3e:	4b0b      	ldr	r3, [pc, #44]	; (1d6c <system_clock_source_get_hz+0x7c>)
    1d40:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1d42:	041b      	lsls	r3, r3, #16
    1d44:	0c1b      	lsrs	r3, r3, #16
    1d46:	4358      	muls	r0, r3
    1d48:	e00c      	b.n	1d64 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1d4a:	2350      	movs	r3, #80	; 0x50
    1d4c:	4a08      	ldr	r2, [pc, #32]	; (1d70 <system_clock_source_get_hz+0x80>)
    1d4e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1d50:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1d52:	075b      	lsls	r3, r3, #29
    1d54:	d506      	bpl.n	1d64 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    1d56:	4b05      	ldr	r3, [pc, #20]	; (1d6c <system_clock_source_get_hz+0x7c>)
    1d58:	68d8      	ldr	r0, [r3, #12]
    1d5a:	e003      	b.n	1d64 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    1d5c:	2080      	movs	r0, #128	; 0x80
    1d5e:	0200      	lsls	r0, r0, #8
    1d60:	e000      	b.n	1d64 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    1d62:	4806      	ldr	r0, [pc, #24]	; (1d7c <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    1d64:	bd10      	pop	{r4, pc}
    1d66:	46c0      	nop			; (mov r8, r8)
    1d68:	0000a820 	.word	0x0000a820
    1d6c:	2000012c 	.word	0x2000012c
    1d70:	40000800 	.word	0x40000800
    1d74:	007a1200 	.word	0x007a1200
    1d78:	0000248d 	.word	0x0000248d
    1d7c:	02dc6c00 	.word	0x02dc6c00

00001d80 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1d80:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1d82:	4c0c      	ldr	r4, [pc, #48]	; (1db4 <system_clock_source_osc8m_set_config+0x34>)
    1d84:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1d86:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1d88:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1d8a:	7842      	ldrb	r2, [r0, #1]
    1d8c:	2001      	movs	r0, #1
    1d8e:	4002      	ands	r2, r0
    1d90:	0192      	lsls	r2, r2, #6
    1d92:	2640      	movs	r6, #64	; 0x40
    1d94:	43b3      	bics	r3, r6
    1d96:	4313      	orrs	r3, r2
    1d98:	0002      	movs	r2, r0
    1d9a:	402a      	ands	r2, r5
    1d9c:	01d2      	lsls	r2, r2, #7
    1d9e:	307f      	adds	r0, #127	; 0x7f
    1da0:	4383      	bics	r3, r0
    1da2:	4313      	orrs	r3, r2
    1da4:	2203      	movs	r2, #3
    1da6:	400a      	ands	r2, r1
    1da8:	0212      	lsls	r2, r2, #8
    1daa:	4903      	ldr	r1, [pc, #12]	; (1db8 <system_clock_source_osc8m_set_config+0x38>)
    1dac:	400b      	ands	r3, r1
    1dae:	4313      	orrs	r3, r2
    1db0:	6223      	str	r3, [r4, #32]
}
    1db2:	bd70      	pop	{r4, r5, r6, pc}
    1db4:	40000800 	.word	0x40000800
    1db8:	fffffcff 	.word	0xfffffcff

00001dbc <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    1dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1dbe:	4657      	mov	r7, sl
    1dc0:	464e      	mov	r6, r9
    1dc2:	4645      	mov	r5, r8
    1dc4:	b4e0      	push	{r5, r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    1dc6:	4e1c      	ldr	r6, [pc, #112]	; (1e38 <system_clock_source_osc32k_set_config+0x7c>)
    1dc8:	69b3      	ldr	r3, [r6, #24]
    1dca:	469c      	mov	ip, r3

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    1dcc:	7841      	ldrb	r1, [r0, #1]
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    1dce:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1dd0:	7907      	ldrb	r7, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1dd2:	78c3      	ldrb	r3, [r0, #3]
    1dd4:	4699      	mov	r9, r3
	temp.bit.WRTLOCK  = config->write_once;
    1dd6:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    1dd8:	7883      	ldrb	r3, [r0, #2]
    1dda:	2001      	movs	r0, #1
    1ddc:	4003      	ands	r3, r0
    1dde:	009b      	lsls	r3, r3, #2
    1de0:	469a      	mov	sl, r3
    1de2:	2204      	movs	r2, #4
    1de4:	4690      	mov	r8, r2
    1de6:	4662      	mov	r2, ip
    1de8:	4643      	mov	r3, r8
    1dea:	439a      	bics	r2, r3
    1dec:	0013      	movs	r3, r2
    1dee:	4652      	mov	r2, sl
    1df0:	431a      	orrs	r2, r3
    1df2:	0013      	movs	r3, r2
    1df4:	4001      	ands	r1, r0
    1df6:	00c9      	lsls	r1, r1, #3
    1df8:	2208      	movs	r2, #8
    1dfa:	4393      	bics	r3, r2
    1dfc:	430b      	orrs	r3, r1
    1dfe:	464a      	mov	r2, r9
    1e00:	4002      	ands	r2, r0
    1e02:	0192      	lsls	r2, r2, #6
    1e04:	2140      	movs	r1, #64	; 0x40
    1e06:	438b      	bics	r3, r1
    1e08:	4313      	orrs	r3, r2
    1e0a:	4007      	ands	r7, r0
    1e0c:	01ff      	lsls	r7, r7, #7
    1e0e:	2280      	movs	r2, #128	; 0x80
    1e10:	4393      	bics	r3, r2
    1e12:	433b      	orrs	r3, r7
    1e14:	3a79      	subs	r2, #121	; 0x79
    1e16:	4015      	ands	r5, r2
    1e18:	022d      	lsls	r5, r5, #8
    1e1a:	4f08      	ldr	r7, [pc, #32]	; (1e3c <system_clock_source_osc32k_set_config+0x80>)
    1e1c:	403b      	ands	r3, r7
    1e1e:	432b      	orrs	r3, r5
    1e20:	4004      	ands	r4, r0
    1e22:	0320      	lsls	r0, r4, #12
    1e24:	4c06      	ldr	r4, [pc, #24]	; (1e40 <system_clock_source_osc32k_set_config+0x84>)
    1e26:	401c      	ands	r4, r3
    1e28:	4304      	orrs	r4, r0
    1e2a:	61b4      	str	r4, [r6, #24]
}
    1e2c:	bc1c      	pop	{r2, r3, r4}
    1e2e:	4690      	mov	r8, r2
    1e30:	4699      	mov	r9, r3
    1e32:	46a2      	mov	sl, r4
    1e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e36:	46c0      	nop			; (mov r8, r8)
    1e38:	40000800 	.word	0x40000800
    1e3c:	fffff8ff 	.word	0xfffff8ff
    1e40:	ffffefff 	.word	0xffffefff

00001e44 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    1e44:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e46:	465f      	mov	r7, fp
    1e48:	4656      	mov	r6, sl
    1e4a:	464d      	mov	r5, r9
    1e4c:	4644      	mov	r4, r8
    1e4e:	b4f0      	push	{r4, r5, r6, r7}
    1e50:	b083      	sub	sp, #12
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    1e52:	4e2e      	ldr	r6, [pc, #184]	; (1f0c <system_clock_source_xosc32k_set_config+0xc8>)
    1e54:	8ab3      	ldrh	r3, [r6, #20]
    1e56:	469c      	mov	ip, r3

	temp.bit.STARTUP = config->startup_time;
    1e58:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    1e5a:	7803      	ldrb	r3, [r0, #0]
    1e5c:	425a      	negs	r2, r3
    1e5e:	415a      	adcs	r2, r3
    1e60:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    1e62:	7883      	ldrb	r3, [r0, #2]
    1e64:	469b      	mov	fp, r3
	temp.bit.EN1K = config->enable_1khz_output;
    1e66:	78c3      	ldrb	r3, [r0, #3]
	temp.bit.EN32K = config->enable_32khz_output;
    1e68:	7902      	ldrb	r2, [r0, #4]
    1e6a:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    1e6c:	7b47      	ldrb	r7, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1e6e:	7b02      	ldrb	r2, [r0, #12]
    1e70:	9201      	str	r2, [sp, #4]
	temp.bit.WRTLOCK  = config->write_once;
    1e72:	7b84      	ldrb	r4, [r0, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    1e74:	6882      	ldr	r2, [r0, #8]
    1e76:	4826      	ldr	r0, [pc, #152]	; (1f10 <system_clock_source_xosc32k_set_config+0xcc>)
    1e78:	6142      	str	r2, [r0, #20]

	SYSCTRL->XOSC32K = temp;
    1e7a:	2001      	movs	r0, #1
    1e7c:	464a      	mov	r2, r9
    1e7e:	0092      	lsls	r2, r2, #2
    1e80:	4691      	mov	r9, r2
    1e82:	2204      	movs	r2, #4
    1e84:	4692      	mov	sl, r2
    1e86:	4662      	mov	r2, ip
    1e88:	4651      	mov	r1, sl
    1e8a:	438a      	bics	r2, r1
    1e8c:	4694      	mov	ip, r2
    1e8e:	464a      	mov	r2, r9
    1e90:	4661      	mov	r1, ip
    1e92:	430a      	orrs	r2, r1
    1e94:	4694      	mov	ip, r2
    1e96:	4642      	mov	r2, r8
    1e98:	4002      	ands	r2, r0
    1e9a:	00d2      	lsls	r2, r2, #3
    1e9c:	4690      	mov	r8, r2
    1e9e:	2208      	movs	r2, #8
    1ea0:	4691      	mov	r9, r2
    1ea2:	4662      	mov	r2, ip
    1ea4:	4649      	mov	r1, r9
    1ea6:	438a      	bics	r2, r1
    1ea8:	4694      	mov	ip, r2
    1eaa:	4642      	mov	r2, r8
    1eac:	4661      	mov	r1, ip
    1eae:	430a      	orrs	r2, r1
    1eb0:	4694      	mov	ip, r2
    1eb2:	4003      	ands	r3, r0
    1eb4:	011b      	lsls	r3, r3, #4
    1eb6:	2210      	movs	r2, #16
    1eb8:	4690      	mov	r8, r2
    1eba:	4662      	mov	r2, ip
    1ebc:	4641      	mov	r1, r8
    1ebe:	438a      	bics	r2, r1
    1ec0:	4313      	orrs	r3, r2
    1ec2:	4659      	mov	r1, fp
    1ec4:	4001      	ands	r1, r0
    1ec6:	0149      	lsls	r1, r1, #5
    1ec8:	2220      	movs	r2, #32
    1eca:	4393      	bics	r3, r2
    1ecc:	430b      	orrs	r3, r1
    1ece:	9a01      	ldr	r2, [sp, #4]
    1ed0:	4002      	ands	r2, r0
    1ed2:	0192      	lsls	r2, r2, #6
    1ed4:	2140      	movs	r1, #64	; 0x40
    1ed6:	438b      	bics	r3, r1
    1ed8:	4313      	orrs	r3, r2
    1eda:	4007      	ands	r7, r0
    1edc:	01ff      	lsls	r7, r7, #7
    1ede:	2280      	movs	r2, #128	; 0x80
    1ee0:	4393      	bics	r3, r2
    1ee2:	433b      	orrs	r3, r7
    1ee4:	3a79      	subs	r2, #121	; 0x79
    1ee6:	4015      	ands	r5, r2
    1ee8:	022d      	lsls	r5, r5, #8
    1eea:	4f0a      	ldr	r7, [pc, #40]	; (1f14 <system_clock_source_xosc32k_set_config+0xd0>)
    1eec:	403b      	ands	r3, r7
    1eee:	432b      	orrs	r3, r5
    1ef0:	4004      	ands	r4, r0
    1ef2:	0320      	lsls	r0, r4, #12
    1ef4:	4c08      	ldr	r4, [pc, #32]	; (1f18 <system_clock_source_xosc32k_set_config+0xd4>)
    1ef6:	401c      	ands	r4, r3
    1ef8:	4304      	orrs	r4, r0
    1efa:	82b4      	strh	r4, [r6, #20]
}
    1efc:	b003      	add	sp, #12
    1efe:	bc3c      	pop	{r2, r3, r4, r5}
    1f00:	4690      	mov	r8, r2
    1f02:	4699      	mov	r9, r3
    1f04:	46a2      	mov	sl, r4
    1f06:	46ab      	mov	fp, r5
    1f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f0a:	46c0      	nop			; (mov r8, r8)
    1f0c:	40000800 	.word	0x40000800
    1f10:	2000012c 	.word	0x2000012c
    1f14:	fffff8ff 	.word	0xfffff8ff
    1f18:	ffffefff 	.word	0xffffefff

00001f1c <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1f1c:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1f1e:	7a03      	ldrb	r3, [r0, #8]
    1f20:	069b      	lsls	r3, r3, #26
    1f22:	0c1a      	lsrs	r2, r3, #16
    1f24:	8943      	ldrh	r3, [r0, #10]
    1f26:	059b      	lsls	r3, r3, #22
    1f28:	0d9b      	lsrs	r3, r3, #22
    1f2a:	4313      	orrs	r3, r2
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    1f2c:	4c19      	ldr	r4, [pc, #100]	; (1f94 <system_clock_source_dfll_set_config+0x78>)
    1f2e:	6063      	str	r3, [r4, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    1f30:	7981      	ldrb	r1, [r0, #6]
    1f32:	79c3      	ldrb	r3, [r0, #7]
    1f34:	4319      	orrs	r1, r3
    1f36:	8843      	ldrh	r3, [r0, #2]
    1f38:	8882      	ldrh	r2, [r0, #4]
    1f3a:	4313      	orrs	r3, r2
    1f3c:	430b      	orrs	r3, r1
    1f3e:	7842      	ldrb	r2, [r0, #1]
    1f40:	01d2      	lsls	r2, r2, #7
    1f42:	4313      	orrs	r3, r2
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    1f44:	6023      	str	r3, [r4, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    1f46:	7803      	ldrb	r3, [r0, #0]
    1f48:	2b04      	cmp	r3, #4
    1f4a:	d10f      	bne.n	1f6c <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1f4c:	7b03      	ldrb	r3, [r0, #12]
    1f4e:	069b      	lsls	r3, r3, #26
    1f50:	8a02      	ldrh	r2, [r0, #16]
    1f52:	4313      	orrs	r3, r2
    1f54:	0019      	movs	r1, r3
    1f56:	89c3      	ldrh	r3, [r0, #14]
    1f58:	041b      	lsls	r3, r3, #16
    1f5a:	4a0f      	ldr	r2, [pc, #60]	; (1f98 <system_clock_source_dfll_set_config+0x7c>)
    1f5c:	4013      	ands	r3, r2
    1f5e:	430b      	orrs	r3, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    1f60:	60a3      	str	r3, [r4, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    1f62:	6821      	ldr	r1, [r4, #0]
    1f64:	2304      	movs	r3, #4
    1f66:	430b      	orrs	r3, r1
    1f68:	6023      	str	r3, [r4, #0]
    1f6a:	e011      	b.n	1f90 <system_clock_source_dfll_set_config+0x74>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1f6c:	2b20      	cmp	r3, #32
    1f6e:	d10f      	bne.n	1f90 <system_clock_source_dfll_set_config+0x74>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1f70:	7b03      	ldrb	r3, [r0, #12]
    1f72:	069b      	lsls	r3, r3, #26
    1f74:	8a02      	ldrh	r2, [r0, #16]
    1f76:	4313      	orrs	r3, r2
    1f78:	0019      	movs	r1, r3
    1f7a:	89c3      	ldrh	r3, [r0, #14]
    1f7c:	041b      	lsls	r3, r3, #16
    1f7e:	4a06      	ldr	r2, [pc, #24]	; (1f98 <system_clock_source_dfll_set_config+0x7c>)
    1f80:	4013      	ands	r3, r2
    1f82:	430b      	orrs	r3, r1
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    1f84:	4a03      	ldr	r2, [pc, #12]	; (1f94 <system_clock_source_dfll_set_config+0x78>)
    1f86:	6093      	str	r3, [r2, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    1f88:	6813      	ldr	r3, [r2, #0]
    1f8a:	4904      	ldr	r1, [pc, #16]	; (1f9c <system_clock_source_dfll_set_config+0x80>)
    1f8c:	430b      	orrs	r3, r1
    1f8e:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    1f90:	bd10      	pop	{r4, pc}
    1f92:	46c0      	nop			; (mov r8, r8)
    1f94:	2000012c 	.word	0x2000012c
    1f98:	03ff0000 	.word	0x03ff0000
    1f9c:	00000424 	.word	0x00000424

00001fa0 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1fa0:	2808      	cmp	r0, #8
    1fa2:	d803      	bhi.n	1fac <system_clock_source_enable+0xc>
    1fa4:	0080      	lsls	r0, r0, #2
    1fa6:	4b25      	ldr	r3, [pc, #148]	; (203c <STACK_SIZE+0x3c>)
    1fa8:	581b      	ldr	r3, [r3, r0]
    1faa:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1fac:	2017      	movs	r0, #23
    1fae:	e044      	b.n	203a <STACK_SIZE+0x3a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1fb0:	4a23      	ldr	r2, [pc, #140]	; (2040 <STACK_SIZE+0x40>)
    1fb2:	6a11      	ldr	r1, [r2, #32]
    1fb4:	2302      	movs	r3, #2
    1fb6:	430b      	orrs	r3, r1
    1fb8:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1fba:	2000      	movs	r0, #0
    1fbc:	e03d      	b.n	203a <STACK_SIZE+0x3a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1fbe:	4a20      	ldr	r2, [pc, #128]	; (2040 <STACK_SIZE+0x40>)
    1fc0:	6991      	ldr	r1, [r2, #24]
    1fc2:	2302      	movs	r3, #2
    1fc4:	430b      	orrs	r3, r1
    1fc6:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1fc8:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    1fca:	e036      	b.n	203a <STACK_SIZE+0x3a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1fcc:	4a1c      	ldr	r2, [pc, #112]	; (2040 <STACK_SIZE+0x40>)
    1fce:	8a11      	ldrh	r1, [r2, #16]
    1fd0:	2302      	movs	r3, #2
    1fd2:	430b      	orrs	r3, r1
    1fd4:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1fd6:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    1fd8:	e02f      	b.n	203a <STACK_SIZE+0x3a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1fda:	4a19      	ldr	r2, [pc, #100]	; (2040 <STACK_SIZE+0x40>)
    1fdc:	8a91      	ldrh	r1, [r2, #20]
    1fde:	2302      	movs	r3, #2
    1fe0:	430b      	orrs	r3, r1
    1fe2:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1fe4:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    1fe6:	e028      	b.n	203a <STACK_SIZE+0x3a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1fe8:	4916      	ldr	r1, [pc, #88]	; (2044 <STACK_SIZE+0x44>)
    1fea:	680b      	ldr	r3, [r1, #0]
    1fec:	2202      	movs	r2, #2
    1fee:	4313      	orrs	r3, r2
    1ff0:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1ff2:	4b13      	ldr	r3, [pc, #76]	; (2040 <STACK_SIZE+0x40>)
    1ff4:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1ff6:	0019      	movs	r1, r3
    1ff8:	320e      	adds	r2, #14
    1ffa:	68cb      	ldr	r3, [r1, #12]
    1ffc:	421a      	tst	r2, r3
    1ffe:	d0fc      	beq.n	1ffa <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2000:	4a10      	ldr	r2, [pc, #64]	; (2044 <STACK_SIZE+0x44>)
    2002:	6891      	ldr	r1, [r2, #8]
    2004:	4b0e      	ldr	r3, [pc, #56]	; (2040 <STACK_SIZE+0x40>)
    2006:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2008:	6852      	ldr	r2, [r2, #4]
    200a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    200c:	2200      	movs	r2, #0
    200e:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2010:	0019      	movs	r1, r3
    2012:	3210      	adds	r2, #16
    2014:	68cb      	ldr	r3, [r1, #12]
    2016:	421a      	tst	r2, r3
    2018:	d0fc      	beq.n	2014 <STACK_SIZE+0x14>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    201a:	4b0a      	ldr	r3, [pc, #40]	; (2044 <STACK_SIZE+0x44>)
    201c:	681b      	ldr	r3, [r3, #0]
    201e:	b29b      	uxth	r3, r3
    2020:	4a07      	ldr	r2, [pc, #28]	; (2040 <STACK_SIZE+0x40>)
    2022:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2024:	2000      	movs	r0, #0
    2026:	e008      	b.n	203a <STACK_SIZE+0x3a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2028:	4905      	ldr	r1, [pc, #20]	; (2040 <STACK_SIZE+0x40>)
    202a:	2244      	movs	r2, #68	; 0x44
    202c:	5c88      	ldrb	r0, [r1, r2]
    202e:	2302      	movs	r3, #2
    2030:	4303      	orrs	r3, r0
    2032:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2034:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    2036:	e000      	b.n	203a <STACK_SIZE+0x3a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2038:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    203a:	4770      	bx	lr
    203c:	0000a844 	.word	0x0000a844
    2040:	40000800 	.word	0x40000800
    2044:	2000012c 	.word	0x2000012c

00002048 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2048:	b5f0      	push	{r4, r5, r6, r7, lr}
    204a:	4657      	mov	r7, sl
    204c:	464e      	mov	r6, r9
    204e:	4645      	mov	r5, r8
    2050:	b4e0      	push	{r5, r6, r7}
    2052:	b090      	sub	sp, #64	; 0x40
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2054:	22c2      	movs	r2, #194	; 0xc2
    2056:	00d2      	lsls	r2, r2, #3
    2058:	4b68      	ldr	r3, [pc, #416]	; (21fc <system_clock_init+0x1b4>)
    205a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    205c:	4968      	ldr	r1, [pc, #416]	; (2200 <system_clock_init+0x1b8>)
    205e:	684b      	ldr	r3, [r1, #4]
    2060:	221e      	movs	r2, #30
    2062:	4393      	bics	r3, r2
    2064:	3a1a      	subs	r2, #26
    2066:	4313      	orrs	r3, r2
    2068:	604b      	str	r3, [r1, #4]
#elif CONF_CLOCK_GCLK_3_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_3;
#elif CONF_CLOCK_GCLK_4_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_4;
#elif CONF_CLOCK_GCLK_5_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_5;
    206a:	3201      	adds	r2, #1
    206c:	ab01      	add	r3, sp, #4
    206e:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2070:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2072:	4d64      	ldr	r5, [pc, #400]	; (2204 <system_clock_init+0x1bc>)
    2074:	b2e0      	uxtb	r0, r4
    2076:	a901      	add	r1, sp, #4
    2078:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    207a:	3401      	adds	r4, #1
    207c:	2c25      	cmp	r4, #37	; 0x25
    207e:	d1f9      	bne.n	2074 <system_clock_init+0x2c>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    2080:	a80c      	add	r0, sp, #48	; 0x30
    2082:	2300      	movs	r3, #0
    2084:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
	config->frequency           = 32768UL;
    2086:	2280      	movs	r2, #128	; 0x80
    2088:	0212      	lsls	r2, r2, #8
    208a:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    208c:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    208e:	2201      	movs	r2, #1
    2090:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    2092:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
    2094:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    2096:	2106      	movs	r1, #6
    2098:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    209a:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    209c:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    209e:	4b5a      	ldr	r3, [pc, #360]	; (2208 <system_clock_init+0x1c0>)
    20a0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    20a2:	2005      	movs	r0, #5
    20a4:	4b59      	ldr	r3, [pc, #356]	; (220c <system_clock_init+0x1c4>)
    20a6:	4798      	blx	r3

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    20a8:	4954      	ldr	r1, [pc, #336]	; (21fc <system_clock_init+0x1b4>)
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    20aa:	2202      	movs	r2, #2

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    20ac:	68cb      	ldr	r3, [r1, #12]
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    20ae:	421a      	tst	r2, r3
    20b0:	d0fc      	beq.n	20ac <system_clock_init+0x64>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    20b2:	4952      	ldr	r1, [pc, #328]	; (21fc <system_clock_init+0x1b4>)
    20b4:	8a8a      	ldrh	r2, [r1, #20]
    20b6:	2380      	movs	r3, #128	; 0x80
    20b8:	4313      	orrs	r3, r2
    20ba:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    20bc:	4c54      	ldr	r4, [pc, #336]	; (2210 <system_clock_init+0x1c8>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    20be:	6823      	ldr	r3, [r4, #0]
    20c0:	04da      	lsls	r2, r3, #19
    20c2:	6988      	ldr	r0, [r1, #24]
    20c4:	0e52      	lsrs	r2, r2, #25
    20c6:	0412      	lsls	r2, r2, #16
    20c8:	4b52      	ldr	r3, [pc, #328]	; (2214 <system_clock_init+0x1cc>)
    20ca:	4003      	ands	r3, r0
    20cc:	4313      	orrs	r3, r2
    20ce:	618b      	str	r3, [r1, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    20d0:	a80a      	add	r0, sp, #40	; 0x28
    20d2:	2301      	movs	r3, #1
    20d4:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    20d6:	7083      	strb	r3, [r0, #2]
	config->run_in_standby      = false;
	config->on_demand           = true;
    20d8:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    20da:	2207      	movs	r2, #7
    20dc:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    20de:	2500      	movs	r5, #0
    20e0:	7145      	strb	r5, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    20e2:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    20e4:	4b4c      	ldr	r3, [pc, #304]	; (2218 <system_clock_init+0x1d0>)
    20e6:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    20e8:	2004      	movs	r0, #4
    20ea:	4b48      	ldr	r3, [pc, #288]	; (220c <system_clock_init+0x1c4>)
    20ec:	4798      	blx	r3
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    20ee:	ab05      	add	r3, sp, #20
    20f0:	2200      	movs	r2, #0
    20f2:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    20f4:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    20f6:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    20f8:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    20fa:	213f      	movs	r1, #63	; 0x3f
    20fc:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    20fe:	393b      	subs	r1, #59	; 0x3b
    2100:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    2102:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    2104:	6823      	ldr	r3, [r4, #0]
    2106:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    2108:	2b3f      	cmp	r3, #63	; 0x3f
    210a:	d100      	bne.n	210e <system_clock_init+0xc6>
		coarse = 0x1f;
    210c:	3b20      	subs	r3, #32
	}
	dfll_conf.coarse_value = coarse;
    210e:	a805      	add	r0, sp, #20
    2110:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    2112:	23b7      	movs	r3, #183	; 0xb7
    2114:	00db      	lsls	r3, r3, #3
    2116:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2118:	2307      	movs	r3, #7
    211a:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    211c:	3338      	adds	r3, #56	; 0x38
    211e:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2120:	4b3e      	ldr	r3, [pc, #248]	; (221c <system_clock_init+0x1d4>)
    2122:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2124:	a804      	add	r0, sp, #16
    2126:	2500      	movs	r5, #0
    2128:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    212a:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    212c:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    212e:	4b3c      	ldr	r3, [pc, #240]	; (2220 <system_clock_init+0x1d8>)
    2130:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2132:	2006      	movs	r0, #6
    2134:	4b35      	ldr	r3, [pc, #212]	; (220c <system_clock_init+0x1c4>)
    2136:	4699      	mov	r9, r3
    2138:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    213a:	4b3a      	ldr	r3, [pc, #232]	; (2224 <system_clock_init+0x1dc>)
    213c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    213e:	ac01      	add	r4, sp, #4
    2140:	2601      	movs	r6, #1
    2142:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    2144:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2146:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2148:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    214a:	2305      	movs	r3, #5
    214c:	7023      	strb	r3, [r4, #0]
    214e:	0021      	movs	r1, r4
    2150:	2001      	movs	r0, #1
    2152:	4b35      	ldr	r3, [pc, #212]	; (2228 <system_clock_init+0x1e0>)
    2154:	4698      	mov	r8, r3
    2156:	4798      	blx	r3
    2158:	2001      	movs	r0, #1
    215a:	4f34      	ldr	r7, [pc, #208]	; (222c <system_clock_init+0x1e4>)
    215c:	47b8      	blx	r7
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    215e:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
	config->output_enable      = false;
    2160:	7265      	strb	r5, [r4, #9]
    2162:	2304      	movs	r3, #4
    2164:	7023      	strb	r3, [r4, #0]
    2166:	331c      	adds	r3, #28
    2168:	469a      	mov	sl, r3
    216a:	6063      	str	r3, [r4, #4]
    216c:	7226      	strb	r6, [r4, #8]
    216e:	0021      	movs	r1, r4
    2170:	2002      	movs	r0, #2
    2172:	47c0      	blx	r8
    2174:	2002      	movs	r0, #2
    2176:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2178:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    217a:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    217c:	2306      	movs	r3, #6
    217e:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    2180:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2182:	7265      	strb	r5, [r4, #9]
    2184:	0021      	movs	r1, r4
    2186:	2003      	movs	r0, #3
    2188:	47c0      	blx	r8
    218a:	2003      	movs	r0, #3
    218c:	47b8      	blx	r7
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    218e:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2190:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2192:	7265      	strb	r5, [r4, #9]
    2194:	2303      	movs	r3, #3
    2196:	7023      	strb	r3, [r4, #0]
    2198:	4653      	mov	r3, sl
    219a:	6063      	str	r3, [r4, #4]
    219c:	0021      	movs	r1, r4
    219e:	2004      	movs	r0, #4
    21a0:	47c0      	blx	r8
    21a2:	2004      	movs	r0, #4
    21a4:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    21a6:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    21a8:	0021      	movs	r1, r4
    21aa:	2000      	movs	r0, #0
    21ac:	4b15      	ldr	r3, [pc, #84]	; (2204 <system_clock_init+0x1bc>)
    21ae:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    21b0:	2000      	movs	r0, #0
    21b2:	4b1f      	ldr	r3, [pc, #124]	; (2230 <system_clock_init+0x1e8>)
    21b4:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    21b6:	2007      	movs	r0, #7
    21b8:	47c8      	blx	r9

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    21ba:	4910      	ldr	r1, [pc, #64]	; (21fc <system_clock_init+0x1b4>)


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    21bc:	22d0      	movs	r2, #208	; 0xd0

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    21be:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    21c0:	4013      	ands	r3, r2
    21c2:	2bd0      	cmp	r3, #208	; 0xd0
    21c4:	d1fb      	bne.n	21be <system_clock_init+0x176>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    21c6:	4a1b      	ldr	r2, [pc, #108]	; (2234 <system_clock_init+0x1ec>)
    21c8:	2300      	movs	r3, #0
    21ca:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    21cc:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    21ce:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    21d0:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    21d2:	a901      	add	r1, sp, #4
    21d4:	2201      	movs	r2, #1
    21d6:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    21d8:	704b      	strb	r3, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    21da:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    21dc:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    21de:	3307      	adds	r3, #7
    21e0:	700b      	strb	r3, [r1, #0]
    21e2:	2000      	movs	r0, #0
    21e4:	4b10      	ldr	r3, [pc, #64]	; (2228 <system_clock_init+0x1e0>)
    21e6:	4798      	blx	r3
    21e8:	2000      	movs	r0, #0
    21ea:	4b10      	ldr	r3, [pc, #64]	; (222c <system_clock_init+0x1e4>)
    21ec:	4798      	blx	r3
#endif
}
    21ee:	b010      	add	sp, #64	; 0x40
    21f0:	bc1c      	pop	{r2, r3, r4}
    21f2:	4690      	mov	r8, r2
    21f4:	4699      	mov	r9, r3
    21f6:	46a2      	mov	sl, r4
    21f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21fa:	46c0      	nop			; (mov r8, r8)
    21fc:	40000800 	.word	0x40000800
    2200:	41004000 	.word	0x41004000
    2204:	00002471 	.word	0x00002471
    2208:	00001e45 	.word	0x00001e45
    220c:	00001fa1 	.word	0x00001fa1
    2210:	00806024 	.word	0x00806024
    2214:	ff80ffff 	.word	0xff80ffff
    2218:	00001dbd 	.word	0x00001dbd
    221c:	00001f1d 	.word	0x00001f1d
    2220:	00001d81 	.word	0x00001d81
    2224:	00002239 	.word	0x00002239
    2228:	0000225d 	.word	0x0000225d
    222c:	00002315 	.word	0x00002315
    2230:	000023e5 	.word	0x000023e5
    2234:	40000400 	.word	0x40000400

00002238 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2238:	4a06      	ldr	r2, [pc, #24]	; (2254 <system_gclk_init+0x1c>)
    223a:	6991      	ldr	r1, [r2, #24]
    223c:	2308      	movs	r3, #8
    223e:	430b      	orrs	r3, r1
    2240:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2242:	2201      	movs	r2, #1
    2244:	4b04      	ldr	r3, [pc, #16]	; (2258 <system_gclk_init+0x20>)
    2246:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2248:	0019      	movs	r1, r3
    224a:	780b      	ldrb	r3, [r1, #0]
    224c:	4213      	tst	r3, r2
    224e:	d1fc      	bne.n	224a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2250:	4770      	bx	lr
    2252:	46c0      	nop			; (mov r8, r8)
    2254:	40000400 	.word	0x40000400
    2258:	40000c00 	.word	0x40000c00

0000225c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    225c:	b570      	push	{r4, r5, r6, lr}
    225e:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2260:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2262:	780c      	ldrb	r4, [r1, #0]
    2264:	0224      	lsls	r4, r4, #8
    2266:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2268:	784b      	ldrb	r3, [r1, #1]
    226a:	2b00      	cmp	r3, #0
    226c:	d002      	beq.n	2274 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    226e:	2380      	movs	r3, #128	; 0x80
    2270:	02db      	lsls	r3, r3, #11
    2272:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2274:	7a4b      	ldrb	r3, [r1, #9]
    2276:	2b00      	cmp	r3, #0
    2278:	d002      	beq.n	2280 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    227a:	2380      	movs	r3, #128	; 0x80
    227c:	031b      	lsls	r3, r3, #12
    227e:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2280:	6848      	ldr	r0, [r1, #4]
    2282:	2801      	cmp	r0, #1
    2284:	d918      	bls.n	22b8 <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2286:	1e43      	subs	r3, r0, #1
    2288:	4218      	tst	r0, r3
    228a:	d110      	bne.n	22ae <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    228c:	2802      	cmp	r0, #2
    228e:	d906      	bls.n	229e <system_gclk_gen_set_config+0x42>
    2290:	2302      	movs	r3, #2
    2292:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2294:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2296:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2298:	4298      	cmp	r0, r3
    229a:	d8fb      	bhi.n	2294 <system_gclk_gen_set_config+0x38>
    229c:	e000      	b.n	22a0 <system_gclk_gen_set_config+0x44>
    229e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    22a0:	0212      	lsls	r2, r2, #8
    22a2:	4332      	orrs	r2, r6
    22a4:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    22a6:	2380      	movs	r3, #128	; 0x80
    22a8:	035b      	lsls	r3, r3, #13
    22aa:	431c      	orrs	r4, r3
    22ac:	e004      	b.n	22b8 <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    22ae:	0205      	lsls	r5, r0, #8
    22b0:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    22b2:	2380      	movs	r3, #128	; 0x80
    22b4:	029b      	lsls	r3, r3, #10
    22b6:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    22b8:	7a0b      	ldrb	r3, [r1, #8]
    22ba:	2b00      	cmp	r3, #0
    22bc:	d002      	beq.n	22c4 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    22be:	2380      	movs	r3, #128	; 0x80
    22c0:	039b      	lsls	r3, r3, #14
    22c2:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    22c4:	4a0f      	ldr	r2, [pc, #60]	; (2304 <system_gclk_gen_set_config+0xa8>)
    22c6:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    22c8:	b25b      	sxtb	r3, r3
    22ca:	2b00      	cmp	r3, #0
    22cc:	dbfb      	blt.n	22c6 <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    22ce:	4b0e      	ldr	r3, [pc, #56]	; (2308 <system_gclk_gen_set_config+0xac>)
    22d0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    22d2:	4b0e      	ldr	r3, [pc, #56]	; (230c <system_gclk_gen_set_config+0xb0>)
    22d4:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    22d6:	4a0b      	ldr	r2, [pc, #44]	; (2304 <system_gclk_gen_set_config+0xa8>)
    22d8:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    22da:	b25b      	sxtb	r3, r3
    22dc:	2b00      	cmp	r3, #0
    22de:	dbfb      	blt.n	22d8 <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    22e0:	4b08      	ldr	r3, [pc, #32]	; (2304 <system_gclk_gen_set_config+0xa8>)
    22e2:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    22e4:	001a      	movs	r2, r3
    22e6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    22e8:	b25b      	sxtb	r3, r3
    22ea:	2b00      	cmp	r3, #0
    22ec:	dbfb      	blt.n	22e6 <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    22ee:	4a05      	ldr	r2, [pc, #20]	; (2304 <system_gclk_gen_set_config+0xa8>)
    22f0:	6851      	ldr	r1, [r2, #4]
    22f2:	2380      	movs	r3, #128	; 0x80
    22f4:	025b      	lsls	r3, r3, #9
    22f6:	400b      	ands	r3, r1
    22f8:	431c      	orrs	r4, r3
    22fa:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    22fc:	4b04      	ldr	r3, [pc, #16]	; (2310 <system_gclk_gen_set_config+0xb4>)
    22fe:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2300:	bd70      	pop	{r4, r5, r6, pc}
    2302:	46c0      	nop			; (mov r8, r8)
    2304:	40000c00 	.word	0x40000c00
    2308:	00000b01 	.word	0x00000b01
    230c:	40000c08 	.word	0x40000c08
    2310:	00000b41 	.word	0x00000b41

00002314 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2314:	b510      	push	{r4, lr}
    2316:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2318:	4a0b      	ldr	r2, [pc, #44]	; (2348 <system_gclk_gen_enable+0x34>)
    231a:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    231c:	b25b      	sxtb	r3, r3
    231e:	2b00      	cmp	r3, #0
    2320:	dbfb      	blt.n	231a <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2322:	4b0a      	ldr	r3, [pc, #40]	; (234c <system_gclk_gen_enable+0x38>)
    2324:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2326:	4b0a      	ldr	r3, [pc, #40]	; (2350 <system_gclk_gen_enable+0x3c>)
    2328:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    232a:	4a07      	ldr	r2, [pc, #28]	; (2348 <system_gclk_gen_enable+0x34>)
    232c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    232e:	b25b      	sxtb	r3, r3
    2330:	2b00      	cmp	r3, #0
    2332:	dbfb      	blt.n	232c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2334:	4a04      	ldr	r2, [pc, #16]	; (2348 <system_gclk_gen_enable+0x34>)
    2336:	6853      	ldr	r3, [r2, #4]
    2338:	2180      	movs	r1, #128	; 0x80
    233a:	0249      	lsls	r1, r1, #9
    233c:	430b      	orrs	r3, r1
    233e:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2340:	4b04      	ldr	r3, [pc, #16]	; (2354 <system_gclk_gen_enable+0x40>)
    2342:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2344:	bd10      	pop	{r4, pc}
    2346:	46c0      	nop			; (mov r8, r8)
    2348:	40000c00 	.word	0x40000c00
    234c:	00000b01 	.word	0x00000b01
    2350:	40000c04 	.word	0x40000c04
    2354:	00000b41 	.word	0x00000b41

00002358 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2358:	b570      	push	{r4, r5, r6, lr}
    235a:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    235c:	4a1a      	ldr	r2, [pc, #104]	; (23c8 <system_gclk_gen_get_hz+0x70>)
    235e:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2360:	b25b      	sxtb	r3, r3
    2362:	2b00      	cmp	r3, #0
    2364:	dbfb      	blt.n	235e <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2366:	4b19      	ldr	r3, [pc, #100]	; (23cc <system_gclk_gen_get_hz+0x74>)
    2368:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    236a:	4b19      	ldr	r3, [pc, #100]	; (23d0 <system_gclk_gen_get_hz+0x78>)
    236c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    236e:	4a16      	ldr	r2, [pc, #88]	; (23c8 <system_gclk_gen_get_hz+0x70>)
    2370:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2372:	b25b      	sxtb	r3, r3
    2374:	2b00      	cmp	r3, #0
    2376:	dbfb      	blt.n	2370 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2378:	4e13      	ldr	r6, [pc, #76]	; (23c8 <system_gclk_gen_get_hz+0x70>)
    237a:	6870      	ldr	r0, [r6, #4]
    237c:	04c0      	lsls	r0, r0, #19
    237e:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2380:	4b14      	ldr	r3, [pc, #80]	; (23d4 <system_gclk_gen_get_hz+0x7c>)
    2382:	4798      	blx	r3
    2384:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2386:	4b12      	ldr	r3, [pc, #72]	; (23d0 <system_gclk_gen_get_hz+0x78>)
    2388:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    238a:	6876      	ldr	r6, [r6, #4]
    238c:	02f6      	lsls	r6, r6, #11
    238e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2390:	4b11      	ldr	r3, [pc, #68]	; (23d8 <system_gclk_gen_get_hz+0x80>)
    2392:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2394:	4a0c      	ldr	r2, [pc, #48]	; (23c8 <system_gclk_gen_get_hz+0x70>)
    2396:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    2398:	b25b      	sxtb	r3, r3
    239a:	2b00      	cmp	r3, #0
    239c:	dbfb      	blt.n	2396 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    239e:	4b0a      	ldr	r3, [pc, #40]	; (23c8 <system_gclk_gen_get_hz+0x70>)
    23a0:	689c      	ldr	r4, [r3, #8]
    23a2:	0224      	lsls	r4, r4, #8
    23a4:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    23a6:	4b0d      	ldr	r3, [pc, #52]	; (23dc <system_gclk_gen_get_hz+0x84>)
    23a8:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    23aa:	2e00      	cmp	r6, #0
    23ac:	d107      	bne.n	23be <system_gclk_gen_get_hz+0x66>
    23ae:	2c01      	cmp	r4, #1
    23b0:	d907      	bls.n	23c2 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    23b2:	0021      	movs	r1, r4
    23b4:	0028      	movs	r0, r5
    23b6:	4b0a      	ldr	r3, [pc, #40]	; (23e0 <system_gclk_gen_get_hz+0x88>)
    23b8:	4798      	blx	r3
    23ba:	0005      	movs	r5, r0
    23bc:	e001      	b.n	23c2 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    23be:	3401      	adds	r4, #1
    23c0:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    23c2:	0028      	movs	r0, r5
    23c4:	bd70      	pop	{r4, r5, r6, pc}
    23c6:	46c0      	nop			; (mov r8, r8)
    23c8:	40000c00 	.word	0x40000c00
    23cc:	00000b01 	.word	0x00000b01
    23d0:	40000c04 	.word	0x40000c04
    23d4:	00001cf1 	.word	0x00001cf1
    23d8:	40000c08 	.word	0x40000c08
    23dc:	00000b41 	.word	0x00000b41
    23e0:	00007c3d 	.word	0x00007c3d

000023e4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    23e4:	b510      	push	{r4, lr}
    23e6:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    23e8:	4b06      	ldr	r3, [pc, #24]	; (2404 <system_gclk_chan_enable+0x20>)
    23ea:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    23ec:	4b06      	ldr	r3, [pc, #24]	; (2408 <system_gclk_chan_enable+0x24>)
    23ee:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    23f0:	4a06      	ldr	r2, [pc, #24]	; (240c <system_gclk_chan_enable+0x28>)
    23f2:	8851      	ldrh	r1, [r2, #2]
    23f4:	2380      	movs	r3, #128	; 0x80
    23f6:	01db      	lsls	r3, r3, #7
    23f8:	430b      	orrs	r3, r1
    23fa:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    23fc:	4b04      	ldr	r3, [pc, #16]	; (2410 <system_gclk_chan_enable+0x2c>)
    23fe:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2400:	bd10      	pop	{r4, pc}
    2402:	46c0      	nop			; (mov r8, r8)
    2404:	00000b01 	.word	0x00000b01
    2408:	40000c02 	.word	0x40000c02
    240c:	40000c00 	.word	0x40000c00
    2410:	00000b41 	.word	0x00000b41

00002414 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2414:	b510      	push	{r4, lr}
    2416:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2418:	4b0f      	ldr	r3, [pc, #60]	; (2458 <system_gclk_chan_disable+0x44>)
    241a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    241c:	4b0f      	ldr	r3, [pc, #60]	; (245c <system_gclk_chan_disable+0x48>)
    241e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2420:	4b0f      	ldr	r3, [pc, #60]	; (2460 <system_gclk_chan_disable+0x4c>)
    2422:	885a      	ldrh	r2, [r3, #2]
    2424:	0512      	lsls	r2, r2, #20
    2426:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2428:	8859      	ldrh	r1, [r3, #2]
    242a:	4a0e      	ldr	r2, [pc, #56]	; (2464 <system_gclk_chan_disable+0x50>)
    242c:	400a      	ands	r2, r1
    242e:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2430:	8859      	ldrh	r1, [r3, #2]
    2432:	4a0d      	ldr	r2, [pc, #52]	; (2468 <system_gclk_chan_disable+0x54>)
    2434:	400a      	ands	r2, r1
    2436:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2438:	0019      	movs	r1, r3
    243a:	2280      	movs	r2, #128	; 0x80
    243c:	01d2      	lsls	r2, r2, #7
    243e:	884b      	ldrh	r3, [r1, #2]
    2440:	4213      	tst	r3, r2
    2442:	d1fc      	bne.n	243e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2444:	4906      	ldr	r1, [pc, #24]	; (2460 <system_gclk_chan_disable+0x4c>)
    2446:	884c      	ldrh	r4, [r1, #2]
    2448:	0202      	lsls	r2, r0, #8
    244a:	4b06      	ldr	r3, [pc, #24]	; (2464 <system_gclk_chan_disable+0x50>)
    244c:	4023      	ands	r3, r4
    244e:	4313      	orrs	r3, r2
    2450:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2452:	4b06      	ldr	r3, [pc, #24]	; (246c <system_gclk_chan_disable+0x58>)
    2454:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2456:	bd10      	pop	{r4, pc}
    2458:	00000b01 	.word	0x00000b01
    245c:	40000c02 	.word	0x40000c02
    2460:	40000c00 	.word	0x40000c00
    2464:	fffff0ff 	.word	0xfffff0ff
    2468:	ffffbfff 	.word	0xffffbfff
    246c:	00000b41 	.word	0x00000b41

00002470 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2470:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2472:	780c      	ldrb	r4, [r1, #0]
    2474:	0224      	lsls	r4, r4, #8
    2476:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2478:	4b02      	ldr	r3, [pc, #8]	; (2484 <system_gclk_chan_set_config+0x14>)
    247a:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    247c:	b2a4      	uxth	r4, r4
    247e:	4b02      	ldr	r3, [pc, #8]	; (2488 <system_gclk_chan_set_config+0x18>)
    2480:	805c      	strh	r4, [r3, #2]
}
    2482:	bd10      	pop	{r4, pc}
    2484:	00002415 	.word	0x00002415
    2488:	40000c00 	.word	0x40000c00

0000248c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    248c:	b510      	push	{r4, lr}
    248e:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2490:	4b06      	ldr	r3, [pc, #24]	; (24ac <system_gclk_chan_get_hz+0x20>)
    2492:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2494:	4b06      	ldr	r3, [pc, #24]	; (24b0 <system_gclk_chan_get_hz+0x24>)
    2496:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2498:	4b06      	ldr	r3, [pc, #24]	; (24b4 <system_gclk_chan_get_hz+0x28>)
    249a:	885c      	ldrh	r4, [r3, #2]
    249c:	0524      	lsls	r4, r4, #20
    249e:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    24a0:	4b05      	ldr	r3, [pc, #20]	; (24b8 <system_gclk_chan_get_hz+0x2c>)
    24a2:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    24a4:	0020      	movs	r0, r4
    24a6:	4b05      	ldr	r3, [pc, #20]	; (24bc <system_gclk_chan_get_hz+0x30>)
    24a8:	4798      	blx	r3
}
    24aa:	bd10      	pop	{r4, pc}
    24ac:	00000b01 	.word	0x00000b01
    24b0:	40000c02 	.word	0x40000c02
    24b4:	40000c00 	.word	0x40000c00
    24b8:	00000b41 	.word	0x00000b41
    24bc:	00002359 	.word	0x00002359

000024c0 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    24c0:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    24c2:	78d3      	ldrb	r3, [r2, #3]
    24c4:	2b00      	cmp	r3, #0
    24c6:	d11e      	bne.n	2506 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    24c8:	7813      	ldrb	r3, [r2, #0]
    24ca:	2b80      	cmp	r3, #128	; 0x80
    24cc:	d004      	beq.n	24d8 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    24ce:	061b      	lsls	r3, r3, #24
    24d0:	2480      	movs	r4, #128	; 0x80
    24d2:	0264      	lsls	r4, r4, #9
    24d4:	4323      	orrs	r3, r4
    24d6:	e000      	b.n	24da <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    24d8:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    24da:	7854      	ldrb	r4, [r2, #1]
    24dc:	2502      	movs	r5, #2
    24de:	43ac      	bics	r4, r5
    24e0:	d10a      	bne.n	24f8 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    24e2:	7894      	ldrb	r4, [r2, #2]
    24e4:	2c00      	cmp	r4, #0
    24e6:	d103      	bne.n	24f0 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    24e8:	2480      	movs	r4, #128	; 0x80
    24ea:	02a4      	lsls	r4, r4, #10
    24ec:	4323      	orrs	r3, r4
    24ee:	e002      	b.n	24f6 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    24f0:	24c0      	movs	r4, #192	; 0xc0
    24f2:	02e4      	lsls	r4, r4, #11
    24f4:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    24f6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    24f8:	7854      	ldrb	r4, [r2, #1]
    24fa:	3c01      	subs	r4, #1
    24fc:	2c01      	cmp	r4, #1
    24fe:	d812      	bhi.n	2526 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2500:	4c18      	ldr	r4, [pc, #96]	; (2564 <_system_pinmux_config+0xa4>)
    2502:	4023      	ands	r3, r4
    2504:	e00f      	b.n	2526 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2506:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2508:	040b      	lsls	r3, r1, #16
    250a:	0c1b      	lsrs	r3, r3, #16
    250c:	24a0      	movs	r4, #160	; 0xa0
    250e:	05e4      	lsls	r4, r4, #23
    2510:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2512:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2514:	0c0b      	lsrs	r3, r1, #16
    2516:	24d0      	movs	r4, #208	; 0xd0
    2518:	0624      	lsls	r4, r4, #24
    251a:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    251c:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    251e:	78d3      	ldrb	r3, [r2, #3]
    2520:	2b00      	cmp	r3, #0
    2522:	d018      	beq.n	2556 <_system_pinmux_config+0x96>
    2524:	e01c      	b.n	2560 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2526:	040c      	lsls	r4, r1, #16
    2528:	0c24      	lsrs	r4, r4, #16
    252a:	25a0      	movs	r5, #160	; 0xa0
    252c:	05ed      	lsls	r5, r5, #23
    252e:	432c      	orrs	r4, r5
    2530:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2532:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2534:	0c0c      	lsrs	r4, r1, #16
    2536:	25d0      	movs	r5, #208	; 0xd0
    2538:	062d      	lsls	r5, r5, #24
    253a:	432c      	orrs	r4, r5
    253c:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    253e:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2540:	78d4      	ldrb	r4, [r2, #3]
    2542:	2c00      	cmp	r4, #0
    2544:	d10c      	bne.n	2560 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2546:	035b      	lsls	r3, r3, #13
    2548:	d505      	bpl.n	2556 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    254a:	7893      	ldrb	r3, [r2, #2]
    254c:	2b01      	cmp	r3, #1
    254e:	d101      	bne.n	2554 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    2550:	6181      	str	r1, [r0, #24]
    2552:	e000      	b.n	2556 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    2554:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2556:	7853      	ldrb	r3, [r2, #1]
    2558:	3b01      	subs	r3, #1
    255a:	2b01      	cmp	r3, #1
    255c:	d800      	bhi.n	2560 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    255e:	6081      	str	r1, [r0, #8]
		}
	}
}
    2560:	bd30      	pop	{r4, r5, pc}
    2562:	46c0      	nop			; (mov r8, r8)
    2564:	fffbffff 	.word	0xfffbffff

00002568 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2568:	b510      	push	{r4, lr}
    256a:	0003      	movs	r3, r0
    256c:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    256e:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2570:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2572:	2900      	cmp	r1, #0
    2574:	d104      	bne.n	2580 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    2576:	0958      	lsrs	r0, r3, #5
    2578:	01c0      	lsls	r0, r0, #7
    257a:	4905      	ldr	r1, [pc, #20]	; (2590 <system_pinmux_pin_set_config+0x28>)
    257c:	468c      	mov	ip, r1
    257e:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    2580:	211f      	movs	r1, #31
    2582:	400b      	ands	r3, r1
    2584:	391e      	subs	r1, #30
    2586:	4099      	lsls	r1, r3
    2588:	4b02      	ldr	r3, [pc, #8]	; (2594 <system_pinmux_pin_set_config+0x2c>)
    258a:	4798      	blx	r3
}
    258c:	bd10      	pop	{r4, pc}
    258e:	46c0      	nop			; (mov r8, r8)
    2590:	41004400 	.word	0x41004400
    2594:	000024c1 	.word	0x000024c1

00002598 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2598:	4770      	bx	lr
    259a:	46c0      	nop			; (mov r8, r8)

0000259c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    259c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    259e:	4b05      	ldr	r3, [pc, #20]	; (25b4 <system_init+0x18>)
    25a0:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    25a2:	4b05      	ldr	r3, [pc, #20]	; (25b8 <system_init+0x1c>)
    25a4:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    25a6:	4b05      	ldr	r3, [pc, #20]	; (25bc <system_init+0x20>)
    25a8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    25aa:	4b05      	ldr	r3, [pc, #20]	; (25c0 <system_init+0x24>)
    25ac:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    25ae:	4b05      	ldr	r3, [pc, #20]	; (25c4 <system_init+0x28>)
    25b0:	4798      	blx	r3
}
    25b2:	bd10      	pop	{r4, pc}
    25b4:	00002049 	.word	0x00002049
    25b8:	00000b71 	.word	0x00000b71
    25bc:	00002599 	.word	0x00002599
    25c0:	00000d2d 	.word	0x00000d2d
    25c4:	00002599 	.word	0x00002599

000025c8 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    25c8:	1c93      	adds	r3, r2, #2
    25ca:	009b      	lsls	r3, r3, #2
    25cc:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    25ce:	2a02      	cmp	r2, #2
    25d0:	d104      	bne.n	25dc <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    25d2:	7e02      	ldrb	r2, [r0, #24]
    25d4:	2310      	movs	r3, #16
    25d6:	4313      	orrs	r3, r2
    25d8:	7603      	strb	r3, [r0, #24]
    25da:	e00b      	b.n	25f4 <tc_register_callback+0x2c>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    25dc:	2a03      	cmp	r2, #3
    25de:	d104      	bne.n	25ea <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    25e0:	7e02      	ldrb	r2, [r0, #24]
    25e2:	2320      	movs	r3, #32
    25e4:	4313      	orrs	r3, r2
    25e6:	7603      	strb	r3, [r0, #24]
    25e8:	e004      	b.n	25f4 <tc_register_callback+0x2c>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    25ea:	2301      	movs	r3, #1
    25ec:	4093      	lsls	r3, r2
    25ee:	7e02      	ldrb	r2, [r0, #24]
    25f0:	4313      	orrs	r3, r2
    25f2:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    25f4:	2000      	movs	r0, #0
    25f6:	4770      	bx	lr

000025f8 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    25f8:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    25fa:	0080      	lsls	r0, r0, #2
    25fc:	4b14      	ldr	r3, [pc, #80]	; (2650 <_tc_interrupt_handler+0x58>)
    25fe:	58c5      	ldr	r5, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    2600:	682b      	ldr	r3, [r5, #0]
    2602:	7b9c      	ldrb	r4, [r3, #14]
    2604:	7e2b      	ldrb	r3, [r5, #24]
    2606:	401c      	ands	r4, r3
    2608:	7e6b      	ldrb	r3, [r5, #25]
    260a:	401c      	ands	r4, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    260c:	07e3      	lsls	r3, r4, #31
    260e:	d505      	bpl.n	261c <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    2610:	0028      	movs	r0, r5
    2612:	68ab      	ldr	r3, [r5, #8]
    2614:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    2616:	2301      	movs	r3, #1
    2618:	682a      	ldr	r2, [r5, #0]
    261a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    261c:	07a3      	lsls	r3, r4, #30
    261e:	d505      	bpl.n	262c <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    2620:	0028      	movs	r0, r5
    2622:	68eb      	ldr	r3, [r5, #12]
    2624:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    2626:	2302      	movs	r3, #2
    2628:	682a      	ldr	r2, [r5, #0]
    262a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    262c:	06e3      	lsls	r3, r4, #27
    262e:	d505      	bpl.n	263c <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    2630:	0028      	movs	r0, r5
    2632:	692b      	ldr	r3, [r5, #16]
    2634:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    2636:	2310      	movs	r3, #16
    2638:	682a      	ldr	r2, [r5, #0]
    263a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    263c:	06a3      	lsls	r3, r4, #26
    263e:	d505      	bpl.n	264c <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    2640:	0028      	movs	r0, r5
    2642:	696b      	ldr	r3, [r5, #20]
    2644:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    2646:	682b      	ldr	r3, [r5, #0]
    2648:	2220      	movs	r2, #32
    264a:	739a      	strb	r2, [r3, #14]
	}
}
    264c:	bd70      	pop	{r4, r5, r6, pc}
    264e:	46c0      	nop			; (mov r8, r8)
    2650:	20002154 	.word	0x20002154

00002654 <TC3_Handler>:
#if (SAML21E) || (SAML21G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    2654:	b510      	push	{r4, lr}
    2656:	2000      	movs	r0, #0
    2658:	4b01      	ldr	r3, [pc, #4]	; (2660 <TC3_Handler+0xc>)
    265a:	4798      	blx	r3
    265c:	bd10      	pop	{r4, pc}
    265e:	46c0      	nop			; (mov r8, r8)
    2660:	000025f9 	.word	0x000025f9

00002664 <TC4_Handler>:
    2664:	b510      	push	{r4, lr}
    2666:	2001      	movs	r0, #1
    2668:	4b01      	ldr	r3, [pc, #4]	; (2670 <TC4_Handler+0xc>)
    266a:	4798      	blx	r3
    266c:	bd10      	pop	{r4, pc}
    266e:	46c0      	nop			; (mov r8, r8)
    2670:	000025f9 	.word	0x000025f9

00002674 <TC5_Handler>:
    2674:	b510      	push	{r4, lr}
    2676:	2002      	movs	r0, #2
    2678:	4b01      	ldr	r3, [pc, #4]	; (2680 <TC5_Handler+0xc>)
    267a:	4798      	blx	r3
    267c:	bd10      	pop	{r4, pc}
    267e:	46c0      	nop			; (mov r8, r8)
    2680:	000025f9 	.word	0x000025f9

00002684 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    2684:	b530      	push	{r4, r5, lr}
    2686:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    2688:	aa01      	add	r2, sp, #4
    268a:	4b0b      	ldr	r3, [pc, #44]	; (26b8 <_tc_get_inst_index+0x34>)
    268c:	cb32      	ldmia	r3!, {r1, r4, r5}
    268e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    2690:	9b01      	ldr	r3, [sp, #4]
    2692:	4298      	cmp	r0, r3
    2694:	d00a      	beq.n	26ac <_tc_get_inst_index+0x28>
    2696:	9b02      	ldr	r3, [sp, #8]
    2698:	4298      	cmp	r0, r3
    269a:	d005      	beq.n	26a8 <_tc_get_inst_index+0x24>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    269c:	2300      	movs	r3, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    269e:	9a03      	ldr	r2, [sp, #12]
    26a0:	4282      	cmp	r2, r0
    26a2:	d105      	bne.n	26b0 <_tc_get_inst_index+0x2c>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    26a4:	3302      	adds	r3, #2
    26a6:	e002      	b.n	26ae <_tc_get_inst_index+0x2a>
    26a8:	2301      	movs	r3, #1
    26aa:	e000      	b.n	26ae <_tc_get_inst_index+0x2a>
    26ac:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
			return i;
    26ae:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    26b0:	0018      	movs	r0, r3
    26b2:	b005      	add	sp, #20
    26b4:	bd30      	pop	{r4, r5, pc}
    26b6:	46c0      	nop			; (mov r8, r8)
    26b8:	0000a868 	.word	0x0000a868

000026bc <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    26bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    26be:	464f      	mov	r7, r9
    26c0:	4646      	mov	r6, r8
    26c2:	b4c0      	push	{r6, r7}
    26c4:	b087      	sub	sp, #28
    26c6:	0004      	movs	r4, r0
    26c8:	000e      	movs	r6, r1
    26ca:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    26cc:	0008      	movs	r0, r1
    26ce:	4b92      	ldr	r3, [pc, #584]	; (2918 <tc_init+0x25c>)
    26d0:	4798      	blx	r3
    26d2:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    26d4:	4d91      	ldr	r5, [pc, #580]	; (291c <tc_init+0x260>)
    26d6:	0029      	movs	r1, r5
    26d8:	310c      	adds	r1, #12
    26da:	2203      	movs	r2, #3
    26dc:	a805      	add	r0, sp, #20
    26de:	4f90      	ldr	r7, [pc, #576]	; (2920 <tc_init+0x264>)
    26e0:	47b8      	blx	r7
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    26e2:	0029      	movs	r1, r5
    26e4:	3110      	adds	r1, #16
    26e6:	2206      	movs	r2, #6
    26e8:	a803      	add	r0, sp, #12
    26ea:	47b8      	blx	r7
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    26ec:	2300      	movs	r3, #0
    26ee:	60a3      	str	r3, [r4, #8]
    26f0:	60e3      	str	r3, [r4, #12]
    26f2:	6123      	str	r3, [r4, #16]
    26f4:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    26f6:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    26f8:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    26fa:	464b      	mov	r3, r9
    26fc:	009a      	lsls	r2, r3, #2
    26fe:	4b89      	ldr	r3, [pc, #548]	; (2924 <tc_init+0x268>)
    2700:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    2702:	6026      	str	r6, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2704:	4643      	mov	r3, r8
    2706:	789b      	ldrb	r3, [r3, #2]
    2708:	2b08      	cmp	r3, #8
    270a:	d104      	bne.n	2716 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    270c:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    270e:	464a      	mov	r2, r9
    2710:	07d2      	lsls	r2, r2, #31
    2712:	d400      	bmi.n	2716 <tc_init+0x5a>
    2714:	e0fb      	b.n	290e <tc_init+0x252>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    2716:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2718:	8833      	ldrh	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    271a:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    271c:	07db      	lsls	r3, r3, #31
    271e:	d500      	bpl.n	2722 <tc_init+0x66>
    2720:	e0f5      	b.n	290e <tc_init+0x252>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2722:	7bf3      	ldrb	r3, [r6, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    2724:	3017      	adds	r0, #23
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2726:	06db      	lsls	r3, r3, #27
    2728:	d500      	bpl.n	272c <tc_init+0x70>
    272a:	e0f0      	b.n	290e <tc_init+0x252>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    272c:	8833      	ldrh	r3, [r6, #0]
    272e:	079b      	lsls	r3, r3, #30
    2730:	d500      	bpl.n	2734 <tc_init+0x78>
    2732:	e0ec      	b.n	290e <tc_init+0x252>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    2734:	4643      	mov	r3, r8
    2736:	7c1b      	ldrb	r3, [r3, #16]
    2738:	2b00      	cmp	r3, #0
    273a:	d00c      	beq.n	2756 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    273c:	a902      	add	r1, sp, #8
    273e:	2301      	movs	r3, #1
    2740:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2742:	2200      	movs	r2, #0
    2744:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    2746:	4642      	mov	r2, r8
    2748:	7e12      	ldrb	r2, [r2, #24]
    274a:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    274c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    274e:	4643      	mov	r3, r8
    2750:	7d18      	ldrb	r0, [r3, #20]
    2752:	4b75      	ldr	r3, [pc, #468]	; (2928 <tc_init+0x26c>)
    2754:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    2756:	4643      	mov	r3, r8
    2758:	7f1b      	ldrb	r3, [r3, #28]
    275a:	2b00      	cmp	r3, #0
    275c:	d00d      	beq.n	277a <tc_init+0xbe>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    275e:	a902      	add	r1, sp, #8
    2760:	2301      	movs	r3, #1
    2762:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2764:	2200      	movs	r2, #0
    2766:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2768:	4642      	mov	r2, r8
    276a:	6a52      	ldr	r2, [r2, #36]	; 0x24
    276c:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    276e:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2770:	4643      	mov	r3, r8
    2772:	6a1b      	ldr	r3, [r3, #32]
    2774:	b2d8      	uxtb	r0, r3
    2776:	4b6c      	ldr	r3, [pc, #432]	; (2928 <tc_init+0x26c>)
    2778:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    277a:	496c      	ldr	r1, [pc, #432]	; (292c <tc_init+0x270>)
    277c:	6a0b      	ldr	r3, [r1, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    277e:	464a      	mov	r2, r9
    2780:	0052      	lsls	r2, r2, #1
    2782:	a803      	add	r0, sp, #12
    2784:	5a12      	ldrh	r2, [r2, r0]
    2786:	4313      	orrs	r3, r2
    2788:	620b      	str	r3, [r1, #32]

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    278a:	4643      	mov	r3, r8
    278c:	789b      	ldrb	r3, [r3, #2]
    278e:	2b08      	cmp	r3, #8
    2790:	d106      	bne.n	27a0 <tc_init+0xe4>
    2792:	6a0b      	ldr	r3, [r1, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    2794:	464a      	mov	r2, r9
    2796:	3201      	adds	r2, #1
    2798:	0052      	lsls	r2, r2, #1
    279a:	5a12      	ldrh	r2, [r2, r0]
    279c:	4313      	orrs	r3, r2
    279e:	620b      	str	r3, [r1, #32]
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    27a0:	a901      	add	r1, sp, #4
    27a2:	4643      	mov	r3, r8
    27a4:	781b      	ldrb	r3, [r3, #0]
    27a6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    27a8:	ab05      	add	r3, sp, #20
    27aa:	464a      	mov	r2, r9
    27ac:	5c9d      	ldrb	r5, [r3, r2]
    27ae:	0028      	movs	r0, r5
    27b0:	4b5f      	ldr	r3, [pc, #380]	; (2930 <tc_init+0x274>)
    27b2:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    27b4:	0028      	movs	r0, r5
    27b6:	4b5f      	ldr	r3, [pc, #380]	; (2934 <tc_init+0x278>)
    27b8:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    27ba:	4643      	mov	r3, r8
    27bc:	7898      	ldrb	r0, [r3, #2]
    27be:	799b      	ldrb	r3, [r3, #6]
    27c0:	0002      	movs	r2, r0
    27c2:	431a      	orrs	r2, r3
    27c4:	4643      	mov	r3, r8
    27c6:	8918      	ldrh	r0, [r3, #8]
    27c8:	889b      	ldrh	r3, [r3, #4]
    27ca:	4303      	orrs	r3, r0
    27cc:	431a      	orrs	r2, r3
    27ce:	0010      	movs	r0, r2
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    27d0:	4643      	mov	r3, r8
    27d2:	785b      	ldrb	r3, [r3, #1]
    27d4:	2b00      	cmp	r3, #0
    27d6:	d002      	beq.n	27de <tc_init+0x122>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    27d8:	2380      	movs	r3, #128	; 0x80
    27da:	011b      	lsls	r3, r3, #4
    27dc:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    27de:	6821      	ldr	r1, [r4, #0]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    27e0:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    27e2:	7bcb      	ldrb	r3, [r1, #15]
    27e4:	4393      	bics	r3, r2
    27e6:	d1fc      	bne.n	27e2 <tc_init+0x126>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    27e8:	8030      	strh	r0, [r6, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    27ea:	4643      	mov	r3, r8
    27ec:	7b58      	ldrb	r0, [r3, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    27ee:	1e43      	subs	r3, r0, #1
    27f0:	4198      	sbcs	r0, r3
    27f2:	0080      	lsls	r0, r0, #2
	}

	if (config->count_direction) {
    27f4:	4643      	mov	r3, r8
    27f6:	7b9b      	ldrb	r3, [r3, #14]
    27f8:	2b00      	cmp	r3, #0
    27fa:	d001      	beq.n	2800 <tc_init+0x144>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    27fc:	2301      	movs	r3, #1
    27fe:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2800:	6821      	ldr	r1, [r4, #0]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    2802:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2804:	7bcb      	ldrb	r3, [r1, #15]
    2806:	4393      	bics	r3, r2
    2808:	d1fc      	bne.n	2804 <tc_init+0x148>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    280a:	33ff      	adds	r3, #255	; 0xff
    280c:	7133      	strb	r3, [r6, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    280e:	2800      	cmp	r0, #0
    2810:	d005      	beq.n	281e <tc_init+0x162>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2812:	6821      	ldr	r1, [r4, #0]
		while (tc_is_syncing(module_inst)) {
    2814:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2816:	7bcb      	ldrb	r3, [r1, #15]
    2818:	4393      	bics	r3, r2
    281a:	d1fc      	bne.n	2816 <tc_init+0x15a>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    281c:	7170      	strb	r0, [r6, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    281e:	4643      	mov	r3, r8
    2820:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    2822:	7adb      	ldrb	r3, [r3, #11]
    2824:	2b00      	cmp	r3, #0
    2826:	d001      	beq.n	282c <tc_init+0x170>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2828:	2310      	movs	r3, #16
    282a:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    282c:	4643      	mov	r3, r8
    282e:	7b1b      	ldrb	r3, [r3, #12]
    2830:	2b00      	cmp	r3, #0
    2832:	d001      	beq.n	2838 <tc_init+0x17c>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2834:	2320      	movs	r3, #32
    2836:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2838:	6821      	ldr	r1, [r4, #0]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    283a:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    283c:	7bcb      	ldrb	r3, [r1, #15]
    283e:	4393      	bics	r3, r2
    2840:	d1fc      	bne.n	283c <tc_init+0x180>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    2842:	71b0      	strb	r0, [r6, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2844:	6822      	ldr	r2, [r4, #0]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2846:	217f      	movs	r1, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2848:	7bd3      	ldrb	r3, [r2, #15]
    284a:	438b      	bics	r3, r1
    284c:	d1fc      	bne.n	2848 <tc_init+0x18c>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    284e:	7923      	ldrb	r3, [r4, #4]
    2850:	2b04      	cmp	r3, #4
    2852:	d005      	beq.n	2860 <tc_init+0x1a4>
    2854:	2b08      	cmp	r3, #8
    2856:	d041      	beq.n	28dc <tc_init+0x220>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    2858:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    285a:	2b00      	cmp	r3, #0
    285c:	d157      	bne.n	290e <tc_init+0x252>
    285e:	e024      	b.n	28aa <tc_init+0x1ee>
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    2860:	217f      	movs	r1, #127	; 0x7f
    2862:	7bd3      	ldrb	r3, [r2, #15]
    2864:	438b      	bics	r3, r1
    2866:	d1fc      	bne.n	2862 <tc_init+0x1a6>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    2868:	3328      	adds	r3, #40	; 0x28
    286a:	4642      	mov	r2, r8
    286c:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    286e:	7433      	strb	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2870:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    2872:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2874:	7bcb      	ldrb	r3, [r1, #15]
    2876:	4393      	bics	r3, r2
    2878:	d1fc      	bne.n	2874 <tc_init+0x1b8>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    287a:	3329      	adds	r3, #41	; 0x29
    287c:	4642      	mov	r2, r8
    287e:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    2880:	7533      	strb	r3, [r6, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2882:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    2884:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2886:	7bcb      	ldrb	r3, [r1, #15]
    2888:	4393      	bics	r3, r2
    288a:	d1fc      	bne.n	2886 <tc_init+0x1ca>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    288c:	332a      	adds	r3, #42	; 0x2a
    288e:	4642      	mov	r2, r8
    2890:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    2892:	7633      	strb	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2894:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    2896:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2898:	7bcb      	ldrb	r3, [r1, #15]
    289a:	4393      	bics	r3, r2
    289c:	d1fc      	bne.n	2898 <tc_init+0x1dc>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    289e:	332b      	adds	r3, #43	; 0x2b
    28a0:	4642      	mov	r2, r8
    28a2:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    28a4:	7673      	strb	r3, [r6, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    28a6:	2000      	movs	r0, #0
    28a8:	e031      	b.n	290e <tc_init+0x252>

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    28aa:	217f      	movs	r1, #127	; 0x7f
    28ac:	7bd3      	ldrb	r3, [r2, #15]
    28ae:	438b      	bics	r3, r1
    28b0:	d1fc      	bne.n	28ac <tc_init+0x1f0>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    28b2:	4643      	mov	r3, r8
    28b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    28b6:	8233      	strh	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    28b8:	6821      	ldr	r1, [r4, #0]

			while (tc_is_syncing(module_inst)) {
    28ba:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    28bc:	7bcb      	ldrb	r3, [r1, #15]
    28be:	4393      	bics	r3, r2
    28c0:	d1fc      	bne.n	28bc <tc_init+0x200>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    28c2:	4643      	mov	r3, r8
    28c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    28c6:	8333      	strh	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    28c8:	6821      	ldr	r1, [r4, #0]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    28ca:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    28cc:	7bcb      	ldrb	r3, [r1, #15]
    28ce:	4393      	bics	r3, r2
    28d0:	d1fc      	bne.n	28cc <tc_init+0x210>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    28d2:	4643      	mov	r3, r8
    28d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    28d6:	8373      	strh	r3, [r6, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    28d8:	2000      	movs	r0, #0
    28da:	e018      	b.n	290e <tc_init+0x252>

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    28dc:	217f      	movs	r1, #127	; 0x7f
    28de:	7bd3      	ldrb	r3, [r2, #15]
    28e0:	438b      	bics	r3, r1
    28e2:	d1fc      	bne.n	28de <tc_init+0x222>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    28e4:	4643      	mov	r3, r8
    28e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    28e8:	6133      	str	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    28ea:	6821      	ldr	r1, [r4, #0]

			while (tc_is_syncing(module_inst)) {
    28ec:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    28ee:	7bcb      	ldrb	r3, [r1, #15]
    28f0:	4393      	bics	r3, r2
    28f2:	d1fc      	bne.n	28ee <tc_init+0x232>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    28f4:	4643      	mov	r3, r8
    28f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    28f8:	61b3      	str	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    28fa:	6821      	ldr	r1, [r4, #0]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    28fc:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    28fe:	7bcb      	ldrb	r3, [r1, #15]
    2900:	4393      	bics	r3, r2
    2902:	d1fc      	bne.n	28fe <tc_init+0x242>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    2904:	4643      	mov	r3, r8
    2906:	6b1b      	ldr	r3, [r3, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    2908:	61f3      	str	r3, [r6, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    290a:	2000      	movs	r0, #0
    290c:	e7ff      	b.n	290e <tc_init+0x252>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    290e:	b007      	add	sp, #28
    2910:	bc0c      	pop	{r2, r3}
    2912:	4690      	mov	r8, r2
    2914:	4699      	mov	r9, r3
    2916:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2918:	00002685 	.word	0x00002685
    291c:	0000a868 	.word	0x0000a868
    2920:	000051ed 	.word	0x000051ed
    2924:	20002154 	.word	0x20002154
    2928:	00002569 	.word	0x00002569
    292c:	40000400 	.word	0x40000400
    2930:	00002471 	.word	0x00002471
    2934:	000023e5 	.word	0x000023e5

00002938 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2938:	6802      	ldr	r2, [r0, #0]

	while (tc_is_syncing(module_inst)) {
    293a:	217f      	movs	r1, #127	; 0x7f
    293c:	7bd3      	ldrb	r3, [r2, #15]
    293e:	438b      	bics	r3, r1
    2940:	d1fc      	bne.n	293c <tc_get_count_value+0x4>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    2942:	7903      	ldrb	r3, [r0, #4]
    2944:	2b04      	cmp	r3, #4
    2946:	d005      	beq.n	2954 <tc_get_count_value+0x1c>
    2948:	2b08      	cmp	r3, #8
    294a:	d009      	beq.n	2960 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    294c:	2000      	movs	r0, #0
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    294e:	2b00      	cmp	r3, #0
    2950:	d108      	bne.n	2964 <tc_get_count_value+0x2c>
    2952:	e002      	b.n	295a <tc_get_count_value+0x22>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    2954:	7c10      	ldrb	r0, [r2, #16]
    2956:	b2c0      	uxtb	r0, r0
    2958:	e004      	b.n	2964 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    295a:	8a10      	ldrh	r0, [r2, #16]
    295c:	b280      	uxth	r0, r0
    295e:	e001      	b.n	2964 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    2960:	6910      	ldr	r0, [r2, #16]
    2962:	e7ff      	b.n	2964 <tc_get_count_value+0x2c>
	}

	Assert(false);
	return 0;
}
    2964:	4770      	bx	lr
    2966:	46c0      	nop			; (mov r8, r8)

00002968 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    2968:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    296a:	6804      	ldr	r4, [r0, #0]

	while (tc_is_syncing(module_inst)) {
    296c:	257f      	movs	r5, #127	; 0x7f
    296e:	7be3      	ldrb	r3, [r4, #15]
    2970:	43ab      	bics	r3, r5
    2972:	d1fc      	bne.n	296e <tc_set_compare_value+0x6>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    2974:	7903      	ldrb	r3, [r0, #4]
    2976:	2b04      	cmp	r3, #4
    2978:	d005      	beq.n	2986 <tc_set_compare_value+0x1e>
    297a:	2b08      	cmp	r3, #8
    297c:	d014      	beq.n	29a8 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    297e:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    2980:	2b00      	cmp	r3, #0
    2982:	d119      	bne.n	29b8 <tc_set_compare_value+0x50>
    2984:	e007      	b.n	2996 <tc_set_compare_value+0x2e>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2986:	2017      	movs	r0, #23
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
    2988:	2901      	cmp	r1, #1
    298a:	d815      	bhi.n	29b8 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
						(uint8_t)compare;
    298c:	b2d2      	uxtb	r2, r2
	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
    298e:	1861      	adds	r1, r4, r1
    2990:	760a      	strb	r2, [r1, #24]
						(uint8_t)compare;
				return STATUS_OK;
    2992:	2000      	movs	r0, #0
    2994:	e010      	b.n	29b8 <tc_set_compare_value+0x50>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2996:	2017      	movs	r0, #23
						(uint8_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
    2998:	2901      	cmp	r1, #1
    299a:	d80d      	bhi.n	29b8 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
						(uint16_t)compare;
    299c:	b292      	uxth	r2, r2
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
    299e:	310c      	adds	r1, #12
    29a0:	0049      	lsls	r1, r1, #1
    29a2:	530a      	strh	r2, [r1, r4]
						(uint16_t)compare;
				return STATUS_OK;
    29a4:	2000      	movs	r0, #0
    29a6:	e007      	b.n	29b8 <tc_set_compare_value+0x50>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    29a8:	2017      	movs	r0, #23
						(uint16_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_32BIT:
			if (channel_index <
    29aa:	2901      	cmp	r1, #1
    29ac:	d804      	bhi.n	29b8 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT32.CC[channel_index].reg =
    29ae:	3106      	adds	r1, #6
    29b0:	0089      	lsls	r1, r1, #2
    29b2:	510a      	str	r2, [r1, r4]
						(uint32_t)compare;
				return STATUS_OK;
    29b4:	2000      	movs	r0, #0
    29b6:	e7ff      	b.n	29b8 <tc_set_compare_value+0x50>
			}
	}

	return STATUS_ERR_INVALID_ARG;
}
    29b8:	bd30      	pop	{r4, r5, pc}
    29ba:	46c0      	nop			; (mov r8, r8)

000029bc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    29bc:	e7fe      	b.n	29bc <Dummy_Handler>
    29be:	46c0      	nop			; (mov r8, r8)

000029c0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    29c0:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    29c2:	4b2e      	ldr	r3, [pc, #184]	; (2a7c <Reset_Handler+0xbc>)
    29c4:	4a2e      	ldr	r2, [pc, #184]	; (2a80 <Reset_Handler+0xc0>)
    29c6:	429a      	cmp	r2, r3
    29c8:	d003      	beq.n	29d2 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    29ca:	4b2e      	ldr	r3, [pc, #184]	; (2a84 <Reset_Handler+0xc4>)
    29cc:	4a2b      	ldr	r2, [pc, #172]	; (2a7c <Reset_Handler+0xbc>)
    29ce:	429a      	cmp	r2, r3
    29d0:	d304      	bcc.n	29dc <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    29d2:	4b2d      	ldr	r3, [pc, #180]	; (2a88 <Reset_Handler+0xc8>)
    29d4:	4a2d      	ldr	r2, [pc, #180]	; (2a8c <Reset_Handler+0xcc>)
    29d6:	429a      	cmp	r2, r3
    29d8:	d310      	bcc.n	29fc <Reset_Handler+0x3c>
    29da:	e01e      	b.n	2a1a <Reset_Handler+0x5a>
    29dc:	4a2c      	ldr	r2, [pc, #176]	; (2a90 <Reset_Handler+0xd0>)
    29de:	4b29      	ldr	r3, [pc, #164]	; (2a84 <Reset_Handler+0xc4>)
    29e0:	3303      	adds	r3, #3
    29e2:	1a9b      	subs	r3, r3, r2
    29e4:	089b      	lsrs	r3, r3, #2
    29e6:	3301      	adds	r3, #1
    29e8:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    29ea:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    29ec:	4823      	ldr	r0, [pc, #140]	; (2a7c <Reset_Handler+0xbc>)
    29ee:	4924      	ldr	r1, [pc, #144]	; (2a80 <Reset_Handler+0xc0>)
    29f0:	588c      	ldr	r4, [r1, r2]
    29f2:	5084      	str	r4, [r0, r2]
    29f4:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    29f6:	429a      	cmp	r2, r3
    29f8:	d1fa      	bne.n	29f0 <Reset_Handler+0x30>
    29fa:	e7ea      	b.n	29d2 <Reset_Handler+0x12>
    29fc:	4a25      	ldr	r2, [pc, #148]	; (2a94 <Reset_Handler+0xd4>)
    29fe:	4b22      	ldr	r3, [pc, #136]	; (2a88 <Reset_Handler+0xc8>)
    2a00:	3303      	adds	r3, #3
    2a02:	1a9b      	subs	r3, r3, r2
    2a04:	089b      	lsrs	r3, r3, #2
    2a06:	3301      	adds	r3, #1
    2a08:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2a0a:	2200      	movs	r2, #0
                *pDest++ = 0;
    2a0c:	481f      	ldr	r0, [pc, #124]	; (2a8c <Reset_Handler+0xcc>)
    2a0e:	2100      	movs	r1, #0
    2a10:	1814      	adds	r4, r2, r0
    2a12:	6021      	str	r1, [r4, #0]
    2a14:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2a16:	429a      	cmp	r2, r3
    2a18:	d1fa      	bne.n	2a10 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2a1a:	4a1f      	ldr	r2, [pc, #124]	; (2a98 <Reset_Handler+0xd8>)
    2a1c:	21ff      	movs	r1, #255	; 0xff
    2a1e:	4b1f      	ldr	r3, [pc, #124]	; (2a9c <Reset_Handler+0xdc>)
    2a20:	438b      	bics	r3, r1
    2a22:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2a24:	39fd      	subs	r1, #253	; 0xfd
    2a26:	2390      	movs	r3, #144	; 0x90
    2a28:	005b      	lsls	r3, r3, #1
    2a2a:	4a1d      	ldr	r2, [pc, #116]	; (2aa0 <Reset_Handler+0xe0>)
    2a2c:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2a2e:	481d      	ldr	r0, [pc, #116]	; (2aa4 <Reset_Handler+0xe4>)
    2a30:	78c3      	ldrb	r3, [r0, #3]
    2a32:	2403      	movs	r4, #3
    2a34:	43a3      	bics	r3, r4
    2a36:	2202      	movs	r2, #2
    2a38:	4313      	orrs	r3, r2
    2a3a:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2a3c:	78c3      	ldrb	r3, [r0, #3]
    2a3e:	260c      	movs	r6, #12
    2a40:	43b3      	bics	r3, r6
    2a42:	2108      	movs	r1, #8
    2a44:	430b      	orrs	r3, r1
    2a46:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    2a48:	4b17      	ldr	r3, [pc, #92]	; (2aa8 <Reset_Handler+0xe8>)
    2a4a:	7b98      	ldrb	r0, [r3, #14]
    2a4c:	2530      	movs	r5, #48	; 0x30
    2a4e:	43a8      	bics	r0, r5
    2a50:	0005      	movs	r5, r0
    2a52:	2020      	movs	r0, #32
    2a54:	4328      	orrs	r0, r5
    2a56:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2a58:	7b98      	ldrb	r0, [r3, #14]
    2a5a:	43b0      	bics	r0, r6
    2a5c:	4301      	orrs	r1, r0
    2a5e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2a60:	7b99      	ldrb	r1, [r3, #14]
    2a62:	43a1      	bics	r1, r4
    2a64:	430a      	orrs	r2, r1
    2a66:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    2a68:	4a10      	ldr	r2, [pc, #64]	; (2aac <Reset_Handler+0xec>)
    2a6a:	6851      	ldr	r1, [r2, #4]
    2a6c:	2380      	movs	r3, #128	; 0x80
    2a6e:	430b      	orrs	r3, r1
    2a70:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    2a72:	4b0f      	ldr	r3, [pc, #60]	; (2ab0 <Reset_Handler+0xf0>)
    2a74:	4798      	blx	r3

        /* Branch to main function */
        main();
    2a76:	4b0f      	ldr	r3, [pc, #60]	; (2ab4 <Reset_Handler+0xf4>)
    2a78:	4798      	blx	r3
    2a7a:	e7fe      	b.n	2a7a <Reset_Handler+0xba>
    2a7c:	20000000 	.word	0x20000000
    2a80:	0000abe0 	.word	0x0000abe0
    2a84:	200000a8 	.word	0x200000a8
    2a88:	20002274 	.word	0x20002274
    2a8c:	200000a8 	.word	0x200000a8
    2a90:	20000004 	.word	0x20000004
    2a94:	200000ac 	.word	0x200000ac
    2a98:	e000ed00 	.word	0xe000ed00
    2a9c:	00000000 	.word	0x00000000
    2aa0:	41007000 	.word	0x41007000
    2aa4:	41005000 	.word	0x41005000
    2aa8:	41004800 	.word	0x41004800
    2aac:	41004000 	.word	0x41004000
    2ab0:	000051a1 	.word	0x000051a1
    2ab4:	00005091 	.word	0x00005091

00002ab8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    2ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2aba:	4647      	mov	r7, r8
    2abc:	b480      	push	{r7}
    2abe:	000c      	movs	r4, r1
    2ac0:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    2ac2:	2800      	cmp	r0, #0
    2ac4:	d10d      	bne.n	2ae2 <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
    2ac6:	2a00      	cmp	r2, #0
    2ac8:	dd0e      	ble.n	2ae8 <_read+0x30>
    2aca:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    2acc:	4e08      	ldr	r6, [pc, #32]	; (2af0 <_read+0x38>)
    2ace:	4d09      	ldr	r5, [pc, #36]	; (2af4 <_read+0x3c>)
    2ad0:	6830      	ldr	r0, [r6, #0]
    2ad2:	0021      	movs	r1, r4
    2ad4:	682b      	ldr	r3, [r5, #0]
    2ad6:	4798      	blx	r3
		ptr++;
    2ad8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    2ada:	42a7      	cmp	r7, r4
    2adc:	d1f8      	bne.n	2ad0 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    2ade:	4640      	mov	r0, r8
    2ae0:	e003      	b.n	2aea <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    2ae2:	2001      	movs	r0, #1
    2ae4:	4240      	negs	r0, r0
    2ae6:	e000      	b.n	2aea <_read+0x32>
	}

	for (; len > 0; --len) {
    2ae8:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
    2aea:	bc04      	pop	{r2}
    2aec:	4690      	mov	r8, r2
    2aee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2af0:	20002168 	.word	0x20002168
    2af4:	20002160 	.word	0x20002160

00002af8 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    2af8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2afa:	4647      	mov	r7, r8
    2afc:	b480      	push	{r7}
    2afe:	000e      	movs	r6, r1
    2b00:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    2b02:	3801      	subs	r0, #1
    2b04:	2802      	cmp	r0, #2
    2b06:	d811      	bhi.n	2b2c <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
    2b08:	2a00      	cmp	r2, #0
    2b0a:	d012      	beq.n	2b32 <_write+0x3a>
    2b0c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    2b0e:	4b0c      	ldr	r3, [pc, #48]	; (2b40 <_write+0x48>)
    2b10:	4698      	mov	r8, r3
    2b12:	4f0c      	ldr	r7, [pc, #48]	; (2b44 <_write+0x4c>)
    2b14:	4643      	mov	r3, r8
    2b16:	6818      	ldr	r0, [r3, #0]
    2b18:	5d31      	ldrb	r1, [r6, r4]
    2b1a:	683b      	ldr	r3, [r7, #0]
    2b1c:	4798      	blx	r3
    2b1e:	2800      	cmp	r0, #0
    2b20:	db09      	blt.n	2b36 <_write+0x3e>
			return -1;
		}
		++nChars;
    2b22:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    2b24:	42a5      	cmp	r5, r4
    2b26:	d1f5      	bne.n	2b14 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
    2b28:	0020      	movs	r0, r4
    2b2a:	e006      	b.n	2b3a <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    2b2c:	2001      	movs	r0, #1
    2b2e:	4240      	negs	r0, r0
    2b30:	e003      	b.n	2b3a <_write+0x42>
	}

	for (; len != 0; --len) {
    2b32:	2000      	movs	r0, #0
    2b34:	e001      	b.n	2b3a <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    2b36:	2001      	movs	r0, #1
    2b38:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
    2b3a:	bc04      	pop	{r2}
    2b3c:	4690      	mov	r8, r2
    2b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b40:	20002168 	.word	0x20002168
    2b44:	20002164 	.word	0x20002164

00002b48 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2b48:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2b4a:	4a06      	ldr	r2, [pc, #24]	; (2b64 <_sbrk+0x1c>)
    2b4c:	6812      	ldr	r2, [r2, #0]
    2b4e:	2a00      	cmp	r2, #0
    2b50:	d102      	bne.n	2b58 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    2b52:	4905      	ldr	r1, [pc, #20]	; (2b68 <_sbrk+0x20>)
    2b54:	4a03      	ldr	r2, [pc, #12]	; (2b64 <_sbrk+0x1c>)
    2b56:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    2b58:	4a02      	ldr	r2, [pc, #8]	; (2b64 <_sbrk+0x1c>)
    2b5a:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2b5c:	18c3      	adds	r3, r0, r3
    2b5e:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2b60:	4770      	bx	lr
    2b62:	46c0      	nop			; (mov r8, r8)
    2b64:	20000144 	.word	0x20000144
    2b68:	20004278 	.word	0x20004278

00002b6c <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2b6c:	2001      	movs	r0, #1
    2b6e:	4240      	negs	r0, r0
    2b70:	4770      	bx	lr
    2b72:	46c0      	nop			; (mov r8, r8)

00002b74 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2b74:	2380      	movs	r3, #128	; 0x80
    2b76:	019b      	lsls	r3, r3, #6
    2b78:	604b      	str	r3, [r1, #4]

	return 0;
}
    2b7a:	2000      	movs	r0, #0
    2b7c:	4770      	bx	lr
    2b7e:	46c0      	nop			; (mov r8, r8)

00002b80 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2b80:	2001      	movs	r0, #1
    2b82:	4770      	bx	lr

00002b84 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2b84:	2000      	movs	r0, #0
    2b86:	4770      	bx	lr

00002b88 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    2b88:	b510      	push	{r4, lr}
	nwkIb.nwkSeqNum = 0;
    2b8a:	4a0d      	ldr	r2, [pc, #52]	; (2bc0 <NWK_Init+0x38>)
    2b8c:	2300      	movs	r3, #0
    2b8e:	7113      	strb	r3, [r2, #4]
	nwkIb.macSeqNum = 0;
    2b90:	7153      	strb	r3, [r2, #5]
	nwkIb.addr = 0;
    2b92:	8013      	strh	r3, [r2, #0]
	nwkIb.lock = 0;
    2b94:	2158      	movs	r1, #88	; 0x58
    2b96:	5253      	strh	r3, [r2, r1]
    2b98:	0013      	movs	r3, r2
    2b9a:	3240      	adds	r2, #64	; 0x40

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
		nwkIb.endpoint[i] = NULL;
    2b9c:	2100      	movs	r1, #0
    2b9e:	6099      	str	r1, [r3, #8]
    2ba0:	3304      	adds	r3, #4
	nwkIb.nwkSeqNum = 0;
	nwkIb.macSeqNum = 0;
	nwkIb.addr = 0;
	nwkIb.lock = 0;

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    2ba2:	4293      	cmp	r3, r2
    2ba4:	d1fb      	bne.n	2b9e <NWK_Init+0x16>
		nwkIb.endpoint[i] = NULL;
	}

	nwkTxInit();
    2ba6:	4b07      	ldr	r3, [pc, #28]	; (2bc4 <NWK_Init+0x3c>)
    2ba8:	4798      	blx	r3
	nwkRxInit();
    2baa:	4b07      	ldr	r3, [pc, #28]	; (2bc8 <NWK_Init+0x40>)
    2bac:	4798      	blx	r3
	nwkFrameInit();
    2bae:	4b07      	ldr	r3, [pc, #28]	; (2bcc <NWK_Init+0x44>)
    2bb0:	4798      	blx	r3
	nwkDataReqInit();
    2bb2:	4b07      	ldr	r3, [pc, #28]	; (2bd0 <NWK_Init+0x48>)
    2bb4:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    2bb6:	4b07      	ldr	r3, [pc, #28]	; (2bd4 <NWK_Init+0x4c>)
    2bb8:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    2bba:	4b07      	ldr	r3, [pc, #28]	; (2bd8 <NWK_Init+0x50>)
    2bbc:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    2bbe:	bd10      	pop	{r4, pc}
    2bc0:	2000216c 	.word	0x2000216c
    2bc4:	00003a91 	.word	0x00003a91
    2bc8:	000032d9 	.word	0x000032d9
    2bcc:	00002dfd 	.word	0x00002dfd
    2bd0:	00002c79 	.word	0x00002c79
    2bd4:	00002ef1 	.word	0x00002ef1
    2bd8:	0000376d 	.word	0x0000376d

00002bdc <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    2bdc:	b510      	push	{r4, lr}
	nwkIb.addr = addr;
    2bde:	4b02      	ldr	r3, [pc, #8]	; (2be8 <NWK_SetAddr+0xc>)
    2be0:	8018      	strh	r0, [r3, #0]
	PHY_SetShortAddr(addr);
    2be2:	4b02      	ldr	r3, [pc, #8]	; (2bec <NWK_SetAddr+0x10>)
    2be4:	4798      	blx	r3
}
    2be6:	bd10      	pop	{r4, pc}
    2be8:	2000216c 	.word	0x2000216c
    2bec:	00003ebd 	.word	0x00003ebd

00002bf0 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    2bf0:	b510      	push	{r4, lr}
	nwkIb.panId = panId;
    2bf2:	4b02      	ldr	r3, [pc, #8]	; (2bfc <NWK_SetPanId+0xc>)
    2bf4:	8058      	strh	r0, [r3, #2]
	PHY_SetPanId(panId);
    2bf6:	4b02      	ldr	r3, [pc, #8]	; (2c00 <NWK_SetPanId+0x10>)
    2bf8:	4798      	blx	r3
}
    2bfa:	bd10      	pop	{r4, pc}
    2bfc:	2000216c 	.word	0x2000216c
    2c00:	00003e9d 	.word	0x00003e9d

00002c04 <NWK_OpenEndpoint>:
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
	nwkIb.endpoint[id] = handler;
    2c04:	3002      	adds	r0, #2
    2c06:	0080      	lsls	r0, r0, #2
    2c08:	4b01      	ldr	r3, [pc, #4]	; (2c10 <NWK_OpenEndpoint+0xc>)
    2c0a:	50c1      	str	r1, [r0, r3]
}
    2c0c:	4770      	bx	lr
    2c0e:	46c0      	nop			; (mov r8, r8)
    2c10:	2000216c 	.word	0x2000216c

00002c14 <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    2c14:	b510      	push	{r4, lr}
	nwkRxTaskHandler();
    2c16:	4b04      	ldr	r3, [pc, #16]	; (2c28 <NWK_TaskHandler+0x14>)
    2c18:	4798      	blx	r3
	nwkTxTaskHandler();
    2c1a:	4b04      	ldr	r3, [pc, #16]	; (2c2c <NWK_TaskHandler+0x18>)
    2c1c:	4798      	blx	r3
	nwkDataReqTaskHandler();
    2c1e:	4b04      	ldr	r3, [pc, #16]	; (2c30 <NWK_TaskHandler+0x1c>)
    2c20:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    2c22:	4b04      	ldr	r3, [pc, #16]	; (2c34 <NWK_TaskHandler+0x20>)
    2c24:	4798      	blx	r3
#endif
}
    2c26:	bd10      	pop	{r4, pc}
    2c28:	00003379 	.word	0x00003379
    2c2c:	00003c91 	.word	0x00003c91
    2c30:	00002cb9 	.word	0x00002cb9
    2c34:	0000384d 	.word	0x0000384d

00002c38 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    2c38:	b510      	push	{r4, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2c3a:	4b0d      	ldr	r3, [pc, #52]	; (2c70 <nwkDataReqTxConf+0x38>)
    2c3c:	681b      	ldr	r3, [r3, #0]
    2c3e:	2b00      	cmp	r3, #0
    2c40:	d012      	beq.n	2c68 <nwkDataReqTxConf+0x30>
		if (req->frame == frame) {
    2c42:	685a      	ldr	r2, [r3, #4]
    2c44:	4290      	cmp	r0, r2
    2c46:	d10c      	bne.n	2c62 <nwkDataReqTxConf+0x2a>
    2c48:	e002      	b.n	2c50 <nwkDataReqTxConf+0x18>
    2c4a:	685a      	ldr	r2, [r3, #4]
    2c4c:	4282      	cmp	r2, r0
    2c4e:	d108      	bne.n	2c62 <nwkDataReqTxConf+0x2a>
			req->status = frame->tx.status;
    2c50:	2285      	movs	r2, #133	; 0x85
    2c52:	5c82      	ldrb	r2, [r0, r2]
    2c54:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    2c56:	2288      	movs	r2, #136	; 0x88
    2c58:	5c82      	ldrb	r2, [r0, r2]
    2c5a:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2c5c:	2202      	movs	r2, #2
    2c5e:	721a      	strb	r2, [r3, #8]
			break;
    2c60:	e002      	b.n	2c68 <nwkDataReqTxConf+0x30>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2c62:	681b      	ldr	r3, [r3, #0]
    2c64:	2b00      	cmp	r3, #0
    2c66:	d1f0      	bne.n	2c4a <nwkDataReqTxConf+0x12>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}

	nwkFrameFree(frame);
    2c68:	4b02      	ldr	r3, [pc, #8]	; (2c74 <nwkDataReqTxConf+0x3c>)
    2c6a:	4798      	blx	r3
}
    2c6c:	bd10      	pop	{r4, pc}
    2c6e:	46c0      	nop			; (mov r8, r8)
    2c70:	20000148 	.word	0x20000148
    2c74:	00002e81 	.word	0x00002e81

00002c78 <nwkDataReqInit>:
/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
	nwkDataReqQueue = NULL;
    2c78:	2200      	movs	r2, #0
    2c7a:	4b01      	ldr	r3, [pc, #4]	; (2c80 <nwkDataReqInit+0x8>)
    2c7c:	601a      	str	r2, [r3, #0]
}
    2c7e:	4770      	bx	lr
    2c80:	20000148 	.word	0x20000148

00002c84 <NWK_DataReq>:
*  @brief Adds request @a req to the queue of outgoing requests
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    2c84:	2300      	movs	r3, #0
    2c86:	7203      	strb	r3, [r0, #8]
	req->status = NWK_SUCCESS_STATUS;
    2c88:	7703      	strb	r3, [r0, #28]
	req->frame = NULL;
    2c8a:	6043      	str	r3, [r0, #4]

	nwkIb.lock++;
    2c8c:	4908      	ldr	r1, [pc, #32]	; (2cb0 <NWK_DataReq+0x2c>)
    2c8e:	2258      	movs	r2, #88	; 0x58
    2c90:	5a8b      	ldrh	r3, [r1, r2]
    2c92:	3301      	adds	r3, #1
    2c94:	528b      	strh	r3, [r1, r2]

	if (NULL == nwkDataReqQueue) {
    2c96:	4b07      	ldr	r3, [pc, #28]	; (2cb4 <NWK_DataReq+0x30>)
    2c98:	681b      	ldr	r3, [r3, #0]
    2c9a:	2b00      	cmp	r3, #0
    2c9c:	d103      	bne.n	2ca6 <NWK_DataReq+0x22>
		req->next = NULL;
    2c9e:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2ca0:	4b04      	ldr	r3, [pc, #16]	; (2cb4 <NWK_DataReq+0x30>)
    2ca2:	6018      	str	r0, [r3, #0]
    2ca4:	e002      	b.n	2cac <NWK_DataReq+0x28>
	} else {
		req->next = nwkDataReqQueue;
    2ca6:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2ca8:	4b02      	ldr	r3, [pc, #8]	; (2cb4 <NWK_DataReq+0x30>)
    2caa:	6018      	str	r0, [r3, #0]
	}
}
    2cac:	4770      	bx	lr
    2cae:	46c0      	nop			; (mov r8, r8)
    2cb0:	2000216c 	.word	0x2000216c
    2cb4:	20000148 	.word	0x20000148

00002cb8 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2cb8:	b570      	push	{r4, r5, r6, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2cba:	4b4a      	ldr	r3, [pc, #296]	; (2de4 <nwkDataReqTaskHandler+0x12c>)
    2cbc:	681a      	ldr	r2, [r3, #0]
    2cbe:	2a00      	cmp	r2, #0
    2cc0:	d100      	bne.n	2cc4 <nwkDataReqTaskHandler+0xc>
    2cc2:	e08e      	b.n	2de2 <nwkDataReqTaskHandler+0x12a>
    2cc4:	0014      	movs	r4, r2
		switch (req->state) {
    2cc6:	7a23      	ldrb	r3, [r4, #8]
    2cc8:	2b00      	cmp	r3, #0
    2cca:	d002      	beq.n	2cd2 <nwkDataReqTaskHandler+0x1a>
    2ccc:	2b02      	cmp	r3, #2
    2cce:	d06f      	beq.n	2db0 <nwkDataReqTaskHandler+0xf8>
    2cd0:	e083      	b.n	2dda <nwkDataReqTaskHandler+0x122>
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
	NwkFrame_t *frame;

	if (NULL == (frame = nwkFrameAlloc())) {
    2cd2:	4b45      	ldr	r3, [pc, #276]	; (2de8 <nwkDataReqTaskHandler+0x130>)
    2cd4:	4798      	blx	r3
    2cd6:	1e05      	subs	r5, r0, #0
    2cd8:	d103      	bne.n	2ce2 <nwkDataReqTaskHandler+0x2a>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2cda:	2302      	movs	r3, #2
    2cdc:	7223      	strb	r3, [r4, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    2cde:	7723      	strb	r3, [r4, #28]
    2ce0:	e07f      	b.n	2de2 <nwkDataReqTaskHandler+0x12a>
		return;
	}

	req->frame = frame;
    2ce2:	6060      	str	r0, [r4, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    2ce4:	2601      	movs	r6, #1
    2ce6:	7226      	strb	r6, [r4, #8]

	frame->tx.confirm = nwkDataReqTxConf;
    2ce8:	4b40      	ldr	r3, [pc, #256]	; (2dec <nwkDataReqTaskHandler+0x134>)
    2cea:	2289      	movs	r2, #137	; 0x89
    2cec:	5483      	strb	r3, [r0, r2]
    2cee:	0a19      	lsrs	r1, r3, #8
    2cf0:	0002      	movs	r2, r0
    2cf2:	3289      	adds	r2, #137	; 0x89
    2cf4:	7051      	strb	r1, [r2, #1]
    2cf6:	0c19      	lsrs	r1, r3, #16
    2cf8:	7091      	strb	r1, [r2, #2]
    2cfa:	0e1b      	lsrs	r3, r3, #24
    2cfc:	70d3      	strb	r3, [r2, #3]
	frame->tx.control = req->options &
    2cfe:	7ba3      	ldrb	r3, [r4, #14]
    2d00:	089b      	lsrs	r3, r3, #2
    2d02:	2201      	movs	r2, #1
    2d04:	4013      	ands	r3, r2
    2d06:	2188      	movs	r1, #136	; 0x88
    2d08:	5443      	strb	r3, [r0, r1]
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
    2d0a:	7ba1      	ldrb	r1, [r4, #14]
    2d0c:	4011      	ands	r1, r2
    2d0e:	0008      	movs	r0, r1
    2d10:	7ae9      	ldrb	r1, [r5, #11]
    2d12:	43b1      	bics	r1, r6
    2d14:	4301      	orrs	r1, r0
    2d16:	72e9      	strb	r1, [r5, #11]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
    2d18:	7ba1      	ldrb	r1, [r4, #14]
    2d1a:	08c9      	lsrs	r1, r1, #3
    2d1c:	4011      	ands	r1, r2
    2d1e:	0088      	lsls	r0, r1, #2
    2d20:	7ae9      	ldrb	r1, [r5, #11]
    2d22:	2304      	movs	r3, #4
    2d24:	4399      	bics	r1, r3
    2d26:	4301      	orrs	r1, r0
    2d28:	72e9      	strb	r1, [r5, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;

#ifdef NWK_ENABLE_SECURITY
	frame->header.nwkFcf.security = req->options &
    2d2a:	7ba3      	ldrb	r3, [r4, #14]
    2d2c:	085b      	lsrs	r3, r3, #1
    2d2e:	4013      	ands	r3, r2
    2d30:	005a      	lsls	r2, r3, #1
    2d32:	b2cb      	uxtb	r3, r1
    2d34:	2102      	movs	r1, #2
    2d36:	438b      	bics	r3, r1
    2d38:	4313      	orrs	r3, r2
    2d3a:	72eb      	strb	r3, [r5, #11]
		frame->payload += sizeof(NwkFrameMulticastHeader_t);
		frame->size += sizeof(NwkFrameMulticastHeader_t);
	}
#endif

	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2d3c:	4a2c      	ldr	r2, [pc, #176]	; (2df0 <nwkDataReqTaskHandler+0x138>)
    2d3e:	7913      	ldrb	r3, [r2, #4]
    2d40:	3301      	adds	r3, #1
    2d42:	b2db      	uxtb	r3, r3
    2d44:	7113      	strb	r3, [r2, #4]
    2d46:	732b      	strb	r3, [r5, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    2d48:	7813      	ldrb	r3, [r2, #0]
    2d4a:	736b      	strb	r3, [r5, #13]
    2d4c:	7853      	ldrb	r3, [r2, #1]
    2d4e:	73ab      	strb	r3, [r5, #14]
	frame->header.nwkDstAddr = req->dstAddr;
    2d50:	8963      	ldrh	r3, [r4, #10]
    2d52:	7aa2      	ldrb	r2, [r4, #10]
    2d54:	73ea      	strb	r2, [r5, #15]
    2d56:	0a1b      	lsrs	r3, r3, #8
    2d58:	742b      	strb	r3, [r5, #16]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    2d5a:	7b62      	ldrb	r2, [r4, #13]
    2d5c:	200f      	movs	r0, #15
    2d5e:	4002      	ands	r2, r0
    2d60:	0011      	movs	r1, r2
    2d62:	7c6a      	ldrb	r2, [r5, #17]
    2d64:	230f      	movs	r3, #15
    2d66:	439a      	bics	r2, r3
    2d68:	430a      	orrs	r2, r1
    2d6a:	746a      	strb	r2, [r5, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    2d6c:	7b22      	ldrb	r2, [r4, #12]
    2d6e:	0112      	lsls	r2, r2, #4
    2d70:	7c6b      	ldrb	r3, [r5, #17]
    2d72:	4003      	ands	r3, r0
    2d74:	4313      	orrs	r3, r2
    2d76:	746b      	strb	r3, [r5, #17]

	memcpy(frame->payload, req->data, req->size);
    2d78:	2381      	movs	r3, #129	; 0x81
    2d7a:	5ce9      	ldrb	r1, [r5, r3]
    2d7c:	3301      	adds	r3, #1
    2d7e:	5ceb      	ldrb	r3, [r5, r3]
    2d80:	021b      	lsls	r3, r3, #8
    2d82:	430b      	orrs	r3, r1
    2d84:	001a      	movs	r2, r3
    2d86:	2383      	movs	r3, #131	; 0x83
    2d88:	5ce8      	ldrb	r0, [r5, r3]
    2d8a:	0400      	lsls	r0, r0, #16
    2d8c:	0003      	movs	r3, r0
    2d8e:	4313      	orrs	r3, r2
    2d90:	2284      	movs	r2, #132	; 0x84
    2d92:	5ca8      	ldrb	r0, [r5, r2]
    2d94:	0600      	lsls	r0, r0, #24
    2d96:	4318      	orrs	r0, r3
    2d98:	7d22      	ldrb	r2, [r4, #20]
    2d9a:	6921      	ldr	r1, [r4, #16]
    2d9c:	4b15      	ldr	r3, [pc, #84]	; (2df4 <nwkDataReqTaskHandler+0x13c>)
    2d9e:	4798      	blx	r3
	frame->size += req->size;
    2da0:	786a      	ldrb	r2, [r5, #1]
    2da2:	7d23      	ldrb	r3, [r4, #20]
    2da4:	18d3      	adds	r3, r2, r3
    2da6:	706b      	strb	r3, [r5, #1]

	nwkTxFrame(frame);
    2da8:	0028      	movs	r0, r5
    2daa:	4b13      	ldr	r3, [pc, #76]	; (2df8 <nwkDataReqTaskHandler+0x140>)
    2dac:	4798      	blx	r3
    2dae:	e018      	b.n	2de2 <nwkDataReqTaskHandler+0x12a>
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
	if (nwkDataReqQueue == req) {
    2db0:	42a2      	cmp	r2, r4
    2db2:	d104      	bne.n	2dbe <nwkDataReqTaskHandler+0x106>
		nwkDataReqQueue = nwkDataReqQueue->next;
    2db4:	6812      	ldr	r2, [r2, #0]
    2db6:	4b0b      	ldr	r3, [pc, #44]	; (2de4 <nwkDataReqTaskHandler+0x12c>)
    2db8:	601a      	str	r2, [r3, #0]
    2dba:	e005      	b.n	2dc8 <nwkDataReqTaskHandler+0x110>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
			prev = prev->next;
    2dbc:	001a      	movs	r2, r3
{
	if (nwkDataReqQueue == req) {
		nwkDataReqQueue = nwkDataReqQueue->next;
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    2dbe:	6813      	ldr	r3, [r2, #0]
    2dc0:	42a3      	cmp	r3, r4
    2dc2:	d1fb      	bne.n	2dbc <nwkDataReqTaskHandler+0x104>
			prev = prev->next;
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    2dc4:	6823      	ldr	r3, [r4, #0]
    2dc6:	6013      	str	r3, [r2, #0]
	}

	nwkIb.lock--;
    2dc8:	4909      	ldr	r1, [pc, #36]	; (2df0 <nwkDataReqTaskHandler+0x138>)
    2dca:	2258      	movs	r2, #88	; 0x58
    2dcc:	5a8b      	ldrh	r3, [r1, r2]
    2dce:	3b01      	subs	r3, #1
    2dd0:	528b      	strh	r3, [r1, r2]
	req->confirm(req);
    2dd2:	69a3      	ldr	r3, [r4, #24]
    2dd4:	0020      	movs	r0, r4
    2dd6:	4798      	blx	r3
    2dd8:	e003      	b.n	2de2 <nwkDataReqTaskHandler+0x12a>
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2dda:	6824      	ldr	r4, [r4, #0]
    2ddc:	2c00      	cmp	r4, #0
    2dde:	d000      	beq.n	2de2 <nwkDataReqTaskHandler+0x12a>
    2de0:	e771      	b.n	2cc6 <nwkDataReqTaskHandler+0xe>

		default:
			break;
		}
	}
}
    2de2:	bd70      	pop	{r4, r5, r6, pc}
    2de4:	20000148 	.word	0x20000148
    2de8:	00002e11 	.word	0x00002e11
    2dec:	00002c39 	.word	0x00002c39
    2df0:	2000216c 	.word	0x2000216c
    2df4:	000051ed 	.word	0x000051ed
    2df8:	00003ac5 	.word	0x00003ac5

00002dfc <nwkFrameInit>:
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    2dfc:	4b03      	ldr	r3, [pc, #12]	; (2e0c <nwkFrameInit+0x10>)
    2dfe:	2200      	movs	r2, #0
    2e00:	701a      	strb	r2, [r3, #0]
    2e02:	218d      	movs	r1, #141	; 0x8d
    2e04:	545a      	strb	r2, [r3, r1]
    2e06:	318d      	adds	r1, #141	; 0x8d
    2e08:	545a      	strb	r2, [r3, r1]
	}
}
    2e0a:	4770      	bx	lr
    2e0c:	2000014c 	.word	0x2000014c

00002e10 <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    2e10:	b510      	push	{r4, lr}
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2e12:	4b18      	ldr	r3, [pc, #96]	; (2e74 <nwkFrameAlloc+0x64>)
    2e14:	781b      	ldrb	r3, [r3, #0]
    2e16:	2b00      	cmp	r3, #0
    2e18:	d00e      	beq.n	2e38 <nwkFrameAlloc+0x28>
    2e1a:	238d      	movs	r3, #141	; 0x8d
    2e1c:	4a15      	ldr	r2, [pc, #84]	; (2e74 <nwkFrameAlloc+0x64>)
    2e1e:	5cd3      	ldrb	r3, [r2, r3]
    2e20:	2b00      	cmp	r3, #0
    2e22:	d007      	beq.n	2e34 <nwkFrameAlloc+0x24>
    2e24:	238d      	movs	r3, #141	; 0x8d
    2e26:	005b      	lsls	r3, r3, #1
    2e28:	5cd3      	ldrb	r3, [r2, r3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    2e2a:	2400      	movs	r4, #0
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2e2c:	2b00      	cmp	r3, #0
    2e2e:	d11f      	bne.n	2e70 <nwkFrameAlloc+0x60>
    2e30:	3402      	adds	r4, #2
    2e32:	e002      	b.n	2e3a <nwkFrameAlloc+0x2a>
    2e34:	2401      	movs	r4, #1
    2e36:	e000      	b.n	2e3a <nwkFrameAlloc+0x2a>
    2e38:	2400      	movs	r4, #0
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    2e3a:	238d      	movs	r3, #141	; 0x8d
    2e3c:	435c      	muls	r4, r3
    2e3e:	4b0d      	ldr	r3, [pc, #52]	; (2e74 <nwkFrameAlloc+0x64>)
    2e40:	191c      	adds	r4, r3, r4
    2e42:	228d      	movs	r2, #141	; 0x8d
    2e44:	2100      	movs	r1, #0
    2e46:	0020      	movs	r0, r4
    2e48:	4b0b      	ldr	r3, [pc, #44]	; (2e78 <nwkFrameAlloc+0x68>)
    2e4a:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    2e4c:	2310      	movs	r3, #16
    2e4e:	7063      	strb	r3, [r4, #1]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    2e50:	0023      	movs	r3, r4
    2e52:	3312      	adds	r3, #18
    2e54:	0022      	movs	r2, r4
    2e56:	3281      	adds	r2, #129	; 0x81
    2e58:	7013      	strb	r3, [r2, #0]
    2e5a:	0a19      	lsrs	r1, r3, #8
    2e5c:	7051      	strb	r1, [r2, #1]
    2e5e:	0c19      	lsrs	r1, r3, #16
    2e60:	7091      	strb	r1, [r2, #2]
    2e62:	0e1b      	lsrs	r3, r3, #24
    2e64:	70d3      	strb	r3, [r2, #3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
    2e66:	4905      	ldr	r1, [pc, #20]	; (2e7c <nwkFrameAlloc+0x6c>)
    2e68:	2258      	movs	r2, #88	; 0x58
    2e6a:	5a8b      	ldrh	r3, [r1, r2]
    2e6c:	3301      	adds	r3, #1
    2e6e:	528b      	strh	r3, [r1, r2]
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
}
    2e70:	0020      	movs	r0, r4
    2e72:	bd10      	pop	{r4, pc}
    2e74:	2000014c 	.word	0x2000014c
    2e78:	000051ff 	.word	0x000051ff
    2e7c:	2000216c 	.word	0x2000216c

00002e80 <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    2e80:	2300      	movs	r3, #0
    2e82:	7003      	strb	r3, [r0, #0]
	nwkIb.lock--;
    2e84:	4902      	ldr	r1, [pc, #8]	; (2e90 <nwkFrameFree+0x10>)
    2e86:	2258      	movs	r2, #88	; 0x58
    2e88:	5a8b      	ldrh	r3, [r1, r2]
    2e8a:	3b01      	subs	r3, #1
    2e8c:	528b      	strh	r3, [r1, r2]
}
    2e8e:	4770      	bx	lr
    2e90:	2000216c 	.word	0x2000216c

00002e94 <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    2e94:	2800      	cmp	r0, #0
    2e96:	d006      	beq.n	2ea6 <nwkFrameNext+0x12>
		frame = nwkFrameFrames;
	} else {
		frame++;
    2e98:	308d      	adds	r0, #141	; 0x8d
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2e9a:	4b0c      	ldr	r3, [pc, #48]	; (2ecc <nwkFrameNext+0x38>)
    2e9c:	33a8      	adds	r3, #168	; 0xa8
    2e9e:	33ff      	adds	r3, #255	; 0xff
    2ea0:	4298      	cmp	r0, r3
    2ea2:	d301      	bcc.n	2ea8 <nwkFrameNext+0x14>
    2ea4:	e00f      	b.n	2ec6 <nwkFrameNext+0x32>
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
		frame = nwkFrameFrames;
    2ea6:	4809      	ldr	r0, [pc, #36]	; (2ecc <nwkFrameNext+0x38>)
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
		if (NWK_FRAME_STATE_FREE != frame->state) {
    2ea8:	7803      	ldrb	r3, [r0, #0]
    2eaa:	2b00      	cmp	r3, #0
    2eac:	d10c      	bne.n	2ec8 <nwkFrameNext+0x34>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2eae:	4a07      	ldr	r2, [pc, #28]	; (2ecc <nwkFrameNext+0x38>)
    2eb0:	32a8      	adds	r2, #168	; 0xa8
    2eb2:	32ff      	adds	r2, #255	; 0xff
    2eb4:	e002      	b.n	2ebc <nwkFrameNext+0x28>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    2eb6:	7803      	ldrb	r3, [r0, #0]
    2eb8:	2b00      	cmp	r3, #0
    2eba:	d105      	bne.n	2ec8 <nwkFrameNext+0x34>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2ebc:	308d      	adds	r0, #141	; 0x8d
    2ebe:	4290      	cmp	r0, r2
    2ec0:	d3f9      	bcc.n	2eb6 <nwkFrameNext+0x22>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    2ec2:	2000      	movs	r0, #0
    2ec4:	e000      	b.n	2ec8 <nwkFrameNext+0x34>
    2ec6:	2000      	movs	r0, #0
}
    2ec8:	4770      	bx	lr
    2eca:	46c0      	nop			; (mov r8, r8)
    2ecc:	2000014c 	.word	0x2000014c

00002ed0 <nwkFrameCommandInit>:
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
	frame->tx.status = NWK_SUCCESS_STATUS;
    2ed0:	2200      	movs	r2, #0
    2ed2:	2385      	movs	r3, #133	; 0x85
    2ed4:	54c2      	strb	r2, [r0, r3]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2ed6:	4a05      	ldr	r2, [pc, #20]	; (2eec <nwkFrameCommandInit+0x1c>)
    2ed8:	7913      	ldrb	r3, [r2, #4]
    2eda:	3301      	adds	r3, #1
    2edc:	b2db      	uxtb	r3, r3
    2ede:	7113      	strb	r3, [r2, #4]
    2ee0:	7303      	strb	r3, [r0, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    2ee2:	7813      	ldrb	r3, [r2, #0]
    2ee4:	7343      	strb	r3, [r0, #13]
    2ee6:	7853      	ldrb	r3, [r2, #1]
    2ee8:	7383      	strb	r3, [r0, #14]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    2eea:	4770      	bx	lr
    2eec:	2000216c 	.word	0x2000216c

00002ef0 <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    2ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ef2:	4b09      	ldr	r3, [pc, #36]	; (2f18 <nwkRouteInit+0x28>)
    2ef4:	3302      	adds	r3, #2
    2ef6:	2200      	movs	r2, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    2ef8:	2701      	movs	r7, #1
    2efa:	427f      	negs	r7, r7
		nwkRouteTable[i].fixed = 0;
    2efc:	4c06      	ldr	r4, [pc, #24]	; (2f18 <nwkRouteInit+0x28>)
    2efe:	2601      	movs	r6, #1
		nwkRouteTable[i].rank = 0;
    2f00:	2500      	movs	r5, #0
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    2f02:	801f      	strh	r7, [r3, #0]
		nwkRouteTable[i].fixed = 0;
    2f04:	00d0      	lsls	r0, r2, #3
    2f06:	5d01      	ldrb	r1, [r0, r4]
    2f08:	43b1      	bics	r1, r6
    2f0a:	5501      	strb	r1, [r0, r4]
		nwkRouteTable[i].rank = 0;
    2f0c:	711d      	strb	r5, [r3, #4]
    2f0e:	3201      	adds	r2, #1
    2f10:	3308      	adds	r3, #8
/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2f12:	2a64      	cmp	r2, #100	; 0x64
    2f14:	d1f5      	bne.n	2f02 <nwkRouteInit+0x12>
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
		nwkRouteTable[i].fixed = 0;
		nwkRouteTable[i].rank = 0;
	}
}
    2f16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f18:	200002f4 	.word	0x200002f4

00002f1c <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    2f1c:	b570      	push	{r4, r5, r6, lr}
    2f1e:	4a0b      	ldr	r2, [pc, #44]	; (2f4c <NWK_RouteFindEntry+0x30>)
    2f20:	3202      	adds	r2, #2
    2f22:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
				nwkRouteTable[i].multicast == multicast) {
    2f24:	4e09      	ldr	r6, [pc, #36]	; (2f4c <NWK_RouteFindEntry+0x30>)
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    2f26:	8814      	ldrh	r4, [r2, #0]
    2f28:	4284      	cmp	r4, r0
    2f2a:	d109      	bne.n	2f40 <NWK_RouteFindEntry+0x24>
				nwkRouteTable[i].multicast == multicast) {
    2f2c:	00dc      	lsls	r4, r3, #3
    2f2e:	5da4      	ldrb	r4, [r4, r6]
    2f30:	07a4      	lsls	r4, r4, #30
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    2f32:	0fe4      	lsrs	r4, r4, #31
    2f34:	428c      	cmp	r4, r1
    2f36:	d103      	bne.n	2f40 <NWK_RouteFindEntry+0x24>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
    2f38:	00dd      	lsls	r5, r3, #3
    2f3a:	4804      	ldr	r0, [pc, #16]	; (2f4c <NWK_RouteFindEntry+0x30>)
    2f3c:	1940      	adds	r0, r0, r5
    2f3e:	e004      	b.n	2f4a <NWK_RouteFindEntry+0x2e>
    2f40:	3301      	adds	r3, #1
    2f42:	3208      	adds	r2, #8

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2f44:	2b64      	cmp	r3, #100	; 0x64
    2f46:	d1ee      	bne.n	2f26 <NWK_RouteFindEntry+0xa>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
		}
	}

	return NULL;
    2f48:	2000      	movs	r0, #0
}
    2f4a:	bd70      	pop	{r4, r5, r6, pc}
    2f4c:	200002f4 	.word	0x200002f4

00002f50 <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    2f50:	b530      	push	{r4, r5, lr}
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;
    2f52:	2200      	movs	r2, #0

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    2f54:	4812      	ldr	r0, [pc, #72]	; (2fa0 <NWK_RouteNewEntry+0x50>)
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
		if (iter->fixed) {
    2f56:	2401      	movs	r4, #1
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    2f58:	0003      	movs	r3, r0
    2f5a:	25c8      	movs	r5, #200	; 0xc8
    2f5c:	00ad      	lsls	r5, r5, #2
    2f5e:	46ac      	mov	ip, r5
    2f60:	4463      	add	r3, ip
    2f62:	0019      	movs	r1, r3
		if (iter->fixed) {
    2f64:	7803      	ldrb	r3, [r0, #0]
    2f66:	421c      	tst	r4, r3
    2f68:	d10a      	bne.n	2f80 <NWK_RouteNewEntry+0x30>
			continue;
		}

		if (0 == iter->rank) {
    2f6a:	7983      	ldrb	r3, [r0, #6]
    2f6c:	2b00      	cmp	r3, #0
    2f6e:	d00b      	beq.n	2f88 <NWK_RouteNewEntry+0x38>
			entry = iter;
			break;
		}

		if (NULL == entry || iter->rank < entry->rank) {
    2f70:	2a00      	cmp	r2, #0
    2f72:	d004      	beq.n	2f7e <NWK_RouteNewEntry+0x2e>
    2f74:	7995      	ldrb	r5, [r2, #6]
    2f76:	429d      	cmp	r5, r3
    2f78:	d902      	bls.n	2f80 <NWK_RouteNewEntry+0x30>
    2f7a:	0002      	movs	r2, r0
    2f7c:	e000      	b.n	2f80 <NWK_RouteNewEntry+0x30>
    2f7e:	0002      	movs	r2, r0
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    2f80:	3008      	adds	r0, #8
    2f82:	4288      	cmp	r0, r1
    2f84:	d1ee      	bne.n	2f64 <NWK_RouteNewEntry+0x14>
    2f86:	0010      	movs	r0, r2
		if (NULL == entry || iter->rank < entry->rank) {
			entry = iter;
		}
	}

	entry->multicast = 0;
    2f88:	7803      	ldrb	r3, [r0, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    2f8a:	2202      	movs	r2, #2
    2f8c:	4393      	bics	r3, r2
    2f8e:	320d      	adds	r2, #13
    2f90:	4013      	ands	r3, r2
    2f92:	2230      	movs	r2, #48	; 0x30
    2f94:	4313      	orrs	r3, r2
    2f96:	7003      	strb	r3, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    2f98:	2380      	movs	r3, #128	; 0x80
    2f9a:	7183      	strb	r3, [r0, #6]

	return entry;
}
    2f9c:	bd30      	pop	{r4, r5, pc}
    2f9e:	46c0      	nop			; (mov r8, r8)
    2fa0:	200002f4 	.word	0x200002f4

00002fa4 <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
    2fa4:	7803      	ldrb	r3, [r0, #0]
    2fa6:	07db      	lsls	r3, r3, #31
    2fa8:	d404      	bmi.n	2fb4 <NWK_RouteFreeEntry+0x10>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    2faa:	2301      	movs	r3, #1
    2fac:	425b      	negs	r3, r3
    2fae:	8043      	strh	r3, [r0, #2]
	entry->rank = 0;
    2fb0:	2300      	movs	r3, #0
    2fb2:	7183      	strb	r3, [r0, #6]
}
    2fb4:	4770      	bx	lr
    2fb6:	46c0      	nop			; (mov r8, r8)

00002fb8 <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    2fb8:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    2fba:	4b04      	ldr	r3, [pc, #16]	; (2fcc <NWK_RouteNextHop+0x14>)
    2fbc:	4798      	blx	r3
	if (entry) {
    2fbe:	2800      	cmp	r0, #0
    2fc0:	d001      	beq.n	2fc6 <NWK_RouteNextHop+0xe>
		return entry->nextHopAddr;
    2fc2:	8880      	ldrh	r0, [r0, #4]
    2fc4:	e000      	b.n	2fc8 <NWK_RouteNextHop+0x10>
	}

	return NWK_ROUTE_UNKNOWN;
    2fc6:	4802      	ldr	r0, [pc, #8]	; (2fd0 <NWK_RouteNextHop+0x18>)
}
    2fc8:	bd10      	pop	{r4, pc}
    2fca:	46c0      	nop			; (mov r8, r8)
    2fcc:	00002f1d 	.word	0x00002f1d
    2fd0:	0000ffff 	.word	0x0000ffff

00002fd4 <nwkRouteRemove>:
}

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    2fd4:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    2fd6:	4b03      	ldr	r3, [pc, #12]	; (2fe4 <nwkRouteRemove+0x10>)
    2fd8:	4798      	blx	r3
	if (entry) {
    2fda:	2800      	cmp	r0, #0
    2fdc:	d001      	beq.n	2fe2 <nwkRouteRemove+0xe>
		NWK_RouteFreeEntry(entry);
    2fde:	4b02      	ldr	r3, [pc, #8]	; (2fe8 <nwkRouteRemove+0x14>)
    2fe0:	4798      	blx	r3
	}
}
    2fe2:	bd10      	pop	{r4, pc}
    2fe4:	00002f1d 	.word	0x00002f1d
    2fe8:	00002fa5 	.word	0x00002fa5

00002fec <nwkRouteFrameReceived>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    2fec:	b570      	push	{r4, r5, r6, lr}
    2fee:	0004      	movs	r4, r0
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    2ff0:	7a42      	ldrb	r2, [r0, #9]
    2ff2:	7a85      	ldrb	r5, [r0, #10]
    2ff4:	022d      	lsls	r5, r5, #8
    2ff6:	4315      	orrs	r5, r2
    2ff8:	b22b      	sxth	r3, r5
    2ffa:	2b00      	cmp	r3, #0
    2ffc:	da05      	bge.n	300a <nwkRouteFrameReceived+0x1e>
			(header->macSrcAddr != header->nwkSrcAddr)) {
    2ffe:	7b42      	ldrb	r2, [r0, #13]
    3000:	7b83      	ldrb	r3, [r0, #14]
    3002:	021b      	lsls	r3, r3, #8
{
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    3004:	4313      	orrs	r3, r2
    3006:	429d      	cmp	r5, r3
    3008:	d13f      	bne.n	308a <nwkRouteFrameReceived+0x9e>
			(header->macSrcAddr != header->nwkSrcAddr)) {
		return;
	}

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    300a:	7962      	ldrb	r2, [r4, #5]
    300c:	79a3      	ldrb	r3, [r4, #6]
    300e:	021b      	lsls	r3, r3, #8
    3010:	4313      	orrs	r3, r2
    3012:	4a1e      	ldr	r2, [pc, #120]	; (308c <nwkRouteFrameReceived+0xa0>)
    3014:	4293      	cmp	r3, r2
    3016:	d038      	beq.n	308a <nwkRouteFrameReceived+0x9e>
		return;
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);
    3018:	7b63      	ldrb	r3, [r4, #13]
    301a:	7ba0      	ldrb	r0, [r4, #14]
    301c:	0200      	lsls	r0, r0, #8
    301e:	4318      	orrs	r0, r3
    3020:	2100      	movs	r1, #0
    3022:	4b1b      	ldr	r3, [pc, #108]	; (3090 <nwkRouteFrameReceived+0xa4>)
    3024:	4798      	blx	r3

	if (entry) {
    3026:	2800      	cmp	r0, #0
    3028:	d016      	beq.n	3058 <nwkRouteFrameReceived+0x6c>
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    302a:	79e2      	ldrb	r2, [r4, #7]
    302c:	7a23      	ldrb	r3, [r4, #8]
    302e:	021b      	lsls	r3, r3, #8
    3030:	4313      	orrs	r3, r2
    3032:	4a16      	ldr	r2, [pc, #88]	; (308c <nwkRouteFrameReceived+0xa0>)
    3034:	4293      	cmp	r3, r2
    3036:	d11f      	bne.n	3078 <nwkRouteFrameReceived+0x8c>
				nwkIb.addr == header->nwkDstAddr);
    3038:	7be2      	ldrb	r2, [r4, #15]
    303a:	7c23      	ldrb	r3, [r4, #16]
    303c:	021b      	lsls	r3, r3, #8
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);

	if (entry) {
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    303e:	4915      	ldr	r1, [pc, #84]	; (3094 <nwkRouteFrameReceived+0xa8>)
    3040:	8809      	ldrh	r1, [r1, #0]
    3042:	4313      	orrs	r3, r2
    3044:	4299      	cmp	r1, r3
    3046:	d117      	bne.n	3078 <nwkRouteFrameReceived+0x8c>
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
				entry->lqi) || discovery) {
			entry->nextHopAddr = header->macSrcAddr;
    3048:	8085      	strh	r5, [r0, #4]
			entry->score = NWK_ROUTE_DEFAULT_SCORE;
    304a:	7803      	ldrb	r3, [r0, #0]
    304c:	220f      	movs	r2, #15
    304e:	4013      	ands	r3, r2
    3050:	2230      	movs	r2, #48	; 0x30
    3052:	4313      	orrs	r3, r2
    3054:	7003      	strb	r3, [r0, #0]
    3056:	e00b      	b.n	3070 <nwkRouteFrameReceived+0x84>
		}
	} else {
		entry = NWK_RouteNewEntry();
    3058:	4b0f      	ldr	r3, [pc, #60]	; (3098 <nwkRouteFrameReceived+0xac>)
    305a:	4798      	blx	r3

		entry->dstAddr = header->nwkSrcAddr;
    305c:	7b61      	ldrb	r1, [r4, #13]
    305e:	7ba2      	ldrb	r2, [r4, #14]
    3060:	0212      	lsls	r2, r2, #8
    3062:	430a      	orrs	r2, r1
    3064:	8042      	strh	r2, [r0, #2]
		entry->nextHopAddr = header->macSrcAddr;
    3066:	7a62      	ldrb	r2, [r4, #9]
    3068:	7aa3      	ldrb	r3, [r4, #10]
    306a:	021b      	lsls	r3, r3, #8
    306c:	4313      	orrs	r3, r2
    306e:	8083      	strh	r3, [r0, #4]
	}

	entry->lqi = frame->rx.lqi;
    3070:	2385      	movs	r3, #133	; 0x85
    3072:	5ce3      	ldrb	r3, [r4, r3]
    3074:	71c3      	strb	r3, [r0, #7]
    3076:	e008      	b.n	308a <nwkRouteFrameReceived+0x9e>

	if (entry) {
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
    3078:	8883      	ldrh	r3, [r0, #4]
    307a:	42ab      	cmp	r3, r5
    307c:	d0f8      	beq.n	3070 <nwkRouteFrameReceived+0x84>
    307e:	79c2      	ldrb	r2, [r0, #7]
    3080:	2385      	movs	r3, #133	; 0x85
    3082:	5ce3      	ldrb	r3, [r4, r3]
    3084:	429a      	cmp	r2, r3
    3086:	d3df      	bcc.n	3048 <nwkRouteFrameReceived+0x5c>
    3088:	e7f2      	b.n	3070 <nwkRouteFrameReceived+0x84>

	entry->lqi = frame->rx.lqi;
#else
	(void)frame;
#endif
}
    308a:	bd70      	pop	{r4, r5, r6, pc}
    308c:	0000ffff 	.word	0x0000ffff
    3090:	00002f1d 	.word	0x00002f1d
    3094:	2000216c 	.word	0x2000216c
    3098:	00002f51 	.word	0x00002f51

0000309c <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    309c:	b510      	push	{r4, lr}
    309e:	0004      	movs	r4, r0
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    30a0:	7bc3      	ldrb	r3, [r0, #15]
    30a2:	7c00      	ldrb	r0, [r0, #16]
    30a4:	0200      	lsls	r0, r0, #8
    30a6:	4318      	orrs	r0, r3
    30a8:	4b1b      	ldr	r3, [pc, #108]	; (3118 <nwkRouteFrameSent+0x7c>)
    30aa:	4298      	cmp	r0, r3
    30ac:	d033      	beq.n	3116 <nwkRouteFrameSent+0x7a>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    30ae:	7ae1      	ldrb	r1, [r4, #11]
    30b0:	0709      	lsls	r1, r1, #28

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    30b2:	0fc9      	lsrs	r1, r1, #31
    30b4:	4b19      	ldr	r3, [pc, #100]	; (311c <nwkRouteFrameSent+0x80>)
    30b6:	4798      	blx	r3
			frame->header.nwkFcf.multicast);

	if (NULL == entry || entry->fixed) {
    30b8:	2800      	cmp	r0, #0
    30ba:	d02c      	beq.n	3116 <nwkRouteFrameSent+0x7a>
    30bc:	7803      	ldrb	r3, [r0, #0]
    30be:	07db      	lsls	r3, r3, #31
    30c0:	d429      	bmi.n	3116 <nwkRouteFrameSent+0x7a>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    30c2:	2385      	movs	r3, #133	; 0x85
    30c4:	5ce3      	ldrb	r3, [r4, r3]
    30c6:	2b00      	cmp	r3, #0
    30c8:	d118      	bne.n	30fc <nwkRouteFrameSent+0x60>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    30ca:	7803      	ldrb	r3, [r0, #0]
    30cc:	220f      	movs	r2, #15
    30ce:	4013      	ands	r3, r2
    30d0:	2230      	movs	r2, #48	; 0x30
    30d2:	4313      	orrs	r3, r2
    30d4:	7003      	strb	r3, [r0, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    30d6:	7983      	ldrb	r3, [r0, #6]
    30d8:	3301      	adds	r3, #1
    30da:	b2db      	uxtb	r3, r3
    30dc:	7183      	strb	r3, [r0, #6]
    30de:	2bff      	cmp	r3, #255	; 0xff
    30e0:	d119      	bne.n	3116 <nwkRouteFrameSent+0x7a>
    30e2:	490f      	ldr	r1, [pc, #60]	; (3120 <nwkRouteFrameSent+0x84>)
    30e4:	1d8a      	adds	r2, r1, #6
    30e6:	4b0f      	ldr	r3, [pc, #60]	; (3124 <nwkRouteFrameSent+0x88>)
    30e8:	469c      	mov	ip, r3
    30ea:	4461      	add	r1, ip
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    30ec:	7813      	ldrb	r3, [r2, #0]
    30ee:	085b      	lsrs	r3, r3, #1
    30f0:	3301      	adds	r3, #1
    30f2:	7013      	strb	r3, [r2, #0]
    30f4:	3208      	adds	r2, #8

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    30f6:	428a      	cmp	r2, r1
    30f8:	d1f8      	bne.n	30ec <nwkRouteFrameSent+0x50>
    30fa:	e00c      	b.n	3116 <nwkRouteFrameSent+0x7a>

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
			nwkRouteNormalizeRanks();
		}
	} else {
		if (0 == --entry->score) {
    30fc:	7802      	ldrb	r2, [r0, #0]
    30fe:	0913      	lsrs	r3, r2, #4
    3100:	330f      	adds	r3, #15
    3102:	240f      	movs	r4, #15
    3104:	4023      	ands	r3, r4
    3106:	0119      	lsls	r1, r3, #4
    3108:	4022      	ands	r2, r4
    310a:	430a      	orrs	r2, r1
    310c:	7002      	strb	r2, [r0, #0]
    310e:	2b00      	cmp	r3, #0
    3110:	d101      	bne.n	3116 <nwkRouteFrameSent+0x7a>
			NWK_RouteFreeEntry(entry);
    3112:	4b05      	ldr	r3, [pc, #20]	; (3128 <nwkRouteFrameSent+0x8c>)
    3114:	4798      	blx	r3
		}
	}
}
    3116:	bd10      	pop	{r4, pc}
    3118:	0000ffff 	.word	0x0000ffff
    311c:	00002f1d 	.word	0x00002f1d
    3120:	200002f4 	.word	0x200002f4
    3124:	00000326 	.word	0x00000326
    3128:	00002fa5 	.word	0x00002fa5

0000312c <nwkRoutePrepareTx>:

/*************************************************************************//**
*****************************************************************************/
void nwkRoutePrepareTx(NwkFrame_t *frame)
{
    312c:	b510      	push	{r4, lr}
    312e:	0004      	movs	r4, r0
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    3130:	7bc3      	ldrb	r3, [r0, #15]
    3132:	7c00      	ldrb	r0, [r0, #16]
    3134:	0200      	lsls	r0, r0, #8
    3136:	4318      	orrs	r0, r3
    3138:	4b0b      	ldr	r3, [pc, #44]	; (3168 <nwkRoutePrepareTx+0x3c>)
    313a:	4298      	cmp	r0, r3
    313c:	d104      	bne.n	3148 <nwkRoutePrepareTx+0x1c>
		header->macDstAddr = NWK_BROADCAST_ADDR;
    313e:	2301      	movs	r3, #1
    3140:	425b      	negs	r3, r3
    3142:	71e3      	strb	r3, [r4, #7]
    3144:	7223      	strb	r3, [r4, #8]
    3146:	e00e      	b.n	3166 <nwkRoutePrepareTx+0x3a>
	} else if (header->nwkFcf.linkLocal) {
    3148:	7ae3      	ldrb	r3, [r4, #11]
    314a:	075b      	lsls	r3, r3, #29
    314c:	d503      	bpl.n	3156 <nwkRoutePrepareTx+0x2a>
		header->macDstAddr = header->nwkDstAddr;
    314e:	71e0      	strb	r0, [r4, #7]
    3150:	0a00      	lsrs	r0, r0, #8
    3152:	7220      	strb	r0, [r4, #8]
    3154:	e007      	b.n	3166 <nwkRoutePrepareTx+0x3a>
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
				header->nwkFcf.multicast);
    3156:	7ae1      	ldrb	r1, [r4, #11]
    3158:	0709      	lsls	r1, r1, #28
		header->nwkFcf.linkLocal = 1;
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    315a:	0fc9      	lsrs	r1, r1, #31
    315c:	4b03      	ldr	r3, [pc, #12]	; (316c <nwkRoutePrepareTx+0x40>)
    315e:	4798      	blx	r3
    3160:	71e0      	strb	r0, [r4, #7]
    3162:	0a00      	lsrs	r0, r0, #8
    3164:	7220      	strb	r0, [r4, #8]
		if (NWK_ROUTE_UNKNOWN == header->macDstAddr) {
			nwkRouteDiscoveryRequest(frame);
		}
  #endif
	}
}
    3166:	bd10      	pop	{r4, pc}
    3168:	0000ffff 	.word	0x0000ffff
    316c:	00002fb9 	.word	0x00002fb9

00003170 <nwkRouteFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
    3170:	b5f0      	push	{r4, r5, r6, r7, lr}
    3172:	4647      	mov	r7, r8
    3174:	b480      	push	{r7}
    3176:	0006      	movs	r6, r0
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    3178:	7bc2      	ldrb	r2, [r0, #15]
    317a:	7c07      	ldrb	r7, [r0, #16]
    317c:	023f      	lsls	r7, r7, #8
    317e:	4317      	orrs	r7, r2
			header->nwkFcf.multicast)) {
    3180:	7ac4      	ldrb	r4, [r0, #11]
    3182:	0724      	lsls	r4, r4, #28
    3184:	0fe4      	lsrs	r4, r4, #31
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    3186:	b2e1      	uxtb	r1, r4
    3188:	0038      	movs	r0, r7
    318a:	4b2a      	ldr	r3, [pc, #168]	; (3234 <nwkRouteFrame+0xc4>)
    318c:	4798      	blx	r3
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
    318e:	4b2a      	ldr	r3, [pc, #168]	; (3238 <nwkRouteFrame+0xc8>)
    3190:	4298      	cmp	r0, r3
    3192:	d00e      	beq.n	31b2 <nwkRouteFrame+0x42>
			NWK_RouteNextHop(header->nwkDstAddr,
			header->nwkFcf.multicast)) {
		frame->tx.confirm = NULL;
    3194:	2200      	movs	r2, #0
    3196:	2389      	movs	r3, #137	; 0x89
    3198:	54f2      	strb	r2, [r6, r3]
    319a:	0033      	movs	r3, r6
    319c:	3389      	adds	r3, #137	; 0x89
    319e:	705a      	strb	r2, [r3, #1]
    31a0:	709a      	strb	r2, [r3, #2]
    31a2:	70da      	strb	r2, [r3, #3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    31a4:	3202      	adds	r2, #2
    31a6:	2388      	movs	r3, #136	; 0x88
    31a8:	54f2      	strb	r2, [r6, r3]
		nwkTxFrame(frame);
    31aa:	0030      	movs	r0, r6
    31ac:	4b23      	ldr	r3, [pc, #140]	; (323c <nwkRouteFrame+0xcc>)
    31ae:	4798      	blx	r3
    31b0:	e03d      	b.n	322e <nwkRouteFrame+0xbe>
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    31b2:	7b72      	ldrb	r2, [r6, #13]
    31b4:	7bb3      	ldrb	r3, [r6, #14]
    31b6:	021b      	lsls	r3, r3, #8
    31b8:	4313      	orrs	r3, r2
    31ba:	4698      	mov	r8, r3
		uint8_t multicast)
{
	NwkFrame_t *frame;
	NwkCommandRouteError_t *command;

	if (NULL == (frame = nwkFrameAlloc())) {
    31bc:	4b20      	ldr	r3, [pc, #128]	; (3240 <nwkRouteFrame+0xd0>)
    31be:	4798      	blx	r3
    31c0:	1e05      	subs	r5, r0, #0
    31c2:	d031      	beq.n	3228 <nwkRouteFrame+0xb8>
		return;
	}

	nwkFrameCommandInit(frame);
    31c4:	4b1f      	ldr	r3, [pc, #124]	; (3244 <nwkRouteFrame+0xd4>)
    31c6:	4798      	blx	r3

	frame->size += sizeof(NwkCommandRouteError_t);
    31c8:	786b      	ldrb	r3, [r5, #1]
    31ca:	3306      	adds	r3, #6
    31cc:	706b      	strb	r3, [r5, #1]
	frame->tx.confirm = NULL;
    31ce:	2200      	movs	r2, #0
    31d0:	2389      	movs	r3, #137	; 0x89
    31d2:	54ea      	strb	r2, [r5, r3]
    31d4:	002b      	movs	r3, r5
    31d6:	3389      	adds	r3, #137	; 0x89
    31d8:	705a      	strb	r2, [r3, #1]
    31da:	709a      	strb	r2, [r3, #2]
    31dc:	70da      	strb	r2, [r3, #3]

	frame->header.nwkDstAddr = src;
    31de:	23ff      	movs	r3, #255	; 0xff
    31e0:	4642      	mov	r2, r8
    31e2:	401a      	ands	r2, r3
    31e4:	4694      	mov	ip, r2
    31e6:	73ea      	strb	r2, [r5, #15]
    31e8:	4643      	mov	r3, r8
    31ea:	0a1b      	lsrs	r3, r3, #8
    31ec:	4698      	mov	r8, r3
    31ee:	742b      	strb	r3, [r5, #16]

	command = (NwkCommandRouteError_t *)frame->payload;
    31f0:	2381      	movs	r3, #129	; 0x81
    31f2:	5ce8      	ldrb	r0, [r5, r3]
    31f4:	3301      	adds	r3, #1
    31f6:	5cea      	ldrb	r2, [r5, r3]
    31f8:	0212      	lsls	r2, r2, #8
    31fa:	4302      	orrs	r2, r0
    31fc:	3301      	adds	r3, #1
    31fe:	5ceb      	ldrb	r3, [r5, r3]
    3200:	041b      	lsls	r3, r3, #16
    3202:	4313      	orrs	r3, r2
    3204:	001a      	movs	r2, r3
    3206:	2384      	movs	r3, #132	; 0x84
    3208:	5ceb      	ldrb	r3, [r5, r3]
    320a:	061b      	lsls	r3, r3, #24
    320c:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ROUTE_ERROR;
    320e:	2201      	movs	r2, #1
    3210:	701a      	strb	r2, [r3, #0]
	command->srcAddr = src;
    3212:	4662      	mov	r2, ip
    3214:	705a      	strb	r2, [r3, #1]
    3216:	4642      	mov	r2, r8
    3218:	709a      	strb	r2, [r3, #2]
	command->dstAddr = dst;
    321a:	70df      	strb	r7, [r3, #3]
    321c:	0a3f      	lsrs	r7, r7, #8
    321e:	711f      	strb	r7, [r3, #4]
	command->multicast = multicast;
    3220:	715c      	strb	r4, [r3, #5]

	nwkTxFrame(frame);
    3222:	0028      	movs	r0, r5
    3224:	4b05      	ldr	r3, [pc, #20]	; (323c <nwkRouteFrame+0xcc>)
    3226:	4798      	blx	r3
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
		nwkTxFrame(frame);
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
				header->nwkFcf.multicast);
		nwkFrameFree(frame);
    3228:	0030      	movs	r0, r6
    322a:	4b07      	ldr	r3, [pc, #28]	; (3248 <nwkRouteFrame+0xd8>)
    322c:	4798      	blx	r3
	}
}
    322e:	bc04      	pop	{r2}
    3230:	4690      	mov	r8, r2
    3232:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3234:	00002fb9 	.word	0x00002fb9
    3238:	0000ffff 	.word	0x0000ffff
    323c:	00003ac5 	.word	0x00003ac5
    3240:	00002e11 	.word	0x00002e11
    3244:	00002ed1 	.word	0x00002ed1
    3248:	00002e81 	.word	0x00002e81

0000324c <nwkRouteErrorReceived>:
}

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
    324c:	b510      	push	{r4, lr}
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    324e:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3250:	2300      	movs	r3, #0
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    3252:	2a06      	cmp	r2, #6
    3254:	d108      	bne.n	3268 <nwkRouteErrorReceived+0x1c>

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    3256:	6882      	ldr	r2, [r0, #8]

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
		return false;
	}

	nwkRouteRemove(command->dstAddr, command->multicast);
    3258:	7951      	ldrb	r1, [r2, #5]
    325a:	78d3      	ldrb	r3, [r2, #3]
    325c:	7910      	ldrb	r0, [r2, #4]
    325e:	0200      	lsls	r0, r0, #8
    3260:	4318      	orrs	r0, r3
    3262:	4b02      	ldr	r3, [pc, #8]	; (326c <nwkRouteErrorReceived+0x20>)
    3264:	4798      	blx	r3

	return true;
    3266:	2301      	movs	r3, #1
}
    3268:	0018      	movs	r0, r3
    326a:	bd10      	pop	{r4, pc}
    326c:	00002fd5 	.word	0x00002fd5

00003270 <nwkRxSeriveDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    3270:	b510      	push	{r4, lr}
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    3272:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3274:	2300      	movs	r3, #0
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    3276:	2a00      	cmp	r2, #0
    3278:	d00f      	beq.n	329a <nwkRxSeriveDataInd+0x2a>
		return false;
	}

	switch (ind->data[0]) {
    327a:	6883      	ldr	r3, [r0, #8]
    327c:	781b      	ldrb	r3, [r3, #0]
    327e:	2b00      	cmp	r3, #0
    3280:	d002      	beq.n	3288 <nwkRxSeriveDataInd+0x18>
    3282:	2b01      	cmp	r3, #1
    3284:	d004      	beq.n	3290 <nwkRxSeriveDataInd+0x20>
    3286:	e007      	b.n	3298 <nwkRxSeriveDataInd+0x28>
	case NWK_COMMAND_ACK:
		return nwkTxAckReceived(ind);
    3288:	4b05      	ldr	r3, [pc, #20]	; (32a0 <nwkRxSeriveDataInd+0x30>)
    328a:	4798      	blx	r3
    328c:	0003      	movs	r3, r0
    328e:	e004      	b.n	329a <nwkRxSeriveDataInd+0x2a>

#ifdef NWK_ENABLE_ROUTING
	case NWK_COMMAND_ROUTE_ERROR:
		return nwkRouteErrorReceived(ind);
    3290:	4b04      	ldr	r3, [pc, #16]	; (32a4 <nwkRxSeriveDataInd+0x34>)
    3292:	4798      	blx	r3
    3294:	0003      	movs	r3, r0
    3296:	e000      	b.n	329a <nwkRxSeriveDataInd+0x2a>
	case NWK_COMMAND_ROUTE_REPLY:
		return nwkRouteDiscoveryReplyReceived(ind);
#endif

	default:
		return false;
    3298:	2300      	movs	r3, #0
	}
}
    329a:	0018      	movs	r0, r3
    329c:	bd10      	pop	{r4, pc}
    329e:	46c0      	nop			; (mov r8, r8)
    32a0:	00003c09 	.word	0x00003c09
    32a4:	0000324d 	.word	0x0000324d

000032a8 <nwkRxDuplicateRejectionTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    32a8:	b570      	push	{r4, r5, r6, lr}
    32aa:	4909      	ldr	r1, [pc, #36]	; (32d0 <nwkRxDuplicateRejectionTimerHandler+0x28>)
    32ac:	1d0b      	adds	r3, r1, #4
    32ae:	3140      	adds	r1, #64	; 0x40
	bool restart = false;
    32b0:	2400      	movs	r4, #0

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		if (nwkRxDuplicateRejectionTable[i].ttl) {
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
    32b2:	2501      	movs	r5, #1
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    32b4:	781a      	ldrb	r2, [r3, #0]
    32b6:	2a00      	cmp	r2, #0
    32b8:	d002      	beq.n	32c0 <nwkRxDuplicateRejectionTimerHandler+0x18>
			nwkRxDuplicateRejectionTable[i].ttl--;
    32ba:	3a01      	subs	r2, #1
    32bc:	701a      	strb	r2, [r3, #0]
			restart = true;
    32be:	002c      	movs	r4, r5
    32c0:	3306      	adds	r3, #6
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    32c2:	428b      	cmp	r3, r1
    32c4:	d1f6      	bne.n	32b4 <nwkRxDuplicateRejectionTimerHandler+0xc>
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
		}
	}

	if (restart) {
    32c6:	2c00      	cmp	r4, #0
    32c8:	d001      	beq.n	32ce <nwkRxDuplicateRejectionTimerHandler+0x26>
		SYS_TimerStart(timer);
    32ca:	4b02      	ldr	r3, [pc, #8]	; (32d4 <nwkRxDuplicateRejectionTimerHandler+0x2c>)
    32cc:	4798      	blx	r3
	}
}
    32ce:	bd70      	pop	{r4, r5, r6, pc}
    32d0:	20000614 	.word	0x20000614
    32d4:	00004155 	.word	0x00004155

000032d8 <nwkRxInit>:

/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
    32d8:	b510      	push	{r4, lr}
    32da:	4a0a      	ldr	r2, [pc, #40]	; (3304 <nwkRxInit+0x2c>)
    32dc:	1d13      	adds	r3, r2, #4
    32de:	3240      	adds	r2, #64	; 0x40
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    32e0:	2100      	movs	r1, #0
    32e2:	7019      	strb	r1, [r3, #0]
    32e4:	3306      	adds	r3, #6
/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    32e6:	4293      	cmp	r3, r2
    32e8:	d1fb      	bne.n	32e2 <nwkRxInit+0xa>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
	}

	nwkRxDuplicateRejectionTimer.interval
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    32ea:	4b07      	ldr	r3, [pc, #28]	; (3308 <nwkRxInit+0x30>)
    32ec:	2264      	movs	r2, #100	; 0x64
    32ee:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    32f0:	2200      	movs	r2, #0
    32f2:	731a      	strb	r2, [r3, #12]
	nwkRxDuplicateRejectionTimer.handler
		= nwkRxDuplicateRejectionTimerHandler;
    32f4:	4a05      	ldr	r2, [pc, #20]	; (330c <nwkRxInit+0x34>)
    32f6:	611a      	str	r2, [r3, #16]

	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    32f8:	4905      	ldr	r1, [pc, #20]	; (3310 <nwkRxInit+0x38>)
    32fa:	2000      	movs	r0, #0
    32fc:	4b05      	ldr	r3, [pc, #20]	; (3314 <nwkRxInit+0x3c>)
    32fe:	4798      	blx	r3
}
    3300:	bd10      	pop	{r4, pc}
    3302:	46c0      	nop			; (mov r8, r8)
    3304:	20000614 	.word	0x20000614
    3308:	20000654 	.word	0x20000654
    330c:	000032a9 	.word	0x000032a9
    3310:	00003271 	.word	0x00003271
    3314:	00002c05 	.word	0x00002c05

00003318 <PHY_DataInd>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
    3318:	b510      	push	{r4, lr}
    331a:	0004      	movs	r4, r0
	NwkFrame_t *frame;

	if (0x88 != ind->data[1] ||
    331c:	6803      	ldr	r3, [r0, #0]
    331e:	785a      	ldrb	r2, [r3, #1]
    3320:	2a88      	cmp	r2, #136	; 0x88
    3322:	d11b      	bne.n	335c <PHY_DataInd+0x44>
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    3324:	781b      	ldrb	r3, [r3, #0]
    3326:	3a68      	subs	r2, #104	; 0x68
    3328:	4393      	bics	r3, r2
    332a:	2b41      	cmp	r3, #65	; 0x41
    332c:	d116      	bne.n	335c <PHY_DataInd+0x44>
    332e:	7903      	ldrb	r3, [r0, #4]
    3330:	2b0f      	cmp	r3, #15
    3332:	d913      	bls.n	335c <PHY_DataInd+0x44>
			ind->size < sizeof(NwkFrameHeader_t)) {
		return;
	}

	if (NULL == (frame = nwkFrameAlloc())) {
    3334:	4b0a      	ldr	r3, [pc, #40]	; (3360 <PHY_DataInd+0x48>)
    3336:	4798      	blx	r3
    3338:	2800      	cmp	r0, #0
    333a:	d00f      	beq.n	335c <PHY_DataInd+0x44>
		return;
	}

	frame->state = NWK_RX_STATE_RECEIVED;
    333c:	2320      	movs	r3, #32
    333e:	7003      	strb	r3, [r0, #0]
	frame->size = ind->size;
    3340:	7923      	ldrb	r3, [r4, #4]
    3342:	7043      	strb	r3, [r0, #1]
	frame->rx.lqi = ind->lqi;
    3344:	7962      	ldrb	r2, [r4, #5]
    3346:	2385      	movs	r3, #133	; 0x85
    3348:	54c2      	strb	r2, [r0, r3]
	frame->rx.rssi = ind->rssi;
    334a:	2206      	movs	r2, #6
    334c:	56a2      	ldrsb	r2, [r4, r2]
    334e:	3301      	adds	r3, #1
    3350:	54c2      	strb	r2, [r0, r3]
	memcpy(frame->data, ind->data, ind->size);
    3352:	3002      	adds	r0, #2
    3354:	7922      	ldrb	r2, [r4, #4]
    3356:	6821      	ldr	r1, [r4, #0]
    3358:	4b02      	ldr	r3, [pc, #8]	; (3364 <PHY_DataInd+0x4c>)
    335a:	4798      	blx	r3
}
    335c:	bd10      	pop	{r4, pc}
    335e:	46c0      	nop			; (mov r8, r8)
    3360:	00002e11 	.word	0x00002e11
    3364:	000051ed 	.word	0x000051ed

00003368 <nwkRxDecryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkRxDecryptConf(NwkFrame_t *frame, bool status)
{
	if (status) {
    3368:	2900      	cmp	r1, #0
    336a:	d002      	beq.n	3372 <nwkRxDecryptConf+0xa>
		frame->state = NWK_RX_STATE_INDICATE;
    336c:	2322      	movs	r3, #34	; 0x22
    336e:	7003      	strb	r3, [r0, #0]
    3370:	e001      	b.n	3376 <nwkRxDecryptConf+0xe>
	} else {
		frame->state = NWK_RX_STATE_FINISH;
    3372:	2324      	movs	r3, #36	; 0x24
    3374:	7003      	strb	r3, [r0, #0]
	}
}
    3376:	4770      	bx	lr

00003378 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    3378:	b5f0      	push	{r4, r5, r6, r7, lr}
    337a:	464f      	mov	r7, r9
    337c:	4646      	mov	r6, r8
    337e:	b4c0      	push	{r6, r7}
    3380:	b087      	sub	sp, #28
	NwkFrame_t *frame = NULL;
    3382:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3384:	4dd8      	ldr	r5, [pc, #864]	; (36e8 <nwkRxTaskHandler+0x370>)
		switch (frame->state) {
    3386:	4ed9      	ldr	r6, [pc, #868]	; (36ec <nwkRxTaskHandler+0x374>)
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3388:	e1d5      	b.n	3736 <nwkRxTaskHandler+0x3be>
		switch (frame->state) {
    338a:	7823      	ldrb	r3, [r4, #0]
    338c:	3b20      	subs	r3, #32
    338e:	b2da      	uxtb	r2, r3
    3390:	2a04      	cmp	r2, #4
    3392:	d900      	bls.n	3396 <nwkRxTaskHandler+0x1e>
    3394:	e1cf      	b.n	3736 <nwkRxTaskHandler+0x3be>
    3396:	0093      	lsls	r3, r2, #2
    3398:	58f3      	ldr	r3, [r6, r3]
    339a:	469f      	mov	pc, r3
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	frame->state = NWK_RX_STATE_FINISH;
    339c:	2324      	movs	r3, #36	; 0x24
    339e:	7023      	strb	r3, [r4, #0]
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
	}

#else
	if (header->nwkFcf.multicast) {
    33a0:	7ae1      	ldrb	r1, [r4, #11]
    33a2:	070b      	lsls	r3, r1, #28
    33a4:	d500      	bpl.n	33a8 <nwkRxTaskHandler+0x30>
    33a6:	e1c6      	b.n	3736 <nwkRxTaskHandler+0x3be>
		return;
	}
#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    33a8:	7962      	ldrb	r2, [r4, #5]
    33aa:	79a3      	ldrb	r3, [r4, #6]
    33ac:	021b      	lsls	r3, r3, #8
    33ae:	4313      	orrs	r3, r2
    33b0:	4acf      	ldr	r2, [pc, #828]	; (36f0 <nwkRxTaskHandler+0x378>)
    33b2:	4293      	cmp	r3, r2
    33b4:	d113      	bne.n	33de <nwkRxTaskHandler+0x66>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    33b6:	7be2      	ldrb	r2, [r4, #15]
    33b8:	7c23      	ldrb	r3, [r4, #16]
    33ba:	021b      	lsls	r3, r3, #8
    33bc:	4313      	orrs	r3, r2
    33be:	4acd      	ldr	r2, [pc, #820]	; (36f4 <nwkRxTaskHandler+0x37c>)
    33c0:	8812      	ldrh	r2, [r2, #0]
    33c2:	429a      	cmp	r2, r3
    33c4:	d003      	beq.n	33ce <nwkRxTaskHandler+0x56>
    33c6:	4aca      	ldr	r2, [pc, #808]	; (36f0 <nwkRxTaskHandler+0x378>)
    33c8:	4293      	cmp	r3, r2
    33ca:	d000      	beq.n	33ce <nwkRxTaskHandler+0x56>
    33cc:	e1b3      	b.n	3736 <nwkRxTaskHandler+0x3be>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    33ce:	078b      	lsls	r3, r1, #30
    33d0:	d502      	bpl.n	33d8 <nwkRxTaskHandler+0x60>
				frame->state = NWK_RX_STATE_DECRYPT;
    33d2:	2321      	movs	r3, #33	; 0x21
    33d4:	7023      	strb	r3, [r4, #0]
    33d6:	e1ae      	b.n	3736 <nwkRxTaskHandler+0x3be>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    33d8:	2322      	movs	r3, #34	; 0x22
    33da:	7023      	strb	r3, [r4, #0]
    33dc:	e1ab      	b.n	3736 <nwkRxTaskHandler+0x3be>
	if (!NWK_FilterAddress(header->macSrcAddr, &frame->rx.lqi)) {
		return;
	}
#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    33de:	7be2      	ldrb	r2, [r4, #15]
    33e0:	7c23      	ldrb	r3, [r4, #16]
    33e2:	021b      	lsls	r3, r3, #8
    33e4:	4313      	orrs	r3, r2
    33e6:	4ac2      	ldr	r2, [pc, #776]	; (36f0 <nwkRxTaskHandler+0x378>)
    33e8:	4293      	cmp	r3, r2
    33ea:	d102      	bne.n	33f2 <nwkRxTaskHandler+0x7a>
    33ec:	07cb      	lsls	r3, r1, #31
    33ee:	d500      	bpl.n	33f2 <nwkRxTaskHandler+0x7a>
    33f0:	e1a1      	b.n	3736 <nwkRxTaskHandler+0x3be>
			header->nwkFcf.ackRequest) {
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr) {
    33f2:	7b62      	ldrb	r2, [r4, #13]
    33f4:	7ba3      	ldrb	r3, [r4, #14]
    33f6:	021b      	lsls	r3, r3, #8
    33f8:	49be      	ldr	r1, [pc, #760]	; (36f4 <nwkRxTaskHandler+0x37c>)
    33fa:	8809      	ldrh	r1, [r1, #0]
    33fc:	4313      	orrs	r3, r2
    33fe:	4299      	cmp	r1, r3
    3400:	d100      	bne.n	3404 <nwkRxTaskHandler+0x8c>
    3402:	e198      	b.n	3736 <nwkRxTaskHandler+0x3be>
		return;
	}

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
    3404:	0020      	movs	r0, r4
    3406:	4bbc      	ldr	r3, [pc, #752]	; (36f8 <nwkRxTaskHandler+0x380>)
    3408:	4798      	blx	r3
    340a:	4bbc      	ldr	r3, [pc, #752]	; (36fc <nwkRxTaskHandler+0x384>)
    340c:	2200      	movs	r2, #0
/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    340e:	2100      	movs	r1, #0
    3410:	468c      	mov	ip, r1

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    3412:	1ca0      	adds	r0, r4, #2
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];
    3414:	9201      	str	r2, [sp, #4]

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    3416:	7919      	ldrb	r1, [r3, #4]
    3418:	2900      	cmp	r1, #0
    341a:	d054      	beq.n	34c6 <nwkRxTaskHandler+0x14e>
    341c:	7ac7      	ldrb	r7, [r0, #11]
    341e:	7b01      	ldrb	r1, [r0, #12]
    3420:	0209      	lsls	r1, r1, #8
    3422:	4688      	mov	r8, r1
    3424:	8819      	ldrh	r1, [r3, #0]
    3426:	4689      	mov	r9, r1
    3428:	4641      	mov	r1, r8
    342a:	4339      	orrs	r1, r7
    342c:	4589      	cmp	r9, r1
    342e:	d14b      	bne.n	34c8 <nwkRxTaskHandler+0x150>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    3430:	7b27      	ldrb	r7, [r4, #12]
    3432:	0011      	movs	r1, r2
    3434:	0053      	lsls	r3, r2, #1
    3436:	4694      	mov	ip, r2
    3438:	4463      	add	r3, ip
    343a:	005b      	lsls	r3, r3, #1
    343c:	4aaf      	ldr	r2, [pc, #700]	; (36fc <nwkRxTaskHandler+0x384>)
    343e:	18d3      	adds	r3, r2, r3
    3440:	789a      	ldrb	r2, [r3, #2]
    3442:	1bd2      	subs	r2, r2, r7
    3444:	b2d2      	uxtb	r2, r2

			if (diff < 8) {
    3446:	2a07      	cmp	r2, #7
    3448:	d827      	bhi.n	349a <nwkRxTaskHandler+0x122>
				if (entry->mask & (1 << diff)) {
    344a:	004b      	lsls	r3, r1, #1
    344c:	4463      	add	r3, ip
    344e:	005b      	lsls	r3, r3, #1
    3450:	49aa      	ldr	r1, [pc, #680]	; (36fc <nwkRxTaskHandler+0x384>)
    3452:	18cb      	adds	r3, r1, r3
    3454:	78db      	ldrb	r3, [r3, #3]
    3456:	0019      	movs	r1, r3
    3458:	4111      	asrs	r1, r2
    345a:	07c9      	lsls	r1, r1, #31
    345c:	d512      	bpl.n	3484 <nwkRxTaskHandler+0x10c>
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
    345e:	79e2      	ldrb	r2, [r4, #7]
    3460:	7a23      	ldrb	r3, [r4, #8]
    3462:	021b      	lsls	r3, r3, #8
    3464:	49a3      	ldr	r1, [pc, #652]	; (36f4 <nwkRxTaskHandler+0x37c>)
    3466:	8809      	ldrh	r1, [r1, #0]
    3468:	4313      	orrs	r3, r2
    346a:	4299      	cmp	r1, r3
    346c:	d000      	beq.n	3470 <nwkRxTaskHandler+0xf8>
    346e:	e162      	b.n	3736 <nwkRxTaskHandler+0x3be>
						nwkRouteRemove(
								header->nwkDstAddr,
								header->nwkFcf.multicast);
    3470:	7ae1      	ldrb	r1, [r4, #11]
    3472:	0709      	lsls	r1, r1, #28

			if (diff < 8) {
				if (entry->mask & (1 << diff)) {
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
						nwkRouteRemove(
    3474:	0fc9      	lsrs	r1, r1, #31
    3476:	7be3      	ldrb	r3, [r4, #15]
    3478:	7c20      	ldrb	r0, [r4, #16]
    347a:	0200      	lsls	r0, r0, #8
    347c:	4318      	orrs	r0, r3
    347e:	4ba0      	ldr	r3, [pc, #640]	; (3700 <nwkRxTaskHandler+0x388>)
    3480:	4798      	blx	r3
    3482:	e158      	b.n	3736 <nwkRxTaskHandler+0x3be>
					}
	#endif
					return true;
				}

				entry->mask |= (1 << diff);
    3484:	9801      	ldr	r0, [sp, #4]
    3486:	0041      	lsls	r1, r0, #1
    3488:	1808      	adds	r0, r1, r0
    348a:	0040      	lsls	r0, r0, #1
    348c:	499b      	ldr	r1, [pc, #620]	; (36fc <nwkRxTaskHandler+0x384>)
    348e:	1809      	adds	r1, r1, r0
    3490:	2001      	movs	r0, #1
    3492:	4090      	lsls	r0, r2
    3494:	4303      	orrs	r3, r0
    3496:	70cb      	strb	r3, [r1, #3]
    3498:	e153      	b.n	3742 <nwkRxTaskHandler+0x3ca>
				return false;
			} else {
				uint8_t shift = -(int8_t)diff;

				entry->seq = header->nwkSeq;
    349a:	4b98      	ldr	r3, [pc, #608]	; (36fc <nwkRxTaskHandler+0x384>)
    349c:	9901      	ldr	r1, [sp, #4]
    349e:	0048      	lsls	r0, r1, #1
    34a0:	1841      	adds	r1, r0, r1
    34a2:	0049      	lsls	r1, r1, #1
    34a4:	1859      	adds	r1, r3, r1
    34a6:	708f      	strb	r7, [r1, #2]
				entry->mask = (entry->mask << shift) | 1;
    34a8:	78cf      	ldrb	r7, [r1, #3]
    34aa:	4252      	negs	r2, r2
    34ac:	b2d2      	uxtb	r2, r2
    34ae:	4097      	lsls	r7, r2
    34b0:	2201      	movs	r2, #1
    34b2:	433a      	orrs	r2, r7
    34b4:	70ca      	strb	r2, [r1, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    34b6:	9901      	ldr	r1, [sp, #4]
    34b8:	468c      	mov	ip, r1
    34ba:	4460      	add	r0, ip
    34bc:	0040      	lsls	r0, r0, #1
    34be:	181b      	adds	r3, r3, r0
    34c0:	221f      	movs	r2, #31
    34c2:	711a      	strb	r2, [r3, #4]
    34c4:	e13d      	b.n	3742 <nwkRxTaskHandler+0x3ca>
				return false;
			}
		}

		if (0 == entry->ttl) {
			freeEntry = entry;
    34c6:	469c      	mov	ip, r3
    34c8:	3201      	adds	r2, #1
    34ca:	3306      	adds	r3, #6
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    34cc:	2a0a      	cmp	r2, #10
    34ce:	d1a1      	bne.n	3414 <nwkRxTaskHandler+0x9c>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    34d0:	4663      	mov	r3, ip
    34d2:	2b00      	cmp	r3, #0
    34d4:	d100      	bne.n	34d8 <nwkRxTaskHandler+0x160>
    34d6:	e12e      	b.n	3736 <nwkRxTaskHandler+0x3be>
		return true;
	}

	freeEntry->src = header->nwkSrcAddr;
    34d8:	7b61      	ldrb	r1, [r4, #13]
    34da:	7ba2      	ldrb	r2, [r4, #14]
    34dc:	0212      	lsls	r2, r2, #8
    34de:	430a      	orrs	r2, r1
    34e0:	4661      	mov	r1, ip
    34e2:	800a      	strh	r2, [r1, #0]
	freeEntry->seq = header->nwkSeq;
    34e4:	7b23      	ldrb	r3, [r4, #12]
    34e6:	708b      	strb	r3, [r1, #2]
	freeEntry->mask = 1;
    34e8:	2301      	movs	r3, #1
    34ea:	70cb      	strb	r3, [r1, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    34ec:	331e      	adds	r3, #30
    34ee:	710b      	strb	r3, [r1, #4]

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    34f0:	4884      	ldr	r0, [pc, #528]	; (3704 <nwkRxTaskHandler+0x38c>)
    34f2:	4b85      	ldr	r3, [pc, #532]	; (3708 <nwkRxTaskHandler+0x390>)
    34f4:	4798      	blx	r3
    34f6:	e124      	b.n	3742 <nwkRxTaskHandler+0x3ca>
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    34f8:	4b7e      	ldr	r3, [pc, #504]	; (36f4 <nwkRxTaskHandler+0x37c>)
    34fa:	8819      	ldrh	r1, [r3, #0]
				header->nwkDstAddr &&
    34fc:	7be2      	ldrb	r2, [r4, #15]
    34fe:	7c23      	ldrb	r3, [r4, #16]
    3500:	021b      	lsls	r3, r3, #8
    3502:	4313      	orrs	r3, r2
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    3504:	4299      	cmp	r1, r3
    3506:	d010      	beq.n	352a <nwkRxTaskHandler+0x1b2>
				header->nwkDstAddr &&
    3508:	7ae2      	ldrb	r2, [r4, #11]
    350a:	0752      	lsls	r2, r2, #29
    350c:	d40a      	bmi.n	3524 <nwkRxTaskHandler+0x1ac>
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    350e:	0020      	movs	r0, r4
    3510:	4b7e      	ldr	r3, [pc, #504]	; (370c <nwkRxTaskHandler+0x394>)
    3512:	4798      	blx	r3
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    3514:	4b77      	ldr	r3, [pc, #476]	; (36f4 <nwkRxTaskHandler+0x37c>)
    3516:	8819      	ldrh	r1, [r3, #0]
    3518:	7be2      	ldrb	r2, [r4, #15]
    351a:	7c23      	ldrb	r3, [r4, #16]
    351c:	021b      	lsls	r3, r3, #8
    351e:	4313      	orrs	r3, r2
    3520:	4299      	cmp	r1, r3
    3522:	d002      	beq.n	352a <nwkRxTaskHandler+0x1b2>
    3524:	4a72      	ldr	r2, [pc, #456]	; (36f0 <nwkRxTaskHandler+0x378>)
    3526:	4293      	cmp	r3, r2
    3528:	d108      	bne.n	353c <nwkRxTaskHandler+0x1c4>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    352a:	7ae3      	ldrb	r3, [r4, #11]
    352c:	079b      	lsls	r3, r3, #30
    352e:	d502      	bpl.n	3536 <nwkRxTaskHandler+0x1be>
				frame->state = NWK_RX_STATE_DECRYPT;
    3530:	2321      	movs	r3, #33	; 0x21
    3532:	7023      	strb	r3, [r4, #0]
    3534:	e0ff      	b.n	3736 <nwkRxTaskHandler+0x3be>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    3536:	2322      	movs	r3, #34	; 0x22
    3538:	7023      	strb	r3, [r4, #0]
    353a:	e0fc      	b.n	3736 <nwkRxTaskHandler+0x3be>
		}

  #ifdef NWK_ENABLE_ROUTING
		else if (nwkIb.addr == header->macDstAddr) {
    353c:	79e2      	ldrb	r2, [r4, #7]
    353e:	7a23      	ldrb	r3, [r4, #8]
    3540:	021b      	lsls	r3, r3, #8
    3542:	4313      	orrs	r3, r2
    3544:	428b      	cmp	r3, r1
    3546:	d000      	beq.n	354a <nwkRxTaskHandler+0x1d2>
    3548:	e0f5      	b.n	3736 <nwkRxTaskHandler+0x3be>
			frame->state = NWK_RX_STATE_ROUTE;
    354a:	2323      	movs	r3, #35	; 0x23
    354c:	7023      	strb	r3, [r4, #0]
    354e:	e0f2      	b.n	3736 <nwkRxTaskHandler+0x3be>
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    3550:	2100      	movs	r1, #0
    3552:	0020      	movs	r0, r4
    3554:	4b6e      	ldr	r3, [pc, #440]	; (3710 <nwkRxTaskHandler+0x398>)
    3556:	4798      	blx	r3
		}
		break;
    3558:	e0ed      	b.n	3736 <nwkRxTaskHandler+0x3be>
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
	bool ack;

	nwkRxAckControl = 0;
    355a:	2200      	movs	r2, #0
    355c:	4b6d      	ldr	r3, [pc, #436]	; (3714 <nwkRxTaskHandler+0x39c>)
    355e:	701a      	strb	r2, [r3, #0]
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    3560:	7c60      	ldrb	r0, [r4, #17]
    3562:	0900      	lsrs	r0, r0, #4
    3564:	b2c3      	uxtb	r3, r0
    3566:	3302      	adds	r3, #2
    3568:	009b      	lsls	r3, r3, #2
    356a:	4a62      	ldr	r2, [pc, #392]	; (36f4 <nwkRxTaskHandler+0x37c>)
    356c:	589b      	ldr	r3, [r3, r2]
    356e:	4698      	mov	r8, r3
    3570:	2b00      	cmp	r3, #0
    3572:	d05a      	beq.n	362a <nwkRxTaskHandler+0x2b2>
		return false;
	}

	ind.srcAddr = header->nwkSrcAddr;
    3574:	1ca7      	adds	r7, r4, #2
    3576:	7b63      	ldrb	r3, [r4, #13]
    3578:	7ba2      	ldrb	r2, [r4, #14]
    357a:	0212      	lsls	r2, r2, #8
    357c:	431a      	orrs	r2, r3
    357e:	4691      	mov	r9, r2
    3580:	ab02      	add	r3, sp, #8
    3582:	801a      	strh	r2, [r3, #0]
	ind.dstAddr = header->nwkDstAddr;
    3584:	7be3      	ldrb	r3, [r4, #15]
    3586:	7c21      	ldrb	r1, [r4, #16]
    3588:	0209      	lsls	r1, r1, #8
    358a:	4319      	orrs	r1, r3
    358c:	ab02      	add	r3, sp, #8
    358e:	8059      	strh	r1, [r3, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    3590:	7c63      	ldrb	r3, [r4, #17]
    3592:	071b      	lsls	r3, r3, #28
    3594:	0f1b      	lsrs	r3, r3, #28
    3596:	aa02      	add	r2, sp, #8
    3598:	7113      	strb	r3, [r2, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    359a:	7150      	strb	r0, [r2, #5]
	ind.data = frame->payload;
    359c:	2381      	movs	r3, #129	; 0x81
    359e:	5ce3      	ldrb	r3, [r4, r3]
    35a0:	2082      	movs	r0, #130	; 0x82
    35a2:	5c20      	ldrb	r0, [r4, r0]
    35a4:	0200      	lsls	r0, r0, #8
    35a6:	4318      	orrs	r0, r3
    35a8:	2383      	movs	r3, #131	; 0x83
    35aa:	5ce3      	ldrb	r3, [r4, r3]
    35ac:	041b      	lsls	r3, r3, #16
    35ae:	4318      	orrs	r0, r3
    35b0:	2384      	movs	r3, #132	; 0x84
    35b2:	5ce3      	ldrb	r3, [r4, r3]
    35b4:	061b      	lsls	r3, r3, #24
    35b6:	4303      	orrs	r3, r0
    35b8:	9304      	str	r3, [sp, #16]
	ind.size = nwkFramePayloadSize(frame);
    35ba:	1bdb      	subs	r3, r3, r7
    35bc:	7860      	ldrb	r0, [r4, #1]
    35be:	1ac3      	subs	r3, r0, r3
    35c0:	7313      	strb	r3, [r2, #12]
	ind.lqi = frame->rx.lqi;
    35c2:	2385      	movs	r3, #133	; 0x85
    35c4:	5ce3      	ldrb	r3, [r4, r3]
    35c6:	7353      	strb	r3, [r2, #13]
	ind.rssi = frame->rx.rssi;
    35c8:	2386      	movs	r3, #134	; 0x86
    35ca:	5ce3      	ldrb	r3, [r4, r3]
    35cc:	7393      	strb	r3, [r2, #14]

	ind.options
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    35ce:	7ae0      	ldrb	r0, [r4, #11]
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    35d0:	2303      	movs	r3, #3
    35d2:	4003      	ands	r3, r0
    35d4:	469c      	mov	ip, r3
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    35d6:	0743      	lsls	r3, r0, #29
    35d8:	0fdb      	lsrs	r3, r3, #31
    35da:	015b      	lsls	r3, r3, #5
    35dc:	4662      	mov	r2, ip
    35de:	4313      	orrs	r3, r2
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    35e0:	0700      	lsls	r0, r0, #28
    35e2:	0fc0      	lsrs	r0, r0, #31
    35e4:	0180      	lsls	r0, r0, #6
    35e6:	4318      	orrs	r0, r3
	ind.options
		|= (NWK_BROADCAST_ADDR ==
    35e8:	4b4b      	ldr	r3, [pc, #300]	; (3718 <nwkRxTaskHandler+0x3a0>)
    35ea:	469c      	mov	ip, r3
    35ec:	4461      	add	r1, ip
    35ee:	424b      	negs	r3, r1
    35f0:	414b      	adcs	r3, r1
    35f2:	009b      	lsls	r3, r3, #2
    35f4:	4303      	orrs	r3, r0
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    35f6:	79f8      	ldrb	r0, [r7, #7]
    35f8:	7a39      	ldrb	r1, [r7, #8]
    35fa:	0209      	lsls	r1, r1, #8
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
	ind.options
		|= (NWK_BROADCAST_ADDR ==
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
    35fc:	4301      	orrs	r1, r0
    35fe:	464a      	mov	r2, r9
    3600:	1a52      	subs	r2, r2, r1
    3602:	4251      	negs	r1, r2
    3604:	414a      	adcs	r2, r1
    3606:	00d2      	lsls	r2, r2, #3
    3608:	4313      	orrs	r3, r2
    360a:	aa02      	add	r2, sp, #8
    360c:	7193      	strb	r3, [r2, #6]
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    360e:	78f9      	ldrb	r1, [r7, #3]
    3610:	793a      	ldrb	r2, [r7, #4]
    3612:	0212      	lsls	r2, r2, #8
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
    3614:	430a      	orrs	r2, r1
    3616:	4462      	add	r2, ip
    3618:	4251      	negs	r1, r2
    361a:	414a      	adcs	r2, r1
    361c:	0112      	lsls	r2, r2, #4
    361e:	4313      	orrs	r3, r2
    3620:	aa02      	add	r2, sp, #8
    3622:	7193      	strb	r3, [r2, #6]
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    3624:	0010      	movs	r0, r2
    3626:	47c0      	blx	r8
    3628:	e000      	b.n	362c <nwkRxTaskHandler+0x2b4>
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
		return false;
    362a:	2000      	movs	r0, #0
	bool ack;

	nwkRxAckControl = 0;
	ack = nwkRxIndicateFrame(frame);

	if (0 == frame->header.nwkFcf.ackRequest) {
    362c:	7ae1      	ldrb	r1, [r4, #11]
		ack = false;
    362e:	07cb      	lsls	r3, r1, #31
    3630:	17db      	asrs	r3, r3, #31
    3632:	4018      	ands	r0, r3
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    3634:	79e2      	ldrb	r2, [r4, #7]
    3636:	7a23      	ldrb	r3, [r4, #8]
    3638:	021b      	lsls	r3, r3, #8
    363a:	4313      	orrs	r3, r2
    363c:	4a2c      	ldr	r2, [pc, #176]	; (36f0 <nwkRxTaskHandler+0x378>)
    363e:	4293      	cmp	r3, r2
    3640:	d10a      	bne.n	3658 <nwkRxTaskHandler+0x2e0>
			nwkIb.addr == frame->header.nwkDstAddr &&
    3642:	7be2      	ldrb	r2, [r4, #15]
    3644:	7c23      	ldrb	r3, [r4, #16]
    3646:	021b      	lsls	r3, r3, #8

	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    3648:	4f2a      	ldr	r7, [pc, #168]	; (36f4 <nwkRxTaskHandler+0x37c>)
    364a:	883f      	ldrh	r7, [r7, #0]
    364c:	4313      	orrs	r3, r2
    364e:	429f      	cmp	r7, r3
    3650:	d102      	bne.n	3658 <nwkRxTaskHandler+0x2e0>
			nwkIb.addr == frame->header.nwkDstAddr &&
    3652:	070b      	lsls	r3, r1, #28
    3654:	d400      	bmi.n	3658 <nwkRxTaskHandler+0x2e0>
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    3656:	2001      	movs	r0, #1
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    3658:	7962      	ldrb	r2, [r4, #5]
    365a:	79a3      	ldrb	r3, [r4, #6]
    365c:	021b      	lsls	r3, r3, #8
    365e:	4313      	orrs	r3, r2
    3660:	4a23      	ldr	r2, [pc, #140]	; (36f0 <nwkRxTaskHandler+0x378>)
    3662:	4293      	cmp	r3, r2
    3664:	d03c      	beq.n	36e0 <nwkRxTaskHandler+0x368>
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    3666:	4b23      	ldr	r3, [pc, #140]	; (36f4 <nwkRxTaskHandler+0x37c>)
    3668:	881a      	ldrh	r2, [r3, #0]
    366a:	4b21      	ldr	r3, [pc, #132]	; (36f0 <nwkRxTaskHandler+0x378>)
    366c:	429a      	cmp	r2, r3
    366e:	d037      	beq.n	36e0 <nwkRxTaskHandler+0x368>
		ack = false;
	}

	if (ack) {
    3670:	2800      	cmp	r0, #0
    3672:	d035      	beq.n	36e0 <nwkRxTaskHandler+0x368>
static void nwkRxSendAck(NwkFrame_t *frame)
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    3674:	4b29      	ldr	r3, [pc, #164]	; (371c <nwkRxTaskHandler+0x3a4>)
    3676:	4798      	blx	r3
    3678:	1e07      	subs	r7, r0, #0
    367a:	d031      	beq.n	36e0 <nwkRxTaskHandler+0x368>
		return;
	}

	nwkFrameCommandInit(ack);
    367c:	4b28      	ldr	r3, [pc, #160]	; (3720 <nwkRxTaskHandler+0x3a8>)
    367e:	4798      	blx	r3

	ack->size += sizeof(NwkCommandAck_t);
    3680:	787b      	ldrb	r3, [r7, #1]
    3682:	3303      	adds	r3, #3
    3684:	707b      	strb	r3, [r7, #1]
	ack->tx.confirm = NULL;
    3686:	2200      	movs	r2, #0
    3688:	2389      	movs	r3, #137	; 0x89
    368a:	54fa      	strb	r2, [r7, r3]
    368c:	003b      	movs	r3, r7
    368e:	3389      	adds	r3, #137	; 0x89
    3690:	705a      	strb	r2, [r3, #1]
    3692:	709a      	strb	r2, [r3, #2]
    3694:	70da      	strb	r2, [r3, #3]

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    3696:	7ae2      	ldrb	r2, [r4, #11]
    3698:	2302      	movs	r3, #2
    369a:	401a      	ands	r2, r3
    369c:	7afb      	ldrb	r3, [r7, #11]
    369e:	2102      	movs	r1, #2
    36a0:	438b      	bics	r3, r1
    36a2:	4313      	orrs	r3, r2
    36a4:	72fb      	strb	r3, [r7, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    36a6:	7b62      	ldrb	r2, [r4, #13]
    36a8:	7ba3      	ldrb	r3, [r4, #14]
    36aa:	73fa      	strb	r2, [r7, #15]
    36ac:	743b      	strb	r3, [r7, #16]

	command = (NwkCommandAck_t *)ack->payload;
    36ae:	2381      	movs	r3, #129	; 0x81
    36b0:	5cf8      	ldrb	r0, [r7, r3]
    36b2:	3301      	adds	r3, #1
    36b4:	5cfa      	ldrb	r2, [r7, r3]
    36b6:	0212      	lsls	r2, r2, #8
    36b8:	4302      	orrs	r2, r0
    36ba:	3301      	adds	r3, #1
    36bc:	5cfb      	ldrb	r3, [r7, r3]
    36be:	041b      	lsls	r3, r3, #16
    36c0:	4313      	orrs	r3, r2
    36c2:	001a      	movs	r2, r3
    36c4:	2384      	movs	r3, #132	; 0x84
    36c6:	5cfb      	ldrb	r3, [r7, r3]
    36c8:	061b      	lsls	r3, r3, #24
    36ca:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ACK;
    36cc:	2200      	movs	r2, #0
    36ce:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    36d0:	4a10      	ldr	r2, [pc, #64]	; (3714 <nwkRxTaskHandler+0x39c>)
    36d2:	7812      	ldrb	r2, [r2, #0]
    36d4:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    36d6:	7b22      	ldrb	r2, [r4, #12]
    36d8:	705a      	strb	r2, [r3, #1]

	nwkTxFrame(ack);
    36da:	0038      	movs	r0, r7
    36dc:	4b11      	ldr	r3, [pc, #68]	; (3724 <nwkRxTaskHandler+0x3ac>)
    36de:	4798      	blx	r3

	if (ack) {
		nwkRxSendAck(frame);
	}

	frame->state = NWK_RX_STATE_FINISH;
    36e0:	2324      	movs	r3, #36	; 0x24
    36e2:	7023      	strb	r3, [r4, #0]
    36e4:	e027      	b.n	3736 <nwkRxTaskHandler+0x3be>
    36e6:	46c0      	nop			; (mov r8, r8)
    36e8:	00002e95 	.word	0x00002e95
    36ec:	0000a880 	.word	0x0000a880
    36f0:	0000ffff 	.word	0x0000ffff
    36f4:	2000216c 	.word	0x2000216c
    36f8:	00002fed 	.word	0x00002fed
    36fc:	20000614 	.word	0x20000614
    3700:	00002fd5 	.word	0x00002fd5
    3704:	20000654 	.word	0x20000654
    3708:	00004155 	.word	0x00004155
    370c:	00003b81 	.word	0x00003b81
    3710:	00003781 	.word	0x00003781
    3714:	20000650 	.word	0x20000650
    3718:	ffff0001 	.word	0xffff0001
    371c:	00002e11 	.word	0x00002e11
    3720:	00002ed1 	.word	0x00002ed1
    3724:	00003ac5 	.word	0x00003ac5
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    3728:	0020      	movs	r0, r4
    372a:	4b0d      	ldr	r3, [pc, #52]	; (3760 <nwkRxTaskHandler+0x3e8>)
    372c:	4798      	blx	r3
		}
		break;
    372e:	e002      	b.n	3736 <nwkRxTaskHandler+0x3be>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    3730:	0020      	movs	r0, r4
    3732:	4b0c      	ldr	r3, [pc, #48]	; (3764 <nwkRxTaskHandler+0x3ec>)
    3734:	4798      	blx	r3
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3736:	0020      	movs	r0, r4
    3738:	47a8      	blx	r5
    373a:	1e04      	subs	r4, r0, #0
    373c:	d000      	beq.n	3740 <nwkRxTaskHandler+0x3c8>
    373e:	e624      	b.n	338a <nwkRxTaskHandler+0x12>
    3740:	e008      	b.n	3754 <nwkRxTaskHandler+0x3dc>
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    3742:	79e2      	ldrb	r2, [r4, #7]
    3744:	7a23      	ldrb	r3, [r4, #8]
    3746:	021b      	lsls	r3, r3, #8
    3748:	4313      	orrs	r3, r2
    374a:	4a07      	ldr	r2, [pc, #28]	; (3768 <nwkRxTaskHandler+0x3f0>)
    374c:	4293      	cmp	r3, r2
    374e:	d000      	beq.n	3752 <nwkRxTaskHandler+0x3da>
    3750:	e6e0      	b.n	3514 <nwkRxTaskHandler+0x19c>
    3752:	e6d1      	b.n	34f8 <nwkRxTaskHandler+0x180>
			nwkFrameFree(frame);
		}
		break;
		}
	}
}
    3754:	b007      	add	sp, #28
    3756:	bc0c      	pop	{r2, r3}
    3758:	4690      	mov	r8, r2
    375a:	4699      	mov	r9, r3
    375c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    375e:	46c0      	nop			; (mov r8, r8)
    3760:	00003171 	.word	0x00003171
    3764:	00002e81 	.word	0x00002e81
    3768:	0000ffff 	.word	0x0000ffff

0000376c <nwkSecurityInit>:
/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
	nwkSecurityActiveFrames = 0;
    376c:	2300      	movs	r3, #0
    376e:	4a02      	ldr	r2, [pc, #8]	; (3778 <nwkSecurityInit+0xc>)
    3770:	7013      	strb	r3, [r2, #0]
	nwkSecurityActiveFrame = NULL;
    3772:	4a02      	ldr	r2, [pc, #8]	; (377c <nwkSecurityInit+0x10>)
    3774:	6013      	str	r3, [r2, #0]
}
    3776:	4770      	bx	lr
    3778:	20000668 	.word	0x20000668
    377c:	2000066c 	.word	0x2000066c

00003780 <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    3780:	2900      	cmp	r1, #0
    3782:	d002      	beq.n	378a <nwkSecurityProcess+0xa>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    3784:	2330      	movs	r3, #48	; 0x30
    3786:	7003      	strb	r3, [r0, #0]
    3788:	e001      	b.n	378e <nwkSecurityProcess+0xe>
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    378a:	2331      	movs	r3, #49	; 0x31
    378c:	7003      	strb	r3, [r0, #0]
	}

	++nwkSecurityActiveFrames;
    378e:	4a02      	ldr	r2, [pc, #8]	; (3798 <nwkSecurityProcess+0x18>)
    3790:	7813      	ldrb	r3, [r2, #0]
    3792:	3301      	adds	r3, #1
    3794:	7013      	strb	r3, [r2, #0]
}
    3796:	4770      	bx	lr
    3798:	20000668 	.word	0x20000668

0000379c <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    379c:	b5f0      	push	{r4, r5, r6, r7, lr}
    379e:	4647      	mov	r7, r8
    37a0:	b480      	push	{r7}
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    37a2:	4b25      	ldr	r3, [pc, #148]	; (3838 <SYS_EncryptConf+0x9c>)
    37a4:	681b      	ldr	r3, [r3, #0]
    37a6:	469c      	mov	ip, r3
    37a8:	2381      	movs	r3, #129	; 0x81
    37aa:	4662      	mov	r2, ip
    37ac:	5cd0      	ldrb	r0, [r2, r3]
    37ae:	3301      	adds	r3, #1
    37b0:	5cd3      	ldrb	r3, [r2, r3]
    37b2:	021b      	lsls	r3, r3, #8
    37b4:	4303      	orrs	r3, r0
    37b6:	001a      	movs	r2, r3
    37b8:	2383      	movs	r3, #131	; 0x83
    37ba:	4661      	mov	r1, ip
    37bc:	5ccb      	ldrb	r3, [r1, r3]
    37be:	041b      	lsls	r3, r3, #16
    37c0:	4313      	orrs	r3, r2
    37c2:	2284      	movs	r2, #132	; 0x84
    37c4:	5c89      	ldrb	r1, [r1, r2]
    37c6:	0609      	lsls	r1, r1, #24
    37c8:	4319      	orrs	r1, r3
    37ca:	4b1c      	ldr	r3, [pc, #112]	; (383c <SYS_EncryptConf+0xa0>)
    37cc:	781b      	ldrb	r3, [r3, #0]
    37ce:	4698      	mov	r8, r3
	uint8_t block;

	block
		= (nwkSecuritySize <
    37d0:	4b1b      	ldr	r3, [pc, #108]	; (3840 <SYS_EncryptConf+0xa4>)
    37d2:	781e      	ldrb	r6, [r3, #0]
    37d4:	1c37      	adds	r7, r6, #0
    37d6:	2e10      	cmp	r6, #16
    37d8:	d900      	bls.n	37dc <SYS_EncryptConf+0x40>
    37da:	2710      	movs	r7, #16
    37dc:	b2ff      	uxtb	r7, r7
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    37de:	2f00      	cmp	r7, #0
    37e0:	d016      	beq.n	3810 <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    37e2:	4b18      	ldr	r3, [pc, #96]	; (3844 <SYS_EncryptConf+0xa8>)
    37e4:	781d      	ldrb	r5, [r3, #0]
    37e6:	4441      	add	r1, r8
    37e8:	4b17      	ldr	r3, [pc, #92]	; (3848 <SYS_EncryptConf+0xac>)
    37ea:	1e7c      	subs	r4, r7, #1
    37ec:	b2e4      	uxtb	r4, r4
    37ee:	3401      	adds	r4, #1
    37f0:	191c      	adds	r4, r3, r4
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
		text[i] ^= vector[i];
    37f2:	7808      	ldrb	r0, [r1, #0]
    37f4:	781a      	ldrb	r2, [r3, #0]
    37f6:	4042      	eors	r2, r0
    37f8:	700a      	strb	r2, [r1, #0]

		if (nwkSecurityEncrypt) {
    37fa:	2d00      	cmp	r5, #0
    37fc:	d001      	beq.n	3802 <SYS_EncryptConf+0x66>
			vector[i] = text[i];
    37fe:	701a      	strb	r2, [r3, #0]
    3800:	e002      	b.n	3808 <SYS_EncryptConf+0x6c>
		} else {
			vector[i] ^= text[i];
    3802:	7818      	ldrb	r0, [r3, #0]
    3804:	4042      	eors	r2, r0
    3806:	701a      	strb	r2, [r3, #0]
    3808:	3101      	adds	r1, #1
    380a:	3301      	adds	r3, #1
	block
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    380c:	42a3      	cmp	r3, r4
    380e:	d1f0      	bne.n	37f2 <SYS_EncryptConf+0x56>
		} else {
			vector[i] ^= text[i];
		}
	}

	nwkSecurityOffset += block;
    3810:	4643      	mov	r3, r8
    3812:	19db      	adds	r3, r3, r7
    3814:	4a09      	ldr	r2, [pc, #36]	; (383c <SYS_EncryptConf+0xa0>)
    3816:	7013      	strb	r3, [r2, #0]
	nwkSecuritySize -= block;
    3818:	1bf6      	subs	r6, r6, r7
    381a:	b2f6      	uxtb	r6, r6
    381c:	4b08      	ldr	r3, [pc, #32]	; (3840 <SYS_EncryptConf+0xa4>)
    381e:	701e      	strb	r6, [r3, #0]

	if (nwkSecuritySize > 0) {
    3820:	2e00      	cmp	r6, #0
    3822:	d003      	beq.n	382c <SYS_EncryptConf+0x90>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    3824:	2332      	movs	r3, #50	; 0x32
    3826:	4662      	mov	r2, ip
    3828:	7013      	strb	r3, [r2, #0]
    382a:	e002      	b.n	3832 <SYS_EncryptConf+0x96>
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    382c:	2334      	movs	r3, #52	; 0x34
    382e:	4662      	mov	r2, ip
    3830:	7013      	strb	r3, [r2, #0]
	}
}
    3832:	bc04      	pop	{r2}
    3834:	4690      	mov	r8, r2
    3836:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3838:	2000066c 	.word	0x2000066c
    383c:	20000670 	.word	0x20000670
    3840:	20000671 	.word	0x20000671
    3844:	20000672 	.word	0x20000672
    3848:	20000674 	.word	0x20000674

0000384c <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    384c:	b570      	push	{r4, r5, r6, lr}
    384e:	b082      	sub	sp, #8
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    3850:	4b57      	ldr	r3, [pc, #348]	; (39b0 <nwkSecurityTaskHandler+0x164>)
    3852:	781b      	ldrb	r3, [r3, #0]
    3854:	2b00      	cmp	r3, #0
    3856:	d100      	bne.n	385a <nwkSecurityTaskHandler+0xe>
    3858:	e0a8      	b.n	39ac <nwkSecurityTaskHandler+0x160>
		return;
	}

	if (nwkSecurityActiveFrame) {
    385a:	4b56      	ldr	r3, [pc, #344]	; (39b4 <nwkSecurityTaskHandler+0x168>)
    385c:	681c      	ldr	r4, [r3, #0]
    385e:	2c00      	cmp	r4, #0
    3860:	d100      	bne.n	3864 <nwkSecurityTaskHandler+0x18>
    3862:	e09e      	b.n	39a2 <nwkSecurityTaskHandler+0x156>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    3864:	7823      	ldrb	r3, [r4, #0]
	if (0 == nwkSecurityActiveFrames) {
		return;
	}

	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
    3866:	2b34      	cmp	r3, #52	; 0x34
    3868:	d147      	bne.n	38fa <nwkSecurityTaskHandler+0xae>

/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    386a:	334d      	adds	r3, #77	; 0x4d
    386c:	5ce1      	ldrb	r1, [r4, r3]
    386e:	3301      	adds	r3, #1
    3870:	5ce3      	ldrb	r3, [r4, r3]
    3872:	021b      	lsls	r3, r3, #8
    3874:	430b      	orrs	r3, r1
    3876:	001a      	movs	r2, r3
    3878:	2383      	movs	r3, #131	; 0x83
    387a:	5ce0      	ldrb	r0, [r4, r3]
    387c:	0400      	lsls	r0, r0, #16
    387e:	0003      	movs	r3, r0
    3880:	4313      	orrs	r3, r2
    3882:	2284      	movs	r2, #132	; 0x84
    3884:	5ca0      	ldrb	r0, [r4, r2]
    3886:	0600      	lsls	r0, r0, #24
    3888:	4318      	orrs	r0, r3
    388a:	4b4b      	ldr	r3, [pc, #300]	; (39b8 <nwkSecurityTaskHandler+0x16c>)
    388c:	7819      	ldrb	r1, [r3, #0]
    388e:	1840      	adds	r0, r0, r1
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3890:	4b4a      	ldr	r3, [pc, #296]	; (39bc <nwkSecurityTaskHandler+0x170>)
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    3892:	681e      	ldr	r6, [r3, #0]
    3894:	685a      	ldr	r2, [r3, #4]
    3896:	4056      	eors	r6, r2
    3898:	689a      	ldr	r2, [r3, #8]
    389a:	4056      	eors	r6, r2
    389c:	68db      	ldr	r3, [r3, #12]
    389e:	405e      	eors	r6, r3
/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    38a0:	9600      	str	r6, [sp, #0]
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
	uint32_t tmic;

	if (nwkSecurityEncrypt) {
    38a2:	4b47      	ldr	r3, [pc, #284]	; (39c0 <nwkSecurityTaskHandler+0x174>)
    38a4:	781d      	ldrb	r5, [r3, #0]
    38a6:	2d00      	cmp	r5, #0
    38a8:	d007      	beq.n	38ba <nwkSecurityTaskHandler+0x6e>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    38aa:	2204      	movs	r2, #4
    38ac:	4669      	mov	r1, sp
    38ae:	4b45      	ldr	r3, [pc, #276]	; (39c4 <nwkSecurityTaskHandler+0x178>)
    38b0:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    38b2:	7863      	ldrb	r3, [r4, #1]
    38b4:	3304      	adds	r3, #4
    38b6:	7063      	strb	r3, [r4, #1]
    38b8:	e009      	b.n	38ce <nwkSecurityTaskHandler+0x82>
		return true;
	} else {
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    38ba:	2204      	movs	r2, #4
    38bc:	0001      	movs	r1, r0
    38be:	a801      	add	r0, sp, #4
    38c0:	4b40      	ldr	r3, [pc, #256]	; (39c4 <nwkSecurityTaskHandler+0x178>)
    38c2:	4798      	blx	r3
		return vmic == tmic;
    38c4:	9b01      	ldr	r3, [sp, #4]
    38c6:	1b9d      	subs	r5, r3, r6
    38c8:	426b      	negs	r3, r5
    38ca:	416b      	adcs	r3, r5
    38cc:	b2dd      	uxtb	r5, r3
	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
			bool micStatus = nwkSecurityProcessMic();

			if (nwkSecurityEncrypt) {
    38ce:	4b3c      	ldr	r3, [pc, #240]	; (39c0 <nwkSecurityTaskHandler+0x174>)
    38d0:	781b      	ldrb	r3, [r3, #0]
    38d2:	2b00      	cmp	r3, #0
    38d4:	d004      	beq.n	38e0 <nwkSecurityTaskHandler+0x94>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    38d6:	4b37      	ldr	r3, [pc, #220]	; (39b4 <nwkSecurityTaskHandler+0x168>)
    38d8:	6818      	ldr	r0, [r3, #0]
    38da:	4b3b      	ldr	r3, [pc, #236]	; (39c8 <nwkSecurityTaskHandler+0x17c>)
    38dc:	4798      	blx	r3
    38de:	e004      	b.n	38ea <nwkSecurityTaskHandler+0x9e>
			} else {
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    38e0:	4b34      	ldr	r3, [pc, #208]	; (39b4 <nwkSecurityTaskHandler+0x168>)
    38e2:	6818      	ldr	r0, [r3, #0]
    38e4:	0029      	movs	r1, r5
    38e6:	4b39      	ldr	r3, [pc, #228]	; (39cc <nwkSecurityTaskHandler+0x180>)
    38e8:	4798      	blx	r3
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
    38ea:	2200      	movs	r2, #0
    38ec:	4b31      	ldr	r3, [pc, #196]	; (39b4 <nwkSecurityTaskHandler+0x168>)
    38ee:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    38f0:	4a2f      	ldr	r2, [pc, #188]	; (39b0 <nwkSecurityTaskHandler+0x164>)
    38f2:	7813      	ldrb	r3, [r2, #0]
    38f4:	3b01      	subs	r3, #1
    38f6:	7013      	strb	r3, [r2, #0]
    38f8:	e058      	b.n	39ac <nwkSecurityTaskHandler+0x160>
		} else if (NWK_SECURITY_STATE_PROCESS ==
    38fa:	2b32      	cmp	r3, #50	; 0x32
    38fc:	d156      	bne.n	39ac <nwkSecurityTaskHandler+0x160>
				nwkSecurityActiveFrame->state) {
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    38fe:	3301      	adds	r3, #1
    3900:	7023      	strb	r3, [r4, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    3902:	4933      	ldr	r1, [pc, #204]	; (39d0 <nwkSecurityTaskHandler+0x184>)
    3904:	482d      	ldr	r0, [pc, #180]	; (39bc <nwkSecurityTaskHandler+0x170>)
    3906:	4b33      	ldr	r3, [pc, #204]	; (39d4 <nwkSecurityTaskHandler+0x188>)
    3908:	4798      	blx	r3
    390a:	e04f      	b.n	39ac <nwkSecurityTaskHandler+0x160>

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    390c:	7803      	ldrb	r3, [r0, #0]
    390e:	3b30      	subs	r3, #48	; 0x30
    3910:	2b01      	cmp	r3, #1
    3912:	d848      	bhi.n	39a6 <nwkSecurityTaskHandler+0x15a>
				NWK_SECURITY_STATE_DECRYPT_PENDING ==
				frame->state) {
			nwkSecurityActiveFrame = frame;
    3914:	4b27      	ldr	r3, [pc, #156]	; (39b4 <nwkSecurityTaskHandler+0x168>)
    3916:	6018      	str	r0, [r3, #0]
*****************************************************************************/
static void nwkSecurityStart(void)
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
    3918:	4d28      	ldr	r5, [pc, #160]	; (39bc <nwkSecurityTaskHandler+0x170>)
    391a:	7b02      	ldrb	r2, [r0, #12]
    391c:	602a      	str	r2, [r5, #0]
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    391e:	7bc4      	ldrb	r4, [r0, #15]
    3920:	7c02      	ldrb	r2, [r0, #16]
    3922:	0212      	lsls	r2, r2, #8
    3924:	4322      	orrs	r2, r4
    3926:	0411      	lsls	r1, r2, #16
			16) | header->nwkDstEndpoint;
    3928:	7c42      	ldrb	r2, [r0, #17]
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    392a:	0912      	lsrs	r2, r2, #4
    392c:	430a      	orrs	r2, r1
    392e:	606a      	str	r2, [r5, #4]
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    3930:	7b44      	ldrb	r4, [r0, #13]
    3932:	7b82      	ldrb	r2, [r0, #14]
    3934:	0212      	lsls	r2, r2, #8
    3936:	4322      	orrs	r2, r4
    3938:	0411      	lsls	r1, r2, #16
			16) | header->nwkSrcEndpoint;
    393a:	7c42      	ldrb	r2, [r0, #17]
    393c:	0712      	lsls	r2, r2, #28
	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    393e:	0f12      	lsrs	r2, r2, #28
    3940:	430a      	orrs	r2, r1
    3942:	60aa      	str	r2, [r5, #8]
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
    3944:	7942      	ldrb	r2, [r0, #5]
    3946:	7983      	ldrb	r3, [r0, #6]
    3948:	021b      	lsls	r3, r3, #8
    394a:	4313      	orrs	r3, r2
    394c:	041b      	lsls	r3, r3, #16
    394e:	7ac2      	ldrb	r2, [r0, #11]
    3950:	4313      	orrs	r3, r2
    3952:	60eb      	str	r3, [r5, #12]
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
			nwkSecurityActiveFrame->state) {
    3954:	7805      	ldrb	r5, [r0, #0]
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    3956:	2d31      	cmp	r5, #49	; 0x31
    3958:	d102      	bne.n	3960 <nwkSecurityTaskHandler+0x114>
			nwkSecurityActiveFrame->state) {
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    395a:	7843      	ldrb	r3, [r0, #1]
    395c:	3b04      	subs	r3, #4
    395e:	7043      	strb	r3, [r0, #1]

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    3960:	2381      	movs	r3, #129	; 0x81
    3962:	5cc4      	ldrb	r4, [r0, r3]
    3964:	3301      	adds	r3, #1
    3966:	5cc2      	ldrb	r2, [r0, r3]
    3968:	0212      	lsls	r2, r2, #8
    396a:	4322      	orrs	r2, r4
    396c:	3301      	adds	r3, #1
    396e:	5cc3      	ldrb	r3, [r0, r3]
    3970:	041b      	lsls	r3, r3, #16
    3972:	4313      	orrs	r3, r2
    3974:	001a      	movs	r2, r3
    3976:	2384      	movs	r3, #132	; 0x84
    3978:	5cc3      	ldrb	r3, [r0, r3]
    397a:	061b      	lsls	r3, r3, #24
    397c:	4313      	orrs	r3, r2
    397e:	1c82      	adds	r2, r0, #2
	}

	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    3980:	1a9b      	subs	r3, r3, r2
    3982:	7842      	ldrb	r2, [r0, #1]
    3984:	1ad3      	subs	r3, r2, r3
    3986:	4a14      	ldr	r2, [pc, #80]	; (39d8 <nwkSecurityTaskHandler+0x18c>)
    3988:	7013      	strb	r3, [r2, #0]
	nwkSecurityOffset = 0;
    398a:	2200      	movs	r2, #0
    398c:	4b0a      	ldr	r3, [pc, #40]	; (39b8 <nwkSecurityTaskHandler+0x16c>)
    398e:	701a      	strb	r2, [r3, #0]
	nwkSecurityEncrypt
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    3990:	002b      	movs	r3, r5
    3992:	3b30      	subs	r3, #48	; 0x30
    3994:	4259      	negs	r1, r3
    3996:	4159      	adcs	r1, r3
    3998:	4a09      	ldr	r2, [pc, #36]	; (39c0 <nwkSecurityTaskHandler+0x174>)
    399a:	7011      	strb	r1, [r2, #0]
			nwkSecurityActiveFrame->state);

	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    399c:	2332      	movs	r3, #50	; 0x32
    399e:	7003      	strb	r3, [r0, #0]
    39a0:	e004      	b.n	39ac <nwkSecurityTaskHandler+0x160>
    39a2:	2000      	movs	r0, #0
		}

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    39a4:	4c0d      	ldr	r4, [pc, #52]	; (39dc <nwkSecurityTaskHandler+0x190>)
    39a6:	47a0      	blx	r4
    39a8:	2800      	cmp	r0, #0
    39aa:	d1af      	bne.n	390c <nwkSecurityTaskHandler+0xc0>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    39ac:	b002      	add	sp, #8
    39ae:	bd70      	pop	{r4, r5, r6, pc}
    39b0:	20000668 	.word	0x20000668
    39b4:	2000066c 	.word	0x2000066c
    39b8:	20000670 	.word	0x20000670
    39bc:	20000674 	.word	0x20000674
    39c0:	20000672 	.word	0x20000672
    39c4:	000051ed 	.word	0x000051ed
    39c8:	00003c49 	.word	0x00003c49
    39cc:	00003369 	.word	0x00003369
    39d0:	200021b4 	.word	0x200021b4
    39d4:	0000405d 	.word	0x0000405d
    39d8:	20000671 	.word	0x20000671
    39dc:	00002e95 	.word	0x00002e95

000039e0 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    39e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    39e2:	b083      	sub	sp, #12
    39e4:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    39e6:	2400      	movs	r4, #0

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
    39e8:	2000      	movs	r0, #0
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    39ea:	4d10      	ldr	r5, [pc, #64]	; (3a2c <nwkTxDelayTimerHandler+0x4c>)
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    39ec:	2686      	movs	r6, #134	; 0x86
    39ee:	2787      	movs	r7, #135	; 0x87
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    39f0:	e012      	b.n	3a18 <nwkTxDelayTimerHandler+0x38>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    39f2:	7803      	ldrb	r3, [r0, #0]
    39f4:	2b11      	cmp	r3, #17
    39f6:	d10f      	bne.n	3a18 <nwkTxDelayTimerHandler+0x38>
			restart = true;

			if (0 == --frame->tx.timeout) {
    39f8:	5d82      	ldrb	r2, [r0, r6]
    39fa:	5dc3      	ldrb	r3, [r0, r7]
    39fc:	021b      	lsls	r3, r3, #8
    39fe:	4313      	orrs	r3, r2
    3a00:	3b01      	subs	r3, #1
    3a02:	b29b      	uxth	r3, r3
    3a04:	5583      	strb	r3, [r0, r6]
    3a06:	0a19      	lsrs	r1, r3, #8
    3a08:	0002      	movs	r2, r0
    3a0a:	3286      	adds	r2, #134	; 0x86
    3a0c:	7051      	strb	r1, [r2, #1]
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;
    3a0e:	2401      	movs	r4, #1

			if (0 == --frame->tx.timeout) {
    3a10:	2b00      	cmp	r3, #0
    3a12:	d101      	bne.n	3a18 <nwkTxDelayTimerHandler+0x38>
				frame->state = NWK_TX_STATE_SEND;
    3a14:	3313      	adds	r3, #19
    3a16:	7003      	strb	r3, [r0, #0]
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3a18:	47a8      	blx	r5
    3a1a:	2800      	cmp	r0, #0
    3a1c:	d1e9      	bne.n	39f2 <nwkTxDelayTimerHandler+0x12>
				frame->state = NWK_TX_STATE_SEND;
			}
		}
	}

	if (restart) {
    3a1e:	2c00      	cmp	r4, #0
    3a20:	d002      	beq.n	3a28 <nwkTxDelayTimerHandler+0x48>
		SYS_TimerStart(timer);
    3a22:	9801      	ldr	r0, [sp, #4]
    3a24:	4b02      	ldr	r3, [pc, #8]	; (3a30 <nwkTxDelayTimerHandler+0x50>)
    3a26:	4798      	blx	r3
	}
}
    3a28:	b003      	add	sp, #12
    3a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a2c:	00002e95 	.word	0x00002e95
    3a30:	00004155 	.word	0x00004155

00003a34 <nwkTxAckWaitTimerHandler>:
}

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    3a34:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a36:	b083      	sub	sp, #12
    3a38:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    3a3a:	2400      	movs	r4, #0

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
    3a3c:	2000      	movs	r0, #0
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3a3e:	4d12      	ldr	r5, [pc, #72]	; (3a88 <nwkTxAckWaitTimerHandler+0x54>)
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    3a40:	2686      	movs	r6, #134	; 0x86
    3a42:	2787      	movs	r7, #135	; 0x87
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3a44:	e015      	b.n	3a72 <nwkTxAckWaitTimerHandler+0x3e>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    3a46:	7803      	ldrb	r3, [r0, #0]
    3a48:	2b16      	cmp	r3, #22
    3a4a:	d112      	bne.n	3a72 <nwkTxAckWaitTimerHandler+0x3e>
			restart = true;

			if (0 == --frame->tx.timeout) {
    3a4c:	5d82      	ldrb	r2, [r0, r6]
    3a4e:	5dc3      	ldrb	r3, [r0, r7]
    3a50:	021b      	lsls	r3, r3, #8
    3a52:	4313      	orrs	r3, r2
    3a54:	3b01      	subs	r3, #1
    3a56:	b29b      	uxth	r3, r3
    3a58:	5583      	strb	r3, [r0, r6]
    3a5a:	0a19      	lsrs	r1, r3, #8
    3a5c:	0002      	movs	r2, r0
    3a5e:	3286      	adds	r2, #134	; 0x86
    3a60:	7051      	strb	r1, [r2, #1]
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
			restart = true;
    3a62:	2401      	movs	r4, #1

			if (0 == --frame->tx.timeout) {
    3a64:	2b00      	cmp	r3, #0
    3a66:	d104      	bne.n	3a72 <nwkTxAckWaitTimerHandler+0x3e>

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
	frame->state = NWK_TX_STATE_CONFIRM;
    3a68:	3317      	adds	r3, #23
    3a6a:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    3a6c:	2210      	movs	r2, #16
    3a6e:	336e      	adds	r3, #110	; 0x6e
    3a70:	54c2      	strb	r2, [r0, r3]
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3a72:	47a8      	blx	r5
    3a74:	2800      	cmp	r0, #0
    3a76:	d1e6      	bne.n	3a46 <nwkTxAckWaitTimerHandler+0x12>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
			}
		}
	}

	if (restart) {
    3a78:	2c00      	cmp	r4, #0
    3a7a:	d002      	beq.n	3a82 <nwkTxAckWaitTimerHandler+0x4e>
		SYS_TimerStart(timer);
    3a7c:	9801      	ldr	r0, [sp, #4]
    3a7e:	4b03      	ldr	r3, [pc, #12]	; (3a8c <nwkTxAckWaitTimerHandler+0x58>)
    3a80:	4798      	blx	r3
	}
}
    3a82:	b003      	add	sp, #12
    3a84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a86:	46c0      	nop			; (mov r8, r8)
    3a88:	00002e95 	.word	0x00002e95
    3a8c:	00004155 	.word	0x00004155

00003a90 <nwkTxInit>:
/*************************************************************************//**
*  @brief Initializes the Tx module
*****************************************************************************/
void nwkTxInit(void)
{
	nwkTxPhyActiveFrame = NULL;
    3a90:	2200      	movs	r2, #0
    3a92:	4b07      	ldr	r3, [pc, #28]	; (3ab0 <nwkTxInit+0x20>)
    3a94:	601a      	str	r2, [r3, #0]

	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    3a96:	4b07      	ldr	r3, [pc, #28]	; (3ab4 <nwkTxInit+0x24>)
    3a98:	2132      	movs	r1, #50	; 0x32
    3a9a:	6099      	str	r1, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3a9c:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    3a9e:	4906      	ldr	r1, [pc, #24]	; (3ab8 <nwkTxInit+0x28>)
    3aa0:	6119      	str	r1, [r3, #16]

	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    3aa2:	4b06      	ldr	r3, [pc, #24]	; (3abc <nwkTxInit+0x2c>)
    3aa4:	210a      	movs	r1, #10
    3aa6:	6099      	str	r1, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3aa8:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    3aaa:	4a05      	ldr	r2, [pc, #20]	; (3ac0 <nwkTxInit+0x30>)
    3aac:	611a      	str	r2, [r3, #16]
}
    3aae:	4770      	bx	lr
    3ab0:	20000698 	.word	0x20000698
    3ab4:	20000684 	.word	0x20000684
    3ab8:	00003a35 	.word	0x00003a35
    3abc:	2000069c 	.word	0x2000069c
    3ac0:	000039e1 	.word	0x000039e1

00003ac4 <nwkTxFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    3ac4:	b510      	push	{r4, lr}
    3ac6:	0004      	movs	r4, r0
	NwkFrameHeader_t *header = &frame->header;

	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    3ac8:	2388      	movs	r3, #136	; 0x88
    3aca:	5cc3      	ldrb	r3, [r0, r3]
    3acc:	079a      	lsls	r2, r3, #30
    3ace:	d502      	bpl.n	3ad6 <nwkTxFrame+0x12>
		frame->state = NWK_TX_STATE_DELAY;
    3ad0:	2212      	movs	r2, #18
    3ad2:	7002      	strb	r2, [r0, #0]
    3ad4:	e007      	b.n	3ae6 <nwkTxFrame+0x22>
	} else {
  #ifdef NWK_ENABLE_SECURITY
		if (header->nwkFcf.security) {
    3ad6:	7ac2      	ldrb	r2, [r0, #11]
    3ad8:	0792      	lsls	r2, r2, #30
    3ada:	d502      	bpl.n	3ae2 <nwkTxFrame+0x1e>
			frame->state = NWK_TX_STATE_ENCRYPT;
    3adc:	2210      	movs	r2, #16
    3ade:	7002      	strb	r2, [r0, #0]
    3ae0:	e001      	b.n	3ae6 <nwkTxFrame+0x22>
		} else
  #endif
		frame->state = NWK_TX_STATE_DELAY;
    3ae2:	2212      	movs	r2, #18
    3ae4:	7002      	strb	r2, [r0, #0]
	}

	frame->tx.status = NWK_SUCCESS_STATUS;
    3ae6:	2100      	movs	r1, #0
    3ae8:	2285      	movs	r2, #133	; 0x85
    3aea:	54a1      	strb	r1, [r4, r2]

	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    3aec:	07da      	lsls	r2, r3, #31
    3aee:	d504      	bpl.n	3afa <nwkTxFrame+0x36>
		header->macDstPanId = NWK_BROADCAST_PANID;
    3af0:	2201      	movs	r2, #1
    3af2:	4252      	negs	r2, r2
    3af4:	7162      	strb	r2, [r4, #5]
    3af6:	71a2      	strb	r2, [r4, #6]
    3af8:	e004      	b.n	3b04 <nwkTxFrame+0x40>
	} else {
		header->macDstPanId = nwkIb.panId;
    3afa:	4a1d      	ldr	r2, [pc, #116]	; (3b70 <nwkTxFrame+0xac>)
    3afc:	7891      	ldrb	r1, [r2, #2]
    3afe:	7161      	strb	r1, [r4, #5]
    3b00:	78d2      	ldrb	r2, [r2, #3]
    3b02:	71a2      	strb	r2, [r4, #6]
	}

#ifdef NWK_ENABLE_ROUTING
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    3b04:	2205      	movs	r2, #5
    3b06:	421a      	tst	r2, r3
    3b08:	d103      	bne.n	3b12 <nwkTxFrame+0x4e>
			0 ==
			(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
		nwkRoutePrepareTx(frame);
    3b0a:	0020      	movs	r0, r4
    3b0c:	4b19      	ldr	r3, [pc, #100]	; (3b74 <nwkTxFrame+0xb0>)
    3b0e:	4798      	blx	r3
    3b10:	e003      	b.n	3b1a <nwkTxFrame+0x56>
	} else
#endif
	header->macDstAddr = header->nwkDstAddr;
    3b12:	7be2      	ldrb	r2, [r4, #15]
    3b14:	7c23      	ldrb	r3, [r4, #16]
    3b16:	71e2      	strb	r2, [r4, #7]
    3b18:	7223      	strb	r3, [r4, #8]

	header->macSrcAddr = nwkIb.addr;
    3b1a:	4915      	ldr	r1, [pc, #84]	; (3b70 <nwkTxFrame+0xac>)
    3b1c:	780b      	ldrb	r3, [r1, #0]
    3b1e:	7263      	strb	r3, [r4, #9]
    3b20:	784b      	ldrb	r3, [r1, #1]
    3b22:	72a3      	strb	r3, [r4, #10]
	header->macSeq = ++nwkIb.macSeqNum;
    3b24:	794b      	ldrb	r3, [r1, #5]
    3b26:	3301      	adds	r3, #1
    3b28:	b2db      	uxtb	r3, r3
    3b2a:	714b      	strb	r3, [r1, #5]
    3b2c:	7123      	strb	r3, [r4, #4]

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    3b2e:	79e1      	ldrb	r1, [r4, #7]
    3b30:	7a23      	ldrb	r3, [r4, #8]
    3b32:	021b      	lsls	r3, r3, #8
    3b34:	430b      	orrs	r3, r1
    3b36:	4a10      	ldr	r2, [pc, #64]	; (3b78 <nwkTxFrame+0xb4>)
    3b38:	4293      	cmp	r3, r2
    3b3a:	d10e      	bne.n	3b5a <nwkTxFrame+0x96>
		header->macFcf = 0x8841;
    3b3c:	2341      	movs	r3, #65	; 0x41
    3b3e:	70a3      	strb	r3, [r4, #2]
    3b40:	3bb9      	subs	r3, #185	; 0xb9
    3b42:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3b44:	4b0d      	ldr	r3, [pc, #52]	; (3b7c <nwkTxFrame+0xb8>)
    3b46:	4798      	blx	r3
    3b48:	2307      	movs	r3, #7
    3b4a:	4018      	ands	r0, r3
    3b4c:	3001      	adds	r0, #1
    3b4e:	337f      	adds	r3, #127	; 0x7f
    3b50:	54e0      	strb	r0, [r4, r3]
    3b52:	3486      	adds	r4, #134	; 0x86
    3b54:	2300      	movs	r3, #0
    3b56:	7063      	strb	r3, [r4, #1]
    3b58:	e009      	b.n	3b6e <nwkTxFrame+0xaa>
	} else {
		header->macFcf = 0x8861;
    3b5a:	2361      	movs	r3, #97	; 0x61
    3b5c:	70a3      	strb	r3, [r4, #2]
    3b5e:	3bd9      	subs	r3, #217	; 0xd9
    3b60:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = 0;
    3b62:	2200      	movs	r2, #0
    3b64:	33fe      	adds	r3, #254	; 0xfe
    3b66:	54e2      	strb	r2, [r4, r3]
    3b68:	3486      	adds	r4, #134	; 0x86
    3b6a:	2300      	movs	r3, #0
    3b6c:	7063      	strb	r3, [r4, #1]
	}
}
    3b6e:	bd10      	pop	{r4, pc}
    3b70:	2000216c 	.word	0x2000216c
    3b74:	0000312d 	.word	0x0000312d
    3b78:	0000ffff 	.word	0x0000ffff
    3b7c:	00005c31 	.word	0x00005c31

00003b80 <nwkTxBroadcastFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    3b80:	b570      	push	{r4, r5, r6, lr}
    3b82:	0005      	movs	r5, r0
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
    3b84:	4b1c      	ldr	r3, [pc, #112]	; (3bf8 <nwkTxBroadcastFrame+0x78>)
    3b86:	4798      	blx	r3
    3b88:	1e04      	subs	r4, r0, #0
    3b8a:	d033      	beq.n	3bf4 <nwkTxBroadcastFrame+0x74>
		return;
	}

	newFrame->state = NWK_TX_STATE_DELAY;
    3b8c:	2312      	movs	r3, #18
    3b8e:	7003      	strb	r3, [r0, #0]
	newFrame->size = frame->size;
    3b90:	786b      	ldrb	r3, [r5, #1]
    3b92:	7043      	strb	r3, [r0, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    3b94:	2200      	movs	r2, #0
    3b96:	2385      	movs	r3, #133	; 0x85
    3b98:	54c2      	strb	r2, [r0, r3]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3b9a:	4b18      	ldr	r3, [pc, #96]	; (3bfc <nwkTxBroadcastFrame+0x7c>)
    3b9c:	4798      	blx	r3
    3b9e:	2307      	movs	r3, #7
    3ba0:	4018      	ands	r0, r3
    3ba2:	3001      	adds	r0, #1
    3ba4:	337f      	adds	r3, #127	; 0x7f
    3ba6:	54e0      	strb	r0, [r4, r3]
    3ba8:	0c00      	lsrs	r0, r0, #16
    3baa:	0023      	movs	r3, r4
    3bac:	3386      	adds	r3, #134	; 0x86
    3bae:	7058      	strb	r0, [r3, #1]
	newFrame->tx.confirm = NULL;
    3bb0:	2200      	movs	r2, #0
    3bb2:	2389      	movs	r3, #137	; 0x89
    3bb4:	54e2      	strb	r2, [r4, r3]
    3bb6:	0023      	movs	r3, r4
    3bb8:	3389      	adds	r3, #137	; 0x89
    3bba:	705a      	strb	r2, [r3, #1]
    3bbc:	709a      	strb	r2, [r3, #2]
    3bbe:	70da      	strb	r2, [r3, #3]
	memcpy(newFrame->data, frame->data, frame->size);
    3bc0:	1ca0      	adds	r0, r4, #2
    3bc2:	786a      	ldrb	r2, [r5, #1]
    3bc4:	1ca9      	adds	r1, r5, #2
    3bc6:	4b0e      	ldr	r3, [pc, #56]	; (3c00 <nwkTxBroadcastFrame+0x80>)
    3bc8:	4798      	blx	r3

	newFrame->header.macFcf = 0x8841;
    3bca:	2341      	movs	r3, #65	; 0x41
    3bcc:	70a3      	strb	r3, [r4, #2]
    3bce:	3bb9      	subs	r3, #185	; 0xb9
    3bd0:	70e3      	strb	r3, [r4, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    3bd2:	3377      	adds	r3, #119	; 0x77
    3bd4:	71e3      	strb	r3, [r4, #7]
    3bd6:	7223      	strb	r3, [r4, #8]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    3bd8:	796a      	ldrb	r2, [r5, #5]
    3bda:	79ab      	ldrb	r3, [r5, #6]
    3bdc:	7162      	strb	r2, [r4, #5]
    3bde:	71a3      	strb	r3, [r4, #6]
	newFrame->header.macSrcAddr = nwkIb.addr;
    3be0:	4a08      	ldr	r2, [pc, #32]	; (3c04 <nwkTxBroadcastFrame+0x84>)
    3be2:	7813      	ldrb	r3, [r2, #0]
    3be4:	7263      	strb	r3, [r4, #9]
    3be6:	7853      	ldrb	r3, [r2, #1]
    3be8:	72a3      	strb	r3, [r4, #10]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    3bea:	7953      	ldrb	r3, [r2, #5]
    3bec:	3301      	adds	r3, #1
    3bee:	b2db      	uxtb	r3, r3
    3bf0:	7153      	strb	r3, [r2, #5]
    3bf2:	7123      	strb	r3, [r4, #4]
}
    3bf4:	bd70      	pop	{r4, r5, r6, pc}
    3bf6:	46c0      	nop			; (mov r8, r8)
    3bf8:	00002e11 	.word	0x00002e11
    3bfc:	00005c31 	.word	0x00005c31
    3c00:	000051ed 	.word	0x000051ed
    3c04:	2000216c 	.word	0x2000216c

00003c08 <nwkTxAckReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
    3c08:	b570      	push	{r4, r5, r6, lr}
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    3c0a:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3c0c:	2300      	movs	r3, #0
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    3c0e:	2a03      	cmp	r2, #3
    3c10:	d115      	bne.n	3c3e <nwkTxAckReceived+0x36>
    3c12:	e00d      	b.n	3c30 <nwkTxAckReceived+0x28>
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    3c14:	7803      	ldrb	r3, [r0, #0]
    3c16:	2b16      	cmp	r3, #22
    3c18:	d10d      	bne.n	3c36 <nwkTxAckReceived+0x2e>
    3c1a:	7b02      	ldrb	r2, [r0, #12]
    3c1c:	786b      	ldrb	r3, [r5, #1]
    3c1e:	429a      	cmp	r2, r3
    3c20:	d109      	bne.n	3c36 <nwkTxAckReceived+0x2e>
				frame->header.nwkSeq == command->seq) {
			frame->state = NWK_TX_STATE_CONFIRM;
    3c22:	2317      	movs	r3, #23
    3c24:	7003      	strb	r3, [r0, #0]
			frame->tx.control = command->control;
    3c26:	78aa      	ldrb	r2, [r5, #2]
    3c28:	3371      	adds	r3, #113	; 0x71
    3c2a:	54c2      	strb	r2, [r0, r3]
			return true;
    3c2c:	3b87      	subs	r3, #135	; 0x87
    3c2e:	e006      	b.n	3c3e <nwkTxAckReceived+0x36>

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    3c30:	6885      	ldr	r5, [r0, #8]
    3c32:	2000      	movs	r0, #0

	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    3c34:	4c03      	ldr	r4, [pc, #12]	; (3c44 <nwkTxAckReceived+0x3c>)
    3c36:	47a0      	blx	r4
    3c38:	2800      	cmp	r0, #0
    3c3a:	d1eb      	bne.n	3c14 <nwkTxAckReceived+0xc>
			frame->tx.control = command->control;
			return true;
		}
	}

	return false;
    3c3c:	2300      	movs	r3, #0
}
    3c3e:	0018      	movs	r0, r3
    3c40:	bd70      	pop	{r4, r5, r6, pc}
    3c42:	46c0      	nop			; (mov r8, r8)
    3c44:	00002e95 	.word	0x00002e95

00003c48 <nwkTxEncryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxEncryptConf(NwkFrame_t *frame)
{
	frame->state = NWK_TX_STATE_DELAY;
    3c48:	2312      	movs	r3, #18
    3c4a:	7003      	strb	r3, [r0, #0]
}
    3c4c:	4770      	bx	lr
    3c4e:	46c0      	nop			; (mov r8, r8)

00003c50 <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3c50:	4b0d      	ldr	r3, [pc, #52]	; (3c88 <PHY_DataConf+0x38>)
    3c52:	681b      	ldr	r3, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    3c54:	2801      	cmp	r0, #1
    3c56:	d005      	beq.n	3c64 <PHY_DataConf+0x14>
    3c58:	2800      	cmp	r0, #0
    3c5a:	d007      	beq.n	3c6c <PHY_DataConf+0x1c>

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    3c5c:	2221      	movs	r2, #33	; 0x21

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    3c5e:	2802      	cmp	r0, #2
    3c60:	d005      	beq.n	3c6e <PHY_DataConf+0x1e>
    3c62:	e001      	b.n	3c68 <PHY_DataConf+0x18>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    3c64:	2220      	movs	r2, #32
    3c66:	e002      	b.n	3c6e <PHY_DataConf+0x1e>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;

	default:
		return NWK_ERROR_STATUS;
    3c68:	2201      	movs	r2, #1
    3c6a:	e000      	b.n	3c6e <PHY_DataConf+0x1e>
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    3c6c:	2200      	movs	r2, #0

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3c6e:	2185      	movs	r1, #133	; 0x85
    3c70:	545a      	strb	r2, [r3, r1]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    3c72:	2215      	movs	r2, #21
    3c74:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    3c76:	2200      	movs	r2, #0
    3c78:	4b03      	ldr	r3, [pc, #12]	; (3c88 <PHY_DataConf+0x38>)
    3c7a:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    3c7c:	4903      	ldr	r1, [pc, #12]	; (3c8c <PHY_DataConf+0x3c>)
    3c7e:	3258      	adds	r2, #88	; 0x58
    3c80:	5a8b      	ldrh	r3, [r1, r2]
    3c82:	3b01      	subs	r3, #1
    3c84:	528b      	strh	r3, [r1, r2]
}
    3c86:	4770      	bx	lr
    3c88:	20000698 	.word	0x20000698
    3c8c:	2000216c 	.word	0x2000216c

00003c90 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    3c90:	b570      	push	{r4, r5, r6, lr}
	NwkFrame_t *frame = NULL;
    3c92:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3c94:	4d38      	ldr	r5, [pc, #224]	; (3d78 <nwkTxTaskHandler+0xe8>)
		switch (frame->state) {
    3c96:	4e39      	ldr	r6, [pc, #228]	; (3d7c <nwkTxTaskHandler+0xec>)
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3c98:	e068      	b.n	3d6c <nwkTxTaskHandler+0xdc>
		switch (frame->state) {
    3c9a:	7823      	ldrb	r3, [r4, #0]
    3c9c:	3b10      	subs	r3, #16
    3c9e:	b2da      	uxtb	r2, r3
    3ca0:	2a07      	cmp	r2, #7
    3ca2:	d863      	bhi.n	3d6c <nwkTxTaskHandler+0xdc>
    3ca4:	0093      	lsls	r3, r2, #2
    3ca6:	58f3      	ldr	r3, [r6, r3]
    3ca8:	469f      	mov	pc, r3
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    3caa:	2101      	movs	r1, #1
    3cac:	0020      	movs	r0, r4
    3cae:	4b34      	ldr	r3, [pc, #208]	; (3d80 <nwkTxTaskHandler+0xf0>)
    3cb0:	4798      	blx	r3
		}
		break;
    3cb2:	e05b      	b.n	3d6c <nwkTxTaskHandler+0xdc>
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    3cb4:	2386      	movs	r3, #134	; 0x86
    3cb6:	5ce2      	ldrb	r2, [r4, r3]
    3cb8:	3301      	adds	r3, #1
    3cba:	5ce3      	ldrb	r3, [r4, r3]
    3cbc:	021b      	lsls	r3, r3, #8
    3cbe:	4313      	orrs	r3, r2
    3cc0:	d005      	beq.n	3cce <nwkTxTaskHandler+0x3e>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    3cc2:	2311      	movs	r3, #17
    3cc4:	7023      	strb	r3, [r4, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    3cc6:	482f      	ldr	r0, [pc, #188]	; (3d84 <nwkTxTaskHandler+0xf4>)
    3cc8:	4b2f      	ldr	r3, [pc, #188]	; (3d88 <nwkTxTaskHandler+0xf8>)
    3cca:	4798      	blx	r3
    3ccc:	e04e      	b.n	3d6c <nwkTxTaskHandler+0xdc>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    3cce:	2313      	movs	r3, #19
    3cd0:	7023      	strb	r3, [r4, #0]
    3cd2:	e04b      	b.n	3d6c <nwkTxTaskHandler+0xdc>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    3cd4:	4b2d      	ldr	r3, [pc, #180]	; (3d8c <nwkTxTaskHandler+0xfc>)
    3cd6:	681b      	ldr	r3, [r3, #0]
    3cd8:	2b00      	cmp	r3, #0
    3cda:	d147      	bne.n	3d6c <nwkTxTaskHandler+0xdc>
				nwkTxPhyActiveFrame = frame;
    3cdc:	4b2b      	ldr	r3, [pc, #172]	; (3d8c <nwkTxTaskHandler+0xfc>)
    3cde:	601c      	str	r4, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    3ce0:	2314      	movs	r3, #20
    3ce2:	7023      	strb	r3, [r4, #0]
				PHY_DataReq(&(frame->size));
    3ce4:	1c60      	adds	r0, r4, #1
    3ce6:	4b2a      	ldr	r3, [pc, #168]	; (3d90 <nwkTxTaskHandler+0x100>)
    3ce8:	4798      	blx	r3
				nwkIb.lock++;
    3cea:	492a      	ldr	r1, [pc, #168]	; (3d94 <nwkTxTaskHandler+0x104>)
    3cec:	2258      	movs	r2, #88	; 0x58
    3cee:	5a8b      	ldrh	r3, [r1, r2]
    3cf0:	3301      	adds	r3, #1
    3cf2:	528b      	strh	r3, [r1, r2]
    3cf4:	e03a      	b.n	3d6c <nwkTxTaskHandler+0xdc>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3cf6:	2385      	movs	r3, #133	; 0x85
    3cf8:	5ce3      	ldrb	r3, [r4, r3]
    3cfa:	2b00      	cmp	r3, #0
    3cfc:	d11a      	bne.n	3d34 <nwkTxTaskHandler+0xa4>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3cfe:	7b62      	ldrb	r2, [r4, #13]
    3d00:	7ba3      	ldrb	r3, [r4, #14]
    3d02:	021b      	lsls	r3, r3, #8
    3d04:	4923      	ldr	r1, [pc, #140]	; (3d94 <nwkTxTaskHandler+0x104>)
    3d06:	8809      	ldrh	r1, [r1, #0]
    3d08:	4313      	orrs	r3, r2
    3d0a:	4299      	cmp	r1, r3
    3d0c:	d10f      	bne.n	3d2e <nwkTxTaskHandler+0x9e>
    3d0e:	7ae3      	ldrb	r3, [r4, #11]
    3d10:	07db      	lsls	r3, r3, #31
    3d12:	d50c      	bpl.n	3d2e <nwkTxTaskHandler+0x9e>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    3d14:	2316      	movs	r3, #22
    3d16:	7023      	strb	r3, [r4, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    3d18:	2215      	movs	r2, #21
    3d1a:	3370      	adds	r3, #112	; 0x70
    3d1c:	54e2      	strb	r2, [r4, r3]
    3d1e:	2200      	movs	r2, #0
    3d20:	0023      	movs	r3, r4
    3d22:	3386      	adds	r3, #134	; 0x86
    3d24:	705a      	strb	r2, [r3, #1]
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    3d26:	481c      	ldr	r0, [pc, #112]	; (3d98 <nwkTxTaskHandler+0x108>)
    3d28:	4b17      	ldr	r3, [pc, #92]	; (3d88 <nwkTxTaskHandler+0xf8>)
    3d2a:	4798      	blx	r3
    3d2c:	e01e      	b.n	3d6c <nwkTxTaskHandler+0xdc>
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    3d2e:	2317      	movs	r3, #23
    3d30:	7023      	strb	r3, [r4, #0]
    3d32:	e01b      	b.n	3d6c <nwkTxTaskHandler+0xdc>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    3d34:	2317      	movs	r3, #23
    3d36:	7023      	strb	r3, [r4, #0]
    3d38:	e018      	b.n	3d6c <nwkTxTaskHandler+0xdc>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    3d3a:	0020      	movs	r0, r4
    3d3c:	4b17      	ldr	r3, [pc, #92]	; (3d9c <nwkTxTaskHandler+0x10c>)
    3d3e:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    3d40:	2389      	movs	r3, #137	; 0x89
    3d42:	5ce0      	ldrb	r0, [r4, r3]
    3d44:	3301      	adds	r3, #1
    3d46:	5ce2      	ldrb	r2, [r4, r3]
    3d48:	0212      	lsls	r2, r2, #8
    3d4a:	4302      	orrs	r2, r0
    3d4c:	3301      	adds	r3, #1
    3d4e:	5ce3      	ldrb	r3, [r4, r3]
    3d50:	041b      	lsls	r3, r3, #16
    3d52:	4313      	orrs	r3, r2
    3d54:	001a      	movs	r2, r3
    3d56:	238c      	movs	r3, #140	; 0x8c
    3d58:	5ce3      	ldrb	r3, [r4, r3]
    3d5a:	061b      	lsls	r3, r3, #24
    3d5c:	4313      	orrs	r3, r2
    3d5e:	d103      	bne.n	3d68 <nwkTxTaskHandler+0xd8>
				nwkFrameFree(frame);
    3d60:	0020      	movs	r0, r4
    3d62:	4b0f      	ldr	r3, [pc, #60]	; (3da0 <nwkTxTaskHandler+0x110>)
    3d64:	4798      	blx	r3
    3d66:	e001      	b.n	3d6c <nwkTxTaskHandler+0xdc>
			} else {
				frame->tx.confirm(frame);
    3d68:	0020      	movs	r0, r4
    3d6a:	4798      	blx	r3
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3d6c:	0020      	movs	r0, r4
    3d6e:	47a8      	blx	r5
    3d70:	1e04      	subs	r4, r0, #0
    3d72:	d192      	bne.n	3c9a <nwkTxTaskHandler+0xa>

		default:
			break;
		}
	}
}
    3d74:	bd70      	pop	{r4, r5, r6, pc}
    3d76:	46c0      	nop			; (mov r8, r8)
    3d78:	00002e95 	.word	0x00002e95
    3d7c:	0000a894 	.word	0x0000a894
    3d80:	00003781 	.word	0x00003781
    3d84:	2000069c 	.word	0x2000069c
    3d88:	00004155 	.word	0x00004155
    3d8c:	20000698 	.word	0x20000698
    3d90:	00003ee9 	.word	0x00003ee9
    3d94:	2000216c 	.word	0x2000216c
    3d98:	20000684 	.word	0x20000684
    3d9c:	0000309d 	.word	0x0000309d
    3da0:	00002e81 	.word	0x00002e81

00003da4 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    3da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3da6:	0004      	movs	r4, r0

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3da8:	4f0b      	ldr	r7, [pc, #44]	; (3dd8 <phyTrxSetState+0x34>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3daa:	4e0c      	ldr	r6, [pc, #48]	; (3ddc <phyTrxSetState+0x38>)
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3dac:	251f      	movs	r5, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3dae:	2103      	movs	r1, #3
    3db0:	2002      	movs	r0, #2
    3db2:	47b8      	blx	r7
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3db4:	2001      	movs	r0, #1
    3db6:	47b0      	blx	r6
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3db8:	4028      	ands	r0, r5
    3dba:	2808      	cmp	r0, #8
    3dbc:	d1f7      	bne.n	3dae <phyTrxSetState+0xa>

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3dbe:	4f06      	ldr	r7, [pc, #24]	; (3dd8 <phyTrxSetState+0x34>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3dc0:	4e06      	ldr	r6, [pc, #24]	; (3ddc <phyTrxSetState+0x38>)
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3dc2:	251f      	movs	r5, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3dc4:	0021      	movs	r1, r4
    3dc6:	2002      	movs	r0, #2
    3dc8:	47b8      	blx	r7
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3dca:	2001      	movs	r0, #1
    3dcc:	47b0      	blx	r6
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3dce:	4028      	ands	r0, r5
    3dd0:	4284      	cmp	r4, r0
    3dd2:	d1f7      	bne.n	3dc4 <phyTrxSetState+0x20>
}
    3dd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3dd6:	46c0      	nop			; (mov r8, r8)
    3dd8:	000047a1 	.word	0x000047a1
    3ddc:	000046a5 	.word	0x000046a5

00003de0 <phySetRxState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
    3de0:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    3de2:	2008      	movs	r0, #8
    3de4:	4b06      	ldr	r3, [pc, #24]	; (3e00 <phySetRxState+0x20>)
    3de6:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3de8:	200f      	movs	r0, #15
    3dea:	4b06      	ldr	r3, [pc, #24]	; (3e04 <phySetRxState+0x24>)
    3dec:	4798      	blx	r3
{
	phyTrxSetState(TRX_CMD_TRX_OFF);

	phyReadRegister(IRQ_STATUS_REG);

	if (phyRxState) {
    3dee:	4b06      	ldr	r3, [pc, #24]	; (3e08 <phySetRxState+0x28>)
    3df0:	781b      	ldrb	r3, [r3, #0]
    3df2:	2b00      	cmp	r3, #0
    3df4:	d002      	beq.n	3dfc <phySetRxState+0x1c>
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    3df6:	2016      	movs	r0, #22
    3df8:	4b01      	ldr	r3, [pc, #4]	; (3e00 <phySetRxState+0x20>)
    3dfa:	4798      	blx	r3
	}
}
    3dfc:	bd10      	pop	{r4, pc}
    3dfe:	46c0      	nop			; (mov r8, r8)
    3e00:	00003da5 	.word	0x00003da5
    3e04:	000046a5 	.word	0x000046a5
    3e08:	20000731 	.word	0x20000731

00003e0c <PHY_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void PHY_Init(void)
{
    3e0c:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    3e0e:	4b0e      	ldr	r3, [pc, #56]	; (3e48 <PHY_Init+0x3c>)
    3e10:	4798      	blx	r3
	PhyReset();
    3e12:	4b0e      	ldr	r3, [pc, #56]	; (3e4c <PHY_Init+0x40>)
    3e14:	4798      	blx	r3
	phyRxState = false;
    3e16:	2200      	movs	r2, #0
    3e18:	4b0d      	ldr	r3, [pc, #52]	; (3e50 <PHY_Init+0x44>)
    3e1a:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    3e1c:	3201      	adds	r2, #1
    3e1e:	4b0d      	ldr	r3, [pc, #52]	; (3e54 <PHY_Init+0x48>)
    3e20:	701a      	strb	r2, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3e22:	4e0d      	ldr	r6, [pc, #52]	; (3e58 <PHY_Init+0x4c>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3e24:	4d0d      	ldr	r5, [pc, #52]	; (3e5c <PHY_Init+0x50>)
	phyRxState = false;
	phyState = PHY_STATE_IDLE;

	do {phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3e26:	241f      	movs	r4, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3e28:	2108      	movs	r1, #8
    3e2a:	2002      	movs	r0, #2
    3e2c:	47b0      	blx	r6
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3e2e:	2001      	movs	r0, #1
    3e30:	47a8      	blx	r5
	phyRxState = false;
	phyState = PHY_STATE_IDLE;

	do {phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3e32:	4020      	ands	r0, r4
    3e34:	2808      	cmp	r0, #8
    3e36:	d1f7      	bne.n	3e28 <PHY_Init+0x1c>

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3e38:	212e      	movs	r1, #46	; 0x2e
    3e3a:	3804      	subs	r0, #4
    3e3c:	4c06      	ldr	r4, [pc, #24]	; (3e58 <PHY_Init+0x4c>)
    3e3e:	47a0      	blx	r4
    3e40:	21a0      	movs	r1, #160	; 0xa0
    3e42:	200c      	movs	r0, #12
    3e44:	47a0      	blx	r4
			(1 << TX_AUTO_CRC_ON) | (3 << SPI_CMD_MODE) |
			(1 << IRQ_MASK_MODE));

	phyWriteRegister(TRX_CTRL_2_REG,
			(1 << RX_SAFE_MODE) | (1 << OQPSK_SCRAM_EN));
}
    3e46:	bd70      	pop	{r4, r5, r6, pc}
    3e48:	00004559 	.word	0x00004559
    3e4c:	00004675 	.word	0x00004675
    3e50:	20000731 	.word	0x20000731
    3e54:	20000730 	.word	0x20000730
    3e58:	000047a1 	.word	0x000047a1
    3e5c:	000046a5 	.word	0x000046a5

00003e60 <PHY_SetRxState>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
    3e60:	b510      	push	{r4, lr}
	phyRxState = rx;
    3e62:	4b02      	ldr	r3, [pc, #8]	; (3e6c <PHY_SetRxState+0xc>)
    3e64:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    3e66:	4b02      	ldr	r3, [pc, #8]	; (3e70 <PHY_SetRxState+0x10>)
    3e68:	4798      	blx	r3
}
    3e6a:	bd10      	pop	{r4, pc}
    3e6c:	20000731 	.word	0x20000731
    3e70:	00003de1 	.word	0x00003de1

00003e74 <PHY_SetChannel>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
    3e74:	b510      	push	{r4, lr}
    3e76:	0004      	movs	r4, r0
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3e78:	2008      	movs	r0, #8
    3e7a:	4b06      	ldr	r3, [pc, #24]	; (3e94 <PHY_SetChannel+0x20>)
    3e7c:	4798      	blx	r3

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3e7e:	231f      	movs	r3, #31
    3e80:	0001      	movs	r1, r0
    3e82:	4399      	bics	r1, r3
    3e84:	0020      	movs	r0, r4
    3e86:	4308      	orrs	r0, r1
    3e88:	b2c1      	uxtb	r1, r0
    3e8a:	2008      	movs	r0, #8
    3e8c:	4b02      	ldr	r3, [pc, #8]	; (3e98 <PHY_SetChannel+0x24>)
    3e8e:	4798      	blx	r3
{
	uint8_t reg;

	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
}
    3e90:	bd10      	pop	{r4, pc}
    3e92:	46c0      	nop			; (mov r8, r8)
    3e94:	000046a5 	.word	0x000046a5
    3e98:	000047a1 	.word	0x000047a1

00003e9c <PHY_SetPanId>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
    3e9c:	b530      	push	{r4, r5, lr}
    3e9e:	b083      	sub	sp, #12
    3ea0:	466b      	mov	r3, sp
    3ea2:	1d9d      	adds	r5, r3, #6
    3ea4:	80d8      	strh	r0, [r3, #6]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3ea6:	b2c1      	uxtb	r1, r0
    3ea8:	2022      	movs	r0, #34	; 0x22
    3eaa:	4c03      	ldr	r4, [pc, #12]	; (3eb8 <PHY_SetPanId+0x1c>)
    3eac:	47a0      	blx	r4
    3eae:	7869      	ldrb	r1, [r5, #1]
    3eb0:	2023      	movs	r0, #35	; 0x23
    3eb2:	47a0      	blx	r4
{
	uint8_t *d = (uint8_t *)&panId;

	phyWriteRegister(PAN_ID_0_REG, d[0]);
	phyWriteRegister(PAN_ID_1_REG, d[1]);
}
    3eb4:	b003      	add	sp, #12
    3eb6:	bd30      	pop	{r4, r5, pc}
    3eb8:	000047a1 	.word	0x000047a1

00003ebc <PHY_SetShortAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
    3ebc:	b570      	push	{r4, r5, r6, lr}
    3ebe:	b082      	sub	sp, #8
    3ec0:	466b      	mov	r3, sp
    3ec2:	1d9c      	adds	r4, r3, #6
    3ec4:	80d8      	strh	r0, [r3, #6]
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    3ec6:	b2c5      	uxtb	r5, r0

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3ec8:	0029      	movs	r1, r5
    3eca:	2020      	movs	r0, #32
    3ecc:	4e05      	ldr	r6, [pc, #20]	; (3ee4 <PHY_SetShortAddr+0x28>)
    3ece:	47b0      	blx	r6
void PHY_SetShortAddr(uint16_t addr)
{
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    3ed0:	7864      	ldrb	r4, [r4, #1]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3ed2:	0021      	movs	r1, r4
    3ed4:	2021      	movs	r0, #33	; 0x21
    3ed6:	47b0      	blx	r6
    3ed8:	192c      	adds	r4, r5, r4
    3eda:	b2e1      	uxtb	r1, r4
    3edc:	202d      	movs	r0, #45	; 0x2d
    3ede:	47b0      	blx	r6
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
}
    3ee0:	b002      	add	sp, #8
    3ee2:	bd70      	pop	{r4, r5, r6, pc}
    3ee4:	000047a1 	.word	0x000047a1

00003ee8 <PHY_DataReq>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_DataReq(uint8_t *data)
{
    3ee8:	b510      	push	{r4, lr}
    3eea:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    3eec:	2019      	movs	r0, #25
    3eee:	4b0c      	ldr	r3, [pc, #48]	; (3f20 <PHY_DataReq+0x38>)
    3ef0:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3ef2:	200f      	movs	r0, #15
    3ef4:	4b0b      	ldr	r3, [pc, #44]	; (3f24 <PHY_DataReq+0x3c>)
    3ef6:	4798      	blx	r3
	phyReadRegister(IRQ_STATUS_REG);

	/* size of the buffer is sent as first byte of the data
	 * and data starts from second byte.
	 */
	data[0] += 2;
    3ef8:	7821      	ldrb	r1, [r4, #0]
    3efa:	1c8b      	adds	r3, r1, #2
    3efc:	7023      	strb	r3, [r4, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    3efe:	3101      	adds	r1, #1
    3f00:	b2c9      	uxtb	r1, r1
    3f02:	0020      	movs	r0, r4
    3f04:	4b08      	ldr	r3, [pc, #32]	; (3f28 <PHY_DataReq+0x40>)
    3f06:	4798      	blx	r3

	phyState = PHY_STATE_TX_WAIT_END;
    3f08:	2203      	movs	r2, #3
    3f0a:	4b08      	ldr	r3, [pc, #32]	; (3f2c <PHY_DataReq+0x44>)
    3f0c:	701a      	strb	r2, [r3, #0]
    3f0e:	4b08      	ldr	r3, [pc, #32]	; (3f30 <PHY_DataReq+0x48>)
    3f10:	2280      	movs	r2, #128	; 0x80
    3f12:	0352      	lsls	r2, r2, #13
    3f14:	619a      	str	r2, [r3, #24]

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
    3f16:	46c0      	nop			; (mov r8, r8)
    3f18:	46c0      	nop			; (mov r8, r8)
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3f1a:	615a      	str	r2, [r3, #20]

	TRX_SLP_TR_HIGH();
	TRX_TRIG_DELAY();
	TRX_SLP_TR_LOW();
}
    3f1c:	bd10      	pop	{r4, pc}
    3f1e:	46c0      	nop			; (mov r8, r8)
    3f20:	00003da5 	.word	0x00003da5
    3f24:	000046a5 	.word	0x000046a5
    3f28:	000049d1 	.word	0x000049d1
    3f2c:	20000730 	.word	0x20000730
    3f30:	41004400 	.word	0x41004400

00003f34 <PHY_EncryptReq>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_EncryptReq(uint8_t *text, uint8_t *key)
{
    3f34:	b510      	push	{r4, lr}
    3f36:	0004      	movs	r4, r0
    3f38:	0008      	movs	r0, r1
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    3f3a:	2200      	movs	r2, #0
    3f3c:	2100      	movs	r1, #0
    3f3e:	4b05      	ldr	r3, [pc, #20]	; (3f54 <PHY_EncryptReq+0x20>)
    3f40:	4798      	blx	r3
#if (SAL_TYPE == AT86RF2xx)
	sal_aes_wrrd(text, NULL);
    3f42:	2100      	movs	r1, #0
    3f44:	0020      	movs	r0, r4
    3f46:	4b04      	ldr	r3, [pc, #16]	; (3f58 <PHY_EncryptReq+0x24>)
    3f48:	4798      	blx	r3
#else
	sal_aes_exec(text);
#endif
	sal_aes_read(text);
    3f4a:	0020      	movs	r0, r4
    3f4c:	4b03      	ldr	r3, [pc, #12]	; (3f5c <PHY_EncryptReq+0x28>)
    3f4e:	4798      	blx	r3
}
    3f50:	bd10      	pop	{r4, pc}
    3f52:	46c0      	nop			; (mov r8, r8)
    3f54:	000043f1 	.word	0x000043f1
    3f58:	00004385 	.word	0x00004385
    3f5c:	00004529 	.word	0x00004529

00003f60 <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    3f60:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f62:	b085      	sub	sp, #20
	if (PHY_STATE_SLEEP == phyState) {
    3f64:	4b26      	ldr	r3, [pc, #152]	; (4000 <PHY_TaskHandler+0xa0>)
    3f66:	781b      	ldrb	r3, [r3, #0]
    3f68:	2b02      	cmp	r3, #2
    3f6a:	d047      	beq.n	3ffc <PHY_TaskHandler+0x9c>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3f6c:	200f      	movs	r0, #15
    3f6e:	4b25      	ldr	r3, [pc, #148]	; (4004 <PHY_TaskHandler+0xa4>)
    3f70:	4798      	blx	r3
{
	if (PHY_STATE_SLEEP == phyState) {
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    3f72:	0703      	lsls	r3, r0, #28
    3f74:	d542      	bpl.n	3ffc <PHY_TaskHandler+0x9c>
		if (PHY_STATE_IDLE == phyState) {
    3f76:	4b22      	ldr	r3, [pc, #136]	; (4000 <PHY_TaskHandler+0xa0>)
    3f78:	781b      	ldrb	r3, [r3, #0]
    3f7a:	2b01      	cmp	r3, #1
    3f7c:	d124      	bne.n	3fc8 <PHY_TaskHandler+0x68>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3f7e:	2007      	movs	r0, #7
    3f80:	4b20      	ldr	r3, [pc, #128]	; (4004 <PHY_TaskHandler+0xa4>)
    3f82:	4798      	blx	r3
    3f84:	0005      	movs	r5, r0
			uint8_t size;
			int8_t rssi;

			rssi = (int8_t)phyReadRegister(PHY_ED_LEVEL_REG);

			trx_frame_read(&size, 1);
    3f86:	466b      	mov	r3, sp
    3f88:	1ddc      	adds	r4, r3, #7
    3f8a:	2101      	movs	r1, #1
    3f8c:	0020      	movs	r0, r4
    3f8e:	4f1e      	ldr	r7, [pc, #120]	; (4008 <PHY_TaskHandler+0xa8>)
    3f90:	47b8      	blx	r7

			trx_frame_read(phyRxBuffer, size + 2);
    3f92:	7821      	ldrb	r1, [r4, #0]
    3f94:	3102      	adds	r1, #2
    3f96:	b2c9      	uxtb	r1, r1
    3f98:	4e1c      	ldr	r6, [pc, #112]	; (400c <PHY_TaskHandler+0xac>)
    3f9a:	0030      	movs	r0, r6
    3f9c:	47b8      	blx	r7

			ind.data = phyRxBuffer + 1;
    3f9e:	a802      	add	r0, sp, #8
    3fa0:	1c73      	adds	r3, r6, #1
    3fa2:	9302      	str	r3, [sp, #8]

			ind.size = size - PHY_CRC_SIZE;
    3fa4:	7823      	ldrb	r3, [r4, #0]
    3fa6:	1e9a      	subs	r2, r3, #2
    3fa8:	7102      	strb	r2, [r0, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    3faa:	18f3      	adds	r3, r6, r3
    3fac:	785b      	ldrb	r3, [r3, #1]
    3fae:	7143      	strb	r3, [r0, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    3fb0:	3d5b      	subs	r5, #91	; 0x5b
    3fb2:	7185      	strb	r5, [r0, #6]
			PHY_DataInd(&ind);
    3fb4:	4b16      	ldr	r3, [pc, #88]	; (4010 <PHY_TaskHandler+0xb0>)
    3fb6:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3fb8:	4d12      	ldr	r5, [pc, #72]	; (4004 <PHY_TaskHandler+0xa4>)

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    3fba:	241f      	movs	r4, #31
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3fbc:	2001      	movs	r0, #1
    3fbe:	47a8      	blx	r5

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    3fc0:	4020      	ands	r0, r4
    3fc2:	2816      	cmp	r0, #22
    3fc4:	d1fa      	bne.n	3fbc <PHY_TaskHandler+0x5c>
    3fc6:	e019      	b.n	3ffc <PHY_TaskHandler+0x9c>
			ind.lqi  = phyRxBuffer[size + 1];
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    3fc8:	2b03      	cmp	r3, #3
    3fca:	d117      	bne.n	3ffc <PHY_TaskHandler+0x9c>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3fcc:	2002      	movs	r0, #2
    3fce:	4b0d      	ldr	r3, [pc, #52]	; (4004 <PHY_TaskHandler+0xa4>)
    3fd0:	4798      	blx	r3
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
			uint8_t status
    3fd2:	0940      	lsrs	r0, r0, #5
    3fd4:	b2c4      	uxtb	r4, r0
				= (phyReadRegister(TRX_STATE_REG) >>
					TRAC_STATUS) & 7;

			if (TRAC_STATUS_SUCCESS == status) {
    3fd6:	2c00      	cmp	r4, #0
    3fd8:	d008      	beq.n	3fec <PHY_TaskHandler+0x8c>
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    3fda:	2c03      	cmp	r4, #3
    3fdc:	d005      	beq.n	3fea <PHY_TaskHandler+0x8a>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
			} else if (TRAC_STATUS_NO_ACK == status) {
				status = PHY_STATUS_NO_ACK;
			} else {
				status = PHY_STATUS_ERROR;
    3fde:	3c05      	subs	r4, #5
    3fe0:	4263      	negs	r3, r4
    3fe2:	4163      	adcs	r3, r4
    3fe4:	2403      	movs	r4, #3
    3fe6:	1ae4      	subs	r4, r4, r3
    3fe8:	e000      	b.n	3fec <PHY_TaskHandler+0x8c>

			if (TRAC_STATUS_SUCCESS == status) {
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    3fea:	2401      	movs	r4, #1
				status = PHY_STATUS_NO_ACK;
			} else {
				status = PHY_STATUS_ERROR;
			}

			phySetRxState();
    3fec:	4b09      	ldr	r3, [pc, #36]	; (4014 <PHY_TaskHandler+0xb4>)
    3fee:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    3ff0:	2201      	movs	r2, #1
    3ff2:	4b03      	ldr	r3, [pc, #12]	; (4000 <PHY_TaskHandler+0xa0>)
    3ff4:	701a      	strb	r2, [r3, #0]

			PHY_DataConf(status);
    3ff6:	0020      	movs	r0, r4
    3ff8:	4b07      	ldr	r3, [pc, #28]	; (4018 <PHY_TaskHandler+0xb8>)
    3ffa:	4798      	blx	r3
		}
	}
}
    3ffc:	b005      	add	sp, #20
    3ffe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4000:	20000730 	.word	0x20000730
    4004:	000046a5 	.word	0x000046a5
    4008:	000048a1 	.word	0x000048a1
    400c:	200006b0 	.word	0x200006b0
    4010:	00003319 	.word	0x00003319
    4014:	00003de1 	.word	0x00003de1
    4018:	00003c51 	.word	0x00003c51

0000401c <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    401c:	b510      	push	{r4, lr}
	SYS_TimerInit();
    401e:	4b04      	ldr	r3, [pc, #16]	; (4030 <SYS_Init+0x14>)
    4020:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    4022:	4b04      	ldr	r3, [pc, #16]	; (4034 <SYS_Init+0x18>)
    4024:	4798      	blx	r3
#endif
	PHY_Init();
    4026:	4b04      	ldr	r3, [pc, #16]	; (4038 <SYS_Init+0x1c>)
    4028:	4798      	blx	r3
	NWK_Init();
    402a:	4b04      	ldr	r3, [pc, #16]	; (403c <SYS_Init+0x20>)
    402c:	4798      	blx	r3
}
    402e:	bd10      	pop	{r4, pc}
    4030:	000040ed 	.word	0x000040ed
    4034:	00004381 	.word	0x00004381
    4038:	00003e0d 	.word	0x00003e0d
    403c:	00002b89 	.word	0x00002b89

00004040 <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    4040:	b510      	push	{r4, lr}
	PHY_TaskHandler();
    4042:	4b03      	ldr	r3, [pc, #12]	; (4050 <SYS_TaskHandler+0x10>)
    4044:	4798      	blx	r3
	NWK_TaskHandler();
    4046:	4b03      	ldr	r3, [pc, #12]	; (4054 <SYS_TaskHandler+0x14>)
    4048:	4798      	blx	r3
	SYS_TimerTaskHandler();
    404a:	4b03      	ldr	r3, [pc, #12]	; (4058 <SYS_TaskHandler+0x18>)
    404c:	4798      	blx	r3
}
    404e:	bd10      	pop	{r4, pc}
    4050:	00003f61 	.word	0x00003f61
    4054:	00002c15 	.word	0x00002c15
    4058:	00004171 	.word	0x00004171

0000405c <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    405c:	b510      	push	{r4, lr}
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    405e:	4b02      	ldr	r3, [pc, #8]	; (4068 <SYS_EncryptReq+0xc>)
    4060:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    4062:	4b02      	ldr	r3, [pc, #8]	; (406c <SYS_EncryptReq+0x10>)
    4064:	4798      	blx	r3
}
    4066:	bd10      	pop	{r4, pc}
    4068:	00003f35 	.word	0x00003f35
    406c:	0000379d 	.word	0x0000379d

00004070 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    4070:	b530      	push	{r4, r5, lr}
	if (timers) {
    4072:	4b15      	ldr	r3, [pc, #84]	; (40c8 <placeTimer+0x58>)
    4074:	681d      	ldr	r5, [r3, #0]
    4076:	2d00      	cmp	r5, #0
    4078:	d01e      	beq.n	40b8 <placeTimer+0x48>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    407a:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    407c:	6869      	ldr	r1, [r5, #4]
    407e:	428a      	cmp	r2, r1
    4080:	d305      	bcc.n	408e <placeTimer+0x1e>
    4082:	002c      	movs	r4, r5
    4084:	e009      	b.n	409a <placeTimer+0x2a>
    4086:	6859      	ldr	r1, [r3, #4]
    4088:	4291      	cmp	r1, r2
    408a:	d905      	bls.n	4098 <placeTimer+0x28>
    408c:	e001      	b.n	4092 <placeTimer+0x22>
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    408e:	002b      	movs	r3, r5
/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
    4090:	2400      	movs	r4, #0
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
				t->timeout -= timeout;
    4092:	1a89      	subs	r1, r1, r2
    4094:	6059      	str	r1, [r3, #4]
				break;
    4096:	e004      	b.n	40a2 <placeTimer+0x32>
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    4098:	001c      	movs	r4, r3
			if (timeout < t->timeout) {
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    409a:	1a52      	subs	r2, r2, r1
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    409c:	6823      	ldr	r3, [r4, #0]
    409e:	2b00      	cmp	r3, #0
    40a0:	d1f1      	bne.n	4086 <placeTimer+0x16>
			}

			prev = t;
		}

		timer->timeout = timeout;
    40a2:	6042      	str	r2, [r0, #4]

		if (prev) {
    40a4:	2c00      	cmp	r4, #0
    40a6:	d003      	beq.n	40b0 <placeTimer+0x40>
			timer->next = prev->next;
    40a8:	6823      	ldr	r3, [r4, #0]
    40aa:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    40ac:	6020      	str	r0, [r4, #0]
    40ae:	e009      	b.n	40c4 <placeTimer+0x54>
		} else {
			timer->next = timers;
    40b0:	6005      	str	r5, [r0, #0]
			timers = timer;
    40b2:	4b05      	ldr	r3, [pc, #20]	; (40c8 <placeTimer+0x58>)
    40b4:	6018      	str	r0, [r3, #0]
    40b6:	e005      	b.n	40c4 <placeTimer+0x54>
		}
	} else {
		timer->next = NULL;
    40b8:	2300      	movs	r3, #0
    40ba:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    40bc:	6883      	ldr	r3, [r0, #8]
    40be:	6043      	str	r3, [r0, #4]
		timers = timer;
    40c0:	4b01      	ldr	r3, [pc, #4]	; (40c8 <placeTimer+0x58>)
    40c2:	6018      	str	r0, [r3, #0]
	}
}
    40c4:	bd30      	pop	{r4, r5, pc}
    40c6:	46c0      	nop			; (mov r8, r8)
    40c8:	20000734 	.word	0x20000734

000040cc <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    40cc:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    40ce:	4a04      	ldr	r2, [pc, #16]	; (40e0 <SYS_HwExpiry_Cb+0x14>)
    40d0:	7813      	ldrb	r3, [r2, #0]
    40d2:	3301      	adds	r3, #1
    40d4:	b2db      	uxtb	r3, r3
    40d6:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    40d8:	4802      	ldr	r0, [pc, #8]	; (40e4 <SYS_HwExpiry_Cb+0x18>)
    40da:	4b03      	ldr	r3, [pc, #12]	; (40e8 <SYS_HwExpiry_Cb+0x1c>)
    40dc:	4798      	blx	r3
}
    40de:	bd10      	pop	{r4, pc}
    40e0:	200021c8 	.word	0x200021c8
    40e4:	00002710 	.word	0x00002710
    40e8:	000050a5 	.word	0x000050a5

000040ec <SYS_TimerInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
    40ec:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    40ee:	2400      	movs	r4, #0
    40f0:	4b06      	ldr	r3, [pc, #24]	; (410c <SYS_TimerInit+0x20>)
    40f2:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    40f4:	4806      	ldr	r0, [pc, #24]	; (4110 <SYS_TimerInit+0x24>)
    40f6:	4b07      	ldr	r3, [pc, #28]	; (4114 <SYS_TimerInit+0x28>)
    40f8:	4798      	blx	r3
	common_tc_init();
    40fa:	4b07      	ldr	r3, [pc, #28]	; (4118 <SYS_TimerInit+0x2c>)
    40fc:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    40fe:	4807      	ldr	r0, [pc, #28]	; (411c <SYS_TimerInit+0x30>)
    4100:	4b07      	ldr	r3, [pc, #28]	; (4120 <SYS_TimerInit+0x34>)
    4102:	4798      	blx	r3
	timers = NULL;
    4104:	4b07      	ldr	r3, [pc, #28]	; (4124 <SYS_TimerInit+0x38>)
    4106:	601c      	str	r4, [r3, #0]
}
    4108:	bd10      	pop	{r4, pc}
    410a:	46c0      	nop			; (mov r8, r8)
    410c:	200021c8 	.word	0x200021c8
    4110:	000040cd 	.word	0x000040cd
    4114:	00005195 	.word	0x00005195
    4118:	00005111 	.word	0x00005111
    411c:	00002710 	.word	0x00002710
    4120:	000050a5 	.word	0x000050a5
    4124:	20000734 	.word	0x20000734

00004128 <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4128:	4b09      	ldr	r3, [pc, #36]	; (4150 <SYS_TimerStarted+0x28>)
    412a:	681b      	ldr	r3, [r3, #0]
    412c:	2b00      	cmp	r3, #0
    412e:	d009      	beq.n	4144 <SYS_TimerStarted+0x1c>
		if (t == timer) {
    4130:	4283      	cmp	r3, r0
    4132:	d102      	bne.n	413a <SYS_TimerStarted+0x12>
    4134:	e008      	b.n	4148 <SYS_TimerStarted+0x20>
    4136:	4298      	cmp	r0, r3
    4138:	d008      	beq.n	414c <SYS_TimerStarted+0x24>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    413a:	681b      	ldr	r3, [r3, #0]
    413c:	2b00      	cmp	r3, #0
    413e:	d1fa      	bne.n	4136 <SYS_TimerStarted+0xe>
		if (t == timer) {
			return true;
		}
	}
	return false;
    4140:	2000      	movs	r0, #0
    4142:	e004      	b.n	414e <SYS_TimerStarted+0x26>
    4144:	2000      	movs	r0, #0
    4146:	e002      	b.n	414e <SYS_TimerStarted+0x26>
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
		if (t == timer) {
			return true;
    4148:	2001      	movs	r0, #1
    414a:	e000      	b.n	414e <SYS_TimerStarted+0x26>
    414c:	2001      	movs	r0, #1
		}
	}
	return false;
}
    414e:	4770      	bx	lr
    4150:	20000734 	.word	0x20000734

00004154 <SYS_TimerStart>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    4154:	b510      	push	{r4, lr}
    4156:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    4158:	4b03      	ldr	r3, [pc, #12]	; (4168 <SYS_TimerStart+0x14>)
    415a:	4798      	blx	r3
    415c:	2800      	cmp	r0, #0
    415e:	d102      	bne.n	4166 <SYS_TimerStart+0x12>
		placeTimer(timer);
    4160:	0020      	movs	r0, r4
    4162:	4b02      	ldr	r3, [pc, #8]	; (416c <SYS_TimerStart+0x18>)
    4164:	4798      	blx	r3
	}
}
    4166:	bd10      	pop	{r4, pc}
    4168:	00004129 	.word	0x00004129
    416c:	00004071 	.word	0x00004071

00004170 <SYS_TimerTaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    4170:	b5f0      	push	{r4, r5, r6, r7, lr}
    4172:	b083      	sub	sp, #12
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    4174:	4b1c      	ldr	r3, [pc, #112]	; (41e8 <SYS_TimerTaskHandler+0x78>)
    4176:	781b      	ldrb	r3, [r3, #0]
    4178:	2b00      	cmp	r3, #0
    417a:	d033      	beq.n	41e4 <SYS_TimerTaskHandler+0x74>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    417c:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4180:	4253      	negs	r3, r2
    4182:	4153      	adcs	r3, r2
    4184:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    4186:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    4188:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    418c:	2200      	movs	r2, #0
    418e:	4b17      	ldr	r3, [pc, #92]	; (41ec <SYS_TimerTaskHandler+0x7c>)
    4190:	701a      	strb	r2, [r3, #0]
	return flags;
    4192:	9901      	ldr	r1, [sp, #4]
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
	cnt = SysTimerIrqCount;
    4194:	4b14      	ldr	r3, [pc, #80]	; (41e8 <SYS_TimerTaskHandler+0x78>)
    4196:	781d      	ldrb	r5, [r3, #0]
    4198:	b2ed      	uxtb	r5, r5
	SysTimerIrqCount = 0;
    419a:	701a      	strb	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    419c:	2900      	cmp	r1, #0
    419e:	d005      	beq.n	41ac <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    41a0:	3201      	adds	r2, #1
    41a2:	4b12      	ldr	r3, [pc, #72]	; (41ec <SYS_TimerTaskHandler+0x7c>)
    41a4:	701a      	strb	r2, [r3, #0]
    41a6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    41aa:	b662      	cpsie	i
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;
    41ac:	00ab      	lsls	r3, r5, #2
    41ae:	195d      	adds	r5, r3, r5
    41b0:	006d      	lsls	r5, r5, #1

	while (timers && (timers->timeout <= elapsed)) {
    41b2:	4e0f      	ldr	r6, [pc, #60]	; (41f0 <SYS_TimerTaskHandler+0x80>)
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
		timers = timers->next;
    41b4:	0037      	movs	r7, r6
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    41b6:	e00d      	b.n	41d4 <SYS_TimerTaskHandler+0x64>
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
    41b8:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    41ba:	6823      	ldr	r3, [r4, #0]
    41bc:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    41be:	7b23      	ldrb	r3, [r4, #12]
    41c0:	2b01      	cmp	r3, #1
    41c2:	d102      	bne.n	41ca <SYS_TimerTaskHandler+0x5a>
			placeTimer(timer);
    41c4:	0020      	movs	r0, r4
    41c6:	4b0b      	ldr	r3, [pc, #44]	; (41f4 <SYS_TimerTaskHandler+0x84>)
    41c8:	4798      	blx	r3
		}

		if (timer->handler) {
    41ca:	6923      	ldr	r3, [r4, #16]
    41cc:	2b00      	cmp	r3, #0
    41ce:	d001      	beq.n	41d4 <SYS_TimerTaskHandler+0x64>
			timer->handler(timer);
    41d0:	0020      	movs	r0, r4
    41d2:	4798      	blx	r3
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    41d4:	6834      	ldr	r4, [r6, #0]
    41d6:	2c00      	cmp	r4, #0
    41d8:	d004      	beq.n	41e4 <SYS_TimerTaskHandler+0x74>
    41da:	6863      	ldr	r3, [r4, #4]
    41dc:	429d      	cmp	r5, r3
    41de:	d2eb      	bcs.n	41b8 <SYS_TimerTaskHandler+0x48>
			timer->handler(timer);
		}
	}

	if (timers) {
		timers->timeout -= elapsed;
    41e0:	1b5d      	subs	r5, r3, r5
    41e2:	6065      	str	r5, [r4, #4]
	}
}
    41e4:	b003      	add	sp, #12
    41e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    41e8:	200021c8 	.word	0x200021c8
    41ec:	20000008 	.word	0x20000008
    41f0:	20000734 	.word	0x20000734
    41f4:	00004071 	.word	0x00004071

000041f8 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    41f8:	b510      	push	{r4, lr}
	tmr_cca_callback();
    41fa:	4b01      	ldr	r3, [pc, #4]	; (4200 <tc_cca_callback+0x8>)
    41fc:	4798      	blx	r3
}
    41fe:	bd10      	pop	{r4, pc}
    4200:	00005179 	.word	0x00005179

00004204 <tc_ovf_callback>:
{
	cpu_irq_restore((uint32_t)flags);
}

static void tc_ovf_callback(struct tc_module *const module_instance)
{
    4204:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    4206:	4b01      	ldr	r3, [pc, #4]	; (420c <tc_ovf_callback+0x8>)
    4208:	4798      	blx	r3
}
    420a:	bd10      	pop	{r4, pc}
    420c:	00005131 	.word	0x00005131

00004210 <tmr_read_count>:
#endif

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    4210:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    4212:	4802      	ldr	r0, [pc, #8]	; (421c <tmr_read_count+0xc>)
    4214:	4b02      	ldr	r3, [pc, #8]	; (4220 <tmr_read_count+0x10>)
    4216:	4798      	blx	r3
    4218:	b280      	uxth	r0, r0
}
    421a:	bd10      	pop	{r4, pc}
    421c:	20002200 	.word	0x20002200
    4220:	00002939 	.word	0x00002939

00004224 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    4224:	4b03      	ldr	r3, [pc, #12]	; (4234 <tmr_disable_cc_interrupt+0x10>)
    4226:	2110      	movs	r1, #16
    4228:	681a      	ldr	r2, [r3, #0]
    422a:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    422c:	7e5a      	ldrb	r2, [r3, #25]
    422e:	438a      	bics	r2, r1
    4230:	765a      	strb	r2, [r3, #25]
/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
	tc_disable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    4232:	4770      	bx	lr
    4234:	20002200 	.word	0x20002200

00004238 <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    4238:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    423a:	4c0a      	ldr	r4, [pc, #40]	; (4264 <tmr_enable_cc_interrupt+0x2c>)
    423c:	6820      	ldr	r0, [r4, #0]
    423e:	4b0a      	ldr	r3, [pc, #40]	; (4268 <tmr_enable_cc_interrupt+0x30>)
    4240:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    4242:	4b0a      	ldr	r3, [pc, #40]	; (426c <tmr_enable_cc_interrupt+0x34>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4244:	5c1b      	ldrb	r3, [r3, r0]
    4246:	221f      	movs	r2, #31
    4248:	401a      	ands	r2, r3
    424a:	2301      	movs	r3, #1
    424c:	4093      	lsls	r3, r2
    424e:	4a08      	ldr	r2, [pc, #32]	; (4270 <tmr_enable_cc_interrupt+0x38>)
    4250:	6013      	str	r3, [r2, #0]
	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    4252:	7e62      	ldrb	r2, [r4, #25]
    4254:	2310      	movs	r3, #16
    4256:	4313      	orrs	r3, r2
    4258:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    425a:	6823      	ldr	r3, [r4, #0]
    425c:	2210      	movs	r2, #16
    425e:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    4260:	bd10      	pop	{r4, pc}
    4262:	46c0      	nop			; (mov r8, r8)
    4264:	20002200 	.word	0x20002200
    4268:	00002685 	.word	0x00002685
    426c:	0000a8b4 	.word	0x0000a8b4
    4270:	e000e100 	.word	0xe000e100

00004274 <tmr_write_cmpreg>:
}

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    4274:	b510      	push	{r4, lr}
    4276:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    4278:	2100      	movs	r1, #0
    427a:	4802      	ldr	r0, [pc, #8]	; (4284 <tmr_write_cmpreg+0x10>)
    427c:	4b02      	ldr	r3, [pc, #8]	; (4288 <tmr_write_cmpreg+0x14>)
    427e:	4798      	blx	r3
			(uint32_t)compare_value);
}
    4280:	bd10      	pop	{r4, pc}
    4282:	46c0      	nop			; (mov r8, r8)
    4284:	20002200 	.word	0x20002200
    4288:	00002969 	.word	0x00002969

0000428c <tmr_init>:
}

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    428c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    428e:	464f      	mov	r7, r9
    4290:	4646      	mov	r6, r8
    4292:	b4c0      	push	{r6, r7}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    4294:	4a2d      	ldr	r2, [pc, #180]	; (434c <tmr_init+0xc0>)
    4296:	2300      	movs	r3, #0
    4298:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    429a:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    429c:	2100      	movs	r1, #0
    429e:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    42a0:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    42a2:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    42a4:	7051      	strb	r1, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    42a6:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    42a8:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    42aa:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    42ac:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    42ae:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    42b0:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    42b2:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    42b4:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    42b6:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    42b8:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    42ba:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    42bc:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    42be:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    42c0:	3b01      	subs	r3, #1
    42c2:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    42c4:	4c22      	ldr	r4, [pc, #136]	; (4350 <tmr_init+0xc4>)
    42c6:	4923      	ldr	r1, [pc, #140]	; (4354 <tmr_init+0xc8>)
    42c8:	0020      	movs	r0, r4
    42ca:	4b23      	ldr	r3, [pc, #140]	; (4358 <tmr_init+0xcc>)
    42cc:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    42ce:	2200      	movs	r2, #0
    42d0:	4922      	ldr	r1, [pc, #136]	; (435c <tmr_init+0xd0>)
    42d2:	0020      	movs	r0, r4
    42d4:	4d22      	ldr	r5, [pc, #136]	; (4360 <tmr_init+0xd4>)
    42d6:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    42d8:	2202      	movs	r2, #2
    42da:	4922      	ldr	r1, [pc, #136]	; (4364 <tmr_init+0xd8>)
    42dc:	0020      	movs	r0, r4
    42de:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    42e0:	6820      	ldr	r0, [r4, #0]
    42e2:	4b21      	ldr	r3, [pc, #132]	; (4368 <tmr_init+0xdc>)
    42e4:	4699      	mov	r9, r3
    42e6:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    42e8:	4b20      	ldr	r3, [pc, #128]	; (436c <tmr_init+0xe0>)
    42ea:	4698      	mov	r8, r3
    42ec:	5c1b      	ldrb	r3, [r3, r0]
    42ee:	271f      	movs	r7, #31
    42f0:	403b      	ands	r3, r7
    42f2:	2501      	movs	r5, #1
    42f4:	002a      	movs	r2, r5
    42f6:	409a      	lsls	r2, r3
    42f8:	4e1d      	ldr	r6, [pc, #116]	; (4370 <tmr_init+0xe4>)
    42fa:	6032      	str	r2, [r6, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    42fc:	7e62      	ldrb	r2, [r4, #25]
    42fe:	2301      	movs	r3, #1
    4300:	4313      	orrs	r3, r2
    4302:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    4304:	6823      	ldr	r3, [r4, #0]
    4306:	735d      	strb	r5, [r3, #13]
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    4308:	0018      	movs	r0, r3
    430a:	47c8      	blx	r9
    430c:	4643      	mov	r3, r8
    430e:	5c1b      	ldrb	r3, [r3, r0]
    4310:	403b      	ands	r3, r7
    4312:	409d      	lsls	r5, r3
    4314:	6035      	str	r5, [r6, #0]

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    4316:	7e62      	ldrb	r2, [r4, #25]
    4318:	2310      	movs	r3, #16
    431a:	4313      	orrs	r3, r2
    431c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    431e:	6822      	ldr	r2, [r4, #0]
    4320:	2310      	movs	r3, #16
    4322:	7353      	strb	r3, [r2, #13]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    4324:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4326:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    4328:	438b      	bics	r3, r1
    432a:	d1fc      	bne.n	4326 <tmr_init+0x9a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    432c:	8811      	ldrh	r1, [r2, #0]
    432e:	3302      	adds	r3, #2
    4330:	430b      	orrs	r3, r1
    4332:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    4334:	2000      	movs	r0, #0
    4336:	4b0f      	ldr	r3, [pc, #60]	; (4374 <tmr_init+0xe8>)
    4338:	4798      	blx	r3
	#endif
	return timer_multiplier;
    433a:	490f      	ldr	r1, [pc, #60]	; (4378 <tmr_init+0xec>)
    433c:	4b0f      	ldr	r3, [pc, #60]	; (437c <tmr_init+0xf0>)
    433e:	4798      	blx	r3
    4340:	b2c0      	uxtb	r0, r0
}
    4342:	bc0c      	pop	{r2, r3}
    4344:	4690      	mov	r8, r2
    4346:	4699      	mov	r9, r3
    4348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    434a:	46c0      	nop			; (mov r8, r8)
    434c:	200021cc 	.word	0x200021cc
    4350:	20002200 	.word	0x20002200
    4354:	42002c00 	.word	0x42002c00
    4358:	000026bd 	.word	0x000026bd
    435c:	00004205 	.word	0x00004205
    4360:	000025c9 	.word	0x000025c9
    4364:	000041f9 	.word	0x000041f9
    4368:	00002685 	.word	0x00002685
    436c:	0000a8b4 	.word	0x0000a8b4
    4370:	e000e100 	.word	0xe000e100
    4374:	00002359 	.word	0x00002359
    4378:	000f4240 	.word	0x000f4240
    437c:	00007c3d 	.word	0x00007c3d

00004380 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    4380:	4770      	bx	lr
    4382:	46c0      	nop			; (mov r8, r8)

00004384 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    4384:	b570      	push	{r4, r5, r6, lr}
    4386:	0003      	movs	r3, r0
    4388:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    438a:	4c14      	ldr	r4, [pc, #80]	; (43dc <sal_aes_wrrd+0x58>)
    438c:	1c60      	adds	r0, r4, #1
    438e:	2210      	movs	r2, #16
    4390:	0019      	movs	r1, r3
    4392:	4b13      	ldr	r3, [pc, #76]	; (43e0 <sal_aes_wrrd+0x5c>)
    4394:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    4396:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    4398:	4b12      	ldr	r3, [pc, #72]	; (43e4 <sal_aes_wrrd+0x60>)
    439a:	781b      	ldrb	r3, [r3, #0]
    439c:	2b00      	cmp	r3, #0
    439e:	d008      	beq.n	43b2 <sal_aes_wrrd+0x2e>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    43a0:	2212      	movs	r2, #18
    43a2:	490e      	ldr	r1, [pc, #56]	; (43dc <sal_aes_wrrd+0x58>)
    43a4:	2083      	movs	r0, #131	; 0x83
    43a6:	4b10      	ldr	r3, [pc, #64]	; (43e8 <sal_aes_wrrd+0x64>)
    43a8:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    43aa:	2200      	movs	r2, #0
    43ac:	4b0d      	ldr	r3, [pc, #52]	; (43e4 <sal_aes_wrrd+0x60>)
    43ae:	701a      	strb	r2, [r3, #0]
    43b0:	e005      	b.n	43be <sal_aes_wrrd+0x3a>
	} else {
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    43b2:	2211      	movs	r2, #17
    43b4:	4909      	ldr	r1, [pc, #36]	; (43dc <sal_aes_wrrd+0x58>)
    43b6:	3101      	adds	r1, #1
    43b8:	2084      	movs	r0, #132	; 0x84
    43ba:	4b0b      	ldr	r3, [pc, #44]	; (43e8 <sal_aes_wrrd+0x64>)
    43bc:	4798      	blx	r3
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    43be:	2d00      	cmp	r5, #0
    43c0:	d005      	beq.n	43ce <sal_aes_wrrd+0x4a>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    43c2:	2210      	movs	r2, #16
    43c4:	4905      	ldr	r1, [pc, #20]	; (43dc <sal_aes_wrrd+0x58>)
    43c6:	3101      	adds	r1, #1
    43c8:	0028      	movs	r0, r5
    43ca:	4b05      	ldr	r3, [pc, #20]	; (43e0 <sal_aes_wrrd+0x5c>)
    43cc:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    43ce:	4b03      	ldr	r3, [pc, #12]	; (43dc <sal_aes_wrrd+0x58>)
    43d0:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    43d2:	2018      	movs	r0, #24
    43d4:	4b05      	ldr	r3, [pc, #20]	; (43ec <sal_aes_wrrd+0x68>)
    43d6:	4798      	blx	r3
}
    43d8:	bd70      	pop	{r4, r5, r6, pc}
    43da:	46c0      	nop			; (mov r8, r8)
    43dc:	2000075c 	.word	0x2000075c
    43e0:	000051ed 	.word	0x000051ed
    43e4:	2000076e 	.word	0x2000076e
    43e8:	00004ddd 	.word	0x00004ddd
    43ec:	00000ad5 	.word	0x00000ad5

000043f0 <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    43f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    43f2:	4647      	mov	r7, r8
    43f4:	b480      	push	{r7}
    43f6:	b084      	sub	sp, #16
    43f8:	0006      	movs	r6, r0
    43fa:	000d      	movs	r5, r1
    43fc:	0014      	movs	r4, r2
	if (key != NULL) {
    43fe:	2800      	cmp	r0, #0
    4400:	d017      	beq.n	4432 <sal_aes_setup+0x42>
		/* Setup key. */
		dec_initialized = false;
    4402:	2200      	movs	r2, #0
    4404:	4b3e      	ldr	r3, [pc, #248]	; (4500 <sal_aes_setup+0x110>)
    4406:	701a      	strb	r2, [r3, #0]

		last_dir = AES_DIR_VOID;
    4408:	3202      	adds	r2, #2
    440a:	4b3e      	ldr	r3, [pc, #248]	; (4504 <sal_aes_setup+0x114>)
    440c:	701a      	strb	r2, [r3, #0]

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    440e:	320e      	adds	r2, #14
    4410:	0001      	movs	r1, r0
    4412:	483d      	ldr	r0, [pc, #244]	; (4508 <sal_aes_setup+0x118>)
    4414:	4b3d      	ldr	r3, [pc, #244]	; (450c <sal_aes_setup+0x11c>)
    4416:	4698      	mov	r8, r3
    4418:	4798      	blx	r3

		/* Set subregister AES_MODE (Bits 4:6 in AES_CON) to 1: KEY
		 * SETUP. */
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    441a:	4f3d      	ldr	r7, [pc, #244]	; (4510 <sal_aes_setup+0x120>)
    441c:	2310      	movs	r3, #16
    441e:	703b      	strb	r3, [r7, #0]

		/* Fill in key. */
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    4420:	1c78      	adds	r0, r7, #1
    4422:	2210      	movs	r2, #16
    4424:	0031      	movs	r1, r6
    4426:	47c0      	blx	r8

		/* Write to SRAM in one step. */
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    4428:	2211      	movs	r2, #17
    442a:	0039      	movs	r1, r7
    442c:	2083      	movs	r0, #131	; 0x83
    442e:	4b39      	ldr	r3, [pc, #228]	; (4514 <sal_aes_setup+0x124>)
    4430:	4798      	blx	r3
				AES_BLOCKSIZE + 1);
	}

	/* Set encryption direction. */
	switch (dir) {
    4432:	2c00      	cmp	r4, #0
    4434:	d002      	beq.n	443c <sal_aes_setup+0x4c>
    4436:	2c01      	cmp	r4, #1
    4438:	d012      	beq.n	4460 <sal_aes_setup+0x70>
    443a:	e05a      	b.n	44f2 <sal_aes_setup+0x102>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    443c:	4b31      	ldr	r3, [pc, #196]	; (4504 <sal_aes_setup+0x114>)
    443e:	781b      	ldrb	r3, [r3, #0]
    4440:	2b01      	cmp	r3, #1
    4442:	d13d      	bne.n	44c0 <sal_aes_setup+0xd0>
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4444:	4e32      	ldr	r6, [pc, #200]	; (4510 <sal_aes_setup+0x120>)
    4446:	330f      	adds	r3, #15
    4448:	7033      	strb	r3, [r6, #0]

			/* Fill in key. */
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    444a:	1c70      	adds	r0, r6, #1
    444c:	2210      	movs	r2, #16
    444e:	492e      	ldr	r1, [pc, #184]	; (4508 <sal_aes_setup+0x118>)
    4450:	4b2e      	ldr	r3, [pc, #184]	; (450c <sal_aes_setup+0x11c>)
    4452:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    4454:	2211      	movs	r2, #17
    4456:	0031      	movs	r1, r6
    4458:	2083      	movs	r0, #131	; 0x83
    445a:	4b2e      	ldr	r3, [pc, #184]	; (4514 <sal_aes_setup+0x124>)
    445c:	4798      	blx	r3
    445e:	e02f      	b.n	44c0 <sal_aes_setup+0xd0>
		}

		break;

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    4460:	4b28      	ldr	r3, [pc, #160]	; (4504 <sal_aes_setup+0x114>)
    4462:	781b      	ldrb	r3, [r3, #0]
    4464:	2b01      	cmp	r3, #1
    4466:	d02b      	beq.n	44c0 <sal_aes_setup+0xd0>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4468:	2210      	movs	r2, #16
    446a:	4b29      	ldr	r3, [pc, #164]	; (4510 <sal_aes_setup+0x120>)
    446c:	701a      	strb	r2, [r3, #0]

			if (!dec_initialized) {
    446e:	4b24      	ldr	r3, [pc, #144]	; (4500 <sal_aes_setup+0x110>)
    4470:	781b      	ldrb	r3, [r3, #0]
    4472:	2b00      	cmp	r3, #0
    4474:	d116      	bne.n	44a4 <sal_aes_setup+0xb4>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    4476:	4e26      	ldr	r6, [pc, #152]	; (4510 <sal_aes_setup+0x120>)
    4478:	7033      	strb	r3, [r6, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    447a:	3380      	adds	r3, #128	; 0x80
    447c:	7473      	strb	r3, [r6, #17]
						SR_AES_MODE, AES_MODE_ECB) |
						SR_MASK(SR_AES_REQUEST,
						AES_REQUEST);

				setup_flag = true; /* Needed in sal_aes_wrrd().
    447e:	3a0f      	subs	r2, #15
    4480:	4b25      	ldr	r3, [pc, #148]	; (4518 <sal_aes_setup+0x128>)
    4482:	701a      	strb	r2, [r3, #0]
				                   **/
				sal_aes_wrrd(dummy, NULL);
    4484:	2100      	movs	r1, #0
    4486:	4668      	mov	r0, sp
    4488:	4b24      	ldr	r3, [pc, #144]	; (451c <sal_aes_setup+0x12c>)
    448a:	4798      	blx	r3

				/* Read last round key: */

				/* Set to key mode. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    448c:	2310      	movs	r3, #16
    448e:	7033      	strb	r3, [r6, #0]
				trx_sram_write(
    4490:	2201      	movs	r2, #1
    4492:	0031      	movs	r1, r6
    4494:	2083      	movs	r0, #131	; 0x83
    4496:	4b1f      	ldr	r3, [pc, #124]	; (4514 <sal_aes_setup+0x124>)
    4498:	4798      	blx	r3
						(AES_BASE_ADDR + RG_AES_CTRL),
						aes_buf, 1);

				/* Read the key. */
				trx_sram_read((AES_BASE_ADDR +
    449a:	2210      	movs	r2, #16
    449c:	4920      	ldr	r1, [pc, #128]	; (4520 <sal_aes_setup+0x130>)
    449e:	2084      	movs	r0, #132	; 0x84
    44a0:	4b20      	ldr	r3, [pc, #128]	; (4524 <sal_aes_setup+0x134>)
    44a2:	4798      	blx	r3
			 * simply re-initialize the unit;
			 * aes_buf[0] is AES_MODE_KEY
			 */

			/* Fill in key. */
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    44a4:	4e1a      	ldr	r6, [pc, #104]	; (4510 <sal_aes_setup+0x120>)
    44a6:	1c70      	adds	r0, r6, #1
    44a8:	2210      	movs	r2, #16
    44aa:	491d      	ldr	r1, [pc, #116]	; (4520 <sal_aes_setup+0x130>)
    44ac:	4b17      	ldr	r3, [pc, #92]	; (450c <sal_aes_setup+0x11c>)
    44ae:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    44b0:	2211      	movs	r2, #17
    44b2:	0031      	movs	r1, r6
    44b4:	2083      	movs	r0, #131	; 0x83
    44b6:	4b17      	ldr	r3, [pc, #92]	; (4514 <sal_aes_setup+0x124>)
    44b8:	4798      	blx	r3
					aes_buf, AES_BLOCKSIZE + 1);

			dec_initialized = true;
    44ba:	4b11      	ldr	r3, [pc, #68]	; (4500 <sal_aes_setup+0x110>)
    44bc:	2201      	movs	r2, #1
    44be:	701a      	strb	r2, [r3, #0]

	default:
		return false;
	}

	last_dir = dir;
    44c0:	4b10      	ldr	r3, [pc, #64]	; (4504 <sal_aes_setup+0x114>)
    44c2:	701c      	strb	r4, [r3, #0]

	/* Set encryption mode. */
	switch (enc_mode) {
    44c4:	2d00      	cmp	r5, #0
    44c6:	d002      	beq.n	44ce <sal_aes_setup+0xde>
				SR_MASK(SR_AES_REQUEST, AES_REQUEST);
	}
	break;

	default:
		return (false);
    44c8:	2000      	movs	r0, #0
	}

	last_dir = dir;

	/* Set encryption mode. */
	switch (enc_mode) {
    44ca:	2d02      	cmp	r5, #2
    44cc:	d113      	bne.n	44f6 <sal_aes_setup+0x106>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
	{
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    44ce:	012d      	lsls	r5, r5, #4
    44d0:	2370      	movs	r3, #112	; 0x70
    44d2:	401d      	ands	r5, r3
    44d4:	00e3      	lsls	r3, r4, #3
    44d6:	2408      	movs	r4, #8
    44d8:	401c      	ands	r4, r3
    44da:	432c      	orrs	r4, r5
    44dc:	4b0c      	ldr	r3, [pc, #48]	; (4510 <sal_aes_setup+0x120>)
    44de:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir);
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    44e0:	2280      	movs	r2, #128	; 0x80
    44e2:	4252      	negs	r2, r2
    44e4:	4314      	orrs	r4, r2
    44e6:	745c      	strb	r4, [r3, #17]

	default:
		return (false);
	}

	setup_flag = true;
    44e8:	3281      	adds	r2, #129	; 0x81
    44ea:	4b0b      	ldr	r3, [pc, #44]	; (4518 <sal_aes_setup+0x128>)
    44ec:	701a      	strb	r2, [r3, #0]

	return (true);
    44ee:	2001      	movs	r0, #1
    44f0:	e001      	b.n	44f6 <sal_aes_setup+0x106>
		}

		break;

	default:
		return false;
    44f2:	2000      	movs	r0, #0
    44f4:	e7ff      	b.n	44f6 <sal_aes_setup+0x106>
	}

	setup_flag = true;

	return (true);
}
    44f6:	b004      	add	sp, #16
    44f8:	bc04      	pop	{r2}
    44fa:	4690      	mov	r8, r2
    44fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    44fe:	46c0      	nop			; (mov r8, r8)
    4500:	20000738 	.word	0x20000738
    4504:	20000009 	.word	0x20000009
    4508:	2000074c 	.word	0x2000074c
    450c:	000051ed 	.word	0x000051ed
    4510:	2000075c 	.word	0x2000075c
    4514:	00004aed 	.word	0x00004aed
    4518:	2000076e 	.word	0x2000076e
    451c:	00004385 	.word	0x00004385
    4520:	2000073c 	.word	0x2000073c
    4524:	00004c55 	.word	0x00004c55

00004528 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    4528:	b510      	push	{r4, lr}
    452a:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    452c:	2210      	movs	r2, #16
    452e:	2084      	movs	r0, #132	; 0x84
    4530:	4b01      	ldr	r3, [pc, #4]	; (4538 <sal_aes_read+0x10>)
    4532:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    4534:	bd10      	pop	{r4, pc}
    4536:	46c0      	nop			; (mov r8, r8)
    4538:	00004c55 	.word	0x00004c55

0000453c <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    453c:	b510      	push	{r4, lr}
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    453e:	2201      	movs	r2, #1
    4540:	4b03      	ldr	r3, [pc, #12]	; (4550 <AT86RFX_ISR+0x14>)
    4542:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    4544:	4b03      	ldr	r3, [pc, #12]	; (4554 <AT86RFX_ISR+0x18>)
    4546:	681b      	ldr	r3, [r3, #0]
    4548:	2b00      	cmp	r3, #0
    454a:	d000      	beq.n	454e <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    454c:	4798      	blx	r3
	}
}
    454e:	bd10      	pop	{r4, pc}
    4550:	40001800 	.word	0x40001800
    4554:	20000770 	.word	0x20000770

00004558 <trx_spi_init>:

void trx_spi_init(void)
{
    4558:	b530      	push	{r4, r5, lr}
    455a:	b085      	sub	sp, #20
		struct spi_slave_inst_config *const config)
{
	Assert(config);

	config->ss_pin          = 10;
	config->address_enabled = false;
    455c:	4a34      	ldr	r2, [pc, #208]	; (4630 <trx_spi_init+0xd8>)
    455e:	2300      	movs	r3, #0
    4560:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    4562:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    4564:	213f      	movs	r1, #63	; 0x3f
    4566:	7011      	strb	r1, [r2, #0]
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    4568:	4c32      	ldr	r4, [pc, #200]	; (4634 <trx_spi_init+0xdc>)
    456a:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    456c:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    456e:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    4570:	2201      	movs	r2, #1
    4572:	4669      	mov	r1, sp
    4574:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    4576:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    4578:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    457a:	203f      	movs	r0, #63	; 0x3f
    457c:	4b2e      	ldr	r3, [pc, #184]	; (4638 <trx_spi_init+0xe0>)
    457e:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    4580:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4582:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4584:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4586:	2a00      	cmp	r2, #0
    4588:	d104      	bne.n	4594 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    458a:	0959      	lsrs	r1, r3, #5
    458c:	01c9      	lsls	r1, r1, #7
    458e:	4a2b      	ldr	r2, [pc, #172]	; (463c <trx_spi_init+0xe4>)
    4590:	4694      	mov	ip, r2
    4592:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4594:	221f      	movs	r2, #31
    4596:	4013      	ands	r3, r2
    4598:	3a1e      	subs	r2, #30
    459a:	0010      	movs	r0, r2
    459c:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    459e:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    45a0:	4c27      	ldr	r4, [pc, #156]	; (4640 <trx_spi_init+0xe8>)
    45a2:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    45a4:	2300      	movs	r3, #0
    45a6:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    45a8:	60a3      	str	r3, [r4, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    45aa:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    45ac:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    45ae:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    45b0:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    45b2:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    45b4:	3223      	adds	r2, #35	; 0x23
    45b6:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    45b8:	0020      	movs	r0, r4
    45ba:	3018      	adds	r0, #24
    45bc:	3a18      	subs	r2, #24
    45be:	2100      	movs	r1, #0
    45c0:	4b20      	ldr	r3, [pc, #128]	; (4644 <trx_spi_init+0xec>)
    45c2:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    45c4:	2380      	movs	r3, #128	; 0x80
    45c6:	025b      	lsls	r3, r3, #9
    45c8:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    45ca:	4b1f      	ldr	r3, [pc, #124]	; (4648 <trx_spi_init+0xf0>)
    45cc:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    45ce:	4b1f      	ldr	r3, [pc, #124]	; (464c <trx_spi_init+0xf4>)
    45d0:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    45d2:	2301      	movs	r3, #1
    45d4:	425b      	negs	r3, r3
    45d6:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    45d8:	4b1d      	ldr	r3, [pc, #116]	; (4650 <trx_spi_init+0xf8>)
    45da:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    45dc:	4b1d      	ldr	r3, [pc, #116]	; (4654 <trx_spi_init+0xfc>)
    45de:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    45e0:	4d1d      	ldr	r5, [pc, #116]	; (4658 <trx_spi_init+0x100>)
    45e2:	0022      	movs	r2, r4
    45e4:	491d      	ldr	r1, [pc, #116]	; (465c <trx_spi_init+0x104>)
    45e6:	0028      	movs	r0, r5
    45e8:	4b1d      	ldr	r3, [pc, #116]	; (4660 <trx_spi_init+0x108>)
    45ea:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    45ec:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    45ee:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    45f0:	2b00      	cmp	r3, #0
    45f2:	d1fc      	bne.n	45ee <trx_spi_init+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    45f4:	6813      	ldr	r3, [r2, #0]
    45f6:	2502      	movs	r5, #2
    45f8:	432b      	orrs	r3, r5
    45fa:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    45fc:	ac01      	add	r4, sp, #4
    45fe:	0020      	movs	r0, r4
    4600:	4b18      	ldr	r3, [pc, #96]	; (4664 <trx_spi_init+0x10c>)
    4602:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    4604:	2320      	movs	r3, #32
    4606:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    4608:	2380      	movs	r3, #128	; 0x80
    460a:	039b      	lsls	r3, r3, #14
    460c:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    460e:	7225      	strb	r5, [r4, #8]
	#if (SAML21)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    4610:	2301      	movs	r3, #1
    4612:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    4614:	2200      	movs	r2, #0
    4616:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    4618:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    461a:	0021      	movs	r1, r4
    461c:	2000      	movs	r0, #0
    461e:	4b12      	ldr	r3, [pc, #72]	; (4668 <trx_spi_init+0x110>)
    4620:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    4622:	2200      	movs	r2, #0
    4624:	2100      	movs	r1, #0
    4626:	4811      	ldr	r0, [pc, #68]	; (466c <trx_spi_init+0x114>)
    4628:	4b11      	ldr	r3, [pc, #68]	; (4670 <trx_spi_init+0x118>)
    462a:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    462c:	b005      	add	sp, #20
    462e:	bd30      	pop	{r4, r5, pc}
    4630:	20002220 	.word	0x20002220
    4634:	20002224 	.word	0x20002224
    4638:	00000e21 	.word	0x00000e21
    463c:	41004400 	.word	0x41004400
    4640:	20002228 	.word	0x20002228
    4644:	000051ff 	.word	0x000051ff
    4648:	004c4b40 	.word	0x004c4b40
    464c:	00530005 	.word	0x00530005
    4650:	003e0005 	.word	0x003e0005
    4654:	00520005 	.word	0x00520005
    4658:	20002260 	.word	0x20002260
    465c:	42001800 	.word	0x42001800
    4660:	00001311 	.word	0x00001311
    4664:	00000d99 	.word	0x00000d99
    4668:	00000dad 	.word	0x00000dad
    466c:	0000453d 	.word	0x0000453d
    4670:	00000c41 	.word	0x00000c41

00004674 <PhyReset>:

void PhyReset(void)
{
    4674:	b570      	push	{r4, r5, r6, lr}
    4676:	4b09      	ldr	r3, [pc, #36]	; (469c <PhyReset+0x28>)
    4678:	001c      	movs	r4, r3
    467a:	3480      	adds	r4, #128	; 0x80
    467c:	2580      	movs	r5, #128	; 0x80
    467e:	022d      	lsls	r5, r5, #8
    4680:	61a5      	str	r5, [r4, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4682:	2280      	movs	r2, #128	; 0x80
    4684:	0352      	lsls	r2, r2, #13
    4686:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    4688:	20a5      	movs	r0, #165	; 0xa5
    468a:	0040      	lsls	r0, r0, #1
    468c:	4e04      	ldr	r6, [pc, #16]	; (46a0 <PhyReset+0x2c>)
    468e:	47b0      	blx	r6
    4690:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    4692:	200a      	movs	r0, #10
    4694:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    4696:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    4698:	bd70      	pop	{r4, r5, r6, pc}
    469a:	46c0      	nop			; (mov r8, r8)
    469c:	41004400 	.word	0x41004400
    46a0:	00000ad5 	.word	0x00000ad5

000046a4 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    46a4:	b570      	push	{r4, r5, r6, lr}
    46a6:	b082      	sub	sp, #8
    46a8:	0005      	movs	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    46aa:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    46ae:	425a      	negs	r2, r3
    46b0:	4153      	adcs	r3, r2
    46b2:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    46b4:	b672      	cpsid	i
    46b6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    46ba:	2200      	movs	r2, #0
    46bc:	4b33      	ldr	r3, [pc, #204]	; (478c <trx_reg_read+0xe8>)
    46be:	701a      	strb	r2, [r3, #0]
	return flags;
    46c0:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    46c2:	4e33      	ldr	r6, [pc, #204]	; (4790 <trx_reg_read+0xec>)
    46c4:	3201      	adds	r2, #1
    46c6:	4933      	ldr	r1, [pc, #204]	; (4794 <trx_reg_read+0xf0>)
    46c8:	0030      	movs	r0, r6
    46ca:	4b33      	ldr	r3, [pc, #204]	; (4798 <trx_reg_read+0xf4>)
    46cc:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    46ce:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    46d0:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    46d2:	7e1a      	ldrb	r2, [r3, #24]
    46d4:	420a      	tst	r2, r1
    46d6:	d0fc      	beq.n	46d2 <trx_reg_read+0x2e>
    46d8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    46da:	07d2      	lsls	r2, r2, #31
    46dc:	d502      	bpl.n	46e4 <trx_reg_read+0x40>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    46de:	2280      	movs	r2, #128	; 0x80
    46e0:	4315      	orrs	r5, r2
    46e2:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    46e4:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    46e6:	7e1a      	ldrb	r2, [r3, #24]
    46e8:	420a      	tst	r2, r1
    46ea:	d0fc      	beq.n	46e6 <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    46ec:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    46ee:	7e1a      	ldrb	r2, [r3, #24]
    46f0:	420a      	tst	r2, r1
    46f2:	d0fc      	beq.n	46ee <trx_reg_read+0x4a>
    46f4:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    46f6:	0752      	lsls	r2, r2, #29
    46f8:	d512      	bpl.n	4720 <trx_reg_read+0x7c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    46fa:	8b5a      	ldrh	r2, [r3, #26]
    46fc:	0752      	lsls	r2, r2, #29
    46fe:	d501      	bpl.n	4704 <trx_reg_read+0x60>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4700:	2204      	movs	r2, #4
    4702:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4704:	4a22      	ldr	r2, [pc, #136]	; (4790 <trx_reg_read+0xec>)
    4706:	7992      	ldrb	r2, [r2, #6]
    4708:	2a01      	cmp	r2, #1
    470a:	d105      	bne.n	4718 <trx_reg_read+0x74>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    470c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    470e:	05d2      	lsls	r2, r2, #23
    4710:	0dd2      	lsrs	r2, r2, #23
    4712:	4922      	ldr	r1, [pc, #136]	; (479c <trx_reg_read+0xf8>)
    4714:	800a      	strh	r2, [r1, #0]
    4716:	e003      	b.n	4720 <trx_reg_read+0x7c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4718:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    471a:	b2d2      	uxtb	r2, r2
    471c:	491f      	ldr	r1, [pc, #124]	; (479c <trx_reg_read+0xf8>)
    471e:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    4720:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4722:	7e1a      	ldrb	r2, [r3, #24]
    4724:	420a      	tst	r2, r1
    4726:	d0fc      	beq.n	4722 <trx_reg_read+0x7e>
    4728:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    472a:	07d2      	lsls	r2, r2, #31
    472c:	d501      	bpl.n	4732 <trx_reg_read+0x8e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    472e:	2200      	movs	r2, #0
    4730:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    4732:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4734:	7e1a      	ldrb	r2, [r3, #24]
    4736:	420a      	tst	r2, r1
    4738:	d0fc      	beq.n	4734 <trx_reg_read+0x90>
	}
	while (!spi_is_ready_to_read(&master)) {
    473a:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    473c:	7e1a      	ldrb	r2, [r3, #24]
    473e:	420a      	tst	r2, r1
    4740:	d0fc      	beq.n	473c <trx_reg_read+0x98>
    4742:	7e1a      	ldrb	r2, [r3, #24]
}

uint8_t trx_reg_read(uint8_t addr)
{
#if SAMD || SAMR21 || SAML21
	uint16_t register_value = 0;
    4744:	2500      	movs	r5, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4746:	0752      	lsls	r2, r2, #29
    4748:	d50e      	bpl.n	4768 <trx_reg_read+0xc4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    474a:	8b5a      	ldrh	r2, [r3, #26]
    474c:	0752      	lsls	r2, r2, #29
    474e:	d501      	bpl.n	4754 <trx_reg_read+0xb0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4750:	2204      	movs	r2, #4
    4752:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4754:	4a0e      	ldr	r2, [pc, #56]	; (4790 <trx_reg_read+0xec>)
    4756:	7992      	ldrb	r2, [r2, #6]
    4758:	2a01      	cmp	r2, #1
    475a:	d103      	bne.n	4764 <trx_reg_read+0xc0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    475c:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    475e:	05ed      	lsls	r5, r5, #23
    4760:	0ded      	lsrs	r5, r5, #23
    4762:	e001      	b.n	4768 <trx_reg_read+0xc4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4764:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    4766:	b2ed      	uxtb	r5, r5
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4768:	2200      	movs	r2, #0
    476a:	490a      	ldr	r1, [pc, #40]	; (4794 <trx_reg_read+0xf0>)
    476c:	4808      	ldr	r0, [pc, #32]	; (4790 <trx_reg_read+0xec>)
    476e:	4b0a      	ldr	r3, [pc, #40]	; (4798 <trx_reg_read+0xf4>)
    4770:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4772:	23ff      	movs	r3, #255	; 0xff
    4774:	4223      	tst	r3, r4
    4776:	d005      	beq.n	4784 <trx_reg_read+0xe0>
		cpu_irq_enable();
    4778:	2201      	movs	r2, #1
    477a:	4b04      	ldr	r3, [pc, #16]	; (478c <trx_reg_read+0xe8>)
    477c:	701a      	strb	r2, [r3, #0]
    477e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4782:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    4784:	b2e8      	uxtb	r0, r5
}
    4786:	b002      	add	sp, #8
    4788:	bd70      	pop	{r4, r5, r6, pc}
    478a:	46c0      	nop			; (mov r8, r8)
    478c:	20000008 	.word	0x20000008
    4790:	20002260 	.word	0x20002260
    4794:	20002224 	.word	0x20002224
    4798:	000015bd 	.word	0x000015bd
    479c:	2000221c 	.word	0x2000221c

000047a0 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    47a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    47a2:	b083      	sub	sp, #12
    47a4:	0006      	movs	r6, r0
    47a6:	000c      	movs	r4, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    47a8:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    47ac:	425a      	negs	r2, r3
    47ae:	4153      	adcs	r3, r2
    47b0:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    47b2:	b672      	cpsid	i
    47b4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    47b8:	2200      	movs	r2, #0
    47ba:	4b34      	ldr	r3, [pc, #208]	; (488c <trx_reg_write+0xec>)
    47bc:	701a      	strb	r2, [r3, #0]
	return flags;
    47be:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    47c0:	4f33      	ldr	r7, [pc, #204]	; (4890 <trx_reg_write+0xf0>)
    47c2:	3201      	adds	r2, #1
    47c4:	4933      	ldr	r1, [pc, #204]	; (4894 <trx_reg_write+0xf4>)
    47c6:	0038      	movs	r0, r7
    47c8:	4b33      	ldr	r3, [pc, #204]	; (4898 <trx_reg_write+0xf8>)
    47ca:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    47cc:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    47ce:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    47d0:	7e1a      	ldrb	r2, [r3, #24]
    47d2:	420a      	tst	r2, r1
    47d4:	d0fc      	beq.n	47d0 <trx_reg_write+0x30>
    47d6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    47d8:	07d2      	lsls	r2, r2, #31
    47da:	d502      	bpl.n	47e2 <trx_reg_write+0x42>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    47dc:	22c0      	movs	r2, #192	; 0xc0
    47de:	4316      	orrs	r6, r2
    47e0:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    47e2:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    47e4:	7e1a      	ldrb	r2, [r3, #24]
    47e6:	420a      	tst	r2, r1
    47e8:	d0fc      	beq.n	47e4 <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    47ea:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    47ec:	7e1a      	ldrb	r2, [r3, #24]
    47ee:	420a      	tst	r2, r1
    47f0:	d0fc      	beq.n	47ec <trx_reg_write+0x4c>
    47f2:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    47f4:	0752      	lsls	r2, r2, #29
    47f6:	d512      	bpl.n	481e <trx_reg_write+0x7e>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    47f8:	8b5a      	ldrh	r2, [r3, #26]
    47fa:	0752      	lsls	r2, r2, #29
    47fc:	d501      	bpl.n	4802 <trx_reg_write+0x62>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    47fe:	2204      	movs	r2, #4
    4800:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4802:	4a23      	ldr	r2, [pc, #140]	; (4890 <trx_reg_write+0xf0>)
    4804:	7992      	ldrb	r2, [r2, #6]
    4806:	2a01      	cmp	r2, #1
    4808:	d105      	bne.n	4816 <trx_reg_write+0x76>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    480a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    480c:	05d2      	lsls	r2, r2, #23
    480e:	0dd2      	lsrs	r2, r2, #23
    4810:	4922      	ldr	r1, [pc, #136]	; (489c <trx_reg_write+0xfc>)
    4812:	800a      	strh	r2, [r1, #0]
    4814:	e003      	b.n	481e <trx_reg_write+0x7e>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4816:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4818:	b2d2      	uxtb	r2, r2
    481a:	4920      	ldr	r1, [pc, #128]	; (489c <trx_reg_write+0xfc>)
    481c:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    481e:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4820:	7e1a      	ldrb	r2, [r3, #24]
    4822:	420a      	tst	r2, r1
    4824:	d0fc      	beq.n	4820 <trx_reg_write+0x80>
    4826:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4828:	07d2      	lsls	r2, r2, #31
    482a:	d500      	bpl.n	482e <trx_reg_write+0x8e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    482c:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    482e:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4830:	7e1a      	ldrb	r2, [r3, #24]
    4832:	420a      	tst	r2, r1
    4834:	d0fc      	beq.n	4830 <trx_reg_write+0x90>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4836:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4838:	7e1a      	ldrb	r2, [r3, #24]
    483a:	420a      	tst	r2, r1
    483c:	d0fc      	beq.n	4838 <trx_reg_write+0x98>
    483e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4840:	0752      	lsls	r2, r2, #29
    4842:	d512      	bpl.n	486a <trx_reg_write+0xca>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4844:	8b5a      	ldrh	r2, [r3, #26]
    4846:	0752      	lsls	r2, r2, #29
    4848:	d501      	bpl.n	484e <trx_reg_write+0xae>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    484a:	2204      	movs	r2, #4
    484c:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    484e:	4a10      	ldr	r2, [pc, #64]	; (4890 <trx_reg_write+0xf0>)
    4850:	7992      	ldrb	r2, [r2, #6]
    4852:	2a01      	cmp	r2, #1
    4854:	d105      	bne.n	4862 <trx_reg_write+0xc2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4858:	05db      	lsls	r3, r3, #23
    485a:	0ddb      	lsrs	r3, r3, #23
    485c:	4a0f      	ldr	r2, [pc, #60]	; (489c <trx_reg_write+0xfc>)
    485e:	8013      	strh	r3, [r2, #0]
    4860:	e003      	b.n	486a <trx_reg_write+0xca>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4864:	b2db      	uxtb	r3, r3
    4866:	4a0d      	ldr	r2, [pc, #52]	; (489c <trx_reg_write+0xfc>)
    4868:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    486a:	2200      	movs	r2, #0
    486c:	4909      	ldr	r1, [pc, #36]	; (4894 <trx_reg_write+0xf4>)
    486e:	4808      	ldr	r0, [pc, #32]	; (4890 <trx_reg_write+0xf0>)
    4870:	4b09      	ldr	r3, [pc, #36]	; (4898 <trx_reg_write+0xf8>)
    4872:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4874:	23ff      	movs	r3, #255	; 0xff
    4876:	422b      	tst	r3, r5
    4878:	d005      	beq.n	4886 <trx_reg_write+0xe6>
		cpu_irq_enable();
    487a:	2201      	movs	r2, #1
    487c:	4b03      	ldr	r3, [pc, #12]	; (488c <trx_reg_write+0xec>)
    487e:	701a      	strb	r2, [r3, #0]
    4880:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4884:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4886:	b003      	add	sp, #12
    4888:	bdf0      	pop	{r4, r5, r6, r7, pc}
    488a:	46c0      	nop			; (mov r8, r8)
    488c:	20000008 	.word	0x20000008
    4890:	20002260 	.word	0x20002260
    4894:	20002224 	.word	0x20002224
    4898:	000015bd 	.word	0x000015bd
    489c:	2000221c 	.word	0x2000221c

000048a0 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    48a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    48a2:	4657      	mov	r7, sl
    48a4:	464e      	mov	r6, r9
    48a6:	4645      	mov	r5, r8
    48a8:	b4e0      	push	{r5, r6, r7}
    48aa:	b082      	sub	sp, #8
    48ac:	0005      	movs	r5, r0
    48ae:	000c      	movs	r4, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    48b0:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    48b4:	425a      	negs	r2, r3
    48b6:	4153      	adcs	r3, r2
    48b8:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    48ba:	b672      	cpsid	i
    48bc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    48c0:	2200      	movs	r2, #0
    48c2:	4b3e      	ldr	r3, [pc, #248]	; (49bc <trx_frame_read+0x11c>)
    48c4:	701a      	strb	r2, [r3, #0]
	return flags;
    48c6:	9b01      	ldr	r3, [sp, #4]
    48c8:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    48ca:	4f3d      	ldr	r7, [pc, #244]	; (49c0 <trx_frame_read+0x120>)
    48cc:	3201      	adds	r2, #1
    48ce:	493d      	ldr	r1, [pc, #244]	; (49c4 <trx_frame_read+0x124>)
    48d0:	0038      	movs	r0, r7
    48d2:	4b3d      	ldr	r3, [pc, #244]	; (49c8 <trx_frame_read+0x128>)
    48d4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    48d6:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    48d8:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    48da:	7e1a      	ldrb	r2, [r3, #24]
    48dc:	420a      	tst	r2, r1
    48de:	d0fc      	beq.n	48da <trx_frame_read+0x3a>
    48e0:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    48e2:	07d2      	lsls	r2, r2, #31
    48e4:	d501      	bpl.n	48ea <trx_frame_read+0x4a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    48e6:	2220      	movs	r2, #32
    48e8:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    48ea:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    48ec:	7e1a      	ldrb	r2, [r3, #24]
    48ee:	420a      	tst	r2, r1
    48f0:	d0fc      	beq.n	48ec <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    48f2:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    48f4:	7e1a      	ldrb	r2, [r3, #24]
    48f6:	420a      	tst	r2, r1
    48f8:	d0fc      	beq.n	48f4 <trx_frame_read+0x54>
    48fa:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    48fc:	0752      	lsls	r2, r2, #29
    48fe:	d512      	bpl.n	4926 <trx_frame_read+0x86>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4900:	8b5a      	ldrh	r2, [r3, #26]
    4902:	0752      	lsls	r2, r2, #29
    4904:	d501      	bpl.n	490a <trx_frame_read+0x6a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4906:	2204      	movs	r2, #4
    4908:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    490a:	4a2d      	ldr	r2, [pc, #180]	; (49c0 <trx_frame_read+0x120>)
    490c:	7992      	ldrb	r2, [r2, #6]
    490e:	2a01      	cmp	r2, #1
    4910:	d105      	bne.n	491e <trx_frame_read+0x7e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4914:	05db      	lsls	r3, r3, #23
    4916:	0ddb      	lsrs	r3, r3, #23
    4918:	4a2c      	ldr	r2, [pc, #176]	; (49cc <trx_frame_read+0x12c>)
    491a:	8013      	strh	r3, [r2, #0]
    491c:	e003      	b.n	4926 <trx_frame_read+0x86>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    491e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4920:	b2db      	uxtb	r3, r3
    4922:	4a2a      	ldr	r2, [pc, #168]	; (49cc <trx_frame_read+0x12c>)
    4924:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4926:	1e63      	subs	r3, r4, #1
    4928:	b2db      	uxtb	r3, r3
    492a:	2c00      	cmp	r4, #0
    492c:	d030      	beq.n	4990 <trx_frame_read+0xf0>
    492e:	3301      	adds	r3, #1
    4930:	469c      	mov	ip, r3
    4932:	44ac      	add	ip, r5
    4934:	2720      	movs	r7, #32
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4936:	4e22      	ldr	r6, [pc, #136]	; (49c0 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    4938:	2001      	movs	r0, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    493a:	2300      	movs	r3, #0
    493c:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    493e:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4940:	2104      	movs	r1, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4942:	46b1      	mov	r9, r6
    4944:	e022      	b.n	498c <trx_frame_read+0xec>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4946:	7e1a      	ldrb	r2, [r3, #24]
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4948:	4202      	tst	r2, r0
    494a:	d0fc      	beq.n	4946 <trx_frame_read+0xa6>
    494c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    494e:	4202      	tst	r2, r0
    4950:	d001      	beq.n	4956 <trx_frame_read+0xb6>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4952:	4652      	mov	r2, sl
    4954:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4956:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4958:	4222      	tst	r2, r4
    495a:	d0fc      	beq.n	4956 <trx_frame_read+0xb6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    495c:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    495e:	420a      	tst	r2, r1
    4960:	d0fc      	beq.n	495c <trx_frame_read+0xbc>
    4962:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4964:	420a      	tst	r2, r1
    4966:	d00d      	beq.n	4984 <trx_frame_read+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4968:	8b5a      	ldrh	r2, [r3, #26]
    496a:	420a      	tst	r2, r1
    496c:	d000      	beq.n	4970 <trx_frame_read+0xd0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    496e:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4970:	464a      	mov	r2, r9
    4972:	7992      	ldrb	r2, [r2, #6]
    4974:	2a01      	cmp	r2, #1
    4976:	d103      	bne.n	4980 <trx_frame_read+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4978:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    497a:	05ff      	lsls	r7, r7, #23
    497c:	0dff      	lsrs	r7, r7, #23
    497e:	e001      	b.n	4984 <trx_frame_read+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4980:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4982:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    4984:	702f      	strb	r7, [r5, #0]
		data++;
    4986:	3501      	adds	r5, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4988:	45ac      	cmp	ip, r5
    498a:	d001      	beq.n	4990 <trx_frame_read+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    498c:	6833      	ldr	r3, [r6, #0]
    498e:	e7da      	b.n	4946 <trx_frame_read+0xa6>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4990:	2200      	movs	r2, #0
    4992:	490c      	ldr	r1, [pc, #48]	; (49c4 <trx_frame_read+0x124>)
    4994:	480a      	ldr	r0, [pc, #40]	; (49c0 <trx_frame_read+0x120>)
    4996:	4b0c      	ldr	r3, [pc, #48]	; (49c8 <trx_frame_read+0x128>)
    4998:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    499a:	23ff      	movs	r3, #255	; 0xff
    499c:	4642      	mov	r2, r8
    499e:	4213      	tst	r3, r2
    49a0:	d005      	beq.n	49ae <trx_frame_read+0x10e>
		cpu_irq_enable();
    49a2:	2201      	movs	r2, #1
    49a4:	4b05      	ldr	r3, [pc, #20]	; (49bc <trx_frame_read+0x11c>)
    49a6:	701a      	strb	r2, [r3, #0]
    49a8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    49ac:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    49ae:	b002      	add	sp, #8
    49b0:	bc1c      	pop	{r2, r3, r4}
    49b2:	4690      	mov	r8, r2
    49b4:	4699      	mov	r9, r3
    49b6:	46a2      	mov	sl, r4
    49b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    49ba:	46c0      	nop			; (mov r8, r8)
    49bc:	20000008 	.word	0x20000008
    49c0:	20002260 	.word	0x20002260
    49c4:	20002224 	.word	0x20002224
    49c8:	000015bd 	.word	0x000015bd
    49cc:	2000221c 	.word	0x2000221c

000049d0 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    49d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    49d2:	4647      	mov	r7, r8
    49d4:	b480      	push	{r7}
    49d6:	b082      	sub	sp, #8
    49d8:	0004      	movs	r4, r0
    49da:	000d      	movs	r5, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    49dc:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    49e0:	425a      	negs	r2, r3
    49e2:	4153      	adcs	r3, r2
    49e4:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    49e6:	b672      	cpsid	i
    49e8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    49ec:	2200      	movs	r2, #0
    49ee:	4b3a      	ldr	r3, [pc, #232]	; (4ad8 <trx_frame_write+0x108>)
    49f0:	701a      	strb	r2, [r3, #0]
	return flags;
    49f2:	9b01      	ldr	r3, [sp, #4]
    49f4:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    49f6:	4f39      	ldr	r7, [pc, #228]	; (4adc <trx_frame_write+0x10c>)
    49f8:	3201      	adds	r2, #1
    49fa:	4939      	ldr	r1, [pc, #228]	; (4ae0 <trx_frame_write+0x110>)
    49fc:	0038      	movs	r0, r7
    49fe:	4b39      	ldr	r3, [pc, #228]	; (4ae4 <trx_frame_write+0x114>)
    4a00:	4798      	blx	r3
    4a02:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4a04:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4a06:	7e1a      	ldrb	r2, [r3, #24]
    4a08:	420a      	tst	r2, r1
    4a0a:	d0fc      	beq.n	4a06 <trx_frame_write+0x36>
    4a0c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4a0e:	07d2      	lsls	r2, r2, #31
    4a10:	d501      	bpl.n	4a16 <trx_frame_write+0x46>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4a12:	2260      	movs	r2, #96	; 0x60
    4a14:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4a16:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4a18:	7e1a      	ldrb	r2, [r3, #24]
    4a1a:	420a      	tst	r2, r1
    4a1c:	d0fc      	beq.n	4a18 <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4a1e:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4a20:	7e1a      	ldrb	r2, [r3, #24]
    4a22:	420a      	tst	r2, r1
    4a24:	d0fc      	beq.n	4a20 <trx_frame_write+0x50>
    4a26:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4a28:	0752      	lsls	r2, r2, #29
    4a2a:	d512      	bpl.n	4a52 <trx_frame_write+0x82>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4a2c:	8b5a      	ldrh	r2, [r3, #26]
    4a2e:	0752      	lsls	r2, r2, #29
    4a30:	d501      	bpl.n	4a36 <trx_frame_write+0x66>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4a32:	2204      	movs	r2, #4
    4a34:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4a36:	4a29      	ldr	r2, [pc, #164]	; (4adc <trx_frame_write+0x10c>)
    4a38:	7992      	ldrb	r2, [r2, #6]
    4a3a:	2a01      	cmp	r2, #1
    4a3c:	d105      	bne.n	4a4a <trx_frame_write+0x7a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4a3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4a40:	05d2      	lsls	r2, r2, #23
    4a42:	0dd2      	lsrs	r2, r2, #23
    4a44:	4928      	ldr	r1, [pc, #160]	; (4ae8 <trx_frame_write+0x118>)
    4a46:	800a      	strh	r2, [r1, #0]
    4a48:	e003      	b.n	4a52 <trx_frame_write+0x82>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4a4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4a4c:	b2d2      	uxtb	r2, r2
    4a4e:	4926      	ldr	r1, [pc, #152]	; (4ae8 <trx_frame_write+0x118>)
    4a50:	800a      	strh	r2, [r1, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4a52:	4a22      	ldr	r2, [pc, #136]	; (4adc <trx_frame_write+0x10c>)
    4a54:	7992      	ldrb	r2, [r2, #6]
    4a56:	4694      	mov	ip, r2
    4a58:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4a5a:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4a5c:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4a5e:	2404      	movs	r4, #4
    4a60:	e022      	b.n	4aa8 <trx_frame_write+0xd8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4a62:	7e1a      	ldrb	r2, [r3, #24]
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4a64:	423a      	tst	r2, r7
    4a66:	d0fc      	beq.n	4a62 <trx_frame_write+0x92>
    4a68:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4a6a:	423a      	tst	r2, r7
    4a6c:	d001      	beq.n	4a72 <trx_frame_write+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4a6e:	780a      	ldrb	r2, [r1, #0]
    4a70:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4a72:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4a74:	4202      	tst	r2, r0
    4a76:	d0fc      	beq.n	4a72 <trx_frame_write+0xa2>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4a78:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4a7a:	4222      	tst	r2, r4
    4a7c:	d0fc      	beq.n	4a78 <trx_frame_write+0xa8>
    4a7e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4a80:	4222      	tst	r2, r4
    4a82:	d010      	beq.n	4aa6 <trx_frame_write+0xd6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4a84:	8b5a      	ldrh	r2, [r3, #26]
    4a86:	4222      	tst	r2, r4
    4a88:	d000      	beq.n	4a8c <trx_frame_write+0xbc>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4a8a:	835c      	strh	r4, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4a8c:	4662      	mov	r2, ip
    4a8e:	2a01      	cmp	r2, #1
    4a90:	d105      	bne.n	4a9e <trx_frame_write+0xce>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4a92:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4a94:	05d2      	lsls	r2, r2, #23
    4a96:	0dd2      	lsrs	r2, r2, #23
    4a98:	4e13      	ldr	r6, [pc, #76]	; (4ae8 <trx_frame_write+0x118>)
    4a9a:	8032      	strh	r2, [r6, #0]
    4a9c:	e003      	b.n	4aa6 <trx_frame_write+0xd6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4a9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4aa0:	b2d2      	uxtb	r2, r2
    4aa2:	4e11      	ldr	r6, [pc, #68]	; (4ae8 <trx_frame_write+0x118>)
    4aa4:	8032      	strh	r2, [r6, #0]
    4aa6:	3101      	adds	r1, #1
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);
	while (length--) {
    4aa8:	3d01      	subs	r5, #1
    4aaa:	b2ed      	uxtb	r5, r5
    4aac:	2dff      	cmp	r5, #255	; 0xff
    4aae:	d1d8      	bne.n	4a62 <trx_frame_write+0x92>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4ab0:	2200      	movs	r2, #0
    4ab2:	490b      	ldr	r1, [pc, #44]	; (4ae0 <trx_frame_write+0x110>)
    4ab4:	4809      	ldr	r0, [pc, #36]	; (4adc <trx_frame_write+0x10c>)
    4ab6:	4b0b      	ldr	r3, [pc, #44]	; (4ae4 <trx_frame_write+0x114>)
    4ab8:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4aba:	23ff      	movs	r3, #255	; 0xff
    4abc:	4642      	mov	r2, r8
    4abe:	4213      	tst	r3, r2
    4ac0:	d005      	beq.n	4ace <trx_frame_write+0xfe>
		cpu_irq_enable();
    4ac2:	2201      	movs	r2, #1
    4ac4:	4b04      	ldr	r3, [pc, #16]	; (4ad8 <trx_frame_write+0x108>)
    4ac6:	701a      	strb	r2, [r3, #0]
    4ac8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4acc:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4ace:	b002      	add	sp, #8
    4ad0:	bc04      	pop	{r2}
    4ad2:	4690      	mov	r8, r2
    4ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ad6:	46c0      	nop			; (mov r8, r8)
    4ad8:	20000008 	.word	0x20000008
    4adc:	20002260 	.word	0x20002260
    4ae0:	20002224 	.word	0x20002224
    4ae4:	000015bd 	.word	0x000015bd
    4ae8:	2000221c 	.word	0x2000221c

00004aec <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    4aec:	b5f0      	push	{r4, r5, r6, r7, lr}
    4aee:	4647      	mov	r7, r8
    4af0:	b480      	push	{r7}
    4af2:	b082      	sub	sp, #8
    4af4:	0006      	movs	r6, r0
    4af6:	000d      	movs	r5, r1
    4af8:	0014      	movs	r4, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4afa:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4afe:	425a      	negs	r2, r3
    4b00:	4153      	adcs	r3, r2
    4b02:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    4b04:	b672      	cpsid	i
    4b06:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4b0a:	2200      	movs	r2, #0
    4b0c:	4b4c      	ldr	r3, [pc, #304]	; (4c40 <trx_sram_write+0x154>)
    4b0e:	701a      	strb	r2, [r3, #0]
	return flags;
    4b10:	9b01      	ldr	r3, [sp, #4]
    4b12:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4b14:	4f4b      	ldr	r7, [pc, #300]	; (4c44 <trx_sram_write+0x158>)
    4b16:	3201      	adds	r2, #1
    4b18:	494b      	ldr	r1, [pc, #300]	; (4c48 <trx_sram_write+0x15c>)
    4b1a:	0038      	movs	r0, r7
    4b1c:	4b4b      	ldr	r3, [pc, #300]	; (4c4c <trx_sram_write+0x160>)
    4b1e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4b20:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4b22:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4b24:	7e1a      	ldrb	r2, [r3, #24]
    4b26:	420a      	tst	r2, r1
    4b28:	d0fc      	beq.n	4b24 <trx_sram_write+0x38>
    4b2a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4b2c:	07d2      	lsls	r2, r2, #31
    4b2e:	d501      	bpl.n	4b34 <trx_sram_write+0x48>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4b30:	2240      	movs	r2, #64	; 0x40
    4b32:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4b34:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4b36:	7e1a      	ldrb	r2, [r3, #24]
    4b38:	420a      	tst	r2, r1
    4b3a:	d0fc      	beq.n	4b36 <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4b3c:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4b3e:	7e1a      	ldrb	r2, [r3, #24]
    4b40:	420a      	tst	r2, r1
    4b42:	d0fc      	beq.n	4b3e <trx_sram_write+0x52>
    4b44:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4b46:	0752      	lsls	r2, r2, #29
    4b48:	d512      	bpl.n	4b70 <trx_sram_write+0x84>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4b4a:	8b5a      	ldrh	r2, [r3, #26]
    4b4c:	0752      	lsls	r2, r2, #29
    4b4e:	d501      	bpl.n	4b54 <trx_sram_write+0x68>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4b50:	2204      	movs	r2, #4
    4b52:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4b54:	4a3b      	ldr	r2, [pc, #236]	; (4c44 <trx_sram_write+0x158>)
    4b56:	7992      	ldrb	r2, [r2, #6]
    4b58:	2a01      	cmp	r2, #1
    4b5a:	d105      	bne.n	4b68 <trx_sram_write+0x7c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4b5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4b5e:	05d2      	lsls	r2, r2, #23
    4b60:	0dd2      	lsrs	r2, r2, #23
    4b62:	493b      	ldr	r1, [pc, #236]	; (4c50 <trx_sram_write+0x164>)
    4b64:	800a      	strh	r2, [r1, #0]
    4b66:	e003      	b.n	4b70 <trx_sram_write+0x84>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4b68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4b6a:	b2d2      	uxtb	r2, r2
    4b6c:	4938      	ldr	r1, [pc, #224]	; (4c50 <trx_sram_write+0x164>)
    4b6e:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4b70:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4b72:	7e1a      	ldrb	r2, [r3, #24]
    4b74:	420a      	tst	r2, r1
    4b76:	d0fc      	beq.n	4b72 <trx_sram_write+0x86>
    4b78:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4b7a:	07d2      	lsls	r2, r2, #31
    4b7c:	d500      	bpl.n	4b80 <trx_sram_write+0x94>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4b7e:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4b80:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4b82:	7e1a      	ldrb	r2, [r3, #24]
    4b84:	420a      	tst	r2, r1
    4b86:	d0fc      	beq.n	4b82 <trx_sram_write+0x96>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4b88:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4b8a:	7e1a      	ldrb	r2, [r3, #24]
    4b8c:	420a      	tst	r2, r1
    4b8e:	d0fc      	beq.n	4b8a <trx_sram_write+0x9e>
    4b90:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4b92:	0752      	lsls	r2, r2, #29
    4b94:	d512      	bpl.n	4bbc <trx_sram_write+0xd0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4b96:	8b5a      	ldrh	r2, [r3, #26]
    4b98:	0752      	lsls	r2, r2, #29
    4b9a:	d501      	bpl.n	4ba0 <trx_sram_write+0xb4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4b9c:	2204      	movs	r2, #4
    4b9e:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ba0:	4a28      	ldr	r2, [pc, #160]	; (4c44 <trx_sram_write+0x158>)
    4ba2:	7992      	ldrb	r2, [r2, #6]
    4ba4:	2a01      	cmp	r2, #1
    4ba6:	d105      	bne.n	4bb4 <trx_sram_write+0xc8>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4ba8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4baa:	05d2      	lsls	r2, r2, #23
    4bac:	0dd2      	lsrs	r2, r2, #23
    4bae:	4928      	ldr	r1, [pc, #160]	; (4c50 <trx_sram_write+0x164>)
    4bb0:	800a      	strh	r2, [r1, #0]
    4bb2:	e003      	b.n	4bbc <trx_sram_write+0xd0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4bb4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4bb6:	b2d2      	uxtb	r2, r2
    4bb8:	4925      	ldr	r1, [pc, #148]	; (4c50 <trx_sram_write+0x164>)
    4bba:	800a      	strh	r2, [r1, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4bbc:	4a21      	ldr	r2, [pc, #132]	; (4c44 <trx_sram_write+0x158>)
    4bbe:	7992      	ldrb	r2, [r2, #6]
    4bc0:	4694      	mov	ip, r2
    4bc2:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4bc4:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4bc6:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4bc8:	2104      	movs	r1, #4
    4bca:	e022      	b.n	4c12 <trx_sram_write+0x126>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4bcc:	7e1a      	ldrb	r2, [r3, #24]
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4bce:	4232      	tst	r2, r6
    4bd0:	d0fc      	beq.n	4bcc <trx_sram_write+0xe0>
    4bd2:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4bd4:	4232      	tst	r2, r6
    4bd6:	d001      	beq.n	4bdc <trx_sram_write+0xf0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4bd8:	7802      	ldrb	r2, [r0, #0]
    4bda:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4bdc:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4bde:	422a      	tst	r2, r5
    4be0:	d0fc      	beq.n	4bdc <trx_sram_write+0xf0>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4be2:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4be4:	420a      	tst	r2, r1
    4be6:	d0fc      	beq.n	4be2 <trx_sram_write+0xf6>
    4be8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4bea:	420a      	tst	r2, r1
    4bec:	d010      	beq.n	4c10 <trx_sram_write+0x124>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4bee:	8b5a      	ldrh	r2, [r3, #26]
    4bf0:	420a      	tst	r2, r1
    4bf2:	d000      	beq.n	4bf6 <trx_sram_write+0x10a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4bf4:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4bf6:	4662      	mov	r2, ip
    4bf8:	2a01      	cmp	r2, #1
    4bfa:	d105      	bne.n	4c08 <trx_sram_write+0x11c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4bfc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4bfe:	05d2      	lsls	r2, r2, #23
    4c00:	0dd2      	lsrs	r2, r2, #23
    4c02:	4f13      	ldr	r7, [pc, #76]	; (4c50 <trx_sram_write+0x164>)
    4c04:	803a      	strh	r2, [r7, #0]
    4c06:	e003      	b.n	4c10 <trx_sram_write+0x124>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4c08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4c0a:	b2d2      	uxtb	r2, r2
    4c0c:	4f10      	ldr	r7, [pc, #64]	; (4c50 <trx_sram_write+0x164>)
    4c0e:	803a      	strh	r2, [r7, #0]
    4c10:	3001      	adds	r0, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4c12:	3c01      	subs	r4, #1
    4c14:	b2e4      	uxtb	r4, r4
    4c16:	2cff      	cmp	r4, #255	; 0xff
    4c18:	d1d8      	bne.n	4bcc <trx_sram_write+0xe0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4c1a:	2200      	movs	r2, #0
    4c1c:	490a      	ldr	r1, [pc, #40]	; (4c48 <trx_sram_write+0x15c>)
    4c1e:	4809      	ldr	r0, [pc, #36]	; (4c44 <trx_sram_write+0x158>)
    4c20:	4b0a      	ldr	r3, [pc, #40]	; (4c4c <trx_sram_write+0x160>)
    4c22:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4c24:	23ff      	movs	r3, #255	; 0xff
    4c26:	4642      	mov	r2, r8
    4c28:	4213      	tst	r3, r2
    4c2a:	d005      	beq.n	4c38 <trx_sram_write+0x14c>
		cpu_irq_enable();
    4c2c:	2201      	movs	r2, #1
    4c2e:	4b04      	ldr	r3, [pc, #16]	; (4c40 <trx_sram_write+0x154>)
    4c30:	701a      	strb	r2, [r3, #0]
    4c32:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4c36:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4c38:	b002      	add	sp, #8
    4c3a:	bc04      	pop	{r2}
    4c3c:	4690      	mov	r8, r2
    4c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c40:	20000008 	.word	0x20000008
    4c44:	20002260 	.word	0x20002260
    4c48:	20002224 	.word	0x20002224
    4c4c:	000015bd 	.word	0x000015bd
    4c50:	2000221c 	.word	0x2000221c

00004c54 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    4c54:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c56:	4657      	mov	r7, sl
    4c58:	464e      	mov	r6, r9
    4c5a:	4645      	mov	r5, r8
    4c5c:	b4e0      	push	{r5, r6, r7}
    4c5e:	b082      	sub	sp, #8
    4c60:	0004      	movs	r4, r0
    4c62:	000d      	movs	r5, r1
    4c64:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    4c66:	2001      	movs	r0, #1
    4c68:	4b56      	ldr	r3, [pc, #344]	; (4dc4 <trx_sram_read+0x170>)
    4c6a:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4c6c:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4c70:	425a      	negs	r2, r3
    4c72:	4153      	adcs	r3, r2
    4c74:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    4c76:	b672      	cpsid	i
    4c78:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4c7c:	2200      	movs	r2, #0
    4c7e:	4b52      	ldr	r3, [pc, #328]	; (4dc8 <trx_sram_read+0x174>)
    4c80:	701a      	strb	r2, [r3, #0]
	return flags;
    4c82:	9b01      	ldr	r3, [sp, #4]
    4c84:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4c86:	4e51      	ldr	r6, [pc, #324]	; (4dcc <trx_sram_read+0x178>)
    4c88:	3201      	adds	r2, #1
    4c8a:	4951      	ldr	r1, [pc, #324]	; (4dd0 <trx_sram_read+0x17c>)
    4c8c:	0030      	movs	r0, r6
    4c8e:	4b51      	ldr	r3, [pc, #324]	; (4dd4 <trx_sram_read+0x180>)
    4c90:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4c92:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4c94:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4c96:	7e1a      	ldrb	r2, [r3, #24]
    4c98:	420a      	tst	r2, r1
    4c9a:	d0fc      	beq.n	4c96 <trx_sram_read+0x42>
    4c9c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4c9e:	07d2      	lsls	r2, r2, #31
    4ca0:	d501      	bpl.n	4ca6 <trx_sram_read+0x52>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4ca2:	2200      	movs	r2, #0
    4ca4:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4ca6:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4ca8:	7e1a      	ldrb	r2, [r3, #24]
    4caa:	420a      	tst	r2, r1
    4cac:	d0fc      	beq.n	4ca8 <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4cae:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4cb0:	7e1a      	ldrb	r2, [r3, #24]
    4cb2:	420a      	tst	r2, r1
    4cb4:	d0fc      	beq.n	4cb0 <trx_sram_read+0x5c>
    4cb6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4cb8:	0752      	lsls	r2, r2, #29
    4cba:	d512      	bpl.n	4ce2 <trx_sram_read+0x8e>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4cbc:	8b5a      	ldrh	r2, [r3, #26]
    4cbe:	0752      	lsls	r2, r2, #29
    4cc0:	d501      	bpl.n	4cc6 <trx_sram_read+0x72>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4cc2:	2204      	movs	r2, #4
    4cc4:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4cc6:	4a41      	ldr	r2, [pc, #260]	; (4dcc <trx_sram_read+0x178>)
    4cc8:	7992      	ldrb	r2, [r2, #6]
    4cca:	2a01      	cmp	r2, #1
    4ccc:	d105      	bne.n	4cda <trx_sram_read+0x86>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4cce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4cd0:	05d2      	lsls	r2, r2, #23
    4cd2:	0dd2      	lsrs	r2, r2, #23
    4cd4:	4940      	ldr	r1, [pc, #256]	; (4dd8 <trx_sram_read+0x184>)
    4cd6:	800a      	strh	r2, [r1, #0]
    4cd8:	e003      	b.n	4ce2 <trx_sram_read+0x8e>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4cda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4cdc:	b2d2      	uxtb	r2, r2
    4cde:	493e      	ldr	r1, [pc, #248]	; (4dd8 <trx_sram_read+0x184>)
    4ce0:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4ce2:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4ce4:	7e1a      	ldrb	r2, [r3, #24]
    4ce6:	420a      	tst	r2, r1
    4ce8:	d0fc      	beq.n	4ce4 <trx_sram_read+0x90>
    4cea:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4cec:	07d2      	lsls	r2, r2, #31
    4cee:	d500      	bpl.n	4cf2 <trx_sram_read+0x9e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4cf0:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4cf2:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4cf4:	7e1a      	ldrb	r2, [r3, #24]
    4cf6:	420a      	tst	r2, r1
    4cf8:	d0fc      	beq.n	4cf4 <trx_sram_read+0xa0>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4cfa:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4cfc:	7e1a      	ldrb	r2, [r3, #24]
    4cfe:	420a      	tst	r2, r1
    4d00:	d0fc      	beq.n	4cfc <trx_sram_read+0xa8>
    4d02:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4d04:	0752      	lsls	r2, r2, #29
    4d06:	d512      	bpl.n	4d2e <trx_sram_read+0xda>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4d08:	8b5a      	ldrh	r2, [r3, #26]
    4d0a:	0752      	lsls	r2, r2, #29
    4d0c:	d501      	bpl.n	4d12 <trx_sram_read+0xbe>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4d0e:	2204      	movs	r2, #4
    4d10:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d12:	4a2e      	ldr	r2, [pc, #184]	; (4dcc <trx_sram_read+0x178>)
    4d14:	7992      	ldrb	r2, [r2, #6]
    4d16:	2a01      	cmp	r2, #1
    4d18:	d105      	bne.n	4d26 <trx_sram_read+0xd2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4d1c:	05db      	lsls	r3, r3, #23
    4d1e:	0ddb      	lsrs	r3, r3, #23
    4d20:	4a2d      	ldr	r2, [pc, #180]	; (4dd8 <trx_sram_read+0x184>)
    4d22:	8013      	strh	r3, [r2, #0]
    4d24:	e003      	b.n	4d2e <trx_sram_read+0xda>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4d28:	b2db      	uxtb	r3, r3
    4d2a:	4a2b      	ldr	r2, [pc, #172]	; (4dd8 <trx_sram_read+0x184>)
    4d2c:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    4d2e:	1e7b      	subs	r3, r7, #1
    4d30:	b2db      	uxtb	r3, r3
    4d32:	2f00      	cmp	r7, #0
    4d34:	d030      	beq.n	4d98 <trx_sram_read+0x144>
    4d36:	3301      	adds	r3, #1
    4d38:	469c      	mov	ip, r3
    4d3a:	44ac      	add	ip, r5
    4d3c:	2700      	movs	r7, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4d3e:	4e23      	ldr	r6, [pc, #140]	; (4dcc <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    4d40:	2001      	movs	r0, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4d42:	2300      	movs	r3, #0
    4d44:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4d46:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4d48:	2104      	movs	r1, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d4a:	46b1      	mov	r9, r6
    4d4c:	e022      	b.n	4d94 <trx_sram_read+0x140>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4d4e:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4d50:	4202      	tst	r2, r0
    4d52:	d0fc      	beq.n	4d4e <trx_sram_read+0xfa>
    4d54:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4d56:	4202      	tst	r2, r0
    4d58:	d001      	beq.n	4d5e <trx_sram_read+0x10a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4d5a:	4652      	mov	r2, sl
    4d5c:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4d5e:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4d60:	4222      	tst	r2, r4
    4d62:	d0fc      	beq.n	4d5e <trx_sram_read+0x10a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4d64:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4d66:	420a      	tst	r2, r1
    4d68:	d0fc      	beq.n	4d64 <trx_sram_read+0x110>
    4d6a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4d6c:	420a      	tst	r2, r1
    4d6e:	d00d      	beq.n	4d8c <trx_sram_read+0x138>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4d70:	8b5a      	ldrh	r2, [r3, #26]
    4d72:	420a      	tst	r2, r1
    4d74:	d000      	beq.n	4d78 <trx_sram_read+0x124>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4d76:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d78:	464a      	mov	r2, r9
    4d7a:	7992      	ldrb	r2, [r2, #6]
    4d7c:	2a01      	cmp	r2, #1
    4d7e:	d103      	bne.n	4d88 <trx_sram_read+0x134>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4d80:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4d82:	05ff      	lsls	r7, r7, #23
    4d84:	0dff      	lsrs	r7, r7, #23
    4d86:	e001      	b.n	4d8c <trx_sram_read+0x138>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4d88:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4d8a:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    4d8c:	702f      	strb	r7, [r5, #0]
		data++;
    4d8e:	3501      	adds	r5, #1
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    4d90:	45ac      	cmp	ip, r5
    4d92:	d001      	beq.n	4d98 <trx_sram_read+0x144>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4d94:	6833      	ldr	r3, [r6, #0]
    4d96:	e7da      	b.n	4d4e <trx_sram_read+0xfa>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4d98:	2200      	movs	r2, #0
    4d9a:	490d      	ldr	r1, [pc, #52]	; (4dd0 <trx_sram_read+0x17c>)
    4d9c:	480b      	ldr	r0, [pc, #44]	; (4dcc <trx_sram_read+0x178>)
    4d9e:	4b0d      	ldr	r3, [pc, #52]	; (4dd4 <trx_sram_read+0x180>)
    4da0:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4da2:	23ff      	movs	r3, #255	; 0xff
    4da4:	4642      	mov	r2, r8
    4da6:	4213      	tst	r3, r2
    4da8:	d005      	beq.n	4db6 <trx_sram_read+0x162>
		cpu_irq_enable();
    4daa:	2201      	movs	r2, #1
    4dac:	4b06      	ldr	r3, [pc, #24]	; (4dc8 <trx_sram_read+0x174>)
    4dae:	701a      	strb	r2, [r3, #0]
    4db0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4db4:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4db6:	b002      	add	sp, #8
    4db8:	bc1c      	pop	{r2, r3, r4}
    4dba:	4690      	mov	r8, r2
    4dbc:	4699      	mov	r9, r3
    4dbe:	46a2      	mov	sl, r4
    4dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4dc2:	46c0      	nop			; (mov r8, r8)
    4dc4:	00000ad5 	.word	0x00000ad5
    4dc8:	20000008 	.word	0x20000008
    4dcc:	20002260 	.word	0x20002260
    4dd0:	20002224 	.word	0x20002224
    4dd4:	000015bd 	.word	0x000015bd
    4dd8:	2000221c 	.word	0x2000221c

00004ddc <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    4ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
    4dde:	4657      	mov	r7, sl
    4de0:	464e      	mov	r6, r9
    4de2:	4645      	mov	r5, r8
    4de4:	b4e0      	push	{r5, r6, r7}
    4de6:	0006      	movs	r6, r0
    4de8:	468a      	mov	sl, r1
    4dea:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    4dec:	2001      	movs	r0, #1
    4dee:	4b76      	ldr	r3, [pc, #472]	; (4fc8 <trx_aes_wrrd+0x1ec>)
    4df0:	4798      	blx	r3

	ENTER_TRX_REGION();
    4df2:	2100      	movs	r1, #0
    4df4:	2000      	movs	r0, #0
    4df6:	4b75      	ldr	r3, [pc, #468]	; (4fcc <trx_aes_wrrd+0x1f0>)
    4df8:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4dfa:	4f75      	ldr	r7, [pc, #468]	; (4fd0 <trx_aes_wrrd+0x1f4>)
    4dfc:	2201      	movs	r2, #1
    4dfe:	4975      	ldr	r1, [pc, #468]	; (4fd4 <trx_aes_wrrd+0x1f8>)
    4e00:	0038      	movs	r0, r7
    4e02:	4b75      	ldr	r3, [pc, #468]	; (4fd8 <trx_aes_wrrd+0x1fc>)
    4e04:	4798      	blx	r3
    4e06:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    4e08:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4e0a:	7e1a      	ldrb	r2, [r3, #24]
    4e0c:	420a      	tst	r2, r1
    4e0e:	d0fc      	beq.n	4e0a <trx_aes_wrrd+0x2e>
    4e10:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4e12:	07d2      	lsls	r2, r2, #31
    4e14:	d501      	bpl.n	4e1a <trx_aes_wrrd+0x3e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4e16:	2240      	movs	r2, #64	; 0x40
    4e18:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4e1a:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4e1c:	7e1a      	ldrb	r2, [r3, #24]
    4e1e:	420a      	tst	r2, r1
    4e20:	d0fc      	beq.n	4e1c <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4e22:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4e24:	7e1a      	ldrb	r2, [r3, #24]
    4e26:	420a      	tst	r2, r1
    4e28:	d0fc      	beq.n	4e24 <trx_aes_wrrd+0x48>
    4e2a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4e2c:	0752      	lsls	r2, r2, #29
    4e2e:	d512      	bpl.n	4e56 <trx_aes_wrrd+0x7a>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4e30:	8b5a      	ldrh	r2, [r3, #26]
    4e32:	0752      	lsls	r2, r2, #29
    4e34:	d501      	bpl.n	4e3a <trx_aes_wrrd+0x5e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4e36:	2204      	movs	r2, #4
    4e38:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4e3a:	4a65      	ldr	r2, [pc, #404]	; (4fd0 <trx_aes_wrrd+0x1f4>)
    4e3c:	7992      	ldrb	r2, [r2, #6]
    4e3e:	2a01      	cmp	r2, #1
    4e40:	d105      	bne.n	4e4e <trx_aes_wrrd+0x72>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4e42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e44:	05d2      	lsls	r2, r2, #23
    4e46:	0dd2      	lsrs	r2, r2, #23
    4e48:	4964      	ldr	r1, [pc, #400]	; (4fdc <trx_aes_wrrd+0x200>)
    4e4a:	800a      	strh	r2, [r1, #0]
    4e4c:	e003      	b.n	4e56 <trx_aes_wrrd+0x7a>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4e4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e50:	b2d2      	uxtb	r2, r2
    4e52:	4962      	ldr	r1, [pc, #392]	; (4fdc <trx_aes_wrrd+0x200>)
    4e54:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    4e56:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4e58:	7e1a      	ldrb	r2, [r3, #24]
    4e5a:	420a      	tst	r2, r1
    4e5c:	d0fc      	beq.n	4e58 <trx_aes_wrrd+0x7c>
    4e5e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4e60:	07d2      	lsls	r2, r2, #31
    4e62:	d500      	bpl.n	4e66 <trx_aes_wrrd+0x8a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4e64:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4e66:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4e68:	7e1a      	ldrb	r2, [r3, #24]
    4e6a:	420a      	tst	r2, r1
    4e6c:	d0fc      	beq.n	4e68 <trx_aes_wrrd+0x8c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4e6e:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4e70:	7e1a      	ldrb	r2, [r3, #24]
    4e72:	420a      	tst	r2, r1
    4e74:	d0fc      	beq.n	4e70 <trx_aes_wrrd+0x94>
    4e76:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4e78:	0752      	lsls	r2, r2, #29
    4e7a:	d512      	bpl.n	4ea2 <trx_aes_wrrd+0xc6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4e7c:	8b5a      	ldrh	r2, [r3, #26]
    4e7e:	0752      	lsls	r2, r2, #29
    4e80:	d501      	bpl.n	4e86 <trx_aes_wrrd+0xaa>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4e82:	2204      	movs	r2, #4
    4e84:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4e86:	4a52      	ldr	r2, [pc, #328]	; (4fd0 <trx_aes_wrrd+0x1f4>)
    4e88:	7992      	ldrb	r2, [r2, #6]
    4e8a:	2a01      	cmp	r2, #1
    4e8c:	d105      	bne.n	4e9a <trx_aes_wrrd+0xbe>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4e8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e90:	05d2      	lsls	r2, r2, #23
    4e92:	0dd2      	lsrs	r2, r2, #23
    4e94:	4951      	ldr	r1, [pc, #324]	; (4fdc <trx_aes_wrrd+0x200>)
    4e96:	800a      	strh	r2, [r1, #0]
    4e98:	e003      	b.n	4ea2 <trx_aes_wrrd+0xc6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4e9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e9c:	b2d2      	uxtb	r2, r2
    4e9e:	494f      	ldr	r1, [pc, #316]	; (4fdc <trx_aes_wrrd+0x200>)
    4ea0:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    4ea2:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4ea4:	7e1a      	ldrb	r2, [r3, #24]
    4ea6:	420a      	tst	r2, r1
    4ea8:	d0fc      	beq.n	4ea4 <trx_aes_wrrd+0xc8>
    4eaa:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4eac:	07d2      	lsls	r2, r2, #31
    4eae:	d502      	bpl.n	4eb6 <trx_aes_wrrd+0xda>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4eb0:	4652      	mov	r2, sl
    4eb2:	7812      	ldrb	r2, [r2, #0]
    4eb4:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    4eb6:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4eb8:	7e1a      	ldrb	r2, [r3, #24]
    4eba:	420a      	tst	r2, r1
    4ebc:	d0fc      	beq.n	4eb8 <trx_aes_wrrd+0xdc>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4ebe:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4ec0:	7e1a      	ldrb	r2, [r3, #24]
    4ec2:	420a      	tst	r2, r1
    4ec4:	d0fc      	beq.n	4ec0 <trx_aes_wrrd+0xe4>
    4ec6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4ec8:	0752      	lsls	r2, r2, #29
    4eca:	d512      	bpl.n	4ef2 <trx_aes_wrrd+0x116>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4ecc:	8b5a      	ldrh	r2, [r3, #26]
    4ece:	0752      	lsls	r2, r2, #29
    4ed0:	d501      	bpl.n	4ed6 <trx_aes_wrrd+0xfa>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4ed2:	2204      	movs	r2, #4
    4ed4:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ed6:	4a3e      	ldr	r2, [pc, #248]	; (4fd0 <trx_aes_wrrd+0x1f4>)
    4ed8:	7992      	ldrb	r2, [r2, #6]
    4eda:	2a01      	cmp	r2, #1
    4edc:	d105      	bne.n	4eea <trx_aes_wrrd+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4ee0:	05db      	lsls	r3, r3, #23
    4ee2:	0ddb      	lsrs	r3, r3, #23
    4ee4:	4a3d      	ldr	r2, [pc, #244]	; (4fdc <trx_aes_wrrd+0x200>)
    4ee6:	8013      	strh	r3, [r2, #0]
    4ee8:	e003      	b.n	4ef2 <trx_aes_wrrd+0x116>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4eec:	b2db      	uxtb	r3, r3
    4eee:	4a3b      	ldr	r2, [pc, #236]	; (4fdc <trx_aes_wrrd+0x200>)
    4ef0:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    4ef2:	2c00      	cmp	r4, #0
    4ef4:	d031      	beq.n	4f5a <trx_aes_wrrd+0x17e>
    4ef6:	4656      	mov	r6, sl
    4ef8:	3c01      	subs	r4, #1
    4efa:	b2e4      	uxtb	r4, r4
    4efc:	3401      	adds	r4, #1
    4efe:	44a2      	add	sl, r4
    4f00:	46d0      	mov	r8, sl
    4f02:	2700      	movs	r7, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4f04:	4d32      	ldr	r5, [pc, #200]	; (4fd0 <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    4f06:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    4f08:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    4f0a:	2104      	movs	r1, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4f0c:	46a9      	mov	r9, r5
    4f0e:	e022      	b.n	4f56 <trx_aes_wrrd+0x17a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4f10:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
		while (!spi_is_ready_to_write(&master)) {
    4f12:	4202      	tst	r2, r0
    4f14:	d0fc      	beq.n	4f10 <trx_aes_wrrd+0x134>
    4f16:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4f18:	4202      	tst	r2, r0
    4f1a:	d001      	beq.n	4f20 <trx_aes_wrrd+0x144>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4f1c:	7872      	ldrb	r2, [r6, #1]
    4f1e:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4f20:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    4f22:	4222      	tst	r2, r4
    4f24:	d0fc      	beq.n	4f20 <trx_aes_wrrd+0x144>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4f26:	7e1a      	ldrb	r2, [r3, #24]
		}
		while (!spi_is_ready_to_read(&master)) {
    4f28:	420a      	tst	r2, r1
    4f2a:	d0fc      	beq.n	4f26 <trx_aes_wrrd+0x14a>
    4f2c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4f2e:	420a      	tst	r2, r1
    4f30:	d00d      	beq.n	4f4e <trx_aes_wrrd+0x172>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4f32:	8b5a      	ldrh	r2, [r3, #26]
    4f34:	420a      	tst	r2, r1
    4f36:	d000      	beq.n	4f3a <trx_aes_wrrd+0x15e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4f38:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4f3a:	464a      	mov	r2, r9
    4f3c:	7992      	ldrb	r2, [r2, #6]
    4f3e:	2a01      	cmp	r2, #1
    4f40:	d103      	bne.n	4f4a <trx_aes_wrrd+0x16e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4f42:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4f44:	05ff      	lsls	r7, r7, #23
    4f46:	0dff      	lsrs	r7, r7, #23
    4f48:	e001      	b.n	4f4e <trx_aes_wrrd+0x172>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4f4a:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4f4c:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    4f4e:	7037      	strb	r7, [r6, #0]
    4f50:	3601      	adds	r6, #1
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    4f52:	4546      	cmp	r6, r8
    4f54:	d002      	beq.n	4f5c <trx_aes_wrrd+0x180>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4f56:	682b      	ldr	r3, [r5, #0]
    4f58:	e7da      	b.n	4f10 <trx_aes_wrrd+0x134>
    4f5a:	2700      	movs	r7, #0
    4f5c:	4b1c      	ldr	r3, [pc, #112]	; (4fd0 <trx_aes_wrrd+0x1f4>)
    4f5e:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    4f60:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4f62:	7e1a      	ldrb	r2, [r3, #24]
    4f64:	420a      	tst	r2, r1
    4f66:	d0fc      	beq.n	4f62 <trx_aes_wrrd+0x186>
    4f68:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4f6a:	07d2      	lsls	r2, r2, #31
    4f6c:	d501      	bpl.n	4f72 <trx_aes_wrrd+0x196>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4f6e:	2200      	movs	r2, #0
    4f70:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    4f72:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4f74:	7e1a      	ldrb	r2, [r3, #24]
    4f76:	420a      	tst	r2, r1
    4f78:	d0fc      	beq.n	4f74 <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    4f7a:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4f7c:	7e1a      	ldrb	r2, [r3, #24]
    4f7e:	420a      	tst	r2, r1
    4f80:	d0fc      	beq.n	4f7c <trx_aes_wrrd+0x1a0>
    4f82:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4f84:	0752      	lsls	r2, r2, #29
    4f86:	d50e      	bpl.n	4fa6 <trx_aes_wrrd+0x1ca>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4f88:	8b5a      	ldrh	r2, [r3, #26]
    4f8a:	0752      	lsls	r2, r2, #29
    4f8c:	d501      	bpl.n	4f92 <trx_aes_wrrd+0x1b6>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4f8e:	2204      	movs	r2, #4
    4f90:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4f92:	4a0f      	ldr	r2, [pc, #60]	; (4fd0 <trx_aes_wrrd+0x1f4>)
    4f94:	7992      	ldrb	r2, [r2, #6]
    4f96:	2a01      	cmp	r2, #1
    4f98:	d103      	bne.n	4fa2 <trx_aes_wrrd+0x1c6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4f9a:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4f9c:	05ff      	lsls	r7, r7, #23
    4f9e:	0dff      	lsrs	r7, r7, #23
    4fa0:	e001      	b.n	4fa6 <trx_aes_wrrd+0x1ca>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4fa2:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4fa4:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    4fa6:	4653      	mov	r3, sl
    4fa8:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4faa:	2200      	movs	r2, #0
    4fac:	4909      	ldr	r1, [pc, #36]	; (4fd4 <trx_aes_wrrd+0x1f8>)
    4fae:	4808      	ldr	r0, [pc, #32]	; (4fd0 <trx_aes_wrrd+0x1f4>)
    4fb0:	4b09      	ldr	r3, [pc, #36]	; (4fd8 <trx_aes_wrrd+0x1fc>)
    4fb2:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    4fb4:	2100      	movs	r1, #0
    4fb6:	2000      	movs	r0, #0
    4fb8:	4b09      	ldr	r3, [pc, #36]	; (4fe0 <trx_aes_wrrd+0x204>)
    4fba:	4798      	blx	r3
}
    4fbc:	bc1c      	pop	{r2, r3, r4}
    4fbe:	4690      	mov	r8, r2
    4fc0:	4699      	mov	r9, r3
    4fc2:	46a2      	mov	sl, r4
    4fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4fc6:	46c0      	nop			; (mov r8, r8)
    4fc8:	00000ad5 	.word	0x00000ad5
    4fcc:	00000c8d 	.word	0x00000c8d
    4fd0:	20002260 	.word	0x20002260
    4fd4:	20002224 	.word	0x20002224
    4fd8:	000015bd 	.word	0x000015bd
    4fdc:	2000221c 	.word	0x2000221c
    4fe0:	00000c6d 	.word	0x00000c6d

00004fe4 <setup>:

#include "TheArtist.h"
/************************************************************************/
/*                                                                      */
/************************************************************************/
void setup(void) {
    4fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// [SYSTEM INITIALIZE]
	// [NOTICE!]!! sequence of this calls is important!
	irq_initialize_vectors();
	system_init();
    4fe6:	4b1b      	ldr	r3, [pc, #108]	; (5054 <setup+0x70>)
    4fe8:	4798      	blx	r3
	delay_init();
    4fea:	4b1b      	ldr	r3, [pc, #108]	; (5058 <setup+0x74>)
    4fec:	4798      	blx	r3
	SYS_Init();	
    4fee:	4b1b      	ldr	r3, [pc, #108]	; (505c <setup+0x78>)
    4ff0:	4798      	blx	r3
	
	artist_ultrasonic_tc_configure();
    4ff2:	4b1b      	ldr	r3, [pc, #108]	; (5060 <setup+0x7c>)
    4ff4:	4798      	blx	r3
	artist_scheduler_tc_configure();
    4ff6:	4b1b      	ldr	r3, [pc, #108]	; (5064 <setup+0x80>)
    4ff8:	4798      	blx	r3
	artist_configure_tc_callbacks();  
    4ffa:	4b1b      	ldr	r3, [pc, #108]	; (5068 <setup+0x84>)
    4ffc:	4798      	blx	r3
	artist_init_maze(); 
    4ffe:	4b1b      	ldr	r3, [pc, #108]	; (506c <setup+0x88>)
    5000:	4798      	blx	r3

	cpu_irq_enable();
    5002:	4e1b      	ldr	r6, [pc, #108]	; (5070 <setup+0x8c>)
    5004:	2701      	movs	r7, #1
    5006:	7037      	strb	r7, [r6, #0]
    5008:	f3bf 8f5f 	dmb	sy
    500c:	b662      	cpsie	i
	
	// [ultrasonic]
	artist_ultrasonic_configure(&(artist_front.us_instance_right),
    500e:	4c19      	ldr	r4, [pc, #100]	; (5074 <setup+0x90>)
    5010:	220f      	movs	r2, #15
    5012:	211c      	movs	r1, #28
    5014:	0020      	movs	r0, r4
    5016:	4d18      	ldr	r5, [pc, #96]	; (5078 <setup+0x94>)
    5018:	47a8      	blx	r5
	CONF_ARTIST_RIGHT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_center),
    501a:	0020      	movs	r0, r4
    501c:	3810      	subs	r0, #16
    501e:	220f      	movs	r2, #15
    5020:	210d      	movs	r1, #13
    5022:	47a8      	blx	r5
	CONF_ARTIST_CENTER_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_left),
    5024:	0020      	movs	r0, r4
    5026:	3808      	subs	r0, #8
    5028:	220f      	movs	r2, #15
    502a:	2117      	movs	r1, #23
    502c:	47a8      	blx	r5
	CONF_ARTIST_LEFT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_gpio_init();
    502e:	4b13      	ldr	r3, [pc, #76]	; (507c <setup+0x98>)
    5030:	4798      	blx	r3
	
	//! [ultrasonic]
	
	
	artist_usart_configure(&(artist_front.usart_instance));
    5032:	3c4c      	subs	r4, #76	; 0x4c
    5034:	0020      	movs	r0, r4
    5036:	4b12      	ldr	r3, [pc, #72]	; (5080 <setup+0x9c>)
    5038:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    503a:	7037      	strb	r7, [r6, #0]
    503c:	f3bf 8f5f 	dmb	sy
    5040:	b662      	cpsie	i
	
	system_interrupt_enable_global();

	
	usart_read_buffer_job( &(artist_front.usart_instance),
    5042:	2205      	movs	r2, #5
    5044:	490f      	ldr	r1, [pc, #60]	; (5084 <setup+0xa0>)
    5046:	0020      	movs	r0, r4
    5048:	4b0f      	ldr	r3, [pc, #60]	; (5088 <setup+0xa4>)
    504a:	4798      	blx	r3
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	
	radioInit();  
    504c:	4b0f      	ldr	r3, [pc, #60]	; (508c <setup+0xa8>)
    504e:	4798      	blx	r3
	
	//printf("front node setup complete\n"); 
	
}
    5050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5052:	46c0      	nop			; (mov r8, r8)
    5054:	0000259d 	.word	0x0000259d
    5058:	00000a95 	.word	0x00000a95
    505c:	0000401d 	.word	0x0000401d
    5060:	000007c5 	.word	0x000007c5
    5064:	000009d5 	.word	0x000009d5
    5068:	00000a45 	.word	0x00000a45
    506c:	00000115 	.word	0x00000115
    5070:	20000008 	.word	0x20000008
    5074:	20000854 	.word	0x20000854
    5078:	00000475 	.word	0x00000475
    507c:	00000485 	.word	0x00000485
    5080:	00000859 	.word	0x00000859
    5084:	200020cc 	.word	0x200020cc
    5088:	00001b45 	.word	0x00001b45
    508c:	000003f1 	.word	0x000003f1

00005090 <main>:
	SYS_TaskHandler();  
}
/************************************************************************/
/*                                                                      */
/************************************************************************/
int main (void) {
    5090:	b510      	push	{r4, lr}
	setup();
    5092:	4b02      	ldr	r3, [pc, #8]	; (509c <main+0xc>)
    5094:	4798      	blx	r3
}
/************************************************************************/
/*                                                                      */
/************************************************************************/
void loop(void) {
	SYS_TaskHandler();  
    5096:	4c02      	ldr	r4, [pc, #8]	; (50a0 <main+0x10>)
    5098:	47a0      	blx	r4
    509a:	e7fd      	b.n	5098 <main+0x8>
    509c:	00004fe5 	.word	0x00004fe5
    50a0:	00004041 	.word	0x00004041

000050a4 <common_tc_delay>:
    50a4:	b510      	push	{r4, lr}
    50a6:	1c04      	adds	r4, r0, #0
    50a8:	4b13      	ldr	r3, [pc, #76]	; (50f8 <common_tc_delay+0x54>)
    50aa:	4798      	blx	r3
    50ac:	4b13      	ldr	r3, [pc, #76]	; (50fc <common_tc_delay+0x58>)
    50ae:	781a      	ldrb	r2, [r3, #0]
    50b0:	4362      	muls	r2, r4
    50b2:	1881      	adds	r1, r0, r2
    50b4:	4b12      	ldr	r3, [pc, #72]	; (5100 <common_tc_delay+0x5c>)
    50b6:	6059      	str	r1, [r3, #4]
    50b8:	6859      	ldr	r1, [r3, #4]
    50ba:	0c09      	lsrs	r1, r1, #16
    50bc:	6059      	str	r1, [r3, #4]
    50be:	685b      	ldr	r3, [r3, #4]
    50c0:	2b00      	cmp	r3, #0
    50c2:	d007      	beq.n	50d4 <common_tc_delay+0x30>
    50c4:	4b0e      	ldr	r3, [pc, #56]	; (5100 <common_tc_delay+0x5c>)
    50c6:	6859      	ldr	r1, [r3, #4]
    50c8:	3201      	adds	r2, #1
    50ca:	1880      	adds	r0, r0, r2
    50cc:	8118      	strh	r0, [r3, #8]
    50ce:	4b0d      	ldr	r3, [pc, #52]	; (5104 <common_tc_delay+0x60>)
    50d0:	4798      	blx	r3
    50d2:	e004      	b.n	50de <common_tc_delay+0x3a>
    50d4:	1882      	adds	r2, r0, r2
    50d6:	4b0a      	ldr	r3, [pc, #40]	; (5100 <common_tc_delay+0x5c>)
    50d8:	811a      	strh	r2, [r3, #8]
    50da:	4b0b      	ldr	r3, [pc, #44]	; (5108 <common_tc_delay+0x64>)
    50dc:	4798      	blx	r3
    50de:	4b08      	ldr	r3, [pc, #32]	; (5100 <common_tc_delay+0x5c>)
    50e0:	891b      	ldrh	r3, [r3, #8]
    50e2:	2b63      	cmp	r3, #99	; 0x63
    50e4:	d802      	bhi.n	50ec <common_tc_delay+0x48>
    50e6:	3364      	adds	r3, #100	; 0x64
    50e8:	4a05      	ldr	r2, [pc, #20]	; (5100 <common_tc_delay+0x5c>)
    50ea:	8113      	strh	r3, [r2, #8]
    50ec:	4b04      	ldr	r3, [pc, #16]	; (5100 <common_tc_delay+0x5c>)
    50ee:	8918      	ldrh	r0, [r3, #8]
    50f0:	4b06      	ldr	r3, [pc, #24]	; (510c <common_tc_delay+0x68>)
    50f2:	4798      	blx	r3
    50f4:	bd10      	pop	{r4, pc}
    50f6:	46c0      	nop			; (mov r8, r8)
    50f8:	00004211 	.word	0x00004211
    50fc:	2000226c 	.word	0x2000226c
    5100:	20000774 	.word	0x20000774
    5104:	00004225 	.word	0x00004225
    5108:	00004239 	.word	0x00004239
    510c:	00004275 	.word	0x00004275

00005110 <common_tc_init>:
    5110:	b508      	push	{r3, lr}
    5112:	2200      	movs	r2, #0
    5114:	4b03      	ldr	r3, [pc, #12]	; (5124 <common_tc_init+0x14>)
    5116:	701a      	strb	r2, [r3, #0]
    5118:	4b03      	ldr	r3, [pc, #12]	; (5128 <common_tc_init+0x18>)
    511a:	4798      	blx	r3
    511c:	4b03      	ldr	r3, [pc, #12]	; (512c <common_tc_init+0x1c>)
    511e:	7018      	strb	r0, [r3, #0]
    5120:	bd08      	pop	{r3, pc}
    5122:	46c0      	nop			; (mov r8, r8)
    5124:	20000774 	.word	0x20000774
    5128:	0000428d 	.word	0x0000428d
    512c:	2000226c 	.word	0x2000226c

00005130 <tmr_ovf_callback>:
    5130:	b508      	push	{r3, lr}
    5132:	4b0e      	ldr	r3, [pc, #56]	; (516c <tmr_ovf_callback+0x3c>)
    5134:	685b      	ldr	r3, [r3, #4]
    5136:	2b00      	cmp	r3, #0
    5138:	d007      	beq.n	514a <tmr_ovf_callback+0x1a>
    513a:	4a0c      	ldr	r2, [pc, #48]	; (516c <tmr_ovf_callback+0x3c>)
    513c:	6853      	ldr	r3, [r2, #4]
    513e:	3b01      	subs	r3, #1
    5140:	6053      	str	r3, [r2, #4]
    5142:	2b00      	cmp	r3, #0
    5144:	d101      	bne.n	514a <tmr_ovf_callback+0x1a>
    5146:	4b0a      	ldr	r3, [pc, #40]	; (5170 <tmr_ovf_callback+0x40>)
    5148:	4798      	blx	r3
    514a:	4a08      	ldr	r2, [pc, #32]	; (516c <tmr_ovf_callback+0x3c>)
    514c:	7813      	ldrb	r3, [r2, #0]
    514e:	3301      	adds	r3, #1
    5150:	b2db      	uxtb	r3, r3
    5152:	7013      	strb	r3, [r2, #0]
    5154:	4a07      	ldr	r2, [pc, #28]	; (5174 <tmr_ovf_callback+0x44>)
    5156:	7812      	ldrb	r2, [r2, #0]
    5158:	429a      	cmp	r2, r3
    515a:	d806      	bhi.n	516a <tmr_ovf_callback+0x3a>
    515c:	4b03      	ldr	r3, [pc, #12]	; (516c <tmr_ovf_callback+0x3c>)
    515e:	2200      	movs	r2, #0
    5160:	701a      	strb	r2, [r3, #0]
    5162:	68db      	ldr	r3, [r3, #12]
    5164:	2b00      	cmp	r3, #0
    5166:	d000      	beq.n	516a <tmr_ovf_callback+0x3a>
    5168:	4798      	blx	r3
    516a:	bd08      	pop	{r3, pc}
    516c:	20000774 	.word	0x20000774
    5170:	00004239 	.word	0x00004239
    5174:	2000226c 	.word	0x2000226c

00005178 <tmr_cca_callback>:
    5178:	b508      	push	{r3, lr}
    517a:	4b04      	ldr	r3, [pc, #16]	; (518c <tmr_cca_callback+0x14>)
    517c:	4798      	blx	r3
    517e:	4b04      	ldr	r3, [pc, #16]	; (5190 <tmr_cca_callback+0x18>)
    5180:	691b      	ldr	r3, [r3, #16]
    5182:	2b00      	cmp	r3, #0
    5184:	d000      	beq.n	5188 <tmr_cca_callback+0x10>
    5186:	4798      	blx	r3
    5188:	bd08      	pop	{r3, pc}
    518a:	46c0      	nop			; (mov r8, r8)
    518c:	00004225 	.word	0x00004225
    5190:	20000774 	.word	0x20000774

00005194 <set_common_tc_expiry_callback>:
    5194:	4b01      	ldr	r3, [pc, #4]	; (519c <set_common_tc_expiry_callback+0x8>)
    5196:	6118      	str	r0, [r3, #16]
    5198:	4770      	bx	lr
    519a:	46c0      	nop			; (mov r8, r8)
    519c:	20000774 	.word	0x20000774

000051a0 <__libc_init_array>:
    51a0:	4b0e      	ldr	r3, [pc, #56]	; (51dc <__libc_init_array+0x3c>)
    51a2:	b570      	push	{r4, r5, r6, lr}
    51a4:	2500      	movs	r5, #0
    51a6:	001e      	movs	r6, r3
    51a8:	4c0d      	ldr	r4, [pc, #52]	; (51e0 <__libc_init_array+0x40>)
    51aa:	1ae4      	subs	r4, r4, r3
    51ac:	10a4      	asrs	r4, r4, #2
    51ae:	42a5      	cmp	r5, r4
    51b0:	d004      	beq.n	51bc <__libc_init_array+0x1c>
    51b2:	00ab      	lsls	r3, r5, #2
    51b4:	58f3      	ldr	r3, [r6, r3]
    51b6:	4798      	blx	r3
    51b8:	3501      	adds	r5, #1
    51ba:	e7f8      	b.n	51ae <__libc_init_array+0xe>
    51bc:	f005 fd00 	bl	abc0 <_init>
    51c0:	4b08      	ldr	r3, [pc, #32]	; (51e4 <__libc_init_array+0x44>)
    51c2:	2500      	movs	r5, #0
    51c4:	001e      	movs	r6, r3
    51c6:	4c08      	ldr	r4, [pc, #32]	; (51e8 <__libc_init_array+0x48>)
    51c8:	1ae4      	subs	r4, r4, r3
    51ca:	10a4      	asrs	r4, r4, #2
    51cc:	42a5      	cmp	r5, r4
    51ce:	d004      	beq.n	51da <__libc_init_array+0x3a>
    51d0:	00ab      	lsls	r3, r5, #2
    51d2:	58f3      	ldr	r3, [r6, r3]
    51d4:	4798      	blx	r3
    51d6:	3501      	adds	r5, #1
    51d8:	e7f8      	b.n	51cc <__libc_init_array+0x2c>
    51da:	bd70      	pop	{r4, r5, r6, pc}
    51dc:	0000abcc 	.word	0x0000abcc
    51e0:	0000abcc 	.word	0x0000abcc
    51e4:	0000abcc 	.word	0x0000abcc
    51e8:	0000abd0 	.word	0x0000abd0

000051ec <memcpy>:
    51ec:	2300      	movs	r3, #0
    51ee:	b510      	push	{r4, lr}
    51f0:	429a      	cmp	r2, r3
    51f2:	d003      	beq.n	51fc <memcpy+0x10>
    51f4:	5ccc      	ldrb	r4, [r1, r3]
    51f6:	54c4      	strb	r4, [r0, r3]
    51f8:	3301      	adds	r3, #1
    51fa:	e7f9      	b.n	51f0 <memcpy+0x4>
    51fc:	bd10      	pop	{r4, pc}

000051fe <memset>:
    51fe:	0003      	movs	r3, r0
    5200:	1882      	adds	r2, r0, r2
    5202:	4293      	cmp	r3, r2
    5204:	d002      	beq.n	520c <memset+0xe>
    5206:	7019      	strb	r1, [r3, #0]
    5208:	3301      	adds	r3, #1
    520a:	e7fa      	b.n	5202 <memset+0x4>
    520c:	4770      	bx	lr

0000520e <__cvt>:
    520e:	b5f0      	push	{r4, r5, r6, r7, lr}
    5210:	b08b      	sub	sp, #44	; 0x2c
    5212:	0014      	movs	r4, r2
    5214:	1e1d      	subs	r5, r3, #0
    5216:	9912      	ldr	r1, [sp, #72]	; 0x48
    5218:	da06      	bge.n	5228 <__cvt+0x1a>
    521a:	2480      	movs	r4, #128	; 0x80
    521c:	0624      	lsls	r4, r4, #24
    521e:	191b      	adds	r3, r3, r4
    5220:	001d      	movs	r5, r3
    5222:	0014      	movs	r4, r2
    5224:	232d      	movs	r3, #45	; 0x2d
    5226:	e000      	b.n	522a <__cvt+0x1c>
    5228:	2300      	movs	r3, #0
    522a:	700b      	strb	r3, [r1, #0]
    522c:	2320      	movs	r3, #32
    522e:	9e14      	ldr	r6, [sp, #80]	; 0x50
    5230:	2203      	movs	r2, #3
    5232:	439e      	bics	r6, r3
    5234:	2e46      	cmp	r6, #70	; 0x46
    5236:	d007      	beq.n	5248 <__cvt+0x3a>
    5238:	0033      	movs	r3, r6
    523a:	3b45      	subs	r3, #69	; 0x45
    523c:	4259      	negs	r1, r3
    523e:	414b      	adcs	r3, r1
    5240:	9910      	ldr	r1, [sp, #64]	; 0x40
    5242:	3a01      	subs	r2, #1
    5244:	18cb      	adds	r3, r1, r3
    5246:	9310      	str	r3, [sp, #64]	; 0x40
    5248:	ab09      	add	r3, sp, #36	; 0x24
    524a:	9304      	str	r3, [sp, #16]
    524c:	ab08      	add	r3, sp, #32
    524e:	9303      	str	r3, [sp, #12]
    5250:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5252:	9200      	str	r2, [sp, #0]
    5254:	9302      	str	r3, [sp, #8]
    5256:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5258:	0022      	movs	r2, r4
    525a:	9301      	str	r3, [sp, #4]
    525c:	002b      	movs	r3, r5
    525e:	f000 ff39 	bl	60d4 <_dtoa_r>
    5262:	0007      	movs	r7, r0
    5264:	2e47      	cmp	r6, #71	; 0x47
    5266:	d102      	bne.n	526e <__cvt+0x60>
    5268:	9b11      	ldr	r3, [sp, #68]	; 0x44
    526a:	07db      	lsls	r3, r3, #31
    526c:	d52d      	bpl.n	52ca <__cvt+0xbc>
    526e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5270:	18fb      	adds	r3, r7, r3
    5272:	9307      	str	r3, [sp, #28]
    5274:	2e46      	cmp	r6, #70	; 0x46
    5276:	d114      	bne.n	52a2 <__cvt+0x94>
    5278:	783b      	ldrb	r3, [r7, #0]
    527a:	2b30      	cmp	r3, #48	; 0x30
    527c:	d10c      	bne.n	5298 <__cvt+0x8a>
    527e:	2200      	movs	r2, #0
    5280:	2300      	movs	r3, #0
    5282:	0020      	movs	r0, r4
    5284:	0029      	movs	r1, r5
    5286:	f002 fe5f 	bl	7f48 <__aeabi_dcmpeq>
    528a:	2800      	cmp	r0, #0
    528c:	d104      	bne.n	5298 <__cvt+0x8a>
    528e:	2301      	movs	r3, #1
    5290:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5292:	1a9b      	subs	r3, r3, r2
    5294:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5296:	6013      	str	r3, [r2, #0]
    5298:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    529a:	9a07      	ldr	r2, [sp, #28]
    529c:	681b      	ldr	r3, [r3, #0]
    529e:	18d3      	adds	r3, r2, r3
    52a0:	9307      	str	r3, [sp, #28]
    52a2:	2200      	movs	r2, #0
    52a4:	2300      	movs	r3, #0
    52a6:	0020      	movs	r0, r4
    52a8:	0029      	movs	r1, r5
    52aa:	f002 fe4d 	bl	7f48 <__aeabi_dcmpeq>
    52ae:	2230      	movs	r2, #48	; 0x30
    52b0:	2800      	cmp	r0, #0
    52b2:	d002      	beq.n	52ba <__cvt+0xac>
    52b4:	9b07      	ldr	r3, [sp, #28]
    52b6:	9309      	str	r3, [sp, #36]	; 0x24
    52b8:	e007      	b.n	52ca <__cvt+0xbc>
    52ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
    52bc:	9907      	ldr	r1, [sp, #28]
    52be:	4299      	cmp	r1, r3
    52c0:	d903      	bls.n	52ca <__cvt+0xbc>
    52c2:	1c59      	adds	r1, r3, #1
    52c4:	9109      	str	r1, [sp, #36]	; 0x24
    52c6:	701a      	strb	r2, [r3, #0]
    52c8:	e7f7      	b.n	52ba <__cvt+0xac>
    52ca:	0038      	movs	r0, r7
    52cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    52ce:	9a15      	ldr	r2, [sp, #84]	; 0x54
    52d0:	1bdb      	subs	r3, r3, r7
    52d2:	6013      	str	r3, [r2, #0]
    52d4:	b00b      	add	sp, #44	; 0x2c
    52d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

000052d8 <__exponent>:
    52d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    52da:	232b      	movs	r3, #43	; 0x2b
    52dc:	0007      	movs	r7, r0
    52de:	000c      	movs	r4, r1
    52e0:	7002      	strb	r2, [r0, #0]
    52e2:	1c86      	adds	r6, r0, #2
    52e4:	2900      	cmp	r1, #0
    52e6:	da01      	bge.n	52ec <__exponent+0x14>
    52e8:	232d      	movs	r3, #45	; 0x2d
    52ea:	424c      	negs	r4, r1
    52ec:	707b      	strb	r3, [r7, #1]
    52ee:	2c09      	cmp	r4, #9
    52f0:	dd1c      	ble.n	532c <__exponent+0x54>
    52f2:	466b      	mov	r3, sp
    52f4:	1ddd      	adds	r5, r3, #7
    52f6:	0020      	movs	r0, r4
    52f8:	210a      	movs	r1, #10
    52fa:	f002 fe0f 	bl	7f1c <__aeabi_idivmod>
    52fe:	3d01      	subs	r5, #1
    5300:	3130      	adds	r1, #48	; 0x30
    5302:	7029      	strb	r1, [r5, #0]
    5304:	0020      	movs	r0, r4
    5306:	210a      	movs	r1, #10
    5308:	f002 fd22 	bl	7d50 <__aeabi_idiv>
    530c:	1e04      	subs	r4, r0, #0
    530e:	2c09      	cmp	r4, #9
    5310:	dcf1      	bgt.n	52f6 <__exponent+0x1e>
    5312:	3d01      	subs	r5, #1
    5314:	3430      	adds	r4, #48	; 0x30
    5316:	702c      	strb	r4, [r5, #0]
    5318:	466b      	mov	r3, sp
    531a:	3307      	adds	r3, #7
    531c:	0030      	movs	r0, r6
    531e:	42ab      	cmp	r3, r5
    5320:	d909      	bls.n	5336 <__exponent+0x5e>
    5322:	782b      	ldrb	r3, [r5, #0]
    5324:	3501      	adds	r5, #1
    5326:	7033      	strb	r3, [r6, #0]
    5328:	3601      	adds	r6, #1
    532a:	e7f5      	b.n	5318 <__exponent+0x40>
    532c:	2330      	movs	r3, #48	; 0x30
    532e:	18e4      	adds	r4, r4, r3
    5330:	7033      	strb	r3, [r6, #0]
    5332:	1cb0      	adds	r0, r6, #2
    5334:	7074      	strb	r4, [r6, #1]
    5336:	1bc0      	subs	r0, r0, r7
    5338:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

0000533c <_printf_float>:
    533c:	b5f0      	push	{r4, r5, r6, r7, lr}
    533e:	b095      	sub	sp, #84	; 0x54
    5340:	000c      	movs	r4, r1
    5342:	920a      	str	r2, [sp, #40]	; 0x28
    5344:	930b      	str	r3, [sp, #44]	; 0x2c
    5346:	9d1a      	ldr	r5, [sp, #104]	; 0x68
    5348:	9009      	str	r0, [sp, #36]	; 0x24
    534a:	f001 fe11 	bl	6f70 <_localeconv_r>
    534e:	6803      	ldr	r3, [r0, #0]
    5350:	0018      	movs	r0, r3
    5352:	930d      	str	r3, [sp, #52]	; 0x34
    5354:	f000 fd62 	bl	5e1c <strlen>
    5358:	2300      	movs	r3, #0
    535a:	9312      	str	r3, [sp, #72]	; 0x48
    535c:	6823      	ldr	r3, [r4, #0]
    535e:	900e      	str	r0, [sp, #56]	; 0x38
    5360:	930c      	str	r3, [sp, #48]	; 0x30
    5362:	990c      	ldr	r1, [sp, #48]	; 0x30
    5364:	7e27      	ldrb	r7, [r4, #24]
    5366:	682b      	ldr	r3, [r5, #0]
    5368:	2207      	movs	r2, #7
    536a:	05c9      	lsls	r1, r1, #23
    536c:	d501      	bpl.n	5372 <_printf_float+0x36>
    536e:	189b      	adds	r3, r3, r2
    5370:	e000      	b.n	5374 <_printf_float+0x38>
    5372:	3307      	adds	r3, #7
    5374:	4393      	bics	r3, r2
    5376:	001a      	movs	r2, r3
    5378:	3208      	adds	r2, #8
    537a:	602a      	str	r2, [r5, #0]
    537c:	681a      	ldr	r2, [r3, #0]
    537e:	685b      	ldr	r3, [r3, #4]
    5380:	64a2      	str	r2, [r4, #72]	; 0x48
    5382:	64e3      	str	r3, [r4, #76]	; 0x4c
    5384:	2201      	movs	r2, #1
    5386:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
    5388:	6ca6      	ldr	r6, [r4, #72]	; 0x48
    538a:	006b      	lsls	r3, r5, #1
    538c:	085b      	lsrs	r3, r3, #1
    538e:	930f      	str	r3, [sp, #60]	; 0x3c
    5390:	4252      	negs	r2, r2
    5392:	4bc0      	ldr	r3, [pc, #768]	; (5694 <_printf_float+0x358>)
    5394:	0030      	movs	r0, r6
    5396:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5398:	f005 f824 	bl	a3e4 <__aeabi_dcmpun>
    539c:	2800      	cmp	r0, #0
    539e:	d119      	bne.n	53d4 <_printf_float+0x98>
    53a0:	2201      	movs	r2, #1
    53a2:	4bbc      	ldr	r3, [pc, #752]	; (5694 <_printf_float+0x358>)
    53a4:	4252      	negs	r2, r2
    53a6:	0030      	movs	r0, r6
    53a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
    53aa:	f002 fddd 	bl	7f68 <__aeabi_dcmple>
    53ae:	2800      	cmp	r0, #0
    53b0:	d110      	bne.n	53d4 <_printf_float+0x98>
    53b2:	2200      	movs	r2, #0
    53b4:	2300      	movs	r3, #0
    53b6:	0030      	movs	r0, r6
    53b8:	0029      	movs	r1, r5
    53ba:	f002 fdcb 	bl	7f54 <__aeabi_dcmplt>
    53be:	2800      	cmp	r0, #0
    53c0:	d003      	beq.n	53ca <_printf_float+0x8e>
    53c2:	0023      	movs	r3, r4
    53c4:	222d      	movs	r2, #45	; 0x2d
    53c6:	3343      	adds	r3, #67	; 0x43
    53c8:	701a      	strb	r2, [r3, #0]
    53ca:	4db3      	ldr	r5, [pc, #716]	; (5698 <_printf_float+0x35c>)
    53cc:	2f47      	cmp	r7, #71	; 0x47
    53ce:	d80e      	bhi.n	53ee <_printf_float+0xb2>
    53d0:	4db2      	ldr	r5, [pc, #712]	; (569c <_printf_float+0x360>)
    53d2:	e00c      	b.n	53ee <_printf_float+0xb2>
    53d4:	0032      	movs	r2, r6
    53d6:	002b      	movs	r3, r5
    53d8:	0030      	movs	r0, r6
    53da:	0029      	movs	r1, r5
    53dc:	f005 f802 	bl	a3e4 <__aeabi_dcmpun>
    53e0:	2800      	cmp	r0, #0
    53e2:	d100      	bne.n	53e6 <_printf_float+0xaa>
    53e4:	e19a      	b.n	571c <_printf_float+0x3e0>
    53e6:	4dae      	ldr	r5, [pc, #696]	; (56a0 <_printf_float+0x364>)
    53e8:	2f47      	cmp	r7, #71	; 0x47
    53ea:	d800      	bhi.n	53ee <_printf_float+0xb2>
    53ec:	4dad      	ldr	r5, [pc, #692]	; (56a4 <_printf_float+0x368>)
    53ee:	2303      	movs	r3, #3
    53f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    53f2:	6123      	str	r3, [r4, #16]
    53f4:	3301      	adds	r3, #1
    53f6:	439a      	bics	r2, r3
    53f8:	6022      	str	r2, [r4, #0]
    53fa:	2600      	movs	r6, #0
    53fc:	e042      	b.n	5484 <_printf_float+0x148>
    53fe:	2f67      	cmp	r7, #103	; 0x67
    5400:	d100      	bne.n	5404 <_printf_float+0xc8>
    5402:	e193      	b.n	572c <_printf_float+0x3f0>
    5404:	2f47      	cmp	r7, #71	; 0x47
    5406:	d100      	bne.n	540a <_printf_float+0xce>
    5408:	e190      	b.n	572c <_printf_float+0x3f0>
    540a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    540c:	2100      	movs	r1, #0
    540e:	4313      	orrs	r3, r2
    5410:	aa12      	add	r2, sp, #72	; 0x48
    5412:	9205      	str	r2, [sp, #20]
    5414:	aa11      	add	r2, sp, #68	; 0x44
    5416:	9203      	str	r2, [sp, #12]
    5418:	2223      	movs	r2, #35	; 0x23
    541a:	6023      	str	r3, [r4, #0]
    541c:	9106      	str	r1, [sp, #24]
    541e:	9301      	str	r3, [sp, #4]
    5420:	a908      	add	r1, sp, #32
    5422:	6863      	ldr	r3, [r4, #4]
    5424:	1852      	adds	r2, r2, r1
    5426:	9202      	str	r2, [sp, #8]
    5428:	9300      	str	r3, [sp, #0]
    542a:	0032      	movs	r2, r6
    542c:	002b      	movs	r3, r5
    542e:	9704      	str	r7, [sp, #16]
    5430:	9809      	ldr	r0, [sp, #36]	; 0x24
    5432:	f7ff feec 	bl	520e <__cvt>
    5436:	2320      	movs	r3, #32
    5438:	003a      	movs	r2, r7
    543a:	0005      	movs	r5, r0
    543c:	439a      	bics	r2, r3
    543e:	2a47      	cmp	r2, #71	; 0x47
    5440:	d100      	bne.n	5444 <_printf_float+0x108>
    5442:	e18e      	b.n	5762 <_printf_float+0x426>
    5444:	9911      	ldr	r1, [sp, #68]	; 0x44
    5446:	2f65      	cmp	r7, #101	; 0x65
    5448:	d900      	bls.n	544c <_printf_float+0x110>
    544a:	e196      	b.n	577a <_printf_float+0x43e>
    544c:	0020      	movs	r0, r4
    544e:	3901      	subs	r1, #1
    5450:	003a      	movs	r2, r7
    5452:	3050      	adds	r0, #80	; 0x50
    5454:	9111      	str	r1, [sp, #68]	; 0x44
    5456:	f7ff ff3f 	bl	52d8 <__exponent>
    545a:	9a12      	ldr	r2, [sp, #72]	; 0x48
    545c:	0006      	movs	r6, r0
    545e:	1883      	adds	r3, r0, r2
    5460:	6123      	str	r3, [r4, #16]
    5462:	2a01      	cmp	r2, #1
    5464:	dd00      	ble.n	5468 <_printf_float+0x12c>
    5466:	e185      	b.n	5774 <_printf_float+0x438>
    5468:	6822      	ldr	r2, [r4, #0]
    546a:	07d2      	lsls	r2, r2, #31
    546c:	d500      	bpl.n	5470 <_printf_float+0x134>
    546e:	e181      	b.n	5774 <_printf_float+0x438>
    5470:	2323      	movs	r3, #35	; 0x23
    5472:	aa08      	add	r2, sp, #32
    5474:	189b      	adds	r3, r3, r2
    5476:	781b      	ldrb	r3, [r3, #0]
    5478:	2b00      	cmp	r3, #0
    547a:	d003      	beq.n	5484 <_printf_float+0x148>
    547c:	0023      	movs	r3, r4
    547e:	222d      	movs	r2, #45	; 0x2d
    5480:	3343      	adds	r3, #67	; 0x43
    5482:	701a      	strb	r2, [r3, #0]
    5484:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5486:	aa13      	add	r2, sp, #76	; 0x4c
    5488:	9300      	str	r3, [sp, #0]
    548a:	0021      	movs	r1, r4
    548c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    548e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5490:	f000 f9a4 	bl	57dc <_printf_common>
    5494:	1c43      	adds	r3, r0, #1
    5496:	d102      	bne.n	549e <_printf_float+0x162>
    5498:	2001      	movs	r0, #1
    549a:	4240      	negs	r0, r0
    549c:	e19b      	b.n	57d6 <_printf_float+0x49a>
    549e:	6822      	ldr	r2, [r4, #0]
    54a0:	0553      	lsls	r3, r2, #21
    54a2:	d401      	bmi.n	54a8 <_printf_float+0x16c>
    54a4:	6923      	ldr	r3, [r4, #16]
    54a6:	e064      	b.n	5572 <_printf_float+0x236>
    54a8:	2f65      	cmp	r7, #101	; 0x65
    54aa:	d800      	bhi.n	54ae <_printf_float+0x172>
    54ac:	e0cc      	b.n	5648 <_printf_float+0x30c>
    54ae:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    54b0:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    54b2:	2200      	movs	r2, #0
    54b4:	2300      	movs	r3, #0
    54b6:	f002 fd47 	bl	7f48 <__aeabi_dcmpeq>
    54ba:	2800      	cmp	r0, #0
    54bc:	d02c      	beq.n	5518 <_printf_float+0x1dc>
    54be:	2301      	movs	r3, #1
    54c0:	4a79      	ldr	r2, [pc, #484]	; (56a8 <_printf_float+0x36c>)
    54c2:	990a      	ldr	r1, [sp, #40]	; 0x28
    54c4:	9809      	ldr	r0, [sp, #36]	; 0x24
    54c6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    54c8:	47a8      	blx	r5
    54ca:	1c43      	adds	r3, r0, #1
    54cc:	d0e4      	beq.n	5498 <_printf_float+0x15c>
    54ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
    54d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
    54d2:	4293      	cmp	r3, r2
    54d4:	db08      	blt.n	54e8 <_printf_float+0x1ac>
    54d6:	6823      	ldr	r3, [r4, #0]
    54d8:	07db      	lsls	r3, r3, #31
    54da:	d405      	bmi.n	54e8 <_printf_float+0x1ac>
    54dc:	6823      	ldr	r3, [r4, #0]
    54de:	2500      	movs	r5, #0
    54e0:	079b      	lsls	r3, r3, #30
    54e2:	d500      	bpl.n	54e6 <_printf_float+0x1aa>
    54e4:	e10f      	b.n	5706 <_printf_float+0x3ca>
    54e6:	e113      	b.n	5710 <_printf_float+0x3d4>
    54e8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    54ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    54ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    54ee:	990a      	ldr	r1, [sp, #40]	; 0x28
    54f0:	9809      	ldr	r0, [sp, #36]	; 0x24
    54f2:	47a8      	blx	r5
    54f4:	2500      	movs	r5, #0
    54f6:	1c43      	adds	r3, r0, #1
    54f8:	d0ce      	beq.n	5498 <_printf_float+0x15c>
    54fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
    54fc:	3b01      	subs	r3, #1
    54fe:	429d      	cmp	r5, r3
    5500:	daec      	bge.n	54dc <_printf_float+0x1a0>
    5502:	0022      	movs	r2, r4
    5504:	2301      	movs	r3, #1
    5506:	321a      	adds	r2, #26
    5508:	990a      	ldr	r1, [sp, #40]	; 0x28
    550a:	9809      	ldr	r0, [sp, #36]	; 0x24
    550c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    550e:	47b0      	blx	r6
    5510:	1c43      	adds	r3, r0, #1
    5512:	d0c1      	beq.n	5498 <_printf_float+0x15c>
    5514:	3501      	adds	r5, #1
    5516:	e7f0      	b.n	54fa <_printf_float+0x1be>
    5518:	9b11      	ldr	r3, [sp, #68]	; 0x44
    551a:	2b00      	cmp	r3, #0
    551c:	dc2b      	bgt.n	5576 <_printf_float+0x23a>
    551e:	2301      	movs	r3, #1
    5520:	4a61      	ldr	r2, [pc, #388]	; (56a8 <_printf_float+0x36c>)
    5522:	990a      	ldr	r1, [sp, #40]	; 0x28
    5524:	9809      	ldr	r0, [sp, #36]	; 0x24
    5526:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5528:	47b0      	blx	r6
    552a:	1c43      	adds	r3, r0, #1
    552c:	d0b4      	beq.n	5498 <_printf_float+0x15c>
    552e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5530:	2b00      	cmp	r3, #0
    5532:	d105      	bne.n	5540 <_printf_float+0x204>
    5534:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5536:	2b00      	cmp	r3, #0
    5538:	d102      	bne.n	5540 <_printf_float+0x204>
    553a:	6823      	ldr	r3, [r4, #0]
    553c:	07db      	lsls	r3, r3, #31
    553e:	d5cd      	bpl.n	54dc <_printf_float+0x1a0>
    5540:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5542:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5544:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5546:	990a      	ldr	r1, [sp, #40]	; 0x28
    5548:	9809      	ldr	r0, [sp, #36]	; 0x24
    554a:	47b0      	blx	r6
    554c:	2600      	movs	r6, #0
    554e:	1c43      	adds	r3, r0, #1
    5550:	d0a2      	beq.n	5498 <_printf_float+0x15c>
    5552:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5554:	425b      	negs	r3, r3
    5556:	429e      	cmp	r6, r3
    5558:	da0a      	bge.n	5570 <_printf_float+0x234>
    555a:	0022      	movs	r2, r4
    555c:	2301      	movs	r3, #1
    555e:	321a      	adds	r2, #26
    5560:	990a      	ldr	r1, [sp, #40]	; 0x28
    5562:	9809      	ldr	r0, [sp, #36]	; 0x24
    5564:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5566:	47b8      	blx	r7
    5568:	1c43      	adds	r3, r0, #1
    556a:	d095      	beq.n	5498 <_printf_float+0x15c>
    556c:	3601      	adds	r6, #1
    556e:	e7f0      	b.n	5552 <_printf_float+0x216>
    5570:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5572:	002a      	movs	r2, r5
    5574:	e0ac      	b.n	56d0 <_printf_float+0x394>
    5576:	6da3      	ldr	r3, [r4, #88]	; 0x58
    5578:	9e12      	ldr	r6, [sp, #72]	; 0x48
    557a:	429e      	cmp	r6, r3
    557c:	dd00      	ble.n	5580 <_printf_float+0x244>
    557e:	001e      	movs	r6, r3
    5580:	2e00      	cmp	r6, #0
    5582:	dc05      	bgt.n	5590 <_printf_float+0x254>
    5584:	2300      	movs	r3, #0
    5586:	930c      	str	r3, [sp, #48]	; 0x30
    5588:	43f3      	mvns	r3, r6
    558a:	17db      	asrs	r3, r3, #31
    558c:	930f      	str	r3, [sp, #60]	; 0x3c
    558e:	e015      	b.n	55bc <_printf_float+0x280>
    5590:	0033      	movs	r3, r6
    5592:	002a      	movs	r2, r5
    5594:	990a      	ldr	r1, [sp, #40]	; 0x28
    5596:	9809      	ldr	r0, [sp, #36]	; 0x24
    5598:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    559a:	47b8      	blx	r7
    559c:	1c43      	adds	r3, r0, #1
    559e:	d1f1      	bne.n	5584 <_printf_float+0x248>
    55a0:	e77a      	b.n	5498 <_printf_float+0x15c>
    55a2:	0022      	movs	r2, r4
    55a4:	2301      	movs	r3, #1
    55a6:	321a      	adds	r2, #26
    55a8:	990a      	ldr	r1, [sp, #40]	; 0x28
    55aa:	9809      	ldr	r0, [sp, #36]	; 0x24
    55ac:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    55ae:	47b8      	blx	r7
    55b0:	1c43      	adds	r3, r0, #1
    55b2:	d100      	bne.n	55b6 <_printf_float+0x27a>
    55b4:	e770      	b.n	5498 <_printf_float+0x15c>
    55b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    55b8:	3301      	adds	r3, #1
    55ba:	930c      	str	r3, [sp, #48]	; 0x30
    55bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    55be:	6da2      	ldr	r2, [r4, #88]	; 0x58
    55c0:	990c      	ldr	r1, [sp, #48]	; 0x30
    55c2:	4033      	ands	r3, r6
    55c4:	1ad3      	subs	r3, r2, r3
    55c6:	4299      	cmp	r1, r3
    55c8:	dbeb      	blt.n	55a2 <_printf_float+0x266>
    55ca:	18ae      	adds	r6, r5, r2
    55cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
    55ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
    55d0:	4293      	cmp	r3, r2
    55d2:	db0d      	blt.n	55f0 <_printf_float+0x2b4>
    55d4:	6823      	ldr	r3, [r4, #0]
    55d6:	07db      	lsls	r3, r3, #31
    55d8:	d40a      	bmi.n	55f0 <_printf_float+0x2b4>
    55da:	9b12      	ldr	r3, [sp, #72]	; 0x48
    55dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
    55de:	18ed      	adds	r5, r5, r3
    55e0:	1bad      	subs	r5, r5, r6
    55e2:	1a9b      	subs	r3, r3, r2
    55e4:	429d      	cmp	r5, r3
    55e6:	dd00      	ble.n	55ea <_printf_float+0x2ae>
    55e8:	001d      	movs	r5, r3
    55ea:	2d00      	cmp	r5, #0
    55ec:	dc09      	bgt.n	5602 <_printf_float+0x2c6>
    55ee:	e011      	b.n	5614 <_printf_float+0x2d8>
    55f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    55f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    55f4:	990a      	ldr	r1, [sp, #40]	; 0x28
    55f6:	9809      	ldr	r0, [sp, #36]	; 0x24
    55f8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    55fa:	47b8      	blx	r7
    55fc:	1c43      	adds	r3, r0, #1
    55fe:	d1ec      	bne.n	55da <_printf_float+0x29e>
    5600:	e74a      	b.n	5498 <_printf_float+0x15c>
    5602:	002b      	movs	r3, r5
    5604:	0032      	movs	r2, r6
    5606:	990a      	ldr	r1, [sp, #40]	; 0x28
    5608:	9809      	ldr	r0, [sp, #36]	; 0x24
    560a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    560c:	47b0      	blx	r6
    560e:	1c43      	adds	r3, r0, #1
    5610:	d100      	bne.n	5614 <_printf_float+0x2d8>
    5612:	e741      	b.n	5498 <_printf_float+0x15c>
    5614:	43ef      	mvns	r7, r5
    5616:	17fb      	asrs	r3, r7, #31
    5618:	2600      	movs	r6, #0
    561a:	930c      	str	r3, [sp, #48]	; 0x30
    561c:	e00a      	b.n	5634 <_printf_float+0x2f8>
    561e:	0022      	movs	r2, r4
    5620:	2301      	movs	r3, #1
    5622:	321a      	adds	r2, #26
    5624:	990a      	ldr	r1, [sp, #40]	; 0x28
    5626:	9809      	ldr	r0, [sp, #36]	; 0x24
    5628:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    562a:	47b8      	blx	r7
    562c:	1c43      	adds	r3, r0, #1
    562e:	d100      	bne.n	5632 <_printf_float+0x2f6>
    5630:	e732      	b.n	5498 <_printf_float+0x15c>
    5632:	3601      	adds	r6, #1
    5634:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5636:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5638:	990c      	ldr	r1, [sp, #48]	; 0x30
    563a:	1a9b      	subs	r3, r3, r2
    563c:	002a      	movs	r2, r5
    563e:	400a      	ands	r2, r1
    5640:	1a9b      	subs	r3, r3, r2
    5642:	429e      	cmp	r6, r3
    5644:	dbeb      	blt.n	561e <_printf_float+0x2e2>
    5646:	e749      	b.n	54dc <_printf_float+0x1a0>
    5648:	9b12      	ldr	r3, [sp, #72]	; 0x48
    564a:	2b01      	cmp	r3, #1
    564c:	dc02      	bgt.n	5654 <_printf_float+0x318>
    564e:	2301      	movs	r3, #1
    5650:	421a      	tst	r2, r3
    5652:	d045      	beq.n	56e0 <_printf_float+0x3a4>
    5654:	2301      	movs	r3, #1
    5656:	002a      	movs	r2, r5
    5658:	990a      	ldr	r1, [sp, #40]	; 0x28
    565a:	9809      	ldr	r0, [sp, #36]	; 0x24
    565c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    565e:	47b8      	blx	r7
    5660:	1c43      	adds	r3, r0, #1
    5662:	d100      	bne.n	5666 <_printf_float+0x32a>
    5664:	e718      	b.n	5498 <_printf_float+0x15c>
    5666:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5668:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    566a:	990a      	ldr	r1, [sp, #40]	; 0x28
    566c:	9809      	ldr	r0, [sp, #36]	; 0x24
    566e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5670:	47b8      	blx	r7
    5672:	1c43      	adds	r3, r0, #1
    5674:	d100      	bne.n	5678 <_printf_float+0x33c>
    5676:	e70f      	b.n	5498 <_printf_float+0x15c>
    5678:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    567a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    567c:	2200      	movs	r2, #0
    567e:	2300      	movs	r3, #0
    5680:	f002 fc62 	bl	7f48 <__aeabi_dcmpeq>
    5684:	2800      	cmp	r0, #0
    5686:	d001      	beq.n	568c <_printf_float+0x350>
    5688:	2500      	movs	r5, #0
    568a:	e01a      	b.n	56c2 <_printf_float+0x386>
    568c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    568e:	1c6a      	adds	r2, r5, #1
    5690:	3b01      	subs	r3, #1
    5692:	e026      	b.n	56e2 <_printf_float+0x3a6>
    5694:	7fefffff 	.word	0x7fefffff
    5698:	0000a8c4 	.word	0x0000a8c4
    569c:	0000a8c0 	.word	0x0000a8c0
    56a0:	0000a8cc 	.word	0x0000a8cc
    56a4:	0000a8c8 	.word	0x0000a8c8
    56a8:	0000a8d0 	.word	0x0000a8d0
    56ac:	0022      	movs	r2, r4
    56ae:	2301      	movs	r3, #1
    56b0:	321a      	adds	r2, #26
    56b2:	990a      	ldr	r1, [sp, #40]	; 0x28
    56b4:	9809      	ldr	r0, [sp, #36]	; 0x24
    56b6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    56b8:	47b8      	blx	r7
    56ba:	1c43      	adds	r3, r0, #1
    56bc:	d100      	bne.n	56c0 <_printf_float+0x384>
    56be:	e6eb      	b.n	5498 <_printf_float+0x15c>
    56c0:	3501      	adds	r5, #1
    56c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
    56c4:	3b01      	subs	r3, #1
    56c6:	429d      	cmp	r5, r3
    56c8:	dbf0      	blt.n	56ac <_printf_float+0x370>
    56ca:	0022      	movs	r2, r4
    56cc:	0033      	movs	r3, r6
    56ce:	3250      	adds	r2, #80	; 0x50
    56d0:	990a      	ldr	r1, [sp, #40]	; 0x28
    56d2:	9809      	ldr	r0, [sp, #36]	; 0x24
    56d4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    56d6:	47a8      	blx	r5
    56d8:	1c43      	adds	r3, r0, #1
    56da:	d000      	beq.n	56de <_printf_float+0x3a2>
    56dc:	e6fe      	b.n	54dc <_printf_float+0x1a0>
    56de:	e6db      	b.n	5498 <_printf_float+0x15c>
    56e0:	002a      	movs	r2, r5
    56e2:	990a      	ldr	r1, [sp, #40]	; 0x28
    56e4:	9809      	ldr	r0, [sp, #36]	; 0x24
    56e6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    56e8:	47a8      	blx	r5
    56ea:	1c43      	adds	r3, r0, #1
    56ec:	d1ed      	bne.n	56ca <_printf_float+0x38e>
    56ee:	e6d3      	b.n	5498 <_printf_float+0x15c>
    56f0:	0022      	movs	r2, r4
    56f2:	2301      	movs	r3, #1
    56f4:	3219      	adds	r2, #25
    56f6:	990a      	ldr	r1, [sp, #40]	; 0x28
    56f8:	9809      	ldr	r0, [sp, #36]	; 0x24
    56fa:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    56fc:	47b0      	blx	r6
    56fe:	1c43      	adds	r3, r0, #1
    5700:	d100      	bne.n	5704 <_printf_float+0x3c8>
    5702:	e6c9      	b.n	5498 <_printf_float+0x15c>
    5704:	3501      	adds	r5, #1
    5706:	68e3      	ldr	r3, [r4, #12]
    5708:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    570a:	1a9b      	subs	r3, r3, r2
    570c:	429d      	cmp	r5, r3
    570e:	dbef      	blt.n	56f0 <_printf_float+0x3b4>
    5710:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5712:	68e0      	ldr	r0, [r4, #12]
    5714:	4298      	cmp	r0, r3
    5716:	da5e      	bge.n	57d6 <_printf_float+0x49a>
    5718:	0018      	movs	r0, r3
    571a:	e05c      	b.n	57d6 <_printf_float+0x49a>
    571c:	2380      	movs	r3, #128	; 0x80
    571e:	6862      	ldr	r2, [r4, #4]
    5720:	00db      	lsls	r3, r3, #3
    5722:	1c51      	adds	r1, r2, #1
    5724:	d000      	beq.n	5728 <_printf_float+0x3ec>
    5726:	e66a      	b.n	53fe <_printf_float+0xc2>
    5728:	3207      	adds	r2, #7
    572a:	e002      	b.n	5732 <_printf_float+0x3f6>
    572c:	2a00      	cmp	r2, #0
    572e:	d102      	bne.n	5736 <_printf_float+0x3fa>
    5730:	2201      	movs	r2, #1
    5732:	6062      	str	r2, [r4, #4]
    5734:	e669      	b.n	540a <_printf_float+0xce>
    5736:	990c      	ldr	r1, [sp, #48]	; 0x30
    5738:	a808      	add	r0, sp, #32
    573a:	430b      	orrs	r3, r1
    573c:	2100      	movs	r1, #0
    573e:	9106      	str	r1, [sp, #24]
    5740:	a912      	add	r1, sp, #72	; 0x48
    5742:	9105      	str	r1, [sp, #20]
    5744:	a911      	add	r1, sp, #68	; 0x44
    5746:	9103      	str	r1, [sp, #12]
    5748:	2123      	movs	r1, #35	; 0x23
    574a:	1809      	adds	r1, r1, r0
    574c:	6023      	str	r3, [r4, #0]
    574e:	9301      	str	r3, [sp, #4]
    5750:	9200      	str	r2, [sp, #0]
    5752:	002b      	movs	r3, r5
    5754:	9704      	str	r7, [sp, #16]
    5756:	9102      	str	r1, [sp, #8]
    5758:	0032      	movs	r2, r6
    575a:	9809      	ldr	r0, [sp, #36]	; 0x24
    575c:	f7ff fd57 	bl	520e <__cvt>
    5760:	0005      	movs	r5, r0
    5762:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5764:	1cda      	adds	r2, r3, #3
    5766:	db02      	blt.n	576e <_printf_float+0x432>
    5768:	6862      	ldr	r2, [r4, #4]
    576a:	4293      	cmp	r3, r2
    576c:	dd1c      	ble.n	57a8 <_printf_float+0x46c>
    576e:	3f02      	subs	r7, #2
    5770:	b2ff      	uxtb	r7, r7
    5772:	e667      	b.n	5444 <_printf_float+0x108>
    5774:	3301      	adds	r3, #1
    5776:	6123      	str	r3, [r4, #16]
    5778:	e67a      	b.n	5470 <_printf_float+0x134>
    577a:	2f66      	cmp	r7, #102	; 0x66
    577c:	d115      	bne.n	57aa <_printf_float+0x46e>
    577e:	6863      	ldr	r3, [r4, #4]
    5780:	2900      	cmp	r1, #0
    5782:	dd09      	ble.n	5798 <_printf_float+0x45c>
    5784:	6121      	str	r1, [r4, #16]
    5786:	2b00      	cmp	r3, #0
    5788:	d102      	bne.n	5790 <_printf_float+0x454>
    578a:	6822      	ldr	r2, [r4, #0]
    578c:	07d2      	lsls	r2, r2, #31
    578e:	d51e      	bpl.n	57ce <_printf_float+0x492>
    5790:	3301      	adds	r3, #1
    5792:	1859      	adds	r1, r3, r1
    5794:	6121      	str	r1, [r4, #16]
    5796:	e01a      	b.n	57ce <_printf_float+0x492>
    5798:	2b00      	cmp	r3, #0
    579a:	d103      	bne.n	57a4 <_printf_float+0x468>
    579c:	2201      	movs	r2, #1
    579e:	6821      	ldr	r1, [r4, #0]
    57a0:	4211      	tst	r1, r2
    57a2:	d013      	beq.n	57cc <_printf_float+0x490>
    57a4:	1c9a      	adds	r2, r3, #2
    57a6:	e011      	b.n	57cc <_printf_float+0x490>
    57a8:	2767      	movs	r7, #103	; 0x67
    57aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
    57ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
    57ae:	4293      	cmp	r3, r2
    57b0:	db06      	blt.n	57c0 <_printf_float+0x484>
    57b2:	6822      	ldr	r2, [r4, #0]
    57b4:	6123      	str	r3, [r4, #16]
    57b6:	07d2      	lsls	r2, r2, #31
    57b8:	d509      	bpl.n	57ce <_printf_float+0x492>
    57ba:	3301      	adds	r3, #1
    57bc:	6123      	str	r3, [r4, #16]
    57be:	e006      	b.n	57ce <_printf_float+0x492>
    57c0:	2101      	movs	r1, #1
    57c2:	2b00      	cmp	r3, #0
    57c4:	dc01      	bgt.n	57ca <_printf_float+0x48e>
    57c6:	1849      	adds	r1, r1, r1
    57c8:	1ac9      	subs	r1, r1, r3
    57ca:	188a      	adds	r2, r1, r2
    57cc:	6122      	str	r2, [r4, #16]
    57ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
    57d0:	2600      	movs	r6, #0
    57d2:	65a3      	str	r3, [r4, #88]	; 0x58
    57d4:	e64c      	b.n	5470 <_printf_float+0x134>
    57d6:	b015      	add	sp, #84	; 0x54
    57d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    57da:	46c0      	nop			; (mov r8, r8)

000057dc <_printf_common>:
    57dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    57de:	0017      	movs	r7, r2
    57e0:	9301      	str	r3, [sp, #4]
    57e2:	688a      	ldr	r2, [r1, #8]
    57e4:	690b      	ldr	r3, [r1, #16]
    57e6:	9000      	str	r0, [sp, #0]
    57e8:	000c      	movs	r4, r1
    57ea:	4293      	cmp	r3, r2
    57ec:	da00      	bge.n	57f0 <_printf_common+0x14>
    57ee:	0013      	movs	r3, r2
    57f0:	0022      	movs	r2, r4
    57f2:	603b      	str	r3, [r7, #0]
    57f4:	3243      	adds	r2, #67	; 0x43
    57f6:	7812      	ldrb	r2, [r2, #0]
    57f8:	2a00      	cmp	r2, #0
    57fa:	d001      	beq.n	5800 <_printf_common+0x24>
    57fc:	3301      	adds	r3, #1
    57fe:	603b      	str	r3, [r7, #0]
    5800:	6823      	ldr	r3, [r4, #0]
    5802:	069b      	lsls	r3, r3, #26
    5804:	d502      	bpl.n	580c <_printf_common+0x30>
    5806:	683b      	ldr	r3, [r7, #0]
    5808:	3302      	adds	r3, #2
    580a:	603b      	str	r3, [r7, #0]
    580c:	2506      	movs	r5, #6
    580e:	6823      	ldr	r3, [r4, #0]
    5810:	401d      	ands	r5, r3
    5812:	d01e      	beq.n	5852 <_printf_common+0x76>
    5814:	0023      	movs	r3, r4
    5816:	3343      	adds	r3, #67	; 0x43
    5818:	781b      	ldrb	r3, [r3, #0]
    581a:	1e5a      	subs	r2, r3, #1
    581c:	4193      	sbcs	r3, r2
    581e:	6822      	ldr	r2, [r4, #0]
    5820:	0692      	lsls	r2, r2, #26
    5822:	d51c      	bpl.n	585e <_printf_common+0x82>
    5824:	2030      	movs	r0, #48	; 0x30
    5826:	18e1      	adds	r1, r4, r3
    5828:	3143      	adds	r1, #67	; 0x43
    582a:	7008      	strb	r0, [r1, #0]
    582c:	0021      	movs	r1, r4
    582e:	1c5a      	adds	r2, r3, #1
    5830:	3145      	adds	r1, #69	; 0x45
    5832:	7809      	ldrb	r1, [r1, #0]
    5834:	18a2      	adds	r2, r4, r2
    5836:	3243      	adds	r2, #67	; 0x43
    5838:	3302      	adds	r3, #2
    583a:	7011      	strb	r1, [r2, #0]
    583c:	e00f      	b.n	585e <_printf_common+0x82>
    583e:	0022      	movs	r2, r4
    5840:	2301      	movs	r3, #1
    5842:	3219      	adds	r2, #25
    5844:	9901      	ldr	r1, [sp, #4]
    5846:	9800      	ldr	r0, [sp, #0]
    5848:	9e08      	ldr	r6, [sp, #32]
    584a:	47b0      	blx	r6
    584c:	1c43      	adds	r3, r0, #1
    584e:	d00e      	beq.n	586e <_printf_common+0x92>
    5850:	3501      	adds	r5, #1
    5852:	68e3      	ldr	r3, [r4, #12]
    5854:	683a      	ldr	r2, [r7, #0]
    5856:	1a9b      	subs	r3, r3, r2
    5858:	429d      	cmp	r5, r3
    585a:	dbf0      	blt.n	583e <_printf_common+0x62>
    585c:	e7da      	b.n	5814 <_printf_common+0x38>
    585e:	0022      	movs	r2, r4
    5860:	9901      	ldr	r1, [sp, #4]
    5862:	3243      	adds	r2, #67	; 0x43
    5864:	9800      	ldr	r0, [sp, #0]
    5866:	9d08      	ldr	r5, [sp, #32]
    5868:	47a8      	blx	r5
    586a:	1c43      	adds	r3, r0, #1
    586c:	d102      	bne.n	5874 <_printf_common+0x98>
    586e:	2001      	movs	r0, #1
    5870:	4240      	negs	r0, r0
    5872:	e020      	b.n	58b6 <_printf_common+0xda>
    5874:	2306      	movs	r3, #6
    5876:	6820      	ldr	r0, [r4, #0]
    5878:	68e1      	ldr	r1, [r4, #12]
    587a:	683a      	ldr	r2, [r7, #0]
    587c:	4003      	ands	r3, r0
    587e:	2500      	movs	r5, #0
    5880:	2b04      	cmp	r3, #4
    5882:	d103      	bne.n	588c <_printf_common+0xb0>
    5884:	1a8d      	subs	r5, r1, r2
    5886:	43eb      	mvns	r3, r5
    5888:	17db      	asrs	r3, r3, #31
    588a:	401d      	ands	r5, r3
    588c:	68a3      	ldr	r3, [r4, #8]
    588e:	6922      	ldr	r2, [r4, #16]
    5890:	4293      	cmp	r3, r2
    5892:	dd01      	ble.n	5898 <_printf_common+0xbc>
    5894:	1a9b      	subs	r3, r3, r2
    5896:	18ed      	adds	r5, r5, r3
    5898:	2700      	movs	r7, #0
    589a:	42bd      	cmp	r5, r7
    589c:	d00a      	beq.n	58b4 <_printf_common+0xd8>
    589e:	0022      	movs	r2, r4
    58a0:	2301      	movs	r3, #1
    58a2:	321a      	adds	r2, #26
    58a4:	9901      	ldr	r1, [sp, #4]
    58a6:	9800      	ldr	r0, [sp, #0]
    58a8:	9e08      	ldr	r6, [sp, #32]
    58aa:	47b0      	blx	r6
    58ac:	1c43      	adds	r3, r0, #1
    58ae:	d0de      	beq.n	586e <_printf_common+0x92>
    58b0:	3701      	adds	r7, #1
    58b2:	e7f2      	b.n	589a <_printf_common+0xbe>
    58b4:	2000      	movs	r0, #0
    58b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000058b8 <_printf_i>:
    58b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    58ba:	b08b      	sub	sp, #44	; 0x2c
    58bc:	9206      	str	r2, [sp, #24]
    58be:	000a      	movs	r2, r1
    58c0:	3243      	adds	r2, #67	; 0x43
    58c2:	9307      	str	r3, [sp, #28]
    58c4:	9005      	str	r0, [sp, #20]
    58c6:	9204      	str	r2, [sp, #16]
    58c8:	7e0a      	ldrb	r2, [r1, #24]
    58ca:	000c      	movs	r4, r1
    58cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    58ce:	2a6e      	cmp	r2, #110	; 0x6e
    58d0:	d100      	bne.n	58d4 <_printf_i+0x1c>
    58d2:	e0ab      	b.n	5a2c <_printf_i+0x174>
    58d4:	d811      	bhi.n	58fa <_printf_i+0x42>
    58d6:	2a63      	cmp	r2, #99	; 0x63
    58d8:	d022      	beq.n	5920 <_printf_i+0x68>
    58da:	d809      	bhi.n	58f0 <_printf_i+0x38>
    58dc:	2a00      	cmp	r2, #0
    58de:	d100      	bne.n	58e2 <_printf_i+0x2a>
    58e0:	e0b5      	b.n	5a4e <_printf_i+0x196>
    58e2:	2a58      	cmp	r2, #88	; 0x58
    58e4:	d000      	beq.n	58e8 <_printf_i+0x30>
    58e6:	e0c5      	b.n	5a74 <_printf_i+0x1bc>
    58e8:	3145      	adds	r1, #69	; 0x45
    58ea:	700a      	strb	r2, [r1, #0]
    58ec:	4a81      	ldr	r2, [pc, #516]	; (5af4 <_printf_i+0x23c>)
    58ee:	e04f      	b.n	5990 <_printf_i+0xd8>
    58f0:	2a64      	cmp	r2, #100	; 0x64
    58f2:	d01d      	beq.n	5930 <_printf_i+0x78>
    58f4:	2a69      	cmp	r2, #105	; 0x69
    58f6:	d01b      	beq.n	5930 <_printf_i+0x78>
    58f8:	e0bc      	b.n	5a74 <_printf_i+0x1bc>
    58fa:	2a73      	cmp	r2, #115	; 0x73
    58fc:	d100      	bne.n	5900 <_printf_i+0x48>
    58fe:	e0aa      	b.n	5a56 <_printf_i+0x19e>
    5900:	d809      	bhi.n	5916 <_printf_i+0x5e>
    5902:	2a6f      	cmp	r2, #111	; 0x6f
    5904:	d029      	beq.n	595a <_printf_i+0xa2>
    5906:	2a70      	cmp	r2, #112	; 0x70
    5908:	d000      	beq.n	590c <_printf_i+0x54>
    590a:	e0b3      	b.n	5a74 <_printf_i+0x1bc>
    590c:	2220      	movs	r2, #32
    590e:	6809      	ldr	r1, [r1, #0]
    5910:	430a      	orrs	r2, r1
    5912:	6022      	str	r2, [r4, #0]
    5914:	e037      	b.n	5986 <_printf_i+0xce>
    5916:	2a75      	cmp	r2, #117	; 0x75
    5918:	d01f      	beq.n	595a <_printf_i+0xa2>
    591a:	2a78      	cmp	r2, #120	; 0x78
    591c:	d033      	beq.n	5986 <_printf_i+0xce>
    591e:	e0a9      	b.n	5a74 <_printf_i+0x1bc>
    5920:	000e      	movs	r6, r1
    5922:	681a      	ldr	r2, [r3, #0]
    5924:	3642      	adds	r6, #66	; 0x42
    5926:	1d11      	adds	r1, r2, #4
    5928:	6019      	str	r1, [r3, #0]
    592a:	6813      	ldr	r3, [r2, #0]
    592c:	7033      	strb	r3, [r6, #0]
    592e:	e0a4      	b.n	5a7a <_printf_i+0x1c2>
    5930:	6821      	ldr	r1, [r4, #0]
    5932:	681a      	ldr	r2, [r3, #0]
    5934:	0608      	lsls	r0, r1, #24
    5936:	d406      	bmi.n	5946 <_printf_i+0x8e>
    5938:	0649      	lsls	r1, r1, #25
    593a:	d504      	bpl.n	5946 <_printf_i+0x8e>
    593c:	1d11      	adds	r1, r2, #4
    593e:	6019      	str	r1, [r3, #0]
    5940:	2300      	movs	r3, #0
    5942:	5ed5      	ldrsh	r5, [r2, r3]
    5944:	e002      	b.n	594c <_printf_i+0x94>
    5946:	1d11      	adds	r1, r2, #4
    5948:	6019      	str	r1, [r3, #0]
    594a:	6815      	ldr	r5, [r2, #0]
    594c:	2d00      	cmp	r5, #0
    594e:	da3b      	bge.n	59c8 <_printf_i+0x110>
    5950:	232d      	movs	r3, #45	; 0x2d
    5952:	9a04      	ldr	r2, [sp, #16]
    5954:	426d      	negs	r5, r5
    5956:	7013      	strb	r3, [r2, #0]
    5958:	e036      	b.n	59c8 <_printf_i+0x110>
    595a:	6821      	ldr	r1, [r4, #0]
    595c:	681a      	ldr	r2, [r3, #0]
    595e:	0608      	lsls	r0, r1, #24
    5960:	d406      	bmi.n	5970 <_printf_i+0xb8>
    5962:	0649      	lsls	r1, r1, #25
    5964:	d504      	bpl.n	5970 <_printf_i+0xb8>
    5966:	6815      	ldr	r5, [r2, #0]
    5968:	1d11      	adds	r1, r2, #4
    596a:	6019      	str	r1, [r3, #0]
    596c:	b2ad      	uxth	r5, r5
    596e:	e002      	b.n	5976 <_printf_i+0xbe>
    5970:	1d11      	adds	r1, r2, #4
    5972:	6019      	str	r1, [r3, #0]
    5974:	6815      	ldr	r5, [r2, #0]
    5976:	4b5f      	ldr	r3, [pc, #380]	; (5af4 <_printf_i+0x23c>)
    5978:	7e22      	ldrb	r2, [r4, #24]
    597a:	9303      	str	r3, [sp, #12]
    597c:	2708      	movs	r7, #8
    597e:	2a6f      	cmp	r2, #111	; 0x6f
    5980:	d01d      	beq.n	59be <_printf_i+0x106>
    5982:	270a      	movs	r7, #10
    5984:	e01b      	b.n	59be <_printf_i+0x106>
    5986:	0022      	movs	r2, r4
    5988:	2178      	movs	r1, #120	; 0x78
    598a:	3245      	adds	r2, #69	; 0x45
    598c:	7011      	strb	r1, [r2, #0]
    598e:	4a5a      	ldr	r2, [pc, #360]	; (5af8 <_printf_i+0x240>)
    5990:	6819      	ldr	r1, [r3, #0]
    5992:	9203      	str	r2, [sp, #12]
    5994:	1d08      	adds	r0, r1, #4
    5996:	6822      	ldr	r2, [r4, #0]
    5998:	6018      	str	r0, [r3, #0]
    599a:	680d      	ldr	r5, [r1, #0]
    599c:	0610      	lsls	r0, r2, #24
    599e:	d402      	bmi.n	59a6 <_printf_i+0xee>
    59a0:	0650      	lsls	r0, r2, #25
    59a2:	d500      	bpl.n	59a6 <_printf_i+0xee>
    59a4:	b2ad      	uxth	r5, r5
    59a6:	07d3      	lsls	r3, r2, #31
    59a8:	d502      	bpl.n	59b0 <_printf_i+0xf8>
    59aa:	2320      	movs	r3, #32
    59ac:	431a      	orrs	r2, r3
    59ae:	6022      	str	r2, [r4, #0]
    59b0:	2710      	movs	r7, #16
    59b2:	2d00      	cmp	r5, #0
    59b4:	d103      	bne.n	59be <_printf_i+0x106>
    59b6:	2320      	movs	r3, #32
    59b8:	6822      	ldr	r2, [r4, #0]
    59ba:	439a      	bics	r2, r3
    59bc:	6022      	str	r2, [r4, #0]
    59be:	0023      	movs	r3, r4
    59c0:	2200      	movs	r2, #0
    59c2:	3343      	adds	r3, #67	; 0x43
    59c4:	701a      	strb	r2, [r3, #0]
    59c6:	e002      	b.n	59ce <_printf_i+0x116>
    59c8:	270a      	movs	r7, #10
    59ca:	4b4a      	ldr	r3, [pc, #296]	; (5af4 <_printf_i+0x23c>)
    59cc:	9303      	str	r3, [sp, #12]
    59ce:	6863      	ldr	r3, [r4, #4]
    59d0:	60a3      	str	r3, [r4, #8]
    59d2:	2b00      	cmp	r3, #0
    59d4:	db09      	blt.n	59ea <_printf_i+0x132>
    59d6:	2204      	movs	r2, #4
    59d8:	6821      	ldr	r1, [r4, #0]
    59da:	4391      	bics	r1, r2
    59dc:	6021      	str	r1, [r4, #0]
    59de:	2d00      	cmp	r5, #0
    59e0:	d105      	bne.n	59ee <_printf_i+0x136>
    59e2:	9e04      	ldr	r6, [sp, #16]
    59e4:	2b00      	cmp	r3, #0
    59e6:	d011      	beq.n	5a0c <_printf_i+0x154>
    59e8:	e07b      	b.n	5ae2 <_printf_i+0x22a>
    59ea:	2d00      	cmp	r5, #0
    59ec:	d079      	beq.n	5ae2 <_printf_i+0x22a>
    59ee:	9e04      	ldr	r6, [sp, #16]
    59f0:	0028      	movs	r0, r5
    59f2:	0039      	movs	r1, r7
    59f4:	f002 f9a8 	bl	7d48 <__aeabi_uidivmod>
    59f8:	9b03      	ldr	r3, [sp, #12]
    59fa:	3e01      	subs	r6, #1
    59fc:	5c5b      	ldrb	r3, [r3, r1]
    59fe:	0028      	movs	r0, r5
    5a00:	7033      	strb	r3, [r6, #0]
    5a02:	0039      	movs	r1, r7
    5a04:	f002 f91a 	bl	7c3c <__aeabi_uidiv>
    5a08:	1e05      	subs	r5, r0, #0
    5a0a:	d1f1      	bne.n	59f0 <_printf_i+0x138>
    5a0c:	2f08      	cmp	r7, #8
    5a0e:	d109      	bne.n	5a24 <_printf_i+0x16c>
    5a10:	6823      	ldr	r3, [r4, #0]
    5a12:	07db      	lsls	r3, r3, #31
    5a14:	d506      	bpl.n	5a24 <_printf_i+0x16c>
    5a16:	6863      	ldr	r3, [r4, #4]
    5a18:	6922      	ldr	r2, [r4, #16]
    5a1a:	4293      	cmp	r3, r2
    5a1c:	dc02      	bgt.n	5a24 <_printf_i+0x16c>
    5a1e:	2330      	movs	r3, #48	; 0x30
    5a20:	3e01      	subs	r6, #1
    5a22:	7033      	strb	r3, [r6, #0]
    5a24:	9b04      	ldr	r3, [sp, #16]
    5a26:	1b9b      	subs	r3, r3, r6
    5a28:	6123      	str	r3, [r4, #16]
    5a2a:	e02b      	b.n	5a84 <_printf_i+0x1cc>
    5a2c:	6809      	ldr	r1, [r1, #0]
    5a2e:	681a      	ldr	r2, [r3, #0]
    5a30:	0608      	lsls	r0, r1, #24
    5a32:	d407      	bmi.n	5a44 <_printf_i+0x18c>
    5a34:	0649      	lsls	r1, r1, #25
    5a36:	d505      	bpl.n	5a44 <_printf_i+0x18c>
    5a38:	1d11      	adds	r1, r2, #4
    5a3a:	6019      	str	r1, [r3, #0]
    5a3c:	6813      	ldr	r3, [r2, #0]
    5a3e:	8aa2      	ldrh	r2, [r4, #20]
    5a40:	801a      	strh	r2, [r3, #0]
    5a42:	e004      	b.n	5a4e <_printf_i+0x196>
    5a44:	1d11      	adds	r1, r2, #4
    5a46:	6019      	str	r1, [r3, #0]
    5a48:	6813      	ldr	r3, [r2, #0]
    5a4a:	6962      	ldr	r2, [r4, #20]
    5a4c:	601a      	str	r2, [r3, #0]
    5a4e:	2300      	movs	r3, #0
    5a50:	9e04      	ldr	r6, [sp, #16]
    5a52:	6123      	str	r3, [r4, #16]
    5a54:	e016      	b.n	5a84 <_printf_i+0x1cc>
    5a56:	681a      	ldr	r2, [r3, #0]
    5a58:	1d11      	adds	r1, r2, #4
    5a5a:	6019      	str	r1, [r3, #0]
    5a5c:	6816      	ldr	r6, [r2, #0]
    5a5e:	2100      	movs	r1, #0
    5a60:	6862      	ldr	r2, [r4, #4]
    5a62:	0030      	movs	r0, r6
    5a64:	f001 faf6 	bl	7054 <memchr>
    5a68:	2800      	cmp	r0, #0
    5a6a:	d001      	beq.n	5a70 <_printf_i+0x1b8>
    5a6c:	1b80      	subs	r0, r0, r6
    5a6e:	6060      	str	r0, [r4, #4]
    5a70:	6863      	ldr	r3, [r4, #4]
    5a72:	e003      	b.n	5a7c <_printf_i+0x1c4>
    5a74:	0026      	movs	r6, r4
    5a76:	3642      	adds	r6, #66	; 0x42
    5a78:	7032      	strb	r2, [r6, #0]
    5a7a:	2301      	movs	r3, #1
    5a7c:	6123      	str	r3, [r4, #16]
    5a7e:	2300      	movs	r3, #0
    5a80:	9a04      	ldr	r2, [sp, #16]
    5a82:	7013      	strb	r3, [r2, #0]
    5a84:	9b07      	ldr	r3, [sp, #28]
    5a86:	aa09      	add	r2, sp, #36	; 0x24
    5a88:	9300      	str	r3, [sp, #0]
    5a8a:	0021      	movs	r1, r4
    5a8c:	9b06      	ldr	r3, [sp, #24]
    5a8e:	9805      	ldr	r0, [sp, #20]
    5a90:	f7ff fea4 	bl	57dc <_printf_common>
    5a94:	1c43      	adds	r3, r0, #1
    5a96:	d102      	bne.n	5a9e <_printf_i+0x1e6>
    5a98:	2001      	movs	r0, #1
    5a9a:	4240      	negs	r0, r0
    5a9c:	e027      	b.n	5aee <_printf_i+0x236>
    5a9e:	6923      	ldr	r3, [r4, #16]
    5aa0:	0032      	movs	r2, r6
    5aa2:	9906      	ldr	r1, [sp, #24]
    5aa4:	9805      	ldr	r0, [sp, #20]
    5aa6:	9d07      	ldr	r5, [sp, #28]
    5aa8:	47a8      	blx	r5
    5aaa:	1c43      	adds	r3, r0, #1
    5aac:	d0f4      	beq.n	5a98 <_printf_i+0x1e0>
    5aae:	6823      	ldr	r3, [r4, #0]
    5ab0:	2500      	movs	r5, #0
    5ab2:	079b      	lsls	r3, r3, #30
    5ab4:	d40f      	bmi.n	5ad6 <_printf_i+0x21e>
    5ab6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5ab8:	68e0      	ldr	r0, [r4, #12]
    5aba:	4298      	cmp	r0, r3
    5abc:	da17      	bge.n	5aee <_printf_i+0x236>
    5abe:	0018      	movs	r0, r3
    5ac0:	e015      	b.n	5aee <_printf_i+0x236>
    5ac2:	0022      	movs	r2, r4
    5ac4:	2301      	movs	r3, #1
    5ac6:	3219      	adds	r2, #25
    5ac8:	9906      	ldr	r1, [sp, #24]
    5aca:	9805      	ldr	r0, [sp, #20]
    5acc:	9e07      	ldr	r6, [sp, #28]
    5ace:	47b0      	blx	r6
    5ad0:	1c43      	adds	r3, r0, #1
    5ad2:	d0e1      	beq.n	5a98 <_printf_i+0x1e0>
    5ad4:	3501      	adds	r5, #1
    5ad6:	68e3      	ldr	r3, [r4, #12]
    5ad8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5ada:	1a9b      	subs	r3, r3, r2
    5adc:	429d      	cmp	r5, r3
    5ade:	dbf0      	blt.n	5ac2 <_printf_i+0x20a>
    5ae0:	e7e9      	b.n	5ab6 <_printf_i+0x1fe>
    5ae2:	0026      	movs	r6, r4
    5ae4:	9b03      	ldr	r3, [sp, #12]
    5ae6:	3642      	adds	r6, #66	; 0x42
    5ae8:	781b      	ldrb	r3, [r3, #0]
    5aea:	7033      	strb	r3, [r6, #0]
    5aec:	e78e      	b.n	5a0c <_printf_i+0x154>
    5aee:	b00b      	add	sp, #44	; 0x2c
    5af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5af2:	46c0      	nop			; (mov r8, r8)
    5af4:	0000a8d2 	.word	0x0000a8d2
    5af8:	0000a8e3 	.word	0x0000a8e3

00005afc <iprintf>:
    5afc:	b40f      	push	{r0, r1, r2, r3}
    5afe:	4b0b      	ldr	r3, [pc, #44]	; (5b2c <iprintf+0x30>)
    5b00:	b513      	push	{r0, r1, r4, lr}
    5b02:	681c      	ldr	r4, [r3, #0]
    5b04:	2c00      	cmp	r4, #0
    5b06:	d005      	beq.n	5b14 <iprintf+0x18>
    5b08:	69a3      	ldr	r3, [r4, #24]
    5b0a:	2b00      	cmp	r3, #0
    5b0c:	d102      	bne.n	5b14 <iprintf+0x18>
    5b0e:	0020      	movs	r0, r4
    5b10:	f001 f99a 	bl	6e48 <__sinit>
    5b14:	ab05      	add	r3, sp, #20
    5b16:	9a04      	ldr	r2, [sp, #16]
    5b18:	68a1      	ldr	r1, [r4, #8]
    5b1a:	0020      	movs	r0, r4
    5b1c:	9301      	str	r3, [sp, #4]
    5b1e:	f001 fe61 	bl	77e4 <_vfiprintf_r>
    5b22:	bc16      	pop	{r1, r2, r4}
    5b24:	bc08      	pop	{r3}
    5b26:	b004      	add	sp, #16
    5b28:	4718      	bx	r3
    5b2a:	46c0      	nop			; (mov r8, r8)
    5b2c:	2000006c 	.word	0x2000006c

00005b30 <putchar>:
    5b30:	4b08      	ldr	r3, [pc, #32]	; (5b54 <putchar+0x24>)
    5b32:	b570      	push	{r4, r5, r6, lr}
    5b34:	681c      	ldr	r4, [r3, #0]
    5b36:	0005      	movs	r5, r0
    5b38:	2c00      	cmp	r4, #0
    5b3a:	d005      	beq.n	5b48 <putchar+0x18>
    5b3c:	69a3      	ldr	r3, [r4, #24]
    5b3e:	2b00      	cmp	r3, #0
    5b40:	d102      	bne.n	5b48 <putchar+0x18>
    5b42:	0020      	movs	r0, r4
    5b44:	f001 f980 	bl	6e48 <__sinit>
    5b48:	0029      	movs	r1, r5
    5b4a:	68a2      	ldr	r2, [r4, #8]
    5b4c:	0020      	movs	r0, r4
    5b4e:	f001 ff65 	bl	7a1c <_putc_r>
    5b52:	bd70      	pop	{r4, r5, r6, pc}
    5b54:	2000006c 	.word	0x2000006c

00005b58 <_puts_r>:
    5b58:	b570      	push	{r4, r5, r6, lr}
    5b5a:	0005      	movs	r5, r0
    5b5c:	000e      	movs	r6, r1
    5b5e:	2800      	cmp	r0, #0
    5b60:	d004      	beq.n	5b6c <_puts_r+0x14>
    5b62:	6983      	ldr	r3, [r0, #24]
    5b64:	2b00      	cmp	r3, #0
    5b66:	d101      	bne.n	5b6c <_puts_r+0x14>
    5b68:	f001 f96e 	bl	6e48 <__sinit>
    5b6c:	69ab      	ldr	r3, [r5, #24]
    5b6e:	68ac      	ldr	r4, [r5, #8]
    5b70:	2b00      	cmp	r3, #0
    5b72:	d102      	bne.n	5b7a <_puts_r+0x22>
    5b74:	0028      	movs	r0, r5
    5b76:	f001 f967 	bl	6e48 <__sinit>
    5b7a:	4b25      	ldr	r3, [pc, #148]	; (5c10 <_puts_r+0xb8>)
    5b7c:	429c      	cmp	r4, r3
    5b7e:	d101      	bne.n	5b84 <_puts_r+0x2c>
    5b80:	686c      	ldr	r4, [r5, #4]
    5b82:	e008      	b.n	5b96 <_puts_r+0x3e>
    5b84:	4b23      	ldr	r3, [pc, #140]	; (5c14 <_puts_r+0xbc>)
    5b86:	429c      	cmp	r4, r3
    5b88:	d101      	bne.n	5b8e <_puts_r+0x36>
    5b8a:	68ac      	ldr	r4, [r5, #8]
    5b8c:	e003      	b.n	5b96 <_puts_r+0x3e>
    5b8e:	4b22      	ldr	r3, [pc, #136]	; (5c18 <_puts_r+0xc0>)
    5b90:	429c      	cmp	r4, r3
    5b92:	d100      	bne.n	5b96 <_puts_r+0x3e>
    5b94:	68ec      	ldr	r4, [r5, #12]
    5b96:	89a3      	ldrh	r3, [r4, #12]
    5b98:	071b      	lsls	r3, r3, #28
    5b9a:	d502      	bpl.n	5ba2 <_puts_r+0x4a>
    5b9c:	6923      	ldr	r3, [r4, #16]
    5b9e:	2b00      	cmp	r3, #0
    5ba0:	d111      	bne.n	5bc6 <_puts_r+0x6e>
    5ba2:	0021      	movs	r1, r4
    5ba4:	0028      	movs	r0, r5
    5ba6:	f000 f999 	bl	5edc <__swsetup_r>
    5baa:	2800      	cmp	r0, #0
    5bac:	d00b      	beq.n	5bc6 <_puts_r+0x6e>
    5bae:	2001      	movs	r0, #1
    5bb0:	4240      	negs	r0, r0
    5bb2:	e02b      	b.n	5c0c <_puts_r+0xb4>
    5bb4:	3b01      	subs	r3, #1
    5bb6:	3601      	adds	r6, #1
    5bb8:	60a3      	str	r3, [r4, #8]
    5bba:	2b00      	cmp	r3, #0
    5bbc:	db08      	blt.n	5bd0 <_puts_r+0x78>
    5bbe:	6823      	ldr	r3, [r4, #0]
    5bc0:	1c5a      	adds	r2, r3, #1
    5bc2:	6022      	str	r2, [r4, #0]
    5bc4:	7019      	strb	r1, [r3, #0]
    5bc6:	7831      	ldrb	r1, [r6, #0]
    5bc8:	68a3      	ldr	r3, [r4, #8]
    5bca:	2900      	cmp	r1, #0
    5bcc:	d1f2      	bne.n	5bb4 <_puts_r+0x5c>
    5bce:	e00b      	b.n	5be8 <_puts_r+0x90>
    5bd0:	69a2      	ldr	r2, [r4, #24]
    5bd2:	4293      	cmp	r3, r2
    5bd4:	db01      	blt.n	5bda <_puts_r+0x82>
    5bd6:	290a      	cmp	r1, #10
    5bd8:	d1f1      	bne.n	5bbe <_puts_r+0x66>
    5bda:	0022      	movs	r2, r4
    5bdc:	0028      	movs	r0, r5
    5bde:	f000 f925 	bl	5e2c <__swbuf_r>
    5be2:	1c43      	adds	r3, r0, #1
    5be4:	d1ef      	bne.n	5bc6 <_puts_r+0x6e>
    5be6:	e7e2      	b.n	5bae <_puts_r+0x56>
    5be8:	3b01      	subs	r3, #1
    5bea:	60a3      	str	r3, [r4, #8]
    5bec:	2b00      	cmp	r3, #0
    5bee:	da08      	bge.n	5c02 <_puts_r+0xaa>
    5bf0:	0022      	movs	r2, r4
    5bf2:	310a      	adds	r1, #10
    5bf4:	0028      	movs	r0, r5
    5bf6:	f000 f919 	bl	5e2c <__swbuf_r>
    5bfa:	1c43      	adds	r3, r0, #1
    5bfc:	d0d7      	beq.n	5bae <_puts_r+0x56>
    5bfe:	200a      	movs	r0, #10
    5c00:	e004      	b.n	5c0c <_puts_r+0xb4>
    5c02:	200a      	movs	r0, #10
    5c04:	6823      	ldr	r3, [r4, #0]
    5c06:	1c5a      	adds	r2, r3, #1
    5c08:	6022      	str	r2, [r4, #0]
    5c0a:	7018      	strb	r0, [r3, #0]
    5c0c:	bd70      	pop	{r4, r5, r6, pc}
    5c0e:	46c0      	nop			; (mov r8, r8)
    5c10:	0000a904 	.word	0x0000a904
    5c14:	0000a924 	.word	0x0000a924
    5c18:	0000a944 	.word	0x0000a944

00005c1c <puts>:
    5c1c:	b510      	push	{r4, lr}
    5c1e:	4b03      	ldr	r3, [pc, #12]	; (5c2c <puts+0x10>)
    5c20:	0001      	movs	r1, r0
    5c22:	6818      	ldr	r0, [r3, #0]
    5c24:	f7ff ff98 	bl	5b58 <_puts_r>
    5c28:	bd10      	pop	{r4, pc}
    5c2a:	46c0      	nop			; (mov r8, r8)
    5c2c:	2000006c 	.word	0x2000006c

00005c30 <rand>:
    5c30:	4b15      	ldr	r3, [pc, #84]	; (5c88 <rand+0x58>)
    5c32:	b510      	push	{r4, lr}
    5c34:	681c      	ldr	r4, [r3, #0]
    5c36:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    5c38:	2b00      	cmp	r3, #0
    5c3a:	d115      	bne.n	5c68 <rand+0x38>
    5c3c:	2018      	movs	r0, #24
    5c3e:	f001 f9ff 	bl	7040 <malloc>
    5c42:	4b12      	ldr	r3, [pc, #72]	; (5c8c <rand+0x5c>)
    5c44:	63a0      	str	r0, [r4, #56]	; 0x38
    5c46:	8003      	strh	r3, [r0, #0]
    5c48:	4b11      	ldr	r3, [pc, #68]	; (5c90 <rand+0x60>)
    5c4a:	2201      	movs	r2, #1
    5c4c:	8043      	strh	r3, [r0, #2]
    5c4e:	4b11      	ldr	r3, [pc, #68]	; (5c94 <rand+0x64>)
    5c50:	8083      	strh	r3, [r0, #4]
    5c52:	4b11      	ldr	r3, [pc, #68]	; (5c98 <rand+0x68>)
    5c54:	80c3      	strh	r3, [r0, #6]
    5c56:	4b11      	ldr	r3, [pc, #68]	; (5c9c <rand+0x6c>)
    5c58:	8103      	strh	r3, [r0, #8]
    5c5a:	2305      	movs	r3, #5
    5c5c:	8143      	strh	r3, [r0, #10]
    5c5e:	3306      	adds	r3, #6
    5c60:	8183      	strh	r3, [r0, #12]
    5c62:	2300      	movs	r3, #0
    5c64:	6102      	str	r2, [r0, #16]
    5c66:	6143      	str	r3, [r0, #20]
    5c68:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    5c6a:	4a0d      	ldr	r2, [pc, #52]	; (5ca0 <rand+0x70>)
    5c6c:	6920      	ldr	r0, [r4, #16]
    5c6e:	6961      	ldr	r1, [r4, #20]
    5c70:	4b0c      	ldr	r3, [pc, #48]	; (5ca4 <rand+0x74>)
    5c72:	f002 f9d1 	bl	8018 <__aeabi_lmul>
    5c76:	2201      	movs	r2, #1
    5c78:	2300      	movs	r3, #0
    5c7a:	1880      	adds	r0, r0, r2
    5c7c:	4159      	adcs	r1, r3
    5c7e:	6120      	str	r0, [r4, #16]
    5c80:	6161      	str	r1, [r4, #20]
    5c82:	0048      	lsls	r0, r1, #1
    5c84:	0840      	lsrs	r0, r0, #1
    5c86:	bd10      	pop	{r4, pc}
    5c88:	2000006c 	.word	0x2000006c
    5c8c:	0000330e 	.word	0x0000330e
    5c90:	ffffabcd 	.word	0xffffabcd
    5c94:	00001234 	.word	0x00001234
    5c98:	ffffe66d 	.word	0xffffe66d
    5c9c:	ffffdeec 	.word	0xffffdeec
    5ca0:	4c957f2d 	.word	0x4c957f2d
    5ca4:	5851f42d 	.word	0x5851f42d

00005ca8 <setbuf>:
    5ca8:	424a      	negs	r2, r1
    5caa:	414a      	adcs	r2, r1
    5cac:	2380      	movs	r3, #128	; 0x80
    5cae:	b510      	push	{r4, lr}
    5cb0:	0052      	lsls	r2, r2, #1
    5cb2:	00db      	lsls	r3, r3, #3
    5cb4:	f000 f802 	bl	5cbc <setvbuf>
    5cb8:	bd10      	pop	{r4, pc}
	...

00005cbc <setvbuf>:
    5cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    5cbe:	001d      	movs	r5, r3
    5cc0:	4b51      	ldr	r3, [pc, #324]	; (5e08 <setvbuf+0x14c>)
    5cc2:	b085      	sub	sp, #20
    5cc4:	681e      	ldr	r6, [r3, #0]
    5cc6:	0004      	movs	r4, r0
    5cc8:	000f      	movs	r7, r1
    5cca:	9200      	str	r2, [sp, #0]
    5ccc:	2e00      	cmp	r6, #0
    5cce:	d005      	beq.n	5cdc <setvbuf+0x20>
    5cd0:	69b3      	ldr	r3, [r6, #24]
    5cd2:	2b00      	cmp	r3, #0
    5cd4:	d102      	bne.n	5cdc <setvbuf+0x20>
    5cd6:	0030      	movs	r0, r6
    5cd8:	f001 f8b6 	bl	6e48 <__sinit>
    5cdc:	4b4b      	ldr	r3, [pc, #300]	; (5e0c <setvbuf+0x150>)
    5cde:	429c      	cmp	r4, r3
    5ce0:	d101      	bne.n	5ce6 <setvbuf+0x2a>
    5ce2:	6874      	ldr	r4, [r6, #4]
    5ce4:	e008      	b.n	5cf8 <setvbuf+0x3c>
    5ce6:	4b4a      	ldr	r3, [pc, #296]	; (5e10 <setvbuf+0x154>)
    5ce8:	429c      	cmp	r4, r3
    5cea:	d101      	bne.n	5cf0 <setvbuf+0x34>
    5cec:	68b4      	ldr	r4, [r6, #8]
    5cee:	e003      	b.n	5cf8 <setvbuf+0x3c>
    5cf0:	4b48      	ldr	r3, [pc, #288]	; (5e14 <setvbuf+0x158>)
    5cf2:	429c      	cmp	r4, r3
    5cf4:	d100      	bne.n	5cf8 <setvbuf+0x3c>
    5cf6:	68f4      	ldr	r4, [r6, #12]
    5cf8:	9b00      	ldr	r3, [sp, #0]
    5cfa:	2b02      	cmp	r3, #2
    5cfc:	d005      	beq.n	5d0a <setvbuf+0x4e>
    5cfe:	2b01      	cmp	r3, #1
    5d00:	d900      	bls.n	5d04 <setvbuf+0x48>
    5d02:	e07c      	b.n	5dfe <setvbuf+0x142>
    5d04:	2d00      	cmp	r5, #0
    5d06:	da00      	bge.n	5d0a <setvbuf+0x4e>
    5d08:	e079      	b.n	5dfe <setvbuf+0x142>
    5d0a:	0021      	movs	r1, r4
    5d0c:	0030      	movs	r0, r6
    5d0e:	f001 f82d 	bl	6d6c <_fflush_r>
    5d12:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5d14:	2900      	cmp	r1, #0
    5d16:	d008      	beq.n	5d2a <setvbuf+0x6e>
    5d18:	0023      	movs	r3, r4
    5d1a:	3344      	adds	r3, #68	; 0x44
    5d1c:	4299      	cmp	r1, r3
    5d1e:	d002      	beq.n	5d26 <setvbuf+0x6a>
    5d20:	0030      	movs	r0, r6
    5d22:	f001 fc9b 	bl	765c <_free_r>
    5d26:	2300      	movs	r3, #0
    5d28:	6363      	str	r3, [r4, #52]	; 0x34
    5d2a:	2300      	movs	r3, #0
    5d2c:	61a3      	str	r3, [r4, #24]
    5d2e:	6063      	str	r3, [r4, #4]
    5d30:	89a3      	ldrh	r3, [r4, #12]
    5d32:	061b      	lsls	r3, r3, #24
    5d34:	d503      	bpl.n	5d3e <setvbuf+0x82>
    5d36:	6921      	ldr	r1, [r4, #16]
    5d38:	0030      	movs	r0, r6
    5d3a:	f001 fc8f 	bl	765c <_free_r>
    5d3e:	89a2      	ldrh	r2, [r4, #12]
    5d40:	4b35      	ldr	r3, [pc, #212]	; (5e18 <setvbuf+0x15c>)
    5d42:	4013      	ands	r3, r2
    5d44:	81a3      	strh	r3, [r4, #12]
    5d46:	9b00      	ldr	r3, [sp, #0]
    5d48:	2b02      	cmp	r3, #2
    5d4a:	d021      	beq.n	5d90 <setvbuf+0xd4>
    5d4c:	ab03      	add	r3, sp, #12
    5d4e:	aa02      	add	r2, sp, #8
    5d50:	0021      	movs	r1, r4
    5d52:	0030      	movs	r0, r6
    5d54:	f001 f910 	bl	6f78 <__swhatbuf_r>
    5d58:	89a3      	ldrh	r3, [r4, #12]
    5d5a:	4318      	orrs	r0, r3
    5d5c:	81a0      	strh	r0, [r4, #12]
    5d5e:	2d00      	cmp	r5, #0
    5d60:	d101      	bne.n	5d66 <setvbuf+0xaa>
    5d62:	9d02      	ldr	r5, [sp, #8]
    5d64:	e001      	b.n	5d6a <setvbuf+0xae>
    5d66:	2f00      	cmp	r7, #0
    5d68:	d125      	bne.n	5db6 <setvbuf+0xfa>
    5d6a:	0028      	movs	r0, r5
    5d6c:	f001 f968 	bl	7040 <malloc>
    5d70:	9501      	str	r5, [sp, #4]
    5d72:	1e07      	subs	r7, r0, #0
    5d74:	d11a      	bne.n	5dac <setvbuf+0xf0>
    5d76:	9b02      	ldr	r3, [sp, #8]
    5d78:	9301      	str	r3, [sp, #4]
    5d7a:	42ab      	cmp	r3, r5
    5d7c:	d102      	bne.n	5d84 <setvbuf+0xc8>
    5d7e:	2001      	movs	r0, #1
    5d80:	4240      	negs	r0, r0
    5d82:	e006      	b.n	5d92 <setvbuf+0xd6>
    5d84:	9801      	ldr	r0, [sp, #4]
    5d86:	f001 f95b 	bl	7040 <malloc>
    5d8a:	1e07      	subs	r7, r0, #0
    5d8c:	d10e      	bne.n	5dac <setvbuf+0xf0>
    5d8e:	e7f6      	b.n	5d7e <setvbuf+0xc2>
    5d90:	2000      	movs	r0, #0
    5d92:	2202      	movs	r2, #2
    5d94:	89a3      	ldrh	r3, [r4, #12]
    5d96:	4313      	orrs	r3, r2
    5d98:	81a3      	strh	r3, [r4, #12]
    5d9a:	2300      	movs	r3, #0
    5d9c:	60a3      	str	r3, [r4, #8]
    5d9e:	0023      	movs	r3, r4
    5da0:	3347      	adds	r3, #71	; 0x47
    5da2:	6023      	str	r3, [r4, #0]
    5da4:	6123      	str	r3, [r4, #16]
    5da6:	2301      	movs	r3, #1
    5da8:	6163      	str	r3, [r4, #20]
    5daa:	e02a      	b.n	5e02 <setvbuf+0x146>
    5dac:	2280      	movs	r2, #128	; 0x80
    5dae:	89a3      	ldrh	r3, [r4, #12]
    5db0:	9d01      	ldr	r5, [sp, #4]
    5db2:	4313      	orrs	r3, r2
    5db4:	81a3      	strh	r3, [r4, #12]
    5db6:	69b3      	ldr	r3, [r6, #24]
    5db8:	2b00      	cmp	r3, #0
    5dba:	d102      	bne.n	5dc2 <setvbuf+0x106>
    5dbc:	0030      	movs	r0, r6
    5dbe:	f001 f843 	bl	6e48 <__sinit>
    5dc2:	9b00      	ldr	r3, [sp, #0]
    5dc4:	2b01      	cmp	r3, #1
    5dc6:	d103      	bne.n	5dd0 <setvbuf+0x114>
    5dc8:	89a3      	ldrh	r3, [r4, #12]
    5dca:	9a00      	ldr	r2, [sp, #0]
    5dcc:	431a      	orrs	r2, r3
    5dce:	81a2      	strh	r2, [r4, #12]
    5dd0:	2308      	movs	r3, #8
    5dd2:	89a2      	ldrh	r2, [r4, #12]
    5dd4:	6027      	str	r7, [r4, #0]
    5dd6:	4013      	ands	r3, r2
    5dd8:	6127      	str	r7, [r4, #16]
    5dda:	6165      	str	r5, [r4, #20]
    5ddc:	1e18      	subs	r0, r3, #0
    5dde:	d00c      	beq.n	5dfa <setvbuf+0x13e>
    5de0:	2301      	movs	r3, #1
    5de2:	401a      	ands	r2, r3
    5de4:	2300      	movs	r3, #0
    5de6:	1e10      	subs	r0, r2, #0
    5de8:	4298      	cmp	r0, r3
    5dea:	d004      	beq.n	5df6 <setvbuf+0x13a>
    5dec:	426d      	negs	r5, r5
    5dee:	60a3      	str	r3, [r4, #8]
    5df0:	61a5      	str	r5, [r4, #24]
    5df2:	0018      	movs	r0, r3
    5df4:	e005      	b.n	5e02 <setvbuf+0x146>
    5df6:	60a5      	str	r5, [r4, #8]
    5df8:	e003      	b.n	5e02 <setvbuf+0x146>
    5dfa:	60a3      	str	r3, [r4, #8]
    5dfc:	e001      	b.n	5e02 <setvbuf+0x146>
    5dfe:	2001      	movs	r0, #1
    5e00:	4240      	negs	r0, r0
    5e02:	b005      	add	sp, #20
    5e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e06:	46c0      	nop			; (mov r8, r8)
    5e08:	2000006c 	.word	0x2000006c
    5e0c:	0000a904 	.word	0x0000a904
    5e10:	0000a924 	.word	0x0000a924
    5e14:	0000a944 	.word	0x0000a944
    5e18:	fffff35c 	.word	0xfffff35c

00005e1c <strlen>:
    5e1c:	2300      	movs	r3, #0
    5e1e:	5cc2      	ldrb	r2, [r0, r3]
    5e20:	3301      	adds	r3, #1
    5e22:	2a00      	cmp	r2, #0
    5e24:	d1fb      	bne.n	5e1e <strlen+0x2>
    5e26:	1e58      	subs	r0, r3, #1
    5e28:	4770      	bx	lr
	...

00005e2c <__swbuf_r>:
    5e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5e2e:	0005      	movs	r5, r0
    5e30:	000f      	movs	r7, r1
    5e32:	0014      	movs	r4, r2
    5e34:	2800      	cmp	r0, #0
    5e36:	d004      	beq.n	5e42 <__swbuf_r+0x16>
    5e38:	6983      	ldr	r3, [r0, #24]
    5e3a:	2b00      	cmp	r3, #0
    5e3c:	d101      	bne.n	5e42 <__swbuf_r+0x16>
    5e3e:	f001 f803 	bl	6e48 <__sinit>
    5e42:	4b23      	ldr	r3, [pc, #140]	; (5ed0 <__swbuf_r+0xa4>)
    5e44:	429c      	cmp	r4, r3
    5e46:	d101      	bne.n	5e4c <__swbuf_r+0x20>
    5e48:	686c      	ldr	r4, [r5, #4]
    5e4a:	e008      	b.n	5e5e <__swbuf_r+0x32>
    5e4c:	4b21      	ldr	r3, [pc, #132]	; (5ed4 <__swbuf_r+0xa8>)
    5e4e:	429c      	cmp	r4, r3
    5e50:	d101      	bne.n	5e56 <__swbuf_r+0x2a>
    5e52:	68ac      	ldr	r4, [r5, #8]
    5e54:	e003      	b.n	5e5e <__swbuf_r+0x32>
    5e56:	4b20      	ldr	r3, [pc, #128]	; (5ed8 <__swbuf_r+0xac>)
    5e58:	429c      	cmp	r4, r3
    5e5a:	d100      	bne.n	5e5e <__swbuf_r+0x32>
    5e5c:	68ec      	ldr	r4, [r5, #12]
    5e5e:	69a3      	ldr	r3, [r4, #24]
    5e60:	60a3      	str	r3, [r4, #8]
    5e62:	89a3      	ldrh	r3, [r4, #12]
    5e64:	071b      	lsls	r3, r3, #28
    5e66:	d50a      	bpl.n	5e7e <__swbuf_r+0x52>
    5e68:	6923      	ldr	r3, [r4, #16]
    5e6a:	2b00      	cmp	r3, #0
    5e6c:	d007      	beq.n	5e7e <__swbuf_r+0x52>
    5e6e:	6823      	ldr	r3, [r4, #0]
    5e70:	6922      	ldr	r2, [r4, #16]
    5e72:	b2fe      	uxtb	r6, r7
    5e74:	1a98      	subs	r0, r3, r2
    5e76:	6963      	ldr	r3, [r4, #20]
    5e78:	4298      	cmp	r0, r3
    5e7a:	db0f      	blt.n	5e9c <__swbuf_r+0x70>
    5e7c:	e008      	b.n	5e90 <__swbuf_r+0x64>
    5e7e:	0021      	movs	r1, r4
    5e80:	0028      	movs	r0, r5
    5e82:	f000 f82b 	bl	5edc <__swsetup_r>
    5e86:	2800      	cmp	r0, #0
    5e88:	d0f1      	beq.n	5e6e <__swbuf_r+0x42>
    5e8a:	2001      	movs	r0, #1
    5e8c:	4240      	negs	r0, r0
    5e8e:	e01d      	b.n	5ecc <__swbuf_r+0xa0>
    5e90:	0021      	movs	r1, r4
    5e92:	0028      	movs	r0, r5
    5e94:	f000 ff6a 	bl	6d6c <_fflush_r>
    5e98:	2800      	cmp	r0, #0
    5e9a:	d1f6      	bne.n	5e8a <__swbuf_r+0x5e>
    5e9c:	68a3      	ldr	r3, [r4, #8]
    5e9e:	3001      	adds	r0, #1
    5ea0:	3b01      	subs	r3, #1
    5ea2:	60a3      	str	r3, [r4, #8]
    5ea4:	6823      	ldr	r3, [r4, #0]
    5ea6:	1c5a      	adds	r2, r3, #1
    5ea8:	6022      	str	r2, [r4, #0]
    5eaa:	701f      	strb	r7, [r3, #0]
    5eac:	6963      	ldr	r3, [r4, #20]
    5eae:	4298      	cmp	r0, r3
    5eb0:	d005      	beq.n	5ebe <__swbuf_r+0x92>
    5eb2:	89a3      	ldrh	r3, [r4, #12]
    5eb4:	0030      	movs	r0, r6
    5eb6:	07db      	lsls	r3, r3, #31
    5eb8:	d508      	bpl.n	5ecc <__swbuf_r+0xa0>
    5eba:	2e0a      	cmp	r6, #10
    5ebc:	d106      	bne.n	5ecc <__swbuf_r+0xa0>
    5ebe:	0021      	movs	r1, r4
    5ec0:	0028      	movs	r0, r5
    5ec2:	f000 ff53 	bl	6d6c <_fflush_r>
    5ec6:	2800      	cmp	r0, #0
    5ec8:	d1df      	bne.n	5e8a <__swbuf_r+0x5e>
    5eca:	0030      	movs	r0, r6
    5ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5ece:	46c0      	nop			; (mov r8, r8)
    5ed0:	0000a904 	.word	0x0000a904
    5ed4:	0000a924 	.word	0x0000a924
    5ed8:	0000a944 	.word	0x0000a944

00005edc <__swsetup_r>:
    5edc:	4b36      	ldr	r3, [pc, #216]	; (5fb8 <__swsetup_r+0xdc>)
    5ede:	b570      	push	{r4, r5, r6, lr}
    5ee0:	681d      	ldr	r5, [r3, #0]
    5ee2:	0006      	movs	r6, r0
    5ee4:	000c      	movs	r4, r1
    5ee6:	2d00      	cmp	r5, #0
    5ee8:	d005      	beq.n	5ef6 <__swsetup_r+0x1a>
    5eea:	69ab      	ldr	r3, [r5, #24]
    5eec:	2b00      	cmp	r3, #0
    5eee:	d102      	bne.n	5ef6 <__swsetup_r+0x1a>
    5ef0:	0028      	movs	r0, r5
    5ef2:	f000 ffa9 	bl	6e48 <__sinit>
    5ef6:	4b31      	ldr	r3, [pc, #196]	; (5fbc <__swsetup_r+0xe0>)
    5ef8:	429c      	cmp	r4, r3
    5efa:	d101      	bne.n	5f00 <__swsetup_r+0x24>
    5efc:	686c      	ldr	r4, [r5, #4]
    5efe:	e008      	b.n	5f12 <__swsetup_r+0x36>
    5f00:	4b2f      	ldr	r3, [pc, #188]	; (5fc0 <__swsetup_r+0xe4>)
    5f02:	429c      	cmp	r4, r3
    5f04:	d101      	bne.n	5f0a <__swsetup_r+0x2e>
    5f06:	68ac      	ldr	r4, [r5, #8]
    5f08:	e003      	b.n	5f12 <__swsetup_r+0x36>
    5f0a:	4b2e      	ldr	r3, [pc, #184]	; (5fc4 <__swsetup_r+0xe8>)
    5f0c:	429c      	cmp	r4, r3
    5f0e:	d100      	bne.n	5f12 <__swsetup_r+0x36>
    5f10:	68ec      	ldr	r4, [r5, #12]
    5f12:	220c      	movs	r2, #12
    5f14:	5ea3      	ldrsh	r3, [r4, r2]
    5f16:	b29a      	uxth	r2, r3
    5f18:	0711      	lsls	r1, r2, #28
    5f1a:	d423      	bmi.n	5f64 <__swsetup_r+0x88>
    5f1c:	06d1      	lsls	r1, r2, #27
    5f1e:	d407      	bmi.n	5f30 <__swsetup_r+0x54>
    5f20:	2209      	movs	r2, #9
    5f22:	2001      	movs	r0, #1
    5f24:	6032      	str	r2, [r6, #0]
    5f26:	3237      	adds	r2, #55	; 0x37
    5f28:	4313      	orrs	r3, r2
    5f2a:	81a3      	strh	r3, [r4, #12]
    5f2c:	4240      	negs	r0, r0
    5f2e:	e042      	b.n	5fb6 <__swsetup_r+0xda>
    5f30:	0753      	lsls	r3, r2, #29
    5f32:	d513      	bpl.n	5f5c <__swsetup_r+0x80>
    5f34:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5f36:	2900      	cmp	r1, #0
    5f38:	d008      	beq.n	5f4c <__swsetup_r+0x70>
    5f3a:	0023      	movs	r3, r4
    5f3c:	3344      	adds	r3, #68	; 0x44
    5f3e:	4299      	cmp	r1, r3
    5f40:	d002      	beq.n	5f48 <__swsetup_r+0x6c>
    5f42:	0030      	movs	r0, r6
    5f44:	f001 fb8a 	bl	765c <_free_r>
    5f48:	2300      	movs	r3, #0
    5f4a:	6363      	str	r3, [r4, #52]	; 0x34
    5f4c:	2224      	movs	r2, #36	; 0x24
    5f4e:	89a3      	ldrh	r3, [r4, #12]
    5f50:	4393      	bics	r3, r2
    5f52:	81a3      	strh	r3, [r4, #12]
    5f54:	2300      	movs	r3, #0
    5f56:	6063      	str	r3, [r4, #4]
    5f58:	6923      	ldr	r3, [r4, #16]
    5f5a:	6023      	str	r3, [r4, #0]
    5f5c:	2208      	movs	r2, #8
    5f5e:	89a3      	ldrh	r3, [r4, #12]
    5f60:	4313      	orrs	r3, r2
    5f62:	81a3      	strh	r3, [r4, #12]
    5f64:	6923      	ldr	r3, [r4, #16]
    5f66:	2b00      	cmp	r3, #0
    5f68:	d10b      	bne.n	5f82 <__swsetup_r+0xa6>
    5f6a:	23a0      	movs	r3, #160	; 0xa0
    5f6c:	89a2      	ldrh	r2, [r4, #12]
    5f6e:	009b      	lsls	r3, r3, #2
    5f70:	4013      	ands	r3, r2
    5f72:	2280      	movs	r2, #128	; 0x80
    5f74:	0092      	lsls	r2, r2, #2
    5f76:	4293      	cmp	r3, r2
    5f78:	d003      	beq.n	5f82 <__swsetup_r+0xa6>
    5f7a:	0021      	movs	r1, r4
    5f7c:	0030      	movs	r0, r6
    5f7e:	f001 f821 	bl	6fc4 <__smakebuf_r>
    5f82:	2301      	movs	r3, #1
    5f84:	89a2      	ldrh	r2, [r4, #12]
    5f86:	4013      	ands	r3, r2
    5f88:	d005      	beq.n	5f96 <__swsetup_r+0xba>
    5f8a:	2300      	movs	r3, #0
    5f8c:	60a3      	str	r3, [r4, #8]
    5f8e:	6963      	ldr	r3, [r4, #20]
    5f90:	425b      	negs	r3, r3
    5f92:	61a3      	str	r3, [r4, #24]
    5f94:	e003      	b.n	5f9e <__swsetup_r+0xc2>
    5f96:	0792      	lsls	r2, r2, #30
    5f98:	d400      	bmi.n	5f9c <__swsetup_r+0xc0>
    5f9a:	6963      	ldr	r3, [r4, #20]
    5f9c:	60a3      	str	r3, [r4, #8]
    5f9e:	2000      	movs	r0, #0
    5fa0:	6923      	ldr	r3, [r4, #16]
    5fa2:	4283      	cmp	r3, r0
    5fa4:	d107      	bne.n	5fb6 <__swsetup_r+0xda>
    5fa6:	220c      	movs	r2, #12
    5fa8:	5ea3      	ldrsh	r3, [r4, r2]
    5faa:	061a      	lsls	r2, r3, #24
    5fac:	d503      	bpl.n	5fb6 <__swsetup_r+0xda>
    5fae:	2240      	movs	r2, #64	; 0x40
    5fb0:	4313      	orrs	r3, r2
    5fb2:	81a3      	strh	r3, [r4, #12]
    5fb4:	3801      	subs	r0, #1
    5fb6:	bd70      	pop	{r4, r5, r6, pc}
    5fb8:	2000006c 	.word	0x2000006c
    5fbc:	0000a904 	.word	0x0000a904
    5fc0:	0000a924 	.word	0x0000a924
    5fc4:	0000a944 	.word	0x0000a944

00005fc8 <quorem>:
    5fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    5fca:	6903      	ldr	r3, [r0, #16]
    5fcc:	690c      	ldr	r4, [r1, #16]
    5fce:	b089      	sub	sp, #36	; 0x24
    5fd0:	0007      	movs	r7, r0
    5fd2:	9105      	str	r1, [sp, #20]
    5fd4:	2600      	movs	r6, #0
    5fd6:	429c      	cmp	r4, r3
    5fd8:	dc79      	bgt.n	60ce <quorem+0x106>
    5fda:	000b      	movs	r3, r1
    5fdc:	3c01      	subs	r4, #1
    5fde:	3314      	adds	r3, #20
    5fe0:	00a5      	lsls	r5, r4, #2
    5fe2:	9303      	str	r3, [sp, #12]
    5fe4:	195b      	adds	r3, r3, r5
    5fe6:	9304      	str	r3, [sp, #16]
    5fe8:	0003      	movs	r3, r0
    5fea:	3314      	adds	r3, #20
    5fec:	9302      	str	r3, [sp, #8]
    5fee:	195d      	adds	r5, r3, r5
    5ff0:	9b04      	ldr	r3, [sp, #16]
    5ff2:	6828      	ldr	r0, [r5, #0]
    5ff4:	681b      	ldr	r3, [r3, #0]
    5ff6:	1c59      	adds	r1, r3, #1
    5ff8:	9301      	str	r3, [sp, #4]
    5ffa:	f001 fe1f 	bl	7c3c <__aeabi_uidiv>
    5ffe:	9001      	str	r0, [sp, #4]
    6000:	42b0      	cmp	r0, r6
    6002:	d033      	beq.n	606c <quorem+0xa4>
    6004:	9b03      	ldr	r3, [sp, #12]
    6006:	9802      	ldr	r0, [sp, #8]
    6008:	469c      	mov	ip, r3
    600a:	9606      	str	r6, [sp, #24]
    600c:	4663      	mov	r3, ip
    600e:	cb04      	ldmia	r3!, {r2}
    6010:	469c      	mov	ip, r3
    6012:	9b01      	ldr	r3, [sp, #4]
    6014:	b291      	uxth	r1, r2
    6016:	4359      	muls	r1, r3
    6018:	0c12      	lsrs	r2, r2, #16
    601a:	435a      	muls	r2, r3
    601c:	1989      	adds	r1, r1, r6
    601e:	0c0b      	lsrs	r3, r1, #16
    6020:	18d3      	adds	r3, r2, r3
    6022:	9307      	str	r3, [sp, #28]
    6024:	9a06      	ldr	r2, [sp, #24]
    6026:	0c1e      	lsrs	r6, r3, #16
    6028:	8803      	ldrh	r3, [r0, #0]
    602a:	b289      	uxth	r1, r1
    602c:	189b      	adds	r3, r3, r2
    602e:	6802      	ldr	r2, [r0, #0]
    6030:	1a5b      	subs	r3, r3, r1
    6032:	0c11      	lsrs	r1, r2, #16
    6034:	466a      	mov	r2, sp
    6036:	8b92      	ldrh	r2, [r2, #28]
    6038:	1a8a      	subs	r2, r1, r2
    603a:	1419      	asrs	r1, r3, #16
    603c:	1852      	adds	r2, r2, r1
    603e:	1411      	asrs	r1, r2, #16
    6040:	b29b      	uxth	r3, r3
    6042:	0412      	lsls	r2, r2, #16
    6044:	4313      	orrs	r3, r2
    6046:	c008      	stmia	r0!, {r3}
    6048:	9b04      	ldr	r3, [sp, #16]
    604a:	9106      	str	r1, [sp, #24]
    604c:	4563      	cmp	r3, ip
    604e:	d2dd      	bcs.n	600c <quorem+0x44>
    6050:	682b      	ldr	r3, [r5, #0]
    6052:	2b00      	cmp	r3, #0
    6054:	d10a      	bne.n	606c <quorem+0xa4>
    6056:	9b02      	ldr	r3, [sp, #8]
    6058:	3d04      	subs	r5, #4
    605a:	42ab      	cmp	r3, r5
    605c:	d301      	bcc.n	6062 <quorem+0x9a>
    605e:	613c      	str	r4, [r7, #16]
    6060:	e004      	b.n	606c <quorem+0xa4>
    6062:	682b      	ldr	r3, [r5, #0]
    6064:	2b00      	cmp	r3, #0
    6066:	d1fa      	bne.n	605e <quorem+0x96>
    6068:	3c01      	subs	r4, #1
    606a:	e7f4      	b.n	6056 <quorem+0x8e>
    606c:	9905      	ldr	r1, [sp, #20]
    606e:	0038      	movs	r0, r7
    6070:	f001 fa0c 	bl	748c <__mcmp>
    6074:	2800      	cmp	r0, #0
    6076:	db29      	blt.n	60cc <quorem+0x104>
    6078:	2000      	movs	r0, #0
    607a:	9b01      	ldr	r3, [sp, #4]
    607c:	9902      	ldr	r1, [sp, #8]
    607e:	3301      	adds	r3, #1
    6080:	9a03      	ldr	r2, [sp, #12]
    6082:	9301      	str	r3, [sp, #4]
    6084:	ca40      	ldmia	r2!, {r6}
    6086:	880b      	ldrh	r3, [r1, #0]
    6088:	1818      	adds	r0, r3, r0
    608a:	b2b3      	uxth	r3, r6
    608c:	1ac3      	subs	r3, r0, r3
    608e:	6808      	ldr	r0, [r1, #0]
    6090:	0c36      	lsrs	r6, r6, #16
    6092:	0c00      	lsrs	r0, r0, #16
    6094:	1b80      	subs	r0, r0, r6
    6096:	141d      	asrs	r5, r3, #16
    6098:	1945      	adds	r5, r0, r5
    609a:	1428      	asrs	r0, r5, #16
    609c:	b29b      	uxth	r3, r3
    609e:	042d      	lsls	r5, r5, #16
    60a0:	432b      	orrs	r3, r5
    60a2:	c108      	stmia	r1!, {r3}
    60a4:	9b04      	ldr	r3, [sp, #16]
    60a6:	4293      	cmp	r3, r2
    60a8:	d2ec      	bcs.n	6084 <quorem+0xbc>
    60aa:	9a02      	ldr	r2, [sp, #8]
    60ac:	00a3      	lsls	r3, r4, #2
    60ae:	18d3      	adds	r3, r2, r3
    60b0:	681a      	ldr	r2, [r3, #0]
    60b2:	2a00      	cmp	r2, #0
    60b4:	d10a      	bne.n	60cc <quorem+0x104>
    60b6:	9a02      	ldr	r2, [sp, #8]
    60b8:	3b04      	subs	r3, #4
    60ba:	429a      	cmp	r2, r3
    60bc:	d301      	bcc.n	60c2 <quorem+0xfa>
    60be:	613c      	str	r4, [r7, #16]
    60c0:	e004      	b.n	60cc <quorem+0x104>
    60c2:	681a      	ldr	r2, [r3, #0]
    60c4:	2a00      	cmp	r2, #0
    60c6:	d1fa      	bne.n	60be <quorem+0xf6>
    60c8:	3c01      	subs	r4, #1
    60ca:	e7f4      	b.n	60b6 <quorem+0xee>
    60cc:	9e01      	ldr	r6, [sp, #4]
    60ce:	0030      	movs	r0, r6
    60d0:	b009      	add	sp, #36	; 0x24
    60d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000060d4 <_dtoa_r>:
    60d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    60d6:	0016      	movs	r6, r2
    60d8:	001f      	movs	r7, r3
    60da:	6a44      	ldr	r4, [r0, #36]	; 0x24
    60dc:	b09d      	sub	sp, #116	; 0x74
    60de:	9004      	str	r0, [sp, #16]
    60e0:	9d25      	ldr	r5, [sp, #148]	; 0x94
    60e2:	9606      	str	r6, [sp, #24]
    60e4:	9707      	str	r7, [sp, #28]
    60e6:	2c00      	cmp	r4, #0
    60e8:	d108      	bne.n	60fc <_dtoa_r+0x28>
    60ea:	2010      	movs	r0, #16
    60ec:	f000 ffa8 	bl	7040 <malloc>
    60f0:	9b04      	ldr	r3, [sp, #16]
    60f2:	6258      	str	r0, [r3, #36]	; 0x24
    60f4:	6044      	str	r4, [r0, #4]
    60f6:	6084      	str	r4, [r0, #8]
    60f8:	6004      	str	r4, [r0, #0]
    60fa:	60c4      	str	r4, [r0, #12]
    60fc:	9b04      	ldr	r3, [sp, #16]
    60fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6100:	6819      	ldr	r1, [r3, #0]
    6102:	2900      	cmp	r1, #0
    6104:	d00b      	beq.n	611e <_dtoa_r+0x4a>
    6106:	685a      	ldr	r2, [r3, #4]
    6108:	2301      	movs	r3, #1
    610a:	4093      	lsls	r3, r2
    610c:	604a      	str	r2, [r1, #4]
    610e:	608b      	str	r3, [r1, #8]
    6110:	9804      	ldr	r0, [sp, #16]
    6112:	f000 ffe2 	bl	70da <_Bfree>
    6116:	2200      	movs	r2, #0
    6118:	9b04      	ldr	r3, [sp, #16]
    611a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    611c:	601a      	str	r2, [r3, #0]
    611e:	9b07      	ldr	r3, [sp, #28]
    6120:	2b00      	cmp	r3, #0
    6122:	da05      	bge.n	6130 <_dtoa_r+0x5c>
    6124:	2301      	movs	r3, #1
    6126:	602b      	str	r3, [r5, #0]
    6128:	007b      	lsls	r3, r7, #1
    612a:	085b      	lsrs	r3, r3, #1
    612c:	9307      	str	r3, [sp, #28]
    612e:	e001      	b.n	6134 <_dtoa_r+0x60>
    6130:	2300      	movs	r3, #0
    6132:	602b      	str	r3, [r5, #0]
    6134:	9c07      	ldr	r4, [sp, #28]
    6136:	4bc8      	ldr	r3, [pc, #800]	; (6458 <_dtoa_r+0x384>)
    6138:	0022      	movs	r2, r4
    613a:	9319      	str	r3, [sp, #100]	; 0x64
    613c:	401a      	ands	r2, r3
    613e:	429a      	cmp	r2, r3
    6140:	d119      	bne.n	6176 <_dtoa_r+0xa2>
    6142:	4bc6      	ldr	r3, [pc, #792]	; (645c <_dtoa_r+0x388>)
    6144:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6146:	6013      	str	r3, [r2, #0]
    6148:	9a06      	ldr	r2, [sp, #24]
    614a:	4bc5      	ldr	r3, [pc, #788]	; (6460 <_dtoa_r+0x38c>)
    614c:	2a00      	cmp	r2, #0
    614e:	d102      	bne.n	6156 <_dtoa_r+0x82>
    6150:	0324      	lsls	r4, r4, #12
    6152:	d100      	bne.n	6156 <_dtoa_r+0x82>
    6154:	4bc3      	ldr	r3, [pc, #780]	; (6464 <_dtoa_r+0x390>)
    6156:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6158:	0018      	movs	r0, r3
    615a:	2a00      	cmp	r2, #0
    615c:	d101      	bne.n	6162 <_dtoa_r+0x8e>
    615e:	f000 fd7d 	bl	6c5c <_dtoa_r+0xb88>
    6162:	78d9      	ldrb	r1, [r3, #3]
    6164:	1cda      	adds	r2, r3, #3
    6166:	2900      	cmp	r1, #0
    6168:	d000      	beq.n	616c <_dtoa_r+0x98>
    616a:	3205      	adds	r2, #5
    616c:	9926      	ldr	r1, [sp, #152]	; 0x98
    616e:	0018      	movs	r0, r3
    6170:	600a      	str	r2, [r1, #0]
    6172:	f000 fd73 	bl	6c5c <_dtoa_r+0xb88>
    6176:	9e06      	ldr	r6, [sp, #24]
    6178:	9f07      	ldr	r7, [sp, #28]
    617a:	2200      	movs	r2, #0
    617c:	2300      	movs	r3, #0
    617e:	0030      	movs	r0, r6
    6180:	0039      	movs	r1, r7
    6182:	f001 fee1 	bl	7f48 <__aeabi_dcmpeq>
    6186:	1e05      	subs	r5, r0, #0
    6188:	d00e      	beq.n	61a8 <_dtoa_r+0xd4>
    618a:	2301      	movs	r3, #1
    618c:	9a24      	ldr	r2, [sp, #144]	; 0x90
    618e:	6013      	str	r3, [r2, #0]
    6190:	4bb5      	ldr	r3, [pc, #724]	; (6468 <_dtoa_r+0x394>)
    6192:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6194:	0018      	movs	r0, r3
    6196:	2a00      	cmp	r2, #0
    6198:	d101      	bne.n	619e <_dtoa_r+0xca>
    619a:	f000 fd5f 	bl	6c5c <_dtoa_r+0xb88>
    619e:	4ab3      	ldr	r2, [pc, #716]	; (646c <_dtoa_r+0x398>)
    61a0:	9926      	ldr	r1, [sp, #152]	; 0x98
    61a2:	600a      	str	r2, [r1, #0]
    61a4:	f000 fd5a 	bl	6c5c <_dtoa_r+0xb88>
    61a8:	ab1a      	add	r3, sp, #104	; 0x68
    61aa:	9301      	str	r3, [sp, #4]
    61ac:	ab1b      	add	r3, sp, #108	; 0x6c
    61ae:	9300      	str	r3, [sp, #0]
    61b0:	0032      	movs	r2, r6
    61b2:	003b      	movs	r3, r7
    61b4:	9804      	ldr	r0, [sp, #16]
    61b6:	f001 f9ef 	bl	7598 <__d2b>
    61ba:	0063      	lsls	r3, r4, #1
    61bc:	9005      	str	r0, [sp, #20]
    61be:	0d5b      	lsrs	r3, r3, #21
    61c0:	d009      	beq.n	61d6 <_dtoa_r+0x102>
    61c2:	033a      	lsls	r2, r7, #12
    61c4:	4caa      	ldr	r4, [pc, #680]	; (6470 <_dtoa_r+0x39c>)
    61c6:	0b12      	lsrs	r2, r2, #12
    61c8:	4314      	orrs	r4, r2
    61ca:	4aaa      	ldr	r2, [pc, #680]	; (6474 <_dtoa_r+0x3a0>)
    61cc:	0030      	movs	r0, r6
    61ce:	0021      	movs	r1, r4
    61d0:	189e      	adds	r6, r3, r2
    61d2:	9517      	str	r5, [sp, #92]	; 0x5c
    61d4:	e01a      	b.n	620c <_dtoa_r+0x138>
    61d6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    61d8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    61da:	189e      	adds	r6, r3, r2
    61dc:	4ba6      	ldr	r3, [pc, #664]	; (6478 <_dtoa_r+0x3a4>)
    61de:	18f3      	adds	r3, r6, r3
    61e0:	2b20      	cmp	r3, #32
    61e2:	dd08      	ble.n	61f6 <_dtoa_r+0x122>
    61e4:	4aa5      	ldr	r2, [pc, #660]	; (647c <_dtoa_r+0x3a8>)
    61e6:	9806      	ldr	r0, [sp, #24]
    61e8:	18b2      	adds	r2, r6, r2
    61ea:	40d0      	lsrs	r0, r2
    61ec:	2240      	movs	r2, #64	; 0x40
    61ee:	1ad3      	subs	r3, r2, r3
    61f0:	409c      	lsls	r4, r3
    61f2:	4320      	orrs	r0, r4
    61f4:	e003      	b.n	61fe <_dtoa_r+0x12a>
    61f6:	2220      	movs	r2, #32
    61f8:	9806      	ldr	r0, [sp, #24]
    61fa:	1ad3      	subs	r3, r2, r3
    61fc:	4098      	lsls	r0, r3
    61fe:	f004 f989 	bl	a514 <__aeabi_ui2d>
    6202:	2301      	movs	r3, #1
    6204:	4c9e      	ldr	r4, [pc, #632]	; (6480 <_dtoa_r+0x3ac>)
    6206:	3e01      	subs	r6, #1
    6208:	1909      	adds	r1, r1, r4
    620a:	9317      	str	r3, [sp, #92]	; 0x5c
    620c:	2200      	movs	r2, #0
    620e:	4b9d      	ldr	r3, [pc, #628]	; (6484 <_dtoa_r+0x3b0>)
    6210:	f003 fd94 	bl	9d3c <__aeabi_dsub>
    6214:	4a9c      	ldr	r2, [pc, #624]	; (6488 <_dtoa_r+0x3b4>)
    6216:	4b9d      	ldr	r3, [pc, #628]	; (648c <_dtoa_r+0x3b8>)
    6218:	f003 fb16 	bl	9848 <__aeabi_dmul>
    621c:	4a9c      	ldr	r2, [pc, #624]	; (6490 <_dtoa_r+0x3bc>)
    621e:	4b9d      	ldr	r3, [pc, #628]	; (6494 <_dtoa_r+0x3c0>)
    6220:	f002 fbc2 	bl	89a8 <__aeabi_dadd>
    6224:	0004      	movs	r4, r0
    6226:	0030      	movs	r0, r6
    6228:	000d      	movs	r5, r1
    622a:	f004 f931 	bl	a490 <__aeabi_i2d>
    622e:	4a9a      	ldr	r2, [pc, #616]	; (6498 <_dtoa_r+0x3c4>)
    6230:	4b9a      	ldr	r3, [pc, #616]	; (649c <_dtoa_r+0x3c8>)
    6232:	f003 fb09 	bl	9848 <__aeabi_dmul>
    6236:	0002      	movs	r2, r0
    6238:	000b      	movs	r3, r1
    623a:	0020      	movs	r0, r4
    623c:	0029      	movs	r1, r5
    623e:	f002 fbb3 	bl	89a8 <__aeabi_dadd>
    6242:	0004      	movs	r4, r0
    6244:	000d      	movs	r5, r1
    6246:	f004 f8ed 	bl	a424 <__aeabi_d2iz>
    624a:	2200      	movs	r2, #0
    624c:	9003      	str	r0, [sp, #12]
    624e:	2300      	movs	r3, #0
    6250:	0020      	movs	r0, r4
    6252:	0029      	movs	r1, r5
    6254:	f001 fe7e 	bl	7f54 <__aeabi_dcmplt>
    6258:	2800      	cmp	r0, #0
    625a:	d00d      	beq.n	6278 <_dtoa_r+0x1a4>
    625c:	9803      	ldr	r0, [sp, #12]
    625e:	f004 f917 	bl	a490 <__aeabi_i2d>
    6262:	0002      	movs	r2, r0
    6264:	000b      	movs	r3, r1
    6266:	0020      	movs	r0, r4
    6268:	0029      	movs	r1, r5
    626a:	f001 fe6d 	bl	7f48 <__aeabi_dcmpeq>
    626e:	4243      	negs	r3, r0
    6270:	4143      	adcs	r3, r0
    6272:	9a03      	ldr	r2, [sp, #12]
    6274:	1ad3      	subs	r3, r2, r3
    6276:	9303      	str	r3, [sp, #12]
    6278:	2301      	movs	r3, #1
    627a:	9316      	str	r3, [sp, #88]	; 0x58
    627c:	9b03      	ldr	r3, [sp, #12]
    627e:	2b16      	cmp	r3, #22
    6280:	d811      	bhi.n	62a6 <_dtoa_r+0x1d2>
    6282:	4987      	ldr	r1, [pc, #540]	; (64a0 <_dtoa_r+0x3cc>)
    6284:	00db      	lsls	r3, r3, #3
    6286:	18c9      	adds	r1, r1, r3
    6288:	6808      	ldr	r0, [r1, #0]
    628a:	6849      	ldr	r1, [r1, #4]
    628c:	9a06      	ldr	r2, [sp, #24]
    628e:	9b07      	ldr	r3, [sp, #28]
    6290:	f001 fe74 	bl	7f7c <__aeabi_dcmpgt>
    6294:	2800      	cmp	r0, #0
    6296:	d005      	beq.n	62a4 <_dtoa_r+0x1d0>
    6298:	9b03      	ldr	r3, [sp, #12]
    629a:	3b01      	subs	r3, #1
    629c:	9303      	str	r3, [sp, #12]
    629e:	2300      	movs	r3, #0
    62a0:	9316      	str	r3, [sp, #88]	; 0x58
    62a2:	e000      	b.n	62a6 <_dtoa_r+0x1d2>
    62a4:	9016      	str	r0, [sp, #88]	; 0x58
    62a6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    62a8:	1b9e      	subs	r6, r3, r6
    62aa:	2300      	movs	r3, #0
    62ac:	930b      	str	r3, [sp, #44]	; 0x2c
    62ae:	3e01      	subs	r6, #1
    62b0:	960c      	str	r6, [sp, #48]	; 0x30
    62b2:	d504      	bpl.n	62be <_dtoa_r+0x1ea>
    62b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    62b6:	425b      	negs	r3, r3
    62b8:	930b      	str	r3, [sp, #44]	; 0x2c
    62ba:	2300      	movs	r3, #0
    62bc:	930c      	str	r3, [sp, #48]	; 0x30
    62be:	9b03      	ldr	r3, [sp, #12]
    62c0:	2b00      	cmp	r3, #0
    62c2:	db08      	blt.n	62d6 <_dtoa_r+0x202>
    62c4:	9a03      	ldr	r2, [sp, #12]
    62c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    62c8:	4694      	mov	ip, r2
    62ca:	4463      	add	r3, ip
    62cc:	930c      	str	r3, [sp, #48]	; 0x30
    62ce:	2300      	movs	r3, #0
    62d0:	9211      	str	r2, [sp, #68]	; 0x44
    62d2:	9308      	str	r3, [sp, #32]
    62d4:	e007      	b.n	62e6 <_dtoa_r+0x212>
    62d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    62d8:	9a03      	ldr	r2, [sp, #12]
    62da:	1a9b      	subs	r3, r3, r2
    62dc:	930b      	str	r3, [sp, #44]	; 0x2c
    62de:	4253      	negs	r3, r2
    62e0:	9308      	str	r3, [sp, #32]
    62e2:	2300      	movs	r3, #0
    62e4:	9311      	str	r3, [sp, #68]	; 0x44
    62e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
    62e8:	2501      	movs	r5, #1
    62ea:	2b09      	cmp	r3, #9
    62ec:	d825      	bhi.n	633a <_dtoa_r+0x266>
    62ee:	2b05      	cmp	r3, #5
    62f0:	dd02      	ble.n	62f8 <_dtoa_r+0x224>
    62f2:	2500      	movs	r5, #0
    62f4:	3b04      	subs	r3, #4
    62f6:	9322      	str	r3, [sp, #136]	; 0x88
    62f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
    62fa:	1e98      	subs	r0, r3, #2
    62fc:	2803      	cmp	r0, #3
    62fe:	d824      	bhi.n	634a <_dtoa_r+0x276>
    6300:	f001 fc92 	bl	7c28 <__gnu_thumb1_case_uqi>
    6304:	04020e06 	.word	0x04020e06
    6308:	2301      	movs	r3, #1
    630a:	e002      	b.n	6312 <_dtoa_r+0x23e>
    630c:	2301      	movs	r3, #1
    630e:	e008      	b.n	6322 <_dtoa_r+0x24e>
    6310:	2300      	movs	r3, #0
    6312:	9310      	str	r3, [sp, #64]	; 0x40
    6314:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    6316:	2b00      	cmp	r3, #0
    6318:	dd20      	ble.n	635c <_dtoa_r+0x288>
    631a:	001f      	movs	r7, r3
    631c:	930a      	str	r3, [sp, #40]	; 0x28
    631e:	e021      	b.n	6364 <_dtoa_r+0x290>
    6320:	2300      	movs	r3, #0
    6322:	9a23      	ldr	r2, [sp, #140]	; 0x8c
    6324:	9310      	str	r3, [sp, #64]	; 0x40
    6326:	9b03      	ldr	r3, [sp, #12]
    6328:	189f      	adds	r7, r3, r2
    632a:	1c7b      	adds	r3, r7, #1
    632c:	930a      	str	r3, [sp, #40]	; 0x28
    632e:	2301      	movs	r3, #1
    6330:	18fa      	adds	r2, r7, r3
    6332:	2a00      	cmp	r2, #0
    6334:	dd16      	ble.n	6364 <_dtoa_r+0x290>
    6336:	0013      	movs	r3, r2
    6338:	e014      	b.n	6364 <_dtoa_r+0x290>
    633a:	2701      	movs	r7, #1
    633c:	2300      	movs	r3, #0
    633e:	427f      	negs	r7, r7
    6340:	9322      	str	r3, [sp, #136]	; 0x88
    6342:	9510      	str	r5, [sp, #64]	; 0x40
    6344:	970a      	str	r7, [sp, #40]	; 0x28
    6346:	3312      	adds	r3, #18
    6348:	e005      	b.n	6356 <_dtoa_r+0x282>
    634a:	2701      	movs	r7, #1
    634c:	2301      	movs	r3, #1
    634e:	427f      	negs	r7, r7
    6350:	9310      	str	r3, [sp, #64]	; 0x40
    6352:	970a      	str	r7, [sp, #40]	; 0x28
    6354:	3311      	adds	r3, #17
    6356:	2200      	movs	r2, #0
    6358:	9223      	str	r2, [sp, #140]	; 0x8c
    635a:	e003      	b.n	6364 <_dtoa_r+0x290>
    635c:	2701      	movs	r7, #1
    635e:	003b      	movs	r3, r7
    6360:	970a      	str	r7, [sp, #40]	; 0x28
    6362:	9723      	str	r7, [sp, #140]	; 0x8c
    6364:	9a04      	ldr	r2, [sp, #16]
    6366:	6a54      	ldr	r4, [r2, #36]	; 0x24
    6368:	2200      	movs	r2, #0
    636a:	6062      	str	r2, [r4, #4]
    636c:	3204      	adds	r2, #4
    636e:	0011      	movs	r1, r2
    6370:	3114      	adds	r1, #20
    6372:	4299      	cmp	r1, r3
    6374:	d804      	bhi.n	6380 <_dtoa_r+0x2ac>
    6376:	6861      	ldr	r1, [r4, #4]
    6378:	0052      	lsls	r2, r2, #1
    637a:	3101      	adds	r1, #1
    637c:	6061      	str	r1, [r4, #4]
    637e:	e7f6      	b.n	636e <_dtoa_r+0x29a>
    6380:	6861      	ldr	r1, [r4, #4]
    6382:	9804      	ldr	r0, [sp, #16]
    6384:	f000 fe71 	bl	706a <_Balloc>
    6388:	9b04      	ldr	r3, [sp, #16]
    638a:	6020      	str	r0, [r4, #0]
    638c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    638e:	681b      	ldr	r3, [r3, #0]
    6390:	930d      	str	r3, [sp, #52]	; 0x34
    6392:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6394:	2b0e      	cmp	r3, #14
    6396:	d900      	bls.n	639a <_dtoa_r+0x2c6>
    6398:	e181      	b.n	669e <_dtoa_r+0x5ca>
    639a:	2d00      	cmp	r5, #0
    639c:	d100      	bne.n	63a0 <_dtoa_r+0x2cc>
    639e:	e17e      	b.n	669e <_dtoa_r+0x5ca>
    63a0:	9b06      	ldr	r3, [sp, #24]
    63a2:	9c07      	ldr	r4, [sp, #28]
    63a4:	9314      	str	r3, [sp, #80]	; 0x50
    63a6:	9415      	str	r4, [sp, #84]	; 0x54
    63a8:	9b03      	ldr	r3, [sp, #12]
    63aa:	2b00      	cmp	r3, #0
    63ac:	dd31      	ble.n	6412 <_dtoa_r+0x33e>
    63ae:	220f      	movs	r2, #15
    63b0:	493b      	ldr	r1, [pc, #236]	; (64a0 <_dtoa_r+0x3cc>)
    63b2:	4013      	ands	r3, r2
    63b4:	00db      	lsls	r3, r3, #3
    63b6:	18cb      	adds	r3, r1, r3
    63b8:	685c      	ldr	r4, [r3, #4]
    63ba:	681b      	ldr	r3, [r3, #0]
    63bc:	930e      	str	r3, [sp, #56]	; 0x38
    63be:	940f      	str	r4, [sp, #60]	; 0x3c
    63c0:	9b03      	ldr	r3, [sp, #12]
    63c2:	2402      	movs	r4, #2
    63c4:	111d      	asrs	r5, r3, #4
    63c6:	06eb      	lsls	r3, r5, #27
    63c8:	d50a      	bpl.n	63e0 <_dtoa_r+0x30c>
    63ca:	9814      	ldr	r0, [sp, #80]	; 0x50
    63cc:	9915      	ldr	r1, [sp, #84]	; 0x54
    63ce:	4b35      	ldr	r3, [pc, #212]	; (64a4 <_dtoa_r+0x3d0>)
    63d0:	4015      	ands	r5, r2
    63d2:	6a1a      	ldr	r2, [r3, #32]
    63d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    63d6:	f002 fe13 	bl	9000 <__aeabi_ddiv>
    63da:	9006      	str	r0, [sp, #24]
    63dc:	9107      	str	r1, [sp, #28]
    63de:	3401      	adds	r4, #1
    63e0:	4e30      	ldr	r6, [pc, #192]	; (64a4 <_dtoa_r+0x3d0>)
    63e2:	2d00      	cmp	r5, #0
    63e4:	d00e      	beq.n	6404 <_dtoa_r+0x330>
    63e6:	2301      	movs	r3, #1
    63e8:	421d      	tst	r5, r3
    63ea:	d008      	beq.n	63fe <_dtoa_r+0x32a>
    63ec:	980e      	ldr	r0, [sp, #56]	; 0x38
    63ee:	990f      	ldr	r1, [sp, #60]	; 0x3c
    63f0:	18e4      	adds	r4, r4, r3
    63f2:	6832      	ldr	r2, [r6, #0]
    63f4:	6873      	ldr	r3, [r6, #4]
    63f6:	f003 fa27 	bl	9848 <__aeabi_dmul>
    63fa:	900e      	str	r0, [sp, #56]	; 0x38
    63fc:	910f      	str	r1, [sp, #60]	; 0x3c
    63fe:	106d      	asrs	r5, r5, #1
    6400:	3608      	adds	r6, #8
    6402:	e7ee      	b.n	63e2 <_dtoa_r+0x30e>
    6404:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6406:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6408:	9806      	ldr	r0, [sp, #24]
    640a:	9907      	ldr	r1, [sp, #28]
    640c:	f002 fdf8 	bl	9000 <__aeabi_ddiv>
    6410:	e04c      	b.n	64ac <_dtoa_r+0x3d8>
    6412:	9b03      	ldr	r3, [sp, #12]
    6414:	2402      	movs	r4, #2
    6416:	425d      	negs	r5, r3
    6418:	2d00      	cmp	r5, #0
    641a:	d049      	beq.n	64b0 <_dtoa_r+0x3dc>
    641c:	9814      	ldr	r0, [sp, #80]	; 0x50
    641e:	9915      	ldr	r1, [sp, #84]	; 0x54
    6420:	230f      	movs	r3, #15
    6422:	4a1f      	ldr	r2, [pc, #124]	; (64a0 <_dtoa_r+0x3cc>)
    6424:	402b      	ands	r3, r5
    6426:	00db      	lsls	r3, r3, #3
    6428:	18d3      	adds	r3, r2, r3
    642a:	681a      	ldr	r2, [r3, #0]
    642c:	685b      	ldr	r3, [r3, #4]
    642e:	f003 fa0b 	bl	9848 <__aeabi_dmul>
    6432:	2300      	movs	r3, #0
    6434:	9006      	str	r0, [sp, #24]
    6436:	9107      	str	r1, [sp, #28]
    6438:	4e1a      	ldr	r6, [pc, #104]	; (64a4 <_dtoa_r+0x3d0>)
    643a:	112d      	asrs	r5, r5, #4
    643c:	2d00      	cmp	r5, #0
    643e:	d033      	beq.n	64a8 <_dtoa_r+0x3d4>
    6440:	2201      	movs	r2, #1
    6442:	4215      	tst	r5, r2
    6444:	d005      	beq.n	6452 <_dtoa_r+0x37e>
    6446:	18a4      	adds	r4, r4, r2
    6448:	6832      	ldr	r2, [r6, #0]
    644a:	6873      	ldr	r3, [r6, #4]
    644c:	f003 f9fc 	bl	9848 <__aeabi_dmul>
    6450:	2301      	movs	r3, #1
    6452:	106d      	asrs	r5, r5, #1
    6454:	3608      	adds	r6, #8
    6456:	e7f1      	b.n	643c <_dtoa_r+0x368>
    6458:	7ff00000 	.word	0x7ff00000
    645c:	0000270f 	.word	0x0000270f
    6460:	0000a8fd 	.word	0x0000a8fd
    6464:	0000a8f4 	.word	0x0000a8f4
    6468:	0000a8d0 	.word	0x0000a8d0
    646c:	0000a8d1 	.word	0x0000a8d1
    6470:	3ff00000 	.word	0x3ff00000
    6474:	fffffc01 	.word	0xfffffc01
    6478:	00000432 	.word	0x00000432
    647c:	00000412 	.word	0x00000412
    6480:	fe100000 	.word	0xfe100000
    6484:	3ff80000 	.word	0x3ff80000
    6488:	636f4361 	.word	0x636f4361
    648c:	3fd287a7 	.word	0x3fd287a7
    6490:	8b60c8b3 	.word	0x8b60c8b3
    6494:	3fc68a28 	.word	0x3fc68a28
    6498:	509f79fb 	.word	0x509f79fb
    649c:	3fd34413 	.word	0x3fd34413
    64a0:	0000a970 	.word	0x0000a970
    64a4:	0000aa38 	.word	0x0000aa38
    64a8:	2b00      	cmp	r3, #0
    64aa:	d001      	beq.n	64b0 <_dtoa_r+0x3dc>
    64ac:	9006      	str	r0, [sp, #24]
    64ae:	9107      	str	r1, [sp, #28]
    64b0:	9b16      	ldr	r3, [sp, #88]	; 0x58
    64b2:	2b00      	cmp	r3, #0
    64b4:	d01d      	beq.n	64f2 <_dtoa_r+0x41e>
    64b6:	9d06      	ldr	r5, [sp, #24]
    64b8:	9e07      	ldr	r6, [sp, #28]
    64ba:	2200      	movs	r2, #0
    64bc:	4bc7      	ldr	r3, [pc, #796]	; (67dc <_dtoa_r+0x708>)
    64be:	0028      	movs	r0, r5
    64c0:	0031      	movs	r1, r6
    64c2:	f001 fd47 	bl	7f54 <__aeabi_dcmplt>
    64c6:	2800      	cmp	r0, #0
    64c8:	d013      	beq.n	64f2 <_dtoa_r+0x41e>
    64ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    64cc:	2b00      	cmp	r3, #0
    64ce:	d010      	beq.n	64f2 <_dtoa_r+0x41e>
    64d0:	2f00      	cmp	r7, #0
    64d2:	dc00      	bgt.n	64d6 <_dtoa_r+0x402>
    64d4:	e0df      	b.n	6696 <_dtoa_r+0x5c2>
    64d6:	9b03      	ldr	r3, [sp, #12]
    64d8:	0031      	movs	r1, r6
    64da:	3b01      	subs	r3, #1
    64dc:	930e      	str	r3, [sp, #56]	; 0x38
    64de:	2200      	movs	r2, #0
    64e0:	4bbf      	ldr	r3, [pc, #764]	; (67e0 <_dtoa_r+0x70c>)
    64e2:	0028      	movs	r0, r5
    64e4:	f003 f9b0 	bl	9848 <__aeabi_dmul>
    64e8:	3401      	adds	r4, #1
    64ea:	9006      	str	r0, [sp, #24]
    64ec:	9107      	str	r1, [sp, #28]
    64ee:	003e      	movs	r6, r7
    64f0:	e002      	b.n	64f8 <_dtoa_r+0x424>
    64f2:	9b03      	ldr	r3, [sp, #12]
    64f4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    64f6:	930e      	str	r3, [sp, #56]	; 0x38
    64f8:	0020      	movs	r0, r4
    64fa:	f003 ffc9 	bl	a490 <__aeabi_i2d>
    64fe:	9a06      	ldr	r2, [sp, #24]
    6500:	9b07      	ldr	r3, [sp, #28]
    6502:	f003 f9a1 	bl	9848 <__aeabi_dmul>
    6506:	2200      	movs	r2, #0
    6508:	4bb6      	ldr	r3, [pc, #728]	; (67e4 <_dtoa_r+0x710>)
    650a:	f002 fa4d 	bl	89a8 <__aeabi_dadd>
    650e:	4ab6      	ldr	r2, [pc, #728]	; (67e8 <_dtoa_r+0x714>)
    6510:	9012      	str	r0, [sp, #72]	; 0x48
    6512:	9113      	str	r1, [sp, #76]	; 0x4c
    6514:	9c12      	ldr	r4, [sp, #72]	; 0x48
    6516:	9d13      	ldr	r5, [sp, #76]	; 0x4c
    6518:	4694      	mov	ip, r2
    651a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    651c:	4463      	add	r3, ip
    651e:	9318      	str	r3, [sp, #96]	; 0x60
    6520:	001d      	movs	r5, r3
    6522:	2e00      	cmp	r6, #0
    6524:	d11c      	bne.n	6560 <_dtoa_r+0x48c>
    6526:	9806      	ldr	r0, [sp, #24]
    6528:	9907      	ldr	r1, [sp, #28]
    652a:	2200      	movs	r2, #0
    652c:	4baf      	ldr	r3, [pc, #700]	; (67ec <_dtoa_r+0x718>)
    652e:	f003 fc05 	bl	9d3c <__aeabi_dsub>
    6532:	0022      	movs	r2, r4
    6534:	9b18      	ldr	r3, [sp, #96]	; 0x60
    6536:	9006      	str	r0, [sp, #24]
    6538:	9107      	str	r1, [sp, #28]
    653a:	f001 fd1f 	bl	7f7c <__aeabi_dcmpgt>
    653e:	2800      	cmp	r0, #0
    6540:	d000      	beq.n	6544 <_dtoa_r+0x470>
    6542:	e254      	b.n	69ee <_dtoa_r+0x91a>
    6544:	48aa      	ldr	r0, [pc, #680]	; (67f0 <_dtoa_r+0x71c>)
    6546:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6548:	4684      	mov	ip, r0
    654a:	4461      	add	r1, ip
    654c:	000b      	movs	r3, r1
    654e:	9806      	ldr	r0, [sp, #24]
    6550:	9907      	ldr	r1, [sp, #28]
    6552:	0022      	movs	r2, r4
    6554:	f001 fcfe 	bl	7f54 <__aeabi_dcmplt>
    6558:	2800      	cmp	r0, #0
    655a:	d000      	beq.n	655e <_dtoa_r+0x48a>
    655c:	e23d      	b.n	69da <_dtoa_r+0x906>
    655e:	e09a      	b.n	6696 <_dtoa_r+0x5c2>
    6560:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6562:	1e73      	subs	r3, r6, #1
    6564:	49a3      	ldr	r1, [pc, #652]	; (67f4 <_dtoa_r+0x720>)
    6566:	00db      	lsls	r3, r3, #3
    6568:	2a00      	cmp	r2, #0
    656a:	d049      	beq.n	6600 <_dtoa_r+0x52c>
    656c:	18cb      	adds	r3, r1, r3
    656e:	681a      	ldr	r2, [r3, #0]
    6570:	685b      	ldr	r3, [r3, #4]
    6572:	2000      	movs	r0, #0
    6574:	49a0      	ldr	r1, [pc, #640]	; (67f8 <_dtoa_r+0x724>)
    6576:	f002 fd43 	bl	9000 <__aeabi_ddiv>
    657a:	002b      	movs	r3, r5
    657c:	0022      	movs	r2, r4
    657e:	f003 fbdd 	bl	9d3c <__aeabi_dsub>
    6582:	9012      	str	r0, [sp, #72]	; 0x48
    6584:	9113      	str	r1, [sp, #76]	; 0x4c
    6586:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6588:	9806      	ldr	r0, [sp, #24]
    658a:	9907      	ldr	r1, [sp, #28]
    658c:	f003 ff4a 	bl	a424 <__aeabi_d2iz>
    6590:	0004      	movs	r4, r0
    6592:	f003 ff7d 	bl	a490 <__aeabi_i2d>
    6596:	0002      	movs	r2, r0
    6598:	000b      	movs	r3, r1
    659a:	9806      	ldr	r0, [sp, #24]
    659c:	9907      	ldr	r1, [sp, #28]
    659e:	f003 fbcd 	bl	9d3c <__aeabi_dsub>
    65a2:	3501      	adds	r5, #1
    65a4:	1e6b      	subs	r3, r5, #1
    65a6:	3430      	adds	r4, #48	; 0x30
    65a8:	701c      	strb	r4, [r3, #0]
    65aa:	9a12      	ldr	r2, [sp, #72]	; 0x48
    65ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    65ae:	9006      	str	r0, [sp, #24]
    65b0:	9107      	str	r1, [sp, #28]
    65b2:	f001 fccf 	bl	7f54 <__aeabi_dcmplt>
    65b6:	2800      	cmp	r0, #0
    65b8:	d000      	beq.n	65bc <_dtoa_r+0x4e8>
    65ba:	e32e      	b.n	6c1a <_dtoa_r+0xb46>
    65bc:	9a06      	ldr	r2, [sp, #24]
    65be:	9b07      	ldr	r3, [sp, #28]
    65c0:	2000      	movs	r0, #0
    65c2:	4986      	ldr	r1, [pc, #536]	; (67dc <_dtoa_r+0x708>)
    65c4:	f003 fbba 	bl	9d3c <__aeabi_dsub>
    65c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
    65ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    65cc:	f001 fcc2 	bl	7f54 <__aeabi_dcmplt>
    65d0:	2800      	cmp	r0, #0
    65d2:	d000      	beq.n	65d6 <_dtoa_r+0x502>
    65d4:	e0c7      	b.n	6766 <_dtoa_r+0x692>
    65d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    65d8:	1aeb      	subs	r3, r5, r3
    65da:	42b3      	cmp	r3, r6
    65dc:	da5b      	bge.n	6696 <_dtoa_r+0x5c2>
    65de:	9812      	ldr	r0, [sp, #72]	; 0x48
    65e0:	9913      	ldr	r1, [sp, #76]	; 0x4c
    65e2:	2200      	movs	r2, #0
    65e4:	4b7e      	ldr	r3, [pc, #504]	; (67e0 <_dtoa_r+0x70c>)
    65e6:	f003 f92f 	bl	9848 <__aeabi_dmul>
    65ea:	2200      	movs	r2, #0
    65ec:	9012      	str	r0, [sp, #72]	; 0x48
    65ee:	9113      	str	r1, [sp, #76]	; 0x4c
    65f0:	9806      	ldr	r0, [sp, #24]
    65f2:	9907      	ldr	r1, [sp, #28]
    65f4:	4b7a      	ldr	r3, [pc, #488]	; (67e0 <_dtoa_r+0x70c>)
    65f6:	f003 f927 	bl	9848 <__aeabi_dmul>
    65fa:	9006      	str	r0, [sp, #24]
    65fc:	9107      	str	r1, [sp, #28]
    65fe:	e7c3      	b.n	6588 <_dtoa_r+0x4b4>
    6600:	18c9      	adds	r1, r1, r3
    6602:	0022      	movs	r2, r4
    6604:	6808      	ldr	r0, [r1, #0]
    6606:	6849      	ldr	r1, [r1, #4]
    6608:	002b      	movs	r3, r5
    660a:	f003 f91d 	bl	9848 <__aeabi_dmul>
    660e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6610:	9012      	str	r0, [sp, #72]	; 0x48
    6612:	9113      	str	r1, [sp, #76]	; 0x4c
    6614:	19a5      	adds	r5, r4, r6
    6616:	9806      	ldr	r0, [sp, #24]
    6618:	9907      	ldr	r1, [sp, #28]
    661a:	f003 ff03 	bl	a424 <__aeabi_d2iz>
    661e:	0006      	movs	r6, r0
    6620:	f003 ff36 	bl	a490 <__aeabi_i2d>
    6624:	0002      	movs	r2, r0
    6626:	000b      	movs	r3, r1
    6628:	9806      	ldr	r0, [sp, #24]
    662a:	9907      	ldr	r1, [sp, #28]
    662c:	f003 fb86 	bl	9d3c <__aeabi_dsub>
    6630:	3630      	adds	r6, #48	; 0x30
    6632:	7026      	strb	r6, [r4, #0]
    6634:	3401      	adds	r4, #1
    6636:	9006      	str	r0, [sp, #24]
    6638:	9107      	str	r1, [sp, #28]
    663a:	2200      	movs	r2, #0
    663c:	42a5      	cmp	r5, r4
    663e:	d122      	bne.n	6686 <_dtoa_r+0x5b2>
    6640:	4b6d      	ldr	r3, [pc, #436]	; (67f8 <_dtoa_r+0x724>)
    6642:	9812      	ldr	r0, [sp, #72]	; 0x48
    6644:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6646:	f002 f9af 	bl	89a8 <__aeabi_dadd>
    664a:	0002      	movs	r2, r0
    664c:	000b      	movs	r3, r1
    664e:	9806      	ldr	r0, [sp, #24]
    6650:	9907      	ldr	r1, [sp, #28]
    6652:	f001 fc93 	bl	7f7c <__aeabi_dcmpgt>
    6656:	2800      	cmp	r0, #0
    6658:	d000      	beq.n	665c <_dtoa_r+0x588>
    665a:	e084      	b.n	6766 <_dtoa_r+0x692>
    665c:	9a12      	ldr	r2, [sp, #72]	; 0x48
    665e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    6660:	2000      	movs	r0, #0
    6662:	4965      	ldr	r1, [pc, #404]	; (67f8 <_dtoa_r+0x724>)
    6664:	f003 fb6a 	bl	9d3c <__aeabi_dsub>
    6668:	0002      	movs	r2, r0
    666a:	000b      	movs	r3, r1
    666c:	9806      	ldr	r0, [sp, #24]
    666e:	9907      	ldr	r1, [sp, #28]
    6670:	f001 fc70 	bl	7f54 <__aeabi_dcmplt>
    6674:	2800      	cmp	r0, #0
    6676:	d00e      	beq.n	6696 <_dtoa_r+0x5c2>
    6678:	1e6b      	subs	r3, r5, #1
    667a:	781a      	ldrb	r2, [r3, #0]
    667c:	2a30      	cmp	r2, #48	; 0x30
    667e:	d000      	beq.n	6682 <_dtoa_r+0x5ae>
    6680:	e2cb      	b.n	6c1a <_dtoa_r+0xb46>
    6682:	001d      	movs	r5, r3
    6684:	e7f8      	b.n	6678 <_dtoa_r+0x5a4>
    6686:	9806      	ldr	r0, [sp, #24]
    6688:	9907      	ldr	r1, [sp, #28]
    668a:	4b55      	ldr	r3, [pc, #340]	; (67e0 <_dtoa_r+0x70c>)
    668c:	f003 f8dc 	bl	9848 <__aeabi_dmul>
    6690:	9006      	str	r0, [sp, #24]
    6692:	9107      	str	r1, [sp, #28]
    6694:	e7bf      	b.n	6616 <_dtoa_r+0x542>
    6696:	9b14      	ldr	r3, [sp, #80]	; 0x50
    6698:	9c15      	ldr	r4, [sp, #84]	; 0x54
    669a:	9306      	str	r3, [sp, #24]
    669c:	9407      	str	r4, [sp, #28]
    669e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    66a0:	2b00      	cmp	r3, #0
    66a2:	da00      	bge.n	66a6 <_dtoa_r+0x5d2>
    66a4:	e081      	b.n	67aa <_dtoa_r+0x6d6>
    66a6:	9a03      	ldr	r2, [sp, #12]
    66a8:	2a0e      	cmp	r2, #14
    66aa:	dd00      	ble.n	66ae <_dtoa_r+0x5da>
    66ac:	e07d      	b.n	67aa <_dtoa_r+0x6d6>
    66ae:	00d3      	lsls	r3, r2, #3
    66b0:	4a50      	ldr	r2, [pc, #320]	; (67f4 <_dtoa_r+0x720>)
    66b2:	18d3      	adds	r3, r2, r3
    66b4:	685c      	ldr	r4, [r3, #4]
    66b6:	681b      	ldr	r3, [r3, #0]
    66b8:	9308      	str	r3, [sp, #32]
    66ba:	9409      	str	r4, [sp, #36]	; 0x24
    66bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    66be:	2b00      	cmp	r3, #0
    66c0:	da15      	bge.n	66ee <_dtoa_r+0x61a>
    66c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    66c4:	2b00      	cmp	r3, #0
    66c6:	dc12      	bgt.n	66ee <_dtoa_r+0x61a>
    66c8:	d000      	beq.n	66cc <_dtoa_r+0x5f8>
    66ca:	e188      	b.n	69de <_dtoa_r+0x90a>
    66cc:	9808      	ldr	r0, [sp, #32]
    66ce:	9909      	ldr	r1, [sp, #36]	; 0x24
    66d0:	2200      	movs	r2, #0
    66d2:	4b46      	ldr	r3, [pc, #280]	; (67ec <_dtoa_r+0x718>)
    66d4:	f003 f8b8 	bl	9848 <__aeabi_dmul>
    66d8:	9a06      	ldr	r2, [sp, #24]
    66da:	9b07      	ldr	r3, [sp, #28]
    66dc:	f001 fc58 	bl	7f90 <__aeabi_dcmpge>
    66e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    66e2:	9308      	str	r3, [sp, #32]
    66e4:	001e      	movs	r6, r3
    66e6:	2800      	cmp	r0, #0
    66e8:	d000      	beq.n	66ec <_dtoa_r+0x618>
    66ea:	e17b      	b.n	69e4 <_dtoa_r+0x910>
    66ec:	e182      	b.n	69f4 <_dtoa_r+0x920>
    66ee:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    66f0:	9e06      	ldr	r6, [sp, #24]
    66f2:	9f07      	ldr	r7, [sp, #28]
    66f4:	9a08      	ldr	r2, [sp, #32]
    66f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    66f8:	0030      	movs	r0, r6
    66fa:	0039      	movs	r1, r7
    66fc:	f002 fc80 	bl	9000 <__aeabi_ddiv>
    6700:	f003 fe90 	bl	a424 <__aeabi_d2iz>
    6704:	0004      	movs	r4, r0
    6706:	f003 fec3 	bl	a490 <__aeabi_i2d>
    670a:	9a08      	ldr	r2, [sp, #32]
    670c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    670e:	f003 f89b 	bl	9848 <__aeabi_dmul>
    6712:	0002      	movs	r2, r0
    6714:	000b      	movs	r3, r1
    6716:	0030      	movs	r0, r6
    6718:	0039      	movs	r1, r7
    671a:	f003 fb0f 	bl	9d3c <__aeabi_dsub>
    671e:	0022      	movs	r2, r4
    6720:	3501      	adds	r5, #1
    6722:	1e6b      	subs	r3, r5, #1
    6724:	3230      	adds	r2, #48	; 0x30
    6726:	701a      	strb	r2, [r3, #0]
    6728:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    672a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    672c:	1aeb      	subs	r3, r5, r3
    672e:	429a      	cmp	r2, r3
    6730:	d12e      	bne.n	6790 <_dtoa_r+0x6bc>
    6732:	0002      	movs	r2, r0
    6734:	000b      	movs	r3, r1
    6736:	f002 f937 	bl	89a8 <__aeabi_dadd>
    673a:	0006      	movs	r6, r0
    673c:	000f      	movs	r7, r1
    673e:	0002      	movs	r2, r0
    6740:	000b      	movs	r3, r1
    6742:	9808      	ldr	r0, [sp, #32]
    6744:	9909      	ldr	r1, [sp, #36]	; 0x24
    6746:	f001 fc05 	bl	7f54 <__aeabi_dcmplt>
    674a:	2800      	cmp	r0, #0
    674c:	d10f      	bne.n	676e <_dtoa_r+0x69a>
    674e:	9808      	ldr	r0, [sp, #32]
    6750:	9909      	ldr	r1, [sp, #36]	; 0x24
    6752:	0032      	movs	r2, r6
    6754:	003b      	movs	r3, r7
    6756:	f001 fbf7 	bl	7f48 <__aeabi_dcmpeq>
    675a:	2800      	cmp	r0, #0
    675c:	d100      	bne.n	6760 <_dtoa_r+0x68c>
    675e:	e25e      	b.n	6c1e <_dtoa_r+0xb4a>
    6760:	07e3      	lsls	r3, r4, #31
    6762:	d404      	bmi.n	676e <_dtoa_r+0x69a>
    6764:	e25b      	b.n	6c1e <_dtoa_r+0xb4a>
    6766:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6768:	9303      	str	r3, [sp, #12]
    676a:	e000      	b.n	676e <_dtoa_r+0x69a>
    676c:	001d      	movs	r5, r3
    676e:	1e6b      	subs	r3, r5, #1
    6770:	781a      	ldrb	r2, [r3, #0]
    6772:	2a39      	cmp	r2, #57	; 0x39
    6774:	d108      	bne.n	6788 <_dtoa_r+0x6b4>
    6776:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6778:	429a      	cmp	r2, r3
    677a:	d1f7      	bne.n	676c <_dtoa_r+0x698>
    677c:	9a03      	ldr	r2, [sp, #12]
    677e:	990d      	ldr	r1, [sp, #52]	; 0x34
    6780:	3201      	adds	r2, #1
    6782:	9203      	str	r2, [sp, #12]
    6784:	2230      	movs	r2, #48	; 0x30
    6786:	700a      	strb	r2, [r1, #0]
    6788:	781a      	ldrb	r2, [r3, #0]
    678a:	3201      	adds	r2, #1
    678c:	701a      	strb	r2, [r3, #0]
    678e:	e246      	b.n	6c1e <_dtoa_r+0xb4a>
    6790:	2200      	movs	r2, #0
    6792:	4b13      	ldr	r3, [pc, #76]	; (67e0 <_dtoa_r+0x70c>)
    6794:	f003 f858 	bl	9848 <__aeabi_dmul>
    6798:	2200      	movs	r2, #0
    679a:	2300      	movs	r3, #0
    679c:	0006      	movs	r6, r0
    679e:	000f      	movs	r7, r1
    67a0:	f001 fbd2 	bl	7f48 <__aeabi_dcmpeq>
    67a4:	2800      	cmp	r0, #0
    67a6:	d0a5      	beq.n	66f4 <_dtoa_r+0x620>
    67a8:	e239      	b.n	6c1e <_dtoa_r+0xb4a>
    67aa:	9a10      	ldr	r2, [sp, #64]	; 0x40
    67ac:	2a00      	cmp	r2, #0
    67ae:	d044      	beq.n	683a <_dtoa_r+0x766>
    67b0:	9a22      	ldr	r2, [sp, #136]	; 0x88
    67b2:	2a01      	cmp	r2, #1
    67b4:	dc0b      	bgt.n	67ce <_dtoa_r+0x6fa>
    67b6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    67b8:	2a00      	cmp	r2, #0
    67ba:	d002      	beq.n	67c2 <_dtoa_r+0x6ee>
    67bc:	4a0f      	ldr	r2, [pc, #60]	; (67fc <_dtoa_r+0x728>)
    67be:	189b      	adds	r3, r3, r2
    67c0:	e002      	b.n	67c8 <_dtoa_r+0x6f4>
    67c2:	2336      	movs	r3, #54	; 0x36
    67c4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    67c6:	1a9b      	subs	r3, r3, r2
    67c8:	9d08      	ldr	r5, [sp, #32]
    67ca:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    67cc:	e029      	b.n	6822 <_dtoa_r+0x74e>
    67ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    67d0:	1e5d      	subs	r5, r3, #1
    67d2:	9b08      	ldr	r3, [sp, #32]
    67d4:	42ab      	cmp	r3, r5
    67d6:	db13      	blt.n	6800 <_dtoa_r+0x72c>
    67d8:	1b5d      	subs	r5, r3, r5
    67da:	e018      	b.n	680e <_dtoa_r+0x73a>
    67dc:	3ff00000 	.word	0x3ff00000
    67e0:	40240000 	.word	0x40240000
    67e4:	401c0000 	.word	0x401c0000
    67e8:	fcc00000 	.word	0xfcc00000
    67ec:	40140000 	.word	0x40140000
    67f0:	7cc00000 	.word	0x7cc00000
    67f4:	0000a970 	.word	0x0000a970
    67f8:	3fe00000 	.word	0x3fe00000
    67fc:	00000433 	.word	0x00000433
    6800:	9b08      	ldr	r3, [sp, #32]
    6802:	9508      	str	r5, [sp, #32]
    6804:	1aea      	subs	r2, r5, r3
    6806:	2500      	movs	r5, #0
    6808:	9b11      	ldr	r3, [sp, #68]	; 0x44
    680a:	189b      	adds	r3, r3, r2
    680c:	9311      	str	r3, [sp, #68]	; 0x44
    680e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6810:	2b00      	cmp	r3, #0
    6812:	da04      	bge.n	681e <_dtoa_r+0x74a>
    6814:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6816:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6818:	1a9c      	subs	r4, r3, r2
    681a:	2300      	movs	r3, #0
    681c:	e001      	b.n	6822 <_dtoa_r+0x74e>
    681e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6820:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6822:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6824:	2101      	movs	r1, #1
    6826:	18d2      	adds	r2, r2, r3
    6828:	920b      	str	r2, [sp, #44]	; 0x2c
    682a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    682c:	9804      	ldr	r0, [sp, #16]
    682e:	18d3      	adds	r3, r2, r3
    6830:	930c      	str	r3, [sp, #48]	; 0x30
    6832:	f000 fcf2 	bl	721a <__i2b>
    6836:	0006      	movs	r6, r0
    6838:	e002      	b.n	6840 <_dtoa_r+0x76c>
    683a:	9d08      	ldr	r5, [sp, #32]
    683c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    683e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    6840:	2c00      	cmp	r4, #0
    6842:	d00e      	beq.n	6862 <_dtoa_r+0x78e>
    6844:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6846:	2b00      	cmp	r3, #0
    6848:	dd0b      	ble.n	6862 <_dtoa_r+0x78e>
    684a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    684c:	1e23      	subs	r3, r4, #0
    684e:	4293      	cmp	r3, r2
    6850:	dd00      	ble.n	6854 <_dtoa_r+0x780>
    6852:	0013      	movs	r3, r2
    6854:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6856:	1ae4      	subs	r4, r4, r3
    6858:	1ad2      	subs	r2, r2, r3
    685a:	920b      	str	r2, [sp, #44]	; 0x2c
    685c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    685e:	1ad3      	subs	r3, r2, r3
    6860:	930c      	str	r3, [sp, #48]	; 0x30
    6862:	9b08      	ldr	r3, [sp, #32]
    6864:	2b00      	cmp	r3, #0
    6866:	dd20      	ble.n	68aa <_dtoa_r+0x7d6>
    6868:	9b10      	ldr	r3, [sp, #64]	; 0x40
    686a:	2b00      	cmp	r3, #0
    686c:	d017      	beq.n	689e <_dtoa_r+0x7ca>
    686e:	2d00      	cmp	r5, #0
    6870:	d011      	beq.n	6896 <_dtoa_r+0x7c2>
    6872:	0031      	movs	r1, r6
    6874:	002a      	movs	r2, r5
    6876:	9804      	ldr	r0, [sp, #16]
    6878:	f000 fd62 	bl	7340 <__pow5mult>
    687c:	9a05      	ldr	r2, [sp, #20]
    687e:	0001      	movs	r1, r0
    6880:	0006      	movs	r6, r0
    6882:	9804      	ldr	r0, [sp, #16]
    6884:	f000 fcd2 	bl	722c <__multiply>
    6888:	9905      	ldr	r1, [sp, #20]
    688a:	900e      	str	r0, [sp, #56]	; 0x38
    688c:	9804      	ldr	r0, [sp, #16]
    688e:	f000 fc24 	bl	70da <_Bfree>
    6892:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6894:	9305      	str	r3, [sp, #20]
    6896:	9b08      	ldr	r3, [sp, #32]
    6898:	1b5a      	subs	r2, r3, r5
    689a:	d006      	beq.n	68aa <_dtoa_r+0x7d6>
    689c:	e000      	b.n	68a0 <_dtoa_r+0x7cc>
    689e:	9a08      	ldr	r2, [sp, #32]
    68a0:	9905      	ldr	r1, [sp, #20]
    68a2:	9804      	ldr	r0, [sp, #16]
    68a4:	f000 fd4c 	bl	7340 <__pow5mult>
    68a8:	9005      	str	r0, [sp, #20]
    68aa:	2101      	movs	r1, #1
    68ac:	9804      	ldr	r0, [sp, #16]
    68ae:	f000 fcb4 	bl	721a <__i2b>
    68b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    68b4:	9008      	str	r0, [sp, #32]
    68b6:	2b00      	cmp	r3, #0
    68b8:	d100      	bne.n	68bc <_dtoa_r+0x7e8>
    68ba:	e1c0      	b.n	6c3e <_dtoa_r+0xb6a>
    68bc:	001a      	movs	r2, r3
    68be:	0001      	movs	r1, r0
    68c0:	9804      	ldr	r0, [sp, #16]
    68c2:	f000 fd3d 	bl	7340 <__pow5mult>
    68c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
    68c8:	9008      	str	r0, [sp, #32]
    68ca:	2b01      	cmp	r3, #1
    68cc:	dc17      	bgt.n	68fe <_dtoa_r+0x82a>
    68ce:	2500      	movs	r5, #0
    68d0:	9b06      	ldr	r3, [sp, #24]
    68d2:	42ab      	cmp	r3, r5
    68d4:	d10e      	bne.n	68f4 <_dtoa_r+0x820>
    68d6:	9b07      	ldr	r3, [sp, #28]
    68d8:	031b      	lsls	r3, r3, #12
    68da:	42ab      	cmp	r3, r5
    68dc:	d10a      	bne.n	68f4 <_dtoa_r+0x820>
    68de:	9b19      	ldr	r3, [sp, #100]	; 0x64
    68e0:	9a07      	ldr	r2, [sp, #28]
    68e2:	4213      	tst	r3, r2
    68e4:	d006      	beq.n	68f4 <_dtoa_r+0x820>
    68e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    68e8:	3501      	adds	r5, #1
    68ea:	3301      	adds	r3, #1
    68ec:	930b      	str	r3, [sp, #44]	; 0x2c
    68ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    68f0:	3301      	adds	r3, #1
    68f2:	930c      	str	r3, [sp, #48]	; 0x30
    68f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    68f6:	2001      	movs	r0, #1
    68f8:	2b00      	cmp	r3, #0
    68fa:	d00d      	beq.n	6918 <_dtoa_r+0x844>
    68fc:	e000      	b.n	6900 <_dtoa_r+0x82c>
    68fe:	2500      	movs	r5, #0
    6900:	9b08      	ldr	r3, [sp, #32]
    6902:	9a08      	ldr	r2, [sp, #32]
    6904:	691b      	ldr	r3, [r3, #16]
    6906:	930e      	str	r3, [sp, #56]	; 0x38
    6908:	3303      	adds	r3, #3
    690a:	009b      	lsls	r3, r3, #2
    690c:	18d3      	adds	r3, r2, r3
    690e:	6858      	ldr	r0, [r3, #4]
    6910:	f000 fc39 	bl	7186 <__hi0bits>
    6914:	2320      	movs	r3, #32
    6916:	1a18      	subs	r0, r3, r0
    6918:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    691a:	18c0      	adds	r0, r0, r3
    691c:	231f      	movs	r3, #31
    691e:	4018      	ands	r0, r3
    6920:	d009      	beq.n	6936 <_dtoa_r+0x862>
    6922:	3301      	adds	r3, #1
    6924:	1a1b      	subs	r3, r3, r0
    6926:	2b04      	cmp	r3, #4
    6928:	dd02      	ble.n	6930 <_dtoa_r+0x85c>
    692a:	231c      	movs	r3, #28
    692c:	1a18      	subs	r0, r3, r0
    692e:	e003      	b.n	6938 <_dtoa_r+0x864>
    6930:	2b04      	cmp	r3, #4
    6932:	d008      	beq.n	6946 <_dtoa_r+0x872>
    6934:	0018      	movs	r0, r3
    6936:	301c      	adds	r0, #28
    6938:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    693a:	1824      	adds	r4, r4, r0
    693c:	181b      	adds	r3, r3, r0
    693e:	930b      	str	r3, [sp, #44]	; 0x2c
    6940:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6942:	181b      	adds	r3, r3, r0
    6944:	930c      	str	r3, [sp, #48]	; 0x30
    6946:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6948:	2b00      	cmp	r3, #0
    694a:	dd05      	ble.n	6958 <_dtoa_r+0x884>
    694c:	001a      	movs	r2, r3
    694e:	9905      	ldr	r1, [sp, #20]
    6950:	9804      	ldr	r0, [sp, #16]
    6952:	f000 fd49 	bl	73e8 <__lshift>
    6956:	9005      	str	r0, [sp, #20]
    6958:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    695a:	2b00      	cmp	r3, #0
    695c:	dd05      	ble.n	696a <_dtoa_r+0x896>
    695e:	001a      	movs	r2, r3
    6960:	9908      	ldr	r1, [sp, #32]
    6962:	9804      	ldr	r0, [sp, #16]
    6964:	f000 fd40 	bl	73e8 <__lshift>
    6968:	9008      	str	r0, [sp, #32]
    696a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    696c:	2b00      	cmp	r3, #0
    696e:	d01d      	beq.n	69ac <_dtoa_r+0x8d8>
    6970:	9908      	ldr	r1, [sp, #32]
    6972:	9805      	ldr	r0, [sp, #20]
    6974:	f000 fd8a 	bl	748c <__mcmp>
    6978:	2800      	cmp	r0, #0
    697a:	da17      	bge.n	69ac <_dtoa_r+0x8d8>
    697c:	9b03      	ldr	r3, [sp, #12]
    697e:	220a      	movs	r2, #10
    6980:	3b01      	subs	r3, #1
    6982:	9303      	str	r3, [sp, #12]
    6984:	9905      	ldr	r1, [sp, #20]
    6986:	2300      	movs	r3, #0
    6988:	9804      	ldr	r0, [sp, #16]
    698a:	f000 fbbf 	bl	710c <__multadd>
    698e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6990:	9005      	str	r0, [sp, #20]
    6992:	2b00      	cmp	r3, #0
    6994:	d100      	bne.n	6998 <_dtoa_r+0x8c4>
    6996:	e159      	b.n	6c4c <_dtoa_r+0xb78>
    6998:	0031      	movs	r1, r6
    699a:	2300      	movs	r3, #0
    699c:	220a      	movs	r2, #10
    699e:	9804      	ldr	r0, [sp, #16]
    69a0:	f000 fbb4 	bl	710c <__multadd>
    69a4:	0006      	movs	r6, r0
    69a6:	2f00      	cmp	r7, #0
    69a8:	dc37      	bgt.n	6a1a <_dtoa_r+0x946>
    69aa:	e033      	b.n	6a14 <_dtoa_r+0x940>
    69ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    69ae:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    69b0:	2b00      	cmp	r3, #0
    69b2:	dc2a      	bgt.n	6a0a <_dtoa_r+0x936>
    69b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
    69b6:	2b02      	cmp	r3, #2
    69b8:	dd27      	ble.n	6a0a <_dtoa_r+0x936>
    69ba:	2f00      	cmp	r7, #0
    69bc:	d112      	bne.n	69e4 <_dtoa_r+0x910>
    69be:	9908      	ldr	r1, [sp, #32]
    69c0:	003b      	movs	r3, r7
    69c2:	2205      	movs	r2, #5
    69c4:	9804      	ldr	r0, [sp, #16]
    69c6:	f000 fba1 	bl	710c <__multadd>
    69ca:	9008      	str	r0, [sp, #32]
    69cc:	0001      	movs	r1, r0
    69ce:	9805      	ldr	r0, [sp, #20]
    69d0:	f000 fd5c 	bl	748c <__mcmp>
    69d4:	2800      	cmp	r0, #0
    69d6:	dc0d      	bgt.n	69f4 <_dtoa_r+0x920>
    69d8:	e004      	b.n	69e4 <_dtoa_r+0x910>
    69da:	9608      	str	r6, [sp, #32]
    69dc:	e002      	b.n	69e4 <_dtoa_r+0x910>
    69de:	2300      	movs	r3, #0
    69e0:	001e      	movs	r6, r3
    69e2:	9308      	str	r3, [sp, #32]
    69e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    69e6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    69e8:	43db      	mvns	r3, r3
    69ea:	9303      	str	r3, [sp, #12]
    69ec:	e00a      	b.n	6a04 <_dtoa_r+0x930>
    69ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    69f0:	9608      	str	r6, [sp, #32]
    69f2:	9303      	str	r3, [sp, #12]
    69f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    69f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    69f8:	1c5d      	adds	r5, r3, #1
    69fa:	2331      	movs	r3, #49	; 0x31
    69fc:	7013      	strb	r3, [r2, #0]
    69fe:	9b03      	ldr	r3, [sp, #12]
    6a00:	3301      	adds	r3, #1
    6a02:	9303      	str	r3, [sp, #12]
    6a04:	960a      	str	r6, [sp, #40]	; 0x28
    6a06:	2600      	movs	r6, #0
    6a08:	e0f3      	b.n	6bf2 <_dtoa_r+0xb1e>
    6a0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6a0c:	2b00      	cmp	r3, #0
    6a0e:	d104      	bne.n	6a1a <_dtoa_r+0x946>
    6a10:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6a12:	e0b5      	b.n	6b80 <_dtoa_r+0xaac>
    6a14:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6a16:	2b02      	cmp	r3, #2
    6a18:	dccf      	bgt.n	69ba <_dtoa_r+0x8e6>
    6a1a:	2c00      	cmp	r4, #0
    6a1c:	dd05      	ble.n	6a2a <_dtoa_r+0x956>
    6a1e:	0031      	movs	r1, r6
    6a20:	0022      	movs	r2, r4
    6a22:	9804      	ldr	r0, [sp, #16]
    6a24:	f000 fce0 	bl	73e8 <__lshift>
    6a28:	0006      	movs	r6, r0
    6a2a:	960a      	str	r6, [sp, #40]	; 0x28
    6a2c:	2d00      	cmp	r5, #0
    6a2e:	d012      	beq.n	6a56 <_dtoa_r+0x982>
    6a30:	6871      	ldr	r1, [r6, #4]
    6a32:	9804      	ldr	r0, [sp, #16]
    6a34:	f000 fb19 	bl	706a <_Balloc>
    6a38:	0031      	movs	r1, r6
    6a3a:	0004      	movs	r4, r0
    6a3c:	6933      	ldr	r3, [r6, #16]
    6a3e:	310c      	adds	r1, #12
    6a40:	1c9a      	adds	r2, r3, #2
    6a42:	0092      	lsls	r2, r2, #2
    6a44:	300c      	adds	r0, #12
    6a46:	f7fe fbd1 	bl	51ec <memcpy>
    6a4a:	2201      	movs	r2, #1
    6a4c:	0021      	movs	r1, r4
    6a4e:	9804      	ldr	r0, [sp, #16]
    6a50:	f000 fcca 	bl	73e8 <__lshift>
    6a54:	900a      	str	r0, [sp, #40]	; 0x28
    6a56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6a58:	1e7d      	subs	r5, r7, #1
    6a5a:	930b      	str	r3, [sp, #44]	; 0x2c
    6a5c:	195b      	adds	r3, r3, r5
    6a5e:	930e      	str	r3, [sp, #56]	; 0x38
    6a60:	9908      	ldr	r1, [sp, #32]
    6a62:	9805      	ldr	r0, [sp, #20]
    6a64:	f7ff fab0 	bl	5fc8 <quorem>
    6a68:	0031      	movs	r1, r6
    6a6a:	9010      	str	r0, [sp, #64]	; 0x40
    6a6c:	0004      	movs	r4, r0
    6a6e:	9805      	ldr	r0, [sp, #20]
    6a70:	f000 fd0c 	bl	748c <__mcmp>
    6a74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6a76:	0005      	movs	r5, r0
    6a78:	9908      	ldr	r1, [sp, #32]
    6a7a:	9804      	ldr	r0, [sp, #16]
    6a7c:	f000 fd21 	bl	74c2 <__mdiff>
    6a80:	2301      	movs	r3, #1
    6a82:	930c      	str	r3, [sp, #48]	; 0x30
    6a84:	68c3      	ldr	r3, [r0, #12]
    6a86:	3430      	adds	r4, #48	; 0x30
    6a88:	0007      	movs	r7, r0
    6a8a:	2b00      	cmp	r3, #0
    6a8c:	d104      	bne.n	6a98 <_dtoa_r+0x9c4>
    6a8e:	0001      	movs	r1, r0
    6a90:	9805      	ldr	r0, [sp, #20]
    6a92:	f000 fcfb 	bl	748c <__mcmp>
    6a96:	900c      	str	r0, [sp, #48]	; 0x30
    6a98:	0039      	movs	r1, r7
    6a9a:	9804      	ldr	r0, [sp, #16]
    6a9c:	f000 fb1d 	bl	70da <_Bfree>
    6aa0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6aa2:	9a22      	ldr	r2, [sp, #136]	; 0x88
    6aa4:	4313      	orrs	r3, r2
    6aa6:	d108      	bne.n	6aba <_dtoa_r+0x9e6>
    6aa8:	9a06      	ldr	r2, [sp, #24]
    6aaa:	3301      	adds	r3, #1
    6aac:	4213      	tst	r3, r2
    6aae:	d104      	bne.n	6aba <_dtoa_r+0x9e6>
    6ab0:	2c39      	cmp	r4, #57	; 0x39
    6ab2:	d02a      	beq.n	6b0a <_dtoa_r+0xa36>
    6ab4:	2d00      	cmp	r5, #0
    6ab6:	dc1c      	bgt.n	6af2 <_dtoa_r+0xa1e>
    6ab8:	e01d      	b.n	6af6 <_dtoa_r+0xa22>
    6aba:	2d00      	cmp	r5, #0
    6abc:	db06      	blt.n	6acc <_dtoa_r+0x9f8>
    6abe:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6ac0:	431d      	orrs	r5, r3
    6ac2:	d11b      	bne.n	6afc <_dtoa_r+0xa28>
    6ac4:	2301      	movs	r3, #1
    6ac6:	9a06      	ldr	r2, [sp, #24]
    6ac8:	4213      	tst	r3, r2
    6aca:	d117      	bne.n	6afc <_dtoa_r+0xa28>
    6acc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6ace:	2b00      	cmp	r3, #0
    6ad0:	dd11      	ble.n	6af6 <_dtoa_r+0xa22>
    6ad2:	9905      	ldr	r1, [sp, #20]
    6ad4:	2201      	movs	r2, #1
    6ad6:	9804      	ldr	r0, [sp, #16]
    6ad8:	f000 fc86 	bl	73e8 <__lshift>
    6adc:	9908      	ldr	r1, [sp, #32]
    6ade:	9005      	str	r0, [sp, #20]
    6ae0:	f000 fcd4 	bl	748c <__mcmp>
    6ae4:	2800      	cmp	r0, #0
    6ae6:	dc02      	bgt.n	6aee <_dtoa_r+0xa1a>
    6ae8:	d105      	bne.n	6af6 <_dtoa_r+0xa22>
    6aea:	07e3      	lsls	r3, r4, #31
    6aec:	d503      	bpl.n	6af6 <_dtoa_r+0xa22>
    6aee:	2c39      	cmp	r4, #57	; 0x39
    6af0:	d00b      	beq.n	6b0a <_dtoa_r+0xa36>
    6af2:	9c10      	ldr	r4, [sp, #64]	; 0x40
    6af4:	3431      	adds	r4, #49	; 0x31
    6af6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6af8:	1c5d      	adds	r5, r3, #1
    6afa:	e00f      	b.n	6b1c <_dtoa_r+0xa48>
    6afc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6afe:	1c5f      	adds	r7, r3, #1
    6b00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6b02:	2b00      	cmp	r3, #0
    6b04:	dd0c      	ble.n	6b20 <_dtoa_r+0xa4c>
    6b06:	2c39      	cmp	r4, #57	; 0x39
    6b08:	d105      	bne.n	6b16 <_dtoa_r+0xa42>
    6b0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6b0c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6b0e:	1c5d      	adds	r5, r3, #1
    6b10:	2339      	movs	r3, #57	; 0x39
    6b12:	7013      	strb	r3, [r2, #0]
    6b14:	e057      	b.n	6bc6 <_dtoa_r+0xaf2>
    6b16:	003d      	movs	r5, r7
    6b18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6b1a:	3401      	adds	r4, #1
    6b1c:	701c      	strb	r4, [r3, #0]
    6b1e:	e068      	b.n	6bf2 <_dtoa_r+0xb1e>
    6b20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6b22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6b24:	003d      	movs	r5, r7
    6b26:	701c      	strb	r4, [r3, #0]
    6b28:	4293      	cmp	r3, r2
    6b2a:	d03c      	beq.n	6ba6 <_dtoa_r+0xad2>
    6b2c:	2300      	movs	r3, #0
    6b2e:	220a      	movs	r2, #10
    6b30:	9905      	ldr	r1, [sp, #20]
    6b32:	9804      	ldr	r0, [sp, #16]
    6b34:	f000 faea 	bl	710c <__multadd>
    6b38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6b3a:	9005      	str	r0, [sp, #20]
    6b3c:	429e      	cmp	r6, r3
    6b3e:	d108      	bne.n	6b52 <_dtoa_r+0xa7e>
    6b40:	0031      	movs	r1, r6
    6b42:	2300      	movs	r3, #0
    6b44:	220a      	movs	r2, #10
    6b46:	9804      	ldr	r0, [sp, #16]
    6b48:	f000 fae0 	bl	710c <__multadd>
    6b4c:	0006      	movs	r6, r0
    6b4e:	900a      	str	r0, [sp, #40]	; 0x28
    6b50:	e00d      	b.n	6b6e <_dtoa_r+0xa9a>
    6b52:	0031      	movs	r1, r6
    6b54:	2300      	movs	r3, #0
    6b56:	220a      	movs	r2, #10
    6b58:	9804      	ldr	r0, [sp, #16]
    6b5a:	f000 fad7 	bl	710c <__multadd>
    6b5e:	2300      	movs	r3, #0
    6b60:	0006      	movs	r6, r0
    6b62:	220a      	movs	r2, #10
    6b64:	990a      	ldr	r1, [sp, #40]	; 0x28
    6b66:	9804      	ldr	r0, [sp, #16]
    6b68:	f000 fad0 	bl	710c <__multadd>
    6b6c:	900a      	str	r0, [sp, #40]	; 0x28
    6b6e:	970b      	str	r7, [sp, #44]	; 0x2c
    6b70:	e776      	b.n	6a60 <_dtoa_r+0x98c>
    6b72:	2300      	movs	r3, #0
    6b74:	220a      	movs	r2, #10
    6b76:	9905      	ldr	r1, [sp, #20]
    6b78:	9804      	ldr	r0, [sp, #16]
    6b7a:	f000 fac7 	bl	710c <__multadd>
    6b7e:	9005      	str	r0, [sp, #20]
    6b80:	9908      	ldr	r1, [sp, #32]
    6b82:	9805      	ldr	r0, [sp, #20]
    6b84:	f7ff fa20 	bl	5fc8 <quorem>
    6b88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6b8a:	3030      	adds	r0, #48	; 0x30
    6b8c:	7028      	strb	r0, [r5, #0]
    6b8e:	3501      	adds	r5, #1
    6b90:	0004      	movs	r4, r0
    6b92:	1aeb      	subs	r3, r5, r3
    6b94:	42bb      	cmp	r3, r7
    6b96:	dbec      	blt.n	6b72 <_dtoa_r+0xa9e>
    6b98:	1e3d      	subs	r5, r7, #0
    6b9a:	dc00      	bgt.n	6b9e <_dtoa_r+0xaca>
    6b9c:	2501      	movs	r5, #1
    6b9e:	960a      	str	r6, [sp, #40]	; 0x28
    6ba0:	2600      	movs	r6, #0
    6ba2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6ba4:	195d      	adds	r5, r3, r5
    6ba6:	9905      	ldr	r1, [sp, #20]
    6ba8:	2201      	movs	r2, #1
    6baa:	9804      	ldr	r0, [sp, #16]
    6bac:	f000 fc1c 	bl	73e8 <__lshift>
    6bb0:	9908      	ldr	r1, [sp, #32]
    6bb2:	9005      	str	r0, [sp, #20]
    6bb4:	f000 fc6a 	bl	748c <__mcmp>
    6bb8:	2800      	cmp	r0, #0
    6bba:	dc04      	bgt.n	6bc6 <_dtoa_r+0xaf2>
    6bbc:	d113      	bne.n	6be6 <_dtoa_r+0xb12>
    6bbe:	07e3      	lsls	r3, r4, #31
    6bc0:	d401      	bmi.n	6bc6 <_dtoa_r+0xaf2>
    6bc2:	e010      	b.n	6be6 <_dtoa_r+0xb12>
    6bc4:	001d      	movs	r5, r3
    6bc6:	1e6b      	subs	r3, r5, #1
    6bc8:	781a      	ldrb	r2, [r3, #0]
    6bca:	2a39      	cmp	r2, #57	; 0x39
    6bcc:	d108      	bne.n	6be0 <_dtoa_r+0xb0c>
    6bce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6bd0:	429a      	cmp	r2, r3
    6bd2:	d1f7      	bne.n	6bc4 <_dtoa_r+0xaf0>
    6bd4:	9b03      	ldr	r3, [sp, #12]
    6bd6:	3301      	adds	r3, #1
    6bd8:	9303      	str	r3, [sp, #12]
    6bda:	2331      	movs	r3, #49	; 0x31
    6bdc:	7013      	strb	r3, [r2, #0]
    6bde:	e008      	b.n	6bf2 <_dtoa_r+0xb1e>
    6be0:	3201      	adds	r2, #1
    6be2:	701a      	strb	r2, [r3, #0]
    6be4:	e005      	b.n	6bf2 <_dtoa_r+0xb1e>
    6be6:	1e6b      	subs	r3, r5, #1
    6be8:	781a      	ldrb	r2, [r3, #0]
    6bea:	2a30      	cmp	r2, #48	; 0x30
    6bec:	d101      	bne.n	6bf2 <_dtoa_r+0xb1e>
    6bee:	001d      	movs	r5, r3
    6bf0:	e7f9      	b.n	6be6 <_dtoa_r+0xb12>
    6bf2:	9908      	ldr	r1, [sp, #32]
    6bf4:	9804      	ldr	r0, [sp, #16]
    6bf6:	f000 fa70 	bl	70da <_Bfree>
    6bfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6bfc:	2b00      	cmp	r3, #0
    6bfe:	d00e      	beq.n	6c1e <_dtoa_r+0xb4a>
    6c00:	2e00      	cmp	r6, #0
    6c02:	d005      	beq.n	6c10 <_dtoa_r+0xb3c>
    6c04:	429e      	cmp	r6, r3
    6c06:	d003      	beq.n	6c10 <_dtoa_r+0xb3c>
    6c08:	0031      	movs	r1, r6
    6c0a:	9804      	ldr	r0, [sp, #16]
    6c0c:	f000 fa65 	bl	70da <_Bfree>
    6c10:	990a      	ldr	r1, [sp, #40]	; 0x28
    6c12:	9804      	ldr	r0, [sp, #16]
    6c14:	f000 fa61 	bl	70da <_Bfree>
    6c18:	e001      	b.n	6c1e <_dtoa_r+0xb4a>
    6c1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6c1c:	9303      	str	r3, [sp, #12]
    6c1e:	9804      	ldr	r0, [sp, #16]
    6c20:	9905      	ldr	r1, [sp, #20]
    6c22:	f000 fa5a 	bl	70da <_Bfree>
    6c26:	2300      	movs	r3, #0
    6c28:	702b      	strb	r3, [r5, #0]
    6c2a:	9b03      	ldr	r3, [sp, #12]
    6c2c:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6c2e:	3301      	adds	r3, #1
    6c30:	6013      	str	r3, [r2, #0]
    6c32:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6c34:	980d      	ldr	r0, [sp, #52]	; 0x34
    6c36:	2b00      	cmp	r3, #0
    6c38:	d010      	beq.n	6c5c <_dtoa_r+0xb88>
    6c3a:	601d      	str	r5, [r3, #0]
    6c3c:	e00e      	b.n	6c5c <_dtoa_r+0xb88>
    6c3e:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6c40:	2b01      	cmp	r3, #1
    6c42:	dc00      	bgt.n	6c46 <_dtoa_r+0xb72>
    6c44:	e643      	b.n	68ce <_dtoa_r+0x7fa>
    6c46:	9d11      	ldr	r5, [sp, #68]	; 0x44
    6c48:	2001      	movs	r0, #1
    6c4a:	e665      	b.n	6918 <_dtoa_r+0x844>
    6c4c:	2f00      	cmp	r7, #0
    6c4e:	dd00      	ble.n	6c52 <_dtoa_r+0xb7e>
    6c50:	e6de      	b.n	6a10 <_dtoa_r+0x93c>
    6c52:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6c54:	2b02      	cmp	r3, #2
    6c56:	dc00      	bgt.n	6c5a <_dtoa_r+0xb86>
    6c58:	e6da      	b.n	6a10 <_dtoa_r+0x93c>
    6c5a:	e6ae      	b.n	69ba <_dtoa_r+0x8e6>
    6c5c:	b01d      	add	sp, #116	; 0x74
    6c5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006c60 <__sflush_r>:
    6c60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6c62:	898a      	ldrh	r2, [r1, #12]
    6c64:	0005      	movs	r5, r0
    6c66:	000c      	movs	r4, r1
    6c68:	0713      	lsls	r3, r2, #28
    6c6a:	d45a      	bmi.n	6d22 <__sflush_r+0xc2>
    6c6c:	684b      	ldr	r3, [r1, #4]
    6c6e:	2b00      	cmp	r3, #0
    6c70:	dc02      	bgt.n	6c78 <__sflush_r+0x18>
    6c72:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    6c74:	2b00      	cmp	r3, #0
    6c76:	dd19      	ble.n	6cac <__sflush_r+0x4c>
    6c78:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6c7a:	2f00      	cmp	r7, #0
    6c7c:	d016      	beq.n	6cac <__sflush_r+0x4c>
    6c7e:	2300      	movs	r3, #0
    6c80:	682e      	ldr	r6, [r5, #0]
    6c82:	602b      	str	r3, [r5, #0]
    6c84:	2380      	movs	r3, #128	; 0x80
    6c86:	015b      	lsls	r3, r3, #5
    6c88:	401a      	ands	r2, r3
    6c8a:	d001      	beq.n	6c90 <__sflush_r+0x30>
    6c8c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    6c8e:	e014      	b.n	6cba <__sflush_r+0x5a>
    6c90:	2301      	movs	r3, #1
    6c92:	6a21      	ldr	r1, [r4, #32]
    6c94:	0028      	movs	r0, r5
    6c96:	47b8      	blx	r7
    6c98:	1c43      	adds	r3, r0, #1
    6c9a:	d10e      	bne.n	6cba <__sflush_r+0x5a>
    6c9c:	682b      	ldr	r3, [r5, #0]
    6c9e:	2b00      	cmp	r3, #0
    6ca0:	d00b      	beq.n	6cba <__sflush_r+0x5a>
    6ca2:	2b1d      	cmp	r3, #29
    6ca4:	d001      	beq.n	6caa <__sflush_r+0x4a>
    6ca6:	2b16      	cmp	r3, #22
    6ca8:	d102      	bne.n	6cb0 <__sflush_r+0x50>
    6caa:	602e      	str	r6, [r5, #0]
    6cac:	2000      	movs	r0, #0
    6cae:	e05a      	b.n	6d66 <__sflush_r+0x106>
    6cb0:	2240      	movs	r2, #64	; 0x40
    6cb2:	89a3      	ldrh	r3, [r4, #12]
    6cb4:	4313      	orrs	r3, r2
    6cb6:	81a3      	strh	r3, [r4, #12]
    6cb8:	e055      	b.n	6d66 <__sflush_r+0x106>
    6cba:	89a3      	ldrh	r3, [r4, #12]
    6cbc:	075b      	lsls	r3, r3, #29
    6cbe:	d506      	bpl.n	6cce <__sflush_r+0x6e>
    6cc0:	6863      	ldr	r3, [r4, #4]
    6cc2:	1ac0      	subs	r0, r0, r3
    6cc4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    6cc6:	2b00      	cmp	r3, #0
    6cc8:	d001      	beq.n	6cce <__sflush_r+0x6e>
    6cca:	6c23      	ldr	r3, [r4, #64]	; 0x40
    6ccc:	1ac0      	subs	r0, r0, r3
    6cce:	2300      	movs	r3, #0
    6cd0:	0002      	movs	r2, r0
    6cd2:	6a21      	ldr	r1, [r4, #32]
    6cd4:	0028      	movs	r0, r5
    6cd6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6cd8:	47b8      	blx	r7
    6cda:	89a3      	ldrh	r3, [r4, #12]
    6cdc:	1c42      	adds	r2, r0, #1
    6cde:	d106      	bne.n	6cee <__sflush_r+0x8e>
    6ce0:	6829      	ldr	r1, [r5, #0]
    6ce2:	291d      	cmp	r1, #29
    6ce4:	d83a      	bhi.n	6d5c <__sflush_r+0xfc>
    6ce6:	4a20      	ldr	r2, [pc, #128]	; (6d68 <__sflush_r+0x108>)
    6ce8:	40ca      	lsrs	r2, r1
    6cea:	07d2      	lsls	r2, r2, #31
    6cec:	d536      	bpl.n	6d5c <__sflush_r+0xfc>
    6cee:	2200      	movs	r2, #0
    6cf0:	6062      	str	r2, [r4, #4]
    6cf2:	6922      	ldr	r2, [r4, #16]
    6cf4:	6022      	str	r2, [r4, #0]
    6cf6:	04db      	lsls	r3, r3, #19
    6cf8:	d505      	bpl.n	6d06 <__sflush_r+0xa6>
    6cfa:	1c43      	adds	r3, r0, #1
    6cfc:	d102      	bne.n	6d04 <__sflush_r+0xa4>
    6cfe:	682b      	ldr	r3, [r5, #0]
    6d00:	2b00      	cmp	r3, #0
    6d02:	d100      	bne.n	6d06 <__sflush_r+0xa6>
    6d04:	6560      	str	r0, [r4, #84]	; 0x54
    6d06:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6d08:	602e      	str	r6, [r5, #0]
    6d0a:	2900      	cmp	r1, #0
    6d0c:	d0ce      	beq.n	6cac <__sflush_r+0x4c>
    6d0e:	0023      	movs	r3, r4
    6d10:	3344      	adds	r3, #68	; 0x44
    6d12:	4299      	cmp	r1, r3
    6d14:	d002      	beq.n	6d1c <__sflush_r+0xbc>
    6d16:	0028      	movs	r0, r5
    6d18:	f000 fca0 	bl	765c <_free_r>
    6d1c:	2000      	movs	r0, #0
    6d1e:	6360      	str	r0, [r4, #52]	; 0x34
    6d20:	e021      	b.n	6d66 <__sflush_r+0x106>
    6d22:	690f      	ldr	r7, [r1, #16]
    6d24:	2f00      	cmp	r7, #0
    6d26:	d0c1      	beq.n	6cac <__sflush_r+0x4c>
    6d28:	680b      	ldr	r3, [r1, #0]
    6d2a:	600f      	str	r7, [r1, #0]
    6d2c:	1bdb      	subs	r3, r3, r7
    6d2e:	9301      	str	r3, [sp, #4]
    6d30:	2300      	movs	r3, #0
    6d32:	0792      	lsls	r2, r2, #30
    6d34:	d100      	bne.n	6d38 <__sflush_r+0xd8>
    6d36:	694b      	ldr	r3, [r1, #20]
    6d38:	60a3      	str	r3, [r4, #8]
    6d3a:	e003      	b.n	6d44 <__sflush_r+0xe4>
    6d3c:	9b01      	ldr	r3, [sp, #4]
    6d3e:	183f      	adds	r7, r7, r0
    6d40:	1a1b      	subs	r3, r3, r0
    6d42:	9301      	str	r3, [sp, #4]
    6d44:	9b01      	ldr	r3, [sp, #4]
    6d46:	2b00      	cmp	r3, #0
    6d48:	ddb0      	ble.n	6cac <__sflush_r+0x4c>
    6d4a:	9b01      	ldr	r3, [sp, #4]
    6d4c:	003a      	movs	r2, r7
    6d4e:	6a21      	ldr	r1, [r4, #32]
    6d50:	0028      	movs	r0, r5
    6d52:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    6d54:	47b0      	blx	r6
    6d56:	2800      	cmp	r0, #0
    6d58:	dcf0      	bgt.n	6d3c <__sflush_r+0xdc>
    6d5a:	89a3      	ldrh	r3, [r4, #12]
    6d5c:	2240      	movs	r2, #64	; 0x40
    6d5e:	2001      	movs	r0, #1
    6d60:	4313      	orrs	r3, r2
    6d62:	81a3      	strh	r3, [r4, #12]
    6d64:	4240      	negs	r0, r0
    6d66:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6d68:	20400001 	.word	0x20400001

00006d6c <_fflush_r>:
    6d6c:	690b      	ldr	r3, [r1, #16]
    6d6e:	b570      	push	{r4, r5, r6, lr}
    6d70:	0005      	movs	r5, r0
    6d72:	000c      	movs	r4, r1
    6d74:	2b00      	cmp	r3, #0
    6d76:	d101      	bne.n	6d7c <_fflush_r+0x10>
    6d78:	2000      	movs	r0, #0
    6d7a:	e01c      	b.n	6db6 <_fflush_r+0x4a>
    6d7c:	2800      	cmp	r0, #0
    6d7e:	d004      	beq.n	6d8a <_fflush_r+0x1e>
    6d80:	6983      	ldr	r3, [r0, #24]
    6d82:	2b00      	cmp	r3, #0
    6d84:	d101      	bne.n	6d8a <_fflush_r+0x1e>
    6d86:	f000 f85f 	bl	6e48 <__sinit>
    6d8a:	4b0b      	ldr	r3, [pc, #44]	; (6db8 <_fflush_r+0x4c>)
    6d8c:	429c      	cmp	r4, r3
    6d8e:	d101      	bne.n	6d94 <_fflush_r+0x28>
    6d90:	686c      	ldr	r4, [r5, #4]
    6d92:	e008      	b.n	6da6 <_fflush_r+0x3a>
    6d94:	4b09      	ldr	r3, [pc, #36]	; (6dbc <_fflush_r+0x50>)
    6d96:	429c      	cmp	r4, r3
    6d98:	d101      	bne.n	6d9e <_fflush_r+0x32>
    6d9a:	68ac      	ldr	r4, [r5, #8]
    6d9c:	e003      	b.n	6da6 <_fflush_r+0x3a>
    6d9e:	4b08      	ldr	r3, [pc, #32]	; (6dc0 <_fflush_r+0x54>)
    6da0:	429c      	cmp	r4, r3
    6da2:	d100      	bne.n	6da6 <_fflush_r+0x3a>
    6da4:	68ec      	ldr	r4, [r5, #12]
    6da6:	220c      	movs	r2, #12
    6da8:	5ea3      	ldrsh	r3, [r4, r2]
    6daa:	2b00      	cmp	r3, #0
    6dac:	d0e4      	beq.n	6d78 <_fflush_r+0xc>
    6dae:	0021      	movs	r1, r4
    6db0:	0028      	movs	r0, r5
    6db2:	f7ff ff55 	bl	6c60 <__sflush_r>
    6db6:	bd70      	pop	{r4, r5, r6, pc}
    6db8:	0000a904 	.word	0x0000a904
    6dbc:	0000a924 	.word	0x0000a924
    6dc0:	0000a944 	.word	0x0000a944

00006dc4 <_cleanup_r>:
    6dc4:	b510      	push	{r4, lr}
    6dc6:	4902      	ldr	r1, [pc, #8]	; (6dd0 <_cleanup_r+0xc>)
    6dc8:	f000 f8b0 	bl	6f2c <_fwalk_reent>
    6dcc:	bd10      	pop	{r4, pc}
    6dce:	46c0      	nop			; (mov r8, r8)
    6dd0:	00006d6d 	.word	0x00006d6d

00006dd4 <std.isra.0>:
    6dd4:	2300      	movs	r3, #0
    6dd6:	b510      	push	{r4, lr}
    6dd8:	0004      	movs	r4, r0
    6dda:	6003      	str	r3, [r0, #0]
    6ddc:	6043      	str	r3, [r0, #4]
    6dde:	6083      	str	r3, [r0, #8]
    6de0:	8181      	strh	r1, [r0, #12]
    6de2:	6643      	str	r3, [r0, #100]	; 0x64
    6de4:	81c2      	strh	r2, [r0, #14]
    6de6:	6103      	str	r3, [r0, #16]
    6de8:	6143      	str	r3, [r0, #20]
    6dea:	6183      	str	r3, [r0, #24]
    6dec:	0019      	movs	r1, r3
    6dee:	2208      	movs	r2, #8
    6df0:	305c      	adds	r0, #92	; 0x5c
    6df2:	f7fe fa04 	bl	51fe <memset>
    6df6:	4b05      	ldr	r3, [pc, #20]	; (6e0c <std.isra.0+0x38>)
    6df8:	6224      	str	r4, [r4, #32]
    6dfa:	6263      	str	r3, [r4, #36]	; 0x24
    6dfc:	4b04      	ldr	r3, [pc, #16]	; (6e10 <std.isra.0+0x3c>)
    6dfe:	62a3      	str	r3, [r4, #40]	; 0x28
    6e00:	4b04      	ldr	r3, [pc, #16]	; (6e14 <std.isra.0+0x40>)
    6e02:	62e3      	str	r3, [r4, #44]	; 0x2c
    6e04:	4b04      	ldr	r3, [pc, #16]	; (6e18 <std.isra.0+0x44>)
    6e06:	6323      	str	r3, [r4, #48]	; 0x30
    6e08:	bd10      	pop	{r4, pc}
    6e0a:	46c0      	nop			; (mov r8, r8)
    6e0c:	00007aad 	.word	0x00007aad
    6e10:	00007ad5 	.word	0x00007ad5
    6e14:	00007b0d 	.word	0x00007b0d
    6e18:	00007b39 	.word	0x00007b39

00006e1c <__sfmoreglue>:
    6e1c:	b570      	push	{r4, r5, r6, lr}
    6e1e:	2568      	movs	r5, #104	; 0x68
    6e20:	1e4b      	subs	r3, r1, #1
    6e22:	435d      	muls	r5, r3
    6e24:	000e      	movs	r6, r1
    6e26:	0029      	movs	r1, r5
    6e28:	3174      	adds	r1, #116	; 0x74
    6e2a:	f000 fc5d 	bl	76e8 <_malloc_r>
    6e2e:	1e04      	subs	r4, r0, #0
    6e30:	d008      	beq.n	6e44 <__sfmoreglue+0x28>
    6e32:	2100      	movs	r1, #0
    6e34:	002a      	movs	r2, r5
    6e36:	6001      	str	r1, [r0, #0]
    6e38:	6046      	str	r6, [r0, #4]
    6e3a:	300c      	adds	r0, #12
    6e3c:	60a0      	str	r0, [r4, #8]
    6e3e:	3268      	adds	r2, #104	; 0x68
    6e40:	f7fe f9dd 	bl	51fe <memset>
    6e44:	0020      	movs	r0, r4
    6e46:	bd70      	pop	{r4, r5, r6, pc}

00006e48 <__sinit>:
    6e48:	6983      	ldr	r3, [r0, #24]
    6e4a:	b513      	push	{r0, r1, r4, lr}
    6e4c:	0004      	movs	r4, r0
    6e4e:	2b00      	cmp	r3, #0
    6e50:	d128      	bne.n	6ea4 <__sinit+0x5c>
    6e52:	6483      	str	r3, [r0, #72]	; 0x48
    6e54:	64c3      	str	r3, [r0, #76]	; 0x4c
    6e56:	6503      	str	r3, [r0, #80]	; 0x50
    6e58:	4b13      	ldr	r3, [pc, #76]	; (6ea8 <__sinit+0x60>)
    6e5a:	4a14      	ldr	r2, [pc, #80]	; (6eac <__sinit+0x64>)
    6e5c:	681b      	ldr	r3, [r3, #0]
    6e5e:	6282      	str	r2, [r0, #40]	; 0x28
    6e60:	9301      	str	r3, [sp, #4]
    6e62:	4298      	cmp	r0, r3
    6e64:	d101      	bne.n	6e6a <__sinit+0x22>
    6e66:	2301      	movs	r3, #1
    6e68:	6183      	str	r3, [r0, #24]
    6e6a:	0020      	movs	r0, r4
    6e6c:	f000 f820 	bl	6eb0 <__sfp>
    6e70:	6060      	str	r0, [r4, #4]
    6e72:	0020      	movs	r0, r4
    6e74:	f000 f81c 	bl	6eb0 <__sfp>
    6e78:	60a0      	str	r0, [r4, #8]
    6e7a:	0020      	movs	r0, r4
    6e7c:	f000 f818 	bl	6eb0 <__sfp>
    6e80:	2200      	movs	r2, #0
    6e82:	60e0      	str	r0, [r4, #12]
    6e84:	2104      	movs	r1, #4
    6e86:	6860      	ldr	r0, [r4, #4]
    6e88:	f7ff ffa4 	bl	6dd4 <std.isra.0>
    6e8c:	2201      	movs	r2, #1
    6e8e:	2109      	movs	r1, #9
    6e90:	68a0      	ldr	r0, [r4, #8]
    6e92:	f7ff ff9f 	bl	6dd4 <std.isra.0>
    6e96:	2202      	movs	r2, #2
    6e98:	2112      	movs	r1, #18
    6e9a:	68e0      	ldr	r0, [r4, #12]
    6e9c:	f7ff ff9a 	bl	6dd4 <std.isra.0>
    6ea0:	2301      	movs	r3, #1
    6ea2:	61a3      	str	r3, [r4, #24]
    6ea4:	bd13      	pop	{r0, r1, r4, pc}
    6ea6:	46c0      	nop			; (mov r8, r8)
    6ea8:	0000a8bc 	.word	0x0000a8bc
    6eac:	00006dc5 	.word	0x00006dc5

00006eb0 <__sfp>:
    6eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6eb2:	4b1d      	ldr	r3, [pc, #116]	; (6f28 <__sfp+0x78>)
    6eb4:	0006      	movs	r6, r0
    6eb6:	681d      	ldr	r5, [r3, #0]
    6eb8:	69ab      	ldr	r3, [r5, #24]
    6eba:	2b00      	cmp	r3, #0
    6ebc:	d102      	bne.n	6ec4 <__sfp+0x14>
    6ebe:	0028      	movs	r0, r5
    6ec0:	f7ff ffc2 	bl	6e48 <__sinit>
    6ec4:	3548      	adds	r5, #72	; 0x48
    6ec6:	68ac      	ldr	r4, [r5, #8]
    6ec8:	686b      	ldr	r3, [r5, #4]
    6eca:	3b01      	subs	r3, #1
    6ecc:	d405      	bmi.n	6eda <__sfp+0x2a>
    6ece:	220c      	movs	r2, #12
    6ed0:	5ea7      	ldrsh	r7, [r4, r2]
    6ed2:	2f00      	cmp	r7, #0
    6ed4:	d010      	beq.n	6ef8 <__sfp+0x48>
    6ed6:	3468      	adds	r4, #104	; 0x68
    6ed8:	e7f7      	b.n	6eca <__sfp+0x1a>
    6eda:	682b      	ldr	r3, [r5, #0]
    6edc:	2b00      	cmp	r3, #0
    6ede:	d001      	beq.n	6ee4 <__sfp+0x34>
    6ee0:	682d      	ldr	r5, [r5, #0]
    6ee2:	e7f0      	b.n	6ec6 <__sfp+0x16>
    6ee4:	2104      	movs	r1, #4
    6ee6:	0030      	movs	r0, r6
    6ee8:	f7ff ff98 	bl	6e1c <__sfmoreglue>
    6eec:	6028      	str	r0, [r5, #0]
    6eee:	2800      	cmp	r0, #0
    6ef0:	d1f6      	bne.n	6ee0 <__sfp+0x30>
    6ef2:	230c      	movs	r3, #12
    6ef4:	6033      	str	r3, [r6, #0]
    6ef6:	e016      	b.n	6f26 <__sfp+0x76>
    6ef8:	2301      	movs	r3, #1
    6efa:	0020      	movs	r0, r4
    6efc:	425b      	negs	r3, r3
    6efe:	81e3      	strh	r3, [r4, #14]
    6f00:	3302      	adds	r3, #2
    6f02:	81a3      	strh	r3, [r4, #12]
    6f04:	6667      	str	r7, [r4, #100]	; 0x64
    6f06:	6027      	str	r7, [r4, #0]
    6f08:	60a7      	str	r7, [r4, #8]
    6f0a:	6067      	str	r7, [r4, #4]
    6f0c:	6127      	str	r7, [r4, #16]
    6f0e:	6167      	str	r7, [r4, #20]
    6f10:	61a7      	str	r7, [r4, #24]
    6f12:	305c      	adds	r0, #92	; 0x5c
    6f14:	2208      	movs	r2, #8
    6f16:	0039      	movs	r1, r7
    6f18:	f7fe f971 	bl	51fe <memset>
    6f1c:	0020      	movs	r0, r4
    6f1e:	6367      	str	r7, [r4, #52]	; 0x34
    6f20:	63a7      	str	r7, [r4, #56]	; 0x38
    6f22:	64a7      	str	r7, [r4, #72]	; 0x48
    6f24:	64e7      	str	r7, [r4, #76]	; 0x4c
    6f26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6f28:	0000a8bc 	.word	0x0000a8bc

00006f2c <_fwalk_reent>:
    6f2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6f2e:	0004      	movs	r4, r0
    6f30:	0007      	movs	r7, r0
    6f32:	2600      	movs	r6, #0
    6f34:	9101      	str	r1, [sp, #4]
    6f36:	3448      	adds	r4, #72	; 0x48
    6f38:	2c00      	cmp	r4, #0
    6f3a:	d016      	beq.n	6f6a <_fwalk_reent+0x3e>
    6f3c:	6863      	ldr	r3, [r4, #4]
    6f3e:	68a5      	ldr	r5, [r4, #8]
    6f40:	9300      	str	r3, [sp, #0]
    6f42:	9b00      	ldr	r3, [sp, #0]
    6f44:	3b01      	subs	r3, #1
    6f46:	9300      	str	r3, [sp, #0]
    6f48:	d40d      	bmi.n	6f66 <_fwalk_reent+0x3a>
    6f4a:	89ab      	ldrh	r3, [r5, #12]
    6f4c:	2b01      	cmp	r3, #1
    6f4e:	d908      	bls.n	6f62 <_fwalk_reent+0x36>
    6f50:	220e      	movs	r2, #14
    6f52:	5eab      	ldrsh	r3, [r5, r2]
    6f54:	3301      	adds	r3, #1
    6f56:	d004      	beq.n	6f62 <_fwalk_reent+0x36>
    6f58:	0029      	movs	r1, r5
    6f5a:	0038      	movs	r0, r7
    6f5c:	9b01      	ldr	r3, [sp, #4]
    6f5e:	4798      	blx	r3
    6f60:	4306      	orrs	r6, r0
    6f62:	3568      	adds	r5, #104	; 0x68
    6f64:	e7ed      	b.n	6f42 <_fwalk_reent+0x16>
    6f66:	6824      	ldr	r4, [r4, #0]
    6f68:	e7e6      	b.n	6f38 <_fwalk_reent+0xc>
    6f6a:	0030      	movs	r0, r6
    6f6c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00006f70 <_localeconv_r>:
    6f70:	4800      	ldr	r0, [pc, #0]	; (6f74 <_localeconv_r+0x4>)
    6f72:	4770      	bx	lr
    6f74:	20000070 	.word	0x20000070

00006f78 <__swhatbuf_r>:
    6f78:	b570      	push	{r4, r5, r6, lr}
    6f7a:	000e      	movs	r6, r1
    6f7c:	001d      	movs	r5, r3
    6f7e:	230e      	movs	r3, #14
    6f80:	5ec9      	ldrsh	r1, [r1, r3]
    6f82:	b090      	sub	sp, #64	; 0x40
    6f84:	0014      	movs	r4, r2
    6f86:	2900      	cmp	r1, #0
    6f88:	da06      	bge.n	6f98 <__swhatbuf_r+0x20>
    6f8a:	2300      	movs	r3, #0
    6f8c:	602b      	str	r3, [r5, #0]
    6f8e:	89b3      	ldrh	r3, [r6, #12]
    6f90:	061b      	lsls	r3, r3, #24
    6f92:	d50f      	bpl.n	6fb4 <__swhatbuf_r+0x3c>
    6f94:	2340      	movs	r3, #64	; 0x40
    6f96:	e00f      	b.n	6fb8 <__swhatbuf_r+0x40>
    6f98:	aa01      	add	r2, sp, #4
    6f9a:	f000 fdf9 	bl	7b90 <_fstat_r>
    6f9e:	2800      	cmp	r0, #0
    6fa0:	dbf3      	blt.n	6f8a <__swhatbuf_r+0x12>
    6fa2:	23f0      	movs	r3, #240	; 0xf0
    6fa4:	9a02      	ldr	r2, [sp, #8]
    6fa6:	021b      	lsls	r3, r3, #8
    6fa8:	4013      	ands	r3, r2
    6faa:	4a05      	ldr	r2, [pc, #20]	; (6fc0 <__swhatbuf_r+0x48>)
    6fac:	189b      	adds	r3, r3, r2
    6fae:	425a      	negs	r2, r3
    6fb0:	4153      	adcs	r3, r2
    6fb2:	602b      	str	r3, [r5, #0]
    6fb4:	2380      	movs	r3, #128	; 0x80
    6fb6:	00db      	lsls	r3, r3, #3
    6fb8:	2000      	movs	r0, #0
    6fba:	6023      	str	r3, [r4, #0]
    6fbc:	b010      	add	sp, #64	; 0x40
    6fbe:	bd70      	pop	{r4, r5, r6, pc}
    6fc0:	ffffe000 	.word	0xffffe000

00006fc4 <__smakebuf_r>:
    6fc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6fc6:	2602      	movs	r6, #2
    6fc8:	898b      	ldrh	r3, [r1, #12]
    6fca:	0005      	movs	r5, r0
    6fcc:	000c      	movs	r4, r1
    6fce:	4233      	tst	r3, r6
    6fd0:	d110      	bne.n	6ff4 <__smakebuf_r+0x30>
    6fd2:	ab01      	add	r3, sp, #4
    6fd4:	466a      	mov	r2, sp
    6fd6:	f7ff ffcf 	bl	6f78 <__swhatbuf_r>
    6fda:	9900      	ldr	r1, [sp, #0]
    6fdc:	0007      	movs	r7, r0
    6fde:	0028      	movs	r0, r5
    6fe0:	f000 fb82 	bl	76e8 <_malloc_r>
    6fe4:	2800      	cmp	r0, #0
    6fe6:	d10c      	bne.n	7002 <__smakebuf_r+0x3e>
    6fe8:	220c      	movs	r2, #12
    6fea:	5ea3      	ldrsh	r3, [r4, r2]
    6fec:	059a      	lsls	r2, r3, #22
    6fee:	d423      	bmi.n	7038 <__smakebuf_r+0x74>
    6ff0:	4333      	orrs	r3, r6
    6ff2:	81a3      	strh	r3, [r4, #12]
    6ff4:	0023      	movs	r3, r4
    6ff6:	3347      	adds	r3, #71	; 0x47
    6ff8:	6023      	str	r3, [r4, #0]
    6ffa:	6123      	str	r3, [r4, #16]
    6ffc:	2301      	movs	r3, #1
    6ffe:	6163      	str	r3, [r4, #20]
    7000:	e01a      	b.n	7038 <__smakebuf_r+0x74>
    7002:	2280      	movs	r2, #128	; 0x80
    7004:	4b0d      	ldr	r3, [pc, #52]	; (703c <__smakebuf_r+0x78>)
    7006:	62ab      	str	r3, [r5, #40]	; 0x28
    7008:	89a3      	ldrh	r3, [r4, #12]
    700a:	6020      	str	r0, [r4, #0]
    700c:	4313      	orrs	r3, r2
    700e:	81a3      	strh	r3, [r4, #12]
    7010:	9b00      	ldr	r3, [sp, #0]
    7012:	6120      	str	r0, [r4, #16]
    7014:	6163      	str	r3, [r4, #20]
    7016:	9b01      	ldr	r3, [sp, #4]
    7018:	2b00      	cmp	r3, #0
    701a:	d00a      	beq.n	7032 <__smakebuf_r+0x6e>
    701c:	230e      	movs	r3, #14
    701e:	5ee1      	ldrsh	r1, [r4, r3]
    7020:	0028      	movs	r0, r5
    7022:	f000 fdc7 	bl	7bb4 <_isatty_r>
    7026:	2800      	cmp	r0, #0
    7028:	d003      	beq.n	7032 <__smakebuf_r+0x6e>
    702a:	2201      	movs	r2, #1
    702c:	89a3      	ldrh	r3, [r4, #12]
    702e:	4313      	orrs	r3, r2
    7030:	81a3      	strh	r3, [r4, #12]
    7032:	89a3      	ldrh	r3, [r4, #12]
    7034:	431f      	orrs	r7, r3
    7036:	81a7      	strh	r7, [r4, #12]
    7038:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    703a:	46c0      	nop			; (mov r8, r8)
    703c:	00006dc5 	.word	0x00006dc5

00007040 <malloc>:
    7040:	b510      	push	{r4, lr}
    7042:	4b03      	ldr	r3, [pc, #12]	; (7050 <malloc+0x10>)
    7044:	0001      	movs	r1, r0
    7046:	6818      	ldr	r0, [r3, #0]
    7048:	f000 fb4e 	bl	76e8 <_malloc_r>
    704c:	bd10      	pop	{r4, pc}
    704e:	46c0      	nop			; (mov r8, r8)
    7050:	2000006c 	.word	0x2000006c

00007054 <memchr>:
    7054:	b2c9      	uxtb	r1, r1
    7056:	1882      	adds	r2, r0, r2
    7058:	4290      	cmp	r0, r2
    705a:	d004      	beq.n	7066 <memchr+0x12>
    705c:	7803      	ldrb	r3, [r0, #0]
    705e:	428b      	cmp	r3, r1
    7060:	d002      	beq.n	7068 <memchr+0x14>
    7062:	3001      	adds	r0, #1
    7064:	e7f8      	b.n	7058 <memchr+0x4>
    7066:	2000      	movs	r0, #0
    7068:	4770      	bx	lr

0000706a <_Balloc>:
    706a:	b570      	push	{r4, r5, r6, lr}
    706c:	6a46      	ldr	r6, [r0, #36]	; 0x24
    706e:	0004      	movs	r4, r0
    7070:	000d      	movs	r5, r1
    7072:	2e00      	cmp	r6, #0
    7074:	d107      	bne.n	7086 <_Balloc+0x1c>
    7076:	2010      	movs	r0, #16
    7078:	f7ff ffe2 	bl	7040 <malloc>
    707c:	6260      	str	r0, [r4, #36]	; 0x24
    707e:	6046      	str	r6, [r0, #4]
    7080:	6086      	str	r6, [r0, #8]
    7082:	6006      	str	r6, [r0, #0]
    7084:	60c6      	str	r6, [r0, #12]
    7086:	6a66      	ldr	r6, [r4, #36]	; 0x24
    7088:	68f3      	ldr	r3, [r6, #12]
    708a:	2b00      	cmp	r3, #0
    708c:	d009      	beq.n	70a2 <_Balloc+0x38>
    708e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7090:	00aa      	lsls	r2, r5, #2
    7092:	68db      	ldr	r3, [r3, #12]
    7094:	189b      	adds	r3, r3, r2
    7096:	6818      	ldr	r0, [r3, #0]
    7098:	2800      	cmp	r0, #0
    709a:	d00e      	beq.n	70ba <_Balloc+0x50>
    709c:	6802      	ldr	r2, [r0, #0]
    709e:	601a      	str	r2, [r3, #0]
    70a0:	e017      	b.n	70d2 <_Balloc+0x68>
    70a2:	2221      	movs	r2, #33	; 0x21
    70a4:	2104      	movs	r1, #4
    70a6:	0020      	movs	r0, r4
    70a8:	f000 faca 	bl	7640 <_calloc_r>
    70ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
    70ae:	60f0      	str	r0, [r6, #12]
    70b0:	68db      	ldr	r3, [r3, #12]
    70b2:	2b00      	cmp	r3, #0
    70b4:	d1eb      	bne.n	708e <_Balloc+0x24>
    70b6:	2000      	movs	r0, #0
    70b8:	e00e      	b.n	70d8 <_Balloc+0x6e>
    70ba:	2101      	movs	r1, #1
    70bc:	000e      	movs	r6, r1
    70be:	40ae      	lsls	r6, r5
    70c0:	1d72      	adds	r2, r6, #5
    70c2:	0092      	lsls	r2, r2, #2
    70c4:	0020      	movs	r0, r4
    70c6:	f000 fabb 	bl	7640 <_calloc_r>
    70ca:	2800      	cmp	r0, #0
    70cc:	d0f3      	beq.n	70b6 <_Balloc+0x4c>
    70ce:	6045      	str	r5, [r0, #4]
    70d0:	6086      	str	r6, [r0, #8]
    70d2:	2300      	movs	r3, #0
    70d4:	6103      	str	r3, [r0, #16]
    70d6:	60c3      	str	r3, [r0, #12]
    70d8:	bd70      	pop	{r4, r5, r6, pc}

000070da <_Bfree>:
    70da:	b570      	push	{r4, r5, r6, lr}
    70dc:	6a45      	ldr	r5, [r0, #36]	; 0x24
    70de:	0006      	movs	r6, r0
    70e0:	000c      	movs	r4, r1
    70e2:	2d00      	cmp	r5, #0
    70e4:	d107      	bne.n	70f6 <_Bfree+0x1c>
    70e6:	2010      	movs	r0, #16
    70e8:	f7ff ffaa 	bl	7040 <malloc>
    70ec:	6270      	str	r0, [r6, #36]	; 0x24
    70ee:	6045      	str	r5, [r0, #4]
    70f0:	6085      	str	r5, [r0, #8]
    70f2:	6005      	str	r5, [r0, #0]
    70f4:	60c5      	str	r5, [r0, #12]
    70f6:	2c00      	cmp	r4, #0
    70f8:	d007      	beq.n	710a <_Bfree+0x30>
    70fa:	6a72      	ldr	r2, [r6, #36]	; 0x24
    70fc:	6863      	ldr	r3, [r4, #4]
    70fe:	68d2      	ldr	r2, [r2, #12]
    7100:	009b      	lsls	r3, r3, #2
    7102:	18d3      	adds	r3, r2, r3
    7104:	681a      	ldr	r2, [r3, #0]
    7106:	6022      	str	r2, [r4, #0]
    7108:	601c      	str	r4, [r3, #0]
    710a:	bd70      	pop	{r4, r5, r6, pc}

0000710c <__multadd>:
    710c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    710e:	0007      	movs	r7, r0
    7110:	0008      	movs	r0, r1
    7112:	000c      	movs	r4, r1
    7114:	690d      	ldr	r5, [r1, #16]
    7116:	001e      	movs	r6, r3
    7118:	2100      	movs	r1, #0
    711a:	9201      	str	r2, [sp, #4]
    711c:	3014      	adds	r0, #20
    711e:	9a01      	ldr	r2, [sp, #4]
    7120:	8803      	ldrh	r3, [r0, #0]
    7122:	3101      	adds	r1, #1
    7124:	4353      	muls	r3, r2
    7126:	199b      	adds	r3, r3, r6
    7128:	6806      	ldr	r6, [r0, #0]
    712a:	0c36      	lsrs	r6, r6, #16
    712c:	4356      	muls	r6, r2
    712e:	0c1a      	lsrs	r2, r3, #16
    7130:	4694      	mov	ip, r2
    7132:	44b4      	add	ip, r6
    7134:	4662      	mov	r2, ip
    7136:	0c16      	lsrs	r6, r2, #16
    7138:	0412      	lsls	r2, r2, #16
    713a:	4694      	mov	ip, r2
    713c:	b29b      	uxth	r3, r3
    713e:	4463      	add	r3, ip
    7140:	c008      	stmia	r0!, {r3}
    7142:	428d      	cmp	r5, r1
    7144:	dceb      	bgt.n	711e <__multadd+0x12>
    7146:	2e00      	cmp	r6, #0
    7148:	d01b      	beq.n	7182 <__multadd+0x76>
    714a:	68a3      	ldr	r3, [r4, #8]
    714c:	429d      	cmp	r5, r3
    714e:	db12      	blt.n	7176 <__multadd+0x6a>
    7150:	6863      	ldr	r3, [r4, #4]
    7152:	0038      	movs	r0, r7
    7154:	1c59      	adds	r1, r3, #1
    7156:	f7ff ff88 	bl	706a <_Balloc>
    715a:	0021      	movs	r1, r4
    715c:	6923      	ldr	r3, [r4, #16]
    715e:	9001      	str	r0, [sp, #4]
    7160:	1c9a      	adds	r2, r3, #2
    7162:	0092      	lsls	r2, r2, #2
    7164:	310c      	adds	r1, #12
    7166:	300c      	adds	r0, #12
    7168:	f7fe f840 	bl	51ec <memcpy>
    716c:	0021      	movs	r1, r4
    716e:	0038      	movs	r0, r7
    7170:	f7ff ffb3 	bl	70da <_Bfree>
    7174:	9c01      	ldr	r4, [sp, #4]
    7176:	1d2b      	adds	r3, r5, #4
    7178:	009b      	lsls	r3, r3, #2
    717a:	18e3      	adds	r3, r4, r3
    717c:	3501      	adds	r5, #1
    717e:	605e      	str	r6, [r3, #4]
    7180:	6125      	str	r5, [r4, #16]
    7182:	0020      	movs	r0, r4
    7184:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00007186 <__hi0bits>:
    7186:	2200      	movs	r2, #0
    7188:	0003      	movs	r3, r0
    718a:	0c01      	lsrs	r1, r0, #16
    718c:	4291      	cmp	r1, r2
    718e:	d101      	bne.n	7194 <__hi0bits+0xe>
    7190:	0403      	lsls	r3, r0, #16
    7192:	3210      	adds	r2, #16
    7194:	0e19      	lsrs	r1, r3, #24
    7196:	d101      	bne.n	719c <__hi0bits+0x16>
    7198:	3208      	adds	r2, #8
    719a:	021b      	lsls	r3, r3, #8
    719c:	0f19      	lsrs	r1, r3, #28
    719e:	d101      	bne.n	71a4 <__hi0bits+0x1e>
    71a0:	3204      	adds	r2, #4
    71a2:	011b      	lsls	r3, r3, #4
    71a4:	0f99      	lsrs	r1, r3, #30
    71a6:	d101      	bne.n	71ac <__hi0bits+0x26>
    71a8:	3202      	adds	r2, #2
    71aa:	009b      	lsls	r3, r3, #2
    71ac:	0010      	movs	r0, r2
    71ae:	2b00      	cmp	r3, #0
    71b0:	db03      	blt.n	71ba <__hi0bits+0x34>
    71b2:	2020      	movs	r0, #32
    71b4:	005b      	lsls	r3, r3, #1
    71b6:	d500      	bpl.n	71ba <__hi0bits+0x34>
    71b8:	1c50      	adds	r0, r2, #1
    71ba:	4770      	bx	lr

000071bc <__lo0bits>:
    71bc:	2207      	movs	r2, #7
    71be:	6803      	ldr	r3, [r0, #0]
    71c0:	b510      	push	{r4, lr}
    71c2:	0001      	movs	r1, r0
    71c4:	401a      	ands	r2, r3
    71c6:	d00c      	beq.n	71e2 <__lo0bits+0x26>
    71c8:	2401      	movs	r4, #1
    71ca:	2000      	movs	r0, #0
    71cc:	4223      	tst	r3, r4
    71ce:	d123      	bne.n	7218 <__lo0bits+0x5c>
    71d0:	2202      	movs	r2, #2
    71d2:	4213      	tst	r3, r2
    71d4:	d003      	beq.n	71de <__lo0bits+0x22>
    71d6:	40e3      	lsrs	r3, r4
    71d8:	0020      	movs	r0, r4
    71da:	600b      	str	r3, [r1, #0]
    71dc:	e01c      	b.n	7218 <__lo0bits+0x5c>
    71de:	089b      	lsrs	r3, r3, #2
    71e0:	e018      	b.n	7214 <__lo0bits+0x58>
    71e2:	b298      	uxth	r0, r3
    71e4:	2800      	cmp	r0, #0
    71e6:	d101      	bne.n	71ec <__lo0bits+0x30>
    71e8:	2210      	movs	r2, #16
    71ea:	0c1b      	lsrs	r3, r3, #16
    71ec:	b2d8      	uxtb	r0, r3
    71ee:	2800      	cmp	r0, #0
    71f0:	d101      	bne.n	71f6 <__lo0bits+0x3a>
    71f2:	3208      	adds	r2, #8
    71f4:	0a1b      	lsrs	r3, r3, #8
    71f6:	0718      	lsls	r0, r3, #28
    71f8:	d101      	bne.n	71fe <__lo0bits+0x42>
    71fa:	3204      	adds	r2, #4
    71fc:	091b      	lsrs	r3, r3, #4
    71fe:	0798      	lsls	r0, r3, #30
    7200:	d101      	bne.n	7206 <__lo0bits+0x4a>
    7202:	3202      	adds	r2, #2
    7204:	089b      	lsrs	r3, r3, #2
    7206:	07d8      	lsls	r0, r3, #31
    7208:	d404      	bmi.n	7214 <__lo0bits+0x58>
    720a:	085b      	lsrs	r3, r3, #1
    720c:	2020      	movs	r0, #32
    720e:	2b00      	cmp	r3, #0
    7210:	d002      	beq.n	7218 <__lo0bits+0x5c>
    7212:	3201      	adds	r2, #1
    7214:	0010      	movs	r0, r2
    7216:	600b      	str	r3, [r1, #0]
    7218:	bd10      	pop	{r4, pc}

0000721a <__i2b>:
    721a:	b510      	push	{r4, lr}
    721c:	000c      	movs	r4, r1
    721e:	2101      	movs	r1, #1
    7220:	f7ff ff23 	bl	706a <_Balloc>
    7224:	2301      	movs	r3, #1
    7226:	6144      	str	r4, [r0, #20]
    7228:	6103      	str	r3, [r0, #16]
    722a:	bd10      	pop	{r4, pc}

0000722c <__multiply>:
    722c:	b5f0      	push	{r4, r5, r6, r7, lr}
    722e:	690b      	ldr	r3, [r1, #16]
    7230:	0014      	movs	r4, r2
    7232:	6912      	ldr	r2, [r2, #16]
    7234:	b089      	sub	sp, #36	; 0x24
    7236:	000d      	movs	r5, r1
    7238:	4293      	cmp	r3, r2
    723a:	da01      	bge.n	7240 <__multiply+0x14>
    723c:	0025      	movs	r5, r4
    723e:	000c      	movs	r4, r1
    7240:	692f      	ldr	r7, [r5, #16]
    7242:	6926      	ldr	r6, [r4, #16]
    7244:	68aa      	ldr	r2, [r5, #8]
    7246:	19bb      	adds	r3, r7, r6
    7248:	6869      	ldr	r1, [r5, #4]
    724a:	9301      	str	r3, [sp, #4]
    724c:	4293      	cmp	r3, r2
    724e:	dd00      	ble.n	7252 <__multiply+0x26>
    7250:	3101      	adds	r1, #1
    7252:	f7ff ff0a 	bl	706a <_Balloc>
    7256:	0002      	movs	r2, r0
    7258:	19bb      	adds	r3, r7, r6
    725a:	3214      	adds	r2, #20
    725c:	009b      	lsls	r3, r3, #2
    725e:	18d3      	adds	r3, r2, r3
    7260:	469c      	mov	ip, r3
    7262:	2100      	movs	r1, #0
    7264:	0013      	movs	r3, r2
    7266:	9002      	str	r0, [sp, #8]
    7268:	4563      	cmp	r3, ip
    726a:	d201      	bcs.n	7270 <__multiply+0x44>
    726c:	c302      	stmia	r3!, {r1}
    726e:	e7fb      	b.n	7268 <__multiply+0x3c>
    7270:	3514      	adds	r5, #20
    7272:	00bf      	lsls	r7, r7, #2
    7274:	19eb      	adds	r3, r5, r7
    7276:	3414      	adds	r4, #20
    7278:	00b6      	lsls	r6, r6, #2
    727a:	9305      	str	r3, [sp, #20]
    727c:	19a3      	adds	r3, r4, r6
    727e:	9503      	str	r5, [sp, #12]
    7280:	9307      	str	r3, [sp, #28]
    7282:	9b07      	ldr	r3, [sp, #28]
    7284:	429c      	cmp	r4, r3
    7286:	d251      	bcs.n	732c <__multiply+0x100>
    7288:	8820      	ldrh	r0, [r4, #0]
    728a:	2800      	cmp	r0, #0
    728c:	d01e      	beq.n	72cc <__multiply+0xa0>
    728e:	0015      	movs	r5, r2
    7290:	2600      	movs	r6, #0
    7292:	9f03      	ldr	r7, [sp, #12]
    7294:	cf08      	ldmia	r7!, {r3}
    7296:	9506      	str	r5, [sp, #24]
    7298:	9304      	str	r3, [sp, #16]
    729a:	466b      	mov	r3, sp
    729c:	8a1b      	ldrh	r3, [r3, #16]
    729e:	4343      	muls	r3, r0
    72a0:	0019      	movs	r1, r3
    72a2:	882b      	ldrh	r3, [r5, #0]
    72a4:	18cb      	adds	r3, r1, r3
    72a6:	9904      	ldr	r1, [sp, #16]
    72a8:	199b      	adds	r3, r3, r6
    72aa:	0c09      	lsrs	r1, r1, #16
    72ac:	4341      	muls	r1, r0
    72ae:	682e      	ldr	r6, [r5, #0]
    72b0:	0c36      	lsrs	r6, r6, #16
    72b2:	1989      	adds	r1, r1, r6
    72b4:	0c1e      	lsrs	r6, r3, #16
    72b6:	1989      	adds	r1, r1, r6
    72b8:	0c0e      	lsrs	r6, r1, #16
    72ba:	b29b      	uxth	r3, r3
    72bc:	0409      	lsls	r1, r1, #16
    72be:	430b      	orrs	r3, r1
    72c0:	c508      	stmia	r5!, {r3}
    72c2:	9b05      	ldr	r3, [sp, #20]
    72c4:	42bb      	cmp	r3, r7
    72c6:	d8e5      	bhi.n	7294 <__multiply+0x68>
    72c8:	9b06      	ldr	r3, [sp, #24]
    72ca:	605e      	str	r6, [r3, #4]
    72cc:	6823      	ldr	r3, [r4, #0]
    72ce:	0c1d      	lsrs	r5, r3, #16
    72d0:	d01f      	beq.n	7312 <__multiply+0xe6>
    72d2:	2100      	movs	r1, #0
    72d4:	0010      	movs	r0, r2
    72d6:	6813      	ldr	r3, [r2, #0]
    72d8:	9f03      	ldr	r7, [sp, #12]
    72da:	9104      	str	r1, [sp, #16]
    72dc:	883e      	ldrh	r6, [r7, #0]
    72de:	6801      	ldr	r1, [r0, #0]
    72e0:	436e      	muls	r6, r5
    72e2:	0c09      	lsrs	r1, r1, #16
    72e4:	1871      	adds	r1, r6, r1
    72e6:	9e04      	ldr	r6, [sp, #16]
    72e8:	b29b      	uxth	r3, r3
    72ea:	1989      	adds	r1, r1, r6
    72ec:	040e      	lsls	r6, r1, #16
    72ee:	4333      	orrs	r3, r6
    72f0:	6003      	str	r3, [r0, #0]
    72f2:	cf08      	ldmia	r7!, {r3}
    72f4:	8886      	ldrh	r6, [r0, #4]
    72f6:	0c1b      	lsrs	r3, r3, #16
    72f8:	436b      	muls	r3, r5
    72fa:	0c09      	lsrs	r1, r1, #16
    72fc:	199b      	adds	r3, r3, r6
    72fe:	185b      	adds	r3, r3, r1
    7300:	0c19      	lsrs	r1, r3, #16
    7302:	9104      	str	r1, [sp, #16]
    7304:	9905      	ldr	r1, [sp, #20]
    7306:	9006      	str	r0, [sp, #24]
    7308:	3004      	adds	r0, #4
    730a:	42b9      	cmp	r1, r7
    730c:	d8e6      	bhi.n	72dc <__multiply+0xb0>
    730e:	9906      	ldr	r1, [sp, #24]
    7310:	604b      	str	r3, [r1, #4]
    7312:	3404      	adds	r4, #4
    7314:	3204      	adds	r2, #4
    7316:	e7b4      	b.n	7282 <__multiply+0x56>
    7318:	2304      	movs	r3, #4
    731a:	425b      	negs	r3, r3
    731c:	449c      	add	ip, r3
    731e:	4663      	mov	r3, ip
    7320:	681b      	ldr	r3, [r3, #0]
    7322:	2b00      	cmp	r3, #0
    7324:	d105      	bne.n	7332 <__multiply+0x106>
    7326:	9b01      	ldr	r3, [sp, #4]
    7328:	3b01      	subs	r3, #1
    732a:	9301      	str	r3, [sp, #4]
    732c:	9b01      	ldr	r3, [sp, #4]
    732e:	2b00      	cmp	r3, #0
    7330:	dcf2      	bgt.n	7318 <__multiply+0xec>
    7332:	9b02      	ldr	r3, [sp, #8]
    7334:	9a01      	ldr	r2, [sp, #4]
    7336:	0018      	movs	r0, r3
    7338:	611a      	str	r2, [r3, #16]
    733a:	b009      	add	sp, #36	; 0x24
    733c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00007340 <__pow5mult>:
    7340:	2303      	movs	r3, #3
    7342:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7344:	4013      	ands	r3, r2
    7346:	0005      	movs	r5, r0
    7348:	000e      	movs	r6, r1
    734a:	0014      	movs	r4, r2
    734c:	2b00      	cmp	r3, #0
    734e:	d008      	beq.n	7362 <__pow5mult+0x22>
    7350:	4923      	ldr	r1, [pc, #140]	; (73e0 <__pow5mult+0xa0>)
    7352:	3b01      	subs	r3, #1
    7354:	009a      	lsls	r2, r3, #2
    7356:	5852      	ldr	r2, [r2, r1]
    7358:	2300      	movs	r3, #0
    735a:	0031      	movs	r1, r6
    735c:	f7ff fed6 	bl	710c <__multadd>
    7360:	0006      	movs	r6, r0
    7362:	10a3      	asrs	r3, r4, #2
    7364:	9301      	str	r3, [sp, #4]
    7366:	d038      	beq.n	73da <__pow5mult+0x9a>
    7368:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    736a:	2c00      	cmp	r4, #0
    736c:	d107      	bne.n	737e <__pow5mult+0x3e>
    736e:	2010      	movs	r0, #16
    7370:	f7ff fe66 	bl	7040 <malloc>
    7374:	6268      	str	r0, [r5, #36]	; 0x24
    7376:	6044      	str	r4, [r0, #4]
    7378:	6084      	str	r4, [r0, #8]
    737a:	6004      	str	r4, [r0, #0]
    737c:	60c4      	str	r4, [r0, #12]
    737e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    7380:	68bc      	ldr	r4, [r7, #8]
    7382:	2c00      	cmp	r4, #0
    7384:	d110      	bne.n	73a8 <__pow5mult+0x68>
    7386:	4917      	ldr	r1, [pc, #92]	; (73e4 <__pow5mult+0xa4>)
    7388:	0028      	movs	r0, r5
    738a:	f7ff ff46 	bl	721a <__i2b>
    738e:	2300      	movs	r3, #0
    7390:	60b8      	str	r0, [r7, #8]
    7392:	0004      	movs	r4, r0
    7394:	6003      	str	r3, [r0, #0]
    7396:	e007      	b.n	73a8 <__pow5mult+0x68>
    7398:	9b01      	ldr	r3, [sp, #4]
    739a:	105b      	asrs	r3, r3, #1
    739c:	9301      	str	r3, [sp, #4]
    739e:	d01c      	beq.n	73da <__pow5mult+0x9a>
    73a0:	6820      	ldr	r0, [r4, #0]
    73a2:	2800      	cmp	r0, #0
    73a4:	d010      	beq.n	73c8 <__pow5mult+0x88>
    73a6:	0004      	movs	r4, r0
    73a8:	2201      	movs	r2, #1
    73aa:	9b01      	ldr	r3, [sp, #4]
    73ac:	4213      	tst	r3, r2
    73ae:	d0f3      	beq.n	7398 <__pow5mult+0x58>
    73b0:	0031      	movs	r1, r6
    73b2:	0022      	movs	r2, r4
    73b4:	0028      	movs	r0, r5
    73b6:	f7ff ff39 	bl	722c <__multiply>
    73ba:	0007      	movs	r7, r0
    73bc:	0031      	movs	r1, r6
    73be:	0028      	movs	r0, r5
    73c0:	f7ff fe8b 	bl	70da <_Bfree>
    73c4:	003e      	movs	r6, r7
    73c6:	e7e7      	b.n	7398 <__pow5mult+0x58>
    73c8:	0022      	movs	r2, r4
    73ca:	0021      	movs	r1, r4
    73cc:	0028      	movs	r0, r5
    73ce:	f7ff ff2d 	bl	722c <__multiply>
    73d2:	2300      	movs	r3, #0
    73d4:	6020      	str	r0, [r4, #0]
    73d6:	6003      	str	r3, [r0, #0]
    73d8:	e7e5      	b.n	73a6 <__pow5mult+0x66>
    73da:	0030      	movs	r0, r6
    73dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    73de:	46c0      	nop			; (mov r8, r8)
    73e0:	0000aa60 	.word	0x0000aa60
    73e4:	00000271 	.word	0x00000271

000073e8 <__lshift>:
    73e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    73ea:	000c      	movs	r4, r1
    73ec:	0017      	movs	r7, r2
    73ee:	6923      	ldr	r3, [r4, #16]
    73f0:	1155      	asrs	r5, r2, #5
    73f2:	b085      	sub	sp, #20
    73f4:	18eb      	adds	r3, r5, r3
    73f6:	9301      	str	r3, [sp, #4]
    73f8:	3301      	adds	r3, #1
    73fa:	9300      	str	r3, [sp, #0]
    73fc:	6849      	ldr	r1, [r1, #4]
    73fe:	68a3      	ldr	r3, [r4, #8]
    7400:	9002      	str	r0, [sp, #8]
    7402:	9a00      	ldr	r2, [sp, #0]
    7404:	4293      	cmp	r3, r2
    7406:	da02      	bge.n	740e <__lshift+0x26>
    7408:	3101      	adds	r1, #1
    740a:	005b      	lsls	r3, r3, #1
    740c:	e7f9      	b.n	7402 <__lshift+0x1a>
    740e:	9802      	ldr	r0, [sp, #8]
    7410:	f7ff fe2b 	bl	706a <_Balloc>
    7414:	2300      	movs	r3, #0
    7416:	0002      	movs	r2, r0
    7418:	0006      	movs	r6, r0
    741a:	0019      	movs	r1, r3
    741c:	3214      	adds	r2, #20
    741e:	42ab      	cmp	r3, r5
    7420:	da03      	bge.n	742a <__lshift+0x42>
    7422:	0098      	lsls	r0, r3, #2
    7424:	5011      	str	r1, [r2, r0]
    7426:	3301      	adds	r3, #1
    7428:	e7f9      	b.n	741e <__lshift+0x36>
    742a:	43eb      	mvns	r3, r5
    742c:	17db      	asrs	r3, r3, #31
    742e:	401d      	ands	r5, r3
    7430:	0023      	movs	r3, r4
    7432:	00ad      	lsls	r5, r5, #2
    7434:	1955      	adds	r5, r2, r5
    7436:	6922      	ldr	r2, [r4, #16]
    7438:	3314      	adds	r3, #20
    743a:	0092      	lsls	r2, r2, #2
    743c:	189a      	adds	r2, r3, r2
    743e:	4694      	mov	ip, r2
    7440:	221f      	movs	r2, #31
    7442:	4017      	ands	r7, r2
    7444:	d014      	beq.n	7470 <__lshift+0x88>
    7446:	3201      	adds	r2, #1
    7448:	1bd2      	subs	r2, r2, r7
    744a:	9203      	str	r2, [sp, #12]
    744c:	2200      	movs	r2, #0
    744e:	6819      	ldr	r1, [r3, #0]
    7450:	0028      	movs	r0, r5
    7452:	40b9      	lsls	r1, r7
    7454:	430a      	orrs	r2, r1
    7456:	c504      	stmia	r5!, {r2}
    7458:	cb04      	ldmia	r3!, {r2}
    745a:	9903      	ldr	r1, [sp, #12]
    745c:	40ca      	lsrs	r2, r1
    745e:	459c      	cmp	ip, r3
    7460:	d8f5      	bhi.n	744e <__lshift+0x66>
    7462:	6042      	str	r2, [r0, #4]
    7464:	2a00      	cmp	r2, #0
    7466:	d007      	beq.n	7478 <__lshift+0x90>
    7468:	9b01      	ldr	r3, [sp, #4]
    746a:	3302      	adds	r3, #2
    746c:	9300      	str	r3, [sp, #0]
    746e:	e003      	b.n	7478 <__lshift+0x90>
    7470:	cb04      	ldmia	r3!, {r2}
    7472:	c504      	stmia	r5!, {r2}
    7474:	459c      	cmp	ip, r3
    7476:	d8fb      	bhi.n	7470 <__lshift+0x88>
    7478:	9b00      	ldr	r3, [sp, #0]
    747a:	9802      	ldr	r0, [sp, #8]
    747c:	3b01      	subs	r3, #1
    747e:	6133      	str	r3, [r6, #16]
    7480:	0021      	movs	r1, r4
    7482:	f7ff fe2a 	bl	70da <_Bfree>
    7486:	0030      	movs	r0, r6
    7488:	b005      	add	sp, #20
    748a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000748c <__mcmp>:
    748c:	6903      	ldr	r3, [r0, #16]
    748e:	690a      	ldr	r2, [r1, #16]
    7490:	b510      	push	{r4, lr}
    7492:	1a9b      	subs	r3, r3, r2
    7494:	0004      	movs	r4, r0
    7496:	1e18      	subs	r0, r3, #0
    7498:	d112      	bne.n	74c0 <__mcmp+0x34>
    749a:	0093      	lsls	r3, r2, #2
    749c:	3414      	adds	r4, #20
    749e:	3114      	adds	r1, #20
    74a0:	18e2      	adds	r2, r4, r3
    74a2:	18c9      	adds	r1, r1, r3
    74a4:	3a04      	subs	r2, #4
    74a6:	3904      	subs	r1, #4
    74a8:	6813      	ldr	r3, [r2, #0]
    74aa:	6808      	ldr	r0, [r1, #0]
    74ac:	4283      	cmp	r3, r0
    74ae:	d004      	beq.n	74ba <__mcmp+0x2e>
    74b0:	4283      	cmp	r3, r0
    74b2:	419b      	sbcs	r3, r3
    74b4:	2001      	movs	r0, #1
    74b6:	4318      	orrs	r0, r3
    74b8:	e002      	b.n	74c0 <__mcmp+0x34>
    74ba:	4294      	cmp	r4, r2
    74bc:	d3f2      	bcc.n	74a4 <__mcmp+0x18>
    74be:	2000      	movs	r0, #0
    74c0:	bd10      	pop	{r4, pc}

000074c2 <__mdiff>:
    74c2:	b5f0      	push	{r4, r5, r6, r7, lr}
    74c4:	000c      	movs	r4, r1
    74c6:	b085      	sub	sp, #20
    74c8:	0007      	movs	r7, r0
    74ca:	0011      	movs	r1, r2
    74cc:	0020      	movs	r0, r4
    74ce:	0015      	movs	r5, r2
    74d0:	f7ff ffdc 	bl	748c <__mcmp>
    74d4:	1e06      	subs	r6, r0, #0
    74d6:	d107      	bne.n	74e8 <__mdiff+0x26>
    74d8:	0001      	movs	r1, r0
    74da:	0038      	movs	r0, r7
    74dc:	f7ff fdc5 	bl	706a <_Balloc>
    74e0:	2301      	movs	r3, #1
    74e2:	6146      	str	r6, [r0, #20]
    74e4:	6103      	str	r3, [r0, #16]
    74e6:	e055      	b.n	7594 <__mdiff+0xd2>
    74e8:	2300      	movs	r3, #0
    74ea:	9301      	str	r3, [sp, #4]
    74ec:	4298      	cmp	r0, r3
    74ee:	da04      	bge.n	74fa <__mdiff+0x38>
    74f0:	0023      	movs	r3, r4
    74f2:	002c      	movs	r4, r5
    74f4:	001d      	movs	r5, r3
    74f6:	2301      	movs	r3, #1
    74f8:	9301      	str	r3, [sp, #4]
    74fa:	6861      	ldr	r1, [r4, #4]
    74fc:	0038      	movs	r0, r7
    74fe:	f7ff fdb4 	bl	706a <_Balloc>
    7502:	9b01      	ldr	r3, [sp, #4]
    7504:	6926      	ldr	r6, [r4, #16]
    7506:	002f      	movs	r7, r5
    7508:	60c3      	str	r3, [r0, #12]
    750a:	3414      	adds	r4, #20
    750c:	00b3      	lsls	r3, r6, #2
    750e:	18e3      	adds	r3, r4, r3
    7510:	0002      	movs	r2, r0
    7512:	9302      	str	r3, [sp, #8]
    7514:	692b      	ldr	r3, [r5, #16]
    7516:	2500      	movs	r5, #0
    7518:	3714      	adds	r7, #20
    751a:	009b      	lsls	r3, r3, #2
    751c:	18fb      	adds	r3, r7, r3
    751e:	9303      	str	r3, [sp, #12]
    7520:	3214      	adds	r2, #20
    7522:	cc08      	ldmia	r4!, {r3}
    7524:	4669      	mov	r1, sp
    7526:	469c      	mov	ip, r3
    7528:	cf08      	ldmia	r7!, {r3}
    752a:	3204      	adds	r2, #4
    752c:	9300      	str	r3, [sp, #0]
    752e:	4663      	mov	r3, ip
    7530:	808b      	strh	r3, [r1, #4]
    7532:	888b      	ldrh	r3, [r1, #4]
    7534:	195d      	adds	r5, r3, r5
    7536:	9b00      	ldr	r3, [sp, #0]
    7538:	b29b      	uxth	r3, r3
    753a:	1aeb      	subs	r3, r5, r3
    753c:	4665      	mov	r5, ip
    753e:	9301      	str	r3, [sp, #4]
    7540:	9b00      	ldr	r3, [sp, #0]
    7542:	0c2d      	lsrs	r5, r5, #16
    7544:	0c19      	lsrs	r1, r3, #16
    7546:	9b01      	ldr	r3, [sp, #4]
    7548:	1a69      	subs	r1, r5, r1
    754a:	141d      	asrs	r5, r3, #16
    754c:	1f13      	subs	r3, r2, #4
    754e:	469c      	mov	ip, r3
    7550:	466b      	mov	r3, sp
    7552:	1949      	adds	r1, r1, r5
    7554:	889b      	ldrh	r3, [r3, #4]
    7556:	140d      	asrs	r5, r1, #16
    7558:	0409      	lsls	r1, r1, #16
    755a:	430b      	orrs	r3, r1
    755c:	4661      	mov	r1, ip
    755e:	600b      	str	r3, [r1, #0]
    7560:	9b03      	ldr	r3, [sp, #12]
    7562:	42bb      	cmp	r3, r7
    7564:	d8dd      	bhi.n	7522 <__mdiff+0x60>
    7566:	9902      	ldr	r1, [sp, #8]
    7568:	0013      	movs	r3, r2
    756a:	428c      	cmp	r4, r1
    756c:	d20b      	bcs.n	7586 <__mdiff+0xc4>
    756e:	cc02      	ldmia	r4!, {r1}
    7570:	b28b      	uxth	r3, r1
    7572:	195b      	adds	r3, r3, r5
    7574:	141d      	asrs	r5, r3, #16
    7576:	0c09      	lsrs	r1, r1, #16
    7578:	1949      	adds	r1, r1, r5
    757a:	140d      	asrs	r5, r1, #16
    757c:	b29b      	uxth	r3, r3
    757e:	0409      	lsls	r1, r1, #16
    7580:	430b      	orrs	r3, r1
    7582:	c208      	stmia	r2!, {r3}
    7584:	e7ef      	b.n	7566 <__mdiff+0xa4>
    7586:	3b04      	subs	r3, #4
    7588:	681a      	ldr	r2, [r3, #0]
    758a:	2a00      	cmp	r2, #0
    758c:	d101      	bne.n	7592 <__mdiff+0xd0>
    758e:	3e01      	subs	r6, #1
    7590:	e7f9      	b.n	7586 <__mdiff+0xc4>
    7592:	6106      	str	r6, [r0, #16]
    7594:	b005      	add	sp, #20
    7596:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007598 <__d2b>:
    7598:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    759a:	001d      	movs	r5, r3
    759c:	2101      	movs	r1, #1
    759e:	9f08      	ldr	r7, [sp, #32]
    75a0:	0014      	movs	r4, r2
    75a2:	f7ff fd62 	bl	706a <_Balloc>
    75a6:	032b      	lsls	r3, r5, #12
    75a8:	006d      	lsls	r5, r5, #1
    75aa:	0006      	movs	r6, r0
    75ac:	0b1b      	lsrs	r3, r3, #12
    75ae:	0d6d      	lsrs	r5, r5, #21
    75b0:	d002      	beq.n	75b8 <__d2b+0x20>
    75b2:	2280      	movs	r2, #128	; 0x80
    75b4:	0352      	lsls	r2, r2, #13
    75b6:	4313      	orrs	r3, r2
    75b8:	9301      	str	r3, [sp, #4]
    75ba:	2c00      	cmp	r4, #0
    75bc:	d018      	beq.n	75f0 <__d2b+0x58>
    75be:	4668      	mov	r0, sp
    75c0:	9400      	str	r4, [sp, #0]
    75c2:	f7ff fdfb 	bl	71bc <__lo0bits>
    75c6:	9c00      	ldr	r4, [sp, #0]
    75c8:	2800      	cmp	r0, #0
    75ca:	d009      	beq.n	75e0 <__d2b+0x48>
    75cc:	9b01      	ldr	r3, [sp, #4]
    75ce:	2120      	movs	r1, #32
    75d0:	001a      	movs	r2, r3
    75d2:	1a09      	subs	r1, r1, r0
    75d4:	408a      	lsls	r2, r1
    75d6:	40c3      	lsrs	r3, r0
    75d8:	4322      	orrs	r2, r4
    75da:	6172      	str	r2, [r6, #20]
    75dc:	9301      	str	r3, [sp, #4]
    75de:	e000      	b.n	75e2 <__d2b+0x4a>
    75e0:	6174      	str	r4, [r6, #20]
    75e2:	9c01      	ldr	r4, [sp, #4]
    75e4:	61b4      	str	r4, [r6, #24]
    75e6:	1e63      	subs	r3, r4, #1
    75e8:	419c      	sbcs	r4, r3
    75ea:	3401      	adds	r4, #1
    75ec:	6134      	str	r4, [r6, #16]
    75ee:	e007      	b.n	7600 <__d2b+0x68>
    75f0:	a801      	add	r0, sp, #4
    75f2:	f7ff fde3 	bl	71bc <__lo0bits>
    75f6:	2401      	movs	r4, #1
    75f8:	9b01      	ldr	r3, [sp, #4]
    75fa:	6134      	str	r4, [r6, #16]
    75fc:	6173      	str	r3, [r6, #20]
    75fe:	3020      	adds	r0, #32
    7600:	2d00      	cmp	r5, #0
    7602:	d006      	beq.n	7612 <__d2b+0x7a>
    7604:	4b0b      	ldr	r3, [pc, #44]	; (7634 <__d2b+0x9c>)
    7606:	18ed      	adds	r5, r5, r3
    7608:	2335      	movs	r3, #53	; 0x35
    760a:	182d      	adds	r5, r5, r0
    760c:	603d      	str	r5, [r7, #0]
    760e:	1a18      	subs	r0, r3, r0
    7610:	e00b      	b.n	762a <__d2b+0x92>
    7612:	4b09      	ldr	r3, [pc, #36]	; (7638 <__d2b+0xa0>)
    7614:	18c0      	adds	r0, r0, r3
    7616:	4b09      	ldr	r3, [pc, #36]	; (763c <__d2b+0xa4>)
    7618:	6038      	str	r0, [r7, #0]
    761a:	18e3      	adds	r3, r4, r3
    761c:	009b      	lsls	r3, r3, #2
    761e:	18f3      	adds	r3, r6, r3
    7620:	6958      	ldr	r0, [r3, #20]
    7622:	f7ff fdb0 	bl	7186 <__hi0bits>
    7626:	0164      	lsls	r4, r4, #5
    7628:	1a20      	subs	r0, r4, r0
    762a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    762c:	6018      	str	r0, [r3, #0]
    762e:	0030      	movs	r0, r6
    7630:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7632:	46c0      	nop			; (mov r8, r8)
    7634:	fffffbcd 	.word	0xfffffbcd
    7638:	fffffbce 	.word	0xfffffbce
    763c:	3fffffff 	.word	0x3fffffff

00007640 <_calloc_r>:
    7640:	434a      	muls	r2, r1
    7642:	b570      	push	{r4, r5, r6, lr}
    7644:	0011      	movs	r1, r2
    7646:	0014      	movs	r4, r2
    7648:	f000 f84e 	bl	76e8 <_malloc_r>
    764c:	1e05      	subs	r5, r0, #0
    764e:	d003      	beq.n	7658 <_calloc_r+0x18>
    7650:	0022      	movs	r2, r4
    7652:	2100      	movs	r1, #0
    7654:	f7fd fdd3 	bl	51fe <memset>
    7658:	0028      	movs	r0, r5
    765a:	bd70      	pop	{r4, r5, r6, pc}

0000765c <_free_r>:
    765c:	b530      	push	{r4, r5, lr}
    765e:	2900      	cmp	r1, #0
    7660:	d03e      	beq.n	76e0 <_free_r+0x84>
    7662:	3904      	subs	r1, #4
    7664:	680b      	ldr	r3, [r1, #0]
    7666:	2b00      	cmp	r3, #0
    7668:	da00      	bge.n	766c <_free_r+0x10>
    766a:	18c9      	adds	r1, r1, r3
    766c:	4a1d      	ldr	r2, [pc, #116]	; (76e4 <_free_r+0x88>)
    766e:	6813      	ldr	r3, [r2, #0]
    7670:	0014      	movs	r4, r2
    7672:	2b00      	cmp	r3, #0
    7674:	d102      	bne.n	767c <_free_r+0x20>
    7676:	604b      	str	r3, [r1, #4]
    7678:	6011      	str	r1, [r2, #0]
    767a:	e031      	b.n	76e0 <_free_r+0x84>
    767c:	428b      	cmp	r3, r1
    767e:	d90d      	bls.n	769c <_free_r+0x40>
    7680:	680a      	ldr	r2, [r1, #0]
    7682:	1888      	adds	r0, r1, r2
    7684:	4283      	cmp	r3, r0
    7686:	d103      	bne.n	7690 <_free_r+0x34>
    7688:	6818      	ldr	r0, [r3, #0]
    768a:	685b      	ldr	r3, [r3, #4]
    768c:	1882      	adds	r2, r0, r2
    768e:	600a      	str	r2, [r1, #0]
    7690:	604b      	str	r3, [r1, #4]
    7692:	6021      	str	r1, [r4, #0]
    7694:	e024      	b.n	76e0 <_free_r+0x84>
    7696:	428a      	cmp	r2, r1
    7698:	d803      	bhi.n	76a2 <_free_r+0x46>
    769a:	0013      	movs	r3, r2
    769c:	685a      	ldr	r2, [r3, #4]
    769e:	2a00      	cmp	r2, #0
    76a0:	d1f9      	bne.n	7696 <_free_r+0x3a>
    76a2:	681d      	ldr	r5, [r3, #0]
    76a4:	195c      	adds	r4, r3, r5
    76a6:	428c      	cmp	r4, r1
    76a8:	d10b      	bne.n	76c2 <_free_r+0x66>
    76aa:	6809      	ldr	r1, [r1, #0]
    76ac:	1869      	adds	r1, r5, r1
    76ae:	1858      	adds	r0, r3, r1
    76b0:	6019      	str	r1, [r3, #0]
    76b2:	4282      	cmp	r2, r0
    76b4:	d114      	bne.n	76e0 <_free_r+0x84>
    76b6:	6810      	ldr	r0, [r2, #0]
    76b8:	6852      	ldr	r2, [r2, #4]
    76ba:	1841      	adds	r1, r0, r1
    76bc:	6019      	str	r1, [r3, #0]
    76be:	605a      	str	r2, [r3, #4]
    76c0:	e00e      	b.n	76e0 <_free_r+0x84>
    76c2:	428c      	cmp	r4, r1
    76c4:	d902      	bls.n	76cc <_free_r+0x70>
    76c6:	230c      	movs	r3, #12
    76c8:	6003      	str	r3, [r0, #0]
    76ca:	e009      	b.n	76e0 <_free_r+0x84>
    76cc:	6808      	ldr	r0, [r1, #0]
    76ce:	180c      	adds	r4, r1, r0
    76d0:	42a2      	cmp	r2, r4
    76d2:	d103      	bne.n	76dc <_free_r+0x80>
    76d4:	6814      	ldr	r4, [r2, #0]
    76d6:	6852      	ldr	r2, [r2, #4]
    76d8:	1820      	adds	r0, r4, r0
    76da:	6008      	str	r0, [r1, #0]
    76dc:	604a      	str	r2, [r1, #4]
    76de:	6059      	str	r1, [r3, #4]
    76e0:	bd30      	pop	{r4, r5, pc}
    76e2:	46c0      	nop			; (mov r8, r8)
    76e4:	2000078c 	.word	0x2000078c

000076e8 <_malloc_r>:
    76e8:	2303      	movs	r3, #3
    76ea:	b570      	push	{r4, r5, r6, lr}
    76ec:	1ccd      	adds	r5, r1, #3
    76ee:	439d      	bics	r5, r3
    76f0:	3508      	adds	r5, #8
    76f2:	0006      	movs	r6, r0
    76f4:	2d0c      	cmp	r5, #12
    76f6:	d201      	bcs.n	76fc <_malloc_r+0x14>
    76f8:	250c      	movs	r5, #12
    76fa:	e005      	b.n	7708 <_malloc_r+0x20>
    76fc:	2d00      	cmp	r5, #0
    76fe:	da03      	bge.n	7708 <_malloc_r+0x20>
    7700:	230c      	movs	r3, #12
    7702:	2000      	movs	r0, #0
    7704:	6033      	str	r3, [r6, #0]
    7706:	e040      	b.n	778a <_malloc_r+0xa2>
    7708:	42a9      	cmp	r1, r5
    770a:	d8f9      	bhi.n	7700 <_malloc_r+0x18>
    770c:	4b1f      	ldr	r3, [pc, #124]	; (778c <_malloc_r+0xa4>)
    770e:	681c      	ldr	r4, [r3, #0]
    7710:	001a      	movs	r2, r3
    7712:	0021      	movs	r1, r4
    7714:	2900      	cmp	r1, #0
    7716:	d013      	beq.n	7740 <_malloc_r+0x58>
    7718:	680b      	ldr	r3, [r1, #0]
    771a:	1b5b      	subs	r3, r3, r5
    771c:	d40d      	bmi.n	773a <_malloc_r+0x52>
    771e:	2b0b      	cmp	r3, #11
    7720:	d902      	bls.n	7728 <_malloc_r+0x40>
    7722:	600b      	str	r3, [r1, #0]
    7724:	18cc      	adds	r4, r1, r3
    7726:	e01e      	b.n	7766 <_malloc_r+0x7e>
    7728:	428c      	cmp	r4, r1
    772a:	d102      	bne.n	7732 <_malloc_r+0x4a>
    772c:	6863      	ldr	r3, [r4, #4]
    772e:	6013      	str	r3, [r2, #0]
    7730:	e01a      	b.n	7768 <_malloc_r+0x80>
    7732:	684b      	ldr	r3, [r1, #4]
    7734:	6063      	str	r3, [r4, #4]
    7736:	000c      	movs	r4, r1
    7738:	e016      	b.n	7768 <_malloc_r+0x80>
    773a:	000c      	movs	r4, r1
    773c:	6849      	ldr	r1, [r1, #4]
    773e:	e7e9      	b.n	7714 <_malloc_r+0x2c>
    7740:	4c13      	ldr	r4, [pc, #76]	; (7790 <_malloc_r+0xa8>)
    7742:	6823      	ldr	r3, [r4, #0]
    7744:	2b00      	cmp	r3, #0
    7746:	d103      	bne.n	7750 <_malloc_r+0x68>
    7748:	0030      	movs	r0, r6
    774a:	f000 f99d 	bl	7a88 <_sbrk_r>
    774e:	6020      	str	r0, [r4, #0]
    7750:	0029      	movs	r1, r5
    7752:	0030      	movs	r0, r6
    7754:	f000 f998 	bl	7a88 <_sbrk_r>
    7758:	1c43      	adds	r3, r0, #1
    775a:	d0d1      	beq.n	7700 <_malloc_r+0x18>
    775c:	2303      	movs	r3, #3
    775e:	1cc4      	adds	r4, r0, #3
    7760:	439c      	bics	r4, r3
    7762:	42a0      	cmp	r0, r4
    7764:	d10a      	bne.n	777c <_malloc_r+0x94>
    7766:	6025      	str	r5, [r4, #0]
    7768:	0020      	movs	r0, r4
    776a:	2207      	movs	r2, #7
    776c:	300b      	adds	r0, #11
    776e:	1d23      	adds	r3, r4, #4
    7770:	4390      	bics	r0, r2
    7772:	1ac3      	subs	r3, r0, r3
    7774:	d009      	beq.n	778a <_malloc_r+0xa2>
    7776:	425a      	negs	r2, r3
    7778:	50e2      	str	r2, [r4, r3]
    777a:	e006      	b.n	778a <_malloc_r+0xa2>
    777c:	1a21      	subs	r1, r4, r0
    777e:	0030      	movs	r0, r6
    7780:	f000 f982 	bl	7a88 <_sbrk_r>
    7784:	1c43      	adds	r3, r0, #1
    7786:	d1ee      	bne.n	7766 <_malloc_r+0x7e>
    7788:	e7ba      	b.n	7700 <_malloc_r+0x18>
    778a:	bd70      	pop	{r4, r5, r6, pc}
    778c:	2000078c 	.word	0x2000078c
    7790:	20000788 	.word	0x20000788

00007794 <__sfputc_r>:
    7794:	6893      	ldr	r3, [r2, #8]
    7796:	b510      	push	{r4, lr}
    7798:	3b01      	subs	r3, #1
    779a:	6093      	str	r3, [r2, #8]
    779c:	2b00      	cmp	r3, #0
    779e:	da05      	bge.n	77ac <__sfputc_r+0x18>
    77a0:	6994      	ldr	r4, [r2, #24]
    77a2:	42a3      	cmp	r3, r4
    77a4:	db08      	blt.n	77b8 <__sfputc_r+0x24>
    77a6:	b2cb      	uxtb	r3, r1
    77a8:	2b0a      	cmp	r3, #10
    77aa:	d005      	beq.n	77b8 <__sfputc_r+0x24>
    77ac:	6813      	ldr	r3, [r2, #0]
    77ae:	1c58      	adds	r0, r3, #1
    77b0:	6010      	str	r0, [r2, #0]
    77b2:	7019      	strb	r1, [r3, #0]
    77b4:	b2c8      	uxtb	r0, r1
    77b6:	e001      	b.n	77bc <__sfputc_r+0x28>
    77b8:	f7fe fb38 	bl	5e2c <__swbuf_r>
    77bc:	bd10      	pop	{r4, pc}

000077be <__sfputs_r>:
    77be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    77c0:	0006      	movs	r6, r0
    77c2:	000f      	movs	r7, r1
    77c4:	0014      	movs	r4, r2
    77c6:	18d5      	adds	r5, r2, r3
    77c8:	42ac      	cmp	r4, r5
    77ca:	d008      	beq.n	77de <__sfputs_r+0x20>
    77cc:	7821      	ldrb	r1, [r4, #0]
    77ce:	003a      	movs	r2, r7
    77d0:	0030      	movs	r0, r6
    77d2:	f7ff ffdf 	bl	7794 <__sfputc_r>
    77d6:	3401      	adds	r4, #1
    77d8:	1c43      	adds	r3, r0, #1
    77da:	d1f5      	bne.n	77c8 <__sfputs_r+0xa>
    77dc:	e000      	b.n	77e0 <__sfputs_r+0x22>
    77de:	2000      	movs	r0, #0
    77e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000077e4 <_vfiprintf_r>:
    77e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    77e6:	b09f      	sub	sp, #124	; 0x7c
    77e8:	0006      	movs	r6, r0
    77ea:	000f      	movs	r7, r1
    77ec:	9202      	str	r2, [sp, #8]
    77ee:	9305      	str	r3, [sp, #20]
    77f0:	2800      	cmp	r0, #0
    77f2:	d004      	beq.n	77fe <_vfiprintf_r+0x1a>
    77f4:	6983      	ldr	r3, [r0, #24]
    77f6:	2b00      	cmp	r3, #0
    77f8:	d101      	bne.n	77fe <_vfiprintf_r+0x1a>
    77fa:	f7ff fb25 	bl	6e48 <__sinit>
    77fe:	4b7f      	ldr	r3, [pc, #508]	; (79fc <_vfiprintf_r+0x218>)
    7800:	429f      	cmp	r7, r3
    7802:	d101      	bne.n	7808 <_vfiprintf_r+0x24>
    7804:	6877      	ldr	r7, [r6, #4]
    7806:	e008      	b.n	781a <_vfiprintf_r+0x36>
    7808:	4b7d      	ldr	r3, [pc, #500]	; (7a00 <_vfiprintf_r+0x21c>)
    780a:	429f      	cmp	r7, r3
    780c:	d101      	bne.n	7812 <_vfiprintf_r+0x2e>
    780e:	68b7      	ldr	r7, [r6, #8]
    7810:	e003      	b.n	781a <_vfiprintf_r+0x36>
    7812:	4b7c      	ldr	r3, [pc, #496]	; (7a04 <_vfiprintf_r+0x220>)
    7814:	429f      	cmp	r7, r3
    7816:	d100      	bne.n	781a <_vfiprintf_r+0x36>
    7818:	68f7      	ldr	r7, [r6, #12]
    781a:	89bb      	ldrh	r3, [r7, #12]
    781c:	071b      	lsls	r3, r3, #28
    781e:	d50a      	bpl.n	7836 <_vfiprintf_r+0x52>
    7820:	693b      	ldr	r3, [r7, #16]
    7822:	2b00      	cmp	r3, #0
    7824:	d007      	beq.n	7836 <_vfiprintf_r+0x52>
    7826:	2300      	movs	r3, #0
    7828:	ad06      	add	r5, sp, #24
    782a:	616b      	str	r3, [r5, #20]
    782c:	3320      	adds	r3, #32
    782e:	766b      	strb	r3, [r5, #25]
    7830:	3310      	adds	r3, #16
    7832:	76ab      	strb	r3, [r5, #26]
    7834:	e03d      	b.n	78b2 <_vfiprintf_r+0xce>
    7836:	0039      	movs	r1, r7
    7838:	0030      	movs	r0, r6
    783a:	f7fe fb4f 	bl	5edc <__swsetup_r>
    783e:	2800      	cmp	r0, #0
    7840:	d0f1      	beq.n	7826 <_vfiprintf_r+0x42>
    7842:	2001      	movs	r0, #1
    7844:	4240      	negs	r0, r0
    7846:	e0d6      	b.n	79f6 <_vfiprintf_r+0x212>
    7848:	9a05      	ldr	r2, [sp, #20]
    784a:	1d11      	adds	r1, r2, #4
    784c:	6812      	ldr	r2, [r2, #0]
    784e:	9105      	str	r1, [sp, #20]
    7850:	2a00      	cmp	r2, #0
    7852:	da00      	bge.n	7856 <_vfiprintf_r+0x72>
    7854:	e07f      	b.n	7956 <_vfiprintf_r+0x172>
    7856:	9209      	str	r2, [sp, #36]	; 0x24
    7858:	3401      	adds	r4, #1
    785a:	7823      	ldrb	r3, [r4, #0]
    785c:	2b2e      	cmp	r3, #46	; 0x2e
    785e:	d100      	bne.n	7862 <_vfiprintf_r+0x7e>
    7860:	e08d      	b.n	797e <_vfiprintf_r+0x19a>
    7862:	7821      	ldrb	r1, [r4, #0]
    7864:	2203      	movs	r2, #3
    7866:	4868      	ldr	r0, [pc, #416]	; (7a08 <_vfiprintf_r+0x224>)
    7868:	f7ff fbf4 	bl	7054 <memchr>
    786c:	2800      	cmp	r0, #0
    786e:	d007      	beq.n	7880 <_vfiprintf_r+0x9c>
    7870:	4b65      	ldr	r3, [pc, #404]	; (7a08 <_vfiprintf_r+0x224>)
    7872:	682a      	ldr	r2, [r5, #0]
    7874:	1ac0      	subs	r0, r0, r3
    7876:	2340      	movs	r3, #64	; 0x40
    7878:	4083      	lsls	r3, r0
    787a:	4313      	orrs	r3, r2
    787c:	602b      	str	r3, [r5, #0]
    787e:	3401      	adds	r4, #1
    7880:	7821      	ldrb	r1, [r4, #0]
    7882:	1c63      	adds	r3, r4, #1
    7884:	2206      	movs	r2, #6
    7886:	4861      	ldr	r0, [pc, #388]	; (7a0c <_vfiprintf_r+0x228>)
    7888:	9302      	str	r3, [sp, #8]
    788a:	7629      	strb	r1, [r5, #24]
    788c:	f7ff fbe2 	bl	7054 <memchr>
    7890:	2800      	cmp	r0, #0
    7892:	d100      	bne.n	7896 <_vfiprintf_r+0xb2>
    7894:	e09d      	b.n	79d2 <_vfiprintf_r+0x1ee>
    7896:	4b5e      	ldr	r3, [pc, #376]	; (7a10 <_vfiprintf_r+0x22c>)
    7898:	2b00      	cmp	r3, #0
    789a:	d000      	beq.n	789e <_vfiprintf_r+0xba>
    789c:	e090      	b.n	79c0 <_vfiprintf_r+0x1dc>
    789e:	2207      	movs	r2, #7
    78a0:	9b05      	ldr	r3, [sp, #20]
    78a2:	3307      	adds	r3, #7
    78a4:	4393      	bics	r3, r2
    78a6:	3308      	adds	r3, #8
    78a8:	9305      	str	r3, [sp, #20]
    78aa:	696b      	ldr	r3, [r5, #20]
    78ac:	9a03      	ldr	r2, [sp, #12]
    78ae:	189b      	adds	r3, r3, r2
    78b0:	616b      	str	r3, [r5, #20]
    78b2:	9c02      	ldr	r4, [sp, #8]
    78b4:	7823      	ldrb	r3, [r4, #0]
    78b6:	2b00      	cmp	r3, #0
    78b8:	d104      	bne.n	78c4 <_vfiprintf_r+0xe0>
    78ba:	9b02      	ldr	r3, [sp, #8]
    78bc:	1ae3      	subs	r3, r4, r3
    78be:	9304      	str	r3, [sp, #16]
    78c0:	d012      	beq.n	78e8 <_vfiprintf_r+0x104>
    78c2:	e003      	b.n	78cc <_vfiprintf_r+0xe8>
    78c4:	2b25      	cmp	r3, #37	; 0x25
    78c6:	d0f8      	beq.n	78ba <_vfiprintf_r+0xd6>
    78c8:	3401      	adds	r4, #1
    78ca:	e7f3      	b.n	78b4 <_vfiprintf_r+0xd0>
    78cc:	9b04      	ldr	r3, [sp, #16]
    78ce:	9a02      	ldr	r2, [sp, #8]
    78d0:	0039      	movs	r1, r7
    78d2:	0030      	movs	r0, r6
    78d4:	f7ff ff73 	bl	77be <__sfputs_r>
    78d8:	1c43      	adds	r3, r0, #1
    78da:	d100      	bne.n	78de <_vfiprintf_r+0xfa>
    78dc:	e086      	b.n	79ec <_vfiprintf_r+0x208>
    78de:	696a      	ldr	r2, [r5, #20]
    78e0:	9b04      	ldr	r3, [sp, #16]
    78e2:	4694      	mov	ip, r2
    78e4:	4463      	add	r3, ip
    78e6:	616b      	str	r3, [r5, #20]
    78e8:	7823      	ldrb	r3, [r4, #0]
    78ea:	2b00      	cmp	r3, #0
    78ec:	d07e      	beq.n	79ec <_vfiprintf_r+0x208>
    78ee:	2201      	movs	r2, #1
    78f0:	2300      	movs	r3, #0
    78f2:	4252      	negs	r2, r2
    78f4:	606a      	str	r2, [r5, #4]
    78f6:	a902      	add	r1, sp, #8
    78f8:	3254      	adds	r2, #84	; 0x54
    78fa:	1852      	adds	r2, r2, r1
    78fc:	3401      	adds	r4, #1
    78fe:	602b      	str	r3, [r5, #0]
    7900:	60eb      	str	r3, [r5, #12]
    7902:	60ab      	str	r3, [r5, #8]
    7904:	7013      	strb	r3, [r2, #0]
    7906:	65ab      	str	r3, [r5, #88]	; 0x58
    7908:	7821      	ldrb	r1, [r4, #0]
    790a:	2205      	movs	r2, #5
    790c:	4841      	ldr	r0, [pc, #260]	; (7a14 <_vfiprintf_r+0x230>)
    790e:	f7ff fba1 	bl	7054 <memchr>
    7912:	2800      	cmp	r0, #0
    7914:	d008      	beq.n	7928 <_vfiprintf_r+0x144>
    7916:	4b3f      	ldr	r3, [pc, #252]	; (7a14 <_vfiprintf_r+0x230>)
    7918:	682a      	ldr	r2, [r5, #0]
    791a:	1ac0      	subs	r0, r0, r3
    791c:	2301      	movs	r3, #1
    791e:	4083      	lsls	r3, r0
    7920:	4313      	orrs	r3, r2
    7922:	602b      	str	r3, [r5, #0]
    7924:	3401      	adds	r4, #1
    7926:	e7ef      	b.n	7908 <_vfiprintf_r+0x124>
    7928:	682b      	ldr	r3, [r5, #0]
    792a:	06da      	lsls	r2, r3, #27
    792c:	d504      	bpl.n	7938 <_vfiprintf_r+0x154>
    792e:	2253      	movs	r2, #83	; 0x53
    7930:	2120      	movs	r1, #32
    7932:	a802      	add	r0, sp, #8
    7934:	1812      	adds	r2, r2, r0
    7936:	7011      	strb	r1, [r2, #0]
    7938:	071a      	lsls	r2, r3, #28
    793a:	d504      	bpl.n	7946 <_vfiprintf_r+0x162>
    793c:	2253      	movs	r2, #83	; 0x53
    793e:	212b      	movs	r1, #43	; 0x2b
    7940:	a802      	add	r0, sp, #8
    7942:	1812      	adds	r2, r2, r0
    7944:	7011      	strb	r1, [r2, #0]
    7946:	7822      	ldrb	r2, [r4, #0]
    7948:	2a2a      	cmp	r2, #42	; 0x2a
    794a:	d100      	bne.n	794e <_vfiprintf_r+0x16a>
    794c:	e77c      	b.n	7848 <_vfiprintf_r+0x64>
    794e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7950:	2000      	movs	r0, #0
    7952:	210a      	movs	r1, #10
    7954:	e005      	b.n	7962 <_vfiprintf_r+0x17e>
    7956:	4252      	negs	r2, r2
    7958:	60ea      	str	r2, [r5, #12]
    795a:	2202      	movs	r2, #2
    795c:	4313      	orrs	r3, r2
    795e:	602b      	str	r3, [r5, #0]
    7960:	e77a      	b.n	7858 <_vfiprintf_r+0x74>
    7962:	7822      	ldrb	r2, [r4, #0]
    7964:	3a30      	subs	r2, #48	; 0x30
    7966:	2a09      	cmp	r2, #9
    7968:	d804      	bhi.n	7974 <_vfiprintf_r+0x190>
    796a:	434b      	muls	r3, r1
    796c:	3401      	adds	r4, #1
    796e:	189b      	adds	r3, r3, r2
    7970:	2001      	movs	r0, #1
    7972:	e7f6      	b.n	7962 <_vfiprintf_r+0x17e>
    7974:	2800      	cmp	r0, #0
    7976:	d100      	bne.n	797a <_vfiprintf_r+0x196>
    7978:	e76f      	b.n	785a <_vfiprintf_r+0x76>
    797a:	9309      	str	r3, [sp, #36]	; 0x24
    797c:	e76d      	b.n	785a <_vfiprintf_r+0x76>
    797e:	7863      	ldrb	r3, [r4, #1]
    7980:	2b2a      	cmp	r3, #42	; 0x2a
    7982:	d10a      	bne.n	799a <_vfiprintf_r+0x1b6>
    7984:	9b05      	ldr	r3, [sp, #20]
    7986:	3402      	adds	r4, #2
    7988:	1d1a      	adds	r2, r3, #4
    798a:	681b      	ldr	r3, [r3, #0]
    798c:	9205      	str	r2, [sp, #20]
    798e:	2b00      	cmp	r3, #0
    7990:	da01      	bge.n	7996 <_vfiprintf_r+0x1b2>
    7992:	2301      	movs	r3, #1
    7994:	425b      	negs	r3, r3
    7996:	9307      	str	r3, [sp, #28]
    7998:	e763      	b.n	7862 <_vfiprintf_r+0x7e>
    799a:	2300      	movs	r3, #0
    799c:	200a      	movs	r0, #10
    799e:	001a      	movs	r2, r3
    79a0:	3401      	adds	r4, #1
    79a2:	606b      	str	r3, [r5, #4]
    79a4:	7821      	ldrb	r1, [r4, #0]
    79a6:	3930      	subs	r1, #48	; 0x30
    79a8:	2909      	cmp	r1, #9
    79aa:	d804      	bhi.n	79b6 <_vfiprintf_r+0x1d2>
    79ac:	4342      	muls	r2, r0
    79ae:	3401      	adds	r4, #1
    79b0:	1852      	adds	r2, r2, r1
    79b2:	2301      	movs	r3, #1
    79b4:	e7f6      	b.n	79a4 <_vfiprintf_r+0x1c0>
    79b6:	2b00      	cmp	r3, #0
    79b8:	d100      	bne.n	79bc <_vfiprintf_r+0x1d8>
    79ba:	e752      	b.n	7862 <_vfiprintf_r+0x7e>
    79bc:	9207      	str	r2, [sp, #28]
    79be:	e750      	b.n	7862 <_vfiprintf_r+0x7e>
    79c0:	ab05      	add	r3, sp, #20
    79c2:	9300      	str	r3, [sp, #0]
    79c4:	003a      	movs	r2, r7
    79c6:	4b14      	ldr	r3, [pc, #80]	; (7a18 <_vfiprintf_r+0x234>)
    79c8:	0029      	movs	r1, r5
    79ca:	0030      	movs	r0, r6
    79cc:	f7fd fcb6 	bl	533c <_printf_float>
    79d0:	e007      	b.n	79e2 <_vfiprintf_r+0x1fe>
    79d2:	ab05      	add	r3, sp, #20
    79d4:	9300      	str	r3, [sp, #0]
    79d6:	003a      	movs	r2, r7
    79d8:	4b0f      	ldr	r3, [pc, #60]	; (7a18 <_vfiprintf_r+0x234>)
    79da:	0029      	movs	r1, r5
    79dc:	0030      	movs	r0, r6
    79de:	f7fd ff6b 	bl	58b8 <_printf_i>
    79e2:	9003      	str	r0, [sp, #12]
    79e4:	9b03      	ldr	r3, [sp, #12]
    79e6:	3301      	adds	r3, #1
    79e8:	d000      	beq.n	79ec <_vfiprintf_r+0x208>
    79ea:	e75e      	b.n	78aa <_vfiprintf_r+0xc6>
    79ec:	89bb      	ldrh	r3, [r7, #12]
    79ee:	065b      	lsls	r3, r3, #25
    79f0:	d500      	bpl.n	79f4 <_vfiprintf_r+0x210>
    79f2:	e726      	b.n	7842 <_vfiprintf_r+0x5e>
    79f4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    79f6:	b01f      	add	sp, #124	; 0x7c
    79f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    79fa:	46c0      	nop			; (mov r8, r8)
    79fc:	0000a904 	.word	0x0000a904
    7a00:	0000a924 	.word	0x0000a924
    7a04:	0000a944 	.word	0x0000a944
    7a08:	0000aa72 	.word	0x0000aa72
    7a0c:	0000aa76 	.word	0x0000aa76
    7a10:	0000533d 	.word	0x0000533d
    7a14:	0000aa6c 	.word	0x0000aa6c
    7a18:	000077bf 	.word	0x000077bf

00007a1c <_putc_r>:
    7a1c:	b570      	push	{r4, r5, r6, lr}
    7a1e:	0006      	movs	r6, r0
    7a20:	000d      	movs	r5, r1
    7a22:	0014      	movs	r4, r2
    7a24:	2800      	cmp	r0, #0
    7a26:	d004      	beq.n	7a32 <_putc_r+0x16>
    7a28:	6983      	ldr	r3, [r0, #24]
    7a2a:	2b00      	cmp	r3, #0
    7a2c:	d101      	bne.n	7a32 <_putc_r+0x16>
    7a2e:	f7ff fa0b 	bl	6e48 <__sinit>
    7a32:	4b12      	ldr	r3, [pc, #72]	; (7a7c <_putc_r+0x60>)
    7a34:	429c      	cmp	r4, r3
    7a36:	d101      	bne.n	7a3c <_putc_r+0x20>
    7a38:	6874      	ldr	r4, [r6, #4]
    7a3a:	e008      	b.n	7a4e <_putc_r+0x32>
    7a3c:	4b10      	ldr	r3, [pc, #64]	; (7a80 <_putc_r+0x64>)
    7a3e:	429c      	cmp	r4, r3
    7a40:	d101      	bne.n	7a46 <_putc_r+0x2a>
    7a42:	68b4      	ldr	r4, [r6, #8]
    7a44:	e003      	b.n	7a4e <_putc_r+0x32>
    7a46:	4b0f      	ldr	r3, [pc, #60]	; (7a84 <_putc_r+0x68>)
    7a48:	429c      	cmp	r4, r3
    7a4a:	d100      	bne.n	7a4e <_putc_r+0x32>
    7a4c:	68f4      	ldr	r4, [r6, #12]
    7a4e:	68a3      	ldr	r3, [r4, #8]
    7a50:	3b01      	subs	r3, #1
    7a52:	60a3      	str	r3, [r4, #8]
    7a54:	2b00      	cmp	r3, #0
    7a56:	da05      	bge.n	7a64 <_putc_r+0x48>
    7a58:	69a2      	ldr	r2, [r4, #24]
    7a5a:	4293      	cmp	r3, r2
    7a5c:	db08      	blt.n	7a70 <_putc_r+0x54>
    7a5e:	b2eb      	uxtb	r3, r5
    7a60:	2b0a      	cmp	r3, #10
    7a62:	d005      	beq.n	7a70 <_putc_r+0x54>
    7a64:	6823      	ldr	r3, [r4, #0]
    7a66:	b2e8      	uxtb	r0, r5
    7a68:	1c5a      	adds	r2, r3, #1
    7a6a:	6022      	str	r2, [r4, #0]
    7a6c:	701d      	strb	r5, [r3, #0]
    7a6e:	e004      	b.n	7a7a <_putc_r+0x5e>
    7a70:	0022      	movs	r2, r4
    7a72:	0029      	movs	r1, r5
    7a74:	0030      	movs	r0, r6
    7a76:	f7fe f9d9 	bl	5e2c <__swbuf_r>
    7a7a:	bd70      	pop	{r4, r5, r6, pc}
    7a7c:	0000a904 	.word	0x0000a904
    7a80:	0000a924 	.word	0x0000a924
    7a84:	0000a944 	.word	0x0000a944

00007a88 <_sbrk_r>:
    7a88:	2300      	movs	r3, #0
    7a8a:	b570      	push	{r4, r5, r6, lr}
    7a8c:	4c06      	ldr	r4, [pc, #24]	; (7aa8 <_sbrk_r+0x20>)
    7a8e:	0005      	movs	r5, r0
    7a90:	0008      	movs	r0, r1
    7a92:	6023      	str	r3, [r4, #0]
    7a94:	f7fb f858 	bl	2b48 <_sbrk>
    7a98:	1c43      	adds	r3, r0, #1
    7a9a:	d103      	bne.n	7aa4 <_sbrk_r+0x1c>
    7a9c:	6823      	ldr	r3, [r4, #0]
    7a9e:	2b00      	cmp	r3, #0
    7aa0:	d000      	beq.n	7aa4 <_sbrk_r+0x1c>
    7aa2:	602b      	str	r3, [r5, #0]
    7aa4:	bd70      	pop	{r4, r5, r6, pc}
    7aa6:	46c0      	nop			; (mov r8, r8)
    7aa8:	20002270 	.word	0x20002270

00007aac <__sread>:
    7aac:	b570      	push	{r4, r5, r6, lr}
    7aae:	000c      	movs	r4, r1
    7ab0:	250e      	movs	r5, #14
    7ab2:	5f49      	ldrsh	r1, [r1, r5]
    7ab4:	f000 f8a4 	bl	7c00 <_read_r>
    7ab8:	2800      	cmp	r0, #0
    7aba:	db03      	blt.n	7ac4 <__sread+0x18>
    7abc:	6d63      	ldr	r3, [r4, #84]	; 0x54
    7abe:	181b      	adds	r3, r3, r0
    7ac0:	6563      	str	r3, [r4, #84]	; 0x54
    7ac2:	e003      	b.n	7acc <__sread+0x20>
    7ac4:	89a2      	ldrh	r2, [r4, #12]
    7ac6:	4b02      	ldr	r3, [pc, #8]	; (7ad0 <__sread+0x24>)
    7ac8:	4013      	ands	r3, r2
    7aca:	81a3      	strh	r3, [r4, #12]
    7acc:	bd70      	pop	{r4, r5, r6, pc}
    7ace:	46c0      	nop			; (mov r8, r8)
    7ad0:	ffffefff 	.word	0xffffefff

00007ad4 <__swrite>:
    7ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7ad6:	001f      	movs	r7, r3
    7ad8:	898b      	ldrh	r3, [r1, #12]
    7ada:	0005      	movs	r5, r0
    7adc:	000c      	movs	r4, r1
    7ade:	0016      	movs	r6, r2
    7ae0:	05db      	lsls	r3, r3, #23
    7ae2:	d505      	bpl.n	7af0 <__swrite+0x1c>
    7ae4:	230e      	movs	r3, #14
    7ae6:	5ec9      	ldrsh	r1, [r1, r3]
    7ae8:	2200      	movs	r2, #0
    7aea:	2302      	movs	r3, #2
    7aec:	f000 f874 	bl	7bd8 <_lseek_r>
    7af0:	89a2      	ldrh	r2, [r4, #12]
    7af2:	4b05      	ldr	r3, [pc, #20]	; (7b08 <__swrite+0x34>)
    7af4:	0028      	movs	r0, r5
    7af6:	4013      	ands	r3, r2
    7af8:	81a3      	strh	r3, [r4, #12]
    7afa:	0032      	movs	r2, r6
    7afc:	230e      	movs	r3, #14
    7afe:	5ee1      	ldrsh	r1, [r4, r3]
    7b00:	003b      	movs	r3, r7
    7b02:	f000 f81f 	bl	7b44 <_write_r>
    7b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7b08:	ffffefff 	.word	0xffffefff

00007b0c <__sseek>:
    7b0c:	b570      	push	{r4, r5, r6, lr}
    7b0e:	000c      	movs	r4, r1
    7b10:	250e      	movs	r5, #14
    7b12:	5f49      	ldrsh	r1, [r1, r5]
    7b14:	f000 f860 	bl	7bd8 <_lseek_r>
    7b18:	89a3      	ldrh	r3, [r4, #12]
    7b1a:	1c42      	adds	r2, r0, #1
    7b1c:	d103      	bne.n	7b26 <__sseek+0x1a>
    7b1e:	4a05      	ldr	r2, [pc, #20]	; (7b34 <__sseek+0x28>)
    7b20:	4013      	ands	r3, r2
    7b22:	81a3      	strh	r3, [r4, #12]
    7b24:	e004      	b.n	7b30 <__sseek+0x24>
    7b26:	2280      	movs	r2, #128	; 0x80
    7b28:	0152      	lsls	r2, r2, #5
    7b2a:	4313      	orrs	r3, r2
    7b2c:	81a3      	strh	r3, [r4, #12]
    7b2e:	6560      	str	r0, [r4, #84]	; 0x54
    7b30:	bd70      	pop	{r4, r5, r6, pc}
    7b32:	46c0      	nop			; (mov r8, r8)
    7b34:	ffffefff 	.word	0xffffefff

00007b38 <__sclose>:
    7b38:	b510      	push	{r4, lr}
    7b3a:	230e      	movs	r3, #14
    7b3c:	5ec9      	ldrsh	r1, [r1, r3]
    7b3e:	f000 f815 	bl	7b6c <_close_r>
    7b42:	bd10      	pop	{r4, pc}

00007b44 <_write_r>:
    7b44:	b570      	push	{r4, r5, r6, lr}
    7b46:	0005      	movs	r5, r0
    7b48:	0008      	movs	r0, r1
    7b4a:	0011      	movs	r1, r2
    7b4c:	2200      	movs	r2, #0
    7b4e:	4c06      	ldr	r4, [pc, #24]	; (7b68 <_write_r+0x24>)
    7b50:	6022      	str	r2, [r4, #0]
    7b52:	001a      	movs	r2, r3
    7b54:	f7fa ffd0 	bl	2af8 <_write>
    7b58:	1c43      	adds	r3, r0, #1
    7b5a:	d103      	bne.n	7b64 <_write_r+0x20>
    7b5c:	6823      	ldr	r3, [r4, #0]
    7b5e:	2b00      	cmp	r3, #0
    7b60:	d000      	beq.n	7b64 <_write_r+0x20>
    7b62:	602b      	str	r3, [r5, #0]
    7b64:	bd70      	pop	{r4, r5, r6, pc}
    7b66:	46c0      	nop			; (mov r8, r8)
    7b68:	20002270 	.word	0x20002270

00007b6c <_close_r>:
    7b6c:	2300      	movs	r3, #0
    7b6e:	b570      	push	{r4, r5, r6, lr}
    7b70:	4c06      	ldr	r4, [pc, #24]	; (7b8c <_close_r+0x20>)
    7b72:	0005      	movs	r5, r0
    7b74:	0008      	movs	r0, r1
    7b76:	6023      	str	r3, [r4, #0]
    7b78:	f7fa fff8 	bl	2b6c <_close>
    7b7c:	1c43      	adds	r3, r0, #1
    7b7e:	d103      	bne.n	7b88 <_close_r+0x1c>
    7b80:	6823      	ldr	r3, [r4, #0]
    7b82:	2b00      	cmp	r3, #0
    7b84:	d000      	beq.n	7b88 <_close_r+0x1c>
    7b86:	602b      	str	r3, [r5, #0]
    7b88:	bd70      	pop	{r4, r5, r6, pc}
    7b8a:	46c0      	nop			; (mov r8, r8)
    7b8c:	20002270 	.word	0x20002270

00007b90 <_fstat_r>:
    7b90:	2300      	movs	r3, #0
    7b92:	b570      	push	{r4, r5, r6, lr}
    7b94:	4c06      	ldr	r4, [pc, #24]	; (7bb0 <_fstat_r+0x20>)
    7b96:	0005      	movs	r5, r0
    7b98:	0008      	movs	r0, r1
    7b9a:	0011      	movs	r1, r2
    7b9c:	6023      	str	r3, [r4, #0]
    7b9e:	f7fa ffe9 	bl	2b74 <_fstat>
    7ba2:	1c43      	adds	r3, r0, #1
    7ba4:	d103      	bne.n	7bae <_fstat_r+0x1e>
    7ba6:	6823      	ldr	r3, [r4, #0]
    7ba8:	2b00      	cmp	r3, #0
    7baa:	d000      	beq.n	7bae <_fstat_r+0x1e>
    7bac:	602b      	str	r3, [r5, #0]
    7bae:	bd70      	pop	{r4, r5, r6, pc}
    7bb0:	20002270 	.word	0x20002270

00007bb4 <_isatty_r>:
    7bb4:	2300      	movs	r3, #0
    7bb6:	b570      	push	{r4, r5, r6, lr}
    7bb8:	4c06      	ldr	r4, [pc, #24]	; (7bd4 <_isatty_r+0x20>)
    7bba:	0005      	movs	r5, r0
    7bbc:	0008      	movs	r0, r1
    7bbe:	6023      	str	r3, [r4, #0]
    7bc0:	f7fa ffde 	bl	2b80 <_isatty>
    7bc4:	1c43      	adds	r3, r0, #1
    7bc6:	d103      	bne.n	7bd0 <_isatty_r+0x1c>
    7bc8:	6823      	ldr	r3, [r4, #0]
    7bca:	2b00      	cmp	r3, #0
    7bcc:	d000      	beq.n	7bd0 <_isatty_r+0x1c>
    7bce:	602b      	str	r3, [r5, #0]
    7bd0:	bd70      	pop	{r4, r5, r6, pc}
    7bd2:	46c0      	nop			; (mov r8, r8)
    7bd4:	20002270 	.word	0x20002270

00007bd8 <_lseek_r>:
    7bd8:	b570      	push	{r4, r5, r6, lr}
    7bda:	0005      	movs	r5, r0
    7bdc:	0008      	movs	r0, r1
    7bde:	0011      	movs	r1, r2
    7be0:	2200      	movs	r2, #0
    7be2:	4c06      	ldr	r4, [pc, #24]	; (7bfc <_lseek_r+0x24>)
    7be4:	6022      	str	r2, [r4, #0]
    7be6:	001a      	movs	r2, r3
    7be8:	f7fa ffcc 	bl	2b84 <_lseek>
    7bec:	1c43      	adds	r3, r0, #1
    7bee:	d103      	bne.n	7bf8 <_lseek_r+0x20>
    7bf0:	6823      	ldr	r3, [r4, #0]
    7bf2:	2b00      	cmp	r3, #0
    7bf4:	d000      	beq.n	7bf8 <_lseek_r+0x20>
    7bf6:	602b      	str	r3, [r5, #0]
    7bf8:	bd70      	pop	{r4, r5, r6, pc}
    7bfa:	46c0      	nop			; (mov r8, r8)
    7bfc:	20002270 	.word	0x20002270

00007c00 <_read_r>:
    7c00:	b570      	push	{r4, r5, r6, lr}
    7c02:	0005      	movs	r5, r0
    7c04:	0008      	movs	r0, r1
    7c06:	0011      	movs	r1, r2
    7c08:	2200      	movs	r2, #0
    7c0a:	4c06      	ldr	r4, [pc, #24]	; (7c24 <_read_r+0x24>)
    7c0c:	6022      	str	r2, [r4, #0]
    7c0e:	001a      	movs	r2, r3
    7c10:	f7fa ff52 	bl	2ab8 <_read>
    7c14:	1c43      	adds	r3, r0, #1
    7c16:	d103      	bne.n	7c20 <_read_r+0x20>
    7c18:	6823      	ldr	r3, [r4, #0]
    7c1a:	2b00      	cmp	r3, #0
    7c1c:	d000      	beq.n	7c20 <_read_r+0x20>
    7c1e:	602b      	str	r3, [r5, #0]
    7c20:	bd70      	pop	{r4, r5, r6, pc}
    7c22:	46c0      	nop			; (mov r8, r8)
    7c24:	20002270 	.word	0x20002270

00007c28 <__gnu_thumb1_case_uqi>:
    7c28:	b402      	push	{r1}
    7c2a:	4671      	mov	r1, lr
    7c2c:	0849      	lsrs	r1, r1, #1
    7c2e:	0049      	lsls	r1, r1, #1
    7c30:	5c09      	ldrb	r1, [r1, r0]
    7c32:	0049      	lsls	r1, r1, #1
    7c34:	448e      	add	lr, r1
    7c36:	bc02      	pop	{r1}
    7c38:	4770      	bx	lr
    7c3a:	46c0      	nop			; (mov r8, r8)

00007c3c <__aeabi_uidiv>:
    7c3c:	2200      	movs	r2, #0
    7c3e:	0843      	lsrs	r3, r0, #1
    7c40:	428b      	cmp	r3, r1
    7c42:	d374      	bcc.n	7d2e <__aeabi_uidiv+0xf2>
    7c44:	0903      	lsrs	r3, r0, #4
    7c46:	428b      	cmp	r3, r1
    7c48:	d35f      	bcc.n	7d0a <__aeabi_uidiv+0xce>
    7c4a:	0a03      	lsrs	r3, r0, #8
    7c4c:	428b      	cmp	r3, r1
    7c4e:	d344      	bcc.n	7cda <__aeabi_uidiv+0x9e>
    7c50:	0b03      	lsrs	r3, r0, #12
    7c52:	428b      	cmp	r3, r1
    7c54:	d328      	bcc.n	7ca8 <__aeabi_uidiv+0x6c>
    7c56:	0c03      	lsrs	r3, r0, #16
    7c58:	428b      	cmp	r3, r1
    7c5a:	d30d      	bcc.n	7c78 <__aeabi_uidiv+0x3c>
    7c5c:	22ff      	movs	r2, #255	; 0xff
    7c5e:	0209      	lsls	r1, r1, #8
    7c60:	ba12      	rev	r2, r2
    7c62:	0c03      	lsrs	r3, r0, #16
    7c64:	428b      	cmp	r3, r1
    7c66:	d302      	bcc.n	7c6e <__aeabi_uidiv+0x32>
    7c68:	1212      	asrs	r2, r2, #8
    7c6a:	0209      	lsls	r1, r1, #8
    7c6c:	d065      	beq.n	7d3a <__aeabi_uidiv+0xfe>
    7c6e:	0b03      	lsrs	r3, r0, #12
    7c70:	428b      	cmp	r3, r1
    7c72:	d319      	bcc.n	7ca8 <__aeabi_uidiv+0x6c>
    7c74:	e000      	b.n	7c78 <__aeabi_uidiv+0x3c>
    7c76:	0a09      	lsrs	r1, r1, #8
    7c78:	0bc3      	lsrs	r3, r0, #15
    7c7a:	428b      	cmp	r3, r1
    7c7c:	d301      	bcc.n	7c82 <__aeabi_uidiv+0x46>
    7c7e:	03cb      	lsls	r3, r1, #15
    7c80:	1ac0      	subs	r0, r0, r3
    7c82:	4152      	adcs	r2, r2
    7c84:	0b83      	lsrs	r3, r0, #14
    7c86:	428b      	cmp	r3, r1
    7c88:	d301      	bcc.n	7c8e <__aeabi_uidiv+0x52>
    7c8a:	038b      	lsls	r3, r1, #14
    7c8c:	1ac0      	subs	r0, r0, r3
    7c8e:	4152      	adcs	r2, r2
    7c90:	0b43      	lsrs	r3, r0, #13
    7c92:	428b      	cmp	r3, r1
    7c94:	d301      	bcc.n	7c9a <__aeabi_uidiv+0x5e>
    7c96:	034b      	lsls	r3, r1, #13
    7c98:	1ac0      	subs	r0, r0, r3
    7c9a:	4152      	adcs	r2, r2
    7c9c:	0b03      	lsrs	r3, r0, #12
    7c9e:	428b      	cmp	r3, r1
    7ca0:	d301      	bcc.n	7ca6 <__aeabi_uidiv+0x6a>
    7ca2:	030b      	lsls	r3, r1, #12
    7ca4:	1ac0      	subs	r0, r0, r3
    7ca6:	4152      	adcs	r2, r2
    7ca8:	0ac3      	lsrs	r3, r0, #11
    7caa:	428b      	cmp	r3, r1
    7cac:	d301      	bcc.n	7cb2 <__aeabi_uidiv+0x76>
    7cae:	02cb      	lsls	r3, r1, #11
    7cb0:	1ac0      	subs	r0, r0, r3
    7cb2:	4152      	adcs	r2, r2
    7cb4:	0a83      	lsrs	r3, r0, #10
    7cb6:	428b      	cmp	r3, r1
    7cb8:	d301      	bcc.n	7cbe <__aeabi_uidiv+0x82>
    7cba:	028b      	lsls	r3, r1, #10
    7cbc:	1ac0      	subs	r0, r0, r3
    7cbe:	4152      	adcs	r2, r2
    7cc0:	0a43      	lsrs	r3, r0, #9
    7cc2:	428b      	cmp	r3, r1
    7cc4:	d301      	bcc.n	7cca <__aeabi_uidiv+0x8e>
    7cc6:	024b      	lsls	r3, r1, #9
    7cc8:	1ac0      	subs	r0, r0, r3
    7cca:	4152      	adcs	r2, r2
    7ccc:	0a03      	lsrs	r3, r0, #8
    7cce:	428b      	cmp	r3, r1
    7cd0:	d301      	bcc.n	7cd6 <__aeabi_uidiv+0x9a>
    7cd2:	020b      	lsls	r3, r1, #8
    7cd4:	1ac0      	subs	r0, r0, r3
    7cd6:	4152      	adcs	r2, r2
    7cd8:	d2cd      	bcs.n	7c76 <__aeabi_uidiv+0x3a>
    7cda:	09c3      	lsrs	r3, r0, #7
    7cdc:	428b      	cmp	r3, r1
    7cde:	d301      	bcc.n	7ce4 <__aeabi_uidiv+0xa8>
    7ce0:	01cb      	lsls	r3, r1, #7
    7ce2:	1ac0      	subs	r0, r0, r3
    7ce4:	4152      	adcs	r2, r2
    7ce6:	0983      	lsrs	r3, r0, #6
    7ce8:	428b      	cmp	r3, r1
    7cea:	d301      	bcc.n	7cf0 <__aeabi_uidiv+0xb4>
    7cec:	018b      	lsls	r3, r1, #6
    7cee:	1ac0      	subs	r0, r0, r3
    7cf0:	4152      	adcs	r2, r2
    7cf2:	0943      	lsrs	r3, r0, #5
    7cf4:	428b      	cmp	r3, r1
    7cf6:	d301      	bcc.n	7cfc <__aeabi_uidiv+0xc0>
    7cf8:	014b      	lsls	r3, r1, #5
    7cfa:	1ac0      	subs	r0, r0, r3
    7cfc:	4152      	adcs	r2, r2
    7cfe:	0903      	lsrs	r3, r0, #4
    7d00:	428b      	cmp	r3, r1
    7d02:	d301      	bcc.n	7d08 <__aeabi_uidiv+0xcc>
    7d04:	010b      	lsls	r3, r1, #4
    7d06:	1ac0      	subs	r0, r0, r3
    7d08:	4152      	adcs	r2, r2
    7d0a:	08c3      	lsrs	r3, r0, #3
    7d0c:	428b      	cmp	r3, r1
    7d0e:	d301      	bcc.n	7d14 <__aeabi_uidiv+0xd8>
    7d10:	00cb      	lsls	r3, r1, #3
    7d12:	1ac0      	subs	r0, r0, r3
    7d14:	4152      	adcs	r2, r2
    7d16:	0883      	lsrs	r3, r0, #2
    7d18:	428b      	cmp	r3, r1
    7d1a:	d301      	bcc.n	7d20 <__aeabi_uidiv+0xe4>
    7d1c:	008b      	lsls	r3, r1, #2
    7d1e:	1ac0      	subs	r0, r0, r3
    7d20:	4152      	adcs	r2, r2
    7d22:	0843      	lsrs	r3, r0, #1
    7d24:	428b      	cmp	r3, r1
    7d26:	d301      	bcc.n	7d2c <__aeabi_uidiv+0xf0>
    7d28:	004b      	lsls	r3, r1, #1
    7d2a:	1ac0      	subs	r0, r0, r3
    7d2c:	4152      	adcs	r2, r2
    7d2e:	1a41      	subs	r1, r0, r1
    7d30:	d200      	bcs.n	7d34 <__aeabi_uidiv+0xf8>
    7d32:	4601      	mov	r1, r0
    7d34:	4152      	adcs	r2, r2
    7d36:	4610      	mov	r0, r2
    7d38:	4770      	bx	lr
    7d3a:	e7ff      	b.n	7d3c <__aeabi_uidiv+0x100>
    7d3c:	b501      	push	{r0, lr}
    7d3e:	2000      	movs	r0, #0
    7d40:	f000 f8f0 	bl	7f24 <__aeabi_idiv0>
    7d44:	bd02      	pop	{r1, pc}
    7d46:	46c0      	nop			; (mov r8, r8)

00007d48 <__aeabi_uidivmod>:
    7d48:	2900      	cmp	r1, #0
    7d4a:	d0f7      	beq.n	7d3c <__aeabi_uidiv+0x100>
    7d4c:	e776      	b.n	7c3c <__aeabi_uidiv>
    7d4e:	4770      	bx	lr

00007d50 <__aeabi_idiv>:
    7d50:	4603      	mov	r3, r0
    7d52:	430b      	orrs	r3, r1
    7d54:	d47f      	bmi.n	7e56 <__aeabi_idiv+0x106>
    7d56:	2200      	movs	r2, #0
    7d58:	0843      	lsrs	r3, r0, #1
    7d5a:	428b      	cmp	r3, r1
    7d5c:	d374      	bcc.n	7e48 <__aeabi_idiv+0xf8>
    7d5e:	0903      	lsrs	r3, r0, #4
    7d60:	428b      	cmp	r3, r1
    7d62:	d35f      	bcc.n	7e24 <__aeabi_idiv+0xd4>
    7d64:	0a03      	lsrs	r3, r0, #8
    7d66:	428b      	cmp	r3, r1
    7d68:	d344      	bcc.n	7df4 <__aeabi_idiv+0xa4>
    7d6a:	0b03      	lsrs	r3, r0, #12
    7d6c:	428b      	cmp	r3, r1
    7d6e:	d328      	bcc.n	7dc2 <__aeabi_idiv+0x72>
    7d70:	0c03      	lsrs	r3, r0, #16
    7d72:	428b      	cmp	r3, r1
    7d74:	d30d      	bcc.n	7d92 <__aeabi_idiv+0x42>
    7d76:	22ff      	movs	r2, #255	; 0xff
    7d78:	0209      	lsls	r1, r1, #8
    7d7a:	ba12      	rev	r2, r2
    7d7c:	0c03      	lsrs	r3, r0, #16
    7d7e:	428b      	cmp	r3, r1
    7d80:	d302      	bcc.n	7d88 <__aeabi_idiv+0x38>
    7d82:	1212      	asrs	r2, r2, #8
    7d84:	0209      	lsls	r1, r1, #8
    7d86:	d065      	beq.n	7e54 <__aeabi_idiv+0x104>
    7d88:	0b03      	lsrs	r3, r0, #12
    7d8a:	428b      	cmp	r3, r1
    7d8c:	d319      	bcc.n	7dc2 <__aeabi_idiv+0x72>
    7d8e:	e000      	b.n	7d92 <__aeabi_idiv+0x42>
    7d90:	0a09      	lsrs	r1, r1, #8
    7d92:	0bc3      	lsrs	r3, r0, #15
    7d94:	428b      	cmp	r3, r1
    7d96:	d301      	bcc.n	7d9c <__aeabi_idiv+0x4c>
    7d98:	03cb      	lsls	r3, r1, #15
    7d9a:	1ac0      	subs	r0, r0, r3
    7d9c:	4152      	adcs	r2, r2
    7d9e:	0b83      	lsrs	r3, r0, #14
    7da0:	428b      	cmp	r3, r1
    7da2:	d301      	bcc.n	7da8 <__aeabi_idiv+0x58>
    7da4:	038b      	lsls	r3, r1, #14
    7da6:	1ac0      	subs	r0, r0, r3
    7da8:	4152      	adcs	r2, r2
    7daa:	0b43      	lsrs	r3, r0, #13
    7dac:	428b      	cmp	r3, r1
    7dae:	d301      	bcc.n	7db4 <__aeabi_idiv+0x64>
    7db0:	034b      	lsls	r3, r1, #13
    7db2:	1ac0      	subs	r0, r0, r3
    7db4:	4152      	adcs	r2, r2
    7db6:	0b03      	lsrs	r3, r0, #12
    7db8:	428b      	cmp	r3, r1
    7dba:	d301      	bcc.n	7dc0 <__aeabi_idiv+0x70>
    7dbc:	030b      	lsls	r3, r1, #12
    7dbe:	1ac0      	subs	r0, r0, r3
    7dc0:	4152      	adcs	r2, r2
    7dc2:	0ac3      	lsrs	r3, r0, #11
    7dc4:	428b      	cmp	r3, r1
    7dc6:	d301      	bcc.n	7dcc <__aeabi_idiv+0x7c>
    7dc8:	02cb      	lsls	r3, r1, #11
    7dca:	1ac0      	subs	r0, r0, r3
    7dcc:	4152      	adcs	r2, r2
    7dce:	0a83      	lsrs	r3, r0, #10
    7dd0:	428b      	cmp	r3, r1
    7dd2:	d301      	bcc.n	7dd8 <__aeabi_idiv+0x88>
    7dd4:	028b      	lsls	r3, r1, #10
    7dd6:	1ac0      	subs	r0, r0, r3
    7dd8:	4152      	adcs	r2, r2
    7dda:	0a43      	lsrs	r3, r0, #9
    7ddc:	428b      	cmp	r3, r1
    7dde:	d301      	bcc.n	7de4 <__aeabi_idiv+0x94>
    7de0:	024b      	lsls	r3, r1, #9
    7de2:	1ac0      	subs	r0, r0, r3
    7de4:	4152      	adcs	r2, r2
    7de6:	0a03      	lsrs	r3, r0, #8
    7de8:	428b      	cmp	r3, r1
    7dea:	d301      	bcc.n	7df0 <__aeabi_idiv+0xa0>
    7dec:	020b      	lsls	r3, r1, #8
    7dee:	1ac0      	subs	r0, r0, r3
    7df0:	4152      	adcs	r2, r2
    7df2:	d2cd      	bcs.n	7d90 <__aeabi_idiv+0x40>
    7df4:	09c3      	lsrs	r3, r0, #7
    7df6:	428b      	cmp	r3, r1
    7df8:	d301      	bcc.n	7dfe <__aeabi_idiv+0xae>
    7dfa:	01cb      	lsls	r3, r1, #7
    7dfc:	1ac0      	subs	r0, r0, r3
    7dfe:	4152      	adcs	r2, r2
    7e00:	0983      	lsrs	r3, r0, #6
    7e02:	428b      	cmp	r3, r1
    7e04:	d301      	bcc.n	7e0a <__aeabi_idiv+0xba>
    7e06:	018b      	lsls	r3, r1, #6
    7e08:	1ac0      	subs	r0, r0, r3
    7e0a:	4152      	adcs	r2, r2
    7e0c:	0943      	lsrs	r3, r0, #5
    7e0e:	428b      	cmp	r3, r1
    7e10:	d301      	bcc.n	7e16 <__aeabi_idiv+0xc6>
    7e12:	014b      	lsls	r3, r1, #5
    7e14:	1ac0      	subs	r0, r0, r3
    7e16:	4152      	adcs	r2, r2
    7e18:	0903      	lsrs	r3, r0, #4
    7e1a:	428b      	cmp	r3, r1
    7e1c:	d301      	bcc.n	7e22 <__aeabi_idiv+0xd2>
    7e1e:	010b      	lsls	r3, r1, #4
    7e20:	1ac0      	subs	r0, r0, r3
    7e22:	4152      	adcs	r2, r2
    7e24:	08c3      	lsrs	r3, r0, #3
    7e26:	428b      	cmp	r3, r1
    7e28:	d301      	bcc.n	7e2e <__aeabi_idiv+0xde>
    7e2a:	00cb      	lsls	r3, r1, #3
    7e2c:	1ac0      	subs	r0, r0, r3
    7e2e:	4152      	adcs	r2, r2
    7e30:	0883      	lsrs	r3, r0, #2
    7e32:	428b      	cmp	r3, r1
    7e34:	d301      	bcc.n	7e3a <__aeabi_idiv+0xea>
    7e36:	008b      	lsls	r3, r1, #2
    7e38:	1ac0      	subs	r0, r0, r3
    7e3a:	4152      	adcs	r2, r2
    7e3c:	0843      	lsrs	r3, r0, #1
    7e3e:	428b      	cmp	r3, r1
    7e40:	d301      	bcc.n	7e46 <__aeabi_idiv+0xf6>
    7e42:	004b      	lsls	r3, r1, #1
    7e44:	1ac0      	subs	r0, r0, r3
    7e46:	4152      	adcs	r2, r2
    7e48:	1a41      	subs	r1, r0, r1
    7e4a:	d200      	bcs.n	7e4e <__aeabi_idiv+0xfe>
    7e4c:	4601      	mov	r1, r0
    7e4e:	4152      	adcs	r2, r2
    7e50:	4610      	mov	r0, r2
    7e52:	4770      	bx	lr
    7e54:	e05d      	b.n	7f12 <__aeabi_idiv+0x1c2>
    7e56:	0fca      	lsrs	r2, r1, #31
    7e58:	d000      	beq.n	7e5c <__aeabi_idiv+0x10c>
    7e5a:	4249      	negs	r1, r1
    7e5c:	1003      	asrs	r3, r0, #32
    7e5e:	d300      	bcc.n	7e62 <__aeabi_idiv+0x112>
    7e60:	4240      	negs	r0, r0
    7e62:	4053      	eors	r3, r2
    7e64:	2200      	movs	r2, #0
    7e66:	469c      	mov	ip, r3
    7e68:	0903      	lsrs	r3, r0, #4
    7e6a:	428b      	cmp	r3, r1
    7e6c:	d32d      	bcc.n	7eca <__aeabi_idiv+0x17a>
    7e6e:	0a03      	lsrs	r3, r0, #8
    7e70:	428b      	cmp	r3, r1
    7e72:	d312      	bcc.n	7e9a <__aeabi_idiv+0x14a>
    7e74:	22fc      	movs	r2, #252	; 0xfc
    7e76:	0189      	lsls	r1, r1, #6
    7e78:	ba12      	rev	r2, r2
    7e7a:	0a03      	lsrs	r3, r0, #8
    7e7c:	428b      	cmp	r3, r1
    7e7e:	d30c      	bcc.n	7e9a <__aeabi_idiv+0x14a>
    7e80:	0189      	lsls	r1, r1, #6
    7e82:	1192      	asrs	r2, r2, #6
    7e84:	428b      	cmp	r3, r1
    7e86:	d308      	bcc.n	7e9a <__aeabi_idiv+0x14a>
    7e88:	0189      	lsls	r1, r1, #6
    7e8a:	1192      	asrs	r2, r2, #6
    7e8c:	428b      	cmp	r3, r1
    7e8e:	d304      	bcc.n	7e9a <__aeabi_idiv+0x14a>
    7e90:	0189      	lsls	r1, r1, #6
    7e92:	d03a      	beq.n	7f0a <__aeabi_idiv+0x1ba>
    7e94:	1192      	asrs	r2, r2, #6
    7e96:	e000      	b.n	7e9a <__aeabi_idiv+0x14a>
    7e98:	0989      	lsrs	r1, r1, #6
    7e9a:	09c3      	lsrs	r3, r0, #7
    7e9c:	428b      	cmp	r3, r1
    7e9e:	d301      	bcc.n	7ea4 <__aeabi_idiv+0x154>
    7ea0:	01cb      	lsls	r3, r1, #7
    7ea2:	1ac0      	subs	r0, r0, r3
    7ea4:	4152      	adcs	r2, r2
    7ea6:	0983      	lsrs	r3, r0, #6
    7ea8:	428b      	cmp	r3, r1
    7eaa:	d301      	bcc.n	7eb0 <__aeabi_idiv+0x160>
    7eac:	018b      	lsls	r3, r1, #6
    7eae:	1ac0      	subs	r0, r0, r3
    7eb0:	4152      	adcs	r2, r2
    7eb2:	0943      	lsrs	r3, r0, #5
    7eb4:	428b      	cmp	r3, r1
    7eb6:	d301      	bcc.n	7ebc <__aeabi_idiv+0x16c>
    7eb8:	014b      	lsls	r3, r1, #5
    7eba:	1ac0      	subs	r0, r0, r3
    7ebc:	4152      	adcs	r2, r2
    7ebe:	0903      	lsrs	r3, r0, #4
    7ec0:	428b      	cmp	r3, r1
    7ec2:	d301      	bcc.n	7ec8 <__aeabi_idiv+0x178>
    7ec4:	010b      	lsls	r3, r1, #4
    7ec6:	1ac0      	subs	r0, r0, r3
    7ec8:	4152      	adcs	r2, r2
    7eca:	08c3      	lsrs	r3, r0, #3
    7ecc:	428b      	cmp	r3, r1
    7ece:	d301      	bcc.n	7ed4 <__aeabi_idiv+0x184>
    7ed0:	00cb      	lsls	r3, r1, #3
    7ed2:	1ac0      	subs	r0, r0, r3
    7ed4:	4152      	adcs	r2, r2
    7ed6:	0883      	lsrs	r3, r0, #2
    7ed8:	428b      	cmp	r3, r1
    7eda:	d301      	bcc.n	7ee0 <__aeabi_idiv+0x190>
    7edc:	008b      	lsls	r3, r1, #2
    7ede:	1ac0      	subs	r0, r0, r3
    7ee0:	4152      	adcs	r2, r2
    7ee2:	d2d9      	bcs.n	7e98 <__aeabi_idiv+0x148>
    7ee4:	0843      	lsrs	r3, r0, #1
    7ee6:	428b      	cmp	r3, r1
    7ee8:	d301      	bcc.n	7eee <__aeabi_idiv+0x19e>
    7eea:	004b      	lsls	r3, r1, #1
    7eec:	1ac0      	subs	r0, r0, r3
    7eee:	4152      	adcs	r2, r2
    7ef0:	1a41      	subs	r1, r0, r1
    7ef2:	d200      	bcs.n	7ef6 <__aeabi_idiv+0x1a6>
    7ef4:	4601      	mov	r1, r0
    7ef6:	4663      	mov	r3, ip
    7ef8:	4152      	adcs	r2, r2
    7efa:	105b      	asrs	r3, r3, #1
    7efc:	4610      	mov	r0, r2
    7efe:	d301      	bcc.n	7f04 <__aeabi_idiv+0x1b4>
    7f00:	4240      	negs	r0, r0
    7f02:	2b00      	cmp	r3, #0
    7f04:	d500      	bpl.n	7f08 <__aeabi_idiv+0x1b8>
    7f06:	4249      	negs	r1, r1
    7f08:	4770      	bx	lr
    7f0a:	4663      	mov	r3, ip
    7f0c:	105b      	asrs	r3, r3, #1
    7f0e:	d300      	bcc.n	7f12 <__aeabi_idiv+0x1c2>
    7f10:	4240      	negs	r0, r0
    7f12:	b501      	push	{r0, lr}
    7f14:	2000      	movs	r0, #0
    7f16:	f000 f805 	bl	7f24 <__aeabi_idiv0>
    7f1a:	bd02      	pop	{r1, pc}

00007f1c <__aeabi_idivmod>:
    7f1c:	2900      	cmp	r1, #0
    7f1e:	d0f8      	beq.n	7f12 <__aeabi_idiv+0x1c2>
    7f20:	e716      	b.n	7d50 <__aeabi_idiv>
    7f22:	4770      	bx	lr

00007f24 <__aeabi_idiv0>:
    7f24:	4770      	bx	lr
    7f26:	46c0      	nop			; (mov r8, r8)

00007f28 <__aeabi_cdrcmple>:
    7f28:	4684      	mov	ip, r0
    7f2a:	1c10      	adds	r0, r2, #0
    7f2c:	4662      	mov	r2, ip
    7f2e:	468c      	mov	ip, r1
    7f30:	1c19      	adds	r1, r3, #0
    7f32:	4663      	mov	r3, ip
    7f34:	e000      	b.n	7f38 <__aeabi_cdcmpeq>
    7f36:	46c0      	nop			; (mov r8, r8)

00007f38 <__aeabi_cdcmpeq>:
    7f38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    7f3a:	f001 fc1b 	bl	9774 <__ledf2>
    7f3e:	2800      	cmp	r0, #0
    7f40:	d401      	bmi.n	7f46 <__aeabi_cdcmpeq+0xe>
    7f42:	2100      	movs	r1, #0
    7f44:	42c8      	cmn	r0, r1
    7f46:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00007f48 <__aeabi_dcmpeq>:
    7f48:	b510      	push	{r4, lr}
    7f4a:	f001 fb6f 	bl	962c <__eqdf2>
    7f4e:	4240      	negs	r0, r0
    7f50:	3001      	adds	r0, #1
    7f52:	bd10      	pop	{r4, pc}

00007f54 <__aeabi_dcmplt>:
    7f54:	b510      	push	{r4, lr}
    7f56:	f001 fc0d 	bl	9774 <__ledf2>
    7f5a:	2800      	cmp	r0, #0
    7f5c:	db01      	blt.n	7f62 <__aeabi_dcmplt+0xe>
    7f5e:	2000      	movs	r0, #0
    7f60:	bd10      	pop	{r4, pc}
    7f62:	2001      	movs	r0, #1
    7f64:	bd10      	pop	{r4, pc}
    7f66:	46c0      	nop			; (mov r8, r8)

00007f68 <__aeabi_dcmple>:
    7f68:	b510      	push	{r4, lr}
    7f6a:	f001 fc03 	bl	9774 <__ledf2>
    7f6e:	2800      	cmp	r0, #0
    7f70:	dd01      	ble.n	7f76 <__aeabi_dcmple+0xe>
    7f72:	2000      	movs	r0, #0
    7f74:	bd10      	pop	{r4, pc}
    7f76:	2001      	movs	r0, #1
    7f78:	bd10      	pop	{r4, pc}
    7f7a:	46c0      	nop			; (mov r8, r8)

00007f7c <__aeabi_dcmpgt>:
    7f7c:	b510      	push	{r4, lr}
    7f7e:	f001 fb95 	bl	96ac <__gedf2>
    7f82:	2800      	cmp	r0, #0
    7f84:	dc01      	bgt.n	7f8a <__aeabi_dcmpgt+0xe>
    7f86:	2000      	movs	r0, #0
    7f88:	bd10      	pop	{r4, pc}
    7f8a:	2001      	movs	r0, #1
    7f8c:	bd10      	pop	{r4, pc}
    7f8e:	46c0      	nop			; (mov r8, r8)

00007f90 <__aeabi_dcmpge>:
    7f90:	b510      	push	{r4, lr}
    7f92:	f001 fb8b 	bl	96ac <__gedf2>
    7f96:	2800      	cmp	r0, #0
    7f98:	da01      	bge.n	7f9e <__aeabi_dcmpge+0xe>
    7f9a:	2000      	movs	r0, #0
    7f9c:	bd10      	pop	{r4, pc}
    7f9e:	2001      	movs	r0, #1
    7fa0:	bd10      	pop	{r4, pc}
    7fa2:	46c0      	nop			; (mov r8, r8)

00007fa4 <__aeabi_cfrcmple>:
    7fa4:	4684      	mov	ip, r0
    7fa6:	1c08      	adds	r0, r1, #0
    7fa8:	4661      	mov	r1, ip
    7faa:	e7ff      	b.n	7fac <__aeabi_cfcmpeq>

00007fac <__aeabi_cfcmpeq>:
    7fac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    7fae:	f000 fb5b 	bl	8668 <__lesf2>
    7fb2:	2800      	cmp	r0, #0
    7fb4:	d401      	bmi.n	7fba <__aeabi_cfcmpeq+0xe>
    7fb6:	2100      	movs	r1, #0
    7fb8:	42c8      	cmn	r0, r1
    7fba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00007fbc <__aeabi_fcmpeq>:
    7fbc:	b510      	push	{r4, lr}
    7fbe:	f000 fae7 	bl	8590 <__eqsf2>
    7fc2:	4240      	negs	r0, r0
    7fc4:	3001      	adds	r0, #1
    7fc6:	bd10      	pop	{r4, pc}

00007fc8 <__aeabi_fcmplt>:
    7fc8:	b510      	push	{r4, lr}
    7fca:	f000 fb4d 	bl	8668 <__lesf2>
    7fce:	2800      	cmp	r0, #0
    7fd0:	db01      	blt.n	7fd6 <__aeabi_fcmplt+0xe>
    7fd2:	2000      	movs	r0, #0
    7fd4:	bd10      	pop	{r4, pc}
    7fd6:	2001      	movs	r0, #1
    7fd8:	bd10      	pop	{r4, pc}
    7fda:	46c0      	nop			; (mov r8, r8)

00007fdc <__aeabi_fcmple>:
    7fdc:	b510      	push	{r4, lr}
    7fde:	f000 fb43 	bl	8668 <__lesf2>
    7fe2:	2800      	cmp	r0, #0
    7fe4:	dd01      	ble.n	7fea <__aeabi_fcmple+0xe>
    7fe6:	2000      	movs	r0, #0
    7fe8:	bd10      	pop	{r4, pc}
    7fea:	2001      	movs	r0, #1
    7fec:	bd10      	pop	{r4, pc}
    7fee:	46c0      	nop			; (mov r8, r8)

00007ff0 <__aeabi_fcmpgt>:
    7ff0:	b510      	push	{r4, lr}
    7ff2:	f000 faf5 	bl	85e0 <__gesf2>
    7ff6:	2800      	cmp	r0, #0
    7ff8:	dc01      	bgt.n	7ffe <__aeabi_fcmpgt+0xe>
    7ffa:	2000      	movs	r0, #0
    7ffc:	bd10      	pop	{r4, pc}
    7ffe:	2001      	movs	r0, #1
    8000:	bd10      	pop	{r4, pc}
    8002:	46c0      	nop			; (mov r8, r8)

00008004 <__aeabi_fcmpge>:
    8004:	b510      	push	{r4, lr}
    8006:	f000 faeb 	bl	85e0 <__gesf2>
    800a:	2800      	cmp	r0, #0
    800c:	da01      	bge.n	8012 <__aeabi_fcmpge+0xe>
    800e:	2000      	movs	r0, #0
    8010:	bd10      	pop	{r4, pc}
    8012:	2001      	movs	r0, #1
    8014:	bd10      	pop	{r4, pc}
    8016:	46c0      	nop			; (mov r8, r8)

00008018 <__aeabi_lmul>:
    8018:	b5f0      	push	{r4, r5, r6, r7, lr}
    801a:	464f      	mov	r7, r9
    801c:	4646      	mov	r6, r8
    801e:	b4c0      	push	{r6, r7}
    8020:	0416      	lsls	r6, r2, #16
    8022:	0c36      	lsrs	r6, r6, #16
    8024:	4699      	mov	r9, r3
    8026:	0033      	movs	r3, r6
    8028:	0405      	lsls	r5, r0, #16
    802a:	0c2c      	lsrs	r4, r5, #16
    802c:	0c07      	lsrs	r7, r0, #16
    802e:	0c15      	lsrs	r5, r2, #16
    8030:	4363      	muls	r3, r4
    8032:	437e      	muls	r6, r7
    8034:	436f      	muls	r7, r5
    8036:	4365      	muls	r5, r4
    8038:	0c1c      	lsrs	r4, r3, #16
    803a:	19ad      	adds	r5, r5, r6
    803c:	1964      	adds	r4, r4, r5
    803e:	469c      	mov	ip, r3
    8040:	42a6      	cmp	r6, r4
    8042:	d903      	bls.n	804c <__aeabi_lmul+0x34>
    8044:	2380      	movs	r3, #128	; 0x80
    8046:	025b      	lsls	r3, r3, #9
    8048:	4698      	mov	r8, r3
    804a:	4447      	add	r7, r8
    804c:	4663      	mov	r3, ip
    804e:	0c25      	lsrs	r5, r4, #16
    8050:	19ef      	adds	r7, r5, r7
    8052:	041d      	lsls	r5, r3, #16
    8054:	464b      	mov	r3, r9
    8056:	434a      	muls	r2, r1
    8058:	4343      	muls	r3, r0
    805a:	0c2d      	lsrs	r5, r5, #16
    805c:	0424      	lsls	r4, r4, #16
    805e:	1964      	adds	r4, r4, r5
    8060:	1899      	adds	r1, r3, r2
    8062:	19c9      	adds	r1, r1, r7
    8064:	0020      	movs	r0, r4
    8066:	bc0c      	pop	{r2, r3}
    8068:	4690      	mov	r8, r2
    806a:	4699      	mov	r9, r3
    806c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    806e:	46c0      	nop			; (mov r8, r8)

00008070 <__aeabi_fadd>:
    8070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8072:	024a      	lsls	r2, r1, #9
    8074:	0243      	lsls	r3, r0, #9
    8076:	0044      	lsls	r4, r0, #1
    8078:	004e      	lsls	r6, r1, #1
    807a:	0fc5      	lsrs	r5, r0, #31
    807c:	0e24      	lsrs	r4, r4, #24
    807e:	0028      	movs	r0, r5
    8080:	099b      	lsrs	r3, r3, #6
    8082:	0e36      	lsrs	r6, r6, #24
    8084:	0fc9      	lsrs	r1, r1, #31
    8086:	0992      	lsrs	r2, r2, #6
    8088:	428d      	cmp	r5, r1
    808a:	d059      	beq.n	8140 <__aeabi_fadd+0xd0>
    808c:	1ba0      	subs	r0, r4, r6
    808e:	2800      	cmp	r0, #0
    8090:	dc00      	bgt.n	8094 <__aeabi_fadd+0x24>
    8092:	e08d      	b.n	81b0 <__aeabi_fadd+0x140>
    8094:	2e00      	cmp	r6, #0
    8096:	d11a      	bne.n	80ce <__aeabi_fadd+0x5e>
    8098:	2a00      	cmp	r2, #0
    809a:	d000      	beq.n	809e <__aeabi_fadd+0x2e>
    809c:	e079      	b.n	8192 <__aeabi_fadd+0x122>
    809e:	075a      	lsls	r2, r3, #29
    80a0:	d004      	beq.n	80ac <__aeabi_fadd+0x3c>
    80a2:	220f      	movs	r2, #15
    80a4:	401a      	ands	r2, r3
    80a6:	2a04      	cmp	r2, #4
    80a8:	d000      	beq.n	80ac <__aeabi_fadd+0x3c>
    80aa:	3304      	adds	r3, #4
    80ac:	015a      	lsls	r2, r3, #5
    80ae:	d538      	bpl.n	8122 <__aeabi_fadd+0xb2>
    80b0:	3401      	adds	r4, #1
    80b2:	2cff      	cmp	r4, #255	; 0xff
    80b4:	d100      	bne.n	80b8 <__aeabi_fadd+0x48>
    80b6:	e089      	b.n	81cc <__aeabi_fadd+0x15c>
    80b8:	0028      	movs	r0, r5
    80ba:	019b      	lsls	r3, r3, #6
    80bc:	0a5b      	lsrs	r3, r3, #9
    80be:	b2e4      	uxtb	r4, r4
    80c0:	025b      	lsls	r3, r3, #9
    80c2:	05e4      	lsls	r4, r4, #23
    80c4:	0a5b      	lsrs	r3, r3, #9
    80c6:	4323      	orrs	r3, r4
    80c8:	07c0      	lsls	r0, r0, #31
    80ca:	4318      	orrs	r0, r3
    80cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    80ce:	2cff      	cmp	r4, #255	; 0xff
    80d0:	d0e5      	beq.n	809e <__aeabi_fadd+0x2e>
    80d2:	2180      	movs	r1, #128	; 0x80
    80d4:	04c9      	lsls	r1, r1, #19
    80d6:	430a      	orrs	r2, r1
    80d8:	281b      	cmp	r0, #27
    80da:	dd00      	ble.n	80de <__aeabi_fadd+0x6e>
    80dc:	e089      	b.n	81f2 <__aeabi_fadd+0x182>
    80de:	0016      	movs	r6, r2
    80e0:	2120      	movs	r1, #32
    80e2:	40c6      	lsrs	r6, r0
    80e4:	1a08      	subs	r0, r1, r0
    80e6:	4082      	lsls	r2, r0
    80e8:	1e51      	subs	r1, r2, #1
    80ea:	418a      	sbcs	r2, r1
    80ec:	4332      	orrs	r2, r6
    80ee:	1a9b      	subs	r3, r3, r2
    80f0:	015a      	lsls	r2, r3, #5
    80f2:	d514      	bpl.n	811e <__aeabi_fadd+0xae>
    80f4:	019b      	lsls	r3, r3, #6
    80f6:	099e      	lsrs	r6, r3, #6
    80f8:	0030      	movs	r0, r6
    80fa:	f002 fb23 	bl	a744 <__clzsi2>
    80fe:	3805      	subs	r0, #5
    8100:	4086      	lsls	r6, r0
    8102:	4284      	cmp	r4, r0
    8104:	dc65      	bgt.n	81d2 <__aeabi_fadd+0x162>
    8106:	1b04      	subs	r4, r0, r4
    8108:	0033      	movs	r3, r6
    810a:	2020      	movs	r0, #32
    810c:	3401      	adds	r4, #1
    810e:	40e3      	lsrs	r3, r4
    8110:	1b04      	subs	r4, r0, r4
    8112:	40a6      	lsls	r6, r4
    8114:	1e72      	subs	r2, r6, #1
    8116:	4196      	sbcs	r6, r2
    8118:	2400      	movs	r4, #0
    811a:	4333      	orrs	r3, r6
    811c:	e7bf      	b.n	809e <__aeabi_fadd+0x2e>
    811e:	075a      	lsls	r2, r3, #29
    8120:	d1bf      	bne.n	80a2 <__aeabi_fadd+0x32>
    8122:	08df      	lsrs	r7, r3, #3
    8124:	0028      	movs	r0, r5
    8126:	2cff      	cmp	r4, #255	; 0xff
    8128:	d12f      	bne.n	818a <__aeabi_fadd+0x11a>
    812a:	2f00      	cmp	r7, #0
    812c:	d100      	bne.n	8130 <__aeabi_fadd+0xc0>
    812e:	e087      	b.n	8240 <__aeabi_fadd+0x1d0>
    8130:	2280      	movs	r2, #128	; 0x80
    8132:	03d2      	lsls	r2, r2, #15
    8134:	0013      	movs	r3, r2
    8136:	433b      	orrs	r3, r7
    8138:	025b      	lsls	r3, r3, #9
    813a:	0a5b      	lsrs	r3, r3, #9
    813c:	24ff      	movs	r4, #255	; 0xff
    813e:	e7bf      	b.n	80c0 <__aeabi_fadd+0x50>
    8140:	1ba1      	subs	r1, r4, r6
    8142:	2900      	cmp	r1, #0
    8144:	dd49      	ble.n	81da <__aeabi_fadd+0x16a>
    8146:	2e00      	cmp	r6, #0
    8148:	d029      	beq.n	819e <__aeabi_fadd+0x12e>
    814a:	2cff      	cmp	r4, #255	; 0xff
    814c:	d0a7      	beq.n	809e <__aeabi_fadd+0x2e>
    814e:	2680      	movs	r6, #128	; 0x80
    8150:	04f6      	lsls	r6, r6, #19
    8152:	4332      	orrs	r2, r6
    8154:	291b      	cmp	r1, #27
    8156:	dd00      	ble.n	815a <__aeabi_fadd+0xea>
    8158:	e08d      	b.n	8276 <__aeabi_fadd+0x206>
    815a:	0017      	movs	r7, r2
    815c:	2620      	movs	r6, #32
    815e:	40cf      	lsrs	r7, r1
    8160:	1a71      	subs	r1, r6, r1
    8162:	408a      	lsls	r2, r1
    8164:	1e51      	subs	r1, r2, #1
    8166:	418a      	sbcs	r2, r1
    8168:	433a      	orrs	r2, r7
    816a:	189b      	adds	r3, r3, r2
    816c:	015a      	lsls	r2, r3, #5
    816e:	d5d6      	bpl.n	811e <__aeabi_fadd+0xae>
    8170:	3401      	adds	r4, #1
    8172:	2cff      	cmp	r4, #255	; 0xff
    8174:	d064      	beq.n	8240 <__aeabi_fadd+0x1d0>
    8176:	2201      	movs	r2, #1
    8178:	4976      	ldr	r1, [pc, #472]	; (8354 <__aeabi_fadd+0x2e4>)
    817a:	401a      	ands	r2, r3
    817c:	085b      	lsrs	r3, r3, #1
    817e:	400b      	ands	r3, r1
    8180:	4313      	orrs	r3, r2
    8182:	e78c      	b.n	809e <__aeabi_fadd+0x2e>
    8184:	1e03      	subs	r3, r0, #0
    8186:	d1ca      	bne.n	811e <__aeabi_fadd+0xae>
    8188:	2000      	movs	r0, #0
    818a:	027b      	lsls	r3, r7, #9
    818c:	0a5b      	lsrs	r3, r3, #9
    818e:	b2e4      	uxtb	r4, r4
    8190:	e796      	b.n	80c0 <__aeabi_fadd+0x50>
    8192:	3801      	subs	r0, #1
    8194:	2800      	cmp	r0, #0
    8196:	d0aa      	beq.n	80ee <__aeabi_fadd+0x7e>
    8198:	2cff      	cmp	r4, #255	; 0xff
    819a:	d19d      	bne.n	80d8 <__aeabi_fadd+0x68>
    819c:	e77f      	b.n	809e <__aeabi_fadd+0x2e>
    819e:	2a00      	cmp	r2, #0
    81a0:	d100      	bne.n	81a4 <__aeabi_fadd+0x134>
    81a2:	e77c      	b.n	809e <__aeabi_fadd+0x2e>
    81a4:	3901      	subs	r1, #1
    81a6:	2900      	cmp	r1, #0
    81a8:	d0df      	beq.n	816a <__aeabi_fadd+0xfa>
    81aa:	2cff      	cmp	r4, #255	; 0xff
    81ac:	d1d2      	bne.n	8154 <__aeabi_fadd+0xe4>
    81ae:	e776      	b.n	809e <__aeabi_fadd+0x2e>
    81b0:	2800      	cmp	r0, #0
    81b2:	d120      	bne.n	81f6 <__aeabi_fadd+0x186>
    81b4:	1c60      	adds	r0, r4, #1
    81b6:	b2c0      	uxtb	r0, r0
    81b8:	2801      	cmp	r0, #1
    81ba:	dd53      	ble.n	8264 <__aeabi_fadd+0x1f4>
    81bc:	2780      	movs	r7, #128	; 0x80
    81be:	1a9e      	subs	r6, r3, r2
    81c0:	04ff      	lsls	r7, r7, #19
    81c2:	4037      	ands	r7, r6
    81c4:	d02f      	beq.n	8226 <__aeabi_fadd+0x1b6>
    81c6:	1ad6      	subs	r6, r2, r3
    81c8:	000d      	movs	r5, r1
    81ca:	e795      	b.n	80f8 <__aeabi_fadd+0x88>
    81cc:	0028      	movs	r0, r5
    81ce:	2300      	movs	r3, #0
    81d0:	e776      	b.n	80c0 <__aeabi_fadd+0x50>
    81d2:	4b61      	ldr	r3, [pc, #388]	; (8358 <__aeabi_fadd+0x2e8>)
    81d4:	1a24      	subs	r4, r4, r0
    81d6:	4033      	ands	r3, r6
    81d8:	e761      	b.n	809e <__aeabi_fadd+0x2e>
    81da:	2900      	cmp	r1, #0
    81dc:	d14d      	bne.n	827a <__aeabi_fadd+0x20a>
    81de:	1c61      	adds	r1, r4, #1
    81e0:	b2ce      	uxtb	r6, r1
    81e2:	2e01      	cmp	r6, #1
    81e4:	dd2f      	ble.n	8246 <__aeabi_fadd+0x1d6>
    81e6:	29ff      	cmp	r1, #255	; 0xff
    81e8:	d02a      	beq.n	8240 <__aeabi_fadd+0x1d0>
    81ea:	189b      	adds	r3, r3, r2
    81ec:	085b      	lsrs	r3, r3, #1
    81ee:	000c      	movs	r4, r1
    81f0:	e755      	b.n	809e <__aeabi_fadd+0x2e>
    81f2:	2201      	movs	r2, #1
    81f4:	e77b      	b.n	80ee <__aeabi_fadd+0x7e>
    81f6:	2c00      	cmp	r4, #0
    81f8:	d11b      	bne.n	8232 <__aeabi_fadd+0x1c2>
    81fa:	2b00      	cmp	r3, #0
    81fc:	d05b      	beq.n	82b6 <__aeabi_fadd+0x246>
    81fe:	43c0      	mvns	r0, r0
    8200:	2800      	cmp	r0, #0
    8202:	d00c      	beq.n	821e <__aeabi_fadd+0x1ae>
    8204:	2eff      	cmp	r6, #255	; 0xff
    8206:	d07e      	beq.n	8306 <__aeabi_fadd+0x296>
    8208:	281b      	cmp	r0, #27
    820a:	dd00      	ble.n	820e <__aeabi_fadd+0x19e>
    820c:	e092      	b.n	8334 <__aeabi_fadd+0x2c4>
    820e:	001d      	movs	r5, r3
    8210:	2420      	movs	r4, #32
    8212:	40c5      	lsrs	r5, r0
    8214:	1a20      	subs	r0, r4, r0
    8216:	4083      	lsls	r3, r0
    8218:	1e58      	subs	r0, r3, #1
    821a:	4183      	sbcs	r3, r0
    821c:	432b      	orrs	r3, r5
    821e:	1ad3      	subs	r3, r2, r3
    8220:	0034      	movs	r4, r6
    8222:	000d      	movs	r5, r1
    8224:	e764      	b.n	80f0 <__aeabi_fadd+0x80>
    8226:	2e00      	cmp	r6, #0
    8228:	d000      	beq.n	822c <__aeabi_fadd+0x1bc>
    822a:	e765      	b.n	80f8 <__aeabi_fadd+0x88>
    822c:	2000      	movs	r0, #0
    822e:	2400      	movs	r4, #0
    8230:	e7ab      	b.n	818a <__aeabi_fadd+0x11a>
    8232:	2eff      	cmp	r6, #255	; 0xff
    8234:	d067      	beq.n	8306 <__aeabi_fadd+0x296>
    8236:	2480      	movs	r4, #128	; 0x80
    8238:	04e4      	lsls	r4, r4, #19
    823a:	4240      	negs	r0, r0
    823c:	4323      	orrs	r3, r4
    823e:	e7e3      	b.n	8208 <__aeabi_fadd+0x198>
    8240:	24ff      	movs	r4, #255	; 0xff
    8242:	2300      	movs	r3, #0
    8244:	e73c      	b.n	80c0 <__aeabi_fadd+0x50>
    8246:	2c00      	cmp	r4, #0
    8248:	d161      	bne.n	830e <__aeabi_fadd+0x29e>
    824a:	2b00      	cmp	r3, #0
    824c:	d07e      	beq.n	834c <__aeabi_fadd+0x2dc>
    824e:	2a00      	cmp	r2, #0
    8250:	d100      	bne.n	8254 <__aeabi_fadd+0x1e4>
    8252:	e724      	b.n	809e <__aeabi_fadd+0x2e>
    8254:	189b      	adds	r3, r3, r2
    8256:	015a      	lsls	r2, r3, #5
    8258:	d400      	bmi.n	825c <__aeabi_fadd+0x1ec>
    825a:	e760      	b.n	811e <__aeabi_fadd+0xae>
    825c:	4a3e      	ldr	r2, [pc, #248]	; (8358 <__aeabi_fadd+0x2e8>)
    825e:	000c      	movs	r4, r1
    8260:	4013      	ands	r3, r2
    8262:	e71c      	b.n	809e <__aeabi_fadd+0x2e>
    8264:	2c00      	cmp	r4, #0
    8266:	d11e      	bne.n	82a6 <__aeabi_fadd+0x236>
    8268:	2b00      	cmp	r3, #0
    826a:	d12f      	bne.n	82cc <__aeabi_fadd+0x25c>
    826c:	2a00      	cmp	r2, #0
    826e:	d066      	beq.n	833e <__aeabi_fadd+0x2ce>
    8270:	0013      	movs	r3, r2
    8272:	000d      	movs	r5, r1
    8274:	e713      	b.n	809e <__aeabi_fadd+0x2e>
    8276:	2201      	movs	r2, #1
    8278:	e777      	b.n	816a <__aeabi_fadd+0xfa>
    827a:	2c00      	cmp	r4, #0
    827c:	d11f      	bne.n	82be <__aeabi_fadd+0x24e>
    827e:	2b00      	cmp	r3, #0
    8280:	d05a      	beq.n	8338 <__aeabi_fadd+0x2c8>
    8282:	43c9      	mvns	r1, r1
    8284:	2900      	cmp	r1, #0
    8286:	d00b      	beq.n	82a0 <__aeabi_fadd+0x230>
    8288:	2eff      	cmp	r6, #255	; 0xff
    828a:	d050      	beq.n	832e <__aeabi_fadd+0x2be>
    828c:	291b      	cmp	r1, #27
    828e:	dc5f      	bgt.n	8350 <__aeabi_fadd+0x2e0>
    8290:	001f      	movs	r7, r3
    8292:	2420      	movs	r4, #32
    8294:	40cf      	lsrs	r7, r1
    8296:	1a61      	subs	r1, r4, r1
    8298:	408b      	lsls	r3, r1
    829a:	1e59      	subs	r1, r3, #1
    829c:	418b      	sbcs	r3, r1
    829e:	433b      	orrs	r3, r7
    82a0:	189b      	adds	r3, r3, r2
    82a2:	0034      	movs	r4, r6
    82a4:	e762      	b.n	816c <__aeabi_fadd+0xfc>
    82a6:	2b00      	cmp	r3, #0
    82a8:	d11c      	bne.n	82e4 <__aeabi_fadd+0x274>
    82aa:	2a00      	cmp	r2, #0
    82ac:	d04a      	beq.n	8344 <__aeabi_fadd+0x2d4>
    82ae:	0013      	movs	r3, r2
    82b0:	000d      	movs	r5, r1
    82b2:	24ff      	movs	r4, #255	; 0xff
    82b4:	e6f3      	b.n	809e <__aeabi_fadd+0x2e>
    82b6:	0013      	movs	r3, r2
    82b8:	0034      	movs	r4, r6
    82ba:	000d      	movs	r5, r1
    82bc:	e6ef      	b.n	809e <__aeabi_fadd+0x2e>
    82be:	2eff      	cmp	r6, #255	; 0xff
    82c0:	d035      	beq.n	832e <__aeabi_fadd+0x2be>
    82c2:	2480      	movs	r4, #128	; 0x80
    82c4:	04e4      	lsls	r4, r4, #19
    82c6:	4249      	negs	r1, r1
    82c8:	4323      	orrs	r3, r4
    82ca:	e7df      	b.n	828c <__aeabi_fadd+0x21c>
    82cc:	2a00      	cmp	r2, #0
    82ce:	d100      	bne.n	82d2 <__aeabi_fadd+0x262>
    82d0:	e6e5      	b.n	809e <__aeabi_fadd+0x2e>
    82d2:	2780      	movs	r7, #128	; 0x80
    82d4:	1a98      	subs	r0, r3, r2
    82d6:	04ff      	lsls	r7, r7, #19
    82d8:	4007      	ands	r7, r0
    82da:	d100      	bne.n	82de <__aeabi_fadd+0x26e>
    82dc:	e752      	b.n	8184 <__aeabi_fadd+0x114>
    82de:	1ad3      	subs	r3, r2, r3
    82e0:	000d      	movs	r5, r1
    82e2:	e6dc      	b.n	809e <__aeabi_fadd+0x2e>
    82e4:	24ff      	movs	r4, #255	; 0xff
    82e6:	2a00      	cmp	r2, #0
    82e8:	d100      	bne.n	82ec <__aeabi_fadd+0x27c>
    82ea:	e6d8      	b.n	809e <__aeabi_fadd+0x2e>
    82ec:	2080      	movs	r0, #128	; 0x80
    82ee:	08db      	lsrs	r3, r3, #3
    82f0:	03c0      	lsls	r0, r0, #15
    82f2:	4203      	tst	r3, r0
    82f4:	d004      	beq.n	8300 <__aeabi_fadd+0x290>
    82f6:	08d2      	lsrs	r2, r2, #3
    82f8:	4202      	tst	r2, r0
    82fa:	d101      	bne.n	8300 <__aeabi_fadd+0x290>
    82fc:	0013      	movs	r3, r2
    82fe:	000d      	movs	r5, r1
    8300:	00db      	lsls	r3, r3, #3
    8302:	24ff      	movs	r4, #255	; 0xff
    8304:	e6cb      	b.n	809e <__aeabi_fadd+0x2e>
    8306:	0013      	movs	r3, r2
    8308:	24ff      	movs	r4, #255	; 0xff
    830a:	000d      	movs	r5, r1
    830c:	e6c7      	b.n	809e <__aeabi_fadd+0x2e>
    830e:	2b00      	cmp	r3, #0
    8310:	d00d      	beq.n	832e <__aeabi_fadd+0x2be>
    8312:	24ff      	movs	r4, #255	; 0xff
    8314:	2a00      	cmp	r2, #0
    8316:	d100      	bne.n	831a <__aeabi_fadd+0x2aa>
    8318:	e6c1      	b.n	809e <__aeabi_fadd+0x2e>
    831a:	2180      	movs	r1, #128	; 0x80
    831c:	08db      	lsrs	r3, r3, #3
    831e:	03c9      	lsls	r1, r1, #15
    8320:	420b      	tst	r3, r1
    8322:	d0ed      	beq.n	8300 <__aeabi_fadd+0x290>
    8324:	08d2      	lsrs	r2, r2, #3
    8326:	420a      	tst	r2, r1
    8328:	d1ea      	bne.n	8300 <__aeabi_fadd+0x290>
    832a:	0013      	movs	r3, r2
    832c:	e7e8      	b.n	8300 <__aeabi_fadd+0x290>
    832e:	0013      	movs	r3, r2
    8330:	24ff      	movs	r4, #255	; 0xff
    8332:	e6b4      	b.n	809e <__aeabi_fadd+0x2e>
    8334:	2301      	movs	r3, #1
    8336:	e772      	b.n	821e <__aeabi_fadd+0x1ae>
    8338:	0013      	movs	r3, r2
    833a:	0034      	movs	r4, r6
    833c:	e6af      	b.n	809e <__aeabi_fadd+0x2e>
    833e:	2700      	movs	r7, #0
    8340:	2000      	movs	r0, #0
    8342:	e722      	b.n	818a <__aeabi_fadd+0x11a>
    8344:	2780      	movs	r7, #128	; 0x80
    8346:	2000      	movs	r0, #0
    8348:	03ff      	lsls	r7, r7, #15
    834a:	e6f1      	b.n	8130 <__aeabi_fadd+0xc0>
    834c:	0013      	movs	r3, r2
    834e:	e6a6      	b.n	809e <__aeabi_fadd+0x2e>
    8350:	2301      	movs	r3, #1
    8352:	e7a5      	b.n	82a0 <__aeabi_fadd+0x230>
    8354:	7dffffff 	.word	0x7dffffff
    8358:	fbffffff 	.word	0xfbffffff

0000835c <__aeabi_fdiv>:
    835c:	b5f0      	push	{r4, r5, r6, r7, lr}
    835e:	4656      	mov	r6, sl
    8360:	4644      	mov	r4, r8
    8362:	465f      	mov	r7, fp
    8364:	464d      	mov	r5, r9
    8366:	b4f0      	push	{r4, r5, r6, r7}
    8368:	0244      	lsls	r4, r0, #9
    836a:	0046      	lsls	r6, r0, #1
    836c:	0fc7      	lsrs	r7, r0, #31
    836e:	b083      	sub	sp, #12
    8370:	4688      	mov	r8, r1
    8372:	0a65      	lsrs	r5, r4, #9
    8374:	0e36      	lsrs	r6, r6, #24
    8376:	46ba      	mov	sl, r7
    8378:	d03d      	beq.n	83f6 <__aeabi_fdiv+0x9a>
    837a:	2eff      	cmp	r6, #255	; 0xff
    837c:	d022      	beq.n	83c4 <__aeabi_fdiv+0x68>
    837e:	2300      	movs	r3, #0
    8380:	00ec      	lsls	r4, r5, #3
    8382:	2580      	movs	r5, #128	; 0x80
    8384:	4699      	mov	r9, r3
    8386:	469b      	mov	fp, r3
    8388:	04ed      	lsls	r5, r5, #19
    838a:	4325      	orrs	r5, r4
    838c:	3e7f      	subs	r6, #127	; 0x7f
    838e:	4643      	mov	r3, r8
    8390:	025c      	lsls	r4, r3, #9
    8392:	0058      	lsls	r0, r3, #1
    8394:	0fdb      	lsrs	r3, r3, #31
    8396:	0a64      	lsrs	r4, r4, #9
    8398:	0e00      	lsrs	r0, r0, #24
    839a:	4698      	mov	r8, r3
    839c:	d036      	beq.n	840c <__aeabi_fdiv+0xb0>
    839e:	28ff      	cmp	r0, #255	; 0xff
    83a0:	d030      	beq.n	8404 <__aeabi_fdiv+0xa8>
    83a2:	2380      	movs	r3, #128	; 0x80
    83a4:	2100      	movs	r1, #0
    83a6:	00e4      	lsls	r4, r4, #3
    83a8:	04db      	lsls	r3, r3, #19
    83aa:	431c      	orrs	r4, r3
    83ac:	387f      	subs	r0, #127	; 0x7f
    83ae:	1a30      	subs	r0, r6, r0
    83b0:	9001      	str	r0, [sp, #4]
    83b2:	4648      	mov	r0, r9
    83b4:	4642      	mov	r2, r8
    83b6:	4308      	orrs	r0, r1
    83b8:	4e72      	ldr	r6, [pc, #456]	; (8584 <__aeabi_fdiv+0x228>)
    83ba:	0080      	lsls	r0, r0, #2
    83bc:	5830      	ldr	r0, [r6, r0]
    83be:	407a      	eors	r2, r7
    83c0:	0013      	movs	r3, r2
    83c2:	4687      	mov	pc, r0
    83c4:	2d00      	cmp	r5, #0
    83c6:	d144      	bne.n	8452 <__aeabi_fdiv+0xf6>
    83c8:	2308      	movs	r3, #8
    83ca:	4699      	mov	r9, r3
    83cc:	3b06      	subs	r3, #6
    83ce:	469b      	mov	fp, r3
    83d0:	e7dd      	b.n	838e <__aeabi_fdiv+0x32>
    83d2:	2201      	movs	r2, #1
    83d4:	20ff      	movs	r0, #255	; 0xff
    83d6:	2400      	movs	r4, #0
    83d8:	401a      	ands	r2, r3
    83da:	0264      	lsls	r4, r4, #9
    83dc:	05c3      	lsls	r3, r0, #23
    83de:	0a64      	lsrs	r4, r4, #9
    83e0:	07d2      	lsls	r2, r2, #31
    83e2:	431c      	orrs	r4, r3
    83e4:	4314      	orrs	r4, r2
    83e6:	0020      	movs	r0, r4
    83e8:	b003      	add	sp, #12
    83ea:	bc3c      	pop	{r2, r3, r4, r5}
    83ec:	4690      	mov	r8, r2
    83ee:	4699      	mov	r9, r3
    83f0:	46a2      	mov	sl, r4
    83f2:	46ab      	mov	fp, r5
    83f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    83f6:	2d00      	cmp	r5, #0
    83f8:	d120      	bne.n	843c <__aeabi_fdiv+0xe0>
    83fa:	2304      	movs	r3, #4
    83fc:	4699      	mov	r9, r3
    83fe:	3b03      	subs	r3, #3
    8400:	469b      	mov	fp, r3
    8402:	e7c4      	b.n	838e <__aeabi_fdiv+0x32>
    8404:	2c00      	cmp	r4, #0
    8406:	d117      	bne.n	8438 <__aeabi_fdiv+0xdc>
    8408:	2102      	movs	r1, #2
    840a:	e002      	b.n	8412 <__aeabi_fdiv+0xb6>
    840c:	2c00      	cmp	r4, #0
    840e:	d10a      	bne.n	8426 <__aeabi_fdiv+0xca>
    8410:	2101      	movs	r1, #1
    8412:	1a32      	subs	r2, r6, r0
    8414:	9201      	str	r2, [sp, #4]
    8416:	464a      	mov	r2, r9
    8418:	4643      	mov	r3, r8
    841a:	430a      	orrs	r2, r1
    841c:	485a      	ldr	r0, [pc, #360]	; (8588 <__aeabi_fdiv+0x22c>)
    841e:	0092      	lsls	r2, r2, #2
    8420:	5882      	ldr	r2, [r0, r2]
    8422:	407b      	eors	r3, r7
    8424:	4697      	mov	pc, r2
    8426:	0020      	movs	r0, r4
    8428:	f002 f98c 	bl	a744 <__clzsi2>
    842c:	1f43      	subs	r3, r0, #5
    842e:	3076      	adds	r0, #118	; 0x76
    8430:	409c      	lsls	r4, r3
    8432:	4240      	negs	r0, r0
    8434:	2100      	movs	r1, #0
    8436:	e7ba      	b.n	83ae <__aeabi_fdiv+0x52>
    8438:	2103      	movs	r1, #3
    843a:	e7b8      	b.n	83ae <__aeabi_fdiv+0x52>
    843c:	0028      	movs	r0, r5
    843e:	f002 f981 	bl	a744 <__clzsi2>
    8442:	1f43      	subs	r3, r0, #5
    8444:	409d      	lsls	r5, r3
    8446:	2300      	movs	r3, #0
    8448:	3076      	adds	r0, #118	; 0x76
    844a:	4246      	negs	r6, r0
    844c:	4699      	mov	r9, r3
    844e:	469b      	mov	fp, r3
    8450:	e79d      	b.n	838e <__aeabi_fdiv+0x32>
    8452:	230c      	movs	r3, #12
    8454:	4699      	mov	r9, r3
    8456:	3b09      	subs	r3, #9
    8458:	469b      	mov	fp, r3
    845a:	e798      	b.n	838e <__aeabi_fdiv+0x32>
    845c:	2480      	movs	r4, #128	; 0x80
    845e:	2200      	movs	r2, #0
    8460:	03e4      	lsls	r4, r4, #15
    8462:	20ff      	movs	r0, #255	; 0xff
    8464:	e7b9      	b.n	83da <__aeabi_fdiv+0x7e>
    8466:	2400      	movs	r4, #0
    8468:	46c2      	mov	sl, r8
    846a:	468b      	mov	fp, r1
    846c:	465a      	mov	r2, fp
    846e:	4653      	mov	r3, sl
    8470:	2a02      	cmp	r2, #2
    8472:	d0ae      	beq.n	83d2 <__aeabi_fdiv+0x76>
    8474:	2a03      	cmp	r2, #3
    8476:	d07d      	beq.n	8574 <__aeabi_fdiv+0x218>
    8478:	2a01      	cmp	r2, #1
    847a:	d131      	bne.n	84e0 <__aeabi_fdiv+0x184>
    847c:	2201      	movs	r2, #1
    847e:	2000      	movs	r0, #0
    8480:	401a      	ands	r2, r3
    8482:	2400      	movs	r4, #0
    8484:	e7a9      	b.n	83da <__aeabi_fdiv+0x7e>
    8486:	2201      	movs	r2, #1
    8488:	1a10      	subs	r0, r2, r0
    848a:	281b      	cmp	r0, #27
    848c:	dd56      	ble.n	853c <__aeabi_fdiv+0x1e0>
    848e:	401a      	ands	r2, r3
    8490:	2000      	movs	r0, #0
    8492:	2400      	movs	r4, #0
    8494:	e7a1      	b.n	83da <__aeabi_fdiv+0x7e>
    8496:	2380      	movs	r3, #128	; 0x80
    8498:	03db      	lsls	r3, r3, #15
    849a:	421d      	tst	r5, r3
    849c:	d14b      	bne.n	8536 <__aeabi_fdiv+0x1da>
    849e:	2380      	movs	r3, #128	; 0x80
    84a0:	03db      	lsls	r3, r3, #15
    84a2:	432b      	orrs	r3, r5
    84a4:	025c      	lsls	r4, r3, #9
    84a6:	0a64      	lsrs	r4, r4, #9
    84a8:	003a      	movs	r2, r7
    84aa:	20ff      	movs	r0, #255	; 0xff
    84ac:	e795      	b.n	83da <__aeabi_fdiv+0x7e>
    84ae:	016d      	lsls	r5, r5, #5
    84b0:	0160      	lsls	r0, r4, #5
    84b2:	4285      	cmp	r5, r0
    84b4:	d230      	bcs.n	8518 <__aeabi_fdiv+0x1bc>
    84b6:	9a01      	ldr	r2, [sp, #4]
    84b8:	2400      	movs	r4, #0
    84ba:	3a01      	subs	r2, #1
    84bc:	9201      	str	r2, [sp, #4]
    84be:	221b      	movs	r2, #27
    84c0:	2701      	movs	r7, #1
    84c2:	0029      	movs	r1, r5
    84c4:	0064      	lsls	r4, r4, #1
    84c6:	006d      	lsls	r5, r5, #1
    84c8:	2900      	cmp	r1, #0
    84ca:	db01      	blt.n	84d0 <__aeabi_fdiv+0x174>
    84cc:	42a8      	cmp	r0, r5
    84ce:	d801      	bhi.n	84d4 <__aeabi_fdiv+0x178>
    84d0:	1a2d      	subs	r5, r5, r0
    84d2:	433c      	orrs	r4, r7
    84d4:	3a01      	subs	r2, #1
    84d6:	2a00      	cmp	r2, #0
    84d8:	d1f3      	bne.n	84c2 <__aeabi_fdiv+0x166>
    84da:	1e6a      	subs	r2, r5, #1
    84dc:	4195      	sbcs	r5, r2
    84de:	432c      	orrs	r4, r5
    84e0:	9801      	ldr	r0, [sp, #4]
    84e2:	307f      	adds	r0, #127	; 0x7f
    84e4:	2800      	cmp	r0, #0
    84e6:	ddce      	ble.n	8486 <__aeabi_fdiv+0x12a>
    84e8:	0762      	lsls	r2, r4, #29
    84ea:	d004      	beq.n	84f6 <__aeabi_fdiv+0x19a>
    84ec:	220f      	movs	r2, #15
    84ee:	4022      	ands	r2, r4
    84f0:	2a04      	cmp	r2, #4
    84f2:	d000      	beq.n	84f6 <__aeabi_fdiv+0x19a>
    84f4:	3404      	adds	r4, #4
    84f6:	0122      	lsls	r2, r4, #4
    84f8:	d503      	bpl.n	8502 <__aeabi_fdiv+0x1a6>
    84fa:	4a24      	ldr	r2, [pc, #144]	; (858c <__aeabi_fdiv+0x230>)
    84fc:	9801      	ldr	r0, [sp, #4]
    84fe:	4014      	ands	r4, r2
    8500:	3080      	adds	r0, #128	; 0x80
    8502:	28fe      	cmp	r0, #254	; 0xfe
    8504:	dd00      	ble.n	8508 <__aeabi_fdiv+0x1ac>
    8506:	e764      	b.n	83d2 <__aeabi_fdiv+0x76>
    8508:	2201      	movs	r2, #1
    850a:	01a4      	lsls	r4, r4, #6
    850c:	0a64      	lsrs	r4, r4, #9
    850e:	b2c0      	uxtb	r0, r0
    8510:	401a      	ands	r2, r3
    8512:	e762      	b.n	83da <__aeabi_fdiv+0x7e>
    8514:	002c      	movs	r4, r5
    8516:	e7a9      	b.n	846c <__aeabi_fdiv+0x110>
    8518:	1a2d      	subs	r5, r5, r0
    851a:	221a      	movs	r2, #26
    851c:	2401      	movs	r4, #1
    851e:	e7cf      	b.n	84c0 <__aeabi_fdiv+0x164>
    8520:	026b      	lsls	r3, r5, #9
    8522:	d5bc      	bpl.n	849e <__aeabi_fdiv+0x142>
    8524:	2400      	movs	r4, #0
    8526:	2380      	movs	r3, #128	; 0x80
    8528:	03db      	lsls	r3, r3, #15
    852a:	431c      	orrs	r4, r3
    852c:	0264      	lsls	r4, r4, #9
    852e:	0a64      	lsrs	r4, r4, #9
    8530:	4642      	mov	r2, r8
    8532:	20ff      	movs	r0, #255	; 0xff
    8534:	e751      	b.n	83da <__aeabi_fdiv+0x7e>
    8536:	421c      	tst	r4, r3
    8538:	d1b3      	bne.n	84a2 <__aeabi_fdiv+0x146>
    853a:	e7f4      	b.n	8526 <__aeabi_fdiv+0x1ca>
    853c:	0021      	movs	r1, r4
    853e:	2220      	movs	r2, #32
    8540:	40c1      	lsrs	r1, r0
    8542:	1a10      	subs	r0, r2, r0
    8544:	4084      	lsls	r4, r0
    8546:	1e62      	subs	r2, r4, #1
    8548:	4194      	sbcs	r4, r2
    854a:	430c      	orrs	r4, r1
    854c:	0762      	lsls	r2, r4, #29
    854e:	d004      	beq.n	855a <__aeabi_fdiv+0x1fe>
    8550:	220f      	movs	r2, #15
    8552:	4022      	ands	r2, r4
    8554:	2a04      	cmp	r2, #4
    8556:	d000      	beq.n	855a <__aeabi_fdiv+0x1fe>
    8558:	3404      	adds	r4, #4
    855a:	0162      	lsls	r2, r4, #5
    855c:	d504      	bpl.n	8568 <__aeabi_fdiv+0x20c>
    855e:	2201      	movs	r2, #1
    8560:	2001      	movs	r0, #1
    8562:	401a      	ands	r2, r3
    8564:	2400      	movs	r4, #0
    8566:	e738      	b.n	83da <__aeabi_fdiv+0x7e>
    8568:	2201      	movs	r2, #1
    856a:	01a4      	lsls	r4, r4, #6
    856c:	0a64      	lsrs	r4, r4, #9
    856e:	401a      	ands	r2, r3
    8570:	2000      	movs	r0, #0
    8572:	e732      	b.n	83da <__aeabi_fdiv+0x7e>
    8574:	2380      	movs	r3, #128	; 0x80
    8576:	03db      	lsls	r3, r3, #15
    8578:	431c      	orrs	r4, r3
    857a:	0264      	lsls	r4, r4, #9
    857c:	0a64      	lsrs	r4, r4, #9
    857e:	4652      	mov	r2, sl
    8580:	20ff      	movs	r0, #255	; 0xff
    8582:	e72a      	b.n	83da <__aeabi_fdiv+0x7e>
    8584:	0000aa80 	.word	0x0000aa80
    8588:	0000aac0 	.word	0x0000aac0
    858c:	f7ffffff 	.word	0xf7ffffff

00008590 <__eqsf2>:
    8590:	0243      	lsls	r3, r0, #9
    8592:	b570      	push	{r4, r5, r6, lr}
    8594:	0042      	lsls	r2, r0, #1
    8596:	004c      	lsls	r4, r1, #1
    8598:	0a5d      	lsrs	r5, r3, #9
    859a:	0fc3      	lsrs	r3, r0, #31
    859c:	0248      	lsls	r0, r1, #9
    859e:	0e12      	lsrs	r2, r2, #24
    85a0:	0a46      	lsrs	r6, r0, #9
    85a2:	0e24      	lsrs	r4, r4, #24
    85a4:	0fc9      	lsrs	r1, r1, #31
    85a6:	2aff      	cmp	r2, #255	; 0xff
    85a8:	d00f      	beq.n	85ca <__eqsf2+0x3a>
    85aa:	2cff      	cmp	r4, #255	; 0xff
    85ac:	d011      	beq.n	85d2 <__eqsf2+0x42>
    85ae:	2001      	movs	r0, #1
    85b0:	42a2      	cmp	r2, r4
    85b2:	d000      	beq.n	85b6 <__eqsf2+0x26>
    85b4:	bd70      	pop	{r4, r5, r6, pc}
    85b6:	42b5      	cmp	r5, r6
    85b8:	d1fc      	bne.n	85b4 <__eqsf2+0x24>
    85ba:	428b      	cmp	r3, r1
    85bc:	d00d      	beq.n	85da <__eqsf2+0x4a>
    85be:	2a00      	cmp	r2, #0
    85c0:	d1f8      	bne.n	85b4 <__eqsf2+0x24>
    85c2:	0028      	movs	r0, r5
    85c4:	1e43      	subs	r3, r0, #1
    85c6:	4198      	sbcs	r0, r3
    85c8:	e7f4      	b.n	85b4 <__eqsf2+0x24>
    85ca:	2001      	movs	r0, #1
    85cc:	2d00      	cmp	r5, #0
    85ce:	d1f1      	bne.n	85b4 <__eqsf2+0x24>
    85d0:	e7eb      	b.n	85aa <__eqsf2+0x1a>
    85d2:	2001      	movs	r0, #1
    85d4:	2e00      	cmp	r6, #0
    85d6:	d1ed      	bne.n	85b4 <__eqsf2+0x24>
    85d8:	e7e9      	b.n	85ae <__eqsf2+0x1e>
    85da:	2000      	movs	r0, #0
    85dc:	e7ea      	b.n	85b4 <__eqsf2+0x24>
    85de:	46c0      	nop			; (mov r8, r8)

000085e0 <__gesf2>:
    85e0:	0243      	lsls	r3, r0, #9
    85e2:	b5f0      	push	{r4, r5, r6, r7, lr}
    85e4:	0042      	lsls	r2, r0, #1
    85e6:	0a5d      	lsrs	r5, r3, #9
    85e8:	0fc3      	lsrs	r3, r0, #31
    85ea:	0248      	lsls	r0, r1, #9
    85ec:	0a44      	lsrs	r4, r0, #9
    85ee:	0048      	lsls	r0, r1, #1
    85f0:	0e12      	lsrs	r2, r2, #24
    85f2:	0e00      	lsrs	r0, r0, #24
    85f4:	0fc9      	lsrs	r1, r1, #31
    85f6:	2aff      	cmp	r2, #255	; 0xff
    85f8:	d01f      	beq.n	863a <__gesf2+0x5a>
    85fa:	28ff      	cmp	r0, #255	; 0xff
    85fc:	d022      	beq.n	8644 <__gesf2+0x64>
    85fe:	2a00      	cmp	r2, #0
    8600:	d109      	bne.n	8616 <__gesf2+0x36>
    8602:	426e      	negs	r6, r5
    8604:	416e      	adcs	r6, r5
    8606:	2800      	cmp	r0, #0
    8608:	d10f      	bne.n	862a <__gesf2+0x4a>
    860a:	2c00      	cmp	r4, #0
    860c:	d10d      	bne.n	862a <__gesf2+0x4a>
    860e:	2000      	movs	r0, #0
    8610:	2d00      	cmp	r5, #0
    8612:	d009      	beq.n	8628 <__gesf2+0x48>
    8614:	e005      	b.n	8622 <__gesf2+0x42>
    8616:	2800      	cmp	r0, #0
    8618:	d101      	bne.n	861e <__gesf2+0x3e>
    861a:	2c00      	cmp	r4, #0
    861c:	d001      	beq.n	8622 <__gesf2+0x42>
    861e:	428b      	cmp	r3, r1
    8620:	d013      	beq.n	864a <__gesf2+0x6a>
    8622:	4258      	negs	r0, r3
    8624:	2301      	movs	r3, #1
    8626:	4318      	orrs	r0, r3
    8628:	bdf0      	pop	{r4, r5, r6, r7, pc}
    862a:	2e00      	cmp	r6, #0
    862c:	d0f7      	beq.n	861e <__gesf2+0x3e>
    862e:	4248      	negs	r0, r1
    8630:	4141      	adcs	r1, r0
    8632:	2001      	movs	r0, #1
    8634:	4249      	negs	r1, r1
    8636:	4308      	orrs	r0, r1
    8638:	e7f6      	b.n	8628 <__gesf2+0x48>
    863a:	2d00      	cmp	r5, #0
    863c:	d0dd      	beq.n	85fa <__gesf2+0x1a>
    863e:	2002      	movs	r0, #2
    8640:	4240      	negs	r0, r0
    8642:	e7f1      	b.n	8628 <__gesf2+0x48>
    8644:	2c00      	cmp	r4, #0
    8646:	d0da      	beq.n	85fe <__gesf2+0x1e>
    8648:	e7f9      	b.n	863e <__gesf2+0x5e>
    864a:	4282      	cmp	r2, r0
    864c:	dce9      	bgt.n	8622 <__gesf2+0x42>
    864e:	db04      	blt.n	865a <__gesf2+0x7a>
    8650:	42a5      	cmp	r5, r4
    8652:	d8e6      	bhi.n	8622 <__gesf2+0x42>
    8654:	2000      	movs	r0, #0
    8656:	42a5      	cmp	r5, r4
    8658:	d2e6      	bcs.n	8628 <__gesf2+0x48>
    865a:	4258      	negs	r0, r3
    865c:	4143      	adcs	r3, r0
    865e:	2001      	movs	r0, #1
    8660:	425b      	negs	r3, r3
    8662:	4318      	orrs	r0, r3
    8664:	e7e0      	b.n	8628 <__gesf2+0x48>
    8666:	46c0      	nop			; (mov r8, r8)

00008668 <__lesf2>:
    8668:	0243      	lsls	r3, r0, #9
    866a:	b5f0      	push	{r4, r5, r6, r7, lr}
    866c:	0042      	lsls	r2, r0, #1
    866e:	004c      	lsls	r4, r1, #1
    8670:	0a5e      	lsrs	r6, r3, #9
    8672:	0fc3      	lsrs	r3, r0, #31
    8674:	0248      	lsls	r0, r1, #9
    8676:	0e12      	lsrs	r2, r2, #24
    8678:	0a45      	lsrs	r5, r0, #9
    867a:	0e24      	lsrs	r4, r4, #24
    867c:	0fc9      	lsrs	r1, r1, #31
    867e:	2aff      	cmp	r2, #255	; 0xff
    8680:	d017      	beq.n	86b2 <__lesf2+0x4a>
    8682:	2cff      	cmp	r4, #255	; 0xff
    8684:	d019      	beq.n	86ba <__lesf2+0x52>
    8686:	2a00      	cmp	r2, #0
    8688:	d10b      	bne.n	86a2 <__lesf2+0x3a>
    868a:	4270      	negs	r0, r6
    868c:	4170      	adcs	r0, r6
    868e:	2c00      	cmp	r4, #0
    8690:	d017      	beq.n	86c2 <__lesf2+0x5a>
    8692:	2800      	cmp	r0, #0
    8694:	d007      	beq.n	86a6 <__lesf2+0x3e>
    8696:	4248      	negs	r0, r1
    8698:	4141      	adcs	r1, r0
    869a:	2001      	movs	r0, #1
    869c:	4249      	negs	r1, r1
    869e:	4308      	orrs	r0, r1
    86a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    86a2:	2c00      	cmp	r4, #0
    86a4:	d013      	beq.n	86ce <__lesf2+0x66>
    86a6:	428b      	cmp	r3, r1
    86a8:	d014      	beq.n	86d4 <__lesf2+0x6c>
    86aa:	4258      	negs	r0, r3
    86ac:	2301      	movs	r3, #1
    86ae:	4318      	orrs	r0, r3
    86b0:	e7f6      	b.n	86a0 <__lesf2+0x38>
    86b2:	2002      	movs	r0, #2
    86b4:	2e00      	cmp	r6, #0
    86b6:	d1f3      	bne.n	86a0 <__lesf2+0x38>
    86b8:	e7e3      	b.n	8682 <__lesf2+0x1a>
    86ba:	2002      	movs	r0, #2
    86bc:	2d00      	cmp	r5, #0
    86be:	d1ef      	bne.n	86a0 <__lesf2+0x38>
    86c0:	e7e1      	b.n	8686 <__lesf2+0x1e>
    86c2:	2d00      	cmp	r5, #0
    86c4:	d1e5      	bne.n	8692 <__lesf2+0x2a>
    86c6:	2000      	movs	r0, #0
    86c8:	2e00      	cmp	r6, #0
    86ca:	d0e9      	beq.n	86a0 <__lesf2+0x38>
    86cc:	e7ed      	b.n	86aa <__lesf2+0x42>
    86ce:	2d00      	cmp	r5, #0
    86d0:	d1e9      	bne.n	86a6 <__lesf2+0x3e>
    86d2:	e7ea      	b.n	86aa <__lesf2+0x42>
    86d4:	42a2      	cmp	r2, r4
    86d6:	dce8      	bgt.n	86aa <__lesf2+0x42>
    86d8:	db04      	blt.n	86e4 <__lesf2+0x7c>
    86da:	42ae      	cmp	r6, r5
    86dc:	d8e5      	bhi.n	86aa <__lesf2+0x42>
    86de:	2000      	movs	r0, #0
    86e0:	42ae      	cmp	r6, r5
    86e2:	d2dd      	bcs.n	86a0 <__lesf2+0x38>
    86e4:	4258      	negs	r0, r3
    86e6:	4143      	adcs	r3, r0
    86e8:	2001      	movs	r0, #1
    86ea:	425b      	negs	r3, r3
    86ec:	4318      	orrs	r0, r3
    86ee:	e7d7      	b.n	86a0 <__lesf2+0x38>

000086f0 <__aeabi_fmul>:
    86f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    86f2:	4657      	mov	r7, sl
    86f4:	464e      	mov	r6, r9
    86f6:	4645      	mov	r5, r8
    86f8:	0043      	lsls	r3, r0, #1
    86fa:	b4e0      	push	{r5, r6, r7}
    86fc:	0246      	lsls	r6, r0, #9
    86fe:	4688      	mov	r8, r1
    8700:	0a76      	lsrs	r6, r6, #9
    8702:	0e1f      	lsrs	r7, r3, #24
    8704:	0fc4      	lsrs	r4, r0, #31
    8706:	2f00      	cmp	r7, #0
    8708:	d047      	beq.n	879a <__aeabi_fmul+0xaa>
    870a:	2fff      	cmp	r7, #255	; 0xff
    870c:	d025      	beq.n	875a <__aeabi_fmul+0x6a>
    870e:	2300      	movs	r3, #0
    8710:	2580      	movs	r5, #128	; 0x80
    8712:	469a      	mov	sl, r3
    8714:	4699      	mov	r9, r3
    8716:	00f6      	lsls	r6, r6, #3
    8718:	04ed      	lsls	r5, r5, #19
    871a:	432e      	orrs	r6, r5
    871c:	3f7f      	subs	r7, #127	; 0x7f
    871e:	4643      	mov	r3, r8
    8720:	4642      	mov	r2, r8
    8722:	025d      	lsls	r5, r3, #9
    8724:	0fd2      	lsrs	r2, r2, #31
    8726:	005b      	lsls	r3, r3, #1
    8728:	0a6d      	lsrs	r5, r5, #9
    872a:	0e1b      	lsrs	r3, r3, #24
    872c:	4690      	mov	r8, r2
    872e:	d040      	beq.n	87b2 <__aeabi_fmul+0xc2>
    8730:	2bff      	cmp	r3, #255	; 0xff
    8732:	d039      	beq.n	87a8 <__aeabi_fmul+0xb8>
    8734:	2280      	movs	r2, #128	; 0x80
    8736:	2000      	movs	r0, #0
    8738:	00ed      	lsls	r5, r5, #3
    873a:	04d2      	lsls	r2, r2, #19
    873c:	4315      	orrs	r5, r2
    873e:	3b7f      	subs	r3, #127	; 0x7f
    8740:	18fb      	adds	r3, r7, r3
    8742:	4642      	mov	r2, r8
    8744:	4657      	mov	r7, sl
    8746:	1c59      	adds	r1, r3, #1
    8748:	4062      	eors	r2, r4
    874a:	468c      	mov	ip, r1
    874c:	4307      	orrs	r7, r0
    874e:	2f0f      	cmp	r7, #15
    8750:	d85c      	bhi.n	880c <__aeabi_fmul+0x11c>
    8752:	496f      	ldr	r1, [pc, #444]	; (8910 <__aeabi_fmul+0x220>)
    8754:	00bf      	lsls	r7, r7, #2
    8756:	59c9      	ldr	r1, [r1, r7]
    8758:	468f      	mov	pc, r1
    875a:	2e00      	cmp	r6, #0
    875c:	d145      	bne.n	87ea <__aeabi_fmul+0xfa>
    875e:	2308      	movs	r3, #8
    8760:	469a      	mov	sl, r3
    8762:	3b06      	subs	r3, #6
    8764:	4699      	mov	r9, r3
    8766:	e7da      	b.n	871e <__aeabi_fmul+0x2e>
    8768:	4642      	mov	r2, r8
    876a:	2802      	cmp	r0, #2
    876c:	d02d      	beq.n	87ca <__aeabi_fmul+0xda>
    876e:	2803      	cmp	r0, #3
    8770:	d100      	bne.n	8774 <__aeabi_fmul+0x84>
    8772:	e0c3      	b.n	88fc <__aeabi_fmul+0x20c>
    8774:	2801      	cmp	r0, #1
    8776:	d000      	beq.n	877a <__aeabi_fmul+0x8a>
    8778:	e0a2      	b.n	88c0 <__aeabi_fmul+0x1d0>
    877a:	2500      	movs	r5, #0
    877c:	2600      	movs	r6, #0
    877e:	4002      	ands	r2, r0
    8780:	b2d4      	uxtb	r4, r2
    8782:	0276      	lsls	r6, r6, #9
    8784:	05ed      	lsls	r5, r5, #23
    8786:	0a76      	lsrs	r6, r6, #9
    8788:	432e      	orrs	r6, r5
    878a:	07e4      	lsls	r4, r4, #31
    878c:	4326      	orrs	r6, r4
    878e:	0030      	movs	r0, r6
    8790:	bc1c      	pop	{r2, r3, r4}
    8792:	4690      	mov	r8, r2
    8794:	4699      	mov	r9, r3
    8796:	46a2      	mov	sl, r4
    8798:	bdf0      	pop	{r4, r5, r6, r7, pc}
    879a:	2e00      	cmp	r6, #0
    879c:	d11a      	bne.n	87d4 <__aeabi_fmul+0xe4>
    879e:	2304      	movs	r3, #4
    87a0:	469a      	mov	sl, r3
    87a2:	3b03      	subs	r3, #3
    87a4:	4699      	mov	r9, r3
    87a6:	e7ba      	b.n	871e <__aeabi_fmul+0x2e>
    87a8:	002a      	movs	r2, r5
    87aa:	1e51      	subs	r1, r2, #1
    87ac:	418a      	sbcs	r2, r1
    87ae:	1c90      	adds	r0, r2, #2
    87b0:	e7c6      	b.n	8740 <__aeabi_fmul+0x50>
    87b2:	2001      	movs	r0, #1
    87b4:	2d00      	cmp	r5, #0
    87b6:	d0c3      	beq.n	8740 <__aeabi_fmul+0x50>
    87b8:	0028      	movs	r0, r5
    87ba:	f001 ffc3 	bl	a744 <__clzsi2>
    87be:	1f43      	subs	r3, r0, #5
    87c0:	3076      	adds	r0, #118	; 0x76
    87c2:	409d      	lsls	r5, r3
    87c4:	4243      	negs	r3, r0
    87c6:	2000      	movs	r0, #0
    87c8:	e7ba      	b.n	8740 <__aeabi_fmul+0x50>
    87ca:	2401      	movs	r4, #1
    87cc:	25ff      	movs	r5, #255	; 0xff
    87ce:	4014      	ands	r4, r2
    87d0:	2600      	movs	r6, #0
    87d2:	e7d6      	b.n	8782 <__aeabi_fmul+0x92>
    87d4:	0030      	movs	r0, r6
    87d6:	f001 ffb5 	bl	a744 <__clzsi2>
    87da:	1f43      	subs	r3, r0, #5
    87dc:	409e      	lsls	r6, r3
    87de:	2300      	movs	r3, #0
    87e0:	3076      	adds	r0, #118	; 0x76
    87e2:	4247      	negs	r7, r0
    87e4:	469a      	mov	sl, r3
    87e6:	4699      	mov	r9, r3
    87e8:	e799      	b.n	871e <__aeabi_fmul+0x2e>
    87ea:	230c      	movs	r3, #12
    87ec:	469a      	mov	sl, r3
    87ee:	3b09      	subs	r3, #9
    87f0:	4699      	mov	r9, r3
    87f2:	e794      	b.n	871e <__aeabi_fmul+0x2e>
    87f4:	2680      	movs	r6, #128	; 0x80
    87f6:	2400      	movs	r4, #0
    87f8:	03f6      	lsls	r6, r6, #15
    87fa:	25ff      	movs	r5, #255	; 0xff
    87fc:	e7c1      	b.n	8782 <__aeabi_fmul+0x92>
    87fe:	0035      	movs	r5, r6
    8800:	4648      	mov	r0, r9
    8802:	e7b2      	b.n	876a <__aeabi_fmul+0x7a>
    8804:	0035      	movs	r5, r6
    8806:	0022      	movs	r2, r4
    8808:	4648      	mov	r0, r9
    880a:	e7ae      	b.n	876a <__aeabi_fmul+0x7a>
    880c:	0429      	lsls	r1, r5, #16
    880e:	0c09      	lsrs	r1, r1, #16
    8810:	0008      	movs	r0, r1
    8812:	0c37      	lsrs	r7, r6, #16
    8814:	0436      	lsls	r6, r6, #16
    8816:	0c36      	lsrs	r6, r6, #16
    8818:	0c2c      	lsrs	r4, r5, #16
    881a:	4379      	muls	r1, r7
    881c:	4370      	muls	r0, r6
    881e:	4367      	muls	r7, r4
    8820:	4374      	muls	r4, r6
    8822:	0c06      	lsrs	r6, r0, #16
    8824:	1864      	adds	r4, r4, r1
    8826:	1936      	adds	r6, r6, r4
    8828:	42b1      	cmp	r1, r6
    882a:	d903      	bls.n	8834 <__aeabi_fmul+0x144>
    882c:	2180      	movs	r1, #128	; 0x80
    882e:	0249      	lsls	r1, r1, #9
    8830:	4688      	mov	r8, r1
    8832:	4447      	add	r7, r8
    8834:	0400      	lsls	r0, r0, #16
    8836:	0c00      	lsrs	r0, r0, #16
    8838:	0431      	lsls	r1, r6, #16
    883a:	1809      	adds	r1, r1, r0
    883c:	018d      	lsls	r5, r1, #6
    883e:	1e68      	subs	r0, r5, #1
    8840:	4185      	sbcs	r5, r0
    8842:	0e89      	lsrs	r1, r1, #26
    8844:	4329      	orrs	r1, r5
    8846:	0c35      	lsrs	r5, r6, #16
    8848:	19ed      	adds	r5, r5, r7
    884a:	01ad      	lsls	r5, r5, #6
    884c:	430d      	orrs	r5, r1
    884e:	0129      	lsls	r1, r5, #4
    8850:	d504      	bpl.n	885c <__aeabi_fmul+0x16c>
    8852:	2301      	movs	r3, #1
    8854:	0869      	lsrs	r1, r5, #1
    8856:	401d      	ands	r5, r3
    8858:	4663      	mov	r3, ip
    885a:	430d      	orrs	r5, r1
    885c:	0019      	movs	r1, r3
    885e:	317f      	adds	r1, #127	; 0x7f
    8860:	2900      	cmp	r1, #0
    8862:	dd25      	ble.n	88b0 <__aeabi_fmul+0x1c0>
    8864:	0768      	lsls	r0, r5, #29
    8866:	d004      	beq.n	8872 <__aeabi_fmul+0x182>
    8868:	200f      	movs	r0, #15
    886a:	4028      	ands	r0, r5
    886c:	2804      	cmp	r0, #4
    886e:	d000      	beq.n	8872 <__aeabi_fmul+0x182>
    8870:	3504      	adds	r5, #4
    8872:	0128      	lsls	r0, r5, #4
    8874:	d503      	bpl.n	887e <__aeabi_fmul+0x18e>
    8876:	4927      	ldr	r1, [pc, #156]	; (8914 <__aeabi_fmul+0x224>)
    8878:	3380      	adds	r3, #128	; 0x80
    887a:	400d      	ands	r5, r1
    887c:	0019      	movs	r1, r3
    887e:	29fe      	cmp	r1, #254	; 0xfe
    8880:	dca3      	bgt.n	87ca <__aeabi_fmul+0xda>
    8882:	2401      	movs	r4, #1
    8884:	01ad      	lsls	r5, r5, #6
    8886:	0a6e      	lsrs	r6, r5, #9
    8888:	4014      	ands	r4, r2
    888a:	b2cd      	uxtb	r5, r1
    888c:	e779      	b.n	8782 <__aeabi_fmul+0x92>
    888e:	2080      	movs	r0, #128	; 0x80
    8890:	03c0      	lsls	r0, r0, #15
    8892:	4206      	tst	r6, r0
    8894:	d007      	beq.n	88a6 <__aeabi_fmul+0x1b6>
    8896:	4205      	tst	r5, r0
    8898:	d105      	bne.n	88a6 <__aeabi_fmul+0x1b6>
    889a:	4328      	orrs	r0, r5
    889c:	0246      	lsls	r6, r0, #9
    889e:	0a76      	lsrs	r6, r6, #9
    88a0:	4644      	mov	r4, r8
    88a2:	25ff      	movs	r5, #255	; 0xff
    88a4:	e76d      	b.n	8782 <__aeabi_fmul+0x92>
    88a6:	4306      	orrs	r6, r0
    88a8:	0276      	lsls	r6, r6, #9
    88aa:	0a76      	lsrs	r6, r6, #9
    88ac:	25ff      	movs	r5, #255	; 0xff
    88ae:	e768      	b.n	8782 <__aeabi_fmul+0x92>
    88b0:	2401      	movs	r4, #1
    88b2:	1a61      	subs	r1, r4, r1
    88b4:	291b      	cmp	r1, #27
    88b6:	dd05      	ble.n	88c4 <__aeabi_fmul+0x1d4>
    88b8:	4014      	ands	r4, r2
    88ba:	2500      	movs	r5, #0
    88bc:	2600      	movs	r6, #0
    88be:	e760      	b.n	8782 <__aeabi_fmul+0x92>
    88c0:	4663      	mov	r3, ip
    88c2:	e7cb      	b.n	885c <__aeabi_fmul+0x16c>
    88c4:	002e      	movs	r6, r5
    88c6:	2320      	movs	r3, #32
    88c8:	40ce      	lsrs	r6, r1
    88ca:	1a59      	subs	r1, r3, r1
    88cc:	408d      	lsls	r5, r1
    88ce:	1e6b      	subs	r3, r5, #1
    88d0:	419d      	sbcs	r5, r3
    88d2:	432e      	orrs	r6, r5
    88d4:	0773      	lsls	r3, r6, #29
    88d6:	d004      	beq.n	88e2 <__aeabi_fmul+0x1f2>
    88d8:	230f      	movs	r3, #15
    88da:	4033      	ands	r3, r6
    88dc:	2b04      	cmp	r3, #4
    88de:	d000      	beq.n	88e2 <__aeabi_fmul+0x1f2>
    88e0:	3604      	adds	r6, #4
    88e2:	0173      	lsls	r3, r6, #5
    88e4:	d504      	bpl.n	88f0 <__aeabi_fmul+0x200>
    88e6:	2401      	movs	r4, #1
    88e8:	2501      	movs	r5, #1
    88ea:	4014      	ands	r4, r2
    88ec:	2600      	movs	r6, #0
    88ee:	e748      	b.n	8782 <__aeabi_fmul+0x92>
    88f0:	2401      	movs	r4, #1
    88f2:	01b6      	lsls	r6, r6, #6
    88f4:	0a76      	lsrs	r6, r6, #9
    88f6:	4014      	ands	r4, r2
    88f8:	2500      	movs	r5, #0
    88fa:	e742      	b.n	8782 <__aeabi_fmul+0x92>
    88fc:	2680      	movs	r6, #128	; 0x80
    88fe:	2401      	movs	r4, #1
    8900:	03f6      	lsls	r6, r6, #15
    8902:	432e      	orrs	r6, r5
    8904:	0276      	lsls	r6, r6, #9
    8906:	0a76      	lsrs	r6, r6, #9
    8908:	4014      	ands	r4, r2
    890a:	25ff      	movs	r5, #255	; 0xff
    890c:	e739      	b.n	8782 <__aeabi_fmul+0x92>
    890e:	46c0      	nop			; (mov r8, r8)
    8910:	0000ab00 	.word	0x0000ab00
    8914:	f7ffffff 	.word	0xf7ffffff

00008918 <__aeabi_i2f>:
    8918:	b570      	push	{r4, r5, r6, lr}
    891a:	2800      	cmp	r0, #0
    891c:	d030      	beq.n	8980 <__aeabi_i2f+0x68>
    891e:	17c3      	asrs	r3, r0, #31
    8920:	18c5      	adds	r5, r0, r3
    8922:	405d      	eors	r5, r3
    8924:	0fc4      	lsrs	r4, r0, #31
    8926:	0028      	movs	r0, r5
    8928:	f001 ff0c 	bl	a744 <__clzsi2>
    892c:	239e      	movs	r3, #158	; 0x9e
    892e:	1a1b      	subs	r3, r3, r0
    8930:	2b96      	cmp	r3, #150	; 0x96
    8932:	dc0d      	bgt.n	8950 <__aeabi_i2f+0x38>
    8934:	2296      	movs	r2, #150	; 0x96
    8936:	1ad2      	subs	r2, r2, r3
    8938:	4095      	lsls	r5, r2
    893a:	026a      	lsls	r2, r5, #9
    893c:	0a52      	lsrs	r2, r2, #9
    893e:	b2d8      	uxtb	r0, r3
    8940:	0252      	lsls	r2, r2, #9
    8942:	05c0      	lsls	r0, r0, #23
    8944:	0a52      	lsrs	r2, r2, #9
    8946:	07e4      	lsls	r4, r4, #31
    8948:	4302      	orrs	r2, r0
    894a:	4322      	orrs	r2, r4
    894c:	0010      	movs	r0, r2
    894e:	bd70      	pop	{r4, r5, r6, pc}
    8950:	2b99      	cmp	r3, #153	; 0x99
    8952:	dc19      	bgt.n	8988 <__aeabi_i2f+0x70>
    8954:	2299      	movs	r2, #153	; 0x99
    8956:	1ad2      	subs	r2, r2, r3
    8958:	4095      	lsls	r5, r2
    895a:	4a12      	ldr	r2, [pc, #72]	; (89a4 <__aeabi_i2f+0x8c>)
    895c:	402a      	ands	r2, r5
    895e:	0769      	lsls	r1, r5, #29
    8960:	d004      	beq.n	896c <__aeabi_i2f+0x54>
    8962:	210f      	movs	r1, #15
    8964:	400d      	ands	r5, r1
    8966:	2d04      	cmp	r5, #4
    8968:	d000      	beq.n	896c <__aeabi_i2f+0x54>
    896a:	3204      	adds	r2, #4
    896c:	0151      	lsls	r1, r2, #5
    896e:	d503      	bpl.n	8978 <__aeabi_i2f+0x60>
    8970:	4b0c      	ldr	r3, [pc, #48]	; (89a4 <__aeabi_i2f+0x8c>)
    8972:	401a      	ands	r2, r3
    8974:	239f      	movs	r3, #159	; 0x9f
    8976:	1a1b      	subs	r3, r3, r0
    8978:	0192      	lsls	r2, r2, #6
    897a:	0a52      	lsrs	r2, r2, #9
    897c:	b2d8      	uxtb	r0, r3
    897e:	e7df      	b.n	8940 <__aeabi_i2f+0x28>
    8980:	2400      	movs	r4, #0
    8982:	2000      	movs	r0, #0
    8984:	2200      	movs	r2, #0
    8986:	e7db      	b.n	8940 <__aeabi_i2f+0x28>
    8988:	2205      	movs	r2, #5
    898a:	002e      	movs	r6, r5
    898c:	1a12      	subs	r2, r2, r0
    898e:	21b9      	movs	r1, #185	; 0xb9
    8990:	40d6      	lsrs	r6, r2
    8992:	002a      	movs	r2, r5
    8994:	1ac9      	subs	r1, r1, r3
    8996:	408a      	lsls	r2, r1
    8998:	1e55      	subs	r5, r2, #1
    899a:	41aa      	sbcs	r2, r5
    899c:	0035      	movs	r5, r6
    899e:	4315      	orrs	r5, r2
    89a0:	e7db      	b.n	895a <__aeabi_i2f+0x42>
    89a2:	46c0      	nop			; (mov r8, r8)
    89a4:	fbffffff 	.word	0xfbffffff

000089a8 <__aeabi_dadd>:
    89a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    89aa:	4656      	mov	r6, sl
    89ac:	465f      	mov	r7, fp
    89ae:	464d      	mov	r5, r9
    89b0:	4644      	mov	r4, r8
    89b2:	b4f0      	push	{r4, r5, r6, r7}
    89b4:	000f      	movs	r7, r1
    89b6:	0ffd      	lsrs	r5, r7, #31
    89b8:	46aa      	mov	sl, r5
    89ba:	0309      	lsls	r1, r1, #12
    89bc:	007c      	lsls	r4, r7, #1
    89be:	002e      	movs	r6, r5
    89c0:	005f      	lsls	r7, r3, #1
    89c2:	0f45      	lsrs	r5, r0, #29
    89c4:	0a49      	lsrs	r1, r1, #9
    89c6:	0d7f      	lsrs	r7, r7, #21
    89c8:	4329      	orrs	r1, r5
    89ca:	00c5      	lsls	r5, r0, #3
    89cc:	0318      	lsls	r0, r3, #12
    89ce:	46bc      	mov	ip, r7
    89d0:	0a40      	lsrs	r0, r0, #9
    89d2:	0f57      	lsrs	r7, r2, #29
    89d4:	0d64      	lsrs	r4, r4, #21
    89d6:	0fdb      	lsrs	r3, r3, #31
    89d8:	4338      	orrs	r0, r7
    89da:	00d2      	lsls	r2, r2, #3
    89dc:	459a      	cmp	sl, r3
    89de:	d100      	bne.n	89e2 <__aeabi_dadd+0x3a>
    89e0:	e0aa      	b.n	8b38 <__aeabi_dadd+0x190>
    89e2:	4666      	mov	r6, ip
    89e4:	1ba6      	subs	r6, r4, r6
    89e6:	2e00      	cmp	r6, #0
    89e8:	dc00      	bgt.n	89ec <__aeabi_dadd+0x44>
    89ea:	e0ff      	b.n	8bec <__aeabi_dadd+0x244>
    89ec:	4663      	mov	r3, ip
    89ee:	2b00      	cmp	r3, #0
    89f0:	d139      	bne.n	8a66 <__aeabi_dadd+0xbe>
    89f2:	0003      	movs	r3, r0
    89f4:	4313      	orrs	r3, r2
    89f6:	d000      	beq.n	89fa <__aeabi_dadd+0x52>
    89f8:	e0d9      	b.n	8bae <__aeabi_dadd+0x206>
    89fa:	076b      	lsls	r3, r5, #29
    89fc:	d009      	beq.n	8a12 <__aeabi_dadd+0x6a>
    89fe:	230f      	movs	r3, #15
    8a00:	402b      	ands	r3, r5
    8a02:	2b04      	cmp	r3, #4
    8a04:	d005      	beq.n	8a12 <__aeabi_dadd+0x6a>
    8a06:	1d2b      	adds	r3, r5, #4
    8a08:	42ab      	cmp	r3, r5
    8a0a:	41ad      	sbcs	r5, r5
    8a0c:	426d      	negs	r5, r5
    8a0e:	1949      	adds	r1, r1, r5
    8a10:	001d      	movs	r5, r3
    8a12:	020b      	lsls	r3, r1, #8
    8a14:	d400      	bmi.n	8a18 <__aeabi_dadd+0x70>
    8a16:	e082      	b.n	8b1e <__aeabi_dadd+0x176>
    8a18:	4bca      	ldr	r3, [pc, #808]	; (8d44 <__aeabi_dadd+0x39c>)
    8a1a:	3401      	adds	r4, #1
    8a1c:	429c      	cmp	r4, r3
    8a1e:	d100      	bne.n	8a22 <__aeabi_dadd+0x7a>
    8a20:	e0fe      	b.n	8c20 <__aeabi_dadd+0x278>
    8a22:	000a      	movs	r2, r1
    8a24:	4656      	mov	r6, sl
    8a26:	4bc8      	ldr	r3, [pc, #800]	; (8d48 <__aeabi_dadd+0x3a0>)
    8a28:	08ed      	lsrs	r5, r5, #3
    8a2a:	401a      	ands	r2, r3
    8a2c:	0750      	lsls	r0, r2, #29
    8a2e:	0564      	lsls	r4, r4, #21
    8a30:	0252      	lsls	r2, r2, #9
    8a32:	4305      	orrs	r5, r0
    8a34:	0b12      	lsrs	r2, r2, #12
    8a36:	0d64      	lsrs	r4, r4, #21
    8a38:	2100      	movs	r1, #0
    8a3a:	0312      	lsls	r2, r2, #12
    8a3c:	0d0b      	lsrs	r3, r1, #20
    8a3e:	051b      	lsls	r3, r3, #20
    8a40:	0564      	lsls	r4, r4, #21
    8a42:	0b12      	lsrs	r2, r2, #12
    8a44:	431a      	orrs	r2, r3
    8a46:	0863      	lsrs	r3, r4, #1
    8a48:	4cc0      	ldr	r4, [pc, #768]	; (8d4c <__aeabi_dadd+0x3a4>)
    8a4a:	07f6      	lsls	r6, r6, #31
    8a4c:	4014      	ands	r4, r2
    8a4e:	431c      	orrs	r4, r3
    8a50:	0064      	lsls	r4, r4, #1
    8a52:	0864      	lsrs	r4, r4, #1
    8a54:	4334      	orrs	r4, r6
    8a56:	0028      	movs	r0, r5
    8a58:	0021      	movs	r1, r4
    8a5a:	bc3c      	pop	{r2, r3, r4, r5}
    8a5c:	4690      	mov	r8, r2
    8a5e:	4699      	mov	r9, r3
    8a60:	46a2      	mov	sl, r4
    8a62:	46ab      	mov	fp, r5
    8a64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8a66:	4bb7      	ldr	r3, [pc, #732]	; (8d44 <__aeabi_dadd+0x39c>)
    8a68:	429c      	cmp	r4, r3
    8a6a:	d0c6      	beq.n	89fa <__aeabi_dadd+0x52>
    8a6c:	2380      	movs	r3, #128	; 0x80
    8a6e:	041b      	lsls	r3, r3, #16
    8a70:	4318      	orrs	r0, r3
    8a72:	2e38      	cmp	r6, #56	; 0x38
    8a74:	dd00      	ble.n	8a78 <__aeabi_dadd+0xd0>
    8a76:	e0eb      	b.n	8c50 <__aeabi_dadd+0x2a8>
    8a78:	2e1f      	cmp	r6, #31
    8a7a:	dd00      	ble.n	8a7e <__aeabi_dadd+0xd6>
    8a7c:	e11e      	b.n	8cbc <__aeabi_dadd+0x314>
    8a7e:	2320      	movs	r3, #32
    8a80:	1b9b      	subs	r3, r3, r6
    8a82:	469c      	mov	ip, r3
    8a84:	0003      	movs	r3, r0
    8a86:	4667      	mov	r7, ip
    8a88:	40bb      	lsls	r3, r7
    8a8a:	4698      	mov	r8, r3
    8a8c:	0013      	movs	r3, r2
    8a8e:	4647      	mov	r7, r8
    8a90:	40f3      	lsrs	r3, r6
    8a92:	433b      	orrs	r3, r7
    8a94:	4667      	mov	r7, ip
    8a96:	40ba      	lsls	r2, r7
    8a98:	1e57      	subs	r7, r2, #1
    8a9a:	41ba      	sbcs	r2, r7
    8a9c:	4313      	orrs	r3, r2
    8a9e:	0002      	movs	r2, r0
    8aa0:	40f2      	lsrs	r2, r6
    8aa2:	1aeb      	subs	r3, r5, r3
    8aa4:	429d      	cmp	r5, r3
    8aa6:	41b6      	sbcs	r6, r6
    8aa8:	001d      	movs	r5, r3
    8aaa:	1a8a      	subs	r2, r1, r2
    8aac:	4276      	negs	r6, r6
    8aae:	1b91      	subs	r1, r2, r6
    8ab0:	020b      	lsls	r3, r1, #8
    8ab2:	d531      	bpl.n	8b18 <__aeabi_dadd+0x170>
    8ab4:	024a      	lsls	r2, r1, #9
    8ab6:	0a56      	lsrs	r6, r2, #9
    8ab8:	2e00      	cmp	r6, #0
    8aba:	d100      	bne.n	8abe <__aeabi_dadd+0x116>
    8abc:	e0b4      	b.n	8c28 <__aeabi_dadd+0x280>
    8abe:	0030      	movs	r0, r6
    8ac0:	f001 fe40 	bl	a744 <__clzsi2>
    8ac4:	0003      	movs	r3, r0
    8ac6:	3b08      	subs	r3, #8
    8ac8:	2b1f      	cmp	r3, #31
    8aca:	dd00      	ble.n	8ace <__aeabi_dadd+0x126>
    8acc:	e0b5      	b.n	8c3a <__aeabi_dadd+0x292>
    8ace:	2220      	movs	r2, #32
    8ad0:	0029      	movs	r1, r5
    8ad2:	1ad2      	subs	r2, r2, r3
    8ad4:	40d1      	lsrs	r1, r2
    8ad6:	409e      	lsls	r6, r3
    8ad8:	000a      	movs	r2, r1
    8ada:	409d      	lsls	r5, r3
    8adc:	4332      	orrs	r2, r6
    8ade:	429c      	cmp	r4, r3
    8ae0:	dd00      	ble.n	8ae4 <__aeabi_dadd+0x13c>
    8ae2:	e0b1      	b.n	8c48 <__aeabi_dadd+0x2a0>
    8ae4:	1b1c      	subs	r4, r3, r4
    8ae6:	1c63      	adds	r3, r4, #1
    8ae8:	2b1f      	cmp	r3, #31
    8aea:	dd00      	ble.n	8aee <__aeabi_dadd+0x146>
    8aec:	e0d5      	b.n	8c9a <__aeabi_dadd+0x2f2>
    8aee:	2120      	movs	r1, #32
    8af0:	0014      	movs	r4, r2
    8af2:	0028      	movs	r0, r5
    8af4:	1ac9      	subs	r1, r1, r3
    8af6:	408c      	lsls	r4, r1
    8af8:	40d8      	lsrs	r0, r3
    8afa:	408d      	lsls	r5, r1
    8afc:	4304      	orrs	r4, r0
    8afe:	40da      	lsrs	r2, r3
    8b00:	1e68      	subs	r0, r5, #1
    8b02:	4185      	sbcs	r5, r0
    8b04:	0011      	movs	r1, r2
    8b06:	4325      	orrs	r5, r4
    8b08:	2400      	movs	r4, #0
    8b0a:	e776      	b.n	89fa <__aeabi_dadd+0x52>
    8b0c:	4641      	mov	r1, r8
    8b0e:	4331      	orrs	r1, r6
    8b10:	d100      	bne.n	8b14 <__aeabi_dadd+0x16c>
    8b12:	e234      	b.n	8f7e <__aeabi_dadd+0x5d6>
    8b14:	0031      	movs	r1, r6
    8b16:	4645      	mov	r5, r8
    8b18:	076b      	lsls	r3, r5, #29
    8b1a:	d000      	beq.n	8b1e <__aeabi_dadd+0x176>
    8b1c:	e76f      	b.n	89fe <__aeabi_dadd+0x56>
    8b1e:	4656      	mov	r6, sl
    8b20:	0748      	lsls	r0, r1, #29
    8b22:	08ed      	lsrs	r5, r5, #3
    8b24:	08c9      	lsrs	r1, r1, #3
    8b26:	4305      	orrs	r5, r0
    8b28:	4b86      	ldr	r3, [pc, #536]	; (8d44 <__aeabi_dadd+0x39c>)
    8b2a:	429c      	cmp	r4, r3
    8b2c:	d035      	beq.n	8b9a <__aeabi_dadd+0x1f2>
    8b2e:	030a      	lsls	r2, r1, #12
    8b30:	0564      	lsls	r4, r4, #21
    8b32:	0b12      	lsrs	r2, r2, #12
    8b34:	0d64      	lsrs	r4, r4, #21
    8b36:	e77f      	b.n	8a38 <__aeabi_dadd+0x90>
    8b38:	4663      	mov	r3, ip
    8b3a:	1ae3      	subs	r3, r4, r3
    8b3c:	469b      	mov	fp, r3
    8b3e:	2b00      	cmp	r3, #0
    8b40:	dc00      	bgt.n	8b44 <__aeabi_dadd+0x19c>
    8b42:	e08b      	b.n	8c5c <__aeabi_dadd+0x2b4>
    8b44:	4667      	mov	r7, ip
    8b46:	2f00      	cmp	r7, #0
    8b48:	d03c      	beq.n	8bc4 <__aeabi_dadd+0x21c>
    8b4a:	4f7e      	ldr	r7, [pc, #504]	; (8d44 <__aeabi_dadd+0x39c>)
    8b4c:	42bc      	cmp	r4, r7
    8b4e:	d100      	bne.n	8b52 <__aeabi_dadd+0x1aa>
    8b50:	e753      	b.n	89fa <__aeabi_dadd+0x52>
    8b52:	2780      	movs	r7, #128	; 0x80
    8b54:	043f      	lsls	r7, r7, #16
    8b56:	4338      	orrs	r0, r7
    8b58:	465b      	mov	r3, fp
    8b5a:	2b38      	cmp	r3, #56	; 0x38
    8b5c:	dc00      	bgt.n	8b60 <__aeabi_dadd+0x1b8>
    8b5e:	e0f7      	b.n	8d50 <__aeabi_dadd+0x3a8>
    8b60:	4302      	orrs	r2, r0
    8b62:	1e50      	subs	r0, r2, #1
    8b64:	4182      	sbcs	r2, r0
    8b66:	2000      	movs	r0, #0
    8b68:	b2d2      	uxtb	r2, r2
    8b6a:	1953      	adds	r3, r2, r5
    8b6c:	1842      	adds	r2, r0, r1
    8b6e:	42ab      	cmp	r3, r5
    8b70:	4189      	sbcs	r1, r1
    8b72:	001d      	movs	r5, r3
    8b74:	4249      	negs	r1, r1
    8b76:	1889      	adds	r1, r1, r2
    8b78:	020b      	lsls	r3, r1, #8
    8b7a:	d5cd      	bpl.n	8b18 <__aeabi_dadd+0x170>
    8b7c:	4b71      	ldr	r3, [pc, #452]	; (8d44 <__aeabi_dadd+0x39c>)
    8b7e:	3401      	adds	r4, #1
    8b80:	429c      	cmp	r4, r3
    8b82:	d100      	bne.n	8b86 <__aeabi_dadd+0x1de>
    8b84:	e13d      	b.n	8e02 <__aeabi_dadd+0x45a>
    8b86:	2001      	movs	r0, #1
    8b88:	4a6f      	ldr	r2, [pc, #444]	; (8d48 <__aeabi_dadd+0x3a0>)
    8b8a:	086b      	lsrs	r3, r5, #1
    8b8c:	400a      	ands	r2, r1
    8b8e:	4028      	ands	r0, r5
    8b90:	4318      	orrs	r0, r3
    8b92:	07d5      	lsls	r5, r2, #31
    8b94:	4305      	orrs	r5, r0
    8b96:	0851      	lsrs	r1, r2, #1
    8b98:	e72f      	b.n	89fa <__aeabi_dadd+0x52>
    8b9a:	002b      	movs	r3, r5
    8b9c:	430b      	orrs	r3, r1
    8b9e:	d100      	bne.n	8ba2 <__aeabi_dadd+0x1fa>
    8ba0:	e1cb      	b.n	8f3a <__aeabi_dadd+0x592>
    8ba2:	2380      	movs	r3, #128	; 0x80
    8ba4:	031b      	lsls	r3, r3, #12
    8ba6:	430b      	orrs	r3, r1
    8ba8:	031a      	lsls	r2, r3, #12
    8baa:	0b12      	lsrs	r2, r2, #12
    8bac:	e744      	b.n	8a38 <__aeabi_dadd+0x90>
    8bae:	3e01      	subs	r6, #1
    8bb0:	2e00      	cmp	r6, #0
    8bb2:	d16d      	bne.n	8c90 <__aeabi_dadd+0x2e8>
    8bb4:	1aae      	subs	r6, r5, r2
    8bb6:	42b5      	cmp	r5, r6
    8bb8:	419b      	sbcs	r3, r3
    8bba:	1a09      	subs	r1, r1, r0
    8bbc:	425b      	negs	r3, r3
    8bbe:	1ac9      	subs	r1, r1, r3
    8bc0:	0035      	movs	r5, r6
    8bc2:	e775      	b.n	8ab0 <__aeabi_dadd+0x108>
    8bc4:	0007      	movs	r7, r0
    8bc6:	4317      	orrs	r7, r2
    8bc8:	d100      	bne.n	8bcc <__aeabi_dadd+0x224>
    8bca:	e716      	b.n	89fa <__aeabi_dadd+0x52>
    8bcc:	2301      	movs	r3, #1
    8bce:	425b      	negs	r3, r3
    8bd0:	469c      	mov	ip, r3
    8bd2:	44e3      	add	fp, ip
    8bd4:	465b      	mov	r3, fp
    8bd6:	2b00      	cmp	r3, #0
    8bd8:	d000      	beq.n	8bdc <__aeabi_dadd+0x234>
    8bda:	e0e0      	b.n	8d9e <__aeabi_dadd+0x3f6>
    8bdc:	18aa      	adds	r2, r5, r2
    8bde:	42aa      	cmp	r2, r5
    8be0:	419b      	sbcs	r3, r3
    8be2:	1809      	adds	r1, r1, r0
    8be4:	425b      	negs	r3, r3
    8be6:	1859      	adds	r1, r3, r1
    8be8:	0015      	movs	r5, r2
    8bea:	e7c5      	b.n	8b78 <__aeabi_dadd+0x1d0>
    8bec:	2e00      	cmp	r6, #0
    8bee:	d175      	bne.n	8cdc <__aeabi_dadd+0x334>
    8bf0:	1c66      	adds	r6, r4, #1
    8bf2:	0576      	lsls	r6, r6, #21
    8bf4:	0d76      	lsrs	r6, r6, #21
    8bf6:	2e01      	cmp	r6, #1
    8bf8:	dc00      	bgt.n	8bfc <__aeabi_dadd+0x254>
    8bfa:	e0f3      	b.n	8de4 <__aeabi_dadd+0x43c>
    8bfc:	1aae      	subs	r6, r5, r2
    8bfe:	46b0      	mov	r8, r6
    8c00:	4545      	cmp	r5, r8
    8c02:	41bf      	sbcs	r7, r7
    8c04:	1a0e      	subs	r6, r1, r0
    8c06:	427f      	negs	r7, r7
    8c08:	1bf6      	subs	r6, r6, r7
    8c0a:	0237      	lsls	r7, r6, #8
    8c0c:	d400      	bmi.n	8c10 <__aeabi_dadd+0x268>
    8c0e:	e08f      	b.n	8d30 <__aeabi_dadd+0x388>
    8c10:	1b55      	subs	r5, r2, r5
    8c12:	42aa      	cmp	r2, r5
    8c14:	41b6      	sbcs	r6, r6
    8c16:	1a41      	subs	r1, r0, r1
    8c18:	4276      	negs	r6, r6
    8c1a:	1b8e      	subs	r6, r1, r6
    8c1c:	469a      	mov	sl, r3
    8c1e:	e74b      	b.n	8ab8 <__aeabi_dadd+0x110>
    8c20:	4656      	mov	r6, sl
    8c22:	2200      	movs	r2, #0
    8c24:	2500      	movs	r5, #0
    8c26:	e707      	b.n	8a38 <__aeabi_dadd+0x90>
    8c28:	0028      	movs	r0, r5
    8c2a:	f001 fd8b 	bl	a744 <__clzsi2>
    8c2e:	3020      	adds	r0, #32
    8c30:	0003      	movs	r3, r0
    8c32:	3b08      	subs	r3, #8
    8c34:	2b1f      	cmp	r3, #31
    8c36:	dc00      	bgt.n	8c3a <__aeabi_dadd+0x292>
    8c38:	e749      	b.n	8ace <__aeabi_dadd+0x126>
    8c3a:	002a      	movs	r2, r5
    8c3c:	3828      	subs	r0, #40	; 0x28
    8c3e:	4082      	lsls	r2, r0
    8c40:	2500      	movs	r5, #0
    8c42:	429c      	cmp	r4, r3
    8c44:	dc00      	bgt.n	8c48 <__aeabi_dadd+0x2a0>
    8c46:	e74d      	b.n	8ae4 <__aeabi_dadd+0x13c>
    8c48:	493f      	ldr	r1, [pc, #252]	; (8d48 <__aeabi_dadd+0x3a0>)
    8c4a:	1ae4      	subs	r4, r4, r3
    8c4c:	4011      	ands	r1, r2
    8c4e:	e6d4      	b.n	89fa <__aeabi_dadd+0x52>
    8c50:	4302      	orrs	r2, r0
    8c52:	1e50      	subs	r0, r2, #1
    8c54:	4182      	sbcs	r2, r0
    8c56:	b2d3      	uxtb	r3, r2
    8c58:	2200      	movs	r2, #0
    8c5a:	e722      	b.n	8aa2 <__aeabi_dadd+0xfa>
    8c5c:	2b00      	cmp	r3, #0
    8c5e:	d000      	beq.n	8c62 <__aeabi_dadd+0x2ba>
    8c60:	e0f3      	b.n	8e4a <__aeabi_dadd+0x4a2>
    8c62:	1c63      	adds	r3, r4, #1
    8c64:	469c      	mov	ip, r3
    8c66:	055b      	lsls	r3, r3, #21
    8c68:	0d5b      	lsrs	r3, r3, #21
    8c6a:	2b01      	cmp	r3, #1
    8c6c:	dc00      	bgt.n	8c70 <__aeabi_dadd+0x2c8>
    8c6e:	e09f      	b.n	8db0 <__aeabi_dadd+0x408>
    8c70:	4b34      	ldr	r3, [pc, #208]	; (8d44 <__aeabi_dadd+0x39c>)
    8c72:	459c      	cmp	ip, r3
    8c74:	d100      	bne.n	8c78 <__aeabi_dadd+0x2d0>
    8c76:	e0c3      	b.n	8e00 <__aeabi_dadd+0x458>
    8c78:	18aa      	adds	r2, r5, r2
    8c7a:	1809      	adds	r1, r1, r0
    8c7c:	42aa      	cmp	r2, r5
    8c7e:	4180      	sbcs	r0, r0
    8c80:	4240      	negs	r0, r0
    8c82:	1841      	adds	r1, r0, r1
    8c84:	07cd      	lsls	r5, r1, #31
    8c86:	0852      	lsrs	r2, r2, #1
    8c88:	4315      	orrs	r5, r2
    8c8a:	0849      	lsrs	r1, r1, #1
    8c8c:	4664      	mov	r4, ip
    8c8e:	e6b4      	b.n	89fa <__aeabi_dadd+0x52>
    8c90:	4b2c      	ldr	r3, [pc, #176]	; (8d44 <__aeabi_dadd+0x39c>)
    8c92:	429c      	cmp	r4, r3
    8c94:	d000      	beq.n	8c98 <__aeabi_dadd+0x2f0>
    8c96:	e6ec      	b.n	8a72 <__aeabi_dadd+0xca>
    8c98:	e6af      	b.n	89fa <__aeabi_dadd+0x52>
    8c9a:	0011      	movs	r1, r2
    8c9c:	3c1f      	subs	r4, #31
    8c9e:	40e1      	lsrs	r1, r4
    8ca0:	000c      	movs	r4, r1
    8ca2:	2b20      	cmp	r3, #32
    8ca4:	d100      	bne.n	8ca8 <__aeabi_dadd+0x300>
    8ca6:	e07f      	b.n	8da8 <__aeabi_dadd+0x400>
    8ca8:	2140      	movs	r1, #64	; 0x40
    8caa:	1acb      	subs	r3, r1, r3
    8cac:	409a      	lsls	r2, r3
    8cae:	4315      	orrs	r5, r2
    8cb0:	1e6a      	subs	r2, r5, #1
    8cb2:	4195      	sbcs	r5, r2
    8cb4:	2100      	movs	r1, #0
    8cb6:	4325      	orrs	r5, r4
    8cb8:	2400      	movs	r4, #0
    8cba:	e72d      	b.n	8b18 <__aeabi_dadd+0x170>
    8cbc:	0033      	movs	r3, r6
    8cbe:	0007      	movs	r7, r0
    8cc0:	3b20      	subs	r3, #32
    8cc2:	40df      	lsrs	r7, r3
    8cc4:	003b      	movs	r3, r7
    8cc6:	2e20      	cmp	r6, #32
    8cc8:	d070      	beq.n	8dac <__aeabi_dadd+0x404>
    8cca:	2740      	movs	r7, #64	; 0x40
    8ccc:	1bbe      	subs	r6, r7, r6
    8cce:	40b0      	lsls	r0, r6
    8cd0:	4302      	orrs	r2, r0
    8cd2:	1e50      	subs	r0, r2, #1
    8cd4:	4182      	sbcs	r2, r0
    8cd6:	4313      	orrs	r3, r2
    8cd8:	2200      	movs	r2, #0
    8cda:	e6e2      	b.n	8aa2 <__aeabi_dadd+0xfa>
    8cdc:	2c00      	cmp	r4, #0
    8cde:	d04f      	beq.n	8d80 <__aeabi_dadd+0x3d8>
    8ce0:	4c18      	ldr	r4, [pc, #96]	; (8d44 <__aeabi_dadd+0x39c>)
    8ce2:	45a4      	cmp	ip, r4
    8ce4:	d100      	bne.n	8ce8 <__aeabi_dadd+0x340>
    8ce6:	e0ab      	b.n	8e40 <__aeabi_dadd+0x498>
    8ce8:	2480      	movs	r4, #128	; 0x80
    8cea:	0424      	lsls	r4, r4, #16
    8cec:	4276      	negs	r6, r6
    8cee:	4321      	orrs	r1, r4
    8cf0:	2e38      	cmp	r6, #56	; 0x38
    8cf2:	dd00      	ble.n	8cf6 <__aeabi_dadd+0x34e>
    8cf4:	e0df      	b.n	8eb6 <__aeabi_dadd+0x50e>
    8cf6:	2e1f      	cmp	r6, #31
    8cf8:	dd00      	ble.n	8cfc <__aeabi_dadd+0x354>
    8cfa:	e143      	b.n	8f84 <__aeabi_dadd+0x5dc>
    8cfc:	2720      	movs	r7, #32
    8cfe:	1bbc      	subs	r4, r7, r6
    8d00:	46a1      	mov	r9, r4
    8d02:	000c      	movs	r4, r1
    8d04:	464f      	mov	r7, r9
    8d06:	40bc      	lsls	r4, r7
    8d08:	46a0      	mov	r8, r4
    8d0a:	002c      	movs	r4, r5
    8d0c:	4647      	mov	r7, r8
    8d0e:	40f4      	lsrs	r4, r6
    8d10:	433c      	orrs	r4, r7
    8d12:	464f      	mov	r7, r9
    8d14:	40bd      	lsls	r5, r7
    8d16:	1e6f      	subs	r7, r5, #1
    8d18:	41bd      	sbcs	r5, r7
    8d1a:	40f1      	lsrs	r1, r6
    8d1c:	432c      	orrs	r4, r5
    8d1e:	1b15      	subs	r5, r2, r4
    8d20:	42aa      	cmp	r2, r5
    8d22:	4192      	sbcs	r2, r2
    8d24:	1a41      	subs	r1, r0, r1
    8d26:	4252      	negs	r2, r2
    8d28:	1a89      	subs	r1, r1, r2
    8d2a:	4664      	mov	r4, ip
    8d2c:	469a      	mov	sl, r3
    8d2e:	e6bf      	b.n	8ab0 <__aeabi_dadd+0x108>
    8d30:	4641      	mov	r1, r8
    8d32:	4645      	mov	r5, r8
    8d34:	4331      	orrs	r1, r6
    8d36:	d000      	beq.n	8d3a <__aeabi_dadd+0x392>
    8d38:	e6be      	b.n	8ab8 <__aeabi_dadd+0x110>
    8d3a:	2600      	movs	r6, #0
    8d3c:	2400      	movs	r4, #0
    8d3e:	2500      	movs	r5, #0
    8d40:	e6f2      	b.n	8b28 <__aeabi_dadd+0x180>
    8d42:	46c0      	nop			; (mov r8, r8)
    8d44:	000007ff 	.word	0x000007ff
    8d48:	ff7fffff 	.word	0xff7fffff
    8d4c:	800fffff 	.word	0x800fffff
    8d50:	2b1f      	cmp	r3, #31
    8d52:	dc59      	bgt.n	8e08 <__aeabi_dadd+0x460>
    8d54:	2720      	movs	r7, #32
    8d56:	1aff      	subs	r7, r7, r3
    8d58:	46bc      	mov	ip, r7
    8d5a:	0007      	movs	r7, r0
    8d5c:	4663      	mov	r3, ip
    8d5e:	409f      	lsls	r7, r3
    8d60:	465b      	mov	r3, fp
    8d62:	46b9      	mov	r9, r7
    8d64:	0017      	movs	r7, r2
    8d66:	40df      	lsrs	r7, r3
    8d68:	46b8      	mov	r8, r7
    8d6a:	464f      	mov	r7, r9
    8d6c:	4643      	mov	r3, r8
    8d6e:	431f      	orrs	r7, r3
    8d70:	4663      	mov	r3, ip
    8d72:	409a      	lsls	r2, r3
    8d74:	1e53      	subs	r3, r2, #1
    8d76:	419a      	sbcs	r2, r3
    8d78:	465b      	mov	r3, fp
    8d7a:	433a      	orrs	r2, r7
    8d7c:	40d8      	lsrs	r0, r3
    8d7e:	e6f4      	b.n	8b6a <__aeabi_dadd+0x1c2>
    8d80:	000c      	movs	r4, r1
    8d82:	432c      	orrs	r4, r5
    8d84:	d05c      	beq.n	8e40 <__aeabi_dadd+0x498>
    8d86:	43f6      	mvns	r6, r6
    8d88:	2e00      	cmp	r6, #0
    8d8a:	d155      	bne.n	8e38 <__aeabi_dadd+0x490>
    8d8c:	1b55      	subs	r5, r2, r5
    8d8e:	42aa      	cmp	r2, r5
    8d90:	41a4      	sbcs	r4, r4
    8d92:	1a41      	subs	r1, r0, r1
    8d94:	4264      	negs	r4, r4
    8d96:	1b09      	subs	r1, r1, r4
    8d98:	469a      	mov	sl, r3
    8d9a:	4664      	mov	r4, ip
    8d9c:	e688      	b.n	8ab0 <__aeabi_dadd+0x108>
    8d9e:	4f96      	ldr	r7, [pc, #600]	; (8ff8 <__aeabi_dadd+0x650>)
    8da0:	42bc      	cmp	r4, r7
    8da2:	d000      	beq.n	8da6 <__aeabi_dadd+0x3fe>
    8da4:	e6d8      	b.n	8b58 <__aeabi_dadd+0x1b0>
    8da6:	e628      	b.n	89fa <__aeabi_dadd+0x52>
    8da8:	2200      	movs	r2, #0
    8daa:	e780      	b.n	8cae <__aeabi_dadd+0x306>
    8dac:	2000      	movs	r0, #0
    8dae:	e78f      	b.n	8cd0 <__aeabi_dadd+0x328>
    8db0:	000b      	movs	r3, r1
    8db2:	432b      	orrs	r3, r5
    8db4:	2c00      	cmp	r4, #0
    8db6:	d000      	beq.n	8dba <__aeabi_dadd+0x412>
    8db8:	e0c2      	b.n	8f40 <__aeabi_dadd+0x598>
    8dba:	2b00      	cmp	r3, #0
    8dbc:	d100      	bne.n	8dc0 <__aeabi_dadd+0x418>
    8dbe:	e101      	b.n	8fc4 <__aeabi_dadd+0x61c>
    8dc0:	0003      	movs	r3, r0
    8dc2:	4313      	orrs	r3, r2
    8dc4:	d100      	bne.n	8dc8 <__aeabi_dadd+0x420>
    8dc6:	e618      	b.n	89fa <__aeabi_dadd+0x52>
    8dc8:	18ab      	adds	r3, r5, r2
    8dca:	42ab      	cmp	r3, r5
    8dcc:	41b6      	sbcs	r6, r6
    8dce:	1809      	adds	r1, r1, r0
    8dd0:	4276      	negs	r6, r6
    8dd2:	1871      	adds	r1, r6, r1
    8dd4:	020a      	lsls	r2, r1, #8
    8dd6:	d400      	bmi.n	8dda <__aeabi_dadd+0x432>
    8dd8:	e109      	b.n	8fee <__aeabi_dadd+0x646>
    8dda:	4a88      	ldr	r2, [pc, #544]	; (8ffc <__aeabi_dadd+0x654>)
    8ddc:	001d      	movs	r5, r3
    8dde:	4011      	ands	r1, r2
    8de0:	4664      	mov	r4, ip
    8de2:	e60a      	b.n	89fa <__aeabi_dadd+0x52>
    8de4:	2c00      	cmp	r4, #0
    8de6:	d15b      	bne.n	8ea0 <__aeabi_dadd+0x4f8>
    8de8:	000e      	movs	r6, r1
    8dea:	432e      	orrs	r6, r5
    8dec:	d000      	beq.n	8df0 <__aeabi_dadd+0x448>
    8dee:	e08a      	b.n	8f06 <__aeabi_dadd+0x55e>
    8df0:	0001      	movs	r1, r0
    8df2:	4311      	orrs	r1, r2
    8df4:	d100      	bne.n	8df8 <__aeabi_dadd+0x450>
    8df6:	e0c2      	b.n	8f7e <__aeabi_dadd+0x5d6>
    8df8:	0001      	movs	r1, r0
    8dfa:	0015      	movs	r5, r2
    8dfc:	469a      	mov	sl, r3
    8dfe:	e5fc      	b.n	89fa <__aeabi_dadd+0x52>
    8e00:	4664      	mov	r4, ip
    8e02:	2100      	movs	r1, #0
    8e04:	2500      	movs	r5, #0
    8e06:	e68f      	b.n	8b28 <__aeabi_dadd+0x180>
    8e08:	2320      	movs	r3, #32
    8e0a:	425b      	negs	r3, r3
    8e0c:	469c      	mov	ip, r3
    8e0e:	44dc      	add	ip, fp
    8e10:	4663      	mov	r3, ip
    8e12:	0007      	movs	r7, r0
    8e14:	40df      	lsrs	r7, r3
    8e16:	465b      	mov	r3, fp
    8e18:	46bc      	mov	ip, r7
    8e1a:	2b20      	cmp	r3, #32
    8e1c:	d100      	bne.n	8e20 <__aeabi_dadd+0x478>
    8e1e:	e0ac      	b.n	8f7a <__aeabi_dadd+0x5d2>
    8e20:	2340      	movs	r3, #64	; 0x40
    8e22:	465f      	mov	r7, fp
    8e24:	1bdb      	subs	r3, r3, r7
    8e26:	4098      	lsls	r0, r3
    8e28:	4302      	orrs	r2, r0
    8e2a:	1e50      	subs	r0, r2, #1
    8e2c:	4182      	sbcs	r2, r0
    8e2e:	4663      	mov	r3, ip
    8e30:	4313      	orrs	r3, r2
    8e32:	001a      	movs	r2, r3
    8e34:	2000      	movs	r0, #0
    8e36:	e698      	b.n	8b6a <__aeabi_dadd+0x1c2>
    8e38:	4c6f      	ldr	r4, [pc, #444]	; (8ff8 <__aeabi_dadd+0x650>)
    8e3a:	45a4      	cmp	ip, r4
    8e3c:	d000      	beq.n	8e40 <__aeabi_dadd+0x498>
    8e3e:	e757      	b.n	8cf0 <__aeabi_dadd+0x348>
    8e40:	0001      	movs	r1, r0
    8e42:	0015      	movs	r5, r2
    8e44:	4664      	mov	r4, ip
    8e46:	469a      	mov	sl, r3
    8e48:	e5d7      	b.n	89fa <__aeabi_dadd+0x52>
    8e4a:	2c00      	cmp	r4, #0
    8e4c:	d139      	bne.n	8ec2 <__aeabi_dadd+0x51a>
    8e4e:	000c      	movs	r4, r1
    8e50:	432c      	orrs	r4, r5
    8e52:	d06e      	beq.n	8f32 <__aeabi_dadd+0x58a>
    8e54:	43db      	mvns	r3, r3
    8e56:	2b00      	cmp	r3, #0
    8e58:	d01a      	beq.n	8e90 <__aeabi_dadd+0x4e8>
    8e5a:	4c67      	ldr	r4, [pc, #412]	; (8ff8 <__aeabi_dadd+0x650>)
    8e5c:	45a4      	cmp	ip, r4
    8e5e:	d068      	beq.n	8f32 <__aeabi_dadd+0x58a>
    8e60:	2b38      	cmp	r3, #56	; 0x38
    8e62:	dd00      	ble.n	8e66 <__aeabi_dadd+0x4be>
    8e64:	e0a4      	b.n	8fb0 <__aeabi_dadd+0x608>
    8e66:	2b1f      	cmp	r3, #31
    8e68:	dd00      	ble.n	8e6c <__aeabi_dadd+0x4c4>
    8e6a:	e0ae      	b.n	8fca <__aeabi_dadd+0x622>
    8e6c:	2420      	movs	r4, #32
    8e6e:	000f      	movs	r7, r1
    8e70:	1ae4      	subs	r4, r4, r3
    8e72:	40a7      	lsls	r7, r4
    8e74:	46b9      	mov	r9, r7
    8e76:	002f      	movs	r7, r5
    8e78:	40df      	lsrs	r7, r3
    8e7a:	46b8      	mov	r8, r7
    8e7c:	46a3      	mov	fp, r4
    8e7e:	464f      	mov	r7, r9
    8e80:	4644      	mov	r4, r8
    8e82:	4327      	orrs	r7, r4
    8e84:	465c      	mov	r4, fp
    8e86:	40a5      	lsls	r5, r4
    8e88:	1e6c      	subs	r4, r5, #1
    8e8a:	41a5      	sbcs	r5, r4
    8e8c:	40d9      	lsrs	r1, r3
    8e8e:	433d      	orrs	r5, r7
    8e90:	18ad      	adds	r5, r5, r2
    8e92:	4295      	cmp	r5, r2
    8e94:	419b      	sbcs	r3, r3
    8e96:	1809      	adds	r1, r1, r0
    8e98:	425b      	negs	r3, r3
    8e9a:	1859      	adds	r1, r3, r1
    8e9c:	4664      	mov	r4, ip
    8e9e:	e66b      	b.n	8b78 <__aeabi_dadd+0x1d0>
    8ea0:	000c      	movs	r4, r1
    8ea2:	432c      	orrs	r4, r5
    8ea4:	d115      	bne.n	8ed2 <__aeabi_dadd+0x52a>
    8ea6:	0001      	movs	r1, r0
    8ea8:	4311      	orrs	r1, r2
    8eaa:	d07b      	beq.n	8fa4 <__aeabi_dadd+0x5fc>
    8eac:	0001      	movs	r1, r0
    8eae:	0015      	movs	r5, r2
    8eb0:	469a      	mov	sl, r3
    8eb2:	4c51      	ldr	r4, [pc, #324]	; (8ff8 <__aeabi_dadd+0x650>)
    8eb4:	e5a1      	b.n	89fa <__aeabi_dadd+0x52>
    8eb6:	430d      	orrs	r5, r1
    8eb8:	1e69      	subs	r1, r5, #1
    8eba:	418d      	sbcs	r5, r1
    8ebc:	2100      	movs	r1, #0
    8ebe:	b2ec      	uxtb	r4, r5
    8ec0:	e72d      	b.n	8d1e <__aeabi_dadd+0x376>
    8ec2:	4c4d      	ldr	r4, [pc, #308]	; (8ff8 <__aeabi_dadd+0x650>)
    8ec4:	45a4      	cmp	ip, r4
    8ec6:	d034      	beq.n	8f32 <__aeabi_dadd+0x58a>
    8ec8:	2480      	movs	r4, #128	; 0x80
    8eca:	0424      	lsls	r4, r4, #16
    8ecc:	425b      	negs	r3, r3
    8ece:	4321      	orrs	r1, r4
    8ed0:	e7c6      	b.n	8e60 <__aeabi_dadd+0x4b8>
    8ed2:	0004      	movs	r4, r0
    8ed4:	4314      	orrs	r4, r2
    8ed6:	d04e      	beq.n	8f76 <__aeabi_dadd+0x5ce>
    8ed8:	08ed      	lsrs	r5, r5, #3
    8eda:	074c      	lsls	r4, r1, #29
    8edc:	432c      	orrs	r4, r5
    8ede:	2580      	movs	r5, #128	; 0x80
    8ee0:	08c9      	lsrs	r1, r1, #3
    8ee2:	032d      	lsls	r5, r5, #12
    8ee4:	4229      	tst	r1, r5
    8ee6:	d008      	beq.n	8efa <__aeabi_dadd+0x552>
    8ee8:	08c6      	lsrs	r6, r0, #3
    8eea:	422e      	tst	r6, r5
    8eec:	d105      	bne.n	8efa <__aeabi_dadd+0x552>
    8eee:	08d2      	lsrs	r2, r2, #3
    8ef0:	0741      	lsls	r1, r0, #29
    8ef2:	4311      	orrs	r1, r2
    8ef4:	000c      	movs	r4, r1
    8ef6:	469a      	mov	sl, r3
    8ef8:	0031      	movs	r1, r6
    8efa:	0f62      	lsrs	r2, r4, #29
    8efc:	00c9      	lsls	r1, r1, #3
    8efe:	00e5      	lsls	r5, r4, #3
    8f00:	4311      	orrs	r1, r2
    8f02:	4c3d      	ldr	r4, [pc, #244]	; (8ff8 <__aeabi_dadd+0x650>)
    8f04:	e579      	b.n	89fa <__aeabi_dadd+0x52>
    8f06:	0006      	movs	r6, r0
    8f08:	4316      	orrs	r6, r2
    8f0a:	d100      	bne.n	8f0e <__aeabi_dadd+0x566>
    8f0c:	e575      	b.n	89fa <__aeabi_dadd+0x52>
    8f0e:	1aae      	subs	r6, r5, r2
    8f10:	46b0      	mov	r8, r6
    8f12:	4545      	cmp	r5, r8
    8f14:	41bf      	sbcs	r7, r7
    8f16:	1a0e      	subs	r6, r1, r0
    8f18:	427f      	negs	r7, r7
    8f1a:	1bf6      	subs	r6, r6, r7
    8f1c:	0237      	lsls	r7, r6, #8
    8f1e:	d400      	bmi.n	8f22 <__aeabi_dadd+0x57a>
    8f20:	e5f4      	b.n	8b0c <__aeabi_dadd+0x164>
    8f22:	1b55      	subs	r5, r2, r5
    8f24:	42aa      	cmp	r2, r5
    8f26:	41b6      	sbcs	r6, r6
    8f28:	1a41      	subs	r1, r0, r1
    8f2a:	4276      	negs	r6, r6
    8f2c:	1b89      	subs	r1, r1, r6
    8f2e:	469a      	mov	sl, r3
    8f30:	e563      	b.n	89fa <__aeabi_dadd+0x52>
    8f32:	0001      	movs	r1, r0
    8f34:	0015      	movs	r5, r2
    8f36:	4664      	mov	r4, ip
    8f38:	e55f      	b.n	89fa <__aeabi_dadd+0x52>
    8f3a:	2200      	movs	r2, #0
    8f3c:	2500      	movs	r5, #0
    8f3e:	e57b      	b.n	8a38 <__aeabi_dadd+0x90>
    8f40:	2b00      	cmp	r3, #0
    8f42:	d03b      	beq.n	8fbc <__aeabi_dadd+0x614>
    8f44:	0003      	movs	r3, r0
    8f46:	4313      	orrs	r3, r2
    8f48:	d015      	beq.n	8f76 <__aeabi_dadd+0x5ce>
    8f4a:	08ed      	lsrs	r5, r5, #3
    8f4c:	074b      	lsls	r3, r1, #29
    8f4e:	432b      	orrs	r3, r5
    8f50:	2580      	movs	r5, #128	; 0x80
    8f52:	08c9      	lsrs	r1, r1, #3
    8f54:	032d      	lsls	r5, r5, #12
    8f56:	4229      	tst	r1, r5
    8f58:	d007      	beq.n	8f6a <__aeabi_dadd+0x5c2>
    8f5a:	08c4      	lsrs	r4, r0, #3
    8f5c:	422c      	tst	r4, r5
    8f5e:	d104      	bne.n	8f6a <__aeabi_dadd+0x5c2>
    8f60:	0741      	lsls	r1, r0, #29
    8f62:	000b      	movs	r3, r1
    8f64:	0021      	movs	r1, r4
    8f66:	08d2      	lsrs	r2, r2, #3
    8f68:	4313      	orrs	r3, r2
    8f6a:	00c9      	lsls	r1, r1, #3
    8f6c:	0f5a      	lsrs	r2, r3, #29
    8f6e:	4311      	orrs	r1, r2
    8f70:	00dd      	lsls	r5, r3, #3
    8f72:	4c21      	ldr	r4, [pc, #132]	; (8ff8 <__aeabi_dadd+0x650>)
    8f74:	e541      	b.n	89fa <__aeabi_dadd+0x52>
    8f76:	4c20      	ldr	r4, [pc, #128]	; (8ff8 <__aeabi_dadd+0x650>)
    8f78:	e53f      	b.n	89fa <__aeabi_dadd+0x52>
    8f7a:	2000      	movs	r0, #0
    8f7c:	e754      	b.n	8e28 <__aeabi_dadd+0x480>
    8f7e:	2600      	movs	r6, #0
    8f80:	2500      	movs	r5, #0
    8f82:	e5d1      	b.n	8b28 <__aeabi_dadd+0x180>
    8f84:	0034      	movs	r4, r6
    8f86:	000f      	movs	r7, r1
    8f88:	3c20      	subs	r4, #32
    8f8a:	40e7      	lsrs	r7, r4
    8f8c:	003c      	movs	r4, r7
    8f8e:	2e20      	cmp	r6, #32
    8f90:	d02b      	beq.n	8fea <__aeabi_dadd+0x642>
    8f92:	2740      	movs	r7, #64	; 0x40
    8f94:	1bbe      	subs	r6, r7, r6
    8f96:	40b1      	lsls	r1, r6
    8f98:	430d      	orrs	r5, r1
    8f9a:	1e69      	subs	r1, r5, #1
    8f9c:	418d      	sbcs	r5, r1
    8f9e:	2100      	movs	r1, #0
    8fa0:	432c      	orrs	r4, r5
    8fa2:	e6bc      	b.n	8d1e <__aeabi_dadd+0x376>
    8fa4:	2180      	movs	r1, #128	; 0x80
    8fa6:	2600      	movs	r6, #0
    8fa8:	0309      	lsls	r1, r1, #12
    8faa:	4c13      	ldr	r4, [pc, #76]	; (8ff8 <__aeabi_dadd+0x650>)
    8fac:	2500      	movs	r5, #0
    8fae:	e5bb      	b.n	8b28 <__aeabi_dadd+0x180>
    8fb0:	430d      	orrs	r5, r1
    8fb2:	1e69      	subs	r1, r5, #1
    8fb4:	418d      	sbcs	r5, r1
    8fb6:	2100      	movs	r1, #0
    8fb8:	b2ed      	uxtb	r5, r5
    8fba:	e769      	b.n	8e90 <__aeabi_dadd+0x4e8>
    8fbc:	0001      	movs	r1, r0
    8fbe:	0015      	movs	r5, r2
    8fc0:	4c0d      	ldr	r4, [pc, #52]	; (8ff8 <__aeabi_dadd+0x650>)
    8fc2:	e51a      	b.n	89fa <__aeabi_dadd+0x52>
    8fc4:	0001      	movs	r1, r0
    8fc6:	0015      	movs	r5, r2
    8fc8:	e517      	b.n	89fa <__aeabi_dadd+0x52>
    8fca:	001c      	movs	r4, r3
    8fcc:	000f      	movs	r7, r1
    8fce:	3c20      	subs	r4, #32
    8fd0:	40e7      	lsrs	r7, r4
    8fd2:	003c      	movs	r4, r7
    8fd4:	2b20      	cmp	r3, #32
    8fd6:	d00c      	beq.n	8ff2 <__aeabi_dadd+0x64a>
    8fd8:	2740      	movs	r7, #64	; 0x40
    8fda:	1afb      	subs	r3, r7, r3
    8fdc:	4099      	lsls	r1, r3
    8fde:	430d      	orrs	r5, r1
    8fe0:	1e69      	subs	r1, r5, #1
    8fe2:	418d      	sbcs	r5, r1
    8fe4:	2100      	movs	r1, #0
    8fe6:	4325      	orrs	r5, r4
    8fe8:	e752      	b.n	8e90 <__aeabi_dadd+0x4e8>
    8fea:	2100      	movs	r1, #0
    8fec:	e7d4      	b.n	8f98 <__aeabi_dadd+0x5f0>
    8fee:	001d      	movs	r5, r3
    8ff0:	e592      	b.n	8b18 <__aeabi_dadd+0x170>
    8ff2:	2100      	movs	r1, #0
    8ff4:	e7f3      	b.n	8fde <__aeabi_dadd+0x636>
    8ff6:	46c0      	nop			; (mov r8, r8)
    8ff8:	000007ff 	.word	0x000007ff
    8ffc:	ff7fffff 	.word	0xff7fffff

00009000 <__aeabi_ddiv>:
    9000:	b5f0      	push	{r4, r5, r6, r7, lr}
    9002:	4656      	mov	r6, sl
    9004:	464d      	mov	r5, r9
    9006:	4644      	mov	r4, r8
    9008:	465f      	mov	r7, fp
    900a:	b4f0      	push	{r4, r5, r6, r7}
    900c:	001d      	movs	r5, r3
    900e:	030e      	lsls	r6, r1, #12
    9010:	004c      	lsls	r4, r1, #1
    9012:	0fcb      	lsrs	r3, r1, #31
    9014:	b087      	sub	sp, #28
    9016:	0007      	movs	r7, r0
    9018:	4692      	mov	sl, r2
    901a:	4681      	mov	r9, r0
    901c:	0b36      	lsrs	r6, r6, #12
    901e:	0d64      	lsrs	r4, r4, #21
    9020:	4698      	mov	r8, r3
    9022:	d06a      	beq.n	90fa <__aeabi_ddiv+0xfa>
    9024:	4b6d      	ldr	r3, [pc, #436]	; (91dc <__aeabi_ddiv+0x1dc>)
    9026:	429c      	cmp	r4, r3
    9028:	d035      	beq.n	9096 <__aeabi_ddiv+0x96>
    902a:	2280      	movs	r2, #128	; 0x80
    902c:	0f43      	lsrs	r3, r0, #29
    902e:	0412      	lsls	r2, r2, #16
    9030:	4313      	orrs	r3, r2
    9032:	00f6      	lsls	r6, r6, #3
    9034:	431e      	orrs	r6, r3
    9036:	00c3      	lsls	r3, r0, #3
    9038:	4699      	mov	r9, r3
    903a:	4b69      	ldr	r3, [pc, #420]	; (91e0 <__aeabi_ddiv+0x1e0>)
    903c:	2700      	movs	r7, #0
    903e:	469c      	mov	ip, r3
    9040:	2300      	movs	r3, #0
    9042:	4464      	add	r4, ip
    9044:	9302      	str	r3, [sp, #8]
    9046:	032b      	lsls	r3, r5, #12
    9048:	0068      	lsls	r0, r5, #1
    904a:	0b1b      	lsrs	r3, r3, #12
    904c:	0fed      	lsrs	r5, r5, #31
    904e:	4651      	mov	r1, sl
    9050:	469b      	mov	fp, r3
    9052:	0d40      	lsrs	r0, r0, #21
    9054:	9500      	str	r5, [sp, #0]
    9056:	d100      	bne.n	905a <__aeabi_ddiv+0x5a>
    9058:	e078      	b.n	914c <__aeabi_ddiv+0x14c>
    905a:	4b60      	ldr	r3, [pc, #384]	; (91dc <__aeabi_ddiv+0x1dc>)
    905c:	4298      	cmp	r0, r3
    905e:	d06c      	beq.n	913a <__aeabi_ddiv+0x13a>
    9060:	465b      	mov	r3, fp
    9062:	00da      	lsls	r2, r3, #3
    9064:	0f4b      	lsrs	r3, r1, #29
    9066:	2180      	movs	r1, #128	; 0x80
    9068:	0409      	lsls	r1, r1, #16
    906a:	430b      	orrs	r3, r1
    906c:	4313      	orrs	r3, r2
    906e:	469b      	mov	fp, r3
    9070:	4653      	mov	r3, sl
    9072:	00d9      	lsls	r1, r3, #3
    9074:	4b5a      	ldr	r3, [pc, #360]	; (91e0 <__aeabi_ddiv+0x1e0>)
    9076:	469c      	mov	ip, r3
    9078:	2300      	movs	r3, #0
    907a:	4460      	add	r0, ip
    907c:	4642      	mov	r2, r8
    907e:	1a20      	subs	r0, r4, r0
    9080:	406a      	eors	r2, r5
    9082:	4692      	mov	sl, r2
    9084:	9001      	str	r0, [sp, #4]
    9086:	431f      	orrs	r7, r3
    9088:	2f0f      	cmp	r7, #15
    908a:	d900      	bls.n	908e <__aeabi_ddiv+0x8e>
    908c:	e0b0      	b.n	91f0 <__aeabi_ddiv+0x1f0>
    908e:	4855      	ldr	r0, [pc, #340]	; (91e4 <__aeabi_ddiv+0x1e4>)
    9090:	00bf      	lsls	r7, r7, #2
    9092:	59c0      	ldr	r0, [r0, r7]
    9094:	4687      	mov	pc, r0
    9096:	4337      	orrs	r7, r6
    9098:	d000      	beq.n	909c <__aeabi_ddiv+0x9c>
    909a:	e088      	b.n	91ae <__aeabi_ddiv+0x1ae>
    909c:	2300      	movs	r3, #0
    909e:	4699      	mov	r9, r3
    90a0:	3302      	adds	r3, #2
    90a2:	2708      	movs	r7, #8
    90a4:	2600      	movs	r6, #0
    90a6:	9302      	str	r3, [sp, #8]
    90a8:	e7cd      	b.n	9046 <__aeabi_ddiv+0x46>
    90aa:	4643      	mov	r3, r8
    90ac:	46b3      	mov	fp, r6
    90ae:	4649      	mov	r1, r9
    90b0:	9300      	str	r3, [sp, #0]
    90b2:	9b02      	ldr	r3, [sp, #8]
    90b4:	9a00      	ldr	r2, [sp, #0]
    90b6:	4692      	mov	sl, r2
    90b8:	2b02      	cmp	r3, #2
    90ba:	d000      	beq.n	90be <__aeabi_ddiv+0xbe>
    90bc:	e1bf      	b.n	943e <__aeabi_ddiv+0x43e>
    90be:	2100      	movs	r1, #0
    90c0:	4653      	mov	r3, sl
    90c2:	2201      	movs	r2, #1
    90c4:	2600      	movs	r6, #0
    90c6:	4689      	mov	r9, r1
    90c8:	401a      	ands	r2, r3
    90ca:	4b44      	ldr	r3, [pc, #272]	; (91dc <__aeabi_ddiv+0x1dc>)
    90cc:	2100      	movs	r1, #0
    90ce:	0336      	lsls	r6, r6, #12
    90d0:	0d0c      	lsrs	r4, r1, #20
    90d2:	0524      	lsls	r4, r4, #20
    90d4:	0b36      	lsrs	r6, r6, #12
    90d6:	4326      	orrs	r6, r4
    90d8:	4c43      	ldr	r4, [pc, #268]	; (91e8 <__aeabi_ddiv+0x1e8>)
    90da:	051b      	lsls	r3, r3, #20
    90dc:	4026      	ands	r6, r4
    90de:	431e      	orrs	r6, r3
    90e0:	0076      	lsls	r6, r6, #1
    90e2:	07d2      	lsls	r2, r2, #31
    90e4:	0876      	lsrs	r6, r6, #1
    90e6:	4316      	orrs	r6, r2
    90e8:	4648      	mov	r0, r9
    90ea:	0031      	movs	r1, r6
    90ec:	b007      	add	sp, #28
    90ee:	bc3c      	pop	{r2, r3, r4, r5}
    90f0:	4690      	mov	r8, r2
    90f2:	4699      	mov	r9, r3
    90f4:	46a2      	mov	sl, r4
    90f6:	46ab      	mov	fp, r5
    90f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    90fa:	0033      	movs	r3, r6
    90fc:	4303      	orrs	r3, r0
    90fe:	d04f      	beq.n	91a0 <__aeabi_ddiv+0x1a0>
    9100:	2e00      	cmp	r6, #0
    9102:	d100      	bne.n	9106 <__aeabi_ddiv+0x106>
    9104:	e1bc      	b.n	9480 <__aeabi_ddiv+0x480>
    9106:	0030      	movs	r0, r6
    9108:	f001 fb1c 	bl	a744 <__clzsi2>
    910c:	0003      	movs	r3, r0
    910e:	3b0b      	subs	r3, #11
    9110:	2b1c      	cmp	r3, #28
    9112:	dd00      	ble.n	9116 <__aeabi_ddiv+0x116>
    9114:	e1ad      	b.n	9472 <__aeabi_ddiv+0x472>
    9116:	221d      	movs	r2, #29
    9118:	0001      	movs	r1, r0
    911a:	1ad3      	subs	r3, r2, r3
    911c:	3908      	subs	r1, #8
    911e:	003a      	movs	r2, r7
    9120:	408f      	lsls	r7, r1
    9122:	408e      	lsls	r6, r1
    9124:	40da      	lsrs	r2, r3
    9126:	46b9      	mov	r9, r7
    9128:	4316      	orrs	r6, r2
    912a:	4b30      	ldr	r3, [pc, #192]	; (91ec <__aeabi_ddiv+0x1ec>)
    912c:	2700      	movs	r7, #0
    912e:	469c      	mov	ip, r3
    9130:	2300      	movs	r3, #0
    9132:	4460      	add	r0, ip
    9134:	4244      	negs	r4, r0
    9136:	9302      	str	r3, [sp, #8]
    9138:	e785      	b.n	9046 <__aeabi_ddiv+0x46>
    913a:	4653      	mov	r3, sl
    913c:	465a      	mov	r2, fp
    913e:	4313      	orrs	r3, r2
    9140:	d12c      	bne.n	919c <__aeabi_ddiv+0x19c>
    9142:	2300      	movs	r3, #0
    9144:	2100      	movs	r1, #0
    9146:	469b      	mov	fp, r3
    9148:	3302      	adds	r3, #2
    914a:	e797      	b.n	907c <__aeabi_ddiv+0x7c>
    914c:	430b      	orrs	r3, r1
    914e:	d020      	beq.n	9192 <__aeabi_ddiv+0x192>
    9150:	465b      	mov	r3, fp
    9152:	2b00      	cmp	r3, #0
    9154:	d100      	bne.n	9158 <__aeabi_ddiv+0x158>
    9156:	e19e      	b.n	9496 <__aeabi_ddiv+0x496>
    9158:	4658      	mov	r0, fp
    915a:	f001 faf3 	bl	a744 <__clzsi2>
    915e:	0003      	movs	r3, r0
    9160:	3b0b      	subs	r3, #11
    9162:	2b1c      	cmp	r3, #28
    9164:	dd00      	ble.n	9168 <__aeabi_ddiv+0x168>
    9166:	e18f      	b.n	9488 <__aeabi_ddiv+0x488>
    9168:	0002      	movs	r2, r0
    916a:	4659      	mov	r1, fp
    916c:	3a08      	subs	r2, #8
    916e:	4091      	lsls	r1, r2
    9170:	468b      	mov	fp, r1
    9172:	211d      	movs	r1, #29
    9174:	1acb      	subs	r3, r1, r3
    9176:	4651      	mov	r1, sl
    9178:	40d9      	lsrs	r1, r3
    917a:	000b      	movs	r3, r1
    917c:	4659      	mov	r1, fp
    917e:	430b      	orrs	r3, r1
    9180:	4651      	mov	r1, sl
    9182:	469b      	mov	fp, r3
    9184:	4091      	lsls	r1, r2
    9186:	4b19      	ldr	r3, [pc, #100]	; (91ec <__aeabi_ddiv+0x1ec>)
    9188:	469c      	mov	ip, r3
    918a:	4460      	add	r0, ip
    918c:	4240      	negs	r0, r0
    918e:	2300      	movs	r3, #0
    9190:	e774      	b.n	907c <__aeabi_ddiv+0x7c>
    9192:	2300      	movs	r3, #0
    9194:	2100      	movs	r1, #0
    9196:	469b      	mov	fp, r3
    9198:	3301      	adds	r3, #1
    919a:	e76f      	b.n	907c <__aeabi_ddiv+0x7c>
    919c:	2303      	movs	r3, #3
    919e:	e76d      	b.n	907c <__aeabi_ddiv+0x7c>
    91a0:	2300      	movs	r3, #0
    91a2:	4699      	mov	r9, r3
    91a4:	3301      	adds	r3, #1
    91a6:	2704      	movs	r7, #4
    91a8:	2600      	movs	r6, #0
    91aa:	9302      	str	r3, [sp, #8]
    91ac:	e74b      	b.n	9046 <__aeabi_ddiv+0x46>
    91ae:	2303      	movs	r3, #3
    91b0:	270c      	movs	r7, #12
    91b2:	9302      	str	r3, [sp, #8]
    91b4:	e747      	b.n	9046 <__aeabi_ddiv+0x46>
    91b6:	2201      	movs	r2, #1
    91b8:	1ad5      	subs	r5, r2, r3
    91ba:	2d38      	cmp	r5, #56	; 0x38
    91bc:	dc00      	bgt.n	91c0 <__aeabi_ddiv+0x1c0>
    91be:	e1b0      	b.n	9522 <__aeabi_ddiv+0x522>
    91c0:	4653      	mov	r3, sl
    91c2:	401a      	ands	r2, r3
    91c4:	2100      	movs	r1, #0
    91c6:	2300      	movs	r3, #0
    91c8:	2600      	movs	r6, #0
    91ca:	4689      	mov	r9, r1
    91cc:	e77e      	b.n	90cc <__aeabi_ddiv+0xcc>
    91ce:	2300      	movs	r3, #0
    91d0:	2680      	movs	r6, #128	; 0x80
    91d2:	4699      	mov	r9, r3
    91d4:	2200      	movs	r2, #0
    91d6:	0336      	lsls	r6, r6, #12
    91d8:	4b00      	ldr	r3, [pc, #0]	; (91dc <__aeabi_ddiv+0x1dc>)
    91da:	e777      	b.n	90cc <__aeabi_ddiv+0xcc>
    91dc:	000007ff 	.word	0x000007ff
    91e0:	fffffc01 	.word	0xfffffc01
    91e4:	0000ab40 	.word	0x0000ab40
    91e8:	800fffff 	.word	0x800fffff
    91ec:	000003f3 	.word	0x000003f3
    91f0:	455e      	cmp	r6, fp
    91f2:	d900      	bls.n	91f6 <__aeabi_ddiv+0x1f6>
    91f4:	e172      	b.n	94dc <__aeabi_ddiv+0x4dc>
    91f6:	d100      	bne.n	91fa <__aeabi_ddiv+0x1fa>
    91f8:	e16d      	b.n	94d6 <__aeabi_ddiv+0x4d6>
    91fa:	9b01      	ldr	r3, [sp, #4]
    91fc:	464d      	mov	r5, r9
    91fe:	3b01      	subs	r3, #1
    9200:	9301      	str	r3, [sp, #4]
    9202:	2300      	movs	r3, #0
    9204:	0034      	movs	r4, r6
    9206:	9302      	str	r3, [sp, #8]
    9208:	465b      	mov	r3, fp
    920a:	021e      	lsls	r6, r3, #8
    920c:	0e0b      	lsrs	r3, r1, #24
    920e:	431e      	orrs	r6, r3
    9210:	020b      	lsls	r3, r1, #8
    9212:	9303      	str	r3, [sp, #12]
    9214:	0c33      	lsrs	r3, r6, #16
    9216:	4699      	mov	r9, r3
    9218:	0433      	lsls	r3, r6, #16
    921a:	0c1b      	lsrs	r3, r3, #16
    921c:	4649      	mov	r1, r9
    921e:	0020      	movs	r0, r4
    9220:	9300      	str	r3, [sp, #0]
    9222:	f7fe fd0b 	bl	7c3c <__aeabi_uidiv>
    9226:	9b00      	ldr	r3, [sp, #0]
    9228:	0037      	movs	r7, r6
    922a:	4343      	muls	r3, r0
    922c:	0006      	movs	r6, r0
    922e:	4649      	mov	r1, r9
    9230:	0020      	movs	r0, r4
    9232:	4698      	mov	r8, r3
    9234:	f7fe fd88 	bl	7d48 <__aeabi_uidivmod>
    9238:	0c2c      	lsrs	r4, r5, #16
    923a:	0409      	lsls	r1, r1, #16
    923c:	430c      	orrs	r4, r1
    923e:	45a0      	cmp	r8, r4
    9240:	d909      	bls.n	9256 <__aeabi_ddiv+0x256>
    9242:	19e4      	adds	r4, r4, r7
    9244:	1e73      	subs	r3, r6, #1
    9246:	42a7      	cmp	r7, r4
    9248:	d900      	bls.n	924c <__aeabi_ddiv+0x24c>
    924a:	e15c      	b.n	9506 <__aeabi_ddiv+0x506>
    924c:	45a0      	cmp	r8, r4
    924e:	d800      	bhi.n	9252 <__aeabi_ddiv+0x252>
    9250:	e159      	b.n	9506 <__aeabi_ddiv+0x506>
    9252:	3e02      	subs	r6, #2
    9254:	19e4      	adds	r4, r4, r7
    9256:	4643      	mov	r3, r8
    9258:	1ae4      	subs	r4, r4, r3
    925a:	4649      	mov	r1, r9
    925c:	0020      	movs	r0, r4
    925e:	f7fe fced 	bl	7c3c <__aeabi_uidiv>
    9262:	0003      	movs	r3, r0
    9264:	9a00      	ldr	r2, [sp, #0]
    9266:	4680      	mov	r8, r0
    9268:	4353      	muls	r3, r2
    926a:	4649      	mov	r1, r9
    926c:	0020      	movs	r0, r4
    926e:	469b      	mov	fp, r3
    9270:	f7fe fd6a 	bl	7d48 <__aeabi_uidivmod>
    9274:	042a      	lsls	r2, r5, #16
    9276:	0409      	lsls	r1, r1, #16
    9278:	0c12      	lsrs	r2, r2, #16
    927a:	430a      	orrs	r2, r1
    927c:	4593      	cmp	fp, r2
    927e:	d90d      	bls.n	929c <__aeabi_ddiv+0x29c>
    9280:	4643      	mov	r3, r8
    9282:	19d2      	adds	r2, r2, r7
    9284:	3b01      	subs	r3, #1
    9286:	4297      	cmp	r7, r2
    9288:	d900      	bls.n	928c <__aeabi_ddiv+0x28c>
    928a:	e13a      	b.n	9502 <__aeabi_ddiv+0x502>
    928c:	4593      	cmp	fp, r2
    928e:	d800      	bhi.n	9292 <__aeabi_ddiv+0x292>
    9290:	e137      	b.n	9502 <__aeabi_ddiv+0x502>
    9292:	2302      	movs	r3, #2
    9294:	425b      	negs	r3, r3
    9296:	469c      	mov	ip, r3
    9298:	19d2      	adds	r2, r2, r7
    929a:	44e0      	add	r8, ip
    929c:	465b      	mov	r3, fp
    929e:	1ad2      	subs	r2, r2, r3
    92a0:	4643      	mov	r3, r8
    92a2:	0436      	lsls	r6, r6, #16
    92a4:	4333      	orrs	r3, r6
    92a6:	469b      	mov	fp, r3
    92a8:	9903      	ldr	r1, [sp, #12]
    92aa:	0c18      	lsrs	r0, r3, #16
    92ac:	0c0b      	lsrs	r3, r1, #16
    92ae:	001d      	movs	r5, r3
    92b0:	9305      	str	r3, [sp, #20]
    92b2:	0409      	lsls	r1, r1, #16
    92b4:	465b      	mov	r3, fp
    92b6:	0c09      	lsrs	r1, r1, #16
    92b8:	000c      	movs	r4, r1
    92ba:	041b      	lsls	r3, r3, #16
    92bc:	0c1b      	lsrs	r3, r3, #16
    92be:	4344      	muls	r4, r0
    92c0:	9104      	str	r1, [sp, #16]
    92c2:	4359      	muls	r1, r3
    92c4:	436b      	muls	r3, r5
    92c6:	4368      	muls	r0, r5
    92c8:	191b      	adds	r3, r3, r4
    92ca:	0c0d      	lsrs	r5, r1, #16
    92cc:	18eb      	adds	r3, r5, r3
    92ce:	429c      	cmp	r4, r3
    92d0:	d903      	bls.n	92da <__aeabi_ddiv+0x2da>
    92d2:	2480      	movs	r4, #128	; 0x80
    92d4:	0264      	lsls	r4, r4, #9
    92d6:	46a4      	mov	ip, r4
    92d8:	4460      	add	r0, ip
    92da:	0c1c      	lsrs	r4, r3, #16
    92dc:	0409      	lsls	r1, r1, #16
    92de:	041b      	lsls	r3, r3, #16
    92e0:	0c09      	lsrs	r1, r1, #16
    92e2:	1820      	adds	r0, r4, r0
    92e4:	185d      	adds	r5, r3, r1
    92e6:	4282      	cmp	r2, r0
    92e8:	d200      	bcs.n	92ec <__aeabi_ddiv+0x2ec>
    92ea:	e0de      	b.n	94aa <__aeabi_ddiv+0x4aa>
    92ec:	d100      	bne.n	92f0 <__aeabi_ddiv+0x2f0>
    92ee:	e0d7      	b.n	94a0 <__aeabi_ddiv+0x4a0>
    92f0:	1a16      	subs	r6, r2, r0
    92f2:	9b02      	ldr	r3, [sp, #8]
    92f4:	469c      	mov	ip, r3
    92f6:	1b5d      	subs	r5, r3, r5
    92f8:	45ac      	cmp	ip, r5
    92fa:	419b      	sbcs	r3, r3
    92fc:	425b      	negs	r3, r3
    92fe:	1af6      	subs	r6, r6, r3
    9300:	42b7      	cmp	r7, r6
    9302:	d100      	bne.n	9306 <__aeabi_ddiv+0x306>
    9304:	e106      	b.n	9514 <__aeabi_ddiv+0x514>
    9306:	4649      	mov	r1, r9
    9308:	0030      	movs	r0, r6
    930a:	f7fe fc97 	bl	7c3c <__aeabi_uidiv>
    930e:	9b00      	ldr	r3, [sp, #0]
    9310:	0004      	movs	r4, r0
    9312:	4343      	muls	r3, r0
    9314:	4649      	mov	r1, r9
    9316:	0030      	movs	r0, r6
    9318:	4698      	mov	r8, r3
    931a:	f7fe fd15 	bl	7d48 <__aeabi_uidivmod>
    931e:	0c2e      	lsrs	r6, r5, #16
    9320:	0409      	lsls	r1, r1, #16
    9322:	430e      	orrs	r6, r1
    9324:	45b0      	cmp	r8, r6
    9326:	d909      	bls.n	933c <__aeabi_ddiv+0x33c>
    9328:	19f6      	adds	r6, r6, r7
    932a:	1e63      	subs	r3, r4, #1
    932c:	42b7      	cmp	r7, r6
    932e:	d900      	bls.n	9332 <__aeabi_ddiv+0x332>
    9330:	e0f3      	b.n	951a <__aeabi_ddiv+0x51a>
    9332:	45b0      	cmp	r8, r6
    9334:	d800      	bhi.n	9338 <__aeabi_ddiv+0x338>
    9336:	e0f0      	b.n	951a <__aeabi_ddiv+0x51a>
    9338:	3c02      	subs	r4, #2
    933a:	19f6      	adds	r6, r6, r7
    933c:	4643      	mov	r3, r8
    933e:	1af3      	subs	r3, r6, r3
    9340:	4649      	mov	r1, r9
    9342:	0018      	movs	r0, r3
    9344:	9302      	str	r3, [sp, #8]
    9346:	f7fe fc79 	bl	7c3c <__aeabi_uidiv>
    934a:	9b00      	ldr	r3, [sp, #0]
    934c:	0006      	movs	r6, r0
    934e:	4343      	muls	r3, r0
    9350:	4649      	mov	r1, r9
    9352:	9802      	ldr	r0, [sp, #8]
    9354:	4698      	mov	r8, r3
    9356:	f7fe fcf7 	bl	7d48 <__aeabi_uidivmod>
    935a:	042d      	lsls	r5, r5, #16
    935c:	0409      	lsls	r1, r1, #16
    935e:	0c2d      	lsrs	r5, r5, #16
    9360:	430d      	orrs	r5, r1
    9362:	45a8      	cmp	r8, r5
    9364:	d909      	bls.n	937a <__aeabi_ddiv+0x37a>
    9366:	19ed      	adds	r5, r5, r7
    9368:	1e73      	subs	r3, r6, #1
    936a:	42af      	cmp	r7, r5
    936c:	d900      	bls.n	9370 <__aeabi_ddiv+0x370>
    936e:	e0d6      	b.n	951e <__aeabi_ddiv+0x51e>
    9370:	45a8      	cmp	r8, r5
    9372:	d800      	bhi.n	9376 <__aeabi_ddiv+0x376>
    9374:	e0d3      	b.n	951e <__aeabi_ddiv+0x51e>
    9376:	3e02      	subs	r6, #2
    9378:	19ed      	adds	r5, r5, r7
    937a:	0424      	lsls	r4, r4, #16
    937c:	0021      	movs	r1, r4
    937e:	4643      	mov	r3, r8
    9380:	4331      	orrs	r1, r6
    9382:	9e04      	ldr	r6, [sp, #16]
    9384:	9a05      	ldr	r2, [sp, #20]
    9386:	0030      	movs	r0, r6
    9388:	1aed      	subs	r5, r5, r3
    938a:	040b      	lsls	r3, r1, #16
    938c:	0c0c      	lsrs	r4, r1, #16
    938e:	0c1b      	lsrs	r3, r3, #16
    9390:	4358      	muls	r0, r3
    9392:	4366      	muls	r6, r4
    9394:	4353      	muls	r3, r2
    9396:	4354      	muls	r4, r2
    9398:	199a      	adds	r2, r3, r6
    939a:	0c03      	lsrs	r3, r0, #16
    939c:	189b      	adds	r3, r3, r2
    939e:	429e      	cmp	r6, r3
    93a0:	d903      	bls.n	93aa <__aeabi_ddiv+0x3aa>
    93a2:	2280      	movs	r2, #128	; 0x80
    93a4:	0252      	lsls	r2, r2, #9
    93a6:	4694      	mov	ip, r2
    93a8:	4464      	add	r4, ip
    93aa:	0c1a      	lsrs	r2, r3, #16
    93ac:	0400      	lsls	r0, r0, #16
    93ae:	041b      	lsls	r3, r3, #16
    93b0:	0c00      	lsrs	r0, r0, #16
    93b2:	1914      	adds	r4, r2, r4
    93b4:	181b      	adds	r3, r3, r0
    93b6:	42a5      	cmp	r5, r4
    93b8:	d350      	bcc.n	945c <__aeabi_ddiv+0x45c>
    93ba:	d04d      	beq.n	9458 <__aeabi_ddiv+0x458>
    93bc:	2301      	movs	r3, #1
    93be:	4319      	orrs	r1, r3
    93c0:	4a96      	ldr	r2, [pc, #600]	; (961c <__aeabi_ddiv+0x61c>)
    93c2:	9b01      	ldr	r3, [sp, #4]
    93c4:	4694      	mov	ip, r2
    93c6:	4463      	add	r3, ip
    93c8:	2b00      	cmp	r3, #0
    93ca:	dc00      	bgt.n	93ce <__aeabi_ddiv+0x3ce>
    93cc:	e6f3      	b.n	91b6 <__aeabi_ddiv+0x1b6>
    93ce:	074a      	lsls	r2, r1, #29
    93d0:	d009      	beq.n	93e6 <__aeabi_ddiv+0x3e6>
    93d2:	220f      	movs	r2, #15
    93d4:	400a      	ands	r2, r1
    93d6:	2a04      	cmp	r2, #4
    93d8:	d005      	beq.n	93e6 <__aeabi_ddiv+0x3e6>
    93da:	1d0a      	adds	r2, r1, #4
    93dc:	428a      	cmp	r2, r1
    93de:	4189      	sbcs	r1, r1
    93e0:	4249      	negs	r1, r1
    93e2:	448b      	add	fp, r1
    93e4:	0011      	movs	r1, r2
    93e6:	465a      	mov	r2, fp
    93e8:	01d2      	lsls	r2, r2, #7
    93ea:	d508      	bpl.n	93fe <__aeabi_ddiv+0x3fe>
    93ec:	465a      	mov	r2, fp
    93ee:	4b8c      	ldr	r3, [pc, #560]	; (9620 <__aeabi_ddiv+0x620>)
    93f0:	401a      	ands	r2, r3
    93f2:	4693      	mov	fp, r2
    93f4:	2280      	movs	r2, #128	; 0x80
    93f6:	00d2      	lsls	r2, r2, #3
    93f8:	4694      	mov	ip, r2
    93fa:	9b01      	ldr	r3, [sp, #4]
    93fc:	4463      	add	r3, ip
    93fe:	4a89      	ldr	r2, [pc, #548]	; (9624 <__aeabi_ddiv+0x624>)
    9400:	4293      	cmp	r3, r2
    9402:	dd00      	ble.n	9406 <__aeabi_ddiv+0x406>
    9404:	e65b      	b.n	90be <__aeabi_ddiv+0xbe>
    9406:	465a      	mov	r2, fp
    9408:	08c9      	lsrs	r1, r1, #3
    940a:	0750      	lsls	r0, r2, #29
    940c:	4308      	orrs	r0, r1
    940e:	0256      	lsls	r6, r2, #9
    9410:	4651      	mov	r1, sl
    9412:	2201      	movs	r2, #1
    9414:	055b      	lsls	r3, r3, #21
    9416:	4681      	mov	r9, r0
    9418:	0b36      	lsrs	r6, r6, #12
    941a:	0d5b      	lsrs	r3, r3, #21
    941c:	400a      	ands	r2, r1
    941e:	e655      	b.n	90cc <__aeabi_ddiv+0xcc>
    9420:	2380      	movs	r3, #128	; 0x80
    9422:	031b      	lsls	r3, r3, #12
    9424:	421e      	tst	r6, r3
    9426:	d011      	beq.n	944c <__aeabi_ddiv+0x44c>
    9428:	465a      	mov	r2, fp
    942a:	421a      	tst	r2, r3
    942c:	d10e      	bne.n	944c <__aeabi_ddiv+0x44c>
    942e:	465e      	mov	r6, fp
    9430:	431e      	orrs	r6, r3
    9432:	0336      	lsls	r6, r6, #12
    9434:	0b36      	lsrs	r6, r6, #12
    9436:	002a      	movs	r2, r5
    9438:	4689      	mov	r9, r1
    943a:	4b7b      	ldr	r3, [pc, #492]	; (9628 <__aeabi_ddiv+0x628>)
    943c:	e646      	b.n	90cc <__aeabi_ddiv+0xcc>
    943e:	2b03      	cmp	r3, #3
    9440:	d100      	bne.n	9444 <__aeabi_ddiv+0x444>
    9442:	e0e1      	b.n	9608 <__aeabi_ddiv+0x608>
    9444:	2b01      	cmp	r3, #1
    9446:	d1bb      	bne.n	93c0 <__aeabi_ddiv+0x3c0>
    9448:	401a      	ands	r2, r3
    944a:	e6bb      	b.n	91c4 <__aeabi_ddiv+0x1c4>
    944c:	431e      	orrs	r6, r3
    944e:	0336      	lsls	r6, r6, #12
    9450:	0b36      	lsrs	r6, r6, #12
    9452:	4642      	mov	r2, r8
    9454:	4b74      	ldr	r3, [pc, #464]	; (9628 <__aeabi_ddiv+0x628>)
    9456:	e639      	b.n	90cc <__aeabi_ddiv+0xcc>
    9458:	2b00      	cmp	r3, #0
    945a:	d0b1      	beq.n	93c0 <__aeabi_ddiv+0x3c0>
    945c:	197d      	adds	r5, r7, r5
    945e:	1e4a      	subs	r2, r1, #1
    9460:	42af      	cmp	r7, r5
    9462:	d952      	bls.n	950a <__aeabi_ddiv+0x50a>
    9464:	0011      	movs	r1, r2
    9466:	42a5      	cmp	r5, r4
    9468:	d1a8      	bne.n	93bc <__aeabi_ddiv+0x3bc>
    946a:	9a03      	ldr	r2, [sp, #12]
    946c:	429a      	cmp	r2, r3
    946e:	d1a5      	bne.n	93bc <__aeabi_ddiv+0x3bc>
    9470:	e7a6      	b.n	93c0 <__aeabi_ddiv+0x3c0>
    9472:	0003      	movs	r3, r0
    9474:	003e      	movs	r6, r7
    9476:	3b28      	subs	r3, #40	; 0x28
    9478:	409e      	lsls	r6, r3
    947a:	2300      	movs	r3, #0
    947c:	4699      	mov	r9, r3
    947e:	e654      	b.n	912a <__aeabi_ddiv+0x12a>
    9480:	f001 f960 	bl	a744 <__clzsi2>
    9484:	3020      	adds	r0, #32
    9486:	e641      	b.n	910c <__aeabi_ddiv+0x10c>
    9488:	0003      	movs	r3, r0
    948a:	4652      	mov	r2, sl
    948c:	3b28      	subs	r3, #40	; 0x28
    948e:	409a      	lsls	r2, r3
    9490:	2100      	movs	r1, #0
    9492:	4693      	mov	fp, r2
    9494:	e677      	b.n	9186 <__aeabi_ddiv+0x186>
    9496:	4650      	mov	r0, sl
    9498:	f001 f954 	bl	a744 <__clzsi2>
    949c:	3020      	adds	r0, #32
    949e:	e65e      	b.n	915e <__aeabi_ddiv+0x15e>
    94a0:	9b02      	ldr	r3, [sp, #8]
    94a2:	2600      	movs	r6, #0
    94a4:	42ab      	cmp	r3, r5
    94a6:	d300      	bcc.n	94aa <__aeabi_ddiv+0x4aa>
    94a8:	e723      	b.n	92f2 <__aeabi_ddiv+0x2f2>
    94aa:	9e03      	ldr	r6, [sp, #12]
    94ac:	9902      	ldr	r1, [sp, #8]
    94ae:	46b4      	mov	ip, r6
    94b0:	4461      	add	r1, ip
    94b2:	4688      	mov	r8, r1
    94b4:	45b0      	cmp	r8, r6
    94b6:	41b6      	sbcs	r6, r6
    94b8:	465b      	mov	r3, fp
    94ba:	4276      	negs	r6, r6
    94bc:	19f6      	adds	r6, r6, r7
    94be:	18b2      	adds	r2, r6, r2
    94c0:	3b01      	subs	r3, #1
    94c2:	9102      	str	r1, [sp, #8]
    94c4:	4297      	cmp	r7, r2
    94c6:	d213      	bcs.n	94f0 <__aeabi_ddiv+0x4f0>
    94c8:	4290      	cmp	r0, r2
    94ca:	d84f      	bhi.n	956c <__aeabi_ddiv+0x56c>
    94cc:	d100      	bne.n	94d0 <__aeabi_ddiv+0x4d0>
    94ce:	e08e      	b.n	95ee <__aeabi_ddiv+0x5ee>
    94d0:	1a16      	subs	r6, r2, r0
    94d2:	469b      	mov	fp, r3
    94d4:	e70d      	b.n	92f2 <__aeabi_ddiv+0x2f2>
    94d6:	4589      	cmp	r9, r1
    94d8:	d200      	bcs.n	94dc <__aeabi_ddiv+0x4dc>
    94da:	e68e      	b.n	91fa <__aeabi_ddiv+0x1fa>
    94dc:	0874      	lsrs	r4, r6, #1
    94de:	464b      	mov	r3, r9
    94e0:	07f6      	lsls	r6, r6, #31
    94e2:	0035      	movs	r5, r6
    94e4:	085b      	lsrs	r3, r3, #1
    94e6:	431d      	orrs	r5, r3
    94e8:	464b      	mov	r3, r9
    94ea:	07db      	lsls	r3, r3, #31
    94ec:	9302      	str	r3, [sp, #8]
    94ee:	e68b      	b.n	9208 <__aeabi_ddiv+0x208>
    94f0:	4297      	cmp	r7, r2
    94f2:	d1ed      	bne.n	94d0 <__aeabi_ddiv+0x4d0>
    94f4:	9903      	ldr	r1, [sp, #12]
    94f6:	9c02      	ldr	r4, [sp, #8]
    94f8:	42a1      	cmp	r1, r4
    94fa:	d9e5      	bls.n	94c8 <__aeabi_ddiv+0x4c8>
    94fc:	1a3e      	subs	r6, r7, r0
    94fe:	469b      	mov	fp, r3
    9500:	e6f7      	b.n	92f2 <__aeabi_ddiv+0x2f2>
    9502:	4698      	mov	r8, r3
    9504:	e6ca      	b.n	929c <__aeabi_ddiv+0x29c>
    9506:	001e      	movs	r6, r3
    9508:	e6a5      	b.n	9256 <__aeabi_ddiv+0x256>
    950a:	42ac      	cmp	r4, r5
    950c:	d83e      	bhi.n	958c <__aeabi_ddiv+0x58c>
    950e:	d074      	beq.n	95fa <__aeabi_ddiv+0x5fa>
    9510:	0011      	movs	r1, r2
    9512:	e753      	b.n	93bc <__aeabi_ddiv+0x3bc>
    9514:	2101      	movs	r1, #1
    9516:	4249      	negs	r1, r1
    9518:	e752      	b.n	93c0 <__aeabi_ddiv+0x3c0>
    951a:	001c      	movs	r4, r3
    951c:	e70e      	b.n	933c <__aeabi_ddiv+0x33c>
    951e:	001e      	movs	r6, r3
    9520:	e72b      	b.n	937a <__aeabi_ddiv+0x37a>
    9522:	2d1f      	cmp	r5, #31
    9524:	dc3c      	bgt.n	95a0 <__aeabi_ddiv+0x5a0>
    9526:	2320      	movs	r3, #32
    9528:	000a      	movs	r2, r1
    952a:	4658      	mov	r0, fp
    952c:	1b5b      	subs	r3, r3, r5
    952e:	4098      	lsls	r0, r3
    9530:	40ea      	lsrs	r2, r5
    9532:	4099      	lsls	r1, r3
    9534:	4302      	orrs	r2, r0
    9536:	1e48      	subs	r0, r1, #1
    9538:	4181      	sbcs	r1, r0
    953a:	465e      	mov	r6, fp
    953c:	4311      	orrs	r1, r2
    953e:	40ee      	lsrs	r6, r5
    9540:	074b      	lsls	r3, r1, #29
    9542:	d009      	beq.n	9558 <__aeabi_ddiv+0x558>
    9544:	230f      	movs	r3, #15
    9546:	400b      	ands	r3, r1
    9548:	2b04      	cmp	r3, #4
    954a:	d005      	beq.n	9558 <__aeabi_ddiv+0x558>
    954c:	000b      	movs	r3, r1
    954e:	1d19      	adds	r1, r3, #4
    9550:	4299      	cmp	r1, r3
    9552:	419b      	sbcs	r3, r3
    9554:	425b      	negs	r3, r3
    9556:	18f6      	adds	r6, r6, r3
    9558:	0233      	lsls	r3, r6, #8
    955a:	d53c      	bpl.n	95d6 <__aeabi_ddiv+0x5d6>
    955c:	4653      	mov	r3, sl
    955e:	2201      	movs	r2, #1
    9560:	2100      	movs	r1, #0
    9562:	401a      	ands	r2, r3
    9564:	2600      	movs	r6, #0
    9566:	2301      	movs	r3, #1
    9568:	4689      	mov	r9, r1
    956a:	e5af      	b.n	90cc <__aeabi_ddiv+0xcc>
    956c:	2302      	movs	r3, #2
    956e:	425b      	negs	r3, r3
    9570:	469c      	mov	ip, r3
    9572:	9c03      	ldr	r4, [sp, #12]
    9574:	44e3      	add	fp, ip
    9576:	46a4      	mov	ip, r4
    9578:	9b02      	ldr	r3, [sp, #8]
    957a:	4463      	add	r3, ip
    957c:	4698      	mov	r8, r3
    957e:	45a0      	cmp	r8, r4
    9580:	41b6      	sbcs	r6, r6
    9582:	4276      	negs	r6, r6
    9584:	19f6      	adds	r6, r6, r7
    9586:	9302      	str	r3, [sp, #8]
    9588:	18b2      	adds	r2, r6, r2
    958a:	e6b1      	b.n	92f0 <__aeabi_ddiv+0x2f0>
    958c:	9803      	ldr	r0, [sp, #12]
    958e:	1e8a      	subs	r2, r1, #2
    9590:	0041      	lsls	r1, r0, #1
    9592:	4281      	cmp	r1, r0
    9594:	41b6      	sbcs	r6, r6
    9596:	4276      	negs	r6, r6
    9598:	19f6      	adds	r6, r6, r7
    959a:	19ad      	adds	r5, r5, r6
    959c:	9103      	str	r1, [sp, #12]
    959e:	e761      	b.n	9464 <__aeabi_ddiv+0x464>
    95a0:	221f      	movs	r2, #31
    95a2:	4252      	negs	r2, r2
    95a4:	1ad3      	subs	r3, r2, r3
    95a6:	465a      	mov	r2, fp
    95a8:	40da      	lsrs	r2, r3
    95aa:	0013      	movs	r3, r2
    95ac:	2d20      	cmp	r5, #32
    95ae:	d029      	beq.n	9604 <__aeabi_ddiv+0x604>
    95b0:	2240      	movs	r2, #64	; 0x40
    95b2:	4658      	mov	r0, fp
    95b4:	1b55      	subs	r5, r2, r5
    95b6:	40a8      	lsls	r0, r5
    95b8:	4301      	orrs	r1, r0
    95ba:	1e48      	subs	r0, r1, #1
    95bc:	4181      	sbcs	r1, r0
    95be:	2007      	movs	r0, #7
    95c0:	430b      	orrs	r3, r1
    95c2:	4018      	ands	r0, r3
    95c4:	2600      	movs	r6, #0
    95c6:	2800      	cmp	r0, #0
    95c8:	d009      	beq.n	95de <__aeabi_ddiv+0x5de>
    95ca:	220f      	movs	r2, #15
    95cc:	2600      	movs	r6, #0
    95ce:	401a      	ands	r2, r3
    95d0:	0019      	movs	r1, r3
    95d2:	2a04      	cmp	r2, #4
    95d4:	d1bb      	bne.n	954e <__aeabi_ddiv+0x54e>
    95d6:	000b      	movs	r3, r1
    95d8:	0770      	lsls	r0, r6, #29
    95da:	0276      	lsls	r6, r6, #9
    95dc:	0b36      	lsrs	r6, r6, #12
    95de:	08db      	lsrs	r3, r3, #3
    95e0:	4303      	orrs	r3, r0
    95e2:	4699      	mov	r9, r3
    95e4:	2201      	movs	r2, #1
    95e6:	4653      	mov	r3, sl
    95e8:	401a      	ands	r2, r3
    95ea:	2300      	movs	r3, #0
    95ec:	e56e      	b.n	90cc <__aeabi_ddiv+0xcc>
    95ee:	9902      	ldr	r1, [sp, #8]
    95f0:	428d      	cmp	r5, r1
    95f2:	d8bb      	bhi.n	956c <__aeabi_ddiv+0x56c>
    95f4:	469b      	mov	fp, r3
    95f6:	2600      	movs	r6, #0
    95f8:	e67b      	b.n	92f2 <__aeabi_ddiv+0x2f2>
    95fa:	9803      	ldr	r0, [sp, #12]
    95fc:	4298      	cmp	r0, r3
    95fe:	d3c5      	bcc.n	958c <__aeabi_ddiv+0x58c>
    9600:	0011      	movs	r1, r2
    9602:	e732      	b.n	946a <__aeabi_ddiv+0x46a>
    9604:	2000      	movs	r0, #0
    9606:	e7d7      	b.n	95b8 <__aeabi_ddiv+0x5b8>
    9608:	2680      	movs	r6, #128	; 0x80
    960a:	465b      	mov	r3, fp
    960c:	0336      	lsls	r6, r6, #12
    960e:	431e      	orrs	r6, r3
    9610:	0336      	lsls	r6, r6, #12
    9612:	0b36      	lsrs	r6, r6, #12
    9614:	9a00      	ldr	r2, [sp, #0]
    9616:	4689      	mov	r9, r1
    9618:	4b03      	ldr	r3, [pc, #12]	; (9628 <__aeabi_ddiv+0x628>)
    961a:	e557      	b.n	90cc <__aeabi_ddiv+0xcc>
    961c:	000003ff 	.word	0x000003ff
    9620:	feffffff 	.word	0xfeffffff
    9624:	000007fe 	.word	0x000007fe
    9628:	000007ff 	.word	0x000007ff

0000962c <__eqdf2>:
    962c:	b5f0      	push	{r4, r5, r6, r7, lr}
    962e:	465f      	mov	r7, fp
    9630:	4656      	mov	r6, sl
    9632:	464d      	mov	r5, r9
    9634:	4644      	mov	r4, r8
    9636:	b4f0      	push	{r4, r5, r6, r7}
    9638:	031f      	lsls	r7, r3, #12
    963a:	005c      	lsls	r4, r3, #1
    963c:	0fdb      	lsrs	r3, r3, #31
    963e:	469a      	mov	sl, r3
    9640:	4b19      	ldr	r3, [pc, #100]	; (96a8 <__eqdf2+0x7c>)
    9642:	030e      	lsls	r6, r1, #12
    9644:	004d      	lsls	r5, r1, #1
    9646:	0fc9      	lsrs	r1, r1, #31
    9648:	4680      	mov	r8, r0
    964a:	0b36      	lsrs	r6, r6, #12
    964c:	0d6d      	lsrs	r5, r5, #21
    964e:	468b      	mov	fp, r1
    9650:	4691      	mov	r9, r2
    9652:	0b3f      	lsrs	r7, r7, #12
    9654:	0d64      	lsrs	r4, r4, #21
    9656:	429d      	cmp	r5, r3
    9658:	d019      	beq.n	968e <__eqdf2+0x62>
    965a:	4b13      	ldr	r3, [pc, #76]	; (96a8 <__eqdf2+0x7c>)
    965c:	429c      	cmp	r4, r3
    965e:	d01b      	beq.n	9698 <__eqdf2+0x6c>
    9660:	2301      	movs	r3, #1
    9662:	42a5      	cmp	r5, r4
    9664:	d006      	beq.n	9674 <__eqdf2+0x48>
    9666:	0018      	movs	r0, r3
    9668:	bc3c      	pop	{r2, r3, r4, r5}
    966a:	4690      	mov	r8, r2
    966c:	4699      	mov	r9, r3
    966e:	46a2      	mov	sl, r4
    9670:	46ab      	mov	fp, r5
    9672:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9674:	42be      	cmp	r6, r7
    9676:	d1f6      	bne.n	9666 <__eqdf2+0x3a>
    9678:	45c8      	cmp	r8, r9
    967a:	d1f4      	bne.n	9666 <__eqdf2+0x3a>
    967c:	45d3      	cmp	fp, sl
    967e:	d010      	beq.n	96a2 <__eqdf2+0x76>
    9680:	2d00      	cmp	r5, #0
    9682:	d1f0      	bne.n	9666 <__eqdf2+0x3a>
    9684:	4330      	orrs	r0, r6
    9686:	0003      	movs	r3, r0
    9688:	1e5a      	subs	r2, r3, #1
    968a:	4193      	sbcs	r3, r2
    968c:	e7eb      	b.n	9666 <__eqdf2+0x3a>
    968e:	0031      	movs	r1, r6
    9690:	2301      	movs	r3, #1
    9692:	4301      	orrs	r1, r0
    9694:	d1e7      	bne.n	9666 <__eqdf2+0x3a>
    9696:	e7e0      	b.n	965a <__eqdf2+0x2e>
    9698:	433a      	orrs	r2, r7
    969a:	2301      	movs	r3, #1
    969c:	2a00      	cmp	r2, #0
    969e:	d1e2      	bne.n	9666 <__eqdf2+0x3a>
    96a0:	e7de      	b.n	9660 <__eqdf2+0x34>
    96a2:	2300      	movs	r3, #0
    96a4:	e7df      	b.n	9666 <__eqdf2+0x3a>
    96a6:	46c0      	nop			; (mov r8, r8)
    96a8:	000007ff 	.word	0x000007ff

000096ac <__gedf2>:
    96ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    96ae:	465f      	mov	r7, fp
    96b0:	4644      	mov	r4, r8
    96b2:	4656      	mov	r6, sl
    96b4:	464d      	mov	r5, r9
    96b6:	b4f0      	push	{r4, r5, r6, r7}
    96b8:	031f      	lsls	r7, r3, #12
    96ba:	0b3c      	lsrs	r4, r7, #12
    96bc:	4f2c      	ldr	r7, [pc, #176]	; (9770 <__gedf2+0xc4>)
    96be:	030e      	lsls	r6, r1, #12
    96c0:	004d      	lsls	r5, r1, #1
    96c2:	46a3      	mov	fp, r4
    96c4:	005c      	lsls	r4, r3, #1
    96c6:	4684      	mov	ip, r0
    96c8:	0b36      	lsrs	r6, r6, #12
    96ca:	0d6d      	lsrs	r5, r5, #21
    96cc:	0fc9      	lsrs	r1, r1, #31
    96ce:	4690      	mov	r8, r2
    96d0:	0d64      	lsrs	r4, r4, #21
    96d2:	0fdb      	lsrs	r3, r3, #31
    96d4:	42bd      	cmp	r5, r7
    96d6:	d02b      	beq.n	9730 <__gedf2+0x84>
    96d8:	4f25      	ldr	r7, [pc, #148]	; (9770 <__gedf2+0xc4>)
    96da:	42bc      	cmp	r4, r7
    96dc:	d02e      	beq.n	973c <__gedf2+0x90>
    96de:	2d00      	cmp	r5, #0
    96e0:	d10e      	bne.n	9700 <__gedf2+0x54>
    96e2:	4330      	orrs	r0, r6
    96e4:	0007      	movs	r7, r0
    96e6:	4681      	mov	r9, r0
    96e8:	4278      	negs	r0, r7
    96ea:	4178      	adcs	r0, r7
    96ec:	2c00      	cmp	r4, #0
    96ee:	d117      	bne.n	9720 <__gedf2+0x74>
    96f0:	465f      	mov	r7, fp
    96f2:	433a      	orrs	r2, r7
    96f4:	d114      	bne.n	9720 <__gedf2+0x74>
    96f6:	464b      	mov	r3, r9
    96f8:	2000      	movs	r0, #0
    96fa:	2b00      	cmp	r3, #0
    96fc:	d00a      	beq.n	9714 <__gedf2+0x68>
    96fe:	e006      	b.n	970e <__gedf2+0x62>
    9700:	2c00      	cmp	r4, #0
    9702:	d102      	bne.n	970a <__gedf2+0x5e>
    9704:	4658      	mov	r0, fp
    9706:	4302      	orrs	r2, r0
    9708:	d001      	beq.n	970e <__gedf2+0x62>
    970a:	4299      	cmp	r1, r3
    970c:	d01a      	beq.n	9744 <__gedf2+0x98>
    970e:	2301      	movs	r3, #1
    9710:	4248      	negs	r0, r1
    9712:	4318      	orrs	r0, r3
    9714:	bc3c      	pop	{r2, r3, r4, r5}
    9716:	4690      	mov	r8, r2
    9718:	4699      	mov	r9, r3
    971a:	46a2      	mov	sl, r4
    971c:	46ab      	mov	fp, r5
    971e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9720:	2800      	cmp	r0, #0
    9722:	d0f2      	beq.n	970a <__gedf2+0x5e>
    9724:	4258      	negs	r0, r3
    9726:	4158      	adcs	r0, r3
    9728:	2201      	movs	r2, #1
    972a:	4240      	negs	r0, r0
    972c:	4310      	orrs	r0, r2
    972e:	e7f1      	b.n	9714 <__gedf2+0x68>
    9730:	0037      	movs	r7, r6
    9732:	4307      	orrs	r7, r0
    9734:	d0d0      	beq.n	96d8 <__gedf2+0x2c>
    9736:	2002      	movs	r0, #2
    9738:	4240      	negs	r0, r0
    973a:	e7eb      	b.n	9714 <__gedf2+0x68>
    973c:	465f      	mov	r7, fp
    973e:	4317      	orrs	r7, r2
    9740:	d0cd      	beq.n	96de <__gedf2+0x32>
    9742:	e7f8      	b.n	9736 <__gedf2+0x8a>
    9744:	42a5      	cmp	r5, r4
    9746:	dce2      	bgt.n	970e <__gedf2+0x62>
    9748:	db05      	blt.n	9756 <__gedf2+0xaa>
    974a:	455e      	cmp	r6, fp
    974c:	d8df      	bhi.n	970e <__gedf2+0x62>
    974e:	d008      	beq.n	9762 <__gedf2+0xb6>
    9750:	2000      	movs	r0, #0
    9752:	455e      	cmp	r6, fp
    9754:	d2de      	bcs.n	9714 <__gedf2+0x68>
    9756:	4248      	negs	r0, r1
    9758:	4148      	adcs	r0, r1
    975a:	2301      	movs	r3, #1
    975c:	4240      	negs	r0, r0
    975e:	4318      	orrs	r0, r3
    9760:	e7d8      	b.n	9714 <__gedf2+0x68>
    9762:	45c4      	cmp	ip, r8
    9764:	d8d3      	bhi.n	970e <__gedf2+0x62>
    9766:	2000      	movs	r0, #0
    9768:	45c4      	cmp	ip, r8
    976a:	d3f4      	bcc.n	9756 <__gedf2+0xaa>
    976c:	e7d2      	b.n	9714 <__gedf2+0x68>
    976e:	46c0      	nop			; (mov r8, r8)
    9770:	000007ff 	.word	0x000007ff

00009774 <__ledf2>:
    9774:	b5f0      	push	{r4, r5, r6, r7, lr}
    9776:	465f      	mov	r7, fp
    9778:	464d      	mov	r5, r9
    977a:	4644      	mov	r4, r8
    977c:	4656      	mov	r6, sl
    977e:	b4f0      	push	{r4, r5, r6, r7}
    9780:	031c      	lsls	r4, r3, #12
    9782:	0b24      	lsrs	r4, r4, #12
    9784:	46a4      	mov	ip, r4
    9786:	4c2f      	ldr	r4, [pc, #188]	; (9844 <__ledf2+0xd0>)
    9788:	030f      	lsls	r7, r1, #12
    978a:	004d      	lsls	r5, r1, #1
    978c:	005e      	lsls	r6, r3, #1
    978e:	0fc9      	lsrs	r1, r1, #31
    9790:	4680      	mov	r8, r0
    9792:	0b3f      	lsrs	r7, r7, #12
    9794:	0d6d      	lsrs	r5, r5, #21
    9796:	468b      	mov	fp, r1
    9798:	4691      	mov	r9, r2
    979a:	0d76      	lsrs	r6, r6, #21
    979c:	0fdb      	lsrs	r3, r3, #31
    979e:	42a5      	cmp	r5, r4
    97a0:	d020      	beq.n	97e4 <__ledf2+0x70>
    97a2:	4c28      	ldr	r4, [pc, #160]	; (9844 <__ledf2+0xd0>)
    97a4:	42a6      	cmp	r6, r4
    97a6:	d022      	beq.n	97ee <__ledf2+0x7a>
    97a8:	2d00      	cmp	r5, #0
    97aa:	d112      	bne.n	97d2 <__ledf2+0x5e>
    97ac:	4338      	orrs	r0, r7
    97ae:	4244      	negs	r4, r0
    97b0:	4144      	adcs	r4, r0
    97b2:	2e00      	cmp	r6, #0
    97b4:	d020      	beq.n	97f8 <__ledf2+0x84>
    97b6:	2c00      	cmp	r4, #0
    97b8:	d00d      	beq.n	97d6 <__ledf2+0x62>
    97ba:	425c      	negs	r4, r3
    97bc:	4163      	adcs	r3, r4
    97be:	2401      	movs	r4, #1
    97c0:	425b      	negs	r3, r3
    97c2:	431c      	orrs	r4, r3
    97c4:	0020      	movs	r0, r4
    97c6:	bc3c      	pop	{r2, r3, r4, r5}
    97c8:	4690      	mov	r8, r2
    97ca:	4699      	mov	r9, r3
    97cc:	46a2      	mov	sl, r4
    97ce:	46ab      	mov	fp, r5
    97d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    97d2:	2e00      	cmp	r6, #0
    97d4:	d017      	beq.n	9806 <__ledf2+0x92>
    97d6:	455b      	cmp	r3, fp
    97d8:	d019      	beq.n	980e <__ledf2+0x9a>
    97da:	465b      	mov	r3, fp
    97dc:	425c      	negs	r4, r3
    97de:	2301      	movs	r3, #1
    97e0:	431c      	orrs	r4, r3
    97e2:	e7ef      	b.n	97c4 <__ledf2+0x50>
    97e4:	0039      	movs	r1, r7
    97e6:	2402      	movs	r4, #2
    97e8:	4301      	orrs	r1, r0
    97ea:	d1eb      	bne.n	97c4 <__ledf2+0x50>
    97ec:	e7d9      	b.n	97a2 <__ledf2+0x2e>
    97ee:	4661      	mov	r1, ip
    97f0:	2402      	movs	r4, #2
    97f2:	4311      	orrs	r1, r2
    97f4:	d1e6      	bne.n	97c4 <__ledf2+0x50>
    97f6:	e7d7      	b.n	97a8 <__ledf2+0x34>
    97f8:	4661      	mov	r1, ip
    97fa:	430a      	orrs	r2, r1
    97fc:	d1db      	bne.n	97b6 <__ledf2+0x42>
    97fe:	2400      	movs	r4, #0
    9800:	2800      	cmp	r0, #0
    9802:	d0df      	beq.n	97c4 <__ledf2+0x50>
    9804:	e7e9      	b.n	97da <__ledf2+0x66>
    9806:	4661      	mov	r1, ip
    9808:	430a      	orrs	r2, r1
    980a:	d1e4      	bne.n	97d6 <__ledf2+0x62>
    980c:	e7e5      	b.n	97da <__ledf2+0x66>
    980e:	42b5      	cmp	r5, r6
    9810:	dd03      	ble.n	981a <__ledf2+0xa6>
    9812:	2201      	movs	r2, #1
    9814:	425c      	negs	r4, r3
    9816:	4314      	orrs	r4, r2
    9818:	e7d4      	b.n	97c4 <__ledf2+0x50>
    981a:	42b5      	cmp	r5, r6
    981c:	dbcd      	blt.n	97ba <__ledf2+0x46>
    981e:	4567      	cmp	r7, ip
    9820:	d8db      	bhi.n	97da <__ledf2+0x66>
    9822:	d009      	beq.n	9838 <__ledf2+0xc4>
    9824:	2400      	movs	r4, #0
    9826:	4567      	cmp	r7, ip
    9828:	d2cc      	bcs.n	97c4 <__ledf2+0x50>
    982a:	4659      	mov	r1, fp
    982c:	424c      	negs	r4, r1
    982e:	4161      	adcs	r1, r4
    9830:	2401      	movs	r4, #1
    9832:	4249      	negs	r1, r1
    9834:	430c      	orrs	r4, r1
    9836:	e7c5      	b.n	97c4 <__ledf2+0x50>
    9838:	45c8      	cmp	r8, r9
    983a:	d8ce      	bhi.n	97da <__ledf2+0x66>
    983c:	2400      	movs	r4, #0
    983e:	45c8      	cmp	r8, r9
    9840:	d3f3      	bcc.n	982a <__ledf2+0xb6>
    9842:	e7bf      	b.n	97c4 <__ledf2+0x50>
    9844:	000007ff 	.word	0x000007ff

00009848 <__aeabi_dmul>:
    9848:	b5f0      	push	{r4, r5, r6, r7, lr}
    984a:	465f      	mov	r7, fp
    984c:	4656      	mov	r6, sl
    984e:	464d      	mov	r5, r9
    9850:	4644      	mov	r4, r8
    9852:	b4f0      	push	{r4, r5, r6, r7}
    9854:	030d      	lsls	r5, r1, #12
    9856:	4699      	mov	r9, r3
    9858:	004e      	lsls	r6, r1, #1
    985a:	0b2b      	lsrs	r3, r5, #12
    985c:	b087      	sub	sp, #28
    985e:	0007      	movs	r7, r0
    9860:	4692      	mov	sl, r2
    9862:	4680      	mov	r8, r0
    9864:	469b      	mov	fp, r3
    9866:	0d76      	lsrs	r6, r6, #21
    9868:	0fcc      	lsrs	r4, r1, #31
    986a:	2e00      	cmp	r6, #0
    986c:	d069      	beq.n	9942 <__aeabi_dmul+0xfa>
    986e:	4b6d      	ldr	r3, [pc, #436]	; (9a24 <__aeabi_dmul+0x1dc>)
    9870:	429e      	cmp	r6, r3
    9872:	d035      	beq.n	98e0 <__aeabi_dmul+0x98>
    9874:	465b      	mov	r3, fp
    9876:	2280      	movs	r2, #128	; 0x80
    9878:	00dd      	lsls	r5, r3, #3
    987a:	0412      	lsls	r2, r2, #16
    987c:	0f43      	lsrs	r3, r0, #29
    987e:	4313      	orrs	r3, r2
    9880:	432b      	orrs	r3, r5
    9882:	469b      	mov	fp, r3
    9884:	00c3      	lsls	r3, r0, #3
    9886:	4698      	mov	r8, r3
    9888:	4b67      	ldr	r3, [pc, #412]	; (9a28 <__aeabi_dmul+0x1e0>)
    988a:	2700      	movs	r7, #0
    988c:	469c      	mov	ip, r3
    988e:	2300      	movs	r3, #0
    9890:	4466      	add	r6, ip
    9892:	9301      	str	r3, [sp, #4]
    9894:	464a      	mov	r2, r9
    9896:	0315      	lsls	r5, r2, #12
    9898:	0050      	lsls	r0, r2, #1
    989a:	0fd2      	lsrs	r2, r2, #31
    989c:	4653      	mov	r3, sl
    989e:	0b2d      	lsrs	r5, r5, #12
    98a0:	0d40      	lsrs	r0, r0, #21
    98a2:	4691      	mov	r9, r2
    98a4:	d100      	bne.n	98a8 <__aeabi_dmul+0x60>
    98a6:	e076      	b.n	9996 <__aeabi_dmul+0x14e>
    98a8:	4a5e      	ldr	r2, [pc, #376]	; (9a24 <__aeabi_dmul+0x1dc>)
    98aa:	4290      	cmp	r0, r2
    98ac:	d06c      	beq.n	9988 <__aeabi_dmul+0x140>
    98ae:	2280      	movs	r2, #128	; 0x80
    98b0:	0f5b      	lsrs	r3, r3, #29
    98b2:	0412      	lsls	r2, r2, #16
    98b4:	4313      	orrs	r3, r2
    98b6:	4a5c      	ldr	r2, [pc, #368]	; (9a28 <__aeabi_dmul+0x1e0>)
    98b8:	00ed      	lsls	r5, r5, #3
    98ba:	4694      	mov	ip, r2
    98bc:	431d      	orrs	r5, r3
    98be:	4653      	mov	r3, sl
    98c0:	2200      	movs	r2, #0
    98c2:	00db      	lsls	r3, r3, #3
    98c4:	4460      	add	r0, ip
    98c6:	4649      	mov	r1, r9
    98c8:	1836      	adds	r6, r6, r0
    98ca:	1c70      	adds	r0, r6, #1
    98cc:	4061      	eors	r1, r4
    98ce:	9002      	str	r0, [sp, #8]
    98d0:	4317      	orrs	r7, r2
    98d2:	2f0f      	cmp	r7, #15
    98d4:	d900      	bls.n	98d8 <__aeabi_dmul+0x90>
    98d6:	e0af      	b.n	9a38 <__aeabi_dmul+0x1f0>
    98d8:	4854      	ldr	r0, [pc, #336]	; (9a2c <__aeabi_dmul+0x1e4>)
    98da:	00bf      	lsls	r7, r7, #2
    98dc:	59c7      	ldr	r7, [r0, r7]
    98de:	46bf      	mov	pc, r7
    98e0:	465b      	mov	r3, fp
    98e2:	431f      	orrs	r7, r3
    98e4:	d000      	beq.n	98e8 <__aeabi_dmul+0xa0>
    98e6:	e088      	b.n	99fa <__aeabi_dmul+0x1b2>
    98e8:	2300      	movs	r3, #0
    98ea:	469b      	mov	fp, r3
    98ec:	4698      	mov	r8, r3
    98ee:	3302      	adds	r3, #2
    98f0:	2708      	movs	r7, #8
    98f2:	9301      	str	r3, [sp, #4]
    98f4:	e7ce      	b.n	9894 <__aeabi_dmul+0x4c>
    98f6:	4649      	mov	r1, r9
    98f8:	2a02      	cmp	r2, #2
    98fa:	d06a      	beq.n	99d2 <__aeabi_dmul+0x18a>
    98fc:	2a03      	cmp	r2, #3
    98fe:	d100      	bne.n	9902 <__aeabi_dmul+0xba>
    9900:	e209      	b.n	9d16 <__aeabi_dmul+0x4ce>
    9902:	2a01      	cmp	r2, #1
    9904:	d000      	beq.n	9908 <__aeabi_dmul+0xc0>
    9906:	e1bb      	b.n	9c80 <__aeabi_dmul+0x438>
    9908:	4011      	ands	r1, r2
    990a:	2200      	movs	r2, #0
    990c:	2300      	movs	r3, #0
    990e:	2500      	movs	r5, #0
    9910:	4690      	mov	r8, r2
    9912:	b2cc      	uxtb	r4, r1
    9914:	2100      	movs	r1, #0
    9916:	032d      	lsls	r5, r5, #12
    9918:	0d0a      	lsrs	r2, r1, #20
    991a:	0512      	lsls	r2, r2, #20
    991c:	0b2d      	lsrs	r5, r5, #12
    991e:	4315      	orrs	r5, r2
    9920:	4a43      	ldr	r2, [pc, #268]	; (9a30 <__aeabi_dmul+0x1e8>)
    9922:	051b      	lsls	r3, r3, #20
    9924:	4015      	ands	r5, r2
    9926:	431d      	orrs	r5, r3
    9928:	006d      	lsls	r5, r5, #1
    992a:	07e4      	lsls	r4, r4, #31
    992c:	086d      	lsrs	r5, r5, #1
    992e:	4325      	orrs	r5, r4
    9930:	4640      	mov	r0, r8
    9932:	0029      	movs	r1, r5
    9934:	b007      	add	sp, #28
    9936:	bc3c      	pop	{r2, r3, r4, r5}
    9938:	4690      	mov	r8, r2
    993a:	4699      	mov	r9, r3
    993c:	46a2      	mov	sl, r4
    993e:	46ab      	mov	fp, r5
    9940:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9942:	4303      	orrs	r3, r0
    9944:	d052      	beq.n	99ec <__aeabi_dmul+0x1a4>
    9946:	465b      	mov	r3, fp
    9948:	2b00      	cmp	r3, #0
    994a:	d100      	bne.n	994e <__aeabi_dmul+0x106>
    994c:	e18a      	b.n	9c64 <__aeabi_dmul+0x41c>
    994e:	4658      	mov	r0, fp
    9950:	f000 fef8 	bl	a744 <__clzsi2>
    9954:	0003      	movs	r3, r0
    9956:	3b0b      	subs	r3, #11
    9958:	2b1c      	cmp	r3, #28
    995a:	dd00      	ble.n	995e <__aeabi_dmul+0x116>
    995c:	e17b      	b.n	9c56 <__aeabi_dmul+0x40e>
    995e:	221d      	movs	r2, #29
    9960:	1ad3      	subs	r3, r2, r3
    9962:	003a      	movs	r2, r7
    9964:	0001      	movs	r1, r0
    9966:	465d      	mov	r5, fp
    9968:	40da      	lsrs	r2, r3
    996a:	3908      	subs	r1, #8
    996c:	408d      	lsls	r5, r1
    996e:	0013      	movs	r3, r2
    9970:	408f      	lsls	r7, r1
    9972:	432b      	orrs	r3, r5
    9974:	469b      	mov	fp, r3
    9976:	46b8      	mov	r8, r7
    9978:	4b2e      	ldr	r3, [pc, #184]	; (9a34 <__aeabi_dmul+0x1ec>)
    997a:	2700      	movs	r7, #0
    997c:	469c      	mov	ip, r3
    997e:	2300      	movs	r3, #0
    9980:	4460      	add	r0, ip
    9982:	4246      	negs	r6, r0
    9984:	9301      	str	r3, [sp, #4]
    9986:	e785      	b.n	9894 <__aeabi_dmul+0x4c>
    9988:	4652      	mov	r2, sl
    998a:	432a      	orrs	r2, r5
    998c:	d12c      	bne.n	99e8 <__aeabi_dmul+0x1a0>
    998e:	2500      	movs	r5, #0
    9990:	2300      	movs	r3, #0
    9992:	2202      	movs	r2, #2
    9994:	e797      	b.n	98c6 <__aeabi_dmul+0x7e>
    9996:	4652      	mov	r2, sl
    9998:	432a      	orrs	r2, r5
    999a:	d021      	beq.n	99e0 <__aeabi_dmul+0x198>
    999c:	2d00      	cmp	r5, #0
    999e:	d100      	bne.n	99a2 <__aeabi_dmul+0x15a>
    99a0:	e154      	b.n	9c4c <__aeabi_dmul+0x404>
    99a2:	0028      	movs	r0, r5
    99a4:	f000 fece 	bl	a744 <__clzsi2>
    99a8:	0003      	movs	r3, r0
    99aa:	3b0b      	subs	r3, #11
    99ac:	2b1c      	cmp	r3, #28
    99ae:	dd00      	ble.n	99b2 <__aeabi_dmul+0x16a>
    99b0:	e146      	b.n	9c40 <__aeabi_dmul+0x3f8>
    99b2:	211d      	movs	r1, #29
    99b4:	1acb      	subs	r3, r1, r3
    99b6:	4651      	mov	r1, sl
    99b8:	0002      	movs	r2, r0
    99ba:	40d9      	lsrs	r1, r3
    99bc:	4653      	mov	r3, sl
    99be:	3a08      	subs	r2, #8
    99c0:	4095      	lsls	r5, r2
    99c2:	4093      	lsls	r3, r2
    99c4:	430d      	orrs	r5, r1
    99c6:	4a1b      	ldr	r2, [pc, #108]	; (9a34 <__aeabi_dmul+0x1ec>)
    99c8:	4694      	mov	ip, r2
    99ca:	4460      	add	r0, ip
    99cc:	4240      	negs	r0, r0
    99ce:	2200      	movs	r2, #0
    99d0:	e779      	b.n	98c6 <__aeabi_dmul+0x7e>
    99d2:	2401      	movs	r4, #1
    99d4:	2200      	movs	r2, #0
    99d6:	400c      	ands	r4, r1
    99d8:	4b12      	ldr	r3, [pc, #72]	; (9a24 <__aeabi_dmul+0x1dc>)
    99da:	2500      	movs	r5, #0
    99dc:	4690      	mov	r8, r2
    99de:	e799      	b.n	9914 <__aeabi_dmul+0xcc>
    99e0:	2500      	movs	r5, #0
    99e2:	2300      	movs	r3, #0
    99e4:	2201      	movs	r2, #1
    99e6:	e76e      	b.n	98c6 <__aeabi_dmul+0x7e>
    99e8:	2203      	movs	r2, #3
    99ea:	e76c      	b.n	98c6 <__aeabi_dmul+0x7e>
    99ec:	2300      	movs	r3, #0
    99ee:	469b      	mov	fp, r3
    99f0:	4698      	mov	r8, r3
    99f2:	3301      	adds	r3, #1
    99f4:	2704      	movs	r7, #4
    99f6:	9301      	str	r3, [sp, #4]
    99f8:	e74c      	b.n	9894 <__aeabi_dmul+0x4c>
    99fa:	2303      	movs	r3, #3
    99fc:	270c      	movs	r7, #12
    99fe:	9301      	str	r3, [sp, #4]
    9a00:	e748      	b.n	9894 <__aeabi_dmul+0x4c>
    9a02:	2300      	movs	r3, #0
    9a04:	2580      	movs	r5, #128	; 0x80
    9a06:	4698      	mov	r8, r3
    9a08:	2400      	movs	r4, #0
    9a0a:	032d      	lsls	r5, r5, #12
    9a0c:	4b05      	ldr	r3, [pc, #20]	; (9a24 <__aeabi_dmul+0x1dc>)
    9a0e:	e781      	b.n	9914 <__aeabi_dmul+0xcc>
    9a10:	465d      	mov	r5, fp
    9a12:	4643      	mov	r3, r8
    9a14:	9a01      	ldr	r2, [sp, #4]
    9a16:	e76f      	b.n	98f8 <__aeabi_dmul+0xb0>
    9a18:	465d      	mov	r5, fp
    9a1a:	4643      	mov	r3, r8
    9a1c:	0021      	movs	r1, r4
    9a1e:	9a01      	ldr	r2, [sp, #4]
    9a20:	e76a      	b.n	98f8 <__aeabi_dmul+0xb0>
    9a22:	46c0      	nop			; (mov r8, r8)
    9a24:	000007ff 	.word	0x000007ff
    9a28:	fffffc01 	.word	0xfffffc01
    9a2c:	0000ab80 	.word	0x0000ab80
    9a30:	800fffff 	.word	0x800fffff
    9a34:	000003f3 	.word	0x000003f3
    9a38:	4642      	mov	r2, r8
    9a3a:	0c12      	lsrs	r2, r2, #16
    9a3c:	4691      	mov	r9, r2
    9a3e:	0c1a      	lsrs	r2, r3, #16
    9a40:	4694      	mov	ip, r2
    9a42:	4642      	mov	r2, r8
    9a44:	0417      	lsls	r7, r2, #16
    9a46:	464a      	mov	r2, r9
    9a48:	041b      	lsls	r3, r3, #16
    9a4a:	0c1b      	lsrs	r3, r3, #16
    9a4c:	435a      	muls	r2, r3
    9a4e:	4660      	mov	r0, ip
    9a50:	4690      	mov	r8, r2
    9a52:	464a      	mov	r2, r9
    9a54:	4342      	muls	r2, r0
    9a56:	0010      	movs	r0, r2
    9a58:	9203      	str	r2, [sp, #12]
    9a5a:	4662      	mov	r2, ip
    9a5c:	001c      	movs	r4, r3
    9a5e:	0c3f      	lsrs	r7, r7, #16
    9a60:	437a      	muls	r2, r7
    9a62:	437c      	muls	r4, r7
    9a64:	4442      	add	r2, r8
    9a66:	9201      	str	r2, [sp, #4]
    9a68:	0c22      	lsrs	r2, r4, #16
    9a6a:	4692      	mov	sl, r2
    9a6c:	9a01      	ldr	r2, [sp, #4]
    9a6e:	4452      	add	r2, sl
    9a70:	4590      	cmp	r8, r2
    9a72:	d906      	bls.n	9a82 <__aeabi_dmul+0x23a>
    9a74:	4682      	mov	sl, r0
    9a76:	2080      	movs	r0, #128	; 0x80
    9a78:	0240      	lsls	r0, r0, #9
    9a7a:	4680      	mov	r8, r0
    9a7c:	44c2      	add	sl, r8
    9a7e:	4650      	mov	r0, sl
    9a80:	9003      	str	r0, [sp, #12]
    9a82:	0c10      	lsrs	r0, r2, #16
    9a84:	9004      	str	r0, [sp, #16]
    9a86:	4648      	mov	r0, r9
    9a88:	0424      	lsls	r4, r4, #16
    9a8a:	0c24      	lsrs	r4, r4, #16
    9a8c:	0412      	lsls	r2, r2, #16
    9a8e:	1912      	adds	r2, r2, r4
    9a90:	9205      	str	r2, [sp, #20]
    9a92:	0c2a      	lsrs	r2, r5, #16
    9a94:	042d      	lsls	r5, r5, #16
    9a96:	0c2d      	lsrs	r5, r5, #16
    9a98:	4368      	muls	r0, r5
    9a9a:	002c      	movs	r4, r5
    9a9c:	4682      	mov	sl, r0
    9a9e:	4648      	mov	r0, r9
    9aa0:	437c      	muls	r4, r7
    9aa2:	4350      	muls	r0, r2
    9aa4:	4681      	mov	r9, r0
    9aa6:	0c20      	lsrs	r0, r4, #16
    9aa8:	4680      	mov	r8, r0
    9aaa:	4357      	muls	r7, r2
    9aac:	4457      	add	r7, sl
    9aae:	4447      	add	r7, r8
    9ab0:	45ba      	cmp	sl, r7
    9ab2:	d903      	bls.n	9abc <__aeabi_dmul+0x274>
    9ab4:	2080      	movs	r0, #128	; 0x80
    9ab6:	0240      	lsls	r0, r0, #9
    9ab8:	4680      	mov	r8, r0
    9aba:	44c1      	add	r9, r8
    9abc:	0c38      	lsrs	r0, r7, #16
    9abe:	043f      	lsls	r7, r7, #16
    9ac0:	46b8      	mov	r8, r7
    9ac2:	4448      	add	r0, r9
    9ac4:	0424      	lsls	r4, r4, #16
    9ac6:	0c24      	lsrs	r4, r4, #16
    9ac8:	9001      	str	r0, [sp, #4]
    9aca:	9804      	ldr	r0, [sp, #16]
    9acc:	44a0      	add	r8, r4
    9ace:	4440      	add	r0, r8
    9ad0:	9004      	str	r0, [sp, #16]
    9ad2:	4658      	mov	r0, fp
    9ad4:	0c00      	lsrs	r0, r0, #16
    9ad6:	4681      	mov	r9, r0
    9ad8:	4658      	mov	r0, fp
    9ada:	0404      	lsls	r4, r0, #16
    9adc:	0c20      	lsrs	r0, r4, #16
    9ade:	4682      	mov	sl, r0
    9ae0:	0007      	movs	r7, r0
    9ae2:	4648      	mov	r0, r9
    9ae4:	435f      	muls	r7, r3
    9ae6:	464c      	mov	r4, r9
    9ae8:	4343      	muls	r3, r0
    9aea:	4660      	mov	r0, ip
    9aec:	4360      	muls	r0, r4
    9aee:	4664      	mov	r4, ip
    9af0:	4683      	mov	fp, r0
    9af2:	4650      	mov	r0, sl
    9af4:	4344      	muls	r4, r0
    9af6:	0c38      	lsrs	r0, r7, #16
    9af8:	4684      	mov	ip, r0
    9afa:	18e4      	adds	r4, r4, r3
    9afc:	4464      	add	r4, ip
    9afe:	42a3      	cmp	r3, r4
    9b00:	d903      	bls.n	9b0a <__aeabi_dmul+0x2c2>
    9b02:	2380      	movs	r3, #128	; 0x80
    9b04:	025b      	lsls	r3, r3, #9
    9b06:	469c      	mov	ip, r3
    9b08:	44e3      	add	fp, ip
    9b0a:	4648      	mov	r0, r9
    9b0c:	043f      	lsls	r7, r7, #16
    9b0e:	0c23      	lsrs	r3, r4, #16
    9b10:	0c3f      	lsrs	r7, r7, #16
    9b12:	0424      	lsls	r4, r4, #16
    9b14:	19e4      	adds	r4, r4, r7
    9b16:	4657      	mov	r7, sl
    9b18:	4368      	muls	r0, r5
    9b1a:	436f      	muls	r7, r5
    9b1c:	4684      	mov	ip, r0
    9b1e:	464d      	mov	r5, r9
    9b20:	4650      	mov	r0, sl
    9b22:	4355      	muls	r5, r2
    9b24:	4342      	muls	r2, r0
    9b26:	0c38      	lsrs	r0, r7, #16
    9b28:	4681      	mov	r9, r0
    9b2a:	4462      	add	r2, ip
    9b2c:	444a      	add	r2, r9
    9b2e:	445b      	add	r3, fp
    9b30:	4594      	cmp	ip, r2
    9b32:	d903      	bls.n	9b3c <__aeabi_dmul+0x2f4>
    9b34:	2080      	movs	r0, #128	; 0x80
    9b36:	0240      	lsls	r0, r0, #9
    9b38:	4684      	mov	ip, r0
    9b3a:	4465      	add	r5, ip
    9b3c:	9803      	ldr	r0, [sp, #12]
    9b3e:	043f      	lsls	r7, r7, #16
    9b40:	4683      	mov	fp, r0
    9b42:	9804      	ldr	r0, [sp, #16]
    9b44:	0c3f      	lsrs	r7, r7, #16
    9b46:	4684      	mov	ip, r0
    9b48:	44e3      	add	fp, ip
    9b4a:	45c3      	cmp	fp, r8
    9b4c:	4180      	sbcs	r0, r0
    9b4e:	4240      	negs	r0, r0
    9b50:	4682      	mov	sl, r0
    9b52:	0410      	lsls	r0, r2, #16
    9b54:	4684      	mov	ip, r0
    9b56:	9801      	ldr	r0, [sp, #4]
    9b58:	4467      	add	r7, ip
    9b5a:	4684      	mov	ip, r0
    9b5c:	4467      	add	r7, ip
    9b5e:	44a3      	add	fp, r4
    9b60:	46bc      	mov	ip, r7
    9b62:	45a3      	cmp	fp, r4
    9b64:	41a4      	sbcs	r4, r4
    9b66:	4699      	mov	r9, r3
    9b68:	44d4      	add	ip, sl
    9b6a:	4264      	negs	r4, r4
    9b6c:	4287      	cmp	r7, r0
    9b6e:	41bf      	sbcs	r7, r7
    9b70:	45d4      	cmp	ip, sl
    9b72:	4180      	sbcs	r0, r0
    9b74:	44e1      	add	r9, ip
    9b76:	46a0      	mov	r8, r4
    9b78:	4599      	cmp	r9, r3
    9b7a:	419b      	sbcs	r3, r3
    9b7c:	427f      	negs	r7, r7
    9b7e:	4240      	negs	r0, r0
    9b80:	44c8      	add	r8, r9
    9b82:	4307      	orrs	r7, r0
    9b84:	0c12      	lsrs	r2, r2, #16
    9b86:	18ba      	adds	r2, r7, r2
    9b88:	45a0      	cmp	r8, r4
    9b8a:	41a4      	sbcs	r4, r4
    9b8c:	425f      	negs	r7, r3
    9b8e:	003b      	movs	r3, r7
    9b90:	4264      	negs	r4, r4
    9b92:	4323      	orrs	r3, r4
    9b94:	18d7      	adds	r7, r2, r3
    9b96:	4643      	mov	r3, r8
    9b98:	197d      	adds	r5, r7, r5
    9b9a:	0ddb      	lsrs	r3, r3, #23
    9b9c:	026d      	lsls	r5, r5, #9
    9b9e:	431d      	orrs	r5, r3
    9ba0:	465b      	mov	r3, fp
    9ba2:	025a      	lsls	r2, r3, #9
    9ba4:	9b05      	ldr	r3, [sp, #20]
    9ba6:	431a      	orrs	r2, r3
    9ba8:	1e53      	subs	r3, r2, #1
    9baa:	419a      	sbcs	r2, r3
    9bac:	465b      	mov	r3, fp
    9bae:	0ddb      	lsrs	r3, r3, #23
    9bb0:	431a      	orrs	r2, r3
    9bb2:	4643      	mov	r3, r8
    9bb4:	025b      	lsls	r3, r3, #9
    9bb6:	4313      	orrs	r3, r2
    9bb8:	01ea      	lsls	r2, r5, #7
    9bba:	d507      	bpl.n	9bcc <__aeabi_dmul+0x384>
    9bbc:	2201      	movs	r2, #1
    9bbe:	085c      	lsrs	r4, r3, #1
    9bc0:	4013      	ands	r3, r2
    9bc2:	4323      	orrs	r3, r4
    9bc4:	07ea      	lsls	r2, r5, #31
    9bc6:	9e02      	ldr	r6, [sp, #8]
    9bc8:	4313      	orrs	r3, r2
    9bca:	086d      	lsrs	r5, r5, #1
    9bcc:	4a57      	ldr	r2, [pc, #348]	; (9d2c <__aeabi_dmul+0x4e4>)
    9bce:	18b2      	adds	r2, r6, r2
    9bd0:	2a00      	cmp	r2, #0
    9bd2:	dd4b      	ble.n	9c6c <__aeabi_dmul+0x424>
    9bd4:	0758      	lsls	r0, r3, #29
    9bd6:	d009      	beq.n	9bec <__aeabi_dmul+0x3a4>
    9bd8:	200f      	movs	r0, #15
    9bda:	4018      	ands	r0, r3
    9bdc:	2804      	cmp	r0, #4
    9bde:	d005      	beq.n	9bec <__aeabi_dmul+0x3a4>
    9be0:	1d18      	adds	r0, r3, #4
    9be2:	4298      	cmp	r0, r3
    9be4:	419b      	sbcs	r3, r3
    9be6:	425b      	negs	r3, r3
    9be8:	18ed      	adds	r5, r5, r3
    9bea:	0003      	movs	r3, r0
    9bec:	01e8      	lsls	r0, r5, #7
    9bee:	d504      	bpl.n	9bfa <__aeabi_dmul+0x3b2>
    9bf0:	4a4f      	ldr	r2, [pc, #316]	; (9d30 <__aeabi_dmul+0x4e8>)
    9bf2:	4015      	ands	r5, r2
    9bf4:	2280      	movs	r2, #128	; 0x80
    9bf6:	00d2      	lsls	r2, r2, #3
    9bf8:	18b2      	adds	r2, r6, r2
    9bfa:	484e      	ldr	r0, [pc, #312]	; (9d34 <__aeabi_dmul+0x4ec>)
    9bfc:	4282      	cmp	r2, r0
    9bfe:	dd00      	ble.n	9c02 <__aeabi_dmul+0x3ba>
    9c00:	e6e7      	b.n	99d2 <__aeabi_dmul+0x18a>
    9c02:	2401      	movs	r4, #1
    9c04:	08db      	lsrs	r3, r3, #3
    9c06:	0768      	lsls	r0, r5, #29
    9c08:	4318      	orrs	r0, r3
    9c0a:	026d      	lsls	r5, r5, #9
    9c0c:	0553      	lsls	r3, r2, #21
    9c0e:	4680      	mov	r8, r0
    9c10:	0b2d      	lsrs	r5, r5, #12
    9c12:	0d5b      	lsrs	r3, r3, #21
    9c14:	400c      	ands	r4, r1
    9c16:	e67d      	b.n	9914 <__aeabi_dmul+0xcc>
    9c18:	2280      	movs	r2, #128	; 0x80
    9c1a:	4659      	mov	r1, fp
    9c1c:	0312      	lsls	r2, r2, #12
    9c1e:	4211      	tst	r1, r2
    9c20:	d008      	beq.n	9c34 <__aeabi_dmul+0x3ec>
    9c22:	4215      	tst	r5, r2
    9c24:	d106      	bne.n	9c34 <__aeabi_dmul+0x3ec>
    9c26:	4315      	orrs	r5, r2
    9c28:	032d      	lsls	r5, r5, #12
    9c2a:	4698      	mov	r8, r3
    9c2c:	0b2d      	lsrs	r5, r5, #12
    9c2e:	464c      	mov	r4, r9
    9c30:	4b41      	ldr	r3, [pc, #260]	; (9d38 <__aeabi_dmul+0x4f0>)
    9c32:	e66f      	b.n	9914 <__aeabi_dmul+0xcc>
    9c34:	465d      	mov	r5, fp
    9c36:	4315      	orrs	r5, r2
    9c38:	032d      	lsls	r5, r5, #12
    9c3a:	0b2d      	lsrs	r5, r5, #12
    9c3c:	4b3e      	ldr	r3, [pc, #248]	; (9d38 <__aeabi_dmul+0x4f0>)
    9c3e:	e669      	b.n	9914 <__aeabi_dmul+0xcc>
    9c40:	0003      	movs	r3, r0
    9c42:	4655      	mov	r5, sl
    9c44:	3b28      	subs	r3, #40	; 0x28
    9c46:	409d      	lsls	r5, r3
    9c48:	2300      	movs	r3, #0
    9c4a:	e6bc      	b.n	99c6 <__aeabi_dmul+0x17e>
    9c4c:	4650      	mov	r0, sl
    9c4e:	f000 fd79 	bl	a744 <__clzsi2>
    9c52:	3020      	adds	r0, #32
    9c54:	e6a8      	b.n	99a8 <__aeabi_dmul+0x160>
    9c56:	0003      	movs	r3, r0
    9c58:	3b28      	subs	r3, #40	; 0x28
    9c5a:	409f      	lsls	r7, r3
    9c5c:	2300      	movs	r3, #0
    9c5e:	46bb      	mov	fp, r7
    9c60:	4698      	mov	r8, r3
    9c62:	e689      	b.n	9978 <__aeabi_dmul+0x130>
    9c64:	f000 fd6e 	bl	a744 <__clzsi2>
    9c68:	3020      	adds	r0, #32
    9c6a:	e673      	b.n	9954 <__aeabi_dmul+0x10c>
    9c6c:	2401      	movs	r4, #1
    9c6e:	1aa6      	subs	r6, r4, r2
    9c70:	2e38      	cmp	r6, #56	; 0x38
    9c72:	dd07      	ble.n	9c84 <__aeabi_dmul+0x43c>
    9c74:	2200      	movs	r2, #0
    9c76:	400c      	ands	r4, r1
    9c78:	2300      	movs	r3, #0
    9c7a:	2500      	movs	r5, #0
    9c7c:	4690      	mov	r8, r2
    9c7e:	e649      	b.n	9914 <__aeabi_dmul+0xcc>
    9c80:	9e02      	ldr	r6, [sp, #8]
    9c82:	e7a3      	b.n	9bcc <__aeabi_dmul+0x384>
    9c84:	2e1f      	cmp	r6, #31
    9c86:	dc20      	bgt.n	9cca <__aeabi_dmul+0x482>
    9c88:	2220      	movs	r2, #32
    9c8a:	002c      	movs	r4, r5
    9c8c:	0018      	movs	r0, r3
    9c8e:	1b92      	subs	r2, r2, r6
    9c90:	40f0      	lsrs	r0, r6
    9c92:	4094      	lsls	r4, r2
    9c94:	4093      	lsls	r3, r2
    9c96:	4304      	orrs	r4, r0
    9c98:	1e58      	subs	r0, r3, #1
    9c9a:	4183      	sbcs	r3, r0
    9c9c:	431c      	orrs	r4, r3
    9c9e:	40f5      	lsrs	r5, r6
    9ca0:	0763      	lsls	r3, r4, #29
    9ca2:	d009      	beq.n	9cb8 <__aeabi_dmul+0x470>
    9ca4:	230f      	movs	r3, #15
    9ca6:	4023      	ands	r3, r4
    9ca8:	2b04      	cmp	r3, #4
    9caa:	d005      	beq.n	9cb8 <__aeabi_dmul+0x470>
    9cac:	0023      	movs	r3, r4
    9cae:	1d1c      	adds	r4, r3, #4
    9cb0:	429c      	cmp	r4, r3
    9cb2:	4192      	sbcs	r2, r2
    9cb4:	4252      	negs	r2, r2
    9cb6:	18ad      	adds	r5, r5, r2
    9cb8:	022b      	lsls	r3, r5, #8
    9cba:	d51f      	bpl.n	9cfc <__aeabi_dmul+0x4b4>
    9cbc:	2401      	movs	r4, #1
    9cbe:	2200      	movs	r2, #0
    9cc0:	400c      	ands	r4, r1
    9cc2:	2301      	movs	r3, #1
    9cc4:	2500      	movs	r5, #0
    9cc6:	4690      	mov	r8, r2
    9cc8:	e624      	b.n	9914 <__aeabi_dmul+0xcc>
    9cca:	201f      	movs	r0, #31
    9ccc:	002c      	movs	r4, r5
    9cce:	4240      	negs	r0, r0
    9cd0:	1a82      	subs	r2, r0, r2
    9cd2:	40d4      	lsrs	r4, r2
    9cd4:	2e20      	cmp	r6, #32
    9cd6:	d01c      	beq.n	9d12 <__aeabi_dmul+0x4ca>
    9cd8:	2240      	movs	r2, #64	; 0x40
    9cda:	1b96      	subs	r6, r2, r6
    9cdc:	40b5      	lsls	r5, r6
    9cde:	432b      	orrs	r3, r5
    9ce0:	1e58      	subs	r0, r3, #1
    9ce2:	4183      	sbcs	r3, r0
    9ce4:	2007      	movs	r0, #7
    9ce6:	4323      	orrs	r3, r4
    9ce8:	4018      	ands	r0, r3
    9cea:	2500      	movs	r5, #0
    9cec:	2800      	cmp	r0, #0
    9cee:	d009      	beq.n	9d04 <__aeabi_dmul+0x4bc>
    9cf0:	220f      	movs	r2, #15
    9cf2:	2500      	movs	r5, #0
    9cf4:	401a      	ands	r2, r3
    9cf6:	001c      	movs	r4, r3
    9cf8:	2a04      	cmp	r2, #4
    9cfa:	d1d8      	bne.n	9cae <__aeabi_dmul+0x466>
    9cfc:	0023      	movs	r3, r4
    9cfe:	0768      	lsls	r0, r5, #29
    9d00:	026d      	lsls	r5, r5, #9
    9d02:	0b2d      	lsrs	r5, r5, #12
    9d04:	2401      	movs	r4, #1
    9d06:	08db      	lsrs	r3, r3, #3
    9d08:	4303      	orrs	r3, r0
    9d0a:	4698      	mov	r8, r3
    9d0c:	400c      	ands	r4, r1
    9d0e:	2300      	movs	r3, #0
    9d10:	e600      	b.n	9914 <__aeabi_dmul+0xcc>
    9d12:	2500      	movs	r5, #0
    9d14:	e7e3      	b.n	9cde <__aeabi_dmul+0x496>
    9d16:	2280      	movs	r2, #128	; 0x80
    9d18:	2401      	movs	r4, #1
    9d1a:	0312      	lsls	r2, r2, #12
    9d1c:	4315      	orrs	r5, r2
    9d1e:	032d      	lsls	r5, r5, #12
    9d20:	4698      	mov	r8, r3
    9d22:	0b2d      	lsrs	r5, r5, #12
    9d24:	400c      	ands	r4, r1
    9d26:	4b04      	ldr	r3, [pc, #16]	; (9d38 <__aeabi_dmul+0x4f0>)
    9d28:	e5f4      	b.n	9914 <__aeabi_dmul+0xcc>
    9d2a:	46c0      	nop			; (mov r8, r8)
    9d2c:	000003ff 	.word	0x000003ff
    9d30:	feffffff 	.word	0xfeffffff
    9d34:	000007fe 	.word	0x000007fe
    9d38:	000007ff 	.word	0x000007ff

00009d3c <__aeabi_dsub>:
    9d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9d3e:	4657      	mov	r7, sl
    9d40:	464e      	mov	r6, r9
    9d42:	4645      	mov	r5, r8
    9d44:	b4e0      	push	{r5, r6, r7}
    9d46:	000e      	movs	r6, r1
    9d48:	0011      	movs	r1, r2
    9d4a:	0ff2      	lsrs	r2, r6, #31
    9d4c:	4692      	mov	sl, r2
    9d4e:	00c5      	lsls	r5, r0, #3
    9d50:	0f42      	lsrs	r2, r0, #29
    9d52:	0318      	lsls	r0, r3, #12
    9d54:	0337      	lsls	r7, r6, #12
    9d56:	0074      	lsls	r4, r6, #1
    9d58:	0a40      	lsrs	r0, r0, #9
    9d5a:	0f4e      	lsrs	r6, r1, #29
    9d5c:	0a7f      	lsrs	r7, r7, #9
    9d5e:	4330      	orrs	r0, r6
    9d60:	4ecf      	ldr	r6, [pc, #828]	; (a0a0 <__aeabi_dsub+0x364>)
    9d62:	4317      	orrs	r7, r2
    9d64:	005a      	lsls	r2, r3, #1
    9d66:	0d64      	lsrs	r4, r4, #21
    9d68:	0d52      	lsrs	r2, r2, #21
    9d6a:	0fdb      	lsrs	r3, r3, #31
    9d6c:	00c9      	lsls	r1, r1, #3
    9d6e:	42b2      	cmp	r2, r6
    9d70:	d100      	bne.n	9d74 <__aeabi_dsub+0x38>
    9d72:	e0e5      	b.n	9f40 <__aeabi_dsub+0x204>
    9d74:	2601      	movs	r6, #1
    9d76:	4073      	eors	r3, r6
    9d78:	1aa6      	subs	r6, r4, r2
    9d7a:	46b4      	mov	ip, r6
    9d7c:	4553      	cmp	r3, sl
    9d7e:	d100      	bne.n	9d82 <__aeabi_dsub+0x46>
    9d80:	e0af      	b.n	9ee2 <__aeabi_dsub+0x1a6>
    9d82:	2e00      	cmp	r6, #0
    9d84:	dc00      	bgt.n	9d88 <__aeabi_dsub+0x4c>
    9d86:	e10d      	b.n	9fa4 <__aeabi_dsub+0x268>
    9d88:	2a00      	cmp	r2, #0
    9d8a:	d13a      	bne.n	9e02 <__aeabi_dsub+0xc6>
    9d8c:	0003      	movs	r3, r0
    9d8e:	430b      	orrs	r3, r1
    9d90:	d000      	beq.n	9d94 <__aeabi_dsub+0x58>
    9d92:	e0e4      	b.n	9f5e <__aeabi_dsub+0x222>
    9d94:	076b      	lsls	r3, r5, #29
    9d96:	d009      	beq.n	9dac <__aeabi_dsub+0x70>
    9d98:	230f      	movs	r3, #15
    9d9a:	402b      	ands	r3, r5
    9d9c:	2b04      	cmp	r3, #4
    9d9e:	d005      	beq.n	9dac <__aeabi_dsub+0x70>
    9da0:	1d2b      	adds	r3, r5, #4
    9da2:	42ab      	cmp	r3, r5
    9da4:	41ad      	sbcs	r5, r5
    9da6:	426d      	negs	r5, r5
    9da8:	197f      	adds	r7, r7, r5
    9daa:	001d      	movs	r5, r3
    9dac:	023b      	lsls	r3, r7, #8
    9dae:	d400      	bmi.n	9db2 <__aeabi_dsub+0x76>
    9db0:	e088      	b.n	9ec4 <__aeabi_dsub+0x188>
    9db2:	4bbb      	ldr	r3, [pc, #748]	; (a0a0 <__aeabi_dsub+0x364>)
    9db4:	3401      	adds	r4, #1
    9db6:	429c      	cmp	r4, r3
    9db8:	d100      	bne.n	9dbc <__aeabi_dsub+0x80>
    9dba:	e110      	b.n	9fde <__aeabi_dsub+0x2a2>
    9dbc:	003a      	movs	r2, r7
    9dbe:	4bb9      	ldr	r3, [pc, #740]	; (a0a4 <__aeabi_dsub+0x368>)
    9dc0:	4651      	mov	r1, sl
    9dc2:	401a      	ands	r2, r3
    9dc4:	2301      	movs	r3, #1
    9dc6:	0750      	lsls	r0, r2, #29
    9dc8:	08ed      	lsrs	r5, r5, #3
    9dca:	0252      	lsls	r2, r2, #9
    9dcc:	0564      	lsls	r4, r4, #21
    9dce:	4305      	orrs	r5, r0
    9dd0:	0b12      	lsrs	r2, r2, #12
    9dd2:	0d64      	lsrs	r4, r4, #21
    9dd4:	400b      	ands	r3, r1
    9dd6:	2100      	movs	r1, #0
    9dd8:	0028      	movs	r0, r5
    9dda:	0312      	lsls	r2, r2, #12
    9ddc:	0d0d      	lsrs	r5, r1, #20
    9dde:	0b12      	lsrs	r2, r2, #12
    9de0:	0564      	lsls	r4, r4, #21
    9de2:	052d      	lsls	r5, r5, #20
    9de4:	4315      	orrs	r5, r2
    9de6:	0862      	lsrs	r2, r4, #1
    9de8:	4caf      	ldr	r4, [pc, #700]	; (a0a8 <__aeabi_dsub+0x36c>)
    9dea:	07db      	lsls	r3, r3, #31
    9dec:	402c      	ands	r4, r5
    9dee:	4314      	orrs	r4, r2
    9df0:	0064      	lsls	r4, r4, #1
    9df2:	0864      	lsrs	r4, r4, #1
    9df4:	431c      	orrs	r4, r3
    9df6:	0021      	movs	r1, r4
    9df8:	bc1c      	pop	{r2, r3, r4}
    9dfa:	4690      	mov	r8, r2
    9dfc:	4699      	mov	r9, r3
    9dfe:	46a2      	mov	sl, r4
    9e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9e02:	4ba7      	ldr	r3, [pc, #668]	; (a0a0 <__aeabi_dsub+0x364>)
    9e04:	429c      	cmp	r4, r3
    9e06:	d0c5      	beq.n	9d94 <__aeabi_dsub+0x58>
    9e08:	2380      	movs	r3, #128	; 0x80
    9e0a:	041b      	lsls	r3, r3, #16
    9e0c:	4318      	orrs	r0, r3
    9e0e:	4663      	mov	r3, ip
    9e10:	2b38      	cmp	r3, #56	; 0x38
    9e12:	dd00      	ble.n	9e16 <__aeabi_dsub+0xda>
    9e14:	e0fd      	b.n	a012 <__aeabi_dsub+0x2d6>
    9e16:	2b1f      	cmp	r3, #31
    9e18:	dd00      	ble.n	9e1c <__aeabi_dsub+0xe0>
    9e1a:	e130      	b.n	a07e <__aeabi_dsub+0x342>
    9e1c:	4662      	mov	r2, ip
    9e1e:	2320      	movs	r3, #32
    9e20:	1a9b      	subs	r3, r3, r2
    9e22:	0002      	movs	r2, r0
    9e24:	409a      	lsls	r2, r3
    9e26:	4666      	mov	r6, ip
    9e28:	4690      	mov	r8, r2
    9e2a:	000a      	movs	r2, r1
    9e2c:	4099      	lsls	r1, r3
    9e2e:	40f2      	lsrs	r2, r6
    9e30:	4646      	mov	r6, r8
    9e32:	1e4b      	subs	r3, r1, #1
    9e34:	4199      	sbcs	r1, r3
    9e36:	4332      	orrs	r2, r6
    9e38:	4311      	orrs	r1, r2
    9e3a:	4663      	mov	r3, ip
    9e3c:	0002      	movs	r2, r0
    9e3e:	40da      	lsrs	r2, r3
    9e40:	1a69      	subs	r1, r5, r1
    9e42:	428d      	cmp	r5, r1
    9e44:	419b      	sbcs	r3, r3
    9e46:	000d      	movs	r5, r1
    9e48:	1aba      	subs	r2, r7, r2
    9e4a:	425b      	negs	r3, r3
    9e4c:	1ad7      	subs	r7, r2, r3
    9e4e:	023b      	lsls	r3, r7, #8
    9e50:	d535      	bpl.n	9ebe <__aeabi_dsub+0x182>
    9e52:	027a      	lsls	r2, r7, #9
    9e54:	0a53      	lsrs	r3, r2, #9
    9e56:	4698      	mov	r8, r3
    9e58:	4643      	mov	r3, r8
    9e5a:	2b00      	cmp	r3, #0
    9e5c:	d100      	bne.n	9e60 <__aeabi_dsub+0x124>
    9e5e:	e0c4      	b.n	9fea <__aeabi_dsub+0x2ae>
    9e60:	4640      	mov	r0, r8
    9e62:	f000 fc6f 	bl	a744 <__clzsi2>
    9e66:	0003      	movs	r3, r0
    9e68:	3b08      	subs	r3, #8
    9e6a:	2b1f      	cmp	r3, #31
    9e6c:	dd00      	ble.n	9e70 <__aeabi_dsub+0x134>
    9e6e:	e0c5      	b.n	9ffc <__aeabi_dsub+0x2c0>
    9e70:	2220      	movs	r2, #32
    9e72:	0029      	movs	r1, r5
    9e74:	1ad2      	subs	r2, r2, r3
    9e76:	4647      	mov	r7, r8
    9e78:	40d1      	lsrs	r1, r2
    9e7a:	409f      	lsls	r7, r3
    9e7c:	000a      	movs	r2, r1
    9e7e:	409d      	lsls	r5, r3
    9e80:	433a      	orrs	r2, r7
    9e82:	429c      	cmp	r4, r3
    9e84:	dd00      	ble.n	9e88 <__aeabi_dsub+0x14c>
    9e86:	e0c0      	b.n	a00a <__aeabi_dsub+0x2ce>
    9e88:	1b1c      	subs	r4, r3, r4
    9e8a:	1c63      	adds	r3, r4, #1
    9e8c:	2b1f      	cmp	r3, #31
    9e8e:	dd00      	ble.n	9e92 <__aeabi_dsub+0x156>
    9e90:	e0e4      	b.n	a05c <__aeabi_dsub+0x320>
    9e92:	2120      	movs	r1, #32
    9e94:	0014      	movs	r4, r2
    9e96:	0028      	movs	r0, r5
    9e98:	1ac9      	subs	r1, r1, r3
    9e9a:	40d8      	lsrs	r0, r3
    9e9c:	408c      	lsls	r4, r1
    9e9e:	408d      	lsls	r5, r1
    9ea0:	4304      	orrs	r4, r0
    9ea2:	40da      	lsrs	r2, r3
    9ea4:	1e68      	subs	r0, r5, #1
    9ea6:	4185      	sbcs	r5, r0
    9ea8:	0017      	movs	r7, r2
    9eaa:	4325      	orrs	r5, r4
    9eac:	2400      	movs	r4, #0
    9eae:	e771      	b.n	9d94 <__aeabi_dsub+0x58>
    9eb0:	4642      	mov	r2, r8
    9eb2:	4663      	mov	r3, ip
    9eb4:	431a      	orrs	r2, r3
    9eb6:	d100      	bne.n	9eba <__aeabi_dsub+0x17e>
    9eb8:	e24c      	b.n	a354 <__aeabi_dsub+0x618>
    9eba:	4667      	mov	r7, ip
    9ebc:	4645      	mov	r5, r8
    9ebe:	076b      	lsls	r3, r5, #29
    9ec0:	d000      	beq.n	9ec4 <__aeabi_dsub+0x188>
    9ec2:	e769      	b.n	9d98 <__aeabi_dsub+0x5c>
    9ec4:	2301      	movs	r3, #1
    9ec6:	4651      	mov	r1, sl
    9ec8:	0778      	lsls	r0, r7, #29
    9eca:	08ed      	lsrs	r5, r5, #3
    9ecc:	08fa      	lsrs	r2, r7, #3
    9ece:	400b      	ands	r3, r1
    9ed0:	4305      	orrs	r5, r0
    9ed2:	4973      	ldr	r1, [pc, #460]	; (a0a0 <__aeabi_dsub+0x364>)
    9ed4:	428c      	cmp	r4, r1
    9ed6:	d038      	beq.n	9f4a <__aeabi_dsub+0x20e>
    9ed8:	0312      	lsls	r2, r2, #12
    9eda:	0564      	lsls	r4, r4, #21
    9edc:	0b12      	lsrs	r2, r2, #12
    9ede:	0d64      	lsrs	r4, r4, #21
    9ee0:	e779      	b.n	9dd6 <__aeabi_dsub+0x9a>
    9ee2:	2e00      	cmp	r6, #0
    9ee4:	dc00      	bgt.n	9ee8 <__aeabi_dsub+0x1ac>
    9ee6:	e09a      	b.n	a01e <__aeabi_dsub+0x2e2>
    9ee8:	2a00      	cmp	r2, #0
    9eea:	d047      	beq.n	9f7c <__aeabi_dsub+0x240>
    9eec:	4a6c      	ldr	r2, [pc, #432]	; (a0a0 <__aeabi_dsub+0x364>)
    9eee:	4294      	cmp	r4, r2
    9ef0:	d100      	bne.n	9ef4 <__aeabi_dsub+0x1b8>
    9ef2:	e74f      	b.n	9d94 <__aeabi_dsub+0x58>
    9ef4:	2280      	movs	r2, #128	; 0x80
    9ef6:	0412      	lsls	r2, r2, #16
    9ef8:	4310      	orrs	r0, r2
    9efa:	4662      	mov	r2, ip
    9efc:	2a38      	cmp	r2, #56	; 0x38
    9efe:	dc00      	bgt.n	9f02 <__aeabi_dsub+0x1c6>
    9f00:	e108      	b.n	a114 <__aeabi_dsub+0x3d8>
    9f02:	4301      	orrs	r1, r0
    9f04:	1e48      	subs	r0, r1, #1
    9f06:	4181      	sbcs	r1, r0
    9f08:	2200      	movs	r2, #0
    9f0a:	b2c9      	uxtb	r1, r1
    9f0c:	1949      	adds	r1, r1, r5
    9f0e:	19d2      	adds	r2, r2, r7
    9f10:	42a9      	cmp	r1, r5
    9f12:	41bf      	sbcs	r7, r7
    9f14:	000d      	movs	r5, r1
    9f16:	427f      	negs	r7, r7
    9f18:	18bf      	adds	r7, r7, r2
    9f1a:	023a      	lsls	r2, r7, #8
    9f1c:	d400      	bmi.n	9f20 <__aeabi_dsub+0x1e4>
    9f1e:	e142      	b.n	a1a6 <__aeabi_dsub+0x46a>
    9f20:	4a5f      	ldr	r2, [pc, #380]	; (a0a0 <__aeabi_dsub+0x364>)
    9f22:	3401      	adds	r4, #1
    9f24:	4294      	cmp	r4, r2
    9f26:	d100      	bne.n	9f2a <__aeabi_dsub+0x1ee>
    9f28:	e14e      	b.n	a1c8 <__aeabi_dsub+0x48c>
    9f2a:	2001      	movs	r0, #1
    9f2c:	4a5d      	ldr	r2, [pc, #372]	; (a0a4 <__aeabi_dsub+0x368>)
    9f2e:	0869      	lsrs	r1, r5, #1
    9f30:	403a      	ands	r2, r7
    9f32:	4028      	ands	r0, r5
    9f34:	4308      	orrs	r0, r1
    9f36:	07d5      	lsls	r5, r2, #31
    9f38:	4305      	orrs	r5, r0
    9f3a:	0857      	lsrs	r7, r2, #1
    9f3c:	469a      	mov	sl, r3
    9f3e:	e729      	b.n	9d94 <__aeabi_dsub+0x58>
    9f40:	0006      	movs	r6, r0
    9f42:	430e      	orrs	r6, r1
    9f44:	d000      	beq.n	9f48 <__aeabi_dsub+0x20c>
    9f46:	e717      	b.n	9d78 <__aeabi_dsub+0x3c>
    9f48:	e714      	b.n	9d74 <__aeabi_dsub+0x38>
    9f4a:	0029      	movs	r1, r5
    9f4c:	4311      	orrs	r1, r2
    9f4e:	d100      	bne.n	9f52 <__aeabi_dsub+0x216>
    9f50:	e1f9      	b.n	a346 <__aeabi_dsub+0x60a>
    9f52:	2180      	movs	r1, #128	; 0x80
    9f54:	0309      	lsls	r1, r1, #12
    9f56:	430a      	orrs	r2, r1
    9f58:	0312      	lsls	r2, r2, #12
    9f5a:	0b12      	lsrs	r2, r2, #12
    9f5c:	e73b      	b.n	9dd6 <__aeabi_dsub+0x9a>
    9f5e:	2301      	movs	r3, #1
    9f60:	425b      	negs	r3, r3
    9f62:	4698      	mov	r8, r3
    9f64:	44c4      	add	ip, r8
    9f66:	4663      	mov	r3, ip
    9f68:	2b00      	cmp	r3, #0
    9f6a:	d172      	bne.n	a052 <__aeabi_dsub+0x316>
    9f6c:	1a69      	subs	r1, r5, r1
    9f6e:	428d      	cmp	r5, r1
    9f70:	419b      	sbcs	r3, r3
    9f72:	1a3f      	subs	r7, r7, r0
    9f74:	425b      	negs	r3, r3
    9f76:	1aff      	subs	r7, r7, r3
    9f78:	000d      	movs	r5, r1
    9f7a:	e768      	b.n	9e4e <__aeabi_dsub+0x112>
    9f7c:	0002      	movs	r2, r0
    9f7e:	430a      	orrs	r2, r1
    9f80:	d100      	bne.n	9f84 <__aeabi_dsub+0x248>
    9f82:	e707      	b.n	9d94 <__aeabi_dsub+0x58>
    9f84:	2201      	movs	r2, #1
    9f86:	4252      	negs	r2, r2
    9f88:	4690      	mov	r8, r2
    9f8a:	44c4      	add	ip, r8
    9f8c:	4662      	mov	r2, ip
    9f8e:	2a00      	cmp	r2, #0
    9f90:	d000      	beq.n	9f94 <__aeabi_dsub+0x258>
    9f92:	e0e6      	b.n	a162 <__aeabi_dsub+0x426>
    9f94:	1869      	adds	r1, r5, r1
    9f96:	42a9      	cmp	r1, r5
    9f98:	41b6      	sbcs	r6, r6
    9f9a:	183f      	adds	r7, r7, r0
    9f9c:	4276      	negs	r6, r6
    9f9e:	19f7      	adds	r7, r6, r7
    9fa0:	000d      	movs	r5, r1
    9fa2:	e7ba      	b.n	9f1a <__aeabi_dsub+0x1de>
    9fa4:	2e00      	cmp	r6, #0
    9fa6:	d000      	beq.n	9faa <__aeabi_dsub+0x26e>
    9fa8:	e080      	b.n	a0ac <__aeabi_dsub+0x370>
    9faa:	1c62      	adds	r2, r4, #1
    9fac:	0552      	lsls	r2, r2, #21
    9fae:	0d52      	lsrs	r2, r2, #21
    9fb0:	2a01      	cmp	r2, #1
    9fb2:	dc00      	bgt.n	9fb6 <__aeabi_dsub+0x27a>
    9fb4:	e0f9      	b.n	a1aa <__aeabi_dsub+0x46e>
    9fb6:	1a6a      	subs	r2, r5, r1
    9fb8:	4691      	mov	r9, r2
    9fba:	454d      	cmp	r5, r9
    9fbc:	41b6      	sbcs	r6, r6
    9fbe:	1a3a      	subs	r2, r7, r0
    9fc0:	4276      	negs	r6, r6
    9fc2:	1b92      	subs	r2, r2, r6
    9fc4:	4690      	mov	r8, r2
    9fc6:	0212      	lsls	r2, r2, #8
    9fc8:	d400      	bmi.n	9fcc <__aeabi_dsub+0x290>
    9fca:	e099      	b.n	a100 <__aeabi_dsub+0x3c4>
    9fcc:	1b4d      	subs	r5, r1, r5
    9fce:	42a9      	cmp	r1, r5
    9fd0:	4189      	sbcs	r1, r1
    9fd2:	1bc7      	subs	r7, r0, r7
    9fd4:	4249      	negs	r1, r1
    9fd6:	1a7a      	subs	r2, r7, r1
    9fd8:	4690      	mov	r8, r2
    9fda:	469a      	mov	sl, r3
    9fdc:	e73c      	b.n	9e58 <__aeabi_dsub+0x11c>
    9fde:	4652      	mov	r2, sl
    9fe0:	2301      	movs	r3, #1
    9fe2:	2500      	movs	r5, #0
    9fe4:	4013      	ands	r3, r2
    9fe6:	2200      	movs	r2, #0
    9fe8:	e6f5      	b.n	9dd6 <__aeabi_dsub+0x9a>
    9fea:	0028      	movs	r0, r5
    9fec:	f000 fbaa 	bl	a744 <__clzsi2>
    9ff0:	3020      	adds	r0, #32
    9ff2:	0003      	movs	r3, r0
    9ff4:	3b08      	subs	r3, #8
    9ff6:	2b1f      	cmp	r3, #31
    9ff8:	dc00      	bgt.n	9ffc <__aeabi_dsub+0x2c0>
    9ffa:	e739      	b.n	9e70 <__aeabi_dsub+0x134>
    9ffc:	002a      	movs	r2, r5
    9ffe:	3828      	subs	r0, #40	; 0x28
    a000:	4082      	lsls	r2, r0
    a002:	2500      	movs	r5, #0
    a004:	429c      	cmp	r4, r3
    a006:	dc00      	bgt.n	a00a <__aeabi_dsub+0x2ce>
    a008:	e73e      	b.n	9e88 <__aeabi_dsub+0x14c>
    a00a:	4f26      	ldr	r7, [pc, #152]	; (a0a4 <__aeabi_dsub+0x368>)
    a00c:	1ae4      	subs	r4, r4, r3
    a00e:	4017      	ands	r7, r2
    a010:	e6c0      	b.n	9d94 <__aeabi_dsub+0x58>
    a012:	4301      	orrs	r1, r0
    a014:	1e48      	subs	r0, r1, #1
    a016:	4181      	sbcs	r1, r0
    a018:	2200      	movs	r2, #0
    a01a:	b2c9      	uxtb	r1, r1
    a01c:	e710      	b.n	9e40 <__aeabi_dsub+0x104>
    a01e:	2e00      	cmp	r6, #0
    a020:	d000      	beq.n	a024 <__aeabi_dsub+0x2e8>
    a022:	e0f1      	b.n	a208 <__aeabi_dsub+0x4cc>
    a024:	1c62      	adds	r2, r4, #1
    a026:	4694      	mov	ip, r2
    a028:	0552      	lsls	r2, r2, #21
    a02a:	0d52      	lsrs	r2, r2, #21
    a02c:	2a01      	cmp	r2, #1
    a02e:	dc00      	bgt.n	a032 <__aeabi_dsub+0x2f6>
    a030:	e0a0      	b.n	a174 <__aeabi_dsub+0x438>
    a032:	4a1b      	ldr	r2, [pc, #108]	; (a0a0 <__aeabi_dsub+0x364>)
    a034:	4594      	cmp	ip, r2
    a036:	d100      	bne.n	a03a <__aeabi_dsub+0x2fe>
    a038:	e0c5      	b.n	a1c6 <__aeabi_dsub+0x48a>
    a03a:	1869      	adds	r1, r5, r1
    a03c:	42a9      	cmp	r1, r5
    a03e:	4192      	sbcs	r2, r2
    a040:	183f      	adds	r7, r7, r0
    a042:	4252      	negs	r2, r2
    a044:	19d2      	adds	r2, r2, r7
    a046:	0849      	lsrs	r1, r1, #1
    a048:	07d5      	lsls	r5, r2, #31
    a04a:	430d      	orrs	r5, r1
    a04c:	0857      	lsrs	r7, r2, #1
    a04e:	4664      	mov	r4, ip
    a050:	e6a0      	b.n	9d94 <__aeabi_dsub+0x58>
    a052:	4b13      	ldr	r3, [pc, #76]	; (a0a0 <__aeabi_dsub+0x364>)
    a054:	429c      	cmp	r4, r3
    a056:	d000      	beq.n	a05a <__aeabi_dsub+0x31e>
    a058:	e6d9      	b.n	9e0e <__aeabi_dsub+0xd2>
    a05a:	e69b      	b.n	9d94 <__aeabi_dsub+0x58>
    a05c:	0011      	movs	r1, r2
    a05e:	3c1f      	subs	r4, #31
    a060:	40e1      	lsrs	r1, r4
    a062:	000c      	movs	r4, r1
    a064:	2b20      	cmp	r3, #32
    a066:	d100      	bne.n	a06a <__aeabi_dsub+0x32e>
    a068:	e080      	b.n	a16c <__aeabi_dsub+0x430>
    a06a:	2140      	movs	r1, #64	; 0x40
    a06c:	1acb      	subs	r3, r1, r3
    a06e:	409a      	lsls	r2, r3
    a070:	4315      	orrs	r5, r2
    a072:	1e6a      	subs	r2, r5, #1
    a074:	4195      	sbcs	r5, r2
    a076:	2700      	movs	r7, #0
    a078:	4325      	orrs	r5, r4
    a07a:	2400      	movs	r4, #0
    a07c:	e71f      	b.n	9ebe <__aeabi_dsub+0x182>
    a07e:	4663      	mov	r3, ip
    a080:	0002      	movs	r2, r0
    a082:	3b20      	subs	r3, #32
    a084:	40da      	lsrs	r2, r3
    a086:	4663      	mov	r3, ip
    a088:	2b20      	cmp	r3, #32
    a08a:	d071      	beq.n	a170 <__aeabi_dsub+0x434>
    a08c:	2340      	movs	r3, #64	; 0x40
    a08e:	4666      	mov	r6, ip
    a090:	1b9b      	subs	r3, r3, r6
    a092:	4098      	lsls	r0, r3
    a094:	4301      	orrs	r1, r0
    a096:	1e48      	subs	r0, r1, #1
    a098:	4181      	sbcs	r1, r0
    a09a:	4311      	orrs	r1, r2
    a09c:	2200      	movs	r2, #0
    a09e:	e6cf      	b.n	9e40 <__aeabi_dsub+0x104>
    a0a0:	000007ff 	.word	0x000007ff
    a0a4:	ff7fffff 	.word	0xff7fffff
    a0a8:	800fffff 	.word	0x800fffff
    a0ac:	2c00      	cmp	r4, #0
    a0ae:	d048      	beq.n	a142 <__aeabi_dsub+0x406>
    a0b0:	4cca      	ldr	r4, [pc, #808]	; (a3dc <__aeabi_dsub+0x6a0>)
    a0b2:	42a2      	cmp	r2, r4
    a0b4:	d100      	bne.n	a0b8 <__aeabi_dsub+0x37c>
    a0b6:	e0a2      	b.n	a1fe <__aeabi_dsub+0x4c2>
    a0b8:	4274      	negs	r4, r6
    a0ba:	46a1      	mov	r9, r4
    a0bc:	2480      	movs	r4, #128	; 0x80
    a0be:	0424      	lsls	r4, r4, #16
    a0c0:	4327      	orrs	r7, r4
    a0c2:	464c      	mov	r4, r9
    a0c4:	2c38      	cmp	r4, #56	; 0x38
    a0c6:	dd00      	ble.n	a0ca <__aeabi_dsub+0x38e>
    a0c8:	e0db      	b.n	a282 <__aeabi_dsub+0x546>
    a0ca:	2c1f      	cmp	r4, #31
    a0cc:	dd00      	ble.n	a0d0 <__aeabi_dsub+0x394>
    a0ce:	e144      	b.n	a35a <__aeabi_dsub+0x61e>
    a0d0:	464e      	mov	r6, r9
    a0d2:	2420      	movs	r4, #32
    a0d4:	1ba4      	subs	r4, r4, r6
    a0d6:	003e      	movs	r6, r7
    a0d8:	40a6      	lsls	r6, r4
    a0da:	46a2      	mov	sl, r4
    a0dc:	46b0      	mov	r8, r6
    a0de:	464c      	mov	r4, r9
    a0e0:	002e      	movs	r6, r5
    a0e2:	40e6      	lsrs	r6, r4
    a0e4:	46b4      	mov	ip, r6
    a0e6:	4646      	mov	r6, r8
    a0e8:	4664      	mov	r4, ip
    a0ea:	4326      	orrs	r6, r4
    a0ec:	4654      	mov	r4, sl
    a0ee:	40a5      	lsls	r5, r4
    a0f0:	1e6c      	subs	r4, r5, #1
    a0f2:	41a5      	sbcs	r5, r4
    a0f4:	0034      	movs	r4, r6
    a0f6:	432c      	orrs	r4, r5
    a0f8:	464d      	mov	r5, r9
    a0fa:	40ef      	lsrs	r7, r5
    a0fc:	1b0d      	subs	r5, r1, r4
    a0fe:	e028      	b.n	a152 <__aeabi_dsub+0x416>
    a100:	464a      	mov	r2, r9
    a102:	4643      	mov	r3, r8
    a104:	464d      	mov	r5, r9
    a106:	431a      	orrs	r2, r3
    a108:	d000      	beq.n	a10c <__aeabi_dsub+0x3d0>
    a10a:	e6a5      	b.n	9e58 <__aeabi_dsub+0x11c>
    a10c:	2300      	movs	r3, #0
    a10e:	2400      	movs	r4, #0
    a110:	2500      	movs	r5, #0
    a112:	e6de      	b.n	9ed2 <__aeabi_dsub+0x196>
    a114:	2a1f      	cmp	r2, #31
    a116:	dc5a      	bgt.n	a1ce <__aeabi_dsub+0x492>
    a118:	4666      	mov	r6, ip
    a11a:	2220      	movs	r2, #32
    a11c:	1b92      	subs	r2, r2, r6
    a11e:	0006      	movs	r6, r0
    a120:	4096      	lsls	r6, r2
    a122:	4691      	mov	r9, r2
    a124:	46b0      	mov	r8, r6
    a126:	4662      	mov	r2, ip
    a128:	000e      	movs	r6, r1
    a12a:	40d6      	lsrs	r6, r2
    a12c:	4642      	mov	r2, r8
    a12e:	4316      	orrs	r6, r2
    a130:	464a      	mov	r2, r9
    a132:	4091      	lsls	r1, r2
    a134:	1e4a      	subs	r2, r1, #1
    a136:	4191      	sbcs	r1, r2
    a138:	0002      	movs	r2, r0
    a13a:	4660      	mov	r0, ip
    a13c:	4331      	orrs	r1, r6
    a13e:	40c2      	lsrs	r2, r0
    a140:	e6e4      	b.n	9f0c <__aeabi_dsub+0x1d0>
    a142:	003c      	movs	r4, r7
    a144:	432c      	orrs	r4, r5
    a146:	d05a      	beq.n	a1fe <__aeabi_dsub+0x4c2>
    a148:	43f4      	mvns	r4, r6
    a14a:	46a1      	mov	r9, r4
    a14c:	2c00      	cmp	r4, #0
    a14e:	d152      	bne.n	a1f6 <__aeabi_dsub+0x4ba>
    a150:	1b4d      	subs	r5, r1, r5
    a152:	42a9      	cmp	r1, r5
    a154:	4189      	sbcs	r1, r1
    a156:	1bc7      	subs	r7, r0, r7
    a158:	4249      	negs	r1, r1
    a15a:	1a7f      	subs	r7, r7, r1
    a15c:	0014      	movs	r4, r2
    a15e:	469a      	mov	sl, r3
    a160:	e675      	b.n	9e4e <__aeabi_dsub+0x112>
    a162:	4a9e      	ldr	r2, [pc, #632]	; (a3dc <__aeabi_dsub+0x6a0>)
    a164:	4294      	cmp	r4, r2
    a166:	d000      	beq.n	a16a <__aeabi_dsub+0x42e>
    a168:	e6c7      	b.n	9efa <__aeabi_dsub+0x1be>
    a16a:	e613      	b.n	9d94 <__aeabi_dsub+0x58>
    a16c:	2200      	movs	r2, #0
    a16e:	e77f      	b.n	a070 <__aeabi_dsub+0x334>
    a170:	2000      	movs	r0, #0
    a172:	e78f      	b.n	a094 <__aeabi_dsub+0x358>
    a174:	2c00      	cmp	r4, #0
    a176:	d000      	beq.n	a17a <__aeabi_dsub+0x43e>
    a178:	e0c8      	b.n	a30c <__aeabi_dsub+0x5d0>
    a17a:	003b      	movs	r3, r7
    a17c:	432b      	orrs	r3, r5
    a17e:	d100      	bne.n	a182 <__aeabi_dsub+0x446>
    a180:	e10f      	b.n	a3a2 <__aeabi_dsub+0x666>
    a182:	0003      	movs	r3, r0
    a184:	430b      	orrs	r3, r1
    a186:	d100      	bne.n	a18a <__aeabi_dsub+0x44e>
    a188:	e604      	b.n	9d94 <__aeabi_dsub+0x58>
    a18a:	1869      	adds	r1, r5, r1
    a18c:	42a9      	cmp	r1, r5
    a18e:	419b      	sbcs	r3, r3
    a190:	183f      	adds	r7, r7, r0
    a192:	425b      	negs	r3, r3
    a194:	19df      	adds	r7, r3, r7
    a196:	023b      	lsls	r3, r7, #8
    a198:	d400      	bmi.n	a19c <__aeabi_dsub+0x460>
    a19a:	e11a      	b.n	a3d2 <__aeabi_dsub+0x696>
    a19c:	4b90      	ldr	r3, [pc, #576]	; (a3e0 <__aeabi_dsub+0x6a4>)
    a19e:	000d      	movs	r5, r1
    a1a0:	401f      	ands	r7, r3
    a1a2:	4664      	mov	r4, ip
    a1a4:	e5f6      	b.n	9d94 <__aeabi_dsub+0x58>
    a1a6:	469a      	mov	sl, r3
    a1a8:	e689      	b.n	9ebe <__aeabi_dsub+0x182>
    a1aa:	003a      	movs	r2, r7
    a1ac:	432a      	orrs	r2, r5
    a1ae:	2c00      	cmp	r4, #0
    a1b0:	d15c      	bne.n	a26c <__aeabi_dsub+0x530>
    a1b2:	2a00      	cmp	r2, #0
    a1b4:	d175      	bne.n	a2a2 <__aeabi_dsub+0x566>
    a1b6:	0002      	movs	r2, r0
    a1b8:	430a      	orrs	r2, r1
    a1ba:	d100      	bne.n	a1be <__aeabi_dsub+0x482>
    a1bc:	e0ca      	b.n	a354 <__aeabi_dsub+0x618>
    a1be:	0007      	movs	r7, r0
    a1c0:	000d      	movs	r5, r1
    a1c2:	469a      	mov	sl, r3
    a1c4:	e5e6      	b.n	9d94 <__aeabi_dsub+0x58>
    a1c6:	4664      	mov	r4, ip
    a1c8:	2200      	movs	r2, #0
    a1ca:	2500      	movs	r5, #0
    a1cc:	e681      	b.n	9ed2 <__aeabi_dsub+0x196>
    a1ce:	4662      	mov	r2, ip
    a1d0:	0006      	movs	r6, r0
    a1d2:	3a20      	subs	r2, #32
    a1d4:	40d6      	lsrs	r6, r2
    a1d6:	4662      	mov	r2, ip
    a1d8:	46b0      	mov	r8, r6
    a1da:	2a20      	cmp	r2, #32
    a1dc:	d100      	bne.n	a1e0 <__aeabi_dsub+0x4a4>
    a1de:	e0b7      	b.n	a350 <__aeabi_dsub+0x614>
    a1e0:	2240      	movs	r2, #64	; 0x40
    a1e2:	4666      	mov	r6, ip
    a1e4:	1b92      	subs	r2, r2, r6
    a1e6:	4090      	lsls	r0, r2
    a1e8:	4301      	orrs	r1, r0
    a1ea:	4642      	mov	r2, r8
    a1ec:	1e48      	subs	r0, r1, #1
    a1ee:	4181      	sbcs	r1, r0
    a1f0:	4311      	orrs	r1, r2
    a1f2:	2200      	movs	r2, #0
    a1f4:	e68a      	b.n	9f0c <__aeabi_dsub+0x1d0>
    a1f6:	4c79      	ldr	r4, [pc, #484]	; (a3dc <__aeabi_dsub+0x6a0>)
    a1f8:	42a2      	cmp	r2, r4
    a1fa:	d000      	beq.n	a1fe <__aeabi_dsub+0x4c2>
    a1fc:	e761      	b.n	a0c2 <__aeabi_dsub+0x386>
    a1fe:	0007      	movs	r7, r0
    a200:	000d      	movs	r5, r1
    a202:	0014      	movs	r4, r2
    a204:	469a      	mov	sl, r3
    a206:	e5c5      	b.n	9d94 <__aeabi_dsub+0x58>
    a208:	2c00      	cmp	r4, #0
    a20a:	d141      	bne.n	a290 <__aeabi_dsub+0x554>
    a20c:	003c      	movs	r4, r7
    a20e:	432c      	orrs	r4, r5
    a210:	d078      	beq.n	a304 <__aeabi_dsub+0x5c8>
    a212:	43f4      	mvns	r4, r6
    a214:	46a1      	mov	r9, r4
    a216:	2c00      	cmp	r4, #0
    a218:	d020      	beq.n	a25c <__aeabi_dsub+0x520>
    a21a:	4c70      	ldr	r4, [pc, #448]	; (a3dc <__aeabi_dsub+0x6a0>)
    a21c:	42a2      	cmp	r2, r4
    a21e:	d071      	beq.n	a304 <__aeabi_dsub+0x5c8>
    a220:	464c      	mov	r4, r9
    a222:	2c38      	cmp	r4, #56	; 0x38
    a224:	dd00      	ble.n	a228 <__aeabi_dsub+0x4ec>
    a226:	e0b2      	b.n	a38e <__aeabi_dsub+0x652>
    a228:	2c1f      	cmp	r4, #31
    a22a:	dd00      	ble.n	a22e <__aeabi_dsub+0x4f2>
    a22c:	e0bc      	b.n	a3a8 <__aeabi_dsub+0x66c>
    a22e:	2620      	movs	r6, #32
    a230:	1b34      	subs	r4, r6, r4
    a232:	46a2      	mov	sl, r4
    a234:	003c      	movs	r4, r7
    a236:	4656      	mov	r6, sl
    a238:	40b4      	lsls	r4, r6
    a23a:	464e      	mov	r6, r9
    a23c:	46a0      	mov	r8, r4
    a23e:	002c      	movs	r4, r5
    a240:	40f4      	lsrs	r4, r6
    a242:	46a4      	mov	ip, r4
    a244:	4644      	mov	r4, r8
    a246:	4666      	mov	r6, ip
    a248:	4334      	orrs	r4, r6
    a24a:	46a4      	mov	ip, r4
    a24c:	4654      	mov	r4, sl
    a24e:	40a5      	lsls	r5, r4
    a250:	4664      	mov	r4, ip
    a252:	1e6e      	subs	r6, r5, #1
    a254:	41b5      	sbcs	r5, r6
    a256:	4325      	orrs	r5, r4
    a258:	464c      	mov	r4, r9
    a25a:	40e7      	lsrs	r7, r4
    a25c:	186d      	adds	r5, r5, r1
    a25e:	428d      	cmp	r5, r1
    a260:	4189      	sbcs	r1, r1
    a262:	183f      	adds	r7, r7, r0
    a264:	4249      	negs	r1, r1
    a266:	19cf      	adds	r7, r1, r7
    a268:	0014      	movs	r4, r2
    a26a:	e656      	b.n	9f1a <__aeabi_dsub+0x1de>
    a26c:	2a00      	cmp	r2, #0
    a26e:	d12f      	bne.n	a2d0 <__aeabi_dsub+0x594>
    a270:	0002      	movs	r2, r0
    a272:	430a      	orrs	r2, r1
    a274:	d100      	bne.n	a278 <__aeabi_dsub+0x53c>
    a276:	e084      	b.n	a382 <__aeabi_dsub+0x646>
    a278:	0007      	movs	r7, r0
    a27a:	000d      	movs	r5, r1
    a27c:	469a      	mov	sl, r3
    a27e:	4c57      	ldr	r4, [pc, #348]	; (a3dc <__aeabi_dsub+0x6a0>)
    a280:	e588      	b.n	9d94 <__aeabi_dsub+0x58>
    a282:	433d      	orrs	r5, r7
    a284:	1e6f      	subs	r7, r5, #1
    a286:	41bd      	sbcs	r5, r7
    a288:	b2ec      	uxtb	r4, r5
    a28a:	2700      	movs	r7, #0
    a28c:	1b0d      	subs	r5, r1, r4
    a28e:	e760      	b.n	a152 <__aeabi_dsub+0x416>
    a290:	4c52      	ldr	r4, [pc, #328]	; (a3dc <__aeabi_dsub+0x6a0>)
    a292:	42a2      	cmp	r2, r4
    a294:	d036      	beq.n	a304 <__aeabi_dsub+0x5c8>
    a296:	4274      	negs	r4, r6
    a298:	2680      	movs	r6, #128	; 0x80
    a29a:	0436      	lsls	r6, r6, #16
    a29c:	46a1      	mov	r9, r4
    a29e:	4337      	orrs	r7, r6
    a2a0:	e7be      	b.n	a220 <__aeabi_dsub+0x4e4>
    a2a2:	0002      	movs	r2, r0
    a2a4:	430a      	orrs	r2, r1
    a2a6:	d100      	bne.n	a2aa <__aeabi_dsub+0x56e>
    a2a8:	e574      	b.n	9d94 <__aeabi_dsub+0x58>
    a2aa:	1a6a      	subs	r2, r5, r1
    a2ac:	4690      	mov	r8, r2
    a2ae:	4545      	cmp	r5, r8
    a2b0:	41b6      	sbcs	r6, r6
    a2b2:	1a3a      	subs	r2, r7, r0
    a2b4:	4276      	negs	r6, r6
    a2b6:	1b92      	subs	r2, r2, r6
    a2b8:	4694      	mov	ip, r2
    a2ba:	0212      	lsls	r2, r2, #8
    a2bc:	d400      	bmi.n	a2c0 <__aeabi_dsub+0x584>
    a2be:	e5f7      	b.n	9eb0 <__aeabi_dsub+0x174>
    a2c0:	1b4d      	subs	r5, r1, r5
    a2c2:	42a9      	cmp	r1, r5
    a2c4:	4189      	sbcs	r1, r1
    a2c6:	1bc7      	subs	r7, r0, r7
    a2c8:	4249      	negs	r1, r1
    a2ca:	1a7f      	subs	r7, r7, r1
    a2cc:	469a      	mov	sl, r3
    a2ce:	e561      	b.n	9d94 <__aeabi_dsub+0x58>
    a2d0:	0002      	movs	r2, r0
    a2d2:	430a      	orrs	r2, r1
    a2d4:	d03a      	beq.n	a34c <__aeabi_dsub+0x610>
    a2d6:	08ed      	lsrs	r5, r5, #3
    a2d8:	077c      	lsls	r4, r7, #29
    a2da:	432c      	orrs	r4, r5
    a2dc:	2580      	movs	r5, #128	; 0x80
    a2de:	08fa      	lsrs	r2, r7, #3
    a2e0:	032d      	lsls	r5, r5, #12
    a2e2:	422a      	tst	r2, r5
    a2e4:	d008      	beq.n	a2f8 <__aeabi_dsub+0x5bc>
    a2e6:	08c7      	lsrs	r7, r0, #3
    a2e8:	422f      	tst	r7, r5
    a2ea:	d105      	bne.n	a2f8 <__aeabi_dsub+0x5bc>
    a2ec:	0745      	lsls	r5, r0, #29
    a2ee:	002c      	movs	r4, r5
    a2f0:	003a      	movs	r2, r7
    a2f2:	469a      	mov	sl, r3
    a2f4:	08c9      	lsrs	r1, r1, #3
    a2f6:	430c      	orrs	r4, r1
    a2f8:	0f67      	lsrs	r7, r4, #29
    a2fa:	00d2      	lsls	r2, r2, #3
    a2fc:	00e5      	lsls	r5, r4, #3
    a2fe:	4317      	orrs	r7, r2
    a300:	4c36      	ldr	r4, [pc, #216]	; (a3dc <__aeabi_dsub+0x6a0>)
    a302:	e547      	b.n	9d94 <__aeabi_dsub+0x58>
    a304:	0007      	movs	r7, r0
    a306:	000d      	movs	r5, r1
    a308:	0014      	movs	r4, r2
    a30a:	e543      	b.n	9d94 <__aeabi_dsub+0x58>
    a30c:	003a      	movs	r2, r7
    a30e:	432a      	orrs	r2, r5
    a310:	d043      	beq.n	a39a <__aeabi_dsub+0x65e>
    a312:	0002      	movs	r2, r0
    a314:	430a      	orrs	r2, r1
    a316:	d019      	beq.n	a34c <__aeabi_dsub+0x610>
    a318:	08ed      	lsrs	r5, r5, #3
    a31a:	077c      	lsls	r4, r7, #29
    a31c:	432c      	orrs	r4, r5
    a31e:	2580      	movs	r5, #128	; 0x80
    a320:	08fa      	lsrs	r2, r7, #3
    a322:	032d      	lsls	r5, r5, #12
    a324:	422a      	tst	r2, r5
    a326:	d007      	beq.n	a338 <__aeabi_dsub+0x5fc>
    a328:	08c6      	lsrs	r6, r0, #3
    a32a:	422e      	tst	r6, r5
    a32c:	d104      	bne.n	a338 <__aeabi_dsub+0x5fc>
    a32e:	0747      	lsls	r7, r0, #29
    a330:	003c      	movs	r4, r7
    a332:	0032      	movs	r2, r6
    a334:	08c9      	lsrs	r1, r1, #3
    a336:	430c      	orrs	r4, r1
    a338:	00d7      	lsls	r7, r2, #3
    a33a:	0f62      	lsrs	r2, r4, #29
    a33c:	00e5      	lsls	r5, r4, #3
    a33e:	4317      	orrs	r7, r2
    a340:	469a      	mov	sl, r3
    a342:	4c26      	ldr	r4, [pc, #152]	; (a3dc <__aeabi_dsub+0x6a0>)
    a344:	e526      	b.n	9d94 <__aeabi_dsub+0x58>
    a346:	2200      	movs	r2, #0
    a348:	2500      	movs	r5, #0
    a34a:	e544      	b.n	9dd6 <__aeabi_dsub+0x9a>
    a34c:	4c23      	ldr	r4, [pc, #140]	; (a3dc <__aeabi_dsub+0x6a0>)
    a34e:	e521      	b.n	9d94 <__aeabi_dsub+0x58>
    a350:	2000      	movs	r0, #0
    a352:	e749      	b.n	a1e8 <__aeabi_dsub+0x4ac>
    a354:	2300      	movs	r3, #0
    a356:	2500      	movs	r5, #0
    a358:	e5bb      	b.n	9ed2 <__aeabi_dsub+0x196>
    a35a:	464c      	mov	r4, r9
    a35c:	003e      	movs	r6, r7
    a35e:	3c20      	subs	r4, #32
    a360:	40e6      	lsrs	r6, r4
    a362:	464c      	mov	r4, r9
    a364:	46b4      	mov	ip, r6
    a366:	2c20      	cmp	r4, #32
    a368:	d031      	beq.n	a3ce <__aeabi_dsub+0x692>
    a36a:	2440      	movs	r4, #64	; 0x40
    a36c:	464e      	mov	r6, r9
    a36e:	1ba6      	subs	r6, r4, r6
    a370:	40b7      	lsls	r7, r6
    a372:	433d      	orrs	r5, r7
    a374:	1e6c      	subs	r4, r5, #1
    a376:	41a5      	sbcs	r5, r4
    a378:	4664      	mov	r4, ip
    a37a:	432c      	orrs	r4, r5
    a37c:	2700      	movs	r7, #0
    a37e:	1b0d      	subs	r5, r1, r4
    a380:	e6e7      	b.n	a152 <__aeabi_dsub+0x416>
    a382:	2280      	movs	r2, #128	; 0x80
    a384:	2300      	movs	r3, #0
    a386:	0312      	lsls	r2, r2, #12
    a388:	4c14      	ldr	r4, [pc, #80]	; (a3dc <__aeabi_dsub+0x6a0>)
    a38a:	2500      	movs	r5, #0
    a38c:	e5a1      	b.n	9ed2 <__aeabi_dsub+0x196>
    a38e:	433d      	orrs	r5, r7
    a390:	1e6f      	subs	r7, r5, #1
    a392:	41bd      	sbcs	r5, r7
    a394:	2700      	movs	r7, #0
    a396:	b2ed      	uxtb	r5, r5
    a398:	e760      	b.n	a25c <__aeabi_dsub+0x520>
    a39a:	0007      	movs	r7, r0
    a39c:	000d      	movs	r5, r1
    a39e:	4c0f      	ldr	r4, [pc, #60]	; (a3dc <__aeabi_dsub+0x6a0>)
    a3a0:	e4f8      	b.n	9d94 <__aeabi_dsub+0x58>
    a3a2:	0007      	movs	r7, r0
    a3a4:	000d      	movs	r5, r1
    a3a6:	e4f5      	b.n	9d94 <__aeabi_dsub+0x58>
    a3a8:	464e      	mov	r6, r9
    a3aa:	003c      	movs	r4, r7
    a3ac:	3e20      	subs	r6, #32
    a3ae:	40f4      	lsrs	r4, r6
    a3b0:	46a0      	mov	r8, r4
    a3b2:	464c      	mov	r4, r9
    a3b4:	2c20      	cmp	r4, #32
    a3b6:	d00e      	beq.n	a3d6 <__aeabi_dsub+0x69a>
    a3b8:	2440      	movs	r4, #64	; 0x40
    a3ba:	464e      	mov	r6, r9
    a3bc:	1ba4      	subs	r4, r4, r6
    a3be:	40a7      	lsls	r7, r4
    a3c0:	433d      	orrs	r5, r7
    a3c2:	1e6f      	subs	r7, r5, #1
    a3c4:	41bd      	sbcs	r5, r7
    a3c6:	4644      	mov	r4, r8
    a3c8:	2700      	movs	r7, #0
    a3ca:	4325      	orrs	r5, r4
    a3cc:	e746      	b.n	a25c <__aeabi_dsub+0x520>
    a3ce:	2700      	movs	r7, #0
    a3d0:	e7cf      	b.n	a372 <__aeabi_dsub+0x636>
    a3d2:	000d      	movs	r5, r1
    a3d4:	e573      	b.n	9ebe <__aeabi_dsub+0x182>
    a3d6:	2700      	movs	r7, #0
    a3d8:	e7f2      	b.n	a3c0 <__aeabi_dsub+0x684>
    a3da:	46c0      	nop			; (mov r8, r8)
    a3dc:	000007ff 	.word	0x000007ff
    a3e0:	ff7fffff 	.word	0xff7fffff

0000a3e4 <__aeabi_dcmpun>:
    a3e4:	b570      	push	{r4, r5, r6, lr}
    a3e6:	4e0e      	ldr	r6, [pc, #56]	; (a420 <__aeabi_dcmpun+0x3c>)
    a3e8:	030c      	lsls	r4, r1, #12
    a3ea:	031d      	lsls	r5, r3, #12
    a3ec:	0049      	lsls	r1, r1, #1
    a3ee:	005b      	lsls	r3, r3, #1
    a3f0:	0b24      	lsrs	r4, r4, #12
    a3f2:	0d49      	lsrs	r1, r1, #21
    a3f4:	0b2d      	lsrs	r5, r5, #12
    a3f6:	0d5b      	lsrs	r3, r3, #21
    a3f8:	42b1      	cmp	r1, r6
    a3fa:	d004      	beq.n	a406 <__aeabi_dcmpun+0x22>
    a3fc:	4908      	ldr	r1, [pc, #32]	; (a420 <__aeabi_dcmpun+0x3c>)
    a3fe:	2000      	movs	r0, #0
    a400:	428b      	cmp	r3, r1
    a402:	d008      	beq.n	a416 <__aeabi_dcmpun+0x32>
    a404:	bd70      	pop	{r4, r5, r6, pc}
    a406:	4304      	orrs	r4, r0
    a408:	2001      	movs	r0, #1
    a40a:	2c00      	cmp	r4, #0
    a40c:	d1fa      	bne.n	a404 <__aeabi_dcmpun+0x20>
    a40e:	4904      	ldr	r1, [pc, #16]	; (a420 <__aeabi_dcmpun+0x3c>)
    a410:	2000      	movs	r0, #0
    a412:	428b      	cmp	r3, r1
    a414:	d1f6      	bne.n	a404 <__aeabi_dcmpun+0x20>
    a416:	4315      	orrs	r5, r2
    a418:	0028      	movs	r0, r5
    a41a:	1e45      	subs	r5, r0, #1
    a41c:	41a8      	sbcs	r0, r5
    a41e:	e7f1      	b.n	a404 <__aeabi_dcmpun+0x20>
    a420:	000007ff 	.word	0x000007ff

0000a424 <__aeabi_d2iz>:
    a424:	030b      	lsls	r3, r1, #12
    a426:	b530      	push	{r4, r5, lr}
    a428:	4d13      	ldr	r5, [pc, #76]	; (a478 <__aeabi_d2iz+0x54>)
    a42a:	0b1a      	lsrs	r2, r3, #12
    a42c:	004b      	lsls	r3, r1, #1
    a42e:	0d5b      	lsrs	r3, r3, #21
    a430:	0fc9      	lsrs	r1, r1, #31
    a432:	2400      	movs	r4, #0
    a434:	42ab      	cmp	r3, r5
    a436:	dd11      	ble.n	a45c <__aeabi_d2iz+0x38>
    a438:	4c10      	ldr	r4, [pc, #64]	; (a47c <__aeabi_d2iz+0x58>)
    a43a:	42a3      	cmp	r3, r4
    a43c:	dc10      	bgt.n	a460 <__aeabi_d2iz+0x3c>
    a43e:	2480      	movs	r4, #128	; 0x80
    a440:	0364      	lsls	r4, r4, #13
    a442:	4322      	orrs	r2, r4
    a444:	4c0e      	ldr	r4, [pc, #56]	; (a480 <__aeabi_d2iz+0x5c>)
    a446:	1ae4      	subs	r4, r4, r3
    a448:	2c1f      	cmp	r4, #31
    a44a:	dd0c      	ble.n	a466 <__aeabi_d2iz+0x42>
    a44c:	480d      	ldr	r0, [pc, #52]	; (a484 <__aeabi_d2iz+0x60>)
    a44e:	1ac3      	subs	r3, r0, r3
    a450:	40da      	lsrs	r2, r3
    a452:	0013      	movs	r3, r2
    a454:	425c      	negs	r4, r3
    a456:	2900      	cmp	r1, #0
    a458:	d100      	bne.n	a45c <__aeabi_d2iz+0x38>
    a45a:	001c      	movs	r4, r3
    a45c:	0020      	movs	r0, r4
    a45e:	bd30      	pop	{r4, r5, pc}
    a460:	4b09      	ldr	r3, [pc, #36]	; (a488 <__aeabi_d2iz+0x64>)
    a462:	18cc      	adds	r4, r1, r3
    a464:	e7fa      	b.n	a45c <__aeabi_d2iz+0x38>
    a466:	40e0      	lsrs	r0, r4
    a468:	4c08      	ldr	r4, [pc, #32]	; (a48c <__aeabi_d2iz+0x68>)
    a46a:	46a4      	mov	ip, r4
    a46c:	4463      	add	r3, ip
    a46e:	409a      	lsls	r2, r3
    a470:	0013      	movs	r3, r2
    a472:	4303      	orrs	r3, r0
    a474:	e7ee      	b.n	a454 <__aeabi_d2iz+0x30>
    a476:	46c0      	nop			; (mov r8, r8)
    a478:	000003fe 	.word	0x000003fe
    a47c:	0000041d 	.word	0x0000041d
    a480:	00000433 	.word	0x00000433
    a484:	00000413 	.word	0x00000413
    a488:	7fffffff 	.word	0x7fffffff
    a48c:	fffffbed 	.word	0xfffffbed

0000a490 <__aeabi_i2d>:
    a490:	b570      	push	{r4, r5, r6, lr}
    a492:	2800      	cmp	r0, #0
    a494:	d030      	beq.n	a4f8 <__aeabi_i2d+0x68>
    a496:	17c3      	asrs	r3, r0, #31
    a498:	18c4      	adds	r4, r0, r3
    a49a:	405c      	eors	r4, r3
    a49c:	0fc5      	lsrs	r5, r0, #31
    a49e:	0020      	movs	r0, r4
    a4a0:	f000 f950 	bl	a744 <__clzsi2>
    a4a4:	4b17      	ldr	r3, [pc, #92]	; (a504 <__aeabi_i2d+0x74>)
    a4a6:	4a18      	ldr	r2, [pc, #96]	; (a508 <__aeabi_i2d+0x78>)
    a4a8:	1a1b      	subs	r3, r3, r0
    a4aa:	1ad2      	subs	r2, r2, r3
    a4ac:	2a1f      	cmp	r2, #31
    a4ae:	dd18      	ble.n	a4e2 <__aeabi_i2d+0x52>
    a4b0:	4a16      	ldr	r2, [pc, #88]	; (a50c <__aeabi_i2d+0x7c>)
    a4b2:	1ad2      	subs	r2, r2, r3
    a4b4:	4094      	lsls	r4, r2
    a4b6:	2200      	movs	r2, #0
    a4b8:	0324      	lsls	r4, r4, #12
    a4ba:	055b      	lsls	r3, r3, #21
    a4bc:	0b24      	lsrs	r4, r4, #12
    a4be:	0d5b      	lsrs	r3, r3, #21
    a4c0:	2100      	movs	r1, #0
    a4c2:	0010      	movs	r0, r2
    a4c4:	0324      	lsls	r4, r4, #12
    a4c6:	0d0a      	lsrs	r2, r1, #20
    a4c8:	0512      	lsls	r2, r2, #20
    a4ca:	0b24      	lsrs	r4, r4, #12
    a4cc:	4314      	orrs	r4, r2
    a4ce:	4a10      	ldr	r2, [pc, #64]	; (a510 <__aeabi_i2d+0x80>)
    a4d0:	051b      	lsls	r3, r3, #20
    a4d2:	4014      	ands	r4, r2
    a4d4:	431c      	orrs	r4, r3
    a4d6:	0064      	lsls	r4, r4, #1
    a4d8:	07ed      	lsls	r5, r5, #31
    a4da:	0864      	lsrs	r4, r4, #1
    a4dc:	432c      	orrs	r4, r5
    a4de:	0021      	movs	r1, r4
    a4e0:	bd70      	pop	{r4, r5, r6, pc}
    a4e2:	0021      	movs	r1, r4
    a4e4:	4091      	lsls	r1, r2
    a4e6:	000a      	movs	r2, r1
    a4e8:	210b      	movs	r1, #11
    a4ea:	1a08      	subs	r0, r1, r0
    a4ec:	40c4      	lsrs	r4, r0
    a4ee:	055b      	lsls	r3, r3, #21
    a4f0:	0324      	lsls	r4, r4, #12
    a4f2:	0b24      	lsrs	r4, r4, #12
    a4f4:	0d5b      	lsrs	r3, r3, #21
    a4f6:	e7e3      	b.n	a4c0 <__aeabi_i2d+0x30>
    a4f8:	2500      	movs	r5, #0
    a4fa:	2300      	movs	r3, #0
    a4fc:	2400      	movs	r4, #0
    a4fe:	2200      	movs	r2, #0
    a500:	e7de      	b.n	a4c0 <__aeabi_i2d+0x30>
    a502:	46c0      	nop			; (mov r8, r8)
    a504:	0000041e 	.word	0x0000041e
    a508:	00000433 	.word	0x00000433
    a50c:	00000413 	.word	0x00000413
    a510:	800fffff 	.word	0x800fffff

0000a514 <__aeabi_ui2d>:
    a514:	b570      	push	{r4, r5, r6, lr}
    a516:	1e05      	subs	r5, r0, #0
    a518:	d028      	beq.n	a56c <__aeabi_ui2d+0x58>
    a51a:	f000 f913 	bl	a744 <__clzsi2>
    a51e:	4b15      	ldr	r3, [pc, #84]	; (a574 <__aeabi_ui2d+0x60>)
    a520:	4a15      	ldr	r2, [pc, #84]	; (a578 <__aeabi_ui2d+0x64>)
    a522:	1a1b      	subs	r3, r3, r0
    a524:	1ad2      	subs	r2, r2, r3
    a526:	2a1f      	cmp	r2, #31
    a528:	dd16      	ble.n	a558 <__aeabi_ui2d+0x44>
    a52a:	002c      	movs	r4, r5
    a52c:	4a13      	ldr	r2, [pc, #76]	; (a57c <__aeabi_ui2d+0x68>)
    a52e:	2500      	movs	r5, #0
    a530:	1ad2      	subs	r2, r2, r3
    a532:	4094      	lsls	r4, r2
    a534:	055a      	lsls	r2, r3, #21
    a536:	0324      	lsls	r4, r4, #12
    a538:	0b24      	lsrs	r4, r4, #12
    a53a:	0d52      	lsrs	r2, r2, #21
    a53c:	2100      	movs	r1, #0
    a53e:	0324      	lsls	r4, r4, #12
    a540:	0d0b      	lsrs	r3, r1, #20
    a542:	0b24      	lsrs	r4, r4, #12
    a544:	051b      	lsls	r3, r3, #20
    a546:	4323      	orrs	r3, r4
    a548:	4c0d      	ldr	r4, [pc, #52]	; (a580 <__aeabi_ui2d+0x6c>)
    a54a:	0512      	lsls	r2, r2, #20
    a54c:	4023      	ands	r3, r4
    a54e:	4313      	orrs	r3, r2
    a550:	005b      	lsls	r3, r3, #1
    a552:	0028      	movs	r0, r5
    a554:	0859      	lsrs	r1, r3, #1
    a556:	bd70      	pop	{r4, r5, r6, pc}
    a558:	210b      	movs	r1, #11
    a55a:	002c      	movs	r4, r5
    a55c:	1a08      	subs	r0, r1, r0
    a55e:	40c4      	lsrs	r4, r0
    a560:	4095      	lsls	r5, r2
    a562:	0324      	lsls	r4, r4, #12
    a564:	055a      	lsls	r2, r3, #21
    a566:	0b24      	lsrs	r4, r4, #12
    a568:	0d52      	lsrs	r2, r2, #21
    a56a:	e7e7      	b.n	a53c <__aeabi_ui2d+0x28>
    a56c:	2200      	movs	r2, #0
    a56e:	2400      	movs	r4, #0
    a570:	e7e4      	b.n	a53c <__aeabi_ui2d+0x28>
    a572:	46c0      	nop			; (mov r8, r8)
    a574:	0000041e 	.word	0x0000041e
    a578:	00000433 	.word	0x00000433
    a57c:	00000413 	.word	0x00000413
    a580:	800fffff 	.word	0x800fffff

0000a584 <__aeabi_f2d>:
    a584:	0042      	lsls	r2, r0, #1
    a586:	0e12      	lsrs	r2, r2, #24
    a588:	1c51      	adds	r1, r2, #1
    a58a:	0243      	lsls	r3, r0, #9
    a58c:	b2c9      	uxtb	r1, r1
    a58e:	b570      	push	{r4, r5, r6, lr}
    a590:	0a5d      	lsrs	r5, r3, #9
    a592:	0fc4      	lsrs	r4, r0, #31
    a594:	2901      	cmp	r1, #1
    a596:	dd15      	ble.n	a5c4 <__aeabi_f2d+0x40>
    a598:	21e0      	movs	r1, #224	; 0xe0
    a59a:	0089      	lsls	r1, r1, #2
    a59c:	468c      	mov	ip, r1
    a59e:	076d      	lsls	r5, r5, #29
    a5a0:	0b1b      	lsrs	r3, r3, #12
    a5a2:	4462      	add	r2, ip
    a5a4:	2100      	movs	r1, #0
    a5a6:	0028      	movs	r0, r5
    a5a8:	0d0d      	lsrs	r5, r1, #20
    a5aa:	052d      	lsls	r5, r5, #20
    a5ac:	432b      	orrs	r3, r5
    a5ae:	4d1c      	ldr	r5, [pc, #112]	; (a620 <__aeabi_f2d+0x9c>)
    a5b0:	0552      	lsls	r2, r2, #21
    a5b2:	402b      	ands	r3, r5
    a5b4:	0852      	lsrs	r2, r2, #1
    a5b6:	4313      	orrs	r3, r2
    a5b8:	005b      	lsls	r3, r3, #1
    a5ba:	07e4      	lsls	r4, r4, #31
    a5bc:	085b      	lsrs	r3, r3, #1
    a5be:	4323      	orrs	r3, r4
    a5c0:	0019      	movs	r1, r3
    a5c2:	bd70      	pop	{r4, r5, r6, pc}
    a5c4:	2a00      	cmp	r2, #0
    a5c6:	d115      	bne.n	a5f4 <__aeabi_f2d+0x70>
    a5c8:	2d00      	cmp	r5, #0
    a5ca:	d01f      	beq.n	a60c <__aeabi_f2d+0x88>
    a5cc:	0028      	movs	r0, r5
    a5ce:	f000 f8b9 	bl	a744 <__clzsi2>
    a5d2:	280a      	cmp	r0, #10
    a5d4:	dc1d      	bgt.n	a612 <__aeabi_f2d+0x8e>
    a5d6:	230b      	movs	r3, #11
    a5d8:	002a      	movs	r2, r5
    a5da:	1a1b      	subs	r3, r3, r0
    a5dc:	40da      	lsrs	r2, r3
    a5de:	0013      	movs	r3, r2
    a5e0:	0002      	movs	r2, r0
    a5e2:	3215      	adds	r2, #21
    a5e4:	4095      	lsls	r5, r2
    a5e6:	4a0f      	ldr	r2, [pc, #60]	; (a624 <__aeabi_f2d+0xa0>)
    a5e8:	031b      	lsls	r3, r3, #12
    a5ea:	1a12      	subs	r2, r2, r0
    a5ec:	0552      	lsls	r2, r2, #21
    a5ee:	0b1b      	lsrs	r3, r3, #12
    a5f0:	0d52      	lsrs	r2, r2, #21
    a5f2:	e7d7      	b.n	a5a4 <__aeabi_f2d+0x20>
    a5f4:	2d00      	cmp	r5, #0
    a5f6:	d006      	beq.n	a606 <__aeabi_f2d+0x82>
    a5f8:	2280      	movs	r2, #128	; 0x80
    a5fa:	0b1b      	lsrs	r3, r3, #12
    a5fc:	0312      	lsls	r2, r2, #12
    a5fe:	4313      	orrs	r3, r2
    a600:	076d      	lsls	r5, r5, #29
    a602:	4a09      	ldr	r2, [pc, #36]	; (a628 <__aeabi_f2d+0xa4>)
    a604:	e7ce      	b.n	a5a4 <__aeabi_f2d+0x20>
    a606:	4a08      	ldr	r2, [pc, #32]	; (a628 <__aeabi_f2d+0xa4>)
    a608:	2300      	movs	r3, #0
    a60a:	e7cb      	b.n	a5a4 <__aeabi_f2d+0x20>
    a60c:	2200      	movs	r2, #0
    a60e:	2300      	movs	r3, #0
    a610:	e7c8      	b.n	a5a4 <__aeabi_f2d+0x20>
    a612:	0003      	movs	r3, r0
    a614:	3b0b      	subs	r3, #11
    a616:	409d      	lsls	r5, r3
    a618:	002b      	movs	r3, r5
    a61a:	2500      	movs	r5, #0
    a61c:	e7e3      	b.n	a5e6 <__aeabi_f2d+0x62>
    a61e:	46c0      	nop			; (mov r8, r8)
    a620:	800fffff 	.word	0x800fffff
    a624:	00000389 	.word	0x00000389
    a628:	000007ff 	.word	0x000007ff

0000a62c <__aeabi_d2f>:
    a62c:	004b      	lsls	r3, r1, #1
    a62e:	b570      	push	{r4, r5, r6, lr}
    a630:	0d5e      	lsrs	r6, r3, #21
    a632:	030c      	lsls	r4, r1, #12
    a634:	1c75      	adds	r5, r6, #1
    a636:	0a64      	lsrs	r4, r4, #9
    a638:	0f42      	lsrs	r2, r0, #29
    a63a:	056d      	lsls	r5, r5, #21
    a63c:	4322      	orrs	r2, r4
    a63e:	0fc9      	lsrs	r1, r1, #31
    a640:	00c4      	lsls	r4, r0, #3
    a642:	0d6d      	lsrs	r5, r5, #21
    a644:	2d01      	cmp	r5, #1
    a646:	dd2a      	ble.n	a69e <__aeabi_d2f+0x72>
    a648:	4b3b      	ldr	r3, [pc, #236]	; (a738 <__aeabi_d2f+0x10c>)
    a64a:	18f3      	adds	r3, r6, r3
    a64c:	2bfe      	cmp	r3, #254	; 0xfe
    a64e:	dc1a      	bgt.n	a686 <__aeabi_d2f+0x5a>
    a650:	2b00      	cmp	r3, #0
    a652:	dd42      	ble.n	a6da <__aeabi_d2f+0xae>
    a654:	0180      	lsls	r0, r0, #6
    a656:	1e45      	subs	r5, r0, #1
    a658:	41a8      	sbcs	r0, r5
    a65a:	00d2      	lsls	r2, r2, #3
    a65c:	4310      	orrs	r0, r2
    a65e:	0f62      	lsrs	r2, r4, #29
    a660:	4302      	orrs	r2, r0
    a662:	0750      	lsls	r0, r2, #29
    a664:	d004      	beq.n	a670 <__aeabi_d2f+0x44>
    a666:	200f      	movs	r0, #15
    a668:	4010      	ands	r0, r2
    a66a:	2804      	cmp	r0, #4
    a66c:	d000      	beq.n	a670 <__aeabi_d2f+0x44>
    a66e:	3204      	adds	r2, #4
    a670:	2080      	movs	r0, #128	; 0x80
    a672:	04c0      	lsls	r0, r0, #19
    a674:	4010      	ands	r0, r2
    a676:	d021      	beq.n	a6bc <__aeabi_d2f+0x90>
    a678:	3301      	adds	r3, #1
    a67a:	2bff      	cmp	r3, #255	; 0xff
    a67c:	d003      	beq.n	a686 <__aeabi_d2f+0x5a>
    a67e:	0192      	lsls	r2, r2, #6
    a680:	0a52      	lsrs	r2, r2, #9
    a682:	b2db      	uxtb	r3, r3
    a684:	e001      	b.n	a68a <__aeabi_d2f+0x5e>
    a686:	23ff      	movs	r3, #255	; 0xff
    a688:	2200      	movs	r2, #0
    a68a:	0252      	lsls	r2, r2, #9
    a68c:	0a52      	lsrs	r2, r2, #9
    a68e:	05db      	lsls	r3, r3, #23
    a690:	4313      	orrs	r3, r2
    a692:	005b      	lsls	r3, r3, #1
    a694:	07c9      	lsls	r1, r1, #31
    a696:	085b      	lsrs	r3, r3, #1
    a698:	430b      	orrs	r3, r1
    a69a:	0018      	movs	r0, r3
    a69c:	bd70      	pop	{r4, r5, r6, pc}
    a69e:	2e00      	cmp	r6, #0
    a6a0:	d007      	beq.n	a6b2 <__aeabi_d2f+0x86>
    a6a2:	4314      	orrs	r4, r2
    a6a4:	d0ef      	beq.n	a686 <__aeabi_d2f+0x5a>
    a6a6:	2080      	movs	r0, #128	; 0x80
    a6a8:	00d2      	lsls	r2, r2, #3
    a6aa:	0480      	lsls	r0, r0, #18
    a6ac:	4302      	orrs	r2, r0
    a6ae:	23ff      	movs	r3, #255	; 0xff
    a6b0:	e7d7      	b.n	a662 <__aeabi_d2f+0x36>
    a6b2:	4322      	orrs	r2, r4
    a6b4:	2300      	movs	r3, #0
    a6b6:	2a00      	cmp	r2, #0
    a6b8:	d003      	beq.n	a6c2 <__aeabi_d2f+0x96>
    a6ba:	2205      	movs	r2, #5
    a6bc:	08d2      	lsrs	r2, r2, #3
    a6be:	2bff      	cmp	r3, #255	; 0xff
    a6c0:	d003      	beq.n	a6ca <__aeabi_d2f+0x9e>
    a6c2:	0252      	lsls	r2, r2, #9
    a6c4:	0a52      	lsrs	r2, r2, #9
    a6c6:	b2db      	uxtb	r3, r3
    a6c8:	e7df      	b.n	a68a <__aeabi_d2f+0x5e>
    a6ca:	2a00      	cmp	r2, #0
    a6cc:	d032      	beq.n	a734 <__aeabi_d2f+0x108>
    a6ce:	2080      	movs	r0, #128	; 0x80
    a6d0:	03c0      	lsls	r0, r0, #15
    a6d2:	4302      	orrs	r2, r0
    a6d4:	0252      	lsls	r2, r2, #9
    a6d6:	0a52      	lsrs	r2, r2, #9
    a6d8:	e7d7      	b.n	a68a <__aeabi_d2f+0x5e>
    a6da:	0018      	movs	r0, r3
    a6dc:	3017      	adds	r0, #23
    a6de:	db14      	blt.n	a70a <__aeabi_d2f+0xde>
    a6e0:	2080      	movs	r0, #128	; 0x80
    a6e2:	0400      	lsls	r0, r0, #16
    a6e4:	4302      	orrs	r2, r0
    a6e6:	201e      	movs	r0, #30
    a6e8:	1ac0      	subs	r0, r0, r3
    a6ea:	281f      	cmp	r0, #31
    a6ec:	dc0f      	bgt.n	a70e <__aeabi_d2f+0xe2>
    a6ee:	0025      	movs	r5, r4
    a6f0:	4b12      	ldr	r3, [pc, #72]	; (a73c <__aeabi_d2f+0x110>)
    a6f2:	18f3      	adds	r3, r6, r3
    a6f4:	409d      	lsls	r5, r3
    a6f6:	1e6e      	subs	r6, r5, #1
    a6f8:	41b5      	sbcs	r5, r6
    a6fa:	409a      	lsls	r2, r3
    a6fc:	002b      	movs	r3, r5
    a6fe:	4313      	orrs	r3, r2
    a700:	0022      	movs	r2, r4
    a702:	40c2      	lsrs	r2, r0
    a704:	431a      	orrs	r2, r3
    a706:	2300      	movs	r3, #0
    a708:	e7ab      	b.n	a662 <__aeabi_d2f+0x36>
    a70a:	2300      	movs	r3, #0
    a70c:	e7d5      	b.n	a6ba <__aeabi_d2f+0x8e>
    a70e:	2502      	movs	r5, #2
    a710:	426d      	negs	r5, r5
    a712:	1aeb      	subs	r3, r5, r3
    a714:	0015      	movs	r5, r2
    a716:	40dd      	lsrs	r5, r3
    a718:	2820      	cmp	r0, #32
    a71a:	d009      	beq.n	a730 <__aeabi_d2f+0x104>
    a71c:	4b08      	ldr	r3, [pc, #32]	; (a740 <__aeabi_d2f+0x114>)
    a71e:	18f3      	adds	r3, r6, r3
    a720:	409a      	lsls	r2, r3
    a722:	4314      	orrs	r4, r2
    a724:	1e62      	subs	r2, r4, #1
    a726:	4194      	sbcs	r4, r2
    a728:	0022      	movs	r2, r4
    a72a:	2300      	movs	r3, #0
    a72c:	432a      	orrs	r2, r5
    a72e:	e798      	b.n	a662 <__aeabi_d2f+0x36>
    a730:	2200      	movs	r2, #0
    a732:	e7f6      	b.n	a722 <__aeabi_d2f+0xf6>
    a734:	2200      	movs	r2, #0
    a736:	e7a8      	b.n	a68a <__aeabi_d2f+0x5e>
    a738:	fffffc80 	.word	0xfffffc80
    a73c:	fffffc82 	.word	0xfffffc82
    a740:	fffffca2 	.word	0xfffffca2

0000a744 <__clzsi2>:
    a744:	211c      	movs	r1, #28
    a746:	2301      	movs	r3, #1
    a748:	041b      	lsls	r3, r3, #16
    a74a:	4298      	cmp	r0, r3
    a74c:	d301      	bcc.n	a752 <__clzsi2+0xe>
    a74e:	0c00      	lsrs	r0, r0, #16
    a750:	3910      	subs	r1, #16
    a752:	0a1b      	lsrs	r3, r3, #8
    a754:	4298      	cmp	r0, r3
    a756:	d301      	bcc.n	a75c <__clzsi2+0x18>
    a758:	0a00      	lsrs	r0, r0, #8
    a75a:	3908      	subs	r1, #8
    a75c:	091b      	lsrs	r3, r3, #4
    a75e:	4298      	cmp	r0, r3
    a760:	d301      	bcc.n	a766 <__clzsi2+0x22>
    a762:	0900      	lsrs	r0, r0, #4
    a764:	3904      	subs	r1, #4
    a766:	a202      	add	r2, pc, #8	; (adr r2, a770 <__clzsi2+0x2c>)
    a768:	5c10      	ldrb	r0, [r2, r0]
    a76a:	1840      	adds	r0, r0, r1
    a76c:	4770      	bx	lr
    a76e:	46c0      	nop			; (mov r8, r8)
    a770:	02020304 	.word	0x02020304
    a774:	01010101 	.word	0x01010101
	...
    a780:	4b43414e 	.word	0x4b43414e
    a784:	00000000 	.word	0x00000000
    a788:	4b4f4e4c 	.word	0x4b4f4e4c
    a78c:	00000000 	.word	0x00000000
    a790:	4b4f444d 	.word	0x4b4f444d
    a794:	00000000 	.word	0x00000000
    a798:	57415244 	.word	0x57415244
    a79c:	444f4d20 	.word	0x444f4d20
    a7a0:	00000045 	.word	0x00000045
    a7a4:	455a414d 	.word	0x455a414d
    a7a8:	444f4d20 	.word	0x444f4d20
    a7ac:	00000045 	.word	0x00000045
    a7b0:	25206425 	.word	0x25206425
    a7b4:	00000a64 	.word	0x00000a64
    a7b8:	00643225 	.word	0x00643225

0000a7bc <_tcc_intflag>:
    a7bc:	00000001 00000002 00000004 00000008     ................
    a7cc:	00001000 00002000 00004000 00008000     ..... ...@......
    a7dc:	00010000 00020000 00040000 00080000     ................
    a7ec:	0000776d 00000000 0000206d 00000000     mw......m ......

0000a7fc <tc_interrupt_vectors.12761>:
    a7fc:	00141312 42000800 42000c00 42001000     .......B...B...B
    a80c:	42001400 42001800 42001c00 0c0b0a09     ...B...B...B....
    a81c:	00000e0d 00001d02 00001cfe 00001cfe     ................
    a82c:	00001d5c 00001d5c 00001d16 00001d08     \...\...........
    a83c:	00001d1c 00001d4a 00001fcc 00001fac     ....J...........
    a84c:	00001fac 00002038 00001fbe 00001fda     ....8 ..........
    a85c:	00001fb0 00001fe8 00002028 42002c00     ........( ...,.B
    a86c:	42003000 42003400 001c1c1b 10000800     .0.B.4.B........
    a87c:	00002000 0000339c 00003550 0000355a     . ...3..P5..Z5..
    a88c:	00003728 00003730 00003caa 00003d6c     (7..07...<..l=..
    a89c:	00003cb4 00003cd4 00003d6c 00003cf6     .<...<..l=...<..
    a8ac:	00003d6c 00003d3a                       l=..:=..

0000a8b4 <tc_interrupt_vectors.11902>:
    a8b4:	43141312 00000000                       ...C....

0000a8bc <_global_impure_ptr>:
    a8bc:	2000000c 00464e49 00666e69 004e414e     ... INF.inf.NAN.
    a8cc:	006e616e 31300030 35343332 39383736     nan.0.0123456789
    a8dc:	44434241 30004645 34333231 38373635     ABCDEF.012345678
    a8ec:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
    a8fc:	4e614e00 00000000                       .NaN....

0000a904 <__sf_fake_stdin>:
	...

0000a924 <__sf_fake_stdout>:
	...

0000a944 <__sf_fake_stderr>:
	...
    a964:	49534f50 002e0058 00000000              POSIX.......

0000a970 <__mprec_tens>:
    a970:	00000000 3ff00000 00000000 40240000     .......?......$@
    a980:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    a990:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    a9a0:	00000000 412e8480 00000000 416312d0     .......A......cA
    a9b0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    a9c0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    a9d0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    a9e0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    a9f0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    aa00:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    aa10:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    aa20:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    aa30:	79d99db4 44ea7843                       ...yCx.D

0000aa38 <__mprec_bigtens>:
    aa38:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    aa48:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    aa58:	7f73bf3c 75154fdd                       <.s..O.u

0000aa60 <p05.5385>:
    aa60:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
    aa70:	6c680020 6665004c 47464567 00000000      .hlL.efgEFG....
    aa80:	000084ae 000083d2 00008490 00008468     ............h...
    aa90:	00008490 0000845c 00008490 00008468     ....\.......h...
    aaa0:	000083d2 000083d2 0000845c 00008468     ........\...h...
    aab0:	00008514 00008514 00008514 00008496     ................
    aac0:	000083d2 000083d2 0000847c 00008466     ........|...f...
    aad0:	0000847c 0000845c 0000847c 00008466     |...\...|...f...
    aae0:	000083d2 000083d2 0000845c 00008466     ........\...f...
    aaf0:	00008514 00008514 00008514 00008520     ............ ...
    ab00:	0000880c 0000876a 0000876a 00008768     ....j...j...h...
    ab10:	000087fe 000087fe 000087f4 00008768     ............h...
    ab20:	000087fe 000087f4 000087fe 00008768     ............h...
    ab30:	00008804 00008804 00008804 0000888e     ................
    ab40:	000091f0 000090be 000091c4 000090b4     ................
    ab50:	000091c4 000091ce 000091c4 000090b4     ................
    ab60:	000090be 000090be 000091ce 000090b4     ................
    ab70:	000090aa 000090aa 000090aa 00009420     ............ ...
    ab80:	00009a38 000098f8 000098f8 000098f6     8...............
    ab90:	00009a10 00009a10 00009a02 000098f6     ................
    aba0:	00009a10 00009a02 00009a10 000098f6     ................
    abb0:	00009a18 00009a18 00009a18 00009c18     ................

0000abc0 <_init>:
    abc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    abc2:	46c0      	nop			; (mov r8, r8)
    abc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    abc6:	bc08      	pop	{r3}
    abc8:	469e      	mov	lr, r3
    abca:	4770      	bx	lr

0000abcc <__init_array_start>:
    abcc:	000000dd 	.word	0x000000dd

0000abd0 <_fini>:
    abd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    abd2:	46c0      	nop			; (mov r8, r8)
    abd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    abd6:	bc08      	pop	{r3}
    abd8:	469e      	mov	lr, r3
    abda:	4770      	bx	lr

0000abdc <__fini_array_start>:
    abdc:	000000b5 	.word	0x000000b5
