$date
	Thu Sep 20 16:16:10 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_2_1mux $end
$var wire 1 ! w $end
$var reg 1 " abit $end
$var reg 1 # bbit $end
$var reg 1 $ sel $end
$scope module obj $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 % gnd $end
$var wire 1 $ s $end
$var wire 1 & vdd $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
z(
1'
1&
0%
0$
0#
0"
0!
$end
#10
1#
#20
1!
0#
1"
#30
1#
#40
1(
0)
0#
0"
z'
0!
1$
#50
1"
#60
1!
z)
1#
0"
#70
1"
#90
