{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677016859235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677016859236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 14:00:57 2023 " "Processing started: Tue Feb 21 14:00:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677016859236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677016859236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEC374Verilog -c ELEC374Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374Verilog -c ELEC374Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677016859236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1677016859903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_add_half.v 0 0 " "Found 0 design units, including 0 entities, in source file t_add_half.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016859993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_rca_32 " "Found entity 1: sub_rca_32" {  } { { "sub_rca_32.v" "" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32_bits " "Found entity 1: reg_32_bits" {  } { { "reg_32_bits.v" "" { Text "C:/altera/Verilog Proj 374/reg_32_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_to_1 " "Found entity 1: mux_32_to_1" {  } { { "mux_32_to_1.v" "" { Text "C:/altera/Verilog Proj 374/mux_32_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.v" "" { Text "C:/altera/Verilog Proj 374/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/altera/Verilog Proj 374/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860028 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "encoder_8_3.v(11) " "Verilog HDL warning at encoder_8_3.v(11): extended using \"x\" or \"z\"" {  } { { "encoder_8_3.v" "" { Text "C:/altera/Verilog Proj 374/encoder_8_3.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1677016860034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_8_3.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_8_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_8_3 " "Found entity 1: encoder_8_3" {  } { { "encoder_8_3.v" "" { Text "C:/altera/Verilog Proj 374/encoder_8_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/altera/Verilog Proj 374/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32.v 0 0 " "Found 0 design units, including 0 entities, in source file cla_32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_mult_32.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_mult_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Mult_32 " "Found entity 1: Booth_Mult_32" {  } { { "Booth_Mult_32.v" "" { Text "C:/altera/Verilog Proj 374/Booth_Mult_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860057 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(58) " "Verilog HDL information at and_tb.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/altera/Verilog Proj 374/and_tb.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677016860062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/altera/Verilog Proj 374/and_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/Verilog Proj 374/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_32 " "Found entity 1: Add_rca_32" {  } { { "Add_rca_32.v" "" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_16.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_16 " "Found entity 1: Add_rca_16" {  } { { "Add_rca_16.v" "" { Text "C:/altera/Verilog Proj 374/Add_rca_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_4 " "Found entity 1: Add_rca_4" {  } { { "Add_rca_4.v" "" { Text "C:/altera/Verilog Proj 374/Add_rca_4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_half.v 1 1 " "Found 1 design units, including 1 entities, in source file add_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_half " "Found entity 1: Add_half" {  } { { "Add_half.v" "" { Text "C:/altera/Verilog Proj 374/Add_half.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_full.v 1 1 " "Found 1 design units, including 1 entities, in source file add_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_full " "Found entity 1: Add_full" {  } { { "Add_full.v" "" { Text "C:/altera/Verilog Proj 374/Add_full.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677016860095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677016860095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Outport_Output cpu.v(149) " "Verilog HDL Implicit Net warning at cpu.v(149): created implicit net for \"Outport_Output\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016860095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677016860163 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_enableIn cpu.v(27) " "Verilog HDL warning at cpu.v(27): object R_enableIn used but never assigned" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1677016860167 "|cpu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "enableR_IR cpu.v(30) " "Verilog HDL warning at cpu.v(30): object enableR_IR used but never assigned" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1677016860167 "|cpu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Rout_IR cpu.v(31) " "Verilog HDL warning at cpu.v(31): object Rout_IR used but never assigned" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1677016860167 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rout cpu.v(32) " "Verilog HDL or VHDL warning at cpu.v(32): object \"Rout\" assigned a value but never read" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1677016860167 "|cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_enableIn 0 cpu.v(27) " "Net \"R_enableIn\" at cpu.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1677016860167 "|cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "enableR_IR 0 cpu.v(30) " "Net \"enableR_IR\" at cpu.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1677016860167 "|cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outport_Output cpu.v(5) " "Output port \"outport_Output\" at cpu.v(5) has no driver" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677016860167 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32_bits reg_32_bits:R0 " "Elaborating entity \"reg_32_bits\" for hierarchy \"reg_32_bits:R0\"" {  } { { "cpu.v" "R0" { Text "C:/altera/Verilog Proj 374/cpu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677016860170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:MDMux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:MDMux\"" {  } { { "cpu.v" "MDMux" { Text "C:/altera/Verilog Proj 374/cpu.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677016860209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 encoder_32_to_5:busEncoder " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"encoder_32_to_5:busEncoder\"" {  } { { "cpu.v" "busEncoder" { Text "C:/altera/Verilog Proj 374/cpu.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677016860220 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "encoderOutput encoder_32_to_5.v(31) " "Verilog HDL Always Construct warning at encoder_32_to_5.v(31): inferring latch(es) for variable \"encoderOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677016860221 "|cpu|encoder_32_to_5:busEncoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoderOutput\[0\] encoder_32_to_5.v(33) " "Inferred latch for \"encoderOutput\[0\]\" at encoder_32_to_5.v(33)" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677016860221 "|cpu|encoder_32_to_5:busEncoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoderOutput\[1\] encoder_32_to_5.v(33) " "Inferred latch for \"encoderOutput\[1\]\" at encoder_32_to_5.v(33)" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677016860221 "|cpu|encoder_32_to_5:busEncoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoderOutput\[2\] encoder_32_to_5.v(33) " "Inferred latch for \"encoderOutput\[2\]\" at encoder_32_to_5.v(33)" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677016860222 "|cpu|encoder_32_to_5:busEncoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoderOutput\[3\] encoder_32_to_5.v(33) " "Inferred latch for \"encoderOutput\[3\]\" at encoder_32_to_5.v(33)" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677016860222 "|cpu|encoder_32_to_5:busEncoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoderOutput\[4\] encoder_32_to_5.v(33) " "Inferred latch for \"encoderOutput\[4\]\" at encoder_32_to_5.v(33)" {  } { { "encoder_32_to_5.v" "" { Text "C:/altera/Verilog Proj 374/encoder_32_to_5.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677016860222 "|cpu|encoder_32_to_5:busEncoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_to_1 mux_32_to_1:BusMultiplexer " "Elaborating entity \"mux_32_to_1\" for hierarchy \"mux_32_to_1:BusMultiplexer\"" {  } { { "cpu.v" "BusMultiplexer" { Text "C:/altera/Verilog Proj 374/cpu.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677016860224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MY_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MY_ALU\"" {  } { { "cpu.v" "MY_ALU" { Text "C:/altera/Verilog Proj 374/cpu.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677016860231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_32 ALU:MY_ALU\|Add_rca_32:my_32_add " "Elaborating entity \"Add_rca_32\" for hierarchy \"ALU:MY_ALU\|Add_rca_32:my_32_add\"" {  } { { "ALU.v" "my_32_add" { Text "C:/altera/Verilog Proj 374/ALU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677016860236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_16 ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1 " "Elaborating entity \"Add_rca_16\" for hierarchy \"ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1\"" {  } { { "Add_rca_32.v" "M1" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677016860240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_4 ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1\|Add_rca_4:M1 " "Elaborating entity \"Add_rca_4\" for hierarchy \"ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1\|Add_rca_4:M1\"" {  } { { "Add_rca_16.v" "M1" { Text "C:/altera/Verilog Proj 374/Add_rca_16.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677016860245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_full ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1 " "Elaborating entity \"Add_full\" for hierarchy \"ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\"" {  } { { "Add_rca_4.v" "M1" { Text "C:/altera/Verilog Proj 374/Add_rca_4.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677016860249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_half ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\|Add_half:M1 " "Elaborating entity \"Add_half\" for hierarchy \"ALU:MY_ALU\|Add_rca_32:my_32_add\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\|Add_half:M1\"" {  } { { "Add_full.v" "M1" { Text "C:/altera/Verilog Proj 374/Add_full.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677016860253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_rca_32 ALU:MY_ALU\|sub_rca_32:my_32_sub " "Elaborating entity \"sub_rca_32\" for hierarchy \"ALU:MY_ALU\|sub_rca_32:my_32_sub\"" {  } { { "ALU.v" "my_32_sub" { Text "C:/altera/Verilog Proj 374/ALU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677016860449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth_Mult_32 ALU:MY_ALU\|Booth_Mult_32:my_32_mult " "Elaborating entity \"Booth_Mult_32\" for hierarchy \"ALU:MY_ALU\|Booth_Mult_32:my_32_mult\"" {  } { { "ALU.v" "my_32_mult" { Text "C:/altera/Verilog Proj 374/ALU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677016860654 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_in Booth_Mult_32.v(4) " "Verilog HDL or VHDL warning at Booth_Mult_32.v(4): object \"c_in\" assigned a value but never read" {  } { { "Booth_Mult_32.v" "" { Text "C:/altera/Verilog Proj 374/Booth_Mult_32.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1677016860654 "|cpu|ALU:MY_ALU|Booth_Mult_32:my_32_mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_reg Booth_Mult_32.v(5) " "Verilog HDL or VHDL warning at Booth_Mult_32.v(5): object \"c_reg\" assigned a value but never read" {  } { { "Booth_Mult_32.v" "" { Text "C:/altera/Verilog Proj 374/Booth_Mult_32.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1677016860654 "|cpu|ALU:MY_ALU|Booth_Mult_32:my_32_mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider ALU:MY_ALU\|divider:my_32_divider " "Elaborating entity \"divider\" for hierarchy \"ALU:MY_ALU\|divider:my_32_divider\"" {  } { { "ALU.v" "my_32_divider" { Text "C:/altera/Verilog Proj 374/ALU.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677016860689 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[31\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[31\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[31\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[30\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[30\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[30\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[29\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[29\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[29\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[28\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[28\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[28\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[27\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[27\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[27\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[26\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[26\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[26\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[25\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[25\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[25\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[24\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[24\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[24\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[23\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[23\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[23\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[22\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[22\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[22\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[21\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[21\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[21\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[20\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[20\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[20\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[19\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[19\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[19\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[18\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[18\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[18\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[17\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[17\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[17\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[16\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[16\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[16\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[15\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[15\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[15\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[14\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[14\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[14\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[13\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[13\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[13\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[12\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[12\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[12\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[11\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[11\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[11\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[10\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[10\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[10\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[9\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[9\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[9\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[8\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[8\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[8\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[7\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[7\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[7\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[6\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[6\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[6\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[5\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[5\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[5\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[4\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[4\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[4\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[3\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[3\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[3\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[2\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[2\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[2\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[1\] " "Net \"ALU:MY_ALU\|sub_rca_32:my_32_sub\|c_in16\[1\]\" is missing source, defaulting to GND" {  } { { "sub_rca_32.v" "c_in16\[1\]" { Text "C:/altera/Verilog Proj 374/sub_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860842 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[31\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[31\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[31\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[30\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[30\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[30\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[29\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[29\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[29\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[28\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[28\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[28\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[27\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[27\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[27\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[26\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[26\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[26\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[25\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[25\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[25\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[24\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[24\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[24\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[23\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[23\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[23\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[22\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[22\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[22\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[21\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[21\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[21\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[20\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[20\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[20\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[19\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[19\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[19\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[18\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[18\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[18\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[17\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[17\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[17\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[16\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[16\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[16\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[15\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[15\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[15\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[14\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[14\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[14\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[13\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[13\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[13\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[12\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[12\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[12\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[11\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[11\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[11\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[10\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[10\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[10\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[9\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[9\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[9\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[8\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[8\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[8\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[7\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[7\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[7\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[6\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[6\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[6\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[5\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[5\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[5\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[4\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[4\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[4\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[3\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[3\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[3\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[2\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[2\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[2\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[1\] " "Net \"ALU:MY_ALU\|Add_rca_32:my_32_add\|c_in16\[1\]\" is missing source, defaulting to GND" {  } { { "Add_rca_32.v" "c_in16\[1\]" { Text "C:/altera/Verilog Proj 374/Add_rca_32.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860849 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[31\] " "Net \"ALU:MY_ALU\|carry\[31\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[31\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[30\] " "Net \"ALU:MY_ALU\|carry\[30\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[30\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[29\] " "Net \"ALU:MY_ALU\|carry\[29\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[29\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[28\] " "Net \"ALU:MY_ALU\|carry\[28\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[28\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[27\] " "Net \"ALU:MY_ALU\|carry\[27\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[27\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[26\] " "Net \"ALU:MY_ALU\|carry\[26\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[26\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[25\] " "Net \"ALU:MY_ALU\|carry\[25\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[25\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[24\] " "Net \"ALU:MY_ALU\|carry\[24\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[24\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[23\] " "Net \"ALU:MY_ALU\|carry\[23\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[23\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[22\] " "Net \"ALU:MY_ALU\|carry\[22\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[22\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[21\] " "Net \"ALU:MY_ALU\|carry\[21\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[21\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[20\] " "Net \"ALU:MY_ALU\|carry\[20\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[20\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[19\] " "Net \"ALU:MY_ALU\|carry\[19\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[19\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[18\] " "Net \"ALU:MY_ALU\|carry\[18\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[18\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[17\] " "Net \"ALU:MY_ALU\|carry\[17\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[17\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[16\] " "Net \"ALU:MY_ALU\|carry\[16\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[16\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[15\] " "Net \"ALU:MY_ALU\|carry\[15\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[15\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[14\] " "Net \"ALU:MY_ALU\|carry\[14\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[14\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[13\] " "Net \"ALU:MY_ALU\|carry\[13\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[13\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[12\] " "Net \"ALU:MY_ALU\|carry\[12\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[12\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[11\] " "Net \"ALU:MY_ALU\|carry\[11\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[11\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[10\] " "Net \"ALU:MY_ALU\|carry\[10\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[10\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[9\] " "Net \"ALU:MY_ALU\|carry\[9\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[9\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[8\] " "Net \"ALU:MY_ALU\|carry\[8\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[8\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[7\] " "Net \"ALU:MY_ALU\|carry\[7\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[7\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[6\] " "Net \"ALU:MY_ALU\|carry\[6\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[6\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[5\] " "Net \"ALU:MY_ALU\|carry\[5\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[5\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[4\] " "Net \"ALU:MY_ALU\|carry\[4\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[4\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[3\] " "Net \"ALU:MY_ALU\|carry\[3\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[3\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[2\] " "Net \"ALU:MY_ALU\|carry\[2\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[2\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:MY_ALU\|carry\[1\] " "Net \"ALU:MY_ALU\|carry\[1\]\" is missing source, defaulting to GND" {  } { { "ALU.v" "carry\[1\]" { Text "C:/altera/Verilog Proj 374/ALU.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1677016860851 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1677016861839 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[0\] GND " "Pin \"bus_contents\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[1\] GND " "Pin \"bus_contents\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[2\] GND " "Pin \"bus_contents\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[3\] GND " "Pin \"bus_contents\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[4\] GND " "Pin \"bus_contents\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[5\] GND " "Pin \"bus_contents\[5\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[6\] GND " "Pin \"bus_contents\[6\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[7\] GND " "Pin \"bus_contents\[7\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[8\] GND " "Pin \"bus_contents\[8\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[9\] GND " "Pin \"bus_contents\[9\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[10\] GND " "Pin \"bus_contents\[10\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[11\] GND " "Pin \"bus_contents\[11\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[12\] GND " "Pin \"bus_contents\[12\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[13\] GND " "Pin \"bus_contents\[13\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[14\] GND " "Pin \"bus_contents\[14\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[15\] GND " "Pin \"bus_contents\[15\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[16\] GND " "Pin \"bus_contents\[16\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[17\] GND " "Pin \"bus_contents\[17\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[18\] GND " "Pin \"bus_contents\[18\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[19\] GND " "Pin \"bus_contents\[19\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[20\] GND " "Pin \"bus_contents\[20\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[21\] GND " "Pin \"bus_contents\[21\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[22\] GND " "Pin \"bus_contents\[22\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[23\] GND " "Pin \"bus_contents\[23\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[24\] GND " "Pin \"bus_contents\[24\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[25\] GND " "Pin \"bus_contents\[25\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[26\] GND " "Pin \"bus_contents\[26\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[27\] GND " "Pin \"bus_contents\[27\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[28\] GND " "Pin \"bus_contents\[28\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[29\] GND " "Pin \"bus_contents\[29\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[30\] GND " "Pin \"bus_contents\[30\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_contents\[31\] GND " "Pin \"bus_contents\[31\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|bus_contents[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[0\] GND " "Pin \"outport_Output\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[1\] GND " "Pin \"outport_Output\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[2\] GND " "Pin \"outport_Output\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[3\] GND " "Pin \"outport_Output\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[4\] GND " "Pin \"outport_Output\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[5\] GND " "Pin \"outport_Output\[5\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[6\] GND " "Pin \"outport_Output\[6\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[7\] GND " "Pin \"outport_Output\[7\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[8\] GND " "Pin \"outport_Output\[8\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[9\] GND " "Pin \"outport_Output\[9\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[10\] GND " "Pin \"outport_Output\[10\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[11\] GND " "Pin \"outport_Output\[11\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[12\] GND " "Pin \"outport_Output\[12\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[13\] GND " "Pin \"outport_Output\[13\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[14\] GND " "Pin \"outport_Output\[14\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[15\] GND " "Pin \"outport_Output\[15\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[16\] GND " "Pin \"outport_Output\[16\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[17\] GND " "Pin \"outport_Output\[17\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[18\] GND " "Pin \"outport_Output\[18\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[19\] GND " "Pin \"outport_Output\[19\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[20\] GND " "Pin \"outport_Output\[20\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[21\] GND " "Pin \"outport_Output\[21\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[22\] GND " "Pin \"outport_Output\[22\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[23\] GND " "Pin \"outport_Output\[23\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[24\] GND " "Pin \"outport_Output\[24\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[25\] GND " "Pin \"outport_Output\[25\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[26\] GND " "Pin \"outport_Output\[26\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[27\] GND " "Pin \"outport_Output\[27\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[28\] GND " "Pin \"outport_Output\[28\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[29\] GND " "Pin \"outport_Output\[29\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[30\] GND " "Pin \"outport_Output\[30\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_Output\[31\] GND " "Pin \"outport_Output\[31\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|outport_Output[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operation\[0\] GND " "Pin \"operation\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|operation[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operation\[1\] GND " "Pin \"operation\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|operation[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operation\[2\] GND " "Pin \"operation\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|operation[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operation\[3\] GND " "Pin \"operation\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|operation[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operation\[4\] GND " "Pin \"operation\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|operation[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operation\[5\] GND " "Pin \"operation\[5\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677016861857 "|cpu|operation[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1677016861857 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "742 " "742 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1677016861870 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/Verilog Proj 374/output_files/ELEC374Verilog.map.smsg " "Generated suppressed messages file C:/altera/Verilog Proj 374/output_files/ELEC374Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677016862281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677016862397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862397 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "No output dependent on input pin \"clr\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|clr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "stop " "No output dependent on input pin \"stop\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|stop"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[0\] " "No output dependent on input pin \"bus_Signal\[0\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[1\] " "No output dependent on input pin \"bus_Signal\[1\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[2\] " "No output dependent on input pin \"bus_Signal\[2\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[3\] " "No output dependent on input pin \"bus_Signal\[3\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[4\] " "No output dependent on input pin \"bus_Signal\[4\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[5\] " "No output dependent on input pin \"bus_Signal\[5\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[6\] " "No output dependent on input pin \"bus_Signal\[6\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[7\] " "No output dependent on input pin \"bus_Signal\[7\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[8\] " "No output dependent on input pin \"bus_Signal\[8\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[9\] " "No output dependent on input pin \"bus_Signal\[9\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[10\] " "No output dependent on input pin \"bus_Signal\[10\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[11\] " "No output dependent on input pin \"bus_Signal\[11\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[12\] " "No output dependent on input pin \"bus_Signal\[12\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[13\] " "No output dependent on input pin \"bus_Signal\[13\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[14\] " "No output dependent on input pin \"bus_Signal\[14\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[15\] " "No output dependent on input pin \"bus_Signal\[15\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[16\] " "No output dependent on input pin \"bus_Signal\[16\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[17\] " "No output dependent on input pin \"bus_Signal\[17\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[18\] " "No output dependent on input pin \"bus_Signal\[18\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[19\] " "No output dependent on input pin \"bus_Signal\[19\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[20\] " "No output dependent on input pin \"bus_Signal\[20\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[21\] " "No output dependent on input pin \"bus_Signal\[21\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[22\] " "No output dependent on input pin \"bus_Signal\[22\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[23\] " "No output dependent on input pin \"bus_Signal\[23\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[24\] " "No output dependent on input pin \"bus_Signal\[24\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[25\] " "No output dependent on input pin \"bus_Signal\[25\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[26\] " "No output dependent on input pin \"bus_Signal\[26\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[27\] " "No output dependent on input pin \"bus_Signal\[27\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[28\] " "No output dependent on input pin \"bus_Signal\[28\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[29\] " "No output dependent on input pin \"bus_Signal\[29\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[30\] " "No output dependent on input pin \"bus_Signal\[30\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_Signal\[31\] " "No output dependent on input pin \"bus_Signal\[31\]\"" {  } { { "cpu.v" "" { Text "C:/altera/Verilog Proj 374/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677016862453 "|cpu|bus_Signal[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677016862453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677016862455 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677016862455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677016862455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677016862493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 14:01:02 2023 " "Processing ended: Tue Feb 21 14:01:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677016862493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677016862493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677016862493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677016862493 ""}
