#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 23 21:55:14 2024
# Process ID: 18852
# Current directory: C:/Users/86158/Desktop/数字逻辑作业/作业答案/《数字逻辑》第4次实验（答案）/EGO1_3/example_5_3_EGO1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25508 C:\Users\86158\Desktop\数字逻辑作业\作业答案\《数字逻辑》第4次实验（答案）\EGO1_3\example_5_3_EGO1\example_5_3_EGO1.xpr
# Log file: C:/Users/86158/Desktop/数字逻辑作业/作业答案/《数字逻辑》第4次实验（答案）/EGO1_3/example_5_3_EGO1/vivado.log
# Journal file: C:/Users/86158/Desktop/数字逻辑作业/作业答案/《数字逻辑》第4次实验（答案）/EGO1_3/example_5_3_EGO1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86158/Desktop/数字逻辑作业/作业答案/《数字逻辑》第4次实验（答案）/EGO1_3/example_5_3_EGO1/example_5_3_EGO1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/86158/Desktop/数字逻辑作业/作业答案/《数字逻辑》第4次实验（答案）/EGO1_3/example_5_3_EGO1'
INFO: [Project 1-313] Project file moved from 'C:/DigitalLogic/EGO1/example_5_3_EGO1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86158/Desktop/数字逻辑作业/作业答案/《数字逻辑》第4次实验（答案）/EGO1_3/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'example_5_3_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86158/Desktop/数字逻辑作业/作业答案/《数字逻辑》第4次实验（答案）/EGO1_3/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj example_5_3_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/数字逻辑作业/作业答案/《数字逻辑》第4次实验（答案）/EGO1_3/example_5_3_EGO1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-311] analyzing module nand_gate
INFO: [VRFC 10-311] analyzing module d_flip_flop
INFO: [VRFC 10-311] analyzing module example_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/数字逻辑作业/作业答案/《数字逻辑》第4次实验（答案）/EGO1_3/example_5_3_sim_EGO1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_5_3_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/数字逻辑作业/作业答案/《数字逻辑》第4次实验（答案）/EGO1_3/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86158/Desktop/数字逻辑作业/作业答案/《数字逻辑》第4次实验（答案）/EGO1_3/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim'
"xelab -wto 525094cd183944c9b072bc994eafb02f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_sim_behav xil_defaultlib.example_5_3_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 525094cd183944c9b072bc994eafb02f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_sim_behav xil_defaultlib.example_5_3_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.nand_gate
Compiling module xil_defaultlib.d_flip_flop
Compiling module xil_defaultlib.example_5_3
Compiling module xil_defaultlib.example_5_3_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot example_5_3_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/86158/Desktop/数字逻辑作业/作业答案/《数字逻辑》第4次实验（答案）/EGO1_3/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim/xsim.dir/example_5_3_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 23 22:00:08 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 811.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86158/Desktop/数字逻辑作业/作业答案/《数字逻辑》第4次实验（答案）/EGO1_3/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "example_5_3_sim_behav -key {Behavioral:sim_1:Functional:example_5_3_sim} -tclbatch {example_5_3_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source example_5_3_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'example_5_3_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 841.516 ; gain = 30.172
restart
INFO: [Simtcl 6-17] Simulation restarted
run 120 ns
run 120 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 22:07:22 2024...
