// Seed: 105471489
module module_0;
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input wire id_4,
    input tri id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output tri0 id_10,
    output wand id_11
);
  id_13 :
  assert property (@(posedge 1'b0) id_2)
  else $display(id_8 ^ 1'b0, 1);
  module_0 modCall_1 ();
  assign id_7 = id_9;
  tri0 id_14 = id_14 || 1 || 1;
endmodule
