git clone --depth 1 --no-tags https://github.com/cheee123/CNN-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746147805
git clone --depth 1 --no-tags https://github.com/YnuGuoLab/DATE_FPGA_Approx_Mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740488396
git clone --depth 1 --no-tags https://github.com/gaurav136/Pathfinder-Robot-with-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743497037
git clone --depth 1 --no-tags https://github.com/os-fpga/FPGA_PRIMITIVES_MODELS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741858665
git clone --depth 1 --no-tags https://github.com/HB2102/Micro-Hardware-Implementation-of-Logic-Microoperations-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744753635
git clone --depth 1 --no-tags https://github.com/SkyWhite2295/23_Design-of-Digital-Logic-Circuits-Based-on-Verilog-Hardware-Description-Language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747096330
git clone --depth 1 --no-tags https://github.com/WTrenyer/-artix7_uart_file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741475070
git clone --depth 1 --no-tags https://github.com/asimkhan8107/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742419173
git clone --depth 1 --no-tags https://github.com/SkyWhite2295/23_VerilogHDL-32-bits-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747236843
git clone --depth 1 --no-tags https://github.com/Shwetank96/Digital_Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745046744
git clone --depth 1 --no-tags https://github.com/JRJittu/Ring-and-Johnson-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745070868
git clone --depth 1 --no-tags https://github.com/asreed666/thursdayVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748259763
git clone --depth 1 --no-tags https://github.com/os-fpga/Raptor_Tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744691516
git clone --depth 1 --no-tags https://github.com/ybhphoenix/A_Low_latency_A2B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740080059
git clone --depth 1 --no-tags https://github.com/Diskard/FPGA_Music_Player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746589030
git clone --depth 1 --no-tags https://github.com/suhasbv/Router-1x3-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741475140
git clone --depth 1 --no-tags https://github.com/JanCCruzSoto/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739884261
git clone --depth 1 --no-tags https://github.com/HB2102/Computer-Architecture-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744761680
git clone --depth 1 --no-tags https://github.com/elafatal/jk-flip-flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743741993
git clone --depth 1 --no-tags https://github.com/himanshu1308/PS_PL_Templates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745521001
git clone --depth 1 --no-tags https://github.com/nhchung11/I2C-APB-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741809563
git clone --depth 1 --no-tags https://github.com/HB2102/Arithmetic-Circuit-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744749044
git clone --depth 1 --no-tags https://github.com/HB2102/Arithnetic-Logic-Shift-Unit-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744758101
git clone --depth 1 --no-tags https://github.com/elafatal/T-flip-flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743743831
git clone --depth 1 --no-tags https://github.com/pietrea2/7400-Series-IC-And-Transistor-Digital-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746952177
git clone --depth 1 --no-tags https://github.com/MahdiHaeri/Logic_Circuit_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746470410
git clone --depth 1 --no-tags https://github.com/pietrea2/8-Bit-Breadboard-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747451811
git clone --depth 1 --no-tags https://github.com/Chihan-Zheng/AHB2APB_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744801904
git clone --depth 1 --no-tags https://github.com/p810105b/ICDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746830747
git clone --depth 1 --no-tags https://github.com/qulad/simple-8-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742090418
git clone --depth 1 --no-tags https://github.com/Dianne722/temp-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743455914
git clone --depth 1 --no-tags https://github.com/tylkostudent/PBL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740400739
git clone --depth 1 --no-tags https://github.com/visaladi/Risc-32-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746103961
git clone --depth 1 --no-tags https://github.com/italown/IF674-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744162422
git clone --depth 1 --no-tags https://github.com/adervay1/BCIM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739950449
git clone --depth 1 --no-tags https://github.com/ArrowElectronics/ghrd-socfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744996289
git clone --depth 1 --no-tags https://github.com/HB2102/T-Flip-Flop-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743762608
git clone --depth 1 --no-tags https://github.com/HB2102/Bus-Input-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744760573
git clone --depth 1 --no-tags https://github.com/Labourguignonn/CPU-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741500010
git clone --depth 1 --no-tags https://github.com/TONYHEGUAGUA/CPU-ON-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745003199
git clone --depth 1 --no-tags https://github.com/yangbright-2001/5-stage-pipelined-CPU-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739726833
git clone --depth 1 --no-tags https://github.com/YukiJuda111/Arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742880919
git clone --depth 1 --no-tags https://github.com/rishabh4749/Serial_Peripheral_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743176670
git clone --depth 1 --no-tags https://github.com/pudaykiran07/75daysRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746793448
git clone --depth 1 --no-tags https://github.com/hvdanyan/CPU-ON-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745946301
git clone --depth 1 --no-tags https://github.com/elafatal/ALU-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743744521
git clone --depth 1 --no-tags https://github.com/HB2102/JK-Flip-Flop-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743761206
git clone --depth 1 --no-tags https://github.com/luis-fk/Laboratorio-Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745742033
git clone --depth 1 --no-tags https://github.com/luminousleek/fyp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740808297
git clone --depth 1 --no-tags https://github.com/NaClCode/whut_digit_logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744021562
git clone --depth 1 --no-tags https://github.com/chanchaltiwari01/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744658459
git clone --depth 1 --no-tags https://github.com/npz7yyk/2PGreedySnake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742313355
git clone --depth 1 --no-tags https://github.com/SyedMisbahUrRehman/RISCV-PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742855275
git clone --depth 1 --no-tags https://github.com/v5run/DE1-SoC-ComboLock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742601800
git clone --depth 1 --no-tags https://github.com/mattgirard/374.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748380818
git clone --depth 1 --no-tags https://github.com/Revenantx86/uart_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740639837
git clone --depth 1 --no-tags https://github.com/Aggerio/Verilog-Code-Dump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744083002
git clone --depth 1 --no-tags https://github.com/nycu-caslab/CO2024_source.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743986346
git clone --depth 1 --no-tags https://github.com/shalan/TinyPDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739742332
git clone --depth 1 --no-tags https://github.com/146snk/FYP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744320919
git clone --depth 1 --no-tags https://github.com/WangXinTong1202/RISC-V-pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748064516
git clone --depth 1 --no-tags https://github.com/ivansamardzic/CPUDesignProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746823915
git clone --depth 1 --no-tags https://github.com/Metaphysicist0/RISC-V-Verilog-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740306615
git clone --depth 1 --no-tags https://github.com/ayaDahbour/Courses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745638585
git clone --depth 1 --no-tags https://github.com/Coloquinte/locked-tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744946573
git clone --depth 1 --no-tags https://github.com/xie-1399/ICTools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741753296
git clone --depth 1 --no-tags https://github.com/mostafa-kermaninia/Accelerator-for-calculation-of-cos-x-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741938076
git clone --depth 1 --no-tags https://github.com/stringzc/CPUS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743330588
git clone --depth 1 --no-tags https://github.com/elafatal/Arithmetic-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743872522
git clone --depth 1 --no-tags https://github.com/Sgnza/HDL-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742503443
git clone --depth 1 --no-tags https://github.com/Ajeet-18/Computer-Organisation-and-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747740731
git clone --depth 1 --no-tags https://github.com/M-Burenzaya/RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745885232
git clone --depth 1 --no-tags https://github.com/SathwikChivukula/openlaneapbmaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740846586
git clone --depth 1 --no-tags https://github.com/FaisalShahkar/Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745463488
git clone --depth 1 --no-tags https://github.com/ESN2024/FAUGERE_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744010856
git clone --depth 1 --no-tags https://github.com/ESN2024/DESFRICHES-DORIA_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740923322
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/ChipDev-Second-Largest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746637584
git clone --depth 1 --no-tags https://github.com/solor-wind/BUAA_CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741373182
git clone --depth 1 --no-tags https://github.com/lesc-ufv/RISC-V-Trojan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746419127
git clone --depth 1 --no-tags https://github.com/kaneflores/Virtual-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746994673
git clone --depth 1 --no-tags https://github.com/mahallawy1/EDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747164788
git clone --depth 1 --no-tags https://github.com/mj1069/xor-puf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747175985
git clone --depth 1 --no-tags https://github.com/bquoc1010/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746602886
git clone --depth 1 --no-tags https://github.com/Niyathi3011/Lab01-ClocksAndTestBenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742178099
git clone --depth 1 --no-tags https://github.com/LucasLan666666/USTC-VLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746275919
git clone --depth 1 --no-tags https://github.com/Nevanp/EE465.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747428434
git clone --depth 1 --no-tags https://github.com/jakos260/WdPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745545459
git clone --depth 1 --no-tags https://github.com/kiran-vuksanaj/ov5640-probe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740736338
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_sensor_emu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742223530
git clone --depth 1 --no-tags https://github.com/hasankuspinar/DigiHockey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739842091
git clone --depth 1 --no-tags https://github.com/KennythK/FSM-with-Seven-Segment-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740529857
git clone --depth 1 --no-tags https://github.com/waelmarwan7/PIC_PROJECT_CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740178230
git clone --depth 1 --no-tags https://github.com/mohamed1yousef/Verilog-project-add-3-numbers-each-one-4bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740206994
git clone --depth 1 --no-tags https://github.com/ptchan/Integrated-Circuit-Design-Project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740770474
git clone --depth 1 --no-tags https://github.com/haibao0920/NCNU-project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740800428
