//--------------------------------------------------------------------------------
// Auto-generated by Migen (--------) & LiteX (b1a1e5e2) on 2019-12-14 09:26:32
//--------------------------------------------------------------------------------
module top(
	output reg user_led,
	(* keep *)	input clk50
);

reg [31:0] counter = 32'd0;
wire sys_clk;
wire sys_rst;
wire por_clk;
reg alteraquartustoolchain_int_rst = 1'd1;

assign sys_clk = clk50;
assign por_clk = clk50;
assign sys_rst = alteraquartustoolchain_int_rst;

always @(posedge por_clk) begin
	alteraquartustoolchain_int_rst <= 1'd0;
end

always @(posedge sys_clk) begin
	counter <= (counter + 1'd1);
	if ((counter == 26'd49999999)) begin
		counter <= 1'd0;
		user_led <= (~user_led);
	end
	if (sys_rst) begin
		user_led <= 1'd0;
		counter <= 32'd0;
	end
end

endmodule
