read -sv run_verilog_mid/adder_32b_9_81_5a1271f912916831e51b1cc4f9942f88.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_81_5a1271f912916831e51b1cc4f9942f88_yosys.v
