Release 12.4 Drc M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Mon Nov 11 22:41:06 2013

drc -z system.ncd system.pcf

WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/
   BRANCH_TARGET_BUFFER/Mram_REGS1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM1
   3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM2
   1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM2
   4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM2
   0_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM1
   9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM1
   8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM1
   7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM3
   7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM3
   8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM4
   0_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM3
   9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM1
   2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM9
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM2
   6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM2
   7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM1
   6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM2
   3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM2
   2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM1
   5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/
   BRANCH_TARGET_BUFFER/Mram_REGS2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM5
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM6
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM4
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM2
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM8
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM7
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM3
   5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM3
   2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM3
   4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM3
   3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM3
   6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM2
   5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM2
   8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM1
   4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM1
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM3
   0_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM1
   1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM1
   0_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM3
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM2
   9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <plprocessor_0/plprocessor_0/USER_LOGIC_I/TDT4255_TOPLEVEL/DATA_MEM/Mram_MEM3
   1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
DRC detected 0 errors and 60 warnings.  Please see the previously displayed
individual error or warning messages for more details.
