$date
	Fri Mar 05 06:39:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$scope module f $end
$var wire 1 ! c $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 $ z $end
$var wire 1 % tc $end
$var wire 1 & s $end
$var wire 1 ' hs $end
$var wire 1 ( hc $end
$scope module ha1 $end
$var wire 1 ( c $end
$var wire 1 ' s $end
$var wire 1 " x $end
$var wire 1 # y $end
$upscope $end
$scope module ha2 $end
$var wire 1 % c $end
$var wire 1 & s $end
$var wire 1 ' x $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#50
0!
0&
0%
0'
0(
0$
0#
0"
#100
1&
1$
#150
1'
0$
1#
#200
1!
0&
1%
1$
#250
0!
1&
0%
0$
0#
1"
#300
1!
0&
1%
1$
#350
0%
0'
1(
0$
1#
#400
1&
1$
#450
