#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Dec  4 11:29:02 2024
# Process ID: 3452
# Current directory: R:/Desktop/SED2/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6596 R:\Desktop\SED2\VGA\VGA.xpr
# Log file: R:/Desktop/SED2/VGA/vivado.log
# Journal file: R:/Desktop/SED2/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project R:/Desktop/SED2/VGA/VGA.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'R:/Desktop/SED2/VGA/VGA.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1109.477 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Top_VGA
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1507.309 ; gain = 248.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_VGA' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:50]
	Parameter CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter CLK_MULTIPLY bound to: 8 - type: integer 
	Parameter CLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DIV bound to: 8 - type: integer 
	Parameter CLKOUT1_DIV bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'clock_gen' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:34' bound to instance 'PLL' of component 'clock_gen' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:295]
INFO: [Synth 8-638] synthesizing module 'clock_gen' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:50]
	Parameter CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter CLK_MULTIPLY bound to: 8 - type: integer 
	Parameter CLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DIV bound to: 8 - type: integer 
	Parameter CLKOUT1_DIV bound to: 40 - type: integer 
INFO: [Synth 8-113] binding component instance 'clk0buf' to cell 'BUFG' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:60]
INFO: [Synth 8-113] binding component instance 'clk1buf' to cell 'BUFG' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:61]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'clock' to cell 'PLLE2_BASE' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'clock_gen' (1#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:50]
INFO: [Synth 8-3491] module 'sync_vga' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:34' bound to instance 'SYNCVGA' of component 'sync_vga' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:305]
INFO: [Synth 8-638] synthesizing module 'sync_vga' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:47]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 800 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 800 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down' (2#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 525 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized1' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized1' (2#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'sync_vga' (3#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:47]
INFO: [Synth 8-3491] module 'pinta_barras' declared at 'R:/Desktop/SED2/VGA/pinta_barras.vhd:13' bound to instance 'PINTAc' of component 'pinta_barras' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:319]
INFO: [Synth 8-638] synthesizing module 'pinta_barras' [R:/Desktop/SED2/VGA/pinta_barras.vhd:43]
WARNING: [Synth 8-614] signal 'dinMapaGreen' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'dinMapa' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'dinMapaBlue' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'ScolsBitmas' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'pacman_col' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'SfilsBitmas' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'pacman_fila' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'btns' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'dinb' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'ScolsBitmenos' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'SfilsBitmenos' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'ghost_col' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'ghost_fila' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'ding' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
WARNING: [Synth 8-614] signal 'dinr' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'pinta_barras' (4#1) [R:/Desktop/SED2/VGA/pinta_barras.vhd:43]
	Parameter SERIES6 bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'hdmi_rgb2tmds' declared at 'R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:4' bound to instance 'HDMI' of component 'hdmi_rgb2tmds' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:349]
INFO: [Synth 8-638] synthesizing module 'hdmi_rgb2tmds' [R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:28]
	Parameter SERIES6 bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'hdmi_tmds_encoder' [R:/Desktop/SED2/VGA/hdmi_tmds_encoder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'hdmi_tmds_encoder' (5#1) [R:/Desktop/SED2/VGA/hdmi_tmds_encoder.vhd:15]
INFO: [Synth 8-638] synthesizing module 'hdmi_serializer' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:20]
	Parameter SERIES6 bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf' to cell 'OBUFDS' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:26]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'master' to cell 'OSERDESE2' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:36]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'slave' to cell 'OSERDESE2' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'hdmi_serializer' (6#1) [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'hdmi_rgb2tmds' (7#1) [R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:28]
INFO: [Synth 8-3491] module 'PosicionPACman' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:36' bound to instance 'CELDAPACMAN' of component 'PosicionPACman' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:370]
INFO: [Synth 8-638] synthesizing module 'PosicionPACman' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:50]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:155]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized3' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized3' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized5' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized5' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont100ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:187]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized7' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized7' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 3 - type: integer 
	Parameter MAX_VALOR bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont500ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:202]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized9' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 3 - type: integer 
	Parameter MAX_VALOR bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized9' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'PosicionPACman' (8#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:50]
INFO: [Synth 8-3491] module 'RotacionPSJ' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:34' bound to instance 'RTCPSJ' of component 'RotacionPSJ' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:384]
INFO: [Synth 8-638] synthesizing module 'RotacionPSJ' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:54]
WARNING: [Synth 8-614] signal 'sbtns' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:60]
WARNING: [Synth 8-614] signal 'PSJ' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:60]
WARNING: [Synth 8-614] signal 'filas' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:60]
WARNING: [Synth 8-614] signal 'columnas' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'RotacionPSJ' (9#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/RotacionPSJ.vhd:54]
INFO: [Synth 8-3491] module 'MEghost' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:34' bound to instance 'CeldaGHOST' of component 'MEghost' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:402]
INFO: [Synth 8-638] synthesizing module 'MEghost' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:44]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont100ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:147]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:161]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'MEghost' (10#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:44]
INFO: [Synth 8-3491] module 'ROM1b_1f_imagenes16_16x16_bn' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:28' bound to instance 'MemoriaPSJ' of component 'ROM1b_1f_imagenes16_16x16_bn' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:416]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_imagenes16_16x16_bn' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_imagenes16_16x16_bn' (11#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_blue_imagenes16_16x16' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_imagenes16_16x16.vhd:28' bound to instance 'MemoriaPSJblue' of component 'ROM1b_1f_blue_imagenes16_16x16' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:424]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_blue_imagenes16_16x16' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_imagenes16_16x16.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_blue_imagenes16_16x16' (12#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_imagenes16_16x16.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_green_imagenes16_16x16' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_imagenes16_16x16.vhd:28' bound to instance 'MemoriaPSJgreen' of component 'ROM1b_1f_green_imagenes16_16x16' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:433]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_green_imagenes16_16x16' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_imagenes16_16x16.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_green_imagenes16_16x16' (13#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_imagenes16_16x16.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_red_imagenes16_16x16' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_red_imagenes16_16x16.vhd:28' bound to instance 'cMemoriaPSJred' of component 'ROM1b_1f_red_imagenes16_16x16' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:441]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_red_imagenes16_16x16' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_red_imagenes16_16x16.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_red_imagenes16_16x16' (14#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_red_imagenes16_16x16.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_racetrack_1' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:28' bound to instance 'MemoriaMap' of component 'ROM1b_1f_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:454]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_racetrack_1' (15#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_green_racetrack_1' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_racetrack_1.vhd:28' bound to instance 'MemoriaMapGreen' of component 'ROM1b_1f_green_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:461]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_green_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_racetrack_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_green_racetrack_1' (16#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_racetrack_1.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_blue_racetrack_1' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_racetrack_1.vhd:28' bound to instance 'MemoriaMapBlue' of component 'ROM1b_1f_blue_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:468]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_blue_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_racetrack_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_blue_racetrack_1' (17#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_racetrack_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Top_VGA' (18#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1568.711 ; gain = 310.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1568.711 ; gain = 310.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1568.711 ; gain = 310.016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1568.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc]
WARNING: [Vivado 12-584] No ports matched 'datan[1]'. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'datan[2]'. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1675.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1784.488 ; gain = 525.793
80 Infos, 21 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1784.488 ; gain = 675.012
write_schematic -format pdf -orientation portrait R:/Desktop.pdf
R:/Desktop.pdf
write_schematic R:/Desktop/schematic.sch
R:/Desktop/schematic.sch
write_schematic -format pdf -orientation portrait R:/Desktop/schematic.pdf
R:/Desktop/schematic.pdf
set_property top Test_ContUp_Down_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'R:/Desktop/SED2/VGA/VGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ContUp_Down_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'R:/Desktop/SED2/VGA/VGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_ContUp_Down_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "R:/Desktop/SED2/VGA/Test_ContUp_Down_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test_ContUp_Down_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'R:/Desktop/SED2/VGA/VGA.sim/sim_1/behav/xsim'
"xelab -wto 4219326fd14942fca657aaf0bfd74e23 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ContUp_Down_tb_behav xil_defaultlib.Test_ContUp_Down_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4219326fd14942fca657aaf0bfd74e23 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ContUp_Down_tb_behav xil_defaultlib.Test_ContUp_Down_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 8 elements ; formal 'cuenta' expects 10 [R:/Desktop/SED2/VGA/Test_ContUp_Down_tb.vhd:86]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_contup_down_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'R:/Desktop/SED2/VGA/VGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'R:/Desktop/SED2/VGA/VGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1814.781 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 12:36:00 2024...
