/*
 * Link: https://sites.google.com/site/verilog710/xiang-guan-gong-ju/icarus-verilog
 */
iverilog -o sample_test.vvp sample_test.v  # Generate sample.vvp
vvp sample_test.vvp                        # Execute.


Under "src/verilog" directory.

/*
 * gate (Not, And, Or, Xor)
 */
iverilog -o gate_test.vvp gate_test.v  # Generate Not_test.vvp
vvp gate_test.vvp                      # Execute.
iverilog gate_test.v                   # Generate Not_test.vcd
gtkwave gate_test.vcd                  # See graphical wave output.

/*
 * Or8Way.
 */
iverilog -o Or8Way_test.vvp Or8Way_test.v
vvp Or8Way_test.vvp
iverilog Or8Way_test.v
gtkwave Or8Way_test.vcd

/*
 * gate16
 */
iverilog -o gate16_test.vvp gate16_test.v
vvp gate16_test.vvp
iverilog gate16_test.v
gtkwave gate16_test.vcd

/*
 * Multiplexor
 */
iverilog -o Mux_test.vvp Mux_test.v Mux.v Not.v
vvp Mux_test.vvp
iverilog Mux_test.v Mux.v Not.v
gtkwave Mux_test.vcd

/*
 * Demultiplexor.
 */
iverilog -o DMux_test.vvp DMux_test.v DMux.v And.v Not.v
vvp DMux_test.vvp
iverilog DMux_test.v DMux.v And.v Not.v
gtkwave DMux_test.vcd

/*
 * Mux16.
 */
iverilog -o Mux16_test.vvp Mux16_test.v Mux16.v Mux.v Not.v
vvp Mux16_test.vvp
iverilog Mux16_test.v Mux16.v Mux.v Not.v
gtkwave Mux16_test.vcd

/*
 * 16-bit, 4-way multiplexor.
 */
iverilog -o Mux4Way16_test.vvp Mux4Way16_test.v Mux4Way16.v Mux16.v Mux.v Not.v
vvp Mux4Way16_test.vvp
iverilog Mux4Way16_test.v Mux4Way16.v Mux16.v Mux.v Not.v
gtkwave Mux4Way16_test.vcd

/*
 * 16-bit, 8-way multiplexor.
 */
iverilog -o Mux8Way16_test.vvp Mux8Way16_test.v Mux8Way16.v Mux4Way16.v Mux16.v Mux.v Not.v
vvp Mux8Way16_test.vvp
iverilog Mux8Way16_test.v Mux8Way16.v Mux4Way16.v Mux16.v Mux.v Not.v
gtkwave Mux8Way16_test.vcd

/*
 * 4-way demultiplexor.
 */
iverilog -o DMux4Way_test.vvp DMux4Way_test.v DMux4Way.v DMux.v And.v Not.v
vvp DMux4Way_test.vvp
iverilog DMux4Way_test.v DMux4Way.v DMux.v And.v Not.v
gtkwave DMux4Way_test.vcd

/*
 * 8-way demultiplexor.
 */
iverilog -o DMux8Way_test.vvp DMux8Way_test.v DMux8Way.v DMux4Way.v DMux.v And.v Not.v
vvp DMux8Way_test.vvp
iverilog DMux8Way_test.v DMux8Way.v DMux4Way.v DMux.v And.v Not.v
gtkwave DMux8Way_test.vcd

/*
 * Half adder.
 * Reference : https://en.wikipedia.org/wiki/Adder_(electronics)
 */
iverilog -o HalfAdder_test.vvp HalfAdder_test.v HalfAdder.v Not.v
vvp HalfAdder_test.vvp
iverilog HalfAdder_test.v HalfAdder.v Not.v
gtkwave HalfAdder_test.vcd


/*
 * Full adder.
 * Reference : https://en.wikipedia.org/wiki/Adder_(electronics)
 */
iverilog -o FullAdder_test.vvp FullAdder_test.v FullAdder.v Xor.v Not.v
vvp FullAdder_test.vvp
iverilog FullAdder_test.v FullAdder.v Xor.v Not.v
gtkwave FullAdder_test.vcd

/*
 * 16-bit adder.
 */
iverilog -o Add16_test.vvp Add16_test.v Add16.v FullAdder.v Xor.v Not.v
vvp Add16_test.vvp
iverilog Add16_test.v Add16.v FullAdder.v Xor.v Not.v
gtkwave Add16_test.vcd

/*
 * Full adder for carry-lookahead adder.
 * Reference : https://en.wikipedia.org/wiki/Adder_(electronics)
 */
iverilog -o CLFullAdder_test.vvp CLFullAdder_test.v CLFullAdder.v Xor.v Or.v And.v Not.v
vvp CLFullAdder_test.vvp
iverilog CLFullAdder_test.v CLFullAdder.v Xor.v Or.v And.v Not.v
gtkwave CLFullAdder_test.vcd

/*
 * 16-bit carry-lookahead adder.
 * Reference : https://en.wikipedia.org/wiki/Adder_(electronics)
 */
iverilog -o LCUAdder16_test.vvp LCUAdder16_test.v LCUAdder16.v CLFullAdder.v Xor.v Or16.v Or.v And16.v And.v Not.v
vvp LCUAdder16_test.vvp
iverilog LCUAdder16_test.v LCUAdder16.v CLFullAdder.v Xor.v Or16.v Or.v And16.v And.v Not.v
verilog LCUAdder16.v CLFullAdder.v Xor.v Or16.v Or.v And16.v And.v Not.v
gtkwave LCUAdder16_test.vcd

/*
 * 64-bit carry-lookahead adder.
 */
iverilog -o LCUAdder64_test.vvp LCUAdder64_test.v LCUAdder64.v LCUAdder16.v CLFullAdder.v Xor.v Or16.v Or.v And16.v And.v Not.v
vvp LCUAdder64_test.vvp
iverilog LCUAdder64_test.v LCUAdder64.v LCUAdder16.v CLFullAdder.v Xor.v Or16.v Or.v And16.v And.v Not.v
gtkwave LCUAdder64_test.vcd
