
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Sun Aug 21 23:21:09 2022

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
############################  Search PATH ################################
lappend search_path /home/IC/Projects/System/Backend/std_cells/libs
/home/IC/Projects/System/Backend/std_cells/libs
lappend search_path /home/IC/Projects/System/RTL
/home/IC/Projects/System/Backend/std_cells/libs /home/IC/Projects/System/RTL
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
######################### Formality Setup File ###########################
set synopsys_auto_setup true
true
set_svf "../../DFT/$top_module.svf"
Error: Invalid SVF, contents ignored (FM-339)
0
####################### Read Reference tech libs ########################
set SSLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Ref'
Current container set to 'Ref'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
###################  Read Reference Design Files ######################## 
read_verilog -container Ref "ALU.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/ALU.v'
1
read_verilog -container Ref "ClkDiv.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/ClkDiv.v'
1
read_verilog -container Ref "CLK_GATE.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/CLK_GATE.v'
1
read_verilog -container Ref "pulse_generator.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/pulse_generator.v'
1
read_verilog -container Ref "bit_synchronizer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/bit_synchronizer.v'
1
read_verilog -container Ref "data_synchronizer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/data_synchronizer.v'
1
read_verilog -container Ref "Reg_File.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/Reg_File.v'
1
read_verilog -container Ref "RST_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/RST_SYNC.v'
1
read_verilog -container Ref "SYS_CTRL.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/SYS_CTRL.v'
1
read_verilog -container Ref "data_sampling.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/data_sampling.v'
1
read_verilog -container Ref "deserializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/deserializer.v'
1
read_verilog -container Ref "edge_bit_counter.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/edge_bit_counter.v'
1
read_verilog -container Ref "parity_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/parity_check.v'
1
read_verilog -container Ref "stop_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/stop_check.v'
1
read_verilog -container Ref "start_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/start_check.v'
1
read_verilog -container Ref "UART_Rx.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART_Rx.v'
1
read_verilog -container Ref "UART_Rx_FSM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART_Rx_FSM.v'
1
read_verilog -container Ref "MUX_8x1.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/MUX_8x1.v'
1
read_verilog -container Ref "Parity_Calc.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/Parity_Calc.v'
1
read_verilog -container Ref "serializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/serializer.v'
1
read_verilog -container Ref "UART_Tx.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART_Tx.v'
1
read_verilog -container Ref "UART_Tx_FSM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART_Tx_FSM.v'
1
read_verilog -container Ref "UART.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/UART.v'
1
read_verilog -container Ref "SYS_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/RTL/SYS_TOP.v'
1
######################## set the top Reference Design ######################## 
set_reference_design SYS_TOP
Reference design set to 'Ref:/WORK/SYS_TOP'
1
set_top SYS_TOP
Setting top design to 'Ref:/WORK/SYS_TOP'
Status:   Elaborating design SYS_TOP   ...  
Status:   Elaborating design SYS_CTRL   ...  
Status:   Elaborating design Reg_File  ADDRESS_WIDTH=4, DATA_WIDTH=8 ...  
Information: Created design named 'Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design ALU  IN_DATA_WIDTH=8, OUT_DATA_WIDTH=16 ...  
Information: Created design named 'ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16'. (FE-LINK-13)
Status:   Elaborating design UART   ...  
Status:   Elaborating design UART_Tx   ...  
Status:   Elaborating design UART_Tx_FSM   ...  
Status:   Elaborating design serializer   ...  
Status:   Elaborating design Parity_Calc   ...  
Status:   Elaborating design MUX_8x1   ...  
Status:   Elaborating design UART_Rx   ...  
Status:   Elaborating design UART_Rx_FSM   ...  
Status:   Elaborating design data_sampling   ...  
Status:   Elaborating design deserializer   ...  
Status:   Elaborating design edge_bit_counter   ...  
Status:   Elaborating design parity_check   ...  
Status:   Elaborating design start_check   ...  
Status:   Elaborating design stop_check   ...  
Status:   Elaborating design CLK_GATE   ...  
Status:   Elaborating design bit_synchronizer  BUS_WIDTH=1, NUM_STAGES=2 ...  
Information: Created design named 'bit_synchronizer_BUS_WIDTH1_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design data_synchronizer  BUS_WIDTH=8, NUM_STAGES=2 ...  
Information: Created design named 'data_synchronizer_BUS_WIDTH8_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design pulse_generator   ...  
Status:   Elaborating design RST_SYNC  NUM_STAGES=2 ...  
Information: Created design named 'RST_SYNC_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design ClkDiv  RATIO_WIDTH=6 ...  
Information: Created design named 'ClkDiv_RATIO_WIDTH6'. (FE-LINK-13)
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Ref:/WORK/SYS_TOP'
Reference design set to 'Ref:/WORK/SYS_TOP'
1
####################### Read Implementation tech libs ######################## 
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Imp'
Current container set to 'Imp'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#################### Read Implementation Design Files ######################## 
read_verilog -container Imp -netlist "/home/IC/Projects/System/Backend/DFT/netlists/SYS_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/Backend/DFT/netlists/SYS_TOP.v'
1
####################  set the top Implementation Design ######################
set_implementation_design SYS_TOP
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
set_top SYS_TOP
Setting top design to 'Imp:/WORK/SYS_TOP'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/SYS_TOP'
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
############################### Don't verify #################################
# do not verify scan out ports as compare points as it exists only after synthesis and not in the RTL
#scan_out
set_dont_verify_points -type port Imp:/WORK/*/SO
Set don't verify point 'Imp:/WORK/SYS_TOP/SO'
1
############################### contants #####################################
# all atpg enable(test_mode, scan_enable) are zero during formal compare
#test_mode
set_constant Imp:/WORK/*/test_mode 0
Set 'Imp:/WORK/SYS_TOP/test_mode' to constant 0
1
#scan_enable
set_constant Imp:/WORK/*/SE 0
Set 'Imp:/WORK/SYS_TOP/SE' to constant 0
1
########################### matching Compare points ##########################
match
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
Status:  Checking designs...
    Warning: 0 (12) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
Status:  Building verification models...
Status:  Matching...
    
*********************************** Matching Results ***********************************    
 261 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 1(1) Unmatched reference(implementation) compare points    
 0(2) Unmatched reference(implementation) primary inputs, black-box outputs    
 0(5) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Input ports (Port)                                                        0           2    
 Output ports (Port)                                                       0           1    
 Registers                                                                 1           0    
   Constrained 0X                                                          1           0    
****************************************************************************************

1
################################# verify #####################################
set successful [verify]
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
    
*********************************** Matching Results ***********************************    
 261 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 1(1) Unmatched reference(implementation) compare points    
 0(2) Unmatched reference(implementation) primary inputs, black-box outputs    
 0(5) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Input ports (Port)                                                        0           2    
 Output ports (Port)                                                       0           1    
 Registers                                                                 1           0    
   Constrained 0X                                                          1           0    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: Ref:/WORK/SYS_TOP
 Implementation design: Imp:/WORK/SYS_TOP
 261 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       3     257       1     261
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
report_passing_points > "reports/passing_points.rpt"
report_failing_points > "reports/failing_points.rpt"
report_aborted_points > "reports/aborted_points.rpt"
report_unverified_points > "reports/unverified_points.rpt"
start_gui
     1  source -echo -verbose dft_fm_script.tcl
1
1
fm_shell (verify)> 
Maximum memory usage for this session: 447936 KB
CPU usage for this session: 66.6 seconds
Current time: Sun Aug 21 23:23:10 2022
Elapsed time: 133 seconds

Thank you for using Formality (R)!
