// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module FAdder (
A,B,Cin,VDD,GND,S );
input  A;
input  B;
input  Cin;
input  VDD;
input  GND;
output  S;
wire VDD;
wire net29;
wire net024;
wire net029;
wire net34;
wire net047;
wire net059;
wire net39;
wire net27;
wire GND;
wire net028;
wire net048;
wire net063;
wire A;
wire net7;
wire net025;
wire Cin;
wire net19;
wire S;
wire net16;
wire net37;
wire net060;
wire net32;
wire net33;
wire net28;
wire net049;
wire net14;
wire net058;
wire net062;
wire net38;
wire net11;
wire net35;
wire net061;
wire net020;
wire B;
wire net10;
wire net30;

nmos1v    
 NM12  ( .S( GND ), .G( net30 ), .B( GND ), .D( S ) );

nmos1v    
 NM11  ( .S( GND ), .G( net047 ), .B( GND ), .D( net024 ) );

nmos1v    
 NM10  ( .S( net024 ), .G( net048 ), .B( net024 ), .D( net025 ) );

nmos1v    
 NM9  ( .S( net025 ), .G( net049 ), .B( net025 ), .D( net30 ) );

nmos1v    
 NM8  ( .S( GND ), .G( net27 ), .B( GND ), .D( net19 ) );

nmos1v    
 NM7  ( .S( GND ), .G( net28 ), .B( GND ), .D( net19 ) );

nmos1v    
 NM6  ( .S( GND ), .G( net29 ), .B( GND ), .D( net19 ) );

nmos1v    
 NM5  ( .S( net19 ), .G( net7 ), .B( net19 ), .D( net30 ) );

nmos1v    
 NM4  ( .S( net11 ), .G( Cin ), .B( net32 ), .D( net7 ) );

nmos1v    
 NM3  ( .S( net14 ), .G( net33 ), .B( net14 ), .D( net7 ) );

nmos1v    
 NM2  ( .S( GND ), .G( net34 ), .B( GND ), .D( net14 ) );

nmos1v    
 NM1  ( .S( GND ), .G( net35 ), .B( GND ), .D( net11 ) );

nmos1v    
 NM0  ( .S( GND ), .G( A ), .B( GND ), .D( net11 ) );

pmos1v    
 PM13  ( .S( VDD ), .G( net30 ), .B( VDD ), .D( S ) );

pmos1v    
 PM12  ( .S( VDD ), .G( net058 ), .B( VDD ), .D( net029 ) );

pmos1v    
 PM10  ( .S( net029 ), .G( net059 ), .B( net029 ), .D( net028 ) );

pmos1v    
 PM9  ( .S( net028 ), .G( net060 ), .B( net028 ), .D( net30 ) );

pmos1v    
 PM8  ( .S( VDD ), .G( net061 ), .B( VDD ), .D( net020 ) );

pmos1v    
 PM7  ( .S( VDD ), .G( net062 ), .B( VDD ), .D( net020 ) );

pmos1v    
 PM6  ( .S( VDD ), .G( net063 ), .B( VDD ), .D( net020 ) );

pmos1v    
 PM5  ( .S( net020 ), .G( net7 ), .B( net020 ), .D( net30 ) );

pmos1v    
 PM4  ( .S( net16 ), .G( net37 ), .B( net16 ), .D( net7 ) );

pmos1v    
 PM3  ( .S( VDD ), .G( net38 ), .B( VDD ), .D( net16 ) );

pmos1v    
 PM2  ( .S( VDD ), .G( net39 ), .B( VDD ), .D( net10 ) );

pmos1v    
 PM1  ( .S( VDD ), .G( A ), .B( VDD ), .D( net10 ) );

pmos1v    
 PM0  ( .S( net10 ), .G( Cin ), .B( net10 ), .D( net7 ) );

endmodule

