module top_module (
    input clk,    // Clocks are used in sequential circuits
    input d,
    output reg q
);

    // Using a clocked always block to copy d to q at every positive edge of clk
    always @(posedge clk) begin
        q <= d;
    end

endmodule