
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2026  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.61+21 (git sha1 967b47d98-dirty, x86_64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)

-- Executing script file `synth_part1.tcl' --

1. Executing Verilog-2005 frontend: ../verilog/part1.v
Parsing SystemVerilog input from `../verilog/part1.v' to AST representation.
Generating RTLIL representation for module `\part1'.
Successfully finished Verilog frontend.

2. Executing SYNTH_LATTICE pass.

2.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\VLO'.
Generating RTLIL representation for module `\VHI'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\DP16KD'.
Replacing existing blackbox module `\FD1P3AX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v' to AST representation.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DCUA'.
Successfully finished Verilog frontend.

2.3. Executing HIERARCHY pass (managing design hierarchy).

2.3.1. Analyzing design hierarchy..
Top module:  \part1

2.3.2. Analyzing design hierarchy..
Top module:  \part1
Removed 0 unused modules.

2.4. Executing PROC pass (convert processes to netlists).

2.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../verilog/part1.v:95$14 in module part1.
Marked 1 switch rules as full_case in process $proc$../verilog/part1.v:84$12 in module part1.
Marked 1 switch rules as full_case in process $proc$../verilog/part1.v:66$5 in module part1.
Removed a total of 0 dead cases.

2.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 0 assignments to connections.

2.4.4. Executing PROC_INIT pass (extract init attributes).

2.4.5. Executing PROC_ARST pass (detect async resets in processes).

2.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~4 debug messages>

2.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\part1.$proc$../verilog/part1.v:95$14'.
     1/1: $0\_43[31:0]
Creating decoders for process `\part1.$proc$../verilog/part1.v:84$12'.
     1/1: $0\_19[7:0]
Creating decoders for process `\part1.$proc$../verilog/part1.v:66$5'.
     1/1: $0\_22[3:0]

2.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\part1.\_43' using process `\part1.$proc$../verilog/part1.v:95$14'.
  created $dff cell `$procdff$251' with positive edge clock.
Creating register for signal `\part1.\_19' using process `\part1.$proc$../verilog/part1.v:84$12'.
  created $dff cell `$procdff$252' with positive edge clock.
Creating register for signal `\part1.\_22' using process `\part1.$proc$../verilog/part1.v:66$5'.
  created $dff cell `$procdff$253' with positive edge clock.

2.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\part1.$proc$../verilog/part1.v:95$14'.
Removing empty process `part1.$proc$../verilog/part1.v:95$14'.
Found and cleaned up 1 empty switch in `\part1.$proc$../verilog/part1.v:84$12'.
Removing empty process `part1.$proc$../verilog/part1.v:84$12'.
Found and cleaned up 1 empty switch in `\part1.$proc$../verilog/part1.v:66$5'.
Removing empty process `part1.$proc$../verilog/part1.v:66$5'.
Cleaned up 4 empty switches.

2.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.5. Executing FLATTEN pass (flatten design).

2.6. Executing TRIBUF pass.

2.7. Executing DEMINOUT pass (demote inout ports to input or output).

2.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.
<suppressed ~1 debug messages>

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

2.10. Executing CHECK pass (checking for obvious problems).
Checking module part1...
Found and reported 0 problems.

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 18 cells of `\part1'.
Finding duplicate cells in `\part1'.
Removed a total of 0 cells.

2.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

2.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part1.
Performed a total of 0 changes.

2.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 18 cells of `\part1'.
Finding duplicate cells in `\part1'.
Removed a total of 0 cells.

2.11.6. Executing OPT_DFF pass (perform DFF optimizations).

2.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..

2.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.11.9. Finished fast OPT passes. (There is nothing left to do.)

2.12. Executing FSM pass (extract and optimize FSM).

2.12.1. Executing FSM_DETECT pass (finding FSMs in design).

2.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..

2.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.13. Executing OPT pass (performing simple optimizations).

2.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 18 cells of `\part1'.
Finding duplicate cells in `\part1'.
Removed a total of 0 cells.

2.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

2.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part1.
Performed a total of 0 changes.

2.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 18 cells of `\part1'.
Finding duplicate cells in `\part1'.
Removed a total of 0 cells.

2.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$253 ($dff) from module part1 (D = \_25, Q = \_22, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$254 ($sdff) from module part1 (D = \digit, Q = \_22).
Adding SRST signal on $procdff$252 ($dff) from module part1 (D = \_38, Q = \_19, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$260 ($sdff) from module part1 (D = \_35, Q = \_19).
Adding SRST signal on $procdff$251 ($dff) from module part1 (D = $procmux$240_Y, Q = \_43, rval = 0).
Adding EN signal on $auto$ff.cc:337:slice$264 ($sdff) from module part1 (D = \_14, Q = \_43).

2.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..
Removed 9 unused cells and 11 unused wires.
<suppressed ~17 debug messages>

2.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.13.9. Rerunning OPT passes. (Maybe there is more to do..)

2.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part1.
Performed a total of 0 changes.

2.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 12 cells of `\part1'.
Finding duplicate cells in `\part1'.
Computing hashes of 11 cells of `\part1'.
Finding duplicate cells in `\part1'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.13.13. Executing OPT_DFF pass (perform DFF optimizations).

2.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.13.16. Rerunning OPT passes. (Maybe there is more to do..)

2.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part1.
Performed a total of 0 changes.

2.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 11 cells of `\part1'.
Finding duplicate cells in `\part1'.
Removed a total of 0 cells.

2.13.20. Executing OPT_DFF pass (perform DFF optimizations).

2.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..

2.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.13.23. Finished fast OPT passes. (There is nothing left to do.)

2.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 8) from port A of cell part1.$mul$../verilog/part1.v:74$6 ($mul).
Removed top 4 bits (of 7) from port B of cell part1.$mul$../verilog/part1.v:74$6 ($mul).
Removed top 8 bits (of 15) from port Y of cell part1.$mul$../verilog/part1.v:74$6 ($mul).
Removed top 4 bits (of 8) from port B of cell part1.$add$../verilog/part1.v:76$7 ($add).
Removed top 24 bits (of 32) from port B of cell part1.$add$../verilog/part1.v:93$13 ($add).

2.15. Executing PEEPOPT pass (run peephole optimizers).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..

2.17. Executing SHARE pass (SAT-based resource sharing).

2.18. Executing TECHMAP pass (map to technology primitives).

2.18.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/cmp2lut.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

2.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..

2.21. Executing TECHMAP pass (map to technology primitives).

2.21.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

2.21.2. Continuing TECHMAP pass.
Using template $paramod$17647c143a0423e141a4daa2d77e20c1ca8e5e69\_80_mul for cells of type $mul.
No more expansions possible.
<suppressed ~85 debug messages>

2.22. Executing TECHMAP pass (map to technology primitives).

2.22.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

2.22.2. Continuing TECHMAP pass.
Using template $paramod$47a9127543a48c59682c417806f0af070223fce0\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~23 debug messages>

2.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module part1:
  creating $macc model for $add$../verilog/part1.v:93$13 ($add).
  creating $macc model for $add$../verilog/part1.v:76$7 ($add).
  creating $alu model for $macc $add$../verilog/part1.v:76$7.
  creating $alu model for $macc $add$../verilog/part1.v:93$13.
  creating $alu model for $lt$../verilog/part1.v:61$1 ($lt): new $alu
  creating $alu model for $lt$../verilog/part1.v:77$8 ($lt): new $alu
  creating $alu cell for $lt$../verilog/part1.v:77$8: $auto$alumacc.cc:512:replace_alu$271
  creating $alu cell for $lt$../verilog/part1.v:61$1: $auto$alumacc.cc:512:replace_alu$276
  creating $alu cell for $add$../verilog/part1.v:93$13: $auto$alumacc.cc:512:replace_alu$281
  creating $alu cell for $add$../verilog/part1.v:76$7: $auto$alumacc.cc:512:replace_alu$284
  created 4 $alu and 0 $macc cells.

2.24. Executing OPT pass (performing simple optimizations).

2.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 13 cells of `\part1'.
Finding duplicate cells in `\part1'.
Removed a total of 0 cells.

2.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part1.
Performed a total of 0 changes.

2.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 13 cells of `\part1'.
Finding duplicate cells in `\part1'.
Removed a total of 0 cells.

2.24.6. Executing OPT_DFF pass (perform DFF optimizations).

2.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

2.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.24.9. Rerunning OPT passes. (Maybe there is more to do..)

2.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part1.
Performed a total of 0 changes.

2.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 13 cells of `\part1'.
Finding duplicate cells in `\part1'.
Removed a total of 0 cells.

2.24.13. Executing OPT_DFF pass (perform DFF optimizations).

2.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..

2.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.24.16. Finished fast OPT passes. (There is nothing left to do.)

2.25. Executing MEMORY pass.

2.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..

2.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..

2.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..

2.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).

2.28. Executing TECHMAP pass (map to technology primitives).

2.28.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/lutrams_map_trellis.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/lutrams_map_trellis.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

2.28.2. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/brams_map_16kd.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/brams_map_16kd.v' to AST representation.
Generating RTLIL representation for module `\$__DP16KD_'.
Generating RTLIL representation for module `\$__PDPW16KD_'.
Successfully finished Verilog frontend.

2.28.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.
<suppressed ~7 debug messages>

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 13 cells of `\part1'.
Finding duplicate cells in `\part1'.
Removed a total of 0 cells.

2.29.3. Executing OPT_DFF pass (perform DFF optimizations).

2.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..

2.29.5. Finished fast OPT passes.

2.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.31. Executing OPT pass (performing simple optimizations).

2.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 13 cells of `\part1'.
Finding duplicate cells in `\part1'.
Removed a total of 0 cells.

2.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part1.
Performed a total of 0 changes.

2.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 13 cells of `\part1'.
Finding duplicate cells in `\part1'.
Removed a total of 0 cells.

2.31.6. Executing OPT_DFF pass (perform DFF optimizations).

2.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..

2.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.31.9. Finished fast OPT passes. (There is nothing left to do.)

2.32. Executing TECHMAP pass (map to technology primitives).

2.32.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

2.32.2. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v' to AST representation.
Generating RTLIL representation for module `\_80_ccu2c_alu'.
Successfully finished Verilog frontend.

2.32.3. Continuing TECHMAP pass.
Using template $paramod$08b2a3505d8f2cd2b03f068ccaf5ce95d4eb0556\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$91f82ead1edc61e0a1452110f15ef747116b421b\_80_ccu2c_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ccu2c_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~439 debug messages>

2.33. Executing OPT pass (performing simple optimizations).

2.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.
<suppressed ~144 debug messages>

2.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 215 cells of `\part1'.
Finding duplicate cells in `\part1'.
Computing hashes of 214 cells of `\part1'.
Finding duplicate cells in `\part1'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.33.3. Executing OPT_DFF pass (perform DFF optimizations).

2.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..
Removed 120 unused cells and 196 unused wires.
<suppressed ~121 debug messages>

2.33.5. Finished fast OPT passes.

2.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..

2.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 94 cells of `\part1'.
Finding duplicate cells in `\part1'.
Removed a total of 0 cells.

2.37. Executing TECHMAP pass (map to technology primitives).

2.37.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.37.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
No more expansions possible.
<suppressed ~115 debug messages>

2.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.39. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.40. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in part1.

2.41. Executing ATTRMVCP pass (move or copy attributes).

2.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..
Removed 0 unused cells and 264 unused wires.
<suppressed ~1 debug messages>

2.43. Executing TECHMAP pass (map to technology primitives).

2.43.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/latches_map.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.44. Executing ABC9 pass.

2.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module part1.
Found 0 SCCs.

2.44.4. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.5. Executing TECHMAP pass (map to technology primitives).

2.44.5.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

2.44.5.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~166 debug messages>

2.44.6. Executing OPT pass (performing simple optimizations).

2.44.6.1. Executing OPT_EXPR pass (perform const folding).

2.44.6.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

2.44.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

2.44.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

2.44.6.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

2.44.6.6. Executing OPT_DFF pass (perform DFF optimizations).

2.44.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).

2.44.6.8. Executing OPT_EXPR pass (perform const folding).

2.44.6.9. Finished fast OPT passes. (There is nothing left to do.)

2.44.7. Executing TECHMAP pass (map to technology primitives).

2.44.7.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_map.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

2.44.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

2.44.8. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

2.44.9. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.44.10. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.44.12. Executing TECHMAP pass (map to technology primitives).

2.44.12.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

2.44.12.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~205 debug messages>

2.44.13. Executing OPT pass (performing simple optimizations).

2.44.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.
<suppressed ~18 debug messages>

2.44.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 59 cells of `\part1'.
Finding duplicate cells in `\part1'.
Computing hashes of 57 cells of `\part1'.
Finding duplicate cells in `\part1'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.44.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.44.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part1.
Performed a total of 0 changes.

2.44.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 57 cells of `\part1'.
Finding duplicate cells in `\part1'.
Removed a total of 0 cells.

2.44.13.6. Executing OPT_DFF pass (perform DFF optimizations).

2.44.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

2.44.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.44.13.9. Rerunning OPT passes. (Maybe there is more to do..)

2.44.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.44.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part1.
Performed a total of 0 changes.

2.44.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part1'.
Computing hashes of 57 cells of `\part1'.
Finding duplicate cells in `\part1'.
Removed a total of 0 cells.

2.44.13.13. Executing OPT_DFF pass (perform DFF optimizations).

2.44.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part1..

2.44.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module part1.

2.44.13.16. Finished fast OPT passes. (There is nothing left to do.)

2.44.14. Executing AIGMAP pass (map logic to AIG).
Module part1: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

2.44.15. Executing AIGMAP pass (map logic to AIG).
Module part1: replaced 9 cells with 48 new cells, skipped 85 cells.
  replaced 2 cell types:
       5 $_OR_
       4 $_XOR_
  not replaced 5 cell types:
      10 $_AND_
       6 $_NOT_
      44 TRELLIS_FF
       1 MULT18X18D
      24 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C

2.44.15.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.15.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.15.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 27 AND gates and 242 wires from module `part1' to a netlist network with 59 inputs and 86 outputs.

2.44.15.4. Executing ABC9_EXE pass (technology mapping using ABC9).

2.44.15.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     59/     86  and =      23  lev =    8 (0.03)  mem = 0.01 MB  box = 24  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     59/     86  and =      29  lev =    5 (0.02)  mem = 0.01 MB  ch =    3  box = 24  bb = 0
ABC: cst =       0  cls =      2  lit =       3  unused =     155  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =      29.  Ch =     2.  Total mem =    0.07 MB. Peak cut mem =    0.01 MB.
ABC: P:  Del = 1816.00.  Ar =       7.0.  Edge =       14.  Cut =      311.  T =     0.00 sec
ABC: P:  Del = 1816.00.  Ar =       7.0.  Edge =       14.  Cut =      311.  T =     0.00 sec
ABC: P:  Del = 1816.00.  Ar =       8.0.  Edge =       21.  Cut =      385.  T =     0.00 sec
ABC: F:  Del = 1816.00.  Ar =       6.0.  Edge =       20.  Cut =      370.  T =     0.00 sec
ABC: A:  Del = 1816.00.  Ar =       6.0.  Edge =       20.  Cut =      364.  T =     0.00 sec
ABC: A:  Del = 1816.00.  Ar =       6.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: The network is not changed by "&mfs".
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =     59/     86  and =      22  lev =    5 (0.02)  mem = 0.01 MB  box = 24  bb = 0
ABC: Mapping (K=4)  :  lut =      6  edge =      20  lev =    2 (0.01)  levB =   16  mem = 0.00 MB
ABC: LUT = 6 : 2=2 33.3 %  3=0 0.0 %  4=4 66.7 %  Ave = 3.33
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.02 seconds, total: 0.02 seconds

2.44.15.6. Executing AIGER frontend.
<suppressed ~302 debug messages>
Removed 41 unused cells and 471 unused wires.

2.44.15.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:        6
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:       24
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        8
Removing temp directory.

2.44.16. Executing TECHMAP pass (map to technology primitives).

2.44.16.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

2.44.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
No more expansions possible.
<suppressed ~30 debug messages>
Removed 1 unused cells and 472 unused wires.

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$5e7bd6288e5b7407feff45c6e90557a411d3560a\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$8722d7b6fcc1b120cb8ba9bf94b1b3aaa116eac4\$lut for cells of type $lut.
Using template $paramod$6051cc942ebe6def12ad03e74fc57fd19331d317\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
No more expansions possible.
<suppressed ~156 debug messages>

2.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in part1.
Removed 0 unused cells and 14 unused wires.

2.47. Executing AUTONAME pass.
Renamed 112 objects in module part1 (25 iterations).
<suppressed ~112 debug messages>

2.48. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `part1'. Setting top module to part1.

2.48.1. Analyzing design hierarchy..
Top module:  \part1

2.48.2. Analyzing design hierarchy..
Top module:  \part1
Removed 0 unused modules.

2.49. Printing statistics.

=== part1 ===

        +----------Local Count, excluding submodules.
        | 
       67 wires
      397 wire bits
       67 public wires
      397 public wire bits
        7 ports
       48 port bits
        1 cells
        1   MULT18X18D
       74 submodules
       24   CCU2C
        6   LUT4
       44   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
        1 part1

        +----------Count including submodules.
        | 
       67 wires
      397 wire bits
       67 public wires
      397 public wire bits
        7 ports
       48 port bits
        - memories
        - memory bits
        - processes
        1 cells
        1   MULT18X18D
       74 submodules
       24   CCU2C
        6   LUT4
       44   TRELLIS_FF

2.50. Executing CHECK pass (checking for obvious problems).
Checking module part1...
Found and reported 0 problems.

2.51. Executing JSON backend.

3. Printing statistics.

=== part1 ===

        +----------Local Count, excluding submodules.
        | 
       67 wires
      397 wire bits
       67 public wires
      397 public wire bits
        7 ports
       48 port bits
       75 cells
       24   CCU2C
        6   LUT4
        1   MULT18X18D
       44   TRELLIS_FF

End of script. Logfile hash: 49b98bee6e, CPU: user 1.99s system 0.10s, MEM: 24.43 MB peak
Yosys 0.61+21 (git sha1 967b47d98-dirty, x86_64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
Time spent: 51% 21x read_verilog (1 sec), 10% 12x techmap (0 sec), ...
