{"vcs1":{"timestamp_begin":1746811452.919278946, "rt":5.73, "ut":5.45, "st":0.22}}
{"vcselab":{"timestamp_begin":1746811458.732530425, "rt":0.29, "ut":0.16, "st":0.12}}
{"link":{"timestamp_begin":1746811459.082210100, "rt":0.29, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746811452.597635976}
{"VCS_COMP_START_TIME": 1746811452.597635976}
{"VCS_COMP_END_TIME": 1746811459.441147260}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380388}}
{"vcselab": {"peak_mem": 174920}}
