---
layout: default
title: "PCB Stack-up | ãƒ—ãƒªãƒ³ãƒˆåŸºæ¿ã®å±¤æ§‹æˆ"
---

---

# ğŸ“ PCB Stack-up / ãƒ—ãƒªãƒ³ãƒˆåŸºæ¿ã®å±¤æ§‹æˆ

---

## ğŸ”— ãƒªãƒ³ã‚¯ / Links

| Link | Badge |
|---|---|
| ğŸŒ View Site | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/PCB/stackup) |
| ğŸ“‚ View Repo | [![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/PCB/stackup.md) |

---

## ğŸ“‘ ç›®æ¬¡ / Table of Contents
- [ğŸ— æ¦‚è¦ / Overview](#-æ¦‚è¦--overview)
- [ğŸ¯ è¨­è¨ˆã‚´ãƒ¼ãƒ« / Design-Targets](#-è¨­è¨ˆã‚´ãƒ¼ãƒ«--design-targets)
- [ğŸ“Š ä»£è¡¨ã‚¹ã‚¿ãƒƒã‚¯ã‚¢ãƒƒãƒ—ä¾‹ / Example-Stack-ups](#-ä»£è¡¨ã‚¹ã‚¿ãƒƒã‚¯ã‚¢ãƒƒãƒ—ä¾‹--example-stack-ups)
- [ğŸ§® ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹è¨­è¨ˆã®è¿‘ä¼¼å¼ / Impedance-Quick-Formulas](#-ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹è¨­è¨ˆã®è¿‘ä¼¼å¼--impedance-quick-formulas)
- [ğŸ§ª ææ–™ãƒ»éŠ…åšãƒ»èª˜é›»ä½“ / Materials--Thickness](#-ææ–™éŠ…åšèª˜é›»ä½“--materials--thickness)
- [ğŸ§µ ãƒ“ã‚¢æˆ¦ç•¥ / Via-Strategy](#-ãƒ“ã‚¢æˆ¦ç•¥--via-strategy)
- [ğŸ”Œ PI/EMC Essentials](#-piemc-essentials)
- [ğŸ§© DFM--Tolerances](#-dfm--tolerances)
- [âœ… ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ / Checklist](#-ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ--checklist)
- [ğŸ§­ ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆé››å½¢ / Handoff-Template](#-ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆé››å½¢--handoff-template)
- [ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related-Links](#-é–¢é€£ãƒªãƒ³ã‚¯--related-links)
- [â¬†ï¸ Back to PCB](#ï¸-back-to-pcb)

---

## ğŸ— æ¦‚è¦ / Overview
å±¤æ§‹æˆï¼ˆã‚¹ã‚¿ãƒƒã‚¯ã‚¢ãƒƒãƒ—ï¼‰ã¯ã€SI/PI/EMC/ç†±/ã‚³ã‚¹ãƒˆã®â€œå‡ºç™ºç‚¹â€ã§ã™ã€‚è¨­è¨ˆåˆæœŸã«ç¢ºå®šã—ã€å…¨ãƒ–ãƒ­ãƒƒã‚¯ã§å…±æœ‰ã™ã¹ãåŸºæœ¬ä»•æ§˜ã«ãªã‚Šã¾ã™ã€‚  
*The stack-up is the starting point for SI/PI/EMC/thermal/cost. It should be fixed early and shared across all blocks.*

é©åˆ‡ãªãƒªãƒ•ã‚¡ãƒ¬ãƒ³ã‚¹ãƒ—ãƒ¬ãƒ¼ãƒ³è¿‘æ¥ã€å‡è¡¡ã—ãŸéŠ…åˆ†å¸ƒã€ææ–™é¸å®šã«ã‚ˆã‚Šã€é«˜é€ŸåŒ–ã¨æ­©ç•™ã¾ã‚Šã‚’åŒæ™‚ã«å®Ÿç¾ã—ã¾ã™ã€‚  
*Proper reference-plane proximity, balanced copper distribution, and material choices enable both high speed and manufacturability.*

---

## ğŸ¯ è¨­è¨ˆã‚´ãƒ¼ãƒ« / Design Targets

| ç¨®é¡ / Type | ä»£è¡¨å€¤ / Target | ç”¨é€” / Use |
|---|---|---|
| å˜ç«¯ / Single-ended | 50 Î© (Â±10%) | ä¸€èˆ¬é«˜é€Ÿä¿¡å· |
| å·®å‹• / Differential | 100 Î© | Ethernet / HDMI |
| å·®å‹• / Differential | 90 Î© | USB 2.0 HS |
| å·®å‹• / Differential | 85 Î© | PCIe |

> ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜ãŒæœ€å„ªå…ˆã€‚è£½é€ å…¬å·®ã‚’è¦‹è¾¼ã‚“ã§è¨­è¨ˆå€¤ã‚’å¾®èª¿æ•´ã€‚  
> *Follow protocol specs first, then adjust for fab tolerances.*

---

## ğŸ“Š ä»£è¡¨ã‚¹ã‚¿ãƒƒã‚¯ã‚¢ãƒƒãƒ—ä¾‹ / Example Stack-ups

### 4-Layerï¼ˆæ±ç”¨ãƒ»ä½ä¸­é€Ÿï¼‰ / *4-Layer (General/Low-Mid Speed)*

| Layer | Use | Typical Build |
|-------|-----|----------------|
| L1 | Signal (Microstrip) | Cu 1 oz / 0.18 mm to GND |
| L2 | GND Plane | Core 0.8 mm |
| L3 | PWR Plane | Prepreg 0.18 mm |
| L4 | Signal (Microstrip) | Cu 1 oz |

### 6-Layerï¼ˆé«˜é€ŸI/Oæ··åœ¨ï¼‰ / *6-Layer (Mixed High-Speed)*

| Layer | Use | Typical Build |
|-------|-----|----------------|
| L1 | Signal (Microstrip, ä½é€Ÿ) | 0.12â€“0.18 mm â†’ L2 |
| L2 | GND Plane | Core 0.2â€“0.3 mm |
| L3 | High-Speed Signal (Stripline) | 0.1â€“0.15 mm â†’ L4 |
| L4 | PWR Plane (or GND) | Core 0.2â€“0.3 mm |
| L5 | High-Speed Signal (Stripline) | 0.1â€“0.15 mm â†’ L6 |
| L6 | GND Plane or Signal | â€” |

### 8-Layerï¼ˆé«˜å¯†åº¦ç”¨é€”ï¼‰ / *8-Layer (Higher Density)*

| Layer | Use | Typical Build |
|-------|-----|----------------|
| L1 | Signal | â€” |
| L2 | GND Plane | â€” |
| L3 | Signal | â€” |
| L4 | PWR Plane | â€” |
| L5 | PWR Plane | â€” |
| L6 | Signal | â€” |
| L7 | GND Plane | â€” |
| L8 | Signal | â€” |

---

## ğŸ§® ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹è¨­è¨ˆã®è¿‘ä¼¼å¼ / Impedance Quick Formulas

- **Microstripï¼ˆå¤–å±¤ï¼‰**
 
$$
Z_0 \approx \frac{60}{\sqrt{\varepsilon_r}} \ln\!\left(\frac{8h}{w+t}\right)
$$

- **Striplineï¼ˆå†…å±¤ï¼‰**
 
$$
Z_0 \approx \frac{60}{\sqrt{\varepsilon_r}} \ln\!\left(\frac{4h}{0.67\pi(w+t)}\right)
$$

> $h$=èª˜é›»ä½“åš, $w$=å°ä½“å¹…, $t$=éŠ…åš, $\varepsilon_r$=æ¯”èª˜é›»ç‡

---

## ğŸ§ª ææ–™ãƒ»éŠ…åšãƒ»èª˜é›»ä½“ / Materials & Thickness

| ææ–™ / Material | Dk | Df | ç”¨é€” / Use |
|---|---|---|---|
| FR-4 | â‰ˆ4.2 | â‰ˆ0.02 | æ±ç”¨ |
| Megtron / Rogers / Nelco | 3.2â€“3.6 | â‰¤0.004 | 10 Gbps+ |

éŠ…åš: 0.5 oz â‰ˆ 17 Âµm, 1 oz â‰ˆ 35 Âµmï¼ˆé«˜é€Ÿå±¤ã¯è–„éŠ…å„ªå…ˆï¼‰

---

## ğŸ§µ ãƒ“ã‚¢æˆ¦ç•¥ / Via Strategy
- ã‚¹ãƒ«ãƒ¼ãƒ›ãƒ¼ãƒ«ã¯ã‚¹ã‚¿ãƒ–çŸ­ç¸®ï¼ˆãƒãƒƒã‚¯ãƒ‰ãƒªãƒ«æ¨å¥¨ï¼‰  
- ãƒ–ãƒ©ã‚¤ãƒ³ãƒ‰/ãƒ™ãƒªãƒ¼ãƒ‰/ãƒã‚¤ã‚¯ãƒ­ãƒ“ã‚¢ã®æœ€é©åŒ–  
- å·®å‹•ãƒšã‚¢é€šéæ™‚ã¯ã‚¹ã‚¿ãƒ–å·®ã‚’æœ€å°åŒ–  

---

## ğŸ”Œ PI/EMC Essentials
- GNDå„ªå…ˆã§ãƒ—ãƒ¬ãƒ¼ãƒ³æ§‹æˆ  
- ãƒ‡ã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°ã¯ MLCC ã‚µã‚¤ã‚ºæ··åœ¨ã§å…±æŒ¯åˆ†æ•£  
- å¤–å±¤ã«GNDã‚¹ãƒ†ã‚£ãƒƒãƒãƒ³ã‚°é…ç½®  

---

## ğŸ§© DFM & Tolerances
- ãƒ•ã‚¡ãƒ–ã®å…¬å·®è¡¨ã‚’åæ˜   
- éŠ…ãƒãƒ©ãƒ³ã‚¹ç¢ºä¿ã§åã‚Šé˜²æ­¢  
- é¢ä»˜ã‘/ãƒ‘ãƒãƒ«åŒ–ã¨ä¸€ä½“ã§æ¤œè¨  

---

## âœ… ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ / Checklist
- å„é«˜é€Ÿå±¤ã«é€£ç¶šGNDè¿‘æ¥ãŒã‚ã‚‹ã‹ï¼Ÿ  
- ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ã¯å…¬å·®è¾¼ã¿ã§åˆæ ¼ã‹ï¼Ÿ  
- ãƒ—ãƒ¬ãƒ¼ãƒ³åˆ†å‰²è·¨ãã¯ãªã„ã‹ï¼Ÿ  
- ç†±/EMCè¦ä»¶ã«å±¤æ•°ãƒ»ææ–™ã¯å¦¥å½“ã‹ï¼Ÿ  

---

## ğŸ§­ ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆé››å½¢ / Handoff Template

| Item | Spec (ä¾‹) |
|---|---|
| Board Thickness | 1.6 mm |
| Material | FR-4 Tg170 |
| Copper | Outer 1 oz / Inner 0.5 oz |
| Target Impedance | SE 50 Î©, Diff 100 Î© |
| Layer Stack | 6L (Sigâ€“GNDâ€“Sigâ€“PWRâ€“Sigâ€“GND) |
| Min W/S | 4/4 mil |
| Min Via | 0.2 mm |
| Special | Backdrill (å¿…è¦Nets) |

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links

| é …ç›® / Item | èª¬æ˜ / Description | Links |
|-------------|-------------------|-------|
| ğŸ“– Impedance Control | ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹è¨­è¨ˆã®åŸºç¤ã¨åˆ¶å¾¡<br>*Fundamentals and control of impedance design* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](./impedance-control.md)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](../PCB/impedance-control) |
| ğŸ“– Via Design | ã‚¹ãƒ«ãƒ¼ãƒ›ãƒ¼ãƒ«ã€ãƒã‚¤ã‚¯ãƒ­ãƒ“ã‚¢ã€ãƒãƒƒã‚¯ãƒ‰ãƒªãƒ«è¨­è¨ˆæŒ‡é‡<br>*Design guidelines for through-holes, microvias, and back-drills* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](./via-design.md)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](../PCB/via-design) |
| ğŸ“– Materials | FR-4, BT, ã‚»ãƒ©ãƒŸãƒƒã‚¯ãªã©ã®åŸºæ¿ææ–™ç‰¹æ€§æ¯”è¼ƒ<br>*Comparison of substrate materials such as FR-4, BT, and ceramics* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](./materials.md)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](../PCB/materials) |

---

## â¬†ï¸ Back to PCB

| Link | Badge |
|---|---|
| ğŸŒ Back to Site | [![Back Site](https://img.shields.io/badge/â¬†ï¸%20Back-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/PCB/) |
| ğŸ“‚ Back to Repo | [![Back Repo](https://img.shields.io/badge/â¬†ï¸%20Back-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/Assembly-Integration/PCB) |
