<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L267'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- RegAllocGreedy.cpp - greedy register allocator ---------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file defines the RAGreedy function pass for register allocation in</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// optimized builds.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RegAllocGreedy.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AllocationOrder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;InterferenceCache.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RegAllocBase.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RegAllocEvictionAdvisor.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RegAllocPriorityAdvisor.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SpillPlacement.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SplitKit.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/ArrayRef.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/BitVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/IndexedMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallSet.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/StringRef.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Analysis/AliasAnalysis.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Analysis/OptimizationRemarkEmitter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/CalcSpillWeights.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/EdgeBundles.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveDebugVariables.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveInterval.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveIntervalUnion.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveIntervals.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveRangeEdit.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveRegMatrix.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveStacks.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBasicBlock.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBlockFrequencyInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineDominators.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFrameInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineLoopInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOptimizationRemarkEmitter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/RegAllocRegistry.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/RegisterClassInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/SlotIndexes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/Spiller.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetSubtargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/VirtRegMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/DebugInfoMetadata.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Function.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/LLVMContext.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/InitializePasses.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Pass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/BlockFrequency.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/BranchProbability.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CommandLine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/MathExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Timer.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;algorithm&gt;</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdint&gt;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;utility&gt;</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>769k</pre></td><td class='code'><pre>#define DEBUG_TYPE &quot;regalloc&quot;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumGlobalSplits, &quot;Number of split global live ranges&quot;);</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumLocalSplits,  &quot;Number of split local live ranges&quot;);</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumEvicted,      &quot;Number of interferences evicted&quot;);</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;SplitEditor::ComplementSpillMode&gt; SplitSpillMode(</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;split-spill-mode&quot;, cl::Hidden,</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;Spill mode for splitting live ranges&quot;),</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::values(clEnumValN(SplitEditor::SM_Partition, &quot;default&quot;, &quot;Default&quot;),</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>               clEnumValN(SplitEditor::SM_Size, &quot;size&quot;, &quot;Optimize for size&quot;),</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>               clEnumValN(SplitEditor::SM_Speed, &quot;speed&quot;, &quot;Optimize for speed&quot;)),</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::init(SplitEditor::SM_Speed));</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>LastChanceRecoloringMaxDepth(&quot;lcr-max-depth&quot;, cl::Hidden,</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             cl::desc(&quot;Last chance recoloring max depth&quot;),</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             cl::init(5));</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;unsigned&gt; LastChanceRecoloringMaxInterference(</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;lcr-max-interf&quot;, cl::Hidden,</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;Last chance recoloring maximum number of considered&quot;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>             &quot; interference at a time&quot;),</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::init(8));</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; ExhaustiveSearch(</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;exhaustive-register-search&quot;, cl::NotHidden,</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;Exhaustive Search for registers bypassing the depth &quot;</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>             &quot;and interference cutoffs of last chance recoloring&quot;),</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; EnableDeferredSpilling(</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;enable-deferred-spilling&quot;, cl::Hidden,</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;Instead of spilling a variable right away, defer the actual &quot;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>             &quot;code insertion to the end of the allocation. That way the &quot;</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>             &quot;allocator might still find a suitable coloring for this &quot;</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>             &quot;variable because of other evicted variables.&quot;),</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::init(false));</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: Find a good default for this flag and remove the flag.</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>CSRFirstTimeCost(&quot;regalloc-csr-first-time-cost&quot;,</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              cl::desc(&quot;Cost for first time use of callee-saved register.&quot;),</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              cl::init(0), cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;unsigned long&gt; GrowRegionComplexityBudget(</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;grow-region-complexity-budget&quot;,</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;growRegion() does not scale with the number of BB edges, so &quot;</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>             &quot;limit its budget and bail out once we reach the limit.&quot;),</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::init(10000), cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; GreedyRegClassPriorityTrumpsGlobalness(</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;greedy-regclass-priority-trumps-globalness&quot;,</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;Change the greedy register allocator&apos;s live range priority &quot;</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>             &quot;calculation to make the AllocationPriority of the register class &quot;</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>             &quot;more important then whether the range is global&quot;),</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; GreedyReverseLocalAssignment(</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;greedy-reverse-local-assignment&quot;,</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;Reverse allocation order of local live ranges, such that &quot;</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>             &quot;shorter local live ranges will tend to be allocated first&quot;),</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;unsigned&gt; SplitThresholdForRegWithHint(</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;split-threshold-for-reg-with-hint&quot;,</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;The threshold for splitting a virtual register with a hint, in &quot;</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>             &quot;percentate&quot;),</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::init(75), cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static RegisterRegAlloc greedyRegAlloc(&quot;greedy&quot;, &quot;greedy register allocator&quot;,</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       createGreedyRegisterAllocator);</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char RAGreedy::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char &amp;llvm::RAGreedyID = RAGreedy::ID;</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_BEGIN</span>(RAGreedy, &quot;greedy&quot;,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  static void *initialize##passName##PassOnce(PassRegistry &amp;Registry) {</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>                &quot;Greedy Register Allocator&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(LiveDebugVariables)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(SlotIndexes)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(LiveIntervals)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(RegisterCoalescer)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(MachineScheduler)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(LiveStacks)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(MachineDominatorTree)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(MachineLoopInfo)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(VirtRegMap)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(LiveRegMatrix)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(EdgeBundles)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(SpillPlacement)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(MachineOptimizationRemarkEmitterPass)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(RegAllocEvictionAdvisorAnalysis)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(RegAllocPriorityAdvisorAnalysis)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_END</span>(RAGreedy, &quot;greedy&quot;,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  PassInfo *PI = new PassInfo(                                                 \</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>      name, arg, &amp;passName::ID,                                                \</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>      PassInfo::NormalCtor_t(callDefaultCtor&lt;passName&gt;), cfg, analysis);       \</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  Registry.registerPass(*PI, true);                                            \</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  return PI;                                                                   \</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  }                                                                            \</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                &quot;Greedy Register Allocator&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const char *const RAGreedy::StageName[] = {</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;RS_New&quot;,</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;RS_Assign&quot;,</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;RS_Split&quot;,</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;RS_Split2&quot;,</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;RS_Spill&quot;,</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;RS_Memory&quot;,</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;RS_Done&quot;</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Hysteresis to use when comparing floats.</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This helps stabilize decisions based on float comparisons.</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const float Hysteresis = (2007 / 2048.0f); // 0.97998046875</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>35.8k</pre></td><td class='code'><pre>FunctionPass* llvm::createGreedyRegisterAllocator() {</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>35.8k</pre></td><td class='code'><pre>  return new RAGreedy();</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>35.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>FunctionPass *llvm::createGreedyRegisterAllocator(RegClassFilterFunc Ftor) {</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>  return new RAGreedy(Ftor);</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>30.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>RAGreedy::RAGreedy(RegClassFilterFunc F):</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>66.2k</pre></td><td class='code'><pre>  MachineFunctionPass(ID),</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>66.2k</pre></td><td class='code'><pre>  RegAllocBase(F) {</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>66.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>void RAGreedy::getAnalysisUsage(AnalysisUsage &amp;AU) const {</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.setPreservesCFG();</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addRequired&lt;MachineBlockFrequencyInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addPreserved&lt;MachineBlockFrequencyInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addRequired&lt;LiveIntervals&gt;();</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addPreserved&lt;LiveIntervals&gt;();</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addRequired&lt;SlotIndexes&gt;();</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addPreserved&lt;SlotIndexes&gt;();</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addRequired&lt;LiveDebugVariables&gt;();</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addPreserved&lt;LiveDebugVariables&gt;();</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addRequired&lt;LiveStacks&gt;();</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addPreserved&lt;LiveStacks&gt;();</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addRequired&lt;MachineDominatorTree&gt;();</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addPreserved&lt;MachineDominatorTree&gt;();</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addRequired&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addPreserved&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addRequired&lt;VirtRegMap&gt;();</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addPreserved&lt;VirtRegMap&gt;();</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addRequired&lt;LiveRegMatrix&gt;();</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addPreserved&lt;LiveRegMatrix&gt;();</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addRequired&lt;EdgeBundles&gt;();</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addRequired&lt;SpillPlacement&gt;();</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addRequired&lt;MachineOptimizationRemarkEmitterPass&gt;();</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addRequired&lt;RegAllocEvictionAdvisorAnalysis&gt;();</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  AU.addRequired&lt;RegAllocPriorityAdvisorAnalysis&gt;();</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                     LiveRangeEdit delegate methods</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>bool RAGreedy::LRE_CanEraseVirtReg(Register VirtReg) {</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>  LiveInterval &amp;LI = LIS-&gt;getInterval(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>  if (VRM-&gt;hasPhys(VirtReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.47k</span>, <span class='None'>False</span>: <span class='covered-line'>145k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>    Matrix-&gt;unassign(LI);</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>    aboutToRemoveInterval(LI);</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Unassigned virtreg is probably in the priority queue.</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // RegAllocBase will erase it after dequeueing.</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Nonetheless, clear the live-range so that the debug</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // dump will show the right state for that VirtReg.</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>  LI.clear();</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>void RAGreedy::LRE_WillShrinkVirtReg(Register VirtReg) {</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>  if (!VRM-&gt;hasPhys(VirtReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L252' href='#L252'><span>252:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54.5k</span>, <span class='None'>False</span>: <span class='covered-line'>49.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>54.5k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Register is assigned, put it back on the queue for reassignment.</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>49.1k</pre></td><td class='code'><pre>  LiveInterval &amp;LI = LIS-&gt;getInterval(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>49.1k</pre></td><td class='code'><pre>  Matrix-&gt;unassign(LI);</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>49.1k</pre></td><td class='code'><pre>  RegAllocBase::enqueue(&amp;LI);</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>49.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>void RAGreedy::LRE_DidCloneVirtReg(Register New, Register Old) {</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  ExtraInfo-&gt;LRE_DidCloneVirtReg(New, Old);</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>void RAGreedy::ExtraRegInfo::LRE_DidCloneVirtReg(Register New, Register Old) {</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Cloning a register we haven&apos;t even heard about yet?  Just ignore it.</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  if (!Info.inBounds(Old))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // LRE may clone a virtual register because dead code elimination causes it to</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // be split into connected components. The new components are much smaller</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // than the original, so they should get a new chance at being assigned.</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // same stage as the parent.</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  Info[Old].Stage = RS_Assign;</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  Info.grow(New.id());</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  Info[New] = Info[Old];</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>1.79M</pre></td><td class='code'><pre>void RAGreedy::releaseMemory() {</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>1.79M</pre></td><td class='code'><pre>  SpillerInstance.reset();</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>1.79M</pre></td><td class='code'><pre>  GlobalCand.clear();</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>1.79M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>4.98M</pre></td><td class='code'><pre>void RAGreedy::enqueueImpl(const LiveInterval *LI) { enqueue(Queue, LI); }</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>void RAGreedy::enqueue(PQueue &amp;CurQueue, const LiveInterval *LI) {</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Prioritize live ranges by size, assigning larger ranges first.</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The queue holds (size, reg) pairs.</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>  const Register Reg = LI-&gt;reg();</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>  assert(Reg.isVirtual() &amp;&amp; &quot;Can only enqueue virtual registers&quot;);</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>  auto Stage = ExtraInfo-&gt;getOrInitStage(Reg);</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>  if (Stage == RS_New) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.13M</span>, <span class='None'>False</span>: <span class='covered-line'>1.35M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>4.13M</pre></td><td class='code'><pre>    Stage = RS_Assign;</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>4.13M</pre></td><td class='code'><pre>    ExtraInfo-&gt;setStage(Reg, Stage);</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>4.13M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>  unsigned Ret = PriorityAdvisor-&gt;getPriority(*LI);</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The virtual register number is a tie breaker for same-sized ranges.</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Give lower vreg numbers higher priority to assign them first.</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>  CurQueue.push(std::make_pair(Ret, ~Reg));</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>unsigned DefaultPriorityAdvisor::getPriority(const LiveInterval &amp;LI) const {</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>  const unsigned Size = LI.getSize();</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>  const Register Reg = LI.reg();</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>  unsigned Prio;</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>  LiveRangeStage Stage = RA.getExtraInfo().getStage(LI);</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>  if (Stage == RS_Split) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L311' href='#L311'><span>311:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>302k</span>, <span class='None'>False</span>: <span class='covered-line'>5.18M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Unsplit ranges that couldn&apos;t be allocated immediately are deferred until</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // everything else has been allocated.</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>302k</pre></td><td class='code'><pre>    Prio = Size;</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>  } else if (Stage == RS_Memory) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L315' href='#L315'><span>315:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.18M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Memory operand should be considered last.</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Change the priority such that Memory operand are assigned in</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the reverse order that they came in.</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Make this a member variable and probably do something about hints.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    static unsigned MemOp = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Prio = MemOp++;</span></pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre><span class='red'>  }</span> else {</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Giant live ranges fall back to the global assignment heuristic, which</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // prevents excessive spilling in pathological cases.</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>    const TargetRegisterClass &amp;RC = *MRI-&gt;getRegClass(Reg);</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>    bool ForceGlobal = RC.GlobalPriority ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L326' href='#L326'><span>326:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.83k</span>, <span class='None'>False</span>: <span class='covered-line'>5.17M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>                       <div class='tooltip'>(<span class='tooltip-content'>5.17M</span></div><div class='tooltip'>!ReverseLocalAssignment<span class='tooltip-content'>5.17M</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L327' href='#L327'><span>327:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.17M</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>5.17M</pre></td><td class='code'><pre>                        (Size / SlotIndex::InstrDist) &gt;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>788k</span>, <span class='None'>False</span>: <span class='covered-line'>4.38M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>5.17M</pre></td><td class='code'><pre>                            (2 * RegClassInfo.getNumAllocatableRegs(&amp;RC)));</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L326'><span>326:24</span></a></span>) to (<span class='line-number'><a href='#L326'><span>329:75</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (326:24)
     Condition C2 --> (327:25)
     Condition C3 --> (328:25)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>    unsigned GlobalBit = 0;</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>    if (Stage == RS_Assign &amp;&amp; <div class='tooltip'>!ForceGlobal<span class='tooltip-content'>4.61M</span></div> &amp;&amp; <div class='tooltip'>!LI.empty()<span class='tooltip-content'>3.85M</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.61M</span>, <span class='None'>False</span>: <span class='covered-line'>564k</span>]
  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.85M</span>, <span class='None'>False</span>: <span class='covered-line'>759k</span>]
  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.82M</span>, <span class='None'>False</span>: <span class='covered-line'>28.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>        <div class='tooltip'>LIS-&gt;intervalIsInOneMBB(LI)<span class='tooltip-content'>3.82M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.69M</span>, <span class='None'>False</span>: <span class='covered-line'>130k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L332'><span>332:9</span></a></span>) to (<span class='line-number'><a href='#L332'><span>333:36</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (332:9)
     Condition C2 --> (332:31)
     Condition C3 --> (332:47)
     Condition C4 --> (333:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Allocate original local ranges in linear instruction order. Since they</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // are singly defined, this produces optimal coloring in the absence of</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // global interference and other constraints.</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>3.69M</pre></td><td class='code'><pre>      if (!ReverseLocalAssignment)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L337' href='#L337'><span>337:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.69M</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>3.69M</pre></td><td class='code'><pre>        Prio = LI.beginIndex().getApproxInstrDistance(Indexes-&gt;getLastIndex());</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      else {</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Allocating bottom up may allow many short LRGs to be assigned first</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // to one of the cheap registers. This could be much faster for very</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // large blocks on targets with many physical registers.</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        Prio = Indexes-&gt;getZeroIndex().getApproxInstrDistance(LI.endIndex());</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>3.69M</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Allocate global and split ranges in long-&gt;short order. Long ranges that</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // don&apos;t fit should be spilled (or split) ASAP so they don&apos;t create</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // interference.  Mark a bit to prioritize global above local ranges.</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>1.48M</pre></td><td class='code'><pre>      Prio = Size;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>1.48M</pre></td><td class='code'><pre>      GlobalBit = 1;</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>1.48M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Priority bit layout:</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 31 RS_Assign priority</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 30 Preference priority</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // if (RegClassPriorityTrumpsGlobalness)</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   29-25 AllocPriority</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   24 GlobalBit</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // else</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   29 Global bit</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   28-24 AllocPriority</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 0-23 Size/Instr distance</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Clamp the size to fit with the priority masking scheme</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>    Prio = std::min(Prio, (unsigned)maxUIntN(24));</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>    assert(isUInt&lt;5&gt;(RC.AllocationPriority) &amp;&amp; &quot;allocation priority overflow&quot;);</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>    if (RegClassPriorityTrumpsGlobalness)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L368' href='#L368'><span>368:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>165</span>, <span class='None'>False</span>: <span class='covered-line'>5.18M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>      Prio |= RC.AllocationPriority &lt;&lt; 25 | GlobalBit &lt;&lt; 24;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>      Prio |= GlobalBit &lt;&lt; 29 | RC.AllocationPriority &lt;&lt; 24;</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Mark a higher bit to prioritize global and local above RS_Split.</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>    Prio |= (1u &lt;&lt; 31);</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Boost ranges that have a physical register hint.</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>    if (VRM-&gt;hasKnownPreference(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.99M</span>, <span class='None'>False</span>: <span class='covered-line'>3.19M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>1.99M</pre></td><td class='code'><pre>      Prio |= (1u &lt;&lt; 30);</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>5.18M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>  return Prio;</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>5.75M</pre></td><td class='code'><pre>const LiveInterval *RAGreedy::dequeue() { return dequeue(Queue); }</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>6.20M</pre></td><td class='code'><pre>const LiveInterval *RAGreedy::dequeue(PQueue &amp;CurQueue) {</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>6.20M</pre></td><td class='code'><pre>  if (CurQueue.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>768k</span>, <span class='None'>False</span>: <span class='covered-line'>5.43M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>5.43M</pre></td><td class='code'><pre>  LiveInterval *LI = &amp;LIS-&gt;getInterval(~CurQueue.top().second);</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>5.43M</pre></td><td class='code'><pre>  CurQueue.pop();</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>5.43M</pre></td><td class='code'><pre>  return LI;</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>6.20M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                            Direct Assignment</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// tryAssign - Try to assign VirtReg to an available register.</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MCRegister RAGreedy::tryAssign(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               AllocationOrder &amp;Order,</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               SmallVectorImpl&lt;Register&gt; &amp;NewVRegs,</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>5.42M</pre></td><td class='code'><pre>                               const SmallVirtRegSet &amp;FixedRegisters) {</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>5.42M</pre></td><td class='code'><pre>  MCRegister PhysReg;</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>41.4M</pre></td><td class='code'><pre>  for (auto I = Order.begin(), E = Order.end(); I != E &amp;&amp; <div class='tooltip'>!PhysReg<span class='tooltip-content'>40.2M</span></div>; <div class='tooltip'>++I<span class='tooltip-content'>36.0M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L404' href='#L404'><span>404:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.2M</span>, <span class='None'>False</span>: <span class='covered-line'>1.18M</span>]
  Branch (<span class='line-number'><a name='L404' href='#L404'><span>404:59</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37.7M</span>, <span class='None'>False</span>: <span class='covered-line'>2.48M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L404'><span>404:49</span></a></span>) to (<span class='line-number'><a href='#L404'><span>404:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (404:49)
     Condition C2 --> (404:59)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>37.7M</pre></td><td class='code'><pre>    assert(*I);</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>37.7M</pre></td><td class='code'><pre>    if (!Matrix-&gt;checkInterference(VirtReg, *I)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.26M</span>, <span class='None'>False</span>: <span class='covered-line'>33.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>4.26M</pre></td><td class='code'><pre>      if (I.isHint())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L407' href='#L407'><span>407:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.75M</span>, <span class='None'>False</span>: <span class='covered-line'>2.50M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>1.75M</pre></td><td class='code'><pre>        return *I;</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>2.50M</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>2.50M</pre></td><td class='code'><pre>        PhysReg = *I;</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>4.26M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>37.7M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>3.67M</pre></td><td class='code'><pre>  if (!PhysReg.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L413' href='#L413'><span>413:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.16M</span>, <span class='None'>False</span>: <span class='covered-line'>2.50M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>    return PhysReg;</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // PhysReg is available, but there may be a better choice.</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we missed a simple hint, try to cheaply evict interference from the</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // preferred register.</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>2.50M</pre></td><td class='code'><pre>  if (Register Hint = MRI-&gt;getSimpleHint(VirtReg.reg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L420' href='#L420'><span>420:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>412k</span>, <span class='None'>False</span>: <span class='covered-line'>2.09M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>412k</pre></td><td class='code'><pre>    if (Order.isHint(Hint)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L421' href='#L421'><span>421:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108k</span>, <span class='None'>False</span>: <span class='covered-line'>304k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>      MCRegister PhysHint = Hint.asMCReg();</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;missed hint &quot; &lt;&lt; printReg(PhysHint, TRI) &lt;&lt; &apos;\n&apos;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>86</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>14</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>107k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>      if (EvictAdvisor-&gt;canEvictHintInterference(VirtReg, PhysHint,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.11k</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>                                                 FixedRegisters)) {</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>4.11k</pre></td><td class='code'><pre>        evictInterference(VirtReg, PhysHint, NewVRegs);</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>4.11k</pre></td><td class='code'><pre>        return PhysHint;</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>4.11k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We can also split the virtual register in cold blocks.</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>      if (trySplitAroundHintReg(PhysHint, VirtReg, NewVRegs, Order))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L432' href='#L432'><span>432:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.71k</span>, <span class='None'>False</span>: <span class='covered-line'>102k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>        return 0;</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Record the missed hint, we may be able to recover</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // at the end if the surrounding allocation changed.</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>      SetOfBrokenHints.insert(&amp;VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to evict interference from a cheaper alternative.</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>2.50M</pre></td><td class='code'><pre>  uint8_t Cost = RegCosts[PhysReg];</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Most registers have 0 additional cost.</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>2.50M</pre></td><td class='code'><pre>  if (!Cost)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L444' href='#L444'><span>444:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.48M</span>, <span class='None'>False</span>: <span class='covered-line'>14.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>2.48M</pre></td><td class='code'><pre>    return PhysReg;</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &quot; is available at cost &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>23</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>7</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>14.0k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>                    &lt;&lt; (unsigned)Cost &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  MCRegister CheapReg = tryEvict(VirtReg, Order, NewVRegs, Cost, FixedRegisters);</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  return CheapReg ? <div class='tooltip'>CheapReg<span class='tooltip-content'>6.68k</span></div> : <div class='tooltip'>PhysReg<span class='tooltip-content'>7.36k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L450' href='#L450'><span>450:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.68k</span>, <span class='None'>False</span>: <span class='covered-line'>7.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>2.50M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                         Interference eviction</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RegAllocEvictionAdvisor::canReassign(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>3.50M</pre></td><td class='code'><pre>                                          MCRegister FromReg) const {</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>84.0M</pre></td><td class='code'><pre>  auto HasRegUnitInterference = [&amp;](MCRegUnit Unit) {</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Instantiate a &quot;subquery&quot;, not to be confused with the Queries array.</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>84.0M</pre></td><td class='code'><pre>    LiveIntervalUnion::Query SubQ(VirtReg, Matrix-&gt;getLiveUnions()[Unit]);</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>84.0M</pre></td><td class='code'><pre>    return SubQ.checkInterference();</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>84.0M</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>3.50M</pre></td><td class='code'><pre>  for (MCRegister Reg :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86.9M</span>, <span class='None'>False</span>: <span class='covered-line'>3.43M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>86.9M</pre></td><td class='code'><pre>       AllocationOrder::create(VirtReg.reg(), *VRM, RegClassInfo, Matrix)) {</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>86.9M</pre></td><td class='code'><pre>    if (Reg == FromReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L467' href='#L467'><span>467:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.19M</span>, <span class='None'>False</span>: <span class='covered-line'>83.7M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>3.19M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If no units have interference, reassignment is possible.</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>83.7M</pre></td><td class='code'><pre>    if (none_of(TRI-&gt;regunits(Reg), HasRegUnitInterference)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L470' href='#L470'><span>470:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72.2k</span>, <span class='None'>False</span>: <span class='covered-line'>83.6M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>72.2k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;can reassign: &quot; &lt;&lt; VirtReg &lt;&lt; &quot; from &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>72.2k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>72.2k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>26</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>6</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>72.2k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>72.2k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>72.2k</pre></td><td class='code'><pre>                        &lt;&lt; printReg(FromReg, TRI) &lt;&lt; &quot; to &quot;</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>72.2k</pre></td><td class='code'><pre>                        &lt;&lt; printReg(Reg, TRI) &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>72.2k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>72.2k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>83.7M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>3.43M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>3.50M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// evictInterference - Evict any interferring registers that prevent VirtReg</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// from being assigned to Physreg. This assumes that canEvictInterference</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// returned true.</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void RAGreedy::evictInterference(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 MCRegister PhysReg,</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>                                 SmallVectorImpl&lt;Register&gt; &amp;NewVRegs) {</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Make sure that VirtReg has a cascade number, and assign that cascade</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // number to every evicted register. These live ranges than then only be</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // evicted by a newer cascade, preventing infinite loops.</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>  unsigned Cascade = ExtraInfo-&gt;getOrAssignNewCascade(VirtReg.reg());</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;evicting &quot; &lt;&lt; printReg(PhysReg, TRI)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>57</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>27</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>467k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>                    &lt;&lt; &quot; interference: Cascade &quot; &lt;&lt; Cascade &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Collect all interfering virtregs first.</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>  SmallVector&lt;const LiveInterval *, 8&gt; Intfs;</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>537k</pre></td><td class='code'><pre>  for (MCRegUnit Unit : TRI-&gt;regunits(PhysReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L496' href='#L496'><span>496:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>537k</span>, <span class='None'>False</span>: <span class='covered-line'>467k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>537k</pre></td><td class='code'><pre>    LiveIntervalUnion::Query &amp;Q = Matrix-&gt;query(VirtReg, Unit);</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We usually have the interfering VRegs cached so collectInterferingVRegs()</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // should be fast, we may need to recalculate if when different physregs</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // overlap the same register unit so we had different SubRanges queried</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // against it.</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>537k</pre></td><td class='code'><pre>    ArrayRef&lt;const LiveInterval *&gt; IVR = Q.interferingVRegs();</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>537k</pre></td><td class='code'><pre>    Intfs.append(IVR.begin(), IVR.end());</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>537k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Evict them second. This will invalidate the queries.</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>541k</pre></td><td class='code'><pre>  for (const LiveInterval *Intf : Intfs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L507' href='#L507'><span>507:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>541k</span>, <span class='None'>False</span>: <span class='covered-line'>467k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The same VirtReg may be present in multiple RegUnits. Skip duplicates.</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>541k</pre></td><td class='code'><pre>    if (!VRM-&gt;hasPhys(Intf-&gt;reg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L509' href='#L509'><span>509:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.8k</span>, <span class='None'>False</span>: <span class='covered-line'>477k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>63.8k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>477k</pre></td><td class='code'><pre>    Matrix-&gt;unassign(*Intf);</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>477k</pre></td><td class='code'><pre>    assert((ExtraInfo-&gt;getCascade(Intf-&gt;reg()) &lt; Cascade ||</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>477k</pre></td><td class='code'><pre>            VirtReg.isSpillable() &lt; Intf-&gt;isSpillable()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>477k</pre></td><td class='code'><pre>           &quot;Cannot decrease cascade number, illegal eviction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>477k</pre></td><td class='code'><pre>    ExtraInfo-&gt;setCascade(Intf-&gt;reg(), Cascade);</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>477k</pre></td><td class='code'><pre>    ++NumEvicted;</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>477k</pre></td><td class='code'><pre>    NewVRegs.push_back(Intf-&gt;reg());</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>477k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns true if the given \p PhysReg is a callee saved register and has not</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// been used for allocation yet.</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>2.02M</pre></td><td class='code'><pre>bool RegAllocEvictionAdvisor::isUnusedCalleeSavedReg(MCRegister PhysReg) const {</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>2.02M</pre></td><td class='code'><pre>  MCRegister CSR = RegClassInfo.getLastCalleeSavedAlias(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>2.02M</pre></td><td class='code'><pre>  if (!CSR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L526' href='#L526'><span>526:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.58M</span>, <span class='None'>False</span>: <span class='covered-line'>440k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>1.58M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>440k</pre></td><td class='code'><pre>  return !Matrix-&gt;isPhysRegUsed(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>2.02M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>RegAllocEvictionAdvisor::getOrderLimit(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       const AllocationOrder &amp;Order,</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>894k</pre></td><td class='code'><pre>                                       unsigned CostPerUseLimit) const {</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>894k</pre></td><td class='code'><pre>  unsigned OrderLimit = Order.getOrder().size();</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>894k</pre></td><td class='code'><pre>  if (CostPerUseLimit &lt; uint8_t(~0u)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.0k</span>, <span class='None'>False</span>: <span class='covered-line'>880k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check of any registers in RC are below CostPerUseLimit.</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>    const TargetRegisterClass *RC = MRI-&gt;getRegClass(VirtReg.reg());</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>    uint8_t MinCost = RegClassInfo.getMinCost(RC);</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>    if (MinCost &gt;= CostPerUseLimit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>489</span>, <span class='None'>False</span>: <span class='covered-line'>13.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>489</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; TRI-&gt;getRegClassName(RC) &lt;&lt; &quot; minimum cost = &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>489</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>489</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>489</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>489</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>489</pre></td><td class='code'><pre>                        &lt;&lt; MinCost &lt;&lt; &quot;, no cheaper registers to be found.\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>489</pre></td><td class='code'><pre>      return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>489</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // It is normal for register classes to have a long tail of registers with</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the same cost. We don&apos;t need to look at them if they&apos;re too expensive.</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>    if (RegCosts[Order.getOrder().back()] &gt;= CostPerUseLimit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L550' href='#L550'><span>550:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.5k</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>      OrderLimit = RegClassInfo.getLastCostChange(RC);</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Only trying the first &quot; &lt;&lt; OrderLimit</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>23</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>7</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>13.5k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>                        &lt;&lt; &quot; regs.\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>893k</pre></td><td class='code'><pre>  return OrderLimit;</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>894k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RegAllocEvictionAdvisor::canAllocatePhysReg(unsigned CostPerUseLimit,</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>18.8M</pre></td><td class='code'><pre>                                                 MCRegister PhysReg) const {</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>18.8M</pre></td><td class='code'><pre>  if (RegCosts[PhysReg] &gt;= CostPerUseLimit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L561' href='#L561'><span>561:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.1k</span>, <span class='None'>False</span>: <span class='covered-line'>18.8M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>34.1k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The first use of a callee-saved register in a function has cost 1.</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t start using a CSR when the CostPerUseLimit is low.</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>18.8M</pre></td><td class='code'><pre>  if (CostPerUseLimit == 1 &amp;&amp; <div class='tooltip'>isUnusedCalleeSavedReg(PhysReg)<span class='tooltip-content'>107k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L565' href='#L565'><span>565:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107k</span>, <span class='None'>False</span>: <span class='covered-line'>18.6M</span>]
  Branch (<span class='line-number'><a name='L565' href='#L565'><span>565:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.8k</span>, <span class='None'>False</span>: <span class='covered-line'>81.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L565'><span>565:7</span></a></span>) to (<span class='line-number'><a href='#L565'><span>565:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (565:7)
     Condition C2 --> (565:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>68</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>4</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>25.7k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>        dbgs() &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &quot; would clobber CSR &quot;</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>               &lt;&lt; printReg(RegClassInfo.getLastCalleeSavedAlias(PhysReg), TRI)</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>               &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>18.7M</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>18.8M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// tryEvict - Try to evict all interferences for a physreg.</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// @param  VirtReg Currently unassigned virtual register.</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// @param  Order   Physregs to try.</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// @return         Physreg to assign VirtReg, or 0.</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MCRegister RAGreedy::tryEvict(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              AllocationOrder &amp;Order,</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              SmallVectorImpl&lt;Register&gt; &amp;NewVRegs,</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              uint8_t CostPerUseLimit,</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>894k</pre></td><td class='code'><pre>                              const SmallVirtRegSet &amp;FixedRegisters) {</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>894k</pre></td><td class='code'><pre>  NamedRegionTimer T(&quot;evict&quot;, &quot;Evict&quot;, TimerGroupName, TimerGroupDescription,</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>894k</pre></td><td class='code'><pre>                     TimePassesIsEnabled);</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>894k</pre></td><td class='code'><pre>  MCRegister BestPhys = EvictAdvisor-&gt;tryFindEvictionCandidate(</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>894k</pre></td><td class='code'><pre>      VirtReg, Order, CostPerUseLimit, FixedRegisters);</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>894k</pre></td><td class='code'><pre>  if (BestPhys.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L589' href='#L589'><span>589:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>463k</span>, <span class='None'>False</span>: <span class='covered-line'>431k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>463k</pre></td><td class='code'><pre>    evictInterference(VirtReg, BestPhys, NewVRegs);</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>894k</pre></td><td class='code'><pre>  return BestPhys;</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>894k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                              Region Splitting</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// addSplitConstraints - Fill out the SplitConstraints vector based on the</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// interference pattern in Physreg and its aliases. Add the constraints to</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// SpillPlacement and return the static cost of this split in Cost, assuming</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// that all preferences in SplitConstraints are met.</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return false if there are no bundles with positive bias.</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RAGreedy::addSplitConstraints(InterferenceCache::Cursor Intf,</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>690k</pre></td><td class='code'><pre>                                   BlockFrequency &amp;Cost) {</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>690k</pre></td><td class='code'><pre>  ArrayRef&lt;SplitAnalysis::BlockInfo&gt; UseBlocks = SA-&gt;getUseBlocks();</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reset interference dependent info.</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>690k</pre></td><td class='code'><pre>  SplitConstraints.resize(UseBlocks.size());</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>690k</pre></td><td class='code'><pre>  BlockFrequency StaticCost = BlockFrequency(0);</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>2.20M</pre></td><td class='code'><pre>  for (unsigned I = 0; I != UseBlocks.size(); <div class='tooltip'>++I<span class='tooltip-content'>1.51M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.51M</span>, <span class='None'>False</span>: <span class='covered-line'>685k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>1.51M</pre></td><td class='code'><pre>    const SplitAnalysis::BlockInfo &amp;BI = UseBlocks[I];</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>1.51M</pre></td><td class='code'><pre>    SpillPlacement::BlockConstraint &amp;BC = SplitConstraints[I];</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>1.51M</pre></td><td class='code'><pre>    BC.Number = BI.MBB-&gt;getNumber();</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>1.51M</pre></td><td class='code'><pre>    Intf.moveToBlock(BC.Number);</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>1.51M</pre></td><td class='code'><pre>    BC.Entry = BI.LiveIn ? <div class='tooltip'>SpillPlacement::PrefReg<span class='tooltip-content'>705k</span></div> : <div class='tooltip'>SpillPlacement::DontCare<span class='tooltip-content'>814k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L616' href='#L616'><span>616:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>705k</span>, <span class='None'>False</span>: <span class='covered-line'>814k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>1.51M</pre></td><td class='code'><pre>    BC.Exit = (BI.LiveOut &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00M</span>, <span class='None'>False</span>: <span class='covered-line'>511k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>1.51M</pre></td><td class='code'><pre>               <div class='tooltip'>!LIS-&gt;getInstructionFromIndex(BI.LastInstr)-&gt;isImplicitDef()<span class='tooltip-content'>1.00M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L618' href='#L618'><span>618:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00M</span>, <span class='None'>False</span>: <span class='covered-line'>3.74k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L617'><span>617:16</span></a></span>) to (<span class='line-number'><a href='#L617'><span>618:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (617:16)
     Condition C2 --> (618:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>1.51M</pre></td><td class='code'><pre>                  ? <div class='tooltip'>SpillPlacement::PrefReg<span class='tooltip-content'>1.00M</span></div></pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>1.51M</pre></td><td class='code'><pre>                  : <div class='tooltip'>SpillPlacement::DontCare<span class='tooltip-content'>515k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>1.51M</pre></td><td class='code'><pre>    BC.ChangesValue = BI.FirstDef.isValid();</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>1.51M</pre></td><td class='code'><pre>    if (!Intf.hasInterference())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L623' href='#L623'><span>623:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>442k</span>, <span class='None'>False</span>: <span class='covered-line'>1.07M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>442k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Number of spill code instructions to insert.</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>1.07M</pre></td><td class='code'><pre>    unsigned Ins = 0;</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Interference for the live-in value.</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>1.07M</pre></td><td class='code'><pre>    if (BI.LiveIn) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L630' href='#L630'><span>630:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>504k</span>, <span class='None'>False</span>: <span class='covered-line'>572k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>504k</pre></td><td class='code'><pre>      if (Intf.first() &lt;= Indexes-&gt;getMBBStartIdx(BC.Number)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>211k</span>, <span class='None'>False</span>: <span class='covered-line'>293k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>        BC.Entry = SpillPlacement::MustSpill;</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>        ++Ins;</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>293k</pre></td><td class='code'><pre>      } else if (Intf.first() &lt; BI.FirstInstr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73.0k</span>, <span class='None'>False</span>: <span class='covered-line'>220k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>73.0k</pre></td><td class='code'><pre>        BC.Entry = SpillPlacement::PrefSpill;</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>73.0k</pre></td><td class='code'><pre>        ++Ins;</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>220k</pre></td><td class='code'><pre>      } else if (Intf.first() &lt; BI.LastInstr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L637' href='#L637'><span>637:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.8k</span>, <span class='None'>False</span>: <span class='covered-line'>205k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>14.8k</pre></td><td class='code'><pre>        ++Ins;</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>14.8k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Abort if the spill cannot be inserted at the MBB&apos; start</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>504k</pre></td><td class='code'><pre>      if (((BC.Entry == SpillPlacement::MustSpill) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>211k</span>, <span class='None'>False</span>: <span class='covered-line'>293k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>504k</pre></td><td class='code'><pre>           <div class='tooltip'>(BC.Entry == SpillPlacement::PrefSpill)<span class='tooltip-content'>293k</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L643' href='#L643'><span>643:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73.0k</span>, <span class='None'>False</span>: <span class='covered-line'>220k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>504k</pre></td><td class='code'><pre>          SlotIndex::isEarlierInstr(BI.FirstInstr,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.13k</span>, <span class='None'>False</span>: <span class='covered-line'>280k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>284k</pre></td><td class='code'><pre>                                    SA-&gt;getFirstSplitPoint(BC.Number)))</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L642'><span>642:11</span></a></span>) to (<span class='line-number'><a href='#L642'><span>645:71</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (642:12)
     Condition C2 --> (643:12)
     Condition C3 --> (644:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  F  = F      }
  3 { T,  -,  T  = T      }
  4 { F,  T,  F  = F      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>4.13k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>504k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Interference for the live-out value.</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>1.07M</pre></td><td class='code'><pre>    if (BI.LiveOut) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L650' href='#L650'><span>650:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>697k</span>, <span class='None'>False</span>: <span class='covered-line'>376k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>697k</pre></td><td class='code'><pre>      if (Intf.last() &gt;= SA-&gt;getLastSplitPoint(BC.Number)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L651' href='#L651'><span>651:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>384k</span>, <span class='None'>False</span>: <span class='covered-line'>312k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>384k</pre></td><td class='code'><pre>        BC.Exit = SpillPlacement::MustSpill;</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>384k</pre></td><td class='code'><pre>        ++Ins;</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>384k</pre></td><td class='code'><pre>      } else <div class='tooltip'>if (<span class='tooltip-content'>312k</span></div><div class='tooltip'>Intf.last() &gt; BI.LastInstr<span class='tooltip-content'>312k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L654' href='#L654'><span>654:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>226k</span>, <span class='None'>False</span>: <span class='covered-line'>85.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>226k</pre></td><td class='code'><pre>        BC.Exit = SpillPlacement::PrefSpill;</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>226k</pre></td><td class='code'><pre>        ++Ins;</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>226k</pre></td><td class='code'><pre>      } else <div class='tooltip'>if (<span class='tooltip-content'>85.9k</span></div><div class='tooltip'>Intf.last() &gt; BI.FirstInstr<span class='tooltip-content'>85.9k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L657' href='#L657'><span>657:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.21k</span>, <span class='None'>False</span>: <span class='covered-line'>76.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>9.21k</pre></td><td class='code'><pre>        ++Ins;</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>9.21k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>697k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Accumulate the total frequency of inserted spill code.</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>1.98M</pre></td><td class='code'><pre>    while (Ins--)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L663' href='#L663'><span>663:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>915k</span>, <span class='None'>False</span>: <span class='covered-line'>1.07M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>915k</pre></td><td class='code'><pre>      StaticCost += SpillPlacer-&gt;getBlockFrequency(BC.Number);</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>1.07M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>685k</pre></td><td class='code'><pre>  Cost = StaticCost;</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add constraints for use-blocks. Note that these are the only constraints</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that may add a positive bias, it is downhill from here.</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>685k</pre></td><td class='code'><pre>  SpillPlacer-&gt;addConstraints(SplitConstraints);</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>685k</pre></td><td class='code'><pre>  return SpillPlacer-&gt;scanActiveBundles();</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>690k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// addThroughConstraints - Add constraints and links to SpillPlacer from the</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// live-through blocks in Blocks.</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RAGreedy::addThroughConstraints(InterferenceCache::Cursor Intf,</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>                                     ArrayRef&lt;unsigned&gt; Blocks) {</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>  const unsigned GroupSize = 8;</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>  SpillPlacement::BlockConstraint BCS[GroupSize];</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>  unsigned TBS[GroupSize];</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>  unsigned B = 0, T = 0;</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>  for (unsigned Number : Blocks) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L683' href='#L683'><span>683:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28M</span>, <span class='None'>False</span>: <span class='covered-line'>182k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>    Intf.moveToBlock(Number);</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>    if (!Intf.hasInterference()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L686' href='#L686'><span>686:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02M</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>      assert(T &lt; GroupSize &amp;&amp; &quot;Array overflow&quot;);</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>      TBS[T] = Number;</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>      if (++T == GroupSize) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L689' href='#L689'><span>689:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.4k</span>, <span class='None'>False</span>: <span class='covered-line'>956k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>70.4k</pre></td><td class='code'><pre>        SpillPlacer-&gt;addLinks(ArrayRef(TBS, T));</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>70.4k</pre></td><td class='code'><pre>        T = 0;</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>70.4k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>    assert(B &lt; GroupSize &amp;&amp; &quot;Array overflow&quot;);</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>    BCS[B].Number = Number;</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Abort if the spill cannot be inserted at the MBB&apos; start</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>    MachineBasicBlock *MBB = MF-&gt;getBlockNumbered(Number);</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>    auto FirstNonDebugInstr = MBB-&gt;getFirstNonDebugInstr();</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>    if (FirstNonDebugInstr != MBB-&gt;end() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L702' href='#L702'><span>702:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.3k</span>, <span class='None'>False</span>: <span class='covered-line'>241k</span>]
  Branch (<span class='line-number'><a name='L702' href='#L702'><span>702:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>253k</span>, <span class='None'>False</span>: <span class='covered-line'>256</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>        SlotIndex::isEarlierInstr(LIS-&gt;getInstructionIndex(*FirstNonDebugInstr),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L703' href='#L703'><span>703:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.3k</span>, <span class='None'>False</span>: <span class='covered-line'>241k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>253k</pre></td><td class='code'><pre>                                  SA-&gt;getFirstSplitPoint(Number)))</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L702'><span>702:9</span></a></span>) to (<span class='line-number'><a href='#L702'><span>704:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (702:9)
     Condition C2 --> (703:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Interference for the live-in value.</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>241k</pre></td><td class='code'><pre>    if (Intf.first() &lt;= Indexes-&gt;getMBBStartIdx(Number))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L707' href='#L707'><span>707:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.0k</span>, <span class='None'>False</span>: <span class='covered-line'>191k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>50.0k</pre></td><td class='code'><pre>      BCS[B].Entry = SpillPlacement::MustSpill;</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>191k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>191k</pre></td><td class='code'><pre>      BCS[B].Entry = SpillPlacement::PrefSpill;</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Interference for the live-out value.</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>241k</pre></td><td class='code'><pre>    if (Intf.last() &gt;= SA-&gt;getLastSplitPoint(Number))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L713' href='#L713'><span>713:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61.1k</span>, <span class='None'>False</span>: <span class='covered-line'>180k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>61.1k</pre></td><td class='code'><pre>      BCS[B].Exit = SpillPlacement::MustSpill;</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>      BCS[B].Exit = SpillPlacement::PrefSpill;</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>241k</pre></td><td class='code'><pre>    if (++B == GroupSize) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L718' href='#L718'><span>718:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.01k</span>, <span class='None'>False</span>: <span class='covered-line'>233k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>8.01k</pre></td><td class='code'><pre>      SpillPlacer-&gt;addConstraints(ArrayRef(BCS, B));</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>8.01k</pre></td><td class='code'><pre>      B = 0;</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>8.01k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>241k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>182k</pre></td><td class='code'><pre>  SpillPlacer-&gt;addConstraints(ArrayRef(BCS, B));</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>182k</pre></td><td class='code'><pre>  SpillPlacer-&gt;addLinks(ArrayRef(TBS, T));</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>182k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>83.0k</pre></td><td class='code'><pre>bool RAGreedy::growRegion(GlobalSplitCandidate &amp;Cand) {</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Keep track of through blocks that have not been added to SpillPlacer.</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>83.0k</pre></td><td class='code'><pre>  BitVector Todo = SA-&gt;getThroughBlocks();</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>83.0k</pre></td><td class='code'><pre>  SmallVectorImpl&lt;unsigned&gt; &amp;ActiveBlocks = Cand.ActiveBlocks;</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>83.0k</pre></td><td class='code'><pre>  unsigned AddedTo = 0;</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>83.0k</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>83.0k</pre></td><td class='code'><pre>  unsigned Visited = 0;</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>83.0k</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>83.0k</pre></td><td class='code'><pre>  unsigned long Budget = GrowRegionComplexityBudget;</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>273k</pre></td><td class='code'><pre>  while (true) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L739' href='#L739'><span>739:10</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>273k</pre></td><td class='code'><pre>    ArrayRef&lt;unsigned&gt; NewBundles = SpillPlacer-&gt;getRecentPositive();</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Find new through blocks in the periphery of PrefRegBundles.</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>713k</pre></td><td class='code'><pre>    for (unsigned Bundle : NewBundles) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L742' href='#L742'><span>742:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>713k</span>, <span class='None'>False</span>: <span class='covered-line'>273k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Look at all blocks connected to Bundle in the full graph.</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>713k</pre></td><td class='code'><pre>      ArrayRef&lt;unsigned&gt; Blocks = Bundles-&gt;getBlocks(Bundle);</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Limit compilation time by bailing out after we use all our budget.</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>713k</pre></td><td class='code'><pre>      if (Blocks.size() &gt;= Budget)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L746' href='#L746'><span>746:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>713k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>713k</pre></td><td class='code'><pre>      Budget -= Blocks.size();</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>2.86M</pre></td><td class='code'><pre>      for (unsigned Block : Blocks) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L749' href='#L749'><span>749:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.86M</span>, <span class='None'>False</span>: <span class='covered-line'>713k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>2.86M</pre></td><td class='code'><pre>        if (!Todo.test(Block))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L750' href='#L750'><span>750:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.44M</span>, <span class='None'>False</span>: <span class='covered-line'>1.41M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>1.44M</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>        Todo.reset(Block);</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // This is a new through block. Add it to SpillPlacer later.</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>        ActiveBlocks.push_back(Block);</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>        ++Visited;</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>713k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Any new blocks to add?</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>273k</pre></td><td class='code'><pre>    if (ActiveBlocks.size() == AddedTo)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L761' href='#L761'><span>761:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.6k</span>, <span class='None'>False</span>: <span class='covered-line'>202k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>70.6k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Compute through constraints from the interference, or assume that all</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // through blocks prefer spilling when forming compact regions.</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>202k</pre></td><td class='code'><pre>    auto NewBlocks = ArrayRef(ActiveBlocks).slice(AddedTo);</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>202k</pre></td><td class='code'><pre>    if (Cand.PhysReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L767' href='#L767'><span>767:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>194k</span>, <span class='None'>False</span>: <span class='covered-line'>7.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>      if (!addThroughConstraints(Cand.Intf, NewBlocks))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L768' href='#L768'><span>768:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.3k</span>, <span class='None'>False</span>: <span class='covered-line'>182k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Providing that the variable being spilled does not look like a loop</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // induction variable, which is expensive to spill around and better</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // pushed into a condition inside the loop if possible, provide a strong</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // negative bias on through blocks to prevent unwanted liveness on loop</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // backedges.</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>      bool PrefSpill = true;</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>      if (SA-&gt;looksLikeLoopIV() &amp;&amp; <div class='tooltip'>NewBlocks.size() &gt;= 2<span class='tooltip-content'>55</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L777' href='#L777'><span>777:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>7.85k</span>]
  Branch (<span class='line-number'><a name='L777' href='#L777'><span>777:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L777'><span>777:11</span></a></span>) to (<span class='line-number'><a href='#L777'><span>777:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (777:11)
     Condition C2 --> (777:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Check that the current bundle is adding a Header + start+end of</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // loop-internal blocks. If the block is indeed a header, don&apos;t make</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // the NewBlocks as PrefSpill to allow the variable to be live in</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Header&lt;-&gt;Latch.</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>        MachineLoop *L = Loops-&gt;getLoopFor(MF-&gt;getBlockNumbered(NewBlocks[0]));</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>        if (L &amp;&amp; <div class='tooltip'>L-&gt;getHeader()-&gt;getNumber() == (int)NewBlocks[0]<span class='tooltip-content'>28</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L783' href='#L783'><span>783:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
  Branch (<span class='line-number'><a name='L783' href='#L783'><span>783:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L783' href='#L783'><span>783:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>            <div class='tooltip'>all_of(NewBlocks.drop_front(), [&amp;](unsigned Block) <span class='tooltip-content'>28</span></div>{</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L784' href='#L784'><span>784:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>              return L == Loops-&gt;getLoopFor(MF-&gt;getBlockNumbered(Block));</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>            }))</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L783'><span>783:13</span></a></span>) to (<span class='line-number'><a href='#L783'><span>786:15</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (783:13)
     Condition C2 --> (783:18)
     Condition C3 --> (784:13)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          PrefSpill = false;</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>      if (PrefSpill)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L789' href='#L789'><span>789:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.90k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>7.90k</pre></td><td class='code'><pre>        SpillPlacer-&gt;addPrefSpill(NewBlocks, /* Strong= */ true);</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>190k</pre></td><td class='code'><pre>    AddedTo = ActiveBlocks.size();</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Perhaps iterating can enable more bundles?</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>190k</pre></td><td class='code'><pre>    SpillPlacer-&gt;iterate();</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>190k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>70.6k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;, v=&quot; &lt;&lt; Visited);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>70.6k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>70.6k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>31</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>31</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>70.5k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>70.6k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>70.6k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>83.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// calcCompactRegion - Compute the set of edge bundles that should be live</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// when splitting the current live range into compact regions.  Compact</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// regions can be computed without looking at interference.  They are the</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// regions formed by removing all the live-through blocks from the live range.</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns false if the current live range is already compact, or if the</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// compact regions would form single block regions anyway.</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>bool RAGreedy::calcCompactRegion(GlobalSplitCandidate &amp;Cand) {</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Without any through blocks, the live range is already compact.</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  if (!SA-&gt;getNumThroughBlocks())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L810' href='#L810'><span>810:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.31k</span>, <span class='None'>False</span>: <span class='covered-line'>7.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>4.31k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Compact regions don&apos;t correspond to any physreg.</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>  Cand.reset(IntfCache, MCRegister::NoRegister);</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Compact region bundles&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>8</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>8</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>7.90k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use the spill placer to determine the live bundles. GrowRegion pretends</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that all the through blocks have interference when PhysReg is unset.</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>  SpillPlacer-&gt;prepare(Cand.LiveBundles);</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The static split cost will be zero since Cand.Intf reports no interference.</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>  BlockFrequency Cost;</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>  if (!addSplitConstraints(Cand.Intf, Cost)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L824' href='#L824'><span>824:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>7.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;, none.\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>  if (!growRegion(Cand)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L829' href='#L829'><span>829:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;, cannot spill all interferences.\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>  SpillPlacer-&gt;finish();</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>  if (!Cand.LiveBundles.any()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L836' href='#L836'><span>836:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.86k</span>, <span class='None'>False</span>: <span class='covered-line'>2.04k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>5.86k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;, none.\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>5.86k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>5.86k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>6</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>6</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>5.85k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>5.86k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>5.86k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>5.86k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>2</span></div>) <div class='tooltip'>{ <span class='tooltip-content'>2</span></div><div class='tooltip'>X<span class='tooltip-content'>2</span></div>; } \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2.04k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>    for (int I : Cand.LiveBundles.set_bits())</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>      dbgs() &lt;&lt; &quot; EB#&quot; &lt;&lt; I;</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>    dbgs() &lt;&lt; &quot;.\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// calcSpillCost - Compute how expensive it would be to split the live range in</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// SA around all use blocks instead of forming bundle regions.</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>BlockFrequency RAGreedy::calcSpillCost() {</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  BlockFrequency Cost = BlockFrequency(0);</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  ArrayRef&lt;SplitAnalysis::BlockInfo&gt; UseBlocks = SA-&gt;getUseBlocks();</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>  for (const SplitAnalysis::BlockInfo &amp;BI : UseBlocks) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L854' href='#L854'><span>854:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39.1k</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>    unsigned Number = BI.MBB-&gt;getNumber();</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We normally only need one spill instruction - a load or a store.</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>    Cost += SpillPlacer-&gt;getBlockFrequency(Number);</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Unless the value is redefined in the block.</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>    if (BI.LiveIn &amp;&amp; <div class='tooltip'>BI.LiveOut<span class='tooltip-content'>23.0k</span></div> &amp;&amp; <div class='tooltip'>BI.FirstDef<span class='tooltip-content'>12.8k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L860' href='#L860'><span>860:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.0k</span>, <span class='None'>False</span>: <span class='covered-line'>16.0k</span>]
  Branch (<span class='line-number'><a name='L860' href='#L860'><span>860:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.8k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
  Branch (<span class='line-number'><a name='L860' href='#L860'><span>860:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.70k</span>, <span class='None'>False</span>: <span class='covered-line'>11.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L860'><span>860:9</span></a></span>) to (<span class='line-number'><a href='#L860'><span>860:47</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (860:9)
     Condition C2 --> (860:22)
     Condition C3 --> (860:36)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>      Cost += SpillPlacer-&gt;getBlockFrequency(Number);</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  return Cost;</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// calcGlobalSplitCost - Return the global split cost of following the split</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// pattern in LiveBundles. This cost should be added to the local cost of the</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// interference pattern in SplitConstraints.</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>BlockFrequency RAGreedy::calcGlobalSplitCost(GlobalSplitCandidate &amp;Cand,</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>                                             const AllocationOrder &amp;Order) {</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  BlockFrequency GlobalCost = BlockFrequency(0);</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  const BitVector &amp;LiveBundles = Cand.LiveBundles;</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  ArrayRef&lt;SplitAnalysis::BlockInfo&gt; UseBlocks = SA-&gt;getUseBlocks();</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>260k</pre></td><td class='code'><pre>  for (unsigned I = 0; I != UseBlocks.size(); <div class='tooltip'>++I<span class='tooltip-content'>207k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L875' href='#L875'><span>875:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>207k</span>, <span class='None'>False</span>: <span class='covered-line'>53.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>    const SplitAnalysis::BlockInfo &amp;BI = UseBlocks[I];</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>    SpillPlacement::BlockConstraint &amp;BC = SplitConstraints[I];</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>    bool RegIn  = LiveBundles[Bundles-&gt;getBundle(BC.Number, false)];</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>    bool RegOut = LiveBundles[Bundles-&gt;getBundle(BC.Number, true)];</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>    unsigned Ins = 0;</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>    Cand.Intf.moveToBlock(BC.Number);</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>    if (BI.LiveIn)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L884' href='#L884'><span>884:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>136k</span>, <span class='None'>False</span>: <span class='covered-line'>70.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>136k</pre></td><td class='code'><pre>      Ins += RegIn != (BC.Entry == SpillPlacement::PrefReg);</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>    if (BI.LiveOut)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L886' href='#L886'><span>886:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164k</span>, <span class='None'>False</span>: <span class='covered-line'>42.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>164k</pre></td><td class='code'><pre>      Ins += RegOut != (BC.Exit == SpillPlacement::PrefReg);</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>257k</pre></td><td class='code'><pre>    while (Ins--)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L888' href='#L888'><span>888:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.9k</span>, <span class='None'>False</span>: <span class='covered-line'>207k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>49.9k</pre></td><td class='code'><pre>      GlobalCost += SpillPlacer-&gt;getBlockFrequency(BC.Number);</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>  for (unsigned Number : Cand.ActiveBlocks) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L892' href='#L892'><span>892:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02M</span>, <span class='None'>False</span>: <span class='covered-line'>53.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>    bool RegIn  = LiveBundles[Bundles-&gt;getBundle(Number, false)];</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>    bool RegOut = LiveBundles[Bundles-&gt;getBundle(Number, true)];</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>    if (!RegIn &amp;&amp; <div class='tooltip'>!RegOut<span class='tooltip-content'>285k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L895' href='#L895'><span>895:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>285k</span>, <span class='None'>False</span>: <span class='covered-line'>734k</span>]
  Branch (<span class='line-number'><a name='L895' href='#L895'><span>895:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>185k</span>, <span class='None'>False</span>: <span class='covered-line'>100k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L895'><span>895:9</span></a></span>) to (<span class='line-number'><a href='#L895'><span>895:26</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (895:9)
     Condition C2 --> (895:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>834k</pre></td><td class='code'><pre>    if (RegIn &amp;&amp; <div class='tooltip'>RegOut<span class='tooltip-content'>734k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L897' href='#L897'><span>897:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>734k</span>, <span class='None'>False</span>: <span class='covered-line'>100k</span>]
  Branch (<span class='line-number'><a name='L897' href='#L897'><span>897:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>663k</span>, <span class='None'>False</span>: <span class='covered-line'>70.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L897'><span>897:9</span></a></span>) to (<span class='line-number'><a href='#L897'><span>897:24</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (897:9)
     Condition C2 --> (897:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We need double spill code if this block has interference.</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>663k</pre></td><td class='code'><pre>      Cand.Intf.moveToBlock(Number);</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>663k</pre></td><td class='code'><pre>      if (Cand.Intf.hasInterference()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L900' href='#L900'><span>900:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.4k</span>, <span class='None'>False</span>: <span class='covered-line'>623k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>40.4k</pre></td><td class='code'><pre>        GlobalCost += SpillPlacer-&gt;getBlockFrequency(Number);</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>40.4k</pre></td><td class='code'><pre>        GlobalCost += SpillPlacer-&gt;getBlockFrequency(Number);</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>40.4k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>663k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>663k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // live-in / stack-out or stack-in live-out.</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>    GlobalCost += SpillPlacer-&gt;getBlockFrequency(Number);</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  return GlobalCost;</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// splitAroundRegion - Split the current live range around the regions</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// determined by BundleCand and GlobalCand.</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Before calling this function, GlobalCand and BundleCand must be initialized</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// so each bundle is assigned to a valid candidate, or NoCand for the</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// stack-bound bundles.  The shared SA/SE SplitAnalysis and SplitEditor</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// objects must be initialized for the current live range, and intervals</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// created for the used candidates.</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// @param LREdit    The LiveRangeEdit object handling the current split.</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// @param UsedCands List of used GlobalCand entries. Every BundleCand value</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///                  must appear in this list.</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void RAGreedy::splitAroundRegion(LiveRangeEdit &amp;LREdit,</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>                                 ArrayRef&lt;unsigned&gt; UsedCands) {</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // These are the intervals created for new global ranges. We may create more</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // intervals for local ranges.</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  const unsigned NumGlobalIntvs = LREdit.size();</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;splitAroundRegion with &quot; &lt;&lt; NumGlobalIntvs</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>4</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>4</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>6.06k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>                    &lt;&lt; &quot; globals.\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  assert(NumGlobalIntvs &amp;&amp; &quot;No global intervals configured&quot;);</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Isolate even single instructions when dealing with a proper sub-class.</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // That guarantees register class inflation for the stack interval because it</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is all copies.</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  Register Reg = SA-&gt;getParent().reg();</pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  bool SingleInstrs = RegClassInfo.isProperSubClass(MRI-&gt;getRegClass(Reg));</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First handle all the blocks with uses.</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  ArrayRef&lt;SplitAnalysis::BlockInfo&gt; UseBlocks = SA-&gt;getUseBlocks();</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>27.1k</pre></td><td class='code'><pre>  for (const SplitAnalysis::BlockInfo &amp;BI : UseBlocks) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L941' href='#L941'><span>941:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.1k</span>, <span class='None'>False</span>: <span class='covered-line'>6.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>27.1k</pre></td><td class='code'><pre>    unsigned Number = BI.MBB-&gt;getNumber();</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>27.1k</pre></td><td class='code'><pre>    unsigned IntvIn = 0, IntvOut = 0;</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>27.1k</pre></td><td class='code'><pre>    SlotIndex IntfIn, IntfOut;</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>27.1k</pre></td><td class='code'><pre>    if (BI.LiveIn) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L945' href='#L945'><span>945:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>8.96k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>      unsigned CandIn = BundleCand[Bundles-&gt;getBundle(Number, false)];</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>      if (CandIn != NoCand) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L947' href='#L947'><span>947:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.9k</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>14.9k</pre></td><td class='code'><pre>        GlobalSplitCandidate &amp;Cand = GlobalCand[CandIn];</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>14.9k</pre></td><td class='code'><pre>        IntvIn = Cand.IntvIdx;</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>14.9k</pre></td><td class='code'><pre>        Cand.Intf.moveToBlock(Number);</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>14.9k</pre></td><td class='code'><pre>        IntfIn = Cand.Intf.first();</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>14.9k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>27.1k</pre></td><td class='code'><pre>    if (BI.LiveOut) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L954' href='#L954'><span>954:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.2k</span>, <span class='None'>False</span>: <span class='covered-line'>6.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      unsigned CandOut = BundleCand[Bundles-&gt;getBundle(Number, true)];</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      if (CandOut != NoCand) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L956' href='#L956'><span>956:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.3k</span>, <span class='None'>False</span>: <span class='covered-line'>2.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>17.3k</pre></td><td class='code'><pre>        GlobalSplitCandidate &amp;Cand = GlobalCand[CandOut];</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>17.3k</pre></td><td class='code'><pre>        IntvOut = Cand.IntvIdx;</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>17.3k</pre></td><td class='code'><pre>        Cand.Intf.moveToBlock(Number);</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>17.3k</pre></td><td class='code'><pre>        IntfOut = Cand.Intf.last();</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>17.3k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Create separate intervals for isolated blocks with multiple uses.</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>27.1k</pre></td><td class='code'><pre>    if (!IntvIn &amp;&amp; <div class='tooltip'>!IntvOut<span class='tooltip-content'>12.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.2k</span>, <span class='None'>False</span>: <span class='covered-line'>14.9k</span>]
  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.09k</span>, <span class='None'>False</span>: <span class='covered-line'>9.11k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L965'><span>965:9</span></a></span>) to (<span class='line-number'><a href='#L965'><span>965:28</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (965:9)
     Condition C2 --> (965:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; printMBBReference(*BI.MBB) &lt;&lt; &quot; isolated.\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.09k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>      if (SA-&gt;shouldSplitSingleBlock(BI, SingleInstrs))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L967' href='#L967'><span>967:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>753</span>, <span class='None'>False</span>: <span class='covered-line'>2.34k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>753</pre></td><td class='code'><pre>        SE-&gt;splitSingleBlock(BI);</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>24.0k</pre></td><td class='code'><pre>    if (IntvIn &amp;&amp; <div class='tooltip'>IntvOut<span class='tooltip-content'>14.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L972' href='#L972'><span>972:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.9k</span>, <span class='None'>False</span>: <span class='covered-line'>9.11k</span>]
  Branch (<span class='line-number'><a name='L972' href='#L972'><span>972:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.26k</span>, <span class='None'>False</span>: <span class='covered-line'>6.66k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L972'><span>972:9</span></a></span>) to (<span class='line-number'><a href='#L972'><span>972:26</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (972:9)
     Condition C2 --> (972:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>      SE-&gt;splitLiveThroughBlock(Number, IntvIn, IntfIn, IntvOut, IntfOut);</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>15.7k</pre></td><td class='code'><pre>    else if (IntvIn)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L974' href='#L974'><span>974:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.66k</span>, <span class='None'>False</span>: <span class='covered-line'>9.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>6.66k</pre></td><td class='code'><pre>      SE-&gt;splitRegInBlock(BI, IntvIn, IntfIn);</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>9.11k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>9.11k</pre></td><td class='code'><pre>      SE-&gt;splitRegOutBlock(BI, IntvOut, IntfOut);</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>24.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle live-through blocks. The relevant live-through blocks are stored in</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the ActiveBlocks list with each candidate. We need to filter out</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // duplicates.</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  BitVector Todo = SA-&gt;getThroughBlocks();</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>6.66k</pre></td><td class='code'><pre>  for (unsigned UsedCand : UsedCands) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L984' href='#L984'><span>984:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.66k</span>, <span class='None'>False</span>: <span class='covered-line'>6.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>6.66k</pre></td><td class='code'><pre>    ArrayRef&lt;unsigned&gt; Blocks = GlobalCand[UsedCand].ActiveBlocks;</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>72.3k</pre></td><td class='code'><pre>    for (unsigned Number : Blocks) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L986' href='#L986'><span>986:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72.3k</span>, <span class='None'>False</span>: <span class='covered-line'>6.66k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>72.3k</pre></td><td class='code'><pre>      if (!Todo.test(Number))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L987' href='#L987'><span>987:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.85k</span>, <span class='None'>False</span>: <span class='covered-line'>69.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>2.85k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>69.4k</pre></td><td class='code'><pre>      Todo.reset(Number);</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>69.4k</pre></td><td class='code'><pre>      unsigned IntvIn = 0, IntvOut = 0;</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>69.4k</pre></td><td class='code'><pre>      SlotIndex IntfIn, IntfOut;</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>69.4k</pre></td><td class='code'><pre>      unsigned CandIn = BundleCand[Bundles-&gt;getBundle(Number, false)];</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>69.4k</pre></td><td class='code'><pre>      if (CandIn != NoCand) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L995' href='#L995'><span>995:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.0k</span>, <span class='None'>False</span>: <span class='covered-line'>14.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>55.0k</pre></td><td class='code'><pre>        GlobalSplitCandidate &amp;Cand = GlobalCand[CandIn];</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>55.0k</pre></td><td class='code'><pre>        IntvIn = Cand.IntvIdx;</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>55.0k</pre></td><td class='code'><pre>        Cand.Intf.moveToBlock(Number);</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>55.0k</pre></td><td class='code'><pre>        IntfIn = Cand.Intf.first();</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>55.0k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>69.4k</pre></td><td class='code'><pre>      unsigned CandOut = BundleCand[Bundles-&gt;getBundle(Number, true)];</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>69.4k</pre></td><td class='code'><pre>      if (CandOut != NoCand) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1003' href='#L1003'><span>1003:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54.8k</span>, <span class='None'>False</span>: <span class='covered-line'>14.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>54.8k</pre></td><td class='code'><pre>        GlobalSplitCandidate &amp;Cand = GlobalCand[CandOut];</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>54.8k</pre></td><td class='code'><pre>        IntvOut = Cand.IntvIdx;</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>54.8k</pre></td><td class='code'><pre>        Cand.Intf.moveToBlock(Number);</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>54.8k</pre></td><td class='code'><pre>        IntfOut = Cand.Intf.last();</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>54.8k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>69.4k</pre></td><td class='code'><pre>      if (!IntvIn &amp;&amp; <div class='tooltip'>!IntvOut<span class='tooltip-content'>14.4k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1009' href='#L1009'><span>1009:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.4k</span>, <span class='None'>False</span>: <span class='covered-line'>55.0k</span>]
  Branch (<span class='line-number'><a name='L1009' href='#L1009'><span>1009:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2.82k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1009'><span>1009:11</span></a></span>) to (<span class='line-number'><a href='#L1009'><span>1009:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1009:11)
     Condition C2 --> (1009:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>57.8k</pre></td><td class='code'><pre>      SE-&gt;splitLiveThroughBlock(Number, IntvIn, IntfIn, IntvOut, IntfOut);</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>57.8k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>6.66k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  ++NumGlobalSplits;</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 8&gt; IntvMap;</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  SE-&gt;finish(&amp;IntvMap);</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  DebugVars-&gt;splitRegister(Reg, LREdit.regs(), *LIS);</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  unsigned OrigBlocks = SA-&gt;getNumLiveBlocks();</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Sort out the new intervals created by splitting. We get four kinds:</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // - Remainder intervals should not be split again.</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // - Candidate intervals can be assigned to Cand.PhysReg.</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // - Block-local splits are candidates for local splitting.</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // - DCE leftovers should go back on the queue.</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  for (unsigned I = 0, E = LREdit.size(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>16.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1028' href='#L1028'><span>1028:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.2k</span>, <span class='None'>False</span>: <span class='covered-line'>6.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>    const LiveInterval &amp;Reg = LIS-&gt;getInterval(LREdit.get(I));</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Ignore old intervals from DCE.</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>    if (ExtraInfo-&gt;getOrInitStage(Reg.reg()) != RS_New)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1032' href='#L1032'><span>1032:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Remainder interval. Don&apos;t try splitting again, spill if it doesn&apos;t</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // allocate.</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>    if (IntvMap[I] == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1037' href='#L1037'><span>1037:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.54k</span>, <span class='None'>False</span>: <span class='covered-line'>9.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>      ExtraInfo-&gt;setStage(Reg, RS_Spill);</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Global intervals. Allow repeated splitting as long as the number of live</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // blocks is strictly decreasing.</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>9.72k</pre></td><td class='code'><pre>    if (IntvMap[I] &lt; NumGlobalIntvs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1044' href='#L1044'><span>1044:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.57k</span>, <span class='None'>False</span>: <span class='covered-line'>2.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>7.57k</pre></td><td class='code'><pre>      if (SA-&gt;countLiveBlocks(&amp;Reg) &gt;= OrigBlocks) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1045' href='#L1045'><span>1045:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.90k</span>, <span class='None'>False</span>: <span class='covered-line'>4.67k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Main interval covers the same &quot; &lt;&lt; OrigBlocks</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>2</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>2</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2.89k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>                          &lt;&lt; &quot; blocks as original.\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Don&apos;t allow repeated splitting as a safe guard against looping.</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>        ExtraInfo-&gt;setStage(Reg, RS_Split2);</pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='covered-line'><pre>7.57k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>7.57k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Other intervals are treated as new. This includes local intervals created</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // for blocks with multiple uses, and anything created by DCE.</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>9.72k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  if (VerifyEnabled)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1058' href='#L1058'><span>1058:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>6.04k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    MF-&gt;verify(this, &quot;After splitting live range around region&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MCRegister RAGreedy::tryRegionSplit(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    AllocationOrder &amp;Order,</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>                                    SmallVectorImpl&lt;Register&gt; &amp;NewVRegs) {</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  if (!TRI-&gt;shouldRegionSplitForVirtReg(*MF, VirtReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1065' href='#L1065'><span>1065:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return MCRegister::NoRegister;</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  unsigned NumCands = 0;</pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  BlockFrequency SpillCost = calcSpillCost();</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  BlockFrequency BestCost;</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if we can split this live range around a compact region.</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  bool HasCompact = calcCompactRegion(GlobalCand.front());</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  if (HasCompact) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.04k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Yes, keep GlobalCand[0] as the compact region candidate.</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>    NumCands = 1;</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>    BestCost = BlockFrequency::max();</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // No benefit from the compact region, our fallback will be per-block</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // splitting. Make sure we find a solution that is cheaper than spilling.</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    BestCost = SpillCost;</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Cost of isolating all blocks = &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>8</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>8</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                      &lt;&lt; printBlockFreq(*MBFI, BestCost) &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  unsigned BestCand = calculateRegionSplitCost(VirtReg, Order, BestCost,</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>                                               NumCands, false /*IgnoreCSR*/);</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // No solutions found, fall back to single block splitting.</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  if (!HasCompact &amp;&amp; <div class='tooltip'>BestCand == NoCand<span class='tooltip-content'>10.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1089' href='#L1089'><span>1089:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>2.04k</span>]
  Branch (<span class='line-number'><a name='L1089' href='#L1089'><span>1089:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.17k</span>, <span class='None'>False</span>: <span class='covered-line'>2.00k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1089'><span>1089:7</span></a></span>) to (<span class='line-number'><a href='#L1089'><span>1089:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1089:7)
     Condition C2 --> (1089:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>8.17k</pre></td><td class='code'><pre>    return MCRegister::NoRegister;</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>4.04k</pre></td><td class='code'><pre>  return doRegionSplit(VirtReg, BestCand, HasCompact, NewVRegs);</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>RAGreedy::calculateRegionSplitCostAroundReg(MCPhysReg PhysReg,</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            AllocationOrder &amp;Order,</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            BlockFrequency &amp;BestCost,</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            unsigned &amp;NumCands,</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>682k</pre></td><td class='code'><pre>                                            unsigned &amp;BestCand) {</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Discard bad candidates before we run out of interference cache cursors.</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This will only affect register classes with a lot of registers (&gt;32).</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>682k</pre></td><td class='code'><pre>  if (NumCands == IntfCache.getMaxCursors()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1103' href='#L1103'><span>1103:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.12k</span>, <span class='None'>False</span>: <span class='covered-line'>680k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>    unsigned WorstCount = ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>    unsigned Worst = 0;</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>70.0k</pre></td><td class='code'><pre>    for (unsigned CandIndex = 0; CandIndex != NumCands; <div class='tooltip'>++CandIndex<span class='tooltip-content'>67.9k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1106' href='#L1106'><span>1106:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.9k</span>, <span class='None'>False</span>: <span class='covered-line'>2.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>67.9k</pre></td><td class='code'><pre>      if (CandIndex == BestCand || <div class='tooltip'>!GlobalCand[CandIndex].PhysReg<span class='tooltip-content'>67.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1107' href='#L1107'><span>1107:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>402</span>, <span class='None'>False</span>: <span class='covered-line'>67.5k</span>]
  Branch (<span class='line-number'><a name='L1107' href='#L1107'><span>1107:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>67.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1107'><span>1107:11</span></a></span>) to (<span class='line-number'><a href='#L1107'><span>1107:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1107:11)
     Condition C2 --> (1107:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>408</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>67.5k</pre></td><td class='code'><pre>      unsigned Count = GlobalCand[CandIndex].LiveBundles.count();</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>67.5k</pre></td><td class='code'><pre>      if (Count &lt; WorstCount) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1110' href='#L1110'><span>1110:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.12k</span>, <span class='None'>False</span>: <span class='covered-line'>65.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>        Worst = CandIndex;</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>        WorstCount = Count;</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>67.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>    --NumCands;</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>    GlobalCand[Worst] = GlobalCand[NumCands];</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>    if (BestCand == NumCands)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1117' href='#L1117'><span>1117:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>BestCand = Worst</span>;</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>682k</pre></td><td class='code'><pre>  if (GlobalCand.size() &lt;= NumCands)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1121' href='#L1121'><span>1121:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>682k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>GlobalCand.resize(NumCands+1)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>682k</pre></td><td class='code'><pre>  GlobalSplitCandidate &amp;Cand = GlobalCand[NumCands];</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>682k</pre></td><td class='code'><pre>  Cand.reset(IntfCache, PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>682k</pre></td><td class='code'><pre>  SpillPlacer-&gt;prepare(Cand.LiveBundles);</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>682k</pre></td><td class='code'><pre>  BlockFrequency Cost;</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>682k</pre></td><td class='code'><pre>  if (!addSplitConstraints(Cand.Intf, Cost)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1128' href='#L1128'><span>1128:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>463k</span>, <span class='None'>False</span>: <span class='covered-line'>219k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>463k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &quot;\tno positive bundles\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>463k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>463k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>741</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>344</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>741</span>, <span class='None'>False</span>: <span class='covered-line'>462k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>344</span>, <span class='None'>False</span>: <span class='covered-line'>397</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>463k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>463k</pre></td><td class='code'><pre>    return BestCand;</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>463k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>219k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; printReg(PhysReg, TRI)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>219k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>219k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>28</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>28</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>219k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>219k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>219k</pre></td><td class='code'><pre>                    &lt;&lt; &quot;\tstatic = &quot; &lt;&lt; printBlockFreq(*MBFI, Cost));</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='covered-line'><pre>219k</pre></td><td class='code'><pre>  if (Cost &gt;= BestCost) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1134' href='#L1134'><span>1134:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144k</span>, <span class='None'>False</span>: <span class='covered-line'>75.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>4</span></div>) <div class='tooltip'>{ <span class='tooltip-content'>4</span></div><div class='tooltip'>X<span class='tooltip-content'>8</span></div>; } \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>144k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>      if (BestCand == NoCand)</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>        dbgs() &lt;&lt; &quot; worse than no bundles\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>        dbgs() &lt;&lt; &quot; worse than &quot;</pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>               &lt;&lt; printReg(GlobalCand[BestCand].PhysReg, TRI) &lt;&lt; &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>    });</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>    return BestCand;</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='covered-line'><pre>75.0k</pre></td><td class='code'><pre>  if (!growRegion(Cand)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1144' href='#L1144'><span>1144:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.3k</span>, <span class='None'>False</span>: <span class='covered-line'>62.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;, cannot spill all interferences.\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>1</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>12.3k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>    return BestCand;</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>62.6k</pre></td><td class='code'><pre>  SpillPlacer-&gt;finish();</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // No live bundles, defer to splitSingleBlocks().</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='covered-line'><pre>62.6k</pre></td><td class='code'><pre>  if (!Cand.LiveBundles.any()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1152' href='#L1152'><span>1152:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.95k</span>, <span class='None'>False</span>: <span class='covered-line'>53.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>8.95k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot; no bundles.\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>8.95k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>8.95k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>1</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>8.95k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>8.95k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>8.95k</pre></td><td class='code'><pre>    return BestCand;</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>8.95k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  Cost += calcGlobalSplitCost(Cand, Order);</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>22</span></div>) <div class='tooltip'>{ <span class='tooltip-content'>22</span></div><div class='tooltip'>X<span class='tooltip-content'>211</span></div>; } \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>53.7k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>211</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>    dbgs() &lt;&lt; &quot;, total = &quot; &lt;&lt; printBlockFreq(*MBFI, Cost) &lt;&lt; &quot; with bundles&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>    for (int I : Cand.LiveBundles.set_bits())</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>      dbgs() &lt;&lt; &quot; EB#&quot; &lt;&lt; I;</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>    dbgs() &lt;&lt; &quot;.\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  if (Cost &lt; BestCost) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1164' href='#L1164'><span>1164:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.02k</span>, <span class='None'>False</span>: <span class='covered-line'>45.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>8.02k</pre></td><td class='code'><pre>    BestCand = NumCands;</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>8.02k</pre></td><td class='code'><pre>    BestCost = Cost;</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>8.02k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  ++NumCands;</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  return BestCand;</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>62.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned RAGreedy::calculateRegionSplitCost(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            AllocationOrder &amp;Order,</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            BlockFrequency &amp;BestCost,</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            unsigned &amp;NumCands,</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='covered-line'><pre>26.1k</pre></td><td class='code'><pre>                                            bool IgnoreCSR) {</pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>26.1k</pre></td><td class='code'><pre>  unsigned BestCand = NoCand;</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>861k</pre></td><td class='code'><pre>  for (MCPhysReg PhysReg : Order) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1179' href='#L1179'><span>1179:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>861k</span>, <span class='None'>False</span>: <span class='covered-line'>26.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='covered-line'><pre>861k</pre></td><td class='code'><pre>    assert(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>861k</pre></td><td class='code'><pre>    if (IgnoreCSR &amp;&amp; <div class='tooltip'>EvictAdvisor-&gt;isUnusedCalleeSavedReg(PhysReg)<span class='tooltip-content'>596k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1181' href='#L1181'><span>1181:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>596k</span>, <span class='None'>False</span>: <span class='covered-line'>264k</span>]
  Branch (<span class='line-number'><a name='L1181' href='#L1181'><span>1181:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>255k</span>, <span class='None'>False</span>: <span class='covered-line'>341k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1181'><span>1181:9</span></a></span>) to (<span class='line-number'><a href='#L1181'><span>1181:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1181:9)
     Condition C2 --> (1181:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>255k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='covered-line'><pre>605k</pre></td><td class='code'><pre>    calculateRegionSplitCostAroundReg(PhysReg, Order, BestCost, NumCands,</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>605k</pre></td><td class='code'><pre>                                      BestCand);</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>605k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>26.1k</pre></td><td class='code'><pre>  return BestCand;</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='covered-line'><pre>26.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned RAGreedy::doRegionSplit(const LiveInterval &amp;VirtReg, unsigned BestCand,</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 bool HasCompact,</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>                                 SmallVectorImpl&lt;Register&gt; &amp;NewVRegs) {</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 8&gt; UsedCands;</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Prepare split editor.</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  LiveRangeEdit LREdit(&amp;VirtReg, NewVRegs, *MF, *LIS, VRM, this, &amp;DeadRemats);</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  SE-&gt;reset(LREdit, SplitSpillMode);</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Assign all edge bundles to the preferred candidate, or NoCand.</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  BundleCand.assign(Bundles-&gt;getNumBundles(), NoCand);</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Assign bundles for the best candidate region.</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  if (BestCand != NoCand) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1203' href='#L1203'><span>1203:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.63k</span>, <span class='None'>False</span>: <span class='covered-line'>433</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>    GlobalSplitCandidate &amp;Cand = GlobalCand[BestCand];</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>    if (unsigned B = Cand.getBundles(BundleCand, BestCand)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1205' href='#L1205'><span>1205:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.63k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>      UsedCands.push_back(BestCand);</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>      Cand.IntvIdx = SE-&gt;openIntv();</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Split for &quot; &lt;&lt; printReg(Cand.PhysReg, TRI) &lt;&lt; &quot; in &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>4</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>4</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>5.63k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>                        &lt;&lt; B &lt;&lt; &quot; bundles, intv &quot; &lt;&lt; Cand.IntvIdx &lt;&lt; &quot;.\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>      (void)B;</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Assign bundles for the compact region.</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  if (HasCompact) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.04k</span>, <span class='None'>False</span>: <span class='covered-line'>4.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>    GlobalSplitCandidate &amp;Cand = GlobalCand.front();</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>    assert(!Cand.PhysReg &amp;&amp; &quot;Compact region has no physreg&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>    if (unsigned B = Cand.getBundles(BundleCand, 0)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1218' href='#L1218'><span>1218:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02k</span>, <span class='None'>False</span>: <span class='covered-line'>1.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>      UsedCands.push_back(0);</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>      Cand.IntvIdx = SE-&gt;openIntv();</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Split for compact region in &quot; &lt;&lt; B</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>1</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.02k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>                        &lt;&lt; &quot; bundles, intv &quot; &lt;&lt; Cand.IntvIdx &lt;&lt; &quot;.\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>      (void)B;</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  splitAroundRegion(LREdit, UsedCands);</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// VirtReg has a physical Hint, this function tries to split VirtReg around</pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Hint if we can place new COPY instructions in cold blocks.</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RAGreedy::trySplitAroundHintReg(MCPhysReg Hint,</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     SmallVectorImpl&lt;Register&gt; &amp;NewVRegs,</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>                                     AllocationOrder &amp;Order) {</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Split the VirtReg may generate COPY instructions in multiple cold basic</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // blocks, and increase code size. So we avoid it when the function is</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // optimized for size.</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>  if (MF-&gt;getFunction().hasOptSize())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1240' href='#L1240'><span>1240:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>496</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t allow repeated splitting as a safe guard against looping.</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>  if (ExtraInfo-&gt;getStage(VirtReg) &gt;= RS_Split2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1244' href='#L1244'><span>1244:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33k</span>, <span class='None'>False</span>: <span class='covered-line'>102k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>  BlockFrequency Cost = BlockFrequency(0);</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>  Register Reg = VirtReg.reg();</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Compute the cost of assigning a non Hint physical register to VirtReg.</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We define it as the total frequency of broken COPY instructions to/from</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Hint register, and after split, they can be deleted.</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>428k</pre></td><td class='code'><pre>  for (const MachineInstr &amp;Instr : MRI-&gt;reg_nodbg_instructions(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1253' href='#L1253'><span>1253:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>428k</span>, <span class='None'>False</span>: <span class='covered-line'>102k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>428k</pre></td><td class='code'><pre>    if (!TII-&gt;isFullCopyInstr(Instr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1254' href='#L1254'><span>1254:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>281k</span>, <span class='None'>False</span>: <span class='covered-line'>146k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>281k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>146k</pre></td><td class='code'><pre>    Register OtherReg = Instr.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>146k</pre></td><td class='code'><pre>    if (OtherReg == Reg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1257' href='#L1257'><span>1257:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89.1k</span>, <span class='None'>False</span>: <span class='covered-line'>57.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='covered-line'><pre>89.1k</pre></td><td class='code'><pre>      OtherReg = Instr.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>89.1k</pre></td><td class='code'><pre>      if (OtherReg == Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1259' href='#L1259'><span>1259:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>89.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check if VirtReg interferes with OtherReg after this COPY instruction.</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='covered-line'><pre>89.1k</pre></td><td class='code'><pre>      if (VirtReg.liveAt(LIS-&gt;getInstructionIndex(Instr).getRegSlot()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1262' href='#L1262'><span>1262:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37.8k</span>, <span class='None'>False</span>: <span class='covered-line'>51.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>37.8k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>89.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>    MCRegister OtherPhysReg =</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>        OtherReg.isPhysical() ? <div class='tooltip'>OtherReg.asMCReg()<span class='tooltip-content'>101k</span></div> : <div class='tooltip'>VRM-&gt;getPhys(OtherReg)<span class='tooltip-content'>7.60k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1266' href='#L1266'><span>1266:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>101k</span>, <span class='None'>False</span>: <span class='covered-line'>7.60k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>    if (OtherPhysReg == Hint)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1267' href='#L1267'><span>1267:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87.1k</span>, <span class='None'>False</span>: <span class='covered-line'>21.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>87.1k</pre></td><td class='code'><pre>      Cost += MBFI-&gt;getBlockFreq(Instr.getParent());</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Decrease the cost so it will be split in colder blocks.</pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>  BranchProbability Threshold(SplitThresholdForRegWithHint, 100);</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>  Cost *= Threshold;</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>  if (Cost == BlockFrequency(0))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1274' href='#L1274'><span>1274:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.8k</span>, <span class='None'>False</span>: <span class='covered-line'>76.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='covered-line'><pre>76.3k</pre></td><td class='code'><pre>  unsigned NumCands = 0;</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='covered-line'><pre>76.3k</pre></td><td class='code'><pre>  unsigned BestCand = NoCand;</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='covered-line'><pre>76.3k</pre></td><td class='code'><pre>  SA-&gt;analyze(&amp;VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='covered-line'><pre>76.3k</pre></td><td class='code'><pre>  calculateRegionSplitCostAroundReg(Hint, Order, Cost, NumCands, BestCand);</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='covered-line'><pre>76.3k</pre></td><td class='code'><pre>  if (BestCand == NoCand)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1281' href='#L1281'><span>1281:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74.6k</span>, <span class='None'>False</span>: <span class='covered-line'>1.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>74.6k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>  doRegionSplit(VirtReg, BestCand, false/*HasCompact*/, NewVRegs);</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='covered-line'><pre>76.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                            Per-Block Splitting</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// tryBlockSplit - Split a global live range around every block with uses. This</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// creates a lot of local live ranges, that will be split by tryLocalSplit if</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// they don&apos;t allocate.</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned RAGreedy::tryBlockSplit(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 AllocationOrder &amp;Order,</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>8.47k</pre></td><td class='code'><pre>                                 SmallVectorImpl&lt;Register&gt; &amp;NewVRegs) {</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>8.47k</pre></td><td class='code'><pre>  assert(&amp;SA-&gt;getParent() == &amp;VirtReg &amp;&amp; &quot;Live range wasn&apos;t analyzed&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='covered-line'><pre>8.47k</pre></td><td class='code'><pre>  Register Reg = VirtReg.reg();</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>8.47k</pre></td><td class='code'><pre>  bool SingleInstrs = RegClassInfo.isProperSubClass(MRI-&gt;getRegClass(Reg));</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>8.47k</pre></td><td class='code'><pre>  LiveRangeEdit LREdit(&amp;VirtReg, NewVRegs, *MF, *LIS, VRM, this, &amp;DeadRemats);</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>8.47k</pre></td><td class='code'><pre>  SE-&gt;reset(LREdit, SplitSpillMode);</pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>8.47k</pre></td><td class='code'><pre>  ArrayRef&lt;SplitAnalysis::BlockInfo&gt; UseBlocks = SA-&gt;getUseBlocks();</pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>21.7k</pre></td><td class='code'><pre>  for (const SplitAnalysis::BlockInfo &amp;BI : UseBlocks) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1304' href='#L1304'><span>1304:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.7k</span>, <span class='None'>False</span>: <span class='covered-line'>8.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>21.7k</pre></td><td class='code'><pre>    if (SA-&gt;shouldSplitSingleBlock(BI, SingleInstrs))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1305' href='#L1305'><span>1305:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.29k</span>, <span class='None'>False</span>: <span class='covered-line'>17.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>      SE-&gt;splitSingleBlock(BI);</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>21.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // No blocks were split.</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>8.47k</pre></td><td class='code'><pre>  if (LREdit.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1309' href='#L1309'><span>1309:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.06k</span>, <span class='None'>False</span>: <span class='covered-line'>3.41k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>5.06k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We did split for some blocks.</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 8&gt; IntvMap;</pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  SE-&gt;finish(&amp;IntvMap);</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Tell LiveDebugVariables about the new ranges.</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  DebugVars-&gt;splitRegister(Reg, LREdit.regs(), *LIS);</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Sort out the new intervals created by splitting. The remainder interval</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // goes straight to spilling, the new local ranges get to stay RS_New.</pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>11.1k</pre></td><td class='code'><pre>  for (unsigned I = 0, E = LREdit.size(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>7.74k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1321' href='#L1321'><span>1321:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.74k</span>, <span class='None'>False</span>: <span class='covered-line'>3.41k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='covered-line'><pre>7.74k</pre></td><td class='code'><pre>    const LiveInterval &amp;LI = LIS-&gt;getInterval(LREdit.get(I));</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='covered-line'><pre>7.74k</pre></td><td class='code'><pre>    if (ExtraInfo-&gt;getOrInitStage(LI.reg()) == RS_New &amp;&amp; IntvMap[I] == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1323' href='#L1323'><span>1323:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.74k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1323' href='#L1323'><span>1323:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.44k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1323'><span>1323:9</span></a></span>) to (<span class='line-number'><a href='#L1323'><span>1323:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1323:9)
     Condition C2 --> (1323:58)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='covered-line'><pre>3.44k</pre></td><td class='code'><pre>      ExtraInfo-&gt;setStage(LI, RS_Spill);</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>7.74k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  if (VerifyEnabled)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1327' href='#L1327'><span>1327:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>3.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    MF-&gt;verify(this, &quot;After splitting live range around basic blocks&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='covered-line'><pre>8.47k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                         Per-Instruction Splitting</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Get the number of allocatable registers that match the constraints of \p Reg</pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// on \p MI and that are also in \p SuperRC.</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static unsigned getNumAllocatableRegsForConstraints(</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MachineInstr *MI, Register Reg, const TargetRegisterClass *SuperRC,</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const TargetInstrInfo *TII, const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>    const RegisterClassInfo &amp;RCI) {</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>  assert(SuperRC &amp;&amp; &quot;Invalid register class&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>  const TargetRegisterClass *ConstrainedRC =</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>      MI-&gt;getRegClassConstraintEffectForVReg(Reg, SuperRC, TII, TRI,</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>                                             /* ExploreBundle */ true);</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>  if (!ConstrainedRC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1347' href='#L1347'><span>1347:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>3.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>3.84k</pre></td><td class='code'><pre>  return RCI.getNumAllocatableRegs(ConstrainedRC);</pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static LaneBitmask getInstReadLaneMask(const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       const TargetRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       const MachineInstr &amp;FirstMI,</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>901</pre></td><td class='code'><pre>                                       Register Reg) {</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>901</pre></td><td class='code'><pre>  LaneBitmask Mask;</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>901</pre></td><td class='code'><pre>  SmallVector&lt;std::pair&lt;MachineInstr *, unsigned&gt;, 8&gt; Ops;</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>901</pre></td><td class='code'><pre>  (void)AnalyzeVirtRegInBundle(const_cast&lt;MachineInstr &amp;&gt;(FirstMI), Reg, &amp;Ops);</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>  for (auto [MI, OpIdx] : Ops) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1360' href='#L1360'><span>1360:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19k</span>, <span class='None'>False</span>: <span class='covered-line'>768</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    const MachineOperand &amp;MO = MI-&gt;getOperand(OpIdx);</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    assert(MO.isReg() &amp;&amp; MO.getReg() == Reg);</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    unsigned SubReg = MO.getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    if (SubReg == 0 &amp;&amp; <div class='tooltip'>MO.isUse()<span class='tooltip-content'>524</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1364' href='#L1364'><span>1364:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>524</span>, <span class='None'>False</span>: <span class='covered-line'>675</span>]
  Branch (<span class='line-number'><a name='L1364' href='#L1364'><span>1364:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='None'>False</span>: <span class='covered-line'>236</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1364'><span>1364:9</span></a></span>) to (<span class='line-number'><a href='#L1364'><span>1364:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1364:9)
     Condition C2 --> (1364:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>      if (MO.isUndef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1365' href='#L1365'><span>1365:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>155</span>, <span class='None'>False</span>: <span class='covered-line'>133</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>      return MRI.getMaxLaneMaskForVReg(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>911</pre></td><td class='code'><pre>    LaneBitmask SubRegMask = TRI.getSubRegIndexLaneMask(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='covered-line'><pre>911</pre></td><td class='code'><pre>    if (MO.isDef()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1371' href='#L1371'><span>1371:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>434</span>, <span class='None'>False</span>: <span class='covered-line'>477</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>434</pre></td><td class='code'><pre>      if (!MO.isUndef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1372' href='#L1372'><span>1372:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>332</span>, <span class='None'>False</span>: <span class='covered-line'>102</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>        Mask |= ~SubRegMask;</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>434</pre></td><td class='code'><pre>    } else</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>477</pre></td><td class='code'><pre>      Mask |= SubRegMask;</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>911</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>768</pre></td><td class='code'><pre>  return Mask;</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>901</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if \p MI at \P Use reads a subset of the lanes live in \p</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// VirtReg.</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool readsLaneSubset(const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const MachineInstr *MI, const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const TargetRegisterInfo *TRI, SlotIndex Use,</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>                            const TargetInstrInfo *TII) {</pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Early check the common case. Beware of the semi-formed bundles SplitKit</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // creates by setting the bundle flag on copies without a matching BUNDLE.</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  auto DestSrc = TII-&gt;isCopyInstr(*MI);</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  if (DestSrc &amp;&amp; <div class='tooltip'>!MI-&gt;isBundled()<span class='tooltip-content'>358</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1391' href='#L1391'><span>1391:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>358</span>, <span class='None'>False</span>: <span class='covered-line'>737</span>]
  Branch (<span class='line-number'><a name='L1391' href='#L1391'><span>1391:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>240</span>, <span class='None'>False</span>: <span class='covered-line'>118</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      <div class='tooltip'>DestSrc-&gt;Destination-&gt;getSubReg() == DestSrc-&gt;Source-&gt;getSubReg()<span class='tooltip-content'>240</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1392' href='#L1392'><span>1392:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>194</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1391'><span>1391:7</span></a></span>) to (<span class='line-number'><a href='#L1391'><span>1392:72</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1391:7)
     Condition C2 --> (1391:18)
     Condition C3 --> (1392:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: We&apos;re only considering uses, but should be consider defs too?</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>901</pre></td><td class='code'><pre>  LaneBitmask ReadMask = getInstReadLaneMask(MRI, *TRI, *MI, VirtReg.reg());</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>901</pre></td><td class='code'><pre>  LaneBitmask LiveAtMask;</pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>  for (const LiveInterval::SubRange &amp;S : VirtReg.subranges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1399' href='#L1399'><span>1399:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.00k</span>, <span class='None'>False</span>: <span class='covered-line'>901</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>    if (S.liveAt(Use))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1400' href='#L1400'><span>1400:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>973</span>, <span class='None'>False</span>: <span class='covered-line'>1.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>973</pre></td><td class='code'><pre>      LiveAtMask |= S.LaneMask;</pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the live lanes aren&apos;t different from the lanes used by the instruction,</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this doesn&apos;t help.</pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='covered-line'><pre>901</pre></td><td class='code'><pre>  return (ReadMask &amp; ~(LiveAtMask &amp; TRI-&gt;getCoveringLanes())).any();</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// tryInstructionSplit - Split a live range around individual instructions.</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This is normally not worthwhile since the spiller is doing essentially the</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// same thing. However, when the live range is in a constrained register</pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// class, it may help to insert copies such that parts of the live range can</pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// be moved to a larger register class.</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This is similar to spilling to a larger register class.</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned RAGreedy::tryInstructionSplit(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       AllocationOrder &amp;Order,</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='covered-line'><pre>196k</pre></td><td class='code'><pre>                                       SmallVectorImpl&lt;Register&gt; &amp;NewVRegs) {</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='covered-line'><pre>196k</pre></td><td class='code'><pre>  const TargetRegisterClass *CurRC = MRI-&gt;getRegClass(VirtReg.reg());</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // There is no point to this if there are no larger sub-classes.</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>196k</pre></td><td class='code'><pre>  bool SplitSubClass = true;</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>196k</pre></td><td class='code'><pre>  if (!RegClassInfo.isProperSubClass(CurRC)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1423' href='#L1423'><span>1423:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184k</span>, <span class='None'>False</span>: <span class='covered-line'>11.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>184k</pre></td><td class='code'><pre>    if (!VirtReg.hasSubRanges())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1424' href='#L1424'><span>1424:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184k</span>, <span class='None'>False</span>: <span class='covered-line'>636</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='covered-line'><pre>184k</pre></td><td class='code'><pre>      return 0;</pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>636</pre></td><td class='code'><pre>    SplitSubClass = false;</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>636</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Always enable split spill mode, since we&apos;re effectively spilling to a</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register.</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>  LiveRangeEdit LREdit(&amp;VirtReg, NewVRegs, *MF, *LIS, VRM, this, &amp;DeadRemats);</pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>  SE-&gt;reset(LREdit, SplitEditor::SM_Size);</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>  ArrayRef&lt;SlotIndex&gt; Uses = SA-&gt;getUseSlots();</pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>  if (Uses.size() &lt;= 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1435' href='#L1435'><span>1435:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.80k</span>, <span class='None'>False</span>: <span class='covered-line'>3.33k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='covered-line'><pre>8.80k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='covered-line'><pre>3.33k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Split around &quot; &lt;&lt; Uses.size()</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>3.33k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>3.33k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>6</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>3.32k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>3.33k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='covered-line'><pre>3.33k</pre></td><td class='code'><pre>                    &lt;&lt; &quot; individual instrs.\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>3.33k</pre></td><td class='code'><pre>  const TargetRegisterClass *SuperRC =</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='covered-line'><pre>3.33k</pre></td><td class='code'><pre>      TRI-&gt;getLargestLegalSuperClass(CurRC, *MF);</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>3.33k</pre></td><td class='code'><pre>  unsigned SuperRCNumAllocatableRegs =</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='covered-line'><pre>3.33k</pre></td><td class='code'><pre>      RegClassInfo.getNumAllocatableRegs(SuperRC);</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Split around every non-copy instruction if this split will relax</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the constraints on the virtual register.</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise, splitting just inserts uncoalescable copies that do not help</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the allocation.</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>  for (const SlotIndex Use : Uses) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1449' href='#L1449'><span>1449:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.17k</span>, <span class='None'>False</span>: <span class='covered-line'>3.33k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>    if (const MachineInstr *MI = Indexes-&gt;getInstructionFromIndex(Use)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1450' href='#L1450'><span>1450:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.17k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>      if (TII-&gt;isFullCopyInstr(*MI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1451' href='#L1451'><span>1451:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.22k</span>, <span class='None'>False</span>: <span class='covered-line'>4.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>4.94k</span></div><div class='tooltip'>SplitSubClass<span class='tooltip-content'>4.94k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1452' href='#L1452'><span>1452:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.85k</span>, <span class='None'>False</span>: <span class='covered-line'>1.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='covered-line'><pre>4.94k</pre></td><td class='code'><pre>           SuperRCNumAllocatableRegs ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1453' href='#L1453'><span>1453:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>789</span>, <span class='None'>False</span>: <span class='covered-line'>3.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>               getNumAllocatableRegsForConstraints(MI, VirtReg.reg(), SuperRC,</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>                                                   TII, TRI, RegClassInfo)) ||</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // TODO: Handle split for subranges with subclass constraints?</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>4.15k</span></div><div class='tooltip'>!SplitSubClass<span class='tooltip-content'>4.15k</span></div> &amp;&amp; <div class='tooltip'>VirtReg.hasSubRanges()<span class='tooltip-content'>1.09k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1457' href='#L1457'><span>1457:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.09k</span>, <span class='None'>False</span>: <span class='covered-line'>3.06k</span>]
  Branch (<span class='line-number'><a name='L1457' href='#L1457'><span>1457:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.09k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='covered-line'><pre>4.15k</pre></td><td class='code'><pre>           <div class='tooltip'>!readsLaneSubset(*MRI, MI, VirtReg, TRI, Use, TII)<span class='tooltip-content'>1.09k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1458' href='#L1458'><span>1458:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>487</span>, <span class='None'>False</span>: <span class='covered-line'>608</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1451'><span>1451:11</span></a></span>) to (<span class='line-number'><a href='#L1451'><span>1458:63</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (1451:11)
     Condition C2 --> (1452:12)
     Condition C3 --> (1453:12)
     Condition C4 --> (1457:12)
     Condition C5 --> (1457:30)
     Condition C6 --> (1458:12)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { T,  -,  -,  -,  -,  -  = T      }
  2 { F,  T,  F,  F,  -,  -  = F      }
  3 { F,  T,  T,  -,  -,  -  = T      }
  4 { F,  F,  -,  T,  T,  F  = F      }
  5 { F,  F,  -,  T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (3,4)
  C3-Pair: covered: (2,3)
  C4-Pair: not covered
  C5-Pair: not covered
  C6-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;    skip:\t&quot; &lt;&lt; Use &lt;&lt; &apos;\t&apos; &lt;&lt; *MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>9</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>3.49k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>    SE-&gt;openIntv();</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>    SlotIndex SegStart = SE-&gt;enterIntvBefore(Use);</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>    SlotIndex SegStop = SE-&gt;leaveIntvAfter(Use);</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>    SE-&gt;useIntv(SegStart, SegStop);</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>3.33k</pre></td><td class='code'><pre>  if (LREdit.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1469' href='#L1469'><span>1469:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>187</span>, <span class='None'>False</span>: <span class='covered-line'>3.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;All uses were copies.\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>3.14k</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 8&gt; IntvMap;</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='covered-line'><pre>3.14k</pre></td><td class='code'><pre>  SE-&gt;finish(&amp;IntvMap);</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='covered-line'><pre>3.14k</pre></td><td class='code'><pre>  DebugVars-&gt;splitRegister(VirtReg.reg(), LREdit.regs(), *LIS);</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Assign all new registers to RS_Spill. This was the last chance.</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='covered-line'><pre>3.14k</pre></td><td class='code'><pre>  ExtraInfo-&gt;setStage(LREdit.begin(), LREdit.end(), RS_Spill);</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='covered-line'><pre>3.14k</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>3.33k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                             Local Splitting</pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// calcGapWeights - Compute the maximum spill weight that needs to be evicted</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// in order to use PhysReg between two entries in SA-&gt;UseSlots.</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// GapWeight[I] represents the gap between UseSlots[I] and UseSlots[I + 1].</pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void RAGreedy::calcGapWeights(MCRegister PhysReg,</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>                              SmallVectorImpl&lt;float&gt; &amp;GapWeight) {</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>  assert(SA-&gt;getUseBlocks().size() == 1 &amp;&amp; &quot;Not a local interval&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>  const SplitAnalysis::BlockInfo &amp;BI = SA-&gt;getUseBlocks().front();</pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>  ArrayRef&lt;SlotIndex&gt; Uses = SA-&gt;getUseSlots();</pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>  const unsigned NumGaps = Uses.size()-1;</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Start and end points for the interference check.</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>  SlotIndex StartIdx =</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>    BI.LiveIn ? <div class='tooltip'><span class='red'>BI.FirstInstr.getBaseIndex()</span><span class='tooltip-content'>0</span></div> : BI.FirstInstr;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1500' href='#L1500'><span>1500:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.63M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>  SlotIndex StopIdx =</pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>    BI.LiveOut ? <div class='tooltip'><span class='red'>BI.LastInstr.getBoundaryIndex()</span><span class='tooltip-content'>0</span></div> : BI.LastInstr;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1502' href='#L1502'><span>1502:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.63M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>  GapWeight.assign(NumGaps, 0.0f);</pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add interference from each overlapping register.</pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='covered-line'><pre>2.00M</pre></td><td class='code'><pre>  for (MCRegUnit Unit : TRI-&gt;regunits(PhysReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1507' href='#L1507'><span>1507:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.00M</span>, <span class='None'>False</span>: <span class='covered-line'>1.63M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>2.00M</pre></td><td class='code'><pre>    if (!Matrix-&gt;query(const_cast&lt;LiveInterval &amp;&gt;(SA-&gt;getParent()), Unit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1508' href='#L1508'><span>1508:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>187k</span>, <span class='None'>False</span>: <span class='covered-line'>1.81M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>2.00M</pre></td><td class='code'><pre>             .checkInterference())</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='covered-line'><pre>187k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We know that VirtReg is a continuous interval from FirstInstr to</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // LastInstr, so we don&apos;t need InterferenceQuery.</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Interference that overlaps an instruction is counted in both gaps</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // surrounding the instruction. The exception is interference before</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // StartIdx and after StopIdx.</pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='covered-line'><pre>1.81M</pre></td><td class='code'><pre>    LiveIntervalUnion::SegmentIter IntI =</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='covered-line'><pre>1.81M</pre></td><td class='code'><pre>        Matrix-&gt;getLiveUnions()[Unit].find(StartIdx);</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='covered-line'><pre>14.1M</pre></td><td class='code'><pre>    for (unsigned Gap = 0; IntI.valid() &amp;&amp; <div class='tooltip'>IntI.start() &lt; StopIdx<span class='tooltip-content'>13.7M</span></div>; <div class='tooltip'>++IntI<span class='tooltip-content'>12.3M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1521' href='#L1521'><span>1521:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.7M</span>, <span class='None'>False</span>: <span class='covered-line'>376k</span>]
  Branch (<span class='line-number'><a name='L1521' href='#L1521'><span>1521:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.4M</span>, <span class='None'>False</span>: <span class='covered-line'>383k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1521'><span>1521:28</span></a></span>) to (<span class='line-number'><a href='#L1521'><span>1521:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1521:28)
     Condition C2 --> (1521:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Skip the gaps before IntI.</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='covered-line'><pre>15.2M</pre></td><td class='code'><pre>      while (Uses[Gap+1].getBoundaryIndex() &lt; IntI.start())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1523' href='#L1523'><span>1523:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.81M</span>, <span class='None'>False</span>: <span class='covered-line'>13.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='covered-line'><pre>1.81M</pre></td><td class='code'><pre>        if (++Gap == NumGaps)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1524' href='#L1524'><span>1524:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.81M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='covered-line'><pre>13.4M</pre></td><td class='code'><pre>      if (Gap == NumGaps)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1526' href='#L1526'><span>1526:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Update the gaps covered by IntI.</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='covered-line'><pre>13.4M</pre></td><td class='code'><pre>      const float weight = IntI.value()-&gt;weight();</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='covered-line'><pre>17.1M</pre></td><td class='code'><pre>      for (; Gap != NumGaps; <div class='tooltip'>++Gap<span class='tooltip-content'>3.77M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1531' href='#L1531'><span>1531:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.1M</span>, <span class='None'>False</span>: <span class='covered-line'>1.05M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='covered-line'><pre>16.1M</pre></td><td class='code'><pre>        GapWeight[Gap] = std::max(GapWeight[Gap], weight);</pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='covered-line'><pre>16.1M</pre></td><td class='code'><pre>        if (Uses[Gap+1].getBaseIndex() &gt;= IntI.stop())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1533' href='#L1533'><span>1533:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.3M</span>, <span class='None'>False</span>: <span class='covered-line'>3.77M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='covered-line'><pre>12.3M</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='covered-line'><pre>16.1M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='covered-line'><pre>13.4M</pre></td><td class='code'><pre>      if (Gap == NumGaps)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1536' href='#L1536'><span>1536:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05M</span>, <span class='None'>False</span>: <span class='covered-line'>12.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='covered-line'><pre>1.05M</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='covered-line'><pre>13.4M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='covered-line'><pre>1.81M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add fixed interference.</pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='covered-line'><pre>2.00M</pre></td><td class='code'><pre>  for (MCRegUnit Unit : TRI-&gt;regunits(PhysReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1542' href='#L1542'><span>1542:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.00M</span>, <span class='None'>False</span>: <span class='covered-line'>1.63M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='covered-line'><pre>2.00M</pre></td><td class='code'><pre>    const LiveRange &amp;LR = LIS-&gt;getRegUnit(Unit);</pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='covered-line'><pre>2.00M</pre></td><td class='code'><pre>    LiveRange::const_iterator I = LR.find(StartIdx);</pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='covered-line'><pre>2.00M</pre></td><td class='code'><pre>    LiveRange::const_iterator E = LR.end();</pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Same loop as above. Mark any overlapped gaps as HUGE_VALF.</pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='covered-line'><pre>3.67M</pre></td><td class='code'><pre>    for (unsigned Gap = 0; I != E &amp;&amp; <div class='tooltip'>I-&gt;start &lt; StopIdx<span class='tooltip-content'>1.72M</span></div>; <div class='tooltip'>++I<span class='tooltip-content'>1.67M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1548' href='#L1548'><span>1548:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.72M</span>, <span class='None'>False</span>: <span class='covered-line'>1.95M</span>]
  Branch (<span class='line-number'><a name='L1548' href='#L1548'><span>1548:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.68M</span>, <span class='None'>False</span>: <span class='covered-line'>42.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1548'><span>1548:28</span></a></span>) to (<span class='line-number'><a href='#L1548'><span>1548:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1548:28)
     Condition C2 --> (1548:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='covered-line'><pre>1.83M</pre></td><td class='code'><pre>      while (Uses[Gap+1].getBoundaryIndex() &lt; I-&gt;start)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1549' href='#L1549'><span>1549:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>148k</span>, <span class='None'>False</span>: <span class='covered-line'>1.68M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='covered-line'><pre>148k</pre></td><td class='code'><pre>        if (++Gap == NumGaps)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1550' href='#L1550'><span>1550:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>148k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='covered-line'><pre>1.68M</pre></td><td class='code'><pre>      if (Gap == NumGaps)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1552' href='#L1552'><span>1552:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.68M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='covered-line'><pre>1.74M</pre></td><td class='code'><pre>      <div class='tooltip'>for (; <span class='tooltip-content'>1.68M</span></div>Gap != NumGaps; <div class='tooltip'>++Gap<span class='tooltip-content'>58.9k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1555' href='#L1555'><span>1555:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.73M</span>, <span class='None'>False</span>: <span class='covered-line'>6.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='covered-line'><pre>1.73M</pre></td><td class='code'><pre>        GapWeight[Gap] = huge_valf;</pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='covered-line'><pre>1.73M</pre></td><td class='code'><pre>        if (Uses[Gap+1].getBaseIndex() &gt;= I-&gt;end)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1557' href='#L1557'><span>1557:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.67M</span>, <span class='None'>False</span>: <span class='covered-line'>58.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='covered-line'><pre>1.67M</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='covered-line'><pre>1.73M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='covered-line'><pre>1.68M</pre></td><td class='code'><pre>      if (Gap == NumGaps)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1560' href='#L1560'><span>1560:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.16k</span>, <span class='None'>False</span>: <span class='covered-line'>1.67M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='covered-line'><pre>6.16k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='covered-line'><pre>1.68M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='covered-line'><pre>2.00M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// tryLocalSplit - Try to split VirtReg into smaller intervals inside its only</pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// basic block.</pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned RAGreedy::tryLocalSplit(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 AllocationOrder &amp;Order,</pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='covered-line'><pre>274k</pre></td><td class='code'><pre>                                 SmallVectorImpl&lt;Register&gt; &amp;NewVRegs) {</pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: the function currently only handles a single UseBlock; it should be</pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // possible to generalize.</pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='covered-line'><pre>274k</pre></td><td class='code'><pre>  if (SA-&gt;getUseBlocks().size() != 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1574' href='#L1574'><span>1574:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>274k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='covered-line'><pre>274k</pre></td><td class='code'><pre>  const SplitAnalysis::BlockInfo &amp;BI = SA-&gt;getUseBlocks().front();</pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Note that it is possible to have an interval that is live-in or live-out</pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // while only covering a single block - A phi-def can use undef values from</pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // predecessors, and the block could be a single-block loop.</pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We don&apos;t bother doing anything clever about such a case, we simply assume</pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that the interval is continuous from FirstInstr to LastInstr. We should</pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // make sure that we don&apos;t do anything illegal to such an interval, though.</pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='covered-line'><pre>274k</pre></td><td class='code'><pre>  ArrayRef&lt;SlotIndex&gt; Uses = SA-&gt;getUseSlots();</pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='covered-line'><pre>274k</pre></td><td class='code'><pre>  if (Uses.size() &lt;= 2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1587' href='#L1587'><span>1587:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>188k</span>, <span class='None'>False</span>: <span class='covered-line'>85.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='covered-line'><pre>188k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  const unsigned NumGaps = Uses.size()-1;</pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>15</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>85.7k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>    dbgs() &lt;&lt; &quot;tryLocalSplit: &quot;;</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>    for (const auto &amp;Use : Uses)</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>      dbgs() &lt;&lt; &apos; &apos; &lt;&lt; Use;</pre></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>    dbgs() &lt;&lt; &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If VirtReg is live across any register mask operands, compute a list of</pre></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // gaps with register masks.</pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 8&gt; RegMaskGaps;</pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  if (Matrix-&gt;checkRegMaskInterference(VirtReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1601' href='#L1601'><span>1601:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.30k</span>, <span class='None'>False</span>: <span class='covered-line'>79.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Get regmask slots for the whole block.</pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='covered-line'><pre>6.30k</pre></td><td class='code'><pre>    ArrayRef&lt;SlotIndex&gt; RMS = LIS-&gt;getRegMaskSlotsInBlock(BI.MBB-&gt;getNumber());</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='covered-line'><pre>6.30k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; RMS.size() &lt;&lt; &quot; regmasks in block:&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>6.30k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>6.30k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>3</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>6.30k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>6.30k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Constrain to VirtReg&apos;s live range.</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='covered-line'><pre>6.30k</pre></td><td class='code'><pre>    unsigned RI =</pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='covered-line'><pre>6.30k</pre></td><td class='code'><pre>        llvm::lower_bound(RMS, Uses.front().getRegSlot()) - RMS.begin();</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='covered-line'><pre>6.30k</pre></td><td class='code'><pre>    unsigned RE = RMS.size();</pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='covered-line'><pre>26.8k</pre></td><td class='code'><pre>    for (unsigned I = 0; I != NumGaps &amp;&amp; <div class='tooltip'>RI != RE<span class='tooltip-content'>21.3k</span></div>; <div class='tooltip'>++I<span class='tooltip-content'>20.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1609' href='#L1609'><span>1609:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.3k</span>, <span class='None'>False</span>: <span class='covered-line'>5.52k</span>]
  Branch (<span class='line-number'><a name='L1609' href='#L1609'><span>1609:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.5k</span>, <span class='None'>False</span>: <span class='covered-line'>778</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1609'><span>1609:26</span></a></span>) to (<span class='line-number'><a href='#L1609'><span>1609:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1609:26)
     Condition C2 --> (1609:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Look for Uses[I] &lt;= RMS &lt;= Uses[I + 1].</pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='covered-line'><pre>20.5k</pre></td><td class='code'><pre>      assert(!SlotIndex::isEarlierInstr(RMS[RI], Uses[I]));</pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='covered-line'><pre>20.5k</pre></td><td class='code'><pre>      if (SlotIndex::isEarlierInstr(Uses[I + 1], RMS[RI]))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1612' href='#L1612'><span>1612:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.53k</span>, <span class='None'>False</span>: <span class='covered-line'>15.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='covered-line'><pre>5.53k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Skip a regmask on the same instruction as the last use. It doesn&apos;t</pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // overlap the live range.</pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>      if (SlotIndex::isSameInstr(Uses[I + 1], RMS[RI]) &amp;&amp; <div class='tooltip'>I + 1 == NumGaps<span class='tooltip-content'>176</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1616' href='#L1616'><span>1616:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>176</span>, <span class='None'>False</span>: <span class='covered-line'>14.8k</span>]
  Branch (<span class='line-number'><a name='L1616' href='#L1616'><span>1616:59</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>172</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1616'><span>1616:11</span></a></span>) to (<span class='line-number'><a href='#L1616'><span>1616:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1616:11)
     Condition C2 --> (1616:59)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &apos; &apos; &lt;&lt; RMS[RI] &lt;&lt; &apos;:&apos; &lt;&lt; Uses[I] &lt;&lt; &apos;-&apos;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>3</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>15.0k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>                        &lt;&lt; Uses[I + 1]);</pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>      RegMaskGaps.push_back(I);</pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Advance ri to the next gap. A regmask on one of the uses counts in</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // both gaps.</pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='covered-line'><pre>51.1k</pre></td><td class='code'><pre>      while (RI != RE &amp;&amp; <div class='tooltip'>SlotIndex::isEarlierInstr(RMS[RI], Uses[I + 1])<span class='tooltip-content'>48.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1623' href='#L1623'><span>1623:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48.9k</span>, <span class='None'>False</span>: <span class='covered-line'>2.14k</span>]
  Branch (<span class='line-number'><a name='L1623' href='#L1623'><span>1623:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.0k</span>, <span class='None'>False</span>: <span class='covered-line'>12.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1623'><span>1623:14</span></a></span>) to (<span class='line-number'><a href='#L1623'><span>1623:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1623:14)
     Condition C2 --> (1623:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='covered-line'><pre>36.0k</pre></td><td class='code'><pre>        ++RI;</pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='covered-line'><pre>6.30k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &apos;\n&apos;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>6.30k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>6.30k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>3</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>6.30k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>6.30k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>6.30k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Since we allow local split results to be split again, there is a risk of</pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // creating infinite loops. It is tempting to require that the new live</pre></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ranges have less instructions than the original. That would guarantee</pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // convergence, but it is too strict. A live range with 3 instructions can be</pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // split 2+3 (including the COPY), and we want to allow that.</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Instead we use these rules:</pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1. Allow any split for ranges with getStage() &lt; RS_Split2. (Except for the</pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    noop split, of course).</pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2. Require progress be made for ranges with getStage() == RS_Split2. All</pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    the new ranges must have fewer instructions than before the split.</pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 3. New ranges with the same number of instructions are marked RS_Split2,</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    smaller ranges are marked RS_New.</pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // These rules allow a 3 -&gt; 2+3 split once, which we need. They also prevent</pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // excessive splitting and infinite loops.</pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  bool ProgressRequired = ExtraInfo-&gt;getStage(VirtReg) &gt;= RS_Split2;</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Best split candidate.</pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  unsigned BestBefore = NumGaps;</pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  unsigned BestAfter = 0;</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  float BestDiff = 0;</pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  const float blockFreq =</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>      SpillPlacer-&gt;getBlockFrequency(BI.MBB-&gt;getNumber()).getFrequency() *</pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>      (1.0f / MBFI-&gt;getEntryFreq().getFrequency());</pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  SmallVector&lt;float, 8&gt; GapWeight;</pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>  for (MCPhysReg PhysReg : Order) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1659' href='#L1659'><span>1659:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.63M</span>, <span class='None'>False</span>: <span class='covered-line'>85.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>    assert(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Keep track of the largest spill weight that would need to be evicted in</pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // order to make use of PhysReg between UseSlots[I] and UseSlots[I + 1].</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>    calcGapWeights(PhysReg, GapWeight);</pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Remove any gaps with regmask clobbers.</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>    if (Matrix-&gt;checkRegMaskInterference(VirtReg, PhysReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1666' href='#L1666'><span>1666:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.53M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='covered-line'><pre>347k</pre></td><td class='code'><pre>      <div class='tooltip'>for (unsigned I = 0, E = RegMaskGaps.size(); <span class='tooltip-content'>99.1k</span></div>I != E; <div class='tooltip'>++I<span class='tooltip-content'>247k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1667' href='#L1667'><span>1667:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>247k</span>, <span class='None'>False</span>: <span class='covered-line'>99.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='covered-line'><pre>247k</pre></td><td class='code'><pre>        GapWeight[RegMaskGaps[I]] = huge_valf;</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to find the best sequence of gaps to close.</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The new spill weight must be larger than any gap interference.</pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We will split before Uses[SplitBefore] and after Uses[SplitAfter].</pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>    unsigned SplitBefore = 0, SplitAfter = 1;</pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // MaxGap should always be max(GapWeight[SplitBefore..SplitAfter-1]).</pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // It is the spill weight that needs to be evicted.</pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>    float MaxGap = GapWeight[0];</pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='covered-line'><pre>6.97M</pre></td><td class='code'><pre>    while (true) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1680' href='#L1680'><span>1680:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Live before/after split?</pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='covered-line'><pre>6.97M</pre></td><td class='code'><pre>      const bool LiveBefore = SplitBefore != 0 || <div class='tooltip'>BI.LiveIn<span class='tooltip-content'>3.40M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1682' href='#L1682'><span>1682:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.56M</span>, <span class='None'>False</span>: <span class='covered-line'>3.40M</span>]
  Branch (<span class='line-number'><a name='L1682' href='#L1682'><span>1682:51</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.40M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1682'><span>1682:31</span></a></span>) to (<span class='line-number'><a href='#L1682'><span>1682:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1682:31)
     Condition C2 --> (1682:51)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='covered-line'><pre>6.97M</pre></td><td class='code'><pre>      const bool LiveAfter = SplitAfter != NumGaps || <div class='tooltip'>BI.LiveOut<span class='tooltip-content'>1.90M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1683' href='#L1683'><span>1683:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.06M</span>, <span class='None'>False</span>: <span class='covered-line'>1.90M</span>]
  Branch (<span class='line-number'><a name='L1683' href='#L1683'><span>1683:55</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.90M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1683'><span>1683:30</span></a></span>) to (<span class='line-number'><a href='#L1683'><span>1683:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1683:30)
     Condition C2 --> (1683:55)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='covered-line'><pre>6.97M</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos; &apos; &lt;&lt; Uses[SplitBefore]</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>6.97M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>6.97M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>8.52k</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.52k</span>, <span class='None'>False</span>: <span class='covered-line'>6.96M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>6.97M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='covered-line'><pre>6.97M</pre></td><td class='code'><pre>                        &lt;&lt; &apos;-&apos; &lt;&lt; Uses[SplitAfter] &lt;&lt; &quot; I=&quot; &lt;&lt; MaxGap);</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Stop before the interval gets so big we wouldn&apos;t be making progress.</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>6.97M</pre></td><td class='code'><pre>      if (!LiveBefore &amp;&amp; <div class='tooltip'>!LiveAfter<span class='tooltip-content'>3.40M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1689' href='#L1689'><span>1689:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.40M</span>, <span class='None'>False</span>: <span class='covered-line'>3.56M</span>]
  Branch (<span class='line-number'><a name='L1689' href='#L1689'><span>1689:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>641k</span>, <span class='None'>False</span>: <span class='covered-line'>2.76M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1689'><span>1689:11</span></a></span>) to (<span class='line-number'><a href='#L1689'><span>1689:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1689:11)
     Condition C2 --> (1689:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='covered-line'><pre>641k</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot; all\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>641k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>641k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>18</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>641k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>641k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='covered-line'><pre>641k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='covered-line'><pre>641k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Should the interval be extended or shrunk?</pre></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>6.33M</pre></td><td class='code'><pre>      bool Shrink = true;</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // How many gaps would the new range have?</pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='covered-line'><pre>6.33M</pre></td><td class='code'><pre>      unsigned NewGaps = LiveBefore + SplitAfter - SplitBefore + LiveAfter;</pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Legally, without causing looping?</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>6.33M</pre></td><td class='code'><pre>      bool Legal = !ProgressRequired || <div class='tooltip'>NewGaps &lt; NumGaps<span class='tooltip-content'>65.8k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1700' href='#L1700'><span>1700:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.26M</span>, <span class='None'>False</span>: <span class='covered-line'>65.8k</span>]
  Branch (<span class='line-number'><a name='L1700' href='#L1700'><span>1700:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.63k</span>, <span class='None'>False</span>: <span class='covered-line'>58.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1700'><span>1700:20</span></a></span>) to (<span class='line-number'><a href='#L1700'><span>1700:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1700:20)
     Condition C2 --> (1700:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>6.33M</pre></td><td class='code'><pre>      if (Legal &amp;&amp; <div class='tooltip'>MaxGap &lt; huge_valf<span class='tooltip-content'>6.27M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1702' href='#L1702'><span>1702:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.27M</span>, <span class='None'>False</span>: <span class='covered-line'>58.2k</span>]
  Branch (<span class='line-number'><a name='L1702' href='#L1702'><span>1702:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.01M</span>, <span class='None'>False</span>: <span class='covered-line'>1.26M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1702'><span>1702:11</span></a></span>) to (<span class='line-number'><a href='#L1702'><span>1702:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1702:11)
     Condition C2 --> (1702:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Estimate the new spill weight. Each instruction reads or writes the</pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // register. Conservatively assume there are no read-modify-write</pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // instructions.</pre></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //</pre></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Try to guess the size of the new interval.</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='covered-line'><pre>5.01M</pre></td><td class='code'><pre>        const float EstWeight = normalizeSpillWeight(</pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='covered-line'><pre>5.01M</pre></td><td class='code'><pre>            blockFreq * (NewGaps + 1),</pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='covered-line'><pre>5.01M</pre></td><td class='code'><pre>            Uses[SplitBefore].distance(Uses[SplitAfter]) +</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='covered-line'><pre>5.01M</pre></td><td class='code'><pre>                (LiveBefore + LiveAfter) * SlotIndex::InstrDist,</pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='covered-line'><pre>5.01M</pre></td><td class='code'><pre>            1);</pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Would this split be possible to allocate?</pre></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Never allocate all gaps, we wouldn&apos;t be making progress.</pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='covered-line'><pre>5.01M</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot; w=&quot; &lt;&lt; EstWeight);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>5.01M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>5.01M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>6.99k</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.99k</span>, <span class='None'>False</span>: <span class='covered-line'>5.00M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.99k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>5.01M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='covered-line'><pre>5.01M</pre></td><td class='code'><pre>        if (EstWeight * Hysteresis &gt;= MaxGap) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1716' href='#L1716'><span>1716:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.85M</span>, <span class='None'>False</span>: <span class='covered-line'>2.15M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='covered-line'><pre>2.85M</pre></td><td class='code'><pre>          Shrink = false;</pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='covered-line'><pre>2.85M</pre></td><td class='code'><pre>          float Diff = EstWeight - MaxGap;</pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='covered-line'><pre>2.85M</pre></td><td class='code'><pre>          if (Diff &gt; BestDiff) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1719' href='#L1719'><span>1719:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>779k</span>, <span class='None'>False</span>: <span class='covered-line'>2.07M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='covered-line'><pre>779k</pre></td><td class='code'><pre>            <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot; (best)&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>779k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>779k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>925</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>925</span>, <span class='None'>False</span>: <span class='covered-line'>778k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>925</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>779k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='covered-line'><pre>779k</pre></td><td class='code'><pre>            BestDiff = Hysteresis * Diff;</pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='covered-line'><pre>779k</pre></td><td class='code'><pre>            BestBefore = SplitBefore;</pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='covered-line'><pre>779k</pre></td><td class='code'><pre>            BestAfter = SplitAfter;</pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='covered-line'><pre>779k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='covered-line'><pre>2.85M</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>5.01M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Try to shrink.</pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='covered-line'><pre>6.33M</pre></td><td class='code'><pre>      if (Shrink) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1729' href='#L1729'><span>1729:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.48M</span>, <span class='None'>False</span>: <span class='covered-line'>2.85M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='covered-line'><pre>3.48M</pre></td><td class='code'><pre>        if (++SplitBefore &lt; SplitAfter) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1730' href='#L1730'><span>1730:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.12M</span>, <span class='None'>False</span>: <span class='covered-line'>2.35M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='covered-line'><pre>1.12M</pre></td><td class='code'><pre>          <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot; shrink\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.12M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.12M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1.09k</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.09k</span>, <span class='None'>False</span>: <span class='covered-line'>1.12M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.12M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Recompute the max when necessary.</pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='covered-line'><pre>1.12M</pre></td><td class='code'><pre>          if (GapWeight[SplitBefore - 1] &gt;= MaxGap) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1733' href='#L1733'><span>1733:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>262k</span>, <span class='None'>False</span>: <span class='covered-line'>863k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>            MaxGap = GapWeight[SplitBefore];</pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='covered-line'><pre>497k</pre></td><td class='code'><pre>            for (unsigned I = SplitBefore + 1; I != SplitAfter; <div class='tooltip'>++I<span class='tooltip-content'>235k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1735' href='#L1735'><span>1735:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>235k</span>, <span class='None'>False</span>: <span class='covered-line'>262k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='covered-line'><pre>235k</pre></td><td class='code'><pre>              MaxGap = std::max(MaxGap, GapWeight[I]);</pre></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='covered-line'><pre>1.12M</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='covered-line'><pre>1.12M</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='covered-line'><pre>2.35M</pre></td><td class='code'><pre>        MaxGap = 0;</pre></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='covered-line'><pre>2.35M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Try to extend the interval.</pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='covered-line'><pre>5.20M</pre></td><td class='code'><pre>      if (SplitAfter &gt;= NumGaps) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1744' href='#L1744'><span>1744:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>994k</span>, <span class='None'>False</span>: <span class='covered-line'>4.21M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='covered-line'><pre>994k</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot; end\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>994k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>994k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>396</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>396</span>, <span class='None'>False</span>: <span class='covered-line'>993k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>396</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>994k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='covered-line'><pre>994k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='covered-line'><pre>994k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>4.21M</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot; extend\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>4.21M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>4.21M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>7.02k</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.02k</span>, <span class='None'>False</span>: <span class='covered-line'>4.20M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>4.21M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='covered-line'><pre>4.21M</pre></td><td class='code'><pre>      MaxGap = std::max(MaxGap, GapWeight[SplitAfter++]);</pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='covered-line'><pre>4.21M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='covered-line'><pre>1.63M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Didn&apos;t find any candidates?</pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  if (BestBefore == NumGaps)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1755' href='#L1755'><span>1755:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.78k</span>, <span class='None'>False</span>: <span class='covered-line'>78.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='covered-line'><pre>7.78k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Best local split range: &quot; &lt;&lt; Uses[BestBefore] &lt;&lt; &apos;-&apos;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>12</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>78.0k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>                    &lt;&lt; Uses[BestAfter] &lt;&lt; &quot;, &quot; &lt;&lt; BestDiff &lt;&lt; &quot;, &quot;</pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>                    &lt;&lt; (BestAfter - BestBefore + 1) &lt;&lt; &quot; instrs\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  LiveRangeEdit LREdit(&amp;VirtReg, NewVRegs, *MF, *LIS, VRM, this, &amp;DeadRemats);</pre></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  SE-&gt;reset(LREdit);</pre></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  SE-&gt;openIntv();</pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  SlotIndex SegStart = SE-&gt;enterIntvBefore(Uses[BestBefore]);</pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  SlotIndex SegStop  = SE-&gt;leaveIntvAfter(Uses[BestAfter]);</pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  SE-&gt;useIntv(SegStart, SegStop);</pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 8&gt; IntvMap;</pre></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  SE-&gt;finish(&amp;IntvMap);</pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  DebugVars-&gt;splitRegister(VirtReg.reg(), LREdit.regs(), *LIS);</pre></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the new range has the same number of instructions as before, mark it as</pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // RS_Split2 so the next split will be forced to make progress. Otherwise,</pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // leave the new intervals as RS_New so they can compete.</pre></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  bool LiveBefore = BestBefore != 0 || <div class='tooltip'>BI.LiveIn<span class='tooltip-content'>49.8k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1775' href='#L1775'><span>1775:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.1k</span>, <span class='None'>False</span>: <span class='covered-line'>49.8k</span>]
  Branch (<span class='line-number'><a name='L1775' href='#L1775'><span>1775:40</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1775'><span>1775:21</span></a></span>) to (<span class='line-number'><a href='#L1775'><span>1775:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1775:21)
     Condition C2 --> (1775:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  bool LiveAfter = BestAfter != NumGaps || <div class='tooltip'>BI.LiveOut<span class='tooltip-content'>12.2k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1776' href='#L1776'><span>1776:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65.7k</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
  Branch (<span class='line-number'><a name='L1776' href='#L1776'><span>1776:44</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1776'><span>1776:20</span></a></span>) to (<span class='line-number'><a href='#L1776'><span>1776:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1776:20)
     Condition C2 --> (1776:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  unsigned NewGaps = LiveBefore + BestAfter - BestBefore + LiveAfter;</pre></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  if (NewGaps &gt;= NumGaps) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1778' href='#L1778'><span>1778:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.1k</span>, <span class='None'>False</span>: <span class='covered-line'>35.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Tagging non-progress ranges:&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>6</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>42.1k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>    assert(!ProgressRequired &amp;&amp; &quot;Didn&apos;t make progress when it was required.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='covered-line'><pre>131k</pre></td><td class='code'><pre>    <div class='tooltip'>for (unsigned I = 0, E = IntvMap.size(); <span class='tooltip-content'>42.1k</span></div>I != E; <div class='tooltip'>++I<span class='tooltip-content'>88.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1781' href='#L1781'><span>1781:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88.9k</span>, <span class='None'>False</span>: <span class='covered-line'>42.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='covered-line'><pre>88.9k</pre></td><td class='code'><pre>      if (IntvMap[I] == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1782' href='#L1782'><span>1782:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.1k</span>, <span class='None'>False</span>: <span class='covered-line'>46.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>        ExtraInfo-&gt;setStage(LIS-&gt;getInterval(LREdit.get(I)), RS_Split2);</pre></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &apos; &apos; &lt;&lt; printReg(LREdit.get(I)));</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>6</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>42.1k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &apos;\n&apos;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>6</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>42.1k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  ++NumLocalSplits;</pre></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                          Live Range Splitting</pre></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// trySplit - Try to split VirtReg or one of its interferences, making it</pre></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// assignable.</pre></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// @return Physreg when VirtReg may be assigned and/or new NewVRegs.</pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned RAGreedy::trySplit(const LiveInterval &amp;VirtReg, AllocationOrder &amp;Order,</pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            SmallVectorImpl&lt;Register&gt; &amp;NewVRegs,</pre></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='covered-line'><pre>286k</pre></td><td class='code'><pre>                            const SmallVirtRegSet &amp;FixedRegisters) {</pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Ranges must be Split2 or less.</pre></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='covered-line'><pre>286k</pre></td><td class='code'><pre>  if (ExtraInfo-&gt;getStage(VirtReg) &gt;= RS_Spill)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1804' href='#L1804'><span>1804:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>286k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Local intervals are handled separately.</pre></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='covered-line'><pre>286k</pre></td><td class='code'><pre>  if (LIS-&gt;intervalIsInOneMBB(VirtReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1808' href='#L1808'><span>1808:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>274k</span>, <span class='None'>False</span>: <span class='covered-line'>12.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='covered-line'><pre>274k</pre></td><td class='code'><pre>    NamedRegionTimer T(&quot;local_split&quot;, &quot;Local Splitting&quot;, TimerGroupName,</pre></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='covered-line'><pre>274k</pre></td><td class='code'><pre>                       TimerGroupDescription, TimePassesIsEnabled);</pre></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='covered-line'><pre>274k</pre></td><td class='code'><pre>    SA-&gt;analyze(&amp;VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='covered-line'><pre>274k</pre></td><td class='code'><pre>    Register PhysReg = tryLocalSplit(VirtReg, Order, NewVRegs);</pre></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='covered-line'><pre>274k</pre></td><td class='code'><pre>    if (PhysReg || !NewVRegs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1813' href='#L1813'><span>1813:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>274k</span>]
  Branch (<span class='line-number'><a name='L1813' href='#L1813'><span>1813:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.0k</span>, <span class='None'>False</span>: <span class='covered-line'>196k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1813'><span>1813:9</span></a></span>) to (<span class='line-number'><a href='#L1813'><span>1813:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1813:9)
     Condition C2 --> (1813:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>      return PhysReg;</pre></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='covered-line'><pre>196k</pre></td><td class='code'><pre>    return tryInstructionSplit(VirtReg, Order, NewVRegs);</pre></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='covered-line'><pre>274k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>  NamedRegionTimer T(&quot;global_split&quot;, &quot;Global Splitting&quot;, TimerGroupName,</pre></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>                     TimerGroupDescription, TimePassesIsEnabled);</pre></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>  SA-&gt;analyze(&amp;VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First try to split around a region spanning multiple blocks. RS_Split2</pre></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ranges already made dubious progress with region splitting, so they go</pre></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // straight to single block splitting.</pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>  if (ExtraInfo-&gt;getStage(VirtReg) &lt; RS_Split2) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1826' href='#L1826'><span>1826:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.2k</span>, <span class='None'>False</span>: <span class='covered-line'>300</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>    MCRegister PhysReg = tryRegionSplit(VirtReg, Order, NewVRegs);</pre></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>    if (PhysReg || !NewVRegs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1828' href='#L1828'><span>1828:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
  Branch (<span class='line-number'><a name='L1828' href='#L1828'><span>1828:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.04k</span>, <span class='None'>False</span>: <span class='covered-line'>8.17k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1828'><span>1828:9</span></a></span>) to (<span class='line-number'><a href='#L1828'><span>1828:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1828:9)
     Condition C2 --> (1828:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='covered-line'><pre>4.04k</pre></td><td class='code'><pre>      return PhysReg;</pre></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Then isolate blocks.</pre></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='covered-line'><pre>8.47k</pre></td><td class='code'><pre>  return tryBlockSplit(VirtReg, Order, NewVRegs);</pre></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                          Last Chance Recoloring</pre></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if \p reg has any tied def operand.</pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>static bool hasTiedDef(MachineRegisterInfo *MRI, unsigned reg) {</pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : MRI-&gt;def_operands(reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1842' href='#L1842'><span>1842:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>233k</span>, <span class='None'>False</span>: <span class='covered-line'>233k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>    if (MO.isTied())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1843' href='#L1843'><span>1843:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>233k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if the existing assignment of \p Intf overlaps, but is not the</pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// same, as \p PhysReg.</pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool assignedRegPartiallyOverlaps(const TargetRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const VirtRegMap &amp;VRM,</pre></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MCRegister PhysReg,</pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>                                         const LiveInterval &amp;Intf) {</pre></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  MCRegister AssignedReg = VRM.getPhys(Intf.reg());</pre></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  if (PhysReg == AssignedReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1856' href='#L1856'><span>1856:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>233k</span>, <span class='None'>False</span>: <span class='covered-line'>1.03M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>  return TRI.regsOverlap(PhysReg, AssignedReg);</pre></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// mayRecolorAllInterferences - Check if the virtual registers that</pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// interfere with \p VirtReg on \p PhysReg (or one of its aliases) may be</pre></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// recolored to free \p PhysReg.</pre></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// When true is returned, \p RecoloringCandidates has been augmented with all</pre></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the live intervals that need to be recolored in order to free \p PhysReg</pre></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// for \p VirtReg.</pre></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p FixedRegisters contains all the virtual registers that cannot be</pre></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// recolored.</pre></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RAGreedy::mayRecolorAllInterferences(</pre></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MCRegister PhysReg, const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>    SmallLISet &amp;RecoloringCandidates, const SmallVirtRegSet &amp;FixedRegisters) {</pre></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>  const TargetRegisterClass *CurRC = MRI-&gt;getRegClass(VirtReg.reg());</pre></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='covered-line'><pre>5.51M</pre></td><td class='code'><pre>  for (MCRegUnit Unit : TRI-&gt;regunits(PhysReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1874' href='#L1874'><span>1874:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.51M</span>, <span class='None'>False</span>: <span class='covered-line'>353k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='covered-line'><pre>5.51M</pre></td><td class='code'><pre>    LiveIntervalUnion::Query &amp;Q = Matrix-&gt;query(VirtReg, Unit);</pre></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If there is LastChanceRecoloringMaxInterference or more interferences,</pre></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // chances are one would not be recolorable.</pre></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='covered-line'><pre>5.51M</pre></td><td class='code'><pre>    if (Q.interferingVRegs(LastChanceRecoloringMaxInterference).size() &gt;=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1878' href='#L1878'><span>1878:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.51M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='covered-line'><pre>5.51M</pre></td><td class='code'><pre>            LastChanceRecoloringMaxInterference &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='covered-line'><pre>5.51M</pre></td><td class='code'><pre>        <div class='tooltip'><span class='red'>!ExhaustiveSearch</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1880' href='#L1880'><span>1880:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1878'><span>1878:9</span></a></span>) to (<span class='line-number'><a href='#L1878'><span>1880:26</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1878:9)
     Condition C2 --> (1880:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;Early abort: too many interferences.\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      CutOffInfo |= CO_Interf;</span></pre></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='covered-line'><pre>5.51M</pre></td><td class='code'><pre>    for (const LiveInterval *Intf : reverse(Q.interferingVRegs())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1885' href='#L1885'><span>1885:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.15M</span>, <span class='None'>False</span>: <span class='covered-line'>4.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If Intf is done and sits on the same register class as VirtReg, it</pre></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // would not be recolorable as it is in the same state as</pre></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // VirtReg. However there are at least two exceptions.</pre></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If VirtReg has tied defs and Intf doesn&apos;t, then</pre></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // there is still a point in examining if it can be recolorable.</pre></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Additionally, if the register class has overlapping tuple members, it</pre></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // may still be recolorable using a different tuple. This is more likely</pre></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // if the existing assignment aliases with the candidate.</pre></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='covered-line'><pre>5.15M</pre></td><td class='code'><pre>      if (((ExtraInfo-&gt;getStage(*Intf) == RS_Done &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1897' href='#L1897'><span>1897:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>590k</span>, <span class='None'>False</span>: <span class='covered-line'>4.56M</span>]
  Branch (<span class='line-number'><a name='L1897' href='#L1897'><span>1897:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.81M</span>, <span class='None'>False</span>: <span class='covered-line'>1.33M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='covered-line'><pre>5.15M</pre></td><td class='code'><pre>            <div class='tooltip'>MRI-&gt;getRegClass(Intf-&gt;reg()) == CurRC<span class='tooltip-content'>3.81M</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1898' href='#L1898'><span>1898:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27M</span>, <span class='None'>False</span>: <span class='covered-line'>2.54M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='covered-line'><pre>5.15M</pre></td><td class='code'><pre>            <div class='tooltip'>!assignedRegPartiallyOverlaps(*TRI, *VRM, PhysReg, *Intf)<span class='tooltip-content'>1.27M</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1899' href='#L1899'><span>1899:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>233k</span>, <span class='None'>False</span>: <span class='covered-line'>1.03M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='covered-line'><pre>5.15M</pre></td><td class='code'><pre>           <div class='tooltip'>!(<span class='tooltip-content'>233k</span></div><div class='tooltip'>hasTiedDef(MRI, VirtReg.reg())<span class='tooltip-content'>233k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1900' href='#L1900'><span>1900:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>233k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>             <div class='tooltip'><span class='red'>!hasTiedDef(MRI, Intf-&gt;reg())</span><span class='tooltip-content'>0</span></div>)) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1901' href='#L1901'><span>1901:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='covered-line'><pre>5.15M</pre></td><td class='code'><pre>          <div class='tooltip'>FixedRegisters.count(Intf-&gt;reg())<span class='tooltip-content'>4.92M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1902' href='#L1902'><span>1902:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>356k</span>, <span class='None'>False</span>: <span class='covered-line'>4.56M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>590k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>            dbgs() &lt;&lt; &quot;Early abort: the interference is not recolorable.\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='covered-line'><pre>4.56M</pre></td><td class='code'><pre>      RecoloringCandidates.insert(Intf);</pre></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='covered-line'><pre>4.56M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='covered-line'><pre>5.51M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// tryLastChanceRecoloring - Try to assign a color to \p VirtReg by recoloring</pre></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// its interferences.</pre></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Last chance recoloring chooses a color for \p VirtReg and recolors every</pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// virtual register that was using it. The recoloring process may recursively</pre></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// use the last chance recoloring. Therefore, when a virtual register has been</pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// assigned a color by this mechanism, it is marked as Fixed, i.e., it cannot</pre></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// be last-chance-recolored again during this recoloring &quot;session&quot;.</pre></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// E.g.,</pre></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Let</pre></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vA can use {R1, R2    }</pre></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vB can use {    R2, R3}</pre></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vC can use {R1        }</pre></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Where vA, vB, and vC cannot be split anymore (they are reloads for</pre></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instance) and they all interfere.</pre></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vA is assigned R1</pre></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vB is assigned R2</pre></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vC tries to evict vA but vA is already done.</pre></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Regular register allocation fails.</pre></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Last chance recoloring kicks in:</pre></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vC does as if vA was evicted =&gt; vC uses R1.</pre></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vC is marked as fixed.</pre></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vA needs to find a color.</pre></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// None are available.</pre></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vA cannot evict vC: vC is a fixed virtual register now.</pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vA does as if vB was evicted =&gt; vA uses R2.</pre></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vB needs to find a color.</pre></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// R3 is available.</pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Recoloring =&gt; vC = R1, vA = R2, vB = R3</pre></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p Order defines the preferred allocation order for \p VirtReg.</pre></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p NewRegs will contain any new virtual register that have been created</pre></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// (split, spill) during the process and that must be assigned.</pre></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p FixedRegisters contains all the virtual registers that cannot be</pre></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// recolored.</pre></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p RecolorStack tracks the original assignments of successfully recolored</pre></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// registers.</pre></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p Depth gives the current depth of the last chance recoloring.</pre></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \return a physical register that can be used for VirtReg or ~0u if none</pre></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// exists.</pre></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned RAGreedy::tryLastChanceRecoloring(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           AllocationOrder &amp;Order,</pre></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           SmallVectorImpl&lt;Register&gt; &amp;NewVRegs,</pre></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           SmallVirtRegSet &amp;FixedRegisters,</pre></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           RecoloringStack &amp;RecolorStack,</pre></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>                                           unsigned Depth) {</pre></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  if (!TRI-&gt;shouldUseLastChanceRecoloringForVirtReg(*MF, VirtReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1962' href='#L1962'><span>1962:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>353k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ~0u</span>;</pre></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Try last chance recoloring for &quot; &lt;&lt; VirtReg &lt;&lt; &apos;\n&apos;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>353k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  const ssize_t EntryStackSize = RecolorStack.size();</pre></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Ranges must be Done.</pre></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  assert((ExtraInfo-&gt;getStage(VirtReg) &gt;= RS_Done || !VirtReg.isSpillable()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>         &quot;Last chance recoloring should really be last chance&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set the max depth to LastChanceRecoloringMaxDepth.</pre></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We may want to reconsider that if we end up with a too large search space</pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for target with hundreds of registers.</pre></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Indeed, in that case we may want to cut the search space earlier.</pre></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  if (Depth &gt;= LastChanceRecoloringMaxDepth &amp;&amp; <div class='tooltip'>!ExhaustiveSearch<span class='tooltip-content'>302k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1976' href='#L1976'><span>1976:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>302k</span>, <span class='None'>False</span>: <span class='covered-line'>51.0k</span>]
  Branch (<span class='line-number'><a name='L1976' href='#L1976'><span>1976:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>302k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1976'><span>1976:7</span></a></span>) to (<span class='line-number'><a href='#L1976'><span>1976:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1976:7)
     Condition C2 --> (1976:48)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='covered-line'><pre>302k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Abort because max depth has been reached.\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>302k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>302k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>302k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>302k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='covered-line'><pre>302k</pre></td><td class='code'><pre>    CutOffInfo |= CO_Depth;</pre></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='covered-line'><pre>302k</pre></td><td class='code'><pre>    return ~0u;</pre></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='covered-line'><pre>302k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set of Live intervals that will need to be recolored.</pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='covered-line'><pre>51.0k</pre></td><td class='code'><pre>  SmallLISet RecoloringCandidates;</pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Mark VirtReg as fixed, i.e., it will not be recolored pass this point in</pre></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this recoloring &quot;session&quot;.</pre></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='covered-line'><pre>51.0k</pre></td><td class='code'><pre>  assert(!FixedRegisters.count(VirtReg.reg()));</pre></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='covered-line'><pre>51.0k</pre></td><td class='code'><pre>  FixedRegisters.insert(VirtReg.reg());</pre></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='covered-line'><pre>51.0k</pre></td><td class='code'><pre>  SmallVector&lt;Register, 4&gt; CurrentNewVRegs;</pre></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>  for (MCRegister PhysReg : Order) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1991' href='#L1991'><span>1991:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>944k</span>, <span class='None'>False</span>: <span class='covered-line'>42.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>    assert(PhysReg.isValid());</pre></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Try to assign: &quot; &lt;&lt; VirtReg &lt;&lt; &quot; to &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>944k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>                      &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>    RecoloringCandidates.clear();</pre></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>    CurrentNewVRegs.clear();</pre></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // It is only possible to recolor virtual register interference.</pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>    if (Matrix-&gt;checkInterference(VirtReg, PhysReg) &gt;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1999' href='#L1999'><span>1999:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>770</span>, <span class='None'>False</span>: <span class='covered-line'>944k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>        LiveRegMatrix::IK_VirtReg) {</pre></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='covered-line'><pre>770</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>770</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>770</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>770</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>770</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='covered-line'><pre>770</pre></td><td class='code'><pre>          dbgs() &lt;&lt; &quot;Some interferences are not with virtual registers.\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='covered-line'><pre>770</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='covered-line'><pre>770</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2007' href='#L2007'><pre>2007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Early give up on this PhysReg if it is obvious we cannot recolor all</pre></td></tr><tr><td class='line-number'><a name='L2008' href='#L2008'><pre>2008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the interferences.</pre></td></tr><tr><td class='line-number'><a name='L2009' href='#L2009'><pre>2009</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>    if (!mayRecolorAllInterferences(PhysReg, VirtReg, RecoloringCandidates,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2009' href='#L2009'><span>2009:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>590k</span>, <span class='None'>False</span>: <span class='covered-line'>353k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2010' href='#L2010'><pre>2010</pre></a></td><td class='covered-line'><pre>944k</pre></td><td class='code'><pre>                                    FixedRegisters)) {</pre></td></tr><tr><td class='line-number'><a name='L2011' href='#L2011'><pre>2011</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Some interferences cannot be recolored.\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>590k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2012' href='#L2012'><pre>2012</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2013' href='#L2013'><pre>2013</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2014' href='#L2014'><pre>2014</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2015' href='#L2015'><pre>2015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // RecoloringCandidates contains all the virtual registers that interfere</pre></td></tr><tr><td class='line-number'><a name='L2016' href='#L2016'><pre>2016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // with VirtReg on PhysReg (or one of its aliases). Enqueue them for</pre></td></tr><tr><td class='line-number'><a name='L2017' href='#L2017'><pre>2017</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // recoloring and perform the actual recoloring.</pre></td></tr><tr><td class='line-number'><a name='L2018' href='#L2018'><pre>2018</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>    PQueue RecoloringQueue;</pre></td></tr><tr><td class='line-number'><a name='L2019' href='#L2019'><pre>2019</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>    for (const LiveInterval *RC : RecoloringCandidates) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2019' href='#L2019'><span>2019:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>500k</span>, <span class='None'>False</span>: <span class='covered-line'>353k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2020' href='#L2020'><pre>2020</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>      Register ItVirtReg = RC-&gt;reg();</pre></td></tr><tr><td class='line-number'><a name='L2021' href='#L2021'><pre>2021</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>      enqueue(RecoloringQueue, RC);</pre></td></tr><tr><td class='line-number'><a name='L2022' href='#L2022'><pre>2022</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>      assert(VRM-&gt;hasPhys(ItVirtReg) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2023' href='#L2023'><pre>2023</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>             &quot;Interferences are supposed to be with allocated variables&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2024' href='#L2024'><pre>2024</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2025' href='#L2025'><pre>2025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Record the current allocation.</pre></td></tr><tr><td class='line-number'><a name='L2026' href='#L2026'><pre>2026</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>      RecolorStack.push_back(std::make_pair(RC, VRM-&gt;getPhys(ItVirtReg)));</pre></td></tr><tr><td class='line-number'><a name='L2027' href='#L2027'><pre>2027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2028' href='#L2028'><pre>2028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // unset the related struct.</pre></td></tr><tr><td class='line-number'><a name='L2029' href='#L2029'><pre>2029</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>      Matrix-&gt;unassign(*RC);</pre></td></tr><tr><td class='line-number'><a name='L2030' href='#L2030'><pre>2030</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2031' href='#L2031'><pre>2031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2032' href='#L2032'><pre>2032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Do as if VirtReg was assigned to PhysReg so that the underlying</pre></td></tr><tr><td class='line-number'><a name='L2033' href='#L2033'><pre>2033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // recoloring has the right information about the interferes and</pre></td></tr><tr><td class='line-number'><a name='L2034' href='#L2034'><pre>2034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // available colors.</pre></td></tr><tr><td class='line-number'><a name='L2035' href='#L2035'><pre>2035</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>    Matrix-&gt;assign(VirtReg, PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L2036' href='#L2036'><pre>2036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2037' href='#L2037'><pre>2037</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Save the current recoloring state.</pre></td></tr><tr><td class='line-number'><a name='L2038' href='#L2038'><pre>2038</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we cannot recolor all the interferences, we will have to start again</pre></td></tr><tr><td class='line-number'><a name='L2039' href='#L2039'><pre>2039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // at this point for the next physical register.</pre></td></tr><tr><td class='line-number'><a name='L2040' href='#L2040'><pre>2040</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>    SmallVirtRegSet SaveFixedRegisters(FixedRegisters);</pre></td></tr><tr><td class='line-number'><a name='L2041' href='#L2041'><pre>2041</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>    if (tryRecoloringCandidates(RecoloringQueue, CurrentNewVRegs,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2041' href='#L2041'><span>2041:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.54k</span>, <span class='None'>False</span>: <span class='covered-line'>345k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2042' href='#L2042'><pre>2042</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>                                FixedRegisters, RecolorStack, Depth)) {</pre></td></tr><tr><td class='line-number'><a name='L2043' href='#L2043'><pre>2043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Push the queued vregs into the main queue.</pre></td></tr><tr><td class='line-number'><a name='L2044' href='#L2044'><pre>2044</pre></a></td><td class='covered-line'><pre>8.54k</pre></td><td class='code'><pre>      for (Register NewVReg : CurrentNewVRegs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2044' href='#L2044'><span>2044:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>8.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2045' href='#L2045'><pre>2045</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        NewVRegs.push_back(NewVReg);</pre></td></tr><tr><td class='line-number'><a name='L2046' href='#L2046'><pre>2046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Do not mess up with the global assignment process.</pre></td></tr><tr><td class='line-number'><a name='L2047' href='#L2047'><pre>2047</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // I.e., VirtReg must be unassigned.</pre></td></tr><tr><td class='line-number'><a name='L2048' href='#L2048'><pre>2048</pre></a></td><td class='covered-line'><pre>8.54k</pre></td><td class='code'><pre>      Matrix-&gt;unassign(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L2049' href='#L2049'><pre>2049</pre></a></td><td class='covered-line'><pre>8.54k</pre></td><td class='code'><pre>      return PhysReg;</pre></td></tr><tr><td class='line-number'><a name='L2050' href='#L2050'><pre>2050</pre></a></td><td class='covered-line'><pre>8.54k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2051' href='#L2051'><pre>2051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2052' href='#L2052'><pre>2052</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Fail to assign: &quot; &lt;&lt; VirtReg &lt;&lt; &quot; to &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>345k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2053' href='#L2053'><pre>2053</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>                      &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L2054' href='#L2054'><pre>2054</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2055' href='#L2055'><pre>2055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The recoloring attempt failed, undo the changes.</pre></td></tr><tr><td class='line-number'><a name='L2056' href='#L2056'><pre>2056</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>    FixedRegisters = SaveFixedRegisters;</pre></td></tr><tr><td class='line-number'><a name='L2057' href='#L2057'><pre>2057</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>    Matrix-&gt;unassign(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L2058' href='#L2058'><pre>2058</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2059' href='#L2059'><pre>2059</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For a newly created vreg which is also in RecoloringCandidates,</pre></td></tr><tr><td class='line-number'><a name='L2060' href='#L2060'><pre>2060</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // don&apos;t add it to NewVRegs because its physical register will be restored</pre></td></tr><tr><td class='line-number'><a name='L2061' href='#L2061'><pre>2061</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // below. Other vregs in CurrentNewVRegs are created by calling</pre></td></tr><tr><td class='line-number'><a name='L2062' href='#L2062'><pre>2062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // selectOrSplit and should be added into NewVRegs.</pre></td></tr><tr><td class='line-number'><a name='L2063' href='#L2063'><pre>2063</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>    for (Register R : CurrentNewVRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2063' href='#L2063'><span>2063:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>345k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2064' href='#L2064'><pre>2064</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      if (RecoloringCandidates.count(&amp;LIS-&gt;getInterval(R)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2064' href='#L2064'><span>2064:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2065' href='#L2065'><pre>2065</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L2066' href='#L2066'><pre>2066</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>NewVRegs.push_back(R);</span></pre></td></tr><tr><td class='line-number'><a name='L2067' href='#L2067'><pre>2067</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2068' href='#L2068'><pre>2068</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2069' href='#L2069'><pre>2069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Roll back our unsuccessful recoloring. Also roll back any successful</pre></td></tr><tr><td class='line-number'><a name='L2070' href='#L2070'><pre>2070</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // recolorings in any recursive recoloring attempts, since it&apos;s possible</pre></td></tr><tr><td class='line-number'><a name='L2071' href='#L2071'><pre>2071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // they would have introduced conflicts with assignments we will be</pre></td></tr><tr><td class='line-number'><a name='L2072' href='#L2072'><pre>2072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // restoring further up the stack. Perform all unassignments prior to</pre></td></tr><tr><td class='line-number'><a name='L2073' href='#L2073'><pre>2073</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // reassigning, since sub-recolorings may have conflicted with the registers</pre></td></tr><tr><td class='line-number'><a name='L2074' href='#L2074'><pre>2074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // we are going to restore to their original assignments.</pre></td></tr><tr><td class='line-number'><a name='L2075' href='#L2075'><pre>2075</pre></a></td><td class='covered-line'><pre>846k</pre></td><td class='code'><pre>    for (ssize_t I = RecolorStack.size() - 1; I &gt;= EntryStackSize; <div class='tooltip'>--I<span class='tooltip-content'>500k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2075' href='#L2075'><span>2075:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>500k</span>, <span class='None'>False</span>: <span class='covered-line'>345k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2076' href='#L2076'><pre>2076</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>      const LiveInterval *LI;</pre></td></tr><tr><td class='line-number'><a name='L2077' href='#L2077'><pre>2077</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>      MCRegister PhysReg;</pre></td></tr><tr><td class='line-number'><a name='L2078' href='#L2078'><pre>2078</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>      std::tie(LI, PhysReg) = RecolorStack[I];</pre></td></tr><tr><td class='line-number'><a name='L2079' href='#L2079'><pre>2079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2080' href='#L2080'><pre>2080</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>      if (VRM-&gt;hasPhys(LI-&gt;reg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2080' href='#L2080'><span>2080:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103k</span>, <span class='None'>False</span>: <span class='covered-line'>397k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2081' href='#L2081'><pre>2081</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>        Matrix-&gt;unassign(*LI);</pre></td></tr><tr><td class='line-number'><a name='L2082' href='#L2082'><pre>2082</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2083' href='#L2083'><pre>2083</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2084' href='#L2084'><pre>2084</pre></a></td><td class='covered-line'><pre>846k</pre></td><td class='code'><pre>    for (size_t I = EntryStackSize; I != RecolorStack.size(); <div class='tooltip'>++I<span class='tooltip-content'>500k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2084' href='#L2084'><span>2084:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>500k</span>, <span class='None'>False</span>: <span class='covered-line'>345k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2085' href='#L2085'><pre>2085</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>      const LiveInterval *LI;</pre></td></tr><tr><td class='line-number'><a name='L2086' href='#L2086'><pre>2086</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>      MCRegister PhysReg;</pre></td></tr><tr><td class='line-number'><a name='L2087' href='#L2087'><pre>2087</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>      std::tie(LI, PhysReg) = RecolorStack[I];</pre></td></tr><tr><td class='line-number'><a name='L2088' href='#L2088'><pre>2088</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>      if (!LI-&gt;empty() &amp;&amp; !MRI-&gt;reg_nodbg_empty(LI-&gt;reg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2088' href='#L2088'><span>2088:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>500k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2088' href='#L2088'><span>2088:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>500k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2088'><span>2088:11</span></a></span>) to (<span class='line-number'><a href='#L2088'><span>2088:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2088:11)
     Condition C2 --> (2088:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2089' href='#L2089'><pre>2089</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>        Matrix-&gt;assign(*LI, PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L2090' href='#L2090'><pre>2090</pre></a></td><td class='covered-line'><pre>500k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2091' href='#L2091'><pre>2091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2092' href='#L2092'><pre>2092</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Pop the stack of recoloring attempts.</pre></td></tr><tr><td class='line-number'><a name='L2093' href='#L2093'><pre>2093</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>    RecolorStack.resize(EntryStackSize);</pre></td></tr><tr><td class='line-number'><a name='L2094' href='#L2094'><pre>2094</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2095' href='#L2095'><pre>2095</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2096' href='#L2096'><pre>2096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Last chance recoloring did not worked either, give up.</pre></td></tr><tr><td class='line-number'><a name='L2097' href='#L2097'><pre>2097</pre></a></td><td class='covered-line'><pre>42.4k</pre></td><td class='code'><pre>  return ~0u;</pre></td></tr><tr><td class='line-number'><a name='L2098' href='#L2098'><pre>2098</pre></a></td><td class='covered-line'><pre>51.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2099' href='#L2099'><pre>2099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2100' href='#L2100'><pre>2100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// tryRecoloringCandidates - Try to assign a new color to every register</pre></td></tr><tr><td class='line-number'><a name='L2101' href='#L2101'><pre>2101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// in \RecoloringQueue.</pre></td></tr><tr><td class='line-number'><a name='L2102' href='#L2102'><pre>2102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p NewRegs will contain any new virtual register created during the</pre></td></tr><tr><td class='line-number'><a name='L2103' href='#L2103'><pre>2103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// recoloring process.</pre></td></tr><tr><td class='line-number'><a name='L2104' href='#L2104'><pre>2104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p FixedRegisters[in/out] contains all the registers that have been</pre></td></tr><tr><td class='line-number'><a name='L2105' href='#L2105'><pre>2105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// recolored.</pre></td></tr><tr><td class='line-number'><a name='L2106' href='#L2106'><pre>2106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \return true if all virtual registers in RecoloringQueue were successfully</pre></td></tr><tr><td class='line-number'><a name='L2107' href='#L2107'><pre>2107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// recolored, false otherwise.</pre></td></tr><tr><td class='line-number'><a name='L2108' href='#L2108'><pre>2108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool RAGreedy::tryRecoloringCandidates(PQueue &amp;RecoloringQueue,</pre></td></tr><tr><td class='line-number'><a name='L2109' href='#L2109'><pre>2109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       SmallVectorImpl&lt;Register&gt; &amp;NewVRegs,</pre></td></tr><tr><td class='line-number'><a name='L2110' href='#L2110'><pre>2110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       SmallVirtRegSet &amp;FixedRegisters,</pre></td></tr><tr><td class='line-number'><a name='L2111' href='#L2111'><pre>2111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       RecoloringStack &amp;RecolorStack,</pre></td></tr><tr><td class='line-number'><a name='L2112' href='#L2112'><pre>2112</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>                                       unsigned Depth) {</pre></td></tr><tr><td class='line-number'><a name='L2113' href='#L2113'><pre>2113</pre></a></td><td class='covered-line'><pre>457k</pre></td><td class='code'><pre>  while (!RecoloringQueue.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2113' href='#L2113'><span>2113:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>449k</span>, <span class='None'>False</span>: <span class='covered-line'>8.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2114' href='#L2114'><pre>2114</pre></a></td><td class='covered-line'><pre>449k</pre></td><td class='code'><pre>    const LiveInterval *LI = dequeue(RecoloringQueue);</pre></td></tr><tr><td class='line-number'><a name='L2115' href='#L2115'><pre>2115</pre></a></td><td class='covered-line'><pre>449k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Try to recolor: &quot; &lt;&lt; *LI &lt;&lt; &apos;\n&apos;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>449k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>449k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>449k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>449k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2116' href='#L2116'><pre>2116</pre></a></td><td class='covered-line'><pre>449k</pre></td><td class='code'><pre>    MCRegister PhysReg = selectOrSplitImpl(*LI, NewVRegs, FixedRegisters,</pre></td></tr><tr><td class='line-number'><a name='L2117' href='#L2117'><pre>2117</pre></a></td><td class='covered-line'><pre>449k</pre></td><td class='code'><pre>                                           RecolorStack, Depth + 1);</pre></td></tr><tr><td class='line-number'><a name='L2118' href='#L2118'><pre>2118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // When splitting happens, the live-range may actually be empty.</pre></td></tr><tr><td class='line-number'><a name='L2119' href='#L2119'><pre>2119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // In that case, this is okay to continue the recoloring even</pre></td></tr><tr><td class='line-number'><a name='L2120' href='#L2120'><pre>2120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // if we did not find an alternative color for it. Indeed,</pre></td></tr><tr><td class='line-number'><a name='L2121' href='#L2121'><pre>2121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // there will not be anything to color for LI in the end.</pre></td></tr><tr><td class='line-number'><a name='L2122' href='#L2122'><pre>2122</pre></a></td><td class='covered-line'><pre>449k</pre></td><td class='code'><pre>    if (PhysReg == ~0u || <div class='tooltip'>(<span class='tooltip-content'>103k</span></div><div class='tooltip'>!PhysReg<span class='tooltip-content'>103k</span></div> &amp;&amp; <div class='tooltip'>!LI-&gt;empty()<span class='tooltip-content'>23</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2122' href='#L2122'><span>2122:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>345k</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
  Branch (<span class='line-number'><a name='L2122' href='#L2122'><span>2122:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
  Branch (<span class='line-number'><a name='L2122' href='#L2122'><span>2122:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2122'><span>2122:9</span></a></span>) to (<span class='line-number'><a href='#L2122'><span>2122:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2122:9)
     Condition C2 --> (2122:28)
     Condition C3 --> (2122:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L2123' href='#L2123'><pre>2123</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2124' href='#L2124'><pre>2124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2125' href='#L2125'><pre>2125</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    if (!PhysReg) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2125' href='#L2125'><span>2125:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2126' href='#L2126'><pre>2126</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      assert(LI-&gt;empty() &amp;&amp; &quot;Only empty live-range do not require a register&quot;)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2127' href='#L2127'><pre>2127</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;Recoloring of &quot; &lt;&lt; *LI</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2128' href='#L2128'><pre>2128</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                        &lt;&lt; &quot; succeeded. Empty LI.\n&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L2129' href='#L2129'><pre>2129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2130' href='#L2130'><pre>2130</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2131' href='#L2131'><pre>2131</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Recoloring of &quot; &lt;&lt; *LI</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2132' href='#L2132'><pre>2132</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>                      &lt;&lt; &quot; succeeded with: &quot; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L2133' href='#L2133'><pre>2133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2134' href='#L2134'><pre>2134</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    Matrix-&gt;assign(*LI, PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L2135' href='#L2135'><pre>2135</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    FixedRegisters.insert(LI-&gt;reg());</pre></td></tr><tr><td class='line-number'><a name='L2136' href='#L2136'><pre>2136</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2137' href='#L2137'><pre>2137</pre></a></td><td class='covered-line'><pre>8.54k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2138' href='#L2138'><pre>2138</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2139' href='#L2139'><pre>2139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2140' href='#L2140'><pre>2140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2141' href='#L2141'><pre>2141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                            Main Entry Point</pre></td></tr><tr><td class='line-number'><a name='L2142' href='#L2142'><pre>2142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2143' href='#L2143'><pre>2143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2144' href='#L2144'><pre>2144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MCRegister RAGreedy::selectOrSplit(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L2145' href='#L2145'><pre>2145</pre></a></td><td class='covered-line'><pre>4.97M</pre></td><td class='code'><pre>                                   SmallVectorImpl&lt;Register&gt; &amp;NewVRegs) {</pre></td></tr><tr><td class='line-number'><a name='L2146' href='#L2146'><pre>2146</pre></a></td><td class='covered-line'><pre>4.97M</pre></td><td class='code'><pre>  CutOffInfo = CO_None;</pre></td></tr><tr><td class='line-number'><a name='L2147' href='#L2147'><pre>2147</pre></a></td><td class='covered-line'><pre>4.97M</pre></td><td class='code'><pre>  LLVMContext &amp;Ctx = MF-&gt;getFunction().getContext();</pre></td></tr><tr><td class='line-number'><a name='L2148' href='#L2148'><pre>2148</pre></a></td><td class='covered-line'><pre>4.97M</pre></td><td class='code'><pre>  SmallVirtRegSet FixedRegisters;</pre></td></tr><tr><td class='line-number'><a name='L2149' href='#L2149'><pre>2149</pre></a></td><td class='covered-line'><pre>4.97M</pre></td><td class='code'><pre>  RecoloringStack RecolorStack;</pre></td></tr><tr><td class='line-number'><a name='L2150' href='#L2150'><pre>2150</pre></a></td><td class='covered-line'><pre>4.97M</pre></td><td class='code'><pre>  MCRegister Reg =</pre></td></tr><tr><td class='line-number'><a name='L2151' href='#L2151'><pre>2151</pre></a></td><td class='covered-line'><pre>4.97M</pre></td><td class='code'><pre>      selectOrSplitImpl(VirtReg, NewVRegs, FixedRegisters, RecolorStack);</pre></td></tr><tr><td class='line-number'><a name='L2152' href='#L2152'><pre>2152</pre></a></td><td class='covered-line'><pre>4.97M</pre></td><td class='code'><pre>  if (Reg == ~0U &amp;&amp; <div class='tooltip'>(CutOffInfo != CO_None)<span class='tooltip-content'>116</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2152' href='#L2152'><span>2152:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>116</span>, <span class='None'>False</span>: <span class='covered-line'>4.97M</span>]
  Branch (<span class='line-number'><a name='L2152' href='#L2152'><span>2152:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>113</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2152'><span>2152:7</span></a></span>) to (<span class='line-number'><a href='#L2152'><span>2152:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2152:7)
     Condition C2 --> (2152:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2153' href='#L2153'><pre>2153</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    uint8_t CutOffEncountered = CutOffInfo &amp; (CO_Depth | CO_Interf);</pre></td></tr><tr><td class='line-number'><a name='L2154' href='#L2154'><pre>2154</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    if (CutOffEncountered == CO_Depth)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2154' href='#L2154'><span>2154:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2155' href='#L2155'><pre>2155</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      Ctx.emitError(&quot;register allocation failed: maximum depth for recoloring &quot;</pre></td></tr><tr><td class='line-number'><a name='L2156' href='#L2156'><pre>2156</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                    &quot;reached. Use -fexhaustive-register-search to skip &quot;</pre></td></tr><tr><td class='line-number'><a name='L2157' href='#L2157'><pre>2157</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                    &quot;cutoffs&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2158' href='#L2158'><pre>2158</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    else <span class='red'>if (</span><span class='red'>CutOffEncountered == CO_Interf</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2158' href='#L2158'><span>2158:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2159' href='#L2159'><pre>2159</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>Ctx.emitError(&quot;register allocation failed: maximum interference for &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L2160' href='#L2160'><pre>2160</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                    &quot;recoloring reached. Use -fexhaustive-register-search &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L2161' href='#L2161'><pre>2161</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                    &quot;to skip cutoffs&quot;)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2162' href='#L2162'><pre>2162</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    else </span><span class='red'>if (</span><span class='red'>CutOffEncountered == (CO_Depth | CO_Interf)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2162' href='#L2162'><span>2162:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2163' href='#L2163'><pre>2163</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>Ctx.emitError(&quot;register allocation failed: maximum interference and &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L2164' href='#L2164'><pre>2164</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                    &quot;depth for recoloring reached. Use &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L2165' href='#L2165'><pre>2165</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                    &quot;-fexhaustive-register-search to skip cutoffs&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2166' href='#L2166'><pre>2166</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2167' href='#L2167'><pre>2167</pre></a></td><td class='covered-line'><pre>4.97M</pre></td><td class='code'><pre>  return Reg;</pre></td></tr><tr><td class='line-number'><a name='L2168' href='#L2168'><pre>2168</pre></a></td><td class='covered-line'><pre>4.97M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2169' href='#L2169'><pre>2169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2170' href='#L2170'><pre>2170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Using a CSR for the first time has a cost because it causes push|pop</pre></td></tr><tr><td class='line-number'><a name='L2171' href='#L2171'><pre>2171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// to be added to prologue|epilogue. Splitting a cold section of the live</pre></td></tr><tr><td class='line-number'><a name='L2172' href='#L2172'><pre>2172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// range can have lower cost than using the CSR for the first time;</pre></td></tr><tr><td class='line-number'><a name='L2173' href='#L2173'><pre>2173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Spilling a live range in the cold path can have lower cost than using</pre></td></tr><tr><td class='line-number'><a name='L2174' href='#L2174'><pre>2174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the CSR for the first time. Returns the physical register if we decide</pre></td></tr><tr><td class='line-number'><a name='L2175' href='#L2175'><pre>2175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// to use the CSR; otherwise return 0.</pre></td></tr><tr><td class='line-number'><a name='L2176' href='#L2176'><pre>2176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MCRegister RAGreedy::tryAssignCSRFirstTime(</pre></td></tr><tr><td class='line-number'><a name='L2177' href='#L2177'><pre>2177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const LiveInterval &amp;VirtReg, AllocationOrder &amp;Order, MCRegister PhysReg,</pre></td></tr><tr><td class='line-number'><a name='L2178' href='#L2178'><pre>2178</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>    uint8_t &amp;CostPerUseLimit, SmallVectorImpl&lt;Register&gt; &amp;NewVRegs) {</pre></td></tr><tr><td class='line-number'><a name='L2179' href='#L2179'><pre>2179</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>  if (ExtraInfo-&gt;getStage(VirtReg) == RS_Spill &amp;&amp; <div class='tooltip'>VirtReg.isSpillable()<span class='tooltip-content'>36</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2179' href='#L2179'><span>2179:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>95.3k</span>]
  Branch (<span class='line-number'><a name='L2179' href='#L2179'><span>2179:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2179'><span>2179:7</span></a></span>) to (<span class='line-number'><a href='#L2179'><span>2179:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2179:7)
     Condition C2 --> (2179:51)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2180' href='#L2180'><pre>2180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We choose spill over using the CSR for the first time if the spill cost</pre></td></tr><tr><td class='line-number'><a name='L2181' href='#L2181'><pre>2181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // is lower than CSRCost.</pre></td></tr><tr><td class='line-number'><a name='L2182' href='#L2182'><pre>2182</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    SA-&gt;analyze(&amp;VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L2183' href='#L2183'><pre>2183</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    if (calcSpillCost() &gt;= CSRCost)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2183' href='#L2183'><span>2183:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2184' href='#L2184'><pre>2184</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      return PhysReg;</pre></td></tr><tr><td class='line-number'><a name='L2185' href='#L2185'><pre>2185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2186' href='#L2186'><pre>2186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We are going to spill, set CostPerUseLimit to 1 to make sure that</pre></td></tr><tr><td class='line-number'><a name='L2187' href='#L2187'><pre>2187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // we will not use a callee-saved register in tryEvict.</pre></td></tr><tr><td class='line-number'><a name='L2188' href='#L2188'><pre>2188</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    CostPerUseLimit = 1;</pre></td></tr><tr><td class='line-number'><a name='L2189' href='#L2189'><pre>2189</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L2190' href='#L2190'><pre>2190</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2191' href='#L2191'><pre>2191</pre></a></td><td class='covered-line'><pre>95.3k</pre></td><td class='code'><pre>  if (ExtraInfo-&gt;getStage(VirtReg) &lt; RS_Split) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2191' href='#L2191'><span>2191:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.9k</span>, <span class='None'>False</span>: <span class='covered-line'>81.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2192' href='#L2192'><pre>2192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We choose pre-splitting over using the CSR for the first time if</pre></td></tr><tr><td class='line-number'><a name='L2193' href='#L2193'><pre>2193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the cost of splitting is lower than CSRCost.</pre></td></tr><tr><td class='line-number'><a name='L2194' href='#L2194'><pre>2194</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>    SA-&gt;analyze(&amp;VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L2195' href='#L2195'><pre>2195</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>    unsigned NumCands = 0;</pre></td></tr><tr><td class='line-number'><a name='L2196' href='#L2196'><pre>2196</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>    BlockFrequency BestCost = CSRCost; // Don&apos;t modify CSRCost.</pre></td></tr><tr><td class='line-number'><a name='L2197' href='#L2197'><pre>2197</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>    unsigned BestCand = calculateRegionSplitCost(VirtReg, Order, BestCost,</pre></td></tr><tr><td class='line-number'><a name='L2198' href='#L2198'><pre>2198</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>                                                 NumCands, true /*IgnoreCSR*/);</pre></td></tr><tr><td class='line-number'><a name='L2199' href='#L2199'><pre>2199</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>    if (BestCand == NoCand)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2199' href='#L2199'><span>2199:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.5k</span>, <span class='None'>False</span>: <span class='covered-line'>313</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2200' href='#L2200'><pre>2200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Use the CSR if we can&apos;t find a region split below CSRCost.</pre></td></tr><tr><td class='line-number'><a name='L2201' href='#L2201'><pre>2201</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>      return PhysReg;</pre></td></tr><tr><td class='line-number'><a name='L2202' href='#L2202'><pre>2202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2203' href='#L2203'><pre>2203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Perform the actual pre-splitting.</pre></td></tr><tr><td class='line-number'><a name='L2204' href='#L2204'><pre>2204</pre></a></td><td class='covered-line'><pre>313</pre></td><td class='code'><pre>    doRegionSplit(VirtReg, BestCand, false/*HasCompact*/, NewVRegs);</pre></td></tr><tr><td class='line-number'><a name='L2205' href='#L2205'><pre>2205</pre></a></td><td class='covered-line'><pre>313</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L2206' href='#L2206'><pre>2206</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2207' href='#L2207'><pre>2207</pre></a></td><td class='covered-line'><pre>81.4k</pre></td><td class='code'><pre>  return PhysReg;</pre></td></tr><tr><td class='line-number'><a name='L2208' href='#L2208'><pre>2208</pre></a></td><td class='covered-line'><pre>95.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2209' href='#L2209'><pre>2209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2210' href='#L2210'><pre>2210</pre></a></td><td class='covered-line'><pre>8.25k</pre></td><td class='code'><pre>void RAGreedy::aboutToRemoveInterval(const LiveInterval &amp;LI) {</pre></td></tr><tr><td class='line-number'><a name='L2211' href='#L2211'><pre>2211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do not keep invalid information around.</pre></td></tr><tr><td class='line-number'><a name='L2212' href='#L2212'><pre>2212</pre></a></td><td class='covered-line'><pre>8.25k</pre></td><td class='code'><pre>  SetOfBrokenHints.remove(&amp;LI);</pre></td></tr><tr><td class='line-number'><a name='L2213' href='#L2213'><pre>2213</pre></a></td><td class='covered-line'><pre>8.25k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2214' href='#L2214'><pre>2214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2215' href='#L2215'><pre>2215</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>void RAGreedy::initializeCSRCost() {</pre></td></tr><tr><td class='line-number'><a name='L2216' href='#L2216'><pre>2216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We use the larger one out of the command-line option and the value report</pre></td></tr><tr><td class='line-number'><a name='L2217' href='#L2217'><pre>2217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // by TRI.</pre></td></tr><tr><td class='line-number'><a name='L2218' href='#L2218'><pre>2218</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  CSRCost = BlockFrequency(</pre></td></tr><tr><td class='line-number'><a name='L2219' href='#L2219'><pre>2219</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>      std::max((unsigned)CSRFirstTimeCost, TRI-&gt;getCSRFirstUseCost()));</pre></td></tr><tr><td class='line-number'><a name='L2220' href='#L2220'><pre>2220</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  if (!CSRCost.getFrequency())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2220' href='#L2220'><span>2220:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>535k</span>, <span class='None'>False</span>: <span class='covered-line'>233k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2221' href='#L2221'><pre>2221</pre></a></td><td class='covered-line'><pre>535k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2222' href='#L2222'><pre>2222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2223' href='#L2223'><pre>2223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Raw cost is relative to Entry == 2^14; scale it appropriately.</pre></td></tr><tr><td class='line-number'><a name='L2224' href='#L2224'><pre>2224</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>  uint64_t ActualEntry = MBFI-&gt;getEntryFreq().getFrequency();</pre></td></tr><tr><td class='line-number'><a name='L2225' href='#L2225'><pre>2225</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>  if (!ActualEntry) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2225' href='#L2225'><span>2225:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>233k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2226' href='#L2226'><pre>2226</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    CSRCost = BlockFrequency(0);</span></pre></td></tr><tr><td class='line-number'><a name='L2227' href='#L2227'><pre>2227</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L2228' href='#L2228'><pre>2228</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2229' href='#L2229'><pre>2229</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>  uint64_t FixedEntry = 1 &lt;&lt; 14;</pre></td></tr><tr><td class='line-number'><a name='L2230' href='#L2230'><pre>2230</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>  if (ActualEntry &lt; FixedEntry)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2230' href='#L2230'><span>2230:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>233k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2231' href='#L2231'><pre>2231</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>CSRCost *= BranchProbability(ActualEntry, FixedEntry)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2232' href='#L2232'><pre>2232</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>  else if (ActualEntry &lt;= UINT32_MAX)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2232' href='#L2232'><span>2232:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>233k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2233' href='#L2233'><pre>2233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Invert the fraction and divide.</pre></td></tr><tr><td class='line-number'><a name='L2234' href='#L2234'><pre>2234</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    CSRCost /= BranchProbability(FixedEntry, ActualEntry);</pre></td></tr><tr><td class='line-number'><a name='L2235' href='#L2235'><pre>2235</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L2236' href='#L2236'><pre>2236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Can&apos;t use BranchProbability in general, since it takes 32-bit numbers.</pre></td></tr><tr><td class='line-number'><a name='L2237' href='#L2237'><pre>2237</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>    CSRCost =</pre></td></tr><tr><td class='line-number'><a name='L2238' href='#L2238'><pre>2238</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>        BlockFrequency(CSRCost.getFrequency() * (ActualEntry / FixedEntry));</pre></td></tr><tr><td class='line-number'><a name='L2239' href='#L2239'><pre>2239</pre></a></td><td class='covered-line'><pre>233k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2240' href='#L2240'><pre>2240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2241' href='#L2241'><pre>2241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Collect the hint info for \p Reg.</pre></td></tr><tr><td class='line-number'><a name='L2242' href='#L2242'><pre>2242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The results are stored into \p Out.</pre></td></tr><tr><td class='line-number'><a name='L2243' href='#L2243'><pre>2243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p Out is not cleared before being populated.</pre></td></tr><tr><td class='line-number'><a name='L2244' href='#L2244'><pre>2244</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>void RAGreedy::collectHintInfo(Register Reg, HintsInfo &amp;Out) {</pre></td></tr><tr><td class='line-number'><a name='L2245' href='#L2245'><pre>2245</pre></a></td><td class='covered-line'><pre>522k</pre></td><td class='code'><pre>  for (const MachineInstr &amp;Instr : MRI-&gt;reg_nodbg_instructions(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2245' href='#L2245'><span>2245:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>522k</span>, <span class='None'>False</span>: <span class='covered-line'>126k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2246' href='#L2246'><pre>2246</pre></a></td><td class='covered-line'><pre>522k</pre></td><td class='code'><pre>    if (!TII-&gt;isFullCopyInstr(Instr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2246' href='#L2246'><span>2246:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>347k</span>, <span class='None'>False</span>: <span class='covered-line'>174k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2247' href='#L2247'><pre>2247</pre></a></td><td class='covered-line'><pre>347k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2248' href='#L2248'><pre>2248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Look for the other end of the copy.</pre></td></tr><tr><td class='line-number'><a name='L2249' href='#L2249'><pre>2249</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>    Register OtherReg = Instr.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2250' href='#L2250'><pre>2250</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>    if (OtherReg == Reg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2250' href='#L2250'><span>2250:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72.4k</span>, <span class='None'>False</span>: <span class='covered-line'>102k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2251' href='#L2251'><pre>2251</pre></a></td><td class='covered-line'><pre>72.4k</pre></td><td class='code'><pre>      OtherReg = Instr.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2252' href='#L2252'><pre>2252</pre></a></td><td class='covered-line'><pre>72.4k</pre></td><td class='code'><pre>      if (OtherReg == Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2252' href='#L2252'><span>2252:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>72.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2253' href='#L2253'><pre>2253</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L2254' href='#L2254'><pre>2254</pre></a></td><td class='covered-line'><pre>72.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2255' href='#L2255'><pre>2255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Get the current assignment.</pre></td></tr><tr><td class='line-number'><a name='L2256' href='#L2256'><pre>2256</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>    MCRegister OtherPhysReg =</pre></td></tr><tr><td class='line-number'><a name='L2257' href='#L2257'><pre>2257</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>        OtherReg.isPhysical() ? <div class='tooltip'>OtherReg.asMCReg()<span class='tooltip-content'>122k</span></div> : <div class='tooltip'>VRM-&gt;getPhys(OtherReg)<span class='tooltip-content'>51.7k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2257' href='#L2257'><span>2257:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122k</span>, <span class='None'>False</span>: <span class='covered-line'>51.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2258' href='#L2258'><pre>2258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Push the collected information.</pre></td></tr><tr><td class='line-number'><a name='L2259' href='#L2259'><pre>2259</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>    Out.push_back(HintInfo(MBFI-&gt;getBlockFreq(Instr.getParent()), OtherReg,</pre></td></tr><tr><td class='line-number'><a name='L2260' href='#L2260'><pre>2260</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>                           OtherPhysReg));</pre></td></tr><tr><td class='line-number'><a name='L2261' href='#L2261'><pre>2261</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2262' href='#L2262'><pre>2262</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2263' href='#L2263'><pre>2263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2264' href='#L2264'><pre>2264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Using the given \p List, compute the cost of the broken hints if</pre></td></tr><tr><td class='line-number'><a name='L2265' href='#L2265'><pre>2265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p PhysReg was used.</pre></td></tr><tr><td class='line-number'><a name='L2266' href='#L2266'><pre>2266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \return The cost of \p List for \p PhysReg.</pre></td></tr><tr><td class='line-number'><a name='L2267' href='#L2267'><pre>2267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>BlockFrequency RAGreedy::getBrokenHintFreq(const HintsInfo &amp;List,</pre></td></tr><tr><td class='line-number'><a name='L2268' href='#L2268'><pre>2268</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                                           MCRegister PhysReg) {</pre></td></tr><tr><td class='line-number'><a name='L2269' href='#L2269'><pre>2269</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  BlockFrequency Cost = BlockFrequency(0);</pre></td></tr><tr><td class='line-number'><a name='L2270' href='#L2270'><pre>2270</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>  for (const HintInfo &amp;Info : List) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2270' href='#L2270'><span>2270:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.6k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2271' href='#L2271'><pre>2271</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>    if (Info.PhysReg != PhysReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2271' href='#L2271'><span>2271:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.6k</span>, <span class='None'>False</span>: <span class='covered-line'>6.93k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2272' href='#L2272'><pre>2272</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>      Cost += Info.Freq;</pre></td></tr><tr><td class='line-number'><a name='L2273' href='#L2273'><pre>2273</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2274' href='#L2274'><pre>2274</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  return Cost;</pre></td></tr><tr><td class='line-number'><a name='L2275' href='#L2275'><pre>2275</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2276' href='#L2276'><pre>2276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2277' href='#L2277'><pre>2277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Using the register assigned to \p VirtReg, try to recolor</pre></td></tr><tr><td class='line-number'><a name='L2278' href='#L2278'><pre>2278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// all the live ranges that are copy-related with \p VirtReg.</pre></td></tr><tr><td class='line-number'><a name='L2279' href='#L2279'><pre>2279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The recoloring is then propagated to all the live-ranges that have</pre></td></tr><tr><td class='line-number'><a name='L2280' href='#L2280'><pre>2280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// been recolored and so on, until no more copies can be coalesced or</pre></td></tr><tr><td class='line-number'><a name='L2281' href='#L2281'><pre>2281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// it is not profitable.</pre></td></tr><tr><td class='line-number'><a name='L2282' href='#L2282'><pre>2282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// For a given live range, profitability is determined by the sum of the</pre></td></tr><tr><td class='line-number'><a name='L2283' href='#L2283'><pre>2283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// frequencies of the non-identity copies it would introduce with the old</pre></td></tr><tr><td class='line-number'><a name='L2284' href='#L2284'><pre>2284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// and new register.</pre></td></tr><tr><td class='line-number'><a name='L2285' href='#L2285'><pre>2285</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>void RAGreedy::tryHintRecoloring(const LiveInterval &amp;VirtReg) {</pre></td></tr><tr><td class='line-number'><a name='L2286' href='#L2286'><pre>2286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We have a broken hint, check if it is possible to fix it by</pre></td></tr><tr><td class='line-number'><a name='L2287' href='#L2287'><pre>2287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // reusing PhysReg for the copy-related live-ranges. Indeed, we evicted</pre></td></tr><tr><td class='line-number'><a name='L2288' href='#L2288'><pre>2288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // some register and PhysReg may be available for the other live-ranges.</pre></td></tr><tr><td class='line-number'><a name='L2289' href='#L2289'><pre>2289</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>  SmallSet&lt;Register, 4&gt; Visited;</pre></td></tr><tr><td class='line-number'><a name='L2290' href='#L2290'><pre>2290</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 2&gt; RecoloringCandidates;</pre></td></tr><tr><td class='line-number'><a name='L2291' href='#L2291'><pre>2291</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>  HintsInfo Info;</pre></td></tr><tr><td class='line-number'><a name='L2292' href='#L2292'><pre>2292</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>  Register Reg = VirtReg.reg();</pre></td></tr><tr><td class='line-number'><a name='L2293' href='#L2293'><pre>2293</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>  MCRegister PhysReg = VRM-&gt;getPhys(Reg);</pre></td></tr><tr><td class='line-number'><a name='L2294' href='#L2294'><pre>2294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Start the recoloring algorithm from the input live-interval, then</pre></td></tr><tr><td class='line-number'><a name='L2295' href='#L2295'><pre>2295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // it will propagate to the ones that are copy-related with it.</pre></td></tr><tr><td class='line-number'><a name='L2296' href='#L2296'><pre>2296</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>  Visited.insert(Reg);</pre></td></tr><tr><td class='line-number'><a name='L2297' href='#L2297'><pre>2297</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>  RecoloringCandidates.push_back(Reg);</pre></td></tr><tr><td class='line-number'><a name='L2298' href='#L2298'><pre>2298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2299' href='#L2299'><pre>2299</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Trying to reconcile hints for: &quot; &lt;&lt; printReg(Reg, TRI)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>78</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>20</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='None'>False</span>: <span class='covered-line'>115k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2300' href='#L2300'><pre>2300</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>                    &lt;&lt; &apos;(&apos; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &quot;)\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2301' href='#L2301'><pre>2301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2302' href='#L2302'><pre>2302</pre></a></td><td class='covered-line'><pre>249k</pre></td><td class='code'><pre>  do {</pre></td></tr><tr><td class='line-number'><a name='L2303' href='#L2303'><pre>2303</pre></a></td><td class='covered-line'><pre>249k</pre></td><td class='code'><pre>    Reg = RecoloringCandidates.pop_back_val();</pre></td></tr><tr><td class='line-number'><a name='L2304' href='#L2304'><pre>2304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2305' href='#L2305'><pre>2305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We cannot recolor physical register.</pre></td></tr><tr><td class='line-number'><a name='L2306' href='#L2306'><pre>2306</pre></a></td><td class='covered-line'><pre>249k</pre></td><td class='code'><pre>    if (Reg.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2306' href='#L2306'><span>2306:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95.1k</span>, <span class='None'>False</span>: <span class='covered-line'>154k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2307' href='#L2307'><pre>2307</pre></a></td><td class='covered-line'><pre>95.1k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2308' href='#L2308'><pre>2308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2309' href='#L2309'><pre>2309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This may be a skipped class</pre></td></tr><tr><td class='line-number'><a name='L2310' href='#L2310'><pre>2310</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>    if (!VRM-&gt;hasPhys(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2310' href='#L2310'><span>2310:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>154k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2311' href='#L2311'><pre>2311</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>      assert(!ShouldAllocateClass(*TRI, *MRI-&gt;getRegClass(Reg)) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2312' href='#L2312'><pre>2312</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>             &quot;We have an unallocated variable which should have been handled&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2313' href='#L2313'><pre>2313</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2314' href='#L2314'><pre>2314</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2315' href='#L2315'><pre>2315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2316' href='#L2316'><pre>2316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Get the live interval mapped with this virtual register to be able</pre></td></tr><tr><td class='line-number'><a name='L2317' href='#L2317'><pre>2317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to check for the interference with the new color.</pre></td></tr><tr><td class='line-number'><a name='L2318' href='#L2318'><pre>2318</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>    LiveInterval &amp;LI = LIS-&gt;getInterval(Reg);</pre></td></tr><tr><td class='line-number'><a name='L2319' href='#L2319'><pre>2319</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>    MCRegister CurrPhys = VRM-&gt;getPhys(Reg);</pre></td></tr><tr><td class='line-number'><a name='L2320' href='#L2320'><pre>2320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check that the new color matches the register class constraints and</pre></td></tr><tr><td class='line-number'><a name='L2321' href='#L2321'><pre>2321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // that it is free for this live range.</pre></td></tr><tr><td class='line-number'><a name='L2322' href='#L2322'><pre>2322</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>    if (CurrPhys != PhysReg &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>32.8k</span></div><div class='tooltip'>!MRI-&gt;getRegClass(Reg)-&gt;contains(PhysReg)<span class='tooltip-content'>32.8k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2322' href='#L2322'><span>2322:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.8k</span>, <span class='None'>False</span>: <span class='covered-line'>121k</span>]
  Branch (<span class='line-number'><a name='L2322' href='#L2322'><span>2322:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.05k</span>, <span class='None'>False</span>: <span class='covered-line'>30.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2323' href='#L2323'><pre>2323</pre></a></td><td class='covered-line'><pre>32.8k</pre></td><td class='code'><pre>                                <div class='tooltip'>Matrix-&gt;checkInterference(LI, PhysReg)<span class='tooltip-content'>30.7k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2323' href='#L2323'><span>2323:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.7k</span>, <span class='None'>False</span>: <span class='covered-line'>5.07k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2322'><span>2322:9</span></a></span>) to (<span class='line-number'><a href='#L2322'><span>2323:72</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2322:9)
     Condition C2 --> (2322:33)
     Condition C3 --> (2323:33)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2324' href='#L2324'><pre>2324</pre></a></td><td class='covered-line'><pre>27.7k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2325' href='#L2325'><pre>2325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2326' href='#L2326'><pre>2326</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; printReg(Reg, TRI) &lt;&lt; &apos;(&apos; &lt;&lt; printReg(CurrPhys, TRI)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>80</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>22</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>126k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2327' href='#L2327'><pre>2327</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>                      &lt;&lt; &quot;) is recolorable.\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2328' href='#L2328'><pre>2328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2329' href='#L2329'><pre>2329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Gather the hint info.</pre></td></tr><tr><td class='line-number'><a name='L2330' href='#L2330'><pre>2330</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>    Info.clear();</pre></td></tr><tr><td class='line-number'><a name='L2331' href='#L2331'><pre>2331</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>    collectHintInfo(Reg, Info);</pre></td></tr><tr><td class='line-number'><a name='L2332' href='#L2332'><pre>2332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check if recoloring the live-range will increase the cost of the</pre></td></tr><tr><td class='line-number'><a name='L2333' href='#L2333'><pre>2333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // non-identity copies.</pre></td></tr><tr><td class='line-number'><a name='L2334' href='#L2334'><pre>2334</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>    if (CurrPhys != PhysReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2334' href='#L2334'><span>2334:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.07k</span>, <span class='None'>False</span>: <span class='covered-line'>121k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2335' href='#L2335'><pre>2335</pre></a></td><td class='covered-line'><pre>5.07k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Checking profitability:\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>5.07k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>5.07k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>1</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>5.06k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>5.07k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2336' href='#L2336'><pre>2336</pre></a></td><td class='covered-line'><pre>5.07k</pre></td><td class='code'><pre>      BlockFrequency OldCopiesCost = getBrokenHintFreq(Info, CurrPhys);</pre></td></tr><tr><td class='line-number'><a name='L2337' href='#L2337'><pre>2337</pre></a></td><td class='covered-line'><pre>5.07k</pre></td><td class='code'><pre>      BlockFrequency NewCopiesCost = getBrokenHintFreq(Info, PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L2338' href='#L2338'><pre>2338</pre></a></td><td class='covered-line'><pre>5.07k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Old Cost: &quot; &lt;&lt; printBlockFreq(*MBFI, OldCopiesCost)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>5.07k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>5.07k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>1</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>5.06k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>5.07k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2339' href='#L2339'><pre>2339</pre></a></td><td class='covered-line'><pre>5.07k</pre></td><td class='code'><pre>                        &lt;&lt; &quot;\nNew Cost: &quot;</pre></td></tr><tr><td class='line-number'><a name='L2340' href='#L2340'><pre>2340</pre></a></td><td class='covered-line'><pre>5.07k</pre></td><td class='code'><pre>                        &lt;&lt; printBlockFreq(*MBFI, NewCopiesCost) &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L2341' href='#L2341'><pre>2341</pre></a></td><td class='covered-line'><pre>5.07k</pre></td><td class='code'><pre>      if (OldCopiesCost &lt; NewCopiesCost) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2341' href='#L2341'><span>2341:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>424</span>, <span class='None'>False</span>: <span class='covered-line'>4.64k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2342' href='#L2342'><pre>2342</pre></a></td><td class='covered-line'><pre>424</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;=&gt; Not profitable.\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>424</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>424</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>424</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>424</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2343' href='#L2343'><pre>2343</pre></a></td><td class='covered-line'><pre>424</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L2344' href='#L2344'><pre>2344</pre></a></td><td class='covered-line'><pre>424</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2345' href='#L2345'><pre>2345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // At this point, the cost is either cheaper or equal. If it is</pre></td></tr><tr><td class='line-number'><a name='L2346' href='#L2346'><pre>2346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // equal, we consider this is profitable because it may expose</pre></td></tr><tr><td class='line-number'><a name='L2347' href='#L2347'><pre>2347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // more recoloring opportunities.</pre></td></tr><tr><td class='line-number'><a name='L2348' href='#L2348'><pre>2348</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;=&gt; Profitable.\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>1</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>4.64k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2349' href='#L2349'><pre>2349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Recolor the live-range.</pre></td></tr><tr><td class='line-number'><a name='L2350' href='#L2350'><pre>2350</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>      Matrix-&gt;unassign(LI);</pre></td></tr><tr><td class='line-number'><a name='L2351' href='#L2351'><pre>2351</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>      Matrix-&gt;assign(LI, PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L2352' href='#L2352'><pre>2352</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2353' href='#L2353'><pre>2353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Push all copy-related live-ranges to keep reconciling the broken</pre></td></tr><tr><td class='line-number'><a name='L2354' href='#L2354'><pre>2354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // hints.</pre></td></tr><tr><td class='line-number'><a name='L2355' href='#L2355'><pre>2355</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>    <div class='tooltip'>for (const HintInfo &amp;HI : Info)<span class='tooltip-content'>126k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2355' href='#L2355'><span>2355:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>173k</span>, <span class='None'>False</span>: <span class='covered-line'>126k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2356' href='#L2356'><pre>2356</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>      if (Visited.insert(HI.Reg).second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2356' href='#L2356'><span>2356:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133k</span>, <span class='None'>False</span>: <span class='covered-line'>39.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2357' href='#L2357'><pre>2357</pre></a></td><td class='covered-line'><pre>133k</pre></td><td class='code'><pre>        RecoloringCandidates.push_back(HI.Reg);</pre></td></tr><tr><td class='line-number'><a name='L2358' href='#L2358'><pre>2358</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2359' href='#L2359'><pre>2359</pre></a></td><td class='covered-line'><pre>249k</pre></td><td class='code'><pre>  } while (!RecoloringCandidates.empty());</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2359' href='#L2359'><span>2359:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133k</span>, <span class='None'>False</span>: <span class='covered-line'>115k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2360' href='#L2360'><pre>2360</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2361' href='#L2361'><pre>2361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2362' href='#L2362'><pre>2362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Try to recolor broken hints.</pre></td></tr><tr><td class='line-number'><a name='L2363' href='#L2363'><pre>2363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Broken hints may be repaired by recoloring when an evicted variable</pre></td></tr><tr><td class='line-number'><a name='L2364' href='#L2364'><pre>2364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// freed up a register for a larger live-range.</pre></td></tr><tr><td class='line-number'><a name='L2365' href='#L2365'><pre>2365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Consider the following example:</pre></td></tr><tr><td class='line-number'><a name='L2366' href='#L2366'><pre>2366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB1:</pre></td></tr><tr><td class='line-number'><a name='L2367' href='#L2367'><pre>2367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   a =</pre></td></tr><tr><td class='line-number'><a name='L2368' href='#L2368'><pre>2368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   b =</pre></td></tr><tr><td class='line-number'><a name='L2369' href='#L2369'><pre>2369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB2:</pre></td></tr><tr><td class='line-number'><a name='L2370' href='#L2370'><pre>2370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   ...</pre></td></tr><tr><td class='line-number'><a name='L2371' href='#L2371'><pre>2371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   = b</pre></td></tr><tr><td class='line-number'><a name='L2372' href='#L2372'><pre>2372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   = a</pre></td></tr><tr><td class='line-number'><a name='L2373' href='#L2373'><pre>2373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Let us assume b gets split:</pre></td></tr><tr><td class='line-number'><a name='L2374' href='#L2374'><pre>2374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB1:</pre></td></tr><tr><td class='line-number'><a name='L2375' href='#L2375'><pre>2375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   a =</pre></td></tr><tr><td class='line-number'><a name='L2376' href='#L2376'><pre>2376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   b =</pre></td></tr><tr><td class='line-number'><a name='L2377' href='#L2377'><pre>2377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB2:</pre></td></tr><tr><td class='line-number'><a name='L2378' href='#L2378'><pre>2378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   c = b</pre></td></tr><tr><td class='line-number'><a name='L2379' href='#L2379'><pre>2379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   ...</pre></td></tr><tr><td class='line-number'><a name='L2380' href='#L2380'><pre>2380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   d = c</pre></td></tr><tr><td class='line-number'><a name='L2381' href='#L2381'><pre>2381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   = d</pre></td></tr><tr><td class='line-number'><a name='L2382' href='#L2382'><pre>2382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   = a</pre></td></tr><tr><td class='line-number'><a name='L2383' href='#L2383'><pre>2383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Because of how the allocation work, b, c, and d may be assigned different</pre></td></tr><tr><td class='line-number'><a name='L2384' href='#L2384'><pre>2384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// colors. Now, if a gets evicted later:</pre></td></tr><tr><td class='line-number'><a name='L2385' href='#L2385'><pre>2385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB1:</pre></td></tr><tr><td class='line-number'><a name='L2386' href='#L2386'><pre>2386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   a =</pre></td></tr><tr><td class='line-number'><a name='L2387' href='#L2387'><pre>2387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   st a, SpillSlot</pre></td></tr><tr><td class='line-number'><a name='L2388' href='#L2388'><pre>2388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   b =</pre></td></tr><tr><td class='line-number'><a name='L2389' href='#L2389'><pre>2389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB2:</pre></td></tr><tr><td class='line-number'><a name='L2390' href='#L2390'><pre>2390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   c = b</pre></td></tr><tr><td class='line-number'><a name='L2391' href='#L2391'><pre>2391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   ...</pre></td></tr><tr><td class='line-number'><a name='L2392' href='#L2392'><pre>2392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   d = c</pre></td></tr><tr><td class='line-number'><a name='L2393' href='#L2393'><pre>2393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   = d</pre></td></tr><tr><td class='line-number'><a name='L2394' href='#L2394'><pre>2394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   e = ld SpillSlot</pre></td></tr><tr><td class='line-number'><a name='L2395' href='#L2395'><pre>2395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   = e</pre></td></tr><tr><td class='line-number'><a name='L2396' href='#L2396'><pre>2396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This is likely that we can assign the same register for b, c, and d,</pre></td></tr><tr><td class='line-number'><a name='L2397' href='#L2397'><pre>2397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// getting rid of 2 copies.</pre></td></tr><tr><td class='line-number'><a name='L2398' href='#L2398'><pre>2398</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>void RAGreedy::tryHintsRecoloring() {</pre></td></tr><tr><td class='line-number'><a name='L2399' href='#L2399'><pre>2399</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  for (const LiveInterval *LI : SetOfBrokenHints) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2399' href='#L2399'><span>2399:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>139k</span>, <span class='None'>False</span>: <span class='covered-line'>768k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2400' href='#L2400'><pre>2400</pre></a></td><td class='covered-line'><pre>139k</pre></td><td class='code'><pre>    assert(LI-&gt;reg().isVirtual() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2401' href='#L2401'><pre>2401</pre></a></td><td class='covered-line'><pre>139k</pre></td><td class='code'><pre>           &quot;Recoloring is possible only for virtual registers&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2402' href='#L2402'><pre>2402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Some dead defs may be around (e.g., because of debug uses).</pre></td></tr><tr><td class='line-number'><a name='L2403' href='#L2403'><pre>2403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Ignore those.</pre></td></tr><tr><td class='line-number'><a name='L2404' href='#L2404'><pre>2404</pre></a></td><td class='covered-line'><pre>139k</pre></td><td class='code'><pre>    if (!VRM-&gt;hasPhys(LI-&gt;reg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2404' href='#L2404'><span>2404:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.7k</span>, <span class='None'>False</span>: <span class='covered-line'>115k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2405' href='#L2405'><pre>2405</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2406' href='#L2406'><pre>2406</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>    tryHintRecoloring(*LI);</pre></td></tr><tr><td class='line-number'><a name='L2407' href='#L2407'><pre>2407</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2408' href='#L2408'><pre>2408</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2409' href='#L2409'><pre>2409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2410' href='#L2410'><pre>2410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MCRegister RAGreedy::selectOrSplitImpl(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L2411' href='#L2411'><pre>2411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       SmallVectorImpl&lt;Register&gt; &amp;NewVRegs,</pre></td></tr><tr><td class='line-number'><a name='L2412' href='#L2412'><pre>2412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       SmallVirtRegSet &amp;FixedRegisters,</pre></td></tr><tr><td class='line-number'><a name='L2413' href='#L2413'><pre>2413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       RecoloringStack &amp;RecolorStack,</pre></td></tr><tr><td class='line-number'><a name='L2414' href='#L2414'><pre>2414</pre></a></td><td class='covered-line'><pre>5.42M</pre></td><td class='code'><pre>                                       unsigned Depth) {</pre></td></tr><tr><td class='line-number'><a name='L2415' href='#L2415'><pre>2415</pre></a></td><td class='covered-line'><pre>5.42M</pre></td><td class='code'><pre>  uint8_t CostPerUseLimit = uint8_t(~0u);</pre></td></tr><tr><td class='line-number'><a name='L2416' href='#L2416'><pre>2416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First try assigning a free register.</pre></td></tr><tr><td class='line-number'><a name='L2417' href='#L2417'><pre>2417</pre></a></td><td class='covered-line'><pre>5.42M</pre></td><td class='code'><pre>  auto Order =</pre></td></tr><tr><td class='line-number'><a name='L2418' href='#L2418'><pre>2418</pre></a></td><td class='covered-line'><pre>5.42M</pre></td><td class='code'><pre>      AllocationOrder::create(VirtReg.reg(), *VRM, RegClassInfo, Matrix);</pre></td></tr><tr><td class='line-number'><a name='L2419' href='#L2419'><pre>2419</pre></a></td><td class='covered-line'><pre>5.42M</pre></td><td class='code'><pre>  if (MCRegister PhysReg =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2419' href='#L2419'><span>2419:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.26M</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2420' href='#L2420'><pre>2420</pre></a></td><td class='covered-line'><pre>5.42M</pre></td><td class='code'><pre>          tryAssign(VirtReg, Order, NewVRegs, FixedRegisters)) {</pre></td></tr><tr><td class='line-number'><a name='L2421' href='#L2421'><pre>2421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // When NewVRegs is not empty, we may have made decisions such as evicting</pre></td></tr><tr><td class='line-number'><a name='L2422' href='#L2422'><pre>2422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // a virtual register, go with the earlier decisions and use the physical</pre></td></tr><tr><td class='line-number'><a name='L2423' href='#L2423'><pre>2423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // register.</pre></td></tr><tr><td class='line-number'><a name='L2424' href='#L2424'><pre>2424</pre></a></td><td class='covered-line'><pre>4.26M</pre></td><td class='code'><pre>    if (CSRCost.getFrequency() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2424' href='#L2424'><span>2424:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.31M</span>, <span class='None'>False</span>: <span class='covered-line'>2.94M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2425' href='#L2425'><pre>2425</pre></a></td><td class='covered-line'><pre>4.26M</pre></td><td class='code'><pre>        <div class='tooltip'>EvictAdvisor-&gt;isUnusedCalleeSavedReg(PhysReg)<span class='tooltip-content'>1.31M</span></div> &amp;&amp; <div class='tooltip'>NewVRegs.empty()<span class='tooltip-content'>95.4k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2425' href='#L2425'><span>2425:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95.4k</span>, <span class='None'>False</span>: <span class='covered-line'>1.22M</span>]
  Branch (<span class='line-number'><a name='L2425' href='#L2425'><span>2425:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95.4k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2424'><span>2424:9</span></a></span>) to (<span class='line-number'><a href='#L2424'><span>2425:74</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2424:9)
     Condition C2 --> (2425:9)
     Condition C3 --> (2425:58)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L2426' href='#L2426'><pre>2426</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>      MCRegister CSRReg = tryAssignCSRFirstTime(VirtReg, Order, PhysReg,</pre></td></tr><tr><td class='line-number'><a name='L2427' href='#L2427'><pre>2427</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>                                                CostPerUseLimit, NewVRegs);</pre></td></tr><tr><td class='line-number'><a name='L2428' href='#L2428'><pre>2428</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>      if (CSRReg || <div class='tooltip'>!NewVRegs.empty()<span class='tooltip-content'>332</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2428' href='#L2428'><span>2428:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95.0k</span>, <span class='None'>False</span>: <span class='covered-line'>332</span>]
  Branch (<span class='line-number'><a name='L2428' href='#L2428'><span>2428:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>313</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2428'><span>2428:11</span></a></span>) to (<span class='line-number'><a href='#L2428'><span>2428:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2428:11)
     Condition C2 --> (2428:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2429' href='#L2429'><pre>2429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Return now if we decide to use a CSR or create new vregs due to</pre></td></tr><tr><td class='line-number'><a name='L2430' href='#L2430'><pre>2430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // pre-splitting.</pre></td></tr><tr><td class='line-number'><a name='L2431' href='#L2431'><pre>2431</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>        return CSRReg;</pre></td></tr><tr><td class='line-number'><a name='L2432' href='#L2432'><pre>2432</pre></a></td><td class='covered-line'><pre>95.4k</pre></td><td class='code'><pre>    } else</pre></td></tr><tr><td class='line-number'><a name='L2433' href='#L2433'><pre>2433</pre></a></td><td class='covered-line'><pre>4.16M</pre></td><td class='code'><pre>      return PhysReg;</pre></td></tr><tr><td class='line-number'><a name='L2434' href='#L2434'><pre>2434</pre></a></td><td class='covered-line'><pre>4.26M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2435' href='#L2435'><pre>2435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Non emtpy NewVRegs means VirtReg has been split.</pre></td></tr><tr><td class='line-number'><a name='L2436' href='#L2436'><pre>2436</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (!NewVRegs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2436' href='#L2436'><span>2436:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.71k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2437' href='#L2437'><pre>2437</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L2438' href='#L2438'><pre>2438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2439' href='#L2439'><pre>2439</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  LiveRangeStage Stage = ExtraInfo-&gt;getStage(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L2440' href='#L2440'><pre>2440</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; StageName[Stage] &lt;&lt; &quot; Cascade &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>126</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>62</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2441' href='#L2441'><pre>2441</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>                    &lt;&lt; ExtraInfo-&gt;getCascade(VirtReg.reg()) &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L2442' href='#L2442'><pre>2442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2443' href='#L2443'><pre>2443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to evict a less worthy live range, but only for ranges from the primary</pre></td></tr><tr><td class='line-number'><a name='L2444' href='#L2444'><pre>2444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // queue. The RS_Split ranges already failed to do this, and they should not</pre></td></tr><tr><td class='line-number'><a name='L2445' href='#L2445'><pre>2445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // get a second chance until they have been split.</pre></td></tr><tr><td class='line-number'><a name='L2446' href='#L2446'><pre>2446</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (Stage != RS_Split)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2446' href='#L2446'><span>2446:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>880k</span>, <span class='None'>False</span>: <span class='covered-line'>284k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2447' href='#L2447'><pre>2447</pre></a></td><td class='covered-line'><pre>880k</pre></td><td class='code'><pre>    if (Register PhysReg =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2447' href='#L2447'><span>2447:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>456k</span>, <span class='None'>False</span>: <span class='covered-line'>423k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2448' href='#L2448'><pre>2448</pre></a></td><td class='covered-line'><pre>880k</pre></td><td class='code'><pre>            tryEvict(VirtReg, Order, NewVRegs, CostPerUseLimit,</pre></td></tr><tr><td class='line-number'><a name='L2449' href='#L2449'><pre>2449</pre></a></td><td class='covered-line'><pre>880k</pre></td><td class='code'><pre>                     FixedRegisters)) {</pre></td></tr><tr><td class='line-number'><a name='L2450' href='#L2450'><pre>2450</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>      Register Hint = MRI-&gt;getSimpleHint(VirtReg.reg());</pre></td></tr><tr><td class='line-number'><a name='L2451' href='#L2451'><pre>2451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If VirtReg has a hint and that hint is broken record this</pre></td></tr><tr><td class='line-number'><a name='L2452' href='#L2452'><pre>2452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // virtual register as a recoloring candidate for broken hint.</pre></td></tr><tr><td class='line-number'><a name='L2453' href='#L2453'><pre>2453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Indeed, since we evicted a variable in its neighborhood it is</pre></td></tr><tr><td class='line-number'><a name='L2454' href='#L2454'><pre>2454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // likely we can at least partially recolor some of the</pre></td></tr><tr><td class='line-number'><a name='L2455' href='#L2455'><pre>2455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // copy-related live-ranges.</pre></td></tr><tr><td class='line-number'><a name='L2456' href='#L2456'><pre>2456</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>      if (Hint &amp;&amp; <div class='tooltip'>Hint != PhysReg<span class='tooltip-content'>159k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2456' href='#L2456'><span>2456:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159k</span>, <span class='None'>False</span>: <span class='covered-line'>296k</span>]
  Branch (<span class='line-number'><a name='L2456' href='#L2456'><span>2456:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159k</span>, <span class='None'>False</span>: <span class='covered-line'>133</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2456'><span>2456:11</span></a></span>) to (<span class='line-number'><a href='#L2456'><span>2456:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2456:11)
     Condition C2 --> (2456:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2457' href='#L2457'><pre>2457</pre></a></td><td class='covered-line'><pre>159k</pre></td><td class='code'><pre>        SetOfBrokenHints.insert(&amp;VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L2458' href='#L2458'><pre>2458</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>      return PhysReg;</pre></td></tr><tr><td class='line-number'><a name='L2459' href='#L2459'><pre>2459</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2460' href='#L2460'><pre>2460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2461' href='#L2461'><pre>2461</pre></a></td><td class='covered-line'><pre>708k</pre></td><td class='code'><pre>  assert((NewVRegs.empty() || Depth) &amp;&amp; &quot;Cannot append to existing NewVRegs&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2462' href='#L2462'><pre>2462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2463' href='#L2463'><pre>2463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The first time we see a live range, don&apos;t try to split or spill.</pre></td></tr><tr><td class='line-number'><a name='L2464' href='#L2464'><pre>2464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Wait until the second time, when all smaller ranges have been allocated.</pre></td></tr><tr><td class='line-number'><a name='L2465' href='#L2465'><pre>2465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This gives a better picture of the interference to split around.</pre></td></tr><tr><td class='line-number'><a name='L2466' href='#L2466'><pre>2466</pre></a></td><td class='covered-line'><pre>708k</pre></td><td class='code'><pre>  if (Stage &lt; RS_Split) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2466' href='#L2466'><span>2466:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>173k</span>, <span class='None'>False</span>: <span class='covered-line'>534k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2467' href='#L2467'><pre>2467</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>    ExtraInfo-&gt;setStage(VirtReg, RS_Split);</pre></td></tr><tr><td class='line-number'><a name='L2468' href='#L2468'><pre>2468</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;wait for second round\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>39</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>18</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2469' href='#L2469'><pre>2469</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>    NewVRegs.push_back(VirtReg.reg());</pre></td></tr><tr><td class='line-number'><a name='L2470' href='#L2470'><pre>2470</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L2471' href='#L2471'><pre>2471</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2472' href='#L2472'><pre>2472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2473' href='#L2473'><pre>2473</pre></a></td><td class='covered-line'><pre>534k</pre></td><td class='code'><pre>  if (Stage &lt; RS_Spill) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2473' href='#L2473'><span>2473:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>286k</span>, <span class='None'>False</span>: <span class='covered-line'>247k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2474' href='#L2474'><pre>2474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try splitting VirtReg or interferences.</pre></td></tr><tr><td class='line-number'><a name='L2475' href='#L2475'><pre>2475</pre></a></td><td class='covered-line'><pre>286k</pre></td><td class='code'><pre>    unsigned NewVRegSizeBefore = NewVRegs.size();</pre></td></tr><tr><td class='line-number'><a name='L2476' href='#L2476'><pre>2476</pre></a></td><td class='covered-line'><pre>286k</pre></td><td class='code'><pre>    Register PhysReg = trySplit(VirtReg, Order, NewVRegs, FixedRegisters);</pre></td></tr><tr><td class='line-number'><a name='L2477' href='#L2477'><pre>2477</pre></a></td><td class='covered-line'><pre>286k</pre></td><td class='code'><pre>    if (PhysReg || (NewVRegs.size() - NewVRegSizeBefore))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2477' href='#L2477'><span>2477:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>286k</span>]
  Branch (<span class='line-number'><a name='L2477' href='#L2477'><span>2477:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88.6k</span>, <span class='None'>False</span>: <span class='covered-line'>198k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2477'><span>2477:9</span></a></span>) to (<span class='line-number'><a href='#L2477'><span>2477:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2477:9)
     Condition C2 --> (2477:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2478' href='#L2478'><pre>2478</pre></a></td><td class='covered-line'><pre>88.6k</pre></td><td class='code'><pre>      return PhysReg;</pre></td></tr><tr><td class='line-number'><a name='L2479' href='#L2479'><pre>2479</pre></a></td><td class='covered-line'><pre>286k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2480' href='#L2480'><pre>2480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2481' href='#L2481'><pre>2481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we couldn&apos;t allocate a register from spilling, there is probably some</pre></td></tr><tr><td class='line-number'><a name='L2482' href='#L2482'><pre>2482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // invalid inline assembly. The base class will report it.</pre></td></tr><tr><td class='line-number'><a name='L2483' href='#L2483'><pre>2483</pre></a></td><td class='covered-line'><pre>446k</pre></td><td class='code'><pre>  if (Stage &gt;= RS_Done || <div class='tooltip'>!VirtReg.isSpillable()<span class='tooltip-content'>206k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2483' href='#L2483'><span>2483:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>240k</span>, <span class='None'>False</span>: <span class='covered-line'>206k</span>]
  Branch (<span class='line-number'><a name='L2483' href='#L2483'><span>2483:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113k</span>, <span class='None'>False</span>: <span class='covered-line'>92.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2483'><span>2483:7</span></a></span>) to (<span class='line-number'><a href='#L2483'><span>2483:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2483:7)
     Condition C2 --> (2483:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2484' href='#L2484'><pre>2484</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>    return tryLastChanceRecoloring(VirtReg, Order, NewVRegs, FixedRegisters,</pre></td></tr><tr><td class='line-number'><a name='L2485' href='#L2485'><pre>2485</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>                                   RecolorStack, Depth);</pre></td></tr><tr><td class='line-number'><a name='L2486' href='#L2486'><pre>2486</pre></a></td><td class='covered-line'><pre>353k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2487' href='#L2487'><pre>2487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2488' href='#L2488'><pre>2488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Finally spill VirtReg itself.</pre></td></tr><tr><td class='line-number'><a name='L2489' href='#L2489'><pre>2489</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>  if ((EnableDeferredSpilling ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2489' href='#L2489'><span>2489:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>92.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2490' href='#L2490'><pre>2490</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>       TRI-&gt;shouldUseDeferredSpillingForVirtReg(*MF, VirtReg)) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2490' href='#L2490'><span>2490:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>92.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2491' href='#L2491'><pre>2491</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>      <div class='tooltip'><span class='red'>ExtraInfo-&gt;getStage(VirtReg) &lt; RS_Memory</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2491' href='#L2491'><span>2491:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2489'><span>2489:7</span></a></span>) to (<span class='line-number'><a href='#L2489'><span>2491:47</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2489:8)
     Condition C2 --> (2490:8)
     Condition C3 --> (2491:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2492' href='#L2492'><pre>2492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: This is experimental and in particular, we do not model</pre></td></tr><tr><td class='line-number'><a name='L2493' href='#L2493'><pre>2493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the live range splitting done by spilling correctly.</pre></td></tr><tr><td class='line-number'><a name='L2494' href='#L2494'><pre>2494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We would need a deep integration with the spiller to do the</pre></td></tr><tr><td class='line-number'><a name='L2495' href='#L2495'><pre>2495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // right thing here. Anyway, that is still good for early testing.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2496' href='#L2496'><pre>2496</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ExtraInfo-&gt;setStage(VirtReg, RS_Memory);</span></pre></td></tr><tr><td class='line-number'><a name='L2497' href='#L2497'><pre>2497</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;Do as if this register is in memory\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2498' href='#L2498'><pre>2498</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    NewVRegs.push_back(VirtReg.reg());</span></pre></td></tr><tr><td class='line-number'><a name='L2499' href='#L2499'><pre>2499</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre><span class='red'>  }</span> else {</pre></td></tr><tr><td class='line-number'><a name='L2500' href='#L2500'><pre>2500</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>    NamedRegionTimer T(&quot;spill&quot;, &quot;Spiller&quot;, TimerGroupName,</pre></td></tr><tr><td class='line-number'><a name='L2501' href='#L2501'><pre>2501</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>                       TimerGroupDescription, TimePassesIsEnabled);</pre></td></tr><tr><td class='line-number'><a name='L2502' href='#L2502'><pre>2502</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>    LiveRangeEdit LRE(&amp;VirtReg, NewVRegs, *MF, *LIS, VRM, this, &amp;DeadRemats);</pre></td></tr><tr><td class='line-number'><a name='L2503' href='#L2503'><pre>2503</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>    spiller().spill(LRE);</pre></td></tr><tr><td class='line-number'><a name='L2504' href='#L2504'><pre>2504</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>    ExtraInfo-&gt;setStage(NewVRegs.begin(), NewVRegs.end(), RS_Done);</pre></td></tr><tr><td class='line-number'><a name='L2505' href='#L2505'><pre>2505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2506' href='#L2506'><pre>2506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Tell LiveDebugVariables about the new ranges. Ranges not being covered by</pre></td></tr><tr><td class='line-number'><a name='L2507' href='#L2507'><pre>2507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the new regs are kept in LDV (still mapping to the old register), until</pre></td></tr><tr><td class='line-number'><a name='L2508' href='#L2508'><pre>2508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // we rewrite spilled locations in LDV at a later stage.</pre></td></tr><tr><td class='line-number'><a name='L2509' href='#L2509'><pre>2509</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>    DebugVars-&gt;splitRegister(VirtReg.reg(), LRE.regs(), *LIS);</pre></td></tr><tr><td class='line-number'><a name='L2510' href='#L2510'><pre>2510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2511' href='#L2511'><pre>2511</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>    if (VerifyEnabled)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2511' href='#L2511'><span>2511:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>374</span>, <span class='None'>False</span>: <span class='covered-line'>91.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2512' href='#L2512'><pre>2512</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>      MF-&gt;verify(this, &quot;After spilling&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2513' href='#L2513'><pre>2513</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2514' href='#L2514'><pre>2514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2515' href='#L2515'><pre>2515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The live virtual register requesting allocation was spilled, so tell</pre></td></tr><tr><td class='line-number'><a name='L2516' href='#L2516'><pre>2516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the caller not to allocate anything during this round.</pre></td></tr><tr><td class='line-number'><a name='L2517' href='#L2517'><pre>2517</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L2518' href='#L2518'><pre>2518</pre></a></td><td class='covered-line'><pre>446k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2519' href='#L2519'><pre>2519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2520' href='#L2520'><pre>2520</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>void RAGreedy::RAGreedyStats::report(MachineOptimizationRemarkMissed &amp;R) {</pre></td></tr><tr><td class='line-number'><a name='L2521' href='#L2521'><pre>2521</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  using namespace ore;</pre></td></tr><tr><td class='line-number'><a name='L2522' href='#L2522'><pre>2522</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  if (Spills) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2522' href='#L2522'><span>2522:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2523' href='#L2523'><pre>2523</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    R &lt;&lt; NV(&quot;NumSpills&quot;, Spills) &lt;&lt; &quot; spills &quot;;</pre></td></tr><tr><td class='line-number'><a name='L2524' href='#L2524'><pre>2524</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    R &lt;&lt; NV(&quot;TotalSpillsCost&quot;, SpillsCost) &lt;&lt; &quot; total spills cost &quot;;</pre></td></tr><tr><td class='line-number'><a name='L2525' href='#L2525'><pre>2525</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2526' href='#L2526'><pre>2526</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  if (FoldedSpills) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2526' href='#L2526'><span>2526:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2527' href='#L2527'><pre>2527</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    R &lt;&lt; NV(&quot;NumFoldedSpills&quot;, FoldedSpills) &lt;&lt; &quot; folded spills &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L2528' href='#L2528'><pre>2528</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    R &lt;&lt; NV(&quot;TotalFoldedSpillsCost&quot;, FoldedSpillsCost)</span></pre></td></tr><tr><td class='line-number'><a name='L2529' href='#L2529'><pre>2529</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      &lt;&lt; &quot; total folded spills cost &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L2530' href='#L2530'><pre>2530</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2531' href='#L2531'><pre>2531</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  if (Reloads) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2531' href='#L2531'><span>2531:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2532' href='#L2532'><pre>2532</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    R &lt;&lt; NV(&quot;NumReloads&quot;, Reloads) &lt;&lt; &quot; reloads &quot;;</pre></td></tr><tr><td class='line-number'><a name='L2533' href='#L2533'><pre>2533</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    R &lt;&lt; NV(&quot;TotalReloadsCost&quot;, ReloadsCost) &lt;&lt; &quot; total reloads cost &quot;;</pre></td></tr><tr><td class='line-number'><a name='L2534' href='#L2534'><pre>2534</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2535' href='#L2535'><pre>2535</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  if (FoldedReloads) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2535' href='#L2535'><span>2535:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2536' href='#L2536'><pre>2536</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    R &lt;&lt; NV(&quot;NumFoldedReloads&quot;, FoldedReloads) &lt;&lt; &quot; folded reloads &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L2537' href='#L2537'><pre>2537</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    R &lt;&lt; NV(&quot;TotalFoldedReloadsCost&quot;, FoldedReloadsCost)</span></pre></td></tr><tr><td class='line-number'><a name='L2538' href='#L2538'><pre>2538</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      &lt;&lt; &quot; total folded reloads cost &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L2539' href='#L2539'><pre>2539</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2540' href='#L2540'><pre>2540</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  if (ZeroCostFoldedReloads)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2540' href='#L2540'><span>2540:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2541' href='#L2541'><pre>2541</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    R &lt;&lt; NV(&quot;NumZeroCostFoldedReloads&quot;, ZeroCostFoldedReloads)</pre></td></tr><tr><td class='line-number'><a name='L2542' href='#L2542'><pre>2542</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      &lt;&lt; &quot; zero cost folded reloads &quot;;</pre></td></tr><tr><td class='line-number'><a name='L2543' href='#L2543'><pre>2543</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  if (Copies) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2543' href='#L2543'><span>2543:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2544' href='#L2544'><pre>2544</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    R &lt;&lt; NV(&quot;NumVRCopies&quot;, Copies) &lt;&lt; &quot; virtual registers copies &quot;;</pre></td></tr><tr><td class='line-number'><a name='L2545' href='#L2545'><pre>2545</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    R &lt;&lt; NV(&quot;TotalCopiesCost&quot;, CopiesCost) &lt;&lt; &quot; total copies cost &quot;;</pre></td></tr><tr><td class='line-number'><a name='L2546' href='#L2546'><pre>2546</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2547' href='#L2547'><pre>2547</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2548' href='#L2548'><pre>2548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2549' href='#L2549'><pre>2549</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>RAGreedy::RAGreedyStats RAGreedy::computeStats(MachineBasicBlock &amp;MBB) {</pre></td></tr><tr><td class='line-number'><a name='L2550' href='#L2550'><pre>2550</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  RAGreedyStats Stats;</pre></td></tr><tr><td class='line-number'><a name='L2551' href='#L2551'><pre>2551</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MF-&gt;getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L2552' href='#L2552'><pre>2552</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  int FI;</pre></td></tr><tr><td class='line-number'><a name='L2553' href='#L2553'><pre>2553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2554' href='#L2554'><pre>2554</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  auto isSpillSlotAccess = [&amp;MFI](const MachineMemOperand *A) {</pre></td></tr><tr><td class='line-number'><a name='L2555' href='#L2555'><pre>2555</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    return MFI.isSpillSlotObjectIndex(cast&lt;FixedStackPseudoSourceValue&gt;(</pre></td></tr><tr><td class='line-number'><a name='L2556' href='#L2556'><pre>2556</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        A-&gt;getPseudoValue())-&gt;getFrameIndex());</pre></td></tr><tr><td class='line-number'><a name='L2557' href='#L2557'><pre>2557</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L2558' href='#L2558'><pre>2558</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  auto isPatchpointInstr = [](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L2559' href='#L2559'><pre>2559</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return MI.getOpcode() == TargetOpcode::PATCHPOINT ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2559' href='#L2559'><span>2559:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2560' href='#L2560'><pre>2560</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>           MI.getOpcode() == TargetOpcode::STACKMAP ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2560' href='#L2560'><span>2560:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2561' href='#L2561'><pre>2561</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>           MI.getOpcode() == TargetOpcode::STATEPOINT;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2561' href='#L2561'><span>2561:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2559'><span>2559:12</span></a></span>) to (<span class='line-number'><a href='#L2559'><span>2561:54</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2559:12)
     Condition C2 --> (2560:12)
     Condition C3 --> (2561:12)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2562' href='#L2562'><pre>2562</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L2563' href='#L2563'><pre>2563</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : MBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2563' href='#L2563'><span>2563:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.05k</span>, <span class='None'>False</span>: <span class='covered-line'>312</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2564' href='#L2564'><pre>2564</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>    auto DestSrc = TII-&gt;isCopyInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L2565' href='#L2565'><pre>2565</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>    if (DestSrc) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2565' href='#L2565'><span>2565:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>510</span>, <span class='None'>False</span>: <span class='covered-line'>1.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2566' href='#L2566'><pre>2566</pre></a></td><td class='covered-line'><pre>510</pre></td><td class='code'><pre>      const MachineOperand &amp;Dest = *DestSrc-&gt;Destination;</pre></td></tr><tr><td class='line-number'><a name='L2567' href='#L2567'><pre>2567</pre></a></td><td class='covered-line'><pre>510</pre></td><td class='code'><pre>      const MachineOperand &amp;Src = *DestSrc-&gt;Source;</pre></td></tr><tr><td class='line-number'><a name='L2568' href='#L2568'><pre>2568</pre></a></td><td class='covered-line'><pre>510</pre></td><td class='code'><pre>      Register SrcReg = Src.getReg();</pre></td></tr><tr><td class='line-number'><a name='L2569' href='#L2569'><pre>2569</pre></a></td><td class='covered-line'><pre>510</pre></td><td class='code'><pre>      Register DestReg = Dest.getReg();</pre></td></tr><tr><td class='line-number'><a name='L2570' href='#L2570'><pre>2570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Only count `COPY`s with a virtual register as source or destination.</pre></td></tr><tr><td class='line-number'><a name='L2571' href='#L2571'><pre>2571</pre></a></td><td class='covered-line'><pre>510</pre></td><td class='code'><pre>      if (SrcReg.isVirtual() || <div class='tooltip'>DestReg.isVirtual()<span class='tooltip-content'>268</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2571' href='#L2571'><span>2571:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>242</span>, <span class='None'>False</span>: <span class='covered-line'>268</span>]
  Branch (<span class='line-number'><a name='L2571' href='#L2571'><span>2571:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>264</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2571'><span>2571:11</span></a></span>) to (<span class='line-number'><a href='#L2571'><span>2571:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2571:11)
     Condition C2 --> (2571:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2572' href='#L2572'><pre>2572</pre></a></td><td class='covered-line'><pre>506</pre></td><td class='code'><pre>        if (SrcReg.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2572' href='#L2572'><span>2572:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>242</span>, <span class='None'>False</span>: <span class='covered-line'>264</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2573' href='#L2573'><pre>2573</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>          SrcReg = VRM-&gt;getPhys(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L2574' href='#L2574'><pre>2574</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>          if (SrcReg &amp;&amp; <div class='tooltip'>Src.getSubReg()<span class='tooltip-content'>238</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2574' href='#L2574'><span>2574:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>238</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L2574' href='#L2574'><span>2574:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>237</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2574'><span>2574:15</span></a></span>) to (<span class='line-number'><a href='#L2574'><span>2574:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2574:15)
     Condition C2 --> (2574:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2575' href='#L2575'><pre>2575</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>            SrcReg = TRI-&gt;getSubReg(SrcReg, Src.getSubReg());</pre></td></tr><tr><td class='line-number'><a name='L2576' href='#L2576'><pre>2576</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2577' href='#L2577'><pre>2577</pre></a></td><td class='covered-line'><pre>506</pre></td><td class='code'><pre>        if (DestReg.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2577' href='#L2577'><span>2577:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>306</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2578' href='#L2578'><pre>2578</pre></a></td><td class='covered-line'><pre>306</pre></td><td class='code'><pre>          DestReg = VRM-&gt;getPhys(DestReg);</pre></td></tr><tr><td class='line-number'><a name='L2579' href='#L2579'><pre>2579</pre></a></td><td class='covered-line'><pre>306</pre></td><td class='code'><pre>          if (DestReg &amp;&amp; <div class='tooltip'>Dest.getSubReg()<span class='tooltip-content'>297</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2579' href='#L2579'><span>2579:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L2579' href='#L2579'><span>2579:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>296</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2579'><span>2579:15</span></a></span>) to (<span class='line-number'><a href='#L2579'><span>2579:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2579:15)
     Condition C2 --> (2579:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2580' href='#L2580'><pre>2580</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>            DestReg = TRI-&gt;getSubReg(DestReg, Dest.getSubReg());</pre></td></tr><tr><td class='line-number'><a name='L2581' href='#L2581'><pre>2581</pre></a></td><td class='covered-line'><pre>306</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2582' href='#L2582'><pre>2582</pre></a></td><td class='covered-line'><pre>506</pre></td><td class='code'><pre>        if (SrcReg != DestReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2582' href='#L2582'><span>2582:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>239</span>, <span class='None'>False</span>: <span class='covered-line'>267</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2583' href='#L2583'><pre>2583</pre></a></td><td class='covered-line'><pre>239</pre></td><td class='code'><pre>          ++Stats.Copies;</pre></td></tr><tr><td class='line-number'><a name='L2584' href='#L2584'><pre>2584</pre></a></td><td class='covered-line'><pre>506</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2585' href='#L2585'><pre>2585</pre></a></td><td class='covered-line'><pre>510</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2586' href='#L2586'><pre>2586</pre></a></td><td class='covered-line'><pre>510</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2587' href='#L2587'><pre>2587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2588' href='#L2588'><pre>2588</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>    SmallVector&lt;const MachineMemOperand *, 2&gt; Accesses;</pre></td></tr><tr><td class='line-number'><a name='L2589' href='#L2589'><pre>2589</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>    if (TII-&gt;isLoadFromStackSlot(MI, FI) &amp;&amp; <div class='tooltip'>MFI.isSpillSlotObjectIndex(FI)<span class='tooltip-content'>41</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2589' href='#L2589'><span>2589:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>1.51k</span>]
  Branch (<span class='line-number'><a name='L2589' href='#L2589'><span>2589:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>1.50k</span>]
  Branch (<span class='line-number'><a name='L2589' href='#L2589'><span>2589:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2589'><span>2589:9</span></a></span>) to (<span class='line-number'><a href='#L2589'><span>2589:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2589:9)
     Condition C2 --> (2589:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2590' href='#L2590'><pre>2590</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      ++Stats.Reloads;</pre></td></tr><tr><td class='line-number'><a name='L2591' href='#L2591'><pre>2591</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2592' href='#L2592'><pre>2592</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2593' href='#L2593'><pre>2593</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>    if (TII-&gt;isStoreToStackSlot(MI, FI) &amp;&amp; <div class='tooltip'>MFI.isSpillSlotObjectIndex(FI)<span class='tooltip-content'>81</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2593' href='#L2593'><span>2593:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>1.47k</span>]
  Branch (<span class='line-number'><a name='L2593' href='#L2593'><span>2593:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
  Branch (<span class='line-number'><a name='L2593' href='#L2593'><span>2593:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2593'><span>2593:9</span></a></span>) to (<span class='line-number'><a href='#L2593'><span>2593:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2593:9)
     Condition C2 --> (2593:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2594' href='#L2594'><pre>2594</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>      ++Stats.Spills;</pre></td></tr><tr><td class='line-number'><a name='L2595' href='#L2595'><pre>2595</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2596' href='#L2596'><pre>2596</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2597' href='#L2597'><pre>2597</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    if (TII-&gt;hasLoadFromStackSlot(MI, Accesses) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2597' href='#L2597'><span>2597:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>1.45k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2598' href='#L2598'><pre>2598</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>        <div class='tooltip'>llvm::any_of(Accesses, isSpillSlotAccess)<span class='tooltip-content'>22</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2598' href='#L2598'><span>2598:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2597'><span>2597:9</span></a></span>) to (<span class='line-number'><a href='#L2597'><span>2598:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2597:9)
     Condition C2 --> (2598:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2599' href='#L2599'><pre>2599</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      if (!isPatchpointInstr(MI)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2599' href='#L2599'><span>2599:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2600' href='#L2600'><pre>2600</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        Stats.FoldedReloads += Accesses.size();</span></pre></td></tr><tr><td class='line-number'><a name='L2601' href='#L2601'><pre>2601</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        continue;</span></pre></td></tr><tr><td class='line-number'><a name='L2602' href='#L2602'><pre>2602</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2603' href='#L2603'><pre>2603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // For statepoint there may be folded and zero cost folded stack reloads.</pre></td></tr><tr><td class='line-number'><a name='L2604' href='#L2604'><pre>2604</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      std::pair&lt;unsigned, unsigned&gt; NonZeroCostRange =</pre></td></tr><tr><td class='line-number'><a name='L2605' href='#L2605'><pre>2605</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          TII-&gt;getPatchpointUnfoldableRange(MI);</pre></td></tr><tr><td class='line-number'><a name='L2606' href='#L2606'><pre>2606</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      SmallSet&lt;unsigned, 16&gt; FoldedReloads;</pre></td></tr><tr><td class='line-number'><a name='L2607' href='#L2607'><pre>2607</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      SmallSet&lt;unsigned, 16&gt; ZeroCostFoldedReloads;</pre></td></tr><tr><td class='line-number'><a name='L2608' href='#L2608'><pre>2608</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>      for (unsigned Idx = 0, E = MI.getNumOperands(); Idx &lt; E; <div class='tooltip'>++Idx<span class='tooltip-content'>685</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2608' href='#L2608'><span>2608:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>685</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2609' href='#L2609'><pre>2609</pre></a></td><td class='covered-line'><pre>685</pre></td><td class='code'><pre>        MachineOperand &amp;MO = MI.getOperand(Idx);</pre></td></tr><tr><td class='line-number'><a name='L2610' href='#L2610'><pre>2610</pre></a></td><td class='covered-line'><pre>685</pre></td><td class='code'><pre>        if (!MO.isFI() || <div class='tooltip'>!MFI.isSpillSlotObjectIndex(MO.getIndex())<span class='tooltip-content'>27</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2610' href='#L2610'><span>2610:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>658</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
  Branch (<span class='line-number'><a name='L2610' href='#L2610'><span>2610:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2610'><span>2610:13</span></a></span>) to (<span class='line-number'><a href='#L2610'><span>2610:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2610:13)
     Condition C2 --> (2610:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2611' href='#L2611'><pre>2611</pre></a></td><td class='covered-line'><pre>665</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L2612' href='#L2612'><pre>2612</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        if (Idx &gt;= NonZeroCostRange.first &amp;&amp; Idx &lt; NonZeroCostRange.second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2612' href='#L2612'><span>2612:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2612' href='#L2612'><span>2612:46</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2612'><span>2612:13</span></a></span>) to (<span class='line-number'><a href='#L2612'><span>2612:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2612:13)
     Condition C2 --> (2612:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2613' href='#L2613'><pre>2613</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>FoldedReloads.insert(MO.getIndex())</span>;</pre></td></tr><tr><td class='line-number'><a name='L2614' href='#L2614'><pre>2614</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L2615' href='#L2615'><pre>2615</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>          ZeroCostFoldedReloads.insert(MO.getIndex());</pre></td></tr><tr><td class='line-number'><a name='L2616' href='#L2616'><pre>2616</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2617' href='#L2617'><pre>2617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If stack slot is used in folded reload it is not zero cost then.</pre></td></tr><tr><td class='line-number'><a name='L2618' href='#L2618'><pre>2618</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      for (unsigned Slot : FoldedReloads)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2618' href='#L2618'><span>2618:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2619' href='#L2619'><pre>2619</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>ZeroCostFoldedReloads.erase(Slot)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2620' href='#L2620'><pre>2620</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      Stats.FoldedReloads += FoldedReloads.size();</pre></td></tr><tr><td class='line-number'><a name='L2621' href='#L2621'><pre>2621</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      Stats.ZeroCostFoldedReloads += ZeroCostFoldedReloads.size();</pre></td></tr><tr><td class='line-number'><a name='L2622' href='#L2622'><pre>2622</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2623' href='#L2623'><pre>2623</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2624' href='#L2624'><pre>2624</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    Accesses.clear();</pre></td></tr><tr><td class='line-number'><a name='L2625' href='#L2625'><pre>2625</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    if (TII-&gt;hasStoreToStackSlot(MI, Accesses) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2625' href='#L2625'><span>2625:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2626' href='#L2626'><pre>2626</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>        <div class='tooltip'>llvm::any_of(Accesses, isSpillSlotAccess)<span class='tooltip-content'>10</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2626' href='#L2626'><span>2626:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2625'><span>2625:9</span></a></span>) to (<span class='line-number'><a href='#L2625'><span>2626:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2625:9)
     Condition C2 --> (2626:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2627' href='#L2627'><pre>2627</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Stats.FoldedSpills += Accesses.size();</span></pre></td></tr><tr><td class='line-number'><a name='L2628' href='#L2628'><pre>2628</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2629' href='#L2629'><pre>2629</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2630' href='#L2630'><pre>2630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set cost of collected statistic by multiplication to relative frequency of</pre></td></tr><tr><td class='line-number'><a name='L2631' href='#L2631'><pre>2631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this basic block.</pre></td></tr><tr><td class='line-number'><a name='L2632' href='#L2632'><pre>2632</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  float RelFreq = MBFI-&gt;getBlockFreqRelativeToEntryBlock(&amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L2633' href='#L2633'><pre>2633</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  Stats.ReloadsCost = RelFreq * Stats.Reloads;</pre></td></tr><tr><td class='line-number'><a name='L2634' href='#L2634'><pre>2634</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  Stats.FoldedReloadsCost = RelFreq * Stats.FoldedReloads;</pre></td></tr><tr><td class='line-number'><a name='L2635' href='#L2635'><pre>2635</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  Stats.SpillsCost = RelFreq * Stats.Spills;</pre></td></tr><tr><td class='line-number'><a name='L2636' href='#L2636'><pre>2636</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  Stats.FoldedSpillsCost = RelFreq * Stats.FoldedSpills;</pre></td></tr><tr><td class='line-number'><a name='L2637' href='#L2637'><pre>2637</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  Stats.CopiesCost = RelFreq * Stats.Copies;</pre></td></tr><tr><td class='line-number'><a name='L2638' href='#L2638'><pre>2638</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  return Stats;</pre></td></tr><tr><td class='line-number'><a name='L2639' href='#L2639'><pre>2639</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2640' href='#L2640'><pre>2640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2641' href='#L2641'><pre>2641</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>RAGreedy::RAGreedyStats RAGreedy::reportStats(MachineLoop *L) {</pre></td></tr><tr><td class='line-number'><a name='L2642' href='#L2642'><pre>2642</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  RAGreedyStats Stats;</pre></td></tr><tr><td class='line-number'><a name='L2643' href='#L2643'><pre>2643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2644' href='#L2644'><pre>2644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Sum up the spill and reloads in subloops.</pre></td></tr><tr><td class='line-number'><a name='L2645' href='#L2645'><pre>2645</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  for (MachineLoop *SubLoop : *L)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2645' href='#L2645'><span>2645:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2646' href='#L2646'><pre>2646</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Stats.add(reportStats(SubLoop));</pre></td></tr><tr><td class='line-number'><a name='L2647' href='#L2647'><pre>2647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2648' href='#L2648'><pre>2648</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  for (MachineBasicBlock *MBB : L-&gt;getBlocks())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2648' href='#L2648'><span>2648:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2649' href='#L2649'><pre>2649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Handle blocks that were not included in subloops.</pre></td></tr><tr><td class='line-number'><a name='L2650' href='#L2650'><pre>2650</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    if (Loops-&gt;getLoopFor(MBB) == L)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2650' href='#L2650'><span>2650:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2651' href='#L2651'><pre>2651</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      Stats.add(computeStats(*MBB));</pre></td></tr><tr><td class='line-number'><a name='L2652' href='#L2652'><pre>2652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2653' href='#L2653'><pre>2653</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  if (!Stats.isEmpty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2653' href='#L2653'><span>2653:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2654' href='#L2654'><pre>2654</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    using namespace ore;</pre></td></tr><tr><td class='line-number'><a name='L2655' href='#L2655'><pre>2655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2656' href='#L2656'><pre>2656</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    ORE-&gt;emit([&amp;]() {</pre></td></tr><tr><td class='line-number'><a name='L2657' href='#L2657'><pre>2657</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      MachineOptimizationRemarkMissed R(<span class='cyan'>DEBUG_TYPE</span>, &quot;LoopSpillReloadCopies&quot;,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>#define DEBUG_TYPE &quot;regalloc&quot;</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2658' href='#L2658'><pre>2658</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>                                        L-&gt;getStartLoc(), L-&gt;getHeader());</pre></td></tr><tr><td class='line-number'><a name='L2659' href='#L2659'><pre>2659</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      Stats.report(R);</pre></td></tr><tr><td class='line-number'><a name='L2660' href='#L2660'><pre>2660</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      R &lt;&lt; &quot;generated in loop&quot;;</pre></td></tr><tr><td class='line-number'><a name='L2661' href='#L2661'><pre>2661</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      return R;</pre></td></tr><tr><td class='line-number'><a name='L2662' href='#L2662'><pre>2662</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    });</pre></td></tr><tr><td class='line-number'><a name='L2663' href='#L2663'><pre>2663</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2664' href='#L2664'><pre>2664</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  return Stats;</pre></td></tr><tr><td class='line-number'><a name='L2665' href='#L2665'><pre>2665</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2666' href='#L2666'><pre>2666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2667' href='#L2667'><pre>2667</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>void RAGreedy::reportStats() {</pre></td></tr><tr><td class='line-number'><a name='L2668' href='#L2668'><pre>2668</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  if (!ORE-&gt;allowExtraAnalysis(<span class='cyan'>DEBUG_TYPE</span>))</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>#define DEBUG_TYPE &quot;regalloc&quot;</pre></td></tr></table></div></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2668' href='#L2668'><span>2668:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>768k</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2669' href='#L2669'><pre>2669</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2670' href='#L2670'><pre>2670</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>  RAGreedyStats Stats;</pre></td></tr><tr><td class='line-number'><a name='L2671' href='#L2671'><pre>2671</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>  for (MachineLoop *L : *Loops)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2671' href='#L2671'><span>2671:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2672' href='#L2672'><pre>2672</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    Stats.add(reportStats(L));</pre></td></tr><tr><td class='line-number'><a name='L2673' href='#L2673'><pre>2673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Process non-loop blocks.</pre></td></tr><tr><td class='line-number'><a name='L2674' href='#L2674'><pre>2674</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBB : *MF)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2674' href='#L2674'><span>2674:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>312</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2675' href='#L2675'><pre>2675</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>    if (!Loops-&gt;getLoopFor(&amp;MBB))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2675' href='#L2675'><span>2675:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>264</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2676' href='#L2676'><pre>2676</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>      Stats.add(computeStats(MBB));</pre></td></tr><tr><td class='line-number'><a name='L2677' href='#L2677'><pre>2677</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>  if (!Stats.isEmpty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2677' href='#L2677'><span>2677:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>74</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2678' href='#L2678'><pre>2678</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    using namespace ore;</pre></td></tr><tr><td class='line-number'><a name='L2679' href='#L2679'><pre>2679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2680' href='#L2680'><pre>2680</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    ORE-&gt;emit([&amp;]() {</pre></td></tr><tr><td class='line-number'><a name='L2681' href='#L2681'><pre>2681</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      DebugLoc Loc;</pre></td></tr><tr><td class='line-number'><a name='L2682' href='#L2682'><pre>2682</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      if (auto *SP = MF-&gt;getFunction().getSubprogram())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2682' href='#L2682'><span>2682:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2683' href='#L2683'><pre>2683</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        Loc = DILocation::get(SP-&gt;getContext(), SP-&gt;getLine(), 1, SP);</pre></td></tr><tr><td class='line-number'><a name='L2684' href='#L2684'><pre>2684</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      MachineOptimizationRemarkMissed R(<span class='cyan'>DEBUG_TYPE</span>, &quot;SpillReloadCopies&quot;, Loc,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>#define DEBUG_TYPE &quot;regalloc&quot;</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2685' href='#L2685'><pre>2685</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>                                        &amp;MF-&gt;front());</pre></td></tr><tr><td class='line-number'><a name='L2686' href='#L2686'><pre>2686</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      Stats.report(R);</pre></td></tr><tr><td class='line-number'><a name='L2687' href='#L2687'><pre>2687</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      R &lt;&lt; &quot;generated in function&quot;;</pre></td></tr><tr><td class='line-number'><a name='L2688' href='#L2688'><pre>2688</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      return R;</pre></td></tr><tr><td class='line-number'><a name='L2689' href='#L2689'><pre>2689</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    });</pre></td></tr><tr><td class='line-number'><a name='L2690' href='#L2690'><pre>2690</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2691' href='#L2691'><pre>2691</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2692' href='#L2692'><pre>2692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2693' href='#L2693'><pre>2693</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>bool RAGreedy::hasVirtRegAlloc() {</pre></td></tr><tr><td class='line-number'><a name='L2694' href='#L2694'><pre>2694</pre></a></td><td class='covered-line'><pre>5.16M</pre></td><td class='code'><pre>  for (unsigned I = 0, E = MRI-&gt;getNumVirtRegs(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>4.14M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2694' href='#L2694'><span>2694:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.91M</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2695' href='#L2695'><pre>2695</pre></a></td><td class='covered-line'><pre>4.91M</pre></td><td class='code'><pre>    Register Reg = Register::index2VirtReg(I);</pre></td></tr><tr><td class='line-number'><a name='L2696' href='#L2696'><pre>2696</pre></a></td><td class='covered-line'><pre>4.91M</pre></td><td class='code'><pre>    if (MRI-&gt;reg_nodbg_empty(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2696' href='#L2696'><span>2696:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.46M</span>, <span class='None'>False</span>: <span class='covered-line'>2.44M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2697' href='#L2697'><pre>2697</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2698' href='#L2698'><pre>2698</pre></a></td><td class='covered-line'><pre>2.44M</pre></td><td class='code'><pre>    const TargetRegisterClass *RC = MRI-&gt;getRegClass(Reg);</pre></td></tr><tr><td class='line-number'><a name='L2699' href='#L2699'><pre>2699</pre></a></td><td class='covered-line'><pre>2.44M</pre></td><td class='code'><pre>    if (!RC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2699' href='#L2699'><span>2699:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.44M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2700' href='#L2700'><pre>2700</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L2701' href='#L2701'><pre>2701</pre></a></td><td class='covered-line'><pre>2.44M</pre></td><td class='code'><pre>    if (ShouldAllocateClass(*TRI, *RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2701' href='#L2701'><span>2701:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>768k</span>, <span class='None'>False</span>: <span class='covered-line'>1.67M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2702' href='#L2702'><pre>2702</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L2703' href='#L2703'><pre>2703</pre></a></td><td class='covered-line'><pre>2.44M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2704' href='#L2704'><pre>2704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2705' href='#L2705'><pre>2705</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L2706' href='#L2706'><pre>2706</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2707' href='#L2707'><pre>2707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2708' href='#L2708'><pre>2708</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>bool RAGreedy::runOnMachineFunction(MachineFunction &amp;mf) {</pre></td></tr><tr><td class='line-number'><a name='L2709' href='#L2709'><pre>2709</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;********** GREEDY REGISTER ALLOCATION **********\n&quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>746</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>105</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>746</span>, <span class='None'>False</span>: <span class='covered-line'>1.02M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105</span>, <span class='None'>False</span>: <span class='covered-line'>641</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2710' href='#L2710'><pre>2710</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>                    &lt;&lt; &quot;********** Function: &quot; &lt;&lt; mf.getName() &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L2711' href='#L2711'><pre>2711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2712' href='#L2712'><pre>2712</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>  MF = &amp;mf;</pre></td></tr><tr><td class='line-number'><a name='L2713' href='#L2713'><pre>2713</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>  TII = MF-&gt;getSubtarget().getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L2714' href='#L2714'><pre>2714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2715' href='#L2715'><pre>2715</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>  if (VerifyEnabled)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2715' href='#L2715'><span>2715:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>521</span>, <span class='None'>False</span>: <span class='covered-line'>1.02M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2716' href='#L2716'><pre>2716</pre></a></td><td class='covered-line'><pre>521</pre></td><td class='code'><pre>    MF-&gt;verify(this, &quot;Before greedy register allocator&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2717' href='#L2717'><pre>2717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2718' href='#L2718'><pre>2718</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>  RegAllocBase::init(getAnalysis&lt;VirtRegMap&gt;(),</pre></td></tr><tr><td class='line-number'><a name='L2719' href='#L2719'><pre>2719</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>                     getAnalysis&lt;LiveIntervals&gt;(),</pre></td></tr><tr><td class='line-number'><a name='L2720' href='#L2720'><pre>2720</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>                     getAnalysis&lt;LiveRegMatrix&gt;());</pre></td></tr><tr><td class='line-number'><a name='L2721' href='#L2721'><pre>2721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2722' href='#L2722'><pre>2722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Early return if there is no virtual register to be allocated to a</pre></td></tr><tr><td class='line-number'><a name='L2723' href='#L2723'><pre>2723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // physical register.</pre></td></tr><tr><td class='line-number'><a name='L2724' href='#L2724'><pre>2724</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>  if (!hasVirtRegAlloc())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2724' href='#L2724'><span>2724:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>256k</span>, <span class='None'>False</span>: <span class='covered-line'>768k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2725' href='#L2725'><pre>2725</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2726' href='#L2726'><pre>2726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2727' href='#L2727'><pre>2727</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  Indexes = &amp;getAnalysis&lt;SlotIndexes&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2728' href='#L2728'><pre>2728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Renumber to get accurate and consistent results from</pre></td></tr><tr><td class='line-number'><a name='L2729' href='#L2729'><pre>2729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SlotIndexes::getApproxInstrDistance.</pre></td></tr><tr><td class='line-number'><a name='L2730' href='#L2730'><pre>2730</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  Indexes-&gt;packIndexes();</pre></td></tr><tr><td class='line-number'><a name='L2731' href='#L2731'><pre>2731</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  MBFI = &amp;getAnalysis&lt;MachineBlockFrequencyInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2732' href='#L2732'><pre>2732</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  DomTree = &amp;getAnalysis&lt;MachineDominatorTree&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2733' href='#L2733'><pre>2733</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  ORE = &amp;getAnalysis&lt;MachineOptimizationRemarkEmitterPass&gt;().getORE();</pre></td></tr><tr><td class='line-number'><a name='L2734' href='#L2734'><pre>2734</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  Loops = &amp;getAnalysis&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2735' href='#L2735'><pre>2735</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  Bundles = &amp;getAnalysis&lt;EdgeBundles&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2736' href='#L2736'><pre>2736</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  SpillPlacer = &amp;getAnalysis&lt;SpillPlacement&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2737' href='#L2737'><pre>2737</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  DebugVars = &amp;getAnalysis&lt;LiveDebugVariables&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2738' href='#L2738'><pre>2738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2739' href='#L2739'><pre>2739</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  initializeCSRCost();</pre></td></tr><tr><td class='line-number'><a name='L2740' href='#L2740'><pre>2740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2741' href='#L2741'><pre>2741</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  RegCosts = TRI-&gt;getRegisterCosts(*MF);</pre></td></tr><tr><td class='line-number'><a name='L2742' href='#L2742'><pre>2742</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  RegClassPriorityTrumpsGlobalness =</pre></td></tr><tr><td class='line-number'><a name='L2743' href='#L2743'><pre>2743</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>      GreedyRegClassPriorityTrumpsGlobalness.getNumOccurrences()</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2743' href='#L2743'><span>2743:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>768k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2744' href='#L2744'><pre>2744</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>          ? <div class='tooltip'>GreedyRegClassPriorityTrumpsGlobalness<span class='tooltip-content'>17</span></div></pre></td></tr><tr><td class='line-number'><a name='L2745' href='#L2745'><pre>2745</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>          : <div class='tooltip'>TRI-&gt;regClassPriorityTrumpsGlobalness(*MF)<span class='tooltip-content'>768k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2746' href='#L2746'><pre>2746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2747' href='#L2747'><pre>2747</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  ReverseLocalAssignment = GreedyReverseLocalAssignment.getNumOccurrences()</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2747' href='#L2747'><span>2747:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>768k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2748' href='#L2748'><pre>2748</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>                               ? <div class='tooltip'>GreedyReverseLocalAssignment<span class='tooltip-content'>4</span></div></pre></td></tr><tr><td class='line-number'><a name='L2749' href='#L2749'><pre>2749</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>                               : <div class='tooltip'>TRI-&gt;reverseLocalAssignment()<span class='tooltip-content'>768k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2750' href='#L2750'><pre>2750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2751' href='#L2751'><pre>2751</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  ExtraInfo.emplace();</pre></td></tr><tr><td class='line-number'><a name='L2752' href='#L2752'><pre>2752</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  EvictAdvisor =</pre></td></tr><tr><td class='line-number'><a name='L2753' href='#L2753'><pre>2753</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>      getAnalysis&lt;RegAllocEvictionAdvisorAnalysis&gt;().getAdvisor(*MF, *this);</pre></td></tr><tr><td class='line-number'><a name='L2754' href='#L2754'><pre>2754</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  PriorityAdvisor =</pre></td></tr><tr><td class='line-number'><a name='L2755' href='#L2755'><pre>2755</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>      getAnalysis&lt;RegAllocPriorityAdvisorAnalysis&gt;().getAdvisor(*MF, *this);</pre></td></tr><tr><td class='line-number'><a name='L2756' href='#L2756'><pre>2756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2757' href='#L2757'><pre>2757</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  VRAI = std::make_unique&lt;VirtRegAuxInfo&gt;(*MF, *LIS, *VRM, *Loops, *MBFI);</pre></td></tr><tr><td class='line-number'><a name='L2758' href='#L2758'><pre>2758</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  SpillerInstance.reset(createInlineSpiller(*this, *MF, *VRM, *VRAI));</pre></td></tr><tr><td class='line-number'><a name='L2759' href='#L2759'><pre>2759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2760' href='#L2760'><pre>2760</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  VRAI-&gt;calculateSpillWeightsAndHints();</pre></td></tr><tr><td class='line-number'><a name='L2761' href='#L2761'><pre>2761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2762' href='#L2762'><pre>2762</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(LIS-&gt;dump());</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>480</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>75</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>480</span>, <span class='None'>False</span>: <span class='covered-line'>768k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2763' href='#L2763'><pre>2763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2764' href='#L2764'><pre>2764</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  SA.reset(new SplitAnalysis(*VRM, *LIS, *Loops));</pre></td></tr><tr><td class='line-number'><a name='L2765' href='#L2765'><pre>2765</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  SE.reset(new SplitEditor(*SA, *LIS, *VRM, *DomTree, *MBFI, *VRAI));</pre></td></tr><tr><td class='line-number'><a name='L2766' href='#L2766'><pre>2766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2767' href='#L2767'><pre>2767</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  IntfCache.init(MF, Matrix-&gt;getLiveUnions(), Indexes, LIS, TRI);</pre></td></tr><tr><td class='line-number'><a name='L2768' href='#L2768'><pre>2768</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  GlobalCand.resize(32);  // This will grow as needed.</pre></td></tr><tr><td class='line-number'><a name='L2769' href='#L2769'><pre>2769</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  SetOfBrokenHints.clear();</pre></td></tr><tr><td class='line-number'><a name='L2770' href='#L2770'><pre>2770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2771' href='#L2771'><pre>2771</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  allocatePhysRegs();</pre></td></tr><tr><td class='line-number'><a name='L2772' href='#L2772'><pre>2772</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  tryHintsRecoloring();</pre></td></tr><tr><td class='line-number'><a name='L2773' href='#L2773'><pre>2773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2774' href='#L2774'><pre>2774</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  if (VerifyEnabled)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2774' href='#L2774'><span>2774:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>282</span>, <span class='None'>False</span>: <span class='covered-line'>768k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2775' href='#L2775'><pre>2775</pre></a></td><td class='covered-line'><pre>282</pre></td><td class='code'><pre>    MF-&gt;verify(this, &quot;Before post optimization&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2776' href='#L2776'><pre>2776</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  postOptimization();</pre></td></tr><tr><td class='line-number'><a name='L2777' href='#L2777'><pre>2777</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  reportStats();</pre></td></tr><tr><td class='line-number'><a name='L2778' href='#L2778'><pre>2778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2779' href='#L2779'><pre>2779</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  releaseMemory();</pre></td></tr><tr><td class='line-number'><a name='L2780' href='#L2780'><pre>2780</pre></a></td><td class='covered-line'><pre>768k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2781' href='#L2781'><pre>2781</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>