Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Reading design: DCE_Q818.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DCE_Q818.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DCE_Q818"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : DCE_Q818
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_receiver.vhd" in Library work.
Architecture behavioral of Entity uart_receiver is up to date.
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_transmitter.vhd" in Library work.
Architecture bechavioral of Entity uart_transmitter is up to date.
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/CORE_MS2.vhd" in Library work.
Architecture behavioral of Entity core_ms2 is up to date.
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/I_O.vhd" in Library work.
Architecture behavioral of Entity i_o is up to date.
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/LOGIC.vhd" in Library work.
Entity <logic> compiled.
Entity <logic> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/RAM.vhd" in Library work.
Architecture behavioral of Entity ram is up to date.
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ROM.vhd" in Library work.
Architecture behavioral of Entity rom is up to date.
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/DCE_Q818.vhd" in Library work.
Architecture behavioral of Entity dce_q818 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DCE_Q818> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CORE_MS2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <I_O> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LOGIC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>) with generics.
	N = 1

Analyzing hierarchy for entity <UART_receiver> in library <work> (architecture <behavioral>) with generics.
	g_CLKS_PER_BIT = 1250

Analyzing hierarchy for entity <UART_transmitter> in library <work> (architecture <bechavioral>) with generics.
	g_CLKS_PER_BIT = 1250


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DCE_Q818> in library <work> (Architecture <behavioral>).
Entity <DCE_Q818> analyzed. Unit <DCE_Q818> generated.

Analyzing Entity <CORE_MS2> in library <work> (Architecture <behavioral>).
Entity <CORE_MS2> analyzed. Unit <CORE_MS2> generated.

Analyzing generic Entity <ALU> in library <work> (Architecture <behavioral>).
	N = 1
INFO:Xst:2679 - Register <STS_out<2>> in unit <ALU> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <STS_out<1>> in unit <ALU> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <STS_out<0>> in unit <ALU> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <I_O> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/I_O.vhd" line 58: Unconnected output port 'o_TX_Active' of component 'UART_transmitter'.
Entity <I_O> analyzed. Unit <I_O> generated.

Analyzing generic Entity <UART_receiver> in library <work> (Architecture <behavioral>).
	g_CLKS_PER_BIT = 1250
Entity <UART_receiver> analyzed. Unit <UART_receiver> generated.

Analyzing generic Entity <UART_transmitter> in library <work> (Architecture <bechavioral>).
	g_CLKS_PER_BIT = 1250
Entity <UART_transmitter> analyzed. Unit <UART_transmitter> generated.

Analyzing Entity <LOGIC> in library <work> (Architecture <behavioral>).
Entity <LOGIC> analyzed. Unit <LOGIC> generated.

Analyzing Entity <RAM> in library <work> (Architecture <behavioral>).
Entity <RAM> analyzed. Unit <RAM> generated.

Analyzing Entity <ROM> in library <work> (Architecture <behavioral>).
Entity <ROM> analyzed. Unit <ROM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LOGIC>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/LOGIC.vhd".
WARNING:Xst:646 - Signal <IR_decoder<27:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32x28-bit ROM for signal <IR_decoder>.
WARNING:Xst:737 - Found 3-bit latch for signal <cou_dec>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <Logic_db>.
    Found 2-bit up counter for signal <counter>.
    Found 5-bit register for signal <IR_out>.
    Found 11-bit up counter for signal <PC_out>.
    Found 11-bit register for signal <PC_REG>.
    Found 11-bit register for signal <PCA_out>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  35 D-type flip-flop(s).
Unit <LOGIC> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/RAM.vhd".
    Found 256x8-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 8-bit register for signal <RAM_OUT>.
    Found 8-bit register for signal <RAM_ADDR>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <RAM> synthesized.


Synthesizing Unit <ROM>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ROM.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 2048x13-bit ROM for signal <$varindex0000> created at line 40.
    Found 13-bit register for signal <ROM_DATA_OUT>.
    Summary:
	inferred   1 ROM(s).
	inferred  13 D-type flip-flop(s).
Unit <ROM> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ALU.vhd".
WARNING:Xst:646 - Signal <tmp<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit adder for signal <ALU_out$addsub0000> created at line 32.
    Found 8-bit adder for signal <ALU_out$addsub0001> created at line 33.
    Found 8-bit subtractor for signal <ALU_out$addsub0002> created at line 34.
    Found 8-bit subtractor for signal <ALU_out$addsub0003> created at line 46.
    Found 8-bit adder for signal <ALU_out$addsub0004> created at line 47.
    Found 8-bit xor2 for signal <ALU_out$xor0000> created at line 37.
    Found 9-bit adder for signal <tmp>.
    Summary:
	inferred   6 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <UART_receiver>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_receiver.vhd".
    Found finite state machine <FSM_0> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clk                     (rising_edge)        |
    | Power Up State     | s_idle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <r_Bit_Index>.
    Found 3-bit adder for signal <r_Bit_Index$addsub0000> created at line 81.
    Found 11-bit register for signal <r_Clk_Count>.
    Found 11-bit adder for signal <r_Clk_Count$share0000> created at line 46.
    Found 8-bit register for signal <r_RX_Byte>.
    Found 1-bit register for signal <r_RX_Data>.
    Found 1-bit register for signal <r_RX_Data_R>.
    Found 1-bit register for signal <r_RX_DV>.
    Found 11-bit comparator less for signal <r_SM_Main$cmp_lt0000> created at line 73.
    Found 3-bit comparator less for signal <r_SM_Main$cmp_lt0001> created at line 80.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <UART_receiver> synthesized.


Synthesizing Unit <UART_transmitter>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_transmitter.vhd".
    Found finite state machine <FSM_1> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clk                     (rising_edge)        |
    | Power Up State     | s_idle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <o_TX_Active>.
    Found 1-bit register for signal <o_TX_Serial>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 3-bit adder for signal <r_Bit_Index$addsub0000> created at line 76.
    Found 11-bit register for signal <r_Clk_Count>.
    Found 11-bit adder for signal <r_Clk_Count$addsub0000>.
    Found 11-bit comparator less for signal <r_SM_Main$cmp_lt0000> created at line 57.
    Found 3-bit comparator less for signal <r_SM_Main$cmp_lt0001> created at line 75.
    Found 8-bit register for signal <r_TX_Data>.
    Found 1-bit register for signal <r_TX_Done>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <UART_transmitter> synthesized.


Synthesizing Unit <CORE_MS2>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/CORE_MS2.vhd".
    Found 4-bit register for signal <MS2_STS>.
    Found 8-bit register for signal <Aout>.
    Found 8-bit register for signal <Bout>.
    Found 5-bit register for signal <Cout>.
    Found 8-bit 4-to-1 multiplexer for signal <MUXout>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <CORE_MS2> synthesized.


Synthesizing Unit <I_O>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/I_O.vhd".
WARNING:Xst:646 - Signal <S1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <IO_out1>.
    Found 8-bit register for signal <IO_out3>.
    Found 1-bit register for signal <DV>.
    Found 8-bit register for signal <out1>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <I_O> synthesized.


Synthesizing Unit <DCE_Q818>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/DCE_Q818.vhd".
WARNING:Xst:1780 - Signal <clock> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 22-bit up counter for signal <clock1>.
    Found 8-bit register for signal <S5>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <DCE_Q818> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port RAM                             : 1
# ROMs                                                 : 2
 2048x13-bit ROM                                       : 1
 32x28-bit ROM                                         : 1
# Adders/Subtractors                                   : 10
 11-bit adder                                          : 2
 3-bit adder                                           : 2
 8-bit adder                                           : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Counters                                             : 3
 11-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
# Registers                                            : 45
 1-bit register                                        : 26
 11-bit register                                       : 3
 13-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 2
 8-bit register                                        : 10
# Latches                                              : 1
 3-bit latch                                           : 1
# Comparators                                          : 4
 11-bit comparator less                                : 2
 3-bit comparator less                                 : 2
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <U2/U2/r_SM_Main/FSM> on signal <r_SM_Main[1:3]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_tx_start_bit | 001
 s_tx_data_bits | 011
 s_tx_stop_bit  | 010
 s_cleanup      | 110
----------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U2/U1/r_SM_Main/FSM> on signal <r_SM_Main[1:3]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_rx_start_bit | 001
 s_rx_data_bits | 011
 s_rx_stop_bit  | 010
 s_cleanup      | 110
----------------------------

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <RAM_OUT>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <RAM_CLOCK>     | rise     |
    |     weA            | connected to signal <RAM_WR>        | high     |
    |     addrA          | connected to signal <RAM_ADDR>      |          |
    |     diA            | connected to signal <RAM_IN>        |          |
    |     doA            | connected to signal <RAM_OUT>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <ROM_DATA_OUT>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <ROM_CLOCK>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ROM_ADDR>      |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <ROM_DATA_OUT>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# RAMs                                                 : 2
 2048x13-bit single-port block RAM                     : 1
 256x8-bit single-port block RAM                       : 1
# ROMs                                                 : 1
 32x28-bit ROM                                         : 1
# Adders/Subtractors                                   : 10
 11-bit adder                                          : 2
 3-bit adder                                           : 2
 8-bit adder                                           : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Counters                                             : 3
 11-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
# Registers                                            : 151
 Flip-Flops                                            : 151
# Latches                                              : 1
 3-bit latch                                           : 1
# Comparators                                          : 4
 11-bit comparator less                                : 2
 3-bit comparator less                                 : 2
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DCE_Q818> ...

Optimizing unit <RAM> ...

Optimizing unit <ALU> ...

Optimizing unit <UART_receiver> ...

Optimizing unit <UART_transmitter> ...

Optimizing unit <LOGIC> ...

Optimizing unit <CORE_MS2> ...

Optimizing unit <I_O> ...
WARNING:Xst:2677 - Node <U2/U2/o_TX_Active> of sequential type is unconnected in block <DCE_Q818>.
WARNING:Xst:2677 - Node <U2/U1/r_RX_DV> of sequential type is unconnected in block <DCE_Q818>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <U1/MS2_STS_2> in Unit <DCE_Q818> is equivalent to the following 2 FFs/Latches, which will be removed : <U1/MS2_STS_1> <U1/MS2_STS_0> 
Found area constraint ratio of 100 (+ 5) on block DCE_Q818, actual ratio is 37.
FlipFlop U1/Aout_0 has been replicated 1 time(s)
FlipFlop U1/Aout_1 has been replicated 1 time(s)
FlipFlop U1/Aout_2 has been replicated 1 time(s)
FlipFlop U1/Aout_4 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <DCE_Q818> :
	Found 2-bit shift register for signal <U2/U1/r_RX_Data>.
Unit <DCE_Q818> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 190
 Flip-Flops                                            : 190
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DCE_Q818.ngr
Top Level Output File Name         : DCE_Q818
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 656
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 55
#      LUT2                        : 69
#      LUT2_L                      : 1
#      LUT3                        : 87
#      LUT3_D                      : 7
#      LUT3_L                      : 6
#      LUT4                        : 192
#      LUT4_D                      : 11
#      LUT4_L                      : 19
#      MUXCY                       : 90
#      MUXF5                       : 30
#      VCC                         : 1
#      XORCY                       : 79
# FlipFlops/Latches                : 194
#      FD                          : 54
#      FDC                         : 105
#      FDE                         : 16
#      FDR                         : 13
#      FDS                         : 3
#      LD                          : 3
# RAMS                             : 3
#      RAMB16BWE                   : 3
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 12
#      IBUF                        : 3
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      249  out of    704    35%  
 Number of Slice Flip Flops:            186  out of   1408    13%  
 Number of 4 input LUTs:                456  out of   1408    32%  
    Number used as logic:               455
    Number used as Shift registers:       1
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    108    11%  
    IOB Flip Flops:                       8
 Number of BRAMs:                         3  out of      3   100%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------+-------+
Clock Signal                             | Clock buffer(FF name)  | Load  |
-----------------------------------------+------------------------+-------+
m_s<18>(U3/Logic_ms_18_and0000:O)        | NONE(*)(S5_0)          | 8     |
CPU_clock                                | IBUF+BUFG              | 78    |
m_s<17>(U3/Logic_ms_17_and00001:O)       | NONE(*)(U4/RAM_ADDR_7) | 8     |
U3/cou_dec_2                             | NONE(U3/PC_out_10)     | 11    |
clock_o(clock_o561:O)                    | NONE(*)(U3/counter_1)  | 3     |
U3/cou_dec_not0001(U3/cou_dec_not00011:O)| NONE(*)(U3/cou_dec_2)  | 3     |
U3/PCA_clk(U3/PCA_clk1:O)                | NONE(*)(U3/PCA_out_10) | 11    |
U3/cou_dec_0                             | NONE(U3/Logic_db_7)    | 13    |
U3/PC_Hclk(U3/PC_Hclk:O)                 | NONE(*)(U3/PC_REG_9)   | 3     |
U3/PC_Lclk(U3/PC_Lclk1:O)                | NONE(*)(U3/PC_REG_7)   | 8     |
U3/cou_dec_1                             | NONE(U1/MS2_STS_3)     | 2     |
m_s<2>(U3/Logic_ms_2_and00001:O)         | NONE(*)(U1/Bout_7)     | 8     |
m_s<1>(U3/Logic_ms_1_and00001:O)         | NONE(*)(U1/Cout_4)     | 5     |
m_s<3>(U3/Logic_ms_3_and0000:O)          | NONE(*)(U1/Aout_7)     | 12    |
m_s<13>(U3/Logic_ms_13_and00001:O)       | NONE(*)(U2/IO_out1_7)  | 8     |
m_s<20>(U3/Logic_ms_20_and00001:O)       | NONE(*)(U2/DV)         | 1     |
m_s<11>(U3/Logic_ms_11_and00001:O)       | NONE(*)(U2/IO_out3_7)  | 8     |
m_s<12>(U3/Logic_ms_12_and00001:O)       | NONE(*)(U2/out1_7)     | 8     |
-----------------------------------------+------------------------+-------+
(*) These 14 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
m_s<10>(U3/IR_clr1:O)              | NONE(S5_0)             | 90    |
m_s<7>(U3/Logic_ms_7_or000017:O)   | NONE(U1/Aout_0)        | 12    |
CPU_reset1(CPU_reset11_INV_0:O)    | NONE(U3/counter_0)     | 2     |
U2/clr_dv(U2/clr_dv1:O)            | NONE(U2/DV)            | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.703ns (Maximum Frequency: 149.198MHz)
   Minimum input arrival time before clock: 3.471ns
   Maximum output required time after clock: 5.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CPU_clock'
  Clock period: 5.572ns (frequency: 179.475MHz)
  Total number of paths / destination ports: 1450 / 88
-------------------------------------------------------------------------
Delay:               5.572ns (Levels of Logic = 9)
  Source:            U2/U1/r_Clk_Count_0 (FF)
  Destination:       U2/U1/r_Clk_Count_0 (FF)
  Source Clock:      CPU_clock rising
  Destination Clock: CPU_clock rising

  Data Path: U2/U1/r_Clk_Count_0 to U2/U1/r_Clk_Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.495   0.607  U2/U1/r_Clk_Count_0 (U2/U1/r_Clk_Count_0)
     LUT1:I0->O            1   0.561   0.000  U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<0>_rt (U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.523   0.000  U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<0> (U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1> (U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<2> (U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3> (U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>)
     MUXCY:CI->O           7   0.179   0.668  U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4> (U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>)
     LUT3:I1->O            1   0.562   0.000  U2/U1/r_Clk_Count_mux0000<0>2_G (N213)
     MUXF5:I1->O          11   0.229   0.795  U2/U1/r_Clk_Count_mux0000<0>2 (U2/U1/N3)
     LUT4:I3->O            1   0.561   0.000  U2/U1/r_Clk_Count_mux0000<9>1 (U2/U1/r_Clk_Count_mux0000<9>)
     FD:D                      0.197          U2/U1/r_Clk_Count_1
    ----------------------------------------
    Total                      5.572ns (3.502ns logic, 2.070ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U3/cou_dec_2'
  Clock period: 4.542ns (frequency: 220.170MHz)
  Total number of paths / destination ports: 66 / 11
-------------------------------------------------------------------------
Delay:               4.542ns (Levels of Logic = 12)
  Source:            U3/PC_out_1 (FF)
  Destination:       U3/PC_out_10 (FF)
  Source Clock:      U3/cou_dec_2 rising
  Destination Clock: U3/cou_dec_2 rising

  Data Path: U3/PC_out_1 to U3/PC_out_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.495   0.607  U3/PC_out_1 (U3/PC_out_1)
     LUT1:I0->O            1   0.561   0.000  U3/Mcount_PC_out_cy<1>_rt (U3/Mcount_PC_out_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  U3/Mcount_PC_out_cy<1> (U3/Mcount_PC_out_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  U3/Mcount_PC_out_cy<2> (U3/Mcount_PC_out_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  U3/Mcount_PC_out_cy<3> (U3/Mcount_PC_out_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  U3/Mcount_PC_out_cy<4> (U3/Mcount_PC_out_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  U3/Mcount_PC_out_cy<5> (U3/Mcount_PC_out_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  U3/Mcount_PC_out_cy<6> (U3/Mcount_PC_out_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  U3/Mcount_PC_out_cy<7> (U3/Mcount_PC_out_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  U3/Mcount_PC_out_cy<8> (U3/Mcount_PC_out_cy<8>)
     MUXCY:CI->O           0   0.065   0.000  U3/Mcount_PC_out_cy<9> (U3/Mcount_PC_out_cy<9>)
     XORCY:CI->O           1   0.654   0.423  U3/Mcount_PC_out_xor<10> (U3/Result<10>)
     LUT3:I1->O            1   0.562   0.000  U3/Mcount_PC_out_eqn_10 (U3/Mcount_PC_out_eqn_10)
     FDR:D                     0.197          U3/PC_out_10
    ----------------------------------------
    Total                      4.542ns (3.512ns logic, 1.030ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_o'
  Clock period: 2.180ns (frequency: 458.789MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.180ns (Levels of Logic = 1)
  Source:            U3/counter_0 (FF)
  Destination:       U3/counter_0 (FF)
  Source Clock:      clock_o rising
  Destination Clock: clock_o rising

  Data Path: U3/counter_0 to U3/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.495   0.569  U3/counter_0 (U3/counter_0)
     INV:I->O              1   0.562   0.357  U3/Mcount_counter_xor<0>11_INV_0 (U3/Result<0>)
     FDC:D                     0.197          U3/counter_0
    ----------------------------------------
    Total                      2.180ns (1.254ns logic, 0.926ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_s<3>'
  Clock period: 6.703ns (frequency: 149.198MHz)
  Total number of paths / destination ports: 465 / 12
-------------------------------------------------------------------------
Delay:               6.703ns (Levels of Logic = 7)
  Source:            U1/Aout_0 (FF)
  Destination:       U1/Aout_1 (FF)
  Source Clock:      m_s<3> rising
  Destination Clock: m_s<3> rising

  Data Path: U1/Aout_0 to U1/Aout_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.495   0.960  U1/Aout_0 (U1/Aout_0)
     LUT4:I2->O            1   0.561   0.000  U1/U1/ALU_out<1>26_F (N210)
     MUXF5:I0->O           1   0.229   0.359  U1/U1/ALU_out<1>26 (U1/U1/ALU_out<1>26)
     LUT4:I3->O            1   0.561   0.423  U1/U1/ALU_out<1>41 (U1/U1/ALU_out<1>41)
     LUT4:I1->O            1   0.562   0.380  U1/U1/ALU_out<1>109 (U1/U1/ALU_out<1>109)
     LUT4:I2->O            7   0.561   0.625  U1/U1/ALU_out<1>167 (bus1<1>)
     LUT3:I2->O            1   0.561   0.000  U1/Mmux_MUXout_31 (U1/Mmux_MUXout_31)
     MUXF5:I1->O           2   0.229   0.000  U1/Mmux_MUXout_2_f5_0 (U1/MUXout<1>)
     FDC:D                     0.197          U1/Aout_1
    ----------------------------------------
    Total                      6.703ns (3.956ns logic, 2.747ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U3/cou_dec_2'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.471ns (Levels of Logic = 2)
  Source:            CPU_reset (PAD)
  Destination:       U3/PC_out_10 (FF)
  Destination Clock: U3/cou_dec_2 rising

  Data Path: CPU_reset to U3/PC_out_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.824   0.559  CPU_reset_IBUF (CPU_reset_IBUF)
     LUT4:I0->O          102   0.561   1.092  U3/IR_clr1 (m_s<10>)
     FDR:R                     0.435          U3/PC_out_0
    ----------------------------------------
    Total                      3.471ns (1.820ns logic, 1.651ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CPU_clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.181ns (Levels of Logic = 1)
  Source:            CPU_in (PAD)
  Destination:       U2/U1/Mshreg_r_RX_Data (FF)
  Destination Clock: CPU_clock rising

  Data Path: CPU_in to U2/U1/Mshreg_r_RX_Data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  CPU_in_IBUF (CPU_in_IBUF)
     SRL16:D                  -0.092          U2/U1/Mshreg_r_RX_Data
    ----------------------------------------
    Total                      1.181ns (0.824ns logic, 0.357ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CPU_clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.271ns (Levels of Logic = 1)
  Source:            U2/U2/o_TX_Serial (FF)
  Destination:       CPU_out1 (PAD)
  Source Clock:      CPU_clock rising

  Data Path: U2/U2/o_TX_Serial to CPU_out1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.495   0.380  U2/U2/o_TX_Serial (U2/U2/o_TX_Serial)
     OBUF:I->O                 4.396          CPU_out1_OBUF (CPU_out1)
    ----------------------------------------
    Total                      5.271ns (4.891ns logic, 0.380ns route)
                                       (92.8% logic, 7.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_s<11>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            U2/IO_out3_7 (FF)
  Destination:       CPU_out2<7> (PAD)
  Source Clock:      m_s<11> rising

  Data Path: U2/IO_out3_7 to CPU_out2<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.495   0.357  U2/IO_out3_7 (U2/IO_out3_7)
     OBUF:I->O                 4.396          CPU_out2_7_OBUF (CPU_out2<7>)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.87 secs
 
--> 

Total memory usage is 298756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :   10 (   0 filtered)

