// Seed: 2256031036
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_0
);
  output wire id_7;
  assign module_1.id_8 = 0;
  output wire id_6;
  inout wor id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8, id_9;
  wire id_10;
  logic [1 : 1] id_11[~  (  -1  ) : 1];
  assign id_5 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout uwire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_8,
      id_6,
      id_6,
      id_6,
      id_10
  );
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = 1;
endmodule
