
---------- Begin Simulation Statistics ----------
final_tick                                66870814000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 323508                       # Simulator instruction rate (inst/s)
host_mem_usage                                 700120                       # Number of bytes of host memory used
host_op_rate                                   353763                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   309.11                       # Real time elapsed on the host
host_tick_rate                              216332484                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109351993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066871                       # Number of seconds simulated
sim_ticks                                 66870814000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.981864                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 9096586                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9998241                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                321                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            179899                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15869740                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             721889                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          722140                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              251                       # Number of indirect misses.
system.cpu.branchPred.lookups                21151018                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1516057                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          869                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109351993                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.337416                       # CPI: cycles per instruction
system.cpu.discardedOps                        560004                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           51526548                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          18818034                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10411135                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10964325                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.747710                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        133741628                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71300845     65.20%     65.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                 402396      0.37%     65.57% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           122636      0.11%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::MemRead               22212839     20.31%     86.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15313277     14.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109351993                       # Class of committed instruction
system.cpu.tickCycles                       122777303                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38905                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          424                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       695601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1392654                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  66870814000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                932                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37973                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37973                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           932                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        77810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  77810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2489920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2489920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38905                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38905    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38905                       # Request fanout histogram
system.membus.respLayer1.occupancy          207450500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            47365500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  66870814000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            659065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        48815                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       643524                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3251                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37998                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37998                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        643974                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15092                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1931471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       158246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2089717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     82399808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6521920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               88921728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           697064                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000624                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024973                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 696629     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    435      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             697064                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1388666000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          79639990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         965960498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  66870814000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               643323                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14824                       # number of demand (read+write) hits
system.l2.demand_hits::total                   658147                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              643323                       # number of overall hits
system.l2.overall_hits::.cpu.data               14824                       # number of overall hits
system.l2.overall_hits::total                  658147                       # number of overall hits
system.l2.demand_misses::.cpu.inst                651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38266                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38917                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               651                       # number of overall misses
system.l2.overall_misses::.cpu.data             38266                       # number of overall misses
system.l2.overall_misses::total                 38917                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49295000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3013315000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3062610000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49295000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3013315000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3062610000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           643974                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            53090                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               697064                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          643974                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           53090                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              697064                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001011                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.720776                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055830                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001011                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.720776                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055830                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75721.966206                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78746.537396                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78695.942647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75721.966206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78746.537396                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78695.942647                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           649                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38905                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          649                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38905                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42667000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2630062000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2672729000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42667000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2630062000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2672729000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.720588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055813                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.720588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.055813                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65742.681048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68749.006692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68698.856188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65742.681048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68749.006692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68698.856188                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        48815                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48815                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48815                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48815                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       643221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           643221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       643221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       643221                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37973                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37973                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2987335500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2987335500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78669.989203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78669.989203                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2607605500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2607605500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68669.989203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68669.989203                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         643323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             643323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49295000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49295000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       643974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         643974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75721.966206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75721.966206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          649                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          649                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42667000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42667000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65742.681048                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65742.681048                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          293                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             293                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     25979500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     25979500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.019414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.019414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88667.235495                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88667.235495                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          283                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          283                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     22456500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     22456500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.018752                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.018752                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79351.590106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79351.590106                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  66870814000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27093.182057                       # Cycle average of tags in use
system.l2.tags.total_refs                     1392218                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38905                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.785066                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       646.651256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26446.530802                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.009867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.403542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.413409                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         38905                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2867                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        35722                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.593643                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11176745                       # Number of tag accesses
system.l2.tags.data_accesses                 11176745                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66870814000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          41536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2448384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2489920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41536                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38905                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            621138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          36613641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37234779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       621138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           621138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           621138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         36613641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             37234779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               94979                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38905                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38905                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    346188000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  194525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1075656750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8898.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27648.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26619                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38905                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.674481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.267840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   116.811208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1156      9.41%      9.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7843     63.84%     73.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2176     17.71%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          426      3.47%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          655      5.33%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      0.03%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.07%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.02%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12285                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2489920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2489920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        37.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   66868876000                       # Total gap between requests
system.mem_ctrls.avgGap                    1718773.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2448384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 621137.945172912092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 36613641.341348111629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          649                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16105500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1059551250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24815.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27696.34                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    68.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             42511560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             22591635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           135617160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5278528320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15003575340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13043803200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33526627215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.364126                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33775785750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2232880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30862148250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             45210480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             24029940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           142164540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5278528320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15188883480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12887754240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33566571000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        501.961454                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  33369478750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2232880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31268455250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     66870814000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  66870814000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31043528                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31043528                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31043528                       # number of overall hits
system.cpu.icache.overall_hits::total        31043528                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       643974                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         643974                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       643974                       # number of overall misses
system.cpu.icache.overall_misses::total        643974                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8414434000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8414434000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8414434000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8414434000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31687502                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31687502                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31687502                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31687502                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020323                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020323                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020323                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020323                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13066.418831                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13066.418831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13066.418831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13066.418831                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       643524                       # number of writebacks
system.cpu.icache.writebacks::total            643524                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       643974                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       643974                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       643974                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       643974                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   7770461000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7770461000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   7770461000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7770461000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.020323                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020323                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.020323                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020323                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12066.420383                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12066.420383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12066.420383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12066.420383                       # average overall mshr miss latency
system.cpu.icache.replacements                 643524                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31043528                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31043528                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       643974                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        643974                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8414434000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8414434000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31687502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31687502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020323                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020323                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13066.418831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13066.418831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       643974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       643974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   7770461000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7770461000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020323                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020323                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12066.420383                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12066.420383                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  66870814000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.137150                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31687501                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            643973                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             49.206257                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.137150                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.875268                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875268                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64018977                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64018977                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  66870814000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66870814000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  66870814000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     36002589                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36002589                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36048628                       # number of overall hits
system.cpu.dcache.overall_hits::total        36048628                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69656                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69656                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69691                       # number of overall misses
system.cpu.dcache.overall_misses::total         69691                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4383554500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4383554500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4383554500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4383554500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36072245                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36072245                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36118319                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36118319                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001931                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001931                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001930                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001930                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62931.470369                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62931.470369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62899.865119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62899.865119                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48815                       # number of writebacks
system.cpu.dcache.writebacks::total             48815                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16592                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16592                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        53064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        53064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        53090                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        53090                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3247863500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3247863500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3248746000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3248746000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001471                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001471                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001470                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001470                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61206.533620                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61206.533620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61193.181390                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61193.181390                       # average overall mshr miss latency
system.cpu.dcache.replacements                  52066                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21754467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21754467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    220601500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    220601500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21769601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21769601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14576.549491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14576.549491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           68                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    203239500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    203239500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13489.944245                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13489.944245                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14248122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14248122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54522                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54522                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4162953000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4162953000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76353.637064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76353.637064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16524                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16524                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3044624000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3044624000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80125.901363                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80125.901363                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        46039                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         46039                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        46074                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        46074                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000760                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000760                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       882500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       882500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000564                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000564                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 33942.307692                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 33942.307692                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66870814000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.546952                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36273254                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             53090                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            683.240799                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.546952                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996628                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996628                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          535                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72632800                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72632800                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  66870814000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66870814000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
