

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Sat Dec 12 22:36:30 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_stable_content
* Solution:       no_pipeline_no_dataflow
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 2.616 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       55|       55| 0.733 us | 0.733 us |   55|   55|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_readmem_fu_135  |readmem  |       42|       42| 0.560 us | 0.560 us |   42|   42|   none  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- load    |       10|       10|         2|          1|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       23|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      -|       91|      294|    -|
|Memory               |        1|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|       96|    -|
|Register             |        -|      -|       16|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|      0|      107|      413|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+----+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------+---------+---------+-------+----+-----+-----+
    |grp_readmem_fu_135  |readmem  |        0|      0|  91|  294|    0|
    +--------------------+---------+---------+-------+----+-----+-----+
    |Total               |         |        0|      0|  91|  294|    0|
    +--------------------+---------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |tb_U   |example_tb  |        1|  0|   0|    0|    10|   32|     1|          320|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |            |        1|  0|   0|    0|    10|   32|     1|          320|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_150_p2                       |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln69_fu_144_p2               |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  23|          13|          10|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_i_0_i_phi_fu_127_p4  |   9|          2|    4|          8|
    |i_0_i_reg_123                   |   9|          2|    4|          8|
    |in1_strm_V_blk_n                |   9|          2|    1|          2|
    |in2_strm_V_read                 |   9|          2|    1|          2|
    |out_strm_V_write                |   9|          2|    1|          2|
    |tb_ce0                          |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  96|         20|   14|         32|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |  1|   0|    1|          0|
    |grp_readmem_fu_135_ap_start_reg  |  1|   0|    1|          0|
    |i_0_i_reg_123                    |  4|   0|    4|          0|
    |i_reg_165                        |  4|   0|    4|          0|
    |icmp_ln69_reg_161                |  1|   0|    1|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            | 16|   0|   16|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done             | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    example   | return value |
|in1_strm_V_dout     |  in |   32|   ap_fifo  |  in1_strm_V  |    pointer   |
|in1_strm_V_empty_n  |  in |    1|   ap_fifo  |  in1_strm_V  |    pointer   |
|in1_strm_V_read     | out |    1|   ap_fifo  |  in1_strm_V  |    pointer   |
|in2_strm_V_dout     |  in |   32|   ap_fifo  |  in2_strm_V  |    pointer   |
|in2_strm_V_empty_n  |  in |    1|   ap_fifo  |  in2_strm_V  |    pointer   |
|in2_strm_V_read     | out |    1|   ap_fifo  |  in2_strm_V  |    pointer   |
|out_strm_V_din      | out |   32|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_full_n   |  in |    1|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_write    | out |    1|   ap_fifo  |  out_strm_V  |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

