<root><simulation><result_generated_time />2023-05-12 16:26:59<layer><layer_spec />{'B': 1, 'K': 512, 'C': 1024, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />102760448<total_data_size_element />{'W': 524288, 'I': 200704, 'O': 100352}<total_data_reuse />{'W': 196, 'I': 512.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />3/62</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [8, 1, 1], 'I': [98, 1, 1], 'O': [784, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7), ('OY', 2)]], [[('K', 4)], [('K', 2)]], [], []]<I />[[[('K', 4)], [('K', 2)]], [[('OY', 7)], [('OX', 7), ('OY', 2)]], [], []]<O />[[], [[('OY', 7), ('K', 4)], [('OX', 7), ('OY', 2), ('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('OX', 2)], [('C', 4), ('C', 256), ('K', 4), ('K', 4)], []]<I />[[('K', 4), ('OX', 2), ('C', 4)], [('C', 256), ('K', 4), ('K', 4)], []]<O />[[('K', 4), ('OX', 2), ('C', 4), ('C', 256)], [('K', 4), ('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [98.0, 2, 1, 1], 'I': [8.0, 4.0, 16.0, 1.0], 'O': [1.0, 1024, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 4194304, 4194304], 'I': [64, 1605632, 1605632], 'O': [64, 802816, 802816], 'O_partial': [64, 0, 0], 'O_final': [0, 802816, 802816]}<actual_mem_utilization_individual />{'W': [0.06, 0.12, 0.0], 'I': [0.12, 0.05, 0.0], 'O': [0.12, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.2, 0.0], 'I': [0.12, 0.2, 0.0], 'O': [0.12, 0.2, 0.0]}<effective_mem_size_bit />{'W': [32, 1048576, 4194304], 'I': [16, 1605632, 1605632], 'O': [64, 200704, 802816], 'O_partial': [64, 0, 0], 'O_final': [0, 200704, 802816]}<total_unit_count />{'W': [784, 8, 1, 1], 'I': [784, 98, 1, 1], 'O': [784, 784, 1, 1]}<unique_unit_count />{'W': [8, 8, 1, 1], 'I': [98, 98, 1, 1], 'O': [784, 784, 1, 1]}<duplicate_unit_count />{'W': [98.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1048576, 524288], [524288, 524288], [524288, 0]]<I />[[3211264, 3211264], [3211264, 200704], [200704, 0]]<O />[[(102660096, 102760448), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(102660096, 102760448), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[131072, 65536], [8192, 8192], [2048, 0]]<I />[[401408, 401408], [50176, 3136], [784, 0]]<O />[[(12832512, 12845056), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([12832512, 12845056], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />102760448<idle />31457280</mac_count></basic_info><energy><total_energy />226228353.5<mem_energy_breakdown><W />[67.9, 1623.6, 2727.6]<I />[281.2, 5573.8, 1044.2]<O />[8999.0, 310.8, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />224634339.3<idle_MAC />1572864.0<total />226207203.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7047<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.9204<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />142401<latency_cycle_without_data_loading />131072<ideal_computing_cycle />131072<data_loading><load_cycle_total />11329<load_cycle_individual />{'W': [1, 8192, 0], 'I': [13, 3136, 0]}<load_cycle_combined />{'W': 8192, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-131071], [-131064, -131064], [-131072, -131072]], 'I': [[-131071], [-126945, -81900], [-131072, -131072]], 'O': [[-131072], [-131056, -129504], [-129504, -130680]]}<mem_stall_cycle_shared />{'W': [[-131071], [-131064, 0], [0, 0]], 'I': [[-131071], [-126945, 0], [0, 0]], 'O': [[-131072], [-131056, -129504], [-129504, -130680]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 4194304, 4194304], 'I': [64, 1605632, 1605632], 'O': [64, 802816, 802816], 'O_partial': [64, 0, 0], 'O_final': [0, 802816, 802816]}<data_size_each_level_total />{'W': [256, 4194304, 4194304], 'I': [6272, 1605632, 1605632], 'O': [50176, 802816, 802816]}<loop_cycles_each_level />{'W': [8, 131072, 131072], 'I': [32, 131072, 131072], 'O': [8192, 131072, 131072]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [1, 16, 1], 'O': [1024, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [32.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 2.0], [196.0, 12.2], [12.2, 12.2]], 'O': [[8.0, 0.0], [6.1, 6.1], [6.1, 6.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [64.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 2.0], [196.0, 196.0], [196.0, 12.2]], 'O': [[8.0, 8.0], [6272.0, 6.1], [6.1, 6.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [32.0, 32.0], [32.0, 0]], 'I': [[8.0, 2.0], [196.0, 12.2], [12.2, 0]], 'O': [[8.0, 0.0], [6.1, 6.1], [6.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [234.1, 50.4], [44.2, 6.1]], 'I': [[8.0, 2.0], [234.1, 50.4], [44.2, 6.1]], 'O': [[8.0, 0.0], [234.1, 50.4], [44.2, 6.1]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 131072], [8, 8, 16384], [131072, 131072, 1]], 'I': [[1, 1, 131072], [32, 32, 4096], [131072, 131072, 1]], 'O': [[1, 1, 131072], [8192, 8192, 16], [131072, 131072, 1]]}<trans_time_real />{'W': [[0, 1, 131072], [[0, 8, 16384], [0, 8, 16384]], [[8192, 131072, 1], [2048, 131072, 1]]], 'I': [[0, 1, 131072], [[1, 32, 4096], [12, 32, 4096]], [[3136, 131072, 1], [784, 131072, 1]]], 'O': [[0, 1, 131072], [[1, 8192, 16], [98, 8192, 16]], [[1568, 131072, 1], [392, 131072, 1]]]}<single_stall_cycle />{'W': [[-1], [-8, -8], [-122880, -129024]], 'I': [[-1], [-31, -20], [-127936, -130288]], 'O': [[-1], [-8191, -8094], [-129504, -130680]]}<single_stall_count />{'W': [131071, 16383, 0], 'I': [131071, 4095, 0], 'O': [131072, 16, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [49140, 0], 'O': [1568, 1568]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-81932, -131072], [-129504, -129504]], 1: [[-131072, -131072], [-129504, -131072]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>