 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: chuck                               Date:  4-24-2022,  7:50PM
Device Used: XC9572-10-PC84
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
52 /72  ( 72%) 133 /360  ( 37%) 112/144 ( 78%)   25 /72  ( 35%) 41 /69  ( 59%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          16/18       36/36*      36          42/90       8/18
FB2           6/18       22/36       22          20/90       5/17
FB3          13/18       31/36       31          28/90       0/17
FB4          17/18       23/36       23          43/90      11/17
             -----       -----                   -----       -----     
             52/72      112/144                 133/360     24/69 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLKIN' mapped onto global clock net GCK1.
The complement of 'CLKIN' mapped onto global clock net GCK3.
Global output enable net(s) unused.
The complement of 'RESET' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   15          15    |  I/O              :    38      63
Output        :   18          18    |  GCK/IO           :     2       3
Bidirectional :    6           6    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     41          41

** Power Data **

There are 52 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'chuck.ise'.
WARNING:Cpld:1007 - Removing unused input(s) 'CPU_a<2>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CPU_a<3>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:897 - Unable to map all desired signals into function block, FB1.
   Buffering output signal CPU_d<7> to allow all signals assigned to this
   function block to be placed.
WARNING:Cpld:897 - Unable to map all desired signals into function block, FB1.
   Buffering output signal CPU_d<4> to allow all signals assigned to this
   function block to be placed.
*************************  Summary of Mapped Logic  ************************

** 24 Outputs **

Signal               Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                 Pts   Inps          No.  Type    Use     Mode Rate State
CPU_d<3>             5     20    FB1_1   4~   I/O     I/O     STD  FAST 
CPU_d<0>             5     20    FB1_2   1~   I/O     I/O     STD  FAST 
CPU_d<4>             2     15    FB1_3   6~   I/O     I/O     STD  FAST 
CPU_d<7>             2     15    FB1_4   7~   I/O     I/O     STD  FAST 
CPU_d<1>             5     20    FB1_5   2~   I/O     I/O     STD  FAST 
CPU_d<2>             5     20    FB1_6   3~   I/O     I/O     STD  FAST 
CPU_d<5>             1     14    FB1_8   5~   I/O     O       STD  FAST 
CPU_d<6>             1     14    FB1_11  10~  GCK/I/O O       STD  FAST 
EXT_a<18>            4     6     FB2_12  79~  I/O     O       STD  FAST 
EXT_a<17>            4     6     FB2_13  80~  I/O     O       STD  FAST 
EXT_a<16>            4     6     FB2_14  81~  I/O     O       STD  FAST 
EXT_a<14>            4     6     FB2_15  83~  I/O     O       STD  FAST 
EXT_a<15>            4     6     FB2_16  82~  I/O     O       STD  FAST 
CPU_rdy              1     1     FB4_1   46~  I/O     O       STD  FAST 
CPU_phi2             1     1     FB4_3   51~  I/O     O       STD  FAST 
CS_RAM               5     13    FB4_4   52~  I/O     O       STD  FAST 
WR                   1     2     FB4_5   47~  I/O     O       STD  FAST 
CS_UART              1     12    FB4_6   54~  I/O     O       STD  FAST 
CSR_VDP              1     13    FB4_7   55~  I/O     O       STD  FAST 
RD                   1     2     FB4_8   48~  I/O     O       STD  FAST 
CS_VIA               1     12    FB4_10  57~  I/O     O       STD  FAST 
CS_ROM               5     13    FB4_11  53~  I/O     O       STD  FAST 
CS_OPL               1     12    FB4_12  58~  I/O     O       STD  FAST 
CSW_VDP              1     13    FB4_14  56~  I/O     O       STD  FAST 

** 28 Buried Nodes **

Signal               Total Total Loc     Pwr  Reg Init
Name                 Pts   Inps          Mode State
INT_banktable<3><3>  2     17    FB1_10  STD  RESET
INT_banktable<3><2>  2     17    FB1_12  STD  RESET
INT_banktable<2><3>  2     17    FB1_13  STD  RESET
INT_banktable<2><2>  2     17    FB1_14  STD  RESET
INT_banktable<1><3>  2     17    FB1_15  STD  RESET
INT_banktable<1><2>  2     17    FB1_16  STD  RESET
INT_banktable<0><3>  2     17    FB1_17  STD  RESET
INT_banktable<0><2>  2     17    FB1_18  STD  RESET
rdyclk               0     0     FB2_18  STD  RESET
INT_banktable<3><4>  2     17    FB3_6   STD  RESET
INT_banktable<3><1>  2     17    FB3_7   STD  RESET
INT_banktable<3><0>  2     17    FB3_8   STD  RESET
INT_banktable<2><4>  2     17    FB3_9   STD  RESET
INT_banktable<2><1>  2     17    FB3_10  STD  RESET
INT_banktable<2><0>  2     17    FB3_11  STD  RESET
INT_banktable<1><4>  2     17    FB3_12  STD  RESET
INT_banktable<1><1>  2     17    FB3_13  STD  RESET
INT_banktable<1><0>  2     17    FB3_14  STD  RESET
INT_banktable<0><4>  2     17    FB3_15  STD  RESET
INT_banktable<0><1>  2     17    FB3_16  STD  RESET
INT_banktable<0><0>  2     17    FB3_17  STD  RESET
CPU_d<4>_BUFR        4     20    FB3_18  STD  
INT_banktable<3><5>  2     17    FB4_9   STD  RESET
INT_banktable<2><5>  2     17    FB4_13  STD  RESET
INT_banktable<1><5>  2     17    FB4_15  STD  RESET
INT_banktable<0><5>  2     17    FB4_16  STD  RESET
CPU_d<7>_BUFR        4     20    FB4_17  STD  
N0/N0_TRST           12    17    FB4_18  STD  

** 17 Inputs **

Signal               Loc     Pin  Pin     Pin     
Name                         No.  Type    Use     
CLKIN                FB1_9   9~   GCK/I/O GCK/I
CPU_a<0>             FB1_18  24~  I/O     I
RESET                FB2_9   74~  GSR/I/O GSR
CPU_a<1>             FB3_1   25~  I/O     I
CPU_a<4>             FB3_4   32~  I/O     I
CPU_a<6>             FB3_6   34~  I/O     I
CPU_a<7>             FB3_7   35~  I/O     I
CPU_a<11>            FB3_10  40~  I/O     I
CPU_a<5>             FB3_11  33~  I/O     I
CPU_a<12>            FB3_12  41~  I/O     I
CPU_a<13>            FB3_13  43~  I/O     I
CPU_a<8>             FB3_14  36~  I/O     I
CPU_a<9>             FB3_15  37~  I/O     I
CPU_a<15>            FB3_16  45~  I/O     I
CPU_a<10>            FB3_17  39~  I/O     I
CPU_a<14>            FB4_2   44~  I/O     I
CPU_rw               FB4_9   50~  I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               36/0
Number of signals used by logic mapping into function block:  36
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
CPU_d<3>              5       0     0   0     FB1_1   4~    I/O     I/O
CPU_d<0>              5       0     0   0     FB1_2   1~    I/O     I/O
CPU_d<4>              2       0     0   3     FB1_3   6~    I/O     I/O
CPU_d<7>              2       0     0   3     FB1_4   7~    I/O     I/O
CPU_d<1>              5       0     0   0     FB1_5   2~    I/O     I/O
CPU_d<2>              5       0     0   0     FB1_6   3~    I/O     I/O
(unused)              0       0     0   5     FB1_7   11    I/O     
CPU_d<5>              1       0     0   4     FB1_8   5~    I/O     O
(unused)              0       0     0   5     FB1_9   9     GCK/I/O GCK/I
INT_banktable<3><3>   2       0     0   3     FB1_10  13    I/O     (b)
CPU_d<6>              1       0     0   4     FB1_11  10~   GCK/I/O O
INT_banktable<3><2>   2       0     0   3     FB1_12  18    I/O     (b)
INT_banktable<2><3>   2       0     0   3     FB1_13  20    I/O     (b)
INT_banktable<2><2>   2       0     0   3     FB1_14  12    GCK/I/O (b)
INT_banktable<1><3>   2       0     0   3     FB1_15  14    I/O     (b)
INT_banktable<1><2>   2       0     0   3     FB1_16  23    I/O     (b)
INT_banktable<0><3>   2       0     0   3     FB1_17  15    I/O     (b)
INT_banktable<0><2>   2       0     0   3     FB1_18  24    I/O     I

Signals Used by Logic in Function Block
  1: CPU_a<0>          13: CPU_a<8>                  25: INT_banktable<1><2>.LFBK 
  2: CPU_a<10>         14: CPU_a<9>                  26: INT_banktable<1><3>.LFBK 
  3: CPU_a<11>         15: CPU_d<4>_BUFR             27: INT_banktable<2><0> 
  4: CPU_a<12>         16: CPU_d<7>_BUFR             28: INT_banktable<2><1> 
  5: CPU_a<13>         17: CLKIN                     29: INT_banktable<2><2>.LFBK 
  6: CPU_a<14>         18: CPU_rw                    30: INT_banktable<2><3>.LFBK 
  7: CPU_a<15>         19: INT_banktable<0><0>       31: INT_banktable<3><0> 
  8: CPU_a<1>          20: INT_banktable<0><1>       32: INT_banktable<3><1> 
  9: CPU_a<4>          21: INT_banktable<0><2>.LFBK  33: INT_banktable<3><2>.LFBK 
 10: CPU_a<5>          22: INT_banktable<0><3>.LFBK  34: INT_banktable<3><3>.LFBK 
 11: CPU_a<6>          23: INT_banktable<1><0>       35: CPU_d<3>.PIN 
 12: CPU_a<7>          24: INT_banktable<1><1>       36: CPU_d<2>.PIN 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
CPU_d<3>             XXXXXXXXXXXXXX..XX...X...X...X...X...... 20      20
CPU_d<0>             XXXXXXXXXXXXXX..XXX...X...X...X......... 20      20
CPU_d<4>             .XXXXXX.XXXXXXX.XX...................... 15      15
CPU_d<7>             .XXXXXX.XXXXXX.XXX...................... 15      15
CPU_d<1>             XXXXXXXXXXXXXX..XX.X...X...X...X........ 20      20
CPU_d<2>             XXXXXXXXXXXXXX..XX..X...X...X...X....... 20      20
CPU_d<5>             .XXXXXX.XXXXXX..XX...................... 14      14
INT_banktable<3><3>  XXXXXXXXXXXXXX...X...............XX..... 17      17
CPU_d<6>             .XXXXXX.XXXXXX..XX...................... 14      14
INT_banktable<3><2>  XXXXXXXXXXXXXX...X..............X..X.... 17      17
INT_banktable<2><3>  XXXXXXXXXXXXXX...X...........X....X..... 17      17
INT_banktable<2><2>  XXXXXXXXXXXXXX...X..........X......X.... 17      17
INT_banktable<1><3>  XXXXXXXXXXXXXX...X.......X........X..... 17      17
INT_banktable<1><2>  XXXXXXXXXXXXXX...X......X..........X.... 17      17
INT_banktable<0><3>  XXXXXXXXXXXXXX...X...X............X..... 17      17
INT_banktable<0><2>  XXXXXXXXXXXXXX...X..X..............X.... 17      17
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               22/14
Number of signals used by logic mapping into function block:  22
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   63    I/O     
(unused)              0       0     0   5     FB2_2   69    I/O     
(unused)              0       0     0   5     FB2_3   67    I/O     
(unused)              0       0     0   5     FB2_4   68    I/O     
(unused)              0       0     0   5     FB2_5   70    I/O     
(unused)              0       0     0   5     FB2_6   71    I/O     
(unused)              0       0     0   5     FB2_7   76    GTS/I/O 
(unused)              0       0     0   5     FB2_8   72    I/O     
(unused)              0       0     0   5     FB2_9   74    GSR/I/O GSR
(unused)              0       0     0   5     FB2_10  75    I/O     
(unused)              0       0     0   5     FB2_11  77    GTS/I/O 
EXT_a<18>             4       0     0   1     FB2_12  79~   I/O     O
EXT_a<17>             4       0     0   1     FB2_13  80~   I/O     O
EXT_a<16>             4       0     0   1     FB2_14  81~   I/O     O
EXT_a<14>             4       0     0   1     FB2_15  83~   I/O     O
EXT_a<15>             4       0     0   1     FB2_16  82~   I/O     O
(unused)              0       0     0   5     FB2_17  84    I/O     
rdyclk                0       0     0   5     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CPU_a<14>             9: INT_banktable<1><1>  16: INT_banktable<2><3> 
  2: CPU_a<15>            10: INT_banktable<1><2>  17: INT_banktable<2><4> 
  3: INT_banktable<0><0>  11: INT_banktable<1><3>  18: INT_banktable<3><0> 
  4: INT_banktable<0><1>  12: INT_banktable<1><4>  19: INT_banktable<3><1> 
  5: INT_banktable<0><2>  13: INT_banktable<2><0>  20: INT_banktable<3><2> 
  6: INT_banktable<0><3>  14: INT_banktable<2><1>  21: INT_banktable<3><3> 
  7: INT_banktable<0><4>  15: INT_banktable<2><2>  22: INT_banktable<3><4> 
  8: INT_banktable<1><0> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
EXT_a<18>            XX....X....X....X....X.................. 6       6
EXT_a<17>            XX...X....X....X....X................... 6       6
EXT_a<16>            XX..X....X....X....X.................... 6       6
EXT_a<14>            XXX....X....X....X...................... 6       6
EXT_a<15>            XX.X....X....X....X..................... 6       6
rdyclk               ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               31/5
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1   25    I/O     I
(unused)              0       0     0   5     FB3_2   17    I/O     
(unused)              0       0     0   5     FB3_3   31    I/O     
(unused)              0       0     0   5     FB3_4   32    I/O     I
(unused)              0       0     0   5     FB3_5   19    I/O     
INT_banktable<3><4>   2       0     0   3     FB3_6   34    I/O     I
INT_banktable<3><1>   2       0     0   3     FB3_7   35    I/O     I
INT_banktable<3><0>   2       0     0   3     FB3_8   21    I/O     (b)
INT_banktable<2><4>   2       0     0   3     FB3_9   26    I/O     (b)
INT_banktable<2><1>   2       0     0   3     FB3_10  40    I/O     I
INT_banktable<2><0>   2       0     0   3     FB3_11  33    I/O     I
INT_banktable<1><4>   2       0     0   3     FB3_12  41    I/O     I
INT_banktable<1><1>   2       0     0   3     FB3_13  43    I/O     I
INT_banktable<1><0>   2       0     0   3     FB3_14  36    I/O     I
INT_banktable<0><4>   2       0     0   3     FB3_15  37    I/O     I
INT_banktable<0><1>   2       0     0   3     FB3_16  45    I/O     I
INT_banktable<0><0>   2       0     0   3     FB3_17  39    I/O     I
CPU_d<4>_BUFR         4       0     0   1     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CPU_a<0>          12: CPU_a<7>                  22: INT_banktable<1><4>.LFBK 
  2: CPU_a<10>         13: CPU_a<8>                  23: INT_banktable<2><0>.LFBK 
  3: CPU_a<11>         14: CPU_a<9>                  24: INT_banktable<2><1>.LFBK 
  4: CPU_a<12>         15: CLKIN                     25: INT_banktable<2><4>.LFBK 
  5: CPU_a<13>         16: CPU_rw                    26: INT_banktable<3><0>.LFBK 
  6: CPU_a<14>         17: INT_banktable<0><0>.LFBK  27: INT_banktable<3><1>.LFBK 
  7: CPU_a<15>         18: INT_banktable<0><1>.LFBK  28: INT_banktable<3><4>.LFBK 
  8: CPU_a<1>          19: INT_banktable<0><4>.LFBK  29: CPU_d<4>.PIN 
  9: CPU_a<4>          20: INT_banktable<1><0>.LFBK  30: CPU_d<1>.PIN 
 10: CPU_a<5>          21: INT_banktable<1><1>.LFBK  31: CPU_d<0>.PIN 
 11: CPU_a<6>         

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
INT_banktable<3><4>  XXXXXXXXXXXXXX.X...........XX........... 17      17
INT_banktable<3><1>  XXXXXXXXXXXXXX.X..........X..X.......... 17      17
INT_banktable<3><0>  XXXXXXXXXXXXXX.X.........X....X......... 17      17
INT_banktable<2><4>  XXXXXXXXXXXXXX.X........X...X........... 17      17
INT_banktable<2><1>  XXXXXXXXXXXXXX.X.......X.....X.......... 17      17
INT_banktable<2><0>  XXXXXXXXXXXXXX.X......X.......X......... 17      17
INT_banktable<1><4>  XXXXXXXXXXXXXX.X.....X......X........... 17      17
INT_banktable<1><1>  XXXXXXXXXXXXXX.X....X........X.......... 17      17
INT_banktable<1><0>  XXXXXXXXXXXXXX.X...X..........X......... 17      17
INT_banktable<0><4>  XXXXXXXXXXXXXX.X..X.........X........... 17      17
INT_banktable<0><1>  XXXXXXXXXXXXXX.X.X...........X.......... 17      17
INT_banktable<0><0>  XXXXXXXXXXXXXX.XX.............X......... 17      17
CPU_d<4>_BUFR        XXXXXXXXXXXXXXXX..X..X..X..X............ 20      20
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               23/13
Number of signals used by logic mapping into function block:  23
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
CPU_rdy               1       0   /\4   0     FB4_1   46~   I/O     O
(unused)              0       0     0   5     FB4_2   44    I/O     I
CPU_phi2              1       0     0   4     FB4_3   51~   I/O     O
CS_RAM                5       0     0   0     FB4_4   52~   I/O     O
WR                    1       0     0   4     FB4_5   47~   I/O     O
CS_UART               1       0     0   4     FB4_6   54~   I/O     O
CSR_VDP               1       0     0   4     FB4_7   55~   I/O     O
RD                    1       0     0   4     FB4_8   48~   I/O     O
INT_banktable<3><5>   2       0     0   3     FB4_9   50    I/O     I
CS_VIA                1       0     0   4     FB4_10  57~   I/O     O
CS_ROM                5       0     0   0     FB4_11  53~   I/O     O
CS_OPL                1       0     0   4     FB4_12  58~   I/O     O
INT_banktable<2><5>   2       0     0   3     FB4_13  61    I/O     (b)
CSW_VDP               1       0     0   4     FB4_14  56~   I/O     O
INT_banktable<1><5>   2       0     0   3     FB4_15  65    I/O     (b)
INT_banktable<0><5>   2       0   \/2   1     FB4_16  62    I/O     (b)
CPU_d<7>_BUFR         4       2<- \/3   0     FB4_17  66    I/O     (b)
N0/N0_TRST           12       7<-   0   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CPU_a<0>           9: CPU_a<4>          17: INT_banktable<0><5>.LFBK 
  2: CPU_a<10>         10: CPU_a<5>          18: INT_banktable<1><5>.LFBK 
  3: CPU_a<11>         11: CPU_a<6>          19: INT_banktable<2><5>.LFBK 
  4: CPU_a<12>         12: CPU_a<7>          20: INT_banktable<3><5>.LFBK 
  5: CPU_a<13>         13: CPU_a<8>          21: N0/N0_TRST.LFBK 
  6: CPU_a<14>         14: CPU_a<9>          22: CPU_d<7>.PIN 
  7: CPU_a<15>         15: CLKIN             23: rdyclk 
  8: CPU_a<1>          16: CPU_rw           

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
CPU_rdy              ....................X................... 1       1
CPU_phi2             ..............X......................... 1       1
CS_RAM               .XXXXXX....XXX..XXXX.................... 13      13
WR                   ..............XX........................ 2       2
CS_UART              .XXXXXX.XXXXXX.......................... 12      12
CSR_VDP              .XXXXXX.XXXXXX.X........................ 13      13
RD                   ..............XX........................ 2       2
INT_banktable<3><5>  XXXXXXXXXXXXXX.X...X.X.................. 17      17
CS_VIA               .XXXXXX.XXXXXX.......................... 12      12
CS_ROM               .XXXXXX....XXX..XXXX.................... 13      13
CS_OPL               .XXXXXX.XXXXXX.......................... 12      12
INT_banktable<2><5>  XXXXXXXXXXXXXX.X..X..X.................. 17      17
CSW_VDP              .XXXXXX.XXXXXX.X........................ 13      13
INT_banktable<1><5>  XXXXXXXXXXXXXX.X.X...X.................. 17      17
INT_banktable<0><5>  XXXXXXXXXXXXXX.XX....X.................. 17      17
CPU_d<7>_BUFR        XXXXXXXXXXXXXXXXXXXX.................... 20      20
N0/N0_TRST           .XXXXXX.XXXXXX..XXXX..X................. 17      17
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


CPU_d_I(0) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND CLKIN AND INT_banktable(3)(0))
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND CLKIN AND INT_banktable(2)(0))
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND CLKIN AND INT_banktable(1)(0))
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND CLKIN AND INT_banktable(0)(0)));
CPU_d(0) <= CPU_d_I(0) when CPU_d_OE(0) = '1' else 'Z';
CPU_d_OE(0) <= (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CLKIN);


CPU_d_I(1) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND CLKIN AND INT_banktable(3)(1))
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND CLKIN AND INT_banktable(2)(1))
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND CLKIN AND INT_banktable(1)(1))
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND CLKIN AND INT_banktable(0)(1)));
CPU_d(1) <= CPU_d_I(1) when CPU_d_OE(1) = '1' else 'Z';
CPU_d_OE(1) <= (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CLKIN);


CPU_d_I(2) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND CLKIN AND INT_banktable(3)(2).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND CLKIN AND INT_banktable(2)(2).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND CLKIN AND INT_banktable(1)(2).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND CLKIN AND INT_banktable(0)(2).LFBK));
CPU_d(2) <= CPU_d_I(2) when CPU_d_OE(2) = '1' else 'Z';
CPU_d_OE(2) <= (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CLKIN);


CPU_d_I(3) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND CLKIN AND INT_banktable(3)(3).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND CLKIN AND INT_banktable(2)(3).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND CLKIN AND INT_banktable(1)(3).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND CLKIN AND INT_banktable(0)(3).LFBK));
CPU_d(3) <= CPU_d_I(3) when CPU_d_OE(3) = '1' else 'Z';
CPU_d_OE(3) <= (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CLKIN);


CPU_d_I(4) <= CPU_d(4)_BUFR;
CPU_d(4) <= CPU_d_I(4) when CPU_d_OE(4) = '1' else 'Z';
CPU_d_OE(4) <= (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CLKIN);


CPU_d(4)_BUFR <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND CLKIN AND INT_banktable(3)(4).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND CLKIN AND INT_banktable(2)(4).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND CLKIN AND INT_banktable(1)(4).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND CLKIN AND INT_banktable(0)(4).LFBK));


CPU_d_I(5) <= '0';
CPU_d(5) <= CPU_d_I(5) when CPU_d_OE(5) = '1' else 'Z';
CPU_d_OE(5) <= (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CLKIN);


CPU_d_I(6) <= '0';
CPU_d(6) <= CPU_d_I(6) when CPU_d_OE(6) = '1' else 'Z';
CPU_d_OE(6) <= (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CLKIN);


CPU_d_I(7) <= CPU_d(7)_BUFR;
CPU_d(7) <= CPU_d_I(7) when CPU_d_OE(7) = '1' else 'Z';
CPU_d_OE(7) <= (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CLKIN);


CPU_d(7)_BUFR <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND CLKIN AND INT_banktable(3)(5).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND CLKIN AND INT_banktable(1)(5).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND CLKIN AND INT_banktable(2)(5).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND CLKIN AND INT_banktable(0)(5).LFBK));


CPU_phi2 <= CLKIN;


CPU_rdy_I <= '0';
CPU_rdy <= CPU_rdy_I when CPU_rdy_OE = '1' else 'Z';
CPU_rdy_OE <= N0/N0_TRST.LFBK;


CSR_VDP <= NOT ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND NOT CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND CPU_rw));


CSW_VDP <= NOT ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND NOT CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw));


CS_OPL <= NOT ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND CPU_a(6) AND 
	NOT CPU_a(5) AND NOT CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15)));


CS_RAM <= ((CPU_a(14) AND CPU_a(15) AND INT_banktable(3)(5).LFBK)
	OR (CPU_a(14) AND NOT CPU_a(15) AND INT_banktable(1)(5).LFBK)
	OR (NOT CPU_a(14) AND CPU_a(15) AND INT_banktable(2)(5).LFBK)
	OR (NOT CPU_a(14) AND NOT CPU_a(15) AND INT_banktable(0)(5).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(11) AND 
	NOT CPU_a(10) AND NOT CPU_a(14) AND NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15)));


CS_ROM <= ((CPU_a(14) AND CPU_a(15) AND NOT INT_banktable(3)(5).LFBK)
	OR (CPU_a(14) AND NOT CPU_a(15) AND NOT INT_banktable(1)(5).LFBK)
	OR (NOT CPU_a(14) AND CPU_a(15) AND NOT INT_banktable(2)(5).LFBK)
	OR (NOT CPU_a(14) AND NOT CPU_a(15) AND NOT INT_banktable(0)(5).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(11) AND 
	NOT CPU_a(10) AND NOT CPU_a(14) AND NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15)));


CS_UART <= NOT ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	NOT CPU_a(5) AND NOT CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15)));


CS_VIA <= NOT ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	NOT CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15)));


EXT_a(14) <= ((CPU_a(14) AND CPU_a(15) AND INT_banktable(3)(0))
	OR (CPU_a(14) AND NOT CPU_a(15) AND INT_banktable(1)(0))
	OR (NOT CPU_a(14) AND CPU_a(15) AND INT_banktable(2)(0))
	OR (NOT CPU_a(14) AND NOT CPU_a(15) AND INT_banktable(0)(0)));


EXT_a(15) <= ((CPU_a(14) AND CPU_a(15) AND INT_banktable(3)(1))
	OR (CPU_a(14) AND NOT CPU_a(15) AND INT_banktable(1)(1))
	OR (NOT CPU_a(14) AND CPU_a(15) AND INT_banktable(2)(1))
	OR (NOT CPU_a(14) AND NOT CPU_a(15) AND INT_banktable(0)(1)));


EXT_a(16) <= ((CPU_a(14) AND CPU_a(15) AND INT_banktable(3)(2))
	OR (CPU_a(14) AND NOT CPU_a(15) AND INT_banktable(1)(2))
	OR (NOT CPU_a(14) AND CPU_a(15) AND INT_banktable(2)(2))
	OR (NOT CPU_a(14) AND NOT CPU_a(15) AND INT_banktable(0)(2)));


EXT_a(17) <= ((CPU_a(14) AND CPU_a(15) AND INT_banktable(3)(3))
	OR (CPU_a(14) AND NOT CPU_a(15) AND INT_banktable(1)(3))
	OR (NOT CPU_a(14) AND CPU_a(15) AND INT_banktable(2)(3))
	OR (NOT CPU_a(14) AND NOT CPU_a(15) AND INT_banktable(0)(3)));


EXT_a(18) <= ((CPU_a(14) AND CPU_a(15) AND INT_banktable(3)(4))
	OR (CPU_a(14) AND NOT CPU_a(15) AND INT_banktable(1)(4))
	OR (NOT CPU_a(14) AND CPU_a(15) AND INT_banktable(2)(4))
	OR (NOT CPU_a(14) AND NOT CPU_a(15) AND INT_banktable(0)(4)));

FTCPE_INT_banktable05: FTCPE port map (INT_banktable(0)(5),INT_banktable_T(0)(5),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(0)(5) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND CPU_d(7).PIN AND NOT INT_banktable(0)(5).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND NOT CPU_d(7).PIN AND INT_banktable(0)(5).LFBK));

FTCPE_INT_banktable04: FTCPE port map (INT_banktable(0)(4),INT_banktable_T(0)(4),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(0)(4) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND CPU_d(4).PIN AND NOT INT_banktable(0)(4).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND NOT CPU_d(4).PIN AND INT_banktable(0)(4).LFBK));

FTCPE_INT_banktable03: FTCPE port map (INT_banktable(0)(3),INT_banktable_T(0)(3),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(0)(3) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND CPU_d(3).PIN AND NOT INT_banktable(0)(3).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND NOT CPU_d(3).PIN AND INT_banktable(0)(3).LFBK));

FTCPE_INT_banktable02: FTCPE port map (INT_banktable(0)(2),INT_banktable_T(0)(2),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(0)(2) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND CPU_d(2).PIN AND NOT INT_banktable(0)(2).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND NOT CPU_d(2).PIN AND INT_banktable(0)(2).LFBK));

FTCPE_INT_banktable01: FTCPE port map (INT_banktable(0)(1),INT_banktable_T(0)(1),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(0)(1) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND CPU_d(1).PIN AND NOT INT_banktable(0)(1).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND NOT CPU_d(1).PIN AND INT_banktable(0)(1).LFBK));

FTCPE_INT_banktable00: FTCPE port map (INT_banktable(0)(0),INT_banktable_T(0)(0),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(0)(0) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND CPU_d(0).PIN AND NOT INT_banktable(0)(0).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	NOT CPU_a(0) AND NOT CPU_d(0).PIN AND INT_banktable(0)(0).LFBK));

FTCPE_INT_banktable10: FTCPE port map (INT_banktable(1)(0),INT_banktable_T(1)(0),NOT CLKIN,'0',NOT RESET);
INT_banktable_T(1)(0) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND CPU_d(0).PIN AND NOT INT_banktable(1)(0).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND NOT CPU_d(0).PIN AND INT_banktable(1)(0).LFBK));

FTCPE_INT_banktable11: FTCPE port map (INT_banktable(1)(1),INT_banktable_T(1)(1),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(1)(1) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND CPU_d(1).PIN AND NOT INT_banktable(1)(1).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND NOT CPU_d(1).PIN AND INT_banktable(1)(1).LFBK));

FTCPE_INT_banktable12: FTCPE port map (INT_banktable(1)(2),INT_banktable_T(1)(2),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(1)(2) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND CPU_d(2).PIN AND NOT INT_banktable(1)(2).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND NOT CPU_d(2).PIN AND INT_banktable(1)(2).LFBK));

FTCPE_INT_banktable13: FTCPE port map (INT_banktable(1)(3),INT_banktable_T(1)(3),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(1)(3) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND CPU_d(3).PIN AND NOT INT_banktable(1)(3).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND NOT CPU_d(3).PIN AND INT_banktable(1)(3).LFBK));

FTCPE_INT_banktable14: FTCPE port map (INT_banktable(1)(4),INT_banktable_T(1)(4),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(1)(4) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND CPU_d(4).PIN AND NOT INT_banktable(1)(4).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND NOT CPU_d(4).PIN AND INT_banktable(1)(4).LFBK));

FTCPE_INT_banktable15: FTCPE port map (INT_banktable(1)(5),INT_banktable_T(1)(5),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(1)(5) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND CPU_d(7).PIN AND NOT INT_banktable(1)(5).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND NOT CPU_a(1) AND 
	CPU_a(0) AND NOT CPU_d(7).PIN AND INT_banktable(1)(5).LFBK));

FTCPE_INT_banktable25: FTCPE port map (INT_banktable(2)(5),INT_banktable_T(2)(5),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(2)(5) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND CPU_d(7).PIN AND NOT INT_banktable(2)(5).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND NOT CPU_d(7).PIN AND INT_banktable(2)(5).LFBK));

FTCPE_INT_banktable24: FTCPE port map (INT_banktable(2)(4),INT_banktable_T(2)(4),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(2)(4) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND CPU_d(4).PIN AND NOT INT_banktable(2)(4).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND NOT CPU_d(4).PIN AND INT_banktable(2)(4).LFBK));

FTCPE_INT_banktable23: FTCPE port map (INT_banktable(2)(3),INT_banktable_T(2)(3),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(2)(3) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND CPU_d(3).PIN AND NOT INT_banktable(2)(3).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND NOT CPU_d(3).PIN AND INT_banktable(2)(3).LFBK));

FTCPE_INT_banktable22: FTCPE port map (INT_banktable(2)(2),INT_banktable_T(2)(2),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(2)(2) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND CPU_d(2).PIN AND NOT INT_banktable(2)(2).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND NOT CPU_d(2).PIN AND INT_banktable(2)(2).LFBK));

FTCPE_INT_banktable20: FTCPE port map (INT_banktable(2)(0),INT_banktable_T(2)(0),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(2)(0) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND CPU_d(0).PIN AND NOT INT_banktable(2)(0).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND NOT CPU_d(0).PIN AND INT_banktable(2)(0).LFBK));

FTCPE_INT_banktable21: FTCPE port map (INT_banktable(2)(1),INT_banktable_T(2)(1),NOT CLKIN,'0',NOT RESET);
INT_banktable_T(2)(1) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND CPU_d(1).PIN AND NOT INT_banktable(2)(1).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	NOT CPU_a(0) AND NOT CPU_d(1).PIN AND INT_banktable(2)(1).LFBK));

FTCPE_INT_banktable31: FTCPE port map (INT_banktable(3)(1),INT_banktable_T(3)(1),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(3)(1) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND CPU_d(1).PIN AND NOT INT_banktable(3)(1).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND NOT CPU_d(1).PIN AND INT_banktable(3)(1).LFBK));

FTCPE_INT_banktable30: FTCPE port map (INT_banktable(3)(0),INT_banktable_T(3)(0),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(3)(0) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND CPU_d(0).PIN AND NOT INT_banktable(3)(0).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND NOT CPU_d(0).PIN AND INT_banktable(3)(0).LFBK));

FTCPE_INT_banktable33: FTCPE port map (INT_banktable(3)(3),INT_banktable_T(3)(3),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(3)(3) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND CPU_d(3).PIN AND NOT INT_banktable(3)(3).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND NOT CPU_d(3).PIN AND INT_banktable(3)(3).LFBK));

FTCPE_INT_banktable35: FTCPE port map (INT_banktable(3)(5),INT_banktable_T(3)(5),NOT CLKIN,'0',NOT RESET);
INT_banktable_T(3)(5) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND CPU_d(7).PIN AND NOT INT_banktable(3)(5).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND NOT CPU_d(7).PIN AND INT_banktable(3)(5).LFBK));

FTCPE_INT_banktable32: FTCPE port map (INT_banktable(3)(2),INT_banktable_T(3)(2),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(3)(2) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND CPU_d(2).PIN AND NOT INT_banktable(3)(2).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND NOT CPU_d(2).PIN AND INT_banktable(3)(2).LFBK));

FTCPE_INT_banktable34: FTCPE port map (INT_banktable(3)(4),INT_banktable_T(3)(4),NOT CLKIN,NOT RESET,'0');
INT_banktable_T(3)(4) <= ((CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND CPU_d(4).PIN AND NOT INT_banktable(3)(4).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND NOT CPU_rw AND CPU_a(1) AND 
	CPU_a(0) AND NOT CPU_d(4).PIN AND INT_banktable(3)(4).LFBK));


N0/N0_TRST <= ((NOT CPU_a(9) AND NOT CPU_a(14) AND NOT CPU_a(15) AND rdyclk AND 
	INT_banktable(0)(5).LFBK)
	OR (CPU_a(11) AND NOT CPU_a(14) AND NOT CPU_a(15) AND rdyclk AND 
	INT_banktable(0)(5).LFBK)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND CPU_a(6) AND 
	NOT CPU_a(5) AND NOT CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND rdyclk)
	OR (CPU_a(9) AND NOT CPU_a(8) AND NOT CPU_a(7) AND NOT CPU_a(6) AND 
	CPU_a(5) AND NOT CPU_a(4) AND NOT CPU_a(11) AND NOT CPU_a(10) AND NOT CPU_a(14) AND 
	NOT CPU_a(13) AND NOT CPU_a(12) AND NOT CPU_a(15) AND rdyclk)
	OR (CPU_a(8) AND NOT CPU_a(14) AND NOT CPU_a(15) AND rdyclk AND 
	INT_banktable(0)(5).LFBK)
	OR (CPU_a(7) AND NOT CPU_a(14) AND NOT CPU_a(15) AND rdyclk AND 
	INT_banktable(0)(5).LFBK)
	OR (CPU_a(10) AND NOT CPU_a(14) AND NOT CPU_a(15) AND rdyclk AND 
	INT_banktable(0)(5).LFBK)
	OR (CPU_a(14) AND CPU_a(15) AND rdyclk AND 
	INT_banktable(3)(5).LFBK)
	OR (CPU_a(14) AND NOT CPU_a(15) AND rdyclk AND 
	INT_banktable(1)(5).LFBK)
	OR (NOT CPU_a(14) AND CPU_a(15) AND rdyclk AND 
	INT_banktable(2)(5).LFBK)
	OR (NOT CPU_a(14) AND CPU_a(13) AND NOT CPU_a(15) AND rdyclk AND 
	INT_banktable(0)(5).LFBK)
	OR (NOT CPU_a(14) AND CPU_a(12) AND NOT CPU_a(15) AND rdyclk AND 
	INT_banktable(0)(5).LFBK));


RD <= NOT ((CPU_rw AND CLKIN));


WR <= NOT ((NOT CPU_rw AND CLKIN));

FTCPE_rdyclk: FTCPE port map (rdyclk,'1',CLKIN,NOT RESET,'0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572-10-PC84


   --------------------------------------------------------------  
  /11 10 9  8  7  6  5  4  3  2  1  84 83 82 81 80 79 78 77 76 75 \
 | 12                                                          74 | 
 | 13                                                          73 | 
 | 14                                                          72 | 
 | 15                                                          71 | 
 | 16                                                          70 | 
 | 17                                                          69 | 
 | 18                                                          68 | 
 | 19                                                          67 | 
 | 20                                                          66 | 
 | 21                       XC9572-10-PC84                     65 | 
 | 22                                                          64 | 
 | 23                                                          63 | 
 | 24                                                          62 | 
 | 25                                                          61 | 
 | 26                                                          60 | 
 | 27                                                          59 | 
 | 28                                                          58 | 
 | 29                                                          57 | 
 | 30                                                          56 | 
 | 31                                                          55 | 
 | 32                                                          54 | 
 \ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 /
   --------------------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 CPU_d<0>                         43 CPU_a<13>                     
  2 CPU_d<1>                         44 CPU_a<14>                     
  3 CPU_d<2>                         45 CPU_a<15>                     
  4 CPU_d<3>                         46 CPU_rdy                       
  5 CPU_d<5>                         47 WR                            
  6 CPU_d<4>                         48 RD                            
  7 CPU_d<7>                         49 GND                           
  8 GND                              50 CPU_rw                        
  9 CLKIN                            51 CPU_phi2                      
 10 CPU_d<6>                         52 CS_RAM                        
 11 TIE                              53 CS_ROM                        
 12 TIE                              54 CS_UART                       
 13 TIE                              55 CSR_VDP                       
 14 TIE                              56 CSW_VDP                       
 15 TIE                              57 CS_VIA                        
 16 GND                              58 CS_OPL                        
 17 TIE                              59 TDO                           
 18 TIE                              60 GND                           
 19 TIE                              61 TIE                           
 20 TIE                              62 TIE                           
 21 TIE                              63 TIE                           
 22 VCC                              64 VCC                           
 23 TIE                              65 TIE                           
 24 CPU_a<0>                         66 TIE                           
 25 CPU_a<1>                         67 TIE                           
 26 TIE                              68 TIE                           
 27 GND                              69 TIE                           
 28 TDI                              70 TIE                           
 29 TMS                              71 TIE                           
 30 TCK                              72 TIE                           
 31 TIE                              73 VCC                           
 32 CPU_a<4>                         74 RESET                         
 33 CPU_a<5>                         75 TIE                           
 34 CPU_a<6>                         76 TIE                           
 35 CPU_a<7>                         77 TIE                           
 36 CPU_a<8>                         78 VCC                           
 37 CPU_a<9>                         79 EXT_a<18>                     
 38 VCC                              80 EXT_a<17>                     
 39 CPU_a<10>                        81 EXT_a<16>                     
 40 CPU_a<11>                        82 EXT_a<15>                     
 41 CPU_a<12>                        83 EXT_a<14>                     
 42 GND                              84 TIE                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572-10-PC84
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
