\doxysection{UART\+\_\+\+Type Struct Reference}
\hypertarget{struct_u_a_r_t___type}{}\label{struct_u_a_r_t___type}\index{UART\_Type@{UART\_Type}}


{\ttfamily \#include $<$UART\+\_\+prv.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a8744864d71ef2d87b9dd7975b3faa665}{DR}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>volatile uint32\_t \mbox{\hyperlink{struct_u_a_r_t___type_a3252714d45260522382f2541d17156dd}{ECR\_UART\_ALT}}\\
\>volatile uint32\_t \mbox{\hyperlink{struct_u_a_r_t___type_aa970a8a265bdaacaad08a6a4cd8fe76a}{RSR}}\\
\}; \\

\end{tabbing}\item 
volatile const uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a3d84f989adc65fa1b5d4a65cf221d42c}{RESERVED}} \mbox{[}4\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a244bd593f8bcc713a566c4a09bb912f1}{FR}}
\item 
volatile const uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_ac57b398460afa52300075f40094299d7}{RESERVED1}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_ad3dae3310d4715598e21fcb17784ca16}{ILPR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_afb0e300a0e289323e891131e8abff336}{IBRD}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a454e49a4702c053a46cd4babf820b027}{FBRD}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a5fcf615197dde32bc01281fc6f15a266}{LCRH}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a45df1358ac5acf9c1264796a8aad436f}{CTL}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a11069b7ad10588da402ecc3d64024376}{IFLS}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a0a346bf777304d233898f1430adcfd83}{IM}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a3972d615848632c90e18cfe0f68b57fc}{RIS}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_abe7541df838ef37b74651a014c130f48}{MIS}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_acf6b4a0bddd951d73a63bc8fa863c26f}{ICR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a4f7e8e918251be8f4aad197f74f10a8f}{DMACTL}}
\item 
volatile const uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_afe04f49b5bcdf62bb617dd26b9bb61fd}{RESERVED2}} \mbox{[}22\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a5da0c7a4fa5cf4c121defcc135db8876}{\+\_\+9\+BITADDR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a2f98e7a84a95aeac463fe8eb40a26995}{\+\_\+9\+BITAMASK}}
\item 
volatile const uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a6b502e18a7db135a41538cba19e10c5e}{RESERVED3}} \mbox{[}965\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a5aa6322a6d187c2d06a4e72950f247f3}{PP}}
\item 
volatile const uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_a4be242c90f84de9f3195e465a6faee98}{RESERVED4}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_u_a_r_t___type_aed0913a5ecc498c293791f53a0b60aab}{CC}}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{struct_u_a_r_t___type_a32ed3adbcd6cfd6414ae62ee56da96da}\label{struct_u_a_r_t___type_a32ed3adbcd6cfd6414ae62ee56da96da} 
\doxysubsubsection{\texorpdfstring{[union]}{[union]}}
{\footnotesize\ttfamily union  \{ ... \} }

\Hypertarget{struct_u_a_r_t___type_a5da0c7a4fa5cf4c121defcc135db8876}\label{struct_u_a_r_t___type_a5da0c7a4fa5cf4c121defcc135db8876} 
\index{UART\_Type@{UART\_Type}!\_9BITADDR@{\_9BITADDR}}
\index{\_9BITADDR@{\_9BITADDR}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{\_9BITADDR}{\_9BITADDR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+9\+BITADDR}

UART 9-\/Bit Self Address ~\newline
 \Hypertarget{struct_u_a_r_t___type_a2f98e7a84a95aeac463fe8eb40a26995}\label{struct_u_a_r_t___type_a2f98e7a84a95aeac463fe8eb40a26995} 
\index{UART\_Type@{UART\_Type}!\_9BITAMASK@{\_9BITAMASK}}
\index{\_9BITAMASK@{\_9BITAMASK}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{\_9BITAMASK}{\_9BITAMASK}}
{\footnotesize\ttfamily volatile uint32\+\_\+t \+\_\+9\+BITAMASK}

UART 9-\/Bit Self Address Mask ~\newline
 \Hypertarget{struct_u_a_r_t___type_aed0913a5ecc498c293791f53a0b60aab}\label{struct_u_a_r_t___type_aed0913a5ecc498c293791f53a0b60aab} 
\index{UART\_Type@{UART\_Type}!CC@{CC}}
\index{CC@{CC}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{CC}{CC}}
{\footnotesize\ttfamily volatile uint32\+\_\+t CC}

UART Clock Configuration ~\newline
 \Hypertarget{struct_u_a_r_t___type_a45df1358ac5acf9c1264796a8aad436f}\label{struct_u_a_r_t___type_a45df1358ac5acf9c1264796a8aad436f} 
\index{UART\_Type@{UART\_Type}!CTL@{CTL}}
\index{CTL@{CTL}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{CTL}{CTL}}
{\footnotesize\ttfamily volatile uint32\+\_\+t CTL}

UART Control ~\newline
 \Hypertarget{struct_u_a_r_t___type_a4f7e8e918251be8f4aad197f74f10a8f}\label{struct_u_a_r_t___type_a4f7e8e918251be8f4aad197f74f10a8f} 
\index{UART\_Type@{UART\_Type}!DMACTL@{DMACTL}}
\index{DMACTL@{DMACTL}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{DMACTL}{DMACTL}}
{\footnotesize\ttfamily volatile uint32\+\_\+t DMACTL}

UART DMA Control ~\newline
 \Hypertarget{struct_u_a_r_t___type_a8744864d71ef2d87b9dd7975b3faa665}\label{struct_u_a_r_t___type_a8744864d71ef2d87b9dd7975b3faa665} 
\index{UART\_Type@{UART\_Type}!DR@{DR}}
\index{DR@{DR}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t DR}

\texorpdfstring{$<$}{<} UART0 Structure ~\newline
 UART Data ~\newline
 \Hypertarget{struct_u_a_r_t___type_a3252714d45260522382f2541d17156dd}\label{struct_u_a_r_t___type_a3252714d45260522382f2541d17156dd} 
\index{UART\_Type@{UART\_Type}!ECR\_UART\_ALT@{ECR\_UART\_ALT}}
\index{ECR\_UART\_ALT@{ECR\_UART\_ALT}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{ECR\_UART\_ALT}{ECR\_UART\_ALT}}
{\footnotesize\ttfamily volatile uint32\+\_\+t ECR\+\_\+\+UART\+\_\+\+ALT}

UART Receive Status/\+Error Clear ~\newline
 \Hypertarget{struct_u_a_r_t___type_a454e49a4702c053a46cd4babf820b027}\label{struct_u_a_r_t___type_a454e49a4702c053a46cd4babf820b027} 
\index{UART\_Type@{UART\_Type}!FBRD@{FBRD}}
\index{FBRD@{FBRD}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{FBRD}{FBRD}}
{\footnotesize\ttfamily volatile uint32\+\_\+t FBRD}

UART Fractional Baud-\/\+Rate Divisor ~\newline
 \Hypertarget{struct_u_a_r_t___type_a244bd593f8bcc713a566c4a09bb912f1}\label{struct_u_a_r_t___type_a244bd593f8bcc713a566c4a09bb912f1} 
\index{UART\_Type@{UART\_Type}!FR@{FR}}
\index{FR@{FR}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{FR}{FR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t FR}

UART Flag ~\newline
 \Hypertarget{struct_u_a_r_t___type_afb0e300a0e289323e891131e8abff336}\label{struct_u_a_r_t___type_afb0e300a0e289323e891131e8abff336} 
\index{UART\_Type@{UART\_Type}!IBRD@{IBRD}}
\index{IBRD@{IBRD}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{IBRD}{IBRD}}
{\footnotesize\ttfamily volatile uint32\+\_\+t IBRD}

UART Integer Baud-\/\+Rate Divisor ~\newline
 \Hypertarget{struct_u_a_r_t___type_acf6b4a0bddd951d73a63bc8fa863c26f}\label{struct_u_a_r_t___type_acf6b4a0bddd951d73a63bc8fa863c26f} 
\index{UART\_Type@{UART\_Type}!ICR@{ICR}}
\index{ICR@{ICR}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t ICR}

UART Interrupt Clear ~\newline
 \Hypertarget{struct_u_a_r_t___type_a11069b7ad10588da402ecc3d64024376}\label{struct_u_a_r_t___type_a11069b7ad10588da402ecc3d64024376} 
\index{UART\_Type@{UART\_Type}!IFLS@{IFLS}}
\index{IFLS@{IFLS}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{IFLS}{IFLS}}
{\footnotesize\ttfamily volatile uint32\+\_\+t IFLS}

UART Interrupt FIFO Level Select ~\newline
 \Hypertarget{struct_u_a_r_t___type_ad3dae3310d4715598e21fcb17784ca16}\label{struct_u_a_r_t___type_ad3dae3310d4715598e21fcb17784ca16} 
\index{UART\_Type@{UART\_Type}!ILPR@{ILPR}}
\index{ILPR@{ILPR}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{ILPR}{ILPR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t ILPR}

UART Ir\+DA Low-\/\+Power Register ~\newline
 \Hypertarget{struct_u_a_r_t___type_a0a346bf777304d233898f1430adcfd83}\label{struct_u_a_r_t___type_a0a346bf777304d233898f1430adcfd83} 
\index{UART\_Type@{UART\_Type}!IM@{IM}}
\index{IM@{IM}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{IM}{IM}}
{\footnotesize\ttfamily volatile uint32\+\_\+t IM}

UART Interrupt Mask ~\newline
 \Hypertarget{struct_u_a_r_t___type_a5fcf615197dde32bc01281fc6f15a266}\label{struct_u_a_r_t___type_a5fcf615197dde32bc01281fc6f15a266} 
\index{UART\_Type@{UART\_Type}!LCRH@{LCRH}}
\index{LCRH@{LCRH}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{LCRH}{LCRH}}
{\footnotesize\ttfamily volatile uint32\+\_\+t LCRH}

UART Line Control ~\newline
 \Hypertarget{struct_u_a_r_t___type_abe7541df838ef37b74651a014c130f48}\label{struct_u_a_r_t___type_abe7541df838ef37b74651a014c130f48} 
\index{UART\_Type@{UART\_Type}!MIS@{MIS}}
\index{MIS@{MIS}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{MIS}{MIS}}
{\footnotesize\ttfamily volatile uint32\+\_\+t MIS}

UART Masked Interrupt Status ~\newline
 \Hypertarget{struct_u_a_r_t___type_a5aa6322a6d187c2d06a4e72950f247f3}\label{struct_u_a_r_t___type_a5aa6322a6d187c2d06a4e72950f247f3} 
\index{UART\_Type@{UART\_Type}!PP@{PP}}
\index{PP@{PP}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{PP}{PP}}
{\footnotesize\ttfamily volatile uint32\+\_\+t PP}

UART Peripheral Properties ~\newline
 \Hypertarget{struct_u_a_r_t___type_a3d84f989adc65fa1b5d4a65cf221d42c}\label{struct_u_a_r_t___type_a3d84f989adc65fa1b5d4a65cf221d42c} 
\index{UART\_Type@{UART\_Type}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily volatile const uint32\+\_\+t RESERVED\mbox{[}4\mbox{]}}

\Hypertarget{struct_u_a_r_t___type_ac57b398460afa52300075f40094299d7}\label{struct_u_a_r_t___type_ac57b398460afa52300075f40094299d7} 
\index{UART\_Type@{UART\_Type}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily volatile const uint32\+\_\+t RESERVED1}

\Hypertarget{struct_u_a_r_t___type_afe04f49b5bcdf62bb617dd26b9bb61fd}\label{struct_u_a_r_t___type_afe04f49b5bcdf62bb617dd26b9bb61fd} 
\index{UART\_Type@{UART\_Type}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily volatile const uint32\+\_\+t RESERVED2\mbox{[}22\mbox{]}}

\Hypertarget{struct_u_a_r_t___type_a6b502e18a7db135a41538cba19e10c5e}\label{struct_u_a_r_t___type_a6b502e18a7db135a41538cba19e10c5e} 
\index{UART\_Type@{UART\_Type}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily volatile const uint32\+\_\+t RESERVED3\mbox{[}965\mbox{]}}

\Hypertarget{struct_u_a_r_t___type_a4be242c90f84de9f3195e465a6faee98}\label{struct_u_a_r_t___type_a4be242c90f84de9f3195e465a6faee98} 
\index{UART\_Type@{UART\_Type}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily volatile const uint32\+\_\+t RESERVED4}

\Hypertarget{struct_u_a_r_t___type_a3972d615848632c90e18cfe0f68b57fc}\label{struct_u_a_r_t___type_a3972d615848632c90e18cfe0f68b57fc} 
\index{UART\_Type@{UART\_Type}!RIS@{RIS}}
\index{RIS@{RIS}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{RIS}{RIS}}
{\footnotesize\ttfamily volatile uint32\+\_\+t RIS}

UART Raw Interrupt Status ~\newline
 \Hypertarget{struct_u_a_r_t___type_aa970a8a265bdaacaad08a6a4cd8fe76a}\label{struct_u_a_r_t___type_aa970a8a265bdaacaad08a6a4cd8fe76a} 
\index{UART\_Type@{UART\_Type}!RSR@{RSR}}
\index{RSR@{RSR}!UART\_Type@{UART\_Type}}
\doxysubsubsection{\texorpdfstring{RSR}{RSR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t RSR}

UART Receive Status/\+Error Clear ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
MCAL/\+UART/\mbox{\hyperlink{_u_a_r_t__prv_8h}{UART\+\_\+prv.\+h}}\end{DoxyCompactItemize}
