#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jan 31 09:53:39 2023
# Process ID: 2775
# Current directory: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1
# Command line: vivado -log ember_fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ember_fpga_wrapper.tcl -notrace
# Log file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper.vdi
# Journal file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ember_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.2/Vivado/2020.2/data/ip'.
Command: link_design -top ember_fpga_wrapper -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.dcp' for cell 'ember_fpga_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clkmux_0_0/ember_fpga_clkmux_0_0.dcp' for cell 'ember_fpga_i/clkmux_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ember_fpga_ila_0_0.dcp' for cell 'ember_fpga_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0.dcp' for cell 'ember_fpga_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_rram_top_wrapper_0_0/ember_fpga_rram_top_wrapper_0_0.dcp' for cell 'ember_fpga_i/rram_top_wrapper_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2623.980 ; gain = 0.000 ; free physical = 442955 ; free virtual = 753061
INFO: [Netlist 29-17] Analyzing 970 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ember_fpga_i/ila_0 UUID: 483c3a7b-e65b-50ec-9f96-78c35524fe84 
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3068.414 ; gain = 444.434 ; free physical = 442374 ; free virtual = 752480
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0_board.xdc] for cell 'ember_fpga_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0_board.xdc] for cell 'ember_fpga_i/proc_sys_reset_1/U0'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0.xdc] for cell 'ember_fpga_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0.xdc] for cell 'ember_fpga_i/proc_sys_reset_1/U0'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ember_fpga_i/ila_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ember_fpga_i/ila_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ember_fpga_i/ila_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ember_fpga_i/ila_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.418 ; gain = 0.000 ; free physical = 442426 ; free virtual = 752532
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 36 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3068.418 ; gain = 444.438 ; free physical = 442426 ; free virtual = 752532
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3140.453 ; gain = 64.039 ; free physical = 442414 ; free virtual = 752520

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cc11f497

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3140.453 ; gain = 0.000 ; free physical = 442406 ; free virtual = 752513

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = fc8a9ce6b0d91fbc.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3338.020 ; gain = 0.000 ; free physical = 442209 ; free virtual = 752318
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1b788f6b7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 3338.020 ; gain = 43.777 ; free physical = 442209 ; free virtual = 752318

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 16e82a781

Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 3338.020 ; gain = 43.777 ; free physical = 442223 ; free virtual = 752333
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Retarget, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 16be38a2c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 3338.020 ; gain = 43.777 ; free physical = 442223 ; free virtual = 752333
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: f0d3089d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 3338.020 ; gain = 43.777 ; free physical = 442223 ; free virtual = 752333
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 81 cells
INFO: [Opt 31-1021] In phase Sweep, 908 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG sclk_in_IBUF_BUFG_inst to drive 3322 load(s) on clock net sclk_in_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: ec6de71d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 3338.020 ; gain = 43.777 ; free physical = 442211 ; free virtual = 752321
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: ec6de71d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 3338.020 ; gain = 43.777 ; free physical = 442208 ; free virtual = 752318
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 128827e11

Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 3338.020 ; gain = 43.777 ; free physical = 442221 ; free virtual = 752331
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              17  |                                             64  |
|  Constant propagation         |               0  |              16  |                                             47  |
|  Sweep                        |               1  |              81  |                                            908  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3338.020 ; gain = 0.000 ; free physical = 442222 ; free virtual = 752332
Ending Logic Optimization Task | Checksum: 2425ddac8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 3338.020 ; gain = 43.777 ; free physical = 442222 ; free virtual = 752332

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 164bca781

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3648.219 ; gain = 0.000 ; free physical = 442203 ; free virtual = 752313
Ending Power Optimization Task | Checksum: 164bca781

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3648.219 ; gain = 310.199 ; free physical = 442210 ; free virtual = 752320

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 164bca781

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3648.219 ; gain = 0.000 ; free physical = 442210 ; free virtual = 752320

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3648.219 ; gain = 0.000 ; free physical = 442210 ; free virtual = 752320
Ending Netlist Obfuscation Task | Checksum: 1e04b0eab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3648.219 ; gain = 0.000 ; free physical = 442210 ; free virtual = 752320
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3648.219 ; gain = 579.793 ; free physical = 442210 ; free virtual = 752320
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3648.219 ; gain = 0.000 ; free physical = 442204 ; free virtual = 752315
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
Command: report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442126 ; free virtual = 752238
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15a39203c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442126 ; free virtual = 752238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442126 ; free virtual = 752238

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bb8dfb86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442155 ; free virtual = 752268

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14d28896b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442159 ; free virtual = 752271

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14d28896b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442159 ; free virtual = 752271
Phase 1 Placer Initialization | Checksum: 14d28896b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442156 ; free virtual = 752268

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e0da6e47

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442137 ; free virtual = 752250

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a72ef8e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442136 ; free virtual = 752248

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 214 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 75 nets or cells. Created 0 new cell, deleted 75 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442062 ; free virtual = 752175

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             75  |                    75  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             75  |                    75  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: c8a7d152

Time (s): cpu = 00:00:46 ; elapsed = 00:00:15 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442062 ; free virtual = 752175
Phase 2.3 Global Placement Core | Checksum: c533f811

Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442057 ; free virtual = 752170
Phase 2 Global Placement | Checksum: c533f811

Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442062 ; free virtual = 752175

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e5af177e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:15 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442065 ; free virtual = 752178

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1602944ef

Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442063 ; free virtual = 752175

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1933fbf91

Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442063 ; free virtual = 752175

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ab70ba7e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442063 ; free virtual = 752175

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1002e1116

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442051 ; free virtual = 752164

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a7cab545

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442052 ; free virtual = 752164

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: db1fb7d5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442052 ; free virtual = 752164
Phase 3 Detail Placement | Checksum: db1fb7d5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442050 ; free virtual = 752162

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14ad34c02

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.636 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16a69e262

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442050 ; free virtual = 752163
INFO: [Place 46-33] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13899d520

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442050 ; free virtual = 752163
Phase 4.1.1.1 BUFG Insertion | Checksum: 14ad34c02

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442050 ; free virtual = 752163
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.636. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442050 ; free virtual = 752163
Phase 4.1 Post Commit Optimization | Checksum: 116ddba15

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442050 ; free virtual = 752163

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 116ddba15

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442047 ; free virtual = 752159

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 116ddba15

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442057 ; free virtual = 752169
Phase 4.3 Placer Reporting | Checksum: 116ddba15

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442057 ; free virtual = 752169

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442057 ; free virtual = 752169

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442057 ; free virtual = 752169
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e76afa03

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442057 ; free virtual = 752169
Ending Placer Task | Checksum: 8315269f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442057 ; free virtual = 752169
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:26 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442137 ; free virtual = 752250
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442110 ; free virtual = 752236
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ember_fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442111 ; free virtual = 752227
INFO: [runtcl-4] Executing : report_utilization -file ember_fpga_wrapper_utilization_placed.rpt -pb ember_fpga_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ember_fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442132 ; free virtual = 752247
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3672.234 ; gain = 0.000 ; free physical = 442066 ; free virtual = 752196
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 667b580f ConstDB: 0 ShapeSum: 1c99ce90 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c98e8f5b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3788.105 ; gain = 115.871 ; free physical = 441825 ; free virtual = 751946
Post Restoration Checksum: NetGraph: 2ae84bdc NumContArr: 9ea6437f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c98e8f5b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3788.105 ; gain = 115.871 ; free physical = 441827 ; free virtual = 751947

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c98e8f5b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3816.102 ; gain = 143.867 ; free physical = 441781 ; free virtual = 751902

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c98e8f5b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3816.102 ; gain = 143.867 ; free physical = 441781 ; free virtual = 751902
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ce213d39

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 3865.211 ; gain = 192.977 ; free physical = 441771 ; free virtual = 751892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.663  | TNS=0.000  | WHS=-2.240 | THS=-1590.075|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: eb6ba727

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 3865.211 ; gain = 192.977 ; free physical = 441765 ; free virtual = 751885
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.663  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: e48326b8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 3865.211 ; gain = 192.977 ; free physical = 441764 ; free virtual = 751885
Phase 2 Router Initialization | Checksum: 115314fad

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 3865.211 ; gain = 192.977 ; free physical = 441764 ; free virtual = 751885

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00374548 %
  Global Horizontal Routing Utilization  = 0.00182955 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8788
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8787
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 115314fad

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 3869.211 ; gain = 196.977 ; free physical = 441764 ; free virtual = 751885
Phase 3 Initial Routing | Checksum: 10908072b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 3869.211 ; gain = 196.977 ; free physical = 441738 ; free virtual = 751859

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1741
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.760  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11d41e797

Time (s): cpu = 00:13:00 ; elapsed = 00:07:06 . Memory (MB): peak = 4263.211 ; gain = 590.977 ; free physical = 441690 ; free virtual = 751811
Phase 4 Rip-up And Reroute | Checksum: 11d41e797

Time (s): cpu = 00:13:00 ; elapsed = 00:07:06 . Memory (MB): peak = 4263.211 ; gain = 590.977 ; free physical = 441690 ; free virtual = 751811

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a8ceed76

Time (s): cpu = 00:13:02 ; elapsed = 00:07:07 . Memory (MB): peak = 4263.211 ; gain = 590.977 ; free physical = 441691 ; free virtual = 751811
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.760  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16e7e8dd3

Time (s): cpu = 00:13:02 ; elapsed = 00:07:07 . Memory (MB): peak = 4263.211 ; gain = 590.977 ; free physical = 441691 ; free virtual = 751811

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16e7e8dd3

Time (s): cpu = 00:13:02 ; elapsed = 00:07:07 . Memory (MB): peak = 4263.211 ; gain = 590.977 ; free physical = 441691 ; free virtual = 751811
Phase 5 Delay and Skew Optimization | Checksum: 16e7e8dd3

Time (s): cpu = 00:13:02 ; elapsed = 00:07:07 . Memory (MB): peak = 4263.211 ; gain = 590.977 ; free physical = 441691 ; free virtual = 751811

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c5668ed2

Time (s): cpu = 00:13:04 ; elapsed = 00:07:07 . Memory (MB): peak = 4263.211 ; gain = 590.977 ; free physical = 441691 ; free virtual = 751811
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.760  | TNS=0.000  | WHS=-0.746 | THS=-39.596|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1d4e9917a

Time (s): cpu = 00:13:09 ; elapsed = 00:07:09 . Memory (MB): peak = 4263.211 ; gain = 590.977 ; free physical = 441682 ; free virtual = 751803
Phase 6.1 Hold Fix Iter | Checksum: 1d4e9917a

Time (s): cpu = 00:13:09 ; elapsed = 00:07:09 . Memory (MB): peak = 4263.211 ; gain = 590.977 ; free physical = 441682 ; free virtual = 751803

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.755  | TNS=0.000  | WHS=-0.531 | THS=-0.531 |

Phase 6.2 Additional Hold Fix | Checksum: 17c7bd77c

Time (s): cpu = 00:13:11 ; elapsed = 00:07:10 . Memory (MB): peak = 4263.211 ; gain = 590.977 ; free physical = 441681 ; free virtual = 751802
Phase 6 Post Hold Fix | Checksum: 27872a557

Time (s): cpu = 00:13:12 ; elapsed = 00:07:10 . Memory (MB): peak = 4263.211 ; gain = 590.977 ; free physical = 441680 ; free virtual = 751800

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.10133 %
  Global Horizontal Routing Utilization  = 1.20042 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 197b6640f

Time (s): cpu = 00:13:12 ; elapsed = 00:07:10 . Memory (MB): peak = 4263.211 ; gain = 590.977 ; free physical = 441679 ; free virtual = 751800

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 197b6640f

Time (s): cpu = 00:13:12 ; elapsed = 00:07:10 . Memory (MB): peak = 4263.211 ; gain = 590.977 ; free physical = 441678 ; free virtual = 751798

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13595bef3

Time (s): cpu = 00:13:13 ; elapsed = 00:07:11 . Memory (MB): peak = 4295.223 ; gain = 622.988 ; free physical = 441678 ; free virtual = 751798

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.755  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13595bef3

Time (s): cpu = 00:13:13 ; elapsed = 00:07:11 . Memory (MB): peak = 4295.223 ; gain = 622.988 ; free physical = 441679 ; free virtual = 751800
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:13:13 ; elapsed = 00:07:11 . Memory (MB): peak = 4295.223 ; gain = 622.988 ; free physical = 441819 ; free virtual = 751940

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:20 ; elapsed = 00:07:14 . Memory (MB): peak = 4295.223 ; gain = 622.988 ; free physical = 441819 ; free virtual = 751940
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4295.223 ; gain = 0.000 ; free physical = 441791 ; free virtual = 751929
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
Command: report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
Command: report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
131 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ember_fpga_wrapper_route_status.rpt -pb ember_fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ember_fpga_wrapper_timing_summary_routed.rpt -pb ember_fpga_wrapper_timing_summary_routed.pb -rpx ember_fpga_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ember_fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ember_fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_routed.rpt -pb ember_fpga_wrapper_bus_skew_routed.pb -rpx ember_fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ember_fpga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ember_fpga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jan 31 10:03:36 2023. For additional details about this file, please refer to the WebTalk help file at /cad/xilinx/vivado/2020.2/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4351.258 ; gain = 0.000 ; free physical = 441729 ; free virtual = 751872
INFO: [Common 17-206] Exiting Vivado at Tue Jan 31 10:03:36 2023...
