Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 16 12:37:09 2025
| Host         : Ideapad_S340 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     93.672        0.000                      0                   52        0.199        0.000                      0                   52        3.000        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_0                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       93.672        0.000                      0                   52        0.199        0.000                      0                   52       49.500        0.000                       0                    28  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       93.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.672ns  (required time - arrival time)
  Source:                 adder/D_index_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 2.089ns (33.626%)  route 4.124ns (66.374%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.828    adder/clk_out1
    SLICE_X61Y95         FDRE                                         r  adder/D_index_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  adder/D_index_q_reg[4]/Q
                         net (fo=78, routed)          2.138     1.766    adder/D_index_q_reg_n_0_[4]
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.890 r  adder/D_total_q[4]_i_21/O
                         net (fo=1, routed)           0.000     1.890    adder/D_total_q[4]_i_21_n_0
    SLICE_X59Y97         MUXF7 (Prop_muxf7_I0_O)      0.238     2.128 r  adder/D_total_q_reg[4]_i_11/O
                         net (fo=1, routed)           0.811     2.938    adder/D_total_q_reg[4]_i_11_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.298     3.236 r  adder/D_total_q[4]_i_6/O
                         net (fo=12, routed)          1.175     4.412    adder/D_total_q[4]_i_6_n_0
    SLICE_X62Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.536 r  adder/D_total_q[4]_i_2/O
                         net (fo=1, routed)           0.000     4.536    adder/D_total_q[4]_i_2_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.937 r  adder/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    adder/D_total_q_reg[4]_i_1_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  adder/D_total_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    adder/D_total_q_reg[8]_i_1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.385 r  adder/D_total_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.385    adder/D_total_q_reg[12]_i_1_n_6
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    98.573    adder/clk_out1
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[13]/C
                         clock pessimism              0.561    99.134    
                         clock uncertainty           -0.140    98.994    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)        0.062    99.056    adder/D_total_q_reg[13]
  -------------------------------------------------------------------
                         required time                         99.056    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 93.672    

Slack (MET) :             93.693ns  (required time - arrival time)
  Source:                 adder/D_index_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 2.068ns (33.401%)  route 4.124ns (66.599%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.828    adder/clk_out1
    SLICE_X61Y95         FDRE                                         r  adder/D_index_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  adder/D_index_q_reg[4]/Q
                         net (fo=78, routed)          2.138     1.766    adder/D_index_q_reg_n_0_[4]
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.890 r  adder/D_total_q[4]_i_21/O
                         net (fo=1, routed)           0.000     1.890    adder/D_total_q[4]_i_21_n_0
    SLICE_X59Y97         MUXF7 (Prop_muxf7_I0_O)      0.238     2.128 r  adder/D_total_q_reg[4]_i_11/O
                         net (fo=1, routed)           0.811     2.938    adder/D_total_q_reg[4]_i_11_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.298     3.236 r  adder/D_total_q[4]_i_6/O
                         net (fo=12, routed)          1.175     4.412    adder/D_total_q[4]_i_6_n_0
    SLICE_X62Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.536 r  adder/D_total_q[4]_i_2/O
                         net (fo=1, routed)           0.000     4.536    adder/D_total_q[4]_i_2_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.937 r  adder/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    adder/D_total_q_reg[4]_i_1_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  adder/D_total_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    adder/D_total_q_reg[8]_i_1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.364 r  adder/D_total_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.364    adder/D_total_q_reg[12]_i_1_n_4
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    98.573    adder/clk_out1
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[15]/C
                         clock pessimism              0.561    99.134    
                         clock uncertainty           -0.140    98.994    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)        0.062    99.056    adder/D_total_q_reg[15]
  -------------------------------------------------------------------
                         required time                         99.056    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 93.693    

Slack (MET) :             93.767ns  (required time - arrival time)
  Source:                 adder/D_index_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 1.994ns (32.595%)  route 4.124ns (67.405%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.828    adder/clk_out1
    SLICE_X61Y95         FDRE                                         r  adder/D_index_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  adder/D_index_q_reg[4]/Q
                         net (fo=78, routed)          2.138     1.766    adder/D_index_q_reg_n_0_[4]
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.890 r  adder/D_total_q[4]_i_21/O
                         net (fo=1, routed)           0.000     1.890    adder/D_total_q[4]_i_21_n_0
    SLICE_X59Y97         MUXF7 (Prop_muxf7_I0_O)      0.238     2.128 r  adder/D_total_q_reg[4]_i_11/O
                         net (fo=1, routed)           0.811     2.938    adder/D_total_q_reg[4]_i_11_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.298     3.236 r  adder/D_total_q[4]_i_6/O
                         net (fo=12, routed)          1.175     4.412    adder/D_total_q[4]_i_6_n_0
    SLICE_X62Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.536 r  adder/D_total_q[4]_i_2/O
                         net (fo=1, routed)           0.000     4.536    adder/D_total_q[4]_i_2_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.937 r  adder/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    adder/D_total_q_reg[4]_i_1_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  adder/D_total_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    adder/D_total_q_reg[8]_i_1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.290 r  adder/D_total_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.290    adder/D_total_q_reg[12]_i_1_n_5
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    98.573    adder/clk_out1
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[14]/C
                         clock pessimism              0.561    99.134    
                         clock uncertainty           -0.140    98.994    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)        0.062    99.056    adder/D_total_q_reg[14]
  -------------------------------------------------------------------
                         required time                         99.056    
                         arrival time                          -5.290    
  -------------------------------------------------------------------
                         slack                                 93.767    

Slack (MET) :             93.783ns  (required time - arrival time)
  Source:                 adder/D_index_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 1.978ns (32.418%)  route 4.124ns (67.582%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.828    adder/clk_out1
    SLICE_X61Y95         FDRE                                         r  adder/D_index_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  adder/D_index_q_reg[4]/Q
                         net (fo=78, routed)          2.138     1.766    adder/D_index_q_reg_n_0_[4]
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.890 r  adder/D_total_q[4]_i_21/O
                         net (fo=1, routed)           0.000     1.890    adder/D_total_q[4]_i_21_n_0
    SLICE_X59Y97         MUXF7 (Prop_muxf7_I0_O)      0.238     2.128 r  adder/D_total_q_reg[4]_i_11/O
                         net (fo=1, routed)           0.811     2.938    adder/D_total_q_reg[4]_i_11_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.298     3.236 r  adder/D_total_q[4]_i_6/O
                         net (fo=12, routed)          1.175     4.412    adder/D_total_q[4]_i_6_n_0
    SLICE_X62Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.536 r  adder/D_total_q[4]_i_2/O
                         net (fo=1, routed)           0.000     4.536    adder/D_total_q[4]_i_2_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.937 r  adder/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    adder/D_total_q_reg[4]_i_1_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.051 r  adder/D_total_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.051    adder/D_total_q_reg[8]_i_1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.274 r  adder/D_total_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.274    adder/D_total_q_reg[12]_i_1_n_7
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    98.573    adder/clk_out1
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[12]/C
                         clock pessimism              0.561    99.134    
                         clock uncertainty           -0.140    98.994    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)        0.062    99.056    adder/D_total_q_reg[12]
  -------------------------------------------------------------------
                         required time                         99.056    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                 93.783    

Slack (MET) :             93.786ns  (required time - arrival time)
  Source:                 adder/D_index_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 1.975ns (32.385%)  route 4.124ns (67.615%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.828    adder/clk_out1
    SLICE_X61Y95         FDRE                                         r  adder/D_index_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  adder/D_index_q_reg[4]/Q
                         net (fo=78, routed)          2.138     1.766    adder/D_index_q_reg_n_0_[4]
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.890 r  adder/D_total_q[4]_i_21/O
                         net (fo=1, routed)           0.000     1.890    adder/D_total_q[4]_i_21_n_0
    SLICE_X59Y97         MUXF7 (Prop_muxf7_I0_O)      0.238     2.128 r  adder/D_total_q_reg[4]_i_11/O
                         net (fo=1, routed)           0.811     2.938    adder/D_total_q_reg[4]_i_11_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.298     3.236 r  adder/D_total_q[4]_i_6/O
                         net (fo=12, routed)          1.175     4.412    adder/D_total_q[4]_i_6_n_0
    SLICE_X62Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.536 r  adder/D_total_q[4]_i_2/O
                         net (fo=1, routed)           0.000     4.536    adder/D_total_q[4]_i_2_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.937 r  adder/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    adder/D_total_q_reg[4]_i_1_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.271 r  adder/D_total_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.271    adder/D_total_q_reg[8]_i_1_n_6
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    98.573    adder/clk_out1
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[9]/C
                         clock pessimism              0.561    99.134    
                         clock uncertainty           -0.140    98.994    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.062    99.056    adder/D_total_q_reg[9]
  -------------------------------------------------------------------
                         required time                         99.056    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                 93.786    

Slack (MET) :             93.807ns  (required time - arrival time)
  Source:                 adder/D_index_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.954ns (32.151%)  route 4.124ns (67.849%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.828    adder/clk_out1
    SLICE_X61Y95         FDRE                                         r  adder/D_index_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  adder/D_index_q_reg[4]/Q
                         net (fo=78, routed)          2.138     1.766    adder/D_index_q_reg_n_0_[4]
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.890 r  adder/D_total_q[4]_i_21/O
                         net (fo=1, routed)           0.000     1.890    adder/D_total_q[4]_i_21_n_0
    SLICE_X59Y97         MUXF7 (Prop_muxf7_I0_O)      0.238     2.128 r  adder/D_total_q_reg[4]_i_11/O
                         net (fo=1, routed)           0.811     2.938    adder/D_total_q_reg[4]_i_11_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.298     3.236 r  adder/D_total_q[4]_i_6/O
                         net (fo=12, routed)          1.175     4.412    adder/D_total_q[4]_i_6_n_0
    SLICE_X62Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.536 r  adder/D_total_q[4]_i_2/O
                         net (fo=1, routed)           0.000     4.536    adder/D_total_q[4]_i_2_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.937 r  adder/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    adder/D_total_q_reg[4]_i_1_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.250 r  adder/D_total_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.250    adder/D_total_q_reg[8]_i_1_n_4
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    98.573    adder/clk_out1
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[11]/C
                         clock pessimism              0.561    99.134    
                         clock uncertainty           -0.140    98.994    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.062    99.056    adder/D_total_q_reg[11]
  -------------------------------------------------------------------
                         required time                         99.056    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 93.807    

Slack (MET) :             93.881ns  (required time - arrival time)
  Source:                 adder/D_index_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 1.880ns (31.315%)  route 4.124ns (68.685%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.828    adder/clk_out1
    SLICE_X61Y95         FDRE                                         r  adder/D_index_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  adder/D_index_q_reg[4]/Q
                         net (fo=78, routed)          2.138     1.766    adder/D_index_q_reg_n_0_[4]
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.890 r  adder/D_total_q[4]_i_21/O
                         net (fo=1, routed)           0.000     1.890    adder/D_total_q[4]_i_21_n_0
    SLICE_X59Y97         MUXF7 (Prop_muxf7_I0_O)      0.238     2.128 r  adder/D_total_q_reg[4]_i_11/O
                         net (fo=1, routed)           0.811     2.938    adder/D_total_q_reg[4]_i_11_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.298     3.236 r  adder/D_total_q[4]_i_6/O
                         net (fo=12, routed)          1.175     4.412    adder/D_total_q[4]_i_6_n_0
    SLICE_X62Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.536 r  adder/D_total_q[4]_i_2/O
                         net (fo=1, routed)           0.000     4.536    adder/D_total_q[4]_i_2_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.937 r  adder/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    adder/D_total_q_reg[4]_i_1_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.176 r  adder/D_total_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.176    adder/D_total_q_reg[8]_i_1_n_5
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    98.573    adder/clk_out1
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[10]/C
                         clock pessimism              0.561    99.134    
                         clock uncertainty           -0.140    98.994    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.062    99.056    adder/D_total_q_reg[10]
  -------------------------------------------------------------------
                         required time                         99.056    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                 93.881    

Slack (MET) :             93.897ns  (required time - arrival time)
  Source:                 adder/D_index_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 1.864ns (31.131%)  route 4.124ns (68.869%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.828    adder/clk_out1
    SLICE_X61Y95         FDRE                                         r  adder/D_index_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  adder/D_index_q_reg[4]/Q
                         net (fo=78, routed)          2.138     1.766    adder/D_index_q_reg_n_0_[4]
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.890 r  adder/D_total_q[4]_i_21/O
                         net (fo=1, routed)           0.000     1.890    adder/D_total_q[4]_i_21_n_0
    SLICE_X59Y97         MUXF7 (Prop_muxf7_I0_O)      0.238     2.128 r  adder/D_total_q_reg[4]_i_11/O
                         net (fo=1, routed)           0.811     2.938    adder/D_total_q_reg[4]_i_11_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.298     3.236 r  adder/D_total_q[4]_i_6/O
                         net (fo=12, routed)          1.175     4.412    adder/D_total_q[4]_i_6_n_0
    SLICE_X62Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.536 r  adder/D_total_q[4]_i_2/O
                         net (fo=1, routed)           0.000     4.536    adder/D_total_q[4]_i_2_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.937 r  adder/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.937    adder/D_total_q_reg[4]_i_1_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.160 r  adder/D_total_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.160    adder/D_total_q_reg[8]_i_1_n_7
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    98.573    adder/clk_out1
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[8]/C
                         clock pessimism              0.561    99.134    
                         clock uncertainty           -0.140    98.994    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.062    99.056    adder/D_total_q_reg[8]
  -------------------------------------------------------------------
                         required time                         99.056    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                 93.897    

Slack (MET) :             94.273ns  (required time - arrival time)
  Source:                 adder/D_index_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.488ns (26.517%)  route 4.124ns (73.483%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.828    adder/clk_out1
    SLICE_X61Y95         FDRE                                         r  adder/D_index_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  adder/D_index_q_reg[4]/Q
                         net (fo=78, routed)          2.138     1.766    adder/D_index_q_reg_n_0_[4]
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.890 r  adder/D_total_q[4]_i_21/O
                         net (fo=1, routed)           0.000     1.890    adder/D_total_q[4]_i_21_n_0
    SLICE_X59Y97         MUXF7 (Prop_muxf7_I0_O)      0.238     2.128 r  adder/D_total_q_reg[4]_i_11/O
                         net (fo=1, routed)           0.811     2.938    adder/D_total_q_reg[4]_i_11_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.298     3.236 r  adder/D_total_q[4]_i_6/O
                         net (fo=12, routed)          1.175     4.412    adder/D_total_q[4]_i_6_n_0
    SLICE_X62Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.536 r  adder/D_total_q[4]_i_2/O
                         net (fo=1, routed)           0.000     4.536    adder/D_total_q[4]_i_2_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.784 r  adder/D_total_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.784    adder/D_total_q_reg[4]_i_1_n_4
    SLICE_X62Y94         FDRE                                         r  adder/D_total_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    98.573    adder/clk_out1
    SLICE_X62Y94         FDRE                                         r  adder/D_total_q_reg[7]/C
                         clock pessimism              0.561    99.134    
                         clock uncertainty           -0.140    98.994    
    SLICE_X62Y94         FDRE (Setup_fdre_C_D)        0.062    99.056    adder/D_total_q_reg[7]
  -------------------------------------------------------------------
                         required time                         99.056    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 94.273    

Slack (MET) :             94.440ns  (required time - arrival time)
  Source:                 adder/D_index_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.820ns (33.432%)  route 3.624ns (66.568%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.828    adder/clk_out1
    SLICE_X61Y95         FDRE                                         r  adder/D_index_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  adder/D_index_q_reg[4]/Q
                         net (fo=78, routed)          2.138     1.766    adder/D_index_q_reg_n_0_[4]
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.890 r  adder/D_total_q[4]_i_21/O
                         net (fo=1, routed)           0.000     1.890    adder/D_total_q[4]_i_21_n_0
    SLICE_X59Y97         MUXF7 (Prop_muxf7_I0_O)      0.238     2.128 r  adder/D_total_q_reg[4]_i_11/O
                         net (fo=1, routed)           0.811     2.938    adder/D_total_q_reg[4]_i_11_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I5_O)        0.298     3.236 r  adder/D_total_q[4]_i_6/O
                         net (fo=12, routed)          0.676     3.912    adder/D_total_q[4]_i_6_n_0
    SLICE_X62Y94         LUT4 (Prop_lut4_I0_O)        0.124     4.036 r  adder/D_total_q[4]_i_4/O
                         net (fo=1, routed)           0.000     4.036    adder/D_total_q[4]_i_4_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.616 r  adder/D_total_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.616    adder/D_total_q_reg[4]_i_1_n_5
    SLICE_X62Y94         FDRE                                         r  adder/D_total_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.509    98.573    adder/clk_out1
    SLICE_X62Y94         FDRE                                         r  adder/D_total_q_reg[6]/C
                         clock pessimism              0.561    99.134    
                         clock uncertainty           -0.140    98.994    
    SLICE_X62Y94         FDRE (Setup_fdre_C_D)        0.062    99.056    adder/D_total_q_reg[6]
  -------------------------------------------------------------------
                         required time                         99.056    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                 94.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 adder/D_index_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_index_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.846%)  route 0.147ns (44.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.592    -0.532    adder/clk_out1
    SLICE_X61Y95         FDRE                                         r  adder/D_index_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  adder/D_index_q_reg[4]/Q
                         net (fo=78, routed)          0.147    -0.244    adder/D_index_q_reg_n_0_[4]
    SLICE_X60Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.199 r  adder/D_index_q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    adder/p_0_in[5]
    SLICE_X60Y95         FDRE                                         r  adder/D_index_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.861    -0.769    adder/clk_out1
    SLICE_X60Y95         FDRE                                         r  adder/D_index_q_reg[5]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.121    -0.398    adder/D_index_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 adder/D_total_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y94         FDRE                                         r  adder/D_total_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  adder/D_total_q_reg[6]/Q
                         net (fo=4, routed)           0.082    -0.308    adder/D_total_q_reg[6]
    SLICE_X62Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.181 r  adder/D_total_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    adder/D_total_q_reg[4]_i_1_n_4
    SLICE_X62Y94         FDRE                                         r  adder/D_total_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.767    adder/clk_out1
    SLICE_X62Y94         FDRE                                         r  adder/D_total_q_reg[7]/C
                         clock pessimism              0.236    -0.531    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.105    -0.426    adder/D_total_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 adder/D_total_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  adder/D_total_q_reg[12]/Q
                         net (fo=4, routed)           0.089    -0.301    adder/D_total_q_reg[12]
    SLICE_X62Y96         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.177 r  adder/D_total_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.177    adder/D_total_q_reg[12]_i_1_n_6
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.767    adder/clk_out1
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[13]/C
                         clock pessimism              0.236    -0.531    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.105    -0.426    adder/D_total_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 adder/D_total_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y94         FDRE                                         r  adder/D_total_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  adder/D_total_q_reg[4]/Q
                         net (fo=4, routed)           0.089    -0.301    adder/D_total_q_reg[4]
    SLICE_X62Y94         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.177 r  adder/D_total_q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.177    adder/D_total_q_reg[4]_i_1_n_6
    SLICE_X62Y94         FDRE                                         r  adder/D_total_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.767    adder/clk_out1
    SLICE_X62Y94         FDRE                                         r  adder/D_total_q_reg[5]/C
                         clock pessimism              0.236    -0.531    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.105    -0.426    adder/D_total_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 adder/D_total_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  adder/D_total_q_reg[8]/Q
                         net (fo=4, routed)           0.089    -0.301    adder/D_total_q_reg[8]
    SLICE_X62Y95         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.177 r  adder/D_total_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.177    adder/D_total_q_reg[8]_i_1_n_6
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.767    adder/clk_out1
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[9]/C
                         clock pessimism              0.236    -0.531    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.105    -0.426    adder/D_total_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 adder/D_total_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.480%)  route 0.091ns (25.520%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  adder/D_total_q_reg[0]/Q
                         net (fo=3, routed)           0.091    -0.299    adder/out[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.175 r  adder/D_total_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.175    adder/D_total_q_reg[0]_i_1_n_6
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.767    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[1]/C
                         clock pessimism              0.236    -0.531    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.105    -0.426    adder/D_total_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 adder/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.268ns (74.219%)  route 0.093ns (25.781%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  adder/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.093    -0.297    adder/D_total_q_reg[2]
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.170 r  adder/D_total_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.170    adder/D_total_q_reg[0]_i_1_n_4
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.767    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[3]/C
                         clock pessimism              0.236    -0.531    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.105    -0.426    adder/D_total_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 adder/D_total_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.995%)  route 0.094ns (26.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  adder/D_total_q_reg[10]/Q
                         net (fo=4, routed)           0.094    -0.296    adder/D_total_q_reg[10]
    SLICE_X62Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.169 r  adder/D_total_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    adder/D_total_q_reg[8]_i_1_n_4
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.767    adder/clk_out1
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[11]/C
                         clock pessimism              0.236    -0.531    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.105    -0.426    adder/D_total_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 adder/D_total_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.995%)  route 0.094ns (26.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  adder/D_total_q_reg[14]/Q
                         net (fo=4, routed)           0.094    -0.296    adder/D_total_q_reg[14]
    SLICE_X62Y96         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.169 r  adder/D_total_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    adder/D_total_q_reg[12]_i_1_n_4
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.767    adder/clk_out1
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[15]/C
                         clock pessimism              0.236    -0.531    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.105    -0.426    adder/D_total_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 adder/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adder/D_total_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.287ns (77.701%)  route 0.082ns (22.299%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  adder/D_total_q_reg[1]/Q
                         net (fo=3, routed)           0.082    -0.307    adder/out[1]
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.161 r  adder/D_total_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    adder/D_total_q_reg[0]_i_1_n_5
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.863    -0.767    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[2]/C
                         clock pessimism              0.236    -0.531    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.105    -0.426    adder/D_total_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slow_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slow_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y95     adder/D_index_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y95     adder/D_index_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y95     adder/D_index_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y95     adder/D_index_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y95     adder/D_index_q_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y95     adder/D_index_q_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y95     adder/D_index_q_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y94     adder/D_index_q_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y95     adder/D_index_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y95     adder/D_index_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y95     adder/D_index_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y95     adder/D_index_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y95     adder/D_index_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y95     adder/D_index_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y95     adder/D_index_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y95     adder/D_index_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     adder/D_index_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     adder/D_index_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y95     adder/D_index_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y95     adder/D_index_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y95     adder/D_index_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y95     adder/D_index_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y95     adder/D_index_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y95     adder/D_index_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y95     adder/D_index_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y95     adder/D_index_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     adder/D_index_q_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     adder/D_index_q_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slow_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    slow_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adder/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.581ns  (logic 5.218ns (54.456%)  route 4.364ns (45.544%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.827    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  adder/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.994     0.623    adder/D_total_q_reg[3]
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.747 r  adder/io_led[0][6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.747    adder/io_led[0][6]_INST_0_i_5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.260 r  adder/io_led[0][6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    adder/io_led[0][6]_INST_0_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.377 r  adder/io_led[1][2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    adder/io_led[1][2]_INST_0_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.494 r  adder/io_led[1][6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.494    adder/io_led[1][6]_INST_0_i_1_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.713 r  adder/io_led[1][7]_INST_0_i_1/O[0]
                         net (fo=1, routed)           3.370     5.083    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.672     8.755 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     8.755    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.710ns  (logic 5.058ns (58.070%)  route 3.652ns (41.930%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.827    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  adder/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.994     0.623    adder/D_total_q_reg[3]
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.747 r  adder/io_led[0][6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.747    adder/io_led[0][6]_INST_0_i_5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.260 r  adder/io_led[0][6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    adder/io_led[0][6]_INST_0_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.499 r  adder/io_led[1][2]_INST_0_i_1/O[2]
                         net (fo=1, routed)           2.658     4.157    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         3.726     7.884 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     7.884    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.654ns  (logic 5.145ns (59.460%)  route 3.508ns (40.540%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.827    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  adder/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.994     0.623    adder/D_total_q_reg[3]
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.747 r  adder/io_led[0][6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.747    adder/io_led[0][6]_INST_0_i_5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.260 r  adder/io_led[0][6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    adder/io_led[0][6]_INST_0_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.583 r  adder/io_led[1][2]_INST_0_i_1/O[1]
                         net (fo=1, routed)           2.514     4.097    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         3.729     7.827 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     7.827    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.572ns  (logic 5.259ns (61.352%)  route 3.313ns (38.648%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.827    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  adder/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.994     0.623    adder/D_total_q_reg[3]
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.747 r  adder/io_led[0][6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.747    adder/io_led[0][6]_INST_0_i_5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.260 r  adder/io_led[0][6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    adder/io_led[0][6]_INST_0_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.377 r  adder/io_led[1][2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    adder/io_led[1][2]_INST_0_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.700 r  adder/io_led[1][6]_INST_0_i_1/O[1]
                         net (fo=1, routed)           2.319     4.019    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.726     7.745 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     7.745    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.533ns  (logic 5.025ns (58.882%)  route 3.509ns (41.118%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.827    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  adder/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.994     0.623    adder/D_total_q_reg[3]
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.747 r  adder/io_led[0][6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.747    adder/io_led[0][6]_INST_0_i_5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.260 r  adder/io_led[0][6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    adder/io_led[0][6]_INST_0_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.479 r  adder/io_led[1][2]_INST_0_i_1/O[0]
                         net (fo=1, routed)           2.515     3.994    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.713     7.707 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     7.707    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.300ns  (logic 5.179ns (62.399%)  route 3.121ns (37.601%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.827    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  adder/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.994     0.623    adder/D_total_q_reg[3]
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.747 r  adder/io_led[0][6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.747    adder/io_led[0][6]_INST_0_i_5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.260 r  adder/io_led[0][6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    adder/io_led[0][6]_INST_0_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.377 r  adder/io_led[1][2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    adder/io_led[1][2]_INST_0_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.616 r  adder/io_led[1][6]_INST_0_i_1/O[2]
                         net (fo=1, routed)           2.127     3.743    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         3.730     7.473 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     7.473    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.269ns  (logic 4.912ns (59.401%)  route 3.357ns (40.599%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.827    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  adder/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.994     0.623    adder/D_total_q_reg[3]
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.747 r  adder/io_led[0][6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.747    adder/io_led[0][6]_INST_0_i_5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     1.355 r  adder/io_led[0][6]_INST_0_i_1/O[3]
                         net (fo=1, routed)           2.363     3.718    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.724     7.442 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     7.442    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.227ns  (logic 5.159ns (62.705%)  route 3.068ns (37.295%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.827    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  adder/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.994     0.623    adder/D_total_q_reg[3]
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.747 r  adder/io_led[0][6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.747    adder/io_led[0][6]_INST_0_i_5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.260 r  adder/io_led[0][6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    adder/io_led[0][6]_INST_0_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.377 r  adder/io_led[1][2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    adder/io_led[1][2]_INST_0_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.596 r  adder/io_led[1][6]_INST_0_i_1/O[0]
                         net (fo=1, routed)           2.074     3.670    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         3.730     7.400 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     7.400    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.211ns  (logic 5.141ns (62.606%)  route 3.071ns (37.394%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.827    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  adder/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.994     0.623    adder/D_total_q_reg[3]
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.747 r  adder/io_led[0][6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.747    adder/io_led[0][6]_INST_0_i_5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.260 r  adder/io_led[0][6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    adder/io_led[0][6]_INST_0_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.575 r  adder/io_led[1][2]_INST_0_i_1/O[3]
                         net (fo=1, routed)           2.076     3.652    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.733     7.385 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     7.385    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.063ns  (logic 5.211ns (64.628%)  route 2.852ns (35.372%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.827    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  adder/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.994     0.623    adder/D_total_q_reg[3]
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.747 r  adder/io_led[0][6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.747    adder/io_led[0][6]_INST_0_i_5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.260 r  adder/io_led[0][6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    adder/io_led[0][6]_INST_0_i_1_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.377 r  adder/io_led[1][2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.377    adder/io_led[1][2]_INST_0_i_1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.692 r  adder/io_led[1][6]_INST_0_i_1/O[3]
                         net (fo=1, routed)           1.858     3.550    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.686     7.236 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     7.236    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adder/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.387ns (78.864%)  route 0.372ns (21.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  adder/D_total_q_reg[1]/Q
                         net (fo=3, routed)           0.372    -0.018    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     1.229 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     1.229    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.387ns (76.681%)  route 0.422ns (23.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  adder/D_total_q_reg[0]/Q
                         net (fo=3, routed)           0.422     0.032    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     1.279 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     1.279    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.437ns (72.251%)  route 0.552ns (27.749%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  adder/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.174    -0.216    adder/D_total_q_reg[2]
    SLICE_X63Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.171 r  adder/io_led[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.378     0.207    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     1.459 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     1.459    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.609ns (77.331%)  route 0.472ns (22.669%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  adder/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.137    -0.253    adder/D_total_q_reg[2]
    SLICE_X64Y93         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158    -0.095 r  adder/io_led[0][6]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.335     0.240    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.310     1.550 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     1.550    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.563ns (74.702%)  route 0.529ns (25.298%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y94         FDRE                                         r  adder/D_total_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  adder/D_total_q_reg[5]/Q
                         net (fo=4, routed)           0.133    -0.256    adder/D_total_q_reg[5]
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.211 r  adder/io_led[0][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.211    adder/io_led[0][6]_INST_0_i_3_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.146 r  adder/io_led[0][6]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.396     0.250    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.312     1.561 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000     1.561    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.557ns (73.924%)  route 0.549ns (26.076%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  adder/D_total_q_reg[13]/Q
                         net (fo=4, routed)           0.133    -0.256    adder/D_total_q_reg[13]
    SLICE_X64Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.211 r  adder/io_led[1][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.211    adder/io_led[1][6]_INST_0_i_3_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.110 r  adder/io_led[1][6]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.416     0.306    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         1.270     1.575 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     1.575    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.640ns (75.520%)  route 0.532ns (24.480%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y93         FDRE                                         r  adder/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  adder/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.137    -0.253    adder/D_total_q_reg[2]
    SLICE_X64Y93         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.185    -0.068 r  adder/io_led[0][6]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.395     0.327    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.314     1.641 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000     1.641    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.575ns (70.984%)  route 0.644ns (29.016%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  adder/D_total_q_reg[11]/Q
                         net (fo=4, routed)           0.135    -0.255    adder/D_total_q_reg[11]
    SLICE_X64Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  adder/io_led[1][6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    -0.210    adder/io_led[1][6]_INST_0_i_5_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.140 r  adder/io_led[1][6]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.509     0.369    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.319     1.688 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     1.688    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.568ns (70.244%)  route 0.664ns (29.756%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y96         FDRE                                         r  adder/D_total_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  adder/D_total_q_reg[13]/Q
                         net (fo=4, routed)           0.133    -0.256    adder/D_total_q_reg[13]
    SLICE_X64Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.211 r  adder/io_led[1][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.211    adder/io_led[1][6]_INST_0_i_3_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.146 r  adder/io_led[1][6]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.531     0.384    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.317     1.701 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     1.701    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/D_total_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.603ns (71.799%)  route 0.630ns (28.201%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.531    adder/clk_out1
    SLICE_X62Y95         FDRE                                         r  adder/D_total_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  adder/D_total_q_reg[9]/Q
                         net (fo=4, routed)           0.133    -0.256    adder/D_total_q_reg[9]
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.211 r  adder/io_led[1][2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.211    adder/io_led[1][2]_INST_0_i_3_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.110 r  adder/io_led[1][2]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.496     0.386    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.316     1.703 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     1.703    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slow_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slow_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    N14                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 f  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.952    slow_clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     7.807 f  slow_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     8.341    slow_clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.370 f  slow_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     9.185    slow_clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  slow_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slow_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slow_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slow_clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.614 r  slow_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.027    slow_clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slow_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.481    slow_clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  slow_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





