$date
	Sat Oct 22 20:09:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1040965
b1101 !
1"
#1040966
b1101 &
b1101 %
1$
#1040967
0"
#1040970
b101000 &
b101000 %
#1040974
b10100 &
b10100 %
#1040978
b1010 &
b1010 %
#1040982
b101 &
b101 %
#1040986
b10000 &
b10000 %
#1040990
b1000 &
b1000 %
#1040994
b100 &
b100 %
#1040998
b10 &
b10 %
#1041002
b1 &
b1 %
1#
#1041006
b0 &
0#
b0 %
0$
#1985698
b11101 &
b11101 %
1$
b11101 !
1"
#1985699
0"
#1985702
b1011000 &
b1011000 %
#1985706
b101100 &
b101100 %
#1985710
b10110 &
b10110 %
#1985714
b1011 &
b1011 %
#1985718
b100010 &
b100010 %
#1985722
b10001 &
b10001 %
#1985726
b110100 &
b110100 %
#1985730
b11010 &
b11010 %
#1985734
b1101 &
b1101 %
#1985738
b101000 &
b101000 %
#1985742
b10100 &
b10100 %
#1985746
b1010 &
b1010 %
#1985750
b101 &
b101 %
#1985754
b10000 &
b10000 %
#1985758
b1000 &
b1000 %
#1985762
b100 &
b100 %
#1985766
b10 &
b10 %
#1985770
b1 &
b1 %
1#
#1985774
b0 &
0#
b0 %
0$
#2974248
b11 !
1"
#2974250
b11 &
b11 %
1$
#2974251
0"
#2974254
b1010 &
b1010 %
#2974258
b101 &
b101 %
#2974262
b10000 &
b10000 %
#2974266
b1000 &
b1000 %
#2974270
b100 &
b100 %
#2974274
b10 &
b10 %
#2974278
b1 &
1#
b1 %
#2974282
b0 &
b0 %
0#
0$
#4500012
