#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec  1 19:21:59 2023
# Process ID: 8664
# Current directory: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5084 C:\Architecture\Intelligent-Architecture\Lab4\linux_zynq_7020\linux_zynq_7020.xpr
# Log file: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/vivado.log
# Journal file: C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
set_property location {1 140 -454} [get_bd_cells axi_bram_ctrl_0]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
set_property location {2 447 -437} [get_bd_cells axi_bram_ctrl_1]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
set_property location {2 531 -561} [get_bd_cells blk_mem_gen_0]
set_property location {1 170 -302} [get_bd_cells axi_bram_ctrl_1]
set_property location {1 173 -149} [get_bd_cells axi_bram_ctrl_2]
set_property location {1 134 -10} [get_bd_cells axi_bram_ctrl_3]
set_property location {2 434 -455} [get_bd_cells blk_mem_gen_0]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
set_property location {2 460 -288} [get_bd_cells blk_mem_gen_1]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_1}]
set_property location {2 456 -127} [get_bd_cells blk_mem_gen_2]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_1}]
set_property location {2 519 -611} [get_bd_cells blk_mem_gen_3]
set_property location {2 458 -178} [get_bd_cells blk_mem_gen_2]
set_property location {2 466 209} [get_bd_cells processing_system7_0]
set_property location {2 443 -32} [get_bd_cells blk_mem_gen_3]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_2/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_3/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_3/BRAM_PORTA]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_2/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_2/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_3/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_3/S_AXI]
endgroup
set_property range 32K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x40020000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_1_Mem0}]
set_property offset 0x40040000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_2_Mem0}]
set_property offset 0x40060000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_3_Mem0}]
set_property range 128K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_1_Mem0}]
set_property range 32K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_2_Mem0}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_3_Mem0}]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Architecture/Intelligent-Architecture/Lab4/linux_zynq_7020/linux_zynq_7020.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
