<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1132" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1132{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1132{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1132{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1132{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t5_1132{left:359px;bottom:933px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_1132{left:69px;bottom:845px;letter-spacing:0.13px;}
#t7_1132{left:69px;bottom:820px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#t8_1132{left:69px;bottom:804px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t9_1132{left:282px;bottom:810px;}
#ta_1132{left:69px;bottom:764px;letter-spacing:0.13px;}
#tb_1132{left:69px;bottom:733px;letter-spacing:-0.12px;}
#tc_1132{left:90px;bottom:715px;letter-spacing:-0.14px;}
#td_1132{left:69px;bottom:697px;letter-spacing:-0.12px;}
#te_1132{left:90px;bottom:678px;letter-spacing:-0.13px;}
#tf_1132{left:69px;bottom:660px;letter-spacing:-0.12px;}
#tg_1132{left:90px;bottom:642px;letter-spacing:-0.13px;}
#th_1132{left:69px;bottom:623px;letter-spacing:-0.12px;}
#ti_1132{left:90px;bottom:605px;letter-spacing:-0.12px;}
#tj_1132{left:90px;bottom:587px;letter-spacing:-0.11px;}
#tk_1132{left:117px;bottom:568px;letter-spacing:-0.12px;}
#tl_1132{left:117px;bottom:550px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tm_1132{left:117px;bottom:532px;letter-spacing:-0.13px;}
#tn_1132{left:324px;bottom:538px;}
#to_1132{left:145px;bottom:513px;letter-spacing:-0.12px;}
#tp_1132{left:117px;bottom:495px;letter-spacing:-0.11px;}
#tq_1132{left:263px;bottom:502px;}
#tr_1132{left:145px;bottom:477px;letter-spacing:-0.13px;}
#ts_1132{left:117px;bottom:458px;letter-spacing:-0.07px;}
#tt_1132{left:117px;bottom:440px;letter-spacing:-0.11px;}
#tu_1132{left:117px;bottom:422px;letter-spacing:-0.13px;}
#tv_1132{left:69px;bottom:403px;letter-spacing:-0.11px;}
#tw_1132{left:69px;bottom:363px;letter-spacing:0.12px;word-spacing:0.03px;}
#tx_1132{left:69px;bottom:339px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_1132{left:69px;bottom:299px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tz_1132{left:69px;bottom:278px;letter-spacing:-0.16px;}
#t10_1132{left:210px;bottom:278px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t11_1132{left:76px;bottom:1050px;letter-spacing:-0.14px;}
#t12_1132{left:76px;bottom:1034px;letter-spacing:-0.12px;}
#t13_1132{left:308px;bottom:1050px;letter-spacing:-0.16px;}
#t14_1132{left:371px;bottom:1050px;letter-spacing:-0.12px;}
#t15_1132{left:76px;bottom:1011px;letter-spacing:-0.13px;}
#t16_1132{left:76px;bottom:990px;letter-spacing:-0.17px;}
#t17_1132{left:308px;bottom:1011px;letter-spacing:-0.19px;}
#t18_1132{left:371px;bottom:1011px;letter-spacing:-0.12px;}
#t19_1132{left:92px;bottom:912px;letter-spacing:-0.13px;}
#t1a_1132{left:204px;bottom:912px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1b_1132{left:375px;bottom:912px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1c_1132{left:550px;bottom:912px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1d_1132{left:730px;bottom:912px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1e_1132{left:102px;bottom:888px;letter-spacing:-0.19px;}
#t1f_1132{left:226px;bottom:888px;letter-spacing:-0.2px;}
#t1g_1132{left:396px;bottom:888px;letter-spacing:-0.11px;}
#t1h_1132{left:571px;bottom:888px;letter-spacing:-0.11px;}
#t1i_1132{left:752px;bottom:888px;letter-spacing:-0.11px;}
#t1j_1132{left:69px;bottom:226px;letter-spacing:-0.14px;}
#t1k_1132{left:91px;bottom:226px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1l_1132{left:676px;bottom:233px;}
#t1m_1132{left:691px;bottom:226px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1n_1132{left:91px;bottom:209px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_1132{left:69px;bottom:188px;letter-spacing:-0.16px;}
#t1p_1132{left:91px;bottom:188px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t1q_1132{left:91px;bottom:171px;letter-spacing:-0.11px;}
#t1r_1132{left:91px;bottom:154px;letter-spacing:-0.12px;}
#t1s_1132{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t1t_1132{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.4px;}
#t1u_1132{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_1132{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1132{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1132{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1132{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1132{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_1132{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_1132{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_1132{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_1132{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1132" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1132Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1132" style="-webkit-user-select: none;"><object width="935" height="1210" data="1132/1132.svg" type="image/svg+xml" id="pdf1132" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1132" class="t s1_1132">31-26 </span><span id="t2_1132" class="t s1_1132">Vol. 3C </span>
<span id="t3_1132" class="t s2_1132">VMX INSTRUCTION REFERENCE </span>
<span id="t4_1132" class="t s3_1132">VMXOFF—Leave VMX Operation </span>
<span id="t5_1132" class="t s4_1132">Instruction Operand Encoding </span>
<span id="t6_1132" class="t s4_1132">Description </span>
<span id="t7_1132" class="t s5_1132">Takes the logical processor out of VMX operation, unblocks INIT signals, conditionally re-enables A20M, and clears </span>
<span id="t8_1132" class="t s5_1132">any address-range monitoring. </span>
<span id="t9_1132" class="t s6_1132">1 </span>
<span id="ta_1132" class="t s4_1132">Operation </span>
<span id="tb_1132" class="t s7_1132">IF (not in VMX operation) or (CR0.PE = 0) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0) </span>
<span id="tc_1132" class="t s7_1132">THEN #UD; </span>
<span id="td_1132" class="t s7_1132">ELSIF in VMX non-root operation </span>
<span id="te_1132" class="t s7_1132">THEN VMexit; </span>
<span id="tf_1132" class="t s7_1132">ELSIF CPL &gt; 0 </span>
<span id="tg_1132" class="t s7_1132">THEN #GP(0); </span>
<span id="th_1132" class="t s7_1132">ELSIF dual-monitor treatment of SMIs and SMM is active </span>
<span id="ti_1132" class="t s7_1132">THEN VMfail(VMXOFF under dual-monitor treatment of SMIs and SMM); </span>
<span id="tj_1132" class="t s7_1132">ELSE </span>
<span id="tk_1132" class="t s7_1132">leave VMX operation; </span>
<span id="tl_1132" class="t s7_1132">unblock INIT; </span>
<span id="tm_1132" class="t s7_1132">IF IA32_SMM_MONITOR_CTL[2] = 0 </span>
<span id="tn_1132" class="t s8_1132">2 </span>
<span id="to_1132" class="t s7_1132">THEN unblock SMIs; </span>
<span id="tp_1132" class="t s7_1132">IF outside SMX operation </span>
<span id="tq_1132" class="t s8_1132">3 </span>
<span id="tr_1132" class="t s7_1132">THEN unblock and enable A20M; </span>
<span id="ts_1132" class="t s7_1132">FI; </span>
<span id="tt_1132" class="t s7_1132">clear address-range monitoring; </span>
<span id="tu_1132" class="t s7_1132">VMsucceed; </span>
<span id="tv_1132" class="t s7_1132">FI; </span>
<span id="tw_1132" class="t s4_1132">Flags Affected </span>
<span id="tx_1132" class="t s5_1132">See the operation section and Section 31.2. </span>
<span id="ty_1132" class="t s4_1132">Protected Mode Exceptions </span>
<span id="tz_1132" class="t s5_1132">#GP(0) </span><span id="t10_1132" class="t s5_1132">If executed in VMX root operation with CPL &gt; 0. </span>
<span id="t11_1132" class="t s9_1132">Opcode/ </span>
<span id="t12_1132" class="t s9_1132">Instruction </span>
<span id="t13_1132" class="t s9_1132">Op/En </span><span id="t14_1132" class="t s9_1132">Description </span>
<span id="t15_1132" class="t s7_1132">0F 01 C4 </span>
<span id="t16_1132" class="t s7_1132">VMXOFF </span>
<span id="t17_1132" class="t s7_1132">ZO </span><span id="t18_1132" class="t s7_1132">Leaves VMX operation. </span>
<span id="t19_1132" class="t s7_1132">Op/En </span><span id="t1a_1132" class="t s7_1132">Operand 1 </span><span id="t1b_1132" class="t s7_1132">Operand 2 </span><span id="t1c_1132" class="t s7_1132">Operand 3 </span><span id="t1d_1132" class="t s7_1132">Operand 4 </span>
<span id="t1e_1132" class="t s7_1132">ZO </span><span id="t1f_1132" class="t s7_1132">NA </span><span id="t1g_1132" class="t s7_1132">NA </span><span id="t1h_1132" class="t s7_1132">NA </span><span id="t1i_1132" class="t s7_1132">NA </span>
<span id="t1j_1132" class="t s7_1132">1. </span><span id="t1k_1132" class="t s7_1132">See the information on MONITOR/MWAIT in Chapter 9, “Multiple-Processor Management,” of the Intel </span>
<span id="t1l_1132" class="t s6_1132">® </span>
<span id="t1m_1132" class="t s7_1132">64 and IA-32 Architectures </span>
<span id="t1n_1132" class="t s7_1132">Software Developer’s Manual, Volume 3A. </span>
<span id="t1o_1132" class="t s7_1132">2. </span><span id="t1p_1132" class="t s7_1132">Setting IA32_SMM_MONITOR_CTL[bit 2] to 1 prevents VMXOFF from unblocking SMIs regardless of the value of the register’s value </span>
<span id="t1q_1132" class="t s7_1132">bit (bit 0). Not all processors allow this bit to be set to 1. Software should consult the VMX capability MSR IA32_VMX_MISC (see </span>
<span id="t1r_1132" class="t s7_1132">Appendix A.6) to determine whether this is allowed. </span>
<span id="t1s_1132" class="t s7_1132">3. </span><span id="t1t_1132" class="t s7_1132">A logical processor is outside SMX operation if GETSEC[SENTER] has not been executed or if GETSEC[SEXIT] was executed after the </span>
<span id="t1u_1132" class="t s7_1132">last execution of GETSEC[SENTER]. See Chapter 6, “Safer Mode Extensions Reference.” </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
