Analysis & Synthesis report for cinnabon_fpga
Thu Feb 20 22:33:13 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Parameter Settings for User Entity Instance: lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0
 15. Parameter Settings for User Entity Instance: lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0
 16. Parameter Settings for User Entity Instance: lpm_add:lpm|lpm_add_sub:LPM_ADD_SUB_component
 17. Parameter Settings for User Entity Instance: pll:pll_100|altpll:altpll_component
 18. altpll Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "pll:pll_100"
 20. Port Connectivity Checks: "lpm_add:lpm"
 21. Port Connectivity Checks: "lpm_nco:sin2"
 22. Port Connectivity Checks: "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx:ux002"
 23. Port Connectivity Checks: "lpm_nco:sin1"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 20 22:33:13 2020           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                      ; cinnabon_fpga                                   ;
; Top-level Entity Name              ; cinnabon_fpga                                   ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 240                                             ;
;     Total combinational functions  ; 170                                             ;
;     Dedicated logic registers      ; 188                                             ;
; Total registers                    ; 188                                             ;
; Total pins                         ; 361                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 19,968                                          ;
; Embedded Multiplier 9-bit elements ; 8                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; cinnabon_fpga      ; cinnabon_fpga      ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+-----------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                               ; Library ;
+-----------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------+---------+
; megaip/pll.v                                              ; yes             ; User Wizard-Generated File       ; D:/cinnabon_fpga/megaip/pll.v                                              ;         ;
; megaip/lpm_nco/synthesis/lpm_nco.v                        ; yes             ; User Verilog HDL File            ; D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v                        ; lpm_nco ;
; megaip/lpm_nco/synthesis/submodules/asj_nco_madx_cen.v    ; yes             ; Encrypted User Verilog HDL File  ; D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_madx_cen.v    ; lpm_nco ;
; megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v    ; yes             ; Encrypted User Verilog HDL File  ; D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v    ; lpm_nco ;
; megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v        ; yes             ; Encrypted User Verilog HDL File  ; D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v        ; lpm_nco ;
; megaip/lpm_nco/synthesis/submodules/asj_nco_apr_dxx.v     ; yes             ; Encrypted User Verilog HDL File  ; D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_apr_dxx.v     ; lpm_nco ;
; megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v       ; yes             ; Encrypted User Verilog HDL File  ; D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v       ; lpm_nco ;
; megaip/lpm_nco/synthesis/submodules/asj_dxx_g.v           ; yes             ; Encrypted User Verilog HDL File  ; D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_dxx_g.v           ; lpm_nco ;
; megaip/lpm_nco/synthesis/submodules/asj_dxx.v             ; yes             ; Encrypted User Verilog HDL File  ; D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_dxx.v             ; lpm_nco ;
; megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v ; yes             ; Encrypted User Verilog HDL File  ; D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v ; lpm_nco ;
; megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v    ; yes             ; Encrypted User Verilog HDL File  ; D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v    ; lpm_nco ;
; megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v      ; yes             ; Encrypted User Verilog HDL File  ; D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v      ; lpm_nco ;
; megaip/lpm_nco/synthesis/submodules/asj_gam_dp.v          ; yes             ; Encrypted User Verilog HDL File  ; D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_gam_dp.v          ; lpm_nco ;
; megaip/lpm_nco/synthesis/submodules/asj_nco_derot.v       ; yes             ; Encrypted User Verilog HDL File  ; D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_derot.v       ; lpm_nco ;
; megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v    ; yes             ; User Verilog HDL File            ; D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v    ; lpm_nco ;
; megaip/lpm_add/lpm_add.v                                  ; yes             ; User Wizard-Generated File       ; D:/cinnabon_fpga/megaip/lpm_add/lpm_add.v                                  ;         ;
; cinnabon_fpga.v                                           ; yes             ; Auto-Found Verilog HDL File      ; D:/cinnabon_fpga/cinnabon_fpga.v                                           ;         ;
; lpm_add_sub.tdf                                           ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf          ;         ;
; addcore.inc                                               ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/addcore.inc              ;         ;
; look_add.inc                                              ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/look_add.inc             ;         ;
; bypassff.inc                                              ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/bypassff.inc             ;         ;
; altshift.inc                                              ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altshift.inc             ;         ;
; alt_stratix_add_sub.inc                                   ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc  ;         ;
; aglobal161.inc                                            ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/aglobal161.inc           ;         ;
; db/add_sub_p8i.tdf                                        ; yes             ; Auto-Generated Megafunction      ; D:/cinnabon_fpga/db/add_sub_p8i.tdf                                        ;         ;
; altsyncram.tdf                                            ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc                                     ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                                               ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                                            ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; a_rdenreg.inc                                             ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                                                ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                                                ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                                              ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_vk82.tdf                                    ; yes             ; Auto-Generated Megafunction      ; D:/cinnabon_fpga/db/altsyncram_vk82.tdf                                    ;         ;
; db/altsyncram_nca1.tdf                                    ; yes             ; Auto-Generated Megafunction      ; D:/cinnabon_fpga/db/altsyncram_nca1.tdf                                    ;         ;
; db/altsyncram_ica1.tdf                                    ; yes             ; Auto-Generated Megafunction      ; D:/cinnabon_fpga/db/altsyncram_ica1.tdf                                    ;         ;
; db/add_sub_atk.tdf                                        ; yes             ; Auto-Generated Megafunction      ; D:/cinnabon_fpga/db/add_sub_atk.tdf                                        ;         ;
; lpm_counter.tdf                                           ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.tdf          ;         ;
; lpm_constant.inc                                          ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_constant.inc         ;         ;
; lpm_add_sub.inc                                           ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc          ;         ;
; cmpconst.inc                                              ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/cmpconst.inc             ;         ;
; lpm_compare.inc                                           ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_compare.inc          ;         ;
; lpm_counter.inc                                           ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.inc          ;         ;
; dffeea.inc                                                ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/dffeea.inc               ;         ;
; alt_counter_stratix.inc                                   ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc  ;         ;
; db/cntr_40j.tdf                                           ; yes             ; Auto-Generated Megafunction      ; D:/cinnabon_fpga/db/cntr_40j.tdf                                           ;         ;
; db/add_sub_qkj.tdf                                        ; yes             ; Auto-Generated Megafunction      ; D:/cinnabon_fpga/db/add_sub_qkj.tdf                                        ;         ;
; altpll.tdf                                                ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf               ;         ;
; stratix_pll.inc                                           ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/stratix_pll.inc          ;         ;
; stratixii_pll.inc                                         ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/stratixii_pll.inc        ;         ;
; cycloneii_pll.inc                                         ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc        ;         ;
; lpm_mult.tdf                                              ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mult.tdf             ;         ;
; multcore.inc                                              ; yes             ; Megafunction                     ; d:/intelfpga/16.1/quartus/libraries/megafunctions/multcore.inc             ;         ;
; db/mult_r9t.tdf                                           ; yes             ; Auto-Generated Megafunction      ; D:/cinnabon_fpga/db/mult_r9t.tdf                                           ;         ;
+-----------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+--------------------------+-------------------------------------------+
; Resource                 ; Usage                                     ;
+--------------------------+-------------------------------------------+
; I/O pins                 ; 361                                       ;
; Total memory bits        ; 19968                                     ;
;                          ;                                           ;
; DSP block 9-bit elements ; 8                                         ;
;                          ;                                           ;
; Total PLLs               ; 1                                         ;
;     -- PLLs              ; 1                                         ;
;                          ;                                           ;
; Maximum fan-out node     ; pll:pll_100|altpll:altpll_component|_clk0 ;
; Maximum fan-out          ; 255                                       ;
; Total fan-out            ; 1945                                      ;
; Average fan-out          ; 1.52                                      ;
+--------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                             ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |cinnabon_fpga                                  ; 170 (1)             ; 188 (0)                   ; 19968       ; 8            ; 0       ; 4         ; 0         ; 361  ; 0            ; |cinnabon_fpga                                                                                                                                  ; cinnabon_fpga       ; work         ;
;    |divclk10:dct|                               ; 15 (15)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|divclk10:dct                                                                                                                     ; divclk10            ; work         ;
;    |lpm_add:lpm|                                ; 8 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_add:lpm                                                                                                                      ; lpm_add             ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|       ; 8 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_add:lpm|lpm_add_sub:LPM_ADD_SUB_component                                                                                    ; lpm_add_sub         ; work         ;
;          |add_sub_qkj:auto_generated|           ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_add:lpm|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qkj:auto_generated                                                         ; add_sub_qkj         ; work         ;
;    |lpm_nco:sin1|                               ; 99 (0)              ; 131 (0)                   ; 9984        ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1                                                                                                                     ; lpm_nco             ; lpm_nco      ;
;       |lpm_nco_nco_ii_0:nco_ii_0|               ; 99 (0)              ; 131 (0)                   ; 9984        ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0                                                                                           ; lpm_nco_nco_ii_0    ; lpm_nco      ;
;          |asj_altqmcpipe:ux000|                 ; 30 (0)              ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                      ; asj_altqmcpipe      ; lpm_nco      ;
;             |lpm_add_sub:acc|                   ; 30 (0)              ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                      ; lpm_add_sub         ; work         ;
;                |add_sub_p8i:auto_generated|     ; 30 (30)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated                           ; add_sub_p8i         ; work         ;
;          |asj_dxx:ux002|                        ; 21 (21)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                             ; asj_dxx             ; lpm_nco      ;
;          |asj_dxx_g:ux001|                      ; 5 (5)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                           ; asj_dxx_g           ; lpm_nco      ;
;          |asj_gam_dp:ux008|                     ; 3 (3)               ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008                                                                          ; asj_gam_dp          ; lpm_nco      ;
;          |asj_nco_as_m_cen:ux0122|              ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122                                                                   ; asj_nco_as_m_cen    ; lpm_nco      ;
;             |altsyncram:altsyncram_component0|  ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                  ; altsyncram          ; work         ;
;                |altsyncram_nca1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated   ; altsyncram_nca1     ; work         ;
;          |asj_nco_as_m_cen:ux0123|              ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123                                                                   ; asj_nco_as_m_cen    ; lpm_nco      ;
;             |altsyncram:altsyncram_component0|  ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                  ; altsyncram          ; work         ;
;                |altsyncram_ica1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated   ; altsyncram_ica1     ; work         ;
;          |asj_nco_as_m_dp_cen:ux0220|           ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220                                                                ; asj_nco_as_m_dp_cen ; lpm_nco      ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;                |altsyncram_vk82:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated ; altsyncram_vk82     ; work         ;
;          |asj_nco_mady_cen:m0|                  ; 26 (26)             ; 14 (14)                   ; 0           ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0                                                                       ; asj_nco_mady_cen    ; lpm_nco      ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult0                                                        ; lpm_mult            ; work         ;
;                |mult_r9t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult0|mult_r9t:auto_generated                                ; mult_r9t            ; work         ;
;             |lpm_mult:Mult1|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult1                                                        ; lpm_mult            ; work         ;
;                |mult_r9t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult1|mult_r9t:auto_generated                                ; mult_r9t            ; work         ;
;          |asj_nco_mob_w:blk0|                   ; 14 (6)              ; 18 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0                                                                        ; asj_nco_mob_w       ; lpm_nco      ;
;             |lpm_add_sub:lpm_add_sub_component| ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                      ; lpm_add_sub         ; work         ;
;                |add_sub_atk:auto_generated|     ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_atk:auto_generated           ; add_sub_atk         ; work         ;
;    |lpm_nco:sin2|                               ; 47 (0)              ; 44 (0)                    ; 9984        ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2                                                                                                                     ; lpm_nco             ; lpm_nco      ;
;       |lpm_nco_nco_ii_0:nco_ii_0|               ; 47 (0)              ; 44 (0)                    ; 9984        ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0                                                                                           ; lpm_nco_nco_ii_0    ; lpm_nco      ;
;          |asj_altqmcpipe:ux000|                 ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                      ; asj_altqmcpipe      ; lpm_nco      ;
;             |lpm_add_sub:acc|                   ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                      ; lpm_add_sub         ; work         ;
;                |add_sub_p8i:auto_generated|     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated                           ; add_sub_p8i         ; work         ;
;          |asj_dxx:ux002|                        ; 2 (2)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                             ; asj_dxx             ; lpm_nco      ;
;          |asj_gam_dp:ux008|                     ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008                                                                          ; asj_gam_dp          ; lpm_nco      ;
;          |asj_nco_as_m_cen:ux0122|              ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122                                                                   ; asj_nco_as_m_cen    ; lpm_nco      ;
;             |altsyncram:altsyncram_component0|  ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                  ; altsyncram          ; work         ;
;                |altsyncram_nca1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated   ; altsyncram_nca1     ; work         ;
;          |asj_nco_as_m_cen:ux0123|              ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123                                                                   ; asj_nco_as_m_cen    ; lpm_nco      ;
;             |altsyncram:altsyncram_component0|  ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                  ; altsyncram          ; work         ;
;                |altsyncram_ica1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated   ; altsyncram_ica1     ; work         ;
;          |asj_nco_as_m_dp_cen:ux0220|           ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220                                                                ; asj_nco_as_m_dp_cen ; lpm_nco      ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;                |altsyncram_vk82:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3328        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated ; altsyncram_vk82     ; work         ;
;          |asj_nco_mady_cen:m0|                  ; 26 (26)             ; 14 (14)                   ; 0           ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0                                                                       ; asj_nco_mady_cen    ; lpm_nco      ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult0                                                        ; lpm_mult            ; work         ;
;                |mult_r9t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult0|mult_r9t:auto_generated                                ; mult_r9t            ; work         ;
;             |lpm_mult:Mult1|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult1                                                        ; lpm_mult            ; work         ;
;                |mult_r9t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult1|mult_r9t:auto_generated                                ; mult_r9t            ; work         ;
;          |asj_nco_mob_w:blk0|                   ; 14 (6)              ; 18 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0                                                                        ; asj_nco_mob_w       ; lpm_nco      ;
;             |lpm_add_sub:lpm_add_sub_component| ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                      ; lpm_add_sub         ; work         ;
;                |add_sub_atk:auto_generated|     ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_atk:auto_generated           ; add_sub_atk         ; work         ;
;    |pll:pll_100|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|pll:pll_100                                                                                                                      ; pll                 ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon_fpga|pll:pll_100|altpll:altpll_component                                                                                              ; altpll              ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------------------+
; Name                                                                                                                                        ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------------------+
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM            ; 256          ; 13           ; --           ; --           ; 3328 ; lpm_nco_nco_ii_0_sin_f.hex ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM            ; 256          ; 13           ; --           ; --           ; 3328 ; lpm_nco_nco_ii_0_cos_f.hex ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 13           ; 256          ; 13           ; 3328 ; lpm_nco_nco_ii_0_sin_c.hex ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM            ; 256          ; 13           ; --           ; --           ; 3328 ; lpm_nco_nco_ii_0_sin_f.hex ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM            ; 256          ; 13           ; --           ; --           ; 3328 ; lpm_nco_nco_ii_0_cos_f.hex ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 13           ; 256          ; 13           ; 3328 ; lpm_nco_nco_ii_0_sin_c.hex ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Simple Multipliers (36-bit)           ; 0           ;
; Multiply Accumulators (18-bit)        ; 0           ;
; Two-Multipliers Adders (9-bit)        ; 0           ;
; Two-Multipliers Adders (18-bit)       ; 0           ;
; Four-Multipliers Adders (9-bit)       ; 0           ;
; Four-Multipliers Adders (18-bit)      ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                        ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------+--------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                  ; IP Include File          ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------+--------------------------+
; Altera ; LPM_ADD_SUB   ; 16.1    ; N/A          ; N/A          ; |cinnabon_fpga|lpm_add:lpm                                                       ; megaip/lpm_add/lpm_add.v ;
; Altera ; ALTPLL        ; 9.1     ; N/A          ; N/A          ; |cinnabon_fpga|pll:pll_100                                                       ; megaip/pll.v             ;
; N/A    ; altera_nco_ii ; 16.1    ; N/A          ; N/A          ; |cinnabon_fpga|lpm_nco:sin1                                                      ; megaip/lpm_nco.qsys      ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0         ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1         ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0        ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1        ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000       ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001            ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx:ux002              ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008           ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122    ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123    ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_derot:ux0136       ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219     ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220 ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr     ;                          ;
; N/A    ; altera_nco_ii ; 16.1    ; N/A          ; N/A          ; |cinnabon_fpga|lpm_nco:sin2                                                      ; megaip/lpm_nco.qsys      ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0         ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1         ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0        ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1        ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000       ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001            ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx:ux002              ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008           ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122    ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123    ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_derot:ux0136       ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219     ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220 ;                          ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |cinnabon_fpga|lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr     ;                          ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[1..29]                                                            ; Stuck at GND due to stuck port data_in                                                                                               ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[30]                                                               ; Stuck at VCC due to stuck port data_in                                                                                               ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[31]                                                               ; Stuck at GND due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[1]                                                                ; Stuck at GND due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[2,3]                                                              ; Stuck at VCC due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[4,5]                                                              ; Stuck at GND due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[6,7]                                                              ; Stuck at VCC due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[8,9]                                                              ; Stuck at GND due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10,11]                                                            ; Stuck at VCC due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[12,13]                                                            ; Stuck at GND due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[14,15]                                                            ; Stuck at VCC due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[16,17]                                                            ; Stuck at GND due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[18,19]                                                            ; Stuck at VCC due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[20,21]                                                            ; Stuck at GND due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[22,23]                                                            ; Stuck at VCC due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[24,25]                                                            ; Stuck at GND due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[26,27]                                                            ; Stuck at VCC due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[28..31]                                                           ; Stuck at GND due to stuck port data_in                                                                                               ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                ; Stuck at GND due to stuck port data_in                                                                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                ; Stuck at VCC due to stuck port data_in                                                                                               ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_40j:auto_generated|counter_reg_bit[0..3] ; Lost fanout                                                                                                                          ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_40j:auto_generated|counter_reg_bit[0..3] ; Lost fanout                                                                                                                          ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_atk:auto_generated|pipeline_dffe[8..12]   ; Lost fanout                                                                                                                          ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_atk:auto_generated|pipeline_dffe[8..12]   ; Lost fanout                                                                                                                          ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|data_tmp[8..11]                                                                     ; Lost fanout                                                                                                                          ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|data_tmp[8..11]                                                                     ; Lost fanout                                                                                                                          ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[0]                                                                         ; Merged with lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                               ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[1]                                                                         ; Merged with lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                               ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[2]                                                                         ; Merged with lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                               ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[3]                                                                         ; Merged with lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                               ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[4]                                                                         ; Merged with lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                               ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[5]                                                                         ; Merged with lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                               ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0..28]                   ; Merged with lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29] ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[0]                                                                         ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[1]                                                                         ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[2]                                                                         ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[3]                                                                         ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[4]                                                                         ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                               ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[5]                                                                         ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                               ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                               ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                          ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                                               ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[2]                                                          ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                               ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                          ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[0]                                                                               ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[0]                                                          ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                                           ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15]                                                      ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                                           ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                      ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                                           ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                      ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                                           ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                                           ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                      ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                                           ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                      ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                            ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                       ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                                            ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                       ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                                            ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                       ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                                            ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                       ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                                            ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                       ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                            ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                       ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                            ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                       ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                            ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                       ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                                            ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                       ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                                            ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                       ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29]                      ; Stuck at GND due to stuck port data_in                                                                                               ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[6]                                                                         ; Merged with lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                               ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[6..18]                                                                  ; Merged with lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[5]                                                 ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[0]                       ; Merged with lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[30] ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[6]                                                                         ; Merged with lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                               ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[6..18]                                                                            ; Merged with lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                           ;
; lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[1]                       ; Merged with lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[31] ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[1..7]                                                                       ; Merged with lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                     ;
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0..5]                                                                 ; Merged with lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                     ;
; Total Number of Removed Registers = 195                                                                                                       ;                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                           ;
+--------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                   ;
+--------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------+
; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[1] ; Stuck at GND              ; lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated|pipeline_dffe[29] ;
;                                                                                ; due to stuck port data_in ;                                                                                                                          ;
+--------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 188   ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0 ;
+----------------+----------------------------+---------------------------------------+
; Parameter Name ; Value                      ; Type                                  ;
+----------------+----------------------------+---------------------------------------+
; mpr            ; 13                         ; Signed Integer                        ;
; opr            ; 26                         ; Signed Integer                        ;
; apr            ; 32                         ; Signed Integer                        ;
; apri           ; 16                         ; Signed Integer                        ;
; aprf           ; 32                         ; Signed Integer                        ;
; aprp           ; 16                         ; Signed Integer                        ;
; aprid          ; 21                         ; Signed Integer                        ;
; dpri           ; 4                          ; Signed Integer                        ;
; rdw            ; 13                         ; Signed Integer                        ;
; rawc           ; 8                          ; Signed Integer                        ;
; rnwc           ; 256                        ; Signed Integer                        ;
; rawf           ; 8                          ; Signed Integer                        ;
; rnwf           ; 256                        ; Signed Integer                        ;
; Pn             ; 16384                      ; Signed Integer                        ;
; mxnbc          ; 3328                       ; Signed Integer                        ;
; mxnbf          ; 3328                       ; Signed Integer                        ;
; rsfc           ; lpm_nco_nco_ii_0_sin_c.hex ; String                                ;
; rsff           ; lpm_nco_nco_ii_0_sin_f.hex ; String                                ;
; rcfc           ; lpm_nco_nco_ii_0_cos_c.hex ; String                                ;
; rcff           ; lpm_nco_nco_ii_0_cos_f.hex ; String                                ;
; nc             ; 1                          ; Signed Integer                        ;
; log2nc         ; 0                          ; Signed Integer                        ;
; outselinit     ; -1                         ; Signed Integer                        ;
; paci0          ; 0                          ; Signed Integer                        ;
; paci1          ; 0                          ; Signed Integer                        ;
; paci2          ; 0                          ; Signed Integer                        ;
; paci3          ; 0                          ; Signed Integer                        ;
; paci4          ; 0                          ; Signed Integer                        ;
; paci5          ; 0                          ; Signed Integer                        ;
; paci6          ; 0                          ; Signed Integer                        ;
; paci7          ; 0                          ; Signed Integer                        ;
; hyper_pipeline ; 0                          ; Signed Integer                        ;
+----------------+----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0 ;
+----------------+----------------------------+---------------------------------------+
; Parameter Name ; Value                      ; Type                                  ;
+----------------+----------------------------+---------------------------------------+
; mpr            ; 13                         ; Signed Integer                        ;
; opr            ; 26                         ; Signed Integer                        ;
; apr            ; 32                         ; Signed Integer                        ;
; apri           ; 16                         ; Signed Integer                        ;
; aprf           ; 32                         ; Signed Integer                        ;
; aprp           ; 16                         ; Signed Integer                        ;
; aprid          ; 21                         ; Signed Integer                        ;
; dpri           ; 4                          ; Signed Integer                        ;
; rdw            ; 13                         ; Signed Integer                        ;
; rawc           ; 8                          ; Signed Integer                        ;
; rnwc           ; 256                        ; Signed Integer                        ;
; rawf           ; 8                          ; Signed Integer                        ;
; rnwf           ; 256                        ; Signed Integer                        ;
; Pn             ; 16384                      ; Signed Integer                        ;
; mxnbc          ; 3328                       ; Signed Integer                        ;
; mxnbf          ; 3328                       ; Signed Integer                        ;
; rsfc           ; lpm_nco_nco_ii_0_sin_c.hex ; String                                ;
; rsff           ; lpm_nco_nco_ii_0_sin_f.hex ; String                                ;
; rcfc           ; lpm_nco_nco_ii_0_cos_c.hex ; String                                ;
; rcff           ; lpm_nco_nco_ii_0_cos_f.hex ; String                                ;
; nc             ; 1                          ; Signed Integer                        ;
; log2nc         ; 0                          ; Signed Integer                        ;
; outselinit     ; -1                         ; Signed Integer                        ;
; paci0          ; 0                          ; Signed Integer                        ;
; paci1          ; 0                          ; Signed Integer                        ;
; paci2          ; 0                          ; Signed Integer                        ;
; paci3          ; 0                          ; Signed Integer                        ;
; paci4          ; 0                          ; Signed Integer                        ;
; paci5          ; 0                          ; Signed Integer                        ;
; paci6          ; 0                          ; Signed Integer                        ;
; paci7          ; 0                          ; Signed Integer                        ;
; hyper_pipeline ; 0                          ; Signed Integer                        ;
+----------------+----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_add:lpm|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+---------------+---------------------------------------------------+
; Parameter Name         ; Value         ; Type                                              ;
+------------------------+---------------+---------------------------------------------------+
; LPM_WIDTH              ; 14            ; Signed Integer                                    ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                           ;
; LPM_DIRECTION          ; ADD           ; Untyped                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                           ;
; LPM_PIPELINE           ; 1             ; Signed Integer                                    ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                           ;
; REGISTERED_AT_END      ; 0             ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                           ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                           ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                           ;
; USE_WYS                ; OFF           ; Untyped                                           ;
; STYLE                  ; FAST          ; Untyped                                           ;
; CBXI_PARAMETER         ; add_sub_qkj   ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                    ;
+------------------------+---------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_100|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------+
; Parameter Name                ; Value                 ; Type                     ;
+-------------------------------+-----------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                  ;
; PLL_TYPE                      ; AUTO                  ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                  ;
; LOCK_HIGH                     ; 1                     ; Untyped                  ;
; LOCK_LOW                      ; 1                     ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                  ;
; SKIP_VCO                      ; OFF                   ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                  ;
; BANDWIDTH                     ; 0                     ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                  ;
; DOWN_SPREAD                   ; 0                     ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 5                     ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 5                     ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 4                     ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                  ;
; DPA_DIVIDER                   ; 0                     ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                  ;
; VCO_MIN                       ; 0                     ; Untyped                  ;
; VCO_MAX                       ; 0                     ; Untyped                  ;
; VCO_CENTER                    ; 0                     ; Untyped                  ;
; PFD_MIN                       ; 0                     ; Untyped                  ;
; PFD_MAX                       ; 0                     ; Untyped                  ;
; M_INITIAL                     ; 0                     ; Untyped                  ;
; M                             ; 0                     ; Untyped                  ;
; N                             ; 1                     ; Untyped                  ;
; M2                            ; 1                     ; Untyped                  ;
; N2                            ; 1                     ; Untyped                  ;
; SS                            ; 1                     ; Untyped                  ;
; C0_HIGH                       ; 0                     ; Untyped                  ;
; C1_HIGH                       ; 0                     ; Untyped                  ;
; C2_HIGH                       ; 0                     ; Untyped                  ;
; C3_HIGH                       ; 0                     ; Untyped                  ;
; C4_HIGH                       ; 0                     ; Untyped                  ;
; C5_HIGH                       ; 0                     ; Untyped                  ;
; C6_HIGH                       ; 0                     ; Untyped                  ;
; C7_HIGH                       ; 0                     ; Untyped                  ;
; C8_HIGH                       ; 0                     ; Untyped                  ;
; C9_HIGH                       ; 0                     ; Untyped                  ;
; C0_LOW                        ; 0                     ; Untyped                  ;
; C1_LOW                        ; 0                     ; Untyped                  ;
; C2_LOW                        ; 0                     ; Untyped                  ;
; C3_LOW                        ; 0                     ; Untyped                  ;
; C4_LOW                        ; 0                     ; Untyped                  ;
; C5_LOW                        ; 0                     ; Untyped                  ;
; C6_LOW                        ; 0                     ; Untyped                  ;
; C7_LOW                        ; 0                     ; Untyped                  ;
; C8_LOW                        ; 0                     ; Untyped                  ;
; C9_LOW                        ; 0                     ; Untyped                  ;
; C0_INITIAL                    ; 0                     ; Untyped                  ;
; C1_INITIAL                    ; 0                     ; Untyped                  ;
; C2_INITIAL                    ; 0                     ; Untyped                  ;
; C3_INITIAL                    ; 0                     ; Untyped                  ;
; C4_INITIAL                    ; 0                     ; Untyped                  ;
; C5_INITIAL                    ; 0                     ; Untyped                  ;
; C6_INITIAL                    ; 0                     ; Untyped                  ;
; C7_INITIAL                    ; 0                     ; Untyped                  ;
; C8_INITIAL                    ; 0                     ; Untyped                  ;
; C9_INITIAL                    ; 0                     ; Untyped                  ;
; C0_MODE                       ; BYPASS                ; Untyped                  ;
; C1_MODE                       ; BYPASS                ; Untyped                  ;
; C2_MODE                       ; BYPASS                ; Untyped                  ;
; C3_MODE                       ; BYPASS                ; Untyped                  ;
; C4_MODE                       ; BYPASS                ; Untyped                  ;
; C5_MODE                       ; BYPASS                ; Untyped                  ;
; C6_MODE                       ; BYPASS                ; Untyped                  ;
; C7_MODE                       ; BYPASS                ; Untyped                  ;
; C8_MODE                       ; BYPASS                ; Untyped                  ;
; C9_MODE                       ; BYPASS                ; Untyped                  ;
; C0_PH                         ; 0                     ; Untyped                  ;
; C1_PH                         ; 0                     ; Untyped                  ;
; C2_PH                         ; 0                     ; Untyped                  ;
; C3_PH                         ; 0                     ; Untyped                  ;
; C4_PH                         ; 0                     ; Untyped                  ;
; C5_PH                         ; 0                     ; Untyped                  ;
; C6_PH                         ; 0                     ; Untyped                  ;
; C7_PH                         ; 0                     ; Untyped                  ;
; C8_PH                         ; 0                     ; Untyped                  ;
; C9_PH                         ; 0                     ; Untyped                  ;
; L0_HIGH                       ; 1                     ; Untyped                  ;
; L1_HIGH                       ; 1                     ; Untyped                  ;
; G0_HIGH                       ; 1                     ; Untyped                  ;
; G1_HIGH                       ; 1                     ; Untyped                  ;
; G2_HIGH                       ; 1                     ; Untyped                  ;
; G3_HIGH                       ; 1                     ; Untyped                  ;
; E0_HIGH                       ; 1                     ; Untyped                  ;
; E1_HIGH                       ; 1                     ; Untyped                  ;
; E2_HIGH                       ; 1                     ; Untyped                  ;
; E3_HIGH                       ; 1                     ; Untyped                  ;
; L0_LOW                        ; 1                     ; Untyped                  ;
; L1_LOW                        ; 1                     ; Untyped                  ;
; G0_LOW                        ; 1                     ; Untyped                  ;
; G1_LOW                        ; 1                     ; Untyped                  ;
; G2_LOW                        ; 1                     ; Untyped                  ;
; G3_LOW                        ; 1                     ; Untyped                  ;
; E0_LOW                        ; 1                     ; Untyped                  ;
; E1_LOW                        ; 1                     ; Untyped                  ;
; E2_LOW                        ; 1                     ; Untyped                  ;
; E3_LOW                        ; 1                     ; Untyped                  ;
; L0_INITIAL                    ; 1                     ; Untyped                  ;
; L1_INITIAL                    ; 1                     ; Untyped                  ;
; G0_INITIAL                    ; 1                     ; Untyped                  ;
; G1_INITIAL                    ; 1                     ; Untyped                  ;
; G2_INITIAL                    ; 1                     ; Untyped                  ;
; G3_INITIAL                    ; 1                     ; Untyped                  ;
; E0_INITIAL                    ; 1                     ; Untyped                  ;
; E1_INITIAL                    ; 1                     ; Untyped                  ;
; E2_INITIAL                    ; 1                     ; Untyped                  ;
; E3_INITIAL                    ; 1                     ; Untyped                  ;
; L0_MODE                       ; BYPASS                ; Untyped                  ;
; L1_MODE                       ; BYPASS                ; Untyped                  ;
; G0_MODE                       ; BYPASS                ; Untyped                  ;
; G1_MODE                       ; BYPASS                ; Untyped                  ;
; G2_MODE                       ; BYPASS                ; Untyped                  ;
; G3_MODE                       ; BYPASS                ; Untyped                  ;
; E0_MODE                       ; BYPASS                ; Untyped                  ;
; E1_MODE                       ; BYPASS                ; Untyped                  ;
; E2_MODE                       ; BYPASS                ; Untyped                  ;
; E3_MODE                       ; BYPASS                ; Untyped                  ;
; L0_PH                         ; 0                     ; Untyped                  ;
; L1_PH                         ; 0                     ; Untyped                  ;
; G0_PH                         ; 0                     ; Untyped                  ;
; G1_PH                         ; 0                     ; Untyped                  ;
; G2_PH                         ; 0                     ; Untyped                  ;
; G3_PH                         ; 0                     ; Untyped                  ;
; E0_PH                         ; 0                     ; Untyped                  ;
; E1_PH                         ; 0                     ; Untyped                  ;
; E2_PH                         ; 0                     ; Untyped                  ;
; E3_PH                         ; 0                     ; Untyped                  ;
; M_PH                          ; 0                     ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; CLK0_COUNTER                  ; G0                    ; Untyped                  ;
; CLK1_COUNTER                  ; G0                    ; Untyped                  ;
; CLK2_COUNTER                  ; G0                    ; Untyped                  ;
; CLK3_COUNTER                  ; G0                    ; Untyped                  ;
; CLK4_COUNTER                  ; G0                    ; Untyped                  ;
; CLK5_COUNTER                  ; G0                    ; Untyped                  ;
; CLK6_COUNTER                  ; E0                    ; Untyped                  ;
; CLK7_COUNTER                  ; E1                    ; Untyped                  ;
; CLK8_COUNTER                  ; E2                    ; Untyped                  ;
; CLK9_COUNTER                  ; E3                    ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                  ;
; M_TIME_DELAY                  ; 0                     ; Untyped                  ;
; N_TIME_DELAY                  ; 0                     ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                  ;
; VCO_POST_SCALE                ; 0                     ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_PLLENA                   ; PORT_USED             ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                  ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                  ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV GX         ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE           ;
+-------------------------------+-----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; pll:pll_100|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_100"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lpm_add:lpm"                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[13..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result[6..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lpm_nco:sin2"                                                                                                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fsin_o ; Output ; Warning  ; Output or bidir port (13 bits) is smaller than the port expression (14 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; fcos_o ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx:ux002"                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dxxpdo[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lpm_nco:sin1"                                                                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fsin_o    ; Output ; Warning  ; Output or bidir port (13 bits) is smaller than the port expression (14 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; fcos_o    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 361                         ;
; cycloneiii_ff         ; 188                         ;
;     SCLR              ; 11                          ;
;     plain             ; 177                         ;
; cycloneiii_io_obuf    ; 115                         ;
; cycloneiii_lcell_comb ; 170                         ;
;     arith             ; 132                         ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 81                          ;
;     normal            ; 38                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 13                          ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 78                          ;
; cycloneiv_pll         ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Thu Feb 20 22:32:59 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cinnabon_fpga -c cinnabon_fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file megaip/pll.v
    Info (12023): Found entity 1: pll File: D:/cinnabon_fpga/megaip/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/lpm_nco.v
    Info (12023): Found entity 1: lpm_nco File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_madx_cen.v
    Info (12023): Found entity 1: asj_nco_madx_cen File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_madx_cen.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v
    Info (12023): Found entity 1: asj_nco_mady_cen File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_apr_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v
    Info (12023): Found entity 1: asj_nco_mob_w File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_dp_cen File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_gam_dp.v
    Info (12023): Found entity 1: asj_gam_dp File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_gam_dp.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_derot.v
    Info (12023): Found entity 1: asj_nco_derot File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_derot.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v
    Info (12023): Found entity 1: lpm_nco_nco_ii_0 File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file megaip/lpm_add/lpm_add.v
    Info (12023): Found entity 1: lpm_add File: D:/cinnabon_fpga/megaip/lpm_add/lpm_add.v Line: 40
Warning (12125): Using design file cinnabon_fpga.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: cinnabon_fpga File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 6
    Info (12023): Found entity 2: divclk10 File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 198
Info (12127): Elaborating entity "cinnabon_fpga" for the top level hierarchy
Warning (10034): Output port "LEDG" at cinnabon_fpga.v(18) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 18
Warning (10034): Output port "LEDR" at cinnabon_fpga.v(19) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
Warning (10034): Output port "HEX0" at cinnabon_fpga.v(28) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 28
Warning (10034): Output port "HEX1" at cinnabon_fpga.v(29) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 29
Warning (10034): Output port "HEX2" at cinnabon_fpga.v(30) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 30
Warning (10034): Output port "HEX3" at cinnabon_fpga.v(31) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 31
Warning (10034): Output port "HEX4" at cinnabon_fpga.v(32) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 32
Warning (10034): Output port "HEX5" at cinnabon_fpga.v(33) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 33
Warning (10034): Output port "HEX6" at cinnabon_fpga.v(34) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 34
Warning (10034): Output port "HEX7" at cinnabon_fpga.v(35) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 35
Warning (10034): Output port "DRAM_ADDR" at cinnabon_fpga.v(51) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 51
Warning (10034): Output port "DRAM_BA" at cinnabon_fpga.v(52) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 52
Warning (10034): Output port "DRAM_DQM" at cinnabon_fpga.v(58) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 58
Warning (10034): Output port "FS_ADDR" at cinnabon_fpga.v(71) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
Warning (10034): Output port "HSMC_DAC_DA" at cinnabon_fpga.v(97) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
Warning (10034): Output port "HSMC_DAC_DB" at cinnabon_fpga.v(98) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
Warning (10034): Output port "SMA_CLKOUT" at cinnabon_fpga.v(15) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 15
Warning (10034): Output port "LCD_EN" at cinnabon_fpga.v(39) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 39
Warning (10034): Output port "LCD_ON" at cinnabon_fpga.v(40) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 40
Warning (10034): Output port "LCD_RS" at cinnabon_fpga.v(41) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 41
Warning (10034): Output port "LCD_RW" at cinnabon_fpga.v(42) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 42
Warning (10034): Output port "SD_CLK" at cinnabon_fpga.v(45) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 45
Warning (10034): Output port "DRAM_CAS_N" at cinnabon_fpga.v(53) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 53
Warning (10034): Output port "DRAM_CKE" at cinnabon_fpga.v(54) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 54
Warning (10034): Output port "DRAM_CLK" at cinnabon_fpga.v(55) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 55
Warning (10034): Output port "DRAM_CS_N" at cinnabon_fpga.v(56) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 56
Warning (10034): Output port "DRAM_RAS_N" at cinnabon_fpga.v(59) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 59
Warning (10034): Output port "DRAM_WE_N" at cinnabon_fpga.v(60) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 60
Warning (10034): Output port "FL_CE_N" at cinnabon_fpga.v(63) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 63
Warning (10034): Output port "FL_OE_N" at cinnabon_fpga.v(64) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 64
Warning (10034): Output port "FL_RESET_N" at cinnabon_fpga.v(65) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 65
Warning (10034): Output port "FL_WE_N" at cinnabon_fpga.v(67) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 67
Warning (10034): Output port "FL_WP_N" at cinnabon_fpga.v(68) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 68
Warning (10034): Output port "PCIE_WAKE_N" at cinnabon_fpga.v(79) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 79
Warning (10034): Output port "HSMC_ADA_SCL" at cinnabon_fpga.v(85) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 85
Warning (10034): Output port "HSMC_ADC_CLK_A" at cinnabon_fpga.v(87) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 87
Warning (10034): Output port "HSMC_ADC_CLK_B" at cinnabon_fpga.v(88) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 88
Warning (10034): Output port "HSMC_ADC_OEB_A" at cinnabon_fpga.v(91) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 91
Warning (10034): Output port "HSMC_ADC_OEB_B" at cinnabon_fpga.v(92) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 92
Warning (10034): Output port "HSMC_DAC_CLK_A" at cinnabon_fpga.v(95) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 95
Warning (10034): Output port "HSMC_DAC_CLK_B" at cinnabon_fpga.v(96) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 96
Warning (10034): Output port "HSMC_DAC_MODE" at cinnabon_fpga.v(99) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 99
Warning (10034): Output port "HSMC_DAC_WRT_A" at cinnabon_fpga.v(100) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 100
Warning (10034): Output port "HSMC_DAC_WRT_B" at cinnabon_fpga.v(101) has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 101
Info (12128): Elaborating entity "lpm_nco" for hierarchy "lpm_nco:sin1" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 145
Info (12128): Elaborating entity "lpm_nco_nco_ii_0" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v Line: 24
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 322
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12130): Elaborated megafunction instantiation "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12133): Instantiated megafunction "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter: File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v Line: 63
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p8i.tdf
    Info (12023): Found entity 1: add_sub_p8i File: D:/cinnabon_fpga/db/add_sub_p8i.tdf Line: 23
Info (12128): Elaborating entity "add_sub_p8i" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_p8i:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 340
Info (12128): Elaborating entity "asj_dxx" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_dxx:ux002" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 349
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 356
Info (12128): Elaborating entity "asj_gam_dp" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 368
Info (12128): Elaborating entity "asj_nco_as_m_dp_cen" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 380
Info (12128): Elaborating entity "altsyncram" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v Line: 109
Info (12130): Elaborated megafunction instantiation "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v Line: 109
Info (12133): Instantiated megafunction "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component" with the following parameter: File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v Line: 109
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_b" = "13"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "lpm_nco_nco_ii_0_sin_c.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vk82.tdf
    Info (12023): Found entity 1: altsyncram_vk82 File: D:/cinnabon_fpga/db/altsyncram_vk82.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vk82" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_vk82:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 392
Info (12128): Elaborating entity "altsyncram" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0" with the following parameter: File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "lpm_nco_nco_ii_0_sin_f.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nca1.tdf
    Info (12023): Found entity 1: altsyncram_nca1 File: D:/cinnabon_fpga/db/altsyncram_nca1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nca1" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_nca1:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 404
Info (12128): Elaborating entity "altsyncram" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0" with the following parameter: File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "lpm_nco_nco_ii_0_cos_f.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ica1.tdf
    Info (12023): Found entity 1: altsyncram_ica1 File: D:/cinnabon_fpga/db/altsyncram_ica1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ica1" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_ica1:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "asj_nco_madx_cen" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 419
Info (12128): Elaborating entity "asj_nco_mady_cen" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 431
Info (12128): Elaborating entity "asj_nco_derot" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_derot:ux0136" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 444
Info (12128): Elaborating entity "asj_nco_mob_w" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 452
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v Line: 75
Info (12130): Elaborated megafunction instantiation "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v Line: 75
Info (12133): Instantiated megafunction "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component" with the following parameter: File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v Line: 75
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_atk.tdf
    Info (12023): Found entity 1: add_sub_atk File: D:/cinnabon_fpga/db/add_sub_atk.tdf Line: 23
Info (12128): Elaborating entity "add_sub_atk" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_atk:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v Line: 470
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_40j.tdf
    Info (12023): Found entity 1: cntr_40j File: D:/cinnabon_fpga/db/cntr_40j.tdf Line: 26
Info (12128): Elaborating entity "cntr_40j" for hierarchy "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_40j:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "lpm_add" for hierarchy "lpm_add:lpm" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 163
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "lpm_add:lpm|lpm_add_sub:LPM_ADD_SUB_component" File: D:/cinnabon_fpga/megaip/lpm_add/lpm_add.v Line: 68
Info (12130): Elaborated megafunction instantiation "lpm_add:lpm|lpm_add_sub:LPM_ADD_SUB_component" File: D:/cinnabon_fpga/megaip/lpm_add/lpm_add.v Line: 68
Info (12133): Instantiated megafunction "lpm_add:lpm|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: D:/cinnabon_fpga/megaip/lpm_add/lpm_add.v Line: 68
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qkj.tdf
    Info (12023): Found entity 1: add_sub_qkj File: D:/cinnabon_fpga/db/add_sub_qkj.tdf Line: 23
Info (12128): Elaborating entity "add_sub_qkj" for hierarchy "lpm_add:lpm|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qkj:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_100" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 172
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_100|altpll:altpll_component" File: D:/cinnabon_fpga/megaip/pll.v Line: 106
Info (12130): Elaborated megafunction instantiation "pll:pll_100|altpll:altpll_component" File: D:/cinnabon_fpga/megaip/pll.v Line: 106
Info (12133): Instantiated megafunction "pll:pll_100|altpll:altpll_component" with the following parameter: File: D:/cinnabon_fpga/megaip/pll.v Line: 106
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "4"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_USED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "divclk10" for hierarchy "divclk10:dct" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 179
Warning (10230): Verilog HDL assignment warning at cinnabon_fpga.v(213): truncated value with size 32 to match size of target (11) File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 213
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Mult1" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v Line: 52
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Mult0" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v Line: 51
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Mult1" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v Line: 52
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lpm_nco:sin1|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Mult0" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v Line: 51
Info (12130): Elaborated megafunction instantiation "lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult1" File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v Line: 52
Info (12133): Instantiated megafunction "lpm_nco:sin2|lpm_nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult1" with the following parameter: File: D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v Line: 52
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_r9t.tdf
    Info (12023): Found entity 1: mult_r9t File: D:/cinnabon_fpga/db/mult_r9t.tdf Line: 29
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[0]" and its non-tri-state driver. File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 38
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 38
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 38
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 38
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 38
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 38
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 38
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 38
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 46
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 47
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 47
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 47
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 47
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 57
    Warning (13040): bidirectional pin "FS_DQ[0]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[1]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[2]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[3]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[4]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[5]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[6]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[7]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[8]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[9]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[10]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[11]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[12]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[13]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[14]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[15]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[16]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[17]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[18]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[19]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[20]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[21]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[22]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[23]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[24]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[25]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[26]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[27]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[28]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[29]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[30]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "FS_DQ[31]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 72
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
    Warning (13040): bidirectional pin "HSMC_ADA_SDA" has no driver File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 86
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[0]~synth" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 82
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 15
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 18
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 18
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 18
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 18
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 18
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 18
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 18
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 18
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 18
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 19
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 28
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 28
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 28
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 28
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 28
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 28
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 28
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 29
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 29
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 29
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 29
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 29
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 29
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 29
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 30
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 30
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 30
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 30
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 30
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 30
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 30
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 31
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 31
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 31
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 31
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 31
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 31
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 31
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 32
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 32
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 32
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 32
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 32
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 32
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 32
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 33
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 33
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 33
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 33
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 33
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 33
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 33
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 34
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 34
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 34
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 34
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 34
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 34
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 34
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 35
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 35
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 35
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 35
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 35
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 35
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 35
    Warning (13410): Pin "LCD_EN" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 39
    Warning (13410): Pin "LCD_ON" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 40
    Warning (13410): Pin "LCD_RS" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 41
    Warning (13410): Pin "LCD_RW" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 42
    Warning (13410): Pin "SD_CLK" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 45
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 51
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 52
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 52
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 53
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 54
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 55
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 56
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 58
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 58
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 58
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 58
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 59
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 60
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 63
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 64
    Warning (13410): Pin "FL_RESET_N" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 65
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 67
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 68
    Warning (13410): Pin "FS_ADDR[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[4]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[5]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[6]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[7]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[8]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[9]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[10]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[11]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[12]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[13]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[14]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[15]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[16]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[17]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[18]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[19]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[20]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[21]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[22]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[23]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[24]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[25]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "FS_ADDR[26]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 71
    Warning (13410): Pin "PCIE_WAKE_N" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 79
    Warning (13410): Pin "HSMC_ADA_SCL" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 85
    Warning (13410): Pin "HSMC_ADC_CLK_A" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 87
    Warning (13410): Pin "HSMC_ADC_CLK_B" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 88
    Warning (13410): Pin "HSMC_ADC_OEB_A" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 91
    Warning (13410): Pin "HSMC_ADC_OEB_B" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 92
    Warning (13410): Pin "HSMC_DAC_CLK_A" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 95
    Warning (13410): Pin "HSMC_DAC_CLK_B" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 96
    Warning (13410): Pin "HSMC_DAC_DA[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
    Warning (13410): Pin "HSMC_DAC_DA[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
    Warning (13410): Pin "HSMC_DAC_DA[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
    Warning (13410): Pin "HSMC_DAC_DA[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
    Warning (13410): Pin "HSMC_DAC_DA[4]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
    Warning (13410): Pin "HSMC_DAC_DA[5]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
    Warning (13410): Pin "HSMC_DAC_DA[6]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
    Warning (13410): Pin "HSMC_DAC_DA[7]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
    Warning (13410): Pin "HSMC_DAC_DA[8]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
    Warning (13410): Pin "HSMC_DAC_DA[9]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
    Warning (13410): Pin "HSMC_DAC_DA[10]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
    Warning (13410): Pin "HSMC_DAC_DA[11]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
    Warning (13410): Pin "HSMC_DAC_DA[12]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
    Warning (13410): Pin "HSMC_DAC_DA[13]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 97
    Warning (13410): Pin "HSMC_DAC_DB[0]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
    Warning (13410): Pin "HSMC_DAC_DB[1]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
    Warning (13410): Pin "HSMC_DAC_DB[2]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
    Warning (13410): Pin "HSMC_DAC_DB[3]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
    Warning (13410): Pin "HSMC_DAC_DB[4]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
    Warning (13410): Pin "HSMC_DAC_DB[5]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
    Warning (13410): Pin "HSMC_DAC_DB[6]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
    Warning (13410): Pin "HSMC_DAC_DB[7]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
    Warning (13410): Pin "HSMC_DAC_DB[8]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
    Warning (13410): Pin "HSMC_DAC_DB[9]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
    Warning (13410): Pin "HSMC_DAC_DB[10]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
    Warning (13410): Pin "HSMC_DAC_DB[11]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
    Warning (13410): Pin "HSMC_DAC_DB[12]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
    Warning (13410): Pin "HSMC_DAC_DB[13]" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 98
    Warning (13410): Pin "HSMC_DAC_MODE" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 99
    Warning (13410): Pin "HSMC_DAC_WRT_A" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 100
    Warning (13410): Pin "HSMC_DAC_WRT_B" is stuck at GND File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 101
Info (286030): Timing-Driven Synthesis is running
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:pll_100|altpll:altpll_component|pll" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15751): Ignored Virtual Pin assignment to "FS_ADDR[0]".
Warning (21074): Design contains 61 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 11
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 14
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 22
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 22
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 22
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 22
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[10]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[11]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[12]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[13]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[14]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[15]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[16]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SW[17]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 25
    Warning (15610): No output dependent on input pin "SD_WP_N" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 48
    Warning (15610): No output dependent on input pin "FL_RY" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 66
    Warning (15610): No output dependent on input pin "PCIE_PERST_N" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 75
    Warning (15610): No output dependent on input pin "PCIE_REFCLK_P" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 76
    Warning (15610): No output dependent on input pin "HSMC_ADC_DA[0]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 89
    Warning (15610): No output dependent on input pin "HSMC_ADC_DA[1]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 89
    Warning (15610): No output dependent on input pin "HSMC_ADC_DA[2]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 89
    Warning (15610): No output dependent on input pin "HSMC_ADC_DA[3]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 89
    Warning (15610): No output dependent on input pin "HSMC_ADC_DA[4]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 89
    Warning (15610): No output dependent on input pin "HSMC_ADC_DA[5]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 89
    Warning (15610): No output dependent on input pin "HSMC_ADC_DA[6]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 89
    Warning (15610): No output dependent on input pin "HSMC_ADC_DA[7]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 89
    Warning (15610): No output dependent on input pin "HSMC_ADC_DA[8]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 89
    Warning (15610): No output dependent on input pin "HSMC_ADC_DA[9]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 89
    Warning (15610): No output dependent on input pin "HSMC_ADC_DA[10]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 89
    Warning (15610): No output dependent on input pin "HSMC_ADC_DA[11]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 89
    Warning (15610): No output dependent on input pin "HSMC_ADC_DA[12]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 89
    Warning (15610): No output dependent on input pin "HSMC_ADC_DA[13]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 89
    Warning (15610): No output dependent on input pin "HSMC_ADC_DB[0]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 90
    Warning (15610): No output dependent on input pin "HSMC_ADC_DB[1]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 90
    Warning (15610): No output dependent on input pin "HSMC_ADC_DB[2]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 90
    Warning (15610): No output dependent on input pin "HSMC_ADC_DB[3]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 90
    Warning (15610): No output dependent on input pin "HSMC_ADC_DB[4]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 90
    Warning (15610): No output dependent on input pin "HSMC_ADC_DB[5]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 90
    Warning (15610): No output dependent on input pin "HSMC_ADC_DB[6]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 90
    Warning (15610): No output dependent on input pin "HSMC_ADC_DB[7]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 90
    Warning (15610): No output dependent on input pin "HSMC_ADC_DB[8]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 90
    Warning (15610): No output dependent on input pin "HSMC_ADC_DB[9]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 90
    Warning (15610): No output dependent on input pin "HSMC_ADC_DB[10]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 90
    Warning (15610): No output dependent on input pin "HSMC_ADC_DB[11]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 90
    Warning (15610): No output dependent on input pin "HSMC_ADC_DB[12]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 90
    Warning (15610): No output dependent on input pin "HSMC_ADC_DB[13]" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 90
    Warning (15610): No output dependent on input pin "HSMC_ADC_OTR_A" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 93
    Warning (15610): No output dependent on input pin "HSMC_ADC_OTR_B" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 94
    Warning (15610): No output dependent on input pin "HSMC_OSC_SMA_ADC4" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 102
    Warning (15610): No output dependent on input pin "HSMC_SMA_DAC4" File: D:/cinnabon_fpga/cinnabon_fpga.v Line: 103
Info (21057): Implemented 688 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 62 input pins
    Info (21059): Implemented 184 output pins
    Info (21060): Implemented 115 bidirectional pins
    Info (21061): Implemented 240 logic cells
    Info (21064): Implemented 78 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 415 warnings
    Info: Peak virtual memory: 4896 megabytes
    Info: Processing ended: Thu Feb 20 22:33:13 2020
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:28


