0.6
2017.4
Dec 15 2017
21:07:18
D:/FPGA thi/Câu3/bodem/bodem.sim/sim_1/behav/xsim/glbl.v,1716780619,verilog,,,,glbl,,,,,,,,
D:/FPGA thi/Câu3/bodem/bodem.srcs/sim_1/new/tb_random_counter.v,1716780619,verilog,,,,tb_random_counter,,,,,,,,
D:/FPGA thi/Câu3/bodem/bodem.srcs/sources_1/new/bodem.v,1716780619,verilog,,D:/FPGA thi/Câu3/bodem/bodem.srcs/sim_1/new/tb_random_counter.v,,random_counter,,,,,,,,
