/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the AMDGPU target                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*122 cases */, 75|128,6/*843*/, TARGET_VAL(ISD::STORE),// ->848
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'st' chained node
/*7*/         OPC_RecordChild1, // #1 = $value
/*8*/         OPC_Scope, 68|128,4/*580*/, /*->591*/ // 3 children in Scope
/*11*/          OPC_CheckChild1Type, MVT::i32,
/*13*/          OPC_Scope, 31|128,1/*159*/, /*->175*/ // 3 children in Scope
/*16*/            OPC_RecordChild2, // #2 = $MUBUFAddr32:srsrc:vaddr:soffset:offset:offen:idxen:glc:slc:tfe
/*17*/            OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*19*/            OPC_Scope, 58, /*->79*/ // 4 children in Scope
/*21*/              OPC_CheckPredicate, 1, // Predicate_truncstore
/*23*/              OPC_Scope, 26, /*->51*/ // 2 children in Scope
/*25*/                OPC_CheckPredicate, 2, // Predicate_truncstorei8
/*27*/                OPC_CheckPredicate, 3, // Predicate_truncstorei8_private
/*29*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31*/                OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectMUBUFAddr32:$ #3 #4 #5 #6 #7 #8 #9 #10 #11
/*34*/                OPC_EmitMergeInputChains1_0,
/*35*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 10/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
                      // Src: (st i32:i32:$value, (MUBUFAddr32:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset, i1imm:i1:$offen, i1imm:i1:$idxen, i1imm:i1:$glc, i1imm:i1:$slc, i1imm:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 34
                      // Dst: (BUFFER_STORE_BYTE ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, ?:i1:$offen, ?:i1:$idxen, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*51*/              /*Scope*/ 26, /*->78*/
/*52*/                OPC_CheckPredicate, 4, // Predicate_truncstorei16
/*54*/                OPC_CheckPredicate, 5, // Predicate_truncstorei16_private
/*56*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58*/                OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectMUBUFAddr32:$ #3 #4 #5 #6 #7 #8 #9 #10 #11
/*61*/                OPC_EmitMergeInputChains1_0,
/*62*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 10/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
                      // Src: (st i32:i32:$value, (MUBUFAddr32:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset, i1imm:i1:$offen, i1imm:i1:$idxen, i1imm:i1:$glc, i1imm:i1:$slc, i1imm:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 34
                      // Dst: (BUFFER_STORE_SHORT ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, ?:i1:$offen, ?:i1:$idxen, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*78*/              0, /*End of Scope*/
/*79*/            /*Scope*/ 26, /*->106*/
/*80*/              OPC_CheckPredicate, 6, // Predicate_store
/*82*/              OPC_CheckPredicate, 7, // Predicate_store_private
/*84*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*86*/              OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectMUBUFAddr32:$ #3 #4 #5 #6 #7 #8 #9 #10 #11
/*89*/              OPC_EmitMergeInputChains1_0,
/*90*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 10/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
                    // Src: (st i32:i32:$value, (MUBUFAddr32:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset, i1imm:i1:$offen, i1imm:i1:$idxen, i1imm:i1:$glc, i1imm:i1:$slc, i1imm:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 34
                    // Dst: (BUFFER_STORE_DWORD ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, ?:i1:$offen, ?:i1:$idxen, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*106*/           /*Scope*/ 46, /*->153*/
/*107*/             OPC_CheckPredicate, 1, // Predicate_truncstore
/*109*/             OPC_Scope, 20, /*->131*/ // 2 children in Scope
/*111*/               OPC_CheckPredicate, 2, // Predicate_truncstorei8
/*113*/               OPC_CheckPredicate, 8, // Predicate_truncstorei8_global
/*115*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*117*/               OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*120*/               OPC_EmitMergeInputChains1_0,
/*121*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 16
                      // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset)
/*131*/             /*Scope*/ 20, /*->152*/
/*132*/               OPC_CheckPredicate, 4, // Predicate_truncstorei16
/*134*/               OPC_CheckPredicate, 9, // Predicate_truncstorei16_global
/*136*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*138*/               OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*141*/               OPC_EmitMergeInputChains1_0,
/*142*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 16
                      // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset)
/*152*/             0, /*End of Scope*/
/*153*/           /*Scope*/ 20, /*->174*/
/*154*/             OPC_CheckPredicate, 6, // Predicate_store
/*156*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*158*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*160*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*163*/             OPC_EmitMergeInputChains1_0,
/*164*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset)
/*174*/           0, /*End of Scope*/
/*175*/         /*Scope*/ 99, /*->275*/
/*176*/           OPC_MoveChild, 2,
/*178*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*181*/           OPC_RecordChild0, // #2 = $ptr
/*182*/           OPC_RecordChild1, // #3 = $offset
/*183*/           OPC_MoveChild, 1,
/*185*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*188*/           OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*190*/           OPC_MoveParent,
/*191*/           OPC_CheckType, MVT::i32,
/*193*/           OPC_MoveParent,
/*194*/           OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*196*/           OPC_Scope, 52, /*->250*/ // 2 children in Scope
/*198*/             OPC_CheckPredicate, 1, // Predicate_truncstore
/*200*/             OPC_Scope, 23, /*->225*/ // 2 children in Scope
/*202*/               OPC_CheckPredicate, 2, // Predicate_truncstorei8
/*204*/               OPC_CheckPredicate, 12, // Predicate_truncstorei8_local
/*206*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*208*/               OPC_EmitMergeInputChains1_0,
/*209*/               OPC_EmitInteger, MVT::i1, 0, 
/*212*/               OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*215*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 4, 2, 1, 5, 
                      // Src: (st i32:i32:$value, (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 11
                      // Dst: (DS_WRITE_B8 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*225*/             /*Scope*/ 23, /*->249*/
/*226*/               OPC_CheckPredicate, 4, // Predicate_truncstorei16
/*228*/               OPC_CheckPredicate, 13, // Predicate_truncstorei16_local
/*230*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*232*/               OPC_EmitMergeInputChains1_0,
/*233*/               OPC_EmitInteger, MVT::i1, 0, 
/*236*/               OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*239*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 4, 2, 1, 5, 
                      // Src: (st i32:i32:$value, (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 11
                      // Dst: (DS_WRITE_B16 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*249*/             0, /*End of Scope*/
/*250*/           /*Scope*/ 23, /*->274*/
/*251*/             OPC_CheckPredicate, 6, // Predicate_store
/*253*/             OPC_CheckPredicate, 14, // Predicate_local_store
/*255*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*257*/             OPC_EmitMergeInputChains1_0,
/*258*/             OPC_EmitInteger, MVT::i1, 0, 
/*261*/             OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*264*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 4, 2, 1, 5, 
                    // Src: (st i32:i32:$value, (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 11
                    // Dst: (DS_WRITE_B32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*274*/           0, /*End of Scope*/
/*275*/         /*Scope*/ 57|128,2/*313*/, /*->590*/
/*277*/           OPC_RecordChild2, // #2 = $src0
/*278*/           OPC_CheckChild2Type, MVT::i32,
/*280*/           OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*282*/           OPC_Scope, 61, /*->345*/ // 5 children in Scope
/*284*/             OPC_CheckPredicate, 6, // Predicate_store
/*286*/             OPC_CheckPredicate, 14, // Predicate_local_store
/*288*/             OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*290*/             OPC_EmitMergeInputChains1_0,
/*291*/             OPC_EmitInteger, MVT::i32, 0, 
/*294*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*306*/             OPC_EmitInteger, MVT::i32, 0, 
/*309*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*321*/             OPC_EmitInteger, MVT::i32, 1, 
/*324*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*327*/             OPC_EmitInteger, MVT::i32, 0, 
/*330*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                    // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                    // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*345*/           /*Scope*/ 0|128,1/*128*/, /*->475*/
/*347*/             OPC_CheckPredicate, 1, // Predicate_truncstore
/*349*/             OPC_Scope, 61, /*->412*/ // 2 children in Scope
/*351*/               OPC_CheckPredicate, 2, // Predicate_truncstorei8
/*353*/               OPC_CheckPredicate, 12, // Predicate_truncstorei8_local
/*355*/               OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*357*/               OPC_EmitMergeInputChains1_0,
/*358*/               OPC_EmitInteger, MVT::i32, 0, 
/*361*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*373*/               OPC_EmitInteger, MVT::i32, 0, 
/*376*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*388*/               OPC_EmitInteger, MVT::i32, 1, 
/*391*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*394*/               OPC_EmitInteger, MVT::i32, 0, 
/*397*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                      // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*412*/             /*Scope*/ 61, /*->474*/
/*413*/               OPC_CheckPredicate, 4, // Predicate_truncstorei16
/*415*/               OPC_CheckPredicate, 13, // Predicate_truncstorei16_local
/*417*/               OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*419*/               OPC_EmitMergeInputChains1_0,
/*420*/               OPC_EmitInteger, MVT::i32, 0, 
/*423*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*435*/               OPC_EmitInteger, MVT::i32, 0, 
/*438*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*450*/               OPC_EmitInteger, MVT::i32, 1, 
/*453*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*456*/               OPC_EmitInteger, MVT::i32, 0, 
/*459*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                      // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*474*/             0, /*End of Scope*/
/*475*/           /*Scope*/ 15, /*->491*/
/*476*/             OPC_CheckPredicate, 6, // Predicate_store
/*478*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*480*/             OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*482*/             OPC_EmitMergeInputChains1_0,
/*483*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*491*/           /*Scope*/ 52, /*->544*/
/*492*/             OPC_CheckPredicate, 1, // Predicate_truncstore
/*494*/             OPC_Scope, 23, /*->519*/ // 2 children in Scope
/*496*/               OPC_CheckPredicate, 2, // Predicate_truncstorei8
/*498*/               OPC_CheckPredicate, 12, // Predicate_truncstorei8_local
/*500*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*502*/               OPC_EmitMergeInputChains1_0,
/*503*/               OPC_EmitInteger, MVT::i1, 0, 
/*506*/               OPC_EmitInteger, MVT::i16, 0, 
/*509*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 3, 2, 1, 4, 
                      // Src: (st i32:i32:$val, i32:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                      // Dst: (DS_WRITE_B8 0:i1, ?:i32:$ptr, ?:i32:$val, 0:i16)
/*519*/             /*Scope*/ 23, /*->543*/
/*520*/               OPC_CheckPredicate, 4, // Predicate_truncstorei16
/*522*/               OPC_CheckPredicate, 13, // Predicate_truncstorei16_local
/*524*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*526*/               OPC_EmitMergeInputChains1_0,
/*527*/               OPC_EmitInteger, MVT::i1, 0, 
/*530*/               OPC_EmitInteger, MVT::i16, 0, 
/*533*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 3, 2, 1, 4, 
                      // Src: (st i32:i32:$val, i32:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                      // Dst: (DS_WRITE_B16 0:i1, ?:i32:$ptr, ?:i32:$val, 0:i16)
/*543*/             0, /*End of Scope*/
/*544*/           /*Scope*/ 44, /*->589*/
/*545*/             OPC_CheckPredicate, 6, // Predicate_store
/*547*/             OPC_Scope, 21, /*->570*/ // 2 children in Scope
/*549*/               OPC_CheckPredicate, 14, // Predicate_local_store
/*551*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*553*/               OPC_EmitMergeInputChains1_0,
/*554*/               OPC_EmitInteger, MVT::i1, 0, 
/*557*/               OPC_EmitInteger, MVT::i16, 0, 
/*560*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 3, 2, 1, 4, 
                      // Src: (st i32:i32:$val, i32:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                      // Dst: (DS_WRITE_B32 0:i1, ?:i32:$ptr, ?:i32:$val, 0:i16)
/*570*/             /*Scope*/ 17, /*->588*/
/*571*/               OPC_CheckPredicate, 10, // Predicate_global_store
/*573*/               OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*575*/               OPC_EmitMergeInputChains1_0,
/*576*/               OPC_EmitInteger, MVT::i32, 0, 
/*579*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*588*/             0, /*End of Scope*/
/*589*/           0, /*End of Scope*/
/*590*/         0, /*End of Scope*/
/*591*/       /*Scope*/ 36|128,1/*164*/, /*->757*/
/*593*/         OPC_CheckChild1Type, MVT::v2i32,
/*595*/         OPC_Scope, 51, /*->648*/ // 3 children in Scope
/*597*/           OPC_RecordChild2, // #2 = $MUBUFAddr32:srsrc:vaddr:soffset:offset:offen:idxen:glc:slc:tfe
/*598*/           OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*600*/           OPC_CheckPredicate, 6, // Predicate_store
/*602*/           OPC_Scope, 24, /*->628*/ // 2 children in Scope
/*604*/             OPC_CheckPredicate, 7, // Predicate_store_private
/*606*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*608*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectMUBUFAddr32:$ #3 #4 #5 #6 #7 #8 #9 #10 #11
/*611*/             OPC_EmitMergeInputChains1_0,
/*612*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 10/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFAddr32:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset, i1imm:i1:$offen, i1imm:i1:$idxen, i1imm:i1:$glc, i1imm:i1:$slc, i1imm:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 34
                    // Dst: (BUFFER_STORE_DWORDX2 ?:v2i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, ?:i1:$offen, ?:i1:$idxen, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*628*/           /*Scope*/ 18, /*->647*/
/*629*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*631*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*633*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*636*/             OPC_EmitMergeInputChains1_0,
/*637*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset)
/*647*/           0, /*End of Scope*/
/*648*/         /*Scope*/ 43, /*->692*/
/*649*/           OPC_MoveChild, 2,
/*651*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*654*/           OPC_RecordChild0, // #2 = $ptr
/*655*/           OPC_RecordChild1, // #3 = $offset
/*656*/           OPC_MoveChild, 1,
/*658*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*661*/           OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*663*/           OPC_MoveParent,
/*664*/           OPC_CheckType, MVT::i32,
/*666*/           OPC_MoveParent,
/*667*/           OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*669*/           OPC_CheckPredicate, 6, // Predicate_store
/*671*/           OPC_CheckPredicate, 14, // Predicate_local_store
/*673*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*675*/           OPC_EmitMergeInputChains1_0,
/*676*/           OPC_EmitInteger, MVT::i1, 0, 
/*679*/           OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*682*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 4, 2, 1, 5, 
                  // Src: (st v2i32:v2i32:$value, (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 11
                  // Dst: (DS_WRITE_B64 0:i1, ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*692*/         /*Scope*/ 63, /*->756*/
/*693*/           OPC_RecordChild2, // #2 = $index_gpr
/*694*/           OPC_CheckChild2Type, MVT::i32,
/*696*/           OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*698*/           OPC_CheckPredicate, 6, // Predicate_store
/*700*/           OPC_Scope, 13, /*->715*/ // 3 children in Scope
/*702*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*704*/             OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*706*/             OPC_EmitMergeInputChains1_0,
/*707*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*715*/           /*Scope*/ 21, /*->737*/
/*716*/             OPC_CheckPredicate, 14, // Predicate_local_store
/*718*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*720*/             OPC_EmitMergeInputChains1_0,
/*721*/             OPC_EmitInteger, MVT::i1, 0, 
/*724*/             OPC_EmitInteger, MVT::i16, 0, 
/*727*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 3, 2, 1, 4, 
                    // Src: (st v2i32:v2i32:$val, i32:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                    // Dst: (DS_WRITE_B64 0:i1, ?:i32:$ptr, ?:v2i32:$val, 0:i16)
/*737*/           /*Scope*/ 17, /*->755*/
/*738*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*740*/             OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*742*/             OPC_EmitMergeInputChains1_0,
/*743*/             OPC_EmitInteger, MVT::i32, 0, 
/*746*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*755*/           0, /*End of Scope*/
/*756*/         0, /*End of Scope*/
/*757*/       /*Scope*/ 89, /*->847*/
/*758*/         OPC_CheckChild1Type, MVT::v4i32,
/*760*/         OPC_RecordChild2, // #2 = $MUBUFAddr32:srsrc:vaddr:soffset:offset:offen:idxen:glc:slc:tfe
/*761*/         OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*763*/         OPC_CheckPredicate, 6, // Predicate_store
/*765*/         OPC_Scope, 24, /*->791*/ // 2 children in Scope
/*767*/           OPC_CheckPredicate, 7, // Predicate_store_private
/*769*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*771*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectMUBUFAddr32:$ #3 #4 #5 #6 #7 #8 #9 #10 #11
/*774*/           OPC_EmitMergeInputChains1_0,
/*775*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 10/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
                  // Src: (st v4i32:v4i32:$value, (MUBUFAddr32:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset, i1imm:i1:$offen, i1imm:i1:$idxen, i1imm:i1:$glc, i1imm:i1:$slc, i1imm:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 34
                  // Dst: (BUFFER_STORE_DWORDX4 ?:v4i32:$value, ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, ?:i1:$offen, ?:i1:$idxen, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*791*/         /*Scope*/ 54, /*->846*/
/*792*/           OPC_CheckPredicate, 10, // Predicate_global_store
/*794*/           OPC_Scope, 16, /*->812*/ // 2 children in Scope
/*796*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*798*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5
/*801*/             OPC_EmitMergeInputChains1_0,
/*802*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset)
/*812*/           /*Scope*/ 32, /*->845*/
/*813*/             OPC_CheckChild2Type, MVT::i32,
/*815*/             OPC_Scope, 11, /*->828*/ // 2 children in Scope
/*817*/               OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*819*/               OPC_EmitMergeInputChains1_0,
/*820*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*828*/             /*Scope*/ 15, /*->844*/
/*829*/               OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*831*/               OPC_EmitMergeInputChains1_0,
/*832*/               OPC_EmitInteger, MVT::i32, 0, 
/*835*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*844*/             0, /*End of Scope*/
/*845*/           0, /*End of Scope*/
/*846*/         0, /*End of Scope*/
/*847*/       0, /*End of Scope*/
/*848*/     /*SwitchOpcode*/ 50|128,6/*818*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->1670
/*852*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*853*/       OPC_Scope, 73|128,5/*713*/, /*->1569*/ // 6 children in Scope
/*856*/         OPC_CheckChild1Integer, 101|128,31/*4069*/, 
/*859*/         OPC_RecordChild2, // #1 = $rsrc
/*860*/         OPC_CheckChild2Type, MVT::v4i32,
/*862*/         OPC_Scope, 77, /*->941*/ // 4 children in Scope
/*864*/           OPC_MoveChild, 3,
/*866*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*869*/           OPC_CheckType, MVT::i32,
/*871*/           OPC_MoveParent,
/*872*/           OPC_RecordChild4, // #2 = $soffset
/*873*/           OPC_RecordChild5, // #3 = $offset
/*874*/           OPC_MoveChild, 5,
/*876*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*879*/           OPC_MoveParent,
/*880*/           OPC_MoveChild, 6,
/*882*/           OPC_CheckInteger, 0, 
/*884*/           OPC_MoveParent,
/*885*/           OPC_MoveChild, 7,
/*887*/           OPC_CheckInteger, 0, 
/*889*/           OPC_MoveParent,
/*890*/           OPC_MoveChild, 8,
/*892*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*895*/           OPC_RecordNode, // #4 = $glc
/*896*/           OPC_MoveParent,
/*897*/           OPC_MoveChild, 9,
/*899*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*902*/           OPC_RecordNode, // #5 = $slc
/*903*/           OPC_MoveParent,
/*904*/           OPC_MoveChild, 10,
/*906*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*909*/           OPC_RecordNode, // #6 = $tfe
/*910*/           OPC_MoveParent,
/*911*/           OPC_CheckType, MVT::i32,
/*913*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*915*/           OPC_EmitMergeInputChains1_0,
/*916*/           OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*919*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*922*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*925*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*928*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 7, 2, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 4069:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*941*/         /*Scope*/ 81|128,1/*209*/, /*->1152*/
/*943*/           OPC_RecordChild3, // #2 = $vaddr
/*944*/           OPC_Scope, 8|128,1/*136*/, /*->1083*/ // 2 children in Scope
/*947*/             OPC_CheckChild3Type, MVT::i32,
/*949*/             OPC_RecordChild4, // #3 = $soffset
/*950*/             OPC_RecordChild5, // #4 = $offset
/*951*/             OPC_MoveChild, 5,
/*953*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*956*/             OPC_MoveParent,
/*957*/             OPC_MoveChild, 6,
/*959*/             OPC_Scope, 60, /*->1021*/ // 2 children in Scope
/*961*/               OPC_CheckInteger, 1, 
/*963*/               OPC_MoveParent,
/*964*/               OPC_MoveChild, 7,
/*966*/               OPC_CheckInteger, 0, 
/*968*/               OPC_MoveParent,
/*969*/               OPC_MoveChild, 8,
/*971*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*974*/               OPC_RecordNode, // #5 = $glc
/*975*/               OPC_MoveParent,
/*976*/               OPC_MoveChild, 9,
/*978*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*981*/               OPC_RecordNode, // #6 = $slc
/*982*/               OPC_MoveParent,
/*983*/               OPC_MoveChild, 10,
/*985*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*988*/               OPC_RecordNode, // #7 = $tfe
/*989*/               OPC_MoveParent,
/*990*/               OPC_CheckType, MVT::i32,
/*992*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*994*/               OPC_EmitMergeInputChains1_0,
/*995*/               OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*998*/               OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1001*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1004*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1007*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 4069:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:v4i32:$rsrc, ?:i32:$vaddr, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1021*/            /*Scope*/ 60, /*->1082*/
/*1022*/              OPC_CheckInteger, 0, 
/*1024*/              OPC_MoveParent,
/*1025*/              OPC_MoveChild, 7,
/*1027*/              OPC_CheckInteger, 1, 
/*1029*/              OPC_MoveParent,
/*1030*/              OPC_MoveChild, 8,
/*1032*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1035*/              OPC_RecordNode, // #5 = $glc
/*1036*/              OPC_MoveParent,
/*1037*/              OPC_MoveChild, 9,
/*1039*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1042*/              OPC_RecordNode, // #6 = $slc
/*1043*/              OPC_MoveParent,
/*1044*/              OPC_MoveChild, 10,
/*1046*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1049*/              OPC_RecordNode, // #7 = $tfe
/*1050*/              OPC_MoveParent,
/*1051*/              OPC_CheckType, MVT::i32,
/*1053*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1055*/              OPC_EmitMergeInputChains1_0,
/*1056*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1059*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1062*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1065*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1068*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 8, 3, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 4069:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:v4i32:$rsrc, ?:i32:$vaddr, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1082*/            0, /*End of Scope*/
/*1083*/          /*Scope*/ 67, /*->1151*/
/*1084*/            OPC_CheckChild3Type, MVT::v2i32,
/*1086*/            OPC_RecordChild4, // #3 = $soffset
/*1087*/            OPC_MoveChild, 5,
/*1089*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1092*/            OPC_MoveParent,
/*1093*/            OPC_MoveChild, 6,
/*1095*/            OPC_CheckInteger, 1, 
/*1097*/            OPC_MoveParent,
/*1098*/            OPC_MoveChild, 7,
/*1100*/            OPC_CheckInteger, 1, 
/*1102*/            OPC_MoveParent,
/*1103*/            OPC_MoveChild, 8,
/*1105*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1108*/            OPC_RecordNode, // #4 = $glc
/*1109*/            OPC_MoveParent,
/*1110*/            OPC_MoveChild, 9,
/*1112*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1115*/            OPC_RecordNode, // #5 = $slc
/*1116*/            OPC_MoveParent,
/*1117*/            OPC_MoveChild, 10,
/*1119*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1122*/            OPC_RecordNode, // #6 = $tfe
/*1123*/            OPC_MoveParent,
/*1124*/            OPC_CheckType, MVT::i32,
/*1126*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1128*/            OPC_EmitMergeInputChains1_0,
/*1129*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1132*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1135*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1138*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 7, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 4069:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32), 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v4i32:$rsrc, ?:v2i32:$vaddr, ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1151*/          0, /*End of Scope*/
/*1152*/        /*Scope*/ 109, /*->1262*/
/*1153*/          OPC_MoveChild, 3,
/*1155*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1158*/          OPC_CheckType, MVT::i32,
/*1160*/          OPC_MoveParent,
/*1161*/          OPC_RecordChild4, // #2 = $soffset
/*1162*/          OPC_RecordChild5, // #3 = $offset
/*1163*/          OPC_MoveChild, 5,
/*1165*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1168*/          OPC_MoveParent,
/*1169*/          OPC_MoveChild, 6,
/*1171*/          OPC_CheckInteger, 0, 
/*1173*/          OPC_MoveParent,
/*1174*/          OPC_MoveChild, 7,
/*1176*/          OPC_CheckInteger, 0, 
/*1178*/          OPC_MoveParent,
/*1179*/          OPC_MoveChild, 8,
/*1181*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1184*/          OPC_RecordNode, // #4 = $glc
/*1185*/          OPC_MoveParent,
/*1186*/          OPC_MoveChild, 9,
/*1188*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1191*/          OPC_RecordNode, // #5 = $slc
/*1192*/          OPC_MoveParent,
/*1193*/          OPC_MoveChild, 10,
/*1195*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1198*/          OPC_RecordNode, // #6 = $tfe
/*1199*/          OPC_MoveParent,
/*1200*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->1231
/*1203*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1205*/            OPC_EmitMergeInputChains1_0,
/*1206*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1209*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1212*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1215*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1218*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 1, 7, 2, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 4069:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1231*/          /*SwitchType*/ 28, MVT::v4i32,// ->1261
/*1233*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1235*/            OPC_EmitMergeInputChains1_0,
/*1236*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1239*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1242*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1245*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1248*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 7, 2, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 4069:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1261*/          0, // EndSwitchType
/*1262*/        /*Scope*/ 48|128,2/*304*/, /*->1568*/
/*1264*/          OPC_RecordChild3, // #2 = $vaddr
/*1265*/          OPC_Scope, 74|128,1/*202*/, /*->1470*/ // 2 children in Scope
/*1268*/            OPC_CheckChild3Type, MVT::i32,
/*1270*/            OPC_RecordChild4, // #3 = $soffset
/*1271*/            OPC_RecordChild5, // #4 = $offset
/*1272*/            OPC_MoveChild, 5,
/*1274*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1277*/            OPC_MoveParent,
/*1278*/            OPC_MoveChild, 6,
/*1280*/            OPC_Scope, 93, /*->1375*/ // 2 children in Scope
/*1282*/              OPC_CheckInteger, 1, 
/*1284*/              OPC_MoveParent,
/*1285*/              OPC_MoveChild, 7,
/*1287*/              OPC_CheckInteger, 0, 
/*1289*/              OPC_MoveParent,
/*1290*/              OPC_MoveChild, 8,
/*1292*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1295*/              OPC_RecordNode, // #5 = $glc
/*1296*/              OPC_MoveParent,
/*1297*/              OPC_MoveChild, 9,
/*1299*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1302*/              OPC_RecordNode, // #6 = $slc
/*1303*/              OPC_MoveParent,
/*1304*/              OPC_MoveChild, 10,
/*1306*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1309*/              OPC_RecordNode, // #7 = $tfe
/*1310*/              OPC_MoveParent,
/*1311*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1343
/*1314*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1316*/                OPC_EmitMergeInputChains1_0,
/*1317*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1320*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1323*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1326*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1329*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 1, 2, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 4069:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:v4i32:$rsrc, ?:i32:$vaddr, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1343*/              /*SwitchType*/ 29, MVT::v4i32,// ->1374
/*1345*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1347*/                OPC_EmitMergeInputChains1_0,
/*1348*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1351*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1354*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1357*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1360*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 1, 2, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 4069:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:v4i32:$rsrc, ?:i32:$vaddr, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1374*/              0, // EndSwitchType
/*1375*/            /*Scope*/ 93, /*->1469*/
/*1376*/              OPC_CheckInteger, 0, 
/*1378*/              OPC_MoveParent,
/*1379*/              OPC_MoveChild, 7,
/*1381*/              OPC_CheckInteger, 1, 
/*1383*/              OPC_MoveParent,
/*1384*/              OPC_MoveChild, 8,
/*1386*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1389*/              OPC_RecordNode, // #5 = $glc
/*1390*/              OPC_MoveParent,
/*1391*/              OPC_MoveChild, 9,
/*1393*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1396*/              OPC_RecordNode, // #6 = $slc
/*1397*/              OPC_MoveParent,
/*1398*/              OPC_MoveChild, 10,
/*1400*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1403*/              OPC_RecordNode, // #7 = $tfe
/*1404*/              OPC_MoveParent,
/*1405*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1437
/*1408*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1410*/                OPC_EmitMergeInputChains1_0,
/*1411*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1414*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1417*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1420*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1423*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 1, 2, 8, 3, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 4069:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:v4i32:$rsrc, ?:i32:$vaddr, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1437*/              /*SwitchType*/ 29, MVT::v4i32,// ->1468
/*1439*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1441*/                OPC_EmitMergeInputChains1_0,
/*1442*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1445*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1448*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1451*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1454*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 1, 2, 8, 3, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 4069:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:v4i32:$rsrc, ?:i32:$vaddr, (as_i16imm:i16 ?:i32:$offset), ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1468*/              0, // EndSwitchType
/*1469*/            0, /*End of Scope*/
/*1470*/          /*Scope*/ 96, /*->1567*/
/*1471*/            OPC_CheckChild3Type, MVT::v2i32,
/*1473*/            OPC_RecordChild4, // #3 = $soffset
/*1474*/            OPC_MoveChild, 5,
/*1476*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1479*/            OPC_MoveParent,
/*1480*/            OPC_MoveChild, 6,
/*1482*/            OPC_CheckInteger, 1, 
/*1484*/            OPC_MoveParent,
/*1485*/            OPC_MoveChild, 7,
/*1487*/            OPC_CheckInteger, 1, 
/*1489*/            OPC_MoveParent,
/*1490*/            OPC_MoveChild, 8,
/*1492*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1495*/            OPC_RecordNode, // #4 = $glc
/*1496*/            OPC_MoveParent,
/*1497*/            OPC_MoveChild, 9,
/*1499*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1502*/            OPC_RecordNode, // #5 = $slc
/*1503*/            OPC_MoveParent,
/*1504*/            OPC_MoveChild, 10,
/*1506*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1509*/            OPC_RecordNode, // #6 = $tfe
/*1510*/            OPC_MoveParent,
/*1511*/            OPC_SwitchType /*2 cases */, 25, MVT::v2i32,// ->1539
/*1514*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1516*/              OPC_EmitMergeInputChains1_0,
/*1517*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1520*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1523*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1526*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 1, 2, 3, 7, 8, 9, 
                      // Src: (intrinsic_w_chain:v2i32 4069:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32), 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v4i32:$rsrc, ?:v2i32:$vaddr, ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1539*/            /*SwitchType*/ 25, MVT::v4i32,// ->1566
/*1541*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1543*/              OPC_EmitMergeInputChains1_0,
/*1544*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1547*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1550*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1553*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 2, 3, 7, 8, 9, 
                      // Src: (intrinsic_w_chain:v4i32 4069:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32), 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v4i32:$rsrc, ?:v2i32:$vaddr, ?:i32:$soffset, (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1566*/            0, // EndSwitchType
/*1567*/          0, /*End of Scope*/
/*1568*/        0, /*End of Scope*/
/*1569*/      /*Scope*/ 23, /*->1593*/
/*1570*/        OPC_CheckChild1Integer, 6|128,32/*4102*/, 
/*1573*/        OPC_RecordChild2, // #1 = $vcc
/*1574*/        OPC_RecordChild3, // #2 = $target
/*1575*/        OPC_MoveChild, 3,
/*1577*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*1580*/        OPC_MoveParent,
/*1581*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1583*/        OPC_EmitMergeInputChains1_0,
/*1584*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4102:iPTR, i1:i1:$vcc, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*1593*/      /*Scope*/ 23, /*->1617*/
/*1594*/        OPC_CheckChild1Integer, 102|128,31/*4070*/, 
/*1597*/        OPC_RecordChild2, // #1 = $src
/*1598*/        OPC_RecordChild3, // #2 = $target
/*1599*/        OPC_MoveChild, 3,
/*1601*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*1604*/        OPC_MoveParent,
/*1605*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1607*/        OPC_EmitMergeInputChains1_0,
/*1608*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4070:iPTR, i64:i64:$src, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_ELSE:i64 i64:i64:$src, (bb:Other):$target)
/*1617*/      /*Scope*/ 15, /*->1633*/
/*1618*/        OPC_CheckChild1Integer, 100|128,31/*4068*/, 
/*1621*/        OPC_RecordChild2, // #1 = $src
/*1622*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1624*/        OPC_EmitMergeInputChains1_0,
/*1625*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (intrinsic_w_chain:i64 4068:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64 i64:i64:$src)
/*1633*/      /*Scope*/ 17, /*->1651*/
/*1634*/        OPC_CheckChild1Integer, 7|128,32/*4103*/, 
/*1637*/        OPC_RecordChild2, // #1 = $vcc
/*1638*/        OPC_RecordChild3, // #2 = $src
/*1639*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1641*/        OPC_EmitMergeInputChains1_0,
/*1642*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4103:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64 i1:i1:$vcc, i64:i64:$src)
/*1651*/      /*Scope*/ 17, /*->1669*/
/*1652*/        OPC_CheckChild1Integer, 103|128,31/*4071*/, 
/*1655*/        OPC_RecordChild2, // #1 = $src0
/*1656*/        OPC_RecordChild3, // #2 = $src1
/*1657*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1659*/        OPC_EmitMergeInputChains1_0,
/*1660*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4071:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64 i64:i64:$src0, i64:i64:$src1)
/*1669*/      0, /*End of Scope*/
/*1670*/    /*SwitchOpcode*/ 72|128,3/*456*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->2130
/*1674*/      OPC_RecordMemRef,
/*1675*/      OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*1676*/      OPC_RecordChild1, // #1 = $rsrc
/*1677*/      OPC_RecordChild2, // #2 = $vdata
/*1678*/      OPC_Scope, 111, /*->1791*/ // 3 children in Scope
/*1680*/        OPC_CheckChild2Type, MVT::i32,
/*1682*/        OPC_CheckChild3Integer, 1, 
/*1684*/        OPC_RecordChild4, // #3 = $vaddr
/*1685*/        OPC_RecordChild5, // #4 = $soffset
/*1686*/        OPC_RecordChild6, // #5 = $inst_offset
/*1687*/        OPC_MoveChild, 6,
/*1689*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1692*/        OPC_MoveParent,
/*1693*/        OPC_RecordChild7, // #6 = $dfmt
/*1694*/        OPC_MoveChild, 7,
/*1696*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1699*/        OPC_MoveParent,
/*1700*/        OPC_MoveChild, 8,
/*1702*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1705*/        OPC_RecordNode, // #7 = $nfmt
/*1706*/        OPC_MoveParent,
/*1707*/        OPC_MoveChild, 9,
/*1709*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1712*/        OPC_RecordNode, // #8 = $offen
/*1713*/        OPC_MoveParent,
/*1714*/        OPC_MoveChild, 10,
/*1716*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1719*/        OPC_RecordNode, // #9 = $idxen
/*1720*/        OPC_MoveParent,
/*1721*/        OPC_MoveChild, 11,
/*1723*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1726*/        OPC_RecordNode, // #10 = $glc
/*1727*/        OPC_MoveParent,
/*1728*/        OPC_MoveChild, 12,
/*1730*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1733*/        OPC_RecordNode, // #11 = $slc
/*1734*/        OPC_MoveParent,
/*1735*/        OPC_MoveChild, 13,
/*1737*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1740*/        OPC_RecordNode, // #12 = $tfe
/*1741*/        OPC_MoveParent,
/*1742*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1744*/        OPC_EmitMergeInputChains1_0,
/*1745*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*1748*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*1751*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*1754*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*1757*/        OPC_EmitInteger, MVT::i1, 0, 
/*1760*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*1763*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*1766*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*1769*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*1772*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*1791*/      /*Scope*/ 111, /*->1903*/
/*1792*/        OPC_CheckChild2Type, MVT::v2i32,
/*1794*/        OPC_CheckChild3Integer, 2, 
/*1796*/        OPC_RecordChild4, // #3 = $vaddr
/*1797*/        OPC_RecordChild5, // #4 = $soffset
/*1798*/        OPC_RecordChild6, // #5 = $inst_offset
/*1799*/        OPC_MoveChild, 6,
/*1801*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1804*/        OPC_MoveParent,
/*1805*/        OPC_RecordChild7, // #6 = $dfmt
/*1806*/        OPC_MoveChild, 7,
/*1808*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1811*/        OPC_MoveParent,
/*1812*/        OPC_MoveChild, 8,
/*1814*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1817*/        OPC_RecordNode, // #7 = $nfmt
/*1818*/        OPC_MoveParent,
/*1819*/        OPC_MoveChild, 9,
/*1821*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1824*/        OPC_RecordNode, // #8 = $offen
/*1825*/        OPC_MoveParent,
/*1826*/        OPC_MoveChild, 10,
/*1828*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1831*/        OPC_RecordNode, // #9 = $idxen
/*1832*/        OPC_MoveParent,
/*1833*/        OPC_MoveChild, 11,
/*1835*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1838*/        OPC_RecordNode, // #10 = $glc
/*1839*/        OPC_MoveParent,
/*1840*/        OPC_MoveChild, 12,
/*1842*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1845*/        OPC_RecordNode, // #11 = $slc
/*1846*/        OPC_MoveParent,
/*1847*/        OPC_MoveChild, 13,
/*1849*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1852*/        OPC_RecordNode, // #12 = $tfe
/*1853*/        OPC_MoveParent,
/*1854*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1856*/        OPC_EmitMergeInputChains1_0,
/*1857*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*1860*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*1863*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*1866*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*1869*/        OPC_EmitInteger, MVT::i1, 0, 
/*1872*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*1875*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*1878*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*1881*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*1884*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*1903*/      /*Scope*/ 96|128,1/*224*/, /*->2129*/
/*1905*/        OPC_CheckChild2Type, MVT::v4i32,
/*1907*/        OPC_Scope, 109, /*->2018*/ // 2 children in Scope
/*1909*/          OPC_CheckChild3Integer, 3, 
/*1911*/          OPC_RecordChild4, // #3 = $vaddr
/*1912*/          OPC_RecordChild5, // #4 = $soffset
/*1913*/          OPC_RecordChild6, // #5 = $inst_offset
/*1914*/          OPC_MoveChild, 6,
/*1916*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1919*/          OPC_MoveParent,
/*1920*/          OPC_RecordChild7, // #6 = $dfmt
/*1921*/          OPC_MoveChild, 7,
/*1923*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1926*/          OPC_MoveParent,
/*1927*/          OPC_MoveChild, 8,
/*1929*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1932*/          OPC_RecordNode, // #7 = $nfmt
/*1933*/          OPC_MoveParent,
/*1934*/          OPC_MoveChild, 9,
/*1936*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1939*/          OPC_RecordNode, // #8 = $offen
/*1940*/          OPC_MoveParent,
/*1941*/          OPC_MoveChild, 10,
/*1943*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1946*/          OPC_RecordNode, // #9 = $idxen
/*1947*/          OPC_MoveParent,
/*1948*/          OPC_MoveChild, 11,
/*1950*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1953*/          OPC_RecordNode, // #10 = $glc
/*1954*/          OPC_MoveParent,
/*1955*/          OPC_MoveChild, 12,
/*1957*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1960*/          OPC_RecordNode, // #11 = $slc
/*1961*/          OPC_MoveParent,
/*1962*/          OPC_MoveChild, 13,
/*1964*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1967*/          OPC_RecordNode, // #12 = $tfe
/*1968*/          OPC_MoveParent,
/*1969*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1971*/          OPC_EmitMergeInputChains1_0,
/*1972*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*1975*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*1978*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*1981*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*1984*/          OPC_EmitInteger, MVT::i1, 0, 
/*1987*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*1990*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*1993*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*1996*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*1999*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2018*/        /*Scope*/ 109, /*->2128*/
/*2019*/          OPC_CheckChild3Integer, 4, 
/*2021*/          OPC_RecordChild4, // #3 = $vaddr
/*2022*/          OPC_RecordChild5, // #4 = $soffset
/*2023*/          OPC_RecordChild6, // #5 = $inst_offset
/*2024*/          OPC_MoveChild, 6,
/*2026*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2029*/          OPC_MoveParent,
/*2030*/          OPC_RecordChild7, // #6 = $dfmt
/*2031*/          OPC_MoveChild, 7,
/*2033*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2036*/          OPC_MoveParent,
/*2037*/          OPC_MoveChild, 8,
/*2039*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2042*/          OPC_RecordNode, // #7 = $nfmt
/*2043*/          OPC_MoveParent,
/*2044*/          OPC_MoveChild, 9,
/*2046*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2049*/          OPC_RecordNode, // #8 = $offen
/*2050*/          OPC_MoveParent,
/*2051*/          OPC_MoveChild, 10,
/*2053*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2056*/          OPC_RecordNode, // #9 = $idxen
/*2057*/          OPC_MoveParent,
/*2058*/          OPC_MoveChild, 11,
/*2060*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2063*/          OPC_RecordNode, // #10 = $glc
/*2064*/          OPC_MoveParent,
/*2065*/          OPC_MoveChild, 12,
/*2067*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2070*/          OPC_RecordNode, // #11 = $slc
/*2071*/          OPC_MoveParent,
/*2072*/          OPC_MoveChild, 13,
/*2074*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2077*/          OPC_RecordNode, // #12 = $tfe
/*2078*/          OPC_MoveParent,
/*2079*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2081*/          OPC_EmitMergeInputChains1_0,
/*2082*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2085*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2088*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2091*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2094*/          OPC_EmitInteger, MVT::i1, 0, 
/*2097*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2100*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2103*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2106*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2109*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2128*/        0, /*End of Scope*/
/*2129*/      0, /*End of Scope*/
/*2130*/    /*SwitchOpcode*/ 14|128,10/*1294*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->3428
/*2134*/      OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*2135*/      OPC_Scope, 79, /*->2216*/ // 12 children in Scope
/*2137*/        OPC_CheckChild1Integer, 105|128,31/*4073*/, 
/*2140*/        OPC_RecordChild2, // #1 = $en
/*2141*/        OPC_MoveChild, 2,
/*2143*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2146*/        OPC_MoveParent,
/*2147*/        OPC_RecordChild3, // #2 = $vm
/*2148*/        OPC_MoveChild, 3,
/*2150*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2153*/        OPC_MoveParent,
/*2154*/        OPC_RecordChild4, // #3 = $done
/*2155*/        OPC_MoveChild, 4,
/*2157*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2160*/        OPC_MoveParent,
/*2161*/        OPC_RecordChild5, // #4 = $tgt
/*2162*/        OPC_MoveChild, 5,
/*2164*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2167*/        OPC_MoveParent,
/*2168*/        OPC_RecordChild6, // #5 = $compr
/*2169*/        OPC_MoveChild, 6,
/*2171*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2174*/        OPC_MoveParent,
/*2175*/        OPC_RecordChild7, // #6 = $src0
/*2176*/        OPC_MoveChild, 8,
/*2178*/        OPC_RecordNode, // #7 = $src1
/*2179*/        OPC_MoveParent,
/*2180*/        OPC_MoveChild, 9,
/*2182*/        OPC_RecordNode, // #8 = $src2
/*2183*/        OPC_MoveParent,
/*2184*/        OPC_MoveChild, 10,
/*2186*/        OPC_RecordNode, // #9 = $src3
/*2187*/        OPC_MoveParent,
/*2188*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2190*/        OPC_EmitMergeInputChains1_0,
/*2191*/        OPC_EmitConvertToTarget, 1,
/*2193*/        OPC_EmitConvertToTarget, 4,
/*2195*/        OPC_EmitConvertToTarget, 5,
/*2197*/        OPC_EmitConvertToTarget, 3,
/*2199*/        OPC_EmitConvertToTarget, 2,
/*2201*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 10, 11, 12, 13, 14, 6, 7, 8, 9, 
                // Src: (intrinsic_void 4073:iPTR, (imm:i32):$en, (imm:i32):$vm, (imm:i32):$done, (imm:i32):$tgt, (imm:i32):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 23
                // Dst: (EXP (imm:i32):$en, (imm:i32):$tgt, (imm:i32):$compr, (imm:i32):$done, (imm:i32):$vm, ?:f32:$src0, ?:f32:$src1, ?:f32:$src2, ?:f32:$src3)
/*2216*/      /*Scope*/ 77|128,2/*333*/, /*->2551*/
/*2218*/        OPC_CheckChild1Integer, 90|128,31/*4058*/, 
/*2221*/        OPC_RecordChild2, // #1 = $src
/*2222*/        OPC_RecordChild3, // #2 = $arraybase
/*2223*/        OPC_MoveChild, 3,
/*2225*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2228*/        OPC_MoveParent,
/*2229*/        OPC_Scope, 79, /*->2310*/ // 4 children in Scope
/*2231*/          OPC_CheckChild4Integer, 0, 
/*2233*/          OPC_RecordChild5, // #3 = $mask
/*2234*/          OPC_MoveChild, 5,
/*2236*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2239*/          OPC_MoveParent,
/*2240*/          OPC_Scope, 33, /*->2275*/ // 2 children in Scope
/*2242*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*2244*/            OPC_EmitMergeInputChains1_0,
/*2245*/            OPC_EmitInteger, MVT::i32, 0, 
/*2248*/            OPC_EmitConvertToTarget, 2,
/*2250*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*2254*/            OPC_EmitConvertToTarget, 3,
/*2256*/            OPC_EmitInteger, MVT::i32, 32, 
/*2259*/            OPC_EmitInteger, MVT::i32, 0, 
/*2262*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4058:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*2275*/          /*Scope*/ 33, /*->2309*/
/*2276*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2278*/            OPC_EmitMergeInputChains1_0,
/*2279*/            OPC_EmitInteger, MVT::i32, 0, 
/*2282*/            OPC_EmitConvertToTarget, 2,
/*2284*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*2288*/            OPC_EmitConvertToTarget, 3,
/*2290*/            OPC_EmitInteger, MVT::i32, 64, 
/*2293*/            OPC_EmitInteger, MVT::i32, 0, 
/*2296*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4058:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*2309*/          0, /*End of Scope*/
/*2310*/        /*Scope*/ 79, /*->2390*/
/*2311*/          OPC_CheckChild4Integer, 1, 
/*2313*/          OPC_RecordChild5, // #3 = $mask
/*2314*/          OPC_MoveChild, 5,
/*2316*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2319*/          OPC_MoveParent,
/*2320*/          OPC_Scope, 33, /*->2355*/ // 2 children in Scope
/*2322*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*2324*/            OPC_EmitMergeInputChains1_0,
/*2325*/            OPC_EmitInteger, MVT::i32, 0, 
/*2328*/            OPC_EmitConvertToTarget, 2,
/*2330*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*2334*/            OPC_EmitConvertToTarget, 3,
/*2336*/            OPC_EmitInteger, MVT::i32, 33, 
/*2339*/            OPC_EmitInteger, MVT::i32, 0, 
/*2342*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4058:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*2355*/          /*Scope*/ 33, /*->2389*/
/*2356*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2358*/            OPC_EmitMergeInputChains1_0,
/*2359*/            OPC_EmitInteger, MVT::i32, 0, 
/*2362*/            OPC_EmitConvertToTarget, 2,
/*2364*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*2368*/            OPC_EmitConvertToTarget, 3,
/*2370*/            OPC_EmitInteger, MVT::i32, 65, 
/*2373*/            OPC_EmitInteger, MVT::i32, 0, 
/*2376*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4058:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*2389*/          0, /*End of Scope*/
/*2390*/        /*Scope*/ 79, /*->2470*/
/*2391*/          OPC_CheckChild4Integer, 2, 
/*2393*/          OPC_RecordChild5, // #3 = $mask
/*2394*/          OPC_MoveChild, 5,
/*2396*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2399*/          OPC_MoveParent,
/*2400*/          OPC_Scope, 33, /*->2435*/ // 2 children in Scope
/*2402*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*2404*/            OPC_EmitMergeInputChains1_0,
/*2405*/            OPC_EmitInteger, MVT::i32, 0, 
/*2408*/            OPC_EmitConvertToTarget, 2,
/*2410*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*2414*/            OPC_EmitConvertToTarget, 3,
/*2416*/            OPC_EmitInteger, MVT::i32, 34, 
/*2419*/            OPC_EmitInteger, MVT::i32, 0, 
/*2422*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4058:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*2435*/          /*Scope*/ 33, /*->2469*/
/*2436*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2438*/            OPC_EmitMergeInputChains1_0,
/*2439*/            OPC_EmitInteger, MVT::i32, 0, 
/*2442*/            OPC_EmitConvertToTarget, 2,
/*2444*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*2448*/            OPC_EmitConvertToTarget, 3,
/*2450*/            OPC_EmitInteger, MVT::i32, 66, 
/*2453*/            OPC_EmitInteger, MVT::i32, 0, 
/*2456*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4058:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*2469*/          0, /*End of Scope*/
/*2470*/        /*Scope*/ 79, /*->2550*/
/*2471*/          OPC_CheckChild4Integer, 3, 
/*2473*/          OPC_RecordChild5, // #3 = $mask
/*2474*/          OPC_MoveChild, 5,
/*2476*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2479*/          OPC_MoveParent,
/*2480*/          OPC_Scope, 33, /*->2515*/ // 2 children in Scope
/*2482*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*2484*/            OPC_EmitMergeInputChains1_0,
/*2485*/            OPC_EmitInteger, MVT::i32, 0, 
/*2488*/            OPC_EmitConvertToTarget, 2,
/*2490*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*2494*/            OPC_EmitConvertToTarget, 3,
/*2496*/            OPC_EmitInteger, MVT::i32, 35, 
/*2499*/            OPC_EmitInteger, MVT::i32, 0, 
/*2502*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4058:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*2515*/          /*Scope*/ 33, /*->2549*/
/*2516*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2518*/            OPC_EmitMergeInputChains1_0,
/*2519*/            OPC_EmitInteger, MVT::i32, 0, 
/*2522*/            OPC_EmitConvertToTarget, 2,
/*2524*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*2528*/            OPC_EmitConvertToTarget, 3,
/*2530*/            OPC_EmitInteger, MVT::i32, 67, 
/*2533*/            OPC_EmitInteger, MVT::i32, 0, 
/*2536*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4058:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*2549*/          0, /*End of Scope*/
/*2550*/        0, /*End of Scope*/
/*2551*/      /*Scope*/ 90|128,1/*218*/, /*->2771*/
/*2553*/        OPC_CheckChild1Integer, 87|128,31/*4055*/, 
/*2556*/        OPC_Scope, 104, /*->2662*/ // 2 children in Scope
/*2558*/          OPC_CheckChild2Integer, 1, 
/*2560*/          OPC_Scope, 49, /*->2611*/ // 2 children in Scope
/*2562*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*2564*/            OPC_EmitMergeInputChains1_0,
/*2565*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*2572*/            OPC_EmitInteger, MVT::i32, 1, 
/*2575*/            OPC_EmitInteger, MVT::i32, 60, 
/*2578*/            OPC_EmitInteger, MVT::i32, 7, 
/*2581*/            OPC_EmitInteger, MVT::i32, 7, 
/*2584*/            OPC_EmitInteger, MVT::i32, 7, 
/*2587*/            OPC_EmitInteger, MVT::i32, 7, 
/*2590*/            OPC_EmitInteger, MVT::i32, 39, 
/*2593*/            OPC_EmitInteger, MVT::i32, 0, 
/*2596*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4055:iPTR, 1:i32) - Complexity = 13
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*2611*/          /*Scope*/ 49, /*->2661*/
/*2612*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2614*/            OPC_EmitMergeInputChains1_0,
/*2615*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*2622*/            OPC_EmitInteger, MVT::i32, 1, 
/*2625*/            OPC_EmitInteger, MVT::i32, 60, 
/*2628*/            OPC_EmitInteger, MVT::i32, 7, 
/*2631*/            OPC_EmitInteger, MVT::i32, 7, 
/*2634*/            OPC_EmitInteger, MVT::i32, 7, 
/*2637*/            OPC_EmitInteger, MVT::i32, 7, 
/*2640*/            OPC_EmitInteger, MVT::i32, 83, 
/*2643*/            OPC_EmitInteger, MVT::i32, 0, 
/*2646*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4055:iPTR, 1:i32) - Complexity = 13
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*2661*/          0, /*End of Scope*/
/*2662*/        /*Scope*/ 107, /*->2770*/
/*2663*/          OPC_RecordChild2, // #1 = $type
/*2664*/          OPC_MoveChild, 2,
/*2666*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2669*/          OPC_MoveParent,
/*2670*/          OPC_Scope, 48, /*->2720*/ // 2 children in Scope
/*2672*/            OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*2674*/            OPC_EmitMergeInputChains1_0,
/*2675*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*2682*/            OPC_EmitConvertToTarget, 1,
/*2684*/            OPC_EmitInteger, MVT::i32, 0, 
/*2687*/            OPC_EmitInteger, MVT::i32, 7, 
/*2690*/            OPC_EmitInteger, MVT::i32, 7, 
/*2693*/            OPC_EmitInteger, MVT::i32, 7, 
/*2696*/            OPC_EmitInteger, MVT::i32, 7, 
/*2699*/            OPC_EmitInteger, MVT::i32, 39, 
/*2702*/            OPC_EmitInteger, MVT::i32, 0, 
/*2705*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 4055:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*2720*/          /*Scope*/ 48, /*->2769*/
/*2721*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2723*/            OPC_EmitMergeInputChains1_0,
/*2724*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*2731*/            OPC_EmitConvertToTarget, 1,
/*2733*/            OPC_EmitInteger, MVT::i32, 0, 
/*2736*/            OPC_EmitInteger, MVT::i32, 7, 
/*2739*/            OPC_EmitInteger, MVT::i32, 7, 
/*2742*/            OPC_EmitInteger, MVT::i32, 7, 
/*2745*/            OPC_EmitInteger, MVT::i32, 7, 
/*2748*/            OPC_EmitInteger, MVT::i32, 83, 
/*2751*/            OPC_EmitInteger, MVT::i32, 0, 
/*2754*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 4055:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*2769*/          0, /*End of Scope*/
/*2770*/        0, /*End of Scope*/
/*2771*/      /*Scope*/ 24, /*->2796*/
/*2772*/        OPC_CheckChild1Integer, 59|128,32/*4155*/, 
/*2775*/        OPC_RecordChild2, // #1 = $simm16
/*2776*/        OPC_MoveChild, 2,
/*2778*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2781*/        OPC_MoveParent,
/*2782*/        OPC_RecordChild3, // #2 = $m0
/*2783*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2785*/        OPC_EmitMergeInputChains1_0,
/*2786*/        OPC_EmitConvertToTarget, 1,
/*2788*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_void 4155:iPTR, (imm:i32):$simm16, M0Reg:i32:$m0) - Complexity = 11
                // Dst: (S_SENDMSG (imm:i32):$simm16, M0Reg:i32:$m0)
/*2796*/      /*Scope*/ 25, /*->2822*/
/*2797*/        OPC_CheckChild1Integer, 26|128,31/*3994*/, 
/*2800*/        OPC_Scope, 9, /*->2811*/ // 2 children in Scope
/*2802*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2804*/          OPC_EmitMergeInputChains1_0,
/*2805*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 3994:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*2811*/        /*Scope*/ 9, /*->2821*/
/*2812*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2814*/          OPC_EmitMergeInputChains1_0,
/*2815*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 3994:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*2821*/        0, /*End of Scope*/
/*2822*/      /*Scope*/ 25, /*->2848*/
/*2823*/        OPC_CheckChild1Integer, 25|128,31/*3993*/, 
/*2826*/        OPC_Scope, 9, /*->2837*/ // 2 children in Scope
/*2828*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2830*/          OPC_EmitMergeInputChains1_0,
/*2831*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 3993:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*2837*/        /*Scope*/ 9, /*->2847*/
/*2838*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2840*/          OPC_EmitMergeInputChains1_0,
/*2841*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 3993:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*2847*/        0, /*End of Scope*/
/*2848*/      /*Scope*/ 22, /*->2871*/
/*2849*/        OPC_CheckChild1Integer, 52|128,32/*4148*/, 
/*2852*/        OPC_RecordChild2, // #1 = $saved
/*2853*/        OPC_RecordChild3, // #2 = $target
/*2854*/        OPC_MoveChild, 3,
/*2856*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*2859*/        OPC_MoveParent,
/*2860*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2862*/        OPC_EmitMergeInputChains1_0,
/*2863*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 4148:iPTR, i64:i64:$saved, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*2871*/      /*Scope*/ 14, /*->2886*/
/*2872*/        OPC_CheckChild1Integer, 104|128,31/*4072*/, 
/*2875*/        OPC_RecordChild2, // #1 = $saved
/*2876*/        OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2878*/        OPC_EmitMergeInputChains1_0,
/*2879*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (intrinsic_void 4072:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*2886*/      /*Scope*/ 2|128,1/*130*/, /*->3018*/
/*2888*/        OPC_CheckChild1Integer, 48|128,31/*4016*/, 
/*2891*/        OPC_RecordChild2, // #1 = $src
/*2892*/        OPC_Scope, 10, /*->2904*/ // 2 children in Scope
/*2894*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2896*/          OPC_EmitMergeInputChains1_0,
/*2897*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 4016:iPTR, f32:f32:$src) - Complexity = 8
                  // Dst: (SI_KILL f32:f32:$src)
/*2904*/        /*Scope*/ 112, /*->3017*/
/*2905*/          OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2907*/          OPC_EmitMergeInputChains1_0,
/*2908*/          OPC_EmitInteger, MVT::i32, 0, 
/*2911*/          OPC_EmitInteger, MVT::i32, 0, 
/*2914*/          OPC_EmitInteger, MVT::i32, 1, 
/*2917*/          OPC_EmitInteger, MVT::i32, 0, 
/*2920*/          OPC_EmitInteger, MVT::i32, 0, 
/*2923*/          OPC_EmitInteger, MVT::i32, 0, 
/*2926*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*2929*/          OPC_EmitInteger, MVT::i32, 0, 
/*2932*/          OPC_EmitInteger, MVT::i32, 0, 
/*2935*/          OPC_EmitInteger, MVT::i32, 0, 
/*2938*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2950*/          OPC_EmitInteger, MVT::i32, 0, 
/*2953*/          OPC_EmitInteger, MVT::i32, 0, 
/*2956*/          OPC_EmitInteger, MVT::i32, 0, 
/*2959*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2971*/          OPC_EmitInteger, MVT::i32, 1, 
/*2974*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2977*/          OPC_EmitInteger, MVT::i32, 0, 
/*2980*/          OPC_EmitInteger, MVT::i32, 0, 
/*2983*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*3010*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 4016:iPTR, f32:f32:$src0) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*3017*/        0, /*End of Scope*/
/*3018*/      /*Scope*/ 11|128,1/*139*/, /*->3159*/
/*3020*/        OPC_CheckChild1Integer, 49|128,31/*4017*/, 
/*3023*/        OPC_Scope, 17, /*->3042*/ // 2 children in Scope
/*3025*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3027*/          OPC_EmitMergeInputChains1_0,
/*3028*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*3035*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 4017:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*3042*/        /*Scope*/ 115, /*->3158*/
/*3043*/          OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3045*/          OPC_EmitMergeInputChains1_0,
/*3046*/          OPC_EmitInteger, MVT::i32, 0, 
/*3049*/          OPC_EmitInteger, MVT::i32, 0, 
/*3052*/          OPC_EmitInteger, MVT::i32, 1, 
/*3055*/          OPC_EmitInteger, MVT::i32, 0, 
/*3058*/          OPC_EmitInteger, MVT::i32, 0, 
/*3061*/          OPC_EmitInteger, MVT::i32, 0, 
/*3064*/          OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*3067*/          OPC_EmitInteger, MVT::i32, 0, 
/*3070*/          OPC_EmitInteger, MVT::i32, 0, 
/*3073*/          OPC_EmitInteger, MVT::i32, 0, 
/*3076*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3088*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*3091*/          OPC_EmitInteger, MVT::i32, 0, 
/*3094*/          OPC_EmitInteger, MVT::i32, 0, 
/*3097*/          OPC_EmitInteger, MVT::i32, 0, 
/*3100*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3112*/          OPC_EmitInteger, MVT::i32, 1, 
/*3115*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3118*/          OPC_EmitInteger, MVT::i32, 0, 
/*3121*/          OPC_EmitInteger, MVT::i32, 0, 
/*3124*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*3151*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 4017:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*3158*/        0, /*End of Scope*/
/*3159*/      /*Scope*/ 4|128,1/*132*/, /*->3293*/
/*3161*/        OPC_CheckChild1Integer, 88|128,31/*4056*/, 
/*3164*/        OPC_RecordChild2, // #1 = $reg
/*3165*/        OPC_Scope, 62, /*->3229*/ // 2 children in Scope
/*3167*/          OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*3169*/          OPC_EmitMergeInputChains1_0,
/*3170*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*3177*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*3180*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*3190*/          OPC_EmitInteger, MVT::i32, 0, 
/*3193*/          OPC_EmitInteger, MVT::i32, 61, 
/*3196*/          OPC_EmitInteger, MVT::i32, 0, 
/*3199*/          OPC_EmitInteger, MVT::i32, 7, 
/*3202*/          OPC_EmitInteger, MVT::i32, 7, 
/*3205*/          OPC_EmitInteger, MVT::i32, 7, 
/*3208*/          OPC_EmitInteger, MVT::i32, 39, 
/*3211*/          OPC_EmitInteger, MVT::i32, 0, 
/*3214*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4056:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), R600_Reg32:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*3229*/        /*Scope*/ 62, /*->3292*/
/*3230*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3232*/          OPC_EmitMergeInputChains1_0,
/*3233*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*3240*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*3243*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*3253*/          OPC_EmitInteger, MVT::i32, 0, 
/*3256*/          OPC_EmitInteger, MVT::i32, 61, 
/*3259*/          OPC_EmitInteger, MVT::i32, 0, 
/*3262*/          OPC_EmitInteger, MVT::i32, 7, 
/*3265*/          OPC_EmitInteger, MVT::i32, 7, 
/*3268*/          OPC_EmitInteger, MVT::i32, 7, 
/*3271*/          OPC_EmitInteger, MVT::i32, 83, 
/*3274*/          OPC_EmitInteger, MVT::i32, 0, 
/*3277*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4056:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), R600_Reg32:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*3292*/        0, /*End of Scope*/
/*3293*/      /*Scope*/ 4|128,1/*132*/, /*->3427*/
/*3295*/        OPC_CheckChild1Integer, 89|128,31/*4057*/, 
/*3298*/        OPC_RecordChild2, // #1 = $reg
/*3299*/        OPC_Scope, 62, /*->3363*/ // 2 children in Scope
/*3301*/          OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*3303*/          OPC_EmitMergeInputChains1_0,
/*3304*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*3311*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*3314*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*3324*/          OPC_EmitInteger, MVT::i32, 0, 
/*3327*/          OPC_EmitInteger, MVT::i32, 61, 
/*3330*/          OPC_EmitInteger, MVT::i32, 7, 
/*3333*/          OPC_EmitInteger, MVT::i32, 0, 
/*3336*/          OPC_EmitInteger, MVT::i32, 7, 
/*3339*/          OPC_EmitInteger, MVT::i32, 7, 
/*3342*/          OPC_EmitInteger, MVT::i32, 39, 
/*3345*/          OPC_EmitInteger, MVT::i32, 0, 
/*3348*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4057:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), R600_Reg32:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*3363*/        /*Scope*/ 62, /*->3426*/
/*3364*/          OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3366*/          OPC_EmitMergeInputChains1_0,
/*3367*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*3374*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*3377*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*3387*/          OPC_EmitInteger, MVT::i32, 0, 
/*3390*/          OPC_EmitInteger, MVT::i32, 61, 
/*3393*/          OPC_EmitInteger, MVT::i32, 7, 
/*3396*/          OPC_EmitInteger, MVT::i32, 0, 
/*3399*/          OPC_EmitInteger, MVT::i32, 7, 
/*3402*/          OPC_EmitInteger, MVT::i32, 7, 
/*3405*/          OPC_EmitInteger, MVT::i32, 83, 
/*3408*/          OPC_EmitInteger, MVT::i32, 0, 
/*3411*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4057:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), R600_Reg32:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*3426*/        0, /*End of Scope*/
/*3427*/      0, /*End of Scope*/
/*3428*/    /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(AMDGPUISD::EXPORT),// ->3566
/*3432*/      OPC_RecordNode, // #0 = 'EXPORT' chained node
/*3433*/      OPC_RecordChild1, // #1 = $src
/*3434*/      OPC_CheckChild1Type, MVT::v4f32,
/*3436*/      OPC_RecordChild2, // #2 = $base
/*3437*/      OPC_MoveChild, 2,
/*3439*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3442*/      OPC_CheckType, MVT::i32,
/*3444*/      OPC_MoveParent,
/*3445*/      OPC_RecordChild3, // #3 = $type
/*3446*/      OPC_MoveChild, 3,
/*3448*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3451*/      OPC_CheckType, MVT::i32,
/*3453*/      OPC_MoveParent,
/*3454*/      OPC_RecordChild4, // #4 = $swz_x
/*3455*/      OPC_MoveChild, 4,
/*3457*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3460*/      OPC_CheckType, MVT::i32,
/*3462*/      OPC_MoveParent,
/*3463*/      OPC_RecordChild5, // #5 = $swz_y
/*3464*/      OPC_MoveChild, 5,
/*3466*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3469*/      OPC_CheckType, MVT::i32,
/*3471*/      OPC_MoveParent,
/*3472*/      OPC_RecordChild6, // #6 = $swz_z
/*3473*/      OPC_MoveChild, 6,
/*3475*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3478*/      OPC_CheckType, MVT::i32,
/*3480*/      OPC_MoveParent,
/*3481*/      OPC_RecordChild7, // #7 = $swz_w
/*3482*/      OPC_MoveChild, 7,
/*3484*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3487*/      OPC_CheckType, MVT::i32,
/*3489*/      OPC_MoveParent,
/*3490*/      OPC_Scope, 36, /*->3528*/ // 2 children in Scope
/*3492*/        OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*3494*/        OPC_EmitMergeInputChains1_0,
/*3495*/        OPC_EmitConvertToTarget, 3,
/*3497*/        OPC_EmitConvertToTarget, 2,
/*3499*/        OPC_EmitConvertToTarget, 4,
/*3501*/        OPC_EmitConvertToTarget, 5,
/*3503*/        OPC_EmitConvertToTarget, 6,
/*3505*/        OPC_EmitConvertToTarget, 7,
/*3507*/        OPC_EmitInteger, MVT::i32, 39, 
/*3510*/        OPC_EmitInteger, MVT::i32, 0, 
/*3513*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*3528*/      /*Scope*/ 36, /*->3565*/
/*3529*/        OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3531*/        OPC_EmitMergeInputChains1_0,
/*3532*/        OPC_EmitConvertToTarget, 3,
/*3534*/        OPC_EmitConvertToTarget, 2,
/*3536*/        OPC_EmitConvertToTarget, 4,
/*3538*/        OPC_EmitConvertToTarget, 5,
/*3540*/        OPC_EmitConvertToTarget, 6,
/*3542*/        OPC_EmitConvertToTarget, 7,
/*3544*/        OPC_EmitInteger, MVT::i32, 83, 
/*3547*/        OPC_EmitInteger, MVT::i32, 0, 
/*3550*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*3565*/      0, /*End of Scope*/
/*3566*/    /*SwitchOpcode*/ 69|128,17/*2245*/, TARGET_VAL(ISD::LOAD),// ->5815
/*3570*/      OPC_RecordMemRef,
/*3571*/      OPC_RecordNode, // #0 = 'ld' chained node
/*3572*/      OPC_Scope, 52|128,4/*564*/, /*->4139*/ // 7 children in Scope
/*3575*/        OPC_RecordChild1, // #1 = $MUBUFScratch:srsrc:vaddr:soffset:offset
/*3576*/        OPC_CheckPredicate, 15, // Predicate_unindexedload
/*3578*/        OPC_CheckType, MVT::i32,
/*3580*/        OPC_Scope, 35, /*->3617*/ // 11 children in Scope
/*3582*/          OPC_CheckPredicate, 16, // Predicate_sextload
/*3584*/          OPC_CheckPredicate, 17, // Predicate_sextloadi8
/*3586*/          OPC_CheckPredicate, 18, // Predicate_sextloadi8_private
/*3588*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3590*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3593*/          OPC_EmitMergeInputChains1_0,
/*3594*/          OPC_EmitInteger, MVT::i1, 0, 
/*3597*/          OPC_EmitInteger, MVT::i1, 0, 
/*3600*/          OPC_EmitInteger, MVT::i1, 0, 
/*3603*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3617*/        /*Scope*/ 35, /*->3653*/
/*3618*/          OPC_CheckPredicate, 19, // Predicate_extload
/*3620*/          OPC_CheckPredicate, 20, // Predicate_extloadi8
/*3622*/          OPC_CheckPredicate, 21, // Predicate_extloadi8_private
/*3624*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3626*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3629*/          OPC_EmitMergeInputChains1_0,
/*3630*/          OPC_EmitInteger, MVT::i1, 0, 
/*3633*/          OPC_EmitInteger, MVT::i1, 0, 
/*3636*/          OPC_EmitInteger, MVT::i1, 0, 
/*3639*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3653*/        /*Scope*/ 35, /*->3689*/
/*3654*/          OPC_CheckPredicate, 16, // Predicate_sextload
/*3656*/          OPC_CheckPredicate, 22, // Predicate_sextloadi16
/*3658*/          OPC_CheckPredicate, 23, // Predicate_sextloadi16_private
/*3660*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3662*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3665*/          OPC_EmitMergeInputChains1_0,
/*3666*/          OPC_EmitInteger, MVT::i1, 0, 
/*3669*/          OPC_EmitInteger, MVT::i1, 0, 
/*3672*/          OPC_EmitInteger, MVT::i1, 0, 
/*3675*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3689*/        /*Scope*/ 35, /*->3725*/
/*3690*/          OPC_CheckPredicate, 19, // Predicate_extload
/*3692*/          OPC_CheckPredicate, 24, // Predicate_extloadi16
/*3694*/          OPC_CheckPredicate, 25, // Predicate_extloadi16_private
/*3696*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3698*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3701*/          OPC_EmitMergeInputChains1_0,
/*3702*/          OPC_EmitInteger, MVT::i1, 0, 
/*3705*/          OPC_EmitInteger, MVT::i1, 0, 
/*3708*/          OPC_EmitInteger, MVT::i1, 0, 
/*3711*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3725*/        /*Scope*/ 33, /*->3759*/
/*3726*/          OPC_CheckPredicate, 26, // Predicate_load
/*3728*/          OPC_CheckPredicate, 27, // Predicate_load_private
/*3730*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3732*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3735*/          OPC_EmitMergeInputChains1_0,
/*3736*/          OPC_EmitInteger, MVT::i1, 0, 
/*3739*/          OPC_EmitInteger, MVT::i1, 0, 
/*3742*/          OPC_EmitInteger, MVT::i1, 0, 
/*3745*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3759*/        /*Scope*/ 22, /*->3782*/
/*3760*/          OPC_CheckPredicate, 28, // Predicate_az_extload
/*3762*/          OPC_CheckPredicate, 29, // Predicate_az_extloadi8
/*3764*/          OPC_CheckPredicate, 30, // Predicate_az_extloadi8_global
/*3766*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3768*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*3771*/          OPC_EmitMergeInputChains1_0,
/*3772*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset)
/*3782*/        /*Scope*/ 22, /*->3805*/
/*3783*/          OPC_CheckPredicate, 16, // Predicate_sextload
/*3785*/          OPC_CheckPredicate, 17, // Predicate_sextloadi8
/*3787*/          OPC_CheckPredicate, 31, // Predicate_sextloadi8_global
/*3789*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3791*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*3794*/          OPC_EmitMergeInputChains1_0,
/*3795*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset)
/*3805*/        /*Scope*/ 22, /*->3828*/
/*3806*/          OPC_CheckPredicate, 28, // Predicate_az_extload
/*3808*/          OPC_CheckPredicate, 32, // Predicate_az_extloadi16
/*3810*/          OPC_CheckPredicate, 33, // Predicate_az_extloadi16_global
/*3812*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3814*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*3817*/          OPC_EmitMergeInputChains1_0,
/*3818*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset)
/*3828*/        /*Scope*/ 22, /*->3851*/
/*3829*/          OPC_CheckPredicate, 16, // Predicate_sextload
/*3831*/          OPC_CheckPredicate, 22, // Predicate_sextloadi16
/*3833*/          OPC_CheckPredicate, 34, // Predicate_sextloadi16_global
/*3835*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3837*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*3840*/          OPC_EmitMergeInputChains1_0,
/*3841*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset)
/*3851*/        /*Scope*/ 20, /*->3872*/
/*3852*/          OPC_CheckPredicate, 26, // Predicate_load
/*3854*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*3856*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3858*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*3861*/          OPC_EmitMergeInputChains1_0,
/*3862*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 16
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset)
/*3872*/        /*Scope*/ 8|128,2/*264*/, /*->4138*/
/*3874*/          OPC_CheckChild1Type, MVT::i32,
/*3876*/          OPC_Scope, 44, /*->3922*/ // 8 children in Scope
/*3878*/            OPC_CheckPredicate, 28, // Predicate_az_extload
/*3880*/            OPC_Scope, 19, /*->3901*/ // 2 children in Scope
/*3882*/              OPC_CheckPredicate, 29, // Predicate_az_extloadi8
/*3884*/              OPC_CheckPredicate, 36, // Predicate_load_param_exti8
/*3886*/              OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*3888*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3891*/              OPC_EmitMergeInputChains1_0,
/*3892*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3901*/            /*Scope*/ 19, /*->3921*/
/*3902*/              OPC_CheckPredicate, 32, // Predicate_az_extloadi16
/*3904*/              OPC_CheckPredicate, 37, // Predicate_load_param_exti16
/*3906*/              OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*3908*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3911*/              OPC_EmitMergeInputChains1_0,
/*3912*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3921*/            0, /*End of Scope*/
/*3922*/          /*Scope*/ 19, /*->3942*/
/*3923*/            OPC_CheckPredicate, 26, // Predicate_load
/*3925*/            OPC_CheckPredicate, 38, // Predicate_load_param
/*3927*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*3929*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3932*/            OPC_EmitMergeInputChains1_0,
/*3933*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3942*/          /*Scope*/ 44, /*->3987*/
/*3943*/            OPC_CheckPredicate, 28, // Predicate_az_extload
/*3945*/            OPC_Scope, 19, /*->3966*/ // 2 children in Scope
/*3947*/              OPC_CheckPredicate, 29, // Predicate_az_extloadi8
/*3949*/              OPC_CheckPredicate, 30, // Predicate_az_extloadi8_global
/*3951*/              OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*3953*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3956*/              OPC_EmitMergeInputChains1_0,
/*3957*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3966*/            /*Scope*/ 19, /*->3986*/
/*3967*/              OPC_CheckPredicate, 32, // Predicate_az_extloadi16
/*3969*/              OPC_CheckPredicate, 33, // Predicate_az_extloadi16_global
/*3971*/              OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*3973*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3976*/              OPC_EmitMergeInputChains1_0,
/*3977*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3986*/            0, /*End of Scope*/
/*3987*/          /*Scope*/ 19, /*->4007*/
/*3988*/            OPC_CheckPredicate, 26, // Predicate_load
/*3990*/            OPC_CheckPredicate, 35, // Predicate_global_load
/*3992*/            OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*3994*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3997*/            OPC_EmitMergeInputChains1_0,
/*3998*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*4007*/          /*Scope*/ 44, /*->4052*/
/*4008*/            OPC_CheckPredicate, 28, // Predicate_az_extload
/*4010*/            OPC_Scope, 19, /*->4031*/ // 2 children in Scope
/*4012*/              OPC_CheckPredicate, 29, // Predicate_az_extloadi8
/*4014*/              OPC_CheckPredicate, 36, // Predicate_load_param_exti8
/*4016*/              OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*4018*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4021*/              OPC_EmitMergeInputChains1_0,
/*4022*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*4031*/            /*Scope*/ 19, /*->4051*/
/*4032*/              OPC_CheckPredicate, 32, // Predicate_az_extloadi16
/*4034*/              OPC_CheckPredicate, 37, // Predicate_load_param_exti16
/*4036*/              OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*4038*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4041*/              OPC_EmitMergeInputChains1_0,
/*4042*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*4051*/            0, /*End of Scope*/
/*4052*/          /*Scope*/ 19, /*->4072*/
/*4053*/            OPC_CheckPredicate, 26, // Predicate_load
/*4055*/            OPC_CheckPredicate, 38, // Predicate_load_param
/*4057*/            OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*4059*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4062*/            OPC_EmitMergeInputChains1_0,
/*4063*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*4072*/          /*Scope*/ 44, /*->4117*/
/*4073*/            OPC_CheckPredicate, 28, // Predicate_az_extload
/*4075*/            OPC_Scope, 19, /*->4096*/ // 2 children in Scope
/*4077*/              OPC_CheckPredicate, 29, // Predicate_az_extloadi8
/*4079*/              OPC_CheckPredicate, 30, // Predicate_az_extloadi8_global
/*4081*/              OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*4083*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4086*/              OPC_EmitMergeInputChains1_0,
/*4087*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*4096*/            /*Scope*/ 19, /*->4116*/
/*4097*/              OPC_CheckPredicate, 32, // Predicate_az_extloadi16
/*4099*/              OPC_CheckPredicate, 33, // Predicate_az_extloadi16_global
/*4101*/              OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*4103*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4106*/              OPC_EmitMergeInputChains1_0,
/*4107*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*4116*/            0, /*End of Scope*/
/*4117*/          /*Scope*/ 19, /*->4137*/
/*4118*/            OPC_CheckPredicate, 26, // Predicate_load
/*4120*/            OPC_CheckPredicate, 35, // Predicate_global_load
/*4122*/            OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*4124*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4127*/            OPC_EmitMergeInputChains1_0,
/*4128*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*4137*/          0, /*End of Scope*/
/*4138*/        0, /*End of Scope*/
/*4139*/      /*Scope*/ 8|128,3/*392*/, /*->4533*/
/*4141*/        OPC_MoveChild, 1,
/*4143*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*4146*/        OPC_RecordChild0, // #1 = $sbase
/*4147*/        OPC_RecordChild1, // #2 = $offset
/*4148*/        OPC_Scope, 89|128,1/*217*/, /*->4368*/ // 2 children in Scope
/*4151*/          OPC_MoveChild, 1,
/*4153*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4156*/          OPC_Scope, 29, /*->4187*/ // 3 children in Scope
/*4158*/            OPC_CheckPredicate, 39, // Predicate_IMM8bitDWORD
/*4160*/            OPC_MoveParent,
/*4161*/            OPC_CheckType, MVT::i64,
/*4163*/            OPC_MoveParent,
/*4164*/            OPC_CheckPredicate, 15, // Predicate_unindexedload
/*4166*/            OPC_CheckPredicate, 26, // Predicate_load
/*4168*/            OPC_CheckPredicate, 40, // Predicate_constant_load
/*4170*/            OPC_CheckType, MVT::i32,
/*4172*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4174*/            OPC_EmitMergeInputChains1_0,
/*4175*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4178*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4187*/          /*Scope*/ 12|128,1/*140*/, /*->4329*/
/*4189*/            OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*4191*/            OPC_MoveParent,
/*4192*/            OPC_CheckType, MVT::i32,
/*4194*/            OPC_MoveParent,
/*4195*/            OPC_CheckPredicate, 15, // Predicate_unindexedload
/*4197*/            OPC_CheckType, MVT::i32,
/*4199*/            OPC_Scope, 25, /*->4226*/ // 5 children in Scope
/*4201*/              OPC_CheckPredicate, 16, // Predicate_sextload
/*4203*/              OPC_CheckPredicate, 17, // Predicate_sextloadi8
/*4205*/              OPC_CheckPredicate, 41, // Predicate_sextloadi8_local
/*4207*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4209*/              OPC_EmitMergeInputChains1_0,
/*4210*/              OPC_EmitInteger, MVT::i1, 0, 
/*4213*/              OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*4216*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 4, 
                      // Src: (ld:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 11
                      // Dst: (DS_READ_I8:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset))
/*4226*/            /*Scope*/ 25, /*->4252*/
/*4227*/              OPC_CheckPredicate, 28, // Predicate_az_extload
/*4229*/              OPC_CheckPredicate, 29, // Predicate_az_extloadi8
/*4231*/              OPC_CheckPredicate, 42, // Predicate_az_extloadi8_local
/*4233*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4235*/              OPC_EmitMergeInputChains1_0,
/*4236*/              OPC_EmitInteger, MVT::i1, 0, 
/*4239*/              OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*4242*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 4, 
                      // Src: (ld:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 11
                      // Dst: (DS_READ_U8:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset))
/*4252*/            /*Scope*/ 25, /*->4278*/
/*4253*/              OPC_CheckPredicate, 16, // Predicate_sextload
/*4255*/              OPC_CheckPredicate, 22, // Predicate_sextloadi16
/*4257*/              OPC_CheckPredicate, 43, // Predicate_sextloadi16_local
/*4259*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4261*/              OPC_EmitMergeInputChains1_0,
/*4262*/              OPC_EmitInteger, MVT::i1, 0, 
/*4265*/              OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*4268*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 4, 
                      // Src: (ld:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 11
                      // Dst: (DS_READ_I16:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset))
/*4278*/            /*Scope*/ 25, /*->4304*/
/*4279*/              OPC_CheckPredicate, 28, // Predicate_az_extload
/*4281*/              OPC_CheckPredicate, 32, // Predicate_az_extloadi16
/*4283*/              OPC_CheckPredicate, 44, // Predicate_az_extloadi16_local
/*4285*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4287*/              OPC_EmitMergeInputChains1_0,
/*4288*/              OPC_EmitInteger, MVT::i1, 0, 
/*4291*/              OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*4294*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 4, 
                      // Src: (ld:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 11
                      // Dst: (DS_READ_U16:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset))
/*4304*/            /*Scope*/ 23, /*->4328*/
/*4305*/              OPC_CheckPredicate, 26, // Predicate_load
/*4307*/              OPC_CheckPredicate, 45, // Predicate_local_load
/*4309*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4311*/              OPC_EmitMergeInputChains1_0,
/*4312*/              OPC_EmitInteger, MVT::i1, 0, 
/*4315*/              OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*4318*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 4, 
                      // Src: (ld:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 11
                      // Dst: (DS_READ_B32:i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset))
/*4328*/            0, /*End of Scope*/
/*4329*/          /*Scope*/ 37, /*->4367*/
/*4330*/            OPC_CheckPredicate, 46, // Predicate_IMM32bit
/*4332*/            OPC_MoveParent,
/*4333*/            OPC_CheckType, MVT::i64,
/*4335*/            OPC_MoveParent,
/*4336*/            OPC_CheckPredicate, 15, // Predicate_unindexedload
/*4338*/            OPC_CheckPredicate, 26, // Predicate_load
/*4340*/            OPC_CheckPredicate, 40, // Predicate_constant_load
/*4342*/            OPC_CheckType, MVT::i32,
/*4344*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4346*/            OPC_EmitMergeInputChains1_0,
/*4347*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4350*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4358*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4367*/          0, /*End of Scope*/
/*4368*/        /*Scope*/ 34|128,1/*162*/, /*->4532*/
/*4370*/          OPC_CheckType, MVT::i64,
/*4372*/          OPC_MoveParent,
/*4373*/          OPC_CheckPredicate, 15, // Predicate_unindexedload
/*4375*/          OPC_CheckType, MVT::i32,
/*4377*/          OPC_Scope, 30, /*->4409*/ // 5 children in Scope
/*4379*/            OPC_CheckPredicate, 16, // Predicate_sextload
/*4381*/            OPC_CheckPredicate, 17, // Predicate_sextloadi8
/*4383*/            OPC_CheckPredicate, 47, // Predicate_sextloadi8_constant
/*4385*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4387*/            OPC_EmitMergeInputChains1_0,
/*4388*/            OPC_EmitNode, TARGET_VAL(AMDGPU::SI_ADDR64_RSRC), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3
/*4396*/            OPC_EmitInteger, MVT::i16, 0, 
/*4399*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$ptr, i64:i64:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 7
                    // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 (SI_ADDR64_RSRC:v16i8 ?:i64:$ptr), ?:i64:$offset, 0:i16)
/*4409*/          /*Scope*/ 30, /*->4440*/
/*4410*/            OPC_CheckPredicate, 28, // Predicate_az_extload
/*4412*/            OPC_CheckPredicate, 29, // Predicate_az_extloadi8
/*4414*/            OPC_CheckPredicate, 48, // Predicate_az_extloadi8_constant
/*4416*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4418*/            OPC_EmitMergeInputChains1_0,
/*4419*/            OPC_EmitNode, TARGET_VAL(AMDGPU::SI_ADDR64_RSRC), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3
/*4427*/            OPC_EmitInteger, MVT::i16, 0, 
/*4430*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$ptr, i64:i64:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 7
                    // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 (SI_ADDR64_RSRC:v16i8 ?:i64:$ptr), ?:i64:$offset, 0:i16)
/*4440*/          /*Scope*/ 30, /*->4471*/
/*4441*/            OPC_CheckPredicate, 16, // Predicate_sextload
/*4443*/            OPC_CheckPredicate, 22, // Predicate_sextloadi16
/*4445*/            OPC_CheckPredicate, 49, // Predicate_sextloadi16_constant
/*4447*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4449*/            OPC_EmitMergeInputChains1_0,
/*4450*/            OPC_EmitNode, TARGET_VAL(AMDGPU::SI_ADDR64_RSRC), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3
/*4458*/            OPC_EmitInteger, MVT::i16, 0, 
/*4461*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$ptr, i64:i64:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 7
                    // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 (SI_ADDR64_RSRC:v16i8 ?:i64:$ptr), ?:i64:$offset, 0:i16)
/*4471*/          /*Scope*/ 30, /*->4502*/
/*4472*/            OPC_CheckPredicate, 28, // Predicate_az_extload
/*4474*/            OPC_CheckPredicate, 32, // Predicate_az_extloadi16
/*4476*/            OPC_CheckPredicate, 50, // Predicate_az_extloadi16_constant
/*4478*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4480*/            OPC_EmitMergeInputChains1_0,
/*4481*/            OPC_EmitNode, TARGET_VAL(AMDGPU::SI_ADDR64_RSRC), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3
/*4489*/            OPC_EmitInteger, MVT::i16, 0, 
/*4492*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$ptr, i64:i64:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 7
                    // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 (SI_ADDR64_RSRC:v16i8 ?:i64:$ptr), ?:i64:$offset, 0:i16)
/*4502*/          /*Scope*/ 28, /*->4531*/
/*4503*/            OPC_CheckPredicate, 26, // Predicate_load
/*4505*/            OPC_CheckPredicate, 40, // Predicate_constant_load
/*4507*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4509*/            OPC_EmitMergeInputChains1_0,
/*4510*/            OPC_EmitNode, TARGET_VAL(AMDGPU::SI_ADDR64_RSRC), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3
/*4518*/            OPC_EmitInteger, MVT::i16, 0, 
/*4521*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$ptr, i64:i64:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 7
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 (SI_ADDR64_RSRC:v16i8 ?:i64:$ptr), ?:i64:$offset, 0:i16)
/*4531*/          0, /*End of Scope*/
/*4532*/        0, /*End of Scope*/
/*4533*/      /*Scope*/ 13|128,3/*397*/, /*->4932*/
/*4535*/        OPC_RecordChild1, // #1 = $sbase
/*4536*/        OPC_CheckType, MVT::i32,
/*4538*/        OPC_Scope, 23, /*->4563*/ // 2 children in Scope
/*4540*/          OPC_CheckChild1Type, MVT::i64,
/*4542*/          OPC_CheckPredicate, 15, // Predicate_unindexedload
/*4544*/          OPC_CheckPredicate, 26, // Predicate_load
/*4546*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*4548*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4550*/          OPC_EmitMergeInputChains1_0,
/*4551*/          OPC_EmitInteger, MVT::i32, 0, 
/*4554*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                  // Src: (ld:i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                  // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, 0:i32)
/*4563*/        /*Scope*/ 110|128,2/*366*/, /*->4931*/
/*4565*/          OPC_CheckChild1Type, MVT::i32,
/*4567*/          OPC_CheckPredicate, 15, // Predicate_unindexedload
/*4569*/          OPC_Scope, 25, /*->4596*/ // 9 children in Scope
/*4571*/            OPC_CheckPredicate, 16, // Predicate_sextload
/*4573*/            OPC_CheckPredicate, 17, // Predicate_sextloadi8
/*4575*/            OPC_CheckPredicate, 41, // Predicate_sextloadi8_local
/*4577*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4579*/            OPC_EmitMergeInputChains1_0,
/*4580*/            OPC_EmitInteger, MVT::i1, 0, 
/*4583*/            OPC_EmitInteger, MVT::i16, 0, 
/*4586*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (DS_READ_I8:i32 0:i1, ?:i32:$src0, 0:i16)
/*4596*/          /*Scope*/ 25, /*->4622*/
/*4597*/            OPC_CheckPredicate, 28, // Predicate_az_extload
/*4599*/            OPC_CheckPredicate, 29, // Predicate_az_extloadi8
/*4601*/            OPC_CheckPredicate, 42, // Predicate_az_extloadi8_local
/*4603*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4605*/            OPC_EmitMergeInputChains1_0,
/*4606*/            OPC_EmitInteger, MVT::i1, 0, 
/*4609*/            OPC_EmitInteger, MVT::i16, 0, 
/*4612*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (DS_READ_U8:i32 0:i1, ?:i32:$src0, 0:i16)
/*4622*/          /*Scope*/ 25, /*->4648*/
/*4623*/            OPC_CheckPredicate, 16, // Predicate_sextload
/*4625*/            OPC_CheckPredicate, 22, // Predicate_sextloadi16
/*4627*/            OPC_CheckPredicate, 43, // Predicate_sextloadi16_local
/*4629*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4631*/            OPC_EmitMergeInputChains1_0,
/*4632*/            OPC_EmitInteger, MVT::i1, 0, 
/*4635*/            OPC_EmitInteger, MVT::i16, 0, 
/*4638*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (DS_READ_I16:i32 0:i1, ?:i32:$src0, 0:i16)
/*4648*/          /*Scope*/ 25, /*->4674*/
/*4649*/            OPC_CheckPredicate, 28, // Predicate_az_extload
/*4651*/            OPC_CheckPredicate, 32, // Predicate_az_extloadi16
/*4653*/            OPC_CheckPredicate, 44, // Predicate_az_extloadi16_local
/*4655*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4657*/            OPC_EmitMergeInputChains1_0,
/*4658*/            OPC_EmitInteger, MVT::i1, 0, 
/*4661*/            OPC_EmitInteger, MVT::i16, 0, 
/*4664*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (DS_READ_U16:i32 0:i1, ?:i32:$src0, 0:i16)
/*4674*/          /*Scope*/ 67, /*->4742*/
/*4675*/            OPC_CheckPredicate, 26, // Predicate_load
/*4677*/            OPC_CheckPredicate, 45, // Predicate_local_load
/*4679*/            OPC_Scope, 19, /*->4700*/ // 2 children in Scope
/*4681*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4683*/              OPC_EmitMergeInputChains1_0,
/*4684*/              OPC_EmitInteger, MVT::i1, 0, 
/*4687*/              OPC_EmitInteger, MVT::i16, 0, 
/*4690*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                      // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                      // Dst: (DS_READ_B32:i32 0:i1, ?:i32:$src0, 0:i16)
/*4700*/            /*Scope*/ 40, /*->4741*/
/*4701*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4703*/              OPC_EmitMergeInputChains1_0,
/*4704*/              OPC_EmitInteger, MVT::i32, 0, 
/*4707*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4719*/              OPC_EmitInteger, MVT::i32, 1, 
/*4722*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4725*/              OPC_EmitInteger, MVT::i32, 0, 
/*4728*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                      // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*4741*/            0, /*End of Scope*/
/*4742*/          /*Scope*/ 46, /*->4789*/
/*4743*/            OPC_CheckPredicate, 16, // Predicate_sextload
/*4745*/            OPC_CheckPredicate, 17, // Predicate_sextloadi8
/*4747*/            OPC_CheckPredicate, 41, // Predicate_sextloadi8_local
/*4749*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4751*/            OPC_EmitMergeInputChains1_0,
/*4752*/            OPC_EmitInteger, MVT::i32, 0, 
/*4755*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4767*/            OPC_EmitInteger, MVT::i32, 1, 
/*4770*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4773*/            OPC_EmitInteger, MVT::i32, 0, 
/*4776*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*4789*/          /*Scope*/ 46, /*->4836*/
/*4790*/            OPC_CheckPredicate, 28, // Predicate_az_extload
/*4792*/            OPC_CheckPredicate, 29, // Predicate_az_extloadi8
/*4794*/            OPC_CheckPredicate, 42, // Predicate_az_extloadi8_local
/*4796*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4798*/            OPC_EmitMergeInputChains1_0,
/*4799*/            OPC_EmitInteger, MVT::i32, 0, 
/*4802*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4814*/            OPC_EmitInteger, MVT::i32, 1, 
/*4817*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4820*/            OPC_EmitInteger, MVT::i32, 0, 
/*4823*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*4836*/          /*Scope*/ 46, /*->4883*/
/*4837*/            OPC_CheckPredicate, 16, // Predicate_sextload
/*4839*/            OPC_CheckPredicate, 22, // Predicate_sextloadi16
/*4841*/            OPC_CheckPredicate, 43, // Predicate_sextloadi16_local
/*4843*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4845*/            OPC_EmitMergeInputChains1_0,
/*4846*/            OPC_EmitInteger, MVT::i32, 0, 
/*4849*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4861*/            OPC_EmitInteger, MVT::i32, 1, 
/*4864*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4867*/            OPC_EmitInteger, MVT::i32, 0, 
/*4870*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*4883*/          /*Scope*/ 46, /*->4930*/
/*4884*/            OPC_CheckPredicate, 28, // Predicate_az_extload
/*4886*/            OPC_CheckPredicate, 32, // Predicate_az_extloadi16
/*4888*/            OPC_CheckPredicate, 44, // Predicate_az_extloadi16_local
/*4890*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4892*/            OPC_EmitMergeInputChains1_0,
/*4893*/            OPC_EmitInteger, MVT::i32, 0, 
/*4896*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4908*/            OPC_EmitInteger, MVT::i32, 1, 
/*4911*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4914*/            OPC_EmitInteger, MVT::i32, 0, 
/*4917*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*4930*/          0, /*End of Scope*/
/*4931*/        0, /*End of Scope*/
/*4932*/      /*Scope*/ 82, /*->5015*/
/*4933*/        OPC_MoveChild, 1,
/*4935*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*4938*/        OPC_RecordChild0, // #1 = $sbase
/*4939*/        OPC_RecordChild1, // #2 = $offset
/*4940*/        OPC_MoveChild, 1,
/*4942*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4945*/        OPC_Scope, 29, /*->4976*/ // 2 children in Scope
/*4947*/          OPC_CheckPredicate, 39, // Predicate_IMM8bitDWORD
/*4949*/          OPC_MoveParent,
/*4950*/          OPC_CheckType, MVT::i64,
/*4952*/          OPC_MoveParent,
/*4953*/          OPC_CheckPredicate, 15, // Predicate_unindexedload
/*4955*/          OPC_CheckPredicate, 26, // Predicate_load
/*4957*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*4959*/          OPC_CheckType, MVT::f32,
/*4961*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4963*/          OPC_EmitMergeInputChains1_0,
/*4964*/          OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4967*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4976*/        /*Scope*/ 37, /*->5014*/
/*4977*/          OPC_CheckPredicate, 46, // Predicate_IMM32bit
/*4979*/          OPC_MoveParent,
/*4980*/          OPC_CheckType, MVT::i64,
/*4982*/          OPC_MoveParent,
/*4983*/          OPC_CheckPredicate, 15, // Predicate_unindexedload
/*4985*/          OPC_CheckPredicate, 26, // Predicate_load
/*4987*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*4989*/          OPC_CheckType, MVT::f32,
/*4991*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4993*/          OPC_EmitMergeInputChains1_0,
/*4994*/          OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4997*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5005*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4, 
                  // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_SGPR:f32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5014*/        0, /*End of Scope*/
/*5015*/      /*Scope*/ 51|128,2/*307*/, /*->5324*/
/*5017*/        OPC_RecordChild1, // #1 = $sbase
/*5018*/        OPC_Scope, 25, /*->5045*/ // 2 children in Scope
/*5020*/          OPC_CheckChild1Type, MVT::i64,
/*5022*/          OPC_CheckPredicate, 15, // Predicate_unindexedload
/*5024*/          OPC_CheckPredicate, 26, // Predicate_load
/*5026*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*5028*/          OPC_CheckType, MVT::f32,
/*5030*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5032*/          OPC_EmitMergeInputChains1_0,
/*5033*/          OPC_EmitInteger, MVT::i32, 0, 
/*5036*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 2, 
                  // Src: (ld:f32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, 0:i32)
/*5045*/        /*Scope*/ 20|128,2/*276*/, /*->5323*/
/*5047*/          OPC_CheckPredicate, 15, // Predicate_unindexedload
/*5049*/          OPC_CheckPredicate, 26, // Predicate_load
/*5051*/          OPC_Scope, 66, /*->5119*/ // 3 children in Scope
/*5053*/            OPC_CheckPredicate, 27, // Predicate_load_private
/*5055*/            OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->5087
/*5058*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5060*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*5063*/              OPC_EmitMergeInputChains1_0,
/*5064*/              OPC_EmitInteger, MVT::i1, 0, 
/*5067*/              OPC_EmitInteger, MVT::i1, 0, 
/*5070*/              OPC_EmitInteger, MVT::i1, 0, 
/*5073*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*5087*/            /*SwitchType*/ 29, MVT::v4i32,// ->5118
/*5089*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5091*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*5094*/              OPC_EmitMergeInputChains1_0,
/*5095*/              OPC_EmitInteger, MVT::i1, 0, 
/*5098*/              OPC_EmitInteger, MVT::i1, 0, 
/*5101*/              OPC_EmitInteger, MVT::i1, 0, 
/*5104*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:v4i32:$srsrc, ?:i32:$vaddr, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*5118*/            0, // EndSwitchType
/*5119*/          /*Scope*/ 40, /*->5160*/
/*5120*/            OPC_CheckPredicate, 35, // Predicate_global_load
/*5122*/            OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->5141
/*5125*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5127*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*5130*/              OPC_EmitMergeInputChains1_0,
/*5131*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 16
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset)
/*5141*/            /*SwitchType*/ 16, MVT::v4i32,// ->5159
/*5143*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5145*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4
/*5148*/              OPC_EmitMergeInputChains1_0,
/*5149*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 16
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 v4i32:v4i32:$srsrc, i64:i64:$vaddr, u16imm:i16:$offset)
/*5159*/            0, // EndSwitchType
/*5160*/          /*Scope*/ 32|128,1/*160*/, /*->5322*/
/*5162*/            OPC_CheckChild1Type, MVT::i32,
/*5164*/            OPC_Scope, 38, /*->5204*/ // 4 children in Scope
/*5166*/              OPC_CheckPredicate, 38, // Predicate_load_param
/*5168*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->5186
/*5171*/                OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*5173*/                OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*5176*/                OPC_EmitMergeInputChains1_0,
/*5177*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*5186*/              /*SwitchType*/ 15, MVT::v4i32,// ->5203
/*5188*/                OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*5190*/                OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*5193*/                OPC_EmitMergeInputChains1_0,
/*5194*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*5203*/              0, // EndSwitchType
/*5204*/            /*Scope*/ 38, /*->5243*/
/*5205*/              OPC_CheckPredicate, 35, // Predicate_global_load
/*5207*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->5225
/*5210*/                OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*5212*/                OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*5215*/                OPC_EmitMergeInputChains1_0,
/*5216*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*5225*/              /*SwitchType*/ 15, MVT::v4i32,// ->5242
/*5227*/                OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*5229*/                OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*5232*/                OPC_EmitMergeInputChains1_0,
/*5233*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*5242*/              0, // EndSwitchType
/*5243*/            /*Scope*/ 38, /*->5282*/
/*5244*/              OPC_CheckPredicate, 38, // Predicate_load_param
/*5246*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->5264
/*5249*/                OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*5251*/                OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*5254*/                OPC_EmitMergeInputChains1_0,
/*5255*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*5264*/              /*SwitchType*/ 15, MVT::v4i32,// ->5281
/*5266*/                OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*5268*/                OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*5271*/                OPC_EmitMergeInputChains1_0,
/*5272*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*5281*/              0, // EndSwitchType
/*5282*/            /*Scope*/ 38, /*->5321*/
/*5283*/              OPC_CheckPredicate, 35, // Predicate_global_load
/*5285*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->5303
/*5288*/                OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*5290*/                OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*5293*/                OPC_EmitMergeInputChains1_0,
/*5294*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*5303*/              /*SwitchType*/ 15, MVT::v4i32,// ->5320
/*5305*/                OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*5307*/                OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*5310*/                OPC_EmitMergeInputChains1_0,
/*5311*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*5320*/              0, // EndSwitchType
/*5321*/            0, /*End of Scope*/
/*5322*/          0, /*End of Scope*/
/*5323*/        0, /*End of Scope*/
/*5324*/      /*Scope*/ 101|128,2/*357*/, /*->5683*/
/*5326*/        OPC_MoveChild, 1,
/*5328*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*5331*/        OPC_RecordChild0, // #1 = $sbase
/*5332*/        OPC_RecordChild1, // #2 = $offset
/*5333*/        OPC_Scope, 26|128,2/*282*/, /*->5618*/ // 2 children in Scope
/*5336*/          OPC_MoveChild, 1,
/*5338*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5341*/          OPC_Scope, 99, /*->5442*/ // 3 children in Scope
/*5343*/            OPC_CheckPredicate, 39, // Predicate_IMM8bitDWORD
/*5345*/            OPC_MoveParent,
/*5346*/            OPC_CheckType, MVT::i64,
/*5348*/            OPC_MoveParent,
/*5349*/            OPC_CheckPredicate, 15, // Predicate_unindexedload
/*5351*/            OPC_CheckPredicate, 26, // Predicate_load
/*5353*/            OPC_CheckPredicate, 40, // Predicate_constant_load
/*5355*/            OPC_SwitchType /*5 cases */, 15, MVT::v2i32,// ->5373
/*5358*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5360*/              OPC_EmitMergeInputChains1_0,
/*5361*/              OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*5364*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 3, 
                      // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*5373*/            /*SwitchType*/ 15, MVT::v4i32,// ->5390
/*5375*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5377*/              OPC_EmitMergeInputChains1_0,
/*5378*/              OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*5381*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 3, 
                      // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*5390*/            /*SwitchType*/ 15, MVT::v32i8,// ->5407
/*5392*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5394*/              OPC_EmitMergeInputChains1_0,
/*5395*/              OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*5398*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 3, 
                      // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*5407*/            /*SwitchType*/ 15, MVT::v8i32,// ->5424
/*5409*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5411*/              OPC_EmitMergeInputChains1_0,
/*5412*/              OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*5415*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 3, 
                      // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*5424*/            /*SwitchType*/ 15, MVT::v16i32,// ->5441
/*5426*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5428*/              OPC_EmitMergeInputChains1_0,
/*5429*/              OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*5432*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 3, 
                      // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*5441*/            0, // EndSwitchType
/*5442*/          /*Scope*/ 33, /*->5476*/
/*5443*/            OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*5445*/            OPC_MoveParent,
/*5446*/            OPC_CheckType, MVT::i32,
/*5448*/            OPC_MoveParent,
/*5449*/            OPC_CheckPredicate, 15, // Predicate_unindexedload
/*5451*/            OPC_CheckPredicate, 26, // Predicate_load
/*5453*/            OPC_CheckPredicate, 45, // Predicate_local_load
/*5455*/            OPC_CheckType, MVT::v2i32,
/*5457*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5459*/            OPC_EmitMergeInputChains1_0,
/*5460*/            OPC_EmitInteger, MVT::i1, 0, 
/*5463*/            OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*5466*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 3, 1, 4, 
                    // Src: (ld:v2i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 11
                    // Dst: (DS_READ_B64:v2i32 0:i1, ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset))
/*5476*/          /*Scope*/ 11|128,1/*139*/, /*->5617*/
/*5478*/            OPC_CheckPredicate, 46, // Predicate_IMM32bit
/*5480*/            OPC_MoveParent,
/*5481*/            OPC_CheckType, MVT::i64,
/*5483*/            OPC_MoveParent,
/*5484*/            OPC_CheckPredicate, 15, // Predicate_unindexedload
/*5486*/            OPC_CheckPredicate, 26, // Predicate_load
/*5488*/            OPC_CheckPredicate, 40, // Predicate_constant_load
/*5490*/            OPC_SwitchType /*5 cases */, 23, MVT::v2i32,// ->5516
/*5493*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5495*/              OPC_EmitMergeInputChains1_0,
/*5496*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5499*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5507*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5516*/            /*SwitchType*/ 23, MVT::v4i32,// ->5541
/*5518*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5520*/              OPC_EmitMergeInputChains1_0,
/*5521*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5524*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5532*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5541*/            /*SwitchType*/ 23, MVT::v32i8,// ->5566
/*5543*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5545*/              OPC_EmitMergeInputChains1_0,
/*5546*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5549*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5557*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5566*/            /*SwitchType*/ 23, MVT::v8i32,// ->5591
/*5568*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5570*/              OPC_EmitMergeInputChains1_0,
/*5571*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5574*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5582*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5591*/            /*SwitchType*/ 23, MVT::v16i32,// ->5616
/*5593*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5595*/              OPC_EmitMergeInputChains1_0,
/*5596*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5599*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5607*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5616*/            0, // EndSwitchType
/*5617*/          0, /*End of Scope*/
/*5618*/        /*Scope*/ 63, /*->5682*/
/*5619*/          OPC_CheckType, MVT::i64,
/*5621*/          OPC_MoveParent,
/*5622*/          OPC_CheckPredicate, 15, // Predicate_unindexedload
/*5624*/          OPC_CheckPredicate, 26, // Predicate_load
/*5626*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*5628*/          OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->5655
/*5631*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5633*/            OPC_EmitMergeInputChains1_0,
/*5634*/            OPC_EmitNode, TARGET_VAL(AMDGPU::SI_ADDR64_RSRC), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3
/*5642*/            OPC_EmitInteger, MVT::i16, 0, 
/*5645*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 3, 2, 4, 
                    // Src: (ld:v2i32 (add:i64 i64:i64:$ptr, i64:i64:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 7
                    // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 (SI_ADDR64_RSRC:v16i8 ?:i64:$ptr), ?:i64:$offset, 0:i16)
/*5655*/          /*SwitchType*/ 24, MVT::v4i32,// ->5681
/*5657*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5659*/            OPC_EmitMergeInputChains1_0,
/*5660*/            OPC_EmitNode, TARGET_VAL(AMDGPU::SI_ADDR64_RSRC), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3
/*5668*/            OPC_EmitInteger, MVT::i16, 0, 
/*5671*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 3, 2, 4, 
                    // Src: (ld:v4i32 (add:i64 i64:i64:$ptr, i64:i64:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 7
                    // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 (SI_ADDR64_RSRC:v16i8 ?:i64:$ptr), ?:i64:$offset, 0:i16)
/*5681*/          0, // EndSwitchType
/*5682*/        0, /*End of Scope*/
/*5683*/      /*Scope*/ 1|128,1/*129*/, /*->5814*/
/*5685*/        OPC_RecordChild1, // #1 = $sbase
/*5686*/        OPC_Scope, 95, /*->5783*/ // 2 children in Scope
/*5688*/          OPC_CheckChild1Type, MVT::i64,
/*5690*/          OPC_CheckPredicate, 15, // Predicate_unindexedload
/*5692*/          OPC_CheckPredicate, 26, // Predicate_load
/*5694*/          OPC_CheckPredicate, 40, // Predicate_constant_load
/*5696*/          OPC_SwitchType /*5 cases */, 15, MVT::v2i32,// ->5714
/*5699*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5701*/            OPC_EmitMergeInputChains1_0,
/*5702*/            OPC_EmitInteger, MVT::i32, 0, 
/*5705*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:v2i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, 0:i32)
/*5714*/          /*SwitchType*/ 15, MVT::v4i32,// ->5731
/*5716*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5718*/            OPC_EmitMergeInputChains1_0,
/*5719*/            OPC_EmitInteger, MVT::i32, 0, 
/*5722*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:v4i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, 0:i32)
/*5731*/          /*SwitchType*/ 15, MVT::v32i8,// ->5748
/*5733*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5735*/            OPC_EmitMergeInputChains1_0,
/*5736*/            OPC_EmitInteger, MVT::i32, 0, 
/*5739*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:v32i8 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, 0:i32)
/*5748*/          /*SwitchType*/ 15, MVT::v8i32,// ->5765
/*5750*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5752*/            OPC_EmitMergeInputChains1_0,
/*5753*/            OPC_EmitInteger, MVT::i32, 0, 
/*5756*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:v8i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, 0:i32)
/*5765*/          /*SwitchType*/ 15, MVT::v16i32,// ->5782
/*5767*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5769*/            OPC_EmitMergeInputChains1_0,
/*5770*/            OPC_EmitInteger, MVT::i32, 0, 
/*5773*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:v16i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, 0:i32)
/*5782*/          0, // EndSwitchType
/*5783*/        /*Scope*/ 29, /*->5813*/
/*5784*/          OPC_CheckChild1Type, MVT::i32,
/*5786*/          OPC_CheckPredicate, 15, // Predicate_unindexedload
/*5788*/          OPC_CheckPredicate, 26, // Predicate_load
/*5790*/          OPC_CheckPredicate, 45, // Predicate_local_load
/*5792*/          OPC_CheckType, MVT::v2i32,
/*5794*/          OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5796*/          OPC_EmitMergeInputChains1_0,
/*5797*/          OPC_EmitInteger, MVT::i1, 0, 
/*5800*/          OPC_EmitInteger, MVT::i16, 0, 
/*5803*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 2, 1, 3, 
                  // Src: (ld:v2i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                  // Dst: (DS_READ_B64:v2i32 0:i1, ?:i32:$src0, 0:i16)
/*5813*/        0, /*End of Scope*/
/*5814*/      0, /*End of Scope*/
/*5815*/    /*SwitchOpcode*/ 43|128,45/*5803*/, TARGET_VAL(ISD::OR),// ->11622
/*5819*/      OPC_Scope, 27|128,43/*5531*/, /*->11353*/ // 2 children in Scope
/*5822*/        OPC_MoveChild, 0,
/*5824*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5827*/        OPC_Scope, 15|128,6/*783*/, /*->6613*/ // 8 children in Scope
/*5830*/          OPC_RecordChild0, // #0 = $y
/*5831*/          OPC_Scope, 26|128,4/*538*/, /*->6372*/ // 2 children in Scope
/*5834*/            OPC_RecordChild1, // #1 = $x
/*5835*/            OPC_MoveParent,
/*5836*/            OPC_MoveChild, 1,
/*5838*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5841*/            OPC_Scope, 30|128,1/*158*/, /*->6002*/ // 4 children in Scope
/*5844*/              OPC_RecordChild0, // #2 = $z
/*5845*/              OPC_MoveChild, 1,
/*5847*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5850*/              OPC_CheckChild0Same, 1,
/*5852*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5863*/              OPC_MoveParent,
/*5864*/              OPC_MoveParent,
/*5865*/              OPC_CheckType, MVT::i32,
/*5867*/              OPC_Scope, 99, /*->5968*/ // 2 children in Scope
/*5869*/                OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5871*/                OPC_EmitInteger, MVT::i32, 0, 
/*5874*/                OPC_EmitInteger, MVT::i32, 0, 
/*5877*/                OPC_EmitInteger, MVT::i32, 0, 
/*5880*/                OPC_EmitInteger, MVT::i32, 0, 
/*5883*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5895*/                OPC_EmitInteger, MVT::i32, 0, 
/*5898*/                OPC_EmitInteger, MVT::i32, 0, 
/*5901*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5913*/                OPC_EmitInteger, MVT::i32, 0, 
/*5916*/                OPC_EmitInteger, MVT::i32, 0, 
/*5919*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5931*/                OPC_EmitInteger, MVT::i32, 1, 
/*5934*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*5937*/                OPC_EmitInteger, MVT::i32, 0, 
/*5940*/                OPC_EmitInteger, MVT::i32, 0, 
/*5943*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*5968*/              /*Scope*/ 32, /*->6001*/
/*5969*/                OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5971*/                OPC_EmitInteger, MVT::i32, 0, 
/*5974*/                OPC_EmitInteger, MVT::i32, 0, 
/*5977*/                OPC_EmitInteger, MVT::i32, 0, 
/*5980*/                OPC_EmitInteger, MVT::i32, 0, 
/*5983*/                OPC_EmitInteger, MVT::i32, 0, 
/*5986*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 1, 4, 0, 5, 2, 6, 7, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*6001*/              0, /*End of Scope*/
/*6002*/            /*Scope*/ 122, /*->6125*/
/*6003*/              OPC_MoveChild, 0,
/*6005*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6008*/              OPC_CheckChild0Same, 1,
/*6010*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6021*/              OPC_MoveParent,
/*6022*/              OPC_RecordChild1, // #2 = $z
/*6023*/              OPC_MoveParent,
/*6024*/              OPC_CheckType, MVT::i32,
/*6026*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6028*/              OPC_EmitInteger, MVT::i32, 0, 
/*6031*/              OPC_EmitInteger, MVT::i32, 0, 
/*6034*/              OPC_EmitInteger, MVT::i32, 0, 
/*6037*/              OPC_EmitInteger, MVT::i32, 0, 
/*6040*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6052*/              OPC_EmitInteger, MVT::i32, 0, 
/*6055*/              OPC_EmitInteger, MVT::i32, 0, 
/*6058*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6070*/              OPC_EmitInteger, MVT::i32, 0, 
/*6073*/              OPC_EmitInteger, MVT::i32, 0, 
/*6076*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6088*/              OPC_EmitInteger, MVT::i32, 1, 
/*6091*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6094*/              OPC_EmitInteger, MVT::i32, 0, 
/*6097*/              OPC_EmitInteger, MVT::i32, 0, 
/*6100*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*6125*/            /*Scope*/ 122, /*->6248*/
/*6126*/              OPC_RecordChild0, // #2 = $z
/*6127*/              OPC_MoveChild, 1,
/*6129*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6132*/              OPC_CheckChild0Same, 0,
/*6134*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6145*/              OPC_MoveParent,
/*6146*/              OPC_MoveParent,
/*6147*/              OPC_CheckType, MVT::i32,
/*6149*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6151*/              OPC_EmitInteger, MVT::i32, 0, 
/*6154*/              OPC_EmitInteger, MVT::i32, 0, 
/*6157*/              OPC_EmitInteger, MVT::i32, 0, 
/*6160*/              OPC_EmitInteger, MVT::i32, 0, 
/*6163*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6175*/              OPC_EmitInteger, MVT::i32, 0, 
/*6178*/              OPC_EmitInteger, MVT::i32, 0, 
/*6181*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6193*/              OPC_EmitInteger, MVT::i32, 0, 
/*6196*/              OPC_EmitInteger, MVT::i32, 0, 
/*6199*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6211*/              OPC_EmitInteger, MVT::i32, 1, 
/*6214*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6217*/              OPC_EmitInteger, MVT::i32, 0, 
/*6220*/              OPC_EmitInteger, MVT::i32, 0, 
/*6223*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*6248*/            /*Scope*/ 122, /*->6371*/
/*6249*/              OPC_MoveChild, 0,
/*6251*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6254*/              OPC_CheckChild0Same, 0,
/*6256*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6267*/              OPC_MoveParent,
/*6268*/              OPC_RecordChild1, // #2 = $z
/*6269*/              OPC_MoveParent,
/*6270*/              OPC_CheckType, MVT::i32,
/*6272*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6274*/              OPC_EmitInteger, MVT::i32, 0, 
/*6277*/              OPC_EmitInteger, MVT::i32, 0, 
/*6280*/              OPC_EmitInteger, MVT::i32, 0, 
/*6283*/              OPC_EmitInteger, MVT::i32, 0, 
/*6286*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6298*/              OPC_EmitInteger, MVT::i32, 0, 
/*6301*/              OPC_EmitInteger, MVT::i32, 0, 
/*6304*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6316*/              OPC_EmitInteger, MVT::i32, 0, 
/*6319*/              OPC_EmitInteger, MVT::i32, 0, 
/*6322*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6334*/              OPC_EmitInteger, MVT::i32, 1, 
/*6337*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6340*/              OPC_EmitInteger, MVT::i32, 0, 
/*6343*/              OPC_EmitInteger, MVT::i32, 0, 
/*6346*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*6371*/            0, /*End of Scope*/
/*6372*/          /*Scope*/ 110|128,1/*238*/, /*->6612*/
/*6374*/            OPC_MoveChild, 1,
/*6376*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6379*/            OPC_RecordChild0, // #1 = $x
/*6380*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6391*/            OPC_MoveParent,
/*6392*/            OPC_MoveParent,
/*6393*/            OPC_MoveChild, 1,
/*6395*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*6398*/            OPC_Scope, 105, /*->6505*/ // 2 children in Scope
/*6400*/              OPC_RecordChild0, // #2 = $y
/*6401*/              OPC_CheckChild1Same, 1,
/*6403*/              OPC_MoveParent,
/*6404*/              OPC_CheckType, MVT::i32,
/*6406*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6408*/              OPC_EmitInteger, MVT::i32, 0, 
/*6411*/              OPC_EmitInteger, MVT::i32, 0, 
/*6414*/              OPC_EmitInteger, MVT::i32, 0, 
/*6417*/              OPC_EmitInteger, MVT::i32, 0, 
/*6420*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6432*/              OPC_EmitInteger, MVT::i32, 0, 
/*6435*/              OPC_EmitInteger, MVT::i32, 0, 
/*6438*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6450*/              OPC_EmitInteger, MVT::i32, 0, 
/*6453*/              OPC_EmitInteger, MVT::i32, 0, 
/*6456*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6468*/              OPC_EmitInteger, MVT::i32, 1, 
/*6471*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6474*/              OPC_EmitInteger, MVT::i32, 0, 
/*6477*/              OPC_EmitInteger, MVT::i32, 0, 
/*6480*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*6505*/            /*Scope*/ 105, /*->6611*/
/*6506*/              OPC_CheckChild0Same, 1,
/*6508*/              OPC_RecordChild1, // #2 = $y
/*6509*/              OPC_MoveParent,
/*6510*/              OPC_CheckType, MVT::i32,
/*6512*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6514*/              OPC_EmitInteger, MVT::i32, 0, 
/*6517*/              OPC_EmitInteger, MVT::i32, 0, 
/*6520*/              OPC_EmitInteger, MVT::i32, 0, 
/*6523*/              OPC_EmitInteger, MVT::i32, 0, 
/*6526*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6538*/              OPC_EmitInteger, MVT::i32, 0, 
/*6541*/              OPC_EmitInteger, MVT::i32, 0, 
/*6544*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6556*/              OPC_EmitInteger, MVT::i32, 0, 
/*6559*/              OPC_EmitInteger, MVT::i32, 0, 
/*6562*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6574*/              OPC_EmitInteger, MVT::i32, 1, 
/*6577*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6580*/              OPC_EmitInteger, MVT::i32, 0, 
/*6583*/              OPC_EmitInteger, MVT::i32, 0, 
/*6586*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*6611*/            0, /*End of Scope*/
/*6612*/          0, /*End of Scope*/
/*6613*/        /*Scope*/ 111|128,1/*239*/, /*->6854*/
/*6615*/          OPC_MoveChild, 0,
/*6617*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6620*/          OPC_RecordChild0, // #0 = $x
/*6621*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6632*/          OPC_MoveParent,
/*6633*/          OPC_RecordChild1, // #1 = $z
/*6634*/          OPC_MoveParent,
/*6635*/          OPC_MoveChild, 1,
/*6637*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*6640*/          OPC_Scope, 105, /*->6747*/ // 2 children in Scope
/*6642*/            OPC_RecordChild0, // #2 = $y
/*6643*/            OPC_CheckChild1Same, 0,
/*6645*/            OPC_MoveParent,
/*6646*/            OPC_CheckType, MVT::i32,
/*6648*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6650*/            OPC_EmitInteger, MVT::i32, 0, 
/*6653*/            OPC_EmitInteger, MVT::i32, 0, 
/*6656*/            OPC_EmitInteger, MVT::i32, 0, 
/*6659*/            OPC_EmitInteger, MVT::i32, 0, 
/*6662*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6674*/            OPC_EmitInteger, MVT::i32, 0, 
/*6677*/            OPC_EmitInteger, MVT::i32, 0, 
/*6680*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6692*/            OPC_EmitInteger, MVT::i32, 0, 
/*6695*/            OPC_EmitInteger, MVT::i32, 0, 
/*6698*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6710*/            OPC_EmitInteger, MVT::i32, 1, 
/*6713*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6716*/            OPC_EmitInteger, MVT::i32, 0, 
/*6719*/            OPC_EmitInteger, MVT::i32, 0, 
/*6722*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*6747*/          /*Scope*/ 105, /*->6853*/
/*6748*/            OPC_CheckChild0Same, 0,
/*6750*/            OPC_RecordChild1, // #2 = $y
/*6751*/            OPC_MoveParent,
/*6752*/            OPC_CheckType, MVT::i32,
/*6754*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6756*/            OPC_EmitInteger, MVT::i32, 0, 
/*6759*/            OPC_EmitInteger, MVT::i32, 0, 
/*6762*/            OPC_EmitInteger, MVT::i32, 0, 
/*6765*/            OPC_EmitInteger, MVT::i32, 0, 
/*6768*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6780*/            OPC_EmitInteger, MVT::i32, 0, 
/*6783*/            OPC_EmitInteger, MVT::i32, 0, 
/*6786*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6798*/            OPC_EmitInteger, MVT::i32, 0, 
/*6801*/            OPC_EmitInteger, MVT::i32, 0, 
/*6804*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6816*/            OPC_EmitInteger, MVT::i32, 1, 
/*6819*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6822*/            OPC_EmitInteger, MVT::i32, 0, 
/*6825*/            OPC_EmitInteger, MVT::i32, 0, 
/*6828*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*6853*/          0, /*End of Scope*/
/*6854*/        /*Scope*/ 31|128,2/*287*/, /*->7143*/
/*6856*/          OPC_RecordChild0, // #0 = $y
/*6857*/          OPC_Scope, 49|128,1/*177*/, /*->7037*/ // 2 children in Scope
/*6860*/            OPC_RecordChild1, // #1 = $x
/*6861*/            OPC_MoveParent,
/*6862*/            OPC_MoveChild, 1,
/*6864*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*6867*/            OPC_Scope, 55, /*->6924*/ // 3 children in Scope
/*6869*/              OPC_MoveChild, 0,
/*6871*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6874*/              OPC_CheckChild0Same, 1,
/*6876*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6887*/              OPC_MoveParent,
/*6888*/              OPC_RecordChild1, // #2 = $z
/*6889*/              OPC_MoveParent,
/*6890*/              OPC_CheckType, MVT::i32,
/*6892*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6894*/              OPC_EmitInteger, MVT::i32, 0, 
/*6897*/              OPC_EmitInteger, MVT::i32, 0, 
/*6900*/              OPC_EmitInteger, MVT::i32, 0, 
/*6903*/              OPC_EmitInteger, MVT::i32, 0, 
/*6906*/              OPC_EmitInteger, MVT::i32, 0, 
/*6909*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 1, 4, 0, 5, 2, 6, 7, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*6924*/            /*Scope*/ 55, /*->6980*/
/*6925*/              OPC_RecordChild0, // #2 = $z
/*6926*/              OPC_MoveChild, 1,
/*6928*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6931*/              OPC_CheckChild0Same, 0,
/*6933*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6944*/              OPC_MoveParent,
/*6945*/              OPC_MoveParent,
/*6946*/              OPC_CheckType, MVT::i32,
/*6948*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6950*/              OPC_EmitInteger, MVT::i32, 0, 
/*6953*/              OPC_EmitInteger, MVT::i32, 0, 
/*6956*/              OPC_EmitInteger, MVT::i32, 0, 
/*6959*/              OPC_EmitInteger, MVT::i32, 0, 
/*6962*/              OPC_EmitInteger, MVT::i32, 0, 
/*6965*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*6980*/            /*Scope*/ 55, /*->7036*/
/*6981*/              OPC_MoveChild, 0,
/*6983*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*6986*/              OPC_CheckChild0Same, 0,
/*6988*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6999*/              OPC_MoveParent,
/*7000*/              OPC_RecordChild1, // #2 = $z
/*7001*/              OPC_MoveParent,
/*7002*/              OPC_CheckType, MVT::i32,
/*7004*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7006*/              OPC_EmitInteger, MVT::i32, 0, 
/*7009*/              OPC_EmitInteger, MVT::i32, 0, 
/*7012*/              OPC_EmitInteger, MVT::i32, 0, 
/*7015*/              OPC_EmitInteger, MVT::i32, 0, 
/*7018*/              OPC_EmitInteger, MVT::i32, 0, 
/*7021*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*7036*/            0, /*End of Scope*/
/*7037*/          /*Scope*/ 104, /*->7142*/
/*7038*/            OPC_MoveChild, 1,
/*7040*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*7043*/            OPC_RecordChild0, // #1 = $x
/*7044*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7055*/            OPC_MoveParent,
/*7056*/            OPC_MoveParent,
/*7057*/            OPC_MoveChild, 1,
/*7059*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*7062*/            OPC_Scope, 38, /*->7102*/ // 2 children in Scope
/*7064*/              OPC_RecordChild0, // #2 = $y
/*7065*/              OPC_CheckChild1Same, 1,
/*7067*/              OPC_MoveParent,
/*7068*/              OPC_CheckType, MVT::i32,
/*7070*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7072*/              OPC_EmitInteger, MVT::i32, 0, 
/*7075*/              OPC_EmitInteger, MVT::i32, 0, 
/*7078*/              OPC_EmitInteger, MVT::i32, 0, 
/*7081*/              OPC_EmitInteger, MVT::i32, 0, 
/*7084*/              OPC_EmitInteger, MVT::i32, 0, 
/*7087*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 1, 4, 2, 5, 0, 6, 7, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*7102*/            /*Scope*/ 38, /*->7141*/
/*7103*/              OPC_CheckChild0Same, 1,
/*7105*/              OPC_RecordChild1, // #2 = $y
/*7106*/              OPC_MoveParent,
/*7107*/              OPC_CheckType, MVT::i32,
/*7109*/              OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7111*/              OPC_EmitInteger, MVT::i32, 0, 
/*7114*/              OPC_EmitInteger, MVT::i32, 0, 
/*7117*/              OPC_EmitInteger, MVT::i32, 0, 
/*7120*/              OPC_EmitInteger, MVT::i32, 0, 
/*7123*/              OPC_EmitInteger, MVT::i32, 0, 
/*7126*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 1, 4, 2, 5, 0, 6, 7, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*7141*/            0, /*End of Scope*/
/*7142*/          0, /*End of Scope*/
/*7143*/        /*Scope*/ 105, /*->7249*/
/*7144*/          OPC_MoveChild, 0,
/*7146*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*7149*/          OPC_RecordChild0, // #0 = $x
/*7150*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7161*/          OPC_MoveParent,
/*7162*/          OPC_RecordChild1, // #1 = $z
/*7163*/          OPC_MoveParent,
/*7164*/          OPC_MoveChild, 1,
/*7166*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*7169*/          OPC_Scope, 38, /*->7209*/ // 2 children in Scope
/*7171*/            OPC_RecordChild0, // #2 = $y
/*7172*/            OPC_CheckChild1Same, 0,
/*7174*/            OPC_MoveParent,
/*7175*/            OPC_CheckType, MVT::i32,
/*7177*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7179*/            OPC_EmitInteger, MVT::i32, 0, 
/*7182*/            OPC_EmitInteger, MVT::i32, 0, 
/*7185*/            OPC_EmitInteger, MVT::i32, 0, 
/*7188*/            OPC_EmitInteger, MVT::i32, 0, 
/*7191*/            OPC_EmitInteger, MVT::i32, 0, 
/*7194*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 0, 4, 2, 5, 1, 6, 7, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*7209*/          /*Scope*/ 38, /*->7248*/
/*7210*/            OPC_CheckChild0Same, 0,
/*7212*/            OPC_RecordChild1, // #2 = $y
/*7213*/            OPC_MoveParent,
/*7214*/            OPC_CheckType, MVT::i32,
/*7216*/            OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7218*/            OPC_EmitInteger, MVT::i32, 0, 
/*7221*/            OPC_EmitInteger, MVT::i32, 0, 
/*7224*/            OPC_EmitInteger, MVT::i32, 0, 
/*7227*/            OPC_EmitInteger, MVT::i32, 0, 
/*7230*/            OPC_EmitInteger, MVT::i32, 0, 
/*7233*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 0, 4, 2, 5, 1, 6, 7, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*7248*/          0, /*End of Scope*/
/*7249*/        /*Scope*/ 95|128,19/*2527*/, /*->9778*/
/*7251*/          OPC_RecordChild0, // #0 = $x
/*7252*/          OPC_Scope, 97|128,13/*1761*/, /*->9016*/ // 2 children in Scope
/*7255*/            OPC_RecordChild1, // #1 = $z
/*7256*/            OPC_MoveParent,
/*7257*/            OPC_MoveChild, 1,
/*7259*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*7262*/            OPC_Scope, 86|128,3/*470*/, /*->7735*/ // 4 children in Scope
/*7265*/              OPC_RecordChild0, // #2 = $y
/*7266*/              OPC_MoveChild, 1,
/*7268*/              OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*7271*/              OPC_Scope, 124|128,1/*252*/, /*->7526*/ // 2 children in Scope
/*7274*/                OPC_CheckChild0Same, 0,
/*7276*/                OPC_CheckChild1Same, 1,
/*7278*/                OPC_MoveParent,
/*7279*/                OPC_MoveParent,
/*7280*/                OPC_CheckType, MVT::i32,
/*7282*/                OPC_Scope, 70|128,1/*198*/, /*->7483*/ // 2 children in Scope
/*7285*/                  OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7287*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7290*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7293*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7296*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7299*/                  OPC_EmitInteger, MVT::i32, 1, 
/*7302*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7305*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7308*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7311*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7314*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7317*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7320*/                  OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7332*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7335*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7338*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7341*/                  OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7353*/                  OPC_EmitInteger, MVT::i32, 1, 
/*7356*/                  OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7359*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7362*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7365*/                  OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*7392*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7395*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7398*/                  OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7410*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7413*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7416*/                  OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7428*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7431*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7434*/                  OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7446*/                  OPC_EmitInteger, MVT::i32, 1, 
/*7449*/                  OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7452*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7455*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7458*/                  OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*7483*/                /*Scope*/ 41, /*->7525*/
/*7484*/                  OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7486*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7489*/                  OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                              1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #4
/*7498*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7501*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7504*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7507*/                  OPC_EmitInteger, MVT::i32, 0, 
/*7510*/                  OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 1, 6, 2, 7, 8, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*7525*/                0, /*End of Scope*/
/*7526*/              /*Scope*/ 78|128,1/*206*/, /*->7734*/
/*7528*/                OPC_CheckChild0Same, 1,
/*7530*/                OPC_CheckChild1Same, 0,
/*7532*/                OPC_MoveParent,
/*7533*/                OPC_MoveParent,
/*7534*/                OPC_CheckType, MVT::i32,
/*7536*/                OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7538*/                OPC_EmitInteger, MVT::i32, 0, 
/*7541*/                OPC_EmitInteger, MVT::i32, 0, 
/*7544*/                OPC_EmitInteger, MVT::i32, 0, 
/*7547*/                OPC_EmitInteger, MVT::i32, 0, 
/*7550*/                OPC_EmitInteger, MVT::i32, 1, 
/*7553*/                OPC_EmitInteger, MVT::i32, 0, 
/*7556*/                OPC_EmitInteger, MVT::i32, 0, 
/*7559*/                OPC_EmitInteger, MVT::i32, 0, 
/*7562*/                OPC_EmitInteger, MVT::i32, 0, 
/*7565*/                OPC_EmitInteger, MVT::i32, 0, 
/*7568*/                OPC_EmitInteger, MVT::i32, 0, 
/*7571*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7583*/                OPC_EmitInteger, MVT::i32, 0, 
/*7586*/                OPC_EmitInteger, MVT::i32, 0, 
/*7589*/                OPC_EmitInteger, MVT::i32, 0, 
/*7592*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7604*/                OPC_EmitInteger, MVT::i32, 1, 
/*7607*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7610*/                OPC_EmitInteger, MVT::i32, 0, 
/*7613*/                OPC_EmitInteger, MVT::i32, 0, 
/*7616*/                OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*7643*/                OPC_EmitInteger, MVT::i32, 0, 
/*7646*/                OPC_EmitInteger, MVT::i32, 0, 
/*7649*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7661*/                OPC_EmitInteger, MVT::i32, 0, 
/*7664*/                OPC_EmitInteger, MVT::i32, 0, 
/*7667*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7679*/                OPC_EmitInteger, MVT::i32, 0, 
/*7682*/                OPC_EmitInteger, MVT::i32, 0, 
/*7685*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7697*/                OPC_EmitInteger, MVT::i32, 1, 
/*7700*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7703*/                OPC_EmitInteger, MVT::i32, 0, 
/*7706*/                OPC_EmitInteger, MVT::i32, 0, 
/*7709*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*7734*/              0, /*End of Scope*/
/*7735*/            /*Scope*/ 41|128,3/*425*/, /*->8162*/
/*7737*/              OPC_MoveChild, 0,
/*7739*/              OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*7742*/              OPC_Scope, 79|128,1/*207*/, /*->7952*/ // 2 children in Scope
/*7745*/                OPC_CheckChild0Same, 0,
/*7747*/                OPC_CheckChild1Same, 1,
/*7749*/                OPC_MoveParent,
/*7750*/                OPC_RecordChild1, // #2 = $y
/*7751*/                OPC_MoveParent,
/*7752*/                OPC_CheckType, MVT::i32,
/*7754*/                OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7756*/                OPC_EmitInteger, MVT::i32, 0, 
/*7759*/                OPC_EmitInteger, MVT::i32, 0, 
/*7762*/                OPC_EmitInteger, MVT::i32, 0, 
/*7765*/                OPC_EmitInteger, MVT::i32, 0, 
/*7768*/                OPC_EmitInteger, MVT::i32, 1, 
/*7771*/                OPC_EmitInteger, MVT::i32, 0, 
/*7774*/                OPC_EmitInteger, MVT::i32, 0, 
/*7777*/                OPC_EmitInteger, MVT::i32, 0, 
/*7780*/                OPC_EmitInteger, MVT::i32, 0, 
/*7783*/                OPC_EmitInteger, MVT::i32, 0, 
/*7786*/                OPC_EmitInteger, MVT::i32, 0, 
/*7789*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7801*/                OPC_EmitInteger, MVT::i32, 0, 
/*7804*/                OPC_EmitInteger, MVT::i32, 0, 
/*7807*/                OPC_EmitInteger, MVT::i32, 0, 
/*7810*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7822*/                OPC_EmitInteger, MVT::i32, 1, 
/*7825*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7828*/                OPC_EmitInteger, MVT::i32, 0, 
/*7831*/                OPC_EmitInteger, MVT::i32, 0, 
/*7834*/                OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*7861*/                OPC_EmitInteger, MVT::i32, 0, 
/*7864*/                OPC_EmitInteger, MVT::i32, 0, 
/*7867*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7879*/                OPC_EmitInteger, MVT::i32, 0, 
/*7882*/                OPC_EmitInteger, MVT::i32, 0, 
/*7885*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7897*/                OPC_EmitInteger, MVT::i32, 0, 
/*7900*/                OPC_EmitInteger, MVT::i32, 0, 
/*7903*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7915*/                OPC_EmitInteger, MVT::i32, 1, 
/*7918*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7921*/                OPC_EmitInteger, MVT::i32, 0, 
/*7924*/                OPC_EmitInteger, MVT::i32, 0, 
/*7927*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*7952*/              /*Scope*/ 79|128,1/*207*/, /*->8161*/
/*7954*/                OPC_CheckChild0Same, 1,
/*7956*/                OPC_CheckChild1Same, 0,
/*7958*/                OPC_MoveParent,
/*7959*/                OPC_RecordChild1, // #2 = $y
/*7960*/                OPC_MoveParent,
/*7961*/                OPC_CheckType, MVT::i32,
/*7963*/                OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7965*/                OPC_EmitInteger, MVT::i32, 0, 
/*7968*/                OPC_EmitInteger, MVT::i32, 0, 
/*7971*/                OPC_EmitInteger, MVT::i32, 0, 
/*7974*/                OPC_EmitInteger, MVT::i32, 0, 
/*7977*/                OPC_EmitInteger, MVT::i32, 1, 
/*7980*/                OPC_EmitInteger, MVT::i32, 0, 
/*7983*/                OPC_EmitInteger, MVT::i32, 0, 
/*7986*/                OPC_EmitInteger, MVT::i32, 0, 
/*7989*/                OPC_EmitInteger, MVT::i32, 0, 
/*7992*/                OPC_EmitInteger, MVT::i32, 0, 
/*7995*/                OPC_EmitInteger, MVT::i32, 0, 
/*7998*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8010*/                OPC_EmitInteger, MVT::i32, 0, 
/*8013*/                OPC_EmitInteger, MVT::i32, 0, 
/*8016*/                OPC_EmitInteger, MVT::i32, 0, 
/*8019*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8031*/                OPC_EmitInteger, MVT::i32, 1, 
/*8034*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8037*/                OPC_EmitInteger, MVT::i32, 0, 
/*8040*/                OPC_EmitInteger, MVT::i32, 0, 
/*8043*/                OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*8070*/                OPC_EmitInteger, MVT::i32, 0, 
/*8073*/                OPC_EmitInteger, MVT::i32, 0, 
/*8076*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8088*/                OPC_EmitInteger, MVT::i32, 0, 
/*8091*/                OPC_EmitInteger, MVT::i32, 0, 
/*8094*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8106*/                OPC_EmitInteger, MVT::i32, 0, 
/*8109*/                OPC_EmitInteger, MVT::i32, 0, 
/*8112*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8124*/                OPC_EmitInteger, MVT::i32, 1, 
/*8127*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8130*/                OPC_EmitInteger, MVT::i32, 0, 
/*8133*/                OPC_EmitInteger, MVT::i32, 0, 
/*8136*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*8161*/              0, /*End of Scope*/
/*8162*/            /*Scope*/ 40|128,3/*424*/, /*->8588*/
/*8164*/              OPC_RecordChild0, // #2 = $y
/*8165*/              OPC_MoveChild, 1,
/*8167*/              OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*8170*/              OPC_Scope, 78|128,1/*206*/, /*->8379*/ // 2 children in Scope
/*8173*/                OPC_CheckChild0Same, 1,
/*8175*/                OPC_CheckChild1Same, 0,
/*8177*/                OPC_MoveParent,
/*8178*/                OPC_MoveParent,
/*8179*/                OPC_CheckType, MVT::i32,
/*8181*/                OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8183*/                OPC_EmitInteger, MVT::i32, 0, 
/*8186*/                OPC_EmitInteger, MVT::i32, 0, 
/*8189*/                OPC_EmitInteger, MVT::i32, 0, 
/*8192*/                OPC_EmitInteger, MVT::i32, 0, 
/*8195*/                OPC_EmitInteger, MVT::i32, 1, 
/*8198*/                OPC_EmitInteger, MVT::i32, 0, 
/*8201*/                OPC_EmitInteger, MVT::i32, 0, 
/*8204*/                OPC_EmitInteger, MVT::i32, 0, 
/*8207*/                OPC_EmitInteger, MVT::i32, 0, 
/*8210*/                OPC_EmitInteger, MVT::i32, 0, 
/*8213*/                OPC_EmitInteger, MVT::i32, 0, 
/*8216*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8228*/                OPC_EmitInteger, MVT::i32, 0, 
/*8231*/                OPC_EmitInteger, MVT::i32, 0, 
/*8234*/                OPC_EmitInteger, MVT::i32, 0, 
/*8237*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8249*/                OPC_EmitInteger, MVT::i32, 1, 
/*8252*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8255*/                OPC_EmitInteger, MVT::i32, 0, 
/*8258*/                OPC_EmitInteger, MVT::i32, 0, 
/*8261*/                OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*8288*/                OPC_EmitInteger, MVT::i32, 0, 
/*8291*/                OPC_EmitInteger, MVT::i32, 0, 
/*8294*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8306*/                OPC_EmitInteger, MVT::i32, 0, 
/*8309*/                OPC_EmitInteger, MVT::i32, 0, 
/*8312*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8324*/                OPC_EmitInteger, MVT::i32, 0, 
/*8327*/                OPC_EmitInteger, MVT::i32, 0, 
/*8330*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8342*/                OPC_EmitInteger, MVT::i32, 1, 
/*8345*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8348*/                OPC_EmitInteger, MVT::i32, 0, 
/*8351*/                OPC_EmitInteger, MVT::i32, 0, 
/*8354*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*8379*/              /*Scope*/ 78|128,1/*206*/, /*->8587*/
/*8381*/                OPC_CheckChild0Same, 0,
/*8383*/                OPC_CheckChild1Same, 1,
/*8385*/                OPC_MoveParent,
/*8386*/                OPC_MoveParent,
/*8387*/                OPC_CheckType, MVT::i32,
/*8389*/                OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8391*/                OPC_EmitInteger, MVT::i32, 0, 
/*8394*/                OPC_EmitInteger, MVT::i32, 0, 
/*8397*/                OPC_EmitInteger, MVT::i32, 0, 
/*8400*/                OPC_EmitInteger, MVT::i32, 0, 
/*8403*/                OPC_EmitInteger, MVT::i32, 1, 
/*8406*/                OPC_EmitInteger, MVT::i32, 0, 
/*8409*/                OPC_EmitInteger, MVT::i32, 0, 
/*8412*/                OPC_EmitInteger, MVT::i32, 0, 
/*8415*/                OPC_EmitInteger, MVT::i32, 0, 
/*8418*/                OPC_EmitInteger, MVT::i32, 0, 
/*8421*/                OPC_EmitInteger, MVT::i32, 0, 
/*8424*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8436*/                OPC_EmitInteger, MVT::i32, 0, 
/*8439*/                OPC_EmitInteger, MVT::i32, 0, 
/*8442*/                OPC_EmitInteger, MVT::i32, 0, 
/*8445*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8457*/                OPC_EmitInteger, MVT::i32, 1, 
/*8460*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8463*/                OPC_EmitInteger, MVT::i32, 0, 
/*8466*/                OPC_EmitInteger, MVT::i32, 0, 
/*8469*/                OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*8496*/                OPC_EmitInteger, MVT::i32, 0, 
/*8499*/                OPC_EmitInteger, MVT::i32, 0, 
/*8502*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8514*/                OPC_EmitInteger, MVT::i32, 0, 
/*8517*/                OPC_EmitInteger, MVT::i32, 0, 
/*8520*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8532*/                OPC_EmitInteger, MVT::i32, 0, 
/*8535*/                OPC_EmitInteger, MVT::i32, 0, 
/*8538*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8550*/                OPC_EmitInteger, MVT::i32, 1, 
/*8553*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8556*/                OPC_EmitInteger, MVT::i32, 0, 
/*8559*/                OPC_EmitInteger, MVT::i32, 0, 
/*8562*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*8587*/              0, /*End of Scope*/
/*8588*/            /*Scope*/ 41|128,3/*425*/, /*->9015*/
/*8590*/              OPC_MoveChild, 0,
/*8592*/              OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*8595*/              OPC_Scope, 79|128,1/*207*/, /*->8805*/ // 2 children in Scope
/*8598*/                OPC_CheckChild0Same, 1,
/*8600*/                OPC_CheckChild1Same, 0,
/*8602*/                OPC_MoveParent,
/*8603*/                OPC_RecordChild1, // #2 = $y
/*8604*/                OPC_MoveParent,
/*8605*/                OPC_CheckType, MVT::i32,
/*8607*/                OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8609*/                OPC_EmitInteger, MVT::i32, 0, 
/*8612*/                OPC_EmitInteger, MVT::i32, 0, 
/*8615*/                OPC_EmitInteger, MVT::i32, 0, 
/*8618*/                OPC_EmitInteger, MVT::i32, 0, 
/*8621*/                OPC_EmitInteger, MVT::i32, 1, 
/*8624*/                OPC_EmitInteger, MVT::i32, 0, 
/*8627*/                OPC_EmitInteger, MVT::i32, 0, 
/*8630*/                OPC_EmitInteger, MVT::i32, 0, 
/*8633*/                OPC_EmitInteger, MVT::i32, 0, 
/*8636*/                OPC_EmitInteger, MVT::i32, 0, 
/*8639*/                OPC_EmitInteger, MVT::i32, 0, 
/*8642*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8654*/                OPC_EmitInteger, MVT::i32, 0, 
/*8657*/                OPC_EmitInteger, MVT::i32, 0, 
/*8660*/                OPC_EmitInteger, MVT::i32, 0, 
/*8663*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8675*/                OPC_EmitInteger, MVT::i32, 1, 
/*8678*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8681*/                OPC_EmitInteger, MVT::i32, 0, 
/*8684*/                OPC_EmitInteger, MVT::i32, 0, 
/*8687*/                OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*8714*/                OPC_EmitInteger, MVT::i32, 0, 
/*8717*/                OPC_EmitInteger, MVT::i32, 0, 
/*8720*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8732*/                OPC_EmitInteger, MVT::i32, 0, 
/*8735*/                OPC_EmitInteger, MVT::i32, 0, 
/*8738*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8750*/                OPC_EmitInteger, MVT::i32, 0, 
/*8753*/                OPC_EmitInteger, MVT::i32, 0, 
/*8756*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8768*/                OPC_EmitInteger, MVT::i32, 1, 
/*8771*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8774*/                OPC_EmitInteger, MVT::i32, 0, 
/*8777*/                OPC_EmitInteger, MVT::i32, 0, 
/*8780*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*8805*/              /*Scope*/ 79|128,1/*207*/, /*->9014*/
/*8807*/                OPC_CheckChild0Same, 0,
/*8809*/                OPC_CheckChild1Same, 1,
/*8811*/                OPC_MoveParent,
/*8812*/                OPC_RecordChild1, // #2 = $y
/*8813*/                OPC_MoveParent,
/*8814*/                OPC_CheckType, MVT::i32,
/*8816*/                OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8818*/                OPC_EmitInteger, MVT::i32, 0, 
/*8821*/                OPC_EmitInteger, MVT::i32, 0, 
/*8824*/                OPC_EmitInteger, MVT::i32, 0, 
/*8827*/                OPC_EmitInteger, MVT::i32, 0, 
/*8830*/                OPC_EmitInteger, MVT::i32, 1, 
/*8833*/                OPC_EmitInteger, MVT::i32, 0, 
/*8836*/                OPC_EmitInteger, MVT::i32, 0, 
/*8839*/                OPC_EmitInteger, MVT::i32, 0, 
/*8842*/                OPC_EmitInteger, MVT::i32, 0, 
/*8845*/                OPC_EmitInteger, MVT::i32, 0, 
/*8848*/                OPC_EmitInteger, MVT::i32, 0, 
/*8851*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8863*/                OPC_EmitInteger, MVT::i32, 0, 
/*8866*/                OPC_EmitInteger, MVT::i32, 0, 
/*8869*/                OPC_EmitInteger, MVT::i32, 0, 
/*8872*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8884*/                OPC_EmitInteger, MVT::i32, 1, 
/*8887*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8890*/                OPC_EmitInteger, MVT::i32, 0, 
/*8893*/                OPC_EmitInteger, MVT::i32, 0, 
/*8896*/                OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*8923*/                OPC_EmitInteger, MVT::i32, 0, 
/*8926*/                OPC_EmitInteger, MVT::i32, 0, 
/*8929*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8941*/                OPC_EmitInteger, MVT::i32, 0, 
/*8944*/                OPC_EmitInteger, MVT::i32, 0, 
/*8947*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8959*/                OPC_EmitInteger, MVT::i32, 0, 
/*8962*/                OPC_EmitInteger, MVT::i32, 0, 
/*8965*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8977*/                OPC_EmitInteger, MVT::i32, 1, 
/*8980*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8983*/                OPC_EmitInteger, MVT::i32, 0, 
/*8986*/                OPC_EmitInteger, MVT::i32, 0, 
/*8989*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9014*/              0, /*End of Scope*/
/*9015*/            0, /*End of Scope*/
/*9016*/          /*Scope*/ 119|128,5/*759*/, /*->9777*/
/*9018*/            OPC_MoveChild, 1,
/*9020*/            OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*9023*/            OPC_RecordChild0, // #1 = $x
/*9024*/            OPC_RecordChild1, // #2 = $z
/*9025*/            OPC_MoveParent,
/*9026*/            OPC_MoveParent,
/*9027*/            OPC_MoveChild, 1,
/*9029*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9032*/            OPC_Scope, 77|128,1/*205*/, /*->9240*/ // 3 children in Scope
/*9035*/              OPC_CheckChild0Same, 1,
/*9037*/              OPC_CheckChild1Same, 2,
/*9039*/              OPC_MoveParent,
/*9040*/              OPC_CheckType, MVT::i32,
/*9042*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9044*/              OPC_EmitInteger, MVT::i32, 0, 
/*9047*/              OPC_EmitInteger, MVT::i32, 0, 
/*9050*/              OPC_EmitInteger, MVT::i32, 0, 
/*9053*/              OPC_EmitInteger, MVT::i32, 0, 
/*9056*/              OPC_EmitInteger, MVT::i32, 1, 
/*9059*/              OPC_EmitInteger, MVT::i32, 0, 
/*9062*/              OPC_EmitInteger, MVT::i32, 0, 
/*9065*/              OPC_EmitInteger, MVT::i32, 0, 
/*9068*/              OPC_EmitInteger, MVT::i32, 0, 
/*9071*/              OPC_EmitInteger, MVT::i32, 0, 
/*9074*/              OPC_EmitInteger, MVT::i32, 0, 
/*9077*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9089*/              OPC_EmitInteger, MVT::i32, 0, 
/*9092*/              OPC_EmitInteger, MVT::i32, 0, 
/*9095*/              OPC_EmitInteger, MVT::i32, 0, 
/*9098*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9110*/              OPC_EmitInteger, MVT::i32, 1, 
/*9113*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9116*/              OPC_EmitInteger, MVT::i32, 0, 
/*9119*/              OPC_EmitInteger, MVT::i32, 0, 
/*9122*/              OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*9149*/              OPC_EmitInteger, MVT::i32, 0, 
/*9152*/              OPC_EmitInteger, MVT::i32, 0, 
/*9155*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9167*/              OPC_EmitInteger, MVT::i32, 0, 
/*9170*/              OPC_EmitInteger, MVT::i32, 0, 
/*9173*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9185*/              OPC_EmitInteger, MVT::i32, 0, 
/*9188*/              OPC_EmitInteger, MVT::i32, 0, 
/*9191*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9203*/              OPC_EmitInteger, MVT::i32, 1, 
/*9206*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9209*/              OPC_EmitInteger, MVT::i32, 0, 
/*9212*/              OPC_EmitInteger, MVT::i32, 0, 
/*9215*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9240*/            /*Scope*/ 71|128,2/*327*/, /*->9569*/
/*9242*/              OPC_CheckChild0Same, 2,
/*9244*/              OPC_CheckChild1Same, 1,
/*9246*/              OPC_MoveParent,
/*9247*/              OPC_CheckType, MVT::i32,
/*9249*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9251*/              OPC_EmitInteger, MVT::i32, 0, 
/*9254*/              OPC_EmitInteger, MVT::i32, 0, 
/*9257*/              OPC_EmitInteger, MVT::i32, 0, 
/*9260*/              OPC_EmitInteger, MVT::i32, 0, 
/*9263*/              OPC_EmitInteger, MVT::i32, 1, 
/*9266*/              OPC_EmitInteger, MVT::i32, 0, 
/*9269*/              OPC_EmitInteger, MVT::i32, 0, 
/*9272*/              OPC_EmitInteger, MVT::i32, 0, 
/*9275*/              OPC_EmitInteger, MVT::i32, 0, 
/*9278*/              OPC_EmitInteger, MVT::i32, 0, 
/*9281*/              OPC_EmitInteger, MVT::i32, 0, 
/*9284*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9296*/              OPC_EmitInteger, MVT::i32, 0, 
/*9299*/              OPC_EmitInteger, MVT::i32, 0, 
/*9302*/              OPC_EmitInteger, MVT::i32, 0, 
/*9305*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9317*/              OPC_EmitInteger, MVT::i32, 1, 
/*9320*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9323*/              OPC_EmitInteger, MVT::i32, 0, 
/*9326*/              OPC_EmitInteger, MVT::i32, 0, 
/*9329*/              OPC_Scope, 118, /*->9449*/ // 2 children in Scope
/*9331*/                OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*9358*/                OPC_EmitInteger, MVT::i32, 0, 
/*9361*/                OPC_EmitInteger, MVT::i32, 0, 
/*9364*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9376*/                OPC_EmitInteger, MVT::i32, 0, 
/*9379*/                OPC_EmitInteger, MVT::i32, 0, 
/*9382*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9394*/                OPC_EmitInteger, MVT::i32, 0, 
/*9397*/                OPC_EmitInteger, MVT::i32, 0, 
/*9400*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9412*/                OPC_EmitInteger, MVT::i32, 1, 
/*9415*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9418*/                OPC_EmitInteger, MVT::i32, 0, 
/*9421*/                OPC_EmitInteger, MVT::i32, 0, 
/*9424*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9449*/              /*Scope*/ 118, /*->9568*/
/*9450*/                OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*9477*/                OPC_EmitInteger, MVT::i32, 0, 
/*9480*/                OPC_EmitInteger, MVT::i32, 0, 
/*9483*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9495*/                OPC_EmitInteger, MVT::i32, 0, 
/*9498*/                OPC_EmitInteger, MVT::i32, 0, 
/*9501*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9513*/                OPC_EmitInteger, MVT::i32, 0, 
/*9516*/                OPC_EmitInteger, MVT::i32, 0, 
/*9519*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9531*/                OPC_EmitInteger, MVT::i32, 1, 
/*9534*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9537*/                OPC_EmitInteger, MVT::i32, 0, 
/*9540*/                OPC_EmitInteger, MVT::i32, 0, 
/*9543*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9568*/              0, /*End of Scope*/
/*9569*/            /*Scope*/ 77|128,1/*205*/, /*->9776*/
/*9571*/              OPC_CheckChild0Same, 1,
/*9573*/              OPC_CheckChild1Same, 2,
/*9575*/              OPC_MoveParent,
/*9576*/              OPC_CheckType, MVT::i32,
/*9578*/              OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9580*/              OPC_EmitInteger, MVT::i32, 0, 
/*9583*/              OPC_EmitInteger, MVT::i32, 0, 
/*9586*/              OPC_EmitInteger, MVT::i32, 0, 
/*9589*/              OPC_EmitInteger, MVT::i32, 0, 
/*9592*/              OPC_EmitInteger, MVT::i32, 1, 
/*9595*/              OPC_EmitInteger, MVT::i32, 0, 
/*9598*/              OPC_EmitInteger, MVT::i32, 0, 
/*9601*/              OPC_EmitInteger, MVT::i32, 0, 
/*9604*/              OPC_EmitInteger, MVT::i32, 0, 
/*9607*/              OPC_EmitInteger, MVT::i32, 0, 
/*9610*/              OPC_EmitInteger, MVT::i32, 0, 
/*9613*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9625*/              OPC_EmitInteger, MVT::i32, 0, 
/*9628*/              OPC_EmitInteger, MVT::i32, 0, 
/*9631*/              OPC_EmitInteger, MVT::i32, 0, 
/*9634*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9646*/              OPC_EmitInteger, MVT::i32, 1, 
/*9649*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9652*/              OPC_EmitInteger, MVT::i32, 0, 
/*9655*/              OPC_EmitInteger, MVT::i32, 0, 
/*9658*/              OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*9685*/              OPC_EmitInteger, MVT::i32, 0, 
/*9688*/              OPC_EmitInteger, MVT::i32, 0, 
/*9691*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9703*/              OPC_EmitInteger, MVT::i32, 0, 
/*9706*/              OPC_EmitInteger, MVT::i32, 0, 
/*9709*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9721*/              OPC_EmitInteger, MVT::i32, 0, 
/*9724*/              OPC_EmitInteger, MVT::i32, 0, 
/*9727*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9739*/              OPC_EmitInteger, MVT::i32, 1, 
/*9742*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9745*/              OPC_EmitInteger, MVT::i32, 0, 
/*9748*/              OPC_EmitInteger, MVT::i32, 0, 
/*9751*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*9776*/            0, /*End of Scope*/
/*9777*/          0, /*End of Scope*/
/*9778*/        /*Scope*/ 120|128,5/*760*/, /*->10540*/
/*9780*/          OPC_MoveChild, 0,
/*9782*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*9785*/          OPC_RecordChild0, // #0 = $x
/*9786*/          OPC_RecordChild1, // #1 = $z
/*9787*/          OPC_MoveParent,
/*9788*/          OPC_RecordChild1, // #2 = $y
/*9789*/          OPC_MoveParent,
/*9790*/          OPC_MoveChild, 1,
/*9792*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9795*/          OPC_Scope, 77|128,1/*205*/, /*->10003*/ // 3 children in Scope
/*9798*/            OPC_CheckChild0Same, 0,
/*9800*/            OPC_CheckChild1Same, 1,
/*9802*/            OPC_MoveParent,
/*9803*/            OPC_CheckType, MVT::i32,
/*9805*/            OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9807*/            OPC_EmitInteger, MVT::i32, 0, 
/*9810*/            OPC_EmitInteger, MVT::i32, 0, 
/*9813*/            OPC_EmitInteger, MVT::i32, 0, 
/*9816*/            OPC_EmitInteger, MVT::i32, 0, 
/*9819*/            OPC_EmitInteger, MVT::i32, 1, 
/*9822*/            OPC_EmitInteger, MVT::i32, 0, 
/*9825*/            OPC_EmitInteger, MVT::i32, 0, 
/*9828*/            OPC_EmitInteger, MVT::i32, 0, 
/*9831*/            OPC_EmitInteger, MVT::i32, 0, 
/*9834*/            OPC_EmitInteger, MVT::i32, 0, 
/*9837*/            OPC_EmitInteger, MVT::i32, 0, 
/*9840*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9852*/            OPC_EmitInteger, MVT::i32, 0, 
/*9855*/            OPC_EmitInteger, MVT::i32, 0, 
/*9858*/            OPC_EmitInteger, MVT::i32, 0, 
/*9861*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9873*/            OPC_EmitInteger, MVT::i32, 1, 
/*9876*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9879*/            OPC_EmitInteger, MVT::i32, 0, 
/*9882*/            OPC_EmitInteger, MVT::i32, 0, 
/*9885*/            OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*9912*/            OPC_EmitInteger, MVT::i32, 0, 
/*9915*/            OPC_EmitInteger, MVT::i32, 0, 
/*9918*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9930*/            OPC_EmitInteger, MVT::i32, 0, 
/*9933*/            OPC_EmitInteger, MVT::i32, 0, 
/*9936*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9948*/            OPC_EmitInteger, MVT::i32, 0, 
/*9951*/            OPC_EmitInteger, MVT::i32, 0, 
/*9954*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9966*/            OPC_EmitInteger, MVT::i32, 1, 
/*9969*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9972*/            OPC_EmitInteger, MVT::i32, 0, 
/*9975*/            OPC_EmitInteger, MVT::i32, 0, 
/*9978*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10003*/         /*Scope*/ 71|128,2/*327*/, /*->10332*/
/*10005*/           OPC_CheckChild0Same, 1,
/*10007*/           OPC_CheckChild1Same, 0,
/*10009*/           OPC_MoveParent,
/*10010*/           OPC_CheckType, MVT::i32,
/*10012*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10014*/           OPC_EmitInteger, MVT::i32, 0, 
/*10017*/           OPC_EmitInteger, MVT::i32, 0, 
/*10020*/           OPC_EmitInteger, MVT::i32, 0, 
/*10023*/           OPC_EmitInteger, MVT::i32, 0, 
/*10026*/           OPC_EmitInteger, MVT::i32, 1, 
/*10029*/           OPC_EmitInteger, MVT::i32, 0, 
/*10032*/           OPC_EmitInteger, MVT::i32, 0, 
/*10035*/           OPC_EmitInteger, MVT::i32, 0, 
/*10038*/           OPC_EmitInteger, MVT::i32, 0, 
/*10041*/           OPC_EmitInteger, MVT::i32, 0, 
/*10044*/           OPC_EmitInteger, MVT::i32, 0, 
/*10047*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10059*/           OPC_EmitInteger, MVT::i32, 0, 
/*10062*/           OPC_EmitInteger, MVT::i32, 0, 
/*10065*/           OPC_EmitInteger, MVT::i32, 0, 
/*10068*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10080*/           OPC_EmitInteger, MVT::i32, 1, 
/*10083*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10086*/           OPC_EmitInteger, MVT::i32, 0, 
/*10089*/           OPC_EmitInteger, MVT::i32, 0, 
/*10092*/           OPC_Scope, 118, /*->10212*/ // 2 children in Scope
/*10094*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*10121*/             OPC_EmitInteger, MVT::i32, 0, 
/*10124*/             OPC_EmitInteger, MVT::i32, 0, 
/*10127*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10139*/             OPC_EmitInteger, MVT::i32, 0, 
/*10142*/             OPC_EmitInteger, MVT::i32, 0, 
/*10145*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10157*/             OPC_EmitInteger, MVT::i32, 0, 
/*10160*/             OPC_EmitInteger, MVT::i32, 0, 
/*10163*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10175*/             OPC_EmitInteger, MVT::i32, 1, 
/*10178*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10181*/             OPC_EmitInteger, MVT::i32, 0, 
/*10184*/             OPC_EmitInteger, MVT::i32, 0, 
/*10187*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10212*/           /*Scope*/ 118, /*->10331*/
/*10213*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*10240*/             OPC_EmitInteger, MVT::i32, 0, 
/*10243*/             OPC_EmitInteger, MVT::i32, 0, 
/*10246*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10258*/             OPC_EmitInteger, MVT::i32, 0, 
/*10261*/             OPC_EmitInteger, MVT::i32, 0, 
/*10264*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10276*/             OPC_EmitInteger, MVT::i32, 0, 
/*10279*/             OPC_EmitInteger, MVT::i32, 0, 
/*10282*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10294*/             OPC_EmitInteger, MVT::i32, 1, 
/*10297*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10300*/             OPC_EmitInteger, MVT::i32, 0, 
/*10303*/             OPC_EmitInteger, MVT::i32, 0, 
/*10306*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10331*/           0, /*End of Scope*/
/*10332*/         /*Scope*/ 77|128,1/*205*/, /*->10539*/
/*10334*/           OPC_CheckChild0Same, 0,
/*10336*/           OPC_CheckChild1Same, 1,
/*10338*/           OPC_MoveParent,
/*10339*/           OPC_CheckType, MVT::i32,
/*10341*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10343*/           OPC_EmitInteger, MVT::i32, 0, 
/*10346*/           OPC_EmitInteger, MVT::i32, 0, 
/*10349*/           OPC_EmitInteger, MVT::i32, 0, 
/*10352*/           OPC_EmitInteger, MVT::i32, 0, 
/*10355*/           OPC_EmitInteger, MVT::i32, 1, 
/*10358*/           OPC_EmitInteger, MVT::i32, 0, 
/*10361*/           OPC_EmitInteger, MVT::i32, 0, 
/*10364*/           OPC_EmitInteger, MVT::i32, 0, 
/*10367*/           OPC_EmitInteger, MVT::i32, 0, 
/*10370*/           OPC_EmitInteger, MVT::i32, 0, 
/*10373*/           OPC_EmitInteger, MVT::i32, 0, 
/*10376*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10388*/           OPC_EmitInteger, MVT::i32, 0, 
/*10391*/           OPC_EmitInteger, MVT::i32, 0, 
/*10394*/           OPC_EmitInteger, MVT::i32, 0, 
/*10397*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10409*/           OPC_EmitInteger, MVT::i32, 1, 
/*10412*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10415*/           OPC_EmitInteger, MVT::i32, 0, 
/*10418*/           OPC_EmitInteger, MVT::i32, 0, 
/*10421*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*10448*/           OPC_EmitInteger, MVT::i32, 0, 
/*10451*/           OPC_EmitInteger, MVT::i32, 0, 
/*10454*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10466*/           OPC_EmitInteger, MVT::i32, 0, 
/*10469*/           OPC_EmitInteger, MVT::i32, 0, 
/*10472*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10484*/           OPC_EmitInteger, MVT::i32, 0, 
/*10487*/           OPC_EmitInteger, MVT::i32, 0, 
/*10490*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10502*/           OPC_EmitInteger, MVT::i32, 1, 
/*10505*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10508*/           OPC_EmitInteger, MVT::i32, 0, 
/*10511*/           OPC_EmitInteger, MVT::i32, 0, 
/*10514*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10539*/         0, /*End of Scope*/
/*10540*/       /*Scope*/ 92|128,4/*604*/, /*->11146*/
/*10542*/         OPC_RecordChild0, // #0 = $x
/*10543*/         OPC_Scope, 10|128,3/*394*/, /*->10940*/ // 2 children in Scope
/*10546*/           OPC_RecordChild1, // #1 = $z
/*10547*/           OPC_MoveParent,
/*10548*/           OPC_MoveChild, 1,
/*10550*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10553*/           OPC_Scope, 55, /*->10610*/ // 4 children in Scope
/*10555*/             OPC_RecordChild0, // #2 = $y
/*10556*/             OPC_MoveChild, 1,
/*10558*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10561*/             OPC_CheckChild0Same, 1,
/*10563*/             OPC_CheckChild1Same, 0,
/*10565*/             OPC_MoveParent,
/*10566*/             OPC_MoveParent,
/*10567*/             OPC_CheckType, MVT::i32,
/*10569*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10571*/             OPC_EmitInteger, MVT::i32, 0, 
/*10574*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #4
/*10583*/             OPC_EmitInteger, MVT::i32, 0, 
/*10586*/             OPC_EmitInteger, MVT::i32, 0, 
/*10589*/             OPC_EmitInteger, MVT::i32, 0, 
/*10592*/             OPC_EmitInteger, MVT::i32, 0, 
/*10595*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 1, 6, 2, 7, 8, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10610*/           /*Scope*/ 109, /*->10720*/
/*10611*/             OPC_MoveChild, 0,
/*10613*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10616*/             OPC_Scope, 50, /*->10668*/ // 2 children in Scope
/*10618*/               OPC_CheckChild0Same, 0,
/*10620*/               OPC_CheckChild1Same, 1,
/*10622*/               OPC_MoveParent,
/*10623*/               OPC_RecordChild1, // #2 = $y
/*10624*/               OPC_MoveParent,
/*10625*/               OPC_CheckType, MVT::i32,
/*10627*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10629*/               OPC_EmitInteger, MVT::i32, 0, 
/*10632*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #4
/*10641*/               OPC_EmitInteger, MVT::i32, 0, 
/*10644*/               OPC_EmitInteger, MVT::i32, 0, 
/*10647*/               OPC_EmitInteger, MVT::i32, 0, 
/*10650*/               OPC_EmitInteger, MVT::i32, 0, 
/*10653*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 1, 6, 2, 7, 8, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10668*/             /*Scope*/ 50, /*->10719*/
/*10669*/               OPC_CheckChild0Same, 1,
/*10671*/               OPC_CheckChild1Same, 0,
/*10673*/               OPC_MoveParent,
/*10674*/               OPC_RecordChild1, // #2 = $y
/*10675*/               OPC_MoveParent,
/*10676*/               OPC_CheckType, MVT::i32,
/*10678*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10680*/               OPC_EmitInteger, MVT::i32, 0, 
/*10683*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #4
/*10692*/               OPC_EmitInteger, MVT::i32, 0, 
/*10695*/               OPC_EmitInteger, MVT::i32, 0, 
/*10698*/               OPC_EmitInteger, MVT::i32, 0, 
/*10701*/               OPC_EmitInteger, MVT::i32, 0, 
/*10704*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 1, 6, 2, 7, 8, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10719*/             0, /*End of Scope*/
/*10720*/           /*Scope*/ 108, /*->10829*/
/*10721*/             OPC_RecordChild0, // #2 = $y
/*10722*/             OPC_MoveChild, 1,
/*10724*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10727*/             OPC_Scope, 49, /*->10778*/ // 2 children in Scope
/*10729*/               OPC_CheckChild0Same, 1,
/*10731*/               OPC_CheckChild1Same, 0,
/*10733*/               OPC_MoveParent,
/*10734*/               OPC_MoveParent,
/*10735*/               OPC_CheckType, MVT::i32,
/*10737*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10739*/               OPC_EmitInteger, MVT::i32, 0, 
/*10742*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4
/*10751*/               OPC_EmitInteger, MVT::i32, 0, 
/*10754*/               OPC_EmitInteger, MVT::i32, 0, 
/*10757*/               OPC_EmitInteger, MVT::i32, 0, 
/*10760*/               OPC_EmitInteger, MVT::i32, 0, 
/*10763*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 0, 6, 2, 7, 8, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10778*/             /*Scope*/ 49, /*->10828*/
/*10779*/               OPC_CheckChild0Same, 0,
/*10781*/               OPC_CheckChild1Same, 1,
/*10783*/               OPC_MoveParent,
/*10784*/               OPC_MoveParent,
/*10785*/               OPC_CheckType, MVT::i32,
/*10787*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10789*/               OPC_EmitInteger, MVT::i32, 0, 
/*10792*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4
/*10801*/               OPC_EmitInteger, MVT::i32, 0, 
/*10804*/               OPC_EmitInteger, MVT::i32, 0, 
/*10807*/               OPC_EmitInteger, MVT::i32, 0, 
/*10810*/               OPC_EmitInteger, MVT::i32, 0, 
/*10813*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 0, 6, 2, 7, 8, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10828*/             0, /*End of Scope*/
/*10829*/           /*Scope*/ 109, /*->10939*/
/*10830*/             OPC_MoveChild, 0,
/*10832*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10835*/             OPC_Scope, 50, /*->10887*/ // 2 children in Scope
/*10837*/               OPC_CheckChild0Same, 1,
/*10839*/               OPC_CheckChild1Same, 0,
/*10841*/               OPC_MoveParent,
/*10842*/               OPC_RecordChild1, // #2 = $y
/*10843*/               OPC_MoveParent,
/*10844*/               OPC_CheckType, MVT::i32,
/*10846*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10848*/               OPC_EmitInteger, MVT::i32, 0, 
/*10851*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4
/*10860*/               OPC_EmitInteger, MVT::i32, 0, 
/*10863*/               OPC_EmitInteger, MVT::i32, 0, 
/*10866*/               OPC_EmitInteger, MVT::i32, 0, 
/*10869*/               OPC_EmitInteger, MVT::i32, 0, 
/*10872*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 0, 6, 2, 7, 8, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10887*/             /*Scope*/ 50, /*->10938*/
/*10888*/               OPC_CheckChild0Same, 0,
/*10890*/               OPC_CheckChild1Same, 1,
/*10892*/               OPC_MoveParent,
/*10893*/               OPC_RecordChild1, // #2 = $y
/*10894*/               OPC_MoveParent,
/*10895*/               OPC_CheckType, MVT::i32,
/*10897*/               OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10899*/               OPC_EmitInteger, MVT::i32, 0, 
/*10902*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4
/*10911*/               OPC_EmitInteger, MVT::i32, 0, 
/*10914*/               OPC_EmitInteger, MVT::i32, 0, 
/*10917*/               OPC_EmitInteger, MVT::i32, 0, 
/*10920*/               OPC_EmitInteger, MVT::i32, 0, 
/*10923*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 0, 6, 2, 7, 8, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10938*/             0, /*End of Scope*/
/*10939*/           0, /*End of Scope*/
/*10940*/         /*Scope*/ 75|128,1/*203*/, /*->11145*/
/*10942*/           OPC_MoveChild, 1,
/*10944*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10947*/           OPC_RecordChild0, // #1 = $x
/*10948*/           OPC_RecordChild1, // #2 = $z
/*10949*/           OPC_MoveParent,
/*10950*/           OPC_MoveParent,
/*10951*/           OPC_MoveChild, 1,
/*10953*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10956*/           OPC_Scope, 48, /*->11006*/ // 3 children in Scope
/*10958*/             OPC_CheckChild0Same, 1,
/*10960*/             OPC_CheckChild1Same, 2,
/*10962*/             OPC_MoveParent,
/*10963*/             OPC_CheckType, MVT::i32,
/*10965*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10967*/             OPC_EmitInteger, MVT::i32, 0, 
/*10970*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #4
/*10979*/             OPC_EmitInteger, MVT::i32, 0, 
/*10982*/             OPC_EmitInteger, MVT::i32, 0, 
/*10985*/             OPC_EmitInteger, MVT::i32, 0, 
/*10988*/             OPC_EmitInteger, MVT::i32, 0, 
/*10991*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 2, 6, 0, 7, 8, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11006*/           /*Scope*/ 88, /*->11095*/
/*11007*/             OPC_CheckChild0Same, 2,
/*11009*/             OPC_CheckChild1Same, 1,
/*11011*/             OPC_MoveParent,
/*11012*/             OPC_CheckType, MVT::i32,
/*11014*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11016*/             OPC_EmitInteger, MVT::i32, 0, 
/*11019*/             OPC_Scope, 36, /*->11057*/ // 2 children in Scope
/*11021*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #4
/*11030*/               OPC_EmitInteger, MVT::i32, 0, 
/*11033*/               OPC_EmitInteger, MVT::i32, 0, 
/*11036*/               OPC_EmitInteger, MVT::i32, 0, 
/*11039*/               OPC_EmitInteger, MVT::i32, 0, 
/*11042*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 2, 6, 0, 7, 8, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11057*/             /*Scope*/ 36, /*->11094*/
/*11058*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #4
/*11067*/               OPC_EmitInteger, MVT::i32, 0, 
/*11070*/               OPC_EmitInteger, MVT::i32, 0, 
/*11073*/               OPC_EmitInteger, MVT::i32, 0, 
/*11076*/               OPC_EmitInteger, MVT::i32, 0, 
/*11079*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 1, 6, 0, 7, 8, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11094*/             0, /*End of Scope*/
/*11095*/           /*Scope*/ 48, /*->11144*/
/*11096*/             OPC_CheckChild0Same, 1,
/*11098*/             OPC_CheckChild1Same, 2,
/*11100*/             OPC_MoveParent,
/*11101*/             OPC_CheckType, MVT::i32,
/*11103*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11105*/             OPC_EmitInteger, MVT::i32, 0, 
/*11108*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #4
/*11117*/             OPC_EmitInteger, MVT::i32, 0, 
/*11120*/             OPC_EmitInteger, MVT::i32, 0, 
/*11123*/             OPC_EmitInteger, MVT::i32, 0, 
/*11126*/             OPC_EmitInteger, MVT::i32, 0, 
/*11129*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 1, 6, 0, 7, 8, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11144*/           0, /*End of Scope*/
/*11145*/         0, /*End of Scope*/
/*11146*/       /*Scope*/ 76|128,1/*204*/, /*->11352*/
/*11148*/         OPC_MoveChild, 0,
/*11150*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11153*/         OPC_RecordChild0, // #0 = $x
/*11154*/         OPC_RecordChild1, // #1 = $z
/*11155*/         OPC_MoveParent,
/*11156*/         OPC_RecordChild1, // #2 = $y
/*11157*/         OPC_MoveParent,
/*11158*/         OPC_MoveChild, 1,
/*11160*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11163*/         OPC_Scope, 48, /*->11213*/ // 3 children in Scope
/*11165*/           OPC_CheckChild0Same, 0,
/*11167*/           OPC_CheckChild1Same, 1,
/*11169*/           OPC_MoveParent,
/*11170*/           OPC_CheckType, MVT::i32,
/*11172*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11174*/           OPC_EmitInteger, MVT::i32, 0, 
/*11177*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #4
/*11186*/           OPC_EmitInteger, MVT::i32, 0, 
/*11189*/           OPC_EmitInteger, MVT::i32, 0, 
/*11192*/           OPC_EmitInteger, MVT::i32, 0, 
/*11195*/           OPC_EmitInteger, MVT::i32, 0, 
/*11198*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 1, 6, 2, 7, 8, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11213*/         /*Scope*/ 88, /*->11302*/
/*11214*/           OPC_CheckChild0Same, 1,
/*11216*/           OPC_CheckChild1Same, 0,
/*11218*/           OPC_MoveParent,
/*11219*/           OPC_CheckType, MVT::i32,
/*11221*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11223*/           OPC_EmitInteger, MVT::i32, 0, 
/*11226*/           OPC_Scope, 36, /*->11264*/ // 2 children in Scope
/*11228*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #4
/*11237*/             OPC_EmitInteger, MVT::i32, 0, 
/*11240*/             OPC_EmitInteger, MVT::i32, 0, 
/*11243*/             OPC_EmitInteger, MVT::i32, 0, 
/*11246*/             OPC_EmitInteger, MVT::i32, 0, 
/*11249*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 1, 6, 2, 7, 8, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11264*/           /*Scope*/ 36, /*->11301*/
/*11265*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4
/*11274*/             OPC_EmitInteger, MVT::i32, 0, 
/*11277*/             OPC_EmitInteger, MVT::i32, 0, 
/*11280*/             OPC_EmitInteger, MVT::i32, 0, 
/*11283*/             OPC_EmitInteger, MVT::i32, 0, 
/*11286*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 0, 6, 2, 7, 8, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11301*/           0, /*End of Scope*/
/*11302*/         /*Scope*/ 48, /*->11351*/
/*11303*/           OPC_CheckChild0Same, 0,
/*11305*/           OPC_CheckChild1Same, 1,
/*11307*/           OPC_MoveParent,
/*11308*/           OPC_CheckType, MVT::i32,
/*11310*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11312*/           OPC_EmitInteger, MVT::i32, 0, 
/*11315*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4
/*11324*/           OPC_EmitInteger, MVT::i32, 0, 
/*11327*/           OPC_EmitInteger, MVT::i32, 0, 
/*11330*/           OPC_EmitInteger, MVT::i32, 0, 
/*11333*/           OPC_EmitInteger, MVT::i32, 0, 
/*11336*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 4, 5, 0, 6, 2, 7, 8, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e32:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11351*/         0, /*End of Scope*/
/*11352*/       0, /*End of Scope*/
/*11353*/     /*Scope*/ 10|128,2/*266*/, /*->11621*/
/*11355*/       OPC_RecordChild0, // #0 = $src0
/*11356*/       OPC_RecordChild1, // #1 = $src1
/*11357*/       OPC_SwitchType /*3 cases */, 0|128,1/*128*/, MVT::i32,// ->11489
/*11361*/         OPC_Scope, 101, /*->11464*/ // 3 children in Scope
/*11363*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11365*/           OPC_EmitInteger, MVT::i32, 0, 
/*11368*/           OPC_EmitInteger, MVT::i32, 0, 
/*11371*/           OPC_EmitInteger, MVT::i32, 1, 
/*11374*/           OPC_EmitInteger, MVT::i32, 0, 
/*11377*/           OPC_EmitInteger, MVT::i32, 0, 
/*11380*/           OPC_EmitInteger, MVT::i32, 0, 
/*11383*/           OPC_EmitInteger, MVT::i32, 0, 
/*11386*/           OPC_EmitInteger, MVT::i32, 0, 
/*11389*/           OPC_EmitInteger, MVT::i32, 0, 
/*11392*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11404*/           OPC_EmitInteger, MVT::i32, 0, 
/*11407*/           OPC_EmitInteger, MVT::i32, 0, 
/*11410*/           OPC_EmitInteger, MVT::i32, 0, 
/*11413*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11425*/           OPC_EmitInteger, MVT::i32, 1, 
/*11428*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11431*/           OPC_EmitInteger, MVT::i32, 0, 
/*11434*/           OPC_EmitInteger, MVT::i32, 0, 
/*11437*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::OR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*11464*/         /*Scope*/ 11, /*->11476*/
/*11465*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*11467*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*11476*/         /*Scope*/ 11, /*->11488*/
/*11477*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11479*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (V_OR_B32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*11488*/         0, /*End of Scope*/
/*11489*/       /*SwitchType*/ 116, MVT::i64,// ->11607
/*11491*/         OPC_Scope, 11, /*->11504*/ // 2 children in Scope
/*11493*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*11495*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_OR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*11504*/         /*Scope*/ 101, /*->11606*/
/*11505*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11507*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #2
/*11514*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*11517*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*11526*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*11529*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*11538*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*11547*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*11550*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 7, 8,  // Results = #9
/*11560*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*11563*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 10,  // Results = #11
/*11572*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*11575*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 12,  // Results = #13
/*11584*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 11, 13,  // Results = #14
/*11593*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*11596*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::i64, 3/*#Ops*/, 9, 14, 15, 
                    // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (V_OR_B32_e32:i32 (EXTRACT_SUBREG:i32 i64:i64:$src0, sub0:i32), (EXTRACT_SUBREG:i32 i64:i64:$src1, sub0:i32)), sub0:i32), (V_OR_B32_e32:i32 (EXTRACT_SUBREG:i32 i64:i64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 i64:i64:$src1, sub1:i32)), sub1:i32)
/*11606*/         0, /*End of Scope*/
/*11607*/       /*SwitchType*/ 11, MVT::i1,// ->11620
/*11609*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11611*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_OR_I1), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (V_OR_I1:i1 i1:i1:$src0, i1:i1:$src1)
/*11620*/       0, // EndSwitchType
/*11621*/     0, /*End of Scope*/
/*11622*/   /*SwitchOpcode*/ 121|128,2/*377*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->12003
/*11626*/     OPC_RecordMemRef,
/*11627*/     OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*11628*/     OPC_Scope, 33|128,1/*161*/, /*->11792*/ // 2 children in Scope
/*11631*/       OPC_MoveChild, 1,
/*11633*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*11636*/       OPC_RecordChild0, // #1 = $ptr
/*11637*/       OPC_RecordChild1, // #2 = $offset
/*11638*/       OPC_MoveChild, 1,
/*11640*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11643*/       OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*11645*/       OPC_MoveParent,
/*11646*/       OPC_CheckType, MVT::i32,
/*11648*/       OPC_MoveParent,
/*11649*/       OPC_Scope, 90, /*->11741*/ // 2 children in Scope
/*11651*/         OPC_CheckChild2Integer, 1, 
/*11653*/         OPC_CheckPredicate, 51, // Predicate_atomic_load_add_local
/*11655*/         OPC_SwitchType /*2 cases */, 40, MVT::i32,// ->11698
/*11658*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11660*/           OPC_EmitMergeInputChains1_0,
/*11661*/           OPC_EmitInteger, MVT::i1, 0, 
/*11664*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11676*/           OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*11684*/           OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*11687*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (atomic_load_add:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), 1:i32)<<P:Predicate_atomic_load_add_local>> - Complexity = 16
                    // Dst: (DS_INC_RTN_U32:i32 0:i1, ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset))
/*11698*/         /*SwitchType*/ 40, MVT::i64,// ->11740
/*11700*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11702*/           OPC_EmitMergeInputChains1_0,
/*11703*/           OPC_EmitInteger, MVT::i1, 0, 
/*11706*/           OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11718*/           OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 4,  // Results = #5
/*11726*/           OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*11729*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (atomic_load_add:i64 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), 1:i64)<<P:Predicate_atomic_load_add_local>> - Complexity = 16
                    // Dst: (DS_INC_RTN_U64:i64 0:i1, ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset))
/*11740*/         0, // EndSwitchType
/*11741*/       /*Scope*/ 49, /*->11791*/
/*11742*/         OPC_RecordChild2, // #3 = $value
/*11743*/         OPC_CheckPredicate, 51, // Predicate_atomic_load_add_local
/*11745*/         OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->11768
/*11748*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11750*/           OPC_EmitMergeInputChains1_0,
/*11751*/           OPC_EmitInteger, MVT::i1, 0, 
/*11754*/           OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*11757*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 1, 3, 5, 
                    // Src: (atomic_load_add:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i32:i32:$value)<<P:Predicate_atomic_load_add_local>> - Complexity = 11
                    // Dst: (DS_ADD_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*11768*/         /*SwitchType*/ 20, MVT::i64,// ->11790
/*11770*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11772*/           OPC_EmitMergeInputChains1_0,
/*11773*/           OPC_EmitInteger, MVT::i1, 0, 
/*11776*/           OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*11779*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 4, 1, 3, 5, 
                    // Src: (atomic_load_add:i64 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i64:i64:$value)<<P:Predicate_atomic_load_add_local>> - Complexity = 11
                    // Dst: (DS_ADD_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*11790*/         0, // EndSwitchType
/*11791*/       0, /*End of Scope*/
/*11792*/     /*Scope*/ 80|128,1/*208*/, /*->12002*/
/*11794*/       OPC_RecordChild1, // #1 = $ptr
/*11795*/       OPC_CheckChild1Type, MVT::i32,
/*11797*/       OPC_Scope, 90, /*->11889*/ // 2 children in Scope
/*11799*/         OPC_CheckChild2Integer, 1, 
/*11801*/         OPC_CheckPredicate, 51, // Predicate_atomic_load_add_local
/*11803*/         OPC_SwitchType /*2 cases */, 40, MVT::i32,// ->11846
/*11806*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11808*/           OPC_EmitMergeInputChains1_0,
/*11809*/           OPC_EmitInteger, MVT::i1, 0, 
/*11812*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11824*/           OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*11832*/           OPC_EmitInteger, MVT::i16, 0, 
/*11835*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 4, 5, 
                    // Src: (atomic_load_add:i32 i32:i32:$ptr, 1:i32)<<P:Predicate_atomic_load_add_local>> - Complexity = 9
                    // Dst: (DS_INC_RTN_U32:i32 0:i1, ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), 0:i16)
/*11846*/         /*SwitchType*/ 40, MVT::i64,// ->11888
/*11848*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11850*/           OPC_EmitMergeInputChains1_0,
/*11851*/           OPC_EmitInteger, MVT::i1, 0, 
/*11854*/           OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11866*/           OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 3,  // Results = #4
/*11874*/           OPC_EmitInteger, MVT::i16, 0, 
/*11877*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 4, 5, 
                    // Src: (atomic_load_add:i64 i32:i32:$ptr, 1:i64)<<P:Predicate_atomic_load_add_local>> - Complexity = 9
                    // Dst: (DS_INC_RTN_U64:i64 0:i1, ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), 0:i16)
/*11888*/         0, // EndSwitchType
/*11889*/       /*Scope*/ 111, /*->12001*/
/*11890*/         OPC_RecordChild2, // #2 = $val
/*11891*/         OPC_CheckPredicate, 51, // Predicate_atomic_load_add_local
/*11893*/         OPC_SwitchType /*2 cases */, 82, MVT::i32,// ->11978
/*11896*/           OPC_Scope, 20, /*->11918*/ // 2 children in Scope
/*11898*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11900*/             OPC_EmitMergeInputChains1_0,
/*11901*/             OPC_EmitInteger, MVT::i1, 0, 
/*11904*/             OPC_EmitInteger, MVT::i16, 0, 
/*11907*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 1, 2, 4, 
                      // Src: (atomic_load_add:i32 i32:i32:$ptr, i32:i32:$val)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                      // Dst: (DS_ADD_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$val, 0:i16)
/*11918*/           /*Scope*/ 58, /*->11977*/
/*11919*/             OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11921*/             OPC_EmitMergeInputChains1_0,
/*11922*/             OPC_EmitInteger, MVT::i32, 0, 
/*11925*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11937*/             OPC_EmitInteger, MVT::i32, 0, 
/*11940*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11952*/             OPC_EmitInteger, MVT::i32, 1, 
/*11955*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11958*/             OPC_EmitInteger, MVT::i32, 0, 
/*11961*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                      // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                      // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*11977*/           0, /*End of Scope*/
/*11978*/         /*SwitchType*/ 20, MVT::i64,// ->12000
/*11980*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11982*/           OPC_EmitMergeInputChains1_0,
/*11983*/           OPC_EmitInteger, MVT::i1, 0, 
/*11986*/           OPC_EmitInteger, MVT::i16, 0, 
/*11989*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 1, 2, 4, 
                    // Src: (atomic_load_add:i64 i32:i32:$ptr, i64:i64:$val)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                    // Dst: (DS_ADD_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$val, 0:i16)
/*12000*/         0, // EndSwitchType
/*12001*/       0, /*End of Scope*/
/*12002*/     0, /*End of Scope*/
/*12003*/   /*SwitchOpcode*/ 121|128,2/*377*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->12384
/*12007*/     OPC_RecordMemRef,
/*12008*/     OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*12009*/     OPC_Scope, 33|128,1/*161*/, /*->12173*/ // 2 children in Scope
/*12012*/       OPC_MoveChild, 1,
/*12014*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*12017*/       OPC_RecordChild0, // #1 = $ptr
/*12018*/       OPC_RecordChild1, // #2 = $offset
/*12019*/       OPC_MoveChild, 1,
/*12021*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12024*/       OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*12026*/       OPC_MoveParent,
/*12027*/       OPC_CheckType, MVT::i32,
/*12029*/       OPC_MoveParent,
/*12030*/       OPC_Scope, 90, /*->12122*/ // 2 children in Scope
/*12032*/         OPC_CheckChild2Integer, 1, 
/*12034*/         OPC_CheckPredicate, 52, // Predicate_atomic_load_sub_local
/*12036*/         OPC_SwitchType /*2 cases */, 40, MVT::i32,// ->12079
/*12039*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*12041*/           OPC_EmitMergeInputChains1_0,
/*12042*/           OPC_EmitInteger, MVT::i1, 0, 
/*12045*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12057*/           OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*12065*/           OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*12068*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (atomic_load_sub:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), 1:i32)<<P:Predicate_atomic_load_sub_local>> - Complexity = 16
                    // Dst: (DS_DEC_RTN_U32:i32 0:i1, ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset))
/*12079*/         /*SwitchType*/ 40, MVT::i64,// ->12121
/*12081*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*12083*/           OPC_EmitMergeInputChains1_0,
/*12084*/           OPC_EmitInteger, MVT::i1, 0, 
/*12087*/           OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12099*/           OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 4,  // Results = #5
/*12107*/           OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*12110*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (atomic_load_sub:i64 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), 1:i64)<<P:Predicate_atomic_load_sub_local>> - Complexity = 16
                    // Dst: (DS_DEC_RTN_U64:i64 0:i1, ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset))
/*12121*/         0, // EndSwitchType
/*12122*/       /*Scope*/ 49, /*->12172*/
/*12123*/         OPC_RecordChild2, // #3 = $value
/*12124*/         OPC_CheckPredicate, 52, // Predicate_atomic_load_sub_local
/*12126*/         OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->12149
/*12129*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*12131*/           OPC_EmitMergeInputChains1_0,
/*12132*/           OPC_EmitInteger, MVT::i1, 0, 
/*12135*/           OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*12138*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 1, 3, 5, 
                    // Src: (atomic_load_sub:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i32:i32:$value)<<P:Predicate_atomic_load_sub_local>> - Complexity = 11
                    // Dst: (DS_SUB_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*12149*/         /*SwitchType*/ 20, MVT::i64,// ->12171
/*12151*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*12153*/           OPC_EmitMergeInputChains1_0,
/*12154*/           OPC_EmitInteger, MVT::i1, 0, 
/*12157*/           OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*12160*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 4, 1, 3, 5, 
                    // Src: (atomic_load_sub:i64 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i64:i64:$value)<<P:Predicate_atomic_load_sub_local>> - Complexity = 11
                    // Dst: (DS_SUB_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*12171*/         0, // EndSwitchType
/*12172*/       0, /*End of Scope*/
/*12173*/     /*Scope*/ 80|128,1/*208*/, /*->12383*/
/*12175*/       OPC_RecordChild1, // #1 = $ptr
/*12176*/       OPC_CheckChild1Type, MVT::i32,
/*12178*/       OPC_Scope, 90, /*->12270*/ // 2 children in Scope
/*12180*/         OPC_CheckChild2Integer, 1, 
/*12182*/         OPC_CheckPredicate, 52, // Predicate_atomic_load_sub_local
/*12184*/         OPC_SwitchType /*2 cases */, 40, MVT::i32,// ->12227
/*12187*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*12189*/           OPC_EmitMergeInputChains1_0,
/*12190*/           OPC_EmitInteger, MVT::i1, 0, 
/*12193*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12205*/           OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*12213*/           OPC_EmitInteger, MVT::i16, 0, 
/*12216*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 4, 5, 
                    // Src: (atomic_load_sub:i32 i32:i32:$ptr, 1:i32)<<P:Predicate_atomic_load_sub_local>> - Complexity = 9
                    // Dst: (DS_DEC_RTN_U32:i32 0:i1, ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), 0:i16)
/*12227*/         /*SwitchType*/ 40, MVT::i64,// ->12269
/*12229*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*12231*/           OPC_EmitMergeInputChains1_0,
/*12232*/           OPC_EmitInteger, MVT::i1, 0, 
/*12235*/           OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12247*/           OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 3,  // Results = #4
/*12255*/           OPC_EmitInteger, MVT::i16, 0, 
/*12258*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 4, 5, 
                    // Src: (atomic_load_sub:i64 i32:i32:$ptr, 1:i64)<<P:Predicate_atomic_load_sub_local>> - Complexity = 9
                    // Dst: (DS_DEC_RTN_U64:i64 0:i1, ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), 0:i16)
/*12269*/         0, // EndSwitchType
/*12270*/       /*Scope*/ 111, /*->12382*/
/*12271*/         OPC_RecordChild2, // #2 = $val
/*12272*/         OPC_CheckPredicate, 52, // Predicate_atomic_load_sub_local
/*12274*/         OPC_SwitchType /*2 cases */, 82, MVT::i32,// ->12359
/*12277*/           OPC_Scope, 20, /*->12299*/ // 2 children in Scope
/*12279*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*12281*/             OPC_EmitMergeInputChains1_0,
/*12282*/             OPC_EmitInteger, MVT::i1, 0, 
/*12285*/             OPC_EmitInteger, MVT::i16, 0, 
/*12288*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 1, 2, 4, 
                      // Src: (atomic_load_sub:i32 i32:i32:$ptr, i32:i32:$val)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                      // Dst: (DS_SUB_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$val, 0:i16)
/*12299*/           /*Scope*/ 58, /*->12358*/
/*12300*/             OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12302*/             OPC_EmitMergeInputChains1_0,
/*12303*/             OPC_EmitInteger, MVT::i32, 0, 
/*12306*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12318*/             OPC_EmitInteger, MVT::i32, 0, 
/*12321*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12333*/             OPC_EmitInteger, MVT::i32, 1, 
/*12336*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12339*/             OPC_EmitInteger, MVT::i32, 0, 
/*12342*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                      // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                      // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*12358*/           0, /*End of Scope*/
/*12359*/         /*SwitchType*/ 20, MVT::i64,// ->12381
/*12361*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*12363*/           OPC_EmitMergeInputChains1_0,
/*12364*/           OPC_EmitInteger, MVT::i1, 0, 
/*12367*/           OPC_EmitInteger, MVT::i16, 0, 
/*12370*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 1, 2, 4, 
                    // Src: (atomic_load_sub:i64 i32:i32:$ptr, i64:i64:$val)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                    // Dst: (DS_SUB_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$val, 0:i16)
/*12381*/         0, // EndSwitchType
/*12382*/       0, /*End of Scope*/
/*12383*/     0, /*End of Scope*/
/*12384*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->12416
/*12387*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*12388*/     OPC_RecordChild1, // #1 = $addr
/*12389*/     OPC_RecordChild2, // #2 = $chan
/*12390*/     OPC_MoveChild, 2,
/*12392*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12395*/     OPC_CheckType, MVT::i32,
/*12397*/     OPC_MoveParent,
/*12398*/     OPC_CheckType, MVT::i32,
/*12400*/     OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12402*/     OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*12405*/     OPC_EmitMergeInputChains1_0,
/*12406*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*12416*/   /*SwitchOpcode*/ 30, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->12449
/*12419*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*12420*/     OPC_RecordChild1, // #1 = $val
/*12421*/     OPC_CheckChild1Type, MVT::i32,
/*12423*/     OPC_RecordChild2, // #2 = $addr
/*12424*/     OPC_RecordChild3, // #3 = $chan
/*12425*/     OPC_MoveChild, 3,
/*12427*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12430*/     OPC_CheckType, MVT::i32,
/*12432*/     OPC_MoveParent,
/*12433*/     OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12435*/     OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*12438*/     OPC_EmitMergeInputChains1_0,
/*12439*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*12449*/   /*SwitchOpcode*/ 60|128,23/*3004*/, TARGET_VAL(ISD::SELECT_CC),// ->15457
/*12453*/     OPC_RecordChild0, // #0 = $src0
/*12454*/     OPC_Scope, 25|128,12/*1561*/, /*->14018*/ // 2 children in Scope
/*12457*/       OPC_CheckChild0Type, MVT::f32,
/*12459*/       OPC_Scope, 10|128,7/*906*/, /*->13368*/ // 2 children in Scope
/*12462*/         OPC_RecordChild1, // #1 = $src1
/*12463*/         OPC_Scope, 64|128,3/*448*/, /*->12914*/ // 2 children in Scope
/*12466*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12477*/           OPC_CheckChild3Integer, 0, 
/*12479*/           OPC_MoveChild, 4,
/*12481*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*12484*/           OPC_Scope, 106, /*->12592*/ // 4 children in Scope
/*12486*/             OPC_CheckPredicate, 53, // Predicate_COND_OEQ
/*12488*/             OPC_MoveParent,
/*12489*/             OPC_CheckType, MVT::i32,
/*12491*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12493*/             OPC_EmitInteger, MVT::i32, 0, 
/*12496*/             OPC_EmitInteger, MVT::i32, 0, 
/*12499*/             OPC_EmitInteger, MVT::i32, 1, 
/*12502*/             OPC_EmitInteger, MVT::i32, 0, 
/*12505*/             OPC_EmitInteger, MVT::i32, 0, 
/*12508*/             OPC_EmitInteger, MVT::i32, 0, 
/*12511*/             OPC_EmitInteger, MVT::i32, 0, 
/*12514*/             OPC_EmitInteger, MVT::i32, 0, 
/*12517*/             OPC_EmitInteger, MVT::i32, 0, 
/*12520*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12532*/             OPC_EmitInteger, MVT::i32, 0, 
/*12535*/             OPC_EmitInteger, MVT::i32, 0, 
/*12538*/             OPC_EmitInteger, MVT::i32, 0, 
/*12541*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12553*/             OPC_EmitInteger, MVT::i32, 1, 
/*12556*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12559*/             OPC_EmitInteger, MVT::i32, 0, 
/*12562*/             OPC_EmitInteger, MVT::i32, 0, 
/*12565*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*12592*/           /*Scope*/ 106, /*->12699*/
/*12593*/             OPC_CheckPredicate, 54, // Predicate_COND_OGT
/*12595*/             OPC_MoveParent,
/*12596*/             OPC_CheckType, MVT::i32,
/*12598*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12600*/             OPC_EmitInteger, MVT::i32, 0, 
/*12603*/             OPC_EmitInteger, MVT::i32, 0, 
/*12606*/             OPC_EmitInteger, MVT::i32, 1, 
/*12609*/             OPC_EmitInteger, MVT::i32, 0, 
/*12612*/             OPC_EmitInteger, MVT::i32, 0, 
/*12615*/             OPC_EmitInteger, MVT::i32, 0, 
/*12618*/             OPC_EmitInteger, MVT::i32, 0, 
/*12621*/             OPC_EmitInteger, MVT::i32, 0, 
/*12624*/             OPC_EmitInteger, MVT::i32, 0, 
/*12627*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12639*/             OPC_EmitInteger, MVT::i32, 0, 
/*12642*/             OPC_EmitInteger, MVT::i32, 0, 
/*12645*/             OPC_EmitInteger, MVT::i32, 0, 
/*12648*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12660*/             OPC_EmitInteger, MVT::i32, 1, 
/*12663*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12666*/             OPC_EmitInteger, MVT::i32, 0, 
/*12669*/             OPC_EmitInteger, MVT::i32, 0, 
/*12672*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*12699*/           /*Scope*/ 106, /*->12806*/
/*12700*/             OPC_CheckPredicate, 55, // Predicate_COND_OGE
/*12702*/             OPC_MoveParent,
/*12703*/             OPC_CheckType, MVT::i32,
/*12705*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12707*/             OPC_EmitInteger, MVT::i32, 0, 
/*12710*/             OPC_EmitInteger, MVT::i32, 0, 
/*12713*/             OPC_EmitInteger, MVT::i32, 1, 
/*12716*/             OPC_EmitInteger, MVT::i32, 0, 
/*12719*/             OPC_EmitInteger, MVT::i32, 0, 
/*12722*/             OPC_EmitInteger, MVT::i32, 0, 
/*12725*/             OPC_EmitInteger, MVT::i32, 0, 
/*12728*/             OPC_EmitInteger, MVT::i32, 0, 
/*12731*/             OPC_EmitInteger, MVT::i32, 0, 
/*12734*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12746*/             OPC_EmitInteger, MVT::i32, 0, 
/*12749*/             OPC_EmitInteger, MVT::i32, 0, 
/*12752*/             OPC_EmitInteger, MVT::i32, 0, 
/*12755*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12767*/             OPC_EmitInteger, MVT::i32, 1, 
/*12770*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12773*/             OPC_EmitInteger, MVT::i32, 0, 
/*12776*/             OPC_EmitInteger, MVT::i32, 0, 
/*12779*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*12806*/           /*Scope*/ 106, /*->12913*/
/*12807*/             OPC_CheckPredicate, 56, // Predicate_COND_UNE
/*12809*/             OPC_MoveParent,
/*12810*/             OPC_CheckType, MVT::i32,
/*12812*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12814*/             OPC_EmitInteger, MVT::i32, 0, 
/*12817*/             OPC_EmitInteger, MVT::i32, 0, 
/*12820*/             OPC_EmitInteger, MVT::i32, 1, 
/*12823*/             OPC_EmitInteger, MVT::i32, 0, 
/*12826*/             OPC_EmitInteger, MVT::i32, 0, 
/*12829*/             OPC_EmitInteger, MVT::i32, 0, 
/*12832*/             OPC_EmitInteger, MVT::i32, 0, 
/*12835*/             OPC_EmitInteger, MVT::i32, 0, 
/*12838*/             OPC_EmitInteger, MVT::i32, 0, 
/*12841*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12853*/             OPC_EmitInteger, MVT::i32, 0, 
/*12856*/             OPC_EmitInteger, MVT::i32, 0, 
/*12859*/             OPC_EmitInteger, MVT::i32, 0, 
/*12862*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12874*/             OPC_EmitInteger, MVT::i32, 1, 
/*12877*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12880*/             OPC_EmitInteger, MVT::i32, 0, 
/*12883*/             OPC_EmitInteger, MVT::i32, 0, 
/*12886*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*12913*/           0, /*End of Scope*/
/*12914*/         /*Scope*/ 67|128,3/*451*/, /*->13367*/
/*12916*/           OPC_MoveChild, 2,
/*12918*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*12921*/           OPC_CheckPredicate, 57, // Predicate_FP_ONE
/*12923*/           OPC_MoveParent,
/*12924*/           OPC_MoveChild, 3,
/*12926*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*12929*/           OPC_CheckPredicate, 58, // Predicate_FP_ZERO
/*12931*/           OPC_MoveParent,
/*12932*/           OPC_MoveChild, 4,
/*12934*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*12937*/           OPC_Scope, 106, /*->13045*/ // 4 children in Scope
/*12939*/             OPC_CheckPredicate, 53, // Predicate_COND_OEQ
/*12941*/             OPC_MoveParent,
/*12942*/             OPC_CheckType, MVT::f32,
/*12944*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12946*/             OPC_EmitInteger, MVT::i32, 0, 
/*12949*/             OPC_EmitInteger, MVT::i32, 0, 
/*12952*/             OPC_EmitInteger, MVT::i32, 1, 
/*12955*/             OPC_EmitInteger, MVT::i32, 0, 
/*12958*/             OPC_EmitInteger, MVT::i32, 0, 
/*12961*/             OPC_EmitInteger, MVT::i32, 0, 
/*12964*/             OPC_EmitInteger, MVT::i32, 0, 
/*12967*/             OPC_EmitInteger, MVT::i32, 0, 
/*12970*/             OPC_EmitInteger, MVT::i32, 0, 
/*12973*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12985*/             OPC_EmitInteger, MVT::i32, 0, 
/*12988*/             OPC_EmitInteger, MVT::i32, 0, 
/*12991*/             OPC_EmitInteger, MVT::i32, 0, 
/*12994*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13006*/             OPC_EmitInteger, MVT::i32, 1, 
/*13009*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13012*/             OPC_EmitInteger, MVT::i32, 0, 
/*13015*/             OPC_EmitInteger, MVT::i32, 0, 
/*13018*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*13045*/           /*Scope*/ 106, /*->13152*/
/*13046*/             OPC_CheckPredicate, 54, // Predicate_COND_OGT
/*13048*/             OPC_MoveParent,
/*13049*/             OPC_CheckType, MVT::f32,
/*13051*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13053*/             OPC_EmitInteger, MVT::i32, 0, 
/*13056*/             OPC_EmitInteger, MVT::i32, 0, 
/*13059*/             OPC_EmitInteger, MVT::i32, 1, 
/*13062*/             OPC_EmitInteger, MVT::i32, 0, 
/*13065*/             OPC_EmitInteger, MVT::i32, 0, 
/*13068*/             OPC_EmitInteger, MVT::i32, 0, 
/*13071*/             OPC_EmitInteger, MVT::i32, 0, 
/*13074*/             OPC_EmitInteger, MVT::i32, 0, 
/*13077*/             OPC_EmitInteger, MVT::i32, 0, 
/*13080*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13092*/             OPC_EmitInteger, MVT::i32, 0, 
/*13095*/             OPC_EmitInteger, MVT::i32, 0, 
/*13098*/             OPC_EmitInteger, MVT::i32, 0, 
/*13101*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13113*/             OPC_EmitInteger, MVT::i32, 1, 
/*13116*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13119*/             OPC_EmitInteger, MVT::i32, 0, 
/*13122*/             OPC_EmitInteger, MVT::i32, 0, 
/*13125*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGT), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*13152*/           /*Scope*/ 106, /*->13259*/
/*13153*/             OPC_CheckPredicate, 55, // Predicate_COND_OGE
/*13155*/             OPC_MoveParent,
/*13156*/             OPC_CheckType, MVT::f32,
/*13158*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13160*/             OPC_EmitInteger, MVT::i32, 0, 
/*13163*/             OPC_EmitInteger, MVT::i32, 0, 
/*13166*/             OPC_EmitInteger, MVT::i32, 1, 
/*13169*/             OPC_EmitInteger, MVT::i32, 0, 
/*13172*/             OPC_EmitInteger, MVT::i32, 0, 
/*13175*/             OPC_EmitInteger, MVT::i32, 0, 
/*13178*/             OPC_EmitInteger, MVT::i32, 0, 
/*13181*/             OPC_EmitInteger, MVT::i32, 0, 
/*13184*/             OPC_EmitInteger, MVT::i32, 0, 
/*13187*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13199*/             OPC_EmitInteger, MVT::i32, 0, 
/*13202*/             OPC_EmitInteger, MVT::i32, 0, 
/*13205*/             OPC_EmitInteger, MVT::i32, 0, 
/*13208*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13220*/             OPC_EmitInteger, MVT::i32, 1, 
/*13223*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13226*/             OPC_EmitInteger, MVT::i32, 0, 
/*13229*/             OPC_EmitInteger, MVT::i32, 0, 
/*13232*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*13259*/           /*Scope*/ 106, /*->13366*/
/*13260*/             OPC_CheckPredicate, 56, // Predicate_COND_UNE
/*13262*/             OPC_MoveParent,
/*13263*/             OPC_CheckType, MVT::f32,
/*13265*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13267*/             OPC_EmitInteger, MVT::i32, 0, 
/*13270*/             OPC_EmitInteger, MVT::i32, 0, 
/*13273*/             OPC_EmitInteger, MVT::i32, 1, 
/*13276*/             OPC_EmitInteger, MVT::i32, 0, 
/*13279*/             OPC_EmitInteger, MVT::i32, 0, 
/*13282*/             OPC_EmitInteger, MVT::i32, 0, 
/*13285*/             OPC_EmitInteger, MVT::i32, 0, 
/*13288*/             OPC_EmitInteger, MVT::i32, 0, 
/*13291*/             OPC_EmitInteger, MVT::i32, 0, 
/*13294*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13306*/             OPC_EmitInteger, MVT::i32, 0, 
/*13309*/             OPC_EmitInteger, MVT::i32, 0, 
/*13312*/             OPC_EmitInteger, MVT::i32, 0, 
/*13315*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13327*/             OPC_EmitInteger, MVT::i32, 1, 
/*13330*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13333*/             OPC_EmitInteger, MVT::i32, 0, 
/*13336*/             OPC_EmitInteger, MVT::i32, 0, 
/*13339*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SNE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*13366*/           0, /*End of Scope*/
/*13367*/         0, /*End of Scope*/
/*13368*/       /*Scope*/ 7|128,5/*647*/, /*->14017*/
/*13370*/         OPC_MoveChild, 1,
/*13372*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*13375*/         OPC_CheckPredicate, 58, // Predicate_FP_ZERO
/*13377*/         OPC_MoveParent,
/*13378*/         OPC_RecordChild2, // #1 = $src1
/*13379*/         OPC_RecordChild3, // #2 = $src2
/*13380*/         OPC_MoveChild, 4,
/*13382*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*13385*/         OPC_Scope, 104, /*->13491*/ // 6 children in Scope
/*13387*/           OPC_CheckPredicate, 53, // Predicate_COND_OEQ
/*13389*/           OPC_MoveParent,
/*13390*/           OPC_CheckType, MVT::f32,
/*13392*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*13394*/           OPC_EmitInteger, MVT::i32, 0, 
/*13397*/           OPC_EmitInteger, MVT::i32, 0, 
/*13400*/           OPC_EmitInteger, MVT::i32, 0, 
/*13403*/           OPC_EmitInteger, MVT::i32, 0, 
/*13406*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13418*/           OPC_EmitInteger, MVT::i32, 0, 
/*13421*/           OPC_EmitInteger, MVT::i32, 0, 
/*13424*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13436*/           OPC_EmitInteger, MVT::i32, 0, 
/*13439*/           OPC_EmitInteger, MVT::i32, 0, 
/*13442*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13454*/           OPC_EmitInteger, MVT::i32, 1, 
/*13457*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13460*/           OPC_EmitInteger, MVT::i32, 0, 
/*13463*/           OPC_EmitInteger, MVT::i32, 0, 
/*13466*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*13491*/         /*Scope*/ 104, /*->13596*/
/*13492*/           OPC_CheckPredicate, 54, // Predicate_COND_OGT
/*13494*/           OPC_MoveParent,
/*13495*/           OPC_CheckType, MVT::f32,
/*13497*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*13499*/           OPC_EmitInteger, MVT::i32, 0, 
/*13502*/           OPC_EmitInteger, MVT::i32, 0, 
/*13505*/           OPC_EmitInteger, MVT::i32, 0, 
/*13508*/           OPC_EmitInteger, MVT::i32, 0, 
/*13511*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13523*/           OPC_EmitInteger, MVT::i32, 0, 
/*13526*/           OPC_EmitInteger, MVT::i32, 0, 
/*13529*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13541*/           OPC_EmitInteger, MVT::i32, 0, 
/*13544*/           OPC_EmitInteger, MVT::i32, 0, 
/*13547*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13559*/           OPC_EmitInteger, MVT::i32, 1, 
/*13562*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13565*/           OPC_EmitInteger, MVT::i32, 0, 
/*13568*/           OPC_EmitInteger, MVT::i32, 0, 
/*13571*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*13596*/         /*Scope*/ 104, /*->13701*/
/*13597*/           OPC_CheckPredicate, 55, // Predicate_COND_OGE
/*13599*/           OPC_MoveParent,
/*13600*/           OPC_CheckType, MVT::f32,
/*13602*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*13604*/           OPC_EmitInteger, MVT::i32, 0, 
/*13607*/           OPC_EmitInteger, MVT::i32, 0, 
/*13610*/           OPC_EmitInteger, MVT::i32, 0, 
/*13613*/           OPC_EmitInteger, MVT::i32, 0, 
/*13616*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13628*/           OPC_EmitInteger, MVT::i32, 0, 
/*13631*/           OPC_EmitInteger, MVT::i32, 0, 
/*13634*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13646*/           OPC_EmitInteger, MVT::i32, 0, 
/*13649*/           OPC_EmitInteger, MVT::i32, 0, 
/*13652*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13664*/           OPC_EmitInteger, MVT::i32, 1, 
/*13667*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13670*/           OPC_EmitInteger, MVT::i32, 0, 
/*13673*/           OPC_EmitInteger, MVT::i32, 0, 
/*13676*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*13701*/         /*Scope*/ 104, /*->13806*/
/*13702*/           OPC_CheckPredicate, 53, // Predicate_COND_OEQ
/*13704*/           OPC_MoveParent,
/*13705*/           OPC_CheckType, MVT::f32,
/*13707*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13709*/           OPC_EmitInteger, MVT::i32, 0, 
/*13712*/           OPC_EmitInteger, MVT::i32, 0, 
/*13715*/           OPC_EmitInteger, MVT::i32, 0, 
/*13718*/           OPC_EmitInteger, MVT::i32, 0, 
/*13721*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13733*/           OPC_EmitInteger, MVT::i32, 0, 
/*13736*/           OPC_EmitInteger, MVT::i32, 0, 
/*13739*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13751*/           OPC_EmitInteger, MVT::i32, 0, 
/*13754*/           OPC_EmitInteger, MVT::i32, 0, 
/*13757*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13769*/           OPC_EmitInteger, MVT::i32, 1, 
/*13772*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13775*/           OPC_EmitInteger, MVT::i32, 0, 
/*13778*/           OPC_EmitInteger, MVT::i32, 0, 
/*13781*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*13806*/         /*Scope*/ 104, /*->13911*/
/*13807*/           OPC_CheckPredicate, 54, // Predicate_COND_OGT
/*13809*/           OPC_MoveParent,
/*13810*/           OPC_CheckType, MVT::f32,
/*13812*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13814*/           OPC_EmitInteger, MVT::i32, 0, 
/*13817*/           OPC_EmitInteger, MVT::i32, 0, 
/*13820*/           OPC_EmitInteger, MVT::i32, 0, 
/*13823*/           OPC_EmitInteger, MVT::i32, 0, 
/*13826*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13838*/           OPC_EmitInteger, MVT::i32, 0, 
/*13841*/           OPC_EmitInteger, MVT::i32, 0, 
/*13844*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13856*/           OPC_EmitInteger, MVT::i32, 0, 
/*13859*/           OPC_EmitInteger, MVT::i32, 0, 
/*13862*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13874*/           OPC_EmitInteger, MVT::i32, 1, 
/*13877*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13880*/           OPC_EmitInteger, MVT::i32, 0, 
/*13883*/           OPC_EmitInteger, MVT::i32, 0, 
/*13886*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*13911*/         /*Scope*/ 104, /*->14016*/
/*13912*/           OPC_CheckPredicate, 55, // Predicate_COND_OGE
/*13914*/           OPC_MoveParent,
/*13915*/           OPC_CheckType, MVT::f32,
/*13917*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13919*/           OPC_EmitInteger, MVT::i32, 0, 
/*13922*/           OPC_EmitInteger, MVT::i32, 0, 
/*13925*/           OPC_EmitInteger, MVT::i32, 0, 
/*13928*/           OPC_EmitInteger, MVT::i32, 0, 
/*13931*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13943*/           OPC_EmitInteger, MVT::i32, 0, 
/*13946*/           OPC_EmitInteger, MVT::i32, 0, 
/*13949*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13961*/           OPC_EmitInteger, MVT::i32, 0, 
/*13964*/           OPC_EmitInteger, MVT::i32, 0, 
/*13967*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13979*/           OPC_EmitInteger, MVT::i32, 1, 
/*13982*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13985*/           OPC_EmitInteger, MVT::i32, 0, 
/*13988*/           OPC_EmitInteger, MVT::i32, 0, 
/*13991*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*14016*/         0, /*End of Scope*/
/*14017*/       0, /*End of Scope*/
/*14018*/     /*Scope*/ 28|128,11/*1436*/, /*->15456*/
/*14020*/       OPC_CheckChild0Type, MVT::i32,
/*14022*/       OPC_Scope, 20|128,5/*660*/, /*->14685*/ // 3 children in Scope
/*14025*/         OPC_RecordChild1, // #1 = $src1
/*14026*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14037*/         OPC_CheckChild3Integer, 0, 
/*14039*/         OPC_MoveChild, 4,
/*14041*/         OPC_Scope, 106, /*->14149*/ // 6 children in Scope
/*14043*/           OPC_CheckCondCode, ISD::SETEQ,
/*14045*/           OPC_MoveParent,
/*14046*/           OPC_CheckType, MVT::i32,
/*14048*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14050*/           OPC_EmitInteger, MVT::i32, 0, 
/*14053*/           OPC_EmitInteger, MVT::i32, 0, 
/*14056*/           OPC_EmitInteger, MVT::i32, 1, 
/*14059*/           OPC_EmitInteger, MVT::i32, 0, 
/*14062*/           OPC_EmitInteger, MVT::i32, 0, 
/*14065*/           OPC_EmitInteger, MVT::i32, 0, 
/*14068*/           OPC_EmitInteger, MVT::i32, 0, 
/*14071*/           OPC_EmitInteger, MVT::i32, 0, 
/*14074*/           OPC_EmitInteger, MVT::i32, 0, 
/*14077*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14089*/           OPC_EmitInteger, MVT::i32, 0, 
/*14092*/           OPC_EmitInteger, MVT::i32, 0, 
/*14095*/           OPC_EmitInteger, MVT::i32, 0, 
/*14098*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14110*/           OPC_EmitInteger, MVT::i32, 1, 
/*14113*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14116*/           OPC_EmitInteger, MVT::i32, 0, 
/*14119*/           OPC_EmitInteger, MVT::i32, 0, 
/*14122*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*14149*/         /*Scope*/ 106, /*->14256*/
/*14150*/           OPC_CheckCondCode, ISD::SETGT,
/*14152*/           OPC_MoveParent,
/*14153*/           OPC_CheckType, MVT::i32,
/*14155*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14157*/           OPC_EmitInteger, MVT::i32, 0, 
/*14160*/           OPC_EmitInteger, MVT::i32, 0, 
/*14163*/           OPC_EmitInteger, MVT::i32, 1, 
/*14166*/           OPC_EmitInteger, MVT::i32, 0, 
/*14169*/           OPC_EmitInteger, MVT::i32, 0, 
/*14172*/           OPC_EmitInteger, MVT::i32, 0, 
/*14175*/           OPC_EmitInteger, MVT::i32, 0, 
/*14178*/           OPC_EmitInteger, MVT::i32, 0, 
/*14181*/           OPC_EmitInteger, MVT::i32, 0, 
/*14184*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14196*/           OPC_EmitInteger, MVT::i32, 0, 
/*14199*/           OPC_EmitInteger, MVT::i32, 0, 
/*14202*/           OPC_EmitInteger, MVT::i32, 0, 
/*14205*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14217*/           OPC_EmitInteger, MVT::i32, 1, 
/*14220*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14223*/           OPC_EmitInteger, MVT::i32, 0, 
/*14226*/           OPC_EmitInteger, MVT::i32, 0, 
/*14229*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*14256*/         /*Scope*/ 106, /*->14363*/
/*14257*/           OPC_CheckCondCode, ISD::SETGE,
/*14259*/           OPC_MoveParent,
/*14260*/           OPC_CheckType, MVT::i32,
/*14262*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14264*/           OPC_EmitInteger, MVT::i32, 0, 
/*14267*/           OPC_EmitInteger, MVT::i32, 0, 
/*14270*/           OPC_EmitInteger, MVT::i32, 1, 
/*14273*/           OPC_EmitInteger, MVT::i32, 0, 
/*14276*/           OPC_EmitInteger, MVT::i32, 0, 
/*14279*/           OPC_EmitInteger, MVT::i32, 0, 
/*14282*/           OPC_EmitInteger, MVT::i32, 0, 
/*14285*/           OPC_EmitInteger, MVT::i32, 0, 
/*14288*/           OPC_EmitInteger, MVT::i32, 0, 
/*14291*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14303*/           OPC_EmitInteger, MVT::i32, 0, 
/*14306*/           OPC_EmitInteger, MVT::i32, 0, 
/*14309*/           OPC_EmitInteger, MVT::i32, 0, 
/*14312*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14324*/           OPC_EmitInteger, MVT::i32, 1, 
/*14327*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14330*/           OPC_EmitInteger, MVT::i32, 0, 
/*14333*/           OPC_EmitInteger, MVT::i32, 0, 
/*14336*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*14363*/         /*Scope*/ 106, /*->14470*/
/*14364*/           OPC_CheckCondCode, ISD::SETNE,
/*14366*/           OPC_MoveParent,
/*14367*/           OPC_CheckType, MVT::i32,
/*14369*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14371*/           OPC_EmitInteger, MVT::i32, 0, 
/*14374*/           OPC_EmitInteger, MVT::i32, 0, 
/*14377*/           OPC_EmitInteger, MVT::i32, 1, 
/*14380*/           OPC_EmitInteger, MVT::i32, 0, 
/*14383*/           OPC_EmitInteger, MVT::i32, 0, 
/*14386*/           OPC_EmitInteger, MVT::i32, 0, 
/*14389*/           OPC_EmitInteger, MVT::i32, 0, 
/*14392*/           OPC_EmitInteger, MVT::i32, 0, 
/*14395*/           OPC_EmitInteger, MVT::i32, 0, 
/*14398*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14410*/           OPC_EmitInteger, MVT::i32, 0, 
/*14413*/           OPC_EmitInteger, MVT::i32, 0, 
/*14416*/           OPC_EmitInteger, MVT::i32, 0, 
/*14419*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14431*/           OPC_EmitInteger, MVT::i32, 1, 
/*14434*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14437*/           OPC_EmitInteger, MVT::i32, 0, 
/*14440*/           OPC_EmitInteger, MVT::i32, 0, 
/*14443*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*14470*/         /*Scope*/ 106, /*->14577*/
/*14471*/           OPC_CheckCondCode, ISD::SETUGT,
/*14473*/           OPC_MoveParent,
/*14474*/           OPC_CheckType, MVT::i32,
/*14476*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14478*/           OPC_EmitInteger, MVT::i32, 0, 
/*14481*/           OPC_EmitInteger, MVT::i32, 0, 
/*14484*/           OPC_EmitInteger, MVT::i32, 1, 
/*14487*/           OPC_EmitInteger, MVT::i32, 0, 
/*14490*/           OPC_EmitInteger, MVT::i32, 0, 
/*14493*/           OPC_EmitInteger, MVT::i32, 0, 
/*14496*/           OPC_EmitInteger, MVT::i32, 0, 
/*14499*/           OPC_EmitInteger, MVT::i32, 0, 
/*14502*/           OPC_EmitInteger, MVT::i32, 0, 
/*14505*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14517*/           OPC_EmitInteger, MVT::i32, 0, 
/*14520*/           OPC_EmitInteger, MVT::i32, 0, 
/*14523*/           OPC_EmitInteger, MVT::i32, 0, 
/*14526*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14538*/           OPC_EmitInteger, MVT::i32, 1, 
/*14541*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14544*/           OPC_EmitInteger, MVT::i32, 0, 
/*14547*/           OPC_EmitInteger, MVT::i32, 0, 
/*14550*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*14577*/         /*Scope*/ 106, /*->14684*/
/*14578*/           OPC_CheckCondCode, ISD::SETUGE,
/*14580*/           OPC_MoveParent,
/*14581*/           OPC_CheckType, MVT::i32,
/*14583*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14585*/           OPC_EmitInteger, MVT::i32, 0, 
/*14588*/           OPC_EmitInteger, MVT::i32, 0, 
/*14591*/           OPC_EmitInteger, MVT::i32, 1, 
/*14594*/           OPC_EmitInteger, MVT::i32, 0, 
/*14597*/           OPC_EmitInteger, MVT::i32, 0, 
/*14600*/           OPC_EmitInteger, MVT::i32, 0, 
/*14603*/           OPC_EmitInteger, MVT::i32, 0, 
/*14606*/           OPC_EmitInteger, MVT::i32, 0, 
/*14609*/           OPC_EmitInteger, MVT::i32, 0, 
/*14612*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14624*/           OPC_EmitInteger, MVT::i32, 0, 
/*14627*/           OPC_EmitInteger, MVT::i32, 0, 
/*14630*/           OPC_EmitInteger, MVT::i32, 0, 
/*14633*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14645*/           OPC_EmitInteger, MVT::i32, 1, 
/*14648*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14651*/           OPC_EmitInteger, MVT::i32, 0, 
/*14654*/           OPC_EmitInteger, MVT::i32, 0, 
/*14657*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*14684*/         0, /*End of Scope*/
/*14685*/       /*Scope*/ 5|128,5/*645*/, /*->15332*/
/*14687*/         OPC_CheckChild1Integer, 0, 
/*14689*/         OPC_RecordChild2, // #1 = $src1
/*14690*/         OPC_RecordChild3, // #2 = $src2
/*14691*/         OPC_MoveChild, 4,
/*14693*/         OPC_Scope, 64|128,2/*320*/, /*->15016*/ // 4 children in Scope
/*14696*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*14699*/           OPC_Scope, 104, /*->14805*/ // 3 children in Scope
/*14701*/             OPC_CheckPredicate, 59, // Predicate_COND_EQ
/*14703*/             OPC_MoveParent,
/*14704*/             OPC_CheckType, MVT::i32,
/*14706*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14708*/             OPC_EmitInteger, MVT::i32, 0, 
/*14711*/             OPC_EmitInteger, MVT::i32, 0, 
/*14714*/             OPC_EmitInteger, MVT::i32, 0, 
/*14717*/             OPC_EmitInteger, MVT::i32, 0, 
/*14720*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14732*/             OPC_EmitInteger, MVT::i32, 0, 
/*14735*/             OPC_EmitInteger, MVT::i32, 0, 
/*14738*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14750*/             OPC_EmitInteger, MVT::i32, 0, 
/*14753*/             OPC_EmitInteger, MVT::i32, 0, 
/*14756*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14768*/             OPC_EmitInteger, MVT::i32, 1, 
/*14771*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14774*/             OPC_EmitInteger, MVT::i32, 0, 
/*14777*/             OPC_EmitInteger, MVT::i32, 0, 
/*14780*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*14805*/           /*Scope*/ 104, /*->14910*/
/*14806*/             OPC_CheckPredicate, 60, // Predicate_COND_SGE
/*14808*/             OPC_MoveParent,
/*14809*/             OPC_CheckType, MVT::i32,
/*14811*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14813*/             OPC_EmitInteger, MVT::i32, 0, 
/*14816*/             OPC_EmitInteger, MVT::i32, 0, 
/*14819*/             OPC_EmitInteger, MVT::i32, 0, 
/*14822*/             OPC_EmitInteger, MVT::i32, 0, 
/*14825*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14837*/             OPC_EmitInteger, MVT::i32, 0, 
/*14840*/             OPC_EmitInteger, MVT::i32, 0, 
/*14843*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14855*/             OPC_EmitInteger, MVT::i32, 0, 
/*14858*/             OPC_EmitInteger, MVT::i32, 0, 
/*14861*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14873*/             OPC_EmitInteger, MVT::i32, 1, 
/*14876*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14879*/             OPC_EmitInteger, MVT::i32, 0, 
/*14882*/             OPC_EmitInteger, MVT::i32, 0, 
/*14885*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*14910*/           /*Scope*/ 104, /*->15015*/
/*14911*/             OPC_CheckPredicate, 61, // Predicate_COND_SGT
/*14913*/             OPC_MoveParent,
/*14914*/             OPC_CheckType, MVT::i32,
/*14916*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14918*/             OPC_EmitInteger, MVT::i32, 0, 
/*14921*/             OPC_EmitInteger, MVT::i32, 0, 
/*14924*/             OPC_EmitInteger, MVT::i32, 0, 
/*14927*/             OPC_EmitInteger, MVT::i32, 0, 
/*14930*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14942*/             OPC_EmitInteger, MVT::i32, 0, 
/*14945*/             OPC_EmitInteger, MVT::i32, 0, 
/*14948*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14960*/             OPC_EmitInteger, MVT::i32, 0, 
/*14963*/             OPC_EmitInteger, MVT::i32, 0, 
/*14966*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14978*/             OPC_EmitInteger, MVT::i32, 1, 
/*14981*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14984*/             OPC_EmitInteger, MVT::i32, 0, 
/*14987*/             OPC_EmitInteger, MVT::i32, 0, 
/*14990*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*15015*/           0, /*End of Scope*/
/*15016*/         /*Scope*/ 104, /*->15121*/
/*15017*/           OPC_CheckCondCode, ISD::SETEQ,
/*15019*/           OPC_MoveParent,
/*15020*/           OPC_CheckType, MVT::f32,
/*15022*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15024*/           OPC_EmitInteger, MVT::i32, 0, 
/*15027*/           OPC_EmitInteger, MVT::i32, 0, 
/*15030*/           OPC_EmitInteger, MVT::i32, 0, 
/*15033*/           OPC_EmitInteger, MVT::i32, 0, 
/*15036*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15048*/           OPC_EmitInteger, MVT::i32, 0, 
/*15051*/           OPC_EmitInteger, MVT::i32, 0, 
/*15054*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15066*/           OPC_EmitInteger, MVT::i32, 0, 
/*15069*/           OPC_EmitInteger, MVT::i32, 0, 
/*15072*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15084*/           OPC_EmitInteger, MVT::i32, 1, 
/*15087*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15090*/           OPC_EmitInteger, MVT::i32, 0, 
/*15093*/           OPC_EmitInteger, MVT::i32, 0, 
/*15096*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*15121*/         /*Scope*/ 104, /*->15226*/
/*15122*/           OPC_CheckCondCode, ISD::SETGT,
/*15124*/           OPC_MoveParent,
/*15125*/           OPC_CheckType, MVT::f32,
/*15127*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15129*/           OPC_EmitInteger, MVT::i32, 0, 
/*15132*/           OPC_EmitInteger, MVT::i32, 0, 
/*15135*/           OPC_EmitInteger, MVT::i32, 0, 
/*15138*/           OPC_EmitInteger, MVT::i32, 0, 
/*15141*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15153*/           OPC_EmitInteger, MVT::i32, 0, 
/*15156*/           OPC_EmitInteger, MVT::i32, 0, 
/*15159*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15171*/           OPC_EmitInteger, MVT::i32, 0, 
/*15174*/           OPC_EmitInteger, MVT::i32, 0, 
/*15177*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15189*/           OPC_EmitInteger, MVT::i32, 1, 
/*15192*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15195*/           OPC_EmitInteger, MVT::i32, 0, 
/*15198*/           OPC_EmitInteger, MVT::i32, 0, 
/*15201*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*15226*/         /*Scope*/ 104, /*->15331*/
/*15227*/           OPC_CheckCondCode, ISD::SETGE,
/*15229*/           OPC_MoveParent,
/*15230*/           OPC_CheckType, MVT::f32,
/*15232*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15234*/           OPC_EmitInteger, MVT::i32, 0, 
/*15237*/           OPC_EmitInteger, MVT::i32, 0, 
/*15240*/           OPC_EmitInteger, MVT::i32, 0, 
/*15243*/           OPC_EmitInteger, MVT::i32, 0, 
/*15246*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15258*/           OPC_EmitInteger, MVT::i32, 0, 
/*15261*/           OPC_EmitInteger, MVT::i32, 0, 
/*15264*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15276*/           OPC_EmitInteger, MVT::i32, 0, 
/*15279*/           OPC_EmitInteger, MVT::i32, 0, 
/*15282*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15294*/           OPC_EmitInteger, MVT::i32, 1, 
/*15297*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15300*/           OPC_EmitInteger, MVT::i32, 0, 
/*15303*/           OPC_EmitInteger, MVT::i32, 0, 
/*15306*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*15331*/         0, /*End of Scope*/
/*15332*/       /*Scope*/ 122, /*->15455*/
/*15333*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15344*/         OPC_RecordChild2, // #1 = $src1
/*15345*/         OPC_RecordChild3, // #2 = $src2
/*15346*/         OPC_MoveChild, 4,
/*15348*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15351*/         OPC_CheckPredicate, 61, // Predicate_COND_SGT
/*15353*/         OPC_MoveParent,
/*15354*/         OPC_CheckType, MVT::i32,
/*15356*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15358*/         OPC_EmitInteger, MVT::i32, 0, 
/*15361*/         OPC_EmitInteger, MVT::i32, 0, 
/*15364*/         OPC_EmitInteger, MVT::i32, 0, 
/*15367*/         OPC_EmitInteger, MVT::i32, 0, 
/*15370*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15382*/         OPC_EmitInteger, MVT::i32, 0, 
/*15385*/         OPC_EmitInteger, MVT::i32, 0, 
/*15388*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15400*/         OPC_EmitInteger, MVT::i32, 0, 
/*15403*/         OPC_EmitInteger, MVT::i32, 0, 
/*15406*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15418*/         OPC_EmitInteger, MVT::i32, 1, 
/*15421*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15424*/         OPC_EmitInteger, MVT::i32, 0, 
/*15427*/         OPC_EmitInteger, MVT::i32, 0, 
/*15430*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15455*/       0, /*End of Scope*/
/*15456*/     0, /*End of Scope*/
/*15457*/   /*SwitchOpcode*/ 125, TARGET_VAL(ISD::ATOMIC_SWAP),// ->15585
/*15460*/     OPC_RecordMemRef,
/*15461*/     OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*15462*/     OPC_Scope, 67, /*->15531*/ // 2 children in Scope
/*15464*/       OPC_MoveChild, 1,
/*15466*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*15469*/       OPC_RecordChild0, // #1 = $ptr
/*15470*/       OPC_RecordChild1, // #2 = $offset
/*15471*/       OPC_MoveChild, 1,
/*15473*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15476*/       OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*15478*/       OPC_MoveParent,
/*15479*/       OPC_CheckType, MVT::i32,
/*15481*/       OPC_MoveParent,
/*15482*/       OPC_RecordChild2, // #3 = $value
/*15483*/       OPC_CheckPredicate, 62, // Predicate_atomic_swap_local
/*15485*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->15508
/*15488*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15490*/         OPC_EmitMergeInputChains1_0,
/*15491*/         OPC_EmitInteger, MVT::i1, 0, 
/*15494*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*15497*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_swap:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i32:i32:$value)<<P:Predicate_atomic_swap_local>> - Complexity = 11
                  // Dst: (DS_WRXCHG_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*15508*/       /*SwitchType*/ 20, MVT::i64,// ->15530
/*15510*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15512*/         OPC_EmitMergeInputChains1_0,
/*15513*/         OPC_EmitInteger, MVT::i1, 0, 
/*15516*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*15519*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_swap:i64 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i64:i64:$value)<<P:Predicate_atomic_swap_local>> - Complexity = 11
                  // Dst: (DS_WRXCHG_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*15530*/       0, // EndSwitchType
/*15531*/     /*Scope*/ 52, /*->15584*/
/*15532*/       OPC_RecordChild1, // #1 = $ptr
/*15533*/       OPC_CheckChild1Type, MVT::i32,
/*15535*/       OPC_RecordChild2, // #2 = $val
/*15536*/       OPC_CheckPredicate, 62, // Predicate_atomic_swap_local
/*15538*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->15561
/*15541*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15543*/         OPC_EmitMergeInputChains1_0,
/*15544*/         OPC_EmitInteger, MVT::i1, 0, 
/*15547*/         OPC_EmitInteger, MVT::i16, 0, 
/*15550*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_swap:i32 i32:i32:$ptr, i32:i32:$val)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                  // Dst: (DS_WRXCHG_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$val, 0:i16)
/*15561*/       /*SwitchType*/ 20, MVT::i64,// ->15583
/*15563*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15565*/         OPC_EmitMergeInputChains1_0,
/*15566*/         OPC_EmitInteger, MVT::i1, 0, 
/*15569*/         OPC_EmitInteger, MVT::i16, 0, 
/*15572*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_swap:i64 i32:i32:$ptr, i64:i64:$val)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                  // Dst: (DS_WRXCHG_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$val, 0:i16)
/*15583*/       0, // EndSwitchType
/*15584*/     0, /*End of Scope*/
/*15585*/   /*SwitchOpcode*/ 125, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->15713
/*15588*/     OPC_RecordMemRef,
/*15589*/     OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*15590*/     OPC_Scope, 67, /*->15659*/ // 2 children in Scope
/*15592*/       OPC_MoveChild, 1,
/*15594*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*15597*/       OPC_RecordChild0, // #1 = $ptr
/*15598*/       OPC_RecordChild1, // #2 = $offset
/*15599*/       OPC_MoveChild, 1,
/*15601*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15604*/       OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*15606*/       OPC_MoveParent,
/*15607*/       OPC_CheckType, MVT::i32,
/*15609*/       OPC_MoveParent,
/*15610*/       OPC_RecordChild2, // #3 = $value
/*15611*/       OPC_CheckPredicate, 63, // Predicate_atomic_load_and_local
/*15613*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->15636
/*15616*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15618*/         OPC_EmitMergeInputChains1_0,
/*15619*/         OPC_EmitInteger, MVT::i1, 0, 
/*15622*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*15625*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_load_and:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i32:i32:$value)<<P:Predicate_atomic_load_and_local>> - Complexity = 11
                  // Dst: (DS_AND_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*15636*/       /*SwitchType*/ 20, MVT::i64,// ->15658
/*15638*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15640*/         OPC_EmitMergeInputChains1_0,
/*15641*/         OPC_EmitInteger, MVT::i1, 0, 
/*15644*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*15647*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_load_and:i64 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i64:i64:$value)<<P:Predicate_atomic_load_and_local>> - Complexity = 11
                  // Dst: (DS_AND_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*15658*/       0, // EndSwitchType
/*15659*/     /*Scope*/ 52, /*->15712*/
/*15660*/       OPC_RecordChild1, // #1 = $ptr
/*15661*/       OPC_CheckChild1Type, MVT::i32,
/*15663*/       OPC_RecordChild2, // #2 = $val
/*15664*/       OPC_CheckPredicate, 63, // Predicate_atomic_load_and_local
/*15666*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->15689
/*15669*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15671*/         OPC_EmitMergeInputChains1_0,
/*15672*/         OPC_EmitInteger, MVT::i1, 0, 
/*15675*/         OPC_EmitInteger, MVT::i16, 0, 
/*15678*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_load_and:i32 i32:i32:$ptr, i32:i32:$val)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                  // Dst: (DS_AND_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$val, 0:i16)
/*15689*/       /*SwitchType*/ 20, MVT::i64,// ->15711
/*15691*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15693*/         OPC_EmitMergeInputChains1_0,
/*15694*/         OPC_EmitInteger, MVT::i1, 0, 
/*15697*/         OPC_EmitInteger, MVT::i16, 0, 
/*15700*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_load_and:i64 i32:i32:$ptr, i64:i64:$val)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                  // Dst: (DS_AND_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$val, 0:i16)
/*15711*/       0, // EndSwitchType
/*15712*/     0, /*End of Scope*/
/*15713*/   /*SwitchOpcode*/ 125, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->15841
/*15716*/     OPC_RecordMemRef,
/*15717*/     OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*15718*/     OPC_Scope, 67, /*->15787*/ // 2 children in Scope
/*15720*/       OPC_MoveChild, 1,
/*15722*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*15725*/       OPC_RecordChild0, // #1 = $ptr
/*15726*/       OPC_RecordChild1, // #2 = $offset
/*15727*/       OPC_MoveChild, 1,
/*15729*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15732*/       OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*15734*/       OPC_MoveParent,
/*15735*/       OPC_CheckType, MVT::i32,
/*15737*/       OPC_MoveParent,
/*15738*/       OPC_RecordChild2, // #3 = $value
/*15739*/       OPC_CheckPredicate, 64, // Predicate_atomic_load_or_local
/*15741*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->15764
/*15744*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15746*/         OPC_EmitMergeInputChains1_0,
/*15747*/         OPC_EmitInteger, MVT::i1, 0, 
/*15750*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*15753*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_load_or:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i32:i32:$value)<<P:Predicate_atomic_load_or_local>> - Complexity = 11
                  // Dst: (DS_OR_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*15764*/       /*SwitchType*/ 20, MVT::i64,// ->15786
/*15766*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15768*/         OPC_EmitMergeInputChains1_0,
/*15769*/         OPC_EmitInteger, MVT::i1, 0, 
/*15772*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*15775*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_load_or:i64 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i64:i64:$value)<<P:Predicate_atomic_load_or_local>> - Complexity = 11
                  // Dst: (DS_OR_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*15786*/       0, // EndSwitchType
/*15787*/     /*Scope*/ 52, /*->15840*/
/*15788*/       OPC_RecordChild1, // #1 = $ptr
/*15789*/       OPC_CheckChild1Type, MVT::i32,
/*15791*/       OPC_RecordChild2, // #2 = $val
/*15792*/       OPC_CheckPredicate, 64, // Predicate_atomic_load_or_local
/*15794*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->15817
/*15797*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15799*/         OPC_EmitMergeInputChains1_0,
/*15800*/         OPC_EmitInteger, MVT::i1, 0, 
/*15803*/         OPC_EmitInteger, MVT::i16, 0, 
/*15806*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_load_or:i32 i32:i32:$ptr, i32:i32:$val)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                  // Dst: (DS_OR_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$val, 0:i16)
/*15817*/       /*SwitchType*/ 20, MVT::i64,// ->15839
/*15819*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15821*/         OPC_EmitMergeInputChains1_0,
/*15822*/         OPC_EmitInteger, MVT::i1, 0, 
/*15825*/         OPC_EmitInteger, MVT::i16, 0, 
/*15828*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_load_or:i64 i32:i32:$ptr, i64:i64:$val)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                  // Dst: (DS_OR_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$val, 0:i16)
/*15839*/       0, // EndSwitchType
/*15840*/     0, /*End of Scope*/
/*15841*/   /*SwitchOpcode*/ 125, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->15969
/*15844*/     OPC_RecordMemRef,
/*15845*/     OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*15846*/     OPC_Scope, 67, /*->15915*/ // 2 children in Scope
/*15848*/       OPC_MoveChild, 1,
/*15850*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*15853*/       OPC_RecordChild0, // #1 = $ptr
/*15854*/       OPC_RecordChild1, // #2 = $offset
/*15855*/       OPC_MoveChild, 1,
/*15857*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15860*/       OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*15862*/       OPC_MoveParent,
/*15863*/       OPC_CheckType, MVT::i32,
/*15865*/       OPC_MoveParent,
/*15866*/       OPC_RecordChild2, // #3 = $value
/*15867*/       OPC_CheckPredicate, 65, // Predicate_atomic_load_xor_local
/*15869*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->15892
/*15872*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15874*/         OPC_EmitMergeInputChains1_0,
/*15875*/         OPC_EmitInteger, MVT::i1, 0, 
/*15878*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*15881*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_load_xor:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i32:i32:$value)<<P:Predicate_atomic_load_xor_local>> - Complexity = 11
                  // Dst: (DS_XOR_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*15892*/       /*SwitchType*/ 20, MVT::i64,// ->15914
/*15894*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15896*/         OPC_EmitMergeInputChains1_0,
/*15897*/         OPC_EmitInteger, MVT::i1, 0, 
/*15900*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*15903*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_load_xor:i64 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i64:i64:$value)<<P:Predicate_atomic_load_xor_local>> - Complexity = 11
                  // Dst: (DS_XOR_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*15914*/       0, // EndSwitchType
/*15915*/     /*Scope*/ 52, /*->15968*/
/*15916*/       OPC_RecordChild1, // #1 = $ptr
/*15917*/       OPC_CheckChild1Type, MVT::i32,
/*15919*/       OPC_RecordChild2, // #2 = $val
/*15920*/       OPC_CheckPredicate, 65, // Predicate_atomic_load_xor_local
/*15922*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->15945
/*15925*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15927*/         OPC_EmitMergeInputChains1_0,
/*15928*/         OPC_EmitInteger, MVT::i1, 0, 
/*15931*/         OPC_EmitInteger, MVT::i16, 0, 
/*15934*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_load_xor:i32 i32:i32:$ptr, i32:i32:$val)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                  // Dst: (DS_XOR_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$val, 0:i16)
/*15945*/       /*SwitchType*/ 20, MVT::i64,// ->15967
/*15947*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15949*/         OPC_EmitMergeInputChains1_0,
/*15950*/         OPC_EmitInteger, MVT::i1, 0, 
/*15953*/         OPC_EmitInteger, MVT::i16, 0, 
/*15956*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_load_xor:i64 i32:i32:$ptr, i64:i64:$val)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                  // Dst: (DS_XOR_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$val, 0:i16)
/*15967*/       0, // EndSwitchType
/*15968*/     0, /*End of Scope*/
/*15969*/   /*SwitchOpcode*/ 125, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->16097
/*15972*/     OPC_RecordMemRef,
/*15973*/     OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*15974*/     OPC_Scope, 67, /*->16043*/ // 2 children in Scope
/*15976*/       OPC_MoveChild, 1,
/*15978*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*15981*/       OPC_RecordChild0, // #1 = $ptr
/*15982*/       OPC_RecordChild1, // #2 = $offset
/*15983*/       OPC_MoveChild, 1,
/*15985*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15988*/       OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*15990*/       OPC_MoveParent,
/*15991*/       OPC_CheckType, MVT::i32,
/*15993*/       OPC_MoveParent,
/*15994*/       OPC_RecordChild2, // #3 = $value
/*15995*/       OPC_CheckPredicate, 66, // Predicate_atomic_load_min_local
/*15997*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->16020
/*16000*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16002*/         OPC_EmitMergeInputChains1_0,
/*16003*/         OPC_EmitInteger, MVT::i1, 0, 
/*16006*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*16009*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_load_min:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i32:i32:$value)<<P:Predicate_atomic_load_min_local>> - Complexity = 11
                  // Dst: (DS_MIN_RTN_I32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*16020*/       /*SwitchType*/ 20, MVT::i64,// ->16042
/*16022*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16024*/         OPC_EmitMergeInputChains1_0,
/*16025*/         OPC_EmitInteger, MVT::i1, 0, 
/*16028*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*16031*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_load_min:i64 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i64:i64:$value)<<P:Predicate_atomic_load_min_local>> - Complexity = 11
                  // Dst: (DS_MIN_RTN_I64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*16042*/       0, // EndSwitchType
/*16043*/     /*Scope*/ 52, /*->16096*/
/*16044*/       OPC_RecordChild1, // #1 = $ptr
/*16045*/       OPC_CheckChild1Type, MVT::i32,
/*16047*/       OPC_RecordChild2, // #2 = $val
/*16048*/       OPC_CheckPredicate, 66, // Predicate_atomic_load_min_local
/*16050*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->16073
/*16053*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16055*/         OPC_EmitMergeInputChains1_0,
/*16056*/         OPC_EmitInteger, MVT::i1, 0, 
/*16059*/         OPC_EmitInteger, MVT::i16, 0, 
/*16062*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_load_min:i32 i32:i32:$ptr, i32:i32:$val)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                  // Dst: (DS_MIN_RTN_I32:i32 0:i1, ?:i32:$ptr, ?:i32:$val, 0:i16)
/*16073*/       /*SwitchType*/ 20, MVT::i64,// ->16095
/*16075*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16077*/         OPC_EmitMergeInputChains1_0,
/*16078*/         OPC_EmitInteger, MVT::i1, 0, 
/*16081*/         OPC_EmitInteger, MVT::i16, 0, 
/*16084*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_load_min:i64 i32:i32:$ptr, i64:i64:$val)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                  // Dst: (DS_MIN_RTN_I64:i64 0:i1, ?:i32:$ptr, ?:i64:$val, 0:i16)
/*16095*/       0, // EndSwitchType
/*16096*/     0, /*End of Scope*/
/*16097*/   /*SwitchOpcode*/ 125, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->16225
/*16100*/     OPC_RecordMemRef,
/*16101*/     OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*16102*/     OPC_Scope, 67, /*->16171*/ // 2 children in Scope
/*16104*/       OPC_MoveChild, 1,
/*16106*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*16109*/       OPC_RecordChild0, // #1 = $ptr
/*16110*/       OPC_RecordChild1, // #2 = $offset
/*16111*/       OPC_MoveChild, 1,
/*16113*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16116*/       OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*16118*/       OPC_MoveParent,
/*16119*/       OPC_CheckType, MVT::i32,
/*16121*/       OPC_MoveParent,
/*16122*/       OPC_RecordChild2, // #3 = $value
/*16123*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_max_local
/*16125*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->16148
/*16128*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16130*/         OPC_EmitMergeInputChains1_0,
/*16131*/         OPC_EmitInteger, MVT::i1, 0, 
/*16134*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*16137*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_load_max:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i32:i32:$value)<<P:Predicate_atomic_load_max_local>> - Complexity = 11
                  // Dst: (DS_MAX_RTN_I32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*16148*/       /*SwitchType*/ 20, MVT::i64,// ->16170
/*16150*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16152*/         OPC_EmitMergeInputChains1_0,
/*16153*/         OPC_EmitInteger, MVT::i1, 0, 
/*16156*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*16159*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_load_max:i64 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i64:i64:$value)<<P:Predicate_atomic_load_max_local>> - Complexity = 11
                  // Dst: (DS_MAX_RTN_I64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*16170*/       0, // EndSwitchType
/*16171*/     /*Scope*/ 52, /*->16224*/
/*16172*/       OPC_RecordChild1, // #1 = $ptr
/*16173*/       OPC_CheckChild1Type, MVT::i32,
/*16175*/       OPC_RecordChild2, // #2 = $val
/*16176*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_max_local
/*16178*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->16201
/*16181*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16183*/         OPC_EmitMergeInputChains1_0,
/*16184*/         OPC_EmitInteger, MVT::i1, 0, 
/*16187*/         OPC_EmitInteger, MVT::i16, 0, 
/*16190*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_load_max:i32 i32:i32:$ptr, i32:i32:$val)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                  // Dst: (DS_MAX_RTN_I32:i32 0:i1, ?:i32:$ptr, ?:i32:$val, 0:i16)
/*16201*/       /*SwitchType*/ 20, MVT::i64,// ->16223
/*16203*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16205*/         OPC_EmitMergeInputChains1_0,
/*16206*/         OPC_EmitInteger, MVT::i1, 0, 
/*16209*/         OPC_EmitInteger, MVT::i16, 0, 
/*16212*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_load_max:i64 i32:i32:$ptr, i64:i64:$val)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                  // Dst: (DS_MAX_RTN_I64:i64 0:i1, ?:i32:$ptr, ?:i64:$val, 0:i16)
/*16223*/       0, // EndSwitchType
/*16224*/     0, /*End of Scope*/
/*16225*/   /*SwitchOpcode*/ 125, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->16353
/*16228*/     OPC_RecordMemRef,
/*16229*/     OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*16230*/     OPC_Scope, 67, /*->16299*/ // 2 children in Scope
/*16232*/       OPC_MoveChild, 1,
/*16234*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*16237*/       OPC_RecordChild0, // #1 = $ptr
/*16238*/       OPC_RecordChild1, // #2 = $offset
/*16239*/       OPC_MoveChild, 1,
/*16241*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16244*/       OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*16246*/       OPC_MoveParent,
/*16247*/       OPC_CheckType, MVT::i32,
/*16249*/       OPC_MoveParent,
/*16250*/       OPC_RecordChild2, // #3 = $value
/*16251*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_umin_local
/*16253*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->16276
/*16256*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16258*/         OPC_EmitMergeInputChains1_0,
/*16259*/         OPC_EmitInteger, MVT::i1, 0, 
/*16262*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*16265*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_load_umin:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i32:i32:$value)<<P:Predicate_atomic_load_umin_local>> - Complexity = 11
                  // Dst: (DS_MIN_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*16276*/       /*SwitchType*/ 20, MVT::i64,// ->16298
/*16278*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16280*/         OPC_EmitMergeInputChains1_0,
/*16281*/         OPC_EmitInteger, MVT::i1, 0, 
/*16284*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*16287*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_load_umin:i64 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i64:i64:$value)<<P:Predicate_atomic_load_umin_local>> - Complexity = 11
                  // Dst: (DS_MIN_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*16298*/       0, // EndSwitchType
/*16299*/     /*Scope*/ 52, /*->16352*/
/*16300*/       OPC_RecordChild1, // #1 = $ptr
/*16301*/       OPC_CheckChild1Type, MVT::i32,
/*16303*/       OPC_RecordChild2, // #2 = $val
/*16304*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_umin_local
/*16306*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->16329
/*16309*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16311*/         OPC_EmitMergeInputChains1_0,
/*16312*/         OPC_EmitInteger, MVT::i1, 0, 
/*16315*/         OPC_EmitInteger, MVT::i16, 0, 
/*16318*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_load_umin:i32 i32:i32:$ptr, i32:i32:$val)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                  // Dst: (DS_MIN_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$val, 0:i16)
/*16329*/       /*SwitchType*/ 20, MVT::i64,// ->16351
/*16331*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16333*/         OPC_EmitMergeInputChains1_0,
/*16334*/         OPC_EmitInteger, MVT::i1, 0, 
/*16337*/         OPC_EmitInteger, MVT::i16, 0, 
/*16340*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_load_umin:i64 i32:i32:$ptr, i64:i64:$val)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                  // Dst: (DS_MIN_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$val, 0:i16)
/*16351*/       0, // EndSwitchType
/*16352*/     0, /*End of Scope*/
/*16353*/   /*SwitchOpcode*/ 125, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->16481
/*16356*/     OPC_RecordMemRef,
/*16357*/     OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*16358*/     OPC_Scope, 67, /*->16427*/ // 2 children in Scope
/*16360*/       OPC_MoveChild, 1,
/*16362*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*16365*/       OPC_RecordChild0, // #1 = $ptr
/*16366*/       OPC_RecordChild1, // #2 = $offset
/*16367*/       OPC_MoveChild, 1,
/*16369*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16372*/       OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*16374*/       OPC_MoveParent,
/*16375*/       OPC_CheckType, MVT::i32,
/*16377*/       OPC_MoveParent,
/*16378*/       OPC_RecordChild2, // #3 = $value
/*16379*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_umax_local
/*16381*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->16404
/*16384*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16386*/         OPC_EmitMergeInputChains1_0,
/*16387*/         OPC_EmitInteger, MVT::i1, 0, 
/*16390*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*16393*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_load_umax:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i32:i32:$value)<<P:Predicate_atomic_load_umax_local>> - Complexity = 11
                  // Dst: (DS_MAX_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset))
/*16404*/       /*SwitchType*/ 20, MVT::i64,// ->16426
/*16406*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16408*/         OPC_EmitMergeInputChains1_0,
/*16409*/         OPC_EmitInteger, MVT::i1, 0, 
/*16412*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*16415*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 4, 1, 3, 5, 
                  // Src: (atomic_load_umax:i64 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i64:i64:$value)<<P:Predicate_atomic_load_umax_local>> - Complexity = 11
                  // Dst: (DS_MAX_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset))
/*16426*/       0, // EndSwitchType
/*16427*/     /*Scope*/ 52, /*->16480*/
/*16428*/       OPC_RecordChild1, // #1 = $ptr
/*16429*/       OPC_CheckChild1Type, MVT::i32,
/*16431*/       OPC_RecordChild2, // #2 = $val
/*16432*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_umax_local
/*16434*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->16457
/*16437*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16439*/         OPC_EmitMergeInputChains1_0,
/*16440*/         OPC_EmitInteger, MVT::i1, 0, 
/*16443*/         OPC_EmitInteger, MVT::i16, 0, 
/*16446*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_load_umax:i32 i32:i32:$ptr, i32:i32:$val)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                  // Dst: (DS_MAX_RTN_U32:i32 0:i1, ?:i32:$ptr, ?:i32:$val, 0:i16)
/*16457*/       /*SwitchType*/ 20, MVT::i64,// ->16479
/*16459*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16461*/         OPC_EmitMergeInputChains1_0,
/*16462*/         OPC_EmitInteger, MVT::i1, 0, 
/*16465*/         OPC_EmitInteger, MVT::i16, 0, 
/*16468*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 1, 2, 4, 
                  // Src: (atomic_load_umax:i64 i32:i32:$ptr, i64:i64:$val)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                  // Dst: (DS_MAX_RTN_U64:i64 0:i1, ?:i32:$ptr, ?:i64:$val, 0:i16)
/*16479*/       0, // EndSwitchType
/*16480*/     0, /*End of Scope*/
/*16481*/   /*SwitchOpcode*/ 7|128,1/*135*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->16620
/*16485*/     OPC_RecordMemRef,
/*16486*/     OPC_RecordNode, // #0 = 'atomic_cmp_swap' chained node
/*16487*/     OPC_Scope, 72, /*->16561*/ // 2 children in Scope
/*16489*/       OPC_MoveChild, 1,
/*16491*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*16494*/       OPC_RecordChild0, // #1 = $ptr
/*16495*/       OPC_RecordChild1, // #2 = $offset
/*16496*/       OPC_MoveChild, 1,
/*16498*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16501*/       OPC_CheckPredicate, 11, // Predicate_IMM16bit
/*16503*/       OPC_MoveParent,
/*16504*/       OPC_CheckType, MVT::i32,
/*16506*/       OPC_MoveParent,
/*16507*/       OPC_RecordChild2, // #3 = $cmp
/*16508*/       OPC_RecordChild3, // #4 = $swap
/*16509*/       OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->16535
/*16512*/         OPC_CheckPredicate, 70, // Predicate_atomic_cmp_swap_32_local
/*16514*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16516*/         OPC_EmitMergeInputChains1_0,
/*16517*/         OPC_EmitInteger, MVT::i1, 0, 
/*16520*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*16523*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 1, 3, 4, 6, 
                  // Src: (atomic_cmp_swap:i32 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 11
                  // Dst: (DS_CMPST_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset))
/*16535*/       /*SwitchType*/ 23, MVT::i64,// ->16560
/*16537*/         OPC_CheckPredicate, 71, // Predicate_atomic_cmp_swap_64_local
/*16539*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16541*/         OPC_EmitMergeInputChains1_0,
/*16542*/         OPC_EmitInteger, MVT::i1, 0, 
/*16545*/         OPC_EmitNodeXForm, 0, 2, // as_i16imm
/*16548*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 5, 1, 3, 4, 6, 
                  // Src: (atomic_cmp_swap:i64 (add:i32 i32:i32:$ptr, (imm:i32)<<P:Predicate_IMM16bit>>:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_atomic_cmp_swap_64_local>> - Complexity = 11
                  // Dst: (DS_CMPST_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset))
/*16560*/       0, // EndSwitchType
/*16561*/     /*Scope*/ 57, /*->16619*/
/*16562*/       OPC_RecordChild1, // #1 = $ptr
/*16563*/       OPC_CheckChild1Type, MVT::i32,
/*16565*/       OPC_RecordChild2, // #2 = $cmp
/*16566*/       OPC_RecordChild3, // #3 = $swap
/*16567*/       OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->16593
/*16570*/         OPC_CheckPredicate, 70, // Predicate_atomic_cmp_swap_32_local
/*16572*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16574*/         OPC_EmitMergeInputChains1_0,
/*16575*/         OPC_EmitInteger, MVT::i1, 0, 
/*16578*/         OPC_EmitInteger, MVT::i16, 0, 
/*16581*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 1, 2, 3, 5, 
                  // Src: (atomic_cmp_swap:i32 i32:i32:$ptr, i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                  // Dst: (DS_CMPST_RTN_B32:i32 0:i1, ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, 0:i16)
/*16593*/       /*SwitchType*/ 23, MVT::i64,// ->16618
/*16595*/         OPC_CheckPredicate, 71, // Predicate_atomic_cmp_swap_64_local
/*16597*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16599*/         OPC_EmitMergeInputChains1_0,
/*16600*/         OPC_EmitInteger, MVT::i1, 0, 
/*16603*/         OPC_EmitInteger, MVT::i16, 0, 
/*16606*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 4, 1, 2, 3, 5, 
                  // Src: (atomic_cmp_swap:i64 i32:i32:$ptr, i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_atomic_cmp_swap_64_local>> - Complexity = 4
                  // Dst: (DS_CMPST_RTN_B64:i64 0:i1, ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, 0:i16)
/*16618*/       0, // EndSwitchType
/*16619*/     0, /*End of Scope*/
/*16620*/   /*SwitchOpcode*/ 117|128,12/*1653*/, TARGET_VAL(ISD::XOR),// ->18277
/*16624*/     OPC_Scope, 110|128,3/*494*/, /*->17121*/ // 5 children in Scope
/*16627*/       OPC_RecordChild0, // #0 = $z
/*16628*/       OPC_MoveChild, 1,
/*16630*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16633*/       OPC_Scope, 3|128,2/*259*/, /*->16895*/ // 2 children in Scope
/*16636*/         OPC_RecordChild0, // #1 = $x
/*16637*/         OPC_MoveChild, 1,
/*16639*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16642*/         OPC_Scope, 14|128,1/*142*/, /*->16787*/ // 2 children in Scope
/*16645*/           OPC_RecordChild0, // #2 = $y
/*16646*/           OPC_CheckChild1Same, 0,
/*16648*/           OPC_MoveParent,
/*16649*/           OPC_MoveParent,
/*16650*/           OPC_CheckType, MVT::i32,
/*16652*/           OPC_Scope, 99, /*->16753*/ // 2 children in Scope
/*16654*/             OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16656*/             OPC_EmitInteger, MVT::i32, 0, 
/*16659*/             OPC_EmitInteger, MVT::i32, 0, 
/*16662*/             OPC_EmitInteger, MVT::i32, 0, 
/*16665*/             OPC_EmitInteger, MVT::i32, 0, 
/*16668*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16680*/             OPC_EmitInteger, MVT::i32, 0, 
/*16683*/             OPC_EmitInteger, MVT::i32, 0, 
/*16686*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16698*/             OPC_EmitInteger, MVT::i32, 0, 
/*16701*/             OPC_EmitInteger, MVT::i32, 0, 
/*16704*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16716*/             OPC_EmitInteger, MVT::i32, 1, 
/*16719*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16722*/             OPC_EmitInteger, MVT::i32, 0, 
/*16725*/             OPC_EmitInteger, MVT::i32, 0, 
/*16728*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*16753*/           /*Scope*/ 32, /*->16786*/
/*16754*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*16756*/             OPC_EmitInteger, MVT::i32, 0, 
/*16759*/             OPC_EmitInteger, MVT::i32, 0, 
/*16762*/             OPC_EmitInteger, MVT::i32, 0, 
/*16765*/             OPC_EmitInteger, MVT::i32, 0, 
/*16768*/             OPC_EmitInteger, MVT::i32, 0, 
/*16771*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 1, 4, 2, 5, 0, 6, 7, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*16786*/           0, /*End of Scope*/
/*16787*/         /*Scope*/ 106, /*->16894*/
/*16788*/           OPC_CheckChild0Same, 0,
/*16790*/           OPC_RecordChild1, // #2 = $y
/*16791*/           OPC_MoveParent,
/*16792*/           OPC_MoveParent,
/*16793*/           OPC_CheckType, MVT::i32,
/*16795*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16797*/           OPC_EmitInteger, MVT::i32, 0, 
/*16800*/           OPC_EmitInteger, MVT::i32, 0, 
/*16803*/           OPC_EmitInteger, MVT::i32, 0, 
/*16806*/           OPC_EmitInteger, MVT::i32, 0, 
/*16809*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16821*/           OPC_EmitInteger, MVT::i32, 0, 
/*16824*/           OPC_EmitInteger, MVT::i32, 0, 
/*16827*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16839*/           OPC_EmitInteger, MVT::i32, 0, 
/*16842*/           OPC_EmitInteger, MVT::i32, 0, 
/*16845*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16857*/           OPC_EmitInteger, MVT::i32, 1, 
/*16860*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16863*/           OPC_EmitInteger, MVT::i32, 0, 
/*16866*/           OPC_EmitInteger, MVT::i32, 0, 
/*16869*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*16894*/         0, /*End of Scope*/
/*16895*/       /*Scope*/ 95|128,1/*223*/, /*->17120*/
/*16897*/         OPC_MoveChild, 0,
/*16899*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16902*/         OPC_Scope, 107, /*->17011*/ // 2 children in Scope
/*16904*/           OPC_RecordChild0, // #1 = $y
/*16905*/           OPC_CheckChild1Same, 0,
/*16907*/           OPC_MoveParent,
/*16908*/           OPC_RecordChild1, // #2 = $x
/*16909*/           OPC_MoveParent,
/*16910*/           OPC_CheckType, MVT::i32,
/*16912*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16914*/           OPC_EmitInteger, MVT::i32, 0, 
/*16917*/           OPC_EmitInteger, MVT::i32, 0, 
/*16920*/           OPC_EmitInteger, MVT::i32, 0, 
/*16923*/           OPC_EmitInteger, MVT::i32, 0, 
/*16926*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16938*/           OPC_EmitInteger, MVT::i32, 0, 
/*16941*/           OPC_EmitInteger, MVT::i32, 0, 
/*16944*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16956*/           OPC_EmitInteger, MVT::i32, 0, 
/*16959*/           OPC_EmitInteger, MVT::i32, 0, 
/*16962*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16974*/           OPC_EmitInteger, MVT::i32, 1, 
/*16977*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16980*/           OPC_EmitInteger, MVT::i32, 0, 
/*16983*/           OPC_EmitInteger, MVT::i32, 0, 
/*16986*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17011*/         /*Scope*/ 107, /*->17119*/
/*17012*/           OPC_CheckChild0Same, 0,
/*17014*/           OPC_RecordChild1, // #1 = $y
/*17015*/           OPC_MoveParent,
/*17016*/           OPC_RecordChild1, // #2 = $x
/*17017*/           OPC_MoveParent,
/*17018*/           OPC_CheckType, MVT::i32,
/*17020*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17022*/           OPC_EmitInteger, MVT::i32, 0, 
/*17025*/           OPC_EmitInteger, MVT::i32, 0, 
/*17028*/           OPC_EmitInteger, MVT::i32, 0, 
/*17031*/           OPC_EmitInteger, MVT::i32, 0, 
/*17034*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17046*/           OPC_EmitInteger, MVT::i32, 0, 
/*17049*/           OPC_EmitInteger, MVT::i32, 0, 
/*17052*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17064*/           OPC_EmitInteger, MVT::i32, 0, 
/*17067*/           OPC_EmitInteger, MVT::i32, 0, 
/*17070*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17082*/           OPC_EmitInteger, MVT::i32, 1, 
/*17085*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17088*/           OPC_EmitInteger, MVT::i32, 0, 
/*17091*/           OPC_EmitInteger, MVT::i32, 0, 
/*17094*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17119*/         0, /*End of Scope*/
/*17120*/       0, /*End of Scope*/
/*17121*/     /*Scope*/ 63|128,3/*447*/, /*->17570*/
/*17123*/       OPC_MoveChild, 0,
/*17125*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*17128*/       OPC_Scope, 90|128,1/*218*/, /*->17349*/ // 2 children in Scope
/*17131*/         OPC_RecordChild0, // #0 = $x
/*17132*/         OPC_MoveChild, 1,
/*17134*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17137*/         OPC_RecordChild0, // #1 = $y
/*17138*/         OPC_RecordChild1, // #2 = $z
/*17139*/         OPC_MoveParent,
/*17140*/         OPC_MoveParent,
/*17141*/         OPC_CheckType, MVT::i32,
/*17143*/         OPC_Scope, 101, /*->17246*/ // 2 children in Scope
/*17145*/           OPC_CheckChild1Same, 2,
/*17147*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17149*/           OPC_EmitInteger, MVT::i32, 0, 
/*17152*/           OPC_EmitInteger, MVT::i32, 0, 
/*17155*/           OPC_EmitInteger, MVT::i32, 0, 
/*17158*/           OPC_EmitInteger, MVT::i32, 0, 
/*17161*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17173*/           OPC_EmitInteger, MVT::i32, 0, 
/*17176*/           OPC_EmitInteger, MVT::i32, 0, 
/*17179*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17191*/           OPC_EmitInteger, MVT::i32, 0, 
/*17194*/           OPC_EmitInteger, MVT::i32, 0, 
/*17197*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17209*/           OPC_EmitInteger, MVT::i32, 1, 
/*17212*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17215*/           OPC_EmitInteger, MVT::i32, 0, 
/*17218*/           OPC_EmitInteger, MVT::i32, 0, 
/*17221*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17246*/         /*Scope*/ 101, /*->17348*/
/*17247*/           OPC_CheckChild1Same, 1,
/*17249*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17251*/           OPC_EmitInteger, MVT::i32, 0, 
/*17254*/           OPC_EmitInteger, MVT::i32, 0, 
/*17257*/           OPC_EmitInteger, MVT::i32, 0, 
/*17260*/           OPC_EmitInteger, MVT::i32, 0, 
/*17263*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17275*/           OPC_EmitInteger, MVT::i32, 0, 
/*17278*/           OPC_EmitInteger, MVT::i32, 0, 
/*17281*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17293*/           OPC_EmitInteger, MVT::i32, 0, 
/*17296*/           OPC_EmitInteger, MVT::i32, 0, 
/*17299*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17311*/           OPC_EmitInteger, MVT::i32, 1, 
/*17314*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17317*/           OPC_EmitInteger, MVT::i32, 0, 
/*17320*/           OPC_EmitInteger, MVT::i32, 0, 
/*17323*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17348*/         0, /*End of Scope*/
/*17349*/       /*Scope*/ 90|128,1/*218*/, /*->17569*/
/*17351*/         OPC_MoveChild, 0,
/*17353*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17356*/         OPC_RecordChild0, // #0 = $y
/*17357*/         OPC_RecordChild1, // #1 = $z
/*17358*/         OPC_MoveParent,
/*17359*/         OPC_RecordChild1, // #2 = $x
/*17360*/         OPC_MoveParent,
/*17361*/         OPC_CheckType, MVT::i32,
/*17363*/         OPC_Scope, 101, /*->17466*/ // 2 children in Scope
/*17365*/           OPC_CheckChild1Same, 1,
/*17367*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17369*/           OPC_EmitInteger, MVT::i32, 0, 
/*17372*/           OPC_EmitInteger, MVT::i32, 0, 
/*17375*/           OPC_EmitInteger, MVT::i32, 0, 
/*17378*/           OPC_EmitInteger, MVT::i32, 0, 
/*17381*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17393*/           OPC_EmitInteger, MVT::i32, 0, 
/*17396*/           OPC_EmitInteger, MVT::i32, 0, 
/*17399*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17411*/           OPC_EmitInteger, MVT::i32, 0, 
/*17414*/           OPC_EmitInteger, MVT::i32, 0, 
/*17417*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17429*/           OPC_EmitInteger, MVT::i32, 1, 
/*17432*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17435*/           OPC_EmitInteger, MVT::i32, 0, 
/*17438*/           OPC_EmitInteger, MVT::i32, 0, 
/*17441*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17466*/         /*Scope*/ 101, /*->17568*/
/*17467*/           OPC_CheckChild1Same, 0,
/*17469*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17471*/           OPC_EmitInteger, MVT::i32, 0, 
/*17474*/           OPC_EmitInteger, MVT::i32, 0, 
/*17477*/           OPC_EmitInteger, MVT::i32, 0, 
/*17480*/           OPC_EmitInteger, MVT::i32, 0, 
/*17483*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17495*/           OPC_EmitInteger, MVT::i32, 0, 
/*17498*/           OPC_EmitInteger, MVT::i32, 0, 
/*17501*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17513*/           OPC_EmitInteger, MVT::i32, 0, 
/*17516*/           OPC_EmitInteger, MVT::i32, 0, 
/*17519*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17531*/           OPC_EmitInteger, MVT::i32, 1, 
/*17534*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17537*/           OPC_EmitInteger, MVT::i32, 0, 
/*17540*/           OPC_EmitInteger, MVT::i32, 0, 
/*17543*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17568*/         0, /*End of Scope*/
/*17569*/       0, /*End of Scope*/
/*17570*/     /*Scope*/ 16|128,1/*144*/, /*->17716*/
/*17572*/       OPC_RecordChild0, // #0 = $z
/*17573*/       OPC_MoveChild, 1,
/*17575*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*17578*/       OPC_Scope, 45, /*->17625*/ // 2 children in Scope
/*17580*/         OPC_RecordChild0, // #1 = $x
/*17581*/         OPC_MoveChild, 1,
/*17583*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17586*/         OPC_CheckChild0Same, 0,
/*17588*/         OPC_RecordChild1, // #2 = $y
/*17589*/         OPC_MoveParent,
/*17590*/         OPC_MoveParent,
/*17591*/         OPC_CheckType, MVT::i32,
/*17593*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17595*/         OPC_EmitInteger, MVT::i32, 0, 
/*17598*/         OPC_EmitInteger, MVT::i32, 0, 
/*17601*/         OPC_EmitInteger, MVT::i32, 0, 
/*17604*/         OPC_EmitInteger, MVT::i32, 0, 
/*17607*/         OPC_EmitInteger, MVT::i32, 0, 
/*17610*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 1, 4, 2, 5, 0, 6, 7, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17625*/       /*Scope*/ 89, /*->17715*/
/*17626*/         OPC_MoveChild, 0,
/*17628*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17631*/         OPC_Scope, 40, /*->17673*/ // 2 children in Scope
/*17633*/           OPC_RecordChild0, // #1 = $y
/*17634*/           OPC_CheckChild1Same, 0,
/*17636*/           OPC_MoveParent,
/*17637*/           OPC_RecordChild1, // #2 = $x
/*17638*/           OPC_MoveParent,
/*17639*/           OPC_CheckType, MVT::i32,
/*17641*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17643*/           OPC_EmitInteger, MVT::i32, 0, 
/*17646*/           OPC_EmitInteger, MVT::i32, 0, 
/*17649*/           OPC_EmitInteger, MVT::i32, 0, 
/*17652*/           OPC_EmitInteger, MVT::i32, 0, 
/*17655*/           OPC_EmitInteger, MVT::i32, 0, 
/*17658*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 2, 4, 1, 5, 0, 6, 7, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17673*/         /*Scope*/ 40, /*->17714*/
/*17674*/           OPC_CheckChild0Same, 0,
/*17676*/           OPC_RecordChild1, // #1 = $y
/*17677*/           OPC_MoveParent,
/*17678*/           OPC_RecordChild1, // #2 = $x
/*17679*/           OPC_MoveParent,
/*17680*/           OPC_CheckType, MVT::i32,
/*17682*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17684*/           OPC_EmitInteger, MVT::i32, 0, 
/*17687*/           OPC_EmitInteger, MVT::i32, 0, 
/*17690*/           OPC_EmitInteger, MVT::i32, 0, 
/*17693*/           OPC_EmitInteger, MVT::i32, 0, 
/*17696*/           OPC_EmitInteger, MVT::i32, 0, 
/*17699*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 2, 4, 1, 5, 0, 6, 7, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17714*/         0, /*End of Scope*/
/*17715*/       0, /*End of Scope*/
/*17716*/     /*Scope*/ 49|128,1/*177*/, /*->17895*/
/*17718*/       OPC_MoveChild, 0,
/*17720*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*17723*/       OPC_Scope, 84, /*->17809*/ // 2 children in Scope
/*17725*/         OPC_RecordChild0, // #0 = $x
/*17726*/         OPC_MoveChild, 1,
/*17728*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17731*/         OPC_RecordChild0, // #1 = $y
/*17732*/         OPC_RecordChild1, // #2 = $z
/*17733*/         OPC_MoveParent,
/*17734*/         OPC_MoveParent,
/*17735*/         OPC_CheckType, MVT::i32,
/*17737*/         OPC_Scope, 34, /*->17773*/ // 2 children in Scope
/*17739*/           OPC_CheckChild1Same, 2,
/*17741*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17743*/           OPC_EmitInteger, MVT::i32, 0, 
/*17746*/           OPC_EmitInteger, MVT::i32, 0, 
/*17749*/           OPC_EmitInteger, MVT::i32, 0, 
/*17752*/           OPC_EmitInteger, MVT::i32, 0, 
/*17755*/           OPC_EmitInteger, MVT::i32, 0, 
/*17758*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17773*/         /*Scope*/ 34, /*->17808*/
/*17774*/           OPC_CheckChild1Same, 1,
/*17776*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17778*/           OPC_EmitInteger, MVT::i32, 0, 
/*17781*/           OPC_EmitInteger, MVT::i32, 0, 
/*17784*/           OPC_EmitInteger, MVT::i32, 0, 
/*17787*/           OPC_EmitInteger, MVT::i32, 0, 
/*17790*/           OPC_EmitInteger, MVT::i32, 0, 
/*17793*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 0, 4, 2, 5, 1, 6, 7, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17808*/         0, /*End of Scope*/
/*17809*/       /*Scope*/ 84, /*->17894*/
/*17810*/         OPC_MoveChild, 0,
/*17812*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17815*/         OPC_RecordChild0, // #0 = $y
/*17816*/         OPC_RecordChild1, // #1 = $z
/*17817*/         OPC_MoveParent,
/*17818*/         OPC_RecordChild1, // #2 = $x
/*17819*/         OPC_MoveParent,
/*17820*/         OPC_CheckType, MVT::i32,
/*17822*/         OPC_Scope, 34, /*->17858*/ // 2 children in Scope
/*17824*/           OPC_CheckChild1Same, 1,
/*17826*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17828*/           OPC_EmitInteger, MVT::i32, 0, 
/*17831*/           OPC_EmitInteger, MVT::i32, 0, 
/*17834*/           OPC_EmitInteger, MVT::i32, 0, 
/*17837*/           OPC_EmitInteger, MVT::i32, 0, 
/*17840*/           OPC_EmitInteger, MVT::i32, 0, 
/*17843*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 2, 4, 0, 5, 1, 6, 7, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17858*/         /*Scope*/ 34, /*->17893*/
/*17859*/           OPC_CheckChild1Same, 0,
/*17861*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*17863*/           OPC_EmitInteger, MVT::i32, 0, 
/*17866*/           OPC_EmitInteger, MVT::i32, 0, 
/*17869*/           OPC_EmitInteger, MVT::i32, 0, 
/*17872*/           OPC_EmitInteger, MVT::i32, 0, 
/*17875*/           OPC_EmitInteger, MVT::i32, 0, 
/*17878*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 2, 4, 1, 5, 0, 6, 7, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*17893*/         0, /*End of Scope*/
/*17894*/       0, /*End of Scope*/
/*17895*/     /*Scope*/ 123|128,2/*379*/, /*->18276*/
/*17897*/       OPC_RecordChild0, // #0 = $src0
/*17898*/       OPC_Scope, 108, /*->18008*/ // 2 children in Scope
/*17900*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17911*/         OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->17995
/*17914*/           OPC_Scope, 67, /*->17983*/ // 2 children in Scope
/*17916*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17918*/             OPC_EmitInteger, MVT::i32, 1, 
/*17921*/             OPC_EmitInteger, MVT::i32, 0, 
/*17924*/             OPC_EmitInteger, MVT::i32, 0, 
/*17927*/             OPC_EmitInteger, MVT::i32, 0, 
/*17930*/             OPC_EmitInteger, MVT::i32, 0, 
/*17933*/             OPC_EmitInteger, MVT::i32, 0, 
/*17936*/             OPC_EmitInteger, MVT::i32, 0, 
/*17939*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17951*/             OPC_EmitInteger, MVT::i32, 1, 
/*17954*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17957*/             OPC_EmitInteger, MVT::i32, 0, 
/*17960*/             OPC_EmitInteger, MVT::i32, 0, 
/*17963*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*17983*/           /*Scope*/ 10, /*->17994*/
/*17984*/             OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*17986*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32 i32:i32:$src0)
/*17994*/           0, /*End of Scope*/
/*17995*/         /*SwitchType*/ 10, MVT::i64,// ->18007
/*17997*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*17999*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64 i64:i64:$src0)
/*18007*/         0, // EndSwitchType
/*18008*/       /*Scope*/ 9|128,2/*265*/, /*->18275*/
/*18010*/         OPC_RecordChild1, // #1 = $src1
/*18011*/         OPC_SwitchType /*3 cases */, 0|128,1/*128*/, MVT::i32,// ->18143
/*18015*/           OPC_Scope, 101, /*->18118*/ // 3 children in Scope
/*18017*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18019*/             OPC_EmitInteger, MVT::i32, 0, 
/*18022*/             OPC_EmitInteger, MVT::i32, 0, 
/*18025*/             OPC_EmitInteger, MVT::i32, 1, 
/*18028*/             OPC_EmitInteger, MVT::i32, 0, 
/*18031*/             OPC_EmitInteger, MVT::i32, 0, 
/*18034*/             OPC_EmitInteger, MVT::i32, 0, 
/*18037*/             OPC_EmitInteger, MVT::i32, 0, 
/*18040*/             OPC_EmitInteger, MVT::i32, 0, 
/*18043*/             OPC_EmitInteger, MVT::i32, 0, 
/*18046*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18058*/             OPC_EmitInteger, MVT::i32, 0, 
/*18061*/             OPC_EmitInteger, MVT::i32, 0, 
/*18064*/             OPC_EmitInteger, MVT::i32, 0, 
/*18067*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18079*/             OPC_EmitInteger, MVT::i32, 1, 
/*18082*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18085*/             OPC_EmitInteger, MVT::i32, 0, 
/*18088*/             OPC_EmitInteger, MVT::i32, 0, 
/*18091*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*18118*/           /*Scope*/ 11, /*->18130*/
/*18119*/             OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*18121*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*18130*/           /*Scope*/ 11, /*->18142*/
/*18131*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18133*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (V_XOR_B32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*18142*/           0, /*End of Scope*/
/*18143*/         /*SwitchType*/ 116, MVT::i64,// ->18261
/*18145*/           OPC_Scope, 11, /*->18158*/ // 2 children in Scope
/*18147*/             OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*18149*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                      // Dst: (S_XOR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*18158*/           /*Scope*/ 101, /*->18260*/
/*18159*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18161*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #2
/*18168*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18171*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*18180*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18183*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*18192*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*18201*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18204*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 7, 8,  // Results = #9
/*18214*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18217*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 10,  // Results = #11
/*18226*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18229*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 12,  // Results = #13
/*18238*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 11, 13,  // Results = #14
/*18247*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18250*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::i64, 3/*#Ops*/, 9, 14, 15, 
                      // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                      // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (V_XOR_B32_e32:i32 (EXTRACT_SUBREG:i32 i64:i64:$src0, sub0:i32), (EXTRACT_SUBREG:i32 i64:i64:$src1, sub0:i32)), sub0:i32), (V_XOR_B32_e32:i32 (EXTRACT_SUBREG:i32 i64:i64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 i64:i64:$src1, sub1:i32)), sub1:i32)
/*18260*/           0, /*End of Scope*/
/*18261*/         /*SwitchType*/ 11, MVT::i1,// ->18274
/*18263*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18265*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_XOR_I1), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (V_XOR_I1:i1 i1:i1:$src0, i1:i1:$src1)
/*18274*/         0, // EndSwitchType
/*18275*/       0, /*End of Scope*/
/*18276*/     0, /*End of Scope*/
/*18277*/   /*SwitchOpcode*/ 17|128,16/*2065*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->20346
/*18281*/     OPC_RecordChild0, // #0 = $vec
/*18282*/     OPC_Scope, 54|128,1/*182*/, /*->18467*/ // 8 children in Scope
/*18285*/       OPC_CheckChild0Type, MVT::v2i32,
/*18287*/       OPC_Scope, 40, /*->18329*/ // 5 children in Scope
/*18289*/         OPC_MoveChild, 1,
/*18291*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*18294*/         OPC_RecordChild0, // #1 = $idx
/*18295*/         OPC_RecordChild1, // #2 = $off
/*18296*/         OPC_MoveChild, 1,
/*18298*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18301*/         OPC_MoveParent,
/*18302*/         OPC_CheckType, MVT::i32,
/*18304*/         OPC_MoveParent,
/*18305*/         OPC_CheckType, MVT::i32,
/*18307*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18309*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*18316*/         OPC_EmitConvertToTarget, 2,
/*18318*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*18329*/       /*Scope*/ 36, /*->18366*/
/*18330*/         OPC_CheckChild1Integer, 0, 
/*18332*/         OPC_CheckType, MVT::i32,
/*18334*/         OPC_Scope, 14, /*->18350*/ // 2 children in Scope
/*18336*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18338*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18341*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*18350*/         /*Scope*/ 14, /*->18365*/
/*18351*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18353*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18356*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*18365*/         0, /*End of Scope*/
/*18366*/       /*Scope*/ 36, /*->18403*/
/*18367*/         OPC_CheckChild1Integer, 1, 
/*18369*/         OPC_CheckType, MVT::i32,
/*18371*/         OPC_Scope, 14, /*->18387*/ // 2 children in Scope
/*18373*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18375*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18378*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*18387*/         /*Scope*/ 14, /*->18402*/
/*18388*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18390*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18393*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*18402*/         0, /*End of Scope*/
/*18403*/       /*Scope*/ 18, /*->18422*/
/*18404*/         OPC_CheckChild1Integer, 2, 
/*18406*/         OPC_CheckType, MVT::i32,
/*18408*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18410*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*18413*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*18422*/       /*Scope*/ 43, /*->18466*/
/*18423*/         OPC_RecordChild1, // #1 = $index
/*18424*/         OPC_CheckChild1Type, MVT::i32,
/*18426*/         OPC_CheckType, MVT::i32,
/*18428*/         OPC_Scope, 11, /*->18441*/ // 2 children in Scope
/*18430*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18432*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*18441*/         /*Scope*/ 23, /*->18465*/
/*18442*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18444*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*18451*/           OPC_EmitInteger, MVT::i32, 0, 
/*18454*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, 0:i32)
/*18465*/         0, /*End of Scope*/
/*18466*/       0, /*End of Scope*/
/*18467*/     /*Scope*/ 109|128,1/*237*/, /*->18706*/
/*18469*/       OPC_CheckChild0Type, MVT::v4i32,
/*18471*/       OPC_Scope, 40, /*->18513*/ // 6 children in Scope
/*18473*/         OPC_MoveChild, 1,
/*18475*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*18478*/         OPC_RecordChild0, // #1 = $idx
/*18479*/         OPC_RecordChild1, // #2 = $off
/*18480*/         OPC_MoveChild, 1,
/*18482*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18485*/         OPC_MoveParent,
/*18486*/         OPC_CheckType, MVT::i32,
/*18488*/         OPC_MoveParent,
/*18489*/         OPC_CheckType, MVT::i32,
/*18491*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18493*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*18500*/         OPC_EmitConvertToTarget, 2,
/*18502*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v4i32:v4i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*18513*/       /*Scope*/ 36, /*->18550*/
/*18514*/         OPC_CheckChild1Integer, 0, 
/*18516*/         OPC_CheckType, MVT::i32,
/*18518*/         OPC_Scope, 14, /*->18534*/ // 2 children in Scope
/*18520*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18522*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18525*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*18534*/         /*Scope*/ 14, /*->18549*/
/*18535*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18537*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18540*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*18549*/         0, /*End of Scope*/
/*18550*/       /*Scope*/ 36, /*->18587*/
/*18551*/         OPC_CheckChild1Integer, 1, 
/*18553*/         OPC_CheckType, MVT::i32,
/*18555*/         OPC_Scope, 14, /*->18571*/ // 2 children in Scope
/*18557*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18559*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18562*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*18571*/         /*Scope*/ 14, /*->18586*/
/*18572*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18574*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18577*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*18586*/         0, /*End of Scope*/
/*18587*/       /*Scope*/ 36, /*->18624*/
/*18588*/         OPC_CheckChild1Integer, 2, 
/*18590*/         OPC_CheckType, MVT::i32,
/*18592*/         OPC_Scope, 14, /*->18608*/ // 2 children in Scope
/*18594*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18596*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*18599*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*18608*/         /*Scope*/ 14, /*->18623*/
/*18609*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18611*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*18614*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*18623*/         0, /*End of Scope*/
/*18624*/       /*Scope*/ 36, /*->18661*/
/*18625*/         OPC_CheckChild1Integer, 3, 
/*18627*/         OPC_CheckType, MVT::i32,
/*18629*/         OPC_Scope, 14, /*->18645*/ // 2 children in Scope
/*18631*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18633*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*18636*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*18645*/         /*Scope*/ 14, /*->18660*/
/*18646*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18648*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*18651*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*18660*/         0, /*End of Scope*/
/*18661*/       /*Scope*/ 43, /*->18705*/
/*18662*/         OPC_RecordChild1, // #1 = $index
/*18663*/         OPC_CheckChild1Type, MVT::i32,
/*18665*/         OPC_CheckType, MVT::i32,
/*18667*/         OPC_Scope, 11, /*->18680*/ // 2 children in Scope
/*18669*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18671*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*18680*/         /*Scope*/ 23, /*->18704*/
/*18681*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18683*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*18690*/           OPC_EmitInteger, MVT::i32, 0, 
/*18693*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, 0:i32)
/*18704*/         0, /*End of Scope*/
/*18705*/       0, /*End of Scope*/
/*18706*/     /*Scope*/ 98|128,1/*226*/, /*->18934*/
/*18708*/       OPC_CheckChild0Type, MVT::v8i32,
/*18710*/       OPC_Scope, 40, /*->18752*/ // 10 children in Scope
/*18712*/         OPC_MoveChild, 1,
/*18714*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*18717*/         OPC_RecordChild0, // #1 = $idx
/*18718*/         OPC_RecordChild1, // #2 = $off
/*18719*/         OPC_MoveChild, 1,
/*18721*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18724*/         OPC_MoveParent,
/*18725*/         OPC_CheckType, MVT::i32,
/*18727*/         OPC_MoveParent,
/*18728*/         OPC_CheckType, MVT::i32,
/*18730*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18732*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*18739*/         OPC_EmitConvertToTarget, 2,
/*18741*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*18752*/       /*Scope*/ 18, /*->18771*/
/*18753*/         OPC_CheckChild1Integer, 0, 
/*18755*/         OPC_CheckType, MVT::i32,
/*18757*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18759*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18762*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*18771*/       /*Scope*/ 18, /*->18790*/
/*18772*/         OPC_CheckChild1Integer, 1, 
/*18774*/         OPC_CheckType, MVT::i32,
/*18776*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18778*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18781*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*18790*/       /*Scope*/ 18, /*->18809*/
/*18791*/         OPC_CheckChild1Integer, 2, 
/*18793*/         OPC_CheckType, MVT::i32,
/*18795*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18797*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*18800*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*18809*/       /*Scope*/ 18, /*->18828*/
/*18810*/         OPC_CheckChild1Integer, 3, 
/*18812*/         OPC_CheckType, MVT::i32,
/*18814*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18816*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*18819*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*18828*/       /*Scope*/ 18, /*->18847*/
/*18829*/         OPC_CheckChild1Integer, 4, 
/*18831*/         OPC_CheckType, MVT::i32,
/*18833*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18835*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*18838*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*18847*/       /*Scope*/ 18, /*->18866*/
/*18848*/         OPC_CheckChild1Integer, 5, 
/*18850*/         OPC_CheckType, MVT::i32,
/*18852*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18854*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*18857*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*18866*/       /*Scope*/ 18, /*->18885*/
/*18867*/         OPC_CheckChild1Integer, 6, 
/*18869*/         OPC_CheckType, MVT::i32,
/*18871*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18873*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*18876*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*18885*/       /*Scope*/ 18, /*->18904*/
/*18886*/         OPC_CheckChild1Integer, 7, 
/*18888*/         OPC_CheckType, MVT::i32,
/*18890*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18892*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*18895*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*18904*/       /*Scope*/ 28, /*->18933*/
/*18905*/         OPC_RecordChild1, // #1 = $idx
/*18906*/         OPC_CheckChild1Type, MVT::i32,
/*18908*/         OPC_CheckType, MVT::i32,
/*18910*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18912*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*18919*/         OPC_EmitInteger, MVT::i32, 0, 
/*18922*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, 0:i32)
/*18933*/       0, /*End of Scope*/
/*18934*/     /*Scope*/ 122|128,2/*378*/, /*->19314*/
/*18936*/       OPC_CheckChild0Type, MVT::v16i32,
/*18938*/       OPC_Scope, 40, /*->18980*/ // 18 children in Scope
/*18940*/         OPC_MoveChild, 1,
/*18942*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*18945*/         OPC_RecordChild0, // #1 = $idx
/*18946*/         OPC_RecordChild1, // #2 = $off
/*18947*/         OPC_MoveChild, 1,
/*18949*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18952*/         OPC_MoveParent,
/*18953*/         OPC_CheckType, MVT::i32,
/*18955*/         OPC_MoveParent,
/*18956*/         OPC_CheckType, MVT::i32,
/*18958*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18960*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*18967*/         OPC_EmitConvertToTarget, 2,
/*18969*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*18980*/       /*Scope*/ 18, /*->18999*/
/*18981*/         OPC_CheckChild1Integer, 0, 
/*18983*/         OPC_CheckType, MVT::i32,
/*18985*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18987*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18990*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*18999*/       /*Scope*/ 18, /*->19018*/
/*19000*/         OPC_CheckChild1Integer, 1, 
/*19002*/         OPC_CheckType, MVT::i32,
/*19004*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19006*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19009*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*19018*/       /*Scope*/ 18, /*->19037*/
/*19019*/         OPC_CheckChild1Integer, 2, 
/*19021*/         OPC_CheckType, MVT::i32,
/*19023*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19025*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19028*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*19037*/       /*Scope*/ 18, /*->19056*/
/*19038*/         OPC_CheckChild1Integer, 3, 
/*19040*/         OPC_CheckType, MVT::i32,
/*19042*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19044*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*19047*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*19056*/       /*Scope*/ 18, /*->19075*/
/*19057*/         OPC_CheckChild1Integer, 4, 
/*19059*/         OPC_CheckType, MVT::i32,
/*19061*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19063*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*19066*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*19075*/       /*Scope*/ 18, /*->19094*/
/*19076*/         OPC_CheckChild1Integer, 5, 
/*19078*/         OPC_CheckType, MVT::i32,
/*19080*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19082*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*19085*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*19094*/       /*Scope*/ 18, /*->19113*/
/*19095*/         OPC_CheckChild1Integer, 6, 
/*19097*/         OPC_CheckType, MVT::i32,
/*19099*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19101*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*19104*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*19113*/       /*Scope*/ 18, /*->19132*/
/*19114*/         OPC_CheckChild1Integer, 7, 
/*19116*/         OPC_CheckType, MVT::i32,
/*19118*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19120*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*19123*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*19132*/       /*Scope*/ 18, /*->19151*/
/*19133*/         OPC_CheckChild1Integer, 8, 
/*19135*/         OPC_CheckType, MVT::i32,
/*19137*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19139*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*19142*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*19151*/       /*Scope*/ 18, /*->19170*/
/*19152*/         OPC_CheckChild1Integer, 9, 
/*19154*/         OPC_CheckType, MVT::i32,
/*19156*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19158*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*19161*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*19170*/       /*Scope*/ 18, /*->19189*/
/*19171*/         OPC_CheckChild1Integer, 10, 
/*19173*/         OPC_CheckType, MVT::i32,
/*19175*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19177*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*19180*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*19189*/       /*Scope*/ 18, /*->19208*/
/*19190*/         OPC_CheckChild1Integer, 11, 
/*19192*/         OPC_CheckType, MVT::i32,
/*19194*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19196*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*19199*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*19208*/       /*Scope*/ 18, /*->19227*/
/*19209*/         OPC_CheckChild1Integer, 12, 
/*19211*/         OPC_CheckType, MVT::i32,
/*19213*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19215*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*19218*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*19227*/       /*Scope*/ 18, /*->19246*/
/*19228*/         OPC_CheckChild1Integer, 13, 
/*19230*/         OPC_CheckType, MVT::i32,
/*19232*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19234*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*19237*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*19246*/       /*Scope*/ 18, /*->19265*/
/*19247*/         OPC_CheckChild1Integer, 14, 
/*19249*/         OPC_CheckType, MVT::i32,
/*19251*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19253*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*19256*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*19265*/       /*Scope*/ 18, /*->19284*/
/*19266*/         OPC_CheckChild1Integer, 15, 
/*19268*/         OPC_CheckType, MVT::i32,
/*19270*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19272*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*19275*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*19284*/       /*Scope*/ 28, /*->19313*/
/*19285*/         OPC_RecordChild1, // #1 = $idx
/*19286*/         OPC_CheckChild1Type, MVT::i32,
/*19288*/         OPC_CheckType, MVT::i32,
/*19290*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19292*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*19299*/         OPC_EmitInteger, MVT::i32, 0, 
/*19302*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, 0:i32)
/*19313*/       0, /*End of Scope*/
/*19314*/     /*Scope*/ 54|128,1/*182*/, /*->19498*/
/*19316*/       OPC_CheckChild0Type, MVT::v2f32,
/*19318*/       OPC_Scope, 40, /*->19360*/ // 5 children in Scope
/*19320*/         OPC_MoveChild, 1,
/*19322*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19325*/         OPC_RecordChild0, // #1 = $idx
/*19326*/         OPC_RecordChild1, // #2 = $off
/*19327*/         OPC_MoveChild, 1,
/*19329*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19332*/         OPC_MoveParent,
/*19333*/         OPC_CheckType, MVT::i32,
/*19335*/         OPC_MoveParent,
/*19336*/         OPC_CheckType, MVT::f32,
/*19338*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19340*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*19347*/         OPC_EmitConvertToTarget, 2,
/*19349*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19360*/       /*Scope*/ 36, /*->19397*/
/*19361*/         OPC_CheckChild1Integer, 0, 
/*19363*/         OPC_CheckType, MVT::f32,
/*19365*/         OPC_Scope, 14, /*->19381*/ // 2 children in Scope
/*19367*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19369*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19372*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*19381*/         /*Scope*/ 14, /*->19396*/
/*19382*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19384*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19387*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*19396*/         0, /*End of Scope*/
/*19397*/       /*Scope*/ 36, /*->19434*/
/*19398*/         OPC_CheckChild1Integer, 1, 
/*19400*/         OPC_CheckType, MVT::f32,
/*19402*/         OPC_Scope, 14, /*->19418*/ // 2 children in Scope
/*19404*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19406*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19409*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*19418*/         /*Scope*/ 14, /*->19433*/
/*19419*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19421*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19424*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*19433*/         0, /*End of Scope*/
/*19434*/       /*Scope*/ 18, /*->19453*/
/*19435*/         OPC_CheckChild1Integer, 2, 
/*19437*/         OPC_CheckType, MVT::f32,
/*19439*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19441*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19444*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*19453*/       /*Scope*/ 43, /*->19497*/
/*19454*/         OPC_RecordChild1, // #1 = $index
/*19455*/         OPC_CheckChild1Type, MVT::i32,
/*19457*/         OPC_CheckType, MVT::f32,
/*19459*/         OPC_Scope, 11, /*->19472*/ // 2 children in Scope
/*19461*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19463*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*19472*/         /*Scope*/ 23, /*->19496*/
/*19473*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19475*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*19482*/           OPC_EmitInteger, MVT::i32, 0, 
/*19485*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, 0:i32)
/*19496*/         0, /*End of Scope*/
/*19497*/       0, /*End of Scope*/
/*19498*/     /*Scope*/ 109|128,1/*237*/, /*->19737*/
/*19500*/       OPC_CheckChild0Type, MVT::v4f32,
/*19502*/       OPC_Scope, 40, /*->19544*/ // 6 children in Scope
/*19504*/         OPC_MoveChild, 1,
/*19506*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19509*/         OPC_RecordChild0, // #1 = $idx
/*19510*/         OPC_RecordChild1, // #2 = $off
/*19511*/         OPC_MoveChild, 1,
/*19513*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19516*/         OPC_MoveParent,
/*19517*/         OPC_CheckType, MVT::i32,
/*19519*/         OPC_MoveParent,
/*19520*/         OPC_CheckType, MVT::f32,
/*19522*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19524*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*19531*/         OPC_EmitConvertToTarget, 2,
/*19533*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v4f32:v4f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19544*/       /*Scope*/ 36, /*->19581*/
/*19545*/         OPC_CheckChild1Integer, 0, 
/*19547*/         OPC_CheckType, MVT::f32,
/*19549*/         OPC_Scope, 14, /*->19565*/ // 2 children in Scope
/*19551*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19553*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19556*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*19565*/         /*Scope*/ 14, /*->19580*/
/*19566*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19568*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19571*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*19580*/         0, /*End of Scope*/
/*19581*/       /*Scope*/ 36, /*->19618*/
/*19582*/         OPC_CheckChild1Integer, 1, 
/*19584*/         OPC_CheckType, MVT::f32,
/*19586*/         OPC_Scope, 14, /*->19602*/ // 2 children in Scope
/*19588*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19590*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19593*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*19602*/         /*Scope*/ 14, /*->19617*/
/*19603*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19605*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19608*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*19617*/         0, /*End of Scope*/
/*19618*/       /*Scope*/ 36, /*->19655*/
/*19619*/         OPC_CheckChild1Integer, 2, 
/*19621*/         OPC_CheckType, MVT::f32,
/*19623*/         OPC_Scope, 14, /*->19639*/ // 2 children in Scope
/*19625*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19627*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19630*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*19639*/         /*Scope*/ 14, /*->19654*/
/*19640*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19642*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19645*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*19654*/         0, /*End of Scope*/
/*19655*/       /*Scope*/ 36, /*->19692*/
/*19656*/         OPC_CheckChild1Integer, 3, 
/*19658*/         OPC_CheckType, MVT::f32,
/*19660*/         OPC_Scope, 14, /*->19676*/ // 2 children in Scope
/*19662*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19664*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*19667*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*19676*/         /*Scope*/ 14, /*->19691*/
/*19677*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19679*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*19682*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*19691*/         0, /*End of Scope*/
/*19692*/       /*Scope*/ 43, /*->19736*/
/*19693*/         OPC_RecordChild1, // #1 = $index
/*19694*/         OPC_CheckChild1Type, MVT::i32,
/*19696*/         OPC_CheckType, MVT::f32,
/*19698*/         OPC_Scope, 11, /*->19711*/ // 2 children in Scope
/*19700*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19702*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*19711*/         /*Scope*/ 23, /*->19735*/
/*19712*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19714*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*19721*/           OPC_EmitInteger, MVT::i32, 0, 
/*19724*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, 0:i32)
/*19735*/         0, /*End of Scope*/
/*19736*/       0, /*End of Scope*/
/*19737*/     /*Scope*/ 98|128,1/*226*/, /*->19965*/
/*19739*/       OPC_CheckChild0Type, MVT::v8f32,
/*19741*/       OPC_Scope, 40, /*->19783*/ // 10 children in Scope
/*19743*/         OPC_MoveChild, 1,
/*19745*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19748*/         OPC_RecordChild0, // #1 = $idx
/*19749*/         OPC_RecordChild1, // #2 = $off
/*19750*/         OPC_MoveChild, 1,
/*19752*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19755*/         OPC_MoveParent,
/*19756*/         OPC_CheckType, MVT::i32,
/*19758*/         OPC_MoveParent,
/*19759*/         OPC_CheckType, MVT::f32,
/*19761*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19763*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*19770*/         OPC_EmitConvertToTarget, 2,
/*19772*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19783*/       /*Scope*/ 18, /*->19802*/
/*19784*/         OPC_CheckChild1Integer, 0, 
/*19786*/         OPC_CheckType, MVT::f32,
/*19788*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19790*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19793*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*19802*/       /*Scope*/ 18, /*->19821*/
/*19803*/         OPC_CheckChild1Integer, 1, 
/*19805*/         OPC_CheckType, MVT::f32,
/*19807*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19809*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19812*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*19821*/       /*Scope*/ 18, /*->19840*/
/*19822*/         OPC_CheckChild1Integer, 2, 
/*19824*/         OPC_CheckType, MVT::f32,
/*19826*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19828*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*19831*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*19840*/       /*Scope*/ 18, /*->19859*/
/*19841*/         OPC_CheckChild1Integer, 3, 
/*19843*/         OPC_CheckType, MVT::f32,
/*19845*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19847*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*19850*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*19859*/       /*Scope*/ 18, /*->19878*/
/*19860*/         OPC_CheckChild1Integer, 4, 
/*19862*/         OPC_CheckType, MVT::f32,
/*19864*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19866*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*19869*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*19878*/       /*Scope*/ 18, /*->19897*/
/*19879*/         OPC_CheckChild1Integer, 5, 
/*19881*/         OPC_CheckType, MVT::f32,
/*19883*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19885*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*19888*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*19897*/       /*Scope*/ 18, /*->19916*/
/*19898*/         OPC_CheckChild1Integer, 6, 
/*19900*/         OPC_CheckType, MVT::f32,
/*19902*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19904*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*19907*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*19916*/       /*Scope*/ 18, /*->19935*/
/*19917*/         OPC_CheckChild1Integer, 7, 
/*19919*/         OPC_CheckType, MVT::f32,
/*19921*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19923*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*19926*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*19935*/       /*Scope*/ 28, /*->19964*/
/*19936*/         OPC_RecordChild1, // #1 = $idx
/*19937*/         OPC_CheckChild1Type, MVT::i32,
/*19939*/         OPC_CheckType, MVT::f32,
/*19941*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19943*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*19950*/         OPC_EmitInteger, MVT::i32, 0, 
/*19953*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, 0:i32)
/*19964*/       0, /*End of Scope*/
/*19965*/     /*Scope*/ 122|128,2/*378*/, /*->20345*/
/*19967*/       OPC_CheckChild0Type, MVT::v16f32,
/*19969*/       OPC_Scope, 40, /*->20011*/ // 18 children in Scope
/*19971*/         OPC_MoveChild, 1,
/*19973*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19976*/         OPC_RecordChild0, // #1 = $idx
/*19977*/         OPC_RecordChild1, // #2 = $off
/*19978*/         OPC_MoveChild, 1,
/*19980*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19983*/         OPC_MoveParent,
/*19984*/         OPC_CheckType, MVT::i32,
/*19986*/         OPC_MoveParent,
/*19987*/         OPC_CheckType, MVT::f32,
/*19989*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19991*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*19998*/         OPC_EmitConvertToTarget, 2,
/*20000*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 0, 1, 4, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20011*/       /*Scope*/ 18, /*->20030*/
/*20012*/         OPC_CheckChild1Integer, 0, 
/*20014*/         OPC_CheckType, MVT::f32,
/*20016*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20018*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20021*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*20030*/       /*Scope*/ 18, /*->20049*/
/*20031*/         OPC_CheckChild1Integer, 1, 
/*20033*/         OPC_CheckType, MVT::f32,
/*20035*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20037*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20040*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*20049*/       /*Scope*/ 18, /*->20068*/
/*20050*/         OPC_CheckChild1Integer, 2, 
/*20052*/         OPC_CheckType, MVT::f32,
/*20054*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20056*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20059*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*20068*/       /*Scope*/ 18, /*->20087*/
/*20069*/         OPC_CheckChild1Integer, 3, 
/*20071*/         OPC_CheckType, MVT::f32,
/*20073*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20075*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20078*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*20087*/       /*Scope*/ 18, /*->20106*/
/*20088*/         OPC_CheckChild1Integer, 4, 
/*20090*/         OPC_CheckType, MVT::f32,
/*20092*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20094*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*20097*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*20106*/       /*Scope*/ 18, /*->20125*/
/*20107*/         OPC_CheckChild1Integer, 5, 
/*20109*/         OPC_CheckType, MVT::f32,
/*20111*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20113*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*20116*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*20125*/       /*Scope*/ 18, /*->20144*/
/*20126*/         OPC_CheckChild1Integer, 6, 
/*20128*/         OPC_CheckType, MVT::f32,
/*20130*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20132*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*20135*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*20144*/       /*Scope*/ 18, /*->20163*/
/*20145*/         OPC_CheckChild1Integer, 7, 
/*20147*/         OPC_CheckType, MVT::f32,
/*20149*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20151*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*20154*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*20163*/       /*Scope*/ 18, /*->20182*/
/*20164*/         OPC_CheckChild1Integer, 8, 
/*20166*/         OPC_CheckType, MVT::f32,
/*20168*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20170*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*20173*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*20182*/       /*Scope*/ 18, /*->20201*/
/*20183*/         OPC_CheckChild1Integer, 9, 
/*20185*/         OPC_CheckType, MVT::f32,
/*20187*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20189*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*20192*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*20201*/       /*Scope*/ 18, /*->20220*/
/*20202*/         OPC_CheckChild1Integer, 10, 
/*20204*/         OPC_CheckType, MVT::f32,
/*20206*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20208*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*20211*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*20220*/       /*Scope*/ 18, /*->20239*/
/*20221*/         OPC_CheckChild1Integer, 11, 
/*20223*/         OPC_CheckType, MVT::f32,
/*20225*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20227*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*20230*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*20239*/       /*Scope*/ 18, /*->20258*/
/*20240*/         OPC_CheckChild1Integer, 12, 
/*20242*/         OPC_CheckType, MVT::f32,
/*20244*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20246*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*20249*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*20258*/       /*Scope*/ 18, /*->20277*/
/*20259*/         OPC_CheckChild1Integer, 13, 
/*20261*/         OPC_CheckType, MVT::f32,
/*20263*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20265*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*20268*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*20277*/       /*Scope*/ 18, /*->20296*/
/*20278*/         OPC_CheckChild1Integer, 14, 
/*20280*/         OPC_CheckType, MVT::f32,
/*20282*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20284*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*20287*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*20296*/       /*Scope*/ 18, /*->20315*/
/*20297*/         OPC_CheckChild1Integer, 15, 
/*20299*/         OPC_CheckType, MVT::f32,
/*20301*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20303*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*20306*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*20315*/       /*Scope*/ 28, /*->20344*/
/*20316*/         OPC_RecordChild1, // #1 = $idx
/*20317*/         OPC_CheckChild1Type, MVT::i32,
/*20319*/         OPC_CheckType, MVT::f32,
/*20321*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20323*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #2
/*20330*/         OPC_EmitInteger, MVT::i32, 0, 
/*20333*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 0, 1, 3, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, 0:i32)
/*20344*/       0, /*End of Scope*/
/*20345*/     0, /*End of Scope*/
/*20346*/   /*SwitchOpcode*/ 50, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->20399
/*20349*/     OPC_RecordChild0, // #0 = $src
/*20350*/     OPC_CheckChild0Type, MVT::i32,
/*20352*/     OPC_Scope, 15, /*->20369*/ // 2 children in Scope
/*20354*/       OPC_CheckType, MVT::i32,
/*20356*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20358*/       OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*20361*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*20369*/     /*Scope*/ 28, /*->20398*/
/*20370*/       OPC_RecordChild1, // #1 = $BUFFER_ID
/*20371*/       OPC_MoveChild, 1,
/*20373*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20376*/       OPC_CheckType, MVT::i32,
/*20378*/       OPC_MoveParent,
/*20379*/       OPC_CheckType, MVT::v4i32,
/*20381*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20383*/       OPC_CheckComplexPat, /*CP*/6, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*20386*/       OPC_EmitConvertToTarget, 1,
/*20388*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*20398*/     0, /*End of Scope*/
/*20399*/   /*SwitchOpcode*/ 41|128,28|128,1/*20009*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->40413
/*20404*/     OPC_Scope, 16, /*->20422*/ // 82 children in Scope
/*20406*/       OPC_CheckChild0Integer, 53|128,32/*4149*/, 
/*20409*/       OPC_RecordChild1, // #0 = $src0
/*20410*/       OPC_RecordChild2, // #1 = $src1
/*20411*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20413*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 4149:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                // Dst: (V_CVT_PKRTZ_F16_F32_e32:i32 f32:f32:$src0, f32:f32:$src1)
/*20422*/     /*Scope*/ 56, /*->20479*/
/*20423*/       OPC_CheckChild0Integer, 61|128,32/*4157*/, 
/*20426*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20428*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*20435*/       OPC_EmitInteger, MVT::i32, 0, 
/*20438*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*20445*/       OPC_EmitInteger, MVT::i32, 0, 
/*20448*/       OPC_EmitInteger, MVT::i32, 0, 
/*20451*/       OPC_EmitInteger, MVT::i32, 0, 
/*20454*/       OPC_EmitInteger, MVT::i32, 0, 
/*20457*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6,  // Results = #7
/*20470*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 7, 
                // Src: (intrinsic_wo_chain:i32 4157:iPTR) - Complexity = 8
                // Dst: (V_MBCNT_HI_U32_B32_e32:i32 4294967295:i32, (V_MBCNT_LO_U32_B32_e64:i32 4294967295:i32, 0:i32, 0:i32, 0:i32))
/*20479*/     /*Scope*/ 38, /*->20518*/
/*20480*/       OPC_CheckChild0Integer, 106|128,31/*4074*/, 
/*20483*/       OPC_RecordChild1, // #0 = $attr_chan
/*20484*/       OPC_MoveChild, 1,
/*20486*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20489*/       OPC_MoveParent,
/*20490*/       OPC_RecordChild2, // #1 = $attr
/*20491*/       OPC_MoveChild, 2,
/*20493*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20496*/       OPC_MoveParent,
/*20497*/       OPC_RecordChild3, // #2 = $params
/*20498*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20500*/       OPC_EmitInteger, MVT::i32, 2, 
/*20503*/       OPC_EmitConvertToTarget, 0,
/*20505*/       OPC_EmitConvertToTarget, 1,
/*20507*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 4, 5, 2, 
                // Src: (intrinsic_wo_chain:f32 4074:iPTR, (imm:i32):$attr_chan, (imm:i32):$attr, i32:i32:$params) - Complexity = 14
                // Dst: (V_INTERP_MOV_F32:f32 2:i32, (imm:i32):$attr_chan, (imm:i32):$attr, ?:i32:$params)
/*20518*/     /*Scope*/ 76, /*->20595*/
/*20519*/       OPC_CheckChild0Integer, 107|128,31/*4075*/, 
/*20522*/       OPC_RecordChild1, // #0 = $attr_chan
/*20523*/       OPC_MoveChild, 1,
/*20525*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20528*/       OPC_MoveParent,
/*20529*/       OPC_RecordChild2, // #1 = $attr
/*20530*/       OPC_MoveChild, 2,
/*20532*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20535*/       OPC_MoveParent,
/*20536*/       OPC_RecordChild3, // #2 = $params
/*20537*/       OPC_RecordChild4, // #3 = $ij
/*20538*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20540*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20543*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5
/*20552*/       OPC_EmitConvertToTarget, 0,
/*20554*/       OPC_EmitConvertToTarget, 1,
/*20556*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 6, 7, 2,  // Results = #8
/*20567*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20570*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 9,  // Results = #10
/*20579*/       OPC_EmitConvertToTarget, 0,
/*20581*/       OPC_EmitConvertToTarget, 1,
/*20583*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 8, 10, 11, 12, 2, 
                // Src: (intrinsic_wo_chain:f32 4075:iPTR, (imm:i32):$attr_chan, (imm:i32):$attr, M0Reg:i32:$params, v2i32:v2i32:$ij) - Complexity = 14
                // Dst: (V_INTERP_P2_F32:f32 (V_INTERP_P1_F32:i32 (EXTRACT_SUBREG:i32 v2i32:v2i32:$ij, sub0:i32), (imm:i32):$attr_chan, (imm:i32):$attr, i32:i32:$params), (EXTRACT_SUBREG:i32 ?:v2i32:$ij, sub1:i32), (imm:i32):$attr_chan, (imm:i32):$attr, ?:i32:$params)
/*20595*/     /*Scope*/ 121, /*->20717*/
/*20596*/       OPC_CheckChild0Integer, 52|128,31/*4020*/, 
/*20599*/       OPC_RecordChild1, // #0 = $src0
/*20600*/       OPC_RecordChild2, // #1 = $src1
/*20601*/       OPC_Scope, 101, /*->20704*/ // 2 children in Scope
/*20603*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20605*/         OPC_EmitInteger, MVT::i32, 0, 
/*20608*/         OPC_EmitInteger, MVT::i32, 0, 
/*20611*/         OPC_EmitInteger, MVT::i32, 1, 
/*20614*/         OPC_EmitInteger, MVT::i32, 0, 
/*20617*/         OPC_EmitInteger, MVT::i32, 0, 
/*20620*/         OPC_EmitInteger, MVT::i32, 0, 
/*20623*/         OPC_EmitInteger, MVT::i32, 0, 
/*20626*/         OPC_EmitInteger, MVT::i32, 0, 
/*20629*/         OPC_EmitInteger, MVT::i32, 0, 
/*20632*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20644*/         OPC_EmitInteger, MVT::i32, 0, 
/*20647*/         OPC_EmitInteger, MVT::i32, 0, 
/*20650*/         OPC_EmitInteger, MVT::i32, 0, 
/*20653*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20665*/         OPC_EmitInteger, MVT::i32, 1, 
/*20668*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20671*/         OPC_EmitInteger, MVT::i32, 0, 
/*20674*/         OPC_EmitInteger, MVT::i32, 0, 
/*20677*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (intrinsic_wo_chain:f32 4020:iPTR, R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 8
                  // Dst: (MUL:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*20704*/       /*Scope*/ 11, /*->20716*/
/*20705*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20707*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:f32 4020:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (V_MUL_LEGACY_F32_e32:f32 f32:f32:$src0, f32:f32:$src1)
/*20716*/       0, /*End of Scope*/
/*20717*/     /*Scope*/ 19|128,4/*531*/, /*->21250*/
/*20719*/       OPC_CheckChild0Integer, 41|128,31/*4009*/, 
/*20722*/       OPC_RecordChild1, // #0 = $src0
/*20723*/       OPC_RecordChild2, // #1 = $src1
/*20724*/       OPC_Scope, 38|128,1/*166*/, /*->20893*/ // 4 children in Scope
/*20727*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*20729*/         OPC_EmitInteger, MVT::i32, 0, 
/*20732*/         OPC_EmitInteger, MVT::i32, 0, 
/*20735*/         OPC_EmitInteger, MVT::i32, 1, 
/*20738*/         OPC_EmitInteger, MVT::i32, 0, 
/*20741*/         OPC_EmitInteger, MVT::i32, 0, 
/*20744*/         OPC_EmitInteger, MVT::i32, 0, 
/*20747*/         OPC_EmitInteger, MVT::i32, 0, 
/*20750*/         OPC_EmitInteger, MVT::i32, 0, 
/*20753*/         OPC_EmitInteger, MVT::i32, 0, 
/*20756*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20768*/         OPC_EmitInteger, MVT::i32, 1, 
/*20771*/         OPC_EmitInteger, MVT::i32, 0, 
/*20774*/         OPC_EmitInteger, MVT::i32, 0, 
/*20777*/         OPC_EmitInteger, MVT::i32, 0, 
/*20780*/         OPC_EmitInteger, MVT::i32, 0, 
/*20783*/         OPC_EmitInteger, MVT::i32, 0, 
/*20786*/         OPC_EmitInteger, MVT::i32, 0, 
/*20789*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20801*/         OPC_EmitInteger, MVT::i32, 1, 
/*20804*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20807*/         OPC_EmitInteger, MVT::i32, 0, 
/*20810*/         OPC_EmitInteger, MVT::i32, 0, 
/*20813*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*20833*/         OPC_EmitInteger, MVT::i32, 0, 
/*20836*/         OPC_EmitInteger, MVT::i32, 0, 
/*20839*/         OPC_EmitInteger, MVT::i32, 0, 
/*20842*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20854*/         OPC_EmitInteger, MVT::i32, 1, 
/*20857*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20860*/         OPC_EmitInteger, MVT::i32, 0, 
/*20863*/         OPC_EmitInteger, MVT::i32, 0, 
/*20866*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4009:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*20893*/       /*Scope*/ 38|128,1/*166*/, /*->21061*/
/*20895*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*20897*/         OPC_EmitInteger, MVT::i32, 0, 
/*20900*/         OPC_EmitInteger, MVT::i32, 0, 
/*20903*/         OPC_EmitInteger, MVT::i32, 1, 
/*20906*/         OPC_EmitInteger, MVT::i32, 0, 
/*20909*/         OPC_EmitInteger, MVT::i32, 0, 
/*20912*/         OPC_EmitInteger, MVT::i32, 0, 
/*20915*/         OPC_EmitInteger, MVT::i32, 0, 
/*20918*/         OPC_EmitInteger, MVT::i32, 0, 
/*20921*/         OPC_EmitInteger, MVT::i32, 0, 
/*20924*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20936*/         OPC_EmitInteger, MVT::i32, 1, 
/*20939*/         OPC_EmitInteger, MVT::i32, 0, 
/*20942*/         OPC_EmitInteger, MVT::i32, 0, 
/*20945*/         OPC_EmitInteger, MVT::i32, 0, 
/*20948*/         OPC_EmitInteger, MVT::i32, 0, 
/*20951*/         OPC_EmitInteger, MVT::i32, 0, 
/*20954*/         OPC_EmitInteger, MVT::i32, 0, 
/*20957*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20969*/         OPC_EmitInteger, MVT::i32, 1, 
/*20972*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20975*/         OPC_EmitInteger, MVT::i32, 0, 
/*20978*/         OPC_EmitInteger, MVT::i32, 0, 
/*20981*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*21001*/         OPC_EmitInteger, MVT::i32, 0, 
/*21004*/         OPC_EmitInteger, MVT::i32, 0, 
/*21007*/         OPC_EmitInteger, MVT::i32, 0, 
/*21010*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21022*/         OPC_EmitInteger, MVT::i32, 1, 
/*21025*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21028*/         OPC_EmitInteger, MVT::i32, 0, 
/*21031*/         OPC_EmitInteger, MVT::i32, 0, 
/*21034*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4009:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*21061*/       /*Scope*/ 38|128,1/*166*/, /*->21229*/
/*21063*/         OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*21065*/         OPC_EmitInteger, MVT::i32, 0, 
/*21068*/         OPC_EmitInteger, MVT::i32, 0, 
/*21071*/         OPC_EmitInteger, MVT::i32, 1, 
/*21074*/         OPC_EmitInteger, MVT::i32, 0, 
/*21077*/         OPC_EmitInteger, MVT::i32, 0, 
/*21080*/         OPC_EmitInteger, MVT::i32, 0, 
/*21083*/         OPC_EmitInteger, MVT::i32, 0, 
/*21086*/         OPC_EmitInteger, MVT::i32, 0, 
/*21089*/         OPC_EmitInteger, MVT::i32, 0, 
/*21092*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21104*/         OPC_EmitInteger, MVT::i32, 1, 
/*21107*/         OPC_EmitInteger, MVT::i32, 0, 
/*21110*/         OPC_EmitInteger, MVT::i32, 0, 
/*21113*/         OPC_EmitInteger, MVT::i32, 0, 
/*21116*/         OPC_EmitInteger, MVT::i32, 0, 
/*21119*/         OPC_EmitInteger, MVT::i32, 0, 
/*21122*/         OPC_EmitInteger, MVT::i32, 0, 
/*21125*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21137*/         OPC_EmitInteger, MVT::i32, 1, 
/*21140*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21143*/         OPC_EmitInteger, MVT::i32, 0, 
/*21146*/         OPC_EmitInteger, MVT::i32, 0, 
/*21149*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*21169*/         OPC_EmitInteger, MVT::i32, 0, 
/*21172*/         OPC_EmitInteger, MVT::i32, 0, 
/*21175*/         OPC_EmitInteger, MVT::i32, 0, 
/*21178*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21190*/         OPC_EmitInteger, MVT::i32, 1, 
/*21193*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21196*/         OPC_EmitInteger, MVT::i32, 0, 
/*21199*/         OPC_EmitInteger, MVT::i32, 0, 
/*21202*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4009:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*21229*/       /*Scope*/ 19, /*->21249*/
/*21230*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21232*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*21240*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (intrinsic_wo_chain:f32 4009:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (V_MUL_LEGACY_F32_e32:f32 ?:f32:$src0, (V_RCP_LEGACY_F32_e32:i32 ?:f32:$src1))
/*21249*/       0, /*End of Scope*/
/*21250*/     /*Scope*/ 62, /*->21313*/
/*21251*/       OPC_CheckChild0Integer, 33|128,31/*4001*/, 
/*21254*/       OPC_RecordChild1, // #0 = $src0
/*21255*/       OPC_RecordChild2, // #1 = $src1
/*21256*/       OPC_RecordChild3, // #2 = $src2
/*21257*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21259*/       OPC_EmitInteger, MVT::i32, 0, 
/*21262*/       OPC_EmitInteger, MVT::i32, 0, 
/*21265*/       OPC_EmitInteger, MVT::i32, 0, 
/*21268*/       OPC_EmitInteger, MVT::i32, 0, 
/*21271*/       OPC_EmitInteger, MVT::i32, 0, 
/*21274*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                    1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 4, 5, 0, 6, 7,  // Results = #8
/*21287*/       OPC_EmitInteger, MVT::i32, 0, 
/*21290*/       OPC_EmitInteger, MVT::i32, 0, 
/*21293*/       OPC_EmitInteger, MVT::i32, 0, 
/*21296*/       OPC_EmitInteger, MVT::i32, 0, 
/*21299*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 7/*#Ops*/, 2, 1, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_wo_chain:f32 4001:iPTR, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 8
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, (V_CMP_GT_F32_e64:i1 0:i32, ?:f32:$src0))
/*21313*/     /*Scope*/ 34|128,5/*674*/, /*->21989*/
/*21315*/       OPC_CheckChild0Integer, 63|128,32/*4159*/, 
/*21318*/       OPC_RecordChild1, // #0 = $src_x
/*21319*/       OPC_RecordChild2, // #1 = $src_y
/*21320*/       OPC_RecordChild3, // #2 = $src_w
/*21321*/       OPC_Scope, 75|128,2/*331*/, /*->21655*/ // 2 children in Scope
/*21324*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*21326*/         OPC_EmitInteger, MVT::i32, 1, 
/*21329*/         OPC_EmitInteger, MVT::i32, 0, 
/*21332*/         OPC_EmitInteger, MVT::i32, 0, 
/*21335*/         OPC_EmitInteger, MVT::i32, 0, 
/*21338*/         OPC_EmitInteger, MVT::i32, 0, 
/*21341*/         OPC_EmitInteger, MVT::i32, 0, 
/*21344*/         OPC_EmitInteger, MVT::i32, 1, 
/*21347*/         OPC_EmitInteger, MVT::i32, 0, 
/*21350*/         OPC_EmitInteger, MVT::i32, 0, 
/*21353*/         OPC_EmitInteger, MVT::i32, 0, 
/*21356*/         OPC_EmitInteger, MVT::i32, 0, 
/*21359*/         OPC_EmitInteger, MVT::i32, 0, 
/*21362*/         OPC_EmitInteger, MVT::i32, 1, 
/*21365*/         OPC_EmitInteger, MVT::i32, 0, 
/*21368*/         OPC_EmitInteger, MVT::i32, 0, 
/*21371*/         OPC_EmitInteger, MVT::i32, 0, 
/*21374*/         OPC_EmitInteger, MVT::i32, 0, 
/*21377*/         OPC_EmitInteger, MVT::i32, 0, 
/*21380*/         OPC_EmitInteger, MVT::i32, 0, 
/*21383*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21395*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*21398*/         OPC_EmitInteger, MVT::i32, 0, 
/*21401*/         OPC_EmitInteger, MVT::i32, 0, 
/*21404*/         OPC_EmitInteger, MVT::i32, 0, 
/*21407*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21419*/         OPC_EmitInteger, MVT::i32, 1, 
/*21422*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21425*/         OPC_EmitInteger, MVT::i32, 0, 
/*21428*/         OPC_EmitInteger, MVT::i32, 0, 
/*21431*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*21458*/         OPC_EmitInteger, MVT::i32, 0, 
/*21461*/         OPC_EmitInteger, MVT::i32, 0, 
/*21464*/         OPC_EmitInteger, MVT::i32, 0, 
/*21467*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21479*/         OPC_EmitInteger, MVT::i32, 1, 
/*21482*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21485*/         OPC_EmitInteger, MVT::i32, 0, 
/*21488*/         OPC_EmitInteger, MVT::i32, 0, 
/*21491*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*21511*/         OPC_EmitInteger, MVT::i32, 0, 
/*21514*/         OPC_EmitInteger, MVT::i32, 0, 
/*21517*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21529*/         OPC_EmitInteger, MVT::i32, 0, 
/*21532*/         OPC_EmitInteger, MVT::i32, 0, 
/*21535*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21547*/         OPC_EmitInteger, MVT::i32, 0, 
/*21550*/         OPC_EmitInteger, MVT::i32, 0, 
/*21553*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21565*/         OPC_EmitInteger, MVT::i32, 1, 
/*21568*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21571*/         OPC_EmitInteger, MVT::i32, 0, 
/*21574*/         OPC_EmitInteger, MVT::i32, 0, 
/*21577*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_r600), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*21602*/         OPC_EmitInteger, MVT::i32, 0, 
/*21605*/         OPC_EmitInteger, MVT::i32, 0, 
/*21608*/         OPC_EmitInteger, MVT::i32, 0, 
/*21611*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21623*/         OPC_EmitInteger, MVT::i32, 1, 
/*21626*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21629*/         OPC_EmitInteger, MVT::i32, 0, 
/*21632*/         OPC_EmitInteger, MVT::i32, 0, 
/*21635*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 4159:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_r600:f32 (MUL_LIT_r600:i32 (LOG_CLAMPED_r600:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*21655*/       /*Scope*/ 75|128,2/*331*/, /*->21988*/
/*21657*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21659*/         OPC_EmitInteger, MVT::i32, 1, 
/*21662*/         OPC_EmitInteger, MVT::i32, 0, 
/*21665*/         OPC_EmitInteger, MVT::i32, 0, 
/*21668*/         OPC_EmitInteger, MVT::i32, 0, 
/*21671*/         OPC_EmitInteger, MVT::i32, 0, 
/*21674*/         OPC_EmitInteger, MVT::i32, 0, 
/*21677*/         OPC_EmitInteger, MVT::i32, 1, 
/*21680*/         OPC_EmitInteger, MVT::i32, 0, 
/*21683*/         OPC_EmitInteger, MVT::i32, 0, 
/*21686*/         OPC_EmitInteger, MVT::i32, 0, 
/*21689*/         OPC_EmitInteger, MVT::i32, 0, 
/*21692*/         OPC_EmitInteger, MVT::i32, 0, 
/*21695*/         OPC_EmitInteger, MVT::i32, 1, 
/*21698*/         OPC_EmitInteger, MVT::i32, 0, 
/*21701*/         OPC_EmitInteger, MVT::i32, 0, 
/*21704*/         OPC_EmitInteger, MVT::i32, 0, 
/*21707*/         OPC_EmitInteger, MVT::i32, 0, 
/*21710*/         OPC_EmitInteger, MVT::i32, 0, 
/*21713*/         OPC_EmitInteger, MVT::i32, 0, 
/*21716*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21728*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*21731*/         OPC_EmitInteger, MVT::i32, 0, 
/*21734*/         OPC_EmitInteger, MVT::i32, 0, 
/*21737*/         OPC_EmitInteger, MVT::i32, 0, 
/*21740*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21752*/         OPC_EmitInteger, MVT::i32, 1, 
/*21755*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21758*/         OPC_EmitInteger, MVT::i32, 0, 
/*21761*/         OPC_EmitInteger, MVT::i32, 0, 
/*21764*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*21791*/         OPC_EmitInteger, MVT::i32, 0, 
/*21794*/         OPC_EmitInteger, MVT::i32, 0, 
/*21797*/         OPC_EmitInteger, MVT::i32, 0, 
/*21800*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21812*/         OPC_EmitInteger, MVT::i32, 1, 
/*21815*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21818*/         OPC_EmitInteger, MVT::i32, 0, 
/*21821*/         OPC_EmitInteger, MVT::i32, 0, 
/*21824*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*21844*/         OPC_EmitInteger, MVT::i32, 0, 
/*21847*/         OPC_EmitInteger, MVT::i32, 0, 
/*21850*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21862*/         OPC_EmitInteger, MVT::i32, 0, 
/*21865*/         OPC_EmitInteger, MVT::i32, 0, 
/*21868*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21880*/         OPC_EmitInteger, MVT::i32, 0, 
/*21883*/         OPC_EmitInteger, MVT::i32, 0, 
/*21886*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21898*/         OPC_EmitInteger, MVT::i32, 1, 
/*21901*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21904*/         OPC_EmitInteger, MVT::i32, 0, 
/*21907*/         OPC_EmitInteger, MVT::i32, 0, 
/*21910*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*21935*/         OPC_EmitInteger, MVT::i32, 0, 
/*21938*/         OPC_EmitInteger, MVT::i32, 0, 
/*21941*/         OPC_EmitInteger, MVT::i32, 0, 
/*21944*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21956*/         OPC_EmitInteger, MVT::i32, 1, 
/*21959*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*21962*/         OPC_EmitInteger, MVT::i32, 0, 
/*21965*/         OPC_EmitInteger, MVT::i32, 0, 
/*21968*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 4159:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_eg:f32 (MUL_LIT_eg:i32 (LOG_CLAMPED_eg:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*21988*/       0, /*End of Scope*/
/*21989*/     /*Scope*/ 18|128,3/*402*/, /*->22393*/
/*21991*/       OPC_CheckChild0Integer, 50|128,32/*4146*/, 
/*21994*/       OPC_RecordChild1, // #0 = $addr
/*21995*/       OPC_Scope, 68|128,1/*196*/, /*->22194*/ // 2 children in Scope
/*21998*/         OPC_CheckChild1Type, MVT::v2i32,
/*22000*/         OPC_RecordChild2, // #1 = $rsrc
/*22001*/         OPC_MoveChild, 3,
/*22003*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22006*/         OPC_Scope, 46, /*->22054*/ // 4 children in Scope
/*22008*/           OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*22010*/           OPC_MoveParent,
/*22011*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22013*/           OPC_EmitInteger, MVT::i32, 15, 
/*22016*/           OPC_EmitInteger, MVT::i1, 0, 
/*22019*/           OPC_EmitInteger, MVT::i1, 0, 
/*22022*/           OPC_EmitInteger, MVT::i1, 1, 
/*22025*/           OPC_EmitInteger, MVT::i1, 0, 
/*22028*/           OPC_EmitInteger, MVT::i1, 0, 
/*22031*/           OPC_EmitInteger, MVT::i1, 0, 
/*22034*/           OPC_EmitInteger, MVT::i1, 0, 
/*22037*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4146:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*22054*/         /*Scope*/ 46, /*->22101*/
/*22055*/           OPC_CheckPredicate, 73, // Predicate_TEX_MSAA
/*22057*/           OPC_MoveParent,
/*22058*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22060*/           OPC_EmitInteger, MVT::i32, 15, 
/*22063*/           OPC_EmitInteger, MVT::i1, 0, 
/*22066*/           OPC_EmitInteger, MVT::i1, 0, 
/*22069*/           OPC_EmitInteger, MVT::i1, 0, 
/*22072*/           OPC_EmitInteger, MVT::i1, 0, 
/*22075*/           OPC_EmitInteger, MVT::i1, 0, 
/*22078*/           OPC_EmitInteger, MVT::i1, 0, 
/*22081*/           OPC_EmitInteger, MVT::i1, 0, 
/*22084*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4146:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*22101*/         /*Scope*/ 46, /*->22148*/
/*22102*/           OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY_MSAA
/*22104*/           OPC_MoveParent,
/*22105*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22107*/           OPC_EmitInteger, MVT::i32, 15, 
/*22110*/           OPC_EmitInteger, MVT::i1, 0, 
/*22113*/           OPC_EmitInteger, MVT::i1, 0, 
/*22116*/           OPC_EmitInteger, MVT::i1, 1, 
/*22119*/           OPC_EmitInteger, MVT::i1, 0, 
/*22122*/           OPC_EmitInteger, MVT::i1, 0, 
/*22125*/           OPC_EmitInteger, MVT::i1, 0, 
/*22128*/           OPC_EmitInteger, MVT::i1, 0, 
/*22131*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4146:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*22148*/         /*Scope*/ 44, /*->22193*/
/*22149*/           OPC_MoveParent,
/*22150*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22152*/           OPC_EmitInteger, MVT::i32, 15, 
/*22155*/           OPC_EmitInteger, MVT::i1, 0, 
/*22158*/           OPC_EmitInteger, MVT::i1, 0, 
/*22161*/           OPC_EmitInteger, MVT::i1, 0, 
/*22164*/           OPC_EmitInteger, MVT::i1, 0, 
/*22167*/           OPC_EmitInteger, MVT::i1, 0, 
/*22170*/           OPC_EmitInteger, MVT::i1, 0, 
/*22173*/           OPC_EmitInteger, MVT::i1, 0, 
/*22176*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4146:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*22193*/         0, /*End of Scope*/
/*22194*/       /*Scope*/ 68|128,1/*196*/, /*->22392*/
/*22196*/         OPC_CheckChild1Type, MVT::v4i32,
/*22198*/         OPC_RecordChild2, // #1 = $rsrc
/*22199*/         OPC_MoveChild, 3,
/*22201*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22204*/         OPC_Scope, 46, /*->22252*/ // 4 children in Scope
/*22206*/           OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*22208*/           OPC_MoveParent,
/*22209*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22211*/           OPC_EmitInteger, MVT::i32, 15, 
/*22214*/           OPC_EmitInteger, MVT::i1, 0, 
/*22217*/           OPC_EmitInteger, MVT::i1, 0, 
/*22220*/           OPC_EmitInteger, MVT::i1, 1, 
/*22223*/           OPC_EmitInteger, MVT::i1, 0, 
/*22226*/           OPC_EmitInteger, MVT::i1, 0, 
/*22229*/           OPC_EmitInteger, MVT::i1, 0, 
/*22232*/           OPC_EmitInteger, MVT::i1, 0, 
/*22235*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4146:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*22252*/         /*Scope*/ 46, /*->22299*/
/*22253*/           OPC_CheckPredicate, 73, // Predicate_TEX_MSAA
/*22255*/           OPC_MoveParent,
/*22256*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22258*/           OPC_EmitInteger, MVT::i32, 15, 
/*22261*/           OPC_EmitInteger, MVT::i1, 0, 
/*22264*/           OPC_EmitInteger, MVT::i1, 0, 
/*22267*/           OPC_EmitInteger, MVT::i1, 0, 
/*22270*/           OPC_EmitInteger, MVT::i1, 0, 
/*22273*/           OPC_EmitInteger, MVT::i1, 0, 
/*22276*/           OPC_EmitInteger, MVT::i1, 0, 
/*22279*/           OPC_EmitInteger, MVT::i1, 0, 
/*22282*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4146:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*22299*/         /*Scope*/ 46, /*->22346*/
/*22300*/           OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY_MSAA
/*22302*/           OPC_MoveParent,
/*22303*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22305*/           OPC_EmitInteger, MVT::i32, 15, 
/*22308*/           OPC_EmitInteger, MVT::i1, 0, 
/*22311*/           OPC_EmitInteger, MVT::i1, 0, 
/*22314*/           OPC_EmitInteger, MVT::i1, 1, 
/*22317*/           OPC_EmitInteger, MVT::i1, 0, 
/*22320*/           OPC_EmitInteger, MVT::i1, 0, 
/*22323*/           OPC_EmitInteger, MVT::i1, 0, 
/*22326*/           OPC_EmitInteger, MVT::i1, 0, 
/*22329*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4146:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*22346*/         /*Scope*/ 44, /*->22391*/
/*22347*/           OPC_MoveParent,
/*22348*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22350*/           OPC_EmitInteger, MVT::i32, 15, 
/*22353*/           OPC_EmitInteger, MVT::i1, 0, 
/*22356*/           OPC_EmitInteger, MVT::i1, 0, 
/*22359*/           OPC_EmitInteger, MVT::i1, 0, 
/*22362*/           OPC_EmitInteger, MVT::i1, 0, 
/*22365*/           OPC_EmitInteger, MVT::i1, 0, 
/*22368*/           OPC_EmitInteger, MVT::i1, 0, 
/*22371*/           OPC_EmitInteger, MVT::i1, 0, 
/*22374*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4146:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*22391*/         0, /*End of Scope*/
/*22392*/       0, /*End of Scope*/
/*22393*/     /*Scope*/ 47|128,1/*175*/, /*->22570*/
/*22395*/       OPC_CheckChild0Integer, 54|128,32/*4150*/, 
/*22398*/       OPC_RecordChild1, // #0 = $mipid
/*22399*/       OPC_RecordChild2, // #1 = $rsrc
/*22400*/       OPC_MoveChild, 3,
/*22402*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22405*/       OPC_Scope, 54, /*->22461*/ // 3 children in Scope
/*22407*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*22409*/         OPC_MoveParent,
/*22410*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22412*/         OPC_EmitInteger, MVT::i32, 15, 
/*22415*/         OPC_EmitInteger, MVT::i1, 0, 
/*22418*/         OPC_EmitInteger, MVT::i1, 0, 
/*22421*/         OPC_EmitInteger, MVT::i1, 1, 
/*22424*/         OPC_EmitInteger, MVT::i1, 0, 
/*22427*/         OPC_EmitInteger, MVT::i1, 0, 
/*22430*/         OPC_EmitInteger, MVT::i1, 0, 
/*22433*/         OPC_EmitInteger, MVT::i1, 0, 
/*22436*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*22444*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4150:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*22461*/       /*Scope*/ 54, /*->22516*/
/*22462*/         OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY_MSAA
/*22464*/         OPC_MoveParent,
/*22465*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22467*/         OPC_EmitInteger, MVT::i32, 15, 
/*22470*/         OPC_EmitInteger, MVT::i1, 0, 
/*22473*/         OPC_EmitInteger, MVT::i1, 0, 
/*22476*/         OPC_EmitInteger, MVT::i1, 1, 
/*22479*/         OPC_EmitInteger, MVT::i1, 0, 
/*22482*/         OPC_EmitInteger, MVT::i1, 0, 
/*22485*/         OPC_EmitInteger, MVT::i1, 0, 
/*22488*/         OPC_EmitInteger, MVT::i1, 0, 
/*22491*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*22499*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4150:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*22516*/       /*Scope*/ 52, /*->22569*/
/*22517*/         OPC_MoveParent,
/*22518*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22520*/         OPC_EmitInteger, MVT::i32, 15, 
/*22523*/         OPC_EmitInteger, MVT::i1, 0, 
/*22526*/         OPC_EmitInteger, MVT::i1, 0, 
/*22529*/         OPC_EmitInteger, MVT::i1, 0, 
/*22532*/         OPC_EmitInteger, MVT::i1, 0, 
/*22535*/         OPC_EmitInteger, MVT::i1, 0, 
/*22538*/         OPC_EmitInteger, MVT::i1, 0, 
/*22541*/         OPC_EmitInteger, MVT::i1, 0, 
/*22544*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*22552*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4150:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*22569*/       0, /*End of Scope*/
/*22570*/     /*Scope*/ 28, /*->22599*/
/*22571*/       OPC_CheckChild0Integer, 86|128,31/*4054*/, 
/*22574*/       OPC_RecordChild1, // #0 = $ptr
/*22575*/       OPC_RecordChild2, // #1 = $BUFFER_ID
/*22576*/       OPC_MoveChild, 2,
/*22578*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22581*/       OPC_MoveParent,
/*22582*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22584*/       OPC_CheckComplexPat, /*CP*/6, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*22587*/       OPC_EmitConvertToTarget, 1,
/*22589*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_TEXBUF), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 4054:iPTR, ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 20
                // Dst: (TEX_VTX_TEXBUF:v4f32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*22599*/     /*Scope*/ 76, /*->22676*/
/*22600*/       OPC_CheckChild0Integer, 65|128,31/*4033*/, 
/*22603*/       OPC_RecordChild1, // #0 = $src0
/*22604*/       OPC_RecordChild2, // #1 = $src1
/*22605*/       OPC_RecordChild3, // #2 = $src2
/*22606*/       OPC_RecordChild4, // #3 = $resourceId
/*22607*/       OPC_MoveChild, 4,
/*22609*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22612*/       OPC_MoveParent,
/*22613*/       OPC_RecordChild5, // #4 = $samplerId
/*22614*/       OPC_MoveChild, 5,
/*22616*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22619*/       OPC_MoveParent,
/*22620*/       OPC_RecordChild6, // #5 = $textureTarget
/*22621*/       OPC_MoveChild, 6,
/*22623*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22626*/       OPC_Scope, 24, /*->22652*/ // 2 children in Scope
/*22628*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*22630*/         OPC_MoveParent,
/*22631*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22633*/         OPC_EmitConvertToTarget, 3,
/*22635*/         OPC_EmitConvertToTarget, 4,
/*22637*/         OPC_EmitConvertToTarget, 5,
/*22639*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD_SHADOW), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 4033:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32)<<P:Predicate_TEX_SHADOW>>:$textureTarget) - Complexity = 18
                  // Dst: (TXD_SHADOW:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*22652*/       /*Scope*/ 22, /*->22675*/
/*22653*/         OPC_MoveParent,
/*22654*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22656*/         OPC_EmitConvertToTarget, 3,
/*22658*/         OPC_EmitConvertToTarget, 4,
/*22660*/         OPC_EmitConvertToTarget, 5,
/*22662*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 4033:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget) - Complexity = 17
                  // Dst: (TXD:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*22675*/       0, /*End of Scope*/
/*22676*/     /*Scope*/ 20, /*->22697*/
/*22677*/       OPC_CheckChild0Integer, 80|128,31/*4048*/, 
/*22680*/       OPC_RecordChild1, // #0 = $src0
/*22681*/       OPC_MoveChild, 1,
/*22683*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22686*/       OPC_MoveParent,
/*22687*/       OPC_EmitConvertToTarget, 0,
/*22689*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INTERP_VEC_LOAD), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 1, 
                // Src: (intrinsic_wo_chain:v4f32 4048:iPTR, (imm:i32):$src0) - Complexity = 11
                // Dst: (INTERP_VEC_LOAD:v4f32 (imm:i32):$src0)
/*22697*/     /*Scope*/ 99|128,2/*355*/, /*->23054*/
/*22699*/       OPC_CheckChild0Integer, 34|128,31/*4002*/, 
/*22702*/       OPC_RecordChild1, // #0 = $src0
/*22703*/       OPC_Scope, 10, /*->22715*/ // 3 children in Scope
/*22705*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*22707*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4002:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*22715*/       /*Scope*/ 10, /*->22726*/
/*22716*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22718*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4002:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*22726*/       /*Scope*/ 69|128,2/*325*/, /*->23053*/
/*22728*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22730*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*22737*/         OPC_EmitInteger, MVT::i32, 0, 
/*22740*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22743*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*22752*/         OPC_EmitInteger, MVT::i32, 0, 
/*22755*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22758*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7
/*22767*/         OPC_EmitInteger, MVT::i32, 0, 
/*22770*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*22773*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 9,  // Results = #10
/*22782*/         OPC_EmitInteger, MVT::i32, 0, 
/*22785*/         OPC_EmitInteger, MVT::i32, 0, 
/*22788*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 2, 4, 5, 7, 8, 10, 11, 12,  // Results = #13
/*22803*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22806*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 13, 14,  // Results = #15
/*22816*/         OPC_EmitInteger, MVT::i32, 0, 
/*22819*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22822*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 17,  // Results = #18
/*22831*/         OPC_EmitInteger, MVT::i32, 0, 
/*22834*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22837*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 20,  // Results = #21
/*22846*/         OPC_EmitInteger, MVT::i32, 0, 
/*22849*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*22852*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 23,  // Results = #24
/*22861*/         OPC_EmitInteger, MVT::i32, 0, 
/*22864*/         OPC_EmitInteger, MVT::i32, 0, 
/*22867*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 16, 18, 19, 21, 22, 24, 25, 26,  // Results = #27
/*22882*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22885*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 15, 27, 28,  // Results = #29
/*22895*/         OPC_EmitInteger, MVT::i32, 0, 
/*22898*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22901*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 31,  // Results = #32
/*22910*/         OPC_EmitInteger, MVT::i32, 0, 
/*22913*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22916*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 34,  // Results = #35
/*22925*/         OPC_EmitInteger, MVT::i32, 0, 
/*22928*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*22931*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 37,  // Results = #38
/*22940*/         OPC_EmitInteger, MVT::i32, 0, 
/*22943*/         OPC_EmitInteger, MVT::i32, 0, 
/*22946*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 30, 32, 33, 35, 36, 38, 39, 40,  // Results = #41
/*22961*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*22964*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 29, 41, 42,  // Results = #43
/*22974*/         OPC_EmitInteger, MVT::i32, 0, 
/*22977*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22980*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 45,  // Results = #46
/*22989*/         OPC_EmitInteger, MVT::i32, 0, 
/*22992*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22995*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 48,  // Results = #49
/*23004*/         OPC_EmitInteger, MVT::i32, 0, 
/*23007*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*23010*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 51,  // Results = #52
/*23019*/         OPC_EmitInteger, MVT::i32, 0, 
/*23022*/         OPC_EmitInteger, MVT::i32, 0, 
/*23025*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 44, 46, 47, 49, 50, 52, 53, 54,  // Results = #55
/*23040*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*23043*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 43, 55, 56, 
                  // Src: (intrinsic_wo_chain:v4f32 4002:iPTR, v4f32:v4f32:$src) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v4f32 (INSERT_SUBREG:v4f32 (INSERT_SUBREG:v4f32 (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), (V_CUBETC_F32:i32 (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32)), sub0:i32), (V_CUBESC_F32:i32 (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32)), sub1:i32), (V_CUBEMA_F32:i32 (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32)), sub2:i32), (V_CUBEID_F32:i32 (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32)), sub3:i32)
/*23053*/       0, /*End of Scope*/
/*23054*/     /*Scope*/ 95|128,2/*351*/, /*->23407*/
/*23056*/       OPC_CheckChild0Integer, 10|128,32/*4106*/, 
/*23059*/       OPC_RecordChild1, // #0 = $addr
/*23060*/       OPC_Scope, 68, /*->23130*/ // 5 children in Scope
/*23062*/         OPC_CheckChild1Type, MVT::i32,
/*23064*/         OPC_RecordChild2, // #1 = $rsrc
/*23065*/         OPC_RecordChild3, // #2 = $sampler
/*23066*/         OPC_RecordChild4, // #3 = $dmask
/*23067*/         OPC_RecordChild5, // #4 = $unorm
/*23068*/         OPC_RecordChild6, // #5 = $r128
/*23069*/         OPC_RecordChild7, // #6 = $da
/*23070*/         OPC_MoveChild, 8,
/*23072*/         OPC_RecordNode, // #7 = $glc
/*23073*/         OPC_MoveParent,
/*23074*/         OPC_MoveChild, 9,
/*23076*/         OPC_RecordNode, // #8 = $slc
/*23077*/         OPC_MoveParent,
/*23078*/         OPC_MoveChild, 10,
/*23080*/         OPC_RecordNode, // #9 = $tfe
/*23081*/         OPC_MoveParent,
/*23082*/         OPC_MoveChild, 11,
/*23084*/         OPC_RecordNode, // #10 = $lwe
/*23085*/         OPC_MoveParent,
/*23086*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23088*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23091*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23094*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23097*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23100*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23103*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23106*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23109*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23112*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4106:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23130*/       /*Scope*/ 68, /*->23199*/
/*23131*/         OPC_CheckChild1Type, MVT::v2i32,
/*23133*/         OPC_RecordChild2, // #1 = $rsrc
/*23134*/         OPC_RecordChild3, // #2 = $sampler
/*23135*/         OPC_RecordChild4, // #3 = $dmask
/*23136*/         OPC_RecordChild5, // #4 = $unorm
/*23137*/         OPC_RecordChild6, // #5 = $r128
/*23138*/         OPC_RecordChild7, // #6 = $da
/*23139*/         OPC_MoveChild, 8,
/*23141*/         OPC_RecordNode, // #7 = $glc
/*23142*/         OPC_MoveParent,
/*23143*/         OPC_MoveChild, 9,
/*23145*/         OPC_RecordNode, // #8 = $slc
/*23146*/         OPC_MoveParent,
/*23147*/         OPC_MoveChild, 10,
/*23149*/         OPC_RecordNode, // #9 = $tfe
/*23150*/         OPC_MoveParent,
/*23151*/         OPC_MoveChild, 11,
/*23153*/         OPC_RecordNode, // #10 = $lwe
/*23154*/         OPC_MoveParent,
/*23155*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23157*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23160*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23163*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23166*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23169*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23172*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23175*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23178*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23181*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4106:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23199*/       /*Scope*/ 68, /*->23268*/
/*23200*/         OPC_CheckChild1Type, MVT::v4i32,
/*23202*/         OPC_RecordChild2, // #1 = $rsrc
/*23203*/         OPC_RecordChild3, // #2 = $sampler
/*23204*/         OPC_RecordChild4, // #3 = $dmask
/*23205*/         OPC_RecordChild5, // #4 = $unorm
/*23206*/         OPC_RecordChild6, // #5 = $r128
/*23207*/         OPC_RecordChild7, // #6 = $da
/*23208*/         OPC_MoveChild, 8,
/*23210*/         OPC_RecordNode, // #7 = $glc
/*23211*/         OPC_MoveParent,
/*23212*/         OPC_MoveChild, 9,
/*23214*/         OPC_RecordNode, // #8 = $slc
/*23215*/         OPC_MoveParent,
/*23216*/         OPC_MoveChild, 10,
/*23218*/         OPC_RecordNode, // #9 = $tfe
/*23219*/         OPC_MoveParent,
/*23220*/         OPC_MoveChild, 11,
/*23222*/         OPC_RecordNode, // #10 = $lwe
/*23223*/         OPC_MoveParent,
/*23224*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23226*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23229*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23232*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23235*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23238*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23241*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23244*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23247*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23250*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4106:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23268*/       /*Scope*/ 68, /*->23337*/
/*23269*/         OPC_CheckChild1Type, MVT::v8i32,
/*23271*/         OPC_RecordChild2, // #1 = $rsrc
/*23272*/         OPC_RecordChild3, // #2 = $sampler
/*23273*/         OPC_RecordChild4, // #3 = $dmask
/*23274*/         OPC_RecordChild5, // #4 = $unorm
/*23275*/         OPC_RecordChild6, // #5 = $r128
/*23276*/         OPC_RecordChild7, // #6 = $da
/*23277*/         OPC_MoveChild, 8,
/*23279*/         OPC_RecordNode, // #7 = $glc
/*23280*/         OPC_MoveParent,
/*23281*/         OPC_MoveChild, 9,
/*23283*/         OPC_RecordNode, // #8 = $slc
/*23284*/         OPC_MoveParent,
/*23285*/         OPC_MoveChild, 10,
/*23287*/         OPC_RecordNode, // #9 = $tfe
/*23288*/         OPC_MoveParent,
/*23289*/         OPC_MoveChild, 11,
/*23291*/         OPC_RecordNode, // #10 = $lwe
/*23292*/         OPC_MoveParent,
/*23293*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23295*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23298*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23301*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23304*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23307*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23310*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23313*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23316*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23319*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4106:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23337*/       /*Scope*/ 68, /*->23406*/
/*23338*/         OPC_CheckChild1Type, MVT::v16i32,
/*23340*/         OPC_RecordChild2, // #1 = $rsrc
/*23341*/         OPC_RecordChild3, // #2 = $sampler
/*23342*/         OPC_RecordChild4, // #3 = $dmask
/*23343*/         OPC_RecordChild5, // #4 = $unorm
/*23344*/         OPC_RecordChild6, // #5 = $r128
/*23345*/         OPC_RecordChild7, // #6 = $da
/*23346*/         OPC_MoveChild, 8,
/*23348*/         OPC_RecordNode, // #7 = $glc
/*23349*/         OPC_MoveParent,
/*23350*/         OPC_MoveChild, 9,
/*23352*/         OPC_RecordNode, // #8 = $slc
/*23353*/         OPC_MoveParent,
/*23354*/         OPC_MoveChild, 10,
/*23356*/         OPC_RecordNode, // #9 = $tfe
/*23357*/         OPC_MoveParent,
/*23358*/         OPC_MoveChild, 11,
/*23360*/         OPC_RecordNode, // #10 = $lwe
/*23361*/         OPC_MoveParent,
/*23362*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23364*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23367*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23370*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23373*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23376*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23379*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23382*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23385*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23388*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4106:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23406*/       0, /*End of Scope*/
/*23407*/     /*Scope*/ 95|128,2/*351*/, /*->23760*/
/*23409*/       OPC_CheckChild0Integer, 39|128,32/*4135*/, 
/*23412*/       OPC_RecordChild1, // #0 = $addr
/*23413*/       OPC_Scope, 68, /*->23483*/ // 5 children in Scope
/*23415*/         OPC_CheckChild1Type, MVT::i32,
/*23417*/         OPC_RecordChild2, // #1 = $rsrc
/*23418*/         OPC_RecordChild3, // #2 = $sampler
/*23419*/         OPC_RecordChild4, // #3 = $dmask
/*23420*/         OPC_RecordChild5, // #4 = $unorm
/*23421*/         OPC_RecordChild6, // #5 = $r128
/*23422*/         OPC_RecordChild7, // #6 = $da
/*23423*/         OPC_MoveChild, 8,
/*23425*/         OPC_RecordNode, // #7 = $glc
/*23426*/         OPC_MoveParent,
/*23427*/         OPC_MoveChild, 9,
/*23429*/         OPC_RecordNode, // #8 = $slc
/*23430*/         OPC_MoveParent,
/*23431*/         OPC_MoveChild, 10,
/*23433*/         OPC_RecordNode, // #9 = $tfe
/*23434*/         OPC_MoveParent,
/*23435*/         OPC_MoveChild, 11,
/*23437*/         OPC_RecordNode, // #10 = $lwe
/*23438*/         OPC_MoveParent,
/*23439*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23441*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23444*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23447*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23450*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23453*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23456*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23459*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23462*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23465*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4135:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23483*/       /*Scope*/ 68, /*->23552*/
/*23484*/         OPC_CheckChild1Type, MVT::v2i32,
/*23486*/         OPC_RecordChild2, // #1 = $rsrc
/*23487*/         OPC_RecordChild3, // #2 = $sampler
/*23488*/         OPC_RecordChild4, // #3 = $dmask
/*23489*/         OPC_RecordChild5, // #4 = $unorm
/*23490*/         OPC_RecordChild6, // #5 = $r128
/*23491*/         OPC_RecordChild7, // #6 = $da
/*23492*/         OPC_MoveChild, 8,
/*23494*/         OPC_RecordNode, // #7 = $glc
/*23495*/         OPC_MoveParent,
/*23496*/         OPC_MoveChild, 9,
/*23498*/         OPC_RecordNode, // #8 = $slc
/*23499*/         OPC_MoveParent,
/*23500*/         OPC_MoveChild, 10,
/*23502*/         OPC_RecordNode, // #9 = $tfe
/*23503*/         OPC_MoveParent,
/*23504*/         OPC_MoveChild, 11,
/*23506*/         OPC_RecordNode, // #10 = $lwe
/*23507*/         OPC_MoveParent,
/*23508*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23510*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23513*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23516*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23519*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23522*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23525*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23528*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23531*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23534*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4135:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23552*/       /*Scope*/ 68, /*->23621*/
/*23553*/         OPC_CheckChild1Type, MVT::v4i32,
/*23555*/         OPC_RecordChild2, // #1 = $rsrc
/*23556*/         OPC_RecordChild3, // #2 = $sampler
/*23557*/         OPC_RecordChild4, // #3 = $dmask
/*23558*/         OPC_RecordChild5, // #4 = $unorm
/*23559*/         OPC_RecordChild6, // #5 = $r128
/*23560*/         OPC_RecordChild7, // #6 = $da
/*23561*/         OPC_MoveChild, 8,
/*23563*/         OPC_RecordNode, // #7 = $glc
/*23564*/         OPC_MoveParent,
/*23565*/         OPC_MoveChild, 9,
/*23567*/         OPC_RecordNode, // #8 = $slc
/*23568*/         OPC_MoveParent,
/*23569*/         OPC_MoveChild, 10,
/*23571*/         OPC_RecordNode, // #9 = $tfe
/*23572*/         OPC_MoveParent,
/*23573*/         OPC_MoveChild, 11,
/*23575*/         OPC_RecordNode, // #10 = $lwe
/*23576*/         OPC_MoveParent,
/*23577*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23579*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23582*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23585*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23588*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23591*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23594*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23597*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23600*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23603*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4135:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23621*/       /*Scope*/ 68, /*->23690*/
/*23622*/         OPC_CheckChild1Type, MVT::v8i32,
/*23624*/         OPC_RecordChild2, // #1 = $rsrc
/*23625*/         OPC_RecordChild3, // #2 = $sampler
/*23626*/         OPC_RecordChild4, // #3 = $dmask
/*23627*/         OPC_RecordChild5, // #4 = $unorm
/*23628*/         OPC_RecordChild6, // #5 = $r128
/*23629*/         OPC_RecordChild7, // #6 = $da
/*23630*/         OPC_MoveChild, 8,
/*23632*/         OPC_RecordNode, // #7 = $glc
/*23633*/         OPC_MoveParent,
/*23634*/         OPC_MoveChild, 9,
/*23636*/         OPC_RecordNode, // #8 = $slc
/*23637*/         OPC_MoveParent,
/*23638*/         OPC_MoveChild, 10,
/*23640*/         OPC_RecordNode, // #9 = $tfe
/*23641*/         OPC_MoveParent,
/*23642*/         OPC_MoveChild, 11,
/*23644*/         OPC_RecordNode, // #10 = $lwe
/*23645*/         OPC_MoveParent,
/*23646*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23648*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23651*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23654*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23657*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23660*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23663*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23666*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23669*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23672*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4135:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23690*/       /*Scope*/ 68, /*->23759*/
/*23691*/         OPC_CheckChild1Type, MVT::v16i32,
/*23693*/         OPC_RecordChild2, // #1 = $rsrc
/*23694*/         OPC_RecordChild3, // #2 = $sampler
/*23695*/         OPC_RecordChild4, // #3 = $dmask
/*23696*/         OPC_RecordChild5, // #4 = $unorm
/*23697*/         OPC_RecordChild6, // #5 = $r128
/*23698*/         OPC_RecordChild7, // #6 = $da
/*23699*/         OPC_MoveChild, 8,
/*23701*/         OPC_RecordNode, // #7 = $glc
/*23702*/         OPC_MoveParent,
/*23703*/         OPC_MoveChild, 9,
/*23705*/         OPC_RecordNode, // #8 = $slc
/*23706*/         OPC_MoveParent,
/*23707*/         OPC_MoveChild, 10,
/*23709*/         OPC_RecordNode, // #9 = $tfe
/*23710*/         OPC_MoveParent,
/*23711*/         OPC_MoveChild, 11,
/*23713*/         OPC_RecordNode, // #10 = $lwe
/*23714*/         OPC_MoveParent,
/*23715*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23717*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23720*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23723*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23726*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23729*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23732*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23735*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23738*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23741*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4135:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23759*/       0, /*End of Scope*/
/*23760*/     /*Scope*/ 95|128,2/*351*/, /*->24113*/
/*23762*/       OPC_CheckChild0Integer, 41|128,32/*4137*/, 
/*23765*/       OPC_RecordChild1, // #0 = $addr
/*23766*/       OPC_Scope, 68, /*->23836*/ // 5 children in Scope
/*23768*/         OPC_CheckChild1Type, MVT::i32,
/*23770*/         OPC_RecordChild2, // #1 = $rsrc
/*23771*/         OPC_RecordChild3, // #2 = $sampler
/*23772*/         OPC_RecordChild4, // #3 = $dmask
/*23773*/         OPC_RecordChild5, // #4 = $unorm
/*23774*/         OPC_RecordChild6, // #5 = $r128
/*23775*/         OPC_RecordChild7, // #6 = $da
/*23776*/         OPC_MoveChild, 8,
/*23778*/         OPC_RecordNode, // #7 = $glc
/*23779*/         OPC_MoveParent,
/*23780*/         OPC_MoveChild, 9,
/*23782*/         OPC_RecordNode, // #8 = $slc
/*23783*/         OPC_MoveParent,
/*23784*/         OPC_MoveChild, 10,
/*23786*/         OPC_RecordNode, // #9 = $tfe
/*23787*/         OPC_MoveParent,
/*23788*/         OPC_MoveChild, 11,
/*23790*/         OPC_RecordNode, // #10 = $lwe
/*23791*/         OPC_MoveParent,
/*23792*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23794*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23797*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23800*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23803*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23806*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23809*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23812*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23815*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23818*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4137:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23836*/       /*Scope*/ 68, /*->23905*/
/*23837*/         OPC_CheckChild1Type, MVT::v2i32,
/*23839*/         OPC_RecordChild2, // #1 = $rsrc
/*23840*/         OPC_RecordChild3, // #2 = $sampler
/*23841*/         OPC_RecordChild4, // #3 = $dmask
/*23842*/         OPC_RecordChild5, // #4 = $unorm
/*23843*/         OPC_RecordChild6, // #5 = $r128
/*23844*/         OPC_RecordChild7, // #6 = $da
/*23845*/         OPC_MoveChild, 8,
/*23847*/         OPC_RecordNode, // #7 = $glc
/*23848*/         OPC_MoveParent,
/*23849*/         OPC_MoveChild, 9,
/*23851*/         OPC_RecordNode, // #8 = $slc
/*23852*/         OPC_MoveParent,
/*23853*/         OPC_MoveChild, 10,
/*23855*/         OPC_RecordNode, // #9 = $tfe
/*23856*/         OPC_MoveParent,
/*23857*/         OPC_MoveChild, 11,
/*23859*/         OPC_RecordNode, // #10 = $lwe
/*23860*/         OPC_MoveParent,
/*23861*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23863*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23866*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23869*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23872*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23875*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23878*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23881*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23884*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23887*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4137:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23905*/       /*Scope*/ 68, /*->23974*/
/*23906*/         OPC_CheckChild1Type, MVT::v4i32,
/*23908*/         OPC_RecordChild2, // #1 = $rsrc
/*23909*/         OPC_RecordChild3, // #2 = $sampler
/*23910*/         OPC_RecordChild4, // #3 = $dmask
/*23911*/         OPC_RecordChild5, // #4 = $unorm
/*23912*/         OPC_RecordChild6, // #5 = $r128
/*23913*/         OPC_RecordChild7, // #6 = $da
/*23914*/         OPC_MoveChild, 8,
/*23916*/         OPC_RecordNode, // #7 = $glc
/*23917*/         OPC_MoveParent,
/*23918*/         OPC_MoveChild, 9,
/*23920*/         OPC_RecordNode, // #8 = $slc
/*23921*/         OPC_MoveParent,
/*23922*/         OPC_MoveChild, 10,
/*23924*/         OPC_RecordNode, // #9 = $tfe
/*23925*/         OPC_MoveParent,
/*23926*/         OPC_MoveChild, 11,
/*23928*/         OPC_RecordNode, // #10 = $lwe
/*23929*/         OPC_MoveParent,
/*23930*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23932*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*23935*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23938*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23941*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23944*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23947*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23950*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23953*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23956*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4137:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*23974*/       /*Scope*/ 68, /*->24043*/
/*23975*/         OPC_CheckChild1Type, MVT::v8i32,
/*23977*/         OPC_RecordChild2, // #1 = $rsrc
/*23978*/         OPC_RecordChild3, // #2 = $sampler
/*23979*/         OPC_RecordChild4, // #3 = $dmask
/*23980*/         OPC_RecordChild5, // #4 = $unorm
/*23981*/         OPC_RecordChild6, // #5 = $r128
/*23982*/         OPC_RecordChild7, // #6 = $da
/*23983*/         OPC_MoveChild, 8,
/*23985*/         OPC_RecordNode, // #7 = $glc
/*23986*/         OPC_MoveParent,
/*23987*/         OPC_MoveChild, 9,
/*23989*/         OPC_RecordNode, // #8 = $slc
/*23990*/         OPC_MoveParent,
/*23991*/         OPC_MoveChild, 10,
/*23993*/         OPC_RecordNode, // #9 = $tfe
/*23994*/         OPC_MoveParent,
/*23995*/         OPC_MoveChild, 11,
/*23997*/         OPC_RecordNode, // #10 = $lwe
/*23998*/         OPC_MoveParent,
/*23999*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24001*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24004*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24007*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24010*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24013*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24016*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24019*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24022*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24025*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4137:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24043*/       /*Scope*/ 68, /*->24112*/
/*24044*/         OPC_CheckChild1Type, MVT::v16i32,
/*24046*/         OPC_RecordChild2, // #1 = $rsrc
/*24047*/         OPC_RecordChild3, // #2 = $sampler
/*24048*/         OPC_RecordChild4, // #3 = $dmask
/*24049*/         OPC_RecordChild5, // #4 = $unorm
/*24050*/         OPC_RecordChild6, // #5 = $r128
/*24051*/         OPC_RecordChild7, // #6 = $da
/*24052*/         OPC_MoveChild, 8,
/*24054*/         OPC_RecordNode, // #7 = $glc
/*24055*/         OPC_MoveParent,
/*24056*/         OPC_MoveChild, 9,
/*24058*/         OPC_RecordNode, // #8 = $slc
/*24059*/         OPC_MoveParent,
/*24060*/         OPC_MoveChild, 10,
/*24062*/         OPC_RecordNode, // #9 = $tfe
/*24063*/         OPC_MoveParent,
/*24064*/         OPC_MoveChild, 11,
/*24066*/         OPC_RecordNode, // #10 = $lwe
/*24067*/         OPC_MoveParent,
/*24068*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24070*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24073*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24076*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24079*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24082*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24085*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24088*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24091*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24094*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4137:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24112*/       0, /*End of Scope*/
/*24113*/     /*Scope*/ 95|128,2/*351*/, /*->24466*/
/*24115*/       OPC_CheckChild0Integer, 42|128,32/*4138*/, 
/*24118*/       OPC_RecordChild1, // #0 = $addr
/*24119*/       OPC_Scope, 68, /*->24189*/ // 5 children in Scope
/*24121*/         OPC_CheckChild1Type, MVT::i32,
/*24123*/         OPC_RecordChild2, // #1 = $rsrc
/*24124*/         OPC_RecordChild3, // #2 = $sampler
/*24125*/         OPC_RecordChild4, // #3 = $dmask
/*24126*/         OPC_RecordChild5, // #4 = $unorm
/*24127*/         OPC_RecordChild6, // #5 = $r128
/*24128*/         OPC_RecordChild7, // #6 = $da
/*24129*/         OPC_MoveChild, 8,
/*24131*/         OPC_RecordNode, // #7 = $glc
/*24132*/         OPC_MoveParent,
/*24133*/         OPC_MoveChild, 9,
/*24135*/         OPC_RecordNode, // #8 = $slc
/*24136*/         OPC_MoveParent,
/*24137*/         OPC_MoveChild, 10,
/*24139*/         OPC_RecordNode, // #9 = $tfe
/*24140*/         OPC_MoveParent,
/*24141*/         OPC_MoveChild, 11,
/*24143*/         OPC_RecordNode, // #10 = $lwe
/*24144*/         OPC_MoveParent,
/*24145*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24147*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24150*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24153*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24156*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24159*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24162*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24165*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24168*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24171*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4138:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24189*/       /*Scope*/ 68, /*->24258*/
/*24190*/         OPC_CheckChild1Type, MVT::v2i32,
/*24192*/         OPC_RecordChild2, // #1 = $rsrc
/*24193*/         OPC_RecordChild3, // #2 = $sampler
/*24194*/         OPC_RecordChild4, // #3 = $dmask
/*24195*/         OPC_RecordChild5, // #4 = $unorm
/*24196*/         OPC_RecordChild6, // #5 = $r128
/*24197*/         OPC_RecordChild7, // #6 = $da
/*24198*/         OPC_MoveChild, 8,
/*24200*/         OPC_RecordNode, // #7 = $glc
/*24201*/         OPC_MoveParent,
/*24202*/         OPC_MoveChild, 9,
/*24204*/         OPC_RecordNode, // #8 = $slc
/*24205*/         OPC_MoveParent,
/*24206*/         OPC_MoveChild, 10,
/*24208*/         OPC_RecordNode, // #9 = $tfe
/*24209*/         OPC_MoveParent,
/*24210*/         OPC_MoveChild, 11,
/*24212*/         OPC_RecordNode, // #10 = $lwe
/*24213*/         OPC_MoveParent,
/*24214*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24216*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24219*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24222*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24225*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24228*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24231*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24234*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24237*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24240*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4138:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24258*/       /*Scope*/ 68, /*->24327*/
/*24259*/         OPC_CheckChild1Type, MVT::v4i32,
/*24261*/         OPC_RecordChild2, // #1 = $rsrc
/*24262*/         OPC_RecordChild3, // #2 = $sampler
/*24263*/         OPC_RecordChild4, // #3 = $dmask
/*24264*/         OPC_RecordChild5, // #4 = $unorm
/*24265*/         OPC_RecordChild6, // #5 = $r128
/*24266*/         OPC_RecordChild7, // #6 = $da
/*24267*/         OPC_MoveChild, 8,
/*24269*/         OPC_RecordNode, // #7 = $glc
/*24270*/         OPC_MoveParent,
/*24271*/         OPC_MoveChild, 9,
/*24273*/         OPC_RecordNode, // #8 = $slc
/*24274*/         OPC_MoveParent,
/*24275*/         OPC_MoveChild, 10,
/*24277*/         OPC_RecordNode, // #9 = $tfe
/*24278*/         OPC_MoveParent,
/*24279*/         OPC_MoveChild, 11,
/*24281*/         OPC_RecordNode, // #10 = $lwe
/*24282*/         OPC_MoveParent,
/*24283*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24285*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24288*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24291*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24294*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24297*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24300*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24303*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24306*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24309*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4138:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24327*/       /*Scope*/ 68, /*->24396*/
/*24328*/         OPC_CheckChild1Type, MVT::v8i32,
/*24330*/         OPC_RecordChild2, // #1 = $rsrc
/*24331*/         OPC_RecordChild3, // #2 = $sampler
/*24332*/         OPC_RecordChild4, // #3 = $dmask
/*24333*/         OPC_RecordChild5, // #4 = $unorm
/*24334*/         OPC_RecordChild6, // #5 = $r128
/*24335*/         OPC_RecordChild7, // #6 = $da
/*24336*/         OPC_MoveChild, 8,
/*24338*/         OPC_RecordNode, // #7 = $glc
/*24339*/         OPC_MoveParent,
/*24340*/         OPC_MoveChild, 9,
/*24342*/         OPC_RecordNode, // #8 = $slc
/*24343*/         OPC_MoveParent,
/*24344*/         OPC_MoveChild, 10,
/*24346*/         OPC_RecordNode, // #9 = $tfe
/*24347*/         OPC_MoveParent,
/*24348*/         OPC_MoveChild, 11,
/*24350*/         OPC_RecordNode, // #10 = $lwe
/*24351*/         OPC_MoveParent,
/*24352*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24354*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24357*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24360*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24363*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24366*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24369*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24372*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24375*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24378*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4138:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24396*/       /*Scope*/ 68, /*->24465*/
/*24397*/         OPC_CheckChild1Type, MVT::v16i32,
/*24399*/         OPC_RecordChild2, // #1 = $rsrc
/*24400*/         OPC_RecordChild3, // #2 = $sampler
/*24401*/         OPC_RecordChild4, // #3 = $dmask
/*24402*/         OPC_RecordChild5, // #4 = $unorm
/*24403*/         OPC_RecordChild6, // #5 = $r128
/*24404*/         OPC_RecordChild7, // #6 = $da
/*24405*/         OPC_MoveChild, 8,
/*24407*/         OPC_RecordNode, // #7 = $glc
/*24408*/         OPC_MoveParent,
/*24409*/         OPC_MoveChild, 9,
/*24411*/         OPC_RecordNode, // #8 = $slc
/*24412*/         OPC_MoveParent,
/*24413*/         OPC_MoveChild, 10,
/*24415*/         OPC_RecordNode, // #9 = $tfe
/*24416*/         OPC_MoveParent,
/*24417*/         OPC_MoveChild, 11,
/*24419*/         OPC_RecordNode, // #10 = $lwe
/*24420*/         OPC_MoveParent,
/*24421*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24423*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24426*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24429*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24432*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24435*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24438*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24441*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24444*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24447*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4138:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24465*/       0, /*End of Scope*/
/*24466*/     /*Scope*/ 95|128,2/*351*/, /*->24819*/
/*24468*/       OPC_CheckChild0Integer, 45|128,32/*4141*/, 
/*24471*/       OPC_RecordChild1, // #0 = $addr
/*24472*/       OPC_Scope, 68, /*->24542*/ // 5 children in Scope
/*24474*/         OPC_CheckChild1Type, MVT::i32,
/*24476*/         OPC_RecordChild2, // #1 = $rsrc
/*24477*/         OPC_RecordChild3, // #2 = $sampler
/*24478*/         OPC_RecordChild4, // #3 = $dmask
/*24479*/         OPC_RecordChild5, // #4 = $unorm
/*24480*/         OPC_RecordChild6, // #5 = $r128
/*24481*/         OPC_RecordChild7, // #6 = $da
/*24482*/         OPC_MoveChild, 8,
/*24484*/         OPC_RecordNode, // #7 = $glc
/*24485*/         OPC_MoveParent,
/*24486*/         OPC_MoveChild, 9,
/*24488*/         OPC_RecordNode, // #8 = $slc
/*24489*/         OPC_MoveParent,
/*24490*/         OPC_MoveChild, 10,
/*24492*/         OPC_RecordNode, // #9 = $tfe
/*24493*/         OPC_MoveParent,
/*24494*/         OPC_MoveChild, 11,
/*24496*/         OPC_RecordNode, // #10 = $lwe
/*24497*/         OPC_MoveParent,
/*24498*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24500*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24503*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24506*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24509*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24512*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24515*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24518*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24521*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24524*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4141:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24542*/       /*Scope*/ 68, /*->24611*/
/*24543*/         OPC_CheckChild1Type, MVT::v2i32,
/*24545*/         OPC_RecordChild2, // #1 = $rsrc
/*24546*/         OPC_RecordChild3, // #2 = $sampler
/*24547*/         OPC_RecordChild4, // #3 = $dmask
/*24548*/         OPC_RecordChild5, // #4 = $unorm
/*24549*/         OPC_RecordChild6, // #5 = $r128
/*24550*/         OPC_RecordChild7, // #6 = $da
/*24551*/         OPC_MoveChild, 8,
/*24553*/         OPC_RecordNode, // #7 = $glc
/*24554*/         OPC_MoveParent,
/*24555*/         OPC_MoveChild, 9,
/*24557*/         OPC_RecordNode, // #8 = $slc
/*24558*/         OPC_MoveParent,
/*24559*/         OPC_MoveChild, 10,
/*24561*/         OPC_RecordNode, // #9 = $tfe
/*24562*/         OPC_MoveParent,
/*24563*/         OPC_MoveChild, 11,
/*24565*/         OPC_RecordNode, // #10 = $lwe
/*24566*/         OPC_MoveParent,
/*24567*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24569*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24572*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24575*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24578*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24581*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24584*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24587*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24590*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24593*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4141:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24611*/       /*Scope*/ 68, /*->24680*/
/*24612*/         OPC_CheckChild1Type, MVT::v4i32,
/*24614*/         OPC_RecordChild2, // #1 = $rsrc
/*24615*/         OPC_RecordChild3, // #2 = $sampler
/*24616*/         OPC_RecordChild4, // #3 = $dmask
/*24617*/         OPC_RecordChild5, // #4 = $unorm
/*24618*/         OPC_RecordChild6, // #5 = $r128
/*24619*/         OPC_RecordChild7, // #6 = $da
/*24620*/         OPC_MoveChild, 8,
/*24622*/         OPC_RecordNode, // #7 = $glc
/*24623*/         OPC_MoveParent,
/*24624*/         OPC_MoveChild, 9,
/*24626*/         OPC_RecordNode, // #8 = $slc
/*24627*/         OPC_MoveParent,
/*24628*/         OPC_MoveChild, 10,
/*24630*/         OPC_RecordNode, // #9 = $tfe
/*24631*/         OPC_MoveParent,
/*24632*/         OPC_MoveChild, 11,
/*24634*/         OPC_RecordNode, // #10 = $lwe
/*24635*/         OPC_MoveParent,
/*24636*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24638*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24641*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24644*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24647*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24650*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24653*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24656*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24659*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24662*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4141:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24680*/       /*Scope*/ 68, /*->24749*/
/*24681*/         OPC_CheckChild1Type, MVT::v8i32,
/*24683*/         OPC_RecordChild2, // #1 = $rsrc
/*24684*/         OPC_RecordChild3, // #2 = $sampler
/*24685*/         OPC_RecordChild4, // #3 = $dmask
/*24686*/         OPC_RecordChild5, // #4 = $unorm
/*24687*/         OPC_RecordChild6, // #5 = $r128
/*24688*/         OPC_RecordChild7, // #6 = $da
/*24689*/         OPC_MoveChild, 8,
/*24691*/         OPC_RecordNode, // #7 = $glc
/*24692*/         OPC_MoveParent,
/*24693*/         OPC_MoveChild, 9,
/*24695*/         OPC_RecordNode, // #8 = $slc
/*24696*/         OPC_MoveParent,
/*24697*/         OPC_MoveChild, 10,
/*24699*/         OPC_RecordNode, // #9 = $tfe
/*24700*/         OPC_MoveParent,
/*24701*/         OPC_MoveChild, 11,
/*24703*/         OPC_RecordNode, // #10 = $lwe
/*24704*/         OPC_MoveParent,
/*24705*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24707*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24710*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24713*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24716*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24719*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24722*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24725*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24728*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24731*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4141:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24749*/       /*Scope*/ 68, /*->24818*/
/*24750*/         OPC_CheckChild1Type, MVT::v16i32,
/*24752*/         OPC_RecordChild2, // #1 = $rsrc
/*24753*/         OPC_RecordChild3, // #2 = $sampler
/*24754*/         OPC_RecordChild4, // #3 = $dmask
/*24755*/         OPC_RecordChild5, // #4 = $unorm
/*24756*/         OPC_RecordChild6, // #5 = $r128
/*24757*/         OPC_RecordChild7, // #6 = $da
/*24758*/         OPC_MoveChild, 8,
/*24760*/         OPC_RecordNode, // #7 = $glc
/*24761*/         OPC_MoveParent,
/*24762*/         OPC_MoveChild, 9,
/*24764*/         OPC_RecordNode, // #8 = $slc
/*24765*/         OPC_MoveParent,
/*24766*/         OPC_MoveChild, 10,
/*24768*/         OPC_RecordNode, // #9 = $tfe
/*24769*/         OPC_MoveParent,
/*24770*/         OPC_MoveChild, 11,
/*24772*/         OPC_RecordNode, // #10 = $lwe
/*24773*/         OPC_MoveParent,
/*24774*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24776*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24779*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24782*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24785*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24788*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24791*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24794*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24797*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24800*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4141:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24818*/       0, /*End of Scope*/
/*24819*/     /*Scope*/ 95|128,2/*351*/, /*->25172*/
/*24821*/       OPC_CheckChild0Integer, 11|128,32/*4107*/, 
/*24824*/       OPC_RecordChild1, // #0 = $addr
/*24825*/       OPC_Scope, 68, /*->24895*/ // 5 children in Scope
/*24827*/         OPC_CheckChild1Type, MVT::i32,
/*24829*/         OPC_RecordChild2, // #1 = $rsrc
/*24830*/         OPC_RecordChild3, // #2 = $sampler
/*24831*/         OPC_RecordChild4, // #3 = $dmask
/*24832*/         OPC_RecordChild5, // #4 = $unorm
/*24833*/         OPC_RecordChild6, // #5 = $r128
/*24834*/         OPC_RecordChild7, // #6 = $da
/*24835*/         OPC_MoveChild, 8,
/*24837*/         OPC_RecordNode, // #7 = $glc
/*24838*/         OPC_MoveParent,
/*24839*/         OPC_MoveChild, 9,
/*24841*/         OPC_RecordNode, // #8 = $slc
/*24842*/         OPC_MoveParent,
/*24843*/         OPC_MoveChild, 10,
/*24845*/         OPC_RecordNode, // #9 = $tfe
/*24846*/         OPC_MoveParent,
/*24847*/         OPC_MoveChild, 11,
/*24849*/         OPC_RecordNode, // #10 = $lwe
/*24850*/         OPC_MoveParent,
/*24851*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24853*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24856*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24859*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24862*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24865*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24868*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24871*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24874*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24877*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4107:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24895*/       /*Scope*/ 68, /*->24964*/
/*24896*/         OPC_CheckChild1Type, MVT::v2i32,
/*24898*/         OPC_RecordChild2, // #1 = $rsrc
/*24899*/         OPC_RecordChild3, // #2 = $sampler
/*24900*/         OPC_RecordChild4, // #3 = $dmask
/*24901*/         OPC_RecordChild5, // #4 = $unorm
/*24902*/         OPC_RecordChild6, // #5 = $r128
/*24903*/         OPC_RecordChild7, // #6 = $da
/*24904*/         OPC_MoveChild, 8,
/*24906*/         OPC_RecordNode, // #7 = $glc
/*24907*/         OPC_MoveParent,
/*24908*/         OPC_MoveChild, 9,
/*24910*/         OPC_RecordNode, // #8 = $slc
/*24911*/         OPC_MoveParent,
/*24912*/         OPC_MoveChild, 10,
/*24914*/         OPC_RecordNode, // #9 = $tfe
/*24915*/         OPC_MoveParent,
/*24916*/         OPC_MoveChild, 11,
/*24918*/         OPC_RecordNode, // #10 = $lwe
/*24919*/         OPC_MoveParent,
/*24920*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24922*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24925*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24928*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24931*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24934*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24937*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24940*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24943*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24946*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4107:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24964*/       /*Scope*/ 68, /*->25033*/
/*24965*/         OPC_CheckChild1Type, MVT::v4i32,
/*24967*/         OPC_RecordChild2, // #1 = $rsrc
/*24968*/         OPC_RecordChild3, // #2 = $sampler
/*24969*/         OPC_RecordChild4, // #3 = $dmask
/*24970*/         OPC_RecordChild5, // #4 = $unorm
/*24971*/         OPC_RecordChild6, // #5 = $r128
/*24972*/         OPC_RecordChild7, // #6 = $da
/*24973*/         OPC_MoveChild, 8,
/*24975*/         OPC_RecordNode, // #7 = $glc
/*24976*/         OPC_MoveParent,
/*24977*/         OPC_MoveChild, 9,
/*24979*/         OPC_RecordNode, // #8 = $slc
/*24980*/         OPC_MoveParent,
/*24981*/         OPC_MoveChild, 10,
/*24983*/         OPC_RecordNode, // #9 = $tfe
/*24984*/         OPC_MoveParent,
/*24985*/         OPC_MoveChild, 11,
/*24987*/         OPC_RecordNode, // #10 = $lwe
/*24988*/         OPC_MoveParent,
/*24989*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24991*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24994*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24997*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25000*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25003*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25006*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25009*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25012*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25015*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4107:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25033*/       /*Scope*/ 68, /*->25102*/
/*25034*/         OPC_CheckChild1Type, MVT::v8i32,
/*25036*/         OPC_RecordChild2, // #1 = $rsrc
/*25037*/         OPC_RecordChild3, // #2 = $sampler
/*25038*/         OPC_RecordChild4, // #3 = $dmask
/*25039*/         OPC_RecordChild5, // #4 = $unorm
/*25040*/         OPC_RecordChild6, // #5 = $r128
/*25041*/         OPC_RecordChild7, // #6 = $da
/*25042*/         OPC_MoveChild, 8,
/*25044*/         OPC_RecordNode, // #7 = $glc
/*25045*/         OPC_MoveParent,
/*25046*/         OPC_MoveChild, 9,
/*25048*/         OPC_RecordNode, // #8 = $slc
/*25049*/         OPC_MoveParent,
/*25050*/         OPC_MoveChild, 10,
/*25052*/         OPC_RecordNode, // #9 = $tfe
/*25053*/         OPC_MoveParent,
/*25054*/         OPC_MoveChild, 11,
/*25056*/         OPC_RecordNode, // #10 = $lwe
/*25057*/         OPC_MoveParent,
/*25058*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25060*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25063*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25066*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25069*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25072*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25075*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25078*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25081*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25084*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4107:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25102*/       /*Scope*/ 68, /*->25171*/
/*25103*/         OPC_CheckChild1Type, MVT::v16i32,
/*25105*/         OPC_RecordChild2, // #1 = $rsrc
/*25106*/         OPC_RecordChild3, // #2 = $sampler
/*25107*/         OPC_RecordChild4, // #3 = $dmask
/*25108*/         OPC_RecordChild5, // #4 = $unorm
/*25109*/         OPC_RecordChild6, // #5 = $r128
/*25110*/         OPC_RecordChild7, // #6 = $da
/*25111*/         OPC_MoveChild, 8,
/*25113*/         OPC_RecordNode, // #7 = $glc
/*25114*/         OPC_MoveParent,
/*25115*/         OPC_MoveChild, 9,
/*25117*/         OPC_RecordNode, // #8 = $slc
/*25118*/         OPC_MoveParent,
/*25119*/         OPC_MoveChild, 10,
/*25121*/         OPC_RecordNode, // #9 = $tfe
/*25122*/         OPC_MoveParent,
/*25123*/         OPC_MoveChild, 11,
/*25125*/         OPC_RecordNode, // #10 = $lwe
/*25126*/         OPC_MoveParent,
/*25127*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25129*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25132*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25135*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25138*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25141*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25144*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25147*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25150*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25153*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4107:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25171*/       0, /*End of Scope*/
/*25172*/     /*Scope*/ 95|128,2/*351*/, /*->25525*/
/*25174*/       OPC_CheckChild0Integer, 12|128,32/*4108*/, 
/*25177*/       OPC_RecordChild1, // #0 = $addr
/*25178*/       OPC_Scope, 68, /*->25248*/ // 5 children in Scope
/*25180*/         OPC_CheckChild1Type, MVT::i32,
/*25182*/         OPC_RecordChild2, // #1 = $rsrc
/*25183*/         OPC_RecordChild3, // #2 = $sampler
/*25184*/         OPC_RecordChild4, // #3 = $dmask
/*25185*/         OPC_RecordChild5, // #4 = $unorm
/*25186*/         OPC_RecordChild6, // #5 = $r128
/*25187*/         OPC_RecordChild7, // #6 = $da
/*25188*/         OPC_MoveChild, 8,
/*25190*/         OPC_RecordNode, // #7 = $glc
/*25191*/         OPC_MoveParent,
/*25192*/         OPC_MoveChild, 9,
/*25194*/         OPC_RecordNode, // #8 = $slc
/*25195*/         OPC_MoveParent,
/*25196*/         OPC_MoveChild, 10,
/*25198*/         OPC_RecordNode, // #9 = $tfe
/*25199*/         OPC_MoveParent,
/*25200*/         OPC_MoveChild, 11,
/*25202*/         OPC_RecordNode, // #10 = $lwe
/*25203*/         OPC_MoveParent,
/*25204*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25206*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25209*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25212*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25215*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25218*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25221*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25224*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25227*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25230*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4108:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25248*/       /*Scope*/ 68, /*->25317*/
/*25249*/         OPC_CheckChild1Type, MVT::v2i32,
/*25251*/         OPC_RecordChild2, // #1 = $rsrc
/*25252*/         OPC_RecordChild3, // #2 = $sampler
/*25253*/         OPC_RecordChild4, // #3 = $dmask
/*25254*/         OPC_RecordChild5, // #4 = $unorm
/*25255*/         OPC_RecordChild6, // #5 = $r128
/*25256*/         OPC_RecordChild7, // #6 = $da
/*25257*/         OPC_MoveChild, 8,
/*25259*/         OPC_RecordNode, // #7 = $glc
/*25260*/         OPC_MoveParent,
/*25261*/         OPC_MoveChild, 9,
/*25263*/         OPC_RecordNode, // #8 = $slc
/*25264*/         OPC_MoveParent,
/*25265*/         OPC_MoveChild, 10,
/*25267*/         OPC_RecordNode, // #9 = $tfe
/*25268*/         OPC_MoveParent,
/*25269*/         OPC_MoveChild, 11,
/*25271*/         OPC_RecordNode, // #10 = $lwe
/*25272*/         OPC_MoveParent,
/*25273*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25275*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25278*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25281*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25284*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25287*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25290*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25293*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25296*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25299*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4108:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25317*/       /*Scope*/ 68, /*->25386*/
/*25318*/         OPC_CheckChild1Type, MVT::v4i32,
/*25320*/         OPC_RecordChild2, // #1 = $rsrc
/*25321*/         OPC_RecordChild3, // #2 = $sampler
/*25322*/         OPC_RecordChild4, // #3 = $dmask
/*25323*/         OPC_RecordChild5, // #4 = $unorm
/*25324*/         OPC_RecordChild6, // #5 = $r128
/*25325*/         OPC_RecordChild7, // #6 = $da
/*25326*/         OPC_MoveChild, 8,
/*25328*/         OPC_RecordNode, // #7 = $glc
/*25329*/         OPC_MoveParent,
/*25330*/         OPC_MoveChild, 9,
/*25332*/         OPC_RecordNode, // #8 = $slc
/*25333*/         OPC_MoveParent,
/*25334*/         OPC_MoveChild, 10,
/*25336*/         OPC_RecordNode, // #9 = $tfe
/*25337*/         OPC_MoveParent,
/*25338*/         OPC_MoveChild, 11,
/*25340*/         OPC_RecordNode, // #10 = $lwe
/*25341*/         OPC_MoveParent,
/*25342*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25344*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25347*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25350*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25353*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25356*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25359*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25362*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25365*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25368*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4108:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25386*/       /*Scope*/ 68, /*->25455*/
/*25387*/         OPC_CheckChild1Type, MVT::v8i32,
/*25389*/         OPC_RecordChild2, // #1 = $rsrc
/*25390*/         OPC_RecordChild3, // #2 = $sampler
/*25391*/         OPC_RecordChild4, // #3 = $dmask
/*25392*/         OPC_RecordChild5, // #4 = $unorm
/*25393*/         OPC_RecordChild6, // #5 = $r128
/*25394*/         OPC_RecordChild7, // #6 = $da
/*25395*/         OPC_MoveChild, 8,
/*25397*/         OPC_RecordNode, // #7 = $glc
/*25398*/         OPC_MoveParent,
/*25399*/         OPC_MoveChild, 9,
/*25401*/         OPC_RecordNode, // #8 = $slc
/*25402*/         OPC_MoveParent,
/*25403*/         OPC_MoveChild, 10,
/*25405*/         OPC_RecordNode, // #9 = $tfe
/*25406*/         OPC_MoveParent,
/*25407*/         OPC_MoveChild, 11,
/*25409*/         OPC_RecordNode, // #10 = $lwe
/*25410*/         OPC_MoveParent,
/*25411*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25413*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25416*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25419*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25422*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25425*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25428*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25431*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25434*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25437*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4108:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25455*/       /*Scope*/ 68, /*->25524*/
/*25456*/         OPC_CheckChild1Type, MVT::v16i32,
/*25458*/         OPC_RecordChild2, // #1 = $rsrc
/*25459*/         OPC_RecordChild3, // #2 = $sampler
/*25460*/         OPC_RecordChild4, // #3 = $dmask
/*25461*/         OPC_RecordChild5, // #4 = $unorm
/*25462*/         OPC_RecordChild6, // #5 = $r128
/*25463*/         OPC_RecordChild7, // #6 = $da
/*25464*/         OPC_MoveChild, 8,
/*25466*/         OPC_RecordNode, // #7 = $glc
/*25467*/         OPC_MoveParent,
/*25468*/         OPC_MoveChild, 9,
/*25470*/         OPC_RecordNode, // #8 = $slc
/*25471*/         OPC_MoveParent,
/*25472*/         OPC_MoveChild, 10,
/*25474*/         OPC_RecordNode, // #9 = $tfe
/*25475*/         OPC_MoveParent,
/*25476*/         OPC_MoveChild, 11,
/*25478*/         OPC_RecordNode, // #10 = $lwe
/*25479*/         OPC_MoveParent,
/*25480*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25482*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25485*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25488*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25491*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25494*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25497*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25500*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25503*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25506*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4108:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25524*/       0, /*End of Scope*/
/*25525*/     /*Scope*/ 95|128,2/*351*/, /*->25878*/
/*25527*/       OPC_CheckChild0Integer, 47|128,32/*4143*/, 
/*25530*/       OPC_RecordChild1, // #0 = $addr
/*25531*/       OPC_Scope, 68, /*->25601*/ // 5 children in Scope
/*25533*/         OPC_CheckChild1Type, MVT::i32,
/*25535*/         OPC_RecordChild2, // #1 = $rsrc
/*25536*/         OPC_RecordChild3, // #2 = $sampler
/*25537*/         OPC_RecordChild4, // #3 = $dmask
/*25538*/         OPC_RecordChild5, // #4 = $unorm
/*25539*/         OPC_RecordChild6, // #5 = $r128
/*25540*/         OPC_RecordChild7, // #6 = $da
/*25541*/         OPC_MoveChild, 8,
/*25543*/         OPC_RecordNode, // #7 = $glc
/*25544*/         OPC_MoveParent,
/*25545*/         OPC_MoveChild, 9,
/*25547*/         OPC_RecordNode, // #8 = $slc
/*25548*/         OPC_MoveParent,
/*25549*/         OPC_MoveChild, 10,
/*25551*/         OPC_RecordNode, // #9 = $tfe
/*25552*/         OPC_MoveParent,
/*25553*/         OPC_MoveChild, 11,
/*25555*/         OPC_RecordNode, // #10 = $lwe
/*25556*/         OPC_MoveParent,
/*25557*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25559*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25562*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25565*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25568*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25571*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25574*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25577*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25580*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25583*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4143:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25601*/       /*Scope*/ 68, /*->25670*/
/*25602*/         OPC_CheckChild1Type, MVT::v2i32,
/*25604*/         OPC_RecordChild2, // #1 = $rsrc
/*25605*/         OPC_RecordChild3, // #2 = $sampler
/*25606*/         OPC_RecordChild4, // #3 = $dmask
/*25607*/         OPC_RecordChild5, // #4 = $unorm
/*25608*/         OPC_RecordChild6, // #5 = $r128
/*25609*/         OPC_RecordChild7, // #6 = $da
/*25610*/         OPC_MoveChild, 8,
/*25612*/         OPC_RecordNode, // #7 = $glc
/*25613*/         OPC_MoveParent,
/*25614*/         OPC_MoveChild, 9,
/*25616*/         OPC_RecordNode, // #8 = $slc
/*25617*/         OPC_MoveParent,
/*25618*/         OPC_MoveChild, 10,
/*25620*/         OPC_RecordNode, // #9 = $tfe
/*25621*/         OPC_MoveParent,
/*25622*/         OPC_MoveChild, 11,
/*25624*/         OPC_RecordNode, // #10 = $lwe
/*25625*/         OPC_MoveParent,
/*25626*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25628*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25631*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25634*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25637*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25640*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25643*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25646*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25649*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25652*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4143:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25670*/       /*Scope*/ 68, /*->25739*/
/*25671*/         OPC_CheckChild1Type, MVT::v4i32,
/*25673*/         OPC_RecordChild2, // #1 = $rsrc
/*25674*/         OPC_RecordChild3, // #2 = $sampler
/*25675*/         OPC_RecordChild4, // #3 = $dmask
/*25676*/         OPC_RecordChild5, // #4 = $unorm
/*25677*/         OPC_RecordChild6, // #5 = $r128
/*25678*/         OPC_RecordChild7, // #6 = $da
/*25679*/         OPC_MoveChild, 8,
/*25681*/         OPC_RecordNode, // #7 = $glc
/*25682*/         OPC_MoveParent,
/*25683*/         OPC_MoveChild, 9,
/*25685*/         OPC_RecordNode, // #8 = $slc
/*25686*/         OPC_MoveParent,
/*25687*/         OPC_MoveChild, 10,
/*25689*/         OPC_RecordNode, // #9 = $tfe
/*25690*/         OPC_MoveParent,
/*25691*/         OPC_MoveChild, 11,
/*25693*/         OPC_RecordNode, // #10 = $lwe
/*25694*/         OPC_MoveParent,
/*25695*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25697*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25700*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25703*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25706*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25709*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25712*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25715*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25718*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25721*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4143:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25739*/       /*Scope*/ 68, /*->25808*/
/*25740*/         OPC_CheckChild1Type, MVT::v8i32,
/*25742*/         OPC_RecordChild2, // #1 = $rsrc
/*25743*/         OPC_RecordChild3, // #2 = $sampler
/*25744*/         OPC_RecordChild4, // #3 = $dmask
/*25745*/         OPC_RecordChild5, // #4 = $unorm
/*25746*/         OPC_RecordChild6, // #5 = $r128
/*25747*/         OPC_RecordChild7, // #6 = $da
/*25748*/         OPC_MoveChild, 8,
/*25750*/         OPC_RecordNode, // #7 = $glc
/*25751*/         OPC_MoveParent,
/*25752*/         OPC_MoveChild, 9,
/*25754*/         OPC_RecordNode, // #8 = $slc
/*25755*/         OPC_MoveParent,
/*25756*/         OPC_MoveChild, 10,
/*25758*/         OPC_RecordNode, // #9 = $tfe
/*25759*/         OPC_MoveParent,
/*25760*/         OPC_MoveChild, 11,
/*25762*/         OPC_RecordNode, // #10 = $lwe
/*25763*/         OPC_MoveParent,
/*25764*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25766*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25769*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25772*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25775*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25778*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25781*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25784*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25787*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25790*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4143:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25808*/       /*Scope*/ 68, /*->25877*/
/*25809*/         OPC_CheckChild1Type, MVT::v16i32,
/*25811*/         OPC_RecordChild2, // #1 = $rsrc
/*25812*/         OPC_RecordChild3, // #2 = $sampler
/*25813*/         OPC_RecordChild4, // #3 = $dmask
/*25814*/         OPC_RecordChild5, // #4 = $unorm
/*25815*/         OPC_RecordChild6, // #5 = $r128
/*25816*/         OPC_RecordChild7, // #6 = $da
/*25817*/         OPC_MoveChild, 8,
/*25819*/         OPC_RecordNode, // #7 = $glc
/*25820*/         OPC_MoveParent,
/*25821*/         OPC_MoveChild, 9,
/*25823*/         OPC_RecordNode, // #8 = $slc
/*25824*/         OPC_MoveParent,
/*25825*/         OPC_MoveChild, 10,
/*25827*/         OPC_RecordNode, // #9 = $tfe
/*25828*/         OPC_MoveParent,
/*25829*/         OPC_MoveChild, 11,
/*25831*/         OPC_RecordNode, // #10 = $lwe
/*25832*/         OPC_MoveParent,
/*25833*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25835*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25838*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25841*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25844*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25847*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25850*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25853*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25856*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25859*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4143:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25877*/       0, /*End of Scope*/
/*25878*/     /*Scope*/ 95|128,2/*351*/, /*->26231*/
/*25880*/       OPC_CheckChild0Integer, 35|128,32/*4131*/, 
/*25883*/       OPC_RecordChild1, // #0 = $addr
/*25884*/       OPC_Scope, 68, /*->25954*/ // 5 children in Scope
/*25886*/         OPC_CheckChild1Type, MVT::i32,
/*25888*/         OPC_RecordChild2, // #1 = $rsrc
/*25889*/         OPC_RecordChild3, // #2 = $sampler
/*25890*/         OPC_RecordChild4, // #3 = $dmask
/*25891*/         OPC_RecordChild5, // #4 = $unorm
/*25892*/         OPC_RecordChild6, // #5 = $r128
/*25893*/         OPC_RecordChild7, // #6 = $da
/*25894*/         OPC_MoveChild, 8,
/*25896*/         OPC_RecordNode, // #7 = $glc
/*25897*/         OPC_MoveParent,
/*25898*/         OPC_MoveChild, 9,
/*25900*/         OPC_RecordNode, // #8 = $slc
/*25901*/         OPC_MoveParent,
/*25902*/         OPC_MoveChild, 10,
/*25904*/         OPC_RecordNode, // #9 = $tfe
/*25905*/         OPC_MoveParent,
/*25906*/         OPC_MoveChild, 11,
/*25908*/         OPC_RecordNode, // #10 = $lwe
/*25909*/         OPC_MoveParent,
/*25910*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25912*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25915*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25918*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25921*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25924*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25927*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25930*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25933*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25936*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4131:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25954*/       /*Scope*/ 68, /*->26023*/
/*25955*/         OPC_CheckChild1Type, MVT::v2i32,
/*25957*/         OPC_RecordChild2, // #1 = $rsrc
/*25958*/         OPC_RecordChild3, // #2 = $sampler
/*25959*/         OPC_RecordChild4, // #3 = $dmask
/*25960*/         OPC_RecordChild5, // #4 = $unorm
/*25961*/         OPC_RecordChild6, // #5 = $r128
/*25962*/         OPC_RecordChild7, // #6 = $da
/*25963*/         OPC_MoveChild, 8,
/*25965*/         OPC_RecordNode, // #7 = $glc
/*25966*/         OPC_MoveParent,
/*25967*/         OPC_MoveChild, 9,
/*25969*/         OPC_RecordNode, // #8 = $slc
/*25970*/         OPC_MoveParent,
/*25971*/         OPC_MoveChild, 10,
/*25973*/         OPC_RecordNode, // #9 = $tfe
/*25974*/         OPC_MoveParent,
/*25975*/         OPC_MoveChild, 11,
/*25977*/         OPC_RecordNode, // #10 = $lwe
/*25978*/         OPC_MoveParent,
/*25979*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25981*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25984*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25987*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25990*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25993*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25996*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25999*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26002*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26005*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4131:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26023*/       /*Scope*/ 68, /*->26092*/
/*26024*/         OPC_CheckChild1Type, MVT::v4i32,
/*26026*/         OPC_RecordChild2, // #1 = $rsrc
/*26027*/         OPC_RecordChild3, // #2 = $sampler
/*26028*/         OPC_RecordChild4, // #3 = $dmask
/*26029*/         OPC_RecordChild5, // #4 = $unorm
/*26030*/         OPC_RecordChild6, // #5 = $r128
/*26031*/         OPC_RecordChild7, // #6 = $da
/*26032*/         OPC_MoveChild, 8,
/*26034*/         OPC_RecordNode, // #7 = $glc
/*26035*/         OPC_MoveParent,
/*26036*/         OPC_MoveChild, 9,
/*26038*/         OPC_RecordNode, // #8 = $slc
/*26039*/         OPC_MoveParent,
/*26040*/         OPC_MoveChild, 10,
/*26042*/         OPC_RecordNode, // #9 = $tfe
/*26043*/         OPC_MoveParent,
/*26044*/         OPC_MoveChild, 11,
/*26046*/         OPC_RecordNode, // #10 = $lwe
/*26047*/         OPC_MoveParent,
/*26048*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26050*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26053*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26056*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26059*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26062*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26065*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26068*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26071*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26074*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4131:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26092*/       /*Scope*/ 68, /*->26161*/
/*26093*/         OPC_CheckChild1Type, MVT::v8i32,
/*26095*/         OPC_RecordChild2, // #1 = $rsrc
/*26096*/         OPC_RecordChild3, // #2 = $sampler
/*26097*/         OPC_RecordChild4, // #3 = $dmask
/*26098*/         OPC_RecordChild5, // #4 = $unorm
/*26099*/         OPC_RecordChild6, // #5 = $r128
/*26100*/         OPC_RecordChild7, // #6 = $da
/*26101*/         OPC_MoveChild, 8,
/*26103*/         OPC_RecordNode, // #7 = $glc
/*26104*/         OPC_MoveParent,
/*26105*/         OPC_MoveChild, 9,
/*26107*/         OPC_RecordNode, // #8 = $slc
/*26108*/         OPC_MoveParent,
/*26109*/         OPC_MoveChild, 10,
/*26111*/         OPC_RecordNode, // #9 = $tfe
/*26112*/         OPC_MoveParent,
/*26113*/         OPC_MoveChild, 11,
/*26115*/         OPC_RecordNode, // #10 = $lwe
/*26116*/         OPC_MoveParent,
/*26117*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26119*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26122*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26125*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26128*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26131*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26134*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26137*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26140*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26143*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4131:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26161*/       /*Scope*/ 68, /*->26230*/
/*26162*/         OPC_CheckChild1Type, MVT::v16i32,
/*26164*/         OPC_RecordChild2, // #1 = $rsrc
/*26165*/         OPC_RecordChild3, // #2 = $sampler
/*26166*/         OPC_RecordChild4, // #3 = $dmask
/*26167*/         OPC_RecordChild5, // #4 = $unorm
/*26168*/         OPC_RecordChild6, // #5 = $r128
/*26169*/         OPC_RecordChild7, // #6 = $da
/*26170*/         OPC_MoveChild, 8,
/*26172*/         OPC_RecordNode, // #7 = $glc
/*26173*/         OPC_MoveParent,
/*26174*/         OPC_MoveChild, 9,
/*26176*/         OPC_RecordNode, // #8 = $slc
/*26177*/         OPC_MoveParent,
/*26178*/         OPC_MoveChild, 10,
/*26180*/         OPC_RecordNode, // #9 = $tfe
/*26181*/         OPC_MoveParent,
/*26182*/         OPC_MoveChild, 11,
/*26184*/         OPC_RecordNode, // #10 = $lwe
/*26185*/         OPC_MoveParent,
/*26186*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26188*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26191*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26194*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26197*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26200*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26203*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26206*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26209*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26212*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4131:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26230*/       0, /*End of Scope*/
/*26231*/     /*Scope*/ 95|128,2/*351*/, /*->26584*/
/*26233*/       OPC_CheckChild0Integer, 36|128,32/*4132*/, 
/*26236*/       OPC_RecordChild1, // #0 = $addr
/*26237*/       OPC_Scope, 68, /*->26307*/ // 5 children in Scope
/*26239*/         OPC_CheckChild1Type, MVT::i32,
/*26241*/         OPC_RecordChild2, // #1 = $rsrc
/*26242*/         OPC_RecordChild3, // #2 = $sampler
/*26243*/         OPC_RecordChild4, // #3 = $dmask
/*26244*/         OPC_RecordChild5, // #4 = $unorm
/*26245*/         OPC_RecordChild6, // #5 = $r128
/*26246*/         OPC_RecordChild7, // #6 = $da
/*26247*/         OPC_MoveChild, 8,
/*26249*/         OPC_RecordNode, // #7 = $glc
/*26250*/         OPC_MoveParent,
/*26251*/         OPC_MoveChild, 9,
/*26253*/         OPC_RecordNode, // #8 = $slc
/*26254*/         OPC_MoveParent,
/*26255*/         OPC_MoveChild, 10,
/*26257*/         OPC_RecordNode, // #9 = $tfe
/*26258*/         OPC_MoveParent,
/*26259*/         OPC_MoveChild, 11,
/*26261*/         OPC_RecordNode, // #10 = $lwe
/*26262*/         OPC_MoveParent,
/*26263*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26265*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26268*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26271*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26274*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26277*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26280*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26283*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26286*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26289*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4132:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26307*/       /*Scope*/ 68, /*->26376*/
/*26308*/         OPC_CheckChild1Type, MVT::v2i32,
/*26310*/         OPC_RecordChild2, // #1 = $rsrc
/*26311*/         OPC_RecordChild3, // #2 = $sampler
/*26312*/         OPC_RecordChild4, // #3 = $dmask
/*26313*/         OPC_RecordChild5, // #4 = $unorm
/*26314*/         OPC_RecordChild6, // #5 = $r128
/*26315*/         OPC_RecordChild7, // #6 = $da
/*26316*/         OPC_MoveChild, 8,
/*26318*/         OPC_RecordNode, // #7 = $glc
/*26319*/         OPC_MoveParent,
/*26320*/         OPC_MoveChild, 9,
/*26322*/         OPC_RecordNode, // #8 = $slc
/*26323*/         OPC_MoveParent,
/*26324*/         OPC_MoveChild, 10,
/*26326*/         OPC_RecordNode, // #9 = $tfe
/*26327*/         OPC_MoveParent,
/*26328*/         OPC_MoveChild, 11,
/*26330*/         OPC_RecordNode, // #10 = $lwe
/*26331*/         OPC_MoveParent,
/*26332*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26334*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26337*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26340*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26343*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26346*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26349*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26352*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26355*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26358*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4132:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26376*/       /*Scope*/ 68, /*->26445*/
/*26377*/         OPC_CheckChild1Type, MVT::v4i32,
/*26379*/         OPC_RecordChild2, // #1 = $rsrc
/*26380*/         OPC_RecordChild3, // #2 = $sampler
/*26381*/         OPC_RecordChild4, // #3 = $dmask
/*26382*/         OPC_RecordChild5, // #4 = $unorm
/*26383*/         OPC_RecordChild6, // #5 = $r128
/*26384*/         OPC_RecordChild7, // #6 = $da
/*26385*/         OPC_MoveChild, 8,
/*26387*/         OPC_RecordNode, // #7 = $glc
/*26388*/         OPC_MoveParent,
/*26389*/         OPC_MoveChild, 9,
/*26391*/         OPC_RecordNode, // #8 = $slc
/*26392*/         OPC_MoveParent,
/*26393*/         OPC_MoveChild, 10,
/*26395*/         OPC_RecordNode, // #9 = $tfe
/*26396*/         OPC_MoveParent,
/*26397*/         OPC_MoveChild, 11,
/*26399*/         OPC_RecordNode, // #10 = $lwe
/*26400*/         OPC_MoveParent,
/*26401*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26403*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26406*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26409*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26412*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26415*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26418*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26421*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26424*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26427*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4132:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26445*/       /*Scope*/ 68, /*->26514*/
/*26446*/         OPC_CheckChild1Type, MVT::v8i32,
/*26448*/         OPC_RecordChild2, // #1 = $rsrc
/*26449*/         OPC_RecordChild3, // #2 = $sampler
/*26450*/         OPC_RecordChild4, // #3 = $dmask
/*26451*/         OPC_RecordChild5, // #4 = $unorm
/*26452*/         OPC_RecordChild6, // #5 = $r128
/*26453*/         OPC_RecordChild7, // #6 = $da
/*26454*/         OPC_MoveChild, 8,
/*26456*/         OPC_RecordNode, // #7 = $glc
/*26457*/         OPC_MoveParent,
/*26458*/         OPC_MoveChild, 9,
/*26460*/         OPC_RecordNode, // #8 = $slc
/*26461*/         OPC_MoveParent,
/*26462*/         OPC_MoveChild, 10,
/*26464*/         OPC_RecordNode, // #9 = $tfe
/*26465*/         OPC_MoveParent,
/*26466*/         OPC_MoveChild, 11,
/*26468*/         OPC_RecordNode, // #10 = $lwe
/*26469*/         OPC_MoveParent,
/*26470*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26472*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26475*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26478*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26481*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26484*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26487*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26490*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26493*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26496*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4132:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26514*/       /*Scope*/ 68, /*->26583*/
/*26515*/         OPC_CheckChild1Type, MVT::v16i32,
/*26517*/         OPC_RecordChild2, // #1 = $rsrc
/*26518*/         OPC_RecordChild3, // #2 = $sampler
/*26519*/         OPC_RecordChild4, // #3 = $dmask
/*26520*/         OPC_RecordChild5, // #4 = $unorm
/*26521*/         OPC_RecordChild6, // #5 = $r128
/*26522*/         OPC_RecordChild7, // #6 = $da
/*26523*/         OPC_MoveChild, 8,
/*26525*/         OPC_RecordNode, // #7 = $glc
/*26526*/         OPC_MoveParent,
/*26527*/         OPC_MoveChild, 9,
/*26529*/         OPC_RecordNode, // #8 = $slc
/*26530*/         OPC_MoveParent,
/*26531*/         OPC_MoveChild, 10,
/*26533*/         OPC_RecordNode, // #9 = $tfe
/*26534*/         OPC_MoveParent,
/*26535*/         OPC_MoveChild, 11,
/*26537*/         OPC_RecordNode, // #10 = $lwe
/*26538*/         OPC_MoveParent,
/*26539*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26541*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26544*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26547*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26550*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26553*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26556*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26559*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26562*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26565*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4132:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26583*/       0, /*End of Scope*/
/*26584*/     /*Scope*/ 95|128,2/*351*/, /*->26937*/
/*26586*/       OPC_CheckChild0Integer, 15|128,32/*4111*/, 
/*26589*/       OPC_RecordChild1, // #0 = $addr
/*26590*/       OPC_Scope, 68, /*->26660*/ // 5 children in Scope
/*26592*/         OPC_CheckChild1Type, MVT::i32,
/*26594*/         OPC_RecordChild2, // #1 = $rsrc
/*26595*/         OPC_RecordChild3, // #2 = $sampler
/*26596*/         OPC_RecordChild4, // #3 = $dmask
/*26597*/         OPC_RecordChild5, // #4 = $unorm
/*26598*/         OPC_RecordChild6, // #5 = $r128
/*26599*/         OPC_RecordChild7, // #6 = $da
/*26600*/         OPC_MoveChild, 8,
/*26602*/         OPC_RecordNode, // #7 = $glc
/*26603*/         OPC_MoveParent,
/*26604*/         OPC_MoveChild, 9,
/*26606*/         OPC_RecordNode, // #8 = $slc
/*26607*/         OPC_MoveParent,
/*26608*/         OPC_MoveChild, 10,
/*26610*/         OPC_RecordNode, // #9 = $tfe
/*26611*/         OPC_MoveParent,
/*26612*/         OPC_MoveChild, 11,
/*26614*/         OPC_RecordNode, // #10 = $lwe
/*26615*/         OPC_MoveParent,
/*26616*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26618*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26621*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26624*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26627*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26630*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26633*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26636*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26639*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26642*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4111:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26660*/       /*Scope*/ 68, /*->26729*/
/*26661*/         OPC_CheckChild1Type, MVT::v2i32,
/*26663*/         OPC_RecordChild2, // #1 = $rsrc
/*26664*/         OPC_RecordChild3, // #2 = $sampler
/*26665*/         OPC_RecordChild4, // #3 = $dmask
/*26666*/         OPC_RecordChild5, // #4 = $unorm
/*26667*/         OPC_RecordChild6, // #5 = $r128
/*26668*/         OPC_RecordChild7, // #6 = $da
/*26669*/         OPC_MoveChild, 8,
/*26671*/         OPC_RecordNode, // #7 = $glc
/*26672*/         OPC_MoveParent,
/*26673*/         OPC_MoveChild, 9,
/*26675*/         OPC_RecordNode, // #8 = $slc
/*26676*/         OPC_MoveParent,
/*26677*/         OPC_MoveChild, 10,
/*26679*/         OPC_RecordNode, // #9 = $tfe
/*26680*/         OPC_MoveParent,
/*26681*/         OPC_MoveChild, 11,
/*26683*/         OPC_RecordNode, // #10 = $lwe
/*26684*/         OPC_MoveParent,
/*26685*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26687*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26690*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26693*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26696*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26699*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26702*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26705*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26708*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26711*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4111:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26729*/       /*Scope*/ 68, /*->26798*/
/*26730*/         OPC_CheckChild1Type, MVT::v4i32,
/*26732*/         OPC_RecordChild2, // #1 = $rsrc
/*26733*/         OPC_RecordChild3, // #2 = $sampler
/*26734*/         OPC_RecordChild4, // #3 = $dmask
/*26735*/         OPC_RecordChild5, // #4 = $unorm
/*26736*/         OPC_RecordChild6, // #5 = $r128
/*26737*/         OPC_RecordChild7, // #6 = $da
/*26738*/         OPC_MoveChild, 8,
/*26740*/         OPC_RecordNode, // #7 = $glc
/*26741*/         OPC_MoveParent,
/*26742*/         OPC_MoveChild, 9,
/*26744*/         OPC_RecordNode, // #8 = $slc
/*26745*/         OPC_MoveParent,
/*26746*/         OPC_MoveChild, 10,
/*26748*/         OPC_RecordNode, // #9 = $tfe
/*26749*/         OPC_MoveParent,
/*26750*/         OPC_MoveChild, 11,
/*26752*/         OPC_RecordNode, // #10 = $lwe
/*26753*/         OPC_MoveParent,
/*26754*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26756*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26759*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26762*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26765*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26768*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26771*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26774*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26777*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26780*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4111:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26798*/       /*Scope*/ 68, /*->26867*/
/*26799*/         OPC_CheckChild1Type, MVT::v8i32,
/*26801*/         OPC_RecordChild2, // #1 = $rsrc
/*26802*/         OPC_RecordChild3, // #2 = $sampler
/*26803*/         OPC_RecordChild4, // #3 = $dmask
/*26804*/         OPC_RecordChild5, // #4 = $unorm
/*26805*/         OPC_RecordChild6, // #5 = $r128
/*26806*/         OPC_RecordChild7, // #6 = $da
/*26807*/         OPC_MoveChild, 8,
/*26809*/         OPC_RecordNode, // #7 = $glc
/*26810*/         OPC_MoveParent,
/*26811*/         OPC_MoveChild, 9,
/*26813*/         OPC_RecordNode, // #8 = $slc
/*26814*/         OPC_MoveParent,
/*26815*/         OPC_MoveChild, 10,
/*26817*/         OPC_RecordNode, // #9 = $tfe
/*26818*/         OPC_MoveParent,
/*26819*/         OPC_MoveChild, 11,
/*26821*/         OPC_RecordNode, // #10 = $lwe
/*26822*/         OPC_MoveParent,
/*26823*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26825*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26828*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26831*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26834*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26837*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26840*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26843*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26846*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26849*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4111:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26867*/       /*Scope*/ 68, /*->26936*/
/*26868*/         OPC_CheckChild1Type, MVT::v16i32,
/*26870*/         OPC_RecordChild2, // #1 = $rsrc
/*26871*/         OPC_RecordChild3, // #2 = $sampler
/*26872*/         OPC_RecordChild4, // #3 = $dmask
/*26873*/         OPC_RecordChild5, // #4 = $unorm
/*26874*/         OPC_RecordChild6, // #5 = $r128
/*26875*/         OPC_RecordChild7, // #6 = $da
/*26876*/         OPC_MoveChild, 8,
/*26878*/         OPC_RecordNode, // #7 = $glc
/*26879*/         OPC_MoveParent,
/*26880*/         OPC_MoveChild, 9,
/*26882*/         OPC_RecordNode, // #8 = $slc
/*26883*/         OPC_MoveParent,
/*26884*/         OPC_MoveChild, 10,
/*26886*/         OPC_RecordNode, // #9 = $tfe
/*26887*/         OPC_MoveParent,
/*26888*/         OPC_MoveChild, 11,
/*26890*/         OPC_RecordNode, // #10 = $lwe
/*26891*/         OPC_MoveParent,
/*26892*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26894*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26897*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26900*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26903*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26906*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26909*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26912*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26915*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26918*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4111:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26936*/       0, /*End of Scope*/
/*26937*/     /*Scope*/ 95|128,2/*351*/, /*->27290*/
/*26939*/       OPC_CheckChild0Integer, 24|128,32/*4120*/, 
/*26942*/       OPC_RecordChild1, // #0 = $addr
/*26943*/       OPC_Scope, 68, /*->27013*/ // 5 children in Scope
/*26945*/         OPC_CheckChild1Type, MVT::i32,
/*26947*/         OPC_RecordChild2, // #1 = $rsrc
/*26948*/         OPC_RecordChild3, // #2 = $sampler
/*26949*/         OPC_RecordChild4, // #3 = $dmask
/*26950*/         OPC_RecordChild5, // #4 = $unorm
/*26951*/         OPC_RecordChild6, // #5 = $r128
/*26952*/         OPC_RecordChild7, // #6 = $da
/*26953*/         OPC_MoveChild, 8,
/*26955*/         OPC_RecordNode, // #7 = $glc
/*26956*/         OPC_MoveParent,
/*26957*/         OPC_MoveChild, 9,
/*26959*/         OPC_RecordNode, // #8 = $slc
/*26960*/         OPC_MoveParent,
/*26961*/         OPC_MoveChild, 10,
/*26963*/         OPC_RecordNode, // #9 = $tfe
/*26964*/         OPC_MoveParent,
/*26965*/         OPC_MoveChild, 11,
/*26967*/         OPC_RecordNode, // #10 = $lwe
/*26968*/         OPC_MoveParent,
/*26969*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26971*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26974*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26977*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26980*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26983*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26986*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26989*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26992*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26995*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4120:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27013*/       /*Scope*/ 68, /*->27082*/
/*27014*/         OPC_CheckChild1Type, MVT::v2i32,
/*27016*/         OPC_RecordChild2, // #1 = $rsrc
/*27017*/         OPC_RecordChild3, // #2 = $sampler
/*27018*/         OPC_RecordChild4, // #3 = $dmask
/*27019*/         OPC_RecordChild5, // #4 = $unorm
/*27020*/         OPC_RecordChild6, // #5 = $r128
/*27021*/         OPC_RecordChild7, // #6 = $da
/*27022*/         OPC_MoveChild, 8,
/*27024*/         OPC_RecordNode, // #7 = $glc
/*27025*/         OPC_MoveParent,
/*27026*/         OPC_MoveChild, 9,
/*27028*/         OPC_RecordNode, // #8 = $slc
/*27029*/         OPC_MoveParent,
/*27030*/         OPC_MoveChild, 10,
/*27032*/         OPC_RecordNode, // #9 = $tfe
/*27033*/         OPC_MoveParent,
/*27034*/         OPC_MoveChild, 11,
/*27036*/         OPC_RecordNode, // #10 = $lwe
/*27037*/         OPC_MoveParent,
/*27038*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27040*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27043*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27046*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27049*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27052*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27055*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27058*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27061*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27064*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4120:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27082*/       /*Scope*/ 68, /*->27151*/
/*27083*/         OPC_CheckChild1Type, MVT::v4i32,
/*27085*/         OPC_RecordChild2, // #1 = $rsrc
/*27086*/         OPC_RecordChild3, // #2 = $sampler
/*27087*/         OPC_RecordChild4, // #3 = $dmask
/*27088*/         OPC_RecordChild5, // #4 = $unorm
/*27089*/         OPC_RecordChild6, // #5 = $r128
/*27090*/         OPC_RecordChild7, // #6 = $da
/*27091*/         OPC_MoveChild, 8,
/*27093*/         OPC_RecordNode, // #7 = $glc
/*27094*/         OPC_MoveParent,
/*27095*/         OPC_MoveChild, 9,
/*27097*/         OPC_RecordNode, // #8 = $slc
/*27098*/         OPC_MoveParent,
/*27099*/         OPC_MoveChild, 10,
/*27101*/         OPC_RecordNode, // #9 = $tfe
/*27102*/         OPC_MoveParent,
/*27103*/         OPC_MoveChild, 11,
/*27105*/         OPC_RecordNode, // #10 = $lwe
/*27106*/         OPC_MoveParent,
/*27107*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27109*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27112*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27115*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27118*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27121*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27124*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27127*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27130*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27133*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4120:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27151*/       /*Scope*/ 68, /*->27220*/
/*27152*/         OPC_CheckChild1Type, MVT::v8i32,
/*27154*/         OPC_RecordChild2, // #1 = $rsrc
/*27155*/         OPC_RecordChild3, // #2 = $sampler
/*27156*/         OPC_RecordChild4, // #3 = $dmask
/*27157*/         OPC_RecordChild5, // #4 = $unorm
/*27158*/         OPC_RecordChild6, // #5 = $r128
/*27159*/         OPC_RecordChild7, // #6 = $da
/*27160*/         OPC_MoveChild, 8,
/*27162*/         OPC_RecordNode, // #7 = $glc
/*27163*/         OPC_MoveParent,
/*27164*/         OPC_MoveChild, 9,
/*27166*/         OPC_RecordNode, // #8 = $slc
/*27167*/         OPC_MoveParent,
/*27168*/         OPC_MoveChild, 10,
/*27170*/         OPC_RecordNode, // #9 = $tfe
/*27171*/         OPC_MoveParent,
/*27172*/         OPC_MoveChild, 11,
/*27174*/         OPC_RecordNode, // #10 = $lwe
/*27175*/         OPC_MoveParent,
/*27176*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27178*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27181*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27184*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27187*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27190*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27193*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27196*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27199*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27202*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4120:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27220*/       /*Scope*/ 68, /*->27289*/
/*27221*/         OPC_CheckChild1Type, MVT::v16i32,
/*27223*/         OPC_RecordChild2, // #1 = $rsrc
/*27224*/         OPC_RecordChild3, // #2 = $sampler
/*27225*/         OPC_RecordChild4, // #3 = $dmask
/*27226*/         OPC_RecordChild5, // #4 = $unorm
/*27227*/         OPC_RecordChild6, // #5 = $r128
/*27228*/         OPC_RecordChild7, // #6 = $da
/*27229*/         OPC_MoveChild, 8,
/*27231*/         OPC_RecordNode, // #7 = $glc
/*27232*/         OPC_MoveParent,
/*27233*/         OPC_MoveChild, 9,
/*27235*/         OPC_RecordNode, // #8 = $slc
/*27236*/         OPC_MoveParent,
/*27237*/         OPC_MoveChild, 10,
/*27239*/         OPC_RecordNode, // #9 = $tfe
/*27240*/         OPC_MoveParent,
/*27241*/         OPC_MoveChild, 11,
/*27243*/         OPC_RecordNode, // #10 = $lwe
/*27244*/         OPC_MoveParent,
/*27245*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27247*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27250*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27253*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27256*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27259*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27262*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27265*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27268*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27271*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4120:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27289*/       0, /*End of Scope*/
/*27290*/     /*Scope*/ 95|128,2/*351*/, /*->27643*/
/*27292*/       OPC_CheckChild0Integer, 26|128,32/*4122*/, 
/*27295*/       OPC_RecordChild1, // #0 = $addr
/*27296*/       OPC_Scope, 68, /*->27366*/ // 5 children in Scope
/*27298*/         OPC_CheckChild1Type, MVT::i32,
/*27300*/         OPC_RecordChild2, // #1 = $rsrc
/*27301*/         OPC_RecordChild3, // #2 = $sampler
/*27302*/         OPC_RecordChild4, // #3 = $dmask
/*27303*/         OPC_RecordChild5, // #4 = $unorm
/*27304*/         OPC_RecordChild6, // #5 = $r128
/*27305*/         OPC_RecordChild7, // #6 = $da
/*27306*/         OPC_MoveChild, 8,
/*27308*/         OPC_RecordNode, // #7 = $glc
/*27309*/         OPC_MoveParent,
/*27310*/         OPC_MoveChild, 9,
/*27312*/         OPC_RecordNode, // #8 = $slc
/*27313*/         OPC_MoveParent,
/*27314*/         OPC_MoveChild, 10,
/*27316*/         OPC_RecordNode, // #9 = $tfe
/*27317*/         OPC_MoveParent,
/*27318*/         OPC_MoveChild, 11,
/*27320*/         OPC_RecordNode, // #10 = $lwe
/*27321*/         OPC_MoveParent,
/*27322*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27324*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27327*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27330*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27333*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27336*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27339*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27342*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27345*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27348*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4122:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27366*/       /*Scope*/ 68, /*->27435*/
/*27367*/         OPC_CheckChild1Type, MVT::v2i32,
/*27369*/         OPC_RecordChild2, // #1 = $rsrc
/*27370*/         OPC_RecordChild3, // #2 = $sampler
/*27371*/         OPC_RecordChild4, // #3 = $dmask
/*27372*/         OPC_RecordChild5, // #4 = $unorm
/*27373*/         OPC_RecordChild6, // #5 = $r128
/*27374*/         OPC_RecordChild7, // #6 = $da
/*27375*/         OPC_MoveChild, 8,
/*27377*/         OPC_RecordNode, // #7 = $glc
/*27378*/         OPC_MoveParent,
/*27379*/         OPC_MoveChild, 9,
/*27381*/         OPC_RecordNode, // #8 = $slc
/*27382*/         OPC_MoveParent,
/*27383*/         OPC_MoveChild, 10,
/*27385*/         OPC_RecordNode, // #9 = $tfe
/*27386*/         OPC_MoveParent,
/*27387*/         OPC_MoveChild, 11,
/*27389*/         OPC_RecordNode, // #10 = $lwe
/*27390*/         OPC_MoveParent,
/*27391*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27393*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27396*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27399*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27402*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27405*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27408*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27411*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27414*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27417*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4122:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27435*/       /*Scope*/ 68, /*->27504*/
/*27436*/         OPC_CheckChild1Type, MVT::v4i32,
/*27438*/         OPC_RecordChild2, // #1 = $rsrc
/*27439*/         OPC_RecordChild3, // #2 = $sampler
/*27440*/         OPC_RecordChild4, // #3 = $dmask
/*27441*/         OPC_RecordChild5, // #4 = $unorm
/*27442*/         OPC_RecordChild6, // #5 = $r128
/*27443*/         OPC_RecordChild7, // #6 = $da
/*27444*/         OPC_MoveChild, 8,
/*27446*/         OPC_RecordNode, // #7 = $glc
/*27447*/         OPC_MoveParent,
/*27448*/         OPC_MoveChild, 9,
/*27450*/         OPC_RecordNode, // #8 = $slc
/*27451*/         OPC_MoveParent,
/*27452*/         OPC_MoveChild, 10,
/*27454*/         OPC_RecordNode, // #9 = $tfe
/*27455*/         OPC_MoveParent,
/*27456*/         OPC_MoveChild, 11,
/*27458*/         OPC_RecordNode, // #10 = $lwe
/*27459*/         OPC_MoveParent,
/*27460*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27462*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27465*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27468*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27471*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27474*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27477*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27480*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27483*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27486*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4122:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27504*/       /*Scope*/ 68, /*->27573*/
/*27505*/         OPC_CheckChild1Type, MVT::v8i32,
/*27507*/         OPC_RecordChild2, // #1 = $rsrc
/*27508*/         OPC_RecordChild3, // #2 = $sampler
/*27509*/         OPC_RecordChild4, // #3 = $dmask
/*27510*/         OPC_RecordChild5, // #4 = $unorm
/*27511*/         OPC_RecordChild6, // #5 = $r128
/*27512*/         OPC_RecordChild7, // #6 = $da
/*27513*/         OPC_MoveChild, 8,
/*27515*/         OPC_RecordNode, // #7 = $glc
/*27516*/         OPC_MoveParent,
/*27517*/         OPC_MoveChild, 9,
/*27519*/         OPC_RecordNode, // #8 = $slc
/*27520*/         OPC_MoveParent,
/*27521*/         OPC_MoveChild, 10,
/*27523*/         OPC_RecordNode, // #9 = $tfe
/*27524*/         OPC_MoveParent,
/*27525*/         OPC_MoveChild, 11,
/*27527*/         OPC_RecordNode, // #10 = $lwe
/*27528*/         OPC_MoveParent,
/*27529*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27531*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27534*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27537*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27540*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27543*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27546*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27549*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27552*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27555*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4122:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27573*/       /*Scope*/ 68, /*->27642*/
/*27574*/         OPC_CheckChild1Type, MVT::v16i32,
/*27576*/         OPC_RecordChild2, // #1 = $rsrc
/*27577*/         OPC_RecordChild3, // #2 = $sampler
/*27578*/         OPC_RecordChild4, // #3 = $dmask
/*27579*/         OPC_RecordChild5, // #4 = $unorm
/*27580*/         OPC_RecordChild6, // #5 = $r128
/*27581*/         OPC_RecordChild7, // #6 = $da
/*27582*/         OPC_MoveChild, 8,
/*27584*/         OPC_RecordNode, // #7 = $glc
/*27585*/         OPC_MoveParent,
/*27586*/         OPC_MoveChild, 9,
/*27588*/         OPC_RecordNode, // #8 = $slc
/*27589*/         OPC_MoveParent,
/*27590*/         OPC_MoveChild, 10,
/*27592*/         OPC_RecordNode, // #9 = $tfe
/*27593*/         OPC_MoveParent,
/*27594*/         OPC_MoveChild, 11,
/*27596*/         OPC_RecordNode, // #10 = $lwe
/*27597*/         OPC_MoveParent,
/*27598*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27600*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27603*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27606*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27609*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27612*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27615*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27618*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27621*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27624*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4122:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27642*/       0, /*End of Scope*/
/*27643*/     /*Scope*/ 95|128,2/*351*/, /*->27996*/
/*27645*/       OPC_CheckChild0Integer, 27|128,32/*4123*/, 
/*27648*/       OPC_RecordChild1, // #0 = $addr
/*27649*/       OPC_Scope, 68, /*->27719*/ // 5 children in Scope
/*27651*/         OPC_CheckChild1Type, MVT::i32,
/*27653*/         OPC_RecordChild2, // #1 = $rsrc
/*27654*/         OPC_RecordChild3, // #2 = $sampler
/*27655*/         OPC_RecordChild4, // #3 = $dmask
/*27656*/         OPC_RecordChild5, // #4 = $unorm
/*27657*/         OPC_RecordChild6, // #5 = $r128
/*27658*/         OPC_RecordChild7, // #6 = $da
/*27659*/         OPC_MoveChild, 8,
/*27661*/         OPC_RecordNode, // #7 = $glc
/*27662*/         OPC_MoveParent,
/*27663*/         OPC_MoveChild, 9,
/*27665*/         OPC_RecordNode, // #8 = $slc
/*27666*/         OPC_MoveParent,
/*27667*/         OPC_MoveChild, 10,
/*27669*/         OPC_RecordNode, // #9 = $tfe
/*27670*/         OPC_MoveParent,
/*27671*/         OPC_MoveChild, 11,
/*27673*/         OPC_RecordNode, // #10 = $lwe
/*27674*/         OPC_MoveParent,
/*27675*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27677*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27680*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27683*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27686*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27689*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27692*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27695*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27698*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27701*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4123:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27719*/       /*Scope*/ 68, /*->27788*/
/*27720*/         OPC_CheckChild1Type, MVT::v2i32,
/*27722*/         OPC_RecordChild2, // #1 = $rsrc
/*27723*/         OPC_RecordChild3, // #2 = $sampler
/*27724*/         OPC_RecordChild4, // #3 = $dmask
/*27725*/         OPC_RecordChild5, // #4 = $unorm
/*27726*/         OPC_RecordChild6, // #5 = $r128
/*27727*/         OPC_RecordChild7, // #6 = $da
/*27728*/         OPC_MoveChild, 8,
/*27730*/         OPC_RecordNode, // #7 = $glc
/*27731*/         OPC_MoveParent,
/*27732*/         OPC_MoveChild, 9,
/*27734*/         OPC_RecordNode, // #8 = $slc
/*27735*/         OPC_MoveParent,
/*27736*/         OPC_MoveChild, 10,
/*27738*/         OPC_RecordNode, // #9 = $tfe
/*27739*/         OPC_MoveParent,
/*27740*/         OPC_MoveChild, 11,
/*27742*/         OPC_RecordNode, // #10 = $lwe
/*27743*/         OPC_MoveParent,
/*27744*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27746*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27749*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27752*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27755*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27758*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27761*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27764*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27767*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27770*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4123:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27788*/       /*Scope*/ 68, /*->27857*/
/*27789*/         OPC_CheckChild1Type, MVT::v4i32,
/*27791*/         OPC_RecordChild2, // #1 = $rsrc
/*27792*/         OPC_RecordChild3, // #2 = $sampler
/*27793*/         OPC_RecordChild4, // #3 = $dmask
/*27794*/         OPC_RecordChild5, // #4 = $unorm
/*27795*/         OPC_RecordChild6, // #5 = $r128
/*27796*/         OPC_RecordChild7, // #6 = $da
/*27797*/         OPC_MoveChild, 8,
/*27799*/         OPC_RecordNode, // #7 = $glc
/*27800*/         OPC_MoveParent,
/*27801*/         OPC_MoveChild, 9,
/*27803*/         OPC_RecordNode, // #8 = $slc
/*27804*/         OPC_MoveParent,
/*27805*/         OPC_MoveChild, 10,
/*27807*/         OPC_RecordNode, // #9 = $tfe
/*27808*/         OPC_MoveParent,
/*27809*/         OPC_MoveChild, 11,
/*27811*/         OPC_RecordNode, // #10 = $lwe
/*27812*/         OPC_MoveParent,
/*27813*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27815*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27818*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27821*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27824*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27827*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27830*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27833*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27836*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27839*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4123:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27857*/       /*Scope*/ 68, /*->27926*/
/*27858*/         OPC_CheckChild1Type, MVT::v8i32,
/*27860*/         OPC_RecordChild2, // #1 = $rsrc
/*27861*/         OPC_RecordChild3, // #2 = $sampler
/*27862*/         OPC_RecordChild4, // #3 = $dmask
/*27863*/         OPC_RecordChild5, // #4 = $unorm
/*27864*/         OPC_RecordChild6, // #5 = $r128
/*27865*/         OPC_RecordChild7, // #6 = $da
/*27866*/         OPC_MoveChild, 8,
/*27868*/         OPC_RecordNode, // #7 = $glc
/*27869*/         OPC_MoveParent,
/*27870*/         OPC_MoveChild, 9,
/*27872*/         OPC_RecordNode, // #8 = $slc
/*27873*/         OPC_MoveParent,
/*27874*/         OPC_MoveChild, 10,
/*27876*/         OPC_RecordNode, // #9 = $tfe
/*27877*/         OPC_MoveParent,
/*27878*/         OPC_MoveChild, 11,
/*27880*/         OPC_RecordNode, // #10 = $lwe
/*27881*/         OPC_MoveParent,
/*27882*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27884*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27887*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27890*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27893*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27896*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27899*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27902*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27905*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27908*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4123:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27926*/       /*Scope*/ 68, /*->27995*/
/*27927*/         OPC_CheckChild1Type, MVT::v16i32,
/*27929*/         OPC_RecordChild2, // #1 = $rsrc
/*27930*/         OPC_RecordChild3, // #2 = $sampler
/*27931*/         OPC_RecordChild4, // #3 = $dmask
/*27932*/         OPC_RecordChild5, // #4 = $unorm
/*27933*/         OPC_RecordChild6, // #5 = $r128
/*27934*/         OPC_RecordChild7, // #6 = $da
/*27935*/         OPC_MoveChild, 8,
/*27937*/         OPC_RecordNode, // #7 = $glc
/*27938*/         OPC_MoveParent,
/*27939*/         OPC_MoveChild, 9,
/*27941*/         OPC_RecordNode, // #8 = $slc
/*27942*/         OPC_MoveParent,
/*27943*/         OPC_MoveChild, 10,
/*27945*/         OPC_RecordNode, // #9 = $tfe
/*27946*/         OPC_MoveParent,
/*27947*/         OPC_MoveChild, 11,
/*27949*/         OPC_RecordNode, // #10 = $lwe
/*27950*/         OPC_MoveParent,
/*27951*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27953*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27956*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27959*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27962*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27965*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27968*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27971*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27974*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27977*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4123:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27995*/       0, /*End of Scope*/
/*27996*/     /*Scope*/ 95|128,2/*351*/, /*->28349*/
/*27998*/       OPC_CheckChild0Integer, 30|128,32/*4126*/, 
/*28001*/       OPC_RecordChild1, // #0 = $addr
/*28002*/       OPC_Scope, 68, /*->28072*/ // 5 children in Scope
/*28004*/         OPC_CheckChild1Type, MVT::i32,
/*28006*/         OPC_RecordChild2, // #1 = $rsrc
/*28007*/         OPC_RecordChild3, // #2 = $sampler
/*28008*/         OPC_RecordChild4, // #3 = $dmask
/*28009*/         OPC_RecordChild5, // #4 = $unorm
/*28010*/         OPC_RecordChild6, // #5 = $r128
/*28011*/         OPC_RecordChild7, // #6 = $da
/*28012*/         OPC_MoveChild, 8,
/*28014*/         OPC_RecordNode, // #7 = $glc
/*28015*/         OPC_MoveParent,
/*28016*/         OPC_MoveChild, 9,
/*28018*/         OPC_RecordNode, // #8 = $slc
/*28019*/         OPC_MoveParent,
/*28020*/         OPC_MoveChild, 10,
/*28022*/         OPC_RecordNode, // #9 = $tfe
/*28023*/         OPC_MoveParent,
/*28024*/         OPC_MoveChild, 11,
/*28026*/         OPC_RecordNode, // #10 = $lwe
/*28027*/         OPC_MoveParent,
/*28028*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28030*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28033*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28036*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28039*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28042*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28045*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28048*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28051*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28054*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4126:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28072*/       /*Scope*/ 68, /*->28141*/
/*28073*/         OPC_CheckChild1Type, MVT::v2i32,
/*28075*/         OPC_RecordChild2, // #1 = $rsrc
/*28076*/         OPC_RecordChild3, // #2 = $sampler
/*28077*/         OPC_RecordChild4, // #3 = $dmask
/*28078*/         OPC_RecordChild5, // #4 = $unorm
/*28079*/         OPC_RecordChild6, // #5 = $r128
/*28080*/         OPC_RecordChild7, // #6 = $da
/*28081*/         OPC_MoveChild, 8,
/*28083*/         OPC_RecordNode, // #7 = $glc
/*28084*/         OPC_MoveParent,
/*28085*/         OPC_MoveChild, 9,
/*28087*/         OPC_RecordNode, // #8 = $slc
/*28088*/         OPC_MoveParent,
/*28089*/         OPC_MoveChild, 10,
/*28091*/         OPC_RecordNode, // #9 = $tfe
/*28092*/         OPC_MoveParent,
/*28093*/         OPC_MoveChild, 11,
/*28095*/         OPC_RecordNode, // #10 = $lwe
/*28096*/         OPC_MoveParent,
/*28097*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28099*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28102*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28105*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28108*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28111*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28114*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28117*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28120*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28123*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4126:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28141*/       /*Scope*/ 68, /*->28210*/
/*28142*/         OPC_CheckChild1Type, MVT::v4i32,
/*28144*/         OPC_RecordChild2, // #1 = $rsrc
/*28145*/         OPC_RecordChild3, // #2 = $sampler
/*28146*/         OPC_RecordChild4, // #3 = $dmask
/*28147*/         OPC_RecordChild5, // #4 = $unorm
/*28148*/         OPC_RecordChild6, // #5 = $r128
/*28149*/         OPC_RecordChild7, // #6 = $da
/*28150*/         OPC_MoveChild, 8,
/*28152*/         OPC_RecordNode, // #7 = $glc
/*28153*/         OPC_MoveParent,
/*28154*/         OPC_MoveChild, 9,
/*28156*/         OPC_RecordNode, // #8 = $slc
/*28157*/         OPC_MoveParent,
/*28158*/         OPC_MoveChild, 10,
/*28160*/         OPC_RecordNode, // #9 = $tfe
/*28161*/         OPC_MoveParent,
/*28162*/         OPC_MoveChild, 11,
/*28164*/         OPC_RecordNode, // #10 = $lwe
/*28165*/         OPC_MoveParent,
/*28166*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28168*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28171*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28174*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28177*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28180*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28183*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28186*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28189*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28192*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4126:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28210*/       /*Scope*/ 68, /*->28279*/
/*28211*/         OPC_CheckChild1Type, MVT::v8i32,
/*28213*/         OPC_RecordChild2, // #1 = $rsrc
/*28214*/         OPC_RecordChild3, // #2 = $sampler
/*28215*/         OPC_RecordChild4, // #3 = $dmask
/*28216*/         OPC_RecordChild5, // #4 = $unorm
/*28217*/         OPC_RecordChild6, // #5 = $r128
/*28218*/         OPC_RecordChild7, // #6 = $da
/*28219*/         OPC_MoveChild, 8,
/*28221*/         OPC_RecordNode, // #7 = $glc
/*28222*/         OPC_MoveParent,
/*28223*/         OPC_MoveChild, 9,
/*28225*/         OPC_RecordNode, // #8 = $slc
/*28226*/         OPC_MoveParent,
/*28227*/         OPC_MoveChild, 10,
/*28229*/         OPC_RecordNode, // #9 = $tfe
/*28230*/         OPC_MoveParent,
/*28231*/         OPC_MoveChild, 11,
/*28233*/         OPC_RecordNode, // #10 = $lwe
/*28234*/         OPC_MoveParent,
/*28235*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28237*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28240*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28243*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28246*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28249*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28252*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28255*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28258*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28261*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4126:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28279*/       /*Scope*/ 68, /*->28348*/
/*28280*/         OPC_CheckChild1Type, MVT::v16i32,
/*28282*/         OPC_RecordChild2, // #1 = $rsrc
/*28283*/         OPC_RecordChild3, // #2 = $sampler
/*28284*/         OPC_RecordChild4, // #3 = $dmask
/*28285*/         OPC_RecordChild5, // #4 = $unorm
/*28286*/         OPC_RecordChild6, // #5 = $r128
/*28287*/         OPC_RecordChild7, // #6 = $da
/*28288*/         OPC_MoveChild, 8,
/*28290*/         OPC_RecordNode, // #7 = $glc
/*28291*/         OPC_MoveParent,
/*28292*/         OPC_MoveChild, 9,
/*28294*/         OPC_RecordNode, // #8 = $slc
/*28295*/         OPC_MoveParent,
/*28296*/         OPC_MoveChild, 10,
/*28298*/         OPC_RecordNode, // #9 = $tfe
/*28299*/         OPC_MoveParent,
/*28300*/         OPC_MoveChild, 11,
/*28302*/         OPC_RecordNode, // #10 = $lwe
/*28303*/         OPC_MoveParent,
/*28304*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28306*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28309*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28312*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28315*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28318*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28321*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28324*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28327*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28330*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4126:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28348*/       0, /*End of Scope*/
/*28349*/     /*Scope*/ 95|128,2/*351*/, /*->28702*/
/*28351*/       OPC_CheckChild0Integer, 16|128,32/*4112*/, 
/*28354*/       OPC_RecordChild1, // #0 = $addr
/*28355*/       OPC_Scope, 68, /*->28425*/ // 5 children in Scope
/*28357*/         OPC_CheckChild1Type, MVT::i32,
/*28359*/         OPC_RecordChild2, // #1 = $rsrc
/*28360*/         OPC_RecordChild3, // #2 = $sampler
/*28361*/         OPC_RecordChild4, // #3 = $dmask
/*28362*/         OPC_RecordChild5, // #4 = $unorm
/*28363*/         OPC_RecordChild6, // #5 = $r128
/*28364*/         OPC_RecordChild7, // #6 = $da
/*28365*/         OPC_MoveChild, 8,
/*28367*/         OPC_RecordNode, // #7 = $glc
/*28368*/         OPC_MoveParent,
/*28369*/         OPC_MoveChild, 9,
/*28371*/         OPC_RecordNode, // #8 = $slc
/*28372*/         OPC_MoveParent,
/*28373*/         OPC_MoveChild, 10,
/*28375*/         OPC_RecordNode, // #9 = $tfe
/*28376*/         OPC_MoveParent,
/*28377*/         OPC_MoveChild, 11,
/*28379*/         OPC_RecordNode, // #10 = $lwe
/*28380*/         OPC_MoveParent,
/*28381*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28383*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28386*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28389*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28392*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28395*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28398*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28401*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28404*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28407*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4112:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28425*/       /*Scope*/ 68, /*->28494*/
/*28426*/         OPC_CheckChild1Type, MVT::v2i32,
/*28428*/         OPC_RecordChild2, // #1 = $rsrc
/*28429*/         OPC_RecordChild3, // #2 = $sampler
/*28430*/         OPC_RecordChild4, // #3 = $dmask
/*28431*/         OPC_RecordChild5, // #4 = $unorm
/*28432*/         OPC_RecordChild6, // #5 = $r128
/*28433*/         OPC_RecordChild7, // #6 = $da
/*28434*/         OPC_MoveChild, 8,
/*28436*/         OPC_RecordNode, // #7 = $glc
/*28437*/         OPC_MoveParent,
/*28438*/         OPC_MoveChild, 9,
/*28440*/         OPC_RecordNode, // #8 = $slc
/*28441*/         OPC_MoveParent,
/*28442*/         OPC_MoveChild, 10,
/*28444*/         OPC_RecordNode, // #9 = $tfe
/*28445*/         OPC_MoveParent,
/*28446*/         OPC_MoveChild, 11,
/*28448*/         OPC_RecordNode, // #10 = $lwe
/*28449*/         OPC_MoveParent,
/*28450*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28452*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28455*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28458*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28461*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28464*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28467*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28470*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28473*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28476*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4112:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28494*/       /*Scope*/ 68, /*->28563*/
/*28495*/         OPC_CheckChild1Type, MVT::v4i32,
/*28497*/         OPC_RecordChild2, // #1 = $rsrc
/*28498*/         OPC_RecordChild3, // #2 = $sampler
/*28499*/         OPC_RecordChild4, // #3 = $dmask
/*28500*/         OPC_RecordChild5, // #4 = $unorm
/*28501*/         OPC_RecordChild6, // #5 = $r128
/*28502*/         OPC_RecordChild7, // #6 = $da
/*28503*/         OPC_MoveChild, 8,
/*28505*/         OPC_RecordNode, // #7 = $glc
/*28506*/         OPC_MoveParent,
/*28507*/         OPC_MoveChild, 9,
/*28509*/         OPC_RecordNode, // #8 = $slc
/*28510*/         OPC_MoveParent,
/*28511*/         OPC_MoveChild, 10,
/*28513*/         OPC_RecordNode, // #9 = $tfe
/*28514*/         OPC_MoveParent,
/*28515*/         OPC_MoveChild, 11,
/*28517*/         OPC_RecordNode, // #10 = $lwe
/*28518*/         OPC_MoveParent,
/*28519*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28521*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28524*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28527*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28530*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28533*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28536*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28539*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28542*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28545*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4112:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28563*/       /*Scope*/ 68, /*->28632*/
/*28564*/         OPC_CheckChild1Type, MVT::v8i32,
/*28566*/         OPC_RecordChild2, // #1 = $rsrc
/*28567*/         OPC_RecordChild3, // #2 = $sampler
/*28568*/         OPC_RecordChild4, // #3 = $dmask
/*28569*/         OPC_RecordChild5, // #4 = $unorm
/*28570*/         OPC_RecordChild6, // #5 = $r128
/*28571*/         OPC_RecordChild7, // #6 = $da
/*28572*/         OPC_MoveChild, 8,
/*28574*/         OPC_RecordNode, // #7 = $glc
/*28575*/         OPC_MoveParent,
/*28576*/         OPC_MoveChild, 9,
/*28578*/         OPC_RecordNode, // #8 = $slc
/*28579*/         OPC_MoveParent,
/*28580*/         OPC_MoveChild, 10,
/*28582*/         OPC_RecordNode, // #9 = $tfe
/*28583*/         OPC_MoveParent,
/*28584*/         OPC_MoveChild, 11,
/*28586*/         OPC_RecordNode, // #10 = $lwe
/*28587*/         OPC_MoveParent,
/*28588*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28590*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28593*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28596*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28599*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28602*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28605*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28608*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28611*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28614*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4112:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28632*/       /*Scope*/ 68, /*->28701*/
/*28633*/         OPC_CheckChild1Type, MVT::v16i32,
/*28635*/         OPC_RecordChild2, // #1 = $rsrc
/*28636*/         OPC_RecordChild3, // #2 = $sampler
/*28637*/         OPC_RecordChild4, // #3 = $dmask
/*28638*/         OPC_RecordChild5, // #4 = $unorm
/*28639*/         OPC_RecordChild6, // #5 = $r128
/*28640*/         OPC_RecordChild7, // #6 = $da
/*28641*/         OPC_MoveChild, 8,
/*28643*/         OPC_RecordNode, // #7 = $glc
/*28644*/         OPC_MoveParent,
/*28645*/         OPC_MoveChild, 9,
/*28647*/         OPC_RecordNode, // #8 = $slc
/*28648*/         OPC_MoveParent,
/*28649*/         OPC_MoveChild, 10,
/*28651*/         OPC_RecordNode, // #9 = $tfe
/*28652*/         OPC_MoveParent,
/*28653*/         OPC_MoveChild, 11,
/*28655*/         OPC_RecordNode, // #10 = $lwe
/*28656*/         OPC_MoveParent,
/*28657*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28659*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28662*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28665*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28668*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28671*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28674*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28677*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28680*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28683*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4112:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28701*/       0, /*End of Scope*/
/*28702*/     /*Scope*/ 95|128,2/*351*/, /*->29055*/
/*28704*/       OPC_CheckChild0Integer, 17|128,32/*4113*/, 
/*28707*/       OPC_RecordChild1, // #0 = $addr
/*28708*/       OPC_Scope, 68, /*->28778*/ // 5 children in Scope
/*28710*/         OPC_CheckChild1Type, MVT::i32,
/*28712*/         OPC_RecordChild2, // #1 = $rsrc
/*28713*/         OPC_RecordChild3, // #2 = $sampler
/*28714*/         OPC_RecordChild4, // #3 = $dmask
/*28715*/         OPC_RecordChild5, // #4 = $unorm
/*28716*/         OPC_RecordChild6, // #5 = $r128
/*28717*/         OPC_RecordChild7, // #6 = $da
/*28718*/         OPC_MoveChild, 8,
/*28720*/         OPC_RecordNode, // #7 = $glc
/*28721*/         OPC_MoveParent,
/*28722*/         OPC_MoveChild, 9,
/*28724*/         OPC_RecordNode, // #8 = $slc
/*28725*/         OPC_MoveParent,
/*28726*/         OPC_MoveChild, 10,
/*28728*/         OPC_RecordNode, // #9 = $tfe
/*28729*/         OPC_MoveParent,
/*28730*/         OPC_MoveChild, 11,
/*28732*/         OPC_RecordNode, // #10 = $lwe
/*28733*/         OPC_MoveParent,
/*28734*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28736*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28739*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28742*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28745*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28748*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28751*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28754*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28757*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28760*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4113:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28778*/       /*Scope*/ 68, /*->28847*/
/*28779*/         OPC_CheckChild1Type, MVT::v2i32,
/*28781*/         OPC_RecordChild2, // #1 = $rsrc
/*28782*/         OPC_RecordChild3, // #2 = $sampler
/*28783*/         OPC_RecordChild4, // #3 = $dmask
/*28784*/         OPC_RecordChild5, // #4 = $unorm
/*28785*/         OPC_RecordChild6, // #5 = $r128
/*28786*/         OPC_RecordChild7, // #6 = $da
/*28787*/         OPC_MoveChild, 8,
/*28789*/         OPC_RecordNode, // #7 = $glc
/*28790*/         OPC_MoveParent,
/*28791*/         OPC_MoveChild, 9,
/*28793*/         OPC_RecordNode, // #8 = $slc
/*28794*/         OPC_MoveParent,
/*28795*/         OPC_MoveChild, 10,
/*28797*/         OPC_RecordNode, // #9 = $tfe
/*28798*/         OPC_MoveParent,
/*28799*/         OPC_MoveChild, 11,
/*28801*/         OPC_RecordNode, // #10 = $lwe
/*28802*/         OPC_MoveParent,
/*28803*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28805*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28808*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28811*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28814*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28817*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28820*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28823*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28826*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28829*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4113:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28847*/       /*Scope*/ 68, /*->28916*/
/*28848*/         OPC_CheckChild1Type, MVT::v4i32,
/*28850*/         OPC_RecordChild2, // #1 = $rsrc
/*28851*/         OPC_RecordChild3, // #2 = $sampler
/*28852*/         OPC_RecordChild4, // #3 = $dmask
/*28853*/         OPC_RecordChild5, // #4 = $unorm
/*28854*/         OPC_RecordChild6, // #5 = $r128
/*28855*/         OPC_RecordChild7, // #6 = $da
/*28856*/         OPC_MoveChild, 8,
/*28858*/         OPC_RecordNode, // #7 = $glc
/*28859*/         OPC_MoveParent,
/*28860*/         OPC_MoveChild, 9,
/*28862*/         OPC_RecordNode, // #8 = $slc
/*28863*/         OPC_MoveParent,
/*28864*/         OPC_MoveChild, 10,
/*28866*/         OPC_RecordNode, // #9 = $tfe
/*28867*/         OPC_MoveParent,
/*28868*/         OPC_MoveChild, 11,
/*28870*/         OPC_RecordNode, // #10 = $lwe
/*28871*/         OPC_MoveParent,
/*28872*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28874*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28877*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28880*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28883*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28886*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28889*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28892*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28895*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28898*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4113:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28916*/       /*Scope*/ 68, /*->28985*/
/*28917*/         OPC_CheckChild1Type, MVT::v8i32,
/*28919*/         OPC_RecordChild2, // #1 = $rsrc
/*28920*/         OPC_RecordChild3, // #2 = $sampler
/*28921*/         OPC_RecordChild4, // #3 = $dmask
/*28922*/         OPC_RecordChild5, // #4 = $unorm
/*28923*/         OPC_RecordChild6, // #5 = $r128
/*28924*/         OPC_RecordChild7, // #6 = $da
/*28925*/         OPC_MoveChild, 8,
/*28927*/         OPC_RecordNode, // #7 = $glc
/*28928*/         OPC_MoveParent,
/*28929*/         OPC_MoveChild, 9,
/*28931*/         OPC_RecordNode, // #8 = $slc
/*28932*/         OPC_MoveParent,
/*28933*/         OPC_MoveChild, 10,
/*28935*/         OPC_RecordNode, // #9 = $tfe
/*28936*/         OPC_MoveParent,
/*28937*/         OPC_MoveChild, 11,
/*28939*/         OPC_RecordNode, // #10 = $lwe
/*28940*/         OPC_MoveParent,
/*28941*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28943*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28946*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28949*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28952*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28955*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28958*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28961*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28964*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28967*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4113:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28985*/       /*Scope*/ 68, /*->29054*/
/*28986*/         OPC_CheckChild1Type, MVT::v16i32,
/*28988*/         OPC_RecordChild2, // #1 = $rsrc
/*28989*/         OPC_RecordChild3, // #2 = $sampler
/*28990*/         OPC_RecordChild4, // #3 = $dmask
/*28991*/         OPC_RecordChild5, // #4 = $unorm
/*28992*/         OPC_RecordChild6, // #5 = $r128
/*28993*/         OPC_RecordChild7, // #6 = $da
/*28994*/         OPC_MoveChild, 8,
/*28996*/         OPC_RecordNode, // #7 = $glc
/*28997*/         OPC_MoveParent,
/*28998*/         OPC_MoveChild, 9,
/*29000*/         OPC_RecordNode, // #8 = $slc
/*29001*/         OPC_MoveParent,
/*29002*/         OPC_MoveChild, 10,
/*29004*/         OPC_RecordNode, // #9 = $tfe
/*29005*/         OPC_MoveParent,
/*29006*/         OPC_MoveChild, 11,
/*29008*/         OPC_RecordNode, // #10 = $lwe
/*29009*/         OPC_MoveParent,
/*29010*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29012*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29015*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29018*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29021*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29024*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29027*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29030*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29033*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29036*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4113:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29054*/       0, /*End of Scope*/
/*29055*/     /*Scope*/ 95|128,2/*351*/, /*->29408*/
/*29057*/       OPC_CheckChild0Integer, 32|128,32/*4128*/, 
/*29060*/       OPC_RecordChild1, // #0 = $addr
/*29061*/       OPC_Scope, 68, /*->29131*/ // 5 children in Scope
/*29063*/         OPC_CheckChild1Type, MVT::i32,
/*29065*/         OPC_RecordChild2, // #1 = $rsrc
/*29066*/         OPC_RecordChild3, // #2 = $sampler
/*29067*/         OPC_RecordChild4, // #3 = $dmask
/*29068*/         OPC_RecordChild5, // #4 = $unorm
/*29069*/         OPC_RecordChild6, // #5 = $r128
/*29070*/         OPC_RecordChild7, // #6 = $da
/*29071*/         OPC_MoveChild, 8,
/*29073*/         OPC_RecordNode, // #7 = $glc
/*29074*/         OPC_MoveParent,
/*29075*/         OPC_MoveChild, 9,
/*29077*/         OPC_RecordNode, // #8 = $slc
/*29078*/         OPC_MoveParent,
/*29079*/         OPC_MoveChild, 10,
/*29081*/         OPC_RecordNode, // #9 = $tfe
/*29082*/         OPC_MoveParent,
/*29083*/         OPC_MoveChild, 11,
/*29085*/         OPC_RecordNode, // #10 = $lwe
/*29086*/         OPC_MoveParent,
/*29087*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29089*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29092*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29095*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29098*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29101*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29104*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29107*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29110*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29113*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4128:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29131*/       /*Scope*/ 68, /*->29200*/
/*29132*/         OPC_CheckChild1Type, MVT::v2i32,
/*29134*/         OPC_RecordChild2, // #1 = $rsrc
/*29135*/         OPC_RecordChild3, // #2 = $sampler
/*29136*/         OPC_RecordChild4, // #3 = $dmask
/*29137*/         OPC_RecordChild5, // #4 = $unorm
/*29138*/         OPC_RecordChild6, // #5 = $r128
/*29139*/         OPC_RecordChild7, // #6 = $da
/*29140*/         OPC_MoveChild, 8,
/*29142*/         OPC_RecordNode, // #7 = $glc
/*29143*/         OPC_MoveParent,
/*29144*/         OPC_MoveChild, 9,
/*29146*/         OPC_RecordNode, // #8 = $slc
/*29147*/         OPC_MoveParent,
/*29148*/         OPC_MoveChild, 10,
/*29150*/         OPC_RecordNode, // #9 = $tfe
/*29151*/         OPC_MoveParent,
/*29152*/         OPC_MoveChild, 11,
/*29154*/         OPC_RecordNode, // #10 = $lwe
/*29155*/         OPC_MoveParent,
/*29156*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29158*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29161*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29164*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29167*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29170*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29173*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29176*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29179*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29182*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4128:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29200*/       /*Scope*/ 68, /*->29269*/
/*29201*/         OPC_CheckChild1Type, MVT::v4i32,
/*29203*/         OPC_RecordChild2, // #1 = $rsrc
/*29204*/         OPC_RecordChild3, // #2 = $sampler
/*29205*/         OPC_RecordChild4, // #3 = $dmask
/*29206*/         OPC_RecordChild5, // #4 = $unorm
/*29207*/         OPC_RecordChild6, // #5 = $r128
/*29208*/         OPC_RecordChild7, // #6 = $da
/*29209*/         OPC_MoveChild, 8,
/*29211*/         OPC_RecordNode, // #7 = $glc
/*29212*/         OPC_MoveParent,
/*29213*/         OPC_MoveChild, 9,
/*29215*/         OPC_RecordNode, // #8 = $slc
/*29216*/         OPC_MoveParent,
/*29217*/         OPC_MoveChild, 10,
/*29219*/         OPC_RecordNode, // #9 = $tfe
/*29220*/         OPC_MoveParent,
/*29221*/         OPC_MoveChild, 11,
/*29223*/         OPC_RecordNode, // #10 = $lwe
/*29224*/         OPC_MoveParent,
/*29225*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29227*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29230*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29233*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29236*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29239*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29242*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29245*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29248*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29251*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4128:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29269*/       /*Scope*/ 68, /*->29338*/
/*29270*/         OPC_CheckChild1Type, MVT::v8i32,
/*29272*/         OPC_RecordChild2, // #1 = $rsrc
/*29273*/         OPC_RecordChild3, // #2 = $sampler
/*29274*/         OPC_RecordChild4, // #3 = $dmask
/*29275*/         OPC_RecordChild5, // #4 = $unorm
/*29276*/         OPC_RecordChild6, // #5 = $r128
/*29277*/         OPC_RecordChild7, // #6 = $da
/*29278*/         OPC_MoveChild, 8,
/*29280*/         OPC_RecordNode, // #7 = $glc
/*29281*/         OPC_MoveParent,
/*29282*/         OPC_MoveChild, 9,
/*29284*/         OPC_RecordNode, // #8 = $slc
/*29285*/         OPC_MoveParent,
/*29286*/         OPC_MoveChild, 10,
/*29288*/         OPC_RecordNode, // #9 = $tfe
/*29289*/         OPC_MoveParent,
/*29290*/         OPC_MoveChild, 11,
/*29292*/         OPC_RecordNode, // #10 = $lwe
/*29293*/         OPC_MoveParent,
/*29294*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29296*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29299*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29302*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29305*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29308*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29311*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29314*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29317*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29320*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4128:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29338*/       /*Scope*/ 68, /*->29407*/
/*29339*/         OPC_CheckChild1Type, MVT::v16i32,
/*29341*/         OPC_RecordChild2, // #1 = $rsrc
/*29342*/         OPC_RecordChild3, // #2 = $sampler
/*29343*/         OPC_RecordChild4, // #3 = $dmask
/*29344*/         OPC_RecordChild5, // #4 = $unorm
/*29345*/         OPC_RecordChild6, // #5 = $r128
/*29346*/         OPC_RecordChild7, // #6 = $da
/*29347*/         OPC_MoveChild, 8,
/*29349*/         OPC_RecordNode, // #7 = $glc
/*29350*/         OPC_MoveParent,
/*29351*/         OPC_MoveChild, 9,
/*29353*/         OPC_RecordNode, // #8 = $slc
/*29354*/         OPC_MoveParent,
/*29355*/         OPC_MoveChild, 10,
/*29357*/         OPC_RecordNode, // #9 = $tfe
/*29358*/         OPC_MoveParent,
/*29359*/         OPC_MoveChild, 11,
/*29361*/         OPC_RecordNode, // #10 = $lwe
/*29362*/         OPC_MoveParent,
/*29363*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29365*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29368*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29371*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29374*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29377*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29380*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29383*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29386*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29389*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4128:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29407*/       0, /*End of Scope*/
/*29408*/     /*Scope*/ 95|128,2/*351*/, /*->29761*/
/*29410*/       OPC_CheckChild0Integer, 20|128,32/*4116*/, 
/*29413*/       OPC_RecordChild1, // #0 = $addr
/*29414*/       OPC_Scope, 68, /*->29484*/ // 5 children in Scope
/*29416*/         OPC_CheckChild1Type, MVT::i32,
/*29418*/         OPC_RecordChild2, // #1 = $rsrc
/*29419*/         OPC_RecordChild3, // #2 = $sampler
/*29420*/         OPC_RecordChild4, // #3 = $dmask
/*29421*/         OPC_RecordChild5, // #4 = $unorm
/*29422*/         OPC_RecordChild6, // #5 = $r128
/*29423*/         OPC_RecordChild7, // #6 = $da
/*29424*/         OPC_MoveChild, 8,
/*29426*/         OPC_RecordNode, // #7 = $glc
/*29427*/         OPC_MoveParent,
/*29428*/         OPC_MoveChild, 9,
/*29430*/         OPC_RecordNode, // #8 = $slc
/*29431*/         OPC_MoveParent,
/*29432*/         OPC_MoveChild, 10,
/*29434*/         OPC_RecordNode, // #9 = $tfe
/*29435*/         OPC_MoveParent,
/*29436*/         OPC_MoveChild, 11,
/*29438*/         OPC_RecordNode, // #10 = $lwe
/*29439*/         OPC_MoveParent,
/*29440*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29442*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29445*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29448*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29451*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29454*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29457*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29460*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29463*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29466*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4116:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29484*/       /*Scope*/ 68, /*->29553*/
/*29485*/         OPC_CheckChild1Type, MVT::v2i32,
/*29487*/         OPC_RecordChild2, // #1 = $rsrc
/*29488*/         OPC_RecordChild3, // #2 = $sampler
/*29489*/         OPC_RecordChild4, // #3 = $dmask
/*29490*/         OPC_RecordChild5, // #4 = $unorm
/*29491*/         OPC_RecordChild6, // #5 = $r128
/*29492*/         OPC_RecordChild7, // #6 = $da
/*29493*/         OPC_MoveChild, 8,
/*29495*/         OPC_RecordNode, // #7 = $glc
/*29496*/         OPC_MoveParent,
/*29497*/         OPC_MoveChild, 9,
/*29499*/         OPC_RecordNode, // #8 = $slc
/*29500*/         OPC_MoveParent,
/*29501*/         OPC_MoveChild, 10,
/*29503*/         OPC_RecordNode, // #9 = $tfe
/*29504*/         OPC_MoveParent,
/*29505*/         OPC_MoveChild, 11,
/*29507*/         OPC_RecordNode, // #10 = $lwe
/*29508*/         OPC_MoveParent,
/*29509*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29511*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29514*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29517*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29520*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29523*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29526*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29529*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29532*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29535*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4116:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29553*/       /*Scope*/ 68, /*->29622*/
/*29554*/         OPC_CheckChild1Type, MVT::v4i32,
/*29556*/         OPC_RecordChild2, // #1 = $rsrc
/*29557*/         OPC_RecordChild3, // #2 = $sampler
/*29558*/         OPC_RecordChild4, // #3 = $dmask
/*29559*/         OPC_RecordChild5, // #4 = $unorm
/*29560*/         OPC_RecordChild6, // #5 = $r128
/*29561*/         OPC_RecordChild7, // #6 = $da
/*29562*/         OPC_MoveChild, 8,
/*29564*/         OPC_RecordNode, // #7 = $glc
/*29565*/         OPC_MoveParent,
/*29566*/         OPC_MoveChild, 9,
/*29568*/         OPC_RecordNode, // #8 = $slc
/*29569*/         OPC_MoveParent,
/*29570*/         OPC_MoveChild, 10,
/*29572*/         OPC_RecordNode, // #9 = $tfe
/*29573*/         OPC_MoveParent,
/*29574*/         OPC_MoveChild, 11,
/*29576*/         OPC_RecordNode, // #10 = $lwe
/*29577*/         OPC_MoveParent,
/*29578*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29580*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29583*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29586*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29589*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29592*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29595*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29598*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29601*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29604*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4116:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29622*/       /*Scope*/ 68, /*->29691*/
/*29623*/         OPC_CheckChild1Type, MVT::v8i32,
/*29625*/         OPC_RecordChild2, // #1 = $rsrc
/*29626*/         OPC_RecordChild3, // #2 = $sampler
/*29627*/         OPC_RecordChild4, // #3 = $dmask
/*29628*/         OPC_RecordChild5, // #4 = $unorm
/*29629*/         OPC_RecordChild6, // #5 = $r128
/*29630*/         OPC_RecordChild7, // #6 = $da
/*29631*/         OPC_MoveChild, 8,
/*29633*/         OPC_RecordNode, // #7 = $glc
/*29634*/         OPC_MoveParent,
/*29635*/         OPC_MoveChild, 9,
/*29637*/         OPC_RecordNode, // #8 = $slc
/*29638*/         OPC_MoveParent,
/*29639*/         OPC_MoveChild, 10,
/*29641*/         OPC_RecordNode, // #9 = $tfe
/*29642*/         OPC_MoveParent,
/*29643*/         OPC_MoveChild, 11,
/*29645*/         OPC_RecordNode, // #10 = $lwe
/*29646*/         OPC_MoveParent,
/*29647*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29649*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29652*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29655*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29658*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29661*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29664*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29667*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29670*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29673*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4116:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29691*/       /*Scope*/ 68, /*->29760*/
/*29692*/         OPC_CheckChild1Type, MVT::v16i32,
/*29694*/         OPC_RecordChild2, // #1 = $rsrc
/*29695*/         OPC_RecordChild3, // #2 = $sampler
/*29696*/         OPC_RecordChild4, // #3 = $dmask
/*29697*/         OPC_RecordChild5, // #4 = $unorm
/*29698*/         OPC_RecordChild6, // #5 = $r128
/*29699*/         OPC_RecordChild7, // #6 = $da
/*29700*/         OPC_MoveChild, 8,
/*29702*/         OPC_RecordNode, // #7 = $glc
/*29703*/         OPC_MoveParent,
/*29704*/         OPC_MoveChild, 9,
/*29706*/         OPC_RecordNode, // #8 = $slc
/*29707*/         OPC_MoveParent,
/*29708*/         OPC_MoveChild, 10,
/*29710*/         OPC_RecordNode, // #9 = $tfe
/*29711*/         OPC_MoveParent,
/*29712*/         OPC_MoveChild, 11,
/*29714*/         OPC_RecordNode, // #10 = $lwe
/*29715*/         OPC_MoveParent,
/*29716*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29718*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29721*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29724*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29727*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29730*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29733*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29736*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29739*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29742*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4116:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29760*/       0, /*End of Scope*/
/*29761*/     /*Scope*/ 95|128,2/*351*/, /*->30114*/
/*29763*/       OPC_CheckChild0Integer, 21|128,32/*4117*/, 
/*29766*/       OPC_RecordChild1, // #0 = $addr
/*29767*/       OPC_Scope, 68, /*->29837*/ // 5 children in Scope
/*29769*/         OPC_CheckChild1Type, MVT::i32,
/*29771*/         OPC_RecordChild2, // #1 = $rsrc
/*29772*/         OPC_RecordChild3, // #2 = $sampler
/*29773*/         OPC_RecordChild4, // #3 = $dmask
/*29774*/         OPC_RecordChild5, // #4 = $unorm
/*29775*/         OPC_RecordChild6, // #5 = $r128
/*29776*/         OPC_RecordChild7, // #6 = $da
/*29777*/         OPC_MoveChild, 8,
/*29779*/         OPC_RecordNode, // #7 = $glc
/*29780*/         OPC_MoveParent,
/*29781*/         OPC_MoveChild, 9,
/*29783*/         OPC_RecordNode, // #8 = $slc
/*29784*/         OPC_MoveParent,
/*29785*/         OPC_MoveChild, 10,
/*29787*/         OPC_RecordNode, // #9 = $tfe
/*29788*/         OPC_MoveParent,
/*29789*/         OPC_MoveChild, 11,
/*29791*/         OPC_RecordNode, // #10 = $lwe
/*29792*/         OPC_MoveParent,
/*29793*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29795*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29798*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29801*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29804*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29807*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29810*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29813*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29816*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29819*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4117:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29837*/       /*Scope*/ 68, /*->29906*/
/*29838*/         OPC_CheckChild1Type, MVT::v2i32,
/*29840*/         OPC_RecordChild2, // #1 = $rsrc
/*29841*/         OPC_RecordChild3, // #2 = $sampler
/*29842*/         OPC_RecordChild4, // #3 = $dmask
/*29843*/         OPC_RecordChild5, // #4 = $unorm
/*29844*/         OPC_RecordChild6, // #5 = $r128
/*29845*/         OPC_RecordChild7, // #6 = $da
/*29846*/         OPC_MoveChild, 8,
/*29848*/         OPC_RecordNode, // #7 = $glc
/*29849*/         OPC_MoveParent,
/*29850*/         OPC_MoveChild, 9,
/*29852*/         OPC_RecordNode, // #8 = $slc
/*29853*/         OPC_MoveParent,
/*29854*/         OPC_MoveChild, 10,
/*29856*/         OPC_RecordNode, // #9 = $tfe
/*29857*/         OPC_MoveParent,
/*29858*/         OPC_MoveChild, 11,
/*29860*/         OPC_RecordNode, // #10 = $lwe
/*29861*/         OPC_MoveParent,
/*29862*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29864*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29867*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29870*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29873*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29876*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29879*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29882*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29885*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29888*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4117:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29906*/       /*Scope*/ 68, /*->29975*/
/*29907*/         OPC_CheckChild1Type, MVT::v4i32,
/*29909*/         OPC_RecordChild2, // #1 = $rsrc
/*29910*/         OPC_RecordChild3, // #2 = $sampler
/*29911*/         OPC_RecordChild4, // #3 = $dmask
/*29912*/         OPC_RecordChild5, // #4 = $unorm
/*29913*/         OPC_RecordChild6, // #5 = $r128
/*29914*/         OPC_RecordChild7, // #6 = $da
/*29915*/         OPC_MoveChild, 8,
/*29917*/         OPC_RecordNode, // #7 = $glc
/*29918*/         OPC_MoveParent,
/*29919*/         OPC_MoveChild, 9,
/*29921*/         OPC_RecordNode, // #8 = $slc
/*29922*/         OPC_MoveParent,
/*29923*/         OPC_MoveChild, 10,
/*29925*/         OPC_RecordNode, // #9 = $tfe
/*29926*/         OPC_MoveParent,
/*29927*/         OPC_MoveChild, 11,
/*29929*/         OPC_RecordNode, // #10 = $lwe
/*29930*/         OPC_MoveParent,
/*29931*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29933*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29936*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29939*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29942*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29945*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29948*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29951*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29954*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29957*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4117:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29975*/       /*Scope*/ 68, /*->30044*/
/*29976*/         OPC_CheckChild1Type, MVT::v8i32,
/*29978*/         OPC_RecordChild2, // #1 = $rsrc
/*29979*/         OPC_RecordChild3, // #2 = $sampler
/*29980*/         OPC_RecordChild4, // #3 = $dmask
/*29981*/         OPC_RecordChild5, // #4 = $unorm
/*29982*/         OPC_RecordChild6, // #5 = $r128
/*29983*/         OPC_RecordChild7, // #6 = $da
/*29984*/         OPC_MoveChild, 8,
/*29986*/         OPC_RecordNode, // #7 = $glc
/*29987*/         OPC_MoveParent,
/*29988*/         OPC_MoveChild, 9,
/*29990*/         OPC_RecordNode, // #8 = $slc
/*29991*/         OPC_MoveParent,
/*29992*/         OPC_MoveChild, 10,
/*29994*/         OPC_RecordNode, // #9 = $tfe
/*29995*/         OPC_MoveParent,
/*29996*/         OPC_MoveChild, 11,
/*29998*/         OPC_RecordNode, // #10 = $lwe
/*29999*/         OPC_MoveParent,
/*30000*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30002*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30005*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30008*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30011*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30014*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30017*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30020*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30023*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30026*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4117:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30044*/       /*Scope*/ 68, /*->30113*/
/*30045*/         OPC_CheckChild1Type, MVT::v16i32,
/*30047*/         OPC_RecordChild2, // #1 = $rsrc
/*30048*/         OPC_RecordChild3, // #2 = $sampler
/*30049*/         OPC_RecordChild4, // #3 = $dmask
/*30050*/         OPC_RecordChild5, // #4 = $unorm
/*30051*/         OPC_RecordChild6, // #5 = $r128
/*30052*/         OPC_RecordChild7, // #6 = $da
/*30053*/         OPC_MoveChild, 8,
/*30055*/         OPC_RecordNode, // #7 = $glc
/*30056*/         OPC_MoveParent,
/*30057*/         OPC_MoveChild, 9,
/*30059*/         OPC_RecordNode, // #8 = $slc
/*30060*/         OPC_MoveParent,
/*30061*/         OPC_MoveChild, 10,
/*30063*/         OPC_RecordNode, // #9 = $tfe
/*30064*/         OPC_MoveParent,
/*30065*/         OPC_MoveChild, 11,
/*30067*/         OPC_RecordNode, // #10 = $lwe
/*30068*/         OPC_MoveParent,
/*30069*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30071*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30074*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30077*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30080*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30083*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30086*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30089*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30092*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30095*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4117:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30113*/       0, /*End of Scope*/
/*30114*/     /*Scope*/ 95|128,2/*351*/, /*->30467*/
/*30116*/       OPC_CheckChild0Integer, 49|128,32/*4145*/, 
/*30119*/       OPC_RecordChild1, // #0 = $addr
/*30120*/       OPC_Scope, 68, /*->30190*/ // 5 children in Scope
/*30122*/         OPC_CheckChild1Type, MVT::i32,
/*30124*/         OPC_RecordChild2, // #1 = $rsrc
/*30125*/         OPC_RecordChild3, // #2 = $sampler
/*30126*/         OPC_RecordChild4, // #3 = $dmask
/*30127*/         OPC_RecordChild5, // #4 = $unorm
/*30128*/         OPC_RecordChild6, // #5 = $r128
/*30129*/         OPC_RecordChild7, // #6 = $da
/*30130*/         OPC_MoveChild, 8,
/*30132*/         OPC_RecordNode, // #7 = $glc
/*30133*/         OPC_MoveParent,
/*30134*/         OPC_MoveChild, 9,
/*30136*/         OPC_RecordNode, // #8 = $slc
/*30137*/         OPC_MoveParent,
/*30138*/         OPC_MoveChild, 10,
/*30140*/         OPC_RecordNode, // #9 = $tfe
/*30141*/         OPC_MoveParent,
/*30142*/         OPC_MoveChild, 11,
/*30144*/         OPC_RecordNode, // #10 = $lwe
/*30145*/         OPC_MoveParent,
/*30146*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30148*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30151*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30154*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30157*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30160*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30163*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30166*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30169*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30172*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4145:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30190*/       /*Scope*/ 68, /*->30259*/
/*30191*/         OPC_CheckChild1Type, MVT::v2i32,
/*30193*/         OPC_RecordChild2, // #1 = $rsrc
/*30194*/         OPC_RecordChild3, // #2 = $sampler
/*30195*/         OPC_RecordChild4, // #3 = $dmask
/*30196*/         OPC_RecordChild5, // #4 = $unorm
/*30197*/         OPC_RecordChild6, // #5 = $r128
/*30198*/         OPC_RecordChild7, // #6 = $da
/*30199*/         OPC_MoveChild, 8,
/*30201*/         OPC_RecordNode, // #7 = $glc
/*30202*/         OPC_MoveParent,
/*30203*/         OPC_MoveChild, 9,
/*30205*/         OPC_RecordNode, // #8 = $slc
/*30206*/         OPC_MoveParent,
/*30207*/         OPC_MoveChild, 10,
/*30209*/         OPC_RecordNode, // #9 = $tfe
/*30210*/         OPC_MoveParent,
/*30211*/         OPC_MoveChild, 11,
/*30213*/         OPC_RecordNode, // #10 = $lwe
/*30214*/         OPC_MoveParent,
/*30215*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30217*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30220*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30223*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30226*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30229*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30232*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30235*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30238*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30241*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4145:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30259*/       /*Scope*/ 68, /*->30328*/
/*30260*/         OPC_CheckChild1Type, MVT::v4i32,
/*30262*/         OPC_RecordChild2, // #1 = $rsrc
/*30263*/         OPC_RecordChild3, // #2 = $sampler
/*30264*/         OPC_RecordChild4, // #3 = $dmask
/*30265*/         OPC_RecordChild5, // #4 = $unorm
/*30266*/         OPC_RecordChild6, // #5 = $r128
/*30267*/         OPC_RecordChild7, // #6 = $da
/*30268*/         OPC_MoveChild, 8,
/*30270*/         OPC_RecordNode, // #7 = $glc
/*30271*/         OPC_MoveParent,
/*30272*/         OPC_MoveChild, 9,
/*30274*/         OPC_RecordNode, // #8 = $slc
/*30275*/         OPC_MoveParent,
/*30276*/         OPC_MoveChild, 10,
/*30278*/         OPC_RecordNode, // #9 = $tfe
/*30279*/         OPC_MoveParent,
/*30280*/         OPC_MoveChild, 11,
/*30282*/         OPC_RecordNode, // #10 = $lwe
/*30283*/         OPC_MoveParent,
/*30284*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30286*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30289*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30292*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30295*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30298*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30301*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30304*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30307*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30310*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4145:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30328*/       /*Scope*/ 68, /*->30397*/
/*30329*/         OPC_CheckChild1Type, MVT::v8i32,
/*30331*/         OPC_RecordChild2, // #1 = $rsrc
/*30332*/         OPC_RecordChild3, // #2 = $sampler
/*30333*/         OPC_RecordChild4, // #3 = $dmask
/*30334*/         OPC_RecordChild5, // #4 = $unorm
/*30335*/         OPC_RecordChild6, // #5 = $r128
/*30336*/         OPC_RecordChild7, // #6 = $da
/*30337*/         OPC_MoveChild, 8,
/*30339*/         OPC_RecordNode, // #7 = $glc
/*30340*/         OPC_MoveParent,
/*30341*/         OPC_MoveChild, 9,
/*30343*/         OPC_RecordNode, // #8 = $slc
/*30344*/         OPC_MoveParent,
/*30345*/         OPC_MoveChild, 10,
/*30347*/         OPC_RecordNode, // #9 = $tfe
/*30348*/         OPC_MoveParent,
/*30349*/         OPC_MoveChild, 11,
/*30351*/         OPC_RecordNode, // #10 = $lwe
/*30352*/         OPC_MoveParent,
/*30353*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30355*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30358*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30361*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30364*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30367*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30370*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30373*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30376*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30379*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4145:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30397*/       /*Scope*/ 68, /*->30466*/
/*30398*/         OPC_CheckChild1Type, MVT::v16i32,
/*30400*/         OPC_RecordChild2, // #1 = $rsrc
/*30401*/         OPC_RecordChild3, // #2 = $sampler
/*30402*/         OPC_RecordChild4, // #3 = $dmask
/*30403*/         OPC_RecordChild5, // #4 = $unorm
/*30404*/         OPC_RecordChild6, // #5 = $r128
/*30405*/         OPC_RecordChild7, // #6 = $da
/*30406*/         OPC_MoveChild, 8,
/*30408*/         OPC_RecordNode, // #7 = $glc
/*30409*/         OPC_MoveParent,
/*30410*/         OPC_MoveChild, 9,
/*30412*/         OPC_RecordNode, // #8 = $slc
/*30413*/         OPC_MoveParent,
/*30414*/         OPC_MoveChild, 10,
/*30416*/         OPC_RecordNode, // #9 = $tfe
/*30417*/         OPC_MoveParent,
/*30418*/         OPC_MoveChild, 11,
/*30420*/         OPC_RecordNode, // #10 = $lwe
/*30421*/         OPC_MoveParent,
/*30422*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30424*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30427*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30430*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30433*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30436*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30439*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30442*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30445*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30448*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4145:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30466*/       0, /*End of Scope*/
/*30467*/     /*Scope*/ 95|128,2/*351*/, /*->30820*/
/*30469*/       OPC_CheckChild0Integer, 40|128,32/*4136*/, 
/*30472*/       OPC_RecordChild1, // #0 = $addr
/*30473*/       OPC_Scope, 68, /*->30543*/ // 5 children in Scope
/*30475*/         OPC_CheckChild1Type, MVT::i32,
/*30477*/         OPC_RecordChild2, // #1 = $rsrc
/*30478*/         OPC_RecordChild3, // #2 = $sampler
/*30479*/         OPC_RecordChild4, // #3 = $dmask
/*30480*/         OPC_RecordChild5, // #4 = $unorm
/*30481*/         OPC_RecordChild6, // #5 = $r128
/*30482*/         OPC_RecordChild7, // #6 = $da
/*30483*/         OPC_MoveChild, 8,
/*30485*/         OPC_RecordNode, // #7 = $glc
/*30486*/         OPC_MoveParent,
/*30487*/         OPC_MoveChild, 9,
/*30489*/         OPC_RecordNode, // #8 = $slc
/*30490*/         OPC_MoveParent,
/*30491*/         OPC_MoveChild, 10,
/*30493*/         OPC_RecordNode, // #9 = $tfe
/*30494*/         OPC_MoveParent,
/*30495*/         OPC_MoveChild, 11,
/*30497*/         OPC_RecordNode, // #10 = $lwe
/*30498*/         OPC_MoveParent,
/*30499*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30501*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30504*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30507*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30510*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30513*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30516*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30519*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30522*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30525*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4136:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30543*/       /*Scope*/ 68, /*->30612*/
/*30544*/         OPC_CheckChild1Type, MVT::v2i32,
/*30546*/         OPC_RecordChild2, // #1 = $rsrc
/*30547*/         OPC_RecordChild3, // #2 = $sampler
/*30548*/         OPC_RecordChild4, // #3 = $dmask
/*30549*/         OPC_RecordChild5, // #4 = $unorm
/*30550*/         OPC_RecordChild6, // #5 = $r128
/*30551*/         OPC_RecordChild7, // #6 = $da
/*30552*/         OPC_MoveChild, 8,
/*30554*/         OPC_RecordNode, // #7 = $glc
/*30555*/         OPC_MoveParent,
/*30556*/         OPC_MoveChild, 9,
/*30558*/         OPC_RecordNode, // #8 = $slc
/*30559*/         OPC_MoveParent,
/*30560*/         OPC_MoveChild, 10,
/*30562*/         OPC_RecordNode, // #9 = $tfe
/*30563*/         OPC_MoveParent,
/*30564*/         OPC_MoveChild, 11,
/*30566*/         OPC_RecordNode, // #10 = $lwe
/*30567*/         OPC_MoveParent,
/*30568*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30570*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30573*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30576*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30579*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30582*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30585*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30588*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30591*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30594*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4136:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30612*/       /*Scope*/ 68, /*->30681*/
/*30613*/         OPC_CheckChild1Type, MVT::v4i32,
/*30615*/         OPC_RecordChild2, // #1 = $rsrc
/*30616*/         OPC_RecordChild3, // #2 = $sampler
/*30617*/         OPC_RecordChild4, // #3 = $dmask
/*30618*/         OPC_RecordChild5, // #4 = $unorm
/*30619*/         OPC_RecordChild6, // #5 = $r128
/*30620*/         OPC_RecordChild7, // #6 = $da
/*30621*/         OPC_MoveChild, 8,
/*30623*/         OPC_RecordNode, // #7 = $glc
/*30624*/         OPC_MoveParent,
/*30625*/         OPC_MoveChild, 9,
/*30627*/         OPC_RecordNode, // #8 = $slc
/*30628*/         OPC_MoveParent,
/*30629*/         OPC_MoveChild, 10,
/*30631*/         OPC_RecordNode, // #9 = $tfe
/*30632*/         OPC_MoveParent,
/*30633*/         OPC_MoveChild, 11,
/*30635*/         OPC_RecordNode, // #10 = $lwe
/*30636*/         OPC_MoveParent,
/*30637*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30639*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30642*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30645*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30648*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30651*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30654*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30657*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30660*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30663*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4136:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30681*/       /*Scope*/ 68, /*->30750*/
/*30682*/         OPC_CheckChild1Type, MVT::v8i32,
/*30684*/         OPC_RecordChild2, // #1 = $rsrc
/*30685*/         OPC_RecordChild3, // #2 = $sampler
/*30686*/         OPC_RecordChild4, // #3 = $dmask
/*30687*/         OPC_RecordChild5, // #4 = $unorm
/*30688*/         OPC_RecordChild6, // #5 = $r128
/*30689*/         OPC_RecordChild7, // #6 = $da
/*30690*/         OPC_MoveChild, 8,
/*30692*/         OPC_RecordNode, // #7 = $glc
/*30693*/         OPC_MoveParent,
/*30694*/         OPC_MoveChild, 9,
/*30696*/         OPC_RecordNode, // #8 = $slc
/*30697*/         OPC_MoveParent,
/*30698*/         OPC_MoveChild, 10,
/*30700*/         OPC_RecordNode, // #9 = $tfe
/*30701*/         OPC_MoveParent,
/*30702*/         OPC_MoveChild, 11,
/*30704*/         OPC_RecordNode, // #10 = $lwe
/*30705*/         OPC_MoveParent,
/*30706*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30708*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30711*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30714*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30717*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30720*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30723*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30726*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30729*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30732*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4136:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30750*/       /*Scope*/ 68, /*->30819*/
/*30751*/         OPC_CheckChild1Type, MVT::v16i32,
/*30753*/         OPC_RecordChild2, // #1 = $rsrc
/*30754*/         OPC_RecordChild3, // #2 = $sampler
/*30755*/         OPC_RecordChild4, // #3 = $dmask
/*30756*/         OPC_RecordChild5, // #4 = $unorm
/*30757*/         OPC_RecordChild6, // #5 = $r128
/*30758*/         OPC_RecordChild7, // #6 = $da
/*30759*/         OPC_MoveChild, 8,
/*30761*/         OPC_RecordNode, // #7 = $glc
/*30762*/         OPC_MoveParent,
/*30763*/         OPC_MoveChild, 9,
/*30765*/         OPC_RecordNode, // #8 = $slc
/*30766*/         OPC_MoveParent,
/*30767*/         OPC_MoveChild, 10,
/*30769*/         OPC_RecordNode, // #9 = $tfe
/*30770*/         OPC_MoveParent,
/*30771*/         OPC_MoveChild, 11,
/*30773*/         OPC_RecordNode, // #10 = $lwe
/*30774*/         OPC_MoveParent,
/*30775*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30777*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30780*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30783*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30786*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30789*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30792*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30795*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30798*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30801*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4136:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30819*/       0, /*End of Scope*/
/*30820*/     /*Scope*/ 95|128,2/*351*/, /*->31173*/
/*30822*/       OPC_CheckChild0Integer, 44|128,32/*4140*/, 
/*30825*/       OPC_RecordChild1, // #0 = $addr
/*30826*/       OPC_Scope, 68, /*->30896*/ // 5 children in Scope
/*30828*/         OPC_CheckChild1Type, MVT::i32,
/*30830*/         OPC_RecordChild2, // #1 = $rsrc
/*30831*/         OPC_RecordChild3, // #2 = $sampler
/*30832*/         OPC_RecordChild4, // #3 = $dmask
/*30833*/         OPC_RecordChild5, // #4 = $unorm
/*30834*/         OPC_RecordChild6, // #5 = $r128
/*30835*/         OPC_RecordChild7, // #6 = $da
/*30836*/         OPC_MoveChild, 8,
/*30838*/         OPC_RecordNode, // #7 = $glc
/*30839*/         OPC_MoveParent,
/*30840*/         OPC_MoveChild, 9,
/*30842*/         OPC_RecordNode, // #8 = $slc
/*30843*/         OPC_MoveParent,
/*30844*/         OPC_MoveChild, 10,
/*30846*/         OPC_RecordNode, // #9 = $tfe
/*30847*/         OPC_MoveParent,
/*30848*/         OPC_MoveChild, 11,
/*30850*/         OPC_RecordNode, // #10 = $lwe
/*30851*/         OPC_MoveParent,
/*30852*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30854*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30857*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30860*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30863*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30866*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30869*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30872*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30875*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30878*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4140:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30896*/       /*Scope*/ 68, /*->30965*/
/*30897*/         OPC_CheckChild1Type, MVT::v2i32,
/*30899*/         OPC_RecordChild2, // #1 = $rsrc
/*30900*/         OPC_RecordChild3, // #2 = $sampler
/*30901*/         OPC_RecordChild4, // #3 = $dmask
/*30902*/         OPC_RecordChild5, // #4 = $unorm
/*30903*/         OPC_RecordChild6, // #5 = $r128
/*30904*/         OPC_RecordChild7, // #6 = $da
/*30905*/         OPC_MoveChild, 8,
/*30907*/         OPC_RecordNode, // #7 = $glc
/*30908*/         OPC_MoveParent,
/*30909*/         OPC_MoveChild, 9,
/*30911*/         OPC_RecordNode, // #8 = $slc
/*30912*/         OPC_MoveParent,
/*30913*/         OPC_MoveChild, 10,
/*30915*/         OPC_RecordNode, // #9 = $tfe
/*30916*/         OPC_MoveParent,
/*30917*/         OPC_MoveChild, 11,
/*30919*/         OPC_RecordNode, // #10 = $lwe
/*30920*/         OPC_MoveParent,
/*30921*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30923*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30926*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30929*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30932*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30935*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30938*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30941*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30944*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30947*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4140:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30965*/       /*Scope*/ 68, /*->31034*/
/*30966*/         OPC_CheckChild1Type, MVT::v4i32,
/*30968*/         OPC_RecordChild2, // #1 = $rsrc
/*30969*/         OPC_RecordChild3, // #2 = $sampler
/*30970*/         OPC_RecordChild4, // #3 = $dmask
/*30971*/         OPC_RecordChild5, // #4 = $unorm
/*30972*/         OPC_RecordChild6, // #5 = $r128
/*30973*/         OPC_RecordChild7, // #6 = $da
/*30974*/         OPC_MoveChild, 8,
/*30976*/         OPC_RecordNode, // #7 = $glc
/*30977*/         OPC_MoveParent,
/*30978*/         OPC_MoveChild, 9,
/*30980*/         OPC_RecordNode, // #8 = $slc
/*30981*/         OPC_MoveParent,
/*30982*/         OPC_MoveChild, 10,
/*30984*/         OPC_RecordNode, // #9 = $tfe
/*30985*/         OPC_MoveParent,
/*30986*/         OPC_MoveChild, 11,
/*30988*/         OPC_RecordNode, // #10 = $lwe
/*30989*/         OPC_MoveParent,
/*30990*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30992*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30995*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30998*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31001*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31004*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31007*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31010*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31013*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31016*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4140:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31034*/       /*Scope*/ 68, /*->31103*/
/*31035*/         OPC_CheckChild1Type, MVT::v8i32,
/*31037*/         OPC_RecordChild2, // #1 = $rsrc
/*31038*/         OPC_RecordChild3, // #2 = $sampler
/*31039*/         OPC_RecordChild4, // #3 = $dmask
/*31040*/         OPC_RecordChild5, // #4 = $unorm
/*31041*/         OPC_RecordChild6, // #5 = $r128
/*31042*/         OPC_RecordChild7, // #6 = $da
/*31043*/         OPC_MoveChild, 8,
/*31045*/         OPC_RecordNode, // #7 = $glc
/*31046*/         OPC_MoveParent,
/*31047*/         OPC_MoveChild, 9,
/*31049*/         OPC_RecordNode, // #8 = $slc
/*31050*/         OPC_MoveParent,
/*31051*/         OPC_MoveChild, 10,
/*31053*/         OPC_RecordNode, // #9 = $tfe
/*31054*/         OPC_MoveParent,
/*31055*/         OPC_MoveChild, 11,
/*31057*/         OPC_RecordNode, // #10 = $lwe
/*31058*/         OPC_MoveParent,
/*31059*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31061*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31064*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31067*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31070*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31073*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31076*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31079*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31082*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31085*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4140:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31103*/       /*Scope*/ 68, /*->31172*/
/*31104*/         OPC_CheckChild1Type, MVT::v16i32,
/*31106*/         OPC_RecordChild2, // #1 = $rsrc
/*31107*/         OPC_RecordChild3, // #2 = $sampler
/*31108*/         OPC_RecordChild4, // #3 = $dmask
/*31109*/         OPC_RecordChild5, // #4 = $unorm
/*31110*/         OPC_RecordChild6, // #5 = $r128
/*31111*/         OPC_RecordChild7, // #6 = $da
/*31112*/         OPC_MoveChild, 8,
/*31114*/         OPC_RecordNode, // #7 = $glc
/*31115*/         OPC_MoveParent,
/*31116*/         OPC_MoveChild, 9,
/*31118*/         OPC_RecordNode, // #8 = $slc
/*31119*/         OPC_MoveParent,
/*31120*/         OPC_MoveChild, 10,
/*31122*/         OPC_RecordNode, // #9 = $tfe
/*31123*/         OPC_MoveParent,
/*31124*/         OPC_MoveChild, 11,
/*31126*/         OPC_RecordNode, // #10 = $lwe
/*31127*/         OPC_MoveParent,
/*31128*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31130*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31133*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31136*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31139*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31142*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31145*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31148*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31151*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31154*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4140:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31172*/       0, /*End of Scope*/
/*31173*/     /*Scope*/ 95|128,2/*351*/, /*->31526*/
/*31175*/       OPC_CheckChild0Integer, 43|128,32/*4139*/, 
/*31178*/       OPC_RecordChild1, // #0 = $addr
/*31179*/       OPC_Scope, 68, /*->31249*/ // 5 children in Scope
/*31181*/         OPC_CheckChild1Type, MVT::i32,
/*31183*/         OPC_RecordChild2, // #1 = $rsrc
/*31184*/         OPC_RecordChild3, // #2 = $sampler
/*31185*/         OPC_RecordChild4, // #3 = $dmask
/*31186*/         OPC_RecordChild5, // #4 = $unorm
/*31187*/         OPC_RecordChild6, // #5 = $r128
/*31188*/         OPC_RecordChild7, // #6 = $da
/*31189*/         OPC_MoveChild, 8,
/*31191*/         OPC_RecordNode, // #7 = $glc
/*31192*/         OPC_MoveParent,
/*31193*/         OPC_MoveChild, 9,
/*31195*/         OPC_RecordNode, // #8 = $slc
/*31196*/         OPC_MoveParent,
/*31197*/         OPC_MoveChild, 10,
/*31199*/         OPC_RecordNode, // #9 = $tfe
/*31200*/         OPC_MoveParent,
/*31201*/         OPC_MoveChild, 11,
/*31203*/         OPC_RecordNode, // #10 = $lwe
/*31204*/         OPC_MoveParent,
/*31205*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31207*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31210*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31213*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31216*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31219*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31222*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31225*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31228*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31231*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4139:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31249*/       /*Scope*/ 68, /*->31318*/
/*31250*/         OPC_CheckChild1Type, MVT::v2i32,
/*31252*/         OPC_RecordChild2, // #1 = $rsrc
/*31253*/         OPC_RecordChild3, // #2 = $sampler
/*31254*/         OPC_RecordChild4, // #3 = $dmask
/*31255*/         OPC_RecordChild5, // #4 = $unorm
/*31256*/         OPC_RecordChild6, // #5 = $r128
/*31257*/         OPC_RecordChild7, // #6 = $da
/*31258*/         OPC_MoveChild, 8,
/*31260*/         OPC_RecordNode, // #7 = $glc
/*31261*/         OPC_MoveParent,
/*31262*/         OPC_MoveChild, 9,
/*31264*/         OPC_RecordNode, // #8 = $slc
/*31265*/         OPC_MoveParent,
/*31266*/         OPC_MoveChild, 10,
/*31268*/         OPC_RecordNode, // #9 = $tfe
/*31269*/         OPC_MoveParent,
/*31270*/         OPC_MoveChild, 11,
/*31272*/         OPC_RecordNode, // #10 = $lwe
/*31273*/         OPC_MoveParent,
/*31274*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31276*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31279*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31282*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31285*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31288*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31291*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31294*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31297*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31300*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4139:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31318*/       /*Scope*/ 68, /*->31387*/
/*31319*/         OPC_CheckChild1Type, MVT::v4i32,
/*31321*/         OPC_RecordChild2, // #1 = $rsrc
/*31322*/         OPC_RecordChild3, // #2 = $sampler
/*31323*/         OPC_RecordChild4, // #3 = $dmask
/*31324*/         OPC_RecordChild5, // #4 = $unorm
/*31325*/         OPC_RecordChild6, // #5 = $r128
/*31326*/         OPC_RecordChild7, // #6 = $da
/*31327*/         OPC_MoveChild, 8,
/*31329*/         OPC_RecordNode, // #7 = $glc
/*31330*/         OPC_MoveParent,
/*31331*/         OPC_MoveChild, 9,
/*31333*/         OPC_RecordNode, // #8 = $slc
/*31334*/         OPC_MoveParent,
/*31335*/         OPC_MoveChild, 10,
/*31337*/         OPC_RecordNode, // #9 = $tfe
/*31338*/         OPC_MoveParent,
/*31339*/         OPC_MoveChild, 11,
/*31341*/         OPC_RecordNode, // #10 = $lwe
/*31342*/         OPC_MoveParent,
/*31343*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31345*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31348*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31351*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31354*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31357*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31360*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31363*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31366*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31369*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4139:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31387*/       /*Scope*/ 68, /*->31456*/
/*31388*/         OPC_CheckChild1Type, MVT::v8i32,
/*31390*/         OPC_RecordChild2, // #1 = $rsrc
/*31391*/         OPC_RecordChild3, // #2 = $sampler
/*31392*/         OPC_RecordChild4, // #3 = $dmask
/*31393*/         OPC_RecordChild5, // #4 = $unorm
/*31394*/         OPC_RecordChild6, // #5 = $r128
/*31395*/         OPC_RecordChild7, // #6 = $da
/*31396*/         OPC_MoveChild, 8,
/*31398*/         OPC_RecordNode, // #7 = $glc
/*31399*/         OPC_MoveParent,
/*31400*/         OPC_MoveChild, 9,
/*31402*/         OPC_RecordNode, // #8 = $slc
/*31403*/         OPC_MoveParent,
/*31404*/         OPC_MoveChild, 10,
/*31406*/         OPC_RecordNode, // #9 = $tfe
/*31407*/         OPC_MoveParent,
/*31408*/         OPC_MoveChild, 11,
/*31410*/         OPC_RecordNode, // #10 = $lwe
/*31411*/         OPC_MoveParent,
/*31412*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31414*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31417*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31420*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31423*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31426*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31429*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31432*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31435*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31438*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4139:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31456*/       /*Scope*/ 68, /*->31525*/
/*31457*/         OPC_CheckChild1Type, MVT::v16i32,
/*31459*/         OPC_RecordChild2, // #1 = $rsrc
/*31460*/         OPC_RecordChild3, // #2 = $sampler
/*31461*/         OPC_RecordChild4, // #3 = $dmask
/*31462*/         OPC_RecordChild5, // #4 = $unorm
/*31463*/         OPC_RecordChild6, // #5 = $r128
/*31464*/         OPC_RecordChild7, // #6 = $da
/*31465*/         OPC_MoveChild, 8,
/*31467*/         OPC_RecordNode, // #7 = $glc
/*31468*/         OPC_MoveParent,
/*31469*/         OPC_MoveChild, 9,
/*31471*/         OPC_RecordNode, // #8 = $slc
/*31472*/         OPC_MoveParent,
/*31473*/         OPC_MoveChild, 10,
/*31475*/         OPC_RecordNode, // #9 = $tfe
/*31476*/         OPC_MoveParent,
/*31477*/         OPC_MoveChild, 11,
/*31479*/         OPC_RecordNode, // #10 = $lwe
/*31480*/         OPC_MoveParent,
/*31481*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31483*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31486*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31489*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31492*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31495*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31498*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31501*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31504*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31507*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4139:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31525*/       0, /*End of Scope*/
/*31526*/     /*Scope*/ 95|128,2/*351*/, /*->31879*/
/*31528*/       OPC_CheckChild0Integer, 46|128,32/*4142*/, 
/*31531*/       OPC_RecordChild1, // #0 = $addr
/*31532*/       OPC_Scope, 68, /*->31602*/ // 5 children in Scope
/*31534*/         OPC_CheckChild1Type, MVT::i32,
/*31536*/         OPC_RecordChild2, // #1 = $rsrc
/*31537*/         OPC_RecordChild3, // #2 = $sampler
/*31538*/         OPC_RecordChild4, // #3 = $dmask
/*31539*/         OPC_RecordChild5, // #4 = $unorm
/*31540*/         OPC_RecordChild6, // #5 = $r128
/*31541*/         OPC_RecordChild7, // #6 = $da
/*31542*/         OPC_MoveChild, 8,
/*31544*/         OPC_RecordNode, // #7 = $glc
/*31545*/         OPC_MoveParent,
/*31546*/         OPC_MoveChild, 9,
/*31548*/         OPC_RecordNode, // #8 = $slc
/*31549*/         OPC_MoveParent,
/*31550*/         OPC_MoveChild, 10,
/*31552*/         OPC_RecordNode, // #9 = $tfe
/*31553*/         OPC_MoveParent,
/*31554*/         OPC_MoveChild, 11,
/*31556*/         OPC_RecordNode, // #10 = $lwe
/*31557*/         OPC_MoveParent,
/*31558*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31560*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31563*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31566*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31569*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31572*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31575*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31578*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31581*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31584*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4142:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31602*/       /*Scope*/ 68, /*->31671*/
/*31603*/         OPC_CheckChild1Type, MVT::v2i32,
/*31605*/         OPC_RecordChild2, // #1 = $rsrc
/*31606*/         OPC_RecordChild3, // #2 = $sampler
/*31607*/         OPC_RecordChild4, // #3 = $dmask
/*31608*/         OPC_RecordChild5, // #4 = $unorm
/*31609*/         OPC_RecordChild6, // #5 = $r128
/*31610*/         OPC_RecordChild7, // #6 = $da
/*31611*/         OPC_MoveChild, 8,
/*31613*/         OPC_RecordNode, // #7 = $glc
/*31614*/         OPC_MoveParent,
/*31615*/         OPC_MoveChild, 9,
/*31617*/         OPC_RecordNode, // #8 = $slc
/*31618*/         OPC_MoveParent,
/*31619*/         OPC_MoveChild, 10,
/*31621*/         OPC_RecordNode, // #9 = $tfe
/*31622*/         OPC_MoveParent,
/*31623*/         OPC_MoveChild, 11,
/*31625*/         OPC_RecordNode, // #10 = $lwe
/*31626*/         OPC_MoveParent,
/*31627*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31629*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31632*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31635*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31638*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31641*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31644*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31647*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31650*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31653*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4142:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31671*/       /*Scope*/ 68, /*->31740*/
/*31672*/         OPC_CheckChild1Type, MVT::v4i32,
/*31674*/         OPC_RecordChild2, // #1 = $rsrc
/*31675*/         OPC_RecordChild3, // #2 = $sampler
/*31676*/         OPC_RecordChild4, // #3 = $dmask
/*31677*/         OPC_RecordChild5, // #4 = $unorm
/*31678*/         OPC_RecordChild6, // #5 = $r128
/*31679*/         OPC_RecordChild7, // #6 = $da
/*31680*/         OPC_MoveChild, 8,
/*31682*/         OPC_RecordNode, // #7 = $glc
/*31683*/         OPC_MoveParent,
/*31684*/         OPC_MoveChild, 9,
/*31686*/         OPC_RecordNode, // #8 = $slc
/*31687*/         OPC_MoveParent,
/*31688*/         OPC_MoveChild, 10,
/*31690*/         OPC_RecordNode, // #9 = $tfe
/*31691*/         OPC_MoveParent,
/*31692*/         OPC_MoveChild, 11,
/*31694*/         OPC_RecordNode, // #10 = $lwe
/*31695*/         OPC_MoveParent,
/*31696*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31698*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31701*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31704*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31707*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31710*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31713*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31716*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31719*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31722*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4142:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31740*/       /*Scope*/ 68, /*->31809*/
/*31741*/         OPC_CheckChild1Type, MVT::v8i32,
/*31743*/         OPC_RecordChild2, // #1 = $rsrc
/*31744*/         OPC_RecordChild3, // #2 = $sampler
/*31745*/         OPC_RecordChild4, // #3 = $dmask
/*31746*/         OPC_RecordChild5, // #4 = $unorm
/*31747*/         OPC_RecordChild6, // #5 = $r128
/*31748*/         OPC_RecordChild7, // #6 = $da
/*31749*/         OPC_MoveChild, 8,
/*31751*/         OPC_RecordNode, // #7 = $glc
/*31752*/         OPC_MoveParent,
/*31753*/         OPC_MoveChild, 9,
/*31755*/         OPC_RecordNode, // #8 = $slc
/*31756*/         OPC_MoveParent,
/*31757*/         OPC_MoveChild, 10,
/*31759*/         OPC_RecordNode, // #9 = $tfe
/*31760*/         OPC_MoveParent,
/*31761*/         OPC_MoveChild, 11,
/*31763*/         OPC_RecordNode, // #10 = $lwe
/*31764*/         OPC_MoveParent,
/*31765*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31767*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31770*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31773*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31776*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31779*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31782*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31785*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31788*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31791*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4142:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31809*/       /*Scope*/ 68, /*->31878*/
/*31810*/         OPC_CheckChild1Type, MVT::v16i32,
/*31812*/         OPC_RecordChild2, // #1 = $rsrc
/*31813*/         OPC_RecordChild3, // #2 = $sampler
/*31814*/         OPC_RecordChild4, // #3 = $dmask
/*31815*/         OPC_RecordChild5, // #4 = $unorm
/*31816*/         OPC_RecordChild6, // #5 = $r128
/*31817*/         OPC_RecordChild7, // #6 = $da
/*31818*/         OPC_MoveChild, 8,
/*31820*/         OPC_RecordNode, // #7 = $glc
/*31821*/         OPC_MoveParent,
/*31822*/         OPC_MoveChild, 9,
/*31824*/         OPC_RecordNode, // #8 = $slc
/*31825*/         OPC_MoveParent,
/*31826*/         OPC_MoveChild, 10,
/*31828*/         OPC_RecordNode, // #9 = $tfe
/*31829*/         OPC_MoveParent,
/*31830*/         OPC_MoveChild, 11,
/*31832*/         OPC_RecordNode, // #10 = $lwe
/*31833*/         OPC_MoveParent,
/*31834*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31836*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31839*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31842*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31845*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31848*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31851*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31854*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31857*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31860*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4142:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31878*/       0, /*End of Scope*/
/*31879*/     /*Scope*/ 95|128,2/*351*/, /*->32232*/
/*31881*/       OPC_CheckChild0Integer, 14|128,32/*4110*/, 
/*31884*/       OPC_RecordChild1, // #0 = $addr
/*31885*/       OPC_Scope, 68, /*->31955*/ // 5 children in Scope
/*31887*/         OPC_CheckChild1Type, MVT::i32,
/*31889*/         OPC_RecordChild2, // #1 = $rsrc
/*31890*/         OPC_RecordChild3, // #2 = $sampler
/*31891*/         OPC_RecordChild4, // #3 = $dmask
/*31892*/         OPC_RecordChild5, // #4 = $unorm
/*31893*/         OPC_RecordChild6, // #5 = $r128
/*31894*/         OPC_RecordChild7, // #6 = $da
/*31895*/         OPC_MoveChild, 8,
/*31897*/         OPC_RecordNode, // #7 = $glc
/*31898*/         OPC_MoveParent,
/*31899*/         OPC_MoveChild, 9,
/*31901*/         OPC_RecordNode, // #8 = $slc
/*31902*/         OPC_MoveParent,
/*31903*/         OPC_MoveChild, 10,
/*31905*/         OPC_RecordNode, // #9 = $tfe
/*31906*/         OPC_MoveParent,
/*31907*/         OPC_MoveChild, 11,
/*31909*/         OPC_RecordNode, // #10 = $lwe
/*31910*/         OPC_MoveParent,
/*31911*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31913*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31916*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31919*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31922*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31925*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31928*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31931*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31934*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31937*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4110:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31955*/       /*Scope*/ 68, /*->32024*/
/*31956*/         OPC_CheckChild1Type, MVT::v2i32,
/*31958*/         OPC_RecordChild2, // #1 = $rsrc
/*31959*/         OPC_RecordChild3, // #2 = $sampler
/*31960*/         OPC_RecordChild4, // #3 = $dmask
/*31961*/         OPC_RecordChild5, // #4 = $unorm
/*31962*/         OPC_RecordChild6, // #5 = $r128
/*31963*/         OPC_RecordChild7, // #6 = $da
/*31964*/         OPC_MoveChild, 8,
/*31966*/         OPC_RecordNode, // #7 = $glc
/*31967*/         OPC_MoveParent,
/*31968*/         OPC_MoveChild, 9,
/*31970*/         OPC_RecordNode, // #8 = $slc
/*31971*/         OPC_MoveParent,
/*31972*/         OPC_MoveChild, 10,
/*31974*/         OPC_RecordNode, // #9 = $tfe
/*31975*/         OPC_MoveParent,
/*31976*/         OPC_MoveChild, 11,
/*31978*/         OPC_RecordNode, // #10 = $lwe
/*31979*/         OPC_MoveParent,
/*31980*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31982*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31985*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31988*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31991*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31994*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31997*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32000*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32003*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32006*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4110:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32024*/       /*Scope*/ 68, /*->32093*/
/*32025*/         OPC_CheckChild1Type, MVT::v4i32,
/*32027*/         OPC_RecordChild2, // #1 = $rsrc
/*32028*/         OPC_RecordChild3, // #2 = $sampler
/*32029*/         OPC_RecordChild4, // #3 = $dmask
/*32030*/         OPC_RecordChild5, // #4 = $unorm
/*32031*/         OPC_RecordChild6, // #5 = $r128
/*32032*/         OPC_RecordChild7, // #6 = $da
/*32033*/         OPC_MoveChild, 8,
/*32035*/         OPC_RecordNode, // #7 = $glc
/*32036*/         OPC_MoveParent,
/*32037*/         OPC_MoveChild, 9,
/*32039*/         OPC_RecordNode, // #8 = $slc
/*32040*/         OPC_MoveParent,
/*32041*/         OPC_MoveChild, 10,
/*32043*/         OPC_RecordNode, // #9 = $tfe
/*32044*/         OPC_MoveParent,
/*32045*/         OPC_MoveChild, 11,
/*32047*/         OPC_RecordNode, // #10 = $lwe
/*32048*/         OPC_MoveParent,
/*32049*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32051*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32054*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32057*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32060*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32063*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32066*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32069*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32072*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32075*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4110:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32093*/       /*Scope*/ 68, /*->32162*/
/*32094*/         OPC_CheckChild1Type, MVT::v8i32,
/*32096*/         OPC_RecordChild2, // #1 = $rsrc
/*32097*/         OPC_RecordChild3, // #2 = $sampler
/*32098*/         OPC_RecordChild4, // #3 = $dmask
/*32099*/         OPC_RecordChild5, // #4 = $unorm
/*32100*/         OPC_RecordChild6, // #5 = $r128
/*32101*/         OPC_RecordChild7, // #6 = $da
/*32102*/         OPC_MoveChild, 8,
/*32104*/         OPC_RecordNode, // #7 = $glc
/*32105*/         OPC_MoveParent,
/*32106*/         OPC_MoveChild, 9,
/*32108*/         OPC_RecordNode, // #8 = $slc
/*32109*/         OPC_MoveParent,
/*32110*/         OPC_MoveChild, 10,
/*32112*/         OPC_RecordNode, // #9 = $tfe
/*32113*/         OPC_MoveParent,
/*32114*/         OPC_MoveChild, 11,
/*32116*/         OPC_RecordNode, // #10 = $lwe
/*32117*/         OPC_MoveParent,
/*32118*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32120*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32123*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32126*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32129*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32132*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32135*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32138*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32141*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32144*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4110:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32162*/       /*Scope*/ 68, /*->32231*/
/*32163*/         OPC_CheckChild1Type, MVT::v16i32,
/*32165*/         OPC_RecordChild2, // #1 = $rsrc
/*32166*/         OPC_RecordChild3, // #2 = $sampler
/*32167*/         OPC_RecordChild4, // #3 = $dmask
/*32168*/         OPC_RecordChild5, // #4 = $unorm
/*32169*/         OPC_RecordChild6, // #5 = $r128
/*32170*/         OPC_RecordChild7, // #6 = $da
/*32171*/         OPC_MoveChild, 8,
/*32173*/         OPC_RecordNode, // #7 = $glc
/*32174*/         OPC_MoveParent,
/*32175*/         OPC_MoveChild, 9,
/*32177*/         OPC_RecordNode, // #8 = $slc
/*32178*/         OPC_MoveParent,
/*32179*/         OPC_MoveChild, 10,
/*32181*/         OPC_RecordNode, // #9 = $tfe
/*32182*/         OPC_MoveParent,
/*32183*/         OPC_MoveChild, 11,
/*32185*/         OPC_RecordNode, // #10 = $lwe
/*32186*/         OPC_MoveParent,
/*32187*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32189*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32192*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32195*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32198*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32201*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32204*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32207*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32210*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32213*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4110:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32231*/       0, /*End of Scope*/
/*32232*/     /*Scope*/ 95|128,2/*351*/, /*->32585*/
/*32234*/       OPC_CheckChild0Integer, 13|128,32/*4109*/, 
/*32237*/       OPC_RecordChild1, // #0 = $addr
/*32238*/       OPC_Scope, 68, /*->32308*/ // 5 children in Scope
/*32240*/         OPC_CheckChild1Type, MVT::i32,
/*32242*/         OPC_RecordChild2, // #1 = $rsrc
/*32243*/         OPC_RecordChild3, // #2 = $sampler
/*32244*/         OPC_RecordChild4, // #3 = $dmask
/*32245*/         OPC_RecordChild5, // #4 = $unorm
/*32246*/         OPC_RecordChild6, // #5 = $r128
/*32247*/         OPC_RecordChild7, // #6 = $da
/*32248*/         OPC_MoveChild, 8,
/*32250*/         OPC_RecordNode, // #7 = $glc
/*32251*/         OPC_MoveParent,
/*32252*/         OPC_MoveChild, 9,
/*32254*/         OPC_RecordNode, // #8 = $slc
/*32255*/         OPC_MoveParent,
/*32256*/         OPC_MoveChild, 10,
/*32258*/         OPC_RecordNode, // #9 = $tfe
/*32259*/         OPC_MoveParent,
/*32260*/         OPC_MoveChild, 11,
/*32262*/         OPC_RecordNode, // #10 = $lwe
/*32263*/         OPC_MoveParent,
/*32264*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32266*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32269*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32272*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32275*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32278*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32281*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32284*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32287*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32290*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4109:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32308*/       /*Scope*/ 68, /*->32377*/
/*32309*/         OPC_CheckChild1Type, MVT::v2i32,
/*32311*/         OPC_RecordChild2, // #1 = $rsrc
/*32312*/         OPC_RecordChild3, // #2 = $sampler
/*32313*/         OPC_RecordChild4, // #3 = $dmask
/*32314*/         OPC_RecordChild5, // #4 = $unorm
/*32315*/         OPC_RecordChild6, // #5 = $r128
/*32316*/         OPC_RecordChild7, // #6 = $da
/*32317*/         OPC_MoveChild, 8,
/*32319*/         OPC_RecordNode, // #7 = $glc
/*32320*/         OPC_MoveParent,
/*32321*/         OPC_MoveChild, 9,
/*32323*/         OPC_RecordNode, // #8 = $slc
/*32324*/         OPC_MoveParent,
/*32325*/         OPC_MoveChild, 10,
/*32327*/         OPC_RecordNode, // #9 = $tfe
/*32328*/         OPC_MoveParent,
/*32329*/         OPC_MoveChild, 11,
/*32331*/         OPC_RecordNode, // #10 = $lwe
/*32332*/         OPC_MoveParent,
/*32333*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32335*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32338*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32341*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32344*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32347*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32350*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32353*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32356*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32359*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4109:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32377*/       /*Scope*/ 68, /*->32446*/
/*32378*/         OPC_CheckChild1Type, MVT::v4i32,
/*32380*/         OPC_RecordChild2, // #1 = $rsrc
/*32381*/         OPC_RecordChild3, // #2 = $sampler
/*32382*/         OPC_RecordChild4, // #3 = $dmask
/*32383*/         OPC_RecordChild5, // #4 = $unorm
/*32384*/         OPC_RecordChild6, // #5 = $r128
/*32385*/         OPC_RecordChild7, // #6 = $da
/*32386*/         OPC_MoveChild, 8,
/*32388*/         OPC_RecordNode, // #7 = $glc
/*32389*/         OPC_MoveParent,
/*32390*/         OPC_MoveChild, 9,
/*32392*/         OPC_RecordNode, // #8 = $slc
/*32393*/         OPC_MoveParent,
/*32394*/         OPC_MoveChild, 10,
/*32396*/         OPC_RecordNode, // #9 = $tfe
/*32397*/         OPC_MoveParent,
/*32398*/         OPC_MoveChild, 11,
/*32400*/         OPC_RecordNode, // #10 = $lwe
/*32401*/         OPC_MoveParent,
/*32402*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32404*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32407*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32410*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32413*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32416*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32419*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32422*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32425*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32428*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4109:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32446*/       /*Scope*/ 68, /*->32515*/
/*32447*/         OPC_CheckChild1Type, MVT::v8i32,
/*32449*/         OPC_RecordChild2, // #1 = $rsrc
/*32450*/         OPC_RecordChild3, // #2 = $sampler
/*32451*/         OPC_RecordChild4, // #3 = $dmask
/*32452*/         OPC_RecordChild5, // #4 = $unorm
/*32453*/         OPC_RecordChild6, // #5 = $r128
/*32454*/         OPC_RecordChild7, // #6 = $da
/*32455*/         OPC_MoveChild, 8,
/*32457*/         OPC_RecordNode, // #7 = $glc
/*32458*/         OPC_MoveParent,
/*32459*/         OPC_MoveChild, 9,
/*32461*/         OPC_RecordNode, // #8 = $slc
/*32462*/         OPC_MoveParent,
/*32463*/         OPC_MoveChild, 10,
/*32465*/         OPC_RecordNode, // #9 = $tfe
/*32466*/         OPC_MoveParent,
/*32467*/         OPC_MoveChild, 11,
/*32469*/         OPC_RecordNode, // #10 = $lwe
/*32470*/         OPC_MoveParent,
/*32471*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32473*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32476*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32479*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32482*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32485*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32488*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32491*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32494*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32497*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4109:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32515*/       /*Scope*/ 68, /*->32584*/
/*32516*/         OPC_CheckChild1Type, MVT::v16i32,
/*32518*/         OPC_RecordChild2, // #1 = $rsrc
/*32519*/         OPC_RecordChild3, // #2 = $sampler
/*32520*/         OPC_RecordChild4, // #3 = $dmask
/*32521*/         OPC_RecordChild5, // #4 = $unorm
/*32522*/         OPC_RecordChild6, // #5 = $r128
/*32523*/         OPC_RecordChild7, // #6 = $da
/*32524*/         OPC_MoveChild, 8,
/*32526*/         OPC_RecordNode, // #7 = $glc
/*32527*/         OPC_MoveParent,
/*32528*/         OPC_MoveChild, 9,
/*32530*/         OPC_RecordNode, // #8 = $slc
/*32531*/         OPC_MoveParent,
/*32532*/         OPC_MoveChild, 10,
/*32534*/         OPC_RecordNode, // #9 = $tfe
/*32535*/         OPC_MoveParent,
/*32536*/         OPC_MoveChild, 11,
/*32538*/         OPC_RecordNode, // #10 = $lwe
/*32539*/         OPC_MoveParent,
/*32540*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32542*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32545*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32548*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32551*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32554*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32557*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32560*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32563*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32566*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4109:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32584*/       0, /*End of Scope*/
/*32585*/     /*Scope*/ 95|128,2/*351*/, /*->32938*/
/*32587*/       OPC_CheckChild0Integer, 48|128,32/*4144*/, 
/*32590*/       OPC_RecordChild1, // #0 = $addr
/*32591*/       OPC_Scope, 68, /*->32661*/ // 5 children in Scope
/*32593*/         OPC_CheckChild1Type, MVT::i32,
/*32595*/         OPC_RecordChild2, // #1 = $rsrc
/*32596*/         OPC_RecordChild3, // #2 = $sampler
/*32597*/         OPC_RecordChild4, // #3 = $dmask
/*32598*/         OPC_RecordChild5, // #4 = $unorm
/*32599*/         OPC_RecordChild6, // #5 = $r128
/*32600*/         OPC_RecordChild7, // #6 = $da
/*32601*/         OPC_MoveChild, 8,
/*32603*/         OPC_RecordNode, // #7 = $glc
/*32604*/         OPC_MoveParent,
/*32605*/         OPC_MoveChild, 9,
/*32607*/         OPC_RecordNode, // #8 = $slc
/*32608*/         OPC_MoveParent,
/*32609*/         OPC_MoveChild, 10,
/*32611*/         OPC_RecordNode, // #9 = $tfe
/*32612*/         OPC_MoveParent,
/*32613*/         OPC_MoveChild, 11,
/*32615*/         OPC_RecordNode, // #10 = $lwe
/*32616*/         OPC_MoveParent,
/*32617*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32619*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32622*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32625*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32628*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32631*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32634*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32637*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32640*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32643*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4144:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32661*/       /*Scope*/ 68, /*->32730*/
/*32662*/         OPC_CheckChild1Type, MVT::v2i32,
/*32664*/         OPC_RecordChild2, // #1 = $rsrc
/*32665*/         OPC_RecordChild3, // #2 = $sampler
/*32666*/         OPC_RecordChild4, // #3 = $dmask
/*32667*/         OPC_RecordChild5, // #4 = $unorm
/*32668*/         OPC_RecordChild6, // #5 = $r128
/*32669*/         OPC_RecordChild7, // #6 = $da
/*32670*/         OPC_MoveChild, 8,
/*32672*/         OPC_RecordNode, // #7 = $glc
/*32673*/         OPC_MoveParent,
/*32674*/         OPC_MoveChild, 9,
/*32676*/         OPC_RecordNode, // #8 = $slc
/*32677*/         OPC_MoveParent,
/*32678*/         OPC_MoveChild, 10,
/*32680*/         OPC_RecordNode, // #9 = $tfe
/*32681*/         OPC_MoveParent,
/*32682*/         OPC_MoveChild, 11,
/*32684*/         OPC_RecordNode, // #10 = $lwe
/*32685*/         OPC_MoveParent,
/*32686*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32688*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32691*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32694*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32697*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32700*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32703*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32706*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32709*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32712*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4144:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32730*/       /*Scope*/ 68, /*->32799*/
/*32731*/         OPC_CheckChild1Type, MVT::v4i32,
/*32733*/         OPC_RecordChild2, // #1 = $rsrc
/*32734*/         OPC_RecordChild3, // #2 = $sampler
/*32735*/         OPC_RecordChild4, // #3 = $dmask
/*32736*/         OPC_RecordChild5, // #4 = $unorm
/*32737*/         OPC_RecordChild6, // #5 = $r128
/*32738*/         OPC_RecordChild7, // #6 = $da
/*32739*/         OPC_MoveChild, 8,
/*32741*/         OPC_RecordNode, // #7 = $glc
/*32742*/         OPC_MoveParent,
/*32743*/         OPC_MoveChild, 9,
/*32745*/         OPC_RecordNode, // #8 = $slc
/*32746*/         OPC_MoveParent,
/*32747*/         OPC_MoveChild, 10,
/*32749*/         OPC_RecordNode, // #9 = $tfe
/*32750*/         OPC_MoveParent,
/*32751*/         OPC_MoveChild, 11,
/*32753*/         OPC_RecordNode, // #10 = $lwe
/*32754*/         OPC_MoveParent,
/*32755*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32757*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32760*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32763*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32766*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32769*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32772*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32775*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32778*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32781*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4144:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32799*/       /*Scope*/ 68, /*->32868*/
/*32800*/         OPC_CheckChild1Type, MVT::v8i32,
/*32802*/         OPC_RecordChild2, // #1 = $rsrc
/*32803*/         OPC_RecordChild3, // #2 = $sampler
/*32804*/         OPC_RecordChild4, // #3 = $dmask
/*32805*/         OPC_RecordChild5, // #4 = $unorm
/*32806*/         OPC_RecordChild6, // #5 = $r128
/*32807*/         OPC_RecordChild7, // #6 = $da
/*32808*/         OPC_MoveChild, 8,
/*32810*/         OPC_RecordNode, // #7 = $glc
/*32811*/         OPC_MoveParent,
/*32812*/         OPC_MoveChild, 9,
/*32814*/         OPC_RecordNode, // #8 = $slc
/*32815*/         OPC_MoveParent,
/*32816*/         OPC_MoveChild, 10,
/*32818*/         OPC_RecordNode, // #9 = $tfe
/*32819*/         OPC_MoveParent,
/*32820*/         OPC_MoveChild, 11,
/*32822*/         OPC_RecordNode, // #10 = $lwe
/*32823*/         OPC_MoveParent,
/*32824*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32826*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32829*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32832*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32835*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32838*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32841*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32844*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32847*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32850*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4144:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32868*/       /*Scope*/ 68, /*->32937*/
/*32869*/         OPC_CheckChild1Type, MVT::v16i32,
/*32871*/         OPC_RecordChild2, // #1 = $rsrc
/*32872*/         OPC_RecordChild3, // #2 = $sampler
/*32873*/         OPC_RecordChild4, // #3 = $dmask
/*32874*/         OPC_RecordChild5, // #4 = $unorm
/*32875*/         OPC_RecordChild6, // #5 = $r128
/*32876*/         OPC_RecordChild7, // #6 = $da
/*32877*/         OPC_MoveChild, 8,
/*32879*/         OPC_RecordNode, // #7 = $glc
/*32880*/         OPC_MoveParent,
/*32881*/         OPC_MoveChild, 9,
/*32883*/         OPC_RecordNode, // #8 = $slc
/*32884*/         OPC_MoveParent,
/*32885*/         OPC_MoveChild, 10,
/*32887*/         OPC_RecordNode, // #9 = $tfe
/*32888*/         OPC_MoveParent,
/*32889*/         OPC_MoveChild, 11,
/*32891*/         OPC_RecordNode, // #10 = $lwe
/*32892*/         OPC_MoveParent,
/*32893*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32895*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32898*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32901*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32904*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32907*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32910*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32913*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32916*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32919*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4144:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32937*/       0, /*End of Scope*/
/*32938*/     /*Scope*/ 95|128,2/*351*/, /*->33291*/
/*32940*/       OPC_CheckChild0Integer, 38|128,32/*4134*/, 
/*32943*/       OPC_RecordChild1, // #0 = $addr
/*32944*/       OPC_Scope, 68, /*->33014*/ // 5 children in Scope
/*32946*/         OPC_CheckChild1Type, MVT::i32,
/*32948*/         OPC_RecordChild2, // #1 = $rsrc
/*32949*/         OPC_RecordChild3, // #2 = $sampler
/*32950*/         OPC_RecordChild4, // #3 = $dmask
/*32951*/         OPC_RecordChild5, // #4 = $unorm
/*32952*/         OPC_RecordChild6, // #5 = $r128
/*32953*/         OPC_RecordChild7, // #6 = $da
/*32954*/         OPC_MoveChild, 8,
/*32956*/         OPC_RecordNode, // #7 = $glc
/*32957*/         OPC_MoveParent,
/*32958*/         OPC_MoveChild, 9,
/*32960*/         OPC_RecordNode, // #8 = $slc
/*32961*/         OPC_MoveParent,
/*32962*/         OPC_MoveChild, 10,
/*32964*/         OPC_RecordNode, // #9 = $tfe
/*32965*/         OPC_MoveParent,
/*32966*/         OPC_MoveChild, 11,
/*32968*/         OPC_RecordNode, // #10 = $lwe
/*32969*/         OPC_MoveParent,
/*32970*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32972*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32975*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32978*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32981*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32984*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32987*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32990*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32993*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32996*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4134:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33014*/       /*Scope*/ 68, /*->33083*/
/*33015*/         OPC_CheckChild1Type, MVT::v2i32,
/*33017*/         OPC_RecordChild2, // #1 = $rsrc
/*33018*/         OPC_RecordChild3, // #2 = $sampler
/*33019*/         OPC_RecordChild4, // #3 = $dmask
/*33020*/         OPC_RecordChild5, // #4 = $unorm
/*33021*/         OPC_RecordChild6, // #5 = $r128
/*33022*/         OPC_RecordChild7, // #6 = $da
/*33023*/         OPC_MoveChild, 8,
/*33025*/         OPC_RecordNode, // #7 = $glc
/*33026*/         OPC_MoveParent,
/*33027*/         OPC_MoveChild, 9,
/*33029*/         OPC_RecordNode, // #8 = $slc
/*33030*/         OPC_MoveParent,
/*33031*/         OPC_MoveChild, 10,
/*33033*/         OPC_RecordNode, // #9 = $tfe
/*33034*/         OPC_MoveParent,
/*33035*/         OPC_MoveChild, 11,
/*33037*/         OPC_RecordNode, // #10 = $lwe
/*33038*/         OPC_MoveParent,
/*33039*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33041*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33044*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33047*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33050*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33053*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33056*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33059*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33062*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33065*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4134:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33083*/       /*Scope*/ 68, /*->33152*/
/*33084*/         OPC_CheckChild1Type, MVT::v4i32,
/*33086*/         OPC_RecordChild2, // #1 = $rsrc
/*33087*/         OPC_RecordChild3, // #2 = $sampler
/*33088*/         OPC_RecordChild4, // #3 = $dmask
/*33089*/         OPC_RecordChild5, // #4 = $unorm
/*33090*/         OPC_RecordChild6, // #5 = $r128
/*33091*/         OPC_RecordChild7, // #6 = $da
/*33092*/         OPC_MoveChild, 8,
/*33094*/         OPC_RecordNode, // #7 = $glc
/*33095*/         OPC_MoveParent,
/*33096*/         OPC_MoveChild, 9,
/*33098*/         OPC_RecordNode, // #8 = $slc
/*33099*/         OPC_MoveParent,
/*33100*/         OPC_MoveChild, 10,
/*33102*/         OPC_RecordNode, // #9 = $tfe
/*33103*/         OPC_MoveParent,
/*33104*/         OPC_MoveChild, 11,
/*33106*/         OPC_RecordNode, // #10 = $lwe
/*33107*/         OPC_MoveParent,
/*33108*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33110*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33113*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33116*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33119*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33122*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33125*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33128*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33131*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33134*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4134:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33152*/       /*Scope*/ 68, /*->33221*/
/*33153*/         OPC_CheckChild1Type, MVT::v8i32,
/*33155*/         OPC_RecordChild2, // #1 = $rsrc
/*33156*/         OPC_RecordChild3, // #2 = $sampler
/*33157*/         OPC_RecordChild4, // #3 = $dmask
/*33158*/         OPC_RecordChild5, // #4 = $unorm
/*33159*/         OPC_RecordChild6, // #5 = $r128
/*33160*/         OPC_RecordChild7, // #6 = $da
/*33161*/         OPC_MoveChild, 8,
/*33163*/         OPC_RecordNode, // #7 = $glc
/*33164*/         OPC_MoveParent,
/*33165*/         OPC_MoveChild, 9,
/*33167*/         OPC_RecordNode, // #8 = $slc
/*33168*/         OPC_MoveParent,
/*33169*/         OPC_MoveChild, 10,
/*33171*/         OPC_RecordNode, // #9 = $tfe
/*33172*/         OPC_MoveParent,
/*33173*/         OPC_MoveChild, 11,
/*33175*/         OPC_RecordNode, // #10 = $lwe
/*33176*/         OPC_MoveParent,
/*33177*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33179*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33182*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33185*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33188*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33191*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33194*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33197*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33200*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33203*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4134:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33221*/       /*Scope*/ 68, /*->33290*/
/*33222*/         OPC_CheckChild1Type, MVT::v16i32,
/*33224*/         OPC_RecordChild2, // #1 = $rsrc
/*33225*/         OPC_RecordChild3, // #2 = $sampler
/*33226*/         OPC_RecordChild4, // #3 = $dmask
/*33227*/         OPC_RecordChild5, // #4 = $unorm
/*33228*/         OPC_RecordChild6, // #5 = $r128
/*33229*/         OPC_RecordChild7, // #6 = $da
/*33230*/         OPC_MoveChild, 8,
/*33232*/         OPC_RecordNode, // #7 = $glc
/*33233*/         OPC_MoveParent,
/*33234*/         OPC_MoveChild, 9,
/*33236*/         OPC_RecordNode, // #8 = $slc
/*33237*/         OPC_MoveParent,
/*33238*/         OPC_MoveChild, 10,
/*33240*/         OPC_RecordNode, // #9 = $tfe
/*33241*/         OPC_MoveParent,
/*33242*/         OPC_MoveChild, 11,
/*33244*/         OPC_RecordNode, // #10 = $lwe
/*33245*/         OPC_MoveParent,
/*33246*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33248*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33251*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33254*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33257*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33260*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33263*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33266*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33269*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33272*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4134:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33290*/       0, /*End of Scope*/
/*33291*/     /*Scope*/ 95|128,2/*351*/, /*->33644*/
/*33293*/       OPC_CheckChild0Integer, 37|128,32/*4133*/, 
/*33296*/       OPC_RecordChild1, // #0 = $addr
/*33297*/       OPC_Scope, 68, /*->33367*/ // 5 children in Scope
/*33299*/         OPC_CheckChild1Type, MVT::i32,
/*33301*/         OPC_RecordChild2, // #1 = $rsrc
/*33302*/         OPC_RecordChild3, // #2 = $sampler
/*33303*/         OPC_RecordChild4, // #3 = $dmask
/*33304*/         OPC_RecordChild5, // #4 = $unorm
/*33305*/         OPC_RecordChild6, // #5 = $r128
/*33306*/         OPC_RecordChild7, // #6 = $da
/*33307*/         OPC_MoveChild, 8,
/*33309*/         OPC_RecordNode, // #7 = $glc
/*33310*/         OPC_MoveParent,
/*33311*/         OPC_MoveChild, 9,
/*33313*/         OPC_RecordNode, // #8 = $slc
/*33314*/         OPC_MoveParent,
/*33315*/         OPC_MoveChild, 10,
/*33317*/         OPC_RecordNode, // #9 = $tfe
/*33318*/         OPC_MoveParent,
/*33319*/         OPC_MoveChild, 11,
/*33321*/         OPC_RecordNode, // #10 = $lwe
/*33322*/         OPC_MoveParent,
/*33323*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33325*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33328*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33331*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33334*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33337*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33340*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33343*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33346*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33349*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4133:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33367*/       /*Scope*/ 68, /*->33436*/
/*33368*/         OPC_CheckChild1Type, MVT::v2i32,
/*33370*/         OPC_RecordChild2, // #1 = $rsrc
/*33371*/         OPC_RecordChild3, // #2 = $sampler
/*33372*/         OPC_RecordChild4, // #3 = $dmask
/*33373*/         OPC_RecordChild5, // #4 = $unorm
/*33374*/         OPC_RecordChild6, // #5 = $r128
/*33375*/         OPC_RecordChild7, // #6 = $da
/*33376*/         OPC_MoveChild, 8,
/*33378*/         OPC_RecordNode, // #7 = $glc
/*33379*/         OPC_MoveParent,
/*33380*/         OPC_MoveChild, 9,
/*33382*/         OPC_RecordNode, // #8 = $slc
/*33383*/         OPC_MoveParent,
/*33384*/         OPC_MoveChild, 10,
/*33386*/         OPC_RecordNode, // #9 = $tfe
/*33387*/         OPC_MoveParent,
/*33388*/         OPC_MoveChild, 11,
/*33390*/         OPC_RecordNode, // #10 = $lwe
/*33391*/         OPC_MoveParent,
/*33392*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33394*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33397*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33400*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33403*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33406*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33409*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33412*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33415*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33418*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4133:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33436*/       /*Scope*/ 68, /*->33505*/
/*33437*/         OPC_CheckChild1Type, MVT::v4i32,
/*33439*/         OPC_RecordChild2, // #1 = $rsrc
/*33440*/         OPC_RecordChild3, // #2 = $sampler
/*33441*/         OPC_RecordChild4, // #3 = $dmask
/*33442*/         OPC_RecordChild5, // #4 = $unorm
/*33443*/         OPC_RecordChild6, // #5 = $r128
/*33444*/         OPC_RecordChild7, // #6 = $da
/*33445*/         OPC_MoveChild, 8,
/*33447*/         OPC_RecordNode, // #7 = $glc
/*33448*/         OPC_MoveParent,
/*33449*/         OPC_MoveChild, 9,
/*33451*/         OPC_RecordNode, // #8 = $slc
/*33452*/         OPC_MoveParent,
/*33453*/         OPC_MoveChild, 10,
/*33455*/         OPC_RecordNode, // #9 = $tfe
/*33456*/         OPC_MoveParent,
/*33457*/         OPC_MoveChild, 11,
/*33459*/         OPC_RecordNode, // #10 = $lwe
/*33460*/         OPC_MoveParent,
/*33461*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33463*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33466*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33469*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33472*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33475*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33478*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33481*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33484*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33487*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4133:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33505*/       /*Scope*/ 68, /*->33574*/
/*33506*/         OPC_CheckChild1Type, MVT::v8i32,
/*33508*/         OPC_RecordChild2, // #1 = $rsrc
/*33509*/         OPC_RecordChild3, // #2 = $sampler
/*33510*/         OPC_RecordChild4, // #3 = $dmask
/*33511*/         OPC_RecordChild5, // #4 = $unorm
/*33512*/         OPC_RecordChild6, // #5 = $r128
/*33513*/         OPC_RecordChild7, // #6 = $da
/*33514*/         OPC_MoveChild, 8,
/*33516*/         OPC_RecordNode, // #7 = $glc
/*33517*/         OPC_MoveParent,
/*33518*/         OPC_MoveChild, 9,
/*33520*/         OPC_RecordNode, // #8 = $slc
/*33521*/         OPC_MoveParent,
/*33522*/         OPC_MoveChild, 10,
/*33524*/         OPC_RecordNode, // #9 = $tfe
/*33525*/         OPC_MoveParent,
/*33526*/         OPC_MoveChild, 11,
/*33528*/         OPC_RecordNode, // #10 = $lwe
/*33529*/         OPC_MoveParent,
/*33530*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33532*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33535*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33538*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33541*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33544*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33547*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33550*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33553*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33556*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4133:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33574*/       /*Scope*/ 68, /*->33643*/
/*33575*/         OPC_CheckChild1Type, MVT::v16i32,
/*33577*/         OPC_RecordChild2, // #1 = $rsrc
/*33578*/         OPC_RecordChild3, // #2 = $sampler
/*33579*/         OPC_RecordChild4, // #3 = $dmask
/*33580*/         OPC_RecordChild5, // #4 = $unorm
/*33581*/         OPC_RecordChild6, // #5 = $r128
/*33582*/         OPC_RecordChild7, // #6 = $da
/*33583*/         OPC_MoveChild, 8,
/*33585*/         OPC_RecordNode, // #7 = $glc
/*33586*/         OPC_MoveParent,
/*33587*/         OPC_MoveChild, 9,
/*33589*/         OPC_RecordNode, // #8 = $slc
/*33590*/         OPC_MoveParent,
/*33591*/         OPC_MoveChild, 10,
/*33593*/         OPC_RecordNode, // #9 = $tfe
/*33594*/         OPC_MoveParent,
/*33595*/         OPC_MoveChild, 11,
/*33597*/         OPC_RecordNode, // #10 = $lwe
/*33598*/         OPC_MoveParent,
/*33599*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33601*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33604*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33607*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33610*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33613*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33616*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33619*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33622*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33625*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4133:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33643*/       0, /*End of Scope*/
/*33644*/     /*Scope*/ 95|128,2/*351*/, /*->33997*/
/*33646*/       OPC_CheckChild0Integer, 34|128,32/*4130*/, 
/*33649*/       OPC_RecordChild1, // #0 = $addr
/*33650*/       OPC_Scope, 68, /*->33720*/ // 5 children in Scope
/*33652*/         OPC_CheckChild1Type, MVT::i32,
/*33654*/         OPC_RecordChild2, // #1 = $rsrc
/*33655*/         OPC_RecordChild3, // #2 = $sampler
/*33656*/         OPC_RecordChild4, // #3 = $dmask
/*33657*/         OPC_RecordChild5, // #4 = $unorm
/*33658*/         OPC_RecordChild6, // #5 = $r128
/*33659*/         OPC_RecordChild7, // #6 = $da
/*33660*/         OPC_MoveChild, 8,
/*33662*/         OPC_RecordNode, // #7 = $glc
/*33663*/         OPC_MoveParent,
/*33664*/         OPC_MoveChild, 9,
/*33666*/         OPC_RecordNode, // #8 = $slc
/*33667*/         OPC_MoveParent,
/*33668*/         OPC_MoveChild, 10,
/*33670*/         OPC_RecordNode, // #9 = $tfe
/*33671*/         OPC_MoveParent,
/*33672*/         OPC_MoveChild, 11,
/*33674*/         OPC_RecordNode, // #10 = $lwe
/*33675*/         OPC_MoveParent,
/*33676*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33678*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33681*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33684*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33687*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33690*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33693*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33696*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33699*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33702*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4130:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33720*/       /*Scope*/ 68, /*->33789*/
/*33721*/         OPC_CheckChild1Type, MVT::v2i32,
/*33723*/         OPC_RecordChild2, // #1 = $rsrc
/*33724*/         OPC_RecordChild3, // #2 = $sampler
/*33725*/         OPC_RecordChild4, // #3 = $dmask
/*33726*/         OPC_RecordChild5, // #4 = $unorm
/*33727*/         OPC_RecordChild6, // #5 = $r128
/*33728*/         OPC_RecordChild7, // #6 = $da
/*33729*/         OPC_MoveChild, 8,
/*33731*/         OPC_RecordNode, // #7 = $glc
/*33732*/         OPC_MoveParent,
/*33733*/         OPC_MoveChild, 9,
/*33735*/         OPC_RecordNode, // #8 = $slc
/*33736*/         OPC_MoveParent,
/*33737*/         OPC_MoveChild, 10,
/*33739*/         OPC_RecordNode, // #9 = $tfe
/*33740*/         OPC_MoveParent,
/*33741*/         OPC_MoveChild, 11,
/*33743*/         OPC_RecordNode, // #10 = $lwe
/*33744*/         OPC_MoveParent,
/*33745*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33747*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33750*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33753*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33756*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33759*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33762*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33765*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33768*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33771*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4130:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33789*/       /*Scope*/ 68, /*->33858*/
/*33790*/         OPC_CheckChild1Type, MVT::v4i32,
/*33792*/         OPC_RecordChild2, // #1 = $rsrc
/*33793*/         OPC_RecordChild3, // #2 = $sampler
/*33794*/         OPC_RecordChild4, // #3 = $dmask
/*33795*/         OPC_RecordChild5, // #4 = $unorm
/*33796*/         OPC_RecordChild6, // #5 = $r128
/*33797*/         OPC_RecordChild7, // #6 = $da
/*33798*/         OPC_MoveChild, 8,
/*33800*/         OPC_RecordNode, // #7 = $glc
/*33801*/         OPC_MoveParent,
/*33802*/         OPC_MoveChild, 9,
/*33804*/         OPC_RecordNode, // #8 = $slc
/*33805*/         OPC_MoveParent,
/*33806*/         OPC_MoveChild, 10,
/*33808*/         OPC_RecordNode, // #9 = $tfe
/*33809*/         OPC_MoveParent,
/*33810*/         OPC_MoveChild, 11,
/*33812*/         OPC_RecordNode, // #10 = $lwe
/*33813*/         OPC_MoveParent,
/*33814*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33816*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33819*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33822*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33825*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33828*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33831*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33834*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33837*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33840*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4130:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33858*/       /*Scope*/ 68, /*->33927*/
/*33859*/         OPC_CheckChild1Type, MVT::v8i32,
/*33861*/         OPC_RecordChild2, // #1 = $rsrc
/*33862*/         OPC_RecordChild3, // #2 = $sampler
/*33863*/         OPC_RecordChild4, // #3 = $dmask
/*33864*/         OPC_RecordChild5, // #4 = $unorm
/*33865*/         OPC_RecordChild6, // #5 = $r128
/*33866*/         OPC_RecordChild7, // #6 = $da
/*33867*/         OPC_MoveChild, 8,
/*33869*/         OPC_RecordNode, // #7 = $glc
/*33870*/         OPC_MoveParent,
/*33871*/         OPC_MoveChild, 9,
/*33873*/         OPC_RecordNode, // #8 = $slc
/*33874*/         OPC_MoveParent,
/*33875*/         OPC_MoveChild, 10,
/*33877*/         OPC_RecordNode, // #9 = $tfe
/*33878*/         OPC_MoveParent,
/*33879*/         OPC_MoveChild, 11,
/*33881*/         OPC_RecordNode, // #10 = $lwe
/*33882*/         OPC_MoveParent,
/*33883*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33885*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33888*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33891*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33894*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33897*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33900*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33903*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33906*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33909*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4130:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33927*/       /*Scope*/ 68, /*->33996*/
/*33928*/         OPC_CheckChild1Type, MVT::v16i32,
/*33930*/         OPC_RecordChild2, // #1 = $rsrc
/*33931*/         OPC_RecordChild3, // #2 = $sampler
/*33932*/         OPC_RecordChild4, // #3 = $dmask
/*33933*/         OPC_RecordChild5, // #4 = $unorm
/*33934*/         OPC_RecordChild6, // #5 = $r128
/*33935*/         OPC_RecordChild7, // #6 = $da
/*33936*/         OPC_MoveChild, 8,
/*33938*/         OPC_RecordNode, // #7 = $glc
/*33939*/         OPC_MoveParent,
/*33940*/         OPC_MoveChild, 9,
/*33942*/         OPC_RecordNode, // #8 = $slc
/*33943*/         OPC_MoveParent,
/*33944*/         OPC_MoveChild, 10,
/*33946*/         OPC_RecordNode, // #9 = $tfe
/*33947*/         OPC_MoveParent,
/*33948*/         OPC_MoveChild, 11,
/*33950*/         OPC_RecordNode, // #10 = $lwe
/*33951*/         OPC_MoveParent,
/*33952*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33954*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33957*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33960*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33963*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33966*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33969*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33972*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33975*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33978*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4130:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33996*/       0, /*End of Scope*/
/*33997*/     /*Scope*/ 95|128,2/*351*/, /*->34350*/
/*33999*/       OPC_CheckChild0Integer, 25|128,32/*4121*/, 
/*34002*/       OPC_RecordChild1, // #0 = $addr
/*34003*/       OPC_Scope, 68, /*->34073*/ // 5 children in Scope
/*34005*/         OPC_CheckChild1Type, MVT::i32,
/*34007*/         OPC_RecordChild2, // #1 = $rsrc
/*34008*/         OPC_RecordChild3, // #2 = $sampler
/*34009*/         OPC_RecordChild4, // #3 = $dmask
/*34010*/         OPC_RecordChild5, // #4 = $unorm
/*34011*/         OPC_RecordChild6, // #5 = $r128
/*34012*/         OPC_RecordChild7, // #6 = $da
/*34013*/         OPC_MoveChild, 8,
/*34015*/         OPC_RecordNode, // #7 = $glc
/*34016*/         OPC_MoveParent,
/*34017*/         OPC_MoveChild, 9,
/*34019*/         OPC_RecordNode, // #8 = $slc
/*34020*/         OPC_MoveParent,
/*34021*/         OPC_MoveChild, 10,
/*34023*/         OPC_RecordNode, // #9 = $tfe
/*34024*/         OPC_MoveParent,
/*34025*/         OPC_MoveChild, 11,
/*34027*/         OPC_RecordNode, // #10 = $lwe
/*34028*/         OPC_MoveParent,
/*34029*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34031*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34034*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34037*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34040*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34043*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34046*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34049*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34052*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34055*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4121:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34073*/       /*Scope*/ 68, /*->34142*/
/*34074*/         OPC_CheckChild1Type, MVT::v2i32,
/*34076*/         OPC_RecordChild2, // #1 = $rsrc
/*34077*/         OPC_RecordChild3, // #2 = $sampler
/*34078*/         OPC_RecordChild4, // #3 = $dmask
/*34079*/         OPC_RecordChild5, // #4 = $unorm
/*34080*/         OPC_RecordChild6, // #5 = $r128
/*34081*/         OPC_RecordChild7, // #6 = $da
/*34082*/         OPC_MoveChild, 8,
/*34084*/         OPC_RecordNode, // #7 = $glc
/*34085*/         OPC_MoveParent,
/*34086*/         OPC_MoveChild, 9,
/*34088*/         OPC_RecordNode, // #8 = $slc
/*34089*/         OPC_MoveParent,
/*34090*/         OPC_MoveChild, 10,
/*34092*/         OPC_RecordNode, // #9 = $tfe
/*34093*/         OPC_MoveParent,
/*34094*/         OPC_MoveChild, 11,
/*34096*/         OPC_RecordNode, // #10 = $lwe
/*34097*/         OPC_MoveParent,
/*34098*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34100*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34103*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34106*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34109*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34112*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34115*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34118*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34121*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34124*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4121:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34142*/       /*Scope*/ 68, /*->34211*/
/*34143*/         OPC_CheckChild1Type, MVT::v4i32,
/*34145*/         OPC_RecordChild2, // #1 = $rsrc
/*34146*/         OPC_RecordChild3, // #2 = $sampler
/*34147*/         OPC_RecordChild4, // #3 = $dmask
/*34148*/         OPC_RecordChild5, // #4 = $unorm
/*34149*/         OPC_RecordChild6, // #5 = $r128
/*34150*/         OPC_RecordChild7, // #6 = $da
/*34151*/         OPC_MoveChild, 8,
/*34153*/         OPC_RecordNode, // #7 = $glc
/*34154*/         OPC_MoveParent,
/*34155*/         OPC_MoveChild, 9,
/*34157*/         OPC_RecordNode, // #8 = $slc
/*34158*/         OPC_MoveParent,
/*34159*/         OPC_MoveChild, 10,
/*34161*/         OPC_RecordNode, // #9 = $tfe
/*34162*/         OPC_MoveParent,
/*34163*/         OPC_MoveChild, 11,
/*34165*/         OPC_RecordNode, // #10 = $lwe
/*34166*/         OPC_MoveParent,
/*34167*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34169*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34172*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34175*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34178*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34181*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34184*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34187*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34190*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34193*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4121:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34211*/       /*Scope*/ 68, /*->34280*/
/*34212*/         OPC_CheckChild1Type, MVT::v8i32,
/*34214*/         OPC_RecordChild2, // #1 = $rsrc
/*34215*/         OPC_RecordChild3, // #2 = $sampler
/*34216*/         OPC_RecordChild4, // #3 = $dmask
/*34217*/         OPC_RecordChild5, // #4 = $unorm
/*34218*/         OPC_RecordChild6, // #5 = $r128
/*34219*/         OPC_RecordChild7, // #6 = $da
/*34220*/         OPC_MoveChild, 8,
/*34222*/         OPC_RecordNode, // #7 = $glc
/*34223*/         OPC_MoveParent,
/*34224*/         OPC_MoveChild, 9,
/*34226*/         OPC_RecordNode, // #8 = $slc
/*34227*/         OPC_MoveParent,
/*34228*/         OPC_MoveChild, 10,
/*34230*/         OPC_RecordNode, // #9 = $tfe
/*34231*/         OPC_MoveParent,
/*34232*/         OPC_MoveChild, 11,
/*34234*/         OPC_RecordNode, // #10 = $lwe
/*34235*/         OPC_MoveParent,
/*34236*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34238*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34241*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34244*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34247*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34250*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34253*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34256*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34259*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34262*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4121:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34280*/       /*Scope*/ 68, /*->34349*/
/*34281*/         OPC_CheckChild1Type, MVT::v16i32,
/*34283*/         OPC_RecordChild2, // #1 = $rsrc
/*34284*/         OPC_RecordChild3, // #2 = $sampler
/*34285*/         OPC_RecordChild4, // #3 = $dmask
/*34286*/         OPC_RecordChild5, // #4 = $unorm
/*34287*/         OPC_RecordChild6, // #5 = $r128
/*34288*/         OPC_RecordChild7, // #6 = $da
/*34289*/         OPC_MoveChild, 8,
/*34291*/         OPC_RecordNode, // #7 = $glc
/*34292*/         OPC_MoveParent,
/*34293*/         OPC_MoveChild, 9,
/*34295*/         OPC_RecordNode, // #8 = $slc
/*34296*/         OPC_MoveParent,
/*34297*/         OPC_MoveChild, 10,
/*34299*/         OPC_RecordNode, // #9 = $tfe
/*34300*/         OPC_MoveParent,
/*34301*/         OPC_MoveChild, 11,
/*34303*/         OPC_RecordNode, // #10 = $lwe
/*34304*/         OPC_MoveParent,
/*34305*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34307*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34310*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34313*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34316*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34319*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34322*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34325*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34328*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34331*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4121:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34349*/       0, /*End of Scope*/
/*34350*/     /*Scope*/ 95|128,2/*351*/, /*->34703*/
/*34352*/       OPC_CheckChild0Integer, 29|128,32/*4125*/, 
/*34355*/       OPC_RecordChild1, // #0 = $addr
/*34356*/       OPC_Scope, 68, /*->34426*/ // 5 children in Scope
/*34358*/         OPC_CheckChild1Type, MVT::i32,
/*34360*/         OPC_RecordChild2, // #1 = $rsrc
/*34361*/         OPC_RecordChild3, // #2 = $sampler
/*34362*/         OPC_RecordChild4, // #3 = $dmask
/*34363*/         OPC_RecordChild5, // #4 = $unorm
/*34364*/         OPC_RecordChild6, // #5 = $r128
/*34365*/         OPC_RecordChild7, // #6 = $da
/*34366*/         OPC_MoveChild, 8,
/*34368*/         OPC_RecordNode, // #7 = $glc
/*34369*/         OPC_MoveParent,
/*34370*/         OPC_MoveChild, 9,
/*34372*/         OPC_RecordNode, // #8 = $slc
/*34373*/         OPC_MoveParent,
/*34374*/         OPC_MoveChild, 10,
/*34376*/         OPC_RecordNode, // #9 = $tfe
/*34377*/         OPC_MoveParent,
/*34378*/         OPC_MoveChild, 11,
/*34380*/         OPC_RecordNode, // #10 = $lwe
/*34381*/         OPC_MoveParent,
/*34382*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34384*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34387*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34390*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34393*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34396*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34399*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34402*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34405*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34408*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4125:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34426*/       /*Scope*/ 68, /*->34495*/
/*34427*/         OPC_CheckChild1Type, MVT::v2i32,
/*34429*/         OPC_RecordChild2, // #1 = $rsrc
/*34430*/         OPC_RecordChild3, // #2 = $sampler
/*34431*/         OPC_RecordChild4, // #3 = $dmask
/*34432*/         OPC_RecordChild5, // #4 = $unorm
/*34433*/         OPC_RecordChild6, // #5 = $r128
/*34434*/         OPC_RecordChild7, // #6 = $da
/*34435*/         OPC_MoveChild, 8,
/*34437*/         OPC_RecordNode, // #7 = $glc
/*34438*/         OPC_MoveParent,
/*34439*/         OPC_MoveChild, 9,
/*34441*/         OPC_RecordNode, // #8 = $slc
/*34442*/         OPC_MoveParent,
/*34443*/         OPC_MoveChild, 10,
/*34445*/         OPC_RecordNode, // #9 = $tfe
/*34446*/         OPC_MoveParent,
/*34447*/         OPC_MoveChild, 11,
/*34449*/         OPC_RecordNode, // #10 = $lwe
/*34450*/         OPC_MoveParent,
/*34451*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34453*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34456*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34459*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34462*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34465*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34468*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34471*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34474*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34477*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4125:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34495*/       /*Scope*/ 68, /*->34564*/
/*34496*/         OPC_CheckChild1Type, MVT::v4i32,
/*34498*/         OPC_RecordChild2, // #1 = $rsrc
/*34499*/         OPC_RecordChild3, // #2 = $sampler
/*34500*/         OPC_RecordChild4, // #3 = $dmask
/*34501*/         OPC_RecordChild5, // #4 = $unorm
/*34502*/         OPC_RecordChild6, // #5 = $r128
/*34503*/         OPC_RecordChild7, // #6 = $da
/*34504*/         OPC_MoveChild, 8,
/*34506*/         OPC_RecordNode, // #7 = $glc
/*34507*/         OPC_MoveParent,
/*34508*/         OPC_MoveChild, 9,
/*34510*/         OPC_RecordNode, // #8 = $slc
/*34511*/         OPC_MoveParent,
/*34512*/         OPC_MoveChild, 10,
/*34514*/         OPC_RecordNode, // #9 = $tfe
/*34515*/         OPC_MoveParent,
/*34516*/         OPC_MoveChild, 11,
/*34518*/         OPC_RecordNode, // #10 = $lwe
/*34519*/         OPC_MoveParent,
/*34520*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34522*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34525*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34528*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34531*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34534*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34537*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34540*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34543*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34546*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4125:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34564*/       /*Scope*/ 68, /*->34633*/
/*34565*/         OPC_CheckChild1Type, MVT::v8i32,
/*34567*/         OPC_RecordChild2, // #1 = $rsrc
/*34568*/         OPC_RecordChild3, // #2 = $sampler
/*34569*/         OPC_RecordChild4, // #3 = $dmask
/*34570*/         OPC_RecordChild5, // #4 = $unorm
/*34571*/         OPC_RecordChild6, // #5 = $r128
/*34572*/         OPC_RecordChild7, // #6 = $da
/*34573*/         OPC_MoveChild, 8,
/*34575*/         OPC_RecordNode, // #7 = $glc
/*34576*/         OPC_MoveParent,
/*34577*/         OPC_MoveChild, 9,
/*34579*/         OPC_RecordNode, // #8 = $slc
/*34580*/         OPC_MoveParent,
/*34581*/         OPC_MoveChild, 10,
/*34583*/         OPC_RecordNode, // #9 = $tfe
/*34584*/         OPC_MoveParent,
/*34585*/         OPC_MoveChild, 11,
/*34587*/         OPC_RecordNode, // #10 = $lwe
/*34588*/         OPC_MoveParent,
/*34589*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34591*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34594*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34597*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34600*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34603*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34606*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34609*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34612*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34615*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4125:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34633*/       /*Scope*/ 68, /*->34702*/
/*34634*/         OPC_CheckChild1Type, MVT::v16i32,
/*34636*/         OPC_RecordChild2, // #1 = $rsrc
/*34637*/         OPC_RecordChild3, // #2 = $sampler
/*34638*/         OPC_RecordChild4, // #3 = $dmask
/*34639*/         OPC_RecordChild5, // #4 = $unorm
/*34640*/         OPC_RecordChild6, // #5 = $r128
/*34641*/         OPC_RecordChild7, // #6 = $da
/*34642*/         OPC_MoveChild, 8,
/*34644*/         OPC_RecordNode, // #7 = $glc
/*34645*/         OPC_MoveParent,
/*34646*/         OPC_MoveChild, 9,
/*34648*/         OPC_RecordNode, // #8 = $slc
/*34649*/         OPC_MoveParent,
/*34650*/         OPC_MoveChild, 10,
/*34652*/         OPC_RecordNode, // #9 = $tfe
/*34653*/         OPC_MoveParent,
/*34654*/         OPC_MoveChild, 11,
/*34656*/         OPC_RecordNode, // #10 = $lwe
/*34657*/         OPC_MoveParent,
/*34658*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34660*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34663*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34666*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34669*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34672*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34675*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34678*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34681*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34684*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4125:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34702*/       0, /*End of Scope*/
/*34703*/     /*Scope*/ 95|128,2/*351*/, /*->35056*/
/*34705*/       OPC_CheckChild0Integer, 28|128,32/*4124*/, 
/*34708*/       OPC_RecordChild1, // #0 = $addr
/*34709*/       OPC_Scope, 68, /*->34779*/ // 5 children in Scope
/*34711*/         OPC_CheckChild1Type, MVT::i32,
/*34713*/         OPC_RecordChild2, // #1 = $rsrc
/*34714*/         OPC_RecordChild3, // #2 = $sampler
/*34715*/         OPC_RecordChild4, // #3 = $dmask
/*34716*/         OPC_RecordChild5, // #4 = $unorm
/*34717*/         OPC_RecordChild6, // #5 = $r128
/*34718*/         OPC_RecordChild7, // #6 = $da
/*34719*/         OPC_MoveChild, 8,
/*34721*/         OPC_RecordNode, // #7 = $glc
/*34722*/         OPC_MoveParent,
/*34723*/         OPC_MoveChild, 9,
/*34725*/         OPC_RecordNode, // #8 = $slc
/*34726*/         OPC_MoveParent,
/*34727*/         OPC_MoveChild, 10,
/*34729*/         OPC_RecordNode, // #9 = $tfe
/*34730*/         OPC_MoveParent,
/*34731*/         OPC_MoveChild, 11,
/*34733*/         OPC_RecordNode, // #10 = $lwe
/*34734*/         OPC_MoveParent,
/*34735*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34737*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34740*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34743*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34746*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34749*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34752*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34755*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34758*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34761*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4124:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34779*/       /*Scope*/ 68, /*->34848*/
/*34780*/         OPC_CheckChild1Type, MVT::v2i32,
/*34782*/         OPC_RecordChild2, // #1 = $rsrc
/*34783*/         OPC_RecordChild3, // #2 = $sampler
/*34784*/         OPC_RecordChild4, // #3 = $dmask
/*34785*/         OPC_RecordChild5, // #4 = $unorm
/*34786*/         OPC_RecordChild6, // #5 = $r128
/*34787*/         OPC_RecordChild7, // #6 = $da
/*34788*/         OPC_MoveChild, 8,
/*34790*/         OPC_RecordNode, // #7 = $glc
/*34791*/         OPC_MoveParent,
/*34792*/         OPC_MoveChild, 9,
/*34794*/         OPC_RecordNode, // #8 = $slc
/*34795*/         OPC_MoveParent,
/*34796*/         OPC_MoveChild, 10,
/*34798*/         OPC_RecordNode, // #9 = $tfe
/*34799*/         OPC_MoveParent,
/*34800*/         OPC_MoveChild, 11,
/*34802*/         OPC_RecordNode, // #10 = $lwe
/*34803*/         OPC_MoveParent,
/*34804*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34806*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34809*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34812*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34815*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34818*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34821*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34824*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34827*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34830*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4124:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34848*/       /*Scope*/ 68, /*->34917*/
/*34849*/         OPC_CheckChild1Type, MVT::v4i32,
/*34851*/         OPC_RecordChild2, // #1 = $rsrc
/*34852*/         OPC_RecordChild3, // #2 = $sampler
/*34853*/         OPC_RecordChild4, // #3 = $dmask
/*34854*/         OPC_RecordChild5, // #4 = $unorm
/*34855*/         OPC_RecordChild6, // #5 = $r128
/*34856*/         OPC_RecordChild7, // #6 = $da
/*34857*/         OPC_MoveChild, 8,
/*34859*/         OPC_RecordNode, // #7 = $glc
/*34860*/         OPC_MoveParent,
/*34861*/         OPC_MoveChild, 9,
/*34863*/         OPC_RecordNode, // #8 = $slc
/*34864*/         OPC_MoveParent,
/*34865*/         OPC_MoveChild, 10,
/*34867*/         OPC_RecordNode, // #9 = $tfe
/*34868*/         OPC_MoveParent,
/*34869*/         OPC_MoveChild, 11,
/*34871*/         OPC_RecordNode, // #10 = $lwe
/*34872*/         OPC_MoveParent,
/*34873*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34875*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34878*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34881*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34884*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34887*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34890*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34893*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34896*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34899*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4124:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34917*/       /*Scope*/ 68, /*->34986*/
/*34918*/         OPC_CheckChild1Type, MVT::v8i32,
/*34920*/         OPC_RecordChild2, // #1 = $rsrc
/*34921*/         OPC_RecordChild3, // #2 = $sampler
/*34922*/         OPC_RecordChild4, // #3 = $dmask
/*34923*/         OPC_RecordChild5, // #4 = $unorm
/*34924*/         OPC_RecordChild6, // #5 = $r128
/*34925*/         OPC_RecordChild7, // #6 = $da
/*34926*/         OPC_MoveChild, 8,
/*34928*/         OPC_RecordNode, // #7 = $glc
/*34929*/         OPC_MoveParent,
/*34930*/         OPC_MoveChild, 9,
/*34932*/         OPC_RecordNode, // #8 = $slc
/*34933*/         OPC_MoveParent,
/*34934*/         OPC_MoveChild, 10,
/*34936*/         OPC_RecordNode, // #9 = $tfe
/*34937*/         OPC_MoveParent,
/*34938*/         OPC_MoveChild, 11,
/*34940*/         OPC_RecordNode, // #10 = $lwe
/*34941*/         OPC_MoveParent,
/*34942*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34944*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34947*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34950*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34953*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34956*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34959*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34962*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34965*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34968*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4124:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34986*/       /*Scope*/ 68, /*->35055*/
/*34987*/         OPC_CheckChild1Type, MVT::v16i32,
/*34989*/         OPC_RecordChild2, // #1 = $rsrc
/*34990*/         OPC_RecordChild3, // #2 = $sampler
/*34991*/         OPC_RecordChild4, // #3 = $dmask
/*34992*/         OPC_RecordChild5, // #4 = $unorm
/*34993*/         OPC_RecordChild6, // #5 = $r128
/*34994*/         OPC_RecordChild7, // #6 = $da
/*34995*/         OPC_MoveChild, 8,
/*34997*/         OPC_RecordNode, // #7 = $glc
/*34998*/         OPC_MoveParent,
/*34999*/         OPC_MoveChild, 9,
/*35001*/         OPC_RecordNode, // #8 = $slc
/*35002*/         OPC_MoveParent,
/*35003*/         OPC_MoveChild, 10,
/*35005*/         OPC_RecordNode, // #9 = $tfe
/*35006*/         OPC_MoveParent,
/*35007*/         OPC_MoveChild, 11,
/*35009*/         OPC_RecordNode, // #10 = $lwe
/*35010*/         OPC_MoveParent,
/*35011*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35013*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35016*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35019*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35022*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35025*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35028*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35031*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35034*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35037*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4124:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35055*/       0, /*End of Scope*/
/*35056*/     /*Scope*/ 95|128,2/*351*/, /*->35409*/
/*35058*/       OPC_CheckChild0Integer, 31|128,32/*4127*/, 
/*35061*/       OPC_RecordChild1, // #0 = $addr
/*35062*/       OPC_Scope, 68, /*->35132*/ // 5 children in Scope
/*35064*/         OPC_CheckChild1Type, MVT::i32,
/*35066*/         OPC_RecordChild2, // #1 = $rsrc
/*35067*/         OPC_RecordChild3, // #2 = $sampler
/*35068*/         OPC_RecordChild4, // #3 = $dmask
/*35069*/         OPC_RecordChild5, // #4 = $unorm
/*35070*/         OPC_RecordChild6, // #5 = $r128
/*35071*/         OPC_RecordChild7, // #6 = $da
/*35072*/         OPC_MoveChild, 8,
/*35074*/         OPC_RecordNode, // #7 = $glc
/*35075*/         OPC_MoveParent,
/*35076*/         OPC_MoveChild, 9,
/*35078*/         OPC_RecordNode, // #8 = $slc
/*35079*/         OPC_MoveParent,
/*35080*/         OPC_MoveChild, 10,
/*35082*/         OPC_RecordNode, // #9 = $tfe
/*35083*/         OPC_MoveParent,
/*35084*/         OPC_MoveChild, 11,
/*35086*/         OPC_RecordNode, // #10 = $lwe
/*35087*/         OPC_MoveParent,
/*35088*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35090*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35093*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35096*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35099*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35102*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35105*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35108*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35111*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35114*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4127:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35132*/       /*Scope*/ 68, /*->35201*/
/*35133*/         OPC_CheckChild1Type, MVT::v2i32,
/*35135*/         OPC_RecordChild2, // #1 = $rsrc
/*35136*/         OPC_RecordChild3, // #2 = $sampler
/*35137*/         OPC_RecordChild4, // #3 = $dmask
/*35138*/         OPC_RecordChild5, // #4 = $unorm
/*35139*/         OPC_RecordChild6, // #5 = $r128
/*35140*/         OPC_RecordChild7, // #6 = $da
/*35141*/         OPC_MoveChild, 8,
/*35143*/         OPC_RecordNode, // #7 = $glc
/*35144*/         OPC_MoveParent,
/*35145*/         OPC_MoveChild, 9,
/*35147*/         OPC_RecordNode, // #8 = $slc
/*35148*/         OPC_MoveParent,
/*35149*/         OPC_MoveChild, 10,
/*35151*/         OPC_RecordNode, // #9 = $tfe
/*35152*/         OPC_MoveParent,
/*35153*/         OPC_MoveChild, 11,
/*35155*/         OPC_RecordNode, // #10 = $lwe
/*35156*/         OPC_MoveParent,
/*35157*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35159*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35162*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35165*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35168*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35171*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35174*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35177*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35180*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35183*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4127:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35201*/       /*Scope*/ 68, /*->35270*/
/*35202*/         OPC_CheckChild1Type, MVT::v4i32,
/*35204*/         OPC_RecordChild2, // #1 = $rsrc
/*35205*/         OPC_RecordChild3, // #2 = $sampler
/*35206*/         OPC_RecordChild4, // #3 = $dmask
/*35207*/         OPC_RecordChild5, // #4 = $unorm
/*35208*/         OPC_RecordChild6, // #5 = $r128
/*35209*/         OPC_RecordChild7, // #6 = $da
/*35210*/         OPC_MoveChild, 8,
/*35212*/         OPC_RecordNode, // #7 = $glc
/*35213*/         OPC_MoveParent,
/*35214*/         OPC_MoveChild, 9,
/*35216*/         OPC_RecordNode, // #8 = $slc
/*35217*/         OPC_MoveParent,
/*35218*/         OPC_MoveChild, 10,
/*35220*/         OPC_RecordNode, // #9 = $tfe
/*35221*/         OPC_MoveParent,
/*35222*/         OPC_MoveChild, 11,
/*35224*/         OPC_RecordNode, // #10 = $lwe
/*35225*/         OPC_MoveParent,
/*35226*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35228*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35231*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35234*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35237*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35240*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35243*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35246*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35249*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35252*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4127:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35270*/       /*Scope*/ 68, /*->35339*/
/*35271*/         OPC_CheckChild1Type, MVT::v8i32,
/*35273*/         OPC_RecordChild2, // #1 = $rsrc
/*35274*/         OPC_RecordChild3, // #2 = $sampler
/*35275*/         OPC_RecordChild4, // #3 = $dmask
/*35276*/         OPC_RecordChild5, // #4 = $unorm
/*35277*/         OPC_RecordChild6, // #5 = $r128
/*35278*/         OPC_RecordChild7, // #6 = $da
/*35279*/         OPC_MoveChild, 8,
/*35281*/         OPC_RecordNode, // #7 = $glc
/*35282*/         OPC_MoveParent,
/*35283*/         OPC_MoveChild, 9,
/*35285*/         OPC_RecordNode, // #8 = $slc
/*35286*/         OPC_MoveParent,
/*35287*/         OPC_MoveChild, 10,
/*35289*/         OPC_RecordNode, // #9 = $tfe
/*35290*/         OPC_MoveParent,
/*35291*/         OPC_MoveChild, 11,
/*35293*/         OPC_RecordNode, // #10 = $lwe
/*35294*/         OPC_MoveParent,
/*35295*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35297*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35300*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35303*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35306*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35309*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35312*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35315*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35318*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35321*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4127:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35339*/       /*Scope*/ 68, /*->35408*/
/*35340*/         OPC_CheckChild1Type, MVT::v16i32,
/*35342*/         OPC_RecordChild2, // #1 = $rsrc
/*35343*/         OPC_RecordChild3, // #2 = $sampler
/*35344*/         OPC_RecordChild4, // #3 = $dmask
/*35345*/         OPC_RecordChild5, // #4 = $unorm
/*35346*/         OPC_RecordChild6, // #5 = $r128
/*35347*/         OPC_RecordChild7, // #6 = $da
/*35348*/         OPC_MoveChild, 8,
/*35350*/         OPC_RecordNode, // #7 = $glc
/*35351*/         OPC_MoveParent,
/*35352*/         OPC_MoveChild, 9,
/*35354*/         OPC_RecordNode, // #8 = $slc
/*35355*/         OPC_MoveParent,
/*35356*/         OPC_MoveChild, 10,
/*35358*/         OPC_RecordNode, // #9 = $tfe
/*35359*/         OPC_MoveParent,
/*35360*/         OPC_MoveChild, 11,
/*35362*/         OPC_RecordNode, // #10 = $lwe
/*35363*/         OPC_MoveParent,
/*35364*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35366*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35369*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35372*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35375*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35378*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35381*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35384*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35387*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35390*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4127:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35408*/       0, /*End of Scope*/
/*35409*/     /*Scope*/ 95|128,2/*351*/, /*->35762*/
/*35411*/       OPC_CheckChild0Integer, 19|128,32/*4115*/, 
/*35414*/       OPC_RecordChild1, // #0 = $addr
/*35415*/       OPC_Scope, 68, /*->35485*/ // 5 children in Scope
/*35417*/         OPC_CheckChild1Type, MVT::i32,
/*35419*/         OPC_RecordChild2, // #1 = $rsrc
/*35420*/         OPC_RecordChild3, // #2 = $sampler
/*35421*/         OPC_RecordChild4, // #3 = $dmask
/*35422*/         OPC_RecordChild5, // #4 = $unorm
/*35423*/         OPC_RecordChild6, // #5 = $r128
/*35424*/         OPC_RecordChild7, // #6 = $da
/*35425*/         OPC_MoveChild, 8,
/*35427*/         OPC_RecordNode, // #7 = $glc
/*35428*/         OPC_MoveParent,
/*35429*/         OPC_MoveChild, 9,
/*35431*/         OPC_RecordNode, // #8 = $slc
/*35432*/         OPC_MoveParent,
/*35433*/         OPC_MoveChild, 10,
/*35435*/         OPC_RecordNode, // #9 = $tfe
/*35436*/         OPC_MoveParent,
/*35437*/         OPC_MoveChild, 11,
/*35439*/         OPC_RecordNode, // #10 = $lwe
/*35440*/         OPC_MoveParent,
/*35441*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35443*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35446*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35449*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35452*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35455*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35458*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35461*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35464*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35467*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4115:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35485*/       /*Scope*/ 68, /*->35554*/
/*35486*/         OPC_CheckChild1Type, MVT::v2i32,
/*35488*/         OPC_RecordChild2, // #1 = $rsrc
/*35489*/         OPC_RecordChild3, // #2 = $sampler
/*35490*/         OPC_RecordChild4, // #3 = $dmask
/*35491*/         OPC_RecordChild5, // #4 = $unorm
/*35492*/         OPC_RecordChild6, // #5 = $r128
/*35493*/         OPC_RecordChild7, // #6 = $da
/*35494*/         OPC_MoveChild, 8,
/*35496*/         OPC_RecordNode, // #7 = $glc
/*35497*/         OPC_MoveParent,
/*35498*/         OPC_MoveChild, 9,
/*35500*/         OPC_RecordNode, // #8 = $slc
/*35501*/         OPC_MoveParent,
/*35502*/         OPC_MoveChild, 10,
/*35504*/         OPC_RecordNode, // #9 = $tfe
/*35505*/         OPC_MoveParent,
/*35506*/         OPC_MoveChild, 11,
/*35508*/         OPC_RecordNode, // #10 = $lwe
/*35509*/         OPC_MoveParent,
/*35510*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35512*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35515*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35518*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35521*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35524*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35527*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35530*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35533*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35536*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4115:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35554*/       /*Scope*/ 68, /*->35623*/
/*35555*/         OPC_CheckChild1Type, MVT::v4i32,
/*35557*/         OPC_RecordChild2, // #1 = $rsrc
/*35558*/         OPC_RecordChild3, // #2 = $sampler
/*35559*/         OPC_RecordChild4, // #3 = $dmask
/*35560*/         OPC_RecordChild5, // #4 = $unorm
/*35561*/         OPC_RecordChild6, // #5 = $r128
/*35562*/         OPC_RecordChild7, // #6 = $da
/*35563*/         OPC_MoveChild, 8,
/*35565*/         OPC_RecordNode, // #7 = $glc
/*35566*/         OPC_MoveParent,
/*35567*/         OPC_MoveChild, 9,
/*35569*/         OPC_RecordNode, // #8 = $slc
/*35570*/         OPC_MoveParent,
/*35571*/         OPC_MoveChild, 10,
/*35573*/         OPC_RecordNode, // #9 = $tfe
/*35574*/         OPC_MoveParent,
/*35575*/         OPC_MoveChild, 11,
/*35577*/         OPC_RecordNode, // #10 = $lwe
/*35578*/         OPC_MoveParent,
/*35579*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35581*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35584*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35587*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35590*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35593*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35596*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35599*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35602*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35605*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4115:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35623*/       /*Scope*/ 68, /*->35692*/
/*35624*/         OPC_CheckChild1Type, MVT::v8i32,
/*35626*/         OPC_RecordChild2, // #1 = $rsrc
/*35627*/         OPC_RecordChild3, // #2 = $sampler
/*35628*/         OPC_RecordChild4, // #3 = $dmask
/*35629*/         OPC_RecordChild5, // #4 = $unorm
/*35630*/         OPC_RecordChild6, // #5 = $r128
/*35631*/         OPC_RecordChild7, // #6 = $da
/*35632*/         OPC_MoveChild, 8,
/*35634*/         OPC_RecordNode, // #7 = $glc
/*35635*/         OPC_MoveParent,
/*35636*/         OPC_MoveChild, 9,
/*35638*/         OPC_RecordNode, // #8 = $slc
/*35639*/         OPC_MoveParent,
/*35640*/         OPC_MoveChild, 10,
/*35642*/         OPC_RecordNode, // #9 = $tfe
/*35643*/         OPC_MoveParent,
/*35644*/         OPC_MoveChild, 11,
/*35646*/         OPC_RecordNode, // #10 = $lwe
/*35647*/         OPC_MoveParent,
/*35648*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35650*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35653*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35656*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35659*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35662*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35665*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35668*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35671*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35674*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4115:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35692*/       /*Scope*/ 68, /*->35761*/
/*35693*/         OPC_CheckChild1Type, MVT::v16i32,
/*35695*/         OPC_RecordChild2, // #1 = $rsrc
/*35696*/         OPC_RecordChild3, // #2 = $sampler
/*35697*/         OPC_RecordChild4, // #3 = $dmask
/*35698*/         OPC_RecordChild5, // #4 = $unorm
/*35699*/         OPC_RecordChild6, // #5 = $r128
/*35700*/         OPC_RecordChild7, // #6 = $da
/*35701*/         OPC_MoveChild, 8,
/*35703*/         OPC_RecordNode, // #7 = $glc
/*35704*/         OPC_MoveParent,
/*35705*/         OPC_MoveChild, 9,
/*35707*/         OPC_RecordNode, // #8 = $slc
/*35708*/         OPC_MoveParent,
/*35709*/         OPC_MoveChild, 10,
/*35711*/         OPC_RecordNode, // #9 = $tfe
/*35712*/         OPC_MoveParent,
/*35713*/         OPC_MoveChild, 11,
/*35715*/         OPC_RecordNode, // #10 = $lwe
/*35716*/         OPC_MoveParent,
/*35717*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35719*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35722*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35725*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35728*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35731*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35734*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35737*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35740*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35743*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4115:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35761*/       0, /*End of Scope*/
/*35762*/     /*Scope*/ 95|128,2/*351*/, /*->36115*/
/*35764*/       OPC_CheckChild0Integer, 18|128,32/*4114*/, 
/*35767*/       OPC_RecordChild1, // #0 = $addr
/*35768*/       OPC_Scope, 68, /*->35838*/ // 5 children in Scope
/*35770*/         OPC_CheckChild1Type, MVT::i32,
/*35772*/         OPC_RecordChild2, // #1 = $rsrc
/*35773*/         OPC_RecordChild3, // #2 = $sampler
/*35774*/         OPC_RecordChild4, // #3 = $dmask
/*35775*/         OPC_RecordChild5, // #4 = $unorm
/*35776*/         OPC_RecordChild6, // #5 = $r128
/*35777*/         OPC_RecordChild7, // #6 = $da
/*35778*/         OPC_MoveChild, 8,
/*35780*/         OPC_RecordNode, // #7 = $glc
/*35781*/         OPC_MoveParent,
/*35782*/         OPC_MoveChild, 9,
/*35784*/         OPC_RecordNode, // #8 = $slc
/*35785*/         OPC_MoveParent,
/*35786*/         OPC_MoveChild, 10,
/*35788*/         OPC_RecordNode, // #9 = $tfe
/*35789*/         OPC_MoveParent,
/*35790*/         OPC_MoveChild, 11,
/*35792*/         OPC_RecordNode, // #10 = $lwe
/*35793*/         OPC_MoveParent,
/*35794*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35796*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35799*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35802*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35805*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35808*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35811*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35814*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35817*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35820*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4114:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35838*/       /*Scope*/ 68, /*->35907*/
/*35839*/         OPC_CheckChild1Type, MVT::v2i32,
/*35841*/         OPC_RecordChild2, // #1 = $rsrc
/*35842*/         OPC_RecordChild3, // #2 = $sampler
/*35843*/         OPC_RecordChild4, // #3 = $dmask
/*35844*/         OPC_RecordChild5, // #4 = $unorm
/*35845*/         OPC_RecordChild6, // #5 = $r128
/*35846*/         OPC_RecordChild7, // #6 = $da
/*35847*/         OPC_MoveChild, 8,
/*35849*/         OPC_RecordNode, // #7 = $glc
/*35850*/         OPC_MoveParent,
/*35851*/         OPC_MoveChild, 9,
/*35853*/         OPC_RecordNode, // #8 = $slc
/*35854*/         OPC_MoveParent,
/*35855*/         OPC_MoveChild, 10,
/*35857*/         OPC_RecordNode, // #9 = $tfe
/*35858*/         OPC_MoveParent,
/*35859*/         OPC_MoveChild, 11,
/*35861*/         OPC_RecordNode, // #10 = $lwe
/*35862*/         OPC_MoveParent,
/*35863*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35865*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35868*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35871*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35874*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35877*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35880*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35883*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35886*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35889*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4114:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35907*/       /*Scope*/ 68, /*->35976*/
/*35908*/         OPC_CheckChild1Type, MVT::v4i32,
/*35910*/         OPC_RecordChild2, // #1 = $rsrc
/*35911*/         OPC_RecordChild3, // #2 = $sampler
/*35912*/         OPC_RecordChild4, // #3 = $dmask
/*35913*/         OPC_RecordChild5, // #4 = $unorm
/*35914*/         OPC_RecordChild6, // #5 = $r128
/*35915*/         OPC_RecordChild7, // #6 = $da
/*35916*/         OPC_MoveChild, 8,
/*35918*/         OPC_RecordNode, // #7 = $glc
/*35919*/         OPC_MoveParent,
/*35920*/         OPC_MoveChild, 9,
/*35922*/         OPC_RecordNode, // #8 = $slc
/*35923*/         OPC_MoveParent,
/*35924*/         OPC_MoveChild, 10,
/*35926*/         OPC_RecordNode, // #9 = $tfe
/*35927*/         OPC_MoveParent,
/*35928*/         OPC_MoveChild, 11,
/*35930*/         OPC_RecordNode, // #10 = $lwe
/*35931*/         OPC_MoveParent,
/*35932*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35934*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35937*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35940*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35943*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35946*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35949*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35952*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35955*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35958*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4114:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35976*/       /*Scope*/ 68, /*->36045*/
/*35977*/         OPC_CheckChild1Type, MVT::v8i32,
/*35979*/         OPC_RecordChild2, // #1 = $rsrc
/*35980*/         OPC_RecordChild3, // #2 = $sampler
/*35981*/         OPC_RecordChild4, // #3 = $dmask
/*35982*/         OPC_RecordChild5, // #4 = $unorm
/*35983*/         OPC_RecordChild6, // #5 = $r128
/*35984*/         OPC_RecordChild7, // #6 = $da
/*35985*/         OPC_MoveChild, 8,
/*35987*/         OPC_RecordNode, // #7 = $glc
/*35988*/         OPC_MoveParent,
/*35989*/         OPC_MoveChild, 9,
/*35991*/         OPC_RecordNode, // #8 = $slc
/*35992*/         OPC_MoveParent,
/*35993*/         OPC_MoveChild, 10,
/*35995*/         OPC_RecordNode, // #9 = $tfe
/*35996*/         OPC_MoveParent,
/*35997*/         OPC_MoveChild, 11,
/*35999*/         OPC_RecordNode, // #10 = $lwe
/*36000*/         OPC_MoveParent,
/*36001*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36003*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36006*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36009*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36012*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36015*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36018*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36021*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36024*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36027*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4114:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36045*/       /*Scope*/ 68, /*->36114*/
/*36046*/         OPC_CheckChild1Type, MVT::v16i32,
/*36048*/         OPC_RecordChild2, // #1 = $rsrc
/*36049*/         OPC_RecordChild3, // #2 = $sampler
/*36050*/         OPC_RecordChild4, // #3 = $dmask
/*36051*/         OPC_RecordChild5, // #4 = $unorm
/*36052*/         OPC_RecordChild6, // #5 = $r128
/*36053*/         OPC_RecordChild7, // #6 = $da
/*36054*/         OPC_MoveChild, 8,
/*36056*/         OPC_RecordNode, // #7 = $glc
/*36057*/         OPC_MoveParent,
/*36058*/         OPC_MoveChild, 9,
/*36060*/         OPC_RecordNode, // #8 = $slc
/*36061*/         OPC_MoveParent,
/*36062*/         OPC_MoveChild, 10,
/*36064*/         OPC_RecordNode, // #9 = $tfe
/*36065*/         OPC_MoveParent,
/*36066*/         OPC_MoveChild, 11,
/*36068*/         OPC_RecordNode, // #10 = $lwe
/*36069*/         OPC_MoveParent,
/*36070*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36072*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36075*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36078*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36081*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36084*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36087*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36090*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36093*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36096*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4114:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36114*/       0, /*End of Scope*/
/*36115*/     /*Scope*/ 95|128,2/*351*/, /*->36468*/
/*36117*/       OPC_CheckChild0Integer, 33|128,32/*4129*/, 
/*36120*/       OPC_RecordChild1, // #0 = $addr
/*36121*/       OPC_Scope, 68, /*->36191*/ // 5 children in Scope
/*36123*/         OPC_CheckChild1Type, MVT::i32,
/*36125*/         OPC_RecordChild2, // #1 = $rsrc
/*36126*/         OPC_RecordChild3, // #2 = $sampler
/*36127*/         OPC_RecordChild4, // #3 = $dmask
/*36128*/         OPC_RecordChild5, // #4 = $unorm
/*36129*/         OPC_RecordChild6, // #5 = $r128
/*36130*/         OPC_RecordChild7, // #6 = $da
/*36131*/         OPC_MoveChild, 8,
/*36133*/         OPC_RecordNode, // #7 = $glc
/*36134*/         OPC_MoveParent,
/*36135*/         OPC_MoveChild, 9,
/*36137*/         OPC_RecordNode, // #8 = $slc
/*36138*/         OPC_MoveParent,
/*36139*/         OPC_MoveChild, 10,
/*36141*/         OPC_RecordNode, // #9 = $tfe
/*36142*/         OPC_MoveParent,
/*36143*/         OPC_MoveChild, 11,
/*36145*/         OPC_RecordNode, // #10 = $lwe
/*36146*/         OPC_MoveParent,
/*36147*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36149*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36152*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36155*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36158*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36161*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36164*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36167*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36170*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36173*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4129:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36191*/       /*Scope*/ 68, /*->36260*/
/*36192*/         OPC_CheckChild1Type, MVT::v2i32,
/*36194*/         OPC_RecordChild2, // #1 = $rsrc
/*36195*/         OPC_RecordChild3, // #2 = $sampler
/*36196*/         OPC_RecordChild4, // #3 = $dmask
/*36197*/         OPC_RecordChild5, // #4 = $unorm
/*36198*/         OPC_RecordChild6, // #5 = $r128
/*36199*/         OPC_RecordChild7, // #6 = $da
/*36200*/         OPC_MoveChild, 8,
/*36202*/         OPC_RecordNode, // #7 = $glc
/*36203*/         OPC_MoveParent,
/*36204*/         OPC_MoveChild, 9,
/*36206*/         OPC_RecordNode, // #8 = $slc
/*36207*/         OPC_MoveParent,
/*36208*/         OPC_MoveChild, 10,
/*36210*/         OPC_RecordNode, // #9 = $tfe
/*36211*/         OPC_MoveParent,
/*36212*/         OPC_MoveChild, 11,
/*36214*/         OPC_RecordNode, // #10 = $lwe
/*36215*/         OPC_MoveParent,
/*36216*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36218*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36221*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36224*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36227*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36230*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36233*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36236*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36239*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36242*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4129:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36260*/       /*Scope*/ 68, /*->36329*/
/*36261*/         OPC_CheckChild1Type, MVT::v4i32,
/*36263*/         OPC_RecordChild2, // #1 = $rsrc
/*36264*/         OPC_RecordChild3, // #2 = $sampler
/*36265*/         OPC_RecordChild4, // #3 = $dmask
/*36266*/         OPC_RecordChild5, // #4 = $unorm
/*36267*/         OPC_RecordChild6, // #5 = $r128
/*36268*/         OPC_RecordChild7, // #6 = $da
/*36269*/         OPC_MoveChild, 8,
/*36271*/         OPC_RecordNode, // #7 = $glc
/*36272*/         OPC_MoveParent,
/*36273*/         OPC_MoveChild, 9,
/*36275*/         OPC_RecordNode, // #8 = $slc
/*36276*/         OPC_MoveParent,
/*36277*/         OPC_MoveChild, 10,
/*36279*/         OPC_RecordNode, // #9 = $tfe
/*36280*/         OPC_MoveParent,
/*36281*/         OPC_MoveChild, 11,
/*36283*/         OPC_RecordNode, // #10 = $lwe
/*36284*/         OPC_MoveParent,
/*36285*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36287*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36290*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36293*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36296*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36299*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36302*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36305*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36308*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36311*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4129:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36329*/       /*Scope*/ 68, /*->36398*/
/*36330*/         OPC_CheckChild1Type, MVT::v8i32,
/*36332*/         OPC_RecordChild2, // #1 = $rsrc
/*36333*/         OPC_RecordChild3, // #2 = $sampler
/*36334*/         OPC_RecordChild4, // #3 = $dmask
/*36335*/         OPC_RecordChild5, // #4 = $unorm
/*36336*/         OPC_RecordChild6, // #5 = $r128
/*36337*/         OPC_RecordChild7, // #6 = $da
/*36338*/         OPC_MoveChild, 8,
/*36340*/         OPC_RecordNode, // #7 = $glc
/*36341*/         OPC_MoveParent,
/*36342*/         OPC_MoveChild, 9,
/*36344*/         OPC_RecordNode, // #8 = $slc
/*36345*/         OPC_MoveParent,
/*36346*/         OPC_MoveChild, 10,
/*36348*/         OPC_RecordNode, // #9 = $tfe
/*36349*/         OPC_MoveParent,
/*36350*/         OPC_MoveChild, 11,
/*36352*/         OPC_RecordNode, // #10 = $lwe
/*36353*/         OPC_MoveParent,
/*36354*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36356*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36359*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36362*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36365*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36368*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36371*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36374*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36377*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36380*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4129:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36398*/       /*Scope*/ 68, /*->36467*/
/*36399*/         OPC_CheckChild1Type, MVT::v16i32,
/*36401*/         OPC_RecordChild2, // #1 = $rsrc
/*36402*/         OPC_RecordChild3, // #2 = $sampler
/*36403*/         OPC_RecordChild4, // #3 = $dmask
/*36404*/         OPC_RecordChild5, // #4 = $unorm
/*36405*/         OPC_RecordChild6, // #5 = $r128
/*36406*/         OPC_RecordChild7, // #6 = $da
/*36407*/         OPC_MoveChild, 8,
/*36409*/         OPC_RecordNode, // #7 = $glc
/*36410*/         OPC_MoveParent,
/*36411*/         OPC_MoveChild, 9,
/*36413*/         OPC_RecordNode, // #8 = $slc
/*36414*/         OPC_MoveParent,
/*36415*/         OPC_MoveChild, 10,
/*36417*/         OPC_RecordNode, // #9 = $tfe
/*36418*/         OPC_MoveParent,
/*36419*/         OPC_MoveChild, 11,
/*36421*/         OPC_RecordNode, // #10 = $lwe
/*36422*/         OPC_MoveParent,
/*36423*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36425*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36428*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36431*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36434*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36437*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36440*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36443*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36446*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36449*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4129:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36467*/       0, /*End of Scope*/
/*36468*/     /*Scope*/ 95|128,2/*351*/, /*->36821*/
/*36470*/       OPC_CheckChild0Integer, 23|128,32/*4119*/, 
/*36473*/       OPC_RecordChild1, // #0 = $addr
/*36474*/       OPC_Scope, 68, /*->36544*/ // 5 children in Scope
/*36476*/         OPC_CheckChild1Type, MVT::i32,
/*36478*/         OPC_RecordChild2, // #1 = $rsrc
/*36479*/         OPC_RecordChild3, // #2 = $sampler
/*36480*/         OPC_RecordChild4, // #3 = $dmask
/*36481*/         OPC_RecordChild5, // #4 = $unorm
/*36482*/         OPC_RecordChild6, // #5 = $r128
/*36483*/         OPC_RecordChild7, // #6 = $da
/*36484*/         OPC_MoveChild, 8,
/*36486*/         OPC_RecordNode, // #7 = $glc
/*36487*/         OPC_MoveParent,
/*36488*/         OPC_MoveChild, 9,
/*36490*/         OPC_RecordNode, // #8 = $slc
/*36491*/         OPC_MoveParent,
/*36492*/         OPC_MoveChild, 10,
/*36494*/         OPC_RecordNode, // #9 = $tfe
/*36495*/         OPC_MoveParent,
/*36496*/         OPC_MoveChild, 11,
/*36498*/         OPC_RecordNode, // #10 = $lwe
/*36499*/         OPC_MoveParent,
/*36500*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36502*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36505*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36508*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36511*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36514*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36517*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36520*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36523*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36526*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4119:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36544*/       /*Scope*/ 68, /*->36613*/
/*36545*/         OPC_CheckChild1Type, MVT::v2i32,
/*36547*/         OPC_RecordChild2, // #1 = $rsrc
/*36548*/         OPC_RecordChild3, // #2 = $sampler
/*36549*/         OPC_RecordChild4, // #3 = $dmask
/*36550*/         OPC_RecordChild5, // #4 = $unorm
/*36551*/         OPC_RecordChild6, // #5 = $r128
/*36552*/         OPC_RecordChild7, // #6 = $da
/*36553*/         OPC_MoveChild, 8,
/*36555*/         OPC_RecordNode, // #7 = $glc
/*36556*/         OPC_MoveParent,
/*36557*/         OPC_MoveChild, 9,
/*36559*/         OPC_RecordNode, // #8 = $slc
/*36560*/         OPC_MoveParent,
/*36561*/         OPC_MoveChild, 10,
/*36563*/         OPC_RecordNode, // #9 = $tfe
/*36564*/         OPC_MoveParent,
/*36565*/         OPC_MoveChild, 11,
/*36567*/         OPC_RecordNode, // #10 = $lwe
/*36568*/         OPC_MoveParent,
/*36569*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36571*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36574*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36577*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36580*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36583*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36586*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36589*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36592*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36595*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4119:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36613*/       /*Scope*/ 68, /*->36682*/
/*36614*/         OPC_CheckChild1Type, MVT::v4i32,
/*36616*/         OPC_RecordChild2, // #1 = $rsrc
/*36617*/         OPC_RecordChild3, // #2 = $sampler
/*36618*/         OPC_RecordChild4, // #3 = $dmask
/*36619*/         OPC_RecordChild5, // #4 = $unorm
/*36620*/         OPC_RecordChild6, // #5 = $r128
/*36621*/         OPC_RecordChild7, // #6 = $da
/*36622*/         OPC_MoveChild, 8,
/*36624*/         OPC_RecordNode, // #7 = $glc
/*36625*/         OPC_MoveParent,
/*36626*/         OPC_MoveChild, 9,
/*36628*/         OPC_RecordNode, // #8 = $slc
/*36629*/         OPC_MoveParent,
/*36630*/         OPC_MoveChild, 10,
/*36632*/         OPC_RecordNode, // #9 = $tfe
/*36633*/         OPC_MoveParent,
/*36634*/         OPC_MoveChild, 11,
/*36636*/         OPC_RecordNode, // #10 = $lwe
/*36637*/         OPC_MoveParent,
/*36638*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36640*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36643*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36646*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36649*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36652*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36655*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36658*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36661*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36664*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4119:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36682*/       /*Scope*/ 68, /*->36751*/
/*36683*/         OPC_CheckChild1Type, MVT::v8i32,
/*36685*/         OPC_RecordChild2, // #1 = $rsrc
/*36686*/         OPC_RecordChild3, // #2 = $sampler
/*36687*/         OPC_RecordChild4, // #3 = $dmask
/*36688*/         OPC_RecordChild5, // #4 = $unorm
/*36689*/         OPC_RecordChild6, // #5 = $r128
/*36690*/         OPC_RecordChild7, // #6 = $da
/*36691*/         OPC_MoveChild, 8,
/*36693*/         OPC_RecordNode, // #7 = $glc
/*36694*/         OPC_MoveParent,
/*36695*/         OPC_MoveChild, 9,
/*36697*/         OPC_RecordNode, // #8 = $slc
/*36698*/         OPC_MoveParent,
/*36699*/         OPC_MoveChild, 10,
/*36701*/         OPC_RecordNode, // #9 = $tfe
/*36702*/         OPC_MoveParent,
/*36703*/         OPC_MoveChild, 11,
/*36705*/         OPC_RecordNode, // #10 = $lwe
/*36706*/         OPC_MoveParent,
/*36707*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36709*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36712*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36715*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36718*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36721*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36724*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36727*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36730*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36733*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4119:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36751*/       /*Scope*/ 68, /*->36820*/
/*36752*/         OPC_CheckChild1Type, MVT::v16i32,
/*36754*/         OPC_RecordChild2, // #1 = $rsrc
/*36755*/         OPC_RecordChild3, // #2 = $sampler
/*36756*/         OPC_RecordChild4, // #3 = $dmask
/*36757*/         OPC_RecordChild5, // #4 = $unorm
/*36758*/         OPC_RecordChild6, // #5 = $r128
/*36759*/         OPC_RecordChild7, // #6 = $da
/*36760*/         OPC_MoveChild, 8,
/*36762*/         OPC_RecordNode, // #7 = $glc
/*36763*/         OPC_MoveParent,
/*36764*/         OPC_MoveChild, 9,
/*36766*/         OPC_RecordNode, // #8 = $slc
/*36767*/         OPC_MoveParent,
/*36768*/         OPC_MoveChild, 10,
/*36770*/         OPC_RecordNode, // #9 = $tfe
/*36771*/         OPC_MoveParent,
/*36772*/         OPC_MoveChild, 11,
/*36774*/         OPC_RecordNode, // #10 = $lwe
/*36775*/         OPC_MoveParent,
/*36776*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36778*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36781*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36784*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36787*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36790*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36793*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36796*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36799*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36802*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4119:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36820*/       0, /*End of Scope*/
/*36821*/     /*Scope*/ 95|128,2/*351*/, /*->37174*/
/*36823*/       OPC_CheckChild0Integer, 22|128,32/*4118*/, 
/*36826*/       OPC_RecordChild1, // #0 = $addr
/*36827*/       OPC_Scope, 68, /*->36897*/ // 5 children in Scope
/*36829*/         OPC_CheckChild1Type, MVT::i32,
/*36831*/         OPC_RecordChild2, // #1 = $rsrc
/*36832*/         OPC_RecordChild3, // #2 = $sampler
/*36833*/         OPC_RecordChild4, // #3 = $dmask
/*36834*/         OPC_RecordChild5, // #4 = $unorm
/*36835*/         OPC_RecordChild6, // #5 = $r128
/*36836*/         OPC_RecordChild7, // #6 = $da
/*36837*/         OPC_MoveChild, 8,
/*36839*/         OPC_RecordNode, // #7 = $glc
/*36840*/         OPC_MoveParent,
/*36841*/         OPC_MoveChild, 9,
/*36843*/         OPC_RecordNode, // #8 = $slc
/*36844*/         OPC_MoveParent,
/*36845*/         OPC_MoveChild, 10,
/*36847*/         OPC_RecordNode, // #9 = $tfe
/*36848*/         OPC_MoveParent,
/*36849*/         OPC_MoveChild, 11,
/*36851*/         OPC_RecordNode, // #10 = $lwe
/*36852*/         OPC_MoveParent,
/*36853*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36855*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36858*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36861*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36864*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36867*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36870*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36873*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36876*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36879*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4118:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36897*/       /*Scope*/ 68, /*->36966*/
/*36898*/         OPC_CheckChild1Type, MVT::v2i32,
/*36900*/         OPC_RecordChild2, // #1 = $rsrc
/*36901*/         OPC_RecordChild3, // #2 = $sampler
/*36902*/         OPC_RecordChild4, // #3 = $dmask
/*36903*/         OPC_RecordChild5, // #4 = $unorm
/*36904*/         OPC_RecordChild6, // #5 = $r128
/*36905*/         OPC_RecordChild7, // #6 = $da
/*36906*/         OPC_MoveChild, 8,
/*36908*/         OPC_RecordNode, // #7 = $glc
/*36909*/         OPC_MoveParent,
/*36910*/         OPC_MoveChild, 9,
/*36912*/         OPC_RecordNode, // #8 = $slc
/*36913*/         OPC_MoveParent,
/*36914*/         OPC_MoveChild, 10,
/*36916*/         OPC_RecordNode, // #9 = $tfe
/*36917*/         OPC_MoveParent,
/*36918*/         OPC_MoveChild, 11,
/*36920*/         OPC_RecordNode, // #10 = $lwe
/*36921*/         OPC_MoveParent,
/*36922*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36924*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36927*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36930*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36933*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36936*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36939*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36942*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36945*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36948*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4118:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36966*/       /*Scope*/ 68, /*->37035*/
/*36967*/         OPC_CheckChild1Type, MVT::v4i32,
/*36969*/         OPC_RecordChild2, // #1 = $rsrc
/*36970*/         OPC_RecordChild3, // #2 = $sampler
/*36971*/         OPC_RecordChild4, // #3 = $dmask
/*36972*/         OPC_RecordChild5, // #4 = $unorm
/*36973*/         OPC_RecordChild6, // #5 = $r128
/*36974*/         OPC_RecordChild7, // #6 = $da
/*36975*/         OPC_MoveChild, 8,
/*36977*/         OPC_RecordNode, // #7 = $glc
/*36978*/         OPC_MoveParent,
/*36979*/         OPC_MoveChild, 9,
/*36981*/         OPC_RecordNode, // #8 = $slc
/*36982*/         OPC_MoveParent,
/*36983*/         OPC_MoveChild, 10,
/*36985*/         OPC_RecordNode, // #9 = $tfe
/*36986*/         OPC_MoveParent,
/*36987*/         OPC_MoveChild, 11,
/*36989*/         OPC_RecordNode, // #10 = $lwe
/*36990*/         OPC_MoveParent,
/*36991*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36993*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36996*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36999*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37002*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37005*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37008*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37011*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37014*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37017*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4118:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37035*/       /*Scope*/ 68, /*->37104*/
/*37036*/         OPC_CheckChild1Type, MVT::v8i32,
/*37038*/         OPC_RecordChild2, // #1 = $rsrc
/*37039*/         OPC_RecordChild3, // #2 = $sampler
/*37040*/         OPC_RecordChild4, // #3 = $dmask
/*37041*/         OPC_RecordChild5, // #4 = $unorm
/*37042*/         OPC_RecordChild6, // #5 = $r128
/*37043*/         OPC_RecordChild7, // #6 = $da
/*37044*/         OPC_MoveChild, 8,
/*37046*/         OPC_RecordNode, // #7 = $glc
/*37047*/         OPC_MoveParent,
/*37048*/         OPC_MoveChild, 9,
/*37050*/         OPC_RecordNode, // #8 = $slc
/*37051*/         OPC_MoveParent,
/*37052*/         OPC_MoveChild, 10,
/*37054*/         OPC_RecordNode, // #9 = $tfe
/*37055*/         OPC_MoveParent,
/*37056*/         OPC_MoveChild, 11,
/*37058*/         OPC_RecordNode, // #10 = $lwe
/*37059*/         OPC_MoveParent,
/*37060*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37062*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37065*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37068*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37071*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37074*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37077*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37080*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37083*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37086*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4118:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37104*/       /*Scope*/ 68, /*->37173*/
/*37105*/         OPC_CheckChild1Type, MVT::v16i32,
/*37107*/         OPC_RecordChild2, // #1 = $rsrc
/*37108*/         OPC_RecordChild3, // #2 = $sampler
/*37109*/         OPC_RecordChild4, // #3 = $dmask
/*37110*/         OPC_RecordChild5, // #4 = $unorm
/*37111*/         OPC_RecordChild6, // #5 = $r128
/*37112*/         OPC_RecordChild7, // #6 = $da
/*37113*/         OPC_MoveChild, 8,
/*37115*/         OPC_RecordNode, // #7 = $glc
/*37116*/         OPC_MoveParent,
/*37117*/         OPC_MoveChild, 9,
/*37119*/         OPC_RecordNode, // #8 = $slc
/*37120*/         OPC_MoveParent,
/*37121*/         OPC_MoveChild, 10,
/*37123*/         OPC_RecordNode, // #9 = $tfe
/*37124*/         OPC_MoveParent,
/*37125*/         OPC_MoveChild, 11,
/*37127*/         OPC_RecordNode, // #10 = $lwe
/*37128*/         OPC_MoveParent,
/*37129*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37131*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37134*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37137*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37140*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37143*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37146*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37149*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37152*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37155*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4118:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37173*/       0, /*End of Scope*/
/*37174*/     /*Scope*/ 16|128,1/*144*/, /*->37320*/
/*37176*/       OPC_CheckChild0Integer, 108|128,31/*4076*/, 
/*37179*/       OPC_RecordChild1, // #0 = $addr
/*37180*/       OPC_Scope, 68, /*->37250*/ // 2 children in Scope
/*37182*/         OPC_CheckChild1Type, MVT::v2i32,
/*37184*/         OPC_RecordChild2, // #1 = $rsrc
/*37185*/         OPC_RecordChild3, // #2 = $sampler
/*37186*/         OPC_RecordChild4, // #3 = $dmask
/*37187*/         OPC_RecordChild5, // #4 = $unorm
/*37188*/         OPC_RecordChild6, // #5 = $r128
/*37189*/         OPC_RecordChild7, // #6 = $da
/*37190*/         OPC_MoveChild, 8,
/*37192*/         OPC_RecordNode, // #7 = $glc
/*37193*/         OPC_MoveParent,
/*37194*/         OPC_MoveChild, 9,
/*37196*/         OPC_RecordNode, // #8 = $slc
/*37197*/         OPC_MoveParent,
/*37198*/         OPC_MoveChild, 10,
/*37200*/         OPC_RecordNode, // #9 = $tfe
/*37201*/         OPC_MoveParent,
/*37202*/         OPC_MoveChild, 11,
/*37204*/         OPC_RecordNode, // #10 = $lwe
/*37205*/         OPC_MoveParent,
/*37206*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37208*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37211*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37214*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37217*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37220*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37223*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37226*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37229*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37232*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4076:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37250*/       /*Scope*/ 68, /*->37319*/
/*37251*/         OPC_CheckChild1Type, MVT::v4i32,
/*37253*/         OPC_RecordChild2, // #1 = $rsrc
/*37254*/         OPC_RecordChild3, // #2 = $sampler
/*37255*/         OPC_RecordChild4, // #3 = $dmask
/*37256*/         OPC_RecordChild5, // #4 = $unorm
/*37257*/         OPC_RecordChild6, // #5 = $r128
/*37258*/         OPC_RecordChild7, // #6 = $da
/*37259*/         OPC_MoveChild, 8,
/*37261*/         OPC_RecordNode, // #7 = $glc
/*37262*/         OPC_MoveParent,
/*37263*/         OPC_MoveChild, 9,
/*37265*/         OPC_RecordNode, // #8 = $slc
/*37266*/         OPC_MoveParent,
/*37267*/         OPC_MoveChild, 10,
/*37269*/         OPC_RecordNode, // #9 = $tfe
/*37270*/         OPC_MoveParent,
/*37271*/         OPC_MoveChild, 11,
/*37273*/         OPC_RecordNode, // #10 = $lwe
/*37274*/         OPC_MoveParent,
/*37275*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37277*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37280*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37283*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37286*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37289*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37292*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37295*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37298*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37301*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4076:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37319*/       0, /*End of Scope*/
/*37320*/     /*Scope*/ 72, /*->37393*/
/*37321*/       OPC_CheckChild0Integer, 125|128,31/*4093*/, 
/*37324*/       OPC_RecordChild1, // #0 = $addr
/*37325*/       OPC_CheckChild1Type, MVT::v4i32,
/*37327*/       OPC_RecordChild2, // #1 = $rsrc
/*37328*/       OPC_RecordChild3, // #2 = $sampler
/*37329*/       OPC_RecordChild4, // #3 = $dmask
/*37330*/       OPC_RecordChild5, // #4 = $unorm
/*37331*/       OPC_RecordChild6, // #5 = $r128
/*37332*/       OPC_RecordChild7, // #6 = $da
/*37333*/       OPC_MoveChild, 8,
/*37335*/       OPC_RecordNode, // #7 = $glc
/*37336*/       OPC_MoveParent,
/*37337*/       OPC_MoveChild, 9,
/*37339*/       OPC_RecordNode, // #8 = $slc
/*37340*/       OPC_MoveParent,
/*37341*/       OPC_MoveChild, 10,
/*37343*/       OPC_RecordNode, // #9 = $tfe
/*37344*/       OPC_MoveParent,
/*37345*/       OPC_MoveChild, 11,
/*37347*/       OPC_RecordNode, // #10 = $lwe
/*37348*/       OPC_MoveParent,
/*37349*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37351*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37354*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37357*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37360*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37363*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37366*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37369*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37372*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37375*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4093:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37393*/     /*Scope*/ 72, /*->37466*/
/*37394*/       OPC_CheckChild0Integer, 127|128,31/*4095*/, 
/*37397*/       OPC_RecordChild1, // #0 = $addr
/*37398*/       OPC_CheckChild1Type, MVT::v4i32,
/*37400*/       OPC_RecordChild2, // #1 = $rsrc
/*37401*/       OPC_RecordChild3, // #2 = $sampler
/*37402*/       OPC_RecordChild4, // #3 = $dmask
/*37403*/       OPC_RecordChild5, // #4 = $unorm
/*37404*/       OPC_RecordChild6, // #5 = $r128
/*37405*/       OPC_RecordChild7, // #6 = $da
/*37406*/       OPC_MoveChild, 8,
/*37408*/       OPC_RecordNode, // #7 = $glc
/*37409*/       OPC_MoveParent,
/*37410*/       OPC_MoveChild, 9,
/*37412*/       OPC_RecordNode, // #8 = $slc
/*37413*/       OPC_MoveParent,
/*37414*/       OPC_MoveChild, 10,
/*37416*/       OPC_RecordNode, // #9 = $tfe
/*37417*/       OPC_MoveParent,
/*37418*/       OPC_MoveChild, 11,
/*37420*/       OPC_RecordNode, // #10 = $lwe
/*37421*/       OPC_MoveParent,
/*37422*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37424*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37427*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37430*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37433*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37436*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37439*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37442*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37445*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37448*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4095:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37466*/     /*Scope*/ 72, /*->37539*/
/*37467*/       OPC_CheckChild0Integer, 109|128,31/*4077*/, 
/*37470*/       OPC_RecordChild1, // #0 = $addr
/*37471*/       OPC_CheckChild1Type, MVT::v4i32,
/*37473*/       OPC_RecordChild2, // #1 = $rsrc
/*37474*/       OPC_RecordChild3, // #2 = $sampler
/*37475*/       OPC_RecordChild4, // #3 = $dmask
/*37476*/       OPC_RecordChild5, // #4 = $unorm
/*37477*/       OPC_RecordChild6, // #5 = $r128
/*37478*/       OPC_RecordChild7, // #6 = $da
/*37479*/       OPC_MoveChild, 8,
/*37481*/       OPC_RecordNode, // #7 = $glc
/*37482*/       OPC_MoveParent,
/*37483*/       OPC_MoveChild, 9,
/*37485*/       OPC_RecordNode, // #8 = $slc
/*37486*/       OPC_MoveParent,
/*37487*/       OPC_MoveChild, 10,
/*37489*/       OPC_RecordNode, // #9 = $tfe
/*37490*/       OPC_MoveParent,
/*37491*/       OPC_MoveChild, 11,
/*37493*/       OPC_RecordNode, // #10 = $lwe
/*37494*/       OPC_MoveParent,
/*37495*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37497*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37500*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37503*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37506*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37509*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37512*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37515*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37518*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37521*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4077:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37539*/     /*Scope*/ 16|128,1/*144*/, /*->37685*/
/*37541*/       OPC_CheckChild0Integer, 110|128,31/*4078*/, 
/*37544*/       OPC_RecordChild1, // #0 = $addr
/*37545*/       OPC_Scope, 68, /*->37615*/ // 2 children in Scope
/*37547*/         OPC_CheckChild1Type, MVT::v4i32,
/*37549*/         OPC_RecordChild2, // #1 = $rsrc
/*37550*/         OPC_RecordChild3, // #2 = $sampler
/*37551*/         OPC_RecordChild4, // #3 = $dmask
/*37552*/         OPC_RecordChild5, // #4 = $unorm
/*37553*/         OPC_RecordChild6, // #5 = $r128
/*37554*/         OPC_RecordChild7, // #6 = $da
/*37555*/         OPC_MoveChild, 8,
/*37557*/         OPC_RecordNode, // #7 = $glc
/*37558*/         OPC_MoveParent,
/*37559*/         OPC_MoveChild, 9,
/*37561*/         OPC_RecordNode, // #8 = $slc
/*37562*/         OPC_MoveParent,
/*37563*/         OPC_MoveChild, 10,
/*37565*/         OPC_RecordNode, // #9 = $tfe
/*37566*/         OPC_MoveParent,
/*37567*/         OPC_MoveChild, 11,
/*37569*/         OPC_RecordNode, // #10 = $lwe
/*37570*/         OPC_MoveParent,
/*37571*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37573*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37576*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37579*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37582*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37585*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37588*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37591*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37594*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37597*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4078:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37615*/       /*Scope*/ 68, /*->37684*/
/*37616*/         OPC_CheckChild1Type, MVT::v8i32,
/*37618*/         OPC_RecordChild2, // #1 = $rsrc
/*37619*/         OPC_RecordChild3, // #2 = $sampler
/*37620*/         OPC_RecordChild4, // #3 = $dmask
/*37621*/         OPC_RecordChild5, // #4 = $unorm
/*37622*/         OPC_RecordChild6, // #5 = $r128
/*37623*/         OPC_RecordChild7, // #6 = $da
/*37624*/         OPC_MoveChild, 8,
/*37626*/         OPC_RecordNode, // #7 = $glc
/*37627*/         OPC_MoveParent,
/*37628*/         OPC_MoveChild, 9,
/*37630*/         OPC_RecordNode, // #8 = $slc
/*37631*/         OPC_MoveParent,
/*37632*/         OPC_MoveChild, 10,
/*37634*/         OPC_RecordNode, // #9 = $tfe
/*37635*/         OPC_MoveParent,
/*37636*/         OPC_MoveChild, 11,
/*37638*/         OPC_RecordNode, // #10 = $lwe
/*37639*/         OPC_MoveParent,
/*37640*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37642*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37645*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37648*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37651*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37654*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37657*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37660*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37663*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37666*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4078:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37684*/       0, /*End of Scope*/
/*37685*/     /*Scope*/ 16|128,1/*144*/, /*->37831*/
/*37687*/       OPC_CheckChild0Integer, 1|128,32/*4097*/, 
/*37690*/       OPC_RecordChild1, // #0 = $addr
/*37691*/       OPC_Scope, 68, /*->37761*/ // 2 children in Scope
/*37693*/         OPC_CheckChild1Type, MVT::v2i32,
/*37695*/         OPC_RecordChild2, // #1 = $rsrc
/*37696*/         OPC_RecordChild3, // #2 = $sampler
/*37697*/         OPC_RecordChild4, // #3 = $dmask
/*37698*/         OPC_RecordChild5, // #4 = $unorm
/*37699*/         OPC_RecordChild6, // #5 = $r128
/*37700*/         OPC_RecordChild7, // #6 = $da
/*37701*/         OPC_MoveChild, 8,
/*37703*/         OPC_RecordNode, // #7 = $glc
/*37704*/         OPC_MoveParent,
/*37705*/         OPC_MoveChild, 9,
/*37707*/         OPC_RecordNode, // #8 = $slc
/*37708*/         OPC_MoveParent,
/*37709*/         OPC_MoveChild, 10,
/*37711*/         OPC_RecordNode, // #9 = $tfe
/*37712*/         OPC_MoveParent,
/*37713*/         OPC_MoveChild, 11,
/*37715*/         OPC_RecordNode, // #10 = $lwe
/*37716*/         OPC_MoveParent,
/*37717*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37719*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37722*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37725*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37728*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37731*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37734*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37737*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37740*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37743*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4097:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37761*/       /*Scope*/ 68, /*->37830*/
/*37762*/         OPC_CheckChild1Type, MVT::v4i32,
/*37764*/         OPC_RecordChild2, // #1 = $rsrc
/*37765*/         OPC_RecordChild3, // #2 = $sampler
/*37766*/         OPC_RecordChild4, // #3 = $dmask
/*37767*/         OPC_RecordChild5, // #4 = $unorm
/*37768*/         OPC_RecordChild6, // #5 = $r128
/*37769*/         OPC_RecordChild7, // #6 = $da
/*37770*/         OPC_MoveChild, 8,
/*37772*/         OPC_RecordNode, // #7 = $glc
/*37773*/         OPC_MoveParent,
/*37774*/         OPC_MoveChild, 9,
/*37776*/         OPC_RecordNode, // #8 = $slc
/*37777*/         OPC_MoveParent,
/*37778*/         OPC_MoveChild, 10,
/*37780*/         OPC_RecordNode, // #9 = $tfe
/*37781*/         OPC_MoveParent,
/*37782*/         OPC_MoveChild, 11,
/*37784*/         OPC_RecordNode, // #10 = $lwe
/*37785*/         OPC_MoveParent,
/*37786*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37788*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37791*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37794*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37797*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37800*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37803*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37806*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37809*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37812*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4097:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37830*/       0, /*End of Scope*/
/*37831*/     /*Scope*/ 72, /*->37904*/
/*37832*/       OPC_CheckChild0Integer, 113|128,31/*4081*/, 
/*37835*/       OPC_RecordChild1, // #0 = $addr
/*37836*/       OPC_CheckChild1Type, MVT::v4i32,
/*37838*/       OPC_RecordChild2, // #1 = $rsrc
/*37839*/       OPC_RecordChild3, // #2 = $sampler
/*37840*/       OPC_RecordChild4, // #3 = $dmask
/*37841*/       OPC_RecordChild5, // #4 = $unorm
/*37842*/       OPC_RecordChild6, // #5 = $r128
/*37843*/       OPC_RecordChild7, // #6 = $da
/*37844*/       OPC_MoveChild, 8,
/*37846*/       OPC_RecordNode, // #7 = $glc
/*37847*/       OPC_MoveParent,
/*37848*/       OPC_MoveChild, 9,
/*37850*/       OPC_RecordNode, // #8 = $slc
/*37851*/       OPC_MoveParent,
/*37852*/       OPC_MoveChild, 10,
/*37854*/       OPC_RecordNode, // #9 = $tfe
/*37855*/       OPC_MoveParent,
/*37856*/       OPC_MoveChild, 11,
/*37858*/       OPC_RecordNode, // #10 = $lwe
/*37859*/       OPC_MoveParent,
/*37860*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37862*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37865*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37868*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37871*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37874*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37877*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37880*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37883*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37886*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4081:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37904*/     /*Scope*/ 16|128,1/*144*/, /*->38050*/
/*37906*/       OPC_CheckChild0Integer, 118|128,31/*4086*/, 
/*37909*/       OPC_RecordChild1, // #0 = $addr
/*37910*/       OPC_Scope, 68, /*->37980*/ // 2 children in Scope
/*37912*/         OPC_CheckChild1Type, MVT::v4i32,
/*37914*/         OPC_RecordChild2, // #1 = $rsrc
/*37915*/         OPC_RecordChild3, // #2 = $sampler
/*37916*/         OPC_RecordChild4, // #3 = $dmask
/*37917*/         OPC_RecordChild5, // #4 = $unorm
/*37918*/         OPC_RecordChild6, // #5 = $r128
/*37919*/         OPC_RecordChild7, // #6 = $da
/*37920*/         OPC_MoveChild, 8,
/*37922*/         OPC_RecordNode, // #7 = $glc
/*37923*/         OPC_MoveParent,
/*37924*/         OPC_MoveChild, 9,
/*37926*/         OPC_RecordNode, // #8 = $slc
/*37927*/         OPC_MoveParent,
/*37928*/         OPC_MoveChild, 10,
/*37930*/         OPC_RecordNode, // #9 = $tfe
/*37931*/         OPC_MoveParent,
/*37932*/         OPC_MoveChild, 11,
/*37934*/         OPC_RecordNode, // #10 = $lwe
/*37935*/         OPC_MoveParent,
/*37936*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37938*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37941*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37944*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37947*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37950*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37953*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37956*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37959*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37962*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4086:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37980*/       /*Scope*/ 68, /*->38049*/
/*37981*/         OPC_CheckChild1Type, MVT::v8i32,
/*37983*/         OPC_RecordChild2, // #1 = $rsrc
/*37984*/         OPC_RecordChild3, // #2 = $sampler
/*37985*/         OPC_RecordChild4, // #3 = $dmask
/*37986*/         OPC_RecordChild5, // #4 = $unorm
/*37987*/         OPC_RecordChild6, // #5 = $r128
/*37988*/         OPC_RecordChild7, // #6 = $da
/*37989*/         OPC_MoveChild, 8,
/*37991*/         OPC_RecordNode, // #7 = $glc
/*37992*/         OPC_MoveParent,
/*37993*/         OPC_MoveChild, 9,
/*37995*/         OPC_RecordNode, // #8 = $slc
/*37996*/         OPC_MoveParent,
/*37997*/         OPC_MoveChild, 10,
/*37999*/         OPC_RecordNode, // #9 = $tfe
/*38000*/         OPC_MoveParent,
/*38001*/         OPC_MoveChild, 11,
/*38003*/         OPC_RecordNode, // #10 = $lwe
/*38004*/         OPC_MoveParent,
/*38005*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38007*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38010*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38013*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38016*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38019*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38022*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38025*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38028*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38031*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4086:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38049*/       0, /*End of Scope*/
/*38050*/     /*Scope*/ 16|128,1/*144*/, /*->38196*/
/*38052*/       OPC_CheckChild0Integer, 120|128,31/*4088*/, 
/*38055*/       OPC_RecordChild1, // #0 = $addr
/*38056*/       OPC_Scope, 68, /*->38126*/ // 2 children in Scope
/*38058*/         OPC_CheckChild1Type, MVT::v4i32,
/*38060*/         OPC_RecordChild2, // #1 = $rsrc
/*38061*/         OPC_RecordChild3, // #2 = $sampler
/*38062*/         OPC_RecordChild4, // #3 = $dmask
/*38063*/         OPC_RecordChild5, // #4 = $unorm
/*38064*/         OPC_RecordChild6, // #5 = $r128
/*38065*/         OPC_RecordChild7, // #6 = $da
/*38066*/         OPC_MoveChild, 8,
/*38068*/         OPC_RecordNode, // #7 = $glc
/*38069*/         OPC_MoveParent,
/*38070*/         OPC_MoveChild, 9,
/*38072*/         OPC_RecordNode, // #8 = $slc
/*38073*/         OPC_MoveParent,
/*38074*/         OPC_MoveChild, 10,
/*38076*/         OPC_RecordNode, // #9 = $tfe
/*38077*/         OPC_MoveParent,
/*38078*/         OPC_MoveChild, 11,
/*38080*/         OPC_RecordNode, // #10 = $lwe
/*38081*/         OPC_MoveParent,
/*38082*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38084*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38087*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38090*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38093*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38096*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38099*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38102*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38105*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38108*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4088:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38126*/       /*Scope*/ 68, /*->38195*/
/*38127*/         OPC_CheckChild1Type, MVT::v8i32,
/*38129*/         OPC_RecordChild2, // #1 = $rsrc
/*38130*/         OPC_RecordChild3, // #2 = $sampler
/*38131*/         OPC_RecordChild4, // #3 = $dmask
/*38132*/         OPC_RecordChild5, // #4 = $unorm
/*38133*/         OPC_RecordChild6, // #5 = $r128
/*38134*/         OPC_RecordChild7, // #6 = $da
/*38135*/         OPC_MoveChild, 8,
/*38137*/         OPC_RecordNode, // #7 = $glc
/*38138*/         OPC_MoveParent,
/*38139*/         OPC_MoveChild, 9,
/*38141*/         OPC_RecordNode, // #8 = $slc
/*38142*/         OPC_MoveParent,
/*38143*/         OPC_MoveChild, 10,
/*38145*/         OPC_RecordNode, // #9 = $tfe
/*38146*/         OPC_MoveParent,
/*38147*/         OPC_MoveChild, 11,
/*38149*/         OPC_RecordNode, // #10 = $lwe
/*38150*/         OPC_MoveParent,
/*38151*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38153*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38156*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38159*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38162*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38165*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38168*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38171*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38174*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38177*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4088:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38195*/       0, /*End of Scope*/
/*38196*/     /*Scope*/ 16|128,1/*144*/, /*->38342*/
/*38198*/       OPC_CheckChild0Integer, 114|128,31/*4082*/, 
/*38201*/       OPC_RecordChild1, // #0 = $addr
/*38202*/       OPC_Scope, 68, /*->38272*/ // 2 children in Scope
/*38204*/         OPC_CheckChild1Type, MVT::v4i32,
/*38206*/         OPC_RecordChild2, // #1 = $rsrc
/*38207*/         OPC_RecordChild3, // #2 = $sampler
/*38208*/         OPC_RecordChild4, // #3 = $dmask
/*38209*/         OPC_RecordChild5, // #4 = $unorm
/*38210*/         OPC_RecordChild6, // #5 = $r128
/*38211*/         OPC_RecordChild7, // #6 = $da
/*38212*/         OPC_MoveChild, 8,
/*38214*/         OPC_RecordNode, // #7 = $glc
/*38215*/         OPC_MoveParent,
/*38216*/         OPC_MoveChild, 9,
/*38218*/         OPC_RecordNode, // #8 = $slc
/*38219*/         OPC_MoveParent,
/*38220*/         OPC_MoveChild, 10,
/*38222*/         OPC_RecordNode, // #9 = $tfe
/*38223*/         OPC_MoveParent,
/*38224*/         OPC_MoveChild, 11,
/*38226*/         OPC_RecordNode, // #10 = $lwe
/*38227*/         OPC_MoveParent,
/*38228*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38230*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38233*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38236*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38239*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38242*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38245*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38248*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38251*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38254*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4082:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38272*/       /*Scope*/ 68, /*->38341*/
/*38273*/         OPC_CheckChild1Type, MVT::v8i32,
/*38275*/         OPC_RecordChild2, // #1 = $rsrc
/*38276*/         OPC_RecordChild3, // #2 = $sampler
/*38277*/         OPC_RecordChild4, // #3 = $dmask
/*38278*/         OPC_RecordChild5, // #4 = $unorm
/*38279*/         OPC_RecordChild6, // #5 = $r128
/*38280*/         OPC_RecordChild7, // #6 = $da
/*38281*/         OPC_MoveChild, 8,
/*38283*/         OPC_RecordNode, // #7 = $glc
/*38284*/         OPC_MoveParent,
/*38285*/         OPC_MoveChild, 9,
/*38287*/         OPC_RecordNode, // #8 = $slc
/*38288*/         OPC_MoveParent,
/*38289*/         OPC_MoveChild, 10,
/*38291*/         OPC_RecordNode, // #9 = $tfe
/*38292*/         OPC_MoveParent,
/*38293*/         OPC_MoveChild, 11,
/*38295*/         OPC_RecordNode, // #10 = $lwe
/*38296*/         OPC_MoveParent,
/*38297*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38299*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38302*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38305*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38308*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38311*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38314*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38317*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38320*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38323*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4082:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38341*/       0, /*End of Scope*/
/*38342*/     /*Scope*/ 72, /*->38415*/
/*38343*/       OPC_CheckChild0Integer, 115|128,31/*4083*/, 
/*38346*/       OPC_RecordChild1, // #0 = $addr
/*38347*/       OPC_CheckChild1Type, MVT::v8i32,
/*38349*/       OPC_RecordChild2, // #1 = $rsrc
/*38350*/       OPC_RecordChild3, // #2 = $sampler
/*38351*/       OPC_RecordChild4, // #3 = $dmask
/*38352*/       OPC_RecordChild5, // #4 = $unorm
/*38353*/       OPC_RecordChild6, // #5 = $r128
/*38354*/       OPC_RecordChild7, // #6 = $da
/*38355*/       OPC_MoveChild, 8,
/*38357*/       OPC_RecordNode, // #7 = $glc
/*38358*/       OPC_MoveParent,
/*38359*/       OPC_MoveChild, 9,
/*38361*/       OPC_RecordNode, // #8 = $slc
/*38362*/       OPC_MoveParent,
/*38363*/       OPC_MoveChild, 10,
/*38365*/       OPC_RecordNode, // #9 = $tfe
/*38366*/       OPC_MoveParent,
/*38367*/       OPC_MoveChild, 11,
/*38369*/       OPC_RecordNode, // #10 = $lwe
/*38370*/       OPC_MoveParent,
/*38371*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38373*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38376*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38379*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38382*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38385*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38388*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38391*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38394*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38397*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4083:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38415*/     /*Scope*/ 72, /*->38488*/
/*38416*/       OPC_CheckChild0Integer, 122|128,31/*4090*/, 
/*38419*/       OPC_RecordChild1, // #0 = $addr
/*38420*/       OPC_CheckChild1Type, MVT::v4i32,
/*38422*/       OPC_RecordChild2, // #1 = $rsrc
/*38423*/       OPC_RecordChild3, // #2 = $sampler
/*38424*/       OPC_RecordChild4, // #3 = $dmask
/*38425*/       OPC_RecordChild5, // #4 = $unorm
/*38426*/       OPC_RecordChild6, // #5 = $r128
/*38427*/       OPC_RecordChild7, // #6 = $da
/*38428*/       OPC_MoveChild, 8,
/*38430*/       OPC_RecordNode, // #7 = $glc
/*38431*/       OPC_MoveParent,
/*38432*/       OPC_MoveChild, 9,
/*38434*/       OPC_RecordNode, // #8 = $slc
/*38435*/       OPC_MoveParent,
/*38436*/       OPC_MoveChild, 10,
/*38438*/       OPC_RecordNode, // #9 = $tfe
/*38439*/       OPC_MoveParent,
/*38440*/       OPC_MoveChild, 11,
/*38442*/       OPC_RecordNode, // #10 = $lwe
/*38443*/       OPC_MoveParent,
/*38444*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38446*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38449*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38452*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38455*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38458*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38461*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38464*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38467*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38470*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4090:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38488*/     /*Scope*/ 72, /*->38561*/
/*38489*/       OPC_CheckChild0Integer, 3|128,32/*4099*/, 
/*38492*/       OPC_RecordChild1, // #0 = $addr
/*38493*/       OPC_CheckChild1Type, MVT::v4i32,
/*38495*/       OPC_RecordChild2, // #1 = $rsrc
/*38496*/       OPC_RecordChild3, // #2 = $sampler
/*38497*/       OPC_RecordChild4, // #3 = $dmask
/*38498*/       OPC_RecordChild5, // #4 = $unorm
/*38499*/       OPC_RecordChild6, // #5 = $r128
/*38500*/       OPC_RecordChild7, // #6 = $da
/*38501*/       OPC_MoveChild, 8,
/*38503*/       OPC_RecordNode, // #7 = $glc
/*38504*/       OPC_MoveParent,
/*38505*/       OPC_MoveChild, 9,
/*38507*/       OPC_RecordNode, // #8 = $slc
/*38508*/       OPC_MoveParent,
/*38509*/       OPC_MoveChild, 10,
/*38511*/       OPC_RecordNode, // #9 = $tfe
/*38512*/       OPC_MoveParent,
/*38513*/       OPC_MoveChild, 11,
/*38515*/       OPC_RecordNode, // #10 = $lwe
/*38516*/       OPC_MoveParent,
/*38517*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38519*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38522*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38525*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38528*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38531*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38534*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38537*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38540*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38543*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4099:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38561*/     /*Scope*/ 16|128,1/*144*/, /*->38707*/
/*38563*/       OPC_CheckChild0Integer, 126|128,31/*4094*/, 
/*38566*/       OPC_RecordChild1, // #0 = $addr
/*38567*/       OPC_Scope, 68, /*->38637*/ // 2 children in Scope
/*38569*/         OPC_CheckChild1Type, MVT::v4i32,
/*38571*/         OPC_RecordChild2, // #1 = $rsrc
/*38572*/         OPC_RecordChild3, // #2 = $sampler
/*38573*/         OPC_RecordChild4, // #3 = $dmask
/*38574*/         OPC_RecordChild5, // #4 = $unorm
/*38575*/         OPC_RecordChild6, // #5 = $r128
/*38576*/         OPC_RecordChild7, // #6 = $da
/*38577*/         OPC_MoveChild, 8,
/*38579*/         OPC_RecordNode, // #7 = $glc
/*38580*/         OPC_MoveParent,
/*38581*/         OPC_MoveChild, 9,
/*38583*/         OPC_RecordNode, // #8 = $slc
/*38584*/         OPC_MoveParent,
/*38585*/         OPC_MoveChild, 10,
/*38587*/         OPC_RecordNode, // #9 = $tfe
/*38588*/         OPC_MoveParent,
/*38589*/         OPC_MoveChild, 11,
/*38591*/         OPC_RecordNode, // #10 = $lwe
/*38592*/         OPC_MoveParent,
/*38593*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38595*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38598*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38601*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38604*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38607*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38610*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38613*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38616*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38619*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4094:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38637*/       /*Scope*/ 68, /*->38706*/
/*38638*/         OPC_CheckChild1Type, MVT::v8i32,
/*38640*/         OPC_RecordChild2, // #1 = $rsrc
/*38641*/         OPC_RecordChild3, // #2 = $sampler
/*38642*/         OPC_RecordChild4, // #3 = $dmask
/*38643*/         OPC_RecordChild5, // #4 = $unorm
/*38644*/         OPC_RecordChild6, // #5 = $r128
/*38645*/         OPC_RecordChild7, // #6 = $da
/*38646*/         OPC_MoveChild, 8,
/*38648*/         OPC_RecordNode, // #7 = $glc
/*38649*/         OPC_MoveParent,
/*38650*/         OPC_MoveChild, 9,
/*38652*/         OPC_RecordNode, // #8 = $slc
/*38653*/         OPC_MoveParent,
/*38654*/         OPC_MoveChild, 10,
/*38656*/         OPC_RecordNode, // #9 = $tfe
/*38657*/         OPC_MoveParent,
/*38658*/         OPC_MoveChild, 11,
/*38660*/         OPC_RecordNode, // #10 = $lwe
/*38661*/         OPC_MoveParent,
/*38662*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38664*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38667*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38670*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38673*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38676*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38679*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38682*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38685*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38688*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4094:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38706*/       0, /*End of Scope*/
/*38707*/     /*Scope*/ 16|128,1/*144*/, /*->38853*/
/*38709*/       OPC_CheckChild0Integer, 0|128,32/*4096*/, 
/*38712*/       OPC_RecordChild1, // #0 = $addr
/*38713*/       OPC_Scope, 68, /*->38783*/ // 2 children in Scope
/*38715*/         OPC_CheckChild1Type, MVT::v4i32,
/*38717*/         OPC_RecordChild2, // #1 = $rsrc
/*38718*/         OPC_RecordChild3, // #2 = $sampler
/*38719*/         OPC_RecordChild4, // #3 = $dmask
/*38720*/         OPC_RecordChild5, // #4 = $unorm
/*38721*/         OPC_RecordChild6, // #5 = $r128
/*38722*/         OPC_RecordChild7, // #6 = $da
/*38723*/         OPC_MoveChild, 8,
/*38725*/         OPC_RecordNode, // #7 = $glc
/*38726*/         OPC_MoveParent,
/*38727*/         OPC_MoveChild, 9,
/*38729*/         OPC_RecordNode, // #8 = $slc
/*38730*/         OPC_MoveParent,
/*38731*/         OPC_MoveChild, 10,
/*38733*/         OPC_RecordNode, // #9 = $tfe
/*38734*/         OPC_MoveParent,
/*38735*/         OPC_MoveChild, 11,
/*38737*/         OPC_RecordNode, // #10 = $lwe
/*38738*/         OPC_MoveParent,
/*38739*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38741*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38744*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38747*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38750*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38753*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38756*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38759*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38762*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38765*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4096:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38783*/       /*Scope*/ 68, /*->38852*/
/*38784*/         OPC_CheckChild1Type, MVT::v8i32,
/*38786*/         OPC_RecordChild2, // #1 = $rsrc
/*38787*/         OPC_RecordChild3, // #2 = $sampler
/*38788*/         OPC_RecordChild4, // #3 = $dmask
/*38789*/         OPC_RecordChild5, // #4 = $unorm
/*38790*/         OPC_RecordChild6, // #5 = $r128
/*38791*/         OPC_RecordChild7, // #6 = $da
/*38792*/         OPC_MoveChild, 8,
/*38794*/         OPC_RecordNode, // #7 = $glc
/*38795*/         OPC_MoveParent,
/*38796*/         OPC_MoveChild, 9,
/*38798*/         OPC_RecordNode, // #8 = $slc
/*38799*/         OPC_MoveParent,
/*38800*/         OPC_MoveChild, 10,
/*38802*/         OPC_RecordNode, // #9 = $tfe
/*38803*/         OPC_MoveParent,
/*38804*/         OPC_MoveChild, 11,
/*38806*/         OPC_RecordNode, // #10 = $lwe
/*38807*/         OPC_MoveParent,
/*38808*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38810*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38813*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38816*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38819*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38822*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38825*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38828*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38831*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38834*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4096:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38852*/       0, /*End of Scope*/
/*38853*/     /*Scope*/ 16|128,1/*144*/, /*->38999*/
/*38855*/       OPC_CheckChild0Integer, 112|128,31/*4080*/, 
/*38858*/       OPC_RecordChild1, // #0 = $addr
/*38859*/       OPC_Scope, 68, /*->38929*/ // 2 children in Scope
/*38861*/         OPC_CheckChild1Type, MVT::v4i32,
/*38863*/         OPC_RecordChild2, // #1 = $rsrc
/*38864*/         OPC_RecordChild3, // #2 = $sampler
/*38865*/         OPC_RecordChild4, // #3 = $dmask
/*38866*/         OPC_RecordChild5, // #4 = $unorm
/*38867*/         OPC_RecordChild6, // #5 = $r128
/*38868*/         OPC_RecordChild7, // #6 = $da
/*38869*/         OPC_MoveChild, 8,
/*38871*/         OPC_RecordNode, // #7 = $glc
/*38872*/         OPC_MoveParent,
/*38873*/         OPC_MoveChild, 9,
/*38875*/         OPC_RecordNode, // #8 = $slc
/*38876*/         OPC_MoveParent,
/*38877*/         OPC_MoveChild, 10,
/*38879*/         OPC_RecordNode, // #9 = $tfe
/*38880*/         OPC_MoveParent,
/*38881*/         OPC_MoveChild, 11,
/*38883*/         OPC_RecordNode, // #10 = $lwe
/*38884*/         OPC_MoveParent,
/*38885*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38887*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38890*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38893*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38896*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38899*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38902*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38905*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38908*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38911*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4080:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38929*/       /*Scope*/ 68, /*->38998*/
/*38930*/         OPC_CheckChild1Type, MVT::v8i32,
/*38932*/         OPC_RecordChild2, // #1 = $rsrc
/*38933*/         OPC_RecordChild3, // #2 = $sampler
/*38934*/         OPC_RecordChild4, // #3 = $dmask
/*38935*/         OPC_RecordChild5, // #4 = $unorm
/*38936*/         OPC_RecordChild6, // #5 = $r128
/*38937*/         OPC_RecordChild7, // #6 = $da
/*38938*/         OPC_MoveChild, 8,
/*38940*/         OPC_RecordNode, // #7 = $glc
/*38941*/         OPC_MoveParent,
/*38942*/         OPC_MoveChild, 9,
/*38944*/         OPC_RecordNode, // #8 = $slc
/*38945*/         OPC_MoveParent,
/*38946*/         OPC_MoveChild, 10,
/*38948*/         OPC_RecordNode, // #9 = $tfe
/*38949*/         OPC_MoveParent,
/*38950*/         OPC_MoveChild, 11,
/*38952*/         OPC_RecordNode, // #10 = $lwe
/*38953*/         OPC_MoveParent,
/*38954*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38956*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38959*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38962*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38965*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38968*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38971*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38974*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38977*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38980*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4080:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38998*/       0, /*End of Scope*/
/*38999*/     /*Scope*/ 72, /*->39072*/
/*39000*/       OPC_CheckChild0Integer, 111|128,31/*4079*/, 
/*39003*/       OPC_RecordChild1, // #0 = $addr
/*39004*/       OPC_CheckChild1Type, MVT::v8i32,
/*39006*/       OPC_RecordChild2, // #1 = $rsrc
/*39007*/       OPC_RecordChild3, // #2 = $sampler
/*39008*/       OPC_RecordChild4, // #3 = $dmask
/*39009*/       OPC_RecordChild5, // #4 = $unorm
/*39010*/       OPC_RecordChild6, // #5 = $r128
/*39011*/       OPC_RecordChild7, // #6 = $da
/*39012*/       OPC_MoveChild, 8,
/*39014*/       OPC_RecordNode, // #7 = $glc
/*39015*/       OPC_MoveParent,
/*39016*/       OPC_MoveChild, 9,
/*39018*/       OPC_RecordNode, // #8 = $slc
/*39019*/       OPC_MoveParent,
/*39020*/       OPC_MoveChild, 10,
/*39022*/       OPC_RecordNode, // #9 = $tfe
/*39023*/       OPC_MoveParent,
/*39024*/       OPC_MoveChild, 11,
/*39026*/       OPC_RecordNode, // #10 = $lwe
/*39027*/       OPC_MoveParent,
/*39028*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39030*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39033*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39036*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39039*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39042*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39045*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39048*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39051*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39054*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4079:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39072*/     /*Scope*/ 72, /*->39145*/
/*39073*/       OPC_CheckChild0Integer, 2|128,32/*4098*/, 
/*39076*/       OPC_RecordChild1, // #0 = $addr
/*39077*/       OPC_CheckChild1Type, MVT::v4i32,
/*39079*/       OPC_RecordChild2, // #1 = $rsrc
/*39080*/       OPC_RecordChild3, // #2 = $sampler
/*39081*/       OPC_RecordChild4, // #3 = $dmask
/*39082*/       OPC_RecordChild5, // #4 = $unorm
/*39083*/       OPC_RecordChild6, // #5 = $r128
/*39084*/       OPC_RecordChild7, // #6 = $da
/*39085*/       OPC_MoveChild, 8,
/*39087*/       OPC_RecordNode, // #7 = $glc
/*39088*/       OPC_MoveParent,
/*39089*/       OPC_MoveChild, 9,
/*39091*/       OPC_RecordNode, // #8 = $slc
/*39092*/       OPC_MoveParent,
/*39093*/       OPC_MoveChild, 10,
/*39095*/       OPC_RecordNode, // #9 = $tfe
/*39096*/       OPC_MoveParent,
/*39097*/       OPC_MoveChild, 11,
/*39099*/       OPC_RecordNode, // #10 = $lwe
/*39100*/       OPC_MoveParent,
/*39101*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39103*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39106*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39109*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39112*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39115*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39118*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39121*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39124*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39127*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4098:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39145*/     /*Scope*/ 16|128,1/*144*/, /*->39291*/
/*39147*/       OPC_CheckChild0Integer, 124|128,31/*4092*/, 
/*39150*/       OPC_RecordChild1, // #0 = $addr
/*39151*/       OPC_Scope, 68, /*->39221*/ // 2 children in Scope
/*39153*/         OPC_CheckChild1Type, MVT::v4i32,
/*39155*/         OPC_RecordChild2, // #1 = $rsrc
/*39156*/         OPC_RecordChild3, // #2 = $sampler
/*39157*/         OPC_RecordChild4, // #3 = $dmask
/*39158*/         OPC_RecordChild5, // #4 = $unorm
/*39159*/         OPC_RecordChild6, // #5 = $r128
/*39160*/         OPC_RecordChild7, // #6 = $da
/*39161*/         OPC_MoveChild, 8,
/*39163*/         OPC_RecordNode, // #7 = $glc
/*39164*/         OPC_MoveParent,
/*39165*/         OPC_MoveChild, 9,
/*39167*/         OPC_RecordNode, // #8 = $slc
/*39168*/         OPC_MoveParent,
/*39169*/         OPC_MoveChild, 10,
/*39171*/         OPC_RecordNode, // #9 = $tfe
/*39172*/         OPC_MoveParent,
/*39173*/         OPC_MoveChild, 11,
/*39175*/         OPC_RecordNode, // #10 = $lwe
/*39176*/         OPC_MoveParent,
/*39177*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39179*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39182*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39185*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39188*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39191*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39194*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39197*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39200*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39203*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4092:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39221*/       /*Scope*/ 68, /*->39290*/
/*39222*/         OPC_CheckChild1Type, MVT::v8i32,
/*39224*/         OPC_RecordChild2, // #1 = $rsrc
/*39225*/         OPC_RecordChild3, // #2 = $sampler
/*39226*/         OPC_RecordChild4, // #3 = $dmask
/*39227*/         OPC_RecordChild5, // #4 = $unorm
/*39228*/         OPC_RecordChild6, // #5 = $r128
/*39229*/         OPC_RecordChild7, // #6 = $da
/*39230*/         OPC_MoveChild, 8,
/*39232*/         OPC_RecordNode, // #7 = $glc
/*39233*/         OPC_MoveParent,
/*39234*/         OPC_MoveChild, 9,
/*39236*/         OPC_RecordNode, // #8 = $slc
/*39237*/         OPC_MoveParent,
/*39238*/         OPC_MoveChild, 10,
/*39240*/         OPC_RecordNode, // #9 = $tfe
/*39241*/         OPC_MoveParent,
/*39242*/         OPC_MoveChild, 11,
/*39244*/         OPC_RecordNode, // #10 = $lwe
/*39245*/         OPC_MoveParent,
/*39246*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39248*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39251*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39254*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39257*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39260*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39263*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39266*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39269*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39272*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4092:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39290*/       0, /*End of Scope*/
/*39291*/     /*Scope*/ 72, /*->39364*/
/*39292*/       OPC_CheckChild0Integer, 119|128,31/*4087*/, 
/*39295*/       OPC_RecordChild1, // #0 = $addr
/*39296*/       OPC_CheckChild1Type, MVT::v8i32,
/*39298*/       OPC_RecordChild2, // #1 = $rsrc
/*39299*/       OPC_RecordChild3, // #2 = $sampler
/*39300*/       OPC_RecordChild4, // #3 = $dmask
/*39301*/       OPC_RecordChild5, // #4 = $unorm
/*39302*/       OPC_RecordChild6, // #5 = $r128
/*39303*/       OPC_RecordChild7, // #6 = $da
/*39304*/       OPC_MoveChild, 8,
/*39306*/       OPC_RecordNode, // #7 = $glc
/*39307*/       OPC_MoveParent,
/*39308*/       OPC_MoveChild, 9,
/*39310*/       OPC_RecordNode, // #8 = $slc
/*39311*/       OPC_MoveParent,
/*39312*/       OPC_MoveChild, 10,
/*39314*/       OPC_RecordNode, // #9 = $tfe
/*39315*/       OPC_MoveParent,
/*39316*/       OPC_MoveChild, 11,
/*39318*/       OPC_RecordNode, // #10 = $lwe
/*39319*/       OPC_MoveParent,
/*39320*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39322*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39325*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39328*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39331*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39334*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39337*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39340*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39343*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39346*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4087:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39364*/     /*Scope*/ 72, /*->39437*/
/*39365*/       OPC_CheckChild0Integer, 121|128,31/*4089*/, 
/*39368*/       OPC_RecordChild1, // #0 = $addr
/*39369*/       OPC_CheckChild1Type, MVT::v8i32,
/*39371*/       OPC_RecordChild2, // #1 = $rsrc
/*39372*/       OPC_RecordChild3, // #2 = $sampler
/*39373*/       OPC_RecordChild4, // #3 = $dmask
/*39374*/       OPC_RecordChild5, // #4 = $unorm
/*39375*/       OPC_RecordChild6, // #5 = $r128
/*39376*/       OPC_RecordChild7, // #6 = $da
/*39377*/       OPC_MoveChild, 8,
/*39379*/       OPC_RecordNode, // #7 = $glc
/*39380*/       OPC_MoveParent,
/*39381*/       OPC_MoveChild, 9,
/*39383*/       OPC_RecordNode, // #8 = $slc
/*39384*/       OPC_MoveParent,
/*39385*/       OPC_MoveChild, 10,
/*39387*/       OPC_RecordNode, // #9 = $tfe
/*39388*/       OPC_MoveParent,
/*39389*/       OPC_MoveChild, 11,
/*39391*/       OPC_RecordNode, // #10 = $lwe
/*39392*/       OPC_MoveParent,
/*39393*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39395*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39398*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39401*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39404*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39407*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39410*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39413*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39416*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39419*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4089:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39437*/     /*Scope*/ 72, /*->39510*/
/*39438*/       OPC_CheckChild0Integer, 117|128,31/*4085*/, 
/*39441*/       OPC_RecordChild1, // #0 = $addr
/*39442*/       OPC_CheckChild1Type, MVT::v8i32,
/*39444*/       OPC_RecordChild2, // #1 = $rsrc
/*39445*/       OPC_RecordChild3, // #2 = $sampler
/*39446*/       OPC_RecordChild4, // #3 = $dmask
/*39447*/       OPC_RecordChild5, // #4 = $unorm
/*39448*/       OPC_RecordChild6, // #5 = $r128
/*39449*/       OPC_RecordChild7, // #6 = $da
/*39450*/       OPC_MoveChild, 8,
/*39452*/       OPC_RecordNode, // #7 = $glc
/*39453*/       OPC_MoveParent,
/*39454*/       OPC_MoveChild, 9,
/*39456*/       OPC_RecordNode, // #8 = $slc
/*39457*/       OPC_MoveParent,
/*39458*/       OPC_MoveChild, 10,
/*39460*/       OPC_RecordNode, // #9 = $tfe
/*39461*/       OPC_MoveParent,
/*39462*/       OPC_MoveChild, 11,
/*39464*/       OPC_RecordNode, // #10 = $lwe
/*39465*/       OPC_MoveParent,
/*39466*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39468*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39471*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39474*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39477*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39480*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39483*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39486*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39489*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39492*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4085:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39510*/     /*Scope*/ 72, /*->39583*/
/*39511*/       OPC_CheckChild0Integer, 116|128,31/*4084*/, 
/*39514*/       OPC_RecordChild1, // #0 = $addr
/*39515*/       OPC_CheckChild1Type, MVT::v8i32,
/*39517*/       OPC_RecordChild2, // #1 = $rsrc
/*39518*/       OPC_RecordChild3, // #2 = $sampler
/*39519*/       OPC_RecordChild4, // #3 = $dmask
/*39520*/       OPC_RecordChild5, // #4 = $unorm
/*39521*/       OPC_RecordChild6, // #5 = $r128
/*39522*/       OPC_RecordChild7, // #6 = $da
/*39523*/       OPC_MoveChild, 8,
/*39525*/       OPC_RecordNode, // #7 = $glc
/*39526*/       OPC_MoveParent,
/*39527*/       OPC_MoveChild, 9,
/*39529*/       OPC_RecordNode, // #8 = $slc
/*39530*/       OPC_MoveParent,
/*39531*/       OPC_MoveChild, 10,
/*39533*/       OPC_RecordNode, // #9 = $tfe
/*39534*/       OPC_MoveParent,
/*39535*/       OPC_MoveChild, 11,
/*39537*/       OPC_RecordNode, // #10 = $lwe
/*39538*/       OPC_MoveParent,
/*39539*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39541*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39544*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39547*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39550*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39553*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39556*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39559*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39562*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39565*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4084:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39583*/     /*Scope*/ 16|128,1/*144*/, /*->39729*/
/*39585*/       OPC_CheckChild0Integer, 123|128,31/*4091*/, 
/*39588*/       OPC_RecordChild1, // #0 = $addr
/*39589*/       OPC_Scope, 68, /*->39659*/ // 2 children in Scope
/*39591*/         OPC_CheckChild1Type, MVT::v4i32,
/*39593*/         OPC_RecordChild2, // #1 = $rsrc
/*39594*/         OPC_RecordChild3, // #2 = $sampler
/*39595*/         OPC_RecordChild4, // #3 = $dmask
/*39596*/         OPC_RecordChild5, // #4 = $unorm
/*39597*/         OPC_RecordChild6, // #5 = $r128
/*39598*/         OPC_RecordChild7, // #6 = $da
/*39599*/         OPC_MoveChild, 8,
/*39601*/         OPC_RecordNode, // #7 = $glc
/*39602*/         OPC_MoveParent,
/*39603*/         OPC_MoveChild, 9,
/*39605*/         OPC_RecordNode, // #8 = $slc
/*39606*/         OPC_MoveParent,
/*39607*/         OPC_MoveChild, 10,
/*39609*/         OPC_RecordNode, // #9 = $tfe
/*39610*/         OPC_MoveParent,
/*39611*/         OPC_MoveChild, 11,
/*39613*/         OPC_RecordNode, // #10 = $lwe
/*39614*/         OPC_MoveParent,
/*39615*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39617*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39620*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39623*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39626*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39629*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39632*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39635*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39638*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39641*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4091:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39659*/       /*Scope*/ 68, /*->39728*/
/*39660*/         OPC_CheckChild1Type, MVT::v8i32,
/*39662*/         OPC_RecordChild2, // #1 = $rsrc
/*39663*/         OPC_RecordChild3, // #2 = $sampler
/*39664*/         OPC_RecordChild4, // #3 = $dmask
/*39665*/         OPC_RecordChild5, // #4 = $unorm
/*39666*/         OPC_RecordChild6, // #5 = $r128
/*39667*/         OPC_RecordChild7, // #6 = $da
/*39668*/         OPC_MoveChild, 8,
/*39670*/         OPC_RecordNode, // #7 = $glc
/*39671*/         OPC_MoveParent,
/*39672*/         OPC_MoveChild, 9,
/*39674*/         OPC_RecordNode, // #8 = $slc
/*39675*/         OPC_MoveParent,
/*39676*/         OPC_MoveChild, 10,
/*39678*/         OPC_RecordNode, // #9 = $tfe
/*39679*/         OPC_MoveParent,
/*39680*/         OPC_MoveChild, 11,
/*39682*/         OPC_RecordNode, // #10 = $lwe
/*39683*/         OPC_MoveParent,
/*39684*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39686*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39689*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39692*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39695*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39698*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39701*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39704*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39707*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39710*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4091:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39728*/       0, /*End of Scope*/
/*39729*/     /*Scope*/ 85|128,1/*213*/, /*->39944*/
/*39731*/       OPC_CheckChild0Integer, 4|128,32/*4100*/, 
/*39734*/       OPC_RecordChild1, // #0 = $addr
/*39735*/       OPC_Scope, 68, /*->39805*/ // 3 children in Scope
/*39737*/         OPC_CheckChild1Type, MVT::i32,
/*39739*/         OPC_RecordChild2, // #1 = $rsrc
/*39740*/         OPC_RecordChild3, // #2 = $sampler
/*39741*/         OPC_RecordChild4, // #3 = $dmask
/*39742*/         OPC_RecordChild5, // #4 = $unorm
/*39743*/         OPC_RecordChild6, // #5 = $r128
/*39744*/         OPC_RecordChild7, // #6 = $da
/*39745*/         OPC_MoveChild, 8,
/*39747*/         OPC_RecordNode, // #7 = $glc
/*39748*/         OPC_MoveParent,
/*39749*/         OPC_MoveChild, 9,
/*39751*/         OPC_RecordNode, // #8 = $slc
/*39752*/         OPC_MoveParent,
/*39753*/         OPC_MoveChild, 10,
/*39755*/         OPC_RecordNode, // #9 = $tfe
/*39756*/         OPC_MoveParent,
/*39757*/         OPC_MoveChild, 11,
/*39759*/         OPC_RecordNode, // #10 = $lwe
/*39760*/         OPC_MoveParent,
/*39761*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39763*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39766*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39769*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39772*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39775*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39778*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39781*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39784*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39787*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4100:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39805*/       /*Scope*/ 68, /*->39874*/
/*39806*/         OPC_CheckChild1Type, MVT::v2i32,
/*39808*/         OPC_RecordChild2, // #1 = $rsrc
/*39809*/         OPC_RecordChild3, // #2 = $sampler
/*39810*/         OPC_RecordChild4, // #3 = $dmask
/*39811*/         OPC_RecordChild5, // #4 = $unorm
/*39812*/         OPC_RecordChild6, // #5 = $r128
/*39813*/         OPC_RecordChild7, // #6 = $da
/*39814*/         OPC_MoveChild, 8,
/*39816*/         OPC_RecordNode, // #7 = $glc
/*39817*/         OPC_MoveParent,
/*39818*/         OPC_MoveChild, 9,
/*39820*/         OPC_RecordNode, // #8 = $slc
/*39821*/         OPC_MoveParent,
/*39822*/         OPC_MoveChild, 10,
/*39824*/         OPC_RecordNode, // #9 = $tfe
/*39825*/         OPC_MoveParent,
/*39826*/         OPC_MoveChild, 11,
/*39828*/         OPC_RecordNode, // #10 = $lwe
/*39829*/         OPC_MoveParent,
/*39830*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39832*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39835*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39838*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39841*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39844*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39847*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39850*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39853*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39856*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4100:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39874*/       /*Scope*/ 68, /*->39943*/
/*39875*/         OPC_CheckChild1Type, MVT::v4i32,
/*39877*/         OPC_RecordChild2, // #1 = $rsrc
/*39878*/         OPC_RecordChild3, // #2 = $sampler
/*39879*/         OPC_RecordChild4, // #3 = $dmask
/*39880*/         OPC_RecordChild5, // #4 = $unorm
/*39881*/         OPC_RecordChild6, // #5 = $r128
/*39882*/         OPC_RecordChild7, // #6 = $da
/*39883*/         OPC_MoveChild, 8,
/*39885*/         OPC_RecordNode, // #7 = $glc
/*39886*/         OPC_MoveParent,
/*39887*/         OPC_MoveChild, 9,
/*39889*/         OPC_RecordNode, // #8 = $slc
/*39890*/         OPC_MoveParent,
/*39891*/         OPC_MoveChild, 10,
/*39893*/         OPC_RecordNode, // #9 = $tfe
/*39894*/         OPC_MoveParent,
/*39895*/         OPC_MoveChild, 11,
/*39897*/         OPC_RecordNode, // #10 = $lwe
/*39898*/         OPC_MoveParent,
/*39899*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39901*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39904*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39907*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39910*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39913*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39916*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39919*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39922*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39925*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4100:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39943*/       0, /*End of Scope*/
/*39944*/     /*Scope*/ 67, /*->40012*/
/*39945*/       OPC_CheckChild0Integer, 5|128,32/*4101*/, 
/*39948*/       OPC_RecordChild1, // #0 = $addr
/*39949*/       OPC_CheckChild1Type, MVT::i32,
/*39951*/       OPC_RecordChild2, // #1 = $rsrc
/*39952*/       OPC_RecordChild3, // #2 = $dmask
/*39953*/       OPC_RecordChild4, // #3 = $unorm
/*39954*/       OPC_RecordChild5, // #4 = $r128
/*39955*/       OPC_RecordChild6, // #5 = $da
/*39956*/       OPC_RecordChild7, // #6 = $glc
/*39957*/       OPC_MoveChild, 8,
/*39959*/       OPC_RecordNode, // #7 = $slc
/*39960*/       OPC_MoveParent,
/*39961*/       OPC_MoveChild, 9,
/*39963*/       OPC_RecordNode, // #8 = $tfe
/*39964*/       OPC_MoveParent,
/*39965*/       OPC_MoveChild, 10,
/*39967*/       OPC_RecordNode, // #9 = $lwe
/*39968*/       OPC_MoveParent,
/*39969*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39971*/       OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*39974*/       OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*39977*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39980*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39983*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39986*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39989*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39992*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39995*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 4101:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*40012*/     /*Scope*/ 70|128,1/*198*/, /*->40212*/
/*40014*/       OPC_CheckChild0Integer, 8|128,32/*4104*/, 
/*40017*/       OPC_RecordChild1, // #0 = $addr
/*40018*/       OPC_Scope, 63, /*->40083*/ // 3 children in Scope
/*40020*/         OPC_CheckChild1Type, MVT::i32,
/*40022*/         OPC_RecordChild2, // #1 = $rsrc
/*40023*/         OPC_RecordChild3, // #2 = $dmask
/*40024*/         OPC_RecordChild4, // #3 = $unorm
/*40025*/         OPC_RecordChild5, // #4 = $r128
/*40026*/         OPC_RecordChild6, // #5 = $da
/*40027*/         OPC_RecordChild7, // #6 = $glc
/*40028*/         OPC_MoveChild, 8,
/*40030*/         OPC_RecordNode, // #7 = $slc
/*40031*/         OPC_MoveParent,
/*40032*/         OPC_MoveChild, 9,
/*40034*/         OPC_RecordNode, // #8 = $tfe
/*40035*/         OPC_MoveParent,
/*40036*/         OPC_MoveChild, 10,
/*40038*/         OPC_RecordNode, // #9 = $lwe
/*40039*/         OPC_MoveParent,
/*40040*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40042*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*40045*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*40048*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40051*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40054*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40057*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40060*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40063*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40066*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4104:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*40083*/       /*Scope*/ 63, /*->40147*/
/*40084*/         OPC_CheckChild1Type, MVT::v2i32,
/*40086*/         OPC_RecordChild2, // #1 = $rsrc
/*40087*/         OPC_RecordChild3, // #2 = $dmask
/*40088*/         OPC_RecordChild4, // #3 = $unorm
/*40089*/         OPC_RecordChild5, // #4 = $r128
/*40090*/         OPC_RecordChild6, // #5 = $da
/*40091*/         OPC_RecordChild7, // #6 = $glc
/*40092*/         OPC_MoveChild, 8,
/*40094*/         OPC_RecordNode, // #7 = $slc
/*40095*/         OPC_MoveParent,
/*40096*/         OPC_MoveChild, 9,
/*40098*/         OPC_RecordNode, // #8 = $tfe
/*40099*/         OPC_MoveParent,
/*40100*/         OPC_MoveChild, 10,
/*40102*/         OPC_RecordNode, // #9 = $lwe
/*40103*/         OPC_MoveParent,
/*40104*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40106*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*40109*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*40112*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40115*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40118*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40121*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40124*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40127*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40130*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4104:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*40147*/       /*Scope*/ 63, /*->40211*/
/*40148*/         OPC_CheckChild1Type, MVT::v4i32,
/*40150*/         OPC_RecordChild2, // #1 = $rsrc
/*40151*/         OPC_RecordChild3, // #2 = $dmask
/*40152*/         OPC_RecordChild4, // #3 = $unorm
/*40153*/         OPC_RecordChild5, // #4 = $r128
/*40154*/         OPC_RecordChild6, // #5 = $da
/*40155*/         OPC_RecordChild7, // #6 = $glc
/*40156*/         OPC_MoveChild, 8,
/*40158*/         OPC_RecordNode, // #7 = $slc
/*40159*/         OPC_MoveParent,
/*40160*/         OPC_MoveChild, 9,
/*40162*/         OPC_RecordNode, // #8 = $tfe
/*40163*/         OPC_MoveParent,
/*40164*/         OPC_MoveChild, 10,
/*40166*/         OPC_RecordNode, // #9 = $lwe
/*40167*/         OPC_MoveParent,
/*40168*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40170*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*40173*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*40176*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40179*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40182*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40185*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40188*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40191*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40194*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4104:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*40211*/       0, /*End of Scope*/
/*40212*/     /*Scope*/ 70|128,1/*198*/, /*->40412*/
/*40214*/       OPC_CheckChild0Integer, 9|128,32/*4105*/, 
/*40217*/       OPC_RecordChild1, // #0 = $addr
/*40218*/       OPC_Scope, 63, /*->40283*/ // 3 children in Scope
/*40220*/         OPC_CheckChild1Type, MVT::i32,
/*40222*/         OPC_RecordChild2, // #1 = $rsrc
/*40223*/         OPC_RecordChild3, // #2 = $dmask
/*40224*/         OPC_RecordChild4, // #3 = $unorm
/*40225*/         OPC_RecordChild5, // #4 = $r128
/*40226*/         OPC_RecordChild6, // #5 = $da
/*40227*/         OPC_RecordChild7, // #6 = $glc
/*40228*/         OPC_MoveChild, 8,
/*40230*/         OPC_RecordNode, // #7 = $slc
/*40231*/         OPC_MoveParent,
/*40232*/         OPC_MoveChild, 9,
/*40234*/         OPC_RecordNode, // #8 = $tfe
/*40235*/         OPC_MoveParent,
/*40236*/         OPC_MoveChild, 10,
/*40238*/         OPC_RecordNode, // #9 = $lwe
/*40239*/         OPC_MoveParent,
/*40240*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40242*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*40245*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*40248*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40251*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40254*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40257*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40260*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40263*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40266*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4105:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*40283*/       /*Scope*/ 63, /*->40347*/
/*40284*/         OPC_CheckChild1Type, MVT::v2i32,
/*40286*/         OPC_RecordChild2, // #1 = $rsrc
/*40287*/         OPC_RecordChild3, // #2 = $dmask
/*40288*/         OPC_RecordChild4, // #3 = $unorm
/*40289*/         OPC_RecordChild5, // #4 = $r128
/*40290*/         OPC_RecordChild6, // #5 = $da
/*40291*/         OPC_RecordChild7, // #6 = $glc
/*40292*/         OPC_MoveChild, 8,
/*40294*/         OPC_RecordNode, // #7 = $slc
/*40295*/         OPC_MoveParent,
/*40296*/         OPC_MoveChild, 9,
/*40298*/         OPC_RecordNode, // #8 = $tfe
/*40299*/         OPC_MoveParent,
/*40300*/         OPC_MoveChild, 10,
/*40302*/         OPC_RecordNode, // #9 = $lwe
/*40303*/         OPC_MoveParent,
/*40304*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40306*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*40309*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*40312*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40315*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40318*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40321*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40324*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40327*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40330*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4105:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*40347*/       /*Scope*/ 63, /*->40411*/
/*40348*/         OPC_CheckChild1Type, MVT::v4i32,
/*40350*/         OPC_RecordChild2, // #1 = $rsrc
/*40351*/         OPC_RecordChild3, // #2 = $dmask
/*40352*/         OPC_RecordChild4, // #3 = $unorm
/*40353*/         OPC_RecordChild5, // #4 = $r128
/*40354*/         OPC_RecordChild6, // #5 = $da
/*40355*/         OPC_RecordChild7, // #6 = $glc
/*40356*/         OPC_MoveChild, 8,
/*40358*/         OPC_RecordNode, // #7 = $slc
/*40359*/         OPC_MoveParent,
/*40360*/         OPC_MoveChild, 9,
/*40362*/         OPC_RecordNode, // #8 = $tfe
/*40363*/         OPC_MoveParent,
/*40364*/         OPC_MoveChild, 10,
/*40366*/         OPC_RecordNode, // #9 = $lwe
/*40367*/         OPC_MoveParent,
/*40368*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40370*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*40373*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*40376*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40379*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40382*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40385*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40388*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40391*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40394*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4105:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*40411*/       0, /*End of Scope*/
/*40412*/     0, /*End of Scope*/
/*40413*/   /*SwitchOpcode*/ 127|128,5/*767*/, TARGET_VAL(ISD::ADD),// ->41184
/*40417*/     OPC_Scope, 57|128,2/*313*/, /*->40733*/ // 2 children in Scope
/*40420*/       OPC_MoveChild, 0,
/*40422*/       OPC_SwitchOpcode /*3 cases */, 13|128,1/*141*/, TARGET_VAL(AMDGPUISD::MUL_U24),// ->40568
/*40427*/         OPC_RecordChild0, // #0 = $src0
/*40428*/         OPC_RecordChild1, // #1 = $src1
/*40429*/         OPC_MoveParent,
/*40430*/         OPC_RecordChild1, // #2 = $src2
/*40431*/         OPC_CheckType, MVT::i32,
/*40433*/         OPC_Scope, 99, /*->40534*/ // 2 children in Scope
/*40435*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*40437*/           OPC_EmitInteger, MVT::i32, 0, 
/*40440*/           OPC_EmitInteger, MVT::i32, 0, 
/*40443*/           OPC_EmitInteger, MVT::i32, 0, 
/*40446*/           OPC_EmitInteger, MVT::i32, 0, 
/*40449*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40461*/           OPC_EmitInteger, MVT::i32, 0, 
/*40464*/           OPC_EmitInteger, MVT::i32, 0, 
/*40467*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40479*/           OPC_EmitInteger, MVT::i32, 0, 
/*40482*/           OPC_EmitInteger, MVT::i32, 0, 
/*40485*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40497*/           OPC_EmitInteger, MVT::i32, 1, 
/*40500*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40503*/           OPC_EmitInteger, MVT::i32, 0, 
/*40506*/           OPC_EmitInteger, MVT::i32, 0, 
/*40509*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40534*/         /*Scope*/ 32, /*->40567*/
/*40535*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40537*/           OPC_EmitInteger, MVT::i32, 0, 
/*40540*/           OPC_EmitInteger, MVT::i32, 0, 
/*40543*/           OPC_EmitInteger, MVT::i32, 0, 
/*40546*/           OPC_EmitInteger, MVT::i32, 0, 
/*40549*/           OPC_EmitInteger, MVT::i32, 0, 
/*40552*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40567*/         0, /*End of Scope*/
/*40568*/       /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(AMDGPUISD::MUL_I24),// ->40713
/*40572*/         OPC_RecordChild0, // #0 = $src0
/*40573*/         OPC_RecordChild1, // #1 = $src1
/*40574*/         OPC_MoveParent,
/*40575*/         OPC_RecordChild1, // #2 = $src2
/*40576*/         OPC_CheckType, MVT::i32,
/*40578*/         OPC_Scope, 99, /*->40679*/ // 2 children in Scope
/*40580*/           OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*40582*/           OPC_EmitInteger, MVT::i32, 0, 
/*40585*/           OPC_EmitInteger, MVT::i32, 0, 
/*40588*/           OPC_EmitInteger, MVT::i32, 0, 
/*40591*/           OPC_EmitInteger, MVT::i32, 0, 
/*40594*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40606*/           OPC_EmitInteger, MVT::i32, 0, 
/*40609*/           OPC_EmitInteger, MVT::i32, 0, 
/*40612*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40624*/           OPC_EmitInteger, MVT::i32, 0, 
/*40627*/           OPC_EmitInteger, MVT::i32, 0, 
/*40630*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40642*/           OPC_EmitInteger, MVT::i32, 1, 
/*40645*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40648*/           OPC_EmitInteger, MVT::i32, 0, 
/*40651*/           OPC_EmitInteger, MVT::i32, 0, 
/*40654*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40679*/         /*Scope*/ 32, /*->40712*/
/*40680*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40682*/           OPC_EmitInteger, MVT::i32, 0, 
/*40685*/           OPC_EmitInteger, MVT::i32, 0, 
/*40688*/           OPC_EmitInteger, MVT::i32, 0, 
/*40691*/           OPC_EmitInteger, MVT::i32, 0, 
/*40694*/           OPC_EmitInteger, MVT::i32, 0, 
/*40697*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40712*/         0, /*End of Scope*/
/*40713*/       /*SwitchOpcode*/ 16, TARGET_VAL(ISD::CTPOP),// ->40732
/*40716*/         OPC_RecordChild0, // #0 = $popcnt
/*40717*/         OPC_MoveParent,
/*40718*/         OPC_RecordChild1, // #1 = $val
/*40719*/         OPC_CheckType, MVT::i32,
/*40721*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40723*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e32:i32 ?:i32:$popcnt, ?:i32:$val)
/*40732*/       0, // EndSwitchOpcode
/*40733*/     /*Scope*/ 64|128,3/*448*/, /*->41183*/
/*40735*/       OPC_RecordChild0, // #0 = $src2
/*40736*/       OPC_Scope, 54|128,2/*310*/, /*->41049*/ // 2 children in Scope
/*40739*/         OPC_MoveChild, 1,
/*40741*/         OPC_SwitchOpcode /*3 cases */, 12|128,1/*140*/, TARGET_VAL(AMDGPUISD::MUL_U24),// ->40886
/*40746*/           OPC_RecordChild0, // #1 = $src0
/*40747*/           OPC_RecordChild1, // #2 = $src1
/*40748*/           OPC_MoveParent,
/*40749*/           OPC_CheckType, MVT::i32,
/*40751*/           OPC_Scope, 99, /*->40852*/ // 2 children in Scope
/*40753*/             OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*40755*/             OPC_EmitInteger, MVT::i32, 0, 
/*40758*/             OPC_EmitInteger, MVT::i32, 0, 
/*40761*/             OPC_EmitInteger, MVT::i32, 0, 
/*40764*/             OPC_EmitInteger, MVT::i32, 0, 
/*40767*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40779*/             OPC_EmitInteger, MVT::i32, 0, 
/*40782*/             OPC_EmitInteger, MVT::i32, 0, 
/*40785*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40797*/             OPC_EmitInteger, MVT::i32, 0, 
/*40800*/             OPC_EmitInteger, MVT::i32, 0, 
/*40803*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40815*/             OPC_EmitInteger, MVT::i32, 1, 
/*40818*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40821*/             OPC_EmitInteger, MVT::i32, 0, 
/*40824*/             OPC_EmitInteger, MVT::i32, 0, 
/*40827*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40852*/           /*Scope*/ 32, /*->40885*/
/*40853*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40855*/             OPC_EmitInteger, MVT::i32, 0, 
/*40858*/             OPC_EmitInteger, MVT::i32, 0, 
/*40861*/             OPC_EmitInteger, MVT::i32, 0, 
/*40864*/             OPC_EmitInteger, MVT::i32, 0, 
/*40867*/             OPC_EmitInteger, MVT::i32, 0, 
/*40870*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 1, 4, 2, 5, 0, 6, 7, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40885*/           0, /*End of Scope*/
/*40886*/         /*SwitchOpcode*/ 12|128,1/*140*/, TARGET_VAL(AMDGPUISD::MUL_I24),// ->41030
/*40890*/           OPC_RecordChild0, // #1 = $src0
/*40891*/           OPC_RecordChild1, // #2 = $src1
/*40892*/           OPC_MoveParent,
/*40893*/           OPC_CheckType, MVT::i32,
/*40895*/           OPC_Scope, 99, /*->40996*/ // 2 children in Scope
/*40897*/             OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*40899*/             OPC_EmitInteger, MVT::i32, 0, 
/*40902*/             OPC_EmitInteger, MVT::i32, 0, 
/*40905*/             OPC_EmitInteger, MVT::i32, 0, 
/*40908*/             OPC_EmitInteger, MVT::i32, 0, 
/*40911*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40923*/             OPC_EmitInteger, MVT::i32, 0, 
/*40926*/             OPC_EmitInteger, MVT::i32, 0, 
/*40929*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40941*/             OPC_EmitInteger, MVT::i32, 0, 
/*40944*/             OPC_EmitInteger, MVT::i32, 0, 
/*40947*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40959*/             OPC_EmitInteger, MVT::i32, 1, 
/*40962*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40965*/             OPC_EmitInteger, MVT::i32, 0, 
/*40968*/             OPC_EmitInteger, MVT::i32, 0, 
/*40971*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*40996*/           /*Scope*/ 32, /*->41029*/
/*40997*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40999*/             OPC_EmitInteger, MVT::i32, 0, 
/*41002*/             OPC_EmitInteger, MVT::i32, 0, 
/*41005*/             OPC_EmitInteger, MVT::i32, 0, 
/*41008*/             OPC_EmitInteger, MVT::i32, 0, 
/*41011*/             OPC_EmitInteger, MVT::i32, 0, 
/*41014*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 1, 4, 2, 5, 0, 6, 7, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41029*/           0, /*End of Scope*/
/*41030*/         /*SwitchOpcode*/ 15, TARGET_VAL(ISD::CTPOP),// ->41048
/*41033*/           OPC_RecordChild0, // #1 = $popcnt
/*41034*/           OPC_MoveParent,
/*41035*/           OPC_CheckType, MVT::i32,
/*41037*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41039*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e32:i32 ?:i32:$popcnt, ?:i32:$val)
/*41048*/         0, // EndSwitchOpcode
/*41049*/       /*Scope*/ 3|128,1/*131*/, /*->41182*/
/*41051*/         OPC_RecordChild1, // #1 = $src1
/*41052*/         OPC_CheckType, MVT::i32,
/*41054*/         OPC_Scope, 101, /*->41157*/ // 3 children in Scope
/*41056*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41058*/           OPC_EmitInteger, MVT::i32, 0, 
/*41061*/           OPC_EmitInteger, MVT::i32, 0, 
/*41064*/           OPC_EmitInteger, MVT::i32, 1, 
/*41067*/           OPC_EmitInteger, MVT::i32, 0, 
/*41070*/           OPC_EmitInteger, MVT::i32, 0, 
/*41073*/           OPC_EmitInteger, MVT::i32, 0, 
/*41076*/           OPC_EmitInteger, MVT::i32, 0, 
/*41079*/           OPC_EmitInteger, MVT::i32, 0, 
/*41082*/           OPC_EmitInteger, MVT::i32, 0, 
/*41085*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41097*/           OPC_EmitInteger, MVT::i32, 0, 
/*41100*/           OPC_EmitInteger, MVT::i32, 0, 
/*41103*/           OPC_EmitInteger, MVT::i32, 0, 
/*41106*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41118*/           OPC_EmitInteger, MVT::i32, 1, 
/*41121*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41124*/           OPC_EmitInteger, MVT::i32, 0, 
/*41127*/           OPC_EmitInteger, MVT::i32, 0, 
/*41130*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41157*/         /*Scope*/ 11, /*->41169*/
/*41158*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*41160*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                    // Dst: (S_ADD_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*41169*/         /*Scope*/ 11, /*->41181*/
/*41170*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41172*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_I32_e32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (V_ADD_I32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*41181*/         0, /*End of Scope*/
/*41182*/       0, /*End of Scope*/
/*41183*/     0, /*End of Scope*/
/*41184*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->41208
/*41187*/     OPC_RecordMemRef,
/*41188*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*41189*/     OPC_RecordChild1, // #1 = $rw_gpr
/*41190*/     OPC_CheckChild1Type, MVT::v4i32,
/*41192*/     OPC_RecordChild2, // #2 = $index_gpr
/*41193*/     OPC_CheckChild2Type, MVT::i32,
/*41195*/     OPC_CheckPredicate, 76, // Predicate_mskor_global
/*41197*/     OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41199*/     OPC_EmitMergeInputChains1_0,
/*41200*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*41208*/   /*SwitchOpcode*/ 11|128,2/*267*/, TARGET_VAL(ISD::SHL),// ->41479
/*41212*/     OPC_RecordChild0, // #0 = $src0
/*41213*/     OPC_RecordChild1, // #1 = $src1
/*41214*/     OPC_CheckChild1Type, MVT::i32,
/*41216*/     OPC_SwitchType /*2 cases */, 102|128,1/*230*/, MVT::i32,// ->41450
/*41220*/       OPC_Scope, 11, /*->41233*/ // 4 children in Scope
/*41222*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*41224*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHL_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*41233*/       /*Scope*/ 101, /*->41335*/
/*41234*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*41236*/         OPC_EmitInteger, MVT::i32, 0, 
/*41239*/         OPC_EmitInteger, MVT::i32, 0, 
/*41242*/         OPC_EmitInteger, MVT::i32, 1, 
/*41245*/         OPC_EmitInteger, MVT::i32, 0, 
/*41248*/         OPC_EmitInteger, MVT::i32, 0, 
/*41251*/         OPC_EmitInteger, MVT::i32, 0, 
/*41254*/         OPC_EmitInteger, MVT::i32, 0, 
/*41257*/         OPC_EmitInteger, MVT::i32, 0, 
/*41260*/         OPC_EmitInteger, MVT::i32, 0, 
/*41263*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41275*/         OPC_EmitInteger, MVT::i32, 0, 
/*41278*/         OPC_EmitInteger, MVT::i32, 0, 
/*41281*/         OPC_EmitInteger, MVT::i32, 0, 
/*41284*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41296*/         OPC_EmitInteger, MVT::i32, 1, 
/*41299*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41302*/         OPC_EmitInteger, MVT::i32, 0, 
/*41305*/         OPC_EmitInteger, MVT::i32, 0, 
/*41308*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41335*/       /*Scope*/ 101, /*->41437*/
/*41336*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41338*/         OPC_EmitInteger, MVT::i32, 0, 
/*41341*/         OPC_EmitInteger, MVT::i32, 0, 
/*41344*/         OPC_EmitInteger, MVT::i32, 1, 
/*41347*/         OPC_EmitInteger, MVT::i32, 0, 
/*41350*/         OPC_EmitInteger, MVT::i32, 0, 
/*41353*/         OPC_EmitInteger, MVT::i32, 0, 
/*41356*/         OPC_EmitInteger, MVT::i32, 0, 
/*41359*/         OPC_EmitInteger, MVT::i32, 0, 
/*41362*/         OPC_EmitInteger, MVT::i32, 0, 
/*41365*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41377*/         OPC_EmitInteger, MVT::i32, 0, 
/*41380*/         OPC_EmitInteger, MVT::i32, 0, 
/*41383*/         OPC_EmitInteger, MVT::i32, 0, 
/*41386*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41398*/         OPC_EmitInteger, MVT::i32, 1, 
/*41401*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41404*/         OPC_EmitInteger, MVT::i32, 0, 
/*41407*/         OPC_EmitInteger, MVT::i32, 0, 
/*41410*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41437*/       /*Scope*/ 11, /*->41449*/
/*41438*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41440*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LSHL_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (V_LSHL_B32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*41449*/       0, /*End of Scope*/
/*41450*/     /*SwitchType*/ 26, MVT::i64,// ->41478
/*41452*/       OPC_Scope, 11, /*->41465*/ // 2 children in Scope
/*41454*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*41456*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHL_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*41465*/       /*Scope*/ 11, /*->41477*/
/*41466*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41468*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LSHL_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (V_LSHL_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*41477*/       0, /*End of Scope*/
/*41478*/     0, // EndSwitchType
/*41479*/   /*SwitchOpcode*/ 11|128,2/*267*/, TARGET_VAL(ISD::SRL),// ->41750
/*41483*/     OPC_RecordChild0, // #0 = $src0
/*41484*/     OPC_RecordChild1, // #1 = $src1
/*41485*/     OPC_CheckChild1Type, MVT::i32,
/*41487*/     OPC_SwitchType /*2 cases */, 102|128,1/*230*/, MVT::i32,// ->41721
/*41491*/       OPC_Scope, 11, /*->41504*/ // 4 children in Scope
/*41493*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*41495*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*41504*/       /*Scope*/ 101, /*->41606*/
/*41505*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*41507*/         OPC_EmitInteger, MVT::i32, 0, 
/*41510*/         OPC_EmitInteger, MVT::i32, 0, 
/*41513*/         OPC_EmitInteger, MVT::i32, 1, 
/*41516*/         OPC_EmitInteger, MVT::i32, 0, 
/*41519*/         OPC_EmitInteger, MVT::i32, 0, 
/*41522*/         OPC_EmitInteger, MVT::i32, 0, 
/*41525*/         OPC_EmitInteger, MVT::i32, 0, 
/*41528*/         OPC_EmitInteger, MVT::i32, 0, 
/*41531*/         OPC_EmitInteger, MVT::i32, 0, 
/*41534*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41546*/         OPC_EmitInteger, MVT::i32, 0, 
/*41549*/         OPC_EmitInteger, MVT::i32, 0, 
/*41552*/         OPC_EmitInteger, MVT::i32, 0, 
/*41555*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41567*/         OPC_EmitInteger, MVT::i32, 1, 
/*41570*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41573*/         OPC_EmitInteger, MVT::i32, 0, 
/*41576*/         OPC_EmitInteger, MVT::i32, 0, 
/*41579*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41606*/       /*Scope*/ 101, /*->41708*/
/*41607*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41609*/         OPC_EmitInteger, MVT::i32, 0, 
/*41612*/         OPC_EmitInteger, MVT::i32, 0, 
/*41615*/         OPC_EmitInteger, MVT::i32, 1, 
/*41618*/         OPC_EmitInteger, MVT::i32, 0, 
/*41621*/         OPC_EmitInteger, MVT::i32, 0, 
/*41624*/         OPC_EmitInteger, MVT::i32, 0, 
/*41627*/         OPC_EmitInteger, MVT::i32, 0, 
/*41630*/         OPC_EmitInteger, MVT::i32, 0, 
/*41633*/         OPC_EmitInteger, MVT::i32, 0, 
/*41636*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41648*/         OPC_EmitInteger, MVT::i32, 0, 
/*41651*/         OPC_EmitInteger, MVT::i32, 0, 
/*41654*/         OPC_EmitInteger, MVT::i32, 0, 
/*41657*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41669*/         OPC_EmitInteger, MVT::i32, 1, 
/*41672*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41675*/         OPC_EmitInteger, MVT::i32, 0, 
/*41678*/         OPC_EmitInteger, MVT::i32, 0, 
/*41681*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41708*/       /*Scope*/ 11, /*->41720*/
/*41709*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41711*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LSHR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (V_LSHR_B32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*41720*/       0, /*End of Scope*/
/*41721*/     /*SwitchType*/ 26, MVT::i64,// ->41749
/*41723*/       OPC_Scope, 11, /*->41736*/ // 2 children in Scope
/*41725*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*41727*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHR_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*41736*/       /*Scope*/ 11, /*->41748*/
/*41737*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41739*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LSHR_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (V_LSHR_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*41748*/       0, /*End of Scope*/
/*41749*/     0, // EndSwitchType
/*41750*/   /*SwitchOpcode*/ 11|128,2/*267*/, TARGET_VAL(ISD::SRA),// ->42021
/*41754*/     OPC_RecordChild0, // #0 = $src0
/*41755*/     OPC_RecordChild1, // #1 = $src1
/*41756*/     OPC_CheckChild1Type, MVT::i32,
/*41758*/     OPC_SwitchType /*2 cases */, 102|128,1/*230*/, MVT::i32,// ->41992
/*41762*/       OPC_Scope, 11, /*->41775*/ // 4 children in Scope
/*41764*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*41766*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_ASHR_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*41775*/       /*Scope*/ 101, /*->41877*/
/*41776*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*41778*/         OPC_EmitInteger, MVT::i32, 0, 
/*41781*/         OPC_EmitInteger, MVT::i32, 0, 
/*41784*/         OPC_EmitInteger, MVT::i32, 1, 
/*41787*/         OPC_EmitInteger, MVT::i32, 0, 
/*41790*/         OPC_EmitInteger, MVT::i32, 0, 
/*41793*/         OPC_EmitInteger, MVT::i32, 0, 
/*41796*/         OPC_EmitInteger, MVT::i32, 0, 
/*41799*/         OPC_EmitInteger, MVT::i32, 0, 
/*41802*/         OPC_EmitInteger, MVT::i32, 0, 
/*41805*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41817*/         OPC_EmitInteger, MVT::i32, 0, 
/*41820*/         OPC_EmitInteger, MVT::i32, 0, 
/*41823*/         OPC_EmitInteger, MVT::i32, 0, 
/*41826*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41838*/         OPC_EmitInteger, MVT::i32, 1, 
/*41841*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41844*/         OPC_EmitInteger, MVT::i32, 0, 
/*41847*/         OPC_EmitInteger, MVT::i32, 0, 
/*41850*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41877*/       /*Scope*/ 101, /*->41979*/
/*41878*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41880*/         OPC_EmitInteger, MVT::i32, 0, 
/*41883*/         OPC_EmitInteger, MVT::i32, 0, 
/*41886*/         OPC_EmitInteger, MVT::i32, 1, 
/*41889*/         OPC_EmitInteger, MVT::i32, 0, 
/*41892*/         OPC_EmitInteger, MVT::i32, 0, 
/*41895*/         OPC_EmitInteger, MVT::i32, 0, 
/*41898*/         OPC_EmitInteger, MVT::i32, 0, 
/*41901*/         OPC_EmitInteger, MVT::i32, 0, 
/*41904*/         OPC_EmitInteger, MVT::i32, 0, 
/*41907*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41919*/         OPC_EmitInteger, MVT::i32, 0, 
/*41922*/         OPC_EmitInteger, MVT::i32, 0, 
/*41925*/         OPC_EmitInteger, MVT::i32, 0, 
/*41928*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41940*/         OPC_EmitInteger, MVT::i32, 1, 
/*41943*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41946*/         OPC_EmitInteger, MVT::i32, 0, 
/*41949*/         OPC_EmitInteger, MVT::i32, 0, 
/*41952*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41979*/       /*Scope*/ 11, /*->41991*/
/*41980*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41982*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ASHR_I32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (V_ASHR_I32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*41991*/       0, /*End of Scope*/
/*41992*/     /*SwitchType*/ 26, MVT::i64,// ->42020
/*41994*/       OPC_Scope, 11, /*->42007*/ // 2 children in Scope
/*41996*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*41998*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_ASHR_I64:i64 i64:i64:$src0, i32:i32:$src1)
/*42007*/       /*Scope*/ 11, /*->42019*/
/*42008*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42010*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ASHR_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (V_ASHR_I64:i64 i64:i64:$src0, i32:i32:$src1)
/*42019*/       0, /*End of Scope*/
/*42020*/     0, // EndSwitchType
/*42021*/   /*SwitchOpcode*/ 81, TARGET_VAL(ISD::Constant),// ->42105
/*42024*/     OPC_RecordNode, // #0 = $imm
/*42025*/     OPC_SwitchType /*3 cases */, 46, MVT::i32,// ->42074
/*42028*/       OPC_Scope, 14, /*->42044*/ // 2 children in Scope
/*42030*/         OPC_CheckPredicate, 77, // Predicate_anonymous_848
/*42032*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42034*/         OPC_EmitConvertToTarget, 0,
/*42036*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_848>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*42044*/       /*Scope*/ 28, /*->42073*/
/*42045*/         OPC_Scope, 12, /*->42059*/ // 2 children in Scope
/*42047*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42049*/           OPC_EmitConvertToTarget, 0,
/*42051*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*42059*/         /*Scope*/ 12, /*->42072*/
/*42060*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42062*/           OPC_EmitConvertToTarget, 0,
/*42064*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$val - Complexity = 3
                    // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*42072*/         0, /*End of Scope*/
/*42073*/       0, /*End of Scope*/
/*42074*/     /*SwitchType*/ 14, MVT::i64,// ->42090
/*42076*/       OPC_CheckPredicate, 78, // Predicate_anonymous_854
/*42078*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42080*/       OPC_EmitConvertToTarget, 0,
/*42082*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_854>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_855>>:$imm)
/*42090*/     /*SwitchType*/ 12, MVT::i1,// ->42104
/*42092*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42094*/       OPC_EmitConvertToTarget, 0,
/*42096*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_I1), 0,
                    1/*#VTs*/, MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$src - Complexity = 3
                // Dst: (V_MOV_I1:i1 (imm:i1):$src)
/*42104*/     0, // EndSwitchType
/*42105*/   /*SwitchOpcode*/ 32|128,2/*288*/, TARGET_VAL(ISD::BITCAST),// ->42397
/*42109*/     OPC_RecordChild0, // #0 = $src0
/*42110*/     OPC_Scope, 25, /*->42137*/ // 13 children in Scope
/*42112*/       OPC_CheckChild0Type, MVT::f32,
/*42114*/       OPC_CheckType, MVT::i32,
/*42116*/       OPC_Scope, 5, /*->42123*/ // 2 children in Scope
/*42118*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42120*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:i32:$src0
/*42123*/       /*Scope*/ 12, /*->42136*/
/*42124*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42126*/         OPC_Scope, 3, /*->42131*/ // 2 children in Scope
/*42128*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                    // Dst: SReg_32:i32:$src0
/*42131*/         /*Scope*/ 3, /*->42135*/
/*42132*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 VReg_32:f32:$src0) - Complexity = 3
                    // Dst: VReg_32:i32:$src0
/*42135*/         0, /*End of Scope*/
/*42136*/       0, /*End of Scope*/
/*42137*/     /*Scope*/ 18, /*->42156*/
/*42138*/       OPC_CheckChild0Type, MVT::f64,
/*42140*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->42148
/*42143*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42145*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*42148*/       /*SwitchType*/ 5, MVT::v2i32,// ->42155
/*42150*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42152*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*42155*/       0, // EndSwitchType
/*42156*/     /*Scope*/ 34, /*->42191*/
/*42157*/       OPC_CheckChild0Type, MVT::v2i32,
/*42159*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->42167
/*42162*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42164*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*42167*/       /*SwitchType*/ 5, MVT::f64,// ->42174
/*42169*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42171*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*42174*/       /*SwitchType*/ 14, MVT::v2f32,// ->42190
/*42176*/         OPC_Scope, 5, /*->42183*/ // 2 children in Scope
/*42178*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42180*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*42183*/         /*Scope*/ 5, /*->42189*/
/*42184*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42186*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*42189*/         0, /*End of Scope*/
/*42190*/       0, // EndSwitchType
/*42191*/     /*Scope*/ 27, /*->42219*/
/*42192*/       OPC_CheckChild0Type, MVT::v2f32,
/*42194*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->42202
/*42197*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42199*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*42202*/       /*SwitchType*/ 14, MVT::v2i32,// ->42218
/*42204*/         OPC_Scope, 5, /*->42211*/ // 2 children in Scope
/*42206*/           OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42208*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*42211*/         /*Scope*/ 5, /*->42217*/
/*42212*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42214*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*42217*/         0, /*End of Scope*/
/*42218*/       0, // EndSwitchType
/*42219*/     /*Scope*/ 25, /*->42245*/
/*42220*/       OPC_CheckChild0Type, MVT::i32,
/*42222*/       OPC_CheckType, MVT::f32,
/*42224*/       OPC_Scope, 5, /*->42231*/ // 2 children in Scope
/*42226*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42228*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:f32:$src0
/*42231*/       /*Scope*/ 12, /*->42244*/
/*42232*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42234*/         OPC_Scope, 3, /*->42239*/ // 2 children in Scope
/*42236*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                    // Dst: SReg_32:f32:$src0
/*42239*/         /*Scope*/ 3, /*->42243*/
/*42240*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 VReg_32:i32:$src0) - Complexity = 3
                    // Dst: VReg_32:f32:$src0
/*42243*/         0, /*End of Scope*/
/*42244*/       0, /*End of Scope*/
/*42245*/     /*Scope*/ 25, /*->42271*/
/*42246*/       OPC_CheckChild0Type, MVT::i64,
/*42248*/       OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->42256
/*42251*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42253*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*42256*/       /*SwitchType*/ 5, MVT::v2i32,// ->42263
/*42258*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42260*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*42263*/       /*SwitchType*/ 5, MVT::v2f32,// ->42270
/*42265*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42267*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*42270*/       0, // EndSwitchType
/*42271*/     /*Scope*/ 18, /*->42290*/
/*42272*/       OPC_CheckChild0Type, MVT::v4f32,
/*42274*/       OPC_CheckType, MVT::v4i32,
/*42276*/       OPC_Scope, 5, /*->42283*/ // 2 children in Scope
/*42278*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42280*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4i32:$src0
/*42283*/       /*Scope*/ 5, /*->42289*/
/*42284*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42286*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*42289*/       0, /*End of Scope*/
/*42290*/     /*Scope*/ 16, /*->42307*/
/*42291*/       OPC_CheckChild0Type, MVT::v8f32,
/*42293*/       OPC_CheckType, MVT::v8i32,
/*42295*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42297*/       OPC_Scope, 3, /*->42302*/ // 2 children in Scope
/*42299*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*42302*/       /*Scope*/ 3, /*->42306*/
/*42303*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*42306*/       0, /*End of Scope*/
/*42307*/     /*Scope*/ 16, /*->42324*/
/*42308*/       OPC_CheckChild0Type, MVT::v32i8,
/*42310*/       OPC_CheckType, MVT::v8i32,
/*42312*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42314*/       OPC_Scope, 3, /*->42319*/ // 2 children in Scope
/*42316*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*42319*/       /*Scope*/ 3, /*->42323*/
/*42320*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*42323*/       0, /*End of Scope*/
/*42324*/     /*Scope*/ 32, /*->42357*/
/*42325*/       OPC_CheckChild0Type, MVT::v8i32,
/*42327*/       OPC_SwitchType /*2 cases */, 12, MVT::v32i8,// ->42342
/*42330*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42332*/         OPC_Scope, 3, /*->42337*/ // 2 children in Scope
/*42334*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v32i8:$src0
/*42337*/         /*Scope*/ 3, /*->42341*/
/*42338*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v32i8:$src0
/*42341*/         0, /*End of Scope*/
/*42342*/       /*SwitchType*/ 12, MVT::v8f32,// ->42356
/*42344*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42346*/         OPC_Scope, 3, /*->42351*/ // 2 children in Scope
/*42348*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v8f32:$src0
/*42351*/         /*Scope*/ 3, /*->42355*/
/*42352*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v8f32:$src0
/*42355*/         0, /*End of Scope*/
/*42356*/       0, // EndSwitchType
/*42357*/     /*Scope*/ 9, /*->42367*/
/*42358*/       OPC_CheckChild0Type, MVT::v16f32,
/*42360*/       OPC_CheckType, MVT::v16i32,
/*42362*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42364*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*42367*/     /*Scope*/ 18, /*->42386*/
/*42368*/       OPC_CheckChild0Type, MVT::v4i32,
/*42370*/       OPC_CheckType, MVT::v4f32,
/*42372*/       OPC_Scope, 5, /*->42379*/ // 2 children in Scope
/*42374*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42376*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4f32:$src0
/*42379*/       /*Scope*/ 5, /*->42385*/
/*42380*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42382*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*42385*/       0, /*End of Scope*/
/*42386*/     /*Scope*/ 9, /*->42396*/
/*42387*/       OPC_CheckChild0Type, MVT::v16i32,
/*42389*/       OPC_CheckType, MVT::v16f32,
/*42391*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42393*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*42396*/     0, /*End of Scope*/
/*42397*/   /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->42408
/*42400*/     OPC_RecordChild0, // #0 = $addr
/*42401*/     OPC_CheckType, MVT::i32,
/*42403*/     OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42405*/     OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*42408*/   /*SwitchOpcode*/ 33|128,1/*161*/, TARGET_VAL(ISD::AND),// ->42573
/*42412*/     OPC_RecordChild0, // #0 = $src0
/*42413*/     OPC_RecordChild1, // #1 = $src1
/*42414*/     OPC_SwitchType /*3 cases */, 0|128,1/*128*/, MVT::i32,// ->42546
/*42418*/       OPC_Scope, 101, /*->42521*/ // 3 children in Scope
/*42420*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42422*/         OPC_EmitInteger, MVT::i32, 0, 
/*42425*/         OPC_EmitInteger, MVT::i32, 0, 
/*42428*/         OPC_EmitInteger, MVT::i32, 1, 
/*42431*/         OPC_EmitInteger, MVT::i32, 0, 
/*42434*/         OPC_EmitInteger, MVT::i32, 0, 
/*42437*/         OPC_EmitInteger, MVT::i32, 0, 
/*42440*/         OPC_EmitInteger, MVT::i32, 0, 
/*42443*/         OPC_EmitInteger, MVT::i32, 0, 
/*42446*/         OPC_EmitInteger, MVT::i32, 0, 
/*42449*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42461*/         OPC_EmitInteger, MVT::i32, 0, 
/*42464*/         OPC_EmitInteger, MVT::i32, 0, 
/*42467*/         OPC_EmitInteger, MVT::i32, 0, 
/*42470*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42482*/         OPC_EmitInteger, MVT::i32, 1, 
/*42485*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42488*/         OPC_EmitInteger, MVT::i32, 0, 
/*42491*/         OPC_EmitInteger, MVT::i32, 0, 
/*42494*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::AND_INT), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42521*/       /*Scope*/ 11, /*->42533*/
/*42522*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*42524*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_AND_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*42533*/       /*Scope*/ 11, /*->42545*/
/*42534*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42536*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (V_AND_B32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*42545*/       0, /*End of Scope*/
/*42546*/     /*SwitchType*/ 11, MVT::i64,// ->42559
/*42548*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*42550*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                // Dst: (S_AND_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*42559*/     /*SwitchType*/ 11, MVT::i1,// ->42572
/*42561*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42563*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_AND_I1), 0,
                    1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                // Dst: (V_AND_I1:i1 i1:i1:$src0, i1:i1:$src1)
/*42572*/     0, // EndSwitchType
/*42573*/   /*SwitchOpcode*/ 4|128,1/*132*/, TARGET_VAL(ISD::SUB),// ->42709
/*42577*/     OPC_RecordChild0, // #0 = $src0
/*42578*/     OPC_RecordChild1, // #1 = $src1
/*42579*/     OPC_CheckType, MVT::i32,
/*42581*/     OPC_Scope, 101, /*->42684*/ // 3 children in Scope
/*42583*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42585*/       OPC_EmitInteger, MVT::i32, 0, 
/*42588*/       OPC_EmitInteger, MVT::i32, 0, 
/*42591*/       OPC_EmitInteger, MVT::i32, 1, 
/*42594*/       OPC_EmitInteger, MVT::i32, 0, 
/*42597*/       OPC_EmitInteger, MVT::i32, 0, 
/*42600*/       OPC_EmitInteger, MVT::i32, 0, 
/*42603*/       OPC_EmitInteger, MVT::i32, 0, 
/*42606*/       OPC_EmitInteger, MVT::i32, 0, 
/*42609*/       OPC_EmitInteger, MVT::i32, 0, 
/*42612*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42624*/       OPC_EmitInteger, MVT::i32, 0, 
/*42627*/       OPC_EmitInteger, MVT::i32, 0, 
/*42630*/       OPC_EmitInteger, MVT::i32, 0, 
/*42633*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42645*/       OPC_EmitInteger, MVT::i32, 1, 
/*42648*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42651*/       OPC_EmitInteger, MVT::i32, 0, 
/*42654*/       OPC_EmitInteger, MVT::i32, 0, 
/*42657*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUB_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42684*/     /*Scope*/ 11, /*->42696*/
/*42685*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*42687*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_SUB_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*42696*/     /*Scope*/ 11, /*->42708*/
/*42697*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42699*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_I32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_SUB_I32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*42708*/     0, /*End of Scope*/
/*42709*/   /*SwitchOpcode*/ 4|128,1/*132*/, TARGET_VAL(AMDGPUISD::SMAX),// ->42845
/*42713*/     OPC_RecordChild0, // #0 = $src0
/*42714*/     OPC_RecordChild1, // #1 = $src1
/*42715*/     OPC_CheckType, MVT::i32,
/*42717*/     OPC_Scope, 101, /*->42820*/ // 3 children in Scope
/*42719*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42721*/       OPC_EmitInteger, MVT::i32, 0, 
/*42724*/       OPC_EmitInteger, MVT::i32, 0, 
/*42727*/       OPC_EmitInteger, MVT::i32, 1, 
/*42730*/       OPC_EmitInteger, MVT::i32, 0, 
/*42733*/       OPC_EmitInteger, MVT::i32, 0, 
/*42736*/       OPC_EmitInteger, MVT::i32, 0, 
/*42739*/       OPC_EmitInteger, MVT::i32, 0, 
/*42742*/       OPC_EmitInteger, MVT::i32, 0, 
/*42745*/       OPC_EmitInteger, MVT::i32, 0, 
/*42748*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42760*/       OPC_EmitInteger, MVT::i32, 0, 
/*42763*/       OPC_EmitInteger, MVT::i32, 0, 
/*42766*/       OPC_EmitInteger, MVT::i32, 0, 
/*42769*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42781*/       OPC_EmitInteger, MVT::i32, 1, 
/*42784*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42787*/       OPC_EmitInteger, MVT::i32, 0, 
/*42790*/       OPC_EmitInteger, MVT::i32, 0, 
/*42793*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUsmax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42820*/     /*Scope*/ 11, /*->42832*/
/*42821*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*42823*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUsmax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MAX_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42832*/     /*Scope*/ 11, /*->42844*/
/*42833*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42835*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_I32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUsmax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MAX_I32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*42844*/     0, /*End of Scope*/
/*42845*/   /*SwitchOpcode*/ 4|128,1/*132*/, TARGET_VAL(AMDGPUISD::SMIN),// ->42981
/*42849*/     OPC_RecordChild0, // #0 = $src0
/*42850*/     OPC_RecordChild1, // #1 = $src1
/*42851*/     OPC_CheckType, MVT::i32,
/*42853*/     OPC_Scope, 101, /*->42956*/ // 3 children in Scope
/*42855*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42857*/       OPC_EmitInteger, MVT::i32, 0, 
/*42860*/       OPC_EmitInteger, MVT::i32, 0, 
/*42863*/       OPC_EmitInteger, MVT::i32, 1, 
/*42866*/       OPC_EmitInteger, MVT::i32, 0, 
/*42869*/       OPC_EmitInteger, MVT::i32, 0, 
/*42872*/       OPC_EmitInteger, MVT::i32, 0, 
/*42875*/       OPC_EmitInteger, MVT::i32, 0, 
/*42878*/       OPC_EmitInteger, MVT::i32, 0, 
/*42881*/       OPC_EmitInteger, MVT::i32, 0, 
/*42884*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42896*/       OPC_EmitInteger, MVT::i32, 0, 
/*42899*/       OPC_EmitInteger, MVT::i32, 0, 
/*42902*/       OPC_EmitInteger, MVT::i32, 0, 
/*42905*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42917*/       OPC_EmitInteger, MVT::i32, 1, 
/*42920*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42923*/       OPC_EmitInteger, MVT::i32, 0, 
/*42926*/       OPC_EmitInteger, MVT::i32, 0, 
/*42929*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUsmin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42956*/     /*Scope*/ 11, /*->42968*/
/*42957*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*42959*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUsmin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42968*/     /*Scope*/ 11, /*->42980*/
/*42969*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42971*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_I32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUsmin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MIN_I32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*42980*/     0, /*End of Scope*/
/*42981*/   /*SwitchOpcode*/ 4|128,1/*132*/, TARGET_VAL(AMDGPUISD::UMAX),// ->43117
/*42985*/     OPC_RecordChild0, // #0 = $src0
/*42986*/     OPC_RecordChild1, // #1 = $src1
/*42987*/     OPC_CheckType, MVT::i32,
/*42989*/     OPC_Scope, 101, /*->43092*/ // 3 children in Scope
/*42991*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42993*/       OPC_EmitInteger, MVT::i32, 0, 
/*42996*/       OPC_EmitInteger, MVT::i32, 0, 
/*42999*/       OPC_EmitInteger, MVT::i32, 1, 
/*43002*/       OPC_EmitInteger, MVT::i32, 0, 
/*43005*/       OPC_EmitInteger, MVT::i32, 0, 
/*43008*/       OPC_EmitInteger, MVT::i32, 0, 
/*43011*/       OPC_EmitInteger, MVT::i32, 0, 
/*43014*/       OPC_EmitInteger, MVT::i32, 0, 
/*43017*/       OPC_EmitInteger, MVT::i32, 0, 
/*43020*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43032*/       OPC_EmitInteger, MVT::i32, 0, 
/*43035*/       OPC_EmitInteger, MVT::i32, 0, 
/*43038*/       OPC_EmitInteger, MVT::i32, 0, 
/*43041*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43053*/       OPC_EmitInteger, MVT::i32, 1, 
/*43056*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43059*/       OPC_EmitInteger, MVT::i32, 0, 
/*43062*/       OPC_EmitInteger, MVT::i32, 0, 
/*43065*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUumax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43092*/     /*Scope*/ 11, /*->43104*/
/*43093*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*43095*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUumax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MAX_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*43104*/     /*Scope*/ 11, /*->43116*/
/*43105*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43107*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_U32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUumax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MAX_U32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*43116*/     0, /*End of Scope*/
/*43117*/   /*SwitchOpcode*/ 4|128,1/*132*/, TARGET_VAL(AMDGPUISD::UMIN),// ->43253
/*43121*/     OPC_RecordChild0, // #0 = $src0
/*43122*/     OPC_RecordChild1, // #1 = $src1
/*43123*/     OPC_CheckType, MVT::i32,
/*43125*/     OPC_Scope, 101, /*->43228*/ // 3 children in Scope
/*43127*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43129*/       OPC_EmitInteger, MVT::i32, 0, 
/*43132*/       OPC_EmitInteger, MVT::i32, 0, 
/*43135*/       OPC_EmitInteger, MVT::i32, 1, 
/*43138*/       OPC_EmitInteger, MVT::i32, 0, 
/*43141*/       OPC_EmitInteger, MVT::i32, 0, 
/*43144*/       OPC_EmitInteger, MVT::i32, 0, 
/*43147*/       OPC_EmitInteger, MVT::i32, 0, 
/*43150*/       OPC_EmitInteger, MVT::i32, 0, 
/*43153*/       OPC_EmitInteger, MVT::i32, 0, 
/*43156*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43168*/       OPC_EmitInteger, MVT::i32, 0, 
/*43171*/       OPC_EmitInteger, MVT::i32, 0, 
/*43174*/       OPC_EmitInteger, MVT::i32, 0, 
/*43177*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43189*/       OPC_EmitInteger, MVT::i32, 1, 
/*43192*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43195*/       OPC_EmitInteger, MVT::i32, 0, 
/*43198*/       OPC_EmitInteger, MVT::i32, 0, 
/*43201*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUumin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43228*/     /*Scope*/ 11, /*->43240*/
/*43229*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*43231*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUumin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*43240*/     /*Scope*/ 11, /*->43252*/
/*43241*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43243*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_U32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUumin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MIN_U32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*43252*/     0, /*End of Scope*/
/*43253*/   /*SwitchOpcode*/ 109|128,1/*237*/, TARGET_VAL(ISD::FP_TO_SINT),// ->43494
/*43257*/     OPC_RecordChild0, // #0 = $src0
/*43258*/     OPC_CheckType, MVT::i32,
/*43260*/     OPC_Scope, 89|128,1/*217*/, /*->43480*/ // 2 children in Scope
/*43263*/       OPC_CheckChild0Type, MVT::f32,
/*43265*/       OPC_Scope, 67, /*->43334*/ // 3 children in Scope
/*43267*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*43269*/         OPC_EmitInteger, MVT::i32, 1, 
/*43272*/         OPC_EmitInteger, MVT::i32, 0, 
/*43275*/         OPC_EmitInteger, MVT::i32, 0, 
/*43278*/         OPC_EmitInteger, MVT::i32, 0, 
/*43281*/         OPC_EmitInteger, MVT::i32, 0, 
/*43284*/         OPC_EmitInteger, MVT::i32, 0, 
/*43287*/         OPC_EmitInteger, MVT::i32, 0, 
/*43290*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43302*/         OPC_EmitInteger, MVT::i32, 1, 
/*43305*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43308*/         OPC_EmitInteger, MVT::i32, 0, 
/*43311*/         OPC_EmitInteger, MVT::i32, 0, 
/*43314*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*43334*/       /*Scope*/ 10, /*->43345*/
/*43335*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43337*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (V_CVT_I32_F32_e32:i32 f32:f32:$src0)
/*43345*/       /*Scope*/ 4|128,1/*132*/, /*->43479*/
/*43347*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43349*/         OPC_EmitInteger, MVT::i32, 1, 
/*43352*/         OPC_EmitInteger, MVT::i32, 0, 
/*43355*/         OPC_EmitInteger, MVT::i32, 0, 
/*43358*/         OPC_EmitInteger, MVT::i32, 0, 
/*43361*/         OPC_EmitInteger, MVT::i32, 1, 
/*43364*/         OPC_EmitInteger, MVT::i32, 0, 
/*43367*/         OPC_EmitInteger, MVT::i32, 0, 
/*43370*/         OPC_EmitInteger, MVT::i32, 0, 
/*43373*/         OPC_EmitInteger, MVT::i32, 0, 
/*43376*/         OPC_EmitInteger, MVT::i32, 0, 
/*43379*/         OPC_EmitInteger, MVT::i32, 0, 
/*43382*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43394*/         OPC_EmitInteger, MVT::i32, 1, 
/*43397*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43400*/         OPC_EmitInteger, MVT::i32, 0, 
/*43403*/         OPC_EmitInteger, MVT::i32, 0, 
/*43406*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*43426*/         OPC_EmitInteger, MVT::i32, 0, 
/*43429*/         OPC_EmitInteger, MVT::i32, 0, 
/*43432*/         OPC_EmitInteger, MVT::i32, 0, 
/*43435*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43447*/         OPC_EmitInteger, MVT::i32, 1, 
/*43450*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43453*/         OPC_EmitInteger, MVT::i32, 0, 
/*43456*/         OPC_EmitInteger, MVT::i32, 0, 
/*43459*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*43479*/       0, /*End of Scope*/
/*43480*/     /*Scope*/ 12, /*->43493*/
/*43481*/       OPC_CheckChild0Type, MVT::f64,
/*43483*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43485*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (fp_to_sint:i32 f64:f64:$src0) - Complexity = 3
                // Dst: (V_CVT_I32_F64_e32:i32 f64:f64:$src0)
/*43493*/     0, /*End of Scope*/
/*43494*/   /*SwitchOpcode*/ 109|128,1/*237*/, TARGET_VAL(ISD::FP_TO_UINT),// ->43735
/*43498*/     OPC_RecordChild0, // #0 = $src0
/*43499*/     OPC_CheckType, MVT::i32,
/*43501*/     OPC_Scope, 89|128,1/*217*/, /*->43721*/ // 2 children in Scope
/*43504*/       OPC_CheckChild0Type, MVT::f32,
/*43506*/       OPC_Scope, 67, /*->43575*/ // 3 children in Scope
/*43508*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*43510*/         OPC_EmitInteger, MVT::i32, 1, 
/*43513*/         OPC_EmitInteger, MVT::i32, 0, 
/*43516*/         OPC_EmitInteger, MVT::i32, 0, 
/*43519*/         OPC_EmitInteger, MVT::i32, 0, 
/*43522*/         OPC_EmitInteger, MVT::i32, 0, 
/*43525*/         OPC_EmitInteger, MVT::i32, 0, 
/*43528*/         OPC_EmitInteger, MVT::i32, 0, 
/*43531*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43543*/         OPC_EmitInteger, MVT::i32, 1, 
/*43546*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43549*/         OPC_EmitInteger, MVT::i32, 0, 
/*43552*/         OPC_EmitInteger, MVT::i32, 0, 
/*43555*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*43575*/       /*Scope*/ 10, /*->43586*/
/*43576*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43578*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (V_CVT_U32_F32_e32:i32 f32:f32:$src0)
/*43586*/       /*Scope*/ 4|128,1/*132*/, /*->43720*/
/*43588*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43590*/         OPC_EmitInteger, MVT::i32, 1, 
/*43593*/         OPC_EmitInteger, MVT::i32, 0, 
/*43596*/         OPC_EmitInteger, MVT::i32, 0, 
/*43599*/         OPC_EmitInteger, MVT::i32, 0, 
/*43602*/         OPC_EmitInteger, MVT::i32, 1, 
/*43605*/         OPC_EmitInteger, MVT::i32, 0, 
/*43608*/         OPC_EmitInteger, MVT::i32, 0, 
/*43611*/         OPC_EmitInteger, MVT::i32, 0, 
/*43614*/         OPC_EmitInteger, MVT::i32, 0, 
/*43617*/         OPC_EmitInteger, MVT::i32, 0, 
/*43620*/         OPC_EmitInteger, MVT::i32, 0, 
/*43623*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43635*/         OPC_EmitInteger, MVT::i32, 1, 
/*43638*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43641*/         OPC_EmitInteger, MVT::i32, 0, 
/*43644*/         OPC_EmitInteger, MVT::i32, 0, 
/*43647*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*43667*/         OPC_EmitInteger, MVT::i32, 0, 
/*43670*/         OPC_EmitInteger, MVT::i32, 0, 
/*43673*/         OPC_EmitInteger, MVT::i32, 0, 
/*43676*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43688*/         OPC_EmitInteger, MVT::i32, 1, 
/*43691*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43694*/         OPC_EmitInteger, MVT::i32, 0, 
/*43697*/         OPC_EmitInteger, MVT::i32, 0, 
/*43700*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*43720*/       0, /*End of Scope*/
/*43721*/     /*Scope*/ 12, /*->43734*/
/*43722*/       OPC_CheckChild0Type, MVT::f64,
/*43724*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43726*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (fp_to_uint:i32 f64:f64:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F64_e32:i32 f64:f64:$src0)
/*43734*/     0, /*End of Scope*/
/*43735*/   /*SwitchOpcode*/ 92|128,2/*348*/, TARGET_VAL(ISD::MUL),// ->44087
/*43739*/     OPC_RecordChild0, // #0 = $src0
/*43740*/     OPC_RecordChild1, // #1 = $src1
/*43741*/     OPC_CheckType, MVT::i32,
/*43743*/     OPC_Scope, 101, /*->43846*/ // 4 children in Scope
/*43745*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*43747*/       OPC_EmitInteger, MVT::i32, 0, 
/*43750*/       OPC_EmitInteger, MVT::i32, 0, 
/*43753*/       OPC_EmitInteger, MVT::i32, 1, 
/*43756*/       OPC_EmitInteger, MVT::i32, 0, 
/*43759*/       OPC_EmitInteger, MVT::i32, 0, 
/*43762*/       OPC_EmitInteger, MVT::i32, 0, 
/*43765*/       OPC_EmitInteger, MVT::i32, 0, 
/*43768*/       OPC_EmitInteger, MVT::i32, 0, 
/*43771*/       OPC_EmitInteger, MVT::i32, 0, 
/*43774*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43786*/       OPC_EmitInteger, MVT::i32, 0, 
/*43789*/       OPC_EmitInteger, MVT::i32, 0, 
/*43792*/       OPC_EmitInteger, MVT::i32, 0, 
/*43795*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43807*/       OPC_EmitInteger, MVT::i32, 1, 
/*43810*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43813*/       OPC_EmitInteger, MVT::i32, 0, 
/*43816*/       OPC_EmitInteger, MVT::i32, 0, 
/*43819*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43846*/     /*Scope*/ 101, /*->43948*/
/*43847*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*43849*/       OPC_EmitInteger, MVT::i32, 0, 
/*43852*/       OPC_EmitInteger, MVT::i32, 0, 
/*43855*/       OPC_EmitInteger, MVT::i32, 1, 
/*43858*/       OPC_EmitInteger, MVT::i32, 0, 
/*43861*/       OPC_EmitInteger, MVT::i32, 0, 
/*43864*/       OPC_EmitInteger, MVT::i32, 0, 
/*43867*/       OPC_EmitInteger, MVT::i32, 0, 
/*43870*/       OPC_EmitInteger, MVT::i32, 0, 
/*43873*/       OPC_EmitInteger, MVT::i32, 0, 
/*43876*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43888*/       OPC_EmitInteger, MVT::i32, 0, 
/*43891*/       OPC_EmitInteger, MVT::i32, 0, 
/*43894*/       OPC_EmitInteger, MVT::i32, 0, 
/*43897*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43909*/       OPC_EmitInteger, MVT::i32, 1, 
/*43912*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43915*/       OPC_EmitInteger, MVT::i32, 0, 
/*43918*/       OPC_EmitInteger, MVT::i32, 0, 
/*43921*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43948*/     /*Scope*/ 101, /*->44050*/
/*43949*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*43951*/       OPC_EmitInteger, MVT::i32, 0, 
/*43954*/       OPC_EmitInteger, MVT::i32, 0, 
/*43957*/       OPC_EmitInteger, MVT::i32, 1, 
/*43960*/       OPC_EmitInteger, MVT::i32, 0, 
/*43963*/       OPC_EmitInteger, MVT::i32, 0, 
/*43966*/       OPC_EmitInteger, MVT::i32, 0, 
/*43969*/       OPC_EmitInteger, MVT::i32, 0, 
/*43972*/       OPC_EmitInteger, MVT::i32, 0, 
/*43975*/       OPC_EmitInteger, MVT::i32, 0, 
/*43978*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43990*/       OPC_EmitInteger, MVT::i32, 0, 
/*43993*/       OPC_EmitInteger, MVT::i32, 0, 
/*43996*/       OPC_EmitInteger, MVT::i32, 0, 
/*43999*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44011*/       OPC_EmitInteger, MVT::i32, 1, 
/*44014*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44017*/       OPC_EmitInteger, MVT::i32, 0, 
/*44020*/       OPC_EmitInteger, MVT::i32, 0, 
/*44023*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44050*/     /*Scope*/ 35, /*->44086*/
/*44051*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44053*/       OPC_EmitInteger, MVT::i32, 0, 
/*44056*/       OPC_EmitInteger, MVT::i32, 0, 
/*44059*/       OPC_EmitInteger, MVT::i32, 0, 
/*44062*/       OPC_EmitInteger, MVT::i32, 0, 
/*44065*/       OPC_EmitInteger, MVT::i32, 0, 
/*44068*/       OPC_EmitInteger, MVT::i32, 0, 
/*44071*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LO_I32), 0,
                    1/*#VTs*/, MVT::i32, 8/*#Ops*/, 2, 0, 3, 1, 4, 5, 6, 7, 
                // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_LO_I32:i32 ?:i32:$src0, ?:i32:$src1, 0:i32)
/*44086*/     0, /*End of Scope*/
/*44087*/   /*SwitchOpcode*/ 92|128,2/*348*/, TARGET_VAL(ISD::MULHS),// ->44439
/*44091*/     OPC_RecordChild0, // #0 = $src0
/*44092*/     OPC_RecordChild1, // #1 = $src1
/*44093*/     OPC_CheckType, MVT::i32,
/*44095*/     OPC_Scope, 101, /*->44198*/ // 4 children in Scope
/*44097*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*44099*/       OPC_EmitInteger, MVT::i32, 0, 
/*44102*/       OPC_EmitInteger, MVT::i32, 0, 
/*44105*/       OPC_EmitInteger, MVT::i32, 1, 
/*44108*/       OPC_EmitInteger, MVT::i32, 0, 
/*44111*/       OPC_EmitInteger, MVT::i32, 0, 
/*44114*/       OPC_EmitInteger, MVT::i32, 0, 
/*44117*/       OPC_EmitInteger, MVT::i32, 0, 
/*44120*/       OPC_EmitInteger, MVT::i32, 0, 
/*44123*/       OPC_EmitInteger, MVT::i32, 0, 
/*44126*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44138*/       OPC_EmitInteger, MVT::i32, 0, 
/*44141*/       OPC_EmitInteger, MVT::i32, 0, 
/*44144*/       OPC_EmitInteger, MVT::i32, 0, 
/*44147*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44159*/       OPC_EmitInteger, MVT::i32, 1, 
/*44162*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44165*/       OPC_EmitInteger, MVT::i32, 0, 
/*44168*/       OPC_EmitInteger, MVT::i32, 0, 
/*44171*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44198*/     /*Scope*/ 101, /*->44300*/
/*44199*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*44201*/       OPC_EmitInteger, MVT::i32, 0, 
/*44204*/       OPC_EmitInteger, MVT::i32, 0, 
/*44207*/       OPC_EmitInteger, MVT::i32, 1, 
/*44210*/       OPC_EmitInteger, MVT::i32, 0, 
/*44213*/       OPC_EmitInteger, MVT::i32, 0, 
/*44216*/       OPC_EmitInteger, MVT::i32, 0, 
/*44219*/       OPC_EmitInteger, MVT::i32, 0, 
/*44222*/       OPC_EmitInteger, MVT::i32, 0, 
/*44225*/       OPC_EmitInteger, MVT::i32, 0, 
/*44228*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44240*/       OPC_EmitInteger, MVT::i32, 0, 
/*44243*/       OPC_EmitInteger, MVT::i32, 0, 
/*44246*/       OPC_EmitInteger, MVT::i32, 0, 
/*44249*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44261*/       OPC_EmitInteger, MVT::i32, 1, 
/*44264*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44267*/       OPC_EmitInteger, MVT::i32, 0, 
/*44270*/       OPC_EmitInteger, MVT::i32, 0, 
/*44273*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44300*/     /*Scope*/ 101, /*->44402*/
/*44301*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*44303*/       OPC_EmitInteger, MVT::i32, 0, 
/*44306*/       OPC_EmitInteger, MVT::i32, 0, 
/*44309*/       OPC_EmitInteger, MVT::i32, 1, 
/*44312*/       OPC_EmitInteger, MVT::i32, 0, 
/*44315*/       OPC_EmitInteger, MVT::i32, 0, 
/*44318*/       OPC_EmitInteger, MVT::i32, 0, 
/*44321*/       OPC_EmitInteger, MVT::i32, 0, 
/*44324*/       OPC_EmitInteger, MVT::i32, 0, 
/*44327*/       OPC_EmitInteger, MVT::i32, 0, 
/*44330*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44342*/       OPC_EmitInteger, MVT::i32, 0, 
/*44345*/       OPC_EmitInteger, MVT::i32, 0, 
/*44348*/       OPC_EmitInteger, MVT::i32, 0, 
/*44351*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44363*/       OPC_EmitInteger, MVT::i32, 1, 
/*44366*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44369*/       OPC_EmitInteger, MVT::i32, 0, 
/*44372*/       OPC_EmitInteger, MVT::i32, 0, 
/*44375*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44402*/     /*Scope*/ 35, /*->44438*/
/*44403*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44405*/       OPC_EmitInteger, MVT::i32, 0, 
/*44408*/       OPC_EmitInteger, MVT::i32, 0, 
/*44411*/       OPC_EmitInteger, MVT::i32, 0, 
/*44414*/       OPC_EmitInteger, MVT::i32, 0, 
/*44417*/       OPC_EmitInteger, MVT::i32, 0, 
/*44420*/       OPC_EmitInteger, MVT::i32, 0, 
/*44423*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    1/*#VTs*/, MVT::i32, 8/*#Ops*/, 2, 0, 3, 1, 4, 5, 6, 7, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_I32:i32 ?:i32:$src0, ?:i32:$src1, 0:i32)
/*44438*/     0, /*End of Scope*/
/*44439*/   /*SwitchOpcode*/ 92|128,2/*348*/, TARGET_VAL(ISD::MULHU),// ->44791
/*44443*/     OPC_RecordChild0, // #0 = $src0
/*44444*/     OPC_RecordChild1, // #1 = $src1
/*44445*/     OPC_CheckType, MVT::i32,
/*44447*/     OPC_Scope, 101, /*->44550*/ // 4 children in Scope
/*44449*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*44451*/       OPC_EmitInteger, MVT::i32, 0, 
/*44454*/       OPC_EmitInteger, MVT::i32, 0, 
/*44457*/       OPC_EmitInteger, MVT::i32, 1, 
/*44460*/       OPC_EmitInteger, MVT::i32, 0, 
/*44463*/       OPC_EmitInteger, MVT::i32, 0, 
/*44466*/       OPC_EmitInteger, MVT::i32, 0, 
/*44469*/       OPC_EmitInteger, MVT::i32, 0, 
/*44472*/       OPC_EmitInteger, MVT::i32, 0, 
/*44475*/       OPC_EmitInteger, MVT::i32, 0, 
/*44478*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44490*/       OPC_EmitInteger, MVT::i32, 0, 
/*44493*/       OPC_EmitInteger, MVT::i32, 0, 
/*44496*/       OPC_EmitInteger, MVT::i32, 0, 
/*44499*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44511*/       OPC_EmitInteger, MVT::i32, 1, 
/*44514*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44517*/       OPC_EmitInteger, MVT::i32, 0, 
/*44520*/       OPC_EmitInteger, MVT::i32, 0, 
/*44523*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44550*/     /*Scope*/ 101, /*->44652*/
/*44551*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*44553*/       OPC_EmitInteger, MVT::i32, 0, 
/*44556*/       OPC_EmitInteger, MVT::i32, 0, 
/*44559*/       OPC_EmitInteger, MVT::i32, 1, 
/*44562*/       OPC_EmitInteger, MVT::i32, 0, 
/*44565*/       OPC_EmitInteger, MVT::i32, 0, 
/*44568*/       OPC_EmitInteger, MVT::i32, 0, 
/*44571*/       OPC_EmitInteger, MVT::i32, 0, 
/*44574*/       OPC_EmitInteger, MVT::i32, 0, 
/*44577*/       OPC_EmitInteger, MVT::i32, 0, 
/*44580*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44592*/       OPC_EmitInteger, MVT::i32, 0, 
/*44595*/       OPC_EmitInteger, MVT::i32, 0, 
/*44598*/       OPC_EmitInteger, MVT::i32, 0, 
/*44601*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44613*/       OPC_EmitInteger, MVT::i32, 1, 
/*44616*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44619*/       OPC_EmitInteger, MVT::i32, 0, 
/*44622*/       OPC_EmitInteger, MVT::i32, 0, 
/*44625*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44652*/     /*Scope*/ 101, /*->44754*/
/*44653*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*44655*/       OPC_EmitInteger, MVT::i32, 0, 
/*44658*/       OPC_EmitInteger, MVT::i32, 0, 
/*44661*/       OPC_EmitInteger, MVT::i32, 1, 
/*44664*/       OPC_EmitInteger, MVT::i32, 0, 
/*44667*/       OPC_EmitInteger, MVT::i32, 0, 
/*44670*/       OPC_EmitInteger, MVT::i32, 0, 
/*44673*/       OPC_EmitInteger, MVT::i32, 0, 
/*44676*/       OPC_EmitInteger, MVT::i32, 0, 
/*44679*/       OPC_EmitInteger, MVT::i32, 0, 
/*44682*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44694*/       OPC_EmitInteger, MVT::i32, 0, 
/*44697*/       OPC_EmitInteger, MVT::i32, 0, 
/*44700*/       OPC_EmitInteger, MVT::i32, 0, 
/*44703*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44715*/       OPC_EmitInteger, MVT::i32, 1, 
/*44718*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44721*/       OPC_EmitInteger, MVT::i32, 0, 
/*44724*/       OPC_EmitInteger, MVT::i32, 0, 
/*44727*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44754*/     /*Scope*/ 35, /*->44790*/
/*44755*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44757*/       OPC_EmitInteger, MVT::i32, 0, 
/*44760*/       OPC_EmitInteger, MVT::i32, 0, 
/*44763*/       OPC_EmitInteger, MVT::i32, 0, 
/*44766*/       OPC_EmitInteger, MVT::i32, 0, 
/*44769*/       OPC_EmitInteger, MVT::i32, 0, 
/*44772*/       OPC_EmitInteger, MVT::i32, 0, 
/*44775*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    1/*#VTs*/, MVT::i32, 8/*#Ops*/, 2, 0, 3, 1, 4, 5, 6, 7, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_U32:i32 ?:i32:$src0, ?:i32:$src1, 0:i32)
/*44790*/     0, /*End of Scope*/
/*44791*/   /*SwitchOpcode*/ 113|128,3/*497*/, TARGET_VAL(AMDGPUISD::URECIP),// ->45292
/*44795*/     OPC_RecordChild0, // #0 = $src0
/*44796*/     OPC_CheckType, MVT::i32,
/*44798*/     OPC_Scope, 67, /*->44867*/ // 4 children in Scope
/*44800*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*44802*/       OPC_EmitInteger, MVT::i32, 1, 
/*44805*/       OPC_EmitInteger, MVT::i32, 0, 
/*44808*/       OPC_EmitInteger, MVT::i32, 0, 
/*44811*/       OPC_EmitInteger, MVT::i32, 0, 
/*44814*/       OPC_EmitInteger, MVT::i32, 0, 
/*44817*/       OPC_EmitInteger, MVT::i32, 0, 
/*44820*/       OPC_EmitInteger, MVT::i32, 0, 
/*44823*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44835*/       OPC_EmitInteger, MVT::i32, 1, 
/*44838*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44841*/       OPC_EmitInteger, MVT::i32, 0, 
/*44844*/       OPC_EmitInteger, MVT::i32, 0, 
/*44847*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*44867*/     /*Scope*/ 67, /*->44935*/
/*44868*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*44870*/       OPC_EmitInteger, MVT::i32, 1, 
/*44873*/       OPC_EmitInteger, MVT::i32, 0, 
/*44876*/       OPC_EmitInteger, MVT::i32, 0, 
/*44879*/       OPC_EmitInteger, MVT::i32, 0, 
/*44882*/       OPC_EmitInteger, MVT::i32, 0, 
/*44885*/       OPC_EmitInteger, MVT::i32, 0, 
/*44888*/       OPC_EmitInteger, MVT::i32, 0, 
/*44891*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44903*/       OPC_EmitInteger, MVT::i32, 1, 
/*44906*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44909*/       OPC_EmitInteger, MVT::i32, 0, 
/*44912*/       OPC_EmitInteger, MVT::i32, 0, 
/*44915*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*44935*/     /*Scope*/ 42, /*->44978*/
/*44936*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44938*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*44945*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*44953*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*44961*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*44970*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i32 1333788672:i32, (V_RCP_IFLAG_F32_e32:i32 (V_CVT_F32_U32_e32:i32 ?:i32:$src0))))
/*44978*/     /*Scope*/ 55|128,2/*311*/, /*->45291*/
/*44980*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*44982*/       OPC_EmitInteger, MVT::i32, 1, 
/*44985*/       OPC_EmitInteger, MVT::i32, 0, 
/*44988*/       OPC_EmitInteger, MVT::i32, 0, 
/*44991*/       OPC_EmitInteger, MVT::i32, 0, 
/*44994*/       OPC_EmitInteger, MVT::i32, 0, 
/*44997*/       OPC_EmitInteger, MVT::i32, 0, 
/*45000*/       OPC_EmitInteger, MVT::i32, 1, 
/*45003*/       OPC_EmitInteger, MVT::i32, 0, 
/*45006*/       OPC_EmitInteger, MVT::i32, 0, 
/*45009*/       OPC_EmitInteger, MVT::i32, 0, 
/*45012*/       OPC_EmitInteger, MVT::i32, 1, 
/*45015*/       OPC_EmitInteger, MVT::i32, 0, 
/*45018*/       OPC_EmitInteger, MVT::i32, 0, 
/*45021*/       OPC_EmitInteger, MVT::i32, 0, 
/*45024*/       OPC_EmitInteger, MVT::i32, 1, 
/*45027*/       OPC_EmitInteger, MVT::i32, 0, 
/*45030*/       OPC_EmitInteger, MVT::i32, 0, 
/*45033*/       OPC_EmitInteger, MVT::i32, 0, 
/*45036*/       OPC_EmitInteger, MVT::i32, 0, 
/*45039*/       OPC_EmitInteger, MVT::i32, 0, 
/*45042*/       OPC_EmitInteger, MVT::i32, 0, 
/*45045*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45057*/       OPC_EmitInteger, MVT::i32, 1, 
/*45060*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45063*/       OPC_EmitInteger, MVT::i32, 0, 
/*45066*/       OPC_EmitInteger, MVT::i32, 0, 
/*45069*/       OPC_EmitNode, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*45089*/       OPC_EmitInteger, MVT::i32, 0, 
/*45092*/       OPC_EmitInteger, MVT::i32, 0, 
/*45095*/       OPC_EmitInteger, MVT::i32, 0, 
/*45098*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45110*/       OPC_EmitInteger, MVT::i32, 1, 
/*45113*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45116*/       OPC_EmitInteger, MVT::i32, 0, 
/*45119*/       OPC_EmitInteger, MVT::i32, 0, 
/*45122*/       OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*45142*/       OPC_EmitInteger, MVT::i32, 0, 
/*45145*/       OPC_EmitInteger, MVT::i32, 0, 
/*45148*/       OPC_EmitInteger, MVT::i32, 0, 
/*45151*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45163*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*45170*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*45178*/       OPC_EmitInteger, MVT::i32, 0, 
/*45181*/       OPC_EmitInteger, MVT::i32, 0, 
/*45184*/       OPC_EmitInteger, MVT::i32, 0, 
/*45187*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45199*/       OPC_EmitInteger, MVT::i32, 1, 
/*45202*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45205*/       OPC_EmitInteger, MVT::i32, 0, 
/*45208*/       OPC_EmitInteger, MVT::i32, 0, 
/*45211*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*45238*/       OPC_EmitInteger, MVT::i32, 0, 
/*45241*/       OPC_EmitInteger, MVT::i32, 0, 
/*45244*/       OPC_EmitInteger, MVT::i32, 0, 
/*45247*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45259*/       OPC_EmitInteger, MVT::i32, 1, 
/*45262*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45265*/       OPC_EmitInteger, MVT::i32, 0, 
/*45268*/       OPC_EmitInteger, MVT::i32, 0, 
/*45271*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*45291*/     0, /*End of Scope*/
/*45292*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(AMDGPUISD::MUL_I24),// ->45620
/*45296*/     OPC_RecordChild0, // #0 = $src0
/*45297*/     OPC_RecordChild1, // #1 = $src1
/*45298*/     OPC_CheckType, MVT::i32,
/*45300*/     OPC_Scope, 101, /*->45403*/ // 4 children in Scope
/*45302*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*45304*/       OPC_EmitInteger, MVT::i32, 0, 
/*45307*/       OPC_EmitInteger, MVT::i32, 0, 
/*45310*/       OPC_EmitInteger, MVT::i32, 1, 
/*45313*/       OPC_EmitInteger, MVT::i32, 0, 
/*45316*/       OPC_EmitInteger, MVT::i32, 0, 
/*45319*/       OPC_EmitInteger, MVT::i32, 0, 
/*45322*/       OPC_EmitInteger, MVT::i32, 0, 
/*45325*/       OPC_EmitInteger, MVT::i32, 0, 
/*45328*/       OPC_EmitInteger, MVT::i32, 0, 
/*45331*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45343*/       OPC_EmitInteger, MVT::i32, 0, 
/*45346*/       OPC_EmitInteger, MVT::i32, 0, 
/*45349*/       OPC_EmitInteger, MVT::i32, 0, 
/*45352*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45364*/       OPC_EmitInteger, MVT::i32, 1, 
/*45367*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45370*/       OPC_EmitInteger, MVT::i32, 0, 
/*45373*/       OPC_EmitInteger, MVT::i32, 0, 
/*45376*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*45403*/     /*Scope*/ 101, /*->45505*/
/*45404*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*45406*/       OPC_EmitInteger, MVT::i32, 0, 
/*45409*/       OPC_EmitInteger, MVT::i32, 0, 
/*45412*/       OPC_EmitInteger, MVT::i32, 1, 
/*45415*/       OPC_EmitInteger, MVT::i32, 0, 
/*45418*/       OPC_EmitInteger, MVT::i32, 0, 
/*45421*/       OPC_EmitInteger, MVT::i32, 0, 
/*45424*/       OPC_EmitInteger, MVT::i32, 0, 
/*45427*/       OPC_EmitInteger, MVT::i32, 0, 
/*45430*/       OPC_EmitInteger, MVT::i32, 0, 
/*45433*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45445*/       OPC_EmitInteger, MVT::i32, 0, 
/*45448*/       OPC_EmitInteger, MVT::i32, 0, 
/*45451*/       OPC_EmitInteger, MVT::i32, 0, 
/*45454*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45466*/       OPC_EmitInteger, MVT::i32, 1, 
/*45469*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45472*/       OPC_EmitInteger, MVT::i32, 0, 
/*45475*/       OPC_EmitInteger, MVT::i32, 0, 
/*45478*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1)
/*45505*/     /*Scope*/ 101, /*->45607*/
/*45506*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*45508*/       OPC_EmitInteger, MVT::i32, 0, 
/*45511*/       OPC_EmitInteger, MVT::i32, 0, 
/*45514*/       OPC_EmitInteger, MVT::i32, 1, 
/*45517*/       OPC_EmitInteger, MVT::i32, 0, 
/*45520*/       OPC_EmitInteger, MVT::i32, 0, 
/*45523*/       OPC_EmitInteger, MVT::i32, 0, 
/*45526*/       OPC_EmitInteger, MVT::i32, 0, 
/*45529*/       OPC_EmitInteger, MVT::i32, 0, 
/*45532*/       OPC_EmitInteger, MVT::i32, 0, 
/*45535*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45547*/       OPC_EmitInteger, MVT::i32, 0, 
/*45550*/       OPC_EmitInteger, MVT::i32, 0, 
/*45553*/       OPC_EmitInteger, MVT::i32, 0, 
/*45556*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45568*/       OPC_EmitInteger, MVT::i32, 1, 
/*45571*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45574*/       OPC_EmitInteger, MVT::i32, 0, 
/*45577*/       OPC_EmitInteger, MVT::i32, 0, 
/*45580*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*45607*/     /*Scope*/ 11, /*->45619*/
/*45608*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45610*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_I32_I24_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*45619*/     0, /*End of Scope*/
/*45620*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(AMDGPUISD::MUL_U24),// ->45948
/*45624*/     OPC_RecordChild0, // #0 = $src0
/*45625*/     OPC_RecordChild1, // #1 = $src1
/*45626*/     OPC_CheckType, MVT::i32,
/*45628*/     OPC_Scope, 101, /*->45731*/ // 4 children in Scope
/*45630*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*45632*/       OPC_EmitInteger, MVT::i32, 0, 
/*45635*/       OPC_EmitInteger, MVT::i32, 0, 
/*45638*/       OPC_EmitInteger, MVT::i32, 1, 
/*45641*/       OPC_EmitInteger, MVT::i32, 0, 
/*45644*/       OPC_EmitInteger, MVT::i32, 0, 
/*45647*/       OPC_EmitInteger, MVT::i32, 0, 
/*45650*/       OPC_EmitInteger, MVT::i32, 0, 
/*45653*/       OPC_EmitInteger, MVT::i32, 0, 
/*45656*/       OPC_EmitInteger, MVT::i32, 0, 
/*45659*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45671*/       OPC_EmitInteger, MVT::i32, 0, 
/*45674*/       OPC_EmitInteger, MVT::i32, 0, 
/*45677*/       OPC_EmitInteger, MVT::i32, 0, 
/*45680*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45692*/       OPC_EmitInteger, MVT::i32, 1, 
/*45695*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45698*/       OPC_EmitInteger, MVT::i32, 0, 
/*45701*/       OPC_EmitInteger, MVT::i32, 0, 
/*45704*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*45731*/     /*Scope*/ 101, /*->45833*/
/*45732*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*45734*/       OPC_EmitInteger, MVT::i32, 0, 
/*45737*/       OPC_EmitInteger, MVT::i32, 0, 
/*45740*/       OPC_EmitInteger, MVT::i32, 1, 
/*45743*/       OPC_EmitInteger, MVT::i32, 0, 
/*45746*/       OPC_EmitInteger, MVT::i32, 0, 
/*45749*/       OPC_EmitInteger, MVT::i32, 0, 
/*45752*/       OPC_EmitInteger, MVT::i32, 0, 
/*45755*/       OPC_EmitInteger, MVT::i32, 0, 
/*45758*/       OPC_EmitInteger, MVT::i32, 0, 
/*45761*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45773*/       OPC_EmitInteger, MVT::i32, 0, 
/*45776*/       OPC_EmitInteger, MVT::i32, 0, 
/*45779*/       OPC_EmitInteger, MVT::i32, 0, 
/*45782*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45794*/       OPC_EmitInteger, MVT::i32, 1, 
/*45797*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45800*/       OPC_EmitInteger, MVT::i32, 0, 
/*45803*/       OPC_EmitInteger, MVT::i32, 0, 
/*45806*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*45833*/     /*Scope*/ 101, /*->45935*/
/*45834*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*45836*/       OPC_EmitInteger, MVT::i32, 0, 
/*45839*/       OPC_EmitInteger, MVT::i32, 0, 
/*45842*/       OPC_EmitInteger, MVT::i32, 1, 
/*45845*/       OPC_EmitInteger, MVT::i32, 0, 
/*45848*/       OPC_EmitInteger, MVT::i32, 0, 
/*45851*/       OPC_EmitInteger, MVT::i32, 0, 
/*45854*/       OPC_EmitInteger, MVT::i32, 0, 
/*45857*/       OPC_EmitInteger, MVT::i32, 0, 
/*45860*/       OPC_EmitInteger, MVT::i32, 0, 
/*45863*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45875*/       OPC_EmitInteger, MVT::i32, 0, 
/*45878*/       OPC_EmitInteger, MVT::i32, 0, 
/*45881*/       OPC_EmitInteger, MVT::i32, 0, 
/*45884*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45896*/       OPC_EmitInteger, MVT::i32, 1, 
/*45899*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45902*/       OPC_EmitInteger, MVT::i32, 0, 
/*45905*/       OPC_EmitInteger, MVT::i32, 0, 
/*45908*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1)
/*45935*/     /*Scope*/ 11, /*->45947*/
/*45936*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45938*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_U32_U24_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*45947*/     0, /*End of Scope*/
/*45948*/   /*SwitchOpcode*/ 14|128,1/*142*/, TARGET_VAL(AMDGPUISD::BFE_U32),// ->46094
/*45952*/     OPC_RecordChild0, // #0 = $src0
/*45953*/     OPC_RecordChild1, // #1 = $src1
/*45954*/     OPC_RecordChild2, // #2 = $src2
/*45955*/     OPC_CheckChild2Type, MVT::i32,
/*45957*/     OPC_CheckType, MVT::i32,
/*45959*/     OPC_Scope, 99, /*->46060*/ // 2 children in Scope
/*45961*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*45963*/       OPC_EmitInteger, MVT::i32, 0, 
/*45966*/       OPC_EmitInteger, MVT::i32, 0, 
/*45969*/       OPC_EmitInteger, MVT::i32, 0, 
/*45972*/       OPC_EmitInteger, MVT::i32, 0, 
/*45975*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45987*/       OPC_EmitInteger, MVT::i32, 0, 
/*45990*/       OPC_EmitInteger, MVT::i32, 0, 
/*45993*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46005*/       OPC_EmitInteger, MVT::i32, 0, 
/*46008*/       OPC_EmitInteger, MVT::i32, 0, 
/*46011*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46023*/       OPC_EmitInteger, MVT::i32, 1, 
/*46026*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46029*/       OPC_EmitInteger, MVT::i32, 0, 
/*46032*/       OPC_EmitInteger, MVT::i32, 0, 
/*46035*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46060*/     /*Scope*/ 32, /*->46093*/
/*46061*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46063*/       OPC_EmitInteger, MVT::i32, 0, 
/*46066*/       OPC_EmitInteger, MVT::i32, 0, 
/*46069*/       OPC_EmitInteger, MVT::i32, 0, 
/*46072*/       OPC_EmitInteger, MVT::i32, 0, 
/*46075*/       OPC_EmitInteger, MVT::i32, 0, 
/*46078*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46093*/     0, /*End of Scope*/
/*46094*/   /*SwitchOpcode*/ 14|128,1/*142*/, TARGET_VAL(AMDGPUISD::BFE_I32),// ->46240
/*46098*/     OPC_RecordChild0, // #0 = $src0
/*46099*/     OPC_RecordChild1, // #1 = $src1
/*46100*/     OPC_RecordChild2, // #2 = $src2
/*46101*/     OPC_CheckChild2Type, MVT::i32,
/*46103*/     OPC_CheckType, MVT::i32,
/*46105*/     OPC_Scope, 99, /*->46206*/ // 2 children in Scope
/*46107*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46109*/       OPC_EmitInteger, MVT::i32, 0, 
/*46112*/       OPC_EmitInteger, MVT::i32, 0, 
/*46115*/       OPC_EmitInteger, MVT::i32, 0, 
/*46118*/       OPC_EmitInteger, MVT::i32, 0, 
/*46121*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46133*/       OPC_EmitInteger, MVT::i32, 0, 
/*46136*/       OPC_EmitInteger, MVT::i32, 0, 
/*46139*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46151*/       OPC_EmitInteger, MVT::i32, 0, 
/*46154*/       OPC_EmitInteger, MVT::i32, 0, 
/*46157*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46169*/       OPC_EmitInteger, MVT::i32, 1, 
/*46172*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46175*/       OPC_EmitInteger, MVT::i32, 0, 
/*46178*/       OPC_EmitInteger, MVT::i32, 0, 
/*46181*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46206*/     /*Scope*/ 32, /*->46239*/
/*46207*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46209*/       OPC_EmitInteger, MVT::i32, 0, 
/*46212*/       OPC_EmitInteger, MVT::i32, 0, 
/*46215*/       OPC_EmitInteger, MVT::i32, 0, 
/*46218*/       OPC_EmitInteger, MVT::i32, 0, 
/*46221*/       OPC_EmitInteger, MVT::i32, 0, 
/*46224*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46239*/     0, /*End of Scope*/
/*46240*/   /*SwitchOpcode*/ 14|128,1/*142*/, TARGET_VAL(AMDGPUISD::BFI),// ->46386
/*46244*/     OPC_RecordChild0, // #0 = $src0
/*46245*/     OPC_RecordChild1, // #1 = $src1
/*46246*/     OPC_RecordChild2, // #2 = $src2
/*46247*/     OPC_CheckChild2Type, MVT::i32,
/*46249*/     OPC_CheckType, MVT::i32,
/*46251*/     OPC_Scope, 99, /*->46352*/ // 2 children in Scope
/*46253*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46255*/       OPC_EmitInteger, MVT::i32, 0, 
/*46258*/       OPC_EmitInteger, MVT::i32, 0, 
/*46261*/       OPC_EmitInteger, MVT::i32, 0, 
/*46264*/       OPC_EmitInteger, MVT::i32, 0, 
/*46267*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46279*/       OPC_EmitInteger, MVT::i32, 0, 
/*46282*/       OPC_EmitInteger, MVT::i32, 0, 
/*46285*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46297*/       OPC_EmitInteger, MVT::i32, 0, 
/*46300*/       OPC_EmitInteger, MVT::i32, 0, 
/*46303*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46315*/       OPC_EmitInteger, MVT::i32, 1, 
/*46318*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46321*/       OPC_EmitInteger, MVT::i32, 0, 
/*46324*/       OPC_EmitInteger, MVT::i32, 0, 
/*46327*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46352*/     /*Scope*/ 32, /*->46385*/
/*46353*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46355*/       OPC_EmitInteger, MVT::i32, 0, 
/*46358*/       OPC_EmitInteger, MVT::i32, 0, 
/*46361*/       OPC_EmitInteger, MVT::i32, 0, 
/*46364*/       OPC_EmitInteger, MVT::i32, 0, 
/*46367*/       OPC_EmitInteger, MVT::i32, 0, 
/*46370*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46385*/     0, /*End of Scope*/
/*46386*/   /*SwitchOpcode*/ 64|128,5/*704*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->47094
/*46390*/     OPC_RecordChild0, // #0 = $src
/*46391*/     OPC_MoveChild, 1,
/*46393*/     OPC_Scope, 87|128,1/*215*/, /*->46611*/ // 3 children in Scope
/*46396*/       OPC_CheckValueType, MVT::i1,
/*46398*/       OPC_MoveParent,
/*46399*/       OPC_SwitchType /*2 cases */, 125, MVT::i32,// ->46527
/*46402*/         OPC_Scope, 105, /*->46509*/ // 2 children in Scope
/*46404*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46406*/           OPC_EmitInteger, MVT::i32, 0, 
/*46409*/           OPC_EmitInteger, MVT::i32, 0, 
/*46412*/           OPC_EmitInteger, MVT::i32, 0, 
/*46415*/           OPC_EmitInteger, MVT::i32, 0, 
/*46418*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46430*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46433*/           OPC_EmitInteger, MVT::i32, 0, 
/*46436*/           OPC_EmitInteger, MVT::i32, 0, 
/*46439*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46451*/           OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*46454*/           OPC_EmitInteger, MVT::i32, 0, 
/*46457*/           OPC_EmitInteger, MVT::i32, 0, 
/*46460*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46472*/           OPC_EmitInteger, MVT::i32, 1, 
/*46475*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46478*/           OPC_EmitInteger, MVT::i32, 0, 
/*46481*/           OPC_EmitInteger, MVT::i32, 0, 
/*46484*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*46509*/         /*Scope*/ 16, /*->46526*/
/*46510*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46512*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*46517*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32 i32:i32:$src, 65536:i32)
/*46526*/         0, /*End of Scope*/
/*46527*/       /*SwitchType*/ 81, MVT::i64,// ->46610
/*46529*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46531*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*46538*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46541*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*46550*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*46555*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5
/*46564*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46567*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*46577*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46589*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*46597*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46600*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 7, 9, 10, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (S_BFE_I32:i32 (EXTRACT_SUBREG:i32 i64:i64:$src, sub0:i32), 65536:i32), sub0:i32), (S_MOV_B32:i32 -1:i32), sub1:i32)
/*46610*/       0, // EndSwitchType
/*46611*/     /*Scope*/ 111|128,1/*239*/, /*->46852*/
/*46613*/       OPC_CheckValueType, MVT::i8,
/*46615*/       OPC_MoveParent,
/*46616*/       OPC_SwitchType /*2 cases */, 26|128,1/*154*/, MVT::i32,// ->46774
/*46620*/         OPC_Scope, 10, /*->46632*/ // 3 children in Scope
/*46622*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*46624*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*46632*/         /*Scope*/ 26, /*->46659*/
/*46633*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46635*/           OPC_EmitInteger, MVT::i32, 24, 
/*46638*/           OPC_EmitInteger, MVT::i32, 24, 
/*46641*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_LSHLREV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*46650*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ASHRREV_I32_e32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (V_ASHRREV_I32_e32:i32 24:i32, (V_LSHLREV_B32_e32:i32 24:i32, ?:i32:$src0))
/*46659*/         /*Scope*/ 113, /*->46773*/
/*46660*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46662*/           OPC_EmitInteger, MVT::i32, 0, 
/*46665*/           OPC_EmitInteger, MVT::i32, 0, 
/*46668*/           OPC_EmitInteger, MVT::i32, 0, 
/*46671*/           OPC_EmitInteger, MVT::i32, 0, 
/*46674*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46686*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46689*/           OPC_EmitInteger, MVT::i32, 0, 
/*46692*/           OPC_EmitInteger, MVT::i32, 0, 
/*46695*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46707*/           OPC_EmitInteger, MVT::i32, 8, 
/*46710*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*46718*/           OPC_EmitInteger, MVT::i32, 0, 
/*46721*/           OPC_EmitInteger, MVT::i32, 0, 
/*46724*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46736*/           OPC_EmitInteger, MVT::i32, 1, 
/*46739*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46742*/           OPC_EmitInteger, MVT::i32, 0, 
/*46745*/           OPC_EmitInteger, MVT::i32, 0, 
/*46748*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*46773*/         0, /*End of Scope*/
/*46774*/       /*SwitchType*/ 75, MVT::i64,// ->46851
/*46776*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46778*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*46785*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46788*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*46797*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*46805*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46808*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 4, 5,  // Results = #6
/*46818*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46830*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*46838*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46841*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 6, 8, 9, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (S_SEXT_I32_I8:i32 (EXTRACT_SUBREG:i32 i64:i64:$src, sub0:i32)), sub0:i32), (S_MOV_B32:i32 -1:i32), sub1:i32)
/*46851*/       0, // EndSwitchType
/*46852*/     /*Scope*/ 111|128,1/*239*/, /*->47093*/
/*46854*/       OPC_CheckValueType, MVT::i16,
/*46856*/       OPC_MoveParent,
/*46857*/       OPC_SwitchType /*2 cases */, 26|128,1/*154*/, MVT::i32,// ->47015
/*46861*/         OPC_Scope, 10, /*->46873*/ // 3 children in Scope
/*46863*/           OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*46865*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*46873*/         /*Scope*/ 26, /*->46900*/
/*46874*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46876*/           OPC_EmitInteger, MVT::i32, 16, 
/*46879*/           OPC_EmitInteger, MVT::i32, 16, 
/*46882*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_LSHLREV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*46891*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ASHRREV_I32_e32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (V_ASHRREV_I32_e32:i32 16:i32, (V_LSHLREV_B32_e32:i32 16:i32, ?:i32:$src0))
/*46900*/         /*Scope*/ 113, /*->47014*/
/*46901*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46903*/           OPC_EmitInteger, MVT::i32, 0, 
/*46906*/           OPC_EmitInteger, MVT::i32, 0, 
/*46909*/           OPC_EmitInteger, MVT::i32, 0, 
/*46912*/           OPC_EmitInteger, MVT::i32, 0, 
/*46915*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46927*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46930*/           OPC_EmitInteger, MVT::i32, 0, 
/*46933*/           OPC_EmitInteger, MVT::i32, 0, 
/*46936*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46948*/           OPC_EmitInteger, MVT::i32, 16, 
/*46951*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*46959*/           OPC_EmitInteger, MVT::i32, 0, 
/*46962*/           OPC_EmitInteger, MVT::i32, 0, 
/*46965*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46977*/           OPC_EmitInteger, MVT::i32, 1, 
/*46980*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46983*/           OPC_EmitInteger, MVT::i32, 0, 
/*46986*/           OPC_EmitInteger, MVT::i32, 0, 
/*46989*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*47014*/         0, /*End of Scope*/
/*47015*/       /*SwitchType*/ 75, MVT::i64,// ->47092
/*47017*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47019*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*47026*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*47029*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*47038*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*47046*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*47049*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 4, 5,  // Results = #6
/*47059*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47071*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*47079*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*47082*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 6, 8, 9, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (S_SEXT_I32_I16:i32 (EXTRACT_SUBREG:i32 i64:i64:$src, sub0:i32)), sub0:i32), (S_MOV_B32:i32 -1:i32), sub1:i32)
/*47092*/       0, // EndSwitchType
/*47093*/     0, /*End of Scope*/
/*47094*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFM),// ->47217
/*47097*/     OPC_RecordChild0, // #0 = $src0
/*47098*/     OPC_RecordChild1, // #1 = $src1
/*47099*/     OPC_CheckType, MVT::i32,
/*47101*/     OPC_Scope, 101, /*->47204*/ // 2 children in Scope
/*47103*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47105*/       OPC_EmitInteger, MVT::i32, 0, 
/*47108*/       OPC_EmitInteger, MVT::i32, 0, 
/*47111*/       OPC_EmitInteger, MVT::i32, 1, 
/*47114*/       OPC_EmitInteger, MVT::i32, 0, 
/*47117*/       OPC_EmitInteger, MVT::i32, 0, 
/*47120*/       OPC_EmitInteger, MVT::i32, 0, 
/*47123*/       OPC_EmitInteger, MVT::i32, 0, 
/*47126*/       OPC_EmitInteger, MVT::i32, 0, 
/*47129*/       OPC_EmitInteger, MVT::i32, 0, 
/*47132*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47144*/       OPC_EmitInteger, MVT::i32, 0, 
/*47147*/       OPC_EmitInteger, MVT::i32, 0, 
/*47150*/       OPC_EmitInteger, MVT::i32, 0, 
/*47153*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47165*/       OPC_EmitInteger, MVT::i32, 1, 
/*47168*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47171*/       OPC_EmitInteger, MVT::i32, 0, 
/*47174*/       OPC_EmitInteger, MVT::i32, 0, 
/*47177*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*47204*/     /*Scope*/ 11, /*->47216*/
/*47205*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47207*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFM_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_BFM_B32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*47216*/     0, /*End of Scope*/
/*47217*/   /*SwitchOpcode*/ 34|128,4/*546*/, TARGET_VAL(AMDGPUISD::MAD_U24),// ->47767
/*47221*/     OPC_RecordChild0, // #0 = $src0
/*47222*/     OPC_RecordChild1, // #1 = $src1
/*47223*/     OPC_RecordChild2, // #2 = $src2
/*47224*/     OPC_CheckChild2Type, MVT::i32,
/*47226*/     OPC_CheckType, MVT::i32,
/*47228*/     OPC_Scope, 99, /*->47329*/ // 4 children in Scope
/*47230*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47232*/       OPC_EmitInteger, MVT::i32, 0, 
/*47235*/       OPC_EmitInteger, MVT::i32, 0, 
/*47238*/       OPC_EmitInteger, MVT::i32, 0, 
/*47241*/       OPC_EmitInteger, MVT::i32, 0, 
/*47244*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47256*/       OPC_EmitInteger, MVT::i32, 0, 
/*47259*/       OPC_EmitInteger, MVT::i32, 0, 
/*47262*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47274*/       OPC_EmitInteger, MVT::i32, 0, 
/*47277*/       OPC_EmitInteger, MVT::i32, 0, 
/*47280*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47292*/       OPC_EmitInteger, MVT::i32, 1, 
/*47295*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47298*/       OPC_EmitInteger, MVT::i32, 0, 
/*47301*/       OPC_EmitInteger, MVT::i32, 0, 
/*47304*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47329*/     /*Scope*/ 32, /*->47362*/
/*47330*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47332*/       OPC_EmitInteger, MVT::i32, 0, 
/*47335*/       OPC_EmitInteger, MVT::i32, 0, 
/*47338*/       OPC_EmitInteger, MVT::i32, 0, 
/*47341*/       OPC_EmitInteger, MVT::i32, 0, 
/*47344*/       OPC_EmitInteger, MVT::i32, 0, 
/*47347*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47362*/     /*Scope*/ 72|128,1/*200*/, /*->47564*/
/*47364*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*47366*/       OPC_EmitInteger, MVT::i32, 0, 
/*47369*/       OPC_EmitInteger, MVT::i32, 0, 
/*47372*/       OPC_EmitInteger, MVT::i32, 1, 
/*47375*/       OPC_EmitInteger, MVT::i32, 0, 
/*47378*/       OPC_EmitInteger, MVT::i32, 0, 
/*47381*/       OPC_EmitInteger, MVT::i32, 0, 
/*47384*/       OPC_EmitInteger, MVT::i32, 0, 
/*47387*/       OPC_EmitInteger, MVT::i32, 0, 
/*47390*/       OPC_EmitInteger, MVT::i32, 1, 
/*47393*/       OPC_EmitInteger, MVT::i32, 0, 
/*47396*/       OPC_EmitInteger, MVT::i32, 0, 
/*47399*/       OPC_EmitInteger, MVT::i32, 0, 
/*47402*/       OPC_EmitInteger, MVT::i32, 0, 
/*47405*/       OPC_EmitInteger, MVT::i32, 0, 
/*47408*/       OPC_EmitInteger, MVT::i32, 0, 
/*47411*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47423*/       OPC_EmitInteger, MVT::i32, 0, 
/*47426*/       OPC_EmitInteger, MVT::i32, 0, 
/*47429*/       OPC_EmitInteger, MVT::i32, 0, 
/*47432*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47444*/       OPC_EmitInteger, MVT::i32, 1, 
/*47447*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47450*/       OPC_EmitInteger, MVT::i32, 0, 
/*47453*/       OPC_EmitInteger, MVT::i32, 0, 
/*47456*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*47483*/       OPC_EmitInteger, MVT::i32, 0, 
/*47486*/       OPC_EmitInteger, MVT::i32, 0, 
/*47489*/       OPC_EmitInteger, MVT::i32, 0, 
/*47492*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47504*/       OPC_EmitInteger, MVT::i32, 0, 
/*47507*/       OPC_EmitInteger, MVT::i32, 0, 
/*47510*/       OPC_EmitInteger, MVT::i32, 0, 
/*47513*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47525*/       OPC_EmitInteger, MVT::i32, 1, 
/*47528*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47531*/       OPC_EmitInteger, MVT::i32, 0, 
/*47534*/       OPC_EmitInteger, MVT::i32, 0, 
/*47537*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*47564*/     /*Scope*/ 72|128,1/*200*/, /*->47766*/
/*47566*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*47568*/       OPC_EmitInteger, MVT::i32, 0, 
/*47571*/       OPC_EmitInteger, MVT::i32, 0, 
/*47574*/       OPC_EmitInteger, MVT::i32, 1, 
/*47577*/       OPC_EmitInteger, MVT::i32, 0, 
/*47580*/       OPC_EmitInteger, MVT::i32, 0, 
/*47583*/       OPC_EmitInteger, MVT::i32, 0, 
/*47586*/       OPC_EmitInteger, MVT::i32, 0, 
/*47589*/       OPC_EmitInteger, MVT::i32, 0, 
/*47592*/       OPC_EmitInteger, MVT::i32, 1, 
/*47595*/       OPC_EmitInteger, MVT::i32, 0, 
/*47598*/       OPC_EmitInteger, MVT::i32, 0, 
/*47601*/       OPC_EmitInteger, MVT::i32, 0, 
/*47604*/       OPC_EmitInteger, MVT::i32, 0, 
/*47607*/       OPC_EmitInteger, MVT::i32, 0, 
/*47610*/       OPC_EmitInteger, MVT::i32, 0, 
/*47613*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47625*/       OPC_EmitInteger, MVT::i32, 0, 
/*47628*/       OPC_EmitInteger, MVT::i32, 0, 
/*47631*/       OPC_EmitInteger, MVT::i32, 0, 
/*47634*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47646*/       OPC_EmitInteger, MVT::i32, 1, 
/*47649*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47652*/       OPC_EmitInteger, MVT::i32, 0, 
/*47655*/       OPC_EmitInteger, MVT::i32, 0, 
/*47658*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*47685*/       OPC_EmitInteger, MVT::i32, 0, 
/*47688*/       OPC_EmitInteger, MVT::i32, 0, 
/*47691*/       OPC_EmitInteger, MVT::i32, 0, 
/*47694*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47706*/       OPC_EmitInteger, MVT::i32, 0, 
/*47709*/       OPC_EmitInteger, MVT::i32, 0, 
/*47712*/       OPC_EmitInteger, MVT::i32, 0, 
/*47715*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47727*/       OPC_EmitInteger, MVT::i32, 1, 
/*47730*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47733*/       OPC_EmitInteger, MVT::i32, 0, 
/*47736*/       OPC_EmitInteger, MVT::i32, 0, 
/*47739*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*47766*/     0, /*End of Scope*/
/*47767*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ISD::ROTR),// ->47912
/*47771*/     OPC_RecordChild0, // #0 = $src0
/*47772*/     OPC_RecordChild1, // #1 = $src1
/*47773*/     OPC_CheckChild1Type, MVT::i32,
/*47775*/     OPC_CheckType, MVT::i32,
/*47777*/     OPC_Scope, 99, /*->47878*/ // 2 children in Scope
/*47779*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47781*/       OPC_EmitInteger, MVT::i32, 0, 
/*47784*/       OPC_EmitInteger, MVT::i32, 0, 
/*47787*/       OPC_EmitInteger, MVT::i32, 0, 
/*47790*/       OPC_EmitInteger, MVT::i32, 0, 
/*47793*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47805*/       OPC_EmitInteger, MVT::i32, 0, 
/*47808*/       OPC_EmitInteger, MVT::i32, 0, 
/*47811*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47823*/       OPC_EmitInteger, MVT::i32, 0, 
/*47826*/       OPC_EmitInteger, MVT::i32, 0, 
/*47829*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47841*/       OPC_EmitInteger, MVT::i32, 1, 
/*47844*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47847*/       OPC_EmitInteger, MVT::i32, 0, 
/*47850*/       OPC_EmitInteger, MVT::i32, 0, 
/*47853*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*47878*/     /*Scope*/ 32, /*->47911*/
/*47879*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47881*/       OPC_EmitInteger, MVT::i32, 0, 
/*47884*/       OPC_EmitInteger, MVT::i32, 0, 
/*47887*/       OPC_EmitInteger, MVT::i32, 0, 
/*47890*/       OPC_EmitInteger, MVT::i32, 0, 
/*47893*/       OPC_EmitInteger, MVT::i32, 0, 
/*47896*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    1/*#VTs*/, MVT::i32, 8/*#Ops*/, 2, 0, 3, 0, 4, 1, 5, 6, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*47911*/     0, /*End of Scope*/
/*47912*/   /*SwitchOpcode*/ 29|128,2/*285*/, TARGET_VAL(ISD::CTPOP),// ->48201
/*47916*/     OPC_RecordChild0, // #0 = $src0
/*47917*/     OPC_SwitchType /*2 cases */, 112, MVT::i32,// ->48032
/*47920*/       OPC_Scope, 67, /*->47989*/ // 3 children in Scope
/*47922*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47924*/         OPC_EmitInteger, MVT::i32, 1, 
/*47927*/         OPC_EmitInteger, MVT::i32, 0, 
/*47930*/         OPC_EmitInteger, MVT::i32, 0, 
/*47933*/         OPC_EmitInteger, MVT::i32, 0, 
/*47936*/         OPC_EmitInteger, MVT::i32, 0, 
/*47939*/         OPC_EmitInteger, MVT::i32, 0, 
/*47942*/         OPC_EmitInteger, MVT::i32, 0, 
/*47945*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47957*/         OPC_EmitInteger, MVT::i32, 1, 
/*47960*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47963*/         OPC_EmitInteger, MVT::i32, 0, 
/*47966*/         OPC_EmitInteger, MVT::i32, 0, 
/*47969*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*47989*/       /*Scope*/ 10, /*->48000*/
/*47990*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*47992*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32 i32:i32:$src0)
/*48000*/       /*Scope*/ 30, /*->48031*/
/*48001*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48003*/         OPC_EmitInteger, MVT::i32, 0, 
/*48006*/         OPC_EmitInteger, MVT::i32, 0, 
/*48009*/         OPC_EmitInteger, MVT::i32, 0, 
/*48012*/         OPC_EmitInteger, MVT::i32, 0, 
/*48015*/         OPC_EmitInteger, MVT::i32, 0, 
/*48018*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 0, 2, 3, 4, 5, 
                  // Src: (ctpop:i32 i32:i32:$popcnt) - Complexity = 3
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, 0:i32, 0:i32, 0:i32)
/*48031*/       0, /*End of Scope*/
/*48032*/     /*SwitchType*/ 37|128,1/*165*/, MVT::i64,// ->48200
/*48035*/       OPC_Scope, 54, /*->48091*/ // 2 children in Scope
/*48037*/         OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*48039*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*48046*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*48054*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48057*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 2, 3,  // Results = #4
/*48067*/         OPC_EmitInteger, MVT::i32, 0, 
/*48070*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 5,  // Results = #6
/*48078*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48081*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 4, 6, 7, 
                  // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (S_BCNT1_I32_B64:i32 ?:i64:$src), sub0:i32), (S_MOV_B32:i32 0:i32), sub1:i32)
/*48091*/       /*Scope*/ 107, /*->48199*/
/*48092*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48094*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*48101*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48104*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*48113*/         OPC_EmitInteger, MVT::i32, 0, 
/*48116*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48119*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*48128*/         OPC_EmitInteger, MVT::i32, 0, 
/*48131*/         OPC_EmitInteger, MVT::i32, 0, 
/*48134*/         OPC_EmitInteger, MVT::i32, 0, 
/*48137*/         OPC_EmitInteger, MVT::i32, 0, 
/*48140*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 4, 6, 7, 8, 9, 10,  // Results = #11
/*48153*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 11,  // Results = #12
/*48162*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48165*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 12, 13,  // Results = #14
/*48175*/         OPC_EmitInteger, MVT::i32, 0, 
/*48178*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 15,  // Results = #16
/*48186*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48189*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 14, 16, 17, 
                  // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (V_BCNT_U32_B32_e32:i32 (EXTRACT_SUBREG:i32 ?:i64:$src, sub1:i32), (V_BCNT_U32_B32_e64:i32 (EXTRACT_SUBREG:i32 ?:i64:$src, sub0:i32), 0:i32, 0:i32, 0:i32)), sub0:i32), (V_MOV_B32_e32:i32 0:i32), sub1:i32)
/*48199*/       0, /*End of Scope*/
/*48200*/     0, // EndSwitchType
/*48201*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTLZ_ZERO_UNDEF),// ->48288
/*48204*/     OPC_RecordChild0, // #0 = $src0
/*48205*/     OPC_CheckType, MVT::i32,
/*48207*/     OPC_Scope, 67, /*->48276*/ // 2 children in Scope
/*48209*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48211*/       OPC_EmitInteger, MVT::i32, 1, 
/*48214*/       OPC_EmitInteger, MVT::i32, 0, 
/*48217*/       OPC_EmitInteger, MVT::i32, 0, 
/*48220*/       OPC_EmitInteger, MVT::i32, 0, 
/*48223*/       OPC_EmitInteger, MVT::i32, 0, 
/*48226*/       OPC_EmitInteger, MVT::i32, 0, 
/*48229*/       OPC_EmitInteger, MVT::i32, 0, 
/*48232*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48244*/       OPC_EmitInteger, MVT::i32, 1, 
/*48247*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48250*/       OPC_EmitInteger, MVT::i32, 0, 
/*48253*/       OPC_EmitInteger, MVT::i32, 0, 
/*48256*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (ctlz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*48276*/     /*Scope*/ 10, /*->48287*/
/*48277*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*48279*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ctlz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*48287*/     0, /*End of Scope*/
/*48288*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->48375
/*48291*/     OPC_RecordChild0, // #0 = $src0
/*48292*/     OPC_CheckType, MVT::i32,
/*48294*/     OPC_Scope, 67, /*->48363*/ // 2 children in Scope
/*48296*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48298*/       OPC_EmitInteger, MVT::i32, 1, 
/*48301*/       OPC_EmitInteger, MVT::i32, 0, 
/*48304*/       OPC_EmitInteger, MVT::i32, 0, 
/*48307*/       OPC_EmitInteger, MVT::i32, 0, 
/*48310*/       OPC_EmitInteger, MVT::i32, 0, 
/*48313*/       OPC_EmitInteger, MVT::i32, 0, 
/*48316*/       OPC_EmitInteger, MVT::i32, 0, 
/*48319*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48331*/       OPC_EmitInteger, MVT::i32, 1, 
/*48334*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48337*/       OPC_EmitInteger, MVT::i32, 0, 
/*48340*/       OPC_EmitInteger, MVT::i32, 0, 
/*48343*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*48363*/     /*Scope*/ 10, /*->48374*/
/*48364*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*48366*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*48374*/     0, /*End of Scope*/
/*48375*/   /*SwitchOpcode*/ 34|128,4/*546*/, TARGET_VAL(AMDGPUISD::MAD_I24),// ->48925
/*48379*/     OPC_RecordChild0, // #0 = $src0
/*48380*/     OPC_RecordChild1, // #1 = $src1
/*48381*/     OPC_RecordChild2, // #2 = $src2
/*48382*/     OPC_CheckChild2Type, MVT::i32,
/*48384*/     OPC_CheckType, MVT::i32,
/*48386*/     OPC_Scope, 99, /*->48487*/ // 4 children in Scope
/*48388*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*48390*/       OPC_EmitInteger, MVT::i32, 0, 
/*48393*/       OPC_EmitInteger, MVT::i32, 0, 
/*48396*/       OPC_EmitInteger, MVT::i32, 0, 
/*48399*/       OPC_EmitInteger, MVT::i32, 0, 
/*48402*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48414*/       OPC_EmitInteger, MVT::i32, 0, 
/*48417*/       OPC_EmitInteger, MVT::i32, 0, 
/*48420*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48432*/       OPC_EmitInteger, MVT::i32, 0, 
/*48435*/       OPC_EmitInteger, MVT::i32, 0, 
/*48438*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48450*/       OPC_EmitInteger, MVT::i32, 1, 
/*48453*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48456*/       OPC_EmitInteger, MVT::i32, 0, 
/*48459*/       OPC_EmitInteger, MVT::i32, 0, 
/*48462*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48487*/     /*Scope*/ 32, /*->48520*/
/*48488*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48490*/       OPC_EmitInteger, MVT::i32, 0, 
/*48493*/       OPC_EmitInteger, MVT::i32, 0, 
/*48496*/       OPC_EmitInteger, MVT::i32, 0, 
/*48499*/       OPC_EmitInteger, MVT::i32, 0, 
/*48502*/       OPC_EmitInteger, MVT::i32, 0, 
/*48505*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    1/*#VTs*/, MVT::i32, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48520*/     /*Scope*/ 72|128,1/*200*/, /*->48722*/
/*48522*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*48524*/       OPC_EmitInteger, MVT::i32, 0, 
/*48527*/       OPC_EmitInteger, MVT::i32, 0, 
/*48530*/       OPC_EmitInteger, MVT::i32, 1, 
/*48533*/       OPC_EmitInteger, MVT::i32, 0, 
/*48536*/       OPC_EmitInteger, MVT::i32, 0, 
/*48539*/       OPC_EmitInteger, MVT::i32, 0, 
/*48542*/       OPC_EmitInteger, MVT::i32, 0, 
/*48545*/       OPC_EmitInteger, MVT::i32, 0, 
/*48548*/       OPC_EmitInteger, MVT::i32, 1, 
/*48551*/       OPC_EmitInteger, MVT::i32, 0, 
/*48554*/       OPC_EmitInteger, MVT::i32, 0, 
/*48557*/       OPC_EmitInteger, MVT::i32, 0, 
/*48560*/       OPC_EmitInteger, MVT::i32, 0, 
/*48563*/       OPC_EmitInteger, MVT::i32, 0, 
/*48566*/       OPC_EmitInteger, MVT::i32, 0, 
/*48569*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48581*/       OPC_EmitInteger, MVT::i32, 0, 
/*48584*/       OPC_EmitInteger, MVT::i32, 0, 
/*48587*/       OPC_EmitInteger, MVT::i32, 0, 
/*48590*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48602*/       OPC_EmitInteger, MVT::i32, 1, 
/*48605*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48608*/       OPC_EmitInteger, MVT::i32, 0, 
/*48611*/       OPC_EmitInteger, MVT::i32, 0, 
/*48614*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48641*/       OPC_EmitInteger, MVT::i32, 0, 
/*48644*/       OPC_EmitInteger, MVT::i32, 0, 
/*48647*/       OPC_EmitInteger, MVT::i32, 0, 
/*48650*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48662*/       OPC_EmitInteger, MVT::i32, 0, 
/*48665*/       OPC_EmitInteger, MVT::i32, 0, 
/*48668*/       OPC_EmitInteger, MVT::i32, 0, 
/*48671*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48683*/       OPC_EmitInteger, MVT::i32, 1, 
/*48686*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48689*/       OPC_EmitInteger, MVT::i32, 0, 
/*48692*/       OPC_EmitInteger, MVT::i32, 0, 
/*48695*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48722*/     /*Scope*/ 72|128,1/*200*/, /*->48924*/
/*48724*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*48726*/       OPC_EmitInteger, MVT::i32, 0, 
/*48729*/       OPC_EmitInteger, MVT::i32, 0, 
/*48732*/       OPC_EmitInteger, MVT::i32, 1, 
/*48735*/       OPC_EmitInteger, MVT::i32, 0, 
/*48738*/       OPC_EmitInteger, MVT::i32, 0, 
/*48741*/       OPC_EmitInteger, MVT::i32, 0, 
/*48744*/       OPC_EmitInteger, MVT::i32, 0, 
/*48747*/       OPC_EmitInteger, MVT::i32, 0, 
/*48750*/       OPC_EmitInteger, MVT::i32, 1, 
/*48753*/       OPC_EmitInteger, MVT::i32, 0, 
/*48756*/       OPC_EmitInteger, MVT::i32, 0, 
/*48759*/       OPC_EmitInteger, MVT::i32, 0, 
/*48762*/       OPC_EmitInteger, MVT::i32, 0, 
/*48765*/       OPC_EmitInteger, MVT::i32, 0, 
/*48768*/       OPC_EmitInteger, MVT::i32, 0, 
/*48771*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48783*/       OPC_EmitInteger, MVT::i32, 0, 
/*48786*/       OPC_EmitInteger, MVT::i32, 0, 
/*48789*/       OPC_EmitInteger, MVT::i32, 0, 
/*48792*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48804*/       OPC_EmitInteger, MVT::i32, 1, 
/*48807*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48810*/       OPC_EmitInteger, MVT::i32, 0, 
/*48813*/       OPC_EmitInteger, MVT::i32, 0, 
/*48816*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48843*/       OPC_EmitInteger, MVT::i32, 0, 
/*48846*/       OPC_EmitInteger, MVT::i32, 0, 
/*48849*/       OPC_EmitInteger, MVT::i32, 0, 
/*48852*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48864*/       OPC_EmitInteger, MVT::i32, 0, 
/*48867*/       OPC_EmitInteger, MVT::i32, 0, 
/*48870*/       OPC_EmitInteger, MVT::i32, 0, 
/*48873*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48885*/       OPC_EmitInteger, MVT::i32, 1, 
/*48888*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48891*/       OPC_EmitInteger, MVT::i32, 0, 
/*48894*/       OPC_EmitInteger, MVT::i32, 0, 
/*48897*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48924*/     0, /*End of Scope*/
/*48925*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::BREV),// ->48941
/*48928*/     OPC_RecordChild0, // #0 = $src0
/*48929*/     OPC_CheckType, MVT::i32,
/*48931*/     OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*48933*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUbrev:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*48941*/   /*SwitchOpcode*/ 31, TARGET_VAL(ISD::ADDE),// ->48975
/*48944*/     OPC_CaptureGlueInput,
/*48945*/     OPC_RecordChild0, // #0 = $src0
/*48946*/     OPC_RecordChild1, // #1 = $src1
/*48947*/     OPC_CheckType, MVT::i32,
/*48949*/     OPC_Scope, 11, /*->48962*/ // 2 children in Scope
/*48951*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*48953*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (adde:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_ADDC_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*48962*/     /*Scope*/ 11, /*->48974*/
/*48963*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48965*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADDC_U32_e32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (adde:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ADDC_U32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*48974*/     0, /*End of Scope*/
/*48975*/   /*SwitchOpcode*/ 31, TARGET_VAL(ISD::SUBE),// ->49009
/*48978*/     OPC_CaptureGlueInput,
/*48979*/     OPC_RecordChild0, // #0 = $src0
/*48980*/     OPC_RecordChild1, // #1 = $src1
/*48981*/     OPC_CheckType, MVT::i32,
/*48983*/     OPC_Scope, 11, /*->48996*/ // 2 children in Scope
/*48985*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*48987*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_SUBB_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*48996*/     /*Scope*/ 11, /*->49008*/
/*48997*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48999*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUBB_U32_e32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_SUBB_U32_e32:i32 i32:i32:$src0, i32:i32:$src1)
/*49008*/     0, /*End of Scope*/
/*49009*/   /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::RET_FLAG),// ->49036
/*49012*/     OPC_RecordNode, // #0 = 'IL_retflag' chained node
/*49013*/     OPC_CaptureGlueInput,
/*49014*/     OPC_Scope, 9, /*->49025*/ // 2 children in Scope
/*49016*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49018*/       OPC_EmitMergeInputChains1_0,
/*49019*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (S_ENDPGM)
/*49025*/     /*Scope*/ 9, /*->49035*/
/*49026*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49028*/       OPC_EmitMergeInputChains1_0,
/*49029*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (RETURN)
/*49035*/     0, /*End of Scope*/
/*49036*/   /*SwitchOpcode*/ 32, TARGET_VAL(ISD::BR),// ->49071
/*49039*/     OPC_RecordNode, // #0 = 'br' chained node
/*49040*/     OPC_RecordChild1, // #1 = $simm16
/*49041*/     OPC_MoveChild, 1,
/*49043*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*49046*/     OPC_MoveParent,
/*49047*/     OPC_Scope, 10, /*->49059*/ // 2 children in Scope
/*49049*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49051*/       OPC_EmitMergeInputChains1_0,
/*49052*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*49059*/     /*Scope*/ 10, /*->49070*/
/*49060*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49062*/       OPC_EmitMergeInputChains1_0,
/*49063*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*49070*/     0, /*End of Scope*/
/*49071*/   /*SwitchOpcode*/ 91|128,10/*1371*/, TARGET_VAL(ISD::SETCC),// ->50446
/*49075*/     OPC_RecordChild0, // #0 = $src0
/*49076*/     OPC_Scope, 18|128,2/*274*/, /*->49353*/ // 4 children in Scope
/*49079*/       OPC_CheckChild0Type, MVT::f32,
/*49081*/       OPC_RecordChild1, // #1 = $src1
/*49082*/       OPC_MoveChild, 2,
/*49084*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*49087*/       OPC_Scope, 32, /*->49121*/ // 8 children in Scope
/*49089*/         OPC_CheckPredicate, 79, // Predicate_COND_OLT
/*49091*/         OPC_MoveParent,
/*49092*/         OPC_CheckType, MVT::i1,
/*49094*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49096*/         OPC_EmitInteger, MVT::i32, 0, 
/*49099*/         OPC_EmitInteger, MVT::i32, 0, 
/*49102*/         OPC_EmitInteger, MVT::i32, 0, 
/*49105*/         OPC_EmitInteger, MVT::i32, 0, 
/*49108*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1, (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_F32_e64:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1)
/*49121*/       /*Scope*/ 32, /*->49154*/
/*49122*/         OPC_CheckPredicate, 53, // Predicate_COND_OEQ
/*49124*/         OPC_MoveParent,
/*49125*/         OPC_CheckType, MVT::i1,
/*49127*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49129*/         OPC_EmitInteger, MVT::i32, 0, 
/*49132*/         OPC_EmitInteger, MVT::i32, 0, 
/*49135*/         OPC_EmitInteger, MVT::i32, 0, 
/*49138*/         OPC_EmitInteger, MVT::i32, 0, 
/*49141*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_F32_e64:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1)
/*49154*/       /*Scope*/ 32, /*->49187*/
/*49155*/         OPC_CheckPredicate, 80, // Predicate_COND_OLE
/*49157*/         OPC_MoveParent,
/*49158*/         OPC_CheckType, MVT::i1,
/*49160*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49162*/         OPC_EmitInteger, MVT::i32, 0, 
/*49165*/         OPC_EmitInteger, MVT::i32, 0, 
/*49168*/         OPC_EmitInteger, MVT::i32, 0, 
/*49171*/         OPC_EmitInteger, MVT::i32, 0, 
/*49174*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1, (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_F32_e64:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1)
/*49187*/       /*Scope*/ 32, /*->49220*/
/*49188*/         OPC_CheckPredicate, 54, // Predicate_COND_OGT
/*49190*/         OPC_MoveParent,
/*49191*/         OPC_CheckType, MVT::i1,
/*49193*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49195*/         OPC_EmitInteger, MVT::i32, 0, 
/*49198*/         OPC_EmitInteger, MVT::i32, 0, 
/*49201*/         OPC_EmitInteger, MVT::i32, 0, 
/*49204*/         OPC_EmitInteger, MVT::i32, 0, 
/*49207*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_F32_e64:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1)
/*49220*/       /*Scope*/ 32, /*->49253*/
/*49221*/         OPC_CheckPredicate, 55, // Predicate_COND_OGE
/*49223*/         OPC_MoveParent,
/*49224*/         OPC_CheckType, MVT::i1,
/*49226*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49228*/         OPC_EmitInteger, MVT::i32, 0, 
/*49231*/         OPC_EmitInteger, MVT::i32, 0, 
/*49234*/         OPC_EmitInteger, MVT::i32, 0, 
/*49237*/         OPC_EmitInteger, MVT::i32, 0, 
/*49240*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_F32_e64:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1)
/*49253*/       /*Scope*/ 32, /*->49286*/
/*49254*/         OPC_CheckPredicate, 81, // Predicate_COND_O
/*49256*/         OPC_MoveParent,
/*49257*/         OPC_CheckType, MVT::i1,
/*49259*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49261*/         OPC_EmitInteger, MVT::i32, 0, 
/*49264*/         OPC_EmitInteger, MVT::i32, 0, 
/*49267*/         OPC_EmitInteger, MVT::i32, 0, 
/*49270*/         OPC_EmitInteger, MVT::i32, 0, 
/*49273*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1, (cond:Other)<<P:Predicate_COND_O>>) - Complexity = 3
                  // Dst: (V_CMP_O_F32_e64:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1)
/*49286*/       /*Scope*/ 32, /*->49319*/
/*49287*/         OPC_CheckPredicate, 82, // Predicate_COND_UO
/*49289*/         OPC_MoveParent,
/*49290*/         OPC_CheckType, MVT::i1,
/*49292*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49294*/         OPC_EmitInteger, MVT::i32, 0, 
/*49297*/         OPC_EmitInteger, MVT::i32, 0, 
/*49300*/         OPC_EmitInteger, MVT::i32, 0, 
/*49303*/         OPC_EmitInteger, MVT::i32, 0, 
/*49306*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1, (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = 3
                  // Dst: (V_CMP_U_F32_e64:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1)
/*49319*/       /*Scope*/ 32, /*->49352*/
/*49320*/         OPC_CheckPredicate, 56, // Predicate_COND_UNE
/*49322*/         OPC_MoveParent,
/*49323*/         OPC_CheckType, MVT::i1,
/*49325*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49327*/         OPC_EmitInteger, MVT::i32, 0, 
/*49330*/         OPC_EmitInteger, MVT::i32, 0, 
/*49333*/         OPC_EmitInteger, MVT::i32, 0, 
/*49336*/         OPC_EmitInteger, MVT::i32, 0, 
/*49339*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1, (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 3
                  // Dst: (V_CMP_NEQ_F32_e64:i1 VSrc_32:f32:$src0, VSrc_32:f32:$src1)
/*49352*/       0, /*End of Scope*/
/*49353*/     /*Scope*/ 18|128,2/*274*/, /*->49629*/
/*49355*/       OPC_CheckChild0Type, MVT::f64,
/*49357*/       OPC_RecordChild1, // #1 = $src1
/*49358*/       OPC_MoveChild, 2,
/*49360*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*49363*/       OPC_Scope, 32, /*->49397*/ // 8 children in Scope
/*49365*/         OPC_CheckPredicate, 79, // Predicate_COND_OLT
/*49367*/         OPC_MoveParent,
/*49368*/         OPC_CheckType, MVT::i1,
/*49370*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49372*/         OPC_EmitInteger, MVT::i32, 0, 
/*49375*/         OPC_EmitInteger, MVT::i32, 0, 
/*49378*/         OPC_EmitInteger, MVT::i32, 0, 
/*49381*/         OPC_EmitInteger, MVT::i32, 0, 
/*49384*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1, (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_F64_e64:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1)
/*49397*/       /*Scope*/ 32, /*->49430*/
/*49398*/         OPC_CheckPredicate, 53, // Predicate_COND_OEQ
/*49400*/         OPC_MoveParent,
/*49401*/         OPC_CheckType, MVT::i1,
/*49403*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49405*/         OPC_EmitInteger, MVT::i32, 0, 
/*49408*/         OPC_EmitInteger, MVT::i32, 0, 
/*49411*/         OPC_EmitInteger, MVT::i32, 0, 
/*49414*/         OPC_EmitInteger, MVT::i32, 0, 
/*49417*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_F64_e64:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1)
/*49430*/       /*Scope*/ 32, /*->49463*/
/*49431*/         OPC_CheckPredicate, 80, // Predicate_COND_OLE
/*49433*/         OPC_MoveParent,
/*49434*/         OPC_CheckType, MVT::i1,
/*49436*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49438*/         OPC_EmitInteger, MVT::i32, 0, 
/*49441*/         OPC_EmitInteger, MVT::i32, 0, 
/*49444*/         OPC_EmitInteger, MVT::i32, 0, 
/*49447*/         OPC_EmitInteger, MVT::i32, 0, 
/*49450*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1, (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_F64_e64:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1)
/*49463*/       /*Scope*/ 32, /*->49496*/
/*49464*/         OPC_CheckPredicate, 54, // Predicate_COND_OGT
/*49466*/         OPC_MoveParent,
/*49467*/         OPC_CheckType, MVT::i1,
/*49469*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49471*/         OPC_EmitInteger, MVT::i32, 0, 
/*49474*/         OPC_EmitInteger, MVT::i32, 0, 
/*49477*/         OPC_EmitInteger, MVT::i32, 0, 
/*49480*/         OPC_EmitInteger, MVT::i32, 0, 
/*49483*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_F64_e64:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1)
/*49496*/       /*Scope*/ 32, /*->49529*/
/*49497*/         OPC_CheckPredicate, 55, // Predicate_COND_OGE
/*49499*/         OPC_MoveParent,
/*49500*/         OPC_CheckType, MVT::i1,
/*49502*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49504*/         OPC_EmitInteger, MVT::i32, 0, 
/*49507*/         OPC_EmitInteger, MVT::i32, 0, 
/*49510*/         OPC_EmitInteger, MVT::i32, 0, 
/*49513*/         OPC_EmitInteger, MVT::i32, 0, 
/*49516*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_F64_e64:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1)
/*49529*/       /*Scope*/ 32, /*->49562*/
/*49530*/         OPC_CheckPredicate, 81, // Predicate_COND_O
/*49532*/         OPC_MoveParent,
/*49533*/         OPC_CheckType, MVT::i1,
/*49535*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49537*/         OPC_EmitInteger, MVT::i32, 0, 
/*49540*/         OPC_EmitInteger, MVT::i32, 0, 
/*49543*/         OPC_EmitInteger, MVT::i32, 0, 
/*49546*/         OPC_EmitInteger, MVT::i32, 0, 
/*49549*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1, (cond:Other)<<P:Predicate_COND_O>>) - Complexity = 3
                  // Dst: (V_CMP_O_F64_e64:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1)
/*49562*/       /*Scope*/ 32, /*->49595*/
/*49563*/         OPC_CheckPredicate, 82, // Predicate_COND_UO
/*49565*/         OPC_MoveParent,
/*49566*/         OPC_CheckType, MVT::i1,
/*49568*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49570*/         OPC_EmitInteger, MVT::i32, 0, 
/*49573*/         OPC_EmitInteger, MVT::i32, 0, 
/*49576*/         OPC_EmitInteger, MVT::i32, 0, 
/*49579*/         OPC_EmitInteger, MVT::i32, 0, 
/*49582*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1, (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = 3
                  // Dst: (V_CMP_U_F64_e64:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1)
/*49595*/       /*Scope*/ 32, /*->49628*/
/*49596*/         OPC_CheckPredicate, 56, // Predicate_COND_UNE
/*49598*/         OPC_MoveParent,
/*49599*/         OPC_CheckType, MVT::i1,
/*49601*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49603*/         OPC_EmitInteger, MVT::i32, 0, 
/*49606*/         OPC_EmitInteger, MVT::i32, 0, 
/*49609*/         OPC_EmitInteger, MVT::i32, 0, 
/*49612*/         OPC_EmitInteger, MVT::i32, 0, 
/*49615*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1, (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 3
                  // Dst: (V_CMP_NEQ_F64_e64:i1 VSrc_64:f64:$src0, VSrc_64:f64:$src1)
/*49628*/       0, /*End of Scope*/
/*49629*/     /*Scope*/ 22|128,3/*406*/, /*->50037*/
/*49631*/       OPC_CheckChild0Type, MVT::i32,
/*49633*/       OPC_RecordChild1, // #1 = $src1
/*49634*/       OPC_MoveChild, 2,
/*49636*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*49639*/       OPC_Scope, 32, /*->49673*/ // 12 children in Scope
/*49641*/         OPC_CheckPredicate, 83, // Predicate_COND_SLT
/*49643*/         OPC_MoveParent,
/*49644*/         OPC_CheckType, MVT::i1,
/*49646*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49648*/         OPC_EmitInteger, MVT::i32, 0, 
/*49651*/         OPC_EmitInteger, MVT::i32, 0, 
/*49654*/         OPC_EmitInteger, MVT::i32, 0, 
/*49657*/         OPC_EmitInteger, MVT::i32, 0, 
/*49660*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I32_e64:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1)
/*49673*/       /*Scope*/ 32, /*->49706*/
/*49674*/         OPC_CheckPredicate, 59, // Predicate_COND_EQ
/*49676*/         OPC_MoveParent,
/*49677*/         OPC_CheckType, MVT::i1,
/*49679*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49681*/         OPC_EmitInteger, MVT::i32, 0, 
/*49684*/         OPC_EmitInteger, MVT::i32, 0, 
/*49687*/         OPC_EmitInteger, MVT::i32, 0, 
/*49690*/         OPC_EmitInteger, MVT::i32, 0, 
/*49693*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1)
/*49706*/       /*Scope*/ 32, /*->49739*/
/*49707*/         OPC_CheckPredicate, 84, // Predicate_COND_SLE
/*49709*/         OPC_MoveParent,
/*49710*/         OPC_CheckType, MVT::i1,
/*49712*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49714*/         OPC_EmitInteger, MVT::i32, 0, 
/*49717*/         OPC_EmitInteger, MVT::i32, 0, 
/*49720*/         OPC_EmitInteger, MVT::i32, 0, 
/*49723*/         OPC_EmitInteger, MVT::i32, 0, 
/*49726*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I32_e64:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1)
/*49739*/       /*Scope*/ 32, /*->49772*/
/*49740*/         OPC_CheckPredicate, 61, // Predicate_COND_SGT
/*49742*/         OPC_MoveParent,
/*49743*/         OPC_CheckType, MVT::i1,
/*49745*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49747*/         OPC_EmitInteger, MVT::i32, 0, 
/*49750*/         OPC_EmitInteger, MVT::i32, 0, 
/*49753*/         OPC_EmitInteger, MVT::i32, 0, 
/*49756*/         OPC_EmitInteger, MVT::i32, 0, 
/*49759*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I32_e64:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1)
/*49772*/       /*Scope*/ 32, /*->49805*/
/*49773*/         OPC_CheckPredicate, 85, // Predicate_COND_NE
/*49775*/         OPC_MoveParent,
/*49776*/         OPC_CheckType, MVT::i1,
/*49778*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49780*/         OPC_EmitInteger, MVT::i32, 0, 
/*49783*/         OPC_EmitInteger, MVT::i32, 0, 
/*49786*/         OPC_EmitInteger, MVT::i32, 0, 
/*49789*/         OPC_EmitInteger, MVT::i32, 0, 
/*49792*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_I32_e64:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1)
/*49805*/       /*Scope*/ 32, /*->49838*/
/*49806*/         OPC_CheckPredicate, 60, // Predicate_COND_SGE
/*49808*/         OPC_MoveParent,
/*49809*/         OPC_CheckType, MVT::i1,
/*49811*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49813*/         OPC_EmitInteger, MVT::i32, 0, 
/*49816*/         OPC_EmitInteger, MVT::i32, 0, 
/*49819*/         OPC_EmitInteger, MVT::i32, 0, 
/*49822*/         OPC_EmitInteger, MVT::i32, 0, 
/*49825*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I32_e64:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1)
/*49838*/       /*Scope*/ 32, /*->49871*/
/*49839*/         OPC_CheckPredicate, 86, // Predicate_COND_ULT
/*49841*/         OPC_MoveParent,
/*49842*/         OPC_CheckType, MVT::i1,
/*49844*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49846*/         OPC_EmitInteger, MVT::i32, 0, 
/*49849*/         OPC_EmitInteger, MVT::i32, 0, 
/*49852*/         OPC_EmitInteger, MVT::i32, 0, 
/*49855*/         OPC_EmitInteger, MVT::i32, 0, 
/*49858*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U32_e64:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1)
/*49871*/       /*Scope*/ 32, /*->49904*/
/*49872*/         OPC_CheckPredicate, 59, // Predicate_COND_EQ
/*49874*/         OPC_MoveParent,
/*49875*/         OPC_CheckType, MVT::i1,
/*49877*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49879*/         OPC_EmitInteger, MVT::i32, 0, 
/*49882*/         OPC_EmitInteger, MVT::i32, 0, 
/*49885*/         OPC_EmitInteger, MVT::i32, 0, 
/*49888*/         OPC_EmitInteger, MVT::i32, 0, 
/*49891*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1)
/*49904*/       /*Scope*/ 32, /*->49937*/
/*49905*/         OPC_CheckPredicate, 87, // Predicate_COND_ULE
/*49907*/         OPC_MoveParent,
/*49908*/         OPC_CheckType, MVT::i1,
/*49910*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49912*/         OPC_EmitInteger, MVT::i32, 0, 
/*49915*/         OPC_EmitInteger, MVT::i32, 0, 
/*49918*/         OPC_EmitInteger, MVT::i32, 0, 
/*49921*/         OPC_EmitInteger, MVT::i32, 0, 
/*49924*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U32_e64:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1)
/*49937*/       /*Scope*/ 32, /*->49970*/
/*49938*/         OPC_CheckPredicate, 88, // Predicate_COND_UGT
/*49940*/         OPC_MoveParent,
/*49941*/         OPC_CheckType, MVT::i1,
/*49943*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49945*/         OPC_EmitInteger, MVT::i32, 0, 
/*49948*/         OPC_EmitInteger, MVT::i32, 0, 
/*49951*/         OPC_EmitInteger, MVT::i32, 0, 
/*49954*/         OPC_EmitInteger, MVT::i32, 0, 
/*49957*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U32_e64:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1)
/*49970*/       /*Scope*/ 32, /*->50003*/
/*49971*/         OPC_CheckPredicate, 85, // Predicate_COND_NE
/*49973*/         OPC_MoveParent,
/*49974*/         OPC_CheckType, MVT::i1,
/*49976*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49978*/         OPC_EmitInteger, MVT::i32, 0, 
/*49981*/         OPC_EmitInteger, MVT::i32, 0, 
/*49984*/         OPC_EmitInteger, MVT::i32, 0, 
/*49987*/         OPC_EmitInteger, MVT::i32, 0, 
/*49990*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U32_e64:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1)
/*50003*/       /*Scope*/ 32, /*->50036*/
/*50004*/         OPC_CheckPredicate, 89, // Predicate_COND_UGE
/*50006*/         OPC_MoveParent,
/*50007*/         OPC_CheckType, MVT::i1,
/*50009*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50011*/         OPC_EmitInteger, MVT::i32, 0, 
/*50014*/         OPC_EmitInteger, MVT::i32, 0, 
/*50017*/         OPC_EmitInteger, MVT::i32, 0, 
/*50020*/         OPC_EmitInteger, MVT::i32, 0, 
/*50023*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U32_e64:i1 VSrc_32:i32:$src0, VSrc_32:i32:$src1)
/*50036*/       0, /*End of Scope*/
/*50037*/     /*Scope*/ 22|128,3/*406*/, /*->50445*/
/*50039*/       OPC_CheckChild0Type, MVT::i64,
/*50041*/       OPC_RecordChild1, // #1 = $src1
/*50042*/       OPC_MoveChild, 2,
/*50044*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*50047*/       OPC_Scope, 32, /*->50081*/ // 12 children in Scope
/*50049*/         OPC_CheckPredicate, 83, // Predicate_COND_SLT
/*50051*/         OPC_MoveParent,
/*50052*/         OPC_CheckType, MVT::i1,
/*50054*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50056*/         OPC_EmitInteger, MVT::i32, 0, 
/*50059*/         OPC_EmitInteger, MVT::i32, 0, 
/*50062*/         OPC_EmitInteger, MVT::i32, 0, 
/*50065*/         OPC_EmitInteger, MVT::i32, 0, 
/*50068*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I64_e64:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1)
/*50081*/       /*Scope*/ 32, /*->50114*/
/*50082*/         OPC_CheckPredicate, 59, // Predicate_COND_EQ
/*50084*/         OPC_MoveParent,
/*50085*/         OPC_CheckType, MVT::i1,
/*50087*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50089*/         OPC_EmitInteger, MVT::i32, 0, 
/*50092*/         OPC_EmitInteger, MVT::i32, 0, 
/*50095*/         OPC_EmitInteger, MVT::i32, 0, 
/*50098*/         OPC_EmitInteger, MVT::i32, 0, 
/*50101*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_I64_e64:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1)
/*50114*/       /*Scope*/ 32, /*->50147*/
/*50115*/         OPC_CheckPredicate, 84, // Predicate_COND_SLE
/*50117*/         OPC_MoveParent,
/*50118*/         OPC_CheckType, MVT::i1,
/*50120*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50122*/         OPC_EmitInteger, MVT::i32, 0, 
/*50125*/         OPC_EmitInteger, MVT::i32, 0, 
/*50128*/         OPC_EmitInteger, MVT::i32, 0, 
/*50131*/         OPC_EmitInteger, MVT::i32, 0, 
/*50134*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I64_e64:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1)
/*50147*/       /*Scope*/ 32, /*->50180*/
/*50148*/         OPC_CheckPredicate, 61, // Predicate_COND_SGT
/*50150*/         OPC_MoveParent,
/*50151*/         OPC_CheckType, MVT::i1,
/*50153*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50155*/         OPC_EmitInteger, MVT::i32, 0, 
/*50158*/         OPC_EmitInteger, MVT::i32, 0, 
/*50161*/         OPC_EmitInteger, MVT::i32, 0, 
/*50164*/         OPC_EmitInteger, MVT::i32, 0, 
/*50167*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I64_e64:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1)
/*50180*/       /*Scope*/ 32, /*->50213*/
/*50181*/         OPC_CheckPredicate, 85, // Predicate_COND_NE
/*50183*/         OPC_MoveParent,
/*50184*/         OPC_CheckType, MVT::i1,
/*50186*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50188*/         OPC_EmitInteger, MVT::i32, 0, 
/*50191*/         OPC_EmitInteger, MVT::i32, 0, 
/*50194*/         OPC_EmitInteger, MVT::i32, 0, 
/*50197*/         OPC_EmitInteger, MVT::i32, 0, 
/*50200*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_I64_e64:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1)
/*50213*/       /*Scope*/ 32, /*->50246*/
/*50214*/         OPC_CheckPredicate, 60, // Predicate_COND_SGE
/*50216*/         OPC_MoveParent,
/*50217*/         OPC_CheckType, MVT::i1,
/*50219*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50221*/         OPC_EmitInteger, MVT::i32, 0, 
/*50224*/         OPC_EmitInteger, MVT::i32, 0, 
/*50227*/         OPC_EmitInteger, MVT::i32, 0, 
/*50230*/         OPC_EmitInteger, MVT::i32, 0, 
/*50233*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I64_e64:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1)
/*50246*/       /*Scope*/ 32, /*->50279*/
/*50247*/         OPC_CheckPredicate, 86, // Predicate_COND_ULT
/*50249*/         OPC_MoveParent,
/*50250*/         OPC_CheckType, MVT::i1,
/*50252*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50254*/         OPC_EmitInteger, MVT::i32, 0, 
/*50257*/         OPC_EmitInteger, MVT::i32, 0, 
/*50260*/         OPC_EmitInteger, MVT::i32, 0, 
/*50263*/         OPC_EmitInteger, MVT::i32, 0, 
/*50266*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U64_e64:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1)
/*50279*/       /*Scope*/ 32, /*->50312*/
/*50280*/         OPC_CheckPredicate, 59, // Predicate_COND_EQ
/*50282*/         OPC_MoveParent,
/*50283*/         OPC_CheckType, MVT::i1,
/*50285*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50287*/         OPC_EmitInteger, MVT::i32, 0, 
/*50290*/         OPC_EmitInteger, MVT::i32, 0, 
/*50293*/         OPC_EmitInteger, MVT::i32, 0, 
/*50296*/         OPC_EmitInteger, MVT::i32, 0, 
/*50299*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U64_e64:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1)
/*50312*/       /*Scope*/ 32, /*->50345*/
/*50313*/         OPC_CheckPredicate, 87, // Predicate_COND_ULE
/*50315*/         OPC_MoveParent,
/*50316*/         OPC_CheckType, MVT::i1,
/*50318*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50320*/         OPC_EmitInteger, MVT::i32, 0, 
/*50323*/         OPC_EmitInteger, MVT::i32, 0, 
/*50326*/         OPC_EmitInteger, MVT::i32, 0, 
/*50329*/         OPC_EmitInteger, MVT::i32, 0, 
/*50332*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U64_e64:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1)
/*50345*/       /*Scope*/ 32, /*->50378*/
/*50346*/         OPC_CheckPredicate, 88, // Predicate_COND_UGT
/*50348*/         OPC_MoveParent,
/*50349*/         OPC_CheckType, MVT::i1,
/*50351*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50353*/         OPC_EmitInteger, MVT::i32, 0, 
/*50356*/         OPC_EmitInteger, MVT::i32, 0, 
/*50359*/         OPC_EmitInteger, MVT::i32, 0, 
/*50362*/         OPC_EmitInteger, MVT::i32, 0, 
/*50365*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U64_e64:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1)
/*50378*/       /*Scope*/ 32, /*->50411*/
/*50379*/         OPC_CheckPredicate, 85, // Predicate_COND_NE
/*50381*/         OPC_MoveParent,
/*50382*/         OPC_CheckType, MVT::i1,
/*50384*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50386*/         OPC_EmitInteger, MVT::i32, 0, 
/*50389*/         OPC_EmitInteger, MVT::i32, 0, 
/*50392*/         OPC_EmitInteger, MVT::i32, 0, 
/*50395*/         OPC_EmitInteger, MVT::i32, 0, 
/*50398*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U64_e64:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1)
/*50411*/       /*Scope*/ 32, /*->50444*/
/*50412*/         OPC_CheckPredicate, 89, // Predicate_COND_UGE
/*50414*/         OPC_MoveParent,
/*50415*/         OPC_CheckType, MVT::i1,
/*50417*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50419*/         OPC_EmitInteger, MVT::i32, 0, 
/*50422*/         OPC_EmitInteger, MVT::i32, 0, 
/*50425*/         OPC_EmitInteger, MVT::i32, 0, 
/*50428*/         OPC_EmitInteger, MVT::i32, 0, 
/*50431*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 2, 0, 3, 1, 4, 5, 
                  // Src: (setcc:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U64_e64:i1 VSrc_64:i64:$src0, VSrc_64:i64:$src1)
/*50444*/       0, /*End of Scope*/
/*50445*/     0, /*End of Scope*/
/*50446*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FP_TO_FP16),// ->50464
/*50449*/     OPC_RecordChild0, // #0 = $src0
/*50450*/     OPC_CheckChild0Type, MVT::f32,
/*50452*/     OPC_CheckType, MVT::i32,
/*50454*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50456*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (fp_to_f16:i32 f32:f32:$src0) - Complexity = 3
              // Dst: (V_CVT_F16_F32_e32:i32 f32:f32:$src0)
/*50464*/   /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SELECT),// ->50502
/*50467*/     OPC_RecordChild0, // #0 = $src2
/*50468*/     OPC_CheckChild0Type, MVT::i1,
/*50470*/     OPC_RecordChild1, // #1 = $src1
/*50471*/     OPC_RecordChild2, // #2 = $src0
/*50472*/     OPC_CheckType, MVT::i32,
/*50474*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50476*/     OPC_EmitInteger, MVT::i32, 0, 
/*50479*/     OPC_EmitInteger, MVT::i32, 0, 
/*50482*/     OPC_EmitInteger, MVT::i32, 0, 
/*50485*/     OPC_EmitInteger, MVT::i32, 0, 
/*50488*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 0, 3, 4, 5, 6, 
              // Src: (select:i32 i1:i1:$src2, i32:i32:$src1, i32:i32:$src0) - Complexity = 3
              // Dst: (V_CNDMASK_B32_e64:i32 i32:i32:$src0, i32:i32:$src1, i1:i1:$src2)
/*50502*/   /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->50514
/*50505*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50507*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_CONSTDATA_PTR), 0,
                  1/*#VTs*/, MVT::i64, 0/*#Ops*/, 
              // Src: (SIconstdata_ptr:i64) - Complexity = 3
              // Dst: (SI_CONSTDATA_PTR:i64)
/*50514*/   /*SwitchOpcode*/ 30, TARGET_VAL(ISD::ADDC),// ->50547
/*50517*/     OPC_RecordChild0, // #0 = $src0
/*50518*/     OPC_RecordChild1, // #1 = $src1
/*50519*/     OPC_CheckType, MVT::i32,
/*50521*/     OPC_Scope, 11, /*->50534*/ // 2 children in Scope
/*50523*/       OPC_CheckPatternPredicate, 6, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0())
/*50525*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_I32), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_ADD_I32:i32 ?:i32:$src0, ?:i32:$src1)
/*50534*/     /*Scope*/ 11, /*->50546*/
/*50535*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50537*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_I32_e32), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ADD_I32_e32:i32 ?:i32:$src0, ?:i32:$src1)
/*50546*/     0, /*End of Scope*/
/*50547*/   /*SwitchOpcode*/ 95|128,1/*223*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->50774
/*50551*/     OPC_RecordChild0, // #0 = $src0
/*50552*/     OPC_SwitchType /*2 cases */, 43, MVT::i32,// ->50598
/*50555*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50557*/       OPC_EmitInteger, MVT::i32, 0, 
/*50560*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50572*/       OPC_EmitInteger, MVT::i32, 0, 
/*50575*/       OPC_EmitInteger, MVT::i32, 0, 
/*50578*/       OPC_EmitInteger, MVT::i32, 0, 
/*50581*/       OPC_EmitInteger, MVT::i32, 0, 
/*50584*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 
                // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*50598*/     /*SwitchType*/ 44|128,1/*172*/, MVT::i64,// ->50773
/*50601*/       OPC_Scope, 49, /*->50652*/ // 2 children in Scope
/*50603*/         OPC_CheckChild0Type, MVT::i32,
/*50605*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50607*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*50614*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50617*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*50627*/         OPC_EmitInteger, MVT::i32, 31, 
/*50630*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*50639*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*50642*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 3, 5, 6, 
                  // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), ?:i32:$src, sub0:i32), (S_ASHR_I32:i32 ?:i32:$src, 31:i32), sub1:i32)
/*50652*/       /*Scope*/ 119, /*->50772*/
/*50653*/         OPC_CheckChild0Type, MVT::i1,
/*50655*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50657*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*50664*/         OPC_EmitInteger, MVT::i32, 0, 
/*50667*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50679*/         OPC_EmitInteger, MVT::i32, 0, 
/*50682*/         OPC_EmitInteger, MVT::i32, 0, 
/*50685*/         OPC_EmitInteger, MVT::i32, 0, 
/*50688*/         OPC_EmitInteger, MVT::i32, 0, 
/*50691*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 0, 4, 5, 6, 7,  // Results = #8
/*50705*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50708*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 8, 9,  // Results = #10
/*50718*/         OPC_EmitInteger, MVT::i32, 0, 
/*50721*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50733*/         OPC_EmitInteger, MVT::i32, 0, 
/*50736*/         OPC_EmitInteger, MVT::i32, 0, 
/*50739*/         OPC_EmitInteger, MVT::i32, 0, 
/*50742*/         OPC_EmitInteger, MVT::i32, 0, 
/*50745*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 11, 12, 0, 13, 14, 15, 16,  // Results = #17
/*50759*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*50762*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 10, 17, 18, 
                  // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub0:i32), (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*50772*/       0, /*End of Scope*/
/*50773*/     0, // EndSwitchType
/*50774*/   /*SwitchOpcode*/ 46|128,1/*174*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->50952
/*50778*/     OPC_RecordChild0, // #0 = $src0
/*50779*/     OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->50816
/*50782*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50784*/       OPC_EmitInteger, MVT::i32, 0, 
/*50787*/       OPC_EmitInteger, MVT::i32, 1, 
/*50790*/       OPC_EmitInteger, MVT::i32, 0, 
/*50793*/       OPC_EmitInteger, MVT::i32, 0, 
/*50796*/       OPC_EmitInteger, MVT::i32, 0, 
/*50799*/       OPC_EmitInteger, MVT::i32, 0, 
/*50802*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 
                // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*50816*/     /*SwitchType*/ 4|128,1/*132*/, MVT::i64,// ->50951
/*50819*/       OPC_Scope, 48, /*->50869*/ // 2 children in Scope
/*50821*/         OPC_CheckChild0Type, MVT::i32,
/*50823*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50825*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*50832*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50835*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*50845*/         OPC_EmitInteger, MVT::i32, 0, 
/*50848*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*50856*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*50859*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 3, 5, 6, 
                  // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), ?:i32:$src, sub0:i32), (S_MOV_B32:i32 0:i32), sub1:i32)
/*50869*/       /*Scope*/ 80, /*->50950*/
/*50870*/         OPC_CheckChild0Type, MVT::i1,
/*50872*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50874*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*50881*/         OPC_EmitInteger, MVT::i32, 0, 
/*50884*/         OPC_EmitInteger, MVT::i32, 1, 
/*50887*/         OPC_EmitInteger, MVT::i32, 0, 
/*50890*/         OPC_EmitInteger, MVT::i32, 0, 
/*50893*/         OPC_EmitInteger, MVT::i32, 0, 
/*50896*/         OPC_EmitInteger, MVT::i32, 0, 
/*50899*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 0, 4, 5, 6, 7,  // Results = #8
/*50913*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50916*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 8, 9,  // Results = #10
/*50926*/         OPC_EmitInteger, MVT::i32, 0, 
/*50929*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*50937*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*50940*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 10, 12, 13, 
                  // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32), (S_MOV_B32:i32 0:i32), sub1:i32)
/*50950*/       0, /*End of Scope*/
/*50951*/     0, // EndSwitchType
/*50952*/   /*SwitchOpcode*/ 46|128,1/*174*/, TARGET_VAL(ISD::ANY_EXTEND),// ->51130
/*50956*/     OPC_RecordChild0, // #0 = $src0
/*50957*/     OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->50994
/*50960*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50962*/       OPC_EmitInteger, MVT::i32, 0, 
/*50965*/       OPC_EmitInteger, MVT::i32, 1, 
/*50968*/       OPC_EmitInteger, MVT::i32, 0, 
/*50971*/       OPC_EmitInteger, MVT::i32, 0, 
/*50974*/       OPC_EmitInteger, MVT::i32, 0, 
/*50977*/       OPC_EmitInteger, MVT::i32, 0, 
/*50980*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 
                // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*50994*/     /*SwitchType*/ 4|128,1/*132*/, MVT::i64,// ->51129
/*50997*/       OPC_Scope, 48, /*->51047*/ // 2 children in Scope
/*50999*/         OPC_CheckChild0Type, MVT::i32,
/*51001*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51003*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*51010*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*51013*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*51023*/         OPC_EmitInteger, MVT::i32, 0, 
/*51026*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*51034*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*51037*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 3, 5, 6, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), ?:i32:$src, sub0:i32), (S_MOV_B32:i32 0:i32), sub1:i32)
/*51047*/       /*Scope*/ 80, /*->51128*/
/*51048*/         OPC_CheckChild0Type, MVT::i1,
/*51050*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51052*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i64, 0/*#Ops*/,  // Results = #1
/*51059*/         OPC_EmitInteger, MVT::i32, 0, 
/*51062*/         OPC_EmitInteger, MVT::i32, 1, 
/*51065*/         OPC_EmitInteger, MVT::i32, 0, 
/*51068*/         OPC_EmitInteger, MVT::i32, 0, 
/*51071*/         OPC_EmitInteger, MVT::i32, 0, 
/*51074*/         OPC_EmitInteger, MVT::i32, 0, 
/*51077*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 3, 0, 4, 5, 6, 7,  // Results = #8
/*51091*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*51094*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 8, 9,  // Results = #10
/*51104*/         OPC_EmitInteger, MVT::i32, 0, 
/*51107*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*51115*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*51118*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 10, 12, 13, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:i64 (INSERT_SUBREG:i64 (IMPLICIT_DEF:i64), (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32), (S_MOV_B32:i32 0:i32), sub1:i32)
/*51128*/       0, /*End of Scope*/
/*51129*/     0, // EndSwitchType
/*51130*/   /*SwitchOpcode*/ 65, TARGET_VAL(ISD::TRUNCATE),// ->51198
/*51133*/     OPC_RecordChild0, // #0 = $a
/*51134*/     OPC_SwitchType /*2 cases */, 14, MVT::i32,// ->51151
/*51137*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51139*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*51142*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*51151*/     /*SwitchType*/ 44, MVT::i1,// ->51197
/*51153*/       OPC_CheckChild0Type, MVT::i32,
/*51155*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51157*/       OPC_EmitInteger, MVT::i32, 0, 
/*51160*/       OPC_EmitInteger, MVT::i32, 1, 
/*51163*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*51172*/       OPC_EmitInteger, MVT::i32, 0, 
/*51175*/       OPC_EmitInteger, MVT::i32, 1, 
/*51178*/       OPC_EmitInteger, MVT::i32, 0, 
/*51181*/       OPC_EmitInteger, MVT::i32, 0, 
/*51184*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                    1/*#VTs*/, MVT::i1, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                // Dst: (V_CMP_EQ_I32_e64:i1 (V_AND_B32_e32:i32 1:i32, ?:i32:$a), 1:i32)
/*51197*/     0, // EndSwitchType
/*51198*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->51240
/*51201*/     OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*51202*/     OPC_RecordChild1, // #1 = $target
/*51203*/     OPC_MoveChild, 1,
/*51205*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*51208*/     OPC_MoveParent,
/*51209*/     OPC_RecordChild2, // #2 = $src0
/*51210*/     OPC_Scope, 13, /*->51225*/ // 2 children in Scope
/*51212*/       OPC_CheckChild2Type, MVT::i32,
/*51214*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*51216*/       OPC_EmitMergeInputChains1_0,
/*51217*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*51225*/     /*Scope*/ 13, /*->51239*/
/*51226*/       OPC_CheckChild2Type, MVT::f32,
/*51228*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*51230*/       OPC_EmitMergeInputChains1_0,
/*51231*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*51239*/     0, /*End of Scope*/
/*51240*/   /*SwitchOpcode*/ 43, TARGET_VAL(AMDGPUISD::CLAMP),// ->51286
/*51243*/     OPC_RecordChild0, // #0 = $src0
/*51244*/     OPC_MoveChild, 1,
/*51246*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*51249*/     OPC_CheckPredicate, 58, // Predicate_FP_ZERO
/*51251*/     OPC_MoveParent,
/*51252*/     OPC_MoveChild, 2,
/*51254*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*51257*/     OPC_CheckPredicate, 57, // Predicate_FP_ONE
/*51259*/     OPC_MoveParent,
/*51260*/     OPC_CheckType, MVT::f32,
/*51262*/     OPC_Scope, 10, /*->51274*/ // 2 children in Scope
/*51264*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*51266*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*51274*/     /*Scope*/ 10, /*->51285*/
/*51275*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*51277*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FCLAMP_SI), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (FCLAMP_SI:f32 f32:f32:$src)
/*51285*/     0, /*End of Scope*/
/*51286*/   /*SwitchOpcode*/ 19|128,8/*1043*/, TARGET_VAL(ISD::FDIV),// ->52333
/*51290*/     OPC_Scope, 95|128,3/*479*/, /*->51772*/ // 2 children in Scope
/*51293*/       OPC_MoveChild, 0,
/*51295*/       OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*51298*/       OPC_CheckPredicate, 57, // Predicate_FP_ONE
/*51300*/       OPC_MoveParent,
/*51301*/       OPC_Scope, 113|128,1/*241*/, /*->51545*/ // 2 children in Scope
/*51304*/         OPC_MoveChild, 1,
/*51306*/         OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*51309*/         OPC_RecordChild0, // #0 = $src
/*51310*/         OPC_MoveParent,
/*51311*/         OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->51532
/*51315*/           OPC_Scope, 67, /*->51384*/ // 4 children in Scope
/*51317*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*51319*/             OPC_EmitInteger, MVT::i32, 1, 
/*51322*/             OPC_EmitInteger, MVT::i32, 0, 
/*51325*/             OPC_EmitInteger, MVT::i32, 0, 
/*51328*/             OPC_EmitInteger, MVT::i32, 0, 
/*51331*/             OPC_EmitInteger, MVT::i32, 0, 
/*51334*/             OPC_EmitInteger, MVT::i32, 0, 
/*51337*/             OPC_EmitInteger, MVT::i32, 0, 
/*51340*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*51352*/             OPC_EmitInteger, MVT::i32, 1, 
/*51355*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*51358*/             OPC_EmitInteger, MVT::i32, 0, 
/*51361*/             OPC_EmitInteger, MVT::i32, 0, 
/*51364*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*51384*/           /*Scope*/ 67, /*->51452*/
/*51385*/             OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*51387*/             OPC_EmitInteger, MVT::i32, 1, 
/*51390*/             OPC_EmitInteger, MVT::i32, 0, 
/*51393*/             OPC_EmitInteger, MVT::i32, 0, 
/*51396*/             OPC_EmitInteger, MVT::i32, 0, 
/*51399*/             OPC_EmitInteger, MVT::i32, 0, 
/*51402*/             OPC_EmitInteger, MVT::i32, 0, 
/*51405*/             OPC_EmitInteger, MVT::i32, 0, 
/*51408*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*51420*/             OPC_EmitInteger, MVT::i32, 1, 
/*51423*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*51426*/             OPC_EmitInteger, MVT::i32, 0, 
/*51429*/             OPC_EmitInteger, MVT::i32, 0, 
/*51432*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*51452*/           /*Scope*/ 67, /*->51520*/
/*51453*/             OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*51455*/             OPC_EmitInteger, MVT::i32, 1, 
/*51458*/             OPC_EmitInteger, MVT::i32, 0, 
/*51461*/             OPC_EmitInteger, MVT::i32, 0, 
/*51464*/             OPC_EmitInteger, MVT::i32, 0, 
/*51467*/             OPC_EmitInteger, MVT::i32, 0, 
/*51470*/             OPC_EmitInteger, MVT::i32, 0, 
/*51473*/             OPC_EmitInteger, MVT::i32, 0, 
/*51476*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*51488*/             OPC_EmitInteger, MVT::i32, 1, 
/*51491*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*51494*/             OPC_EmitInteger, MVT::i32, 0, 
/*51497*/             OPC_EmitInteger, MVT::i32, 0, 
/*51500*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*51520*/           /*Scope*/ 10, /*->51531*/
/*51521*/             OPC_CheckPatternPredicate, 7, // (TM.Options.UnsafeFPMath)
/*51523*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                          1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, (fsqrt:f32 f32:f32:$src)) - Complexity = 10
                      // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*51531*/           0, /*End of Scope*/
/*51532*/         /*SwitchType*/ 10, MVT::f64,// ->51544
/*51534*/           OPC_CheckPatternPredicate, 7, // (TM.Options.UnsafeFPMath)
/*51536*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                        1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                    // Src: (fdiv:f64 (fpimm:f64)<<P:Predicate_FP_ONE>>, (fsqrt:f64 f64:f64:$src)) - Complexity = 10
                    // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*51544*/         0, // EndSwitchType
/*51545*/       /*Scope*/ 96|128,1/*224*/, /*->51771*/
/*51547*/         OPC_RecordChild1, // #0 = $src
/*51548*/         OPC_SwitchType /*2 cases */, 78|128,1/*206*/, MVT::f32,// ->51758
/*51552*/           OPC_Scope, 67, /*->51621*/ // 3 children in Scope
/*51554*/             OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*51556*/             OPC_EmitInteger, MVT::i32, 1, 
/*51559*/             OPC_EmitInteger, MVT::i32, 0, 
/*51562*/             OPC_EmitInteger, MVT::i32, 0, 
/*51565*/             OPC_EmitInteger, MVT::i32, 0, 
/*51568*/             OPC_EmitInteger, MVT::i32, 0, 
/*51571*/             OPC_EmitInteger, MVT::i32, 0, 
/*51574*/             OPC_EmitInteger, MVT::i32, 0, 
/*51577*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*51589*/             OPC_EmitInteger, MVT::i32, 1, 
/*51592*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*51595*/             OPC_EmitInteger, MVT::i32, 0, 
/*51598*/             OPC_EmitInteger, MVT::i32, 0, 
/*51601*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                      // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*51621*/           /*Scope*/ 67, /*->51689*/
/*51622*/             OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*51624*/             OPC_EmitInteger, MVT::i32, 1, 
/*51627*/             OPC_EmitInteger, MVT::i32, 0, 
/*51630*/             OPC_EmitInteger, MVT::i32, 0, 
/*51633*/             OPC_EmitInteger, MVT::i32, 0, 
/*51636*/             OPC_EmitInteger, MVT::i32, 0, 
/*51639*/             OPC_EmitInteger, MVT::i32, 0, 
/*51642*/             OPC_EmitInteger, MVT::i32, 0, 
/*51645*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*51657*/             OPC_EmitInteger, MVT::i32, 1, 
/*51660*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*51663*/             OPC_EmitInteger, MVT::i32, 0, 
/*51666*/             OPC_EmitInteger, MVT::i32, 0, 
/*51669*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                      // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*51689*/           /*Scope*/ 67, /*->51757*/
/*51690*/             OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*51692*/             OPC_EmitInteger, MVT::i32, 1, 
/*51695*/             OPC_EmitInteger, MVT::i32, 0, 
/*51698*/             OPC_EmitInteger, MVT::i32, 0, 
/*51701*/             OPC_EmitInteger, MVT::i32, 0, 
/*51704*/             OPC_EmitInteger, MVT::i32, 0, 
/*51707*/             OPC_EmitInteger, MVT::i32, 0, 
/*51710*/             OPC_EmitInteger, MVT::i32, 0, 
/*51713*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*51725*/             OPC_EmitInteger, MVT::i32, 1, 
/*51728*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*51731*/             OPC_EmitInteger, MVT::i32, 0, 
/*51734*/             OPC_EmitInteger, MVT::i32, 0, 
/*51737*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                          1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                      // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*51757*/           0, /*End of Scope*/
/*51758*/         /*SwitchType*/ 10, MVT::f64,// ->51770
/*51760*/           OPC_CheckPatternPredicate, 7, // (TM.Options.UnsafeFPMath)
/*51762*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F64_e32), 0,
                        1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                    // Src: (fdiv:f64 (fpimm:f64)<<P:Predicate_FP_ONE>>, f64:f64:$src) - Complexity = 7
                    // Dst: (V_RCP_F64_e32:f64 ?:f64:$src)
/*51770*/         0, // EndSwitchType
/*51771*/       0, /*End of Scope*/
/*51772*/     /*Scope*/ 46|128,4/*558*/, /*->52332*/
/*51774*/       OPC_RecordChild0, // #0 = $src0
/*51775*/       OPC_RecordChild1, // #1 = $src1
/*51776*/       OPC_SwitchType /*2 cases */, 122|128,3/*506*/, MVT::f32,// ->52286
/*51780*/         OPC_Scope, 38|128,1/*166*/, /*->51949*/ // 3 children in Scope
/*51783*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*51785*/           OPC_EmitInteger, MVT::i32, 0, 
/*51788*/           OPC_EmitInteger, MVT::i32, 0, 
/*51791*/           OPC_EmitInteger, MVT::i32, 1, 
/*51794*/           OPC_EmitInteger, MVT::i32, 0, 
/*51797*/           OPC_EmitInteger, MVT::i32, 0, 
/*51800*/           OPC_EmitInteger, MVT::i32, 0, 
/*51803*/           OPC_EmitInteger, MVT::i32, 0, 
/*51806*/           OPC_EmitInteger, MVT::i32, 0, 
/*51809*/           OPC_EmitInteger, MVT::i32, 0, 
/*51812*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*51824*/           OPC_EmitInteger, MVT::i32, 1, 
/*51827*/           OPC_EmitInteger, MVT::i32, 0, 
/*51830*/           OPC_EmitInteger, MVT::i32, 0, 
/*51833*/           OPC_EmitInteger, MVT::i32, 0, 
/*51836*/           OPC_EmitInteger, MVT::i32, 0, 
/*51839*/           OPC_EmitInteger, MVT::i32, 0, 
/*51842*/           OPC_EmitInteger, MVT::i32, 0, 
/*51845*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*51857*/           OPC_EmitInteger, MVT::i32, 1, 
/*51860*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*51863*/           OPC_EmitInteger, MVT::i32, 0, 
/*51866*/           OPC_EmitInteger, MVT::i32, 0, 
/*51869*/           OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*51889*/           OPC_EmitInteger, MVT::i32, 0, 
/*51892*/           OPC_EmitInteger, MVT::i32, 0, 
/*51895*/           OPC_EmitInteger, MVT::i32, 0, 
/*51898*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*51910*/           OPC_EmitInteger, MVT::i32, 1, 
/*51913*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*51916*/           OPC_EmitInteger, MVT::i32, 0, 
/*51919*/           OPC_EmitInteger, MVT::i32, 0, 
/*51922*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                    // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*51949*/         /*Scope*/ 38|128,1/*166*/, /*->52117*/
/*51951*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*51953*/           OPC_EmitInteger, MVT::i32, 0, 
/*51956*/           OPC_EmitInteger, MVT::i32, 0, 
/*51959*/           OPC_EmitInteger, MVT::i32, 1, 
/*51962*/           OPC_EmitInteger, MVT::i32, 0, 
/*51965*/           OPC_EmitInteger, MVT::i32, 0, 
/*51968*/           OPC_EmitInteger, MVT::i32, 0, 
/*51971*/           OPC_EmitInteger, MVT::i32, 0, 
/*51974*/           OPC_EmitInteger, MVT::i32, 0, 
/*51977*/           OPC_EmitInteger, MVT::i32, 0, 
/*51980*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*51992*/           OPC_EmitInteger, MVT::i32, 1, 
/*51995*/           OPC_EmitInteger, MVT::i32, 0, 
/*51998*/           OPC_EmitInteger, MVT::i32, 0, 
/*52001*/           OPC_EmitInteger, MVT::i32, 0, 
/*52004*/           OPC_EmitInteger, MVT::i32, 0, 
/*52007*/           OPC_EmitInteger, MVT::i32, 0, 
/*52010*/           OPC_EmitInteger, MVT::i32, 0, 
/*52013*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52025*/           OPC_EmitInteger, MVT::i32, 1, 
/*52028*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52031*/           OPC_EmitInteger, MVT::i32, 0, 
/*52034*/           OPC_EmitInteger, MVT::i32, 0, 
/*52037*/           OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*52057*/           OPC_EmitInteger, MVT::i32, 0, 
/*52060*/           OPC_EmitInteger, MVT::i32, 0, 
/*52063*/           OPC_EmitInteger, MVT::i32, 0, 
/*52066*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52078*/           OPC_EmitInteger, MVT::i32, 1, 
/*52081*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52084*/           OPC_EmitInteger, MVT::i32, 0, 
/*52087*/           OPC_EmitInteger, MVT::i32, 0, 
/*52090*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                    // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*52117*/         /*Scope*/ 38|128,1/*166*/, /*->52285*/
/*52119*/           OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*52121*/           OPC_EmitInteger, MVT::i32, 0, 
/*52124*/           OPC_EmitInteger, MVT::i32, 0, 
/*52127*/           OPC_EmitInteger, MVT::i32, 1, 
/*52130*/           OPC_EmitInteger, MVT::i32, 0, 
/*52133*/           OPC_EmitInteger, MVT::i32, 0, 
/*52136*/           OPC_EmitInteger, MVT::i32, 0, 
/*52139*/           OPC_EmitInteger, MVT::i32, 0, 
/*52142*/           OPC_EmitInteger, MVT::i32, 0, 
/*52145*/           OPC_EmitInteger, MVT::i32, 0, 
/*52148*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52160*/           OPC_EmitInteger, MVT::i32, 1, 
/*52163*/           OPC_EmitInteger, MVT::i32, 0, 
/*52166*/           OPC_EmitInteger, MVT::i32, 0, 
/*52169*/           OPC_EmitInteger, MVT::i32, 0, 
/*52172*/           OPC_EmitInteger, MVT::i32, 0, 
/*52175*/           OPC_EmitInteger, MVT::i32, 0, 
/*52178*/           OPC_EmitInteger, MVT::i32, 0, 
/*52181*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52193*/           OPC_EmitInteger, MVT::i32, 1, 
/*52196*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52199*/           OPC_EmitInteger, MVT::i32, 0, 
/*52202*/           OPC_EmitInteger, MVT::i32, 0, 
/*52205*/           OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*52225*/           OPC_EmitInteger, MVT::i32, 0, 
/*52228*/           OPC_EmitInteger, MVT::i32, 0, 
/*52231*/           OPC_EmitInteger, MVT::i32, 0, 
/*52234*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52246*/           OPC_EmitInteger, MVT::i32, 1, 
/*52249*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52252*/           OPC_EmitInteger, MVT::i32, 0, 
/*52255*/           OPC_EmitInteger, MVT::i32, 0, 
/*52258*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                    // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*52285*/         0, /*End of Scope*/
/*52286*/       /*SwitchType*/ 43, MVT::f64,// ->52331
/*52288*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52290*/         OPC_EmitInteger, MVT::i32, 0, 
/*52293*/         OPC_EmitInteger, MVT::i32, 0, 
/*52296*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_F64_e32), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1,  // Results = #4
/*52304*/         OPC_EmitInteger, MVT::i32, 0, 
/*52307*/         OPC_EmitInteger, MVT::i64, 0, 
/*52310*/         OPC_EmitInteger, MVT::i32, 0, 
/*52313*/         OPC_EmitInteger, MVT::i32, 0, 
/*52316*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 8/*#Ops*/, 2, 0, 3, 4, 5, 6, 7, 8, 
                  // Src: (fdiv:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (V_MUL_F64:f64 ?:f64:$src0, (V_RCP_F64_e32:i64 ?:f64:$src1), 0:i64)
/*52331*/       0, // EndSwitchType
/*52332*/     0, /*End of Scope*/
/*52333*/   /*SwitchOpcode*/ 86, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->52422
/*52336*/     OPC_RecordMemRef,
/*52337*/     OPC_RecordChild0, // #0 = $sbase
/*52338*/     OPC_RecordChild1, // #1 = $offset
/*52339*/     OPC_Scope, 48, /*->52389*/ // 2 children in Scope
/*52341*/       OPC_MoveChild, 1,
/*52343*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52346*/       OPC_Scope, 17, /*->52365*/ // 2 children in Scope
/*52348*/         OPC_CheckPredicate, 39, // Predicate_IMM8bitDWORD
/*52350*/         OPC_MoveParent,
/*52351*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52353*/         OPC_EmitNodeXForm, 3, 1, // as_dword_i32imm
/*52356*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM8bitDWORD>>:$offset) - Complexity = 7
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_dword_i32imm:i32 ?:i32:$offset))
/*52365*/       /*Scope*/ 22, /*->52388*/
/*52366*/         OPC_MoveParent,
/*52367*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52369*/         OPC_EmitConvertToTarget, 1,
/*52371*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*52379*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32):$offset) - Complexity = 6
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, (S_MOV_B32:i32 (imm:i32):$offset))
/*52388*/       0, /*End of Scope*/
/*52389*/     /*Scope*/ 31, /*->52421*/
/*52390*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52392*/       OPC_EmitInteger, MVT::i32, 0, 
/*52395*/       OPC_EmitInteger, MVT::i16, 0, 
/*52398*/       OPC_EmitInteger, MVT::i1, 0, 
/*52401*/       OPC_EmitInteger, MVT::i1, 0, 
/*52404*/       OPC_EmitInteger, MVT::i1, 0, 
/*52407*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 7/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:v4i32:$sbase, ?:i32:$voff, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*52421*/     0, /*End of Scope*/
/*52422*/   /*SwitchOpcode*/ 22|128,5/*662*/, TARGET_VAL(ISD::FADD),// ->53088
/*52426*/     OPC_Scope, 118|128,1/*246*/, /*->52675*/ // 2 children in Scope
/*52429*/       OPC_MoveChild, 0,
/*52431*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52434*/       OPC_RecordChild0, // #0 = $src0
/*52435*/       OPC_RecordChild1, // #1 = $src1
/*52436*/       OPC_MoveParent,
/*52437*/       OPC_RecordChild1, // #2 = $src2
/*52438*/       OPC_CheckType, MVT::f32,
/*52440*/       OPC_Scope, 99, /*->52541*/ // 3 children in Scope
/*52442*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*52444*/         OPC_EmitInteger, MVT::i32, 0, 
/*52447*/         OPC_EmitInteger, MVT::i32, 0, 
/*52450*/         OPC_EmitInteger, MVT::i32, 0, 
/*52453*/         OPC_EmitInteger, MVT::i32, 0, 
/*52456*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52468*/         OPC_EmitInteger, MVT::i32, 0, 
/*52471*/         OPC_EmitInteger, MVT::i32, 0, 
/*52474*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52486*/         OPC_EmitInteger, MVT::i32, 0, 
/*52489*/         OPC_EmitInteger, MVT::i32, 0, 
/*52492*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52504*/         OPC_EmitInteger, MVT::i32, 1, 
/*52507*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52510*/         OPC_EmitInteger, MVT::i32, 0, 
/*52513*/         OPC_EmitInteger, MVT::i32, 0, 
/*52516*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fadd:f32 (fmul:f32 f32:f32:$src0, f32:f32:$src1), f32:f32:$src2) - Complexity = 6
                  // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*52541*/       /*Scope*/ 99, /*->52641*/
/*52542*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*52544*/         OPC_EmitInteger, MVT::i32, 0, 
/*52547*/         OPC_EmitInteger, MVT::i32, 0, 
/*52550*/         OPC_EmitInteger, MVT::i32, 0, 
/*52553*/         OPC_EmitInteger, MVT::i32, 0, 
/*52556*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52568*/         OPC_EmitInteger, MVT::i32, 0, 
/*52571*/         OPC_EmitInteger, MVT::i32, 0, 
/*52574*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52586*/         OPC_EmitInteger, MVT::i32, 0, 
/*52589*/         OPC_EmitInteger, MVT::i32, 0, 
/*52592*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52604*/         OPC_EmitInteger, MVT::i32, 1, 
/*52607*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52610*/         OPC_EmitInteger, MVT::i32, 0, 
/*52613*/         OPC_EmitInteger, MVT::i32, 0, 
/*52616*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fadd:f32 (fmul:f32 f32:f32:$src0, f32:f32:$src1), f32:f32:$src2) - Complexity = 6
                  // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*52641*/       /*Scope*/ 32, /*->52674*/
/*52642*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52644*/         OPC_EmitInteger, MVT::i32, 0, 
/*52647*/         OPC_EmitInteger, MVT::i32, 0, 
/*52650*/         OPC_EmitInteger, MVT::i32, 0, 
/*52653*/         OPC_EmitInteger, MVT::i32, 0, 
/*52656*/         OPC_EmitInteger, MVT::i32, 0, 
/*52659*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                  // Src: (fadd:f32 (fmul:f32 f32:f32:$src0, f32:f32:$src1), f32:f32:$src2) - Complexity = 6
                  // Dst: (V_MAD_F32:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*52674*/       0, /*End of Scope*/
/*52675*/     /*Scope*/ 26|128,3/*410*/, /*->53087*/
/*52677*/       OPC_RecordChild0, // #0 = $src2
/*52678*/       OPC_Scope, 117|128,1/*245*/, /*->52926*/ // 2 children in Scope
/*52681*/         OPC_MoveChild, 1,
/*52683*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52686*/         OPC_RecordChild0, // #1 = $src0
/*52687*/         OPC_RecordChild1, // #2 = $src1
/*52688*/         OPC_MoveParent,
/*52689*/         OPC_CheckType, MVT::f32,
/*52691*/         OPC_Scope, 99, /*->52792*/ // 3 children in Scope
/*52693*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*52695*/           OPC_EmitInteger, MVT::i32, 0, 
/*52698*/           OPC_EmitInteger, MVT::i32, 0, 
/*52701*/           OPC_EmitInteger, MVT::i32, 0, 
/*52704*/           OPC_EmitInteger, MVT::i32, 0, 
/*52707*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52719*/           OPC_EmitInteger, MVT::i32, 0, 
/*52722*/           OPC_EmitInteger, MVT::i32, 0, 
/*52725*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52737*/           OPC_EmitInteger, MVT::i32, 0, 
/*52740*/           OPC_EmitInteger, MVT::i32, 0, 
/*52743*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52755*/           OPC_EmitInteger, MVT::i32, 1, 
/*52758*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52761*/           OPC_EmitInteger, MVT::i32, 0, 
/*52764*/           OPC_EmitInteger, MVT::i32, 0, 
/*52767*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (fadd:f32 f32:f32:$src2, (fmul:f32 f32:f32:$src0, f32:f32:$src1)) - Complexity = 6
                    // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*52792*/         /*Scope*/ 99, /*->52892*/
/*52793*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*52795*/           OPC_EmitInteger, MVT::i32, 0, 
/*52798*/           OPC_EmitInteger, MVT::i32, 0, 
/*52801*/           OPC_EmitInteger, MVT::i32, 0, 
/*52804*/           OPC_EmitInteger, MVT::i32, 0, 
/*52807*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52819*/           OPC_EmitInteger, MVT::i32, 0, 
/*52822*/           OPC_EmitInteger, MVT::i32, 0, 
/*52825*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52837*/           OPC_EmitInteger, MVT::i32, 0, 
/*52840*/           OPC_EmitInteger, MVT::i32, 0, 
/*52843*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52855*/           OPC_EmitInteger, MVT::i32, 1, 
/*52858*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52861*/           OPC_EmitInteger, MVT::i32, 0, 
/*52864*/           OPC_EmitInteger, MVT::i32, 0, 
/*52867*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (fadd:f32 f32:f32:$src2, (fmul:f32 f32:f32:$src0, f32:f32:$src1)) - Complexity = 6
                    // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*52892*/         /*Scope*/ 32, /*->52925*/
/*52893*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52895*/           OPC_EmitInteger, MVT::i32, 0, 
/*52898*/           OPC_EmitInteger, MVT::i32, 0, 
/*52901*/           OPC_EmitInteger, MVT::i32, 0, 
/*52904*/           OPC_EmitInteger, MVT::i32, 0, 
/*52907*/           OPC_EmitInteger, MVT::i32, 0, 
/*52910*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                        1/*#VTs*/, MVT::f32, 8/*#Ops*/, 3, 1, 4, 2, 5, 0, 6, 7, 
                    // Src: (fadd:f32 f32:f32:$src2, (fmul:f32 f32:f32:$src0, f32:f32:$src1)) - Complexity = 6
                    // Dst: (V_MAD_F32:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*52925*/         0, /*End of Scope*/
/*52926*/       /*Scope*/ 30|128,1/*158*/, /*->53086*/
/*52928*/         OPC_RecordChild1, // #1 = $src1
/*52929*/         OPC_SwitchType /*2 cases */, 116, MVT::f32,// ->53048
/*52932*/           OPC_Scope, 101, /*->53035*/ // 2 children in Scope
/*52934*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*52936*/             OPC_EmitInteger, MVT::i32, 0, 
/*52939*/             OPC_EmitInteger, MVT::i32, 0, 
/*52942*/             OPC_EmitInteger, MVT::i32, 1, 
/*52945*/             OPC_EmitInteger, MVT::i32, 0, 
/*52948*/             OPC_EmitInteger, MVT::i32, 0, 
/*52951*/             OPC_EmitInteger, MVT::i32, 0, 
/*52954*/             OPC_EmitInteger, MVT::i32, 0, 
/*52957*/             OPC_EmitInteger, MVT::i32, 0, 
/*52960*/             OPC_EmitInteger, MVT::i32, 0, 
/*52963*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52975*/             OPC_EmitInteger, MVT::i32, 0, 
/*52978*/             OPC_EmitInteger, MVT::i32, 0, 
/*52981*/             OPC_EmitInteger, MVT::i32, 0, 
/*52984*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52996*/             OPC_EmitInteger, MVT::i32, 1, 
/*52999*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53002*/             OPC_EmitInteger, MVT::i32, 0, 
/*53005*/             OPC_EmitInteger, MVT::i32, 0, 
/*53008*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                      // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*53035*/           /*Scope*/ 11, /*->53047*/
/*53036*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53038*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e32), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (fadd:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                      // Dst: (V_ADD_F32_e32:f32 f32:f32:$src0, f32:f32:$src1)
/*53047*/           0, /*End of Scope*/
/*53048*/         /*SwitchType*/ 35, MVT::f64,// ->53085
/*53050*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53052*/           OPC_EmitInteger, MVT::i32, 0, 
/*53055*/           OPC_EmitInteger, MVT::i32, 0, 
/*53058*/           OPC_EmitInteger, MVT::i32, 0, 
/*53061*/           OPC_EmitInteger, MVT::i64, 0, 
/*53064*/           OPC_EmitInteger, MVT::i32, 0, 
/*53067*/           OPC_EmitInteger, MVT::i32, 0, 
/*53070*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        1/*#VTs*/, MVT::f64, 8/*#Ops*/, 2, 0, 3, 1, 4, 5, 6, 7, 
                    // Src: (fadd:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (V_ADD_F64:f64 ?:f64:$src0, ?:f64:$src1, 0:i64)
/*53085*/         0, // EndSwitchType
/*53086*/       0, /*End of Scope*/
/*53087*/     0, /*End of Scope*/
/*53088*/   /*SwitchOpcode*/ 98|128,3/*482*/, TARGET_VAL(AMDGPUISD::RCP),// ->53574
/*53092*/     OPC_Scope, 113|128,1/*241*/, /*->53336*/ // 2 children in Scope
/*53095*/       OPC_MoveChild, 0,
/*53097*/       OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*53100*/       OPC_RecordChild0, // #0 = $src
/*53101*/       OPC_MoveParent,
/*53102*/       OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->53323
/*53106*/         OPC_Scope, 67, /*->53175*/ // 4 children in Scope
/*53108*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*53110*/           OPC_EmitInteger, MVT::i32, 1, 
/*53113*/           OPC_EmitInteger, MVT::i32, 0, 
/*53116*/           OPC_EmitInteger, MVT::i32, 0, 
/*53119*/           OPC_EmitInteger, MVT::i32, 0, 
/*53122*/           OPC_EmitInteger, MVT::i32, 0, 
/*53125*/           OPC_EmitInteger, MVT::i32, 0, 
/*53128*/           OPC_EmitInteger, MVT::i32, 0, 
/*53131*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53143*/           OPC_EmitInteger, MVT::i32, 1, 
/*53146*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53149*/           OPC_EmitInteger, MVT::i32, 0, 
/*53152*/           OPC_EmitInteger, MVT::i32, 0, 
/*53155*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*53175*/         /*Scope*/ 67, /*->53243*/
/*53176*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*53178*/           OPC_EmitInteger, MVT::i32, 1, 
/*53181*/           OPC_EmitInteger, MVT::i32, 0, 
/*53184*/           OPC_EmitInteger, MVT::i32, 0, 
/*53187*/           OPC_EmitInteger, MVT::i32, 0, 
/*53190*/           OPC_EmitInteger, MVT::i32, 0, 
/*53193*/           OPC_EmitInteger, MVT::i32, 0, 
/*53196*/           OPC_EmitInteger, MVT::i32, 0, 
/*53199*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53211*/           OPC_EmitInteger, MVT::i32, 1, 
/*53214*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53217*/           OPC_EmitInteger, MVT::i32, 0, 
/*53220*/           OPC_EmitInteger, MVT::i32, 0, 
/*53223*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*53243*/         /*Scope*/ 67, /*->53311*/
/*53244*/           OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*53246*/           OPC_EmitInteger, MVT::i32, 1, 
/*53249*/           OPC_EmitInteger, MVT::i32, 0, 
/*53252*/           OPC_EmitInteger, MVT::i32, 0, 
/*53255*/           OPC_EmitInteger, MVT::i32, 0, 
/*53258*/           OPC_EmitInteger, MVT::i32, 0, 
/*53261*/           OPC_EmitInteger, MVT::i32, 0, 
/*53264*/           OPC_EmitInteger, MVT::i32, 0, 
/*53267*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53279*/           OPC_EmitInteger, MVT::i32, 1, 
/*53282*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53285*/           OPC_EmitInteger, MVT::i32, 0, 
/*53288*/           OPC_EmitInteger, MVT::i32, 0, 
/*53291*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*53311*/         /*Scope*/ 10, /*->53322*/
/*53312*/           OPC_CheckPatternPredicate, 7, // (TM.Options.UnsafeFPMath)
/*53314*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*53322*/         0, /*End of Scope*/
/*53323*/       /*SwitchType*/ 10, MVT::f64,// ->53335
/*53325*/         OPC_CheckPatternPredicate, 7, // (TM.Options.UnsafeFPMath)
/*53327*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*53335*/       0, // EndSwitchType
/*53336*/     /*Scope*/ 107|128,1/*235*/, /*->53573*/
/*53338*/       OPC_RecordChild0, // #0 = $src0
/*53339*/       OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->53560
/*53343*/         OPC_Scope, 67, /*->53412*/ // 4 children in Scope
/*53345*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*53347*/           OPC_EmitInteger, MVT::i32, 1, 
/*53350*/           OPC_EmitInteger, MVT::i32, 0, 
/*53353*/           OPC_EmitInteger, MVT::i32, 0, 
/*53356*/           OPC_EmitInteger, MVT::i32, 0, 
/*53359*/           OPC_EmitInteger, MVT::i32, 0, 
/*53362*/           OPC_EmitInteger, MVT::i32, 0, 
/*53365*/           OPC_EmitInteger, MVT::i32, 0, 
/*53368*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53380*/           OPC_EmitInteger, MVT::i32, 1, 
/*53383*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53386*/           OPC_EmitInteger, MVT::i32, 0, 
/*53389*/           OPC_EmitInteger, MVT::i32, 0, 
/*53392*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*53412*/         /*Scope*/ 67, /*->53480*/
/*53413*/           OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*53415*/           OPC_EmitInteger, MVT::i32, 1, 
/*53418*/           OPC_EmitInteger, MVT::i32, 0, 
/*53421*/           OPC_EmitInteger, MVT::i32, 0, 
/*53424*/           OPC_EmitInteger, MVT::i32, 0, 
/*53427*/           OPC_EmitInteger, MVT::i32, 0, 
/*53430*/           OPC_EmitInteger, MVT::i32, 0, 
/*53433*/           OPC_EmitInteger, MVT::i32, 0, 
/*53436*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53448*/           OPC_EmitInteger, MVT::i32, 1, 
/*53451*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53454*/           OPC_EmitInteger, MVT::i32, 0, 
/*53457*/           OPC_EmitInteger, MVT::i32, 0, 
/*53460*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*53480*/         /*Scope*/ 67, /*->53548*/
/*53481*/           OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*53483*/           OPC_EmitInteger, MVT::i32, 1, 
/*53486*/           OPC_EmitInteger, MVT::i32, 0, 
/*53489*/           OPC_EmitInteger, MVT::i32, 0, 
/*53492*/           OPC_EmitInteger, MVT::i32, 0, 
/*53495*/           OPC_EmitInteger, MVT::i32, 0, 
/*53498*/           OPC_EmitInteger, MVT::i32, 0, 
/*53501*/           OPC_EmitInteger, MVT::i32, 0, 
/*53504*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53516*/           OPC_EmitInteger, MVT::i32, 1, 
/*53519*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53522*/           OPC_EmitInteger, MVT::i32, 0, 
/*53525*/           OPC_EmitInteger, MVT::i32, 0, 
/*53528*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*53548*/         /*Scope*/ 10, /*->53559*/
/*53549*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53551*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (V_RCP_F32_e32:f32 f32:f32:$src0)
/*53559*/         0, /*End of Scope*/
/*53560*/       /*SwitchType*/ 10, MVT::f64,// ->53572
/*53562*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53564*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F64_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 f64:f64:$src0) - Complexity = 3
                  // Dst: (V_RCP_F64_e32:f64 f64:f64:$src0)
/*53572*/       0, // EndSwitchType
/*53573*/     0, /*End of Scope*/
/*53574*/   /*SwitchOpcode*/ 66, TARGET_VAL(ISD::FNEG),// ->53643
/*53577*/     OPC_Scope, 35, /*->53614*/ // 2 children in Scope
/*53579*/       OPC_MoveChild, 0,
/*53581*/       OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*53584*/       OPC_RecordChild0, // #0 = $src
/*53585*/       OPC_MoveParent,
/*53586*/       OPC_CheckType, MVT::f32,
/*53588*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53590*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*53597*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*53605*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                // Dst: (V_OR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*53614*/     /*Scope*/ 27, /*->53642*/
/*53615*/       OPC_RecordChild0, // #0 = $src0
/*53616*/       OPC_CheckType, MVT::f32,
/*53618*/       OPC_Scope, 10, /*->53630*/ // 2 children in Scope
/*53620*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53622*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*53630*/       /*Scope*/ 10, /*->53641*/
/*53631*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53633*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FNEG_SI), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (FNEG_SI:f32 f32:f32:$src)
/*53641*/       0, /*End of Scope*/
/*53642*/     0, /*End of Scope*/
/*53643*/   /*SwitchOpcode*/ 49, TARGET_VAL(ISD::ConstantFP),// ->53695
/*53646*/     OPC_RecordNode, // #0 = $imm
/*53647*/     OPC_CheckType, MVT::f32,
/*53649*/     OPC_Scope, 14, /*->53665*/ // 2 children in Scope
/*53651*/       OPC_CheckPredicate, 90, // Predicate_anonymous_850
/*53653*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53655*/       OPC_EmitConvertToTarget, 0,
/*53657*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                // Src: (fpimm:f32)<<P:Predicate_anonymous_850>>:$imm - Complexity = 4
                // Dst: (S_MOV_B32:f32 (fpimm:f32):$imm)
/*53665*/     /*Scope*/ 28, /*->53694*/
/*53666*/       OPC_Scope, 12, /*->53680*/ // 2 children in Scope
/*53668*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53670*/         OPC_EmitConvertToTarget, 0,
/*53672*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$imm - Complexity = 3
                  // Dst: (V_MOV_B32_e32:f32 (fpimm:f32):$imm)
/*53680*/       /*Scope*/ 12, /*->53693*/
/*53681*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53683*/         OPC_EmitConvertToTarget, 0,
/*53685*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$val - Complexity = 3
                  // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*53693*/       0, /*End of Scope*/
/*53694*/     0, /*End of Scope*/
/*53695*/   /*SwitchOpcode*/ 31|128,1/*159*/, TARGET_VAL(ISD::FMUL),// ->53858
/*53699*/     OPC_RecordChild0, // #0 = $src0
/*53700*/     OPC_RecordChild1, // #1 = $src1
/*53701*/     OPC_SwitchType /*2 cases */, 116, MVT::f32,// ->53820
/*53704*/       OPC_Scope, 101, /*->53807*/ // 2 children in Scope
/*53706*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53708*/         OPC_EmitInteger, MVT::i32, 0, 
/*53711*/         OPC_EmitInteger, MVT::i32, 0, 
/*53714*/         OPC_EmitInteger, MVT::i32, 1, 
/*53717*/         OPC_EmitInteger, MVT::i32, 0, 
/*53720*/         OPC_EmitInteger, MVT::i32, 0, 
/*53723*/         OPC_EmitInteger, MVT::i32, 0, 
/*53726*/         OPC_EmitInteger, MVT::i32, 0, 
/*53729*/         OPC_EmitInteger, MVT::i32, 0, 
/*53732*/         OPC_EmitInteger, MVT::i32, 0, 
/*53735*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53747*/         OPC_EmitInteger, MVT::i32, 0, 
/*53750*/         OPC_EmitInteger, MVT::i32, 0, 
/*53753*/         OPC_EmitInteger, MVT::i32, 0, 
/*53756*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53768*/         OPC_EmitInteger, MVT::i32, 1, 
/*53771*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53774*/         OPC_EmitInteger, MVT::i32, 0, 
/*53777*/         OPC_EmitInteger, MVT::i32, 0, 
/*53780*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*53807*/       /*Scope*/ 11, /*->53819*/
/*53808*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53810*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (fmul:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_MUL_F32_e32:f32 f32:f32:$src0, f32:f32:$src1)
/*53819*/       0, /*End of Scope*/
/*53820*/     /*SwitchType*/ 35, MVT::f64,// ->53857
/*53822*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53824*/       OPC_EmitInteger, MVT::i32, 0, 
/*53827*/       OPC_EmitInteger, MVT::i32, 0, 
/*53830*/       OPC_EmitInteger, MVT::i32, 0, 
/*53833*/       OPC_EmitInteger, MVT::i64, 0, 
/*53836*/       OPC_EmitInteger, MVT::i32, 0, 
/*53839*/       OPC_EmitInteger, MVT::i32, 0, 
/*53842*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 2, 0, 3, 1, 4, 5, 6, 7, 
                // Src: (fmul:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                // Dst: (V_MUL_F64:f64 ?:f64:$src0, ?:f64:$src1, 0:i64)
/*53857*/     0, // EndSwitchType
/*53858*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::FMAX),// ->53981
/*53861*/     OPC_RecordChild0, // #0 = $src0
/*53862*/     OPC_RecordChild1, // #1 = $src1
/*53863*/     OPC_CheckType, MVT::f32,
/*53865*/     OPC_Scope, 101, /*->53968*/ // 2 children in Scope
/*53867*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53869*/       OPC_EmitInteger, MVT::i32, 0, 
/*53872*/       OPC_EmitInteger, MVT::i32, 0, 
/*53875*/       OPC_EmitInteger, MVT::i32, 1, 
/*53878*/       OPC_EmitInteger, MVT::i32, 0, 
/*53881*/       OPC_EmitInteger, MVT::i32, 0, 
/*53884*/       OPC_EmitInteger, MVT::i32, 0, 
/*53887*/       OPC_EmitInteger, MVT::i32, 0, 
/*53890*/       OPC_EmitInteger, MVT::i32, 0, 
/*53893*/       OPC_EmitInteger, MVT::i32, 0, 
/*53896*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53908*/       OPC_EmitInteger, MVT::i32, 0, 
/*53911*/       OPC_EmitInteger, MVT::i32, 0, 
/*53914*/       OPC_EmitInteger, MVT::i32, 0, 
/*53917*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53929*/       OPC_EmitInteger, MVT::i32, 1, 
/*53932*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53935*/       OPC_EmitInteger, MVT::i32, 0, 
/*53938*/       OPC_EmitInteger, MVT::i32, 0, 
/*53941*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*53968*/     /*Scope*/ 11, /*->53980*/
/*53969*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53971*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUfmax:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_MAX_LEGACY_F32_e32:f32 f32:f32:$src0, f32:f32:$src1)
/*53980*/     0, /*End of Scope*/
/*53981*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::FMIN),// ->54104
/*53984*/     OPC_RecordChild0, // #0 = $src0
/*53985*/     OPC_RecordChild1, // #1 = $src1
/*53986*/     OPC_CheckType, MVT::f32,
/*53988*/     OPC_Scope, 101, /*->54091*/ // 2 children in Scope
/*53990*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53992*/       OPC_EmitInteger, MVT::i32, 0, 
/*53995*/       OPC_EmitInteger, MVT::i32, 0, 
/*53998*/       OPC_EmitInteger, MVT::i32, 1, 
/*54001*/       OPC_EmitInteger, MVT::i32, 0, 
/*54004*/       OPC_EmitInteger, MVT::i32, 0, 
/*54007*/       OPC_EmitInteger, MVT::i32, 0, 
/*54010*/       OPC_EmitInteger, MVT::i32, 0, 
/*54013*/       OPC_EmitInteger, MVT::i32, 0, 
/*54016*/       OPC_EmitInteger, MVT::i32, 0, 
/*54019*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54031*/       OPC_EmitInteger, MVT::i32, 0, 
/*54034*/       OPC_EmitInteger, MVT::i32, 0, 
/*54037*/       OPC_EmitInteger, MVT::i32, 0, 
/*54040*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54052*/       OPC_EmitInteger, MVT::i32, 1, 
/*54055*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54058*/       OPC_EmitInteger, MVT::i32, 0, 
/*54061*/       OPC_EmitInteger, MVT::i32, 0, 
/*54064*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*54091*/     /*Scope*/ 11, /*->54103*/
/*54092*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54094*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUfmin:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_MIN_LEGACY_F32_e32:f32 f32:f32:$src0, f32:f32:$src1)
/*54103*/     0, /*End of Scope*/
/*54104*/   /*SwitchOpcode*/ 84, TARGET_VAL(AMDGPUISD::FRACT),// ->54191
/*54107*/     OPC_RecordChild0, // #0 = $src0
/*54108*/     OPC_CheckType, MVT::f32,
/*54110*/     OPC_Scope, 67, /*->54179*/ // 2 children in Scope
/*54112*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54114*/       OPC_EmitInteger, MVT::i32, 1, 
/*54117*/       OPC_EmitInteger, MVT::i32, 0, 
/*54120*/       OPC_EmitInteger, MVT::i32, 0, 
/*54123*/       OPC_EmitInteger, MVT::i32, 0, 
/*54126*/       OPC_EmitInteger, MVT::i32, 0, 
/*54129*/       OPC_EmitInteger, MVT::i32, 0, 
/*54132*/       OPC_EmitInteger, MVT::i32, 0, 
/*54135*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54147*/       OPC_EmitInteger, MVT::i32, 1, 
/*54150*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54153*/       OPC_EmitInteger, MVT::i32, 0, 
/*54156*/       OPC_EmitInteger, MVT::i32, 0, 
/*54159*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*54179*/     /*Scope*/ 10, /*->54190*/
/*54180*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54182*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUfract:f32 f32:f32:$src0) - Complexity = 3
                // Dst: (V_FRACT_F32_e32:f32 f32:f32:$src0)
/*54190*/     0, /*End of Scope*/
/*54191*/   /*SwitchOpcode*/ 98, TARGET_VAL(ISD::FTRUNC),// ->54292
/*54194*/     OPC_RecordChild0, // #0 = $src0
/*54195*/     OPC_SwitchType /*2 cases */, 81, MVT::f32,// ->54279
/*54198*/       OPC_Scope, 67, /*->54267*/ // 2 children in Scope
/*54200*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54202*/         OPC_EmitInteger, MVT::i32, 1, 
/*54205*/         OPC_EmitInteger, MVT::i32, 0, 
/*54208*/         OPC_EmitInteger, MVT::i32, 0, 
/*54211*/         OPC_EmitInteger, MVT::i32, 0, 
/*54214*/         OPC_EmitInteger, MVT::i32, 0, 
/*54217*/         OPC_EmitInteger, MVT::i32, 0, 
/*54220*/         OPC_EmitInteger, MVT::i32, 0, 
/*54223*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54235*/         OPC_EmitInteger, MVT::i32, 1, 
/*54238*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54241*/         OPC_EmitInteger, MVT::i32, 0, 
/*54244*/         OPC_EmitInteger, MVT::i32, 0, 
/*54247*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*54267*/       /*Scope*/ 10, /*->54278*/
/*54268*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54270*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (ftrunc:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (V_TRUNC_F32_e32:f32 f32:f32:$src0)
/*54278*/       0, /*End of Scope*/
/*54279*/     /*SwitchType*/ 10, MVT::f64,// ->54291
/*54281*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54283*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F64_e32), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ftrunc:f64 f64:f64:$src0) - Complexity = 3
                // Dst: (V_TRUNC_F64_e32:f64 f64:f64:$src0)
/*54291*/     0, // EndSwitchType
/*54292*/   /*SwitchOpcode*/ 98, TARGET_VAL(ISD::FCEIL),// ->54393
/*54295*/     OPC_RecordChild0, // #0 = $src0
/*54296*/     OPC_SwitchType /*2 cases */, 81, MVT::f32,// ->54380
/*54299*/       OPC_Scope, 67, /*->54368*/ // 2 children in Scope
/*54301*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54303*/         OPC_EmitInteger, MVT::i32, 1, 
/*54306*/         OPC_EmitInteger, MVT::i32, 0, 
/*54309*/         OPC_EmitInteger, MVT::i32, 0, 
/*54312*/         OPC_EmitInteger, MVT::i32, 0, 
/*54315*/         OPC_EmitInteger, MVT::i32, 0, 
/*54318*/         OPC_EmitInteger, MVT::i32, 0, 
/*54321*/         OPC_EmitInteger, MVT::i32, 0, 
/*54324*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54336*/         OPC_EmitInteger, MVT::i32, 1, 
/*54339*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54342*/         OPC_EmitInteger, MVT::i32, 0, 
/*54345*/         OPC_EmitInteger, MVT::i32, 0, 
/*54348*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CEIL), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*54368*/       /*Scope*/ 10, /*->54379*/
/*54369*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54371*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fceil:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (V_CEIL_F32_e32:f32 f32:f32:$src0)
/*54379*/       0, /*End of Scope*/
/*54380*/     /*SwitchType*/ 10, MVT::f64,// ->54392
/*54382*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54384*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F64_e32), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 f64:f64:$src0) - Complexity = 3
                // Dst: (V_CEIL_F64_e32:f64 f64:f64:$src0)
/*54392*/     0, // EndSwitchType
/*54393*/   /*SwitchOpcode*/ 98, TARGET_VAL(ISD::FRINT),// ->54494
/*54396*/     OPC_RecordChild0, // #0 = $src0
/*54397*/     OPC_SwitchType /*2 cases */, 81, MVT::f32,// ->54481
/*54400*/       OPC_Scope, 67, /*->54469*/ // 2 children in Scope
/*54402*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54404*/         OPC_EmitInteger, MVT::i32, 1, 
/*54407*/         OPC_EmitInteger, MVT::i32, 0, 
/*54410*/         OPC_EmitInteger, MVT::i32, 0, 
/*54413*/         OPC_EmitInteger, MVT::i32, 0, 
/*54416*/         OPC_EmitInteger, MVT::i32, 0, 
/*54419*/         OPC_EmitInteger, MVT::i32, 0, 
/*54422*/         OPC_EmitInteger, MVT::i32, 0, 
/*54425*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54437*/         OPC_EmitInteger, MVT::i32, 1, 
/*54440*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54443*/         OPC_EmitInteger, MVT::i32, 0, 
/*54446*/         OPC_EmitInteger, MVT::i32, 0, 
/*54449*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RNDNE), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*54469*/       /*Scope*/ 10, /*->54480*/
/*54470*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54472*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (frint:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (V_RNDNE_F32_e32:f32 f32:f32:$src0)
/*54480*/       0, /*End of Scope*/
/*54481*/     /*SwitchType*/ 10, MVT::f64,// ->54493
/*54483*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54485*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F64_e32), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (frint:f64 f64:f64:$src0) - Complexity = 3
                // Dst: (V_RNDNE_F64_e32:f64 f64:f64:$src0)
/*54493*/     0, // EndSwitchType
/*54494*/   /*SwitchOpcode*/ 98, TARGET_VAL(ISD::FFLOOR),// ->54595
/*54497*/     OPC_RecordChild0, // #0 = $src0
/*54498*/     OPC_SwitchType /*2 cases */, 81, MVT::f32,// ->54582
/*54501*/       OPC_Scope, 67, /*->54570*/ // 2 children in Scope
/*54503*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54505*/         OPC_EmitInteger, MVT::i32, 1, 
/*54508*/         OPC_EmitInteger, MVT::i32, 0, 
/*54511*/         OPC_EmitInteger, MVT::i32, 0, 
/*54514*/         OPC_EmitInteger, MVT::i32, 0, 
/*54517*/         OPC_EmitInteger, MVT::i32, 0, 
/*54520*/         OPC_EmitInteger, MVT::i32, 0, 
/*54523*/         OPC_EmitInteger, MVT::i32, 0, 
/*54526*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54538*/         OPC_EmitInteger, MVT::i32, 1, 
/*54541*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54544*/         OPC_EmitInteger, MVT::i32, 0, 
/*54547*/         OPC_EmitInteger, MVT::i32, 0, 
/*54550*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLOOR), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*54570*/       /*Scope*/ 10, /*->54581*/
/*54571*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54573*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (ffloor:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (V_FLOOR_F32_e32:f32 f32:f32:$src0)
/*54581*/       0, /*End of Scope*/
/*54582*/     /*SwitchType*/ 10, MVT::f64,// ->54594
/*54584*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54586*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F64_e32), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 f64:f64:$src0) - Complexity = 3
                // Dst: (V_FLOOR_F64_e32:f64 f64:f64:$src0)
/*54594*/     0, // EndSwitchType
/*54595*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(AMDGPUISD::DOT4),// ->54946
/*54599*/     OPC_RecordChild0, // #0 = $src0_X
/*54600*/     OPC_RecordChild1, // #1 = $src1_X
/*54601*/     OPC_RecordChild2, // #2 = $src0_Y
/*54602*/     OPC_RecordChild3, // #3 = $src1_Y
/*54603*/     OPC_RecordChild4, // #4 = $src0_Z
/*54604*/     OPC_RecordChild5, // #5 = $src1_Z
/*54605*/     OPC_RecordChild6, // #6 = $src0_W
/*54606*/     OPC_RecordChild7, // #7 = $src1_W
/*54607*/     OPC_CheckType, MVT::f32,
/*54609*/     OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54611*/     OPC_EmitInteger, MVT::i32, 0, 
/*54614*/     OPC_EmitInteger, MVT::i32, 0, 
/*54617*/     OPC_EmitInteger, MVT::i32, 1, 
/*54620*/     OPC_EmitInteger, MVT::i32, 0, 
/*54623*/     OPC_EmitInteger, MVT::i32, 0, 
/*54626*/     OPC_EmitInteger, MVT::i32, 0, 
/*54629*/     OPC_EmitInteger, MVT::i32, 0, 
/*54632*/     OPC_EmitInteger, MVT::i32, 0, 
/*54635*/     OPC_EmitInteger, MVT::i32, 0, 
/*54638*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54650*/     OPC_EmitInteger, MVT::i32, 0, 
/*54653*/     OPC_EmitInteger, MVT::i32, 0, 
/*54656*/     OPC_EmitInteger, MVT::i32, 0, 
/*54659*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54671*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54674*/     OPC_EmitInteger, MVT::i32, 0, 
/*54677*/     OPC_EmitInteger, MVT::i32, 0, 
/*54680*/     OPC_EmitInteger, MVT::i32, 1, 
/*54683*/     OPC_EmitInteger, MVT::i32, 0, 
/*54686*/     OPC_EmitInteger, MVT::i32, 0, 
/*54689*/     OPC_EmitInteger, MVT::i32, 0, 
/*54692*/     OPC_EmitInteger, MVT::i32, 0, 
/*54695*/     OPC_EmitInteger, MVT::i32, 0, 
/*54698*/     OPC_EmitInteger, MVT::i32, 0, 
/*54701*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54713*/     OPC_EmitInteger, MVT::i32, 0, 
/*54716*/     OPC_EmitInteger, MVT::i32, 0, 
/*54719*/     OPC_EmitInteger, MVT::i32, 0, 
/*54722*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54734*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54737*/     OPC_EmitInteger, MVT::i32, 0, 
/*54740*/     OPC_EmitInteger, MVT::i32, 0, 
/*54743*/     OPC_EmitInteger, MVT::i32, 1, 
/*54746*/     OPC_EmitInteger, MVT::i32, 0, 
/*54749*/     OPC_EmitInteger, MVT::i32, 0, 
/*54752*/     OPC_EmitInteger, MVT::i32, 0, 
/*54755*/     OPC_EmitInteger, MVT::i32, 0, 
/*54758*/     OPC_EmitInteger, MVT::i32, 0, 
/*54761*/     OPC_EmitInteger, MVT::i32, 0, 
/*54764*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54776*/     OPC_EmitInteger, MVT::i32, 0, 
/*54779*/     OPC_EmitInteger, MVT::i32, 0, 
/*54782*/     OPC_EmitInteger, MVT::i32, 0, 
/*54785*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54797*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54800*/     OPC_EmitInteger, MVT::i32, 0, 
/*54803*/     OPC_EmitInteger, MVT::i32, 0, 
/*54806*/     OPC_EmitInteger, MVT::i32, 1, 
/*54809*/     OPC_EmitInteger, MVT::i32, 0, 
/*54812*/     OPC_EmitInteger, MVT::i32, 0, 
/*54815*/     OPC_EmitInteger, MVT::i32, 0, 
/*54818*/     OPC_EmitInteger, MVT::i32, 0, 
/*54821*/     OPC_EmitInteger, MVT::i32, 0, 
/*54824*/     OPC_EmitInteger, MVT::i32, 0, 
/*54827*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54839*/     OPC_EmitInteger, MVT::i32, 0, 
/*54842*/     OPC_EmitInteger, MVT::i32, 0, 
/*54845*/     OPC_EmitInteger, MVT::i32, 0, 
/*54848*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54860*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54863*/     OPC_EmitInteger, MVT::i32, 0, 
/*54866*/     OPC_EmitInteger, MVT::i32, 0, 
/*54869*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DOT_4), 0,
                  1/*#VTs*/, MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*54946*/   /*SwitchOpcode*/ 92|128,1/*220*/, TARGET_VAL(ISD::FEXP2),// ->55170
/*54950*/     OPC_RecordChild0, // #0 = $src0
/*54951*/     OPC_CheckType, MVT::f32,
/*54953*/     OPC_Scope, 67, /*->55022*/ // 4 children in Scope
/*54955*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*54957*/       OPC_EmitInteger, MVT::i32, 1, 
/*54960*/       OPC_EmitInteger, MVT::i32, 0, 
/*54963*/       OPC_EmitInteger, MVT::i32, 0, 
/*54966*/       OPC_EmitInteger, MVT::i32, 0, 
/*54969*/       OPC_EmitInteger, MVT::i32, 0, 
/*54972*/       OPC_EmitInteger, MVT::i32, 0, 
/*54975*/       OPC_EmitInteger, MVT::i32, 0, 
/*54978*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54990*/       OPC_EmitInteger, MVT::i32, 1, 
/*54993*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54996*/       OPC_EmitInteger, MVT::i32, 0, 
/*54999*/       OPC_EmitInteger, MVT::i32, 0, 
/*55002*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*55022*/     /*Scope*/ 67, /*->55090*/
/*55023*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*55025*/       OPC_EmitInteger, MVT::i32, 1, 
/*55028*/       OPC_EmitInteger, MVT::i32, 0, 
/*55031*/       OPC_EmitInteger, MVT::i32, 0, 
/*55034*/       OPC_EmitInteger, MVT::i32, 0, 
/*55037*/       OPC_EmitInteger, MVT::i32, 0, 
/*55040*/       OPC_EmitInteger, MVT::i32, 0, 
/*55043*/       OPC_EmitInteger, MVT::i32, 0, 
/*55046*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55058*/       OPC_EmitInteger, MVT::i32, 1, 
/*55061*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55064*/       OPC_EmitInteger, MVT::i32, 0, 
/*55067*/       OPC_EmitInteger, MVT::i32, 0, 
/*55070*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*55090*/     /*Scope*/ 67, /*->55158*/
/*55091*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*55093*/       OPC_EmitInteger, MVT::i32, 1, 
/*55096*/       OPC_EmitInteger, MVT::i32, 0, 
/*55099*/       OPC_EmitInteger, MVT::i32, 0, 
/*55102*/       OPC_EmitInteger, MVT::i32, 0, 
/*55105*/       OPC_EmitInteger, MVT::i32, 0, 
/*55108*/       OPC_EmitInteger, MVT::i32, 0, 
/*55111*/       OPC_EmitInteger, MVT::i32, 0, 
/*55114*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55126*/       OPC_EmitInteger, MVT::i32, 1, 
/*55129*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55132*/       OPC_EmitInteger, MVT::i32, 0, 
/*55135*/       OPC_EmitInteger, MVT::i32, 0, 
/*55138*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*55158*/     /*Scope*/ 10, /*->55169*/
/*55159*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55161*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fexp2:f32 f32:f32:$src0) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 f32:f32:$src0)
/*55169*/     0, /*End of Scope*/
/*55170*/   /*SwitchOpcode*/ 92|128,1/*220*/, TARGET_VAL(ISD::FLOG2),// ->55394
/*55174*/     OPC_RecordChild0, // #0 = $src0
/*55175*/     OPC_CheckType, MVT::f32,
/*55177*/     OPC_Scope, 67, /*->55246*/ // 4 children in Scope
/*55179*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*55181*/       OPC_EmitInteger, MVT::i32, 1, 
/*55184*/       OPC_EmitInteger, MVT::i32, 0, 
/*55187*/       OPC_EmitInteger, MVT::i32, 0, 
/*55190*/       OPC_EmitInteger, MVT::i32, 0, 
/*55193*/       OPC_EmitInteger, MVT::i32, 0, 
/*55196*/       OPC_EmitInteger, MVT::i32, 0, 
/*55199*/       OPC_EmitInteger, MVT::i32, 0, 
/*55202*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55214*/       OPC_EmitInteger, MVT::i32, 1, 
/*55217*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55220*/       OPC_EmitInteger, MVT::i32, 0, 
/*55223*/       OPC_EmitInteger, MVT::i32, 0, 
/*55226*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*55246*/     /*Scope*/ 67, /*->55314*/
/*55247*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*55249*/       OPC_EmitInteger, MVT::i32, 1, 
/*55252*/       OPC_EmitInteger, MVT::i32, 0, 
/*55255*/       OPC_EmitInteger, MVT::i32, 0, 
/*55258*/       OPC_EmitInteger, MVT::i32, 0, 
/*55261*/       OPC_EmitInteger, MVT::i32, 0, 
/*55264*/       OPC_EmitInteger, MVT::i32, 0, 
/*55267*/       OPC_EmitInteger, MVT::i32, 0, 
/*55270*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55282*/       OPC_EmitInteger, MVT::i32, 1, 
/*55285*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55288*/       OPC_EmitInteger, MVT::i32, 0, 
/*55291*/       OPC_EmitInteger, MVT::i32, 0, 
/*55294*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*55314*/     /*Scope*/ 67, /*->55382*/
/*55315*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*55317*/       OPC_EmitInteger, MVT::i32, 1, 
/*55320*/       OPC_EmitInteger, MVT::i32, 0, 
/*55323*/       OPC_EmitInteger, MVT::i32, 0, 
/*55326*/       OPC_EmitInteger, MVT::i32, 0, 
/*55329*/       OPC_EmitInteger, MVT::i32, 0, 
/*55332*/       OPC_EmitInteger, MVT::i32, 0, 
/*55335*/       OPC_EmitInteger, MVT::i32, 0, 
/*55338*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55350*/       OPC_EmitInteger, MVT::i32, 1, 
/*55353*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55356*/       OPC_EmitInteger, MVT::i32, 0, 
/*55359*/       OPC_EmitInteger, MVT::i32, 0, 
/*55362*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*55382*/     /*Scope*/ 10, /*->55393*/
/*55383*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55385*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (flog2:f32 f32:f32:$src0) - Complexity = 3
                // Dst: (V_LOG_F32_e32:f32 f32:f32:$src0)
/*55393*/     0, /*End of Scope*/
/*55394*/   /*SwitchOpcode*/ 107|128,1/*235*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMPED),// ->55633
/*55398*/     OPC_RecordChild0, // #0 = $src0
/*55399*/     OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->55620
/*55403*/       OPC_Scope, 67, /*->55472*/ // 4 children in Scope
/*55405*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*55407*/         OPC_EmitInteger, MVT::i32, 1, 
/*55410*/         OPC_EmitInteger, MVT::i32, 0, 
/*55413*/         OPC_EmitInteger, MVT::i32, 0, 
/*55416*/         OPC_EmitInteger, MVT::i32, 0, 
/*55419*/         OPC_EmitInteger, MVT::i32, 0, 
/*55422*/         OPC_EmitInteger, MVT::i32, 0, 
/*55425*/         OPC_EmitInteger, MVT::i32, 0, 
/*55428*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55440*/         OPC_EmitInteger, MVT::i32, 1, 
/*55443*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55446*/         OPC_EmitInteger, MVT::i32, 0, 
/*55449*/         OPC_EmitInteger, MVT::i32, 0, 
/*55452*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*55472*/       /*Scope*/ 67, /*->55540*/
/*55473*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*55475*/         OPC_EmitInteger, MVT::i32, 1, 
/*55478*/         OPC_EmitInteger, MVT::i32, 0, 
/*55481*/         OPC_EmitInteger, MVT::i32, 0, 
/*55484*/         OPC_EmitInteger, MVT::i32, 0, 
/*55487*/         OPC_EmitInteger, MVT::i32, 0, 
/*55490*/         OPC_EmitInteger, MVT::i32, 0, 
/*55493*/         OPC_EmitInteger, MVT::i32, 0, 
/*55496*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55508*/         OPC_EmitInteger, MVT::i32, 1, 
/*55511*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55514*/         OPC_EmitInteger, MVT::i32, 0, 
/*55517*/         OPC_EmitInteger, MVT::i32, 0, 
/*55520*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*55540*/       /*Scope*/ 67, /*->55608*/
/*55541*/         OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*55543*/         OPC_EmitInteger, MVT::i32, 1, 
/*55546*/         OPC_EmitInteger, MVT::i32, 0, 
/*55549*/         OPC_EmitInteger, MVT::i32, 0, 
/*55552*/         OPC_EmitInteger, MVT::i32, 0, 
/*55555*/         OPC_EmitInteger, MVT::i32, 0, 
/*55558*/         OPC_EmitInteger, MVT::i32, 0, 
/*55561*/         OPC_EmitInteger, MVT::i32, 0, 
/*55564*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55576*/         OPC_EmitInteger, MVT::i32, 1, 
/*55579*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55582*/         OPC_EmitInteger, MVT::i32, 0, 
/*55585*/         OPC_EmitInteger, MVT::i32, 0, 
/*55588*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*55608*/       /*Scope*/ 10, /*->55619*/
/*55609*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55611*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrsq_clamped:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (V_RSQ_CLAMP_F32_e32:f32 f32:f32:$src0)
/*55619*/       0, /*End of Scope*/
/*55620*/     /*SwitchType*/ 10, MVT::f64,// ->55632
/*55622*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55624*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e32), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (AMDGPUrsq_clamped:f64 f64:f64:$src0) - Complexity = 3
                // Dst: (V_RSQ_CLAMP_F64_e32:f64 f64:f64:$src0)
/*55632*/     0, // EndSwitchType
/*55633*/   /*SwitchOpcode*/ 92|128,1/*220*/, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->55857
/*55637*/     OPC_RecordChild0, // #0 = $src0
/*55638*/     OPC_CheckType, MVT::f32,
/*55640*/     OPC_Scope, 67, /*->55709*/ // 4 children in Scope
/*55642*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*55644*/       OPC_EmitInteger, MVT::i32, 1, 
/*55647*/       OPC_EmitInteger, MVT::i32, 0, 
/*55650*/       OPC_EmitInteger, MVT::i32, 0, 
/*55653*/       OPC_EmitInteger, MVT::i32, 0, 
/*55656*/       OPC_EmitInteger, MVT::i32, 0, 
/*55659*/       OPC_EmitInteger, MVT::i32, 0, 
/*55662*/       OPC_EmitInteger, MVT::i32, 0, 
/*55665*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55677*/       OPC_EmitInteger, MVT::i32, 1, 
/*55680*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55683*/       OPC_EmitInteger, MVT::i32, 0, 
/*55686*/       OPC_EmitInteger, MVT::i32, 0, 
/*55689*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*55709*/     /*Scope*/ 67, /*->55777*/
/*55710*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*55712*/       OPC_EmitInteger, MVT::i32, 1, 
/*55715*/       OPC_EmitInteger, MVT::i32, 0, 
/*55718*/       OPC_EmitInteger, MVT::i32, 0, 
/*55721*/       OPC_EmitInteger, MVT::i32, 0, 
/*55724*/       OPC_EmitInteger, MVT::i32, 0, 
/*55727*/       OPC_EmitInteger, MVT::i32, 0, 
/*55730*/       OPC_EmitInteger, MVT::i32, 0, 
/*55733*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55745*/       OPC_EmitInteger, MVT::i32, 1, 
/*55748*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55751*/       OPC_EmitInteger, MVT::i32, 0, 
/*55754*/       OPC_EmitInteger, MVT::i32, 0, 
/*55757*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*55777*/     /*Scope*/ 67, /*->55845*/
/*55778*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*55780*/       OPC_EmitInteger, MVT::i32, 1, 
/*55783*/       OPC_EmitInteger, MVT::i32, 0, 
/*55786*/       OPC_EmitInteger, MVT::i32, 0, 
/*55789*/       OPC_EmitInteger, MVT::i32, 0, 
/*55792*/       OPC_EmitInteger, MVT::i32, 0, 
/*55795*/       OPC_EmitInteger, MVT::i32, 0, 
/*55798*/       OPC_EmitInteger, MVT::i32, 0, 
/*55801*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55813*/       OPC_EmitInteger, MVT::i32, 1, 
/*55816*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55819*/       OPC_EmitInteger, MVT::i32, 0, 
/*55822*/       OPC_EmitInteger, MVT::i32, 0, 
/*55825*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*55845*/     /*Scope*/ 10, /*->55856*/
/*55846*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55848*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUrsq_legacy:f32 f32:f32:$src0) - Complexity = 3
                // Dst: (V_RSQ_LEGACY_F32_e32:f32 f32:f32:$src0)
/*55856*/     0, /*End of Scope*/
/*55857*/   /*SwitchOpcode*/ 15|128,2/*271*/, TARGET_VAL(ISD::SINT_TO_FP),// ->56132
/*55861*/     OPC_RecordChild0, // #0 = $src0
/*55862*/     OPC_Scope, 40|128,1/*168*/, /*->56033*/ // 2 children in Scope
/*55865*/       OPC_CheckChild0Type, MVT::i32,
/*55867*/       OPC_SwitchType /*2 cases */, 21|128,1/*149*/, MVT::f32,// ->56020
/*55871*/         OPC_Scope, 67, /*->55940*/ // 3 children in Scope
/*55873*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*55875*/           OPC_EmitInteger, MVT::i32, 1, 
/*55878*/           OPC_EmitInteger, MVT::i32, 0, 
/*55881*/           OPC_EmitInteger, MVT::i32, 0, 
/*55884*/           OPC_EmitInteger, MVT::i32, 0, 
/*55887*/           OPC_EmitInteger, MVT::i32, 0, 
/*55890*/           OPC_EmitInteger, MVT::i32, 0, 
/*55893*/           OPC_EmitInteger, MVT::i32, 0, 
/*55896*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55908*/           OPC_EmitInteger, MVT::i32, 1, 
/*55911*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55914*/           OPC_EmitInteger, MVT::i32, 0, 
/*55917*/           OPC_EmitInteger, MVT::i32, 0, 
/*55920*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*55940*/         /*Scope*/ 67, /*->56008*/
/*55941*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55943*/           OPC_EmitInteger, MVT::i32, 1, 
/*55946*/           OPC_EmitInteger, MVT::i32, 0, 
/*55949*/           OPC_EmitInteger, MVT::i32, 0, 
/*55952*/           OPC_EmitInteger, MVT::i32, 0, 
/*55955*/           OPC_EmitInteger, MVT::i32, 0, 
/*55958*/           OPC_EmitInteger, MVT::i32, 0, 
/*55961*/           OPC_EmitInteger, MVT::i32, 0, 
/*55964*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55976*/           OPC_EmitInteger, MVT::i32, 1, 
/*55979*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55982*/           OPC_EmitInteger, MVT::i32, 0, 
/*55985*/           OPC_EmitInteger, MVT::i32, 0, 
/*55988*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*56008*/         /*Scope*/ 10, /*->56019*/
/*56009*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56011*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (sint_to_fp:f32 i32:i32:$src0) - Complexity = 3
                    // Dst: (V_CVT_F32_I32_e32:f32 i32:i32:$src0)
/*56019*/         0, /*End of Scope*/
/*56020*/       /*SwitchType*/ 10, MVT::f64,// ->56032
/*56022*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56024*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (sint_to_fp:f64 i32:i32:$src0) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 i32:i32:$src0)
/*56032*/       0, // EndSwitchType
/*56033*/     /*Scope*/ 97, /*->56131*/
/*56034*/       OPC_CheckChild0Type, MVT::i1,
/*56036*/       OPC_SwitchType /*2 cases */, 38, MVT::f32,// ->56077
/*56039*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56041*/         OPC_EmitInteger, MVT::i32, 0, 
/*56044*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*56051*/         OPC_EmitInteger, MVT::i32, 0, 
/*56054*/         OPC_EmitInteger, MVT::i32, 0, 
/*56057*/         OPC_EmitInteger, MVT::i32, 0, 
/*56060*/         OPC_EmitInteger, MVT::i32, 0, 
/*56063*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 7/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*56077*/       /*SwitchType*/ 51, MVT::f64,// ->56130
/*56079*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56081*/         OPC_EmitInteger, MVT::i32, 0, 
/*56084*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56096*/         OPC_EmitInteger, MVT::i32, 0, 
/*56099*/         OPC_EmitInteger, MVT::i32, 0, 
/*56102*/         OPC_EmitInteger, MVT::i32, 0, 
/*56105*/         OPC_EmitInteger, MVT::i32, 0, 
/*56108*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 0, 3, 4, 5, 6,  // Results = #7
/*56122*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 7, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src))
/*56130*/       0, // EndSwitchType
/*56131*/     0, /*End of Scope*/
/*56132*/   /*SwitchOpcode*/ 6|128,2/*262*/, TARGET_VAL(ISD::UINT_TO_FP),// ->56398
/*56136*/     OPC_RecordChild0, // #0 = $src0
/*56137*/     OPC_Scope, 40|128,1/*168*/, /*->56308*/ // 2 children in Scope
/*56140*/       OPC_CheckChild0Type, MVT::i32,
/*56142*/       OPC_SwitchType /*2 cases */, 21|128,1/*149*/, MVT::f32,// ->56295
/*56146*/         OPC_Scope, 67, /*->56215*/ // 3 children in Scope
/*56148*/           OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*56150*/           OPC_EmitInteger, MVT::i32, 1, 
/*56153*/           OPC_EmitInteger, MVT::i32, 0, 
/*56156*/           OPC_EmitInteger, MVT::i32, 0, 
/*56159*/           OPC_EmitInteger, MVT::i32, 0, 
/*56162*/           OPC_EmitInteger, MVT::i32, 0, 
/*56165*/           OPC_EmitInteger, MVT::i32, 0, 
/*56168*/           OPC_EmitInteger, MVT::i32, 0, 
/*56171*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56183*/           OPC_EmitInteger, MVT::i32, 1, 
/*56186*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56189*/           OPC_EmitInteger, MVT::i32, 0, 
/*56192*/           OPC_EmitInteger, MVT::i32, 0, 
/*56195*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*56215*/         /*Scope*/ 67, /*->56283*/
/*56216*/           OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56218*/           OPC_EmitInteger, MVT::i32, 1, 
/*56221*/           OPC_EmitInteger, MVT::i32, 0, 
/*56224*/           OPC_EmitInteger, MVT::i32, 0, 
/*56227*/           OPC_EmitInteger, MVT::i32, 0, 
/*56230*/           OPC_EmitInteger, MVT::i32, 0, 
/*56233*/           OPC_EmitInteger, MVT::i32, 0, 
/*56236*/           OPC_EmitInteger, MVT::i32, 0, 
/*56239*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56251*/           OPC_EmitInteger, MVT::i32, 1, 
/*56254*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56257*/           OPC_EmitInteger, MVT::i32, 0, 
/*56260*/           OPC_EmitInteger, MVT::i32, 0, 
/*56263*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*56283*/         /*Scope*/ 10, /*->56294*/
/*56284*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56286*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (uint_to_fp:f32 i32:i32:$src0) - Complexity = 3
                    // Dst: (V_CVT_F32_U32_e32:f32 i32:i32:$src0)
/*56294*/         0, /*End of Scope*/
/*56295*/       /*SwitchType*/ 10, MVT::f64,// ->56307
/*56297*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56299*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (uint_to_fp:f64 i32:i32:$src0) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 i32:i32:$src0)
/*56307*/       0, // EndSwitchType
/*56308*/     /*Scope*/ 88, /*->56397*/
/*56309*/       OPC_CheckChild0Type, MVT::i1,
/*56311*/       OPC_SwitchType /*2 cases */, 38, MVT::f32,// ->56352
/*56314*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56316*/         OPC_EmitInteger, MVT::i32, 0, 
/*56319*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*56326*/         OPC_EmitInteger, MVT::i32, 0, 
/*56329*/         OPC_EmitInteger, MVT::i32, 0, 
/*56332*/         OPC_EmitInteger, MVT::i32, 0, 
/*56335*/         OPC_EmitInteger, MVT::i32, 0, 
/*56338*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 7/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*56352*/       /*SwitchType*/ 42, MVT::f64,// ->56396
/*56354*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56356*/         OPC_EmitInteger, MVT::i32, 0, 
/*56359*/         OPC_EmitInteger, MVT::i32, 1, 
/*56362*/         OPC_EmitInteger, MVT::i32, 0, 
/*56365*/         OPC_EmitInteger, MVT::i32, 0, 
/*56368*/         OPC_EmitInteger, MVT::i32, 0, 
/*56371*/         OPC_EmitInteger, MVT::i32, 0, 
/*56374*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 0, 3, 4, 5, 6,  // Results = #7
/*56388*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 7, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src))
/*56396*/       0, // EndSwitchType
/*56397*/     0, /*End of Scope*/
/*56398*/   /*SwitchOpcode*/ 38|128,2/*294*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->56696
/*56402*/     OPC_RecordChild0, // #0 = $src0
/*56403*/     OPC_CheckType, MVT::f32,
/*56405*/     OPC_Scope, 20|128,2/*276*/, /*->56684*/ // 2 children in Scope
/*56408*/       OPC_CheckChild0Type, MVT::f32,
/*56410*/       OPC_Scope, 67, /*->56479*/ // 4 children in Scope
/*56412*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*56414*/         OPC_EmitInteger, MVT::i32, 1, 
/*56417*/         OPC_EmitInteger, MVT::i32, 0, 
/*56420*/         OPC_EmitInteger, MVT::i32, 0, 
/*56423*/         OPC_EmitInteger, MVT::i32, 0, 
/*56426*/         OPC_EmitInteger, MVT::i32, 0, 
/*56429*/         OPC_EmitInteger, MVT::i32, 0, 
/*56432*/         OPC_EmitInteger, MVT::i32, 0, 
/*56435*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56447*/         OPC_EmitInteger, MVT::i32, 1, 
/*56450*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56453*/         OPC_EmitInteger, MVT::i32, 0, 
/*56456*/         OPC_EmitInteger, MVT::i32, 0, 
/*56459*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r600:f32 f32:f32:$src0)
/*56479*/       /*Scope*/ 67, /*->56547*/
/*56480*/         OPC_CheckPatternPredicate, 8, // (Subtarget.getGeneration() == AMDGPUSubtarget::R700)
/*56482*/         OPC_EmitInteger, MVT::i32, 1, 
/*56485*/         OPC_EmitInteger, MVT::i32, 0, 
/*56488*/         OPC_EmitInteger, MVT::i32, 0, 
/*56491*/         OPC_EmitInteger, MVT::i32, 0, 
/*56494*/         OPC_EmitInteger, MVT::i32, 0, 
/*56497*/         OPC_EmitInteger, MVT::i32, 0, 
/*56500*/         OPC_EmitInteger, MVT::i32, 0, 
/*56503*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56515*/         OPC_EmitInteger, MVT::i32, 1, 
/*56518*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56521*/         OPC_EmitInteger, MVT::i32, 0, 
/*56524*/         OPC_EmitInteger, MVT::i32, 0, 
/*56527*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r700:f32 f32:f32:$src0)
/*56547*/       /*Scope*/ 67, /*->56615*/
/*56548*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*56550*/         OPC_EmitInteger, MVT::i32, 1, 
/*56553*/         OPC_EmitInteger, MVT::i32, 0, 
/*56556*/         OPC_EmitInteger, MVT::i32, 0, 
/*56559*/         OPC_EmitInteger, MVT::i32, 0, 
/*56562*/         OPC_EmitInteger, MVT::i32, 0, 
/*56565*/         OPC_EmitInteger, MVT::i32, 0, 
/*56568*/         OPC_EmitInteger, MVT::i32, 0, 
/*56571*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56583*/         OPC_EmitInteger, MVT::i32, 1, 
/*56586*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56589*/         OPC_EmitInteger, MVT::i32, 0, 
/*56592*/         OPC_EmitInteger, MVT::i32, 0, 
/*56595*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_eg:f32 f32:f32:$src0)
/*56615*/       /*Scope*/ 67, /*->56683*/
/*56616*/         OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*56618*/         OPC_EmitInteger, MVT::i32, 1, 
/*56621*/         OPC_EmitInteger, MVT::i32, 0, 
/*56624*/         OPC_EmitInteger, MVT::i32, 0, 
/*56627*/         OPC_EmitInteger, MVT::i32, 0, 
/*56630*/         OPC_EmitInteger, MVT::i32, 0, 
/*56633*/         OPC_EmitInteger, MVT::i32, 0, 
/*56636*/         OPC_EmitInteger, MVT::i32, 0, 
/*56639*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56651*/         OPC_EmitInteger, MVT::i32, 1, 
/*56654*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56657*/         OPC_EmitInteger, MVT::i32, 0, 
/*56660*/         OPC_EmitInteger, MVT::i32, 0, 
/*56663*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_cm:f32 f32:f32:$src0)
/*56683*/       0, /*End of Scope*/
/*56684*/     /*Scope*/ 10, /*->56695*/
/*56685*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56687*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SIN_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUsin:f32 f32:f32:$src0) - Complexity = 3
                // Dst: (V_SIN_F32_e32:f32 f32:f32:$src0)
/*56695*/     0, /*End of Scope*/
/*56696*/   /*SwitchOpcode*/ 38|128,2/*294*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->56994
/*56700*/     OPC_RecordChild0, // #0 = $src0
/*56701*/     OPC_CheckType, MVT::f32,
/*56703*/     OPC_Scope, 20|128,2/*276*/, /*->56982*/ // 2 children in Scope
/*56706*/       OPC_CheckChild0Type, MVT::f32,
/*56708*/       OPC_Scope, 67, /*->56777*/ // 4 children in Scope
/*56710*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*56712*/         OPC_EmitInteger, MVT::i32, 1, 
/*56715*/         OPC_EmitInteger, MVT::i32, 0, 
/*56718*/         OPC_EmitInteger, MVT::i32, 0, 
/*56721*/         OPC_EmitInteger, MVT::i32, 0, 
/*56724*/         OPC_EmitInteger, MVT::i32, 0, 
/*56727*/         OPC_EmitInteger, MVT::i32, 0, 
/*56730*/         OPC_EmitInteger, MVT::i32, 0, 
/*56733*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56745*/         OPC_EmitInteger, MVT::i32, 1, 
/*56748*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56751*/         OPC_EmitInteger, MVT::i32, 0, 
/*56754*/         OPC_EmitInteger, MVT::i32, 0, 
/*56757*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r600:f32 f32:f32:$src0)
/*56777*/       /*Scope*/ 67, /*->56845*/
/*56778*/         OPC_CheckPatternPredicate, 8, // (Subtarget.getGeneration() == AMDGPUSubtarget::R700)
/*56780*/         OPC_EmitInteger, MVT::i32, 1, 
/*56783*/         OPC_EmitInteger, MVT::i32, 0, 
/*56786*/         OPC_EmitInteger, MVT::i32, 0, 
/*56789*/         OPC_EmitInteger, MVT::i32, 0, 
/*56792*/         OPC_EmitInteger, MVT::i32, 0, 
/*56795*/         OPC_EmitInteger, MVT::i32, 0, 
/*56798*/         OPC_EmitInteger, MVT::i32, 0, 
/*56801*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56813*/         OPC_EmitInteger, MVT::i32, 1, 
/*56816*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56819*/         OPC_EmitInteger, MVT::i32, 0, 
/*56822*/         OPC_EmitInteger, MVT::i32, 0, 
/*56825*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r700:f32 f32:f32:$src0)
/*56845*/       /*Scope*/ 67, /*->56913*/
/*56846*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*56848*/         OPC_EmitInteger, MVT::i32, 1, 
/*56851*/         OPC_EmitInteger, MVT::i32, 0, 
/*56854*/         OPC_EmitInteger, MVT::i32, 0, 
/*56857*/         OPC_EmitInteger, MVT::i32, 0, 
/*56860*/         OPC_EmitInteger, MVT::i32, 0, 
/*56863*/         OPC_EmitInteger, MVT::i32, 0, 
/*56866*/         OPC_EmitInteger, MVT::i32, 0, 
/*56869*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56881*/         OPC_EmitInteger, MVT::i32, 1, 
/*56884*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56887*/         OPC_EmitInteger, MVT::i32, 0, 
/*56890*/         OPC_EmitInteger, MVT::i32, 0, 
/*56893*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_eg:f32 f32:f32:$src0)
/*56913*/       /*Scope*/ 67, /*->56981*/
/*56914*/         OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*56916*/         OPC_EmitInteger, MVT::i32, 1, 
/*56919*/         OPC_EmitInteger, MVT::i32, 0, 
/*56922*/         OPC_EmitInteger, MVT::i32, 0, 
/*56925*/         OPC_EmitInteger, MVT::i32, 0, 
/*56928*/         OPC_EmitInteger, MVT::i32, 0, 
/*56931*/         OPC_EmitInteger, MVT::i32, 0, 
/*56934*/         OPC_EmitInteger, MVT::i32, 0, 
/*56937*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56949*/         OPC_EmitInteger, MVT::i32, 1, 
/*56952*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56955*/         OPC_EmitInteger, MVT::i32, 0, 
/*56958*/         OPC_EmitInteger, MVT::i32, 0, 
/*56961*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_cm:f32 f32:f32:$src0)
/*56981*/       0, /*End of Scope*/
/*56982*/     /*Scope*/ 10, /*->56993*/
/*56983*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*56985*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_COS_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUcos:f32 f32:f32:$src0) - Complexity = 3
                // Dst: (V_COS_F32_e32:f32 f32:f32:$src0)
/*56993*/     0, /*End of Scope*/
/*56994*/   /*SwitchOpcode*/ 49|128,1/*177*/, TARGET_VAL(ISD::FMA),// ->57175
/*56998*/     OPC_RecordChild0, // #0 = $src0
/*56999*/     OPC_RecordChild1, // #1 = $src1
/*57000*/     OPC_RecordChild2, // #2 = $src2
/*57001*/     OPC_SwitchType /*2 cases */, 7|128,1/*135*/, MVT::f32,// ->57140
/*57005*/       OPC_Scope, 99, /*->57106*/ // 2 children in Scope
/*57007*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57009*/         OPC_EmitInteger, MVT::i32, 0, 
/*57012*/         OPC_EmitInteger, MVT::i32, 0, 
/*57015*/         OPC_EmitInteger, MVT::i32, 0, 
/*57018*/         OPC_EmitInteger, MVT::i32, 0, 
/*57021*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57033*/         OPC_EmitInteger, MVT::i32, 0, 
/*57036*/         OPC_EmitInteger, MVT::i32, 0, 
/*57039*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57051*/         OPC_EmitInteger, MVT::i32, 0, 
/*57054*/         OPC_EmitInteger, MVT::i32, 0, 
/*57057*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57069*/         OPC_EmitInteger, MVT::i32, 1, 
/*57072*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57075*/         OPC_EmitInteger, MVT::i32, 0, 
/*57078*/         OPC_EmitInteger, MVT::i32, 0, 
/*57081*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*57106*/       /*Scope*/ 32, /*->57139*/
/*57107*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57109*/         OPC_EmitInteger, MVT::i32, 0, 
/*57112*/         OPC_EmitInteger, MVT::i32, 0, 
/*57115*/         OPC_EmitInteger, MVT::i32, 0, 
/*57118*/         OPC_EmitInteger, MVT::i32, 0, 
/*57121*/         OPC_EmitInteger, MVT::i32, 0, 
/*57124*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (V_FMA_F32:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*57139*/       0, /*End of Scope*/
/*57140*/     /*SwitchType*/ 32, MVT::f64,// ->57174
/*57142*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57144*/       OPC_EmitInteger, MVT::i32, 0, 
/*57147*/       OPC_EmitInteger, MVT::i32, 0, 
/*57150*/       OPC_EmitInteger, MVT::i32, 0, 
/*57153*/       OPC_EmitInteger, MVT::i32, 0, 
/*57156*/       OPC_EmitInteger, MVT::i32, 0, 
/*57159*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                // Src: (fma:f64 f64:f64:$src0, f64:f64:$src1, f64:f64:$src2) - Complexity = 3
                // Dst: (V_FMA_F64:f64 f64:f64:$src0, f64:f64:$src1, f64:f64:$src2)
/*57174*/     0, // EndSwitchType
/*57175*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FP16_TO_FP),// ->57193
/*57178*/     OPC_RecordChild0, // #0 = $src0
/*57179*/     OPC_CheckChild0Type, MVT::i32,
/*57181*/     OPC_CheckType, MVT::f32,
/*57183*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57185*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = 3
              // Dst: (V_CVT_F32_F16_e32:f32 i32:i32:$src0)
/*57193*/   /*SwitchOpcode*/ 13, TARGET_VAL(ISD::FP_ROUND),// ->57209
/*57196*/     OPC_RecordChild0, // #0 = $src0
/*57197*/     OPC_CheckType, MVT::f32,
/*57199*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57201*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (fround:f32 f64:f64:$src0) - Complexity = 3
              // Dst: (V_CVT_F32_F64_e32:f32 f64:f64:$src0)
/*57209*/   /*SwitchOpcode*/ 13, TARGET_VAL(ISD::FP_EXTEND),// ->57225
/*57212*/     OPC_RecordChild0, // #0 = $src0
/*57213*/     OPC_CheckType, MVT::f64,
/*57215*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57217*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e32), 0,
                  1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
              // Src: (fextend:f64 f32:f32:$src0) - Complexity = 3
              // Dst: (V_CVT_F64_F32_e32:f64 f32:f32:$src0)
/*57225*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->57243
/*57228*/     OPC_RecordChild0, // #0 = $src0
/*57229*/     OPC_CheckChild0Type, MVT::i32,
/*57231*/     OPC_CheckType, MVT::f32,
/*57233*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57235*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 i32:i32:$src0) - Complexity = 3
              // Dst: (V_CVT_F32_UBYTE0_e32:f32 i32:i32:$src0)
/*57243*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->57261
/*57246*/     OPC_RecordChild0, // #0 = $src0
/*57247*/     OPC_CheckChild0Type, MVT::i32,
/*57249*/     OPC_CheckType, MVT::f32,
/*57251*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57253*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 i32:i32:$src0) - Complexity = 3
              // Dst: (V_CVT_F32_UBYTE1_e32:f32 i32:i32:$src0)
/*57261*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->57279
/*57264*/     OPC_RecordChild0, // #0 = $src0
/*57265*/     OPC_CheckChild0Type, MVT::i32,
/*57267*/     OPC_CheckType, MVT::f32,
/*57269*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57271*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 i32:i32:$src0) - Complexity = 3
              // Dst: (V_CVT_F32_UBYTE2_e32:f32 i32:i32:$src0)
/*57279*/   /*SwitchOpcode*/ 15, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->57297
/*57282*/     OPC_RecordChild0, // #0 = $src0
/*57283*/     OPC_CheckChild0Type, MVT::i32,
/*57285*/     OPC_CheckType, MVT::f32,
/*57287*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57289*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 i32:i32:$src0) - Complexity = 3
              // Dst: (V_CVT_F32_UBYTE3_e32:f32 i32:i32:$src0)
/*57297*/   /*SwitchOpcode*/ 27, TARGET_VAL(AMDGPUISD::RSQ),// ->57327
/*57300*/     OPC_RecordChild0, // #0 = $src0
/*57301*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->57314
/*57304*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57306*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUrsq:f32 f32:f32:$src0) - Complexity = 3
                // Dst: (V_RSQ_F32_e32:f32 f32:f32:$src0)
/*57314*/     /*SwitchType*/ 10, MVT::f64,// ->57326
/*57316*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57318*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (AMDGPUrsq:f64 f64:f64:$src0) - Complexity = 3
                // Dst: (V_RSQ_F64_e32:f64 f64:f64:$src0)
/*57326*/     0, // EndSwitchType
/*57327*/   /*SwitchOpcode*/ 23|128,4/*535*/, TARGET_VAL(ISD::FSQRT),// ->57866
/*57331*/     OPC_RecordChild0, // #0 = $src0
/*57332*/     OPC_SwitchType /*2 cases */, 5|128,4/*517*/, MVT::f32,// ->57853
/*57336*/       OPC_Scope, 10, /*->57348*/ // 4 children in Scope
/*57338*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57340*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fsqrt:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (V_SQRT_F32_e32:f32 f32:f32:$src0)
/*57348*/       /*Scope*/ 38|128,1/*166*/, /*->57516*/
/*57350*/         OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*57352*/         OPC_EmitInteger, MVT::i32, 0, 
/*57355*/         OPC_EmitInteger, MVT::i32, 0, 
/*57358*/         OPC_EmitInteger, MVT::i32, 1, 
/*57361*/         OPC_EmitInteger, MVT::i32, 0, 
/*57364*/         OPC_EmitInteger, MVT::i32, 0, 
/*57367*/         OPC_EmitInteger, MVT::i32, 0, 
/*57370*/         OPC_EmitInteger, MVT::i32, 0, 
/*57373*/         OPC_EmitInteger, MVT::i32, 0, 
/*57376*/         OPC_EmitInteger, MVT::i32, 0, 
/*57379*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57391*/         OPC_EmitInteger, MVT::i32, 1, 
/*57394*/         OPC_EmitInteger, MVT::i32, 0, 
/*57397*/         OPC_EmitInteger, MVT::i32, 0, 
/*57400*/         OPC_EmitInteger, MVT::i32, 0, 
/*57403*/         OPC_EmitInteger, MVT::i32, 0, 
/*57406*/         OPC_EmitInteger, MVT::i32, 0, 
/*57409*/         OPC_EmitInteger, MVT::i32, 0, 
/*57412*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57424*/         OPC_EmitInteger, MVT::i32, 1, 
/*57427*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57430*/         OPC_EmitInteger, MVT::i32, 0, 
/*57433*/         OPC_EmitInteger, MVT::i32, 0, 
/*57436*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*57456*/         OPC_EmitInteger, MVT::i32, 0, 
/*57459*/         OPC_EmitInteger, MVT::i32, 0, 
/*57462*/         OPC_EmitInteger, MVT::i32, 0, 
/*57465*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57477*/         OPC_EmitInteger, MVT::i32, 1, 
/*57480*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57483*/         OPC_EmitInteger, MVT::i32, 0, 
/*57486*/         OPC_EmitInteger, MVT::i32, 0, 
/*57489*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*57516*/       /*Scope*/ 38|128,1/*166*/, /*->57684*/
/*57518*/         OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*57520*/         OPC_EmitInteger, MVT::i32, 0, 
/*57523*/         OPC_EmitInteger, MVT::i32, 0, 
/*57526*/         OPC_EmitInteger, MVT::i32, 1, 
/*57529*/         OPC_EmitInteger, MVT::i32, 0, 
/*57532*/         OPC_EmitInteger, MVT::i32, 0, 
/*57535*/         OPC_EmitInteger, MVT::i32, 0, 
/*57538*/         OPC_EmitInteger, MVT::i32, 0, 
/*57541*/         OPC_EmitInteger, MVT::i32, 0, 
/*57544*/         OPC_EmitInteger, MVT::i32, 0, 
/*57547*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57559*/         OPC_EmitInteger, MVT::i32, 1, 
/*57562*/         OPC_EmitInteger, MVT::i32, 0, 
/*57565*/         OPC_EmitInteger, MVT::i32, 0, 
/*57568*/         OPC_EmitInteger, MVT::i32, 0, 
/*57571*/         OPC_EmitInteger, MVT::i32, 0, 
/*57574*/         OPC_EmitInteger, MVT::i32, 0, 
/*57577*/         OPC_EmitInteger, MVT::i32, 0, 
/*57580*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57592*/         OPC_EmitInteger, MVT::i32, 1, 
/*57595*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57598*/         OPC_EmitInteger, MVT::i32, 0, 
/*57601*/         OPC_EmitInteger, MVT::i32, 0, 
/*57604*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*57624*/         OPC_EmitInteger, MVT::i32, 0, 
/*57627*/         OPC_EmitInteger, MVT::i32, 0, 
/*57630*/         OPC_EmitInteger, MVT::i32, 0, 
/*57633*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57645*/         OPC_EmitInteger, MVT::i32, 1, 
/*57648*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57651*/         OPC_EmitInteger, MVT::i32, 0, 
/*57654*/         OPC_EmitInteger, MVT::i32, 0, 
/*57657*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*57684*/       /*Scope*/ 38|128,1/*166*/, /*->57852*/
/*57686*/         OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*57688*/         OPC_EmitInteger, MVT::i32, 0, 
/*57691*/         OPC_EmitInteger, MVT::i32, 0, 
/*57694*/         OPC_EmitInteger, MVT::i32, 1, 
/*57697*/         OPC_EmitInteger, MVT::i32, 0, 
/*57700*/         OPC_EmitInteger, MVT::i32, 0, 
/*57703*/         OPC_EmitInteger, MVT::i32, 0, 
/*57706*/         OPC_EmitInteger, MVT::i32, 0, 
/*57709*/         OPC_EmitInteger, MVT::i32, 0, 
/*57712*/         OPC_EmitInteger, MVT::i32, 0, 
/*57715*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57727*/         OPC_EmitInteger, MVT::i32, 1, 
/*57730*/         OPC_EmitInteger, MVT::i32, 0, 
/*57733*/         OPC_EmitInteger, MVT::i32, 0, 
/*57736*/         OPC_EmitInteger, MVT::i32, 0, 
/*57739*/         OPC_EmitInteger, MVT::i32, 0, 
/*57742*/         OPC_EmitInteger, MVT::i32, 0, 
/*57745*/         OPC_EmitInteger, MVT::i32, 0, 
/*57748*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57760*/         OPC_EmitInteger, MVT::i32, 1, 
/*57763*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57766*/         OPC_EmitInteger, MVT::i32, 0, 
/*57769*/         OPC_EmitInteger, MVT::i32, 0, 
/*57772*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*57792*/         OPC_EmitInteger, MVT::i32, 0, 
/*57795*/         OPC_EmitInteger, MVT::i32, 0, 
/*57798*/         OPC_EmitInteger, MVT::i32, 0, 
/*57801*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57813*/         OPC_EmitInteger, MVT::i32, 1, 
/*57816*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57819*/         OPC_EmitInteger, MVT::i32, 0, 
/*57822*/         OPC_EmitInteger, MVT::i32, 0, 
/*57825*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*57852*/       0, /*End of Scope*/
/*57853*/     /*SwitchType*/ 10, MVT::f64,// ->57865
/*57855*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57857*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F64_e32), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fsqrt:f64 f64:f64:$src0) - Complexity = 3
                // Dst: (V_SQRT_F64_e32:f64 f64:f64:$src0)
/*57865*/     0, // EndSwitchType
/*57866*/   /*SwitchOpcode*/ 30, TARGET_VAL(ISD::FSUB),// ->57899
/*57869*/     OPC_RecordChild0, // #0 = $src0
/*57870*/     OPC_RecordChild1, // #1 = $src1
/*57871*/     OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->57885
/*57874*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57876*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fsub:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_SUB_F32_e32:f32 f32:f32:$src0, f32:f32:$src1)
/*57885*/     /*SwitchType*/ 11, MVT::f64,// ->57898
/*57887*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57889*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_F64), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fsub:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                // Dst: (V_SUB_F64:f64 f64:f64:$src0, f64:f64:$src1)
/*57898*/     0, // EndSwitchType
/*57899*/   /*SwitchOpcode*/ 73, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->57975
/*57902*/     OPC_RecordChild0, // #0 = $src0
/*57903*/     OPC_RecordChild1, // #1 = $src1
/*57904*/     OPC_RecordChild2, // #2 = $src2
/*57905*/     OPC_SwitchType /*2 cases */, 32, MVT::f32,// ->57940
/*57908*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57910*/       OPC_EmitInteger, MVT::i32, 0, 
/*57913*/       OPC_EmitInteger, MVT::i32, 0, 
/*57916*/       OPC_EmitInteger, MVT::i32, 0, 
/*57919*/       OPC_EmitInteger, MVT::i32, 0, 
/*57922*/       OPC_EmitInteger, MVT::i32, 0, 
/*57925*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                // Src: (AMDGPUdiv_fixup:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (V_DIV_FIXUP_F32:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*57940*/     /*SwitchType*/ 32, MVT::f64,// ->57974
/*57942*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57944*/       OPC_EmitInteger, MVT::i32, 0, 
/*57947*/       OPC_EmitInteger, MVT::i32, 0, 
/*57950*/       OPC_EmitInteger, MVT::i32, 0, 
/*57953*/       OPC_EmitInteger, MVT::i32, 0, 
/*57956*/       OPC_EmitInteger, MVT::i32, 0, 
/*57959*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                // Src: (AMDGPUdiv_fixup:f64 f64:f64:$src0, f64:f64:$src1, f64:f64:$src2) - Complexity = 3
                // Dst: (V_DIV_FIXUP_F64:f64 f64:f64:$src0, f64:f64:$src1, f64:f64:$src2)
/*57974*/     0, // EndSwitchType
/*57975*/   /*SwitchOpcode*/ 73, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->58051
/*57978*/     OPC_RecordChild0, // #0 = $src0
/*57979*/     OPC_RecordChild1, // #1 = $src1
/*57980*/     OPC_RecordChild2, // #2 = $src2
/*57981*/     OPC_SwitchType /*2 cases */, 32, MVT::f32,// ->58016
/*57984*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*57986*/       OPC_EmitInteger, MVT::i32, 0, 
/*57989*/       OPC_EmitInteger, MVT::i32, 0, 
/*57992*/       OPC_EmitInteger, MVT::i32, 0, 
/*57995*/       OPC_EmitInteger, MVT::i32, 0, 
/*57998*/       OPC_EmitInteger, MVT::i32, 0, 
/*58001*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (V_DIV_FMAS_F32:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*58016*/     /*SwitchType*/ 32, MVT::f64,// ->58050
/*58018*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58020*/       OPC_EmitInteger, MVT::i32, 0, 
/*58023*/       OPC_EmitInteger, MVT::i32, 0, 
/*58026*/       OPC_EmitInteger, MVT::i32, 0, 
/*58029*/       OPC_EmitInteger, MVT::i32, 0, 
/*58032*/       OPC_EmitInteger, MVT::i32, 0, 
/*58035*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 3, 0, 4, 1, 5, 2, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 f64:f64:$src0, f64:f64:$src1, f64:f64:$src2) - Complexity = 3
                // Dst: (V_DIV_FMAS_F64:f64 f64:f64:$src0, f64:f64:$src1, f64:f64:$src2)
/*58050*/     0, // EndSwitchType
/*58051*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->58071
/*58054*/     OPC_RecordChild0, // #0 = $src0
/*58055*/     OPC_RecordChild1, // #1 = $src1
/*58056*/     OPC_CheckChild1Type, MVT::i32,
/*58058*/     OPC_CheckType, MVT::f64,
/*58060*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58062*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
              // Src: (AMDGPUtrig_preop:f64 f64:f64:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (V_TRIG_PREOP_F64:f64 f64:f64:$src0, i32:i32:$src1)
/*58071*/   /*SwitchOpcode*/ 99|128,3/*483*/, TARGET_VAL(ISD::FCOPYSIGN),// ->58558
/*58075*/     OPC_RecordChild0, // #0 = $src0
/*58076*/     OPC_RecordChild1, // #1 = $src1
/*58077*/     OPC_SwitchType /*2 cases */, 39|128,1/*167*/, MVT::f32,// ->58248
/*58081*/       OPC_CheckChild1Type, MVT::f32,
/*58083*/       OPC_Scope, 47, /*->58132*/ // 2 children in Scope
/*58085*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58087*/         OPC_EmitInteger, MVT::i32, 0, 
/*58090*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*58097*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*58105*/         OPC_EmitInteger, MVT::i32, 0, 
/*58108*/         OPC_EmitInteger, MVT::i32, 0, 
/*58111*/         OPC_EmitInteger, MVT::i32, 0, 
/*58114*/         OPC_EmitInteger, MVT::i32, 0, 
/*58117*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 2, 4, 5, 0, 6, 1, 7, 8, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*58132*/       /*Scope*/ 114, /*->58247*/
/*58133*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58135*/         OPC_EmitInteger, MVT::i32, 0, 
/*58138*/         OPC_EmitInteger, MVT::i32, 0, 
/*58141*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*58148*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*58156*/         OPC_EmitInteger, MVT::i32, 0, 
/*58159*/         OPC_EmitInteger, MVT::i32, 0, 
/*58162*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58174*/         OPC_EmitInteger, MVT::i32, 0, 
/*58177*/         OPC_EmitInteger, MVT::i32, 0, 
/*58180*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58192*/         OPC_EmitInteger, MVT::i32, 0, 
/*58195*/         OPC_EmitInteger, MVT::i32, 0, 
/*58198*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58210*/         OPC_EmitInteger, MVT::i32, 1, 
/*58213*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58216*/         OPC_EmitInteger, MVT::i32, 0, 
/*58219*/         OPC_EmitInteger, MVT::i32, 0, 
/*58222*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*58247*/       0, /*End of Scope*/
/*58248*/     /*SwitchType*/ 50|128,2/*306*/, MVT::f64,// ->58557
/*58251*/       OPC_CheckChild1Type, MVT::f64,
/*58253*/       OPC_Scope, 116, /*->58371*/ // 2 children in Scope
/*58255*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58257*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #2
/*58264*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*58267*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58276*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*58279*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*58289*/         OPC_EmitInteger, MVT::i32, 0, 
/*58292*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*58299*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*58307*/         OPC_EmitInteger, MVT::i32, 0, 
/*58310*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*58313*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 11,  // Results = #12
/*58322*/         OPC_EmitInteger, MVT::i32, 0, 
/*58325*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*58328*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 14,  // Results = #15
/*58337*/         OPC_EmitInteger, MVT::i32, 0, 
/*58340*/         OPC_EmitInteger, MVT::i32, 0, 
/*58343*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 7, 9, 10, 12, 13, 15, 16, 17,  // Results = #18
/*58358*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*58361*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 6, 18, 19, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (INSERT_SUBREG:f64 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32), (V_BFI_B32:i32 (S_MOV_B32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*58371*/       /*Scope*/ 55|128,1/*183*/, /*->58556*/
/*58373*/         OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58375*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #2
/*58382*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*58385*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58394*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*58397*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*58407*/         OPC_EmitInteger, MVT::i32, 0, 
/*58410*/         OPC_EmitInteger, MVT::i32, 0, 
/*58413*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*58420*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 9,  // Results = #10
/*58428*/         OPC_EmitInteger, MVT::i32, 0, 
/*58431*/         OPC_EmitInteger, MVT::i32, 0, 
/*58434*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58446*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*58449*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 14,  // Results = #15
/*58458*/         OPC_EmitInteger, MVT::i32, 0, 
/*58461*/         OPC_EmitInteger, MVT::i32, 0, 
/*58464*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58476*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*58479*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 19,  // Results = #20
/*58488*/         OPC_EmitInteger, MVT::i32, 0, 
/*58491*/         OPC_EmitInteger, MVT::i32, 0, 
/*58494*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58506*/         OPC_EmitInteger, MVT::i32, 1, 
/*58509*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58512*/         OPC_EmitInteger, MVT::i32, 0, 
/*58515*/         OPC_EmitInteger, MVT::i32, 0, 
/*58518*/         OPC_EmitNode, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 10, 11, 12, 13, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*58543*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*58546*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 6, 28, 29, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (INSERT_SUBREG:f64 (INSERT_SUBREG:f64 (IMPLICIT_DEF:f64), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32), (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*58556*/       0, /*End of Scope*/
/*58557*/     0, // EndSwitchType
/*58558*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FPOW),// ->59295
/*58562*/     OPC_RecordChild0, // #0 = $src0
/*58563*/     OPC_RecordChild1, // #1 = $src1
/*58564*/     OPC_CheckType, MVT::f32,
/*58566*/     OPC_Scope, 103|128,1/*231*/, /*->58800*/ // 4 children in Scope
/*58569*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*58571*/       OPC_EmitInteger, MVT::i32, 1, 
/*58574*/       OPC_EmitInteger, MVT::i32, 0, 
/*58577*/       OPC_EmitInteger, MVT::i32, 0, 
/*58580*/       OPC_EmitInteger, MVT::i32, 0, 
/*58583*/       OPC_EmitInteger, MVT::i32, 0, 
/*58586*/       OPC_EmitInteger, MVT::i32, 0, 
/*58589*/       OPC_EmitInteger, MVT::i32, 1, 
/*58592*/       OPC_EmitInteger, MVT::i32, 0, 
/*58595*/       OPC_EmitInteger, MVT::i32, 0, 
/*58598*/       OPC_EmitInteger, MVT::i32, 0, 
/*58601*/       OPC_EmitInteger, MVT::i32, 0, 
/*58604*/       OPC_EmitInteger, MVT::i32, 0, 
/*58607*/       OPC_EmitInteger, MVT::i32, 0, 
/*58610*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58622*/       OPC_EmitInteger, MVT::i32, 1, 
/*58625*/       OPC_EmitInteger, MVT::i32, 0, 
/*58628*/       OPC_EmitInteger, MVT::i32, 0, 
/*58631*/       OPC_EmitInteger, MVT::i32, 0, 
/*58634*/       OPC_EmitInteger, MVT::i32, 0, 
/*58637*/       OPC_EmitInteger, MVT::i32, 0, 
/*58640*/       OPC_EmitInteger, MVT::i32, 0, 
/*58643*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58655*/       OPC_EmitInteger, MVT::i32, 1, 
/*58658*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58661*/       OPC_EmitInteger, MVT::i32, 0, 
/*58664*/       OPC_EmitInteger, MVT::i32, 0, 
/*58667*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*58687*/       OPC_EmitInteger, MVT::i32, 0, 
/*58690*/       OPC_EmitInteger, MVT::i32, 0, 
/*58693*/       OPC_EmitInteger, MVT::i32, 0, 
/*58696*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58708*/       OPC_EmitInteger, MVT::i32, 1, 
/*58711*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58714*/       OPC_EmitInteger, MVT::i32, 0, 
/*58717*/       OPC_EmitInteger, MVT::i32, 0, 
/*58720*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*58747*/       OPC_EmitInteger, MVT::i32, 0, 
/*58750*/       OPC_EmitInteger, MVT::i32, 0, 
/*58753*/       OPC_EmitInteger, MVT::i32, 0, 
/*58756*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58768*/       OPC_EmitInteger, MVT::i32, 1, 
/*58771*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58774*/       OPC_EmitInteger, MVT::i32, 0, 
/*58777*/       OPC_EmitInteger, MVT::i32, 0, 
/*58780*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*58800*/     /*Scope*/ 103|128,1/*231*/, /*->59033*/
/*58802*/       OPC_CheckPatternPredicate, 3, // (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA())
/*58804*/       OPC_EmitInteger, MVT::i32, 1, 
/*58807*/       OPC_EmitInteger, MVT::i32, 0, 
/*58810*/       OPC_EmitInteger, MVT::i32, 0, 
/*58813*/       OPC_EmitInteger, MVT::i32, 0, 
/*58816*/       OPC_EmitInteger, MVT::i32, 0, 
/*58819*/       OPC_EmitInteger, MVT::i32, 0, 
/*58822*/       OPC_EmitInteger, MVT::i32, 1, 
/*58825*/       OPC_EmitInteger, MVT::i32, 0, 
/*58828*/       OPC_EmitInteger, MVT::i32, 0, 
/*58831*/       OPC_EmitInteger, MVT::i32, 0, 
/*58834*/       OPC_EmitInteger, MVT::i32, 0, 
/*58837*/       OPC_EmitInteger, MVT::i32, 0, 
/*58840*/       OPC_EmitInteger, MVT::i32, 0, 
/*58843*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58855*/       OPC_EmitInteger, MVT::i32, 1, 
/*58858*/       OPC_EmitInteger, MVT::i32, 0, 
/*58861*/       OPC_EmitInteger, MVT::i32, 0, 
/*58864*/       OPC_EmitInteger, MVT::i32, 0, 
/*58867*/       OPC_EmitInteger, MVT::i32, 0, 
/*58870*/       OPC_EmitInteger, MVT::i32, 0, 
/*58873*/       OPC_EmitInteger, MVT::i32, 0, 
/*58876*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58888*/       OPC_EmitInteger, MVT::i32, 1, 
/*58891*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58894*/       OPC_EmitInteger, MVT::i32, 0, 
/*58897*/       OPC_EmitInteger, MVT::i32, 0, 
/*58900*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*58920*/       OPC_EmitInteger, MVT::i32, 0, 
/*58923*/       OPC_EmitInteger, MVT::i32, 0, 
/*58926*/       OPC_EmitInteger, MVT::i32, 0, 
/*58929*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58941*/       OPC_EmitInteger, MVT::i32, 1, 
/*58944*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58947*/       OPC_EmitInteger, MVT::i32, 0, 
/*58950*/       OPC_EmitInteger, MVT::i32, 0, 
/*58953*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*58980*/       OPC_EmitInteger, MVT::i32, 0, 
/*58983*/       OPC_EmitInteger, MVT::i32, 0, 
/*58986*/       OPC_EmitInteger, MVT::i32, 0, 
/*58989*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59001*/       OPC_EmitInteger, MVT::i32, 1, 
/*59004*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59007*/       OPC_EmitInteger, MVT::i32, 0, 
/*59010*/       OPC_EmitInteger, MVT::i32, 0, 
/*59013*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*59033*/     /*Scope*/ 103|128,1/*231*/, /*->59266*/
/*59035*/       OPC_CheckPatternPredicate, 2, // (Subtarget.hasCaymanISA())
/*59037*/       OPC_EmitInteger, MVT::i32, 1, 
/*59040*/       OPC_EmitInteger, MVT::i32, 0, 
/*59043*/       OPC_EmitInteger, MVT::i32, 0, 
/*59046*/       OPC_EmitInteger, MVT::i32, 0, 
/*59049*/       OPC_EmitInteger, MVT::i32, 0, 
/*59052*/       OPC_EmitInteger, MVT::i32, 0, 
/*59055*/       OPC_EmitInteger, MVT::i32, 1, 
/*59058*/       OPC_EmitInteger, MVT::i32, 0, 
/*59061*/       OPC_EmitInteger, MVT::i32, 0, 
/*59064*/       OPC_EmitInteger, MVT::i32, 0, 
/*59067*/       OPC_EmitInteger, MVT::i32, 0, 
/*59070*/       OPC_EmitInteger, MVT::i32, 0, 
/*59073*/       OPC_EmitInteger, MVT::i32, 0, 
/*59076*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59088*/       OPC_EmitInteger, MVT::i32, 1, 
/*59091*/       OPC_EmitInteger, MVT::i32, 0, 
/*59094*/       OPC_EmitInteger, MVT::i32, 0, 
/*59097*/       OPC_EmitInteger, MVT::i32, 0, 
/*59100*/       OPC_EmitInteger, MVT::i32, 0, 
/*59103*/       OPC_EmitInteger, MVT::i32, 0, 
/*59106*/       OPC_EmitInteger, MVT::i32, 0, 
/*59109*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59121*/       OPC_EmitInteger, MVT::i32, 1, 
/*59124*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59127*/       OPC_EmitInteger, MVT::i32, 0, 
/*59130*/       OPC_EmitInteger, MVT::i32, 0, 
/*59133*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*59153*/       OPC_EmitInteger, MVT::i32, 0, 
/*59156*/       OPC_EmitInteger, MVT::i32, 0, 
/*59159*/       OPC_EmitInteger, MVT::i32, 0, 
/*59162*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59174*/       OPC_EmitInteger, MVT::i32, 1, 
/*59177*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59180*/       OPC_EmitInteger, MVT::i32, 0, 
/*59183*/       OPC_EmitInteger, MVT::i32, 0, 
/*59186*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*59213*/       OPC_EmitInteger, MVT::i32, 0, 
/*59216*/       OPC_EmitInteger, MVT::i32, 0, 
/*59219*/       OPC_EmitInteger, MVT::i32, 0, 
/*59222*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59234*/       OPC_EmitInteger, MVT::i32, 1, 
/*59237*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59240*/       OPC_EmitInteger, MVT::i32, 0, 
/*59243*/       OPC_EmitInteger, MVT::i32, 0, 
/*59246*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*59266*/     /*Scope*/ 27, /*->59294*/
/*59267*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59269*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*59277*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*59286*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i32 f32:f32:$src1, (V_LOG_F32_e32:i32 f32:f32:$src0)))
/*59294*/     0, /*End of Scope*/
/*59295*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FABS),// ->59325
/*59298*/     OPC_RecordChild0, // #0 = $src0
/*59299*/     OPC_CheckType, MVT::f32,
/*59301*/     OPC_Scope, 10, /*->59313*/ // 2 children in Scope
/*59303*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59305*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FABS_R600), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                // Dst: (FABS_R600:f32 f32:f32:$src0)
/*59313*/     /*Scope*/ 10, /*->59324*/
/*59314*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59316*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FABS_SI), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                // Dst: (FABS_SI:f32 f32:f32:$src)
/*59324*/     0, /*End of Scope*/
/*59325*/   /*SwitchOpcode*/ 49|128,6/*817*/, TARGET_VAL(ISD::FROUND),// ->60146
/*59329*/     OPC_RecordChild0, // #0 = $x
/*59330*/     OPC_CheckType, MVT::f32,
/*59332*/     OPC_Scope, 20|128,3/*404*/, /*->59739*/ // 2 children in Scope
/*59335*/       OPC_CheckPatternPredicate, 4, // (Subtarget.getGeneration() <= AMDGPUSubtarget::R700)
/*59337*/       OPC_EmitInteger, MVT::i32, 0, 
/*59340*/       OPC_EmitInteger, MVT::i32, 0, 
/*59343*/       OPC_EmitInteger, MVT::i32, 0, 
/*59346*/       OPC_EmitInteger, MVT::i32, 0, 
/*59349*/       OPC_EmitInteger, MVT::i32, 1, 
/*59352*/       OPC_EmitInteger, MVT::i32, 0, 
/*59355*/       OPC_EmitInteger, MVT::i32, 0, 
/*59358*/       OPC_EmitInteger, MVT::i32, 0, 
/*59361*/       OPC_EmitRegister, MVT::f32, AMDGPU::HALF,
/*59364*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 9,  // Results = #10
/*59372*/       OPC_EmitInteger, MVT::i32, 0, 
/*59375*/       OPC_EmitInteger, MVT::i32, 0, 
/*59378*/       OPC_EmitInteger, MVT::i32, 0, 
/*59381*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59393*/       OPC_EmitInteger, MVT::i32, 1, 
/*59396*/       OPC_EmitInteger, MVT::i32, 0, 
/*59399*/       OPC_EmitInteger, MVT::i32, 0, 
/*59402*/       OPC_EmitInteger, MVT::i32, 0, 
/*59405*/       OPC_EmitInteger, MVT::i32, 0, 
/*59408*/       OPC_EmitInteger, MVT::i32, 0, 
/*59411*/       OPC_EmitInteger, MVT::i32, 0, 
/*59414*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59426*/       OPC_EmitInteger, MVT::i32, 1, 
/*59429*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59432*/       OPC_EmitInteger, MVT::i32, 0, 
/*59435*/       OPC_EmitInteger, MVT::i32, 0, 
/*59438*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*59458*/       OPC_EmitInteger, MVT::i32, 0, 
/*59461*/       OPC_EmitInteger, MVT::i32, 0, 
/*59464*/       OPC_EmitInteger, MVT::i32, 0, 
/*59467*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59479*/       OPC_EmitInteger, MVT::i32, 1, 
/*59482*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59485*/       OPC_EmitInteger, MVT::i32, 0, 
/*59488*/       OPC_EmitInteger, MVT::i32, 0, 
/*59491*/       OPC_EmitNode, TARGET_VAL(AMDGPU::ADD), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*59518*/       OPC_EmitInteger, MVT::i32, 0, 
/*59521*/       OPC_EmitInteger, MVT::i32, 0, 
/*59524*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59536*/       OPC_EmitInteger, MVT::i32, 1, 
/*59539*/       OPC_EmitInteger, MVT::i32, 0, 
/*59542*/       OPC_EmitInteger, MVT::i32, 0, 
/*59545*/       OPC_EmitInteger, MVT::i32, 0, 
/*59548*/       OPC_EmitInteger, MVT::i32, 0, 
/*59551*/       OPC_EmitInteger, MVT::i32, 0, 
/*59554*/       OPC_EmitInteger, MVT::i32, 0, 
/*59557*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59569*/       OPC_EmitInteger, MVT::i32, 1, 
/*59572*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59575*/       OPC_EmitInteger, MVT::i32, 0, 
/*59578*/       OPC_EmitInteger, MVT::i32, 0, 
/*59581*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CEIL), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 40, 41, 42, 43, 0, 44, 45, 46, 47, 48, 49, 50, 51,  // Results = #52
/*59601*/       OPC_EmitInteger, MVT::i32, 0, 
/*59604*/       OPC_EmitInteger, MVT::i32, 0, 
/*59607*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59619*/       OPC_EmitInteger, MVT::i32, 1, 
/*59622*/       OPC_EmitInteger, MVT::i32, 0, 
/*59625*/       OPC_EmitInteger, MVT::i32, 0, 
/*59628*/       OPC_EmitInteger, MVT::i32, 0, 
/*59631*/       OPC_EmitInteger, MVT::i32, 0, 
/*59634*/       OPC_EmitInteger, MVT::i32, 0, 
/*59637*/       OPC_EmitInteger, MVT::i32, 0, 
/*59640*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59652*/       OPC_EmitInteger, MVT::i32, 1, 
/*59655*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59658*/       OPC_EmitInteger, MVT::i32, 0, 
/*59661*/       OPC_EmitInteger, MVT::i32, 0, 
/*59664*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FLOOR), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 56, 57, 58, 59, 0, 60, 61, 62, 63, 64, 65, 66, 67,  // Results = #68
/*59684*/       OPC_EmitInteger, MVT::i32, 0, 
/*59687*/       OPC_EmitInteger, MVT::i32, 0, 
/*59690*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59702*/       OPC_EmitInteger, MVT::i32, 1, 
/*59705*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59708*/       OPC_EmitInteger, MVT::i32, 0, 
/*59711*/       OPC_EmitInteger, MVT::i32, 0, 
/*59714*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 1, 2, 36, 37, 38, 39, 52, 53, 54, 55, 68, 69, 70, 71, 72, 73, 74, 75, 
                // Src: (AMDGPUround:f32 f32:f32:$x) - Complexity = 3
                // Dst: (CNDGE_r600:f32 (ADD:i32 (FNEG_R600:i32 HALF:f32), (FRACT:i32 ?:f32:$x)), (CEIL:i32 ?:f32:$x), (FLOOR:i32 ?:f32:$x))
/*59739*/     /*Scope*/ 20|128,3/*404*/, /*->60145*/
/*59741*/       OPC_CheckPatternPredicate, 1, // (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59743*/       OPC_EmitInteger, MVT::i32, 0, 
/*59746*/       OPC_EmitInteger, MVT::i32, 0, 
/*59749*/       OPC_EmitInteger, MVT::i32, 0, 
/*59752*/       OPC_EmitInteger, MVT::i32, 0, 
/*59755*/       OPC_EmitInteger, MVT::i32, 1, 
/*59758*/       OPC_EmitInteger, MVT::i32, 0, 
/*59761*/       OPC_EmitInteger, MVT::i32, 0, 
/*59764*/       OPC_EmitInteger, MVT::i32, 0, 
/*59767*/       OPC_EmitRegister, MVT::f32, AMDGPU::HALF,
/*59770*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 9,  // Results = #10
/*59778*/       OPC_EmitInteger, MVT::i32, 0, 
/*59781*/       OPC_EmitInteger, MVT::i32, 0, 
/*59784*/       OPC_EmitInteger, MVT::i32, 0, 
/*59787*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59799*/       OPC_EmitInteger, MVT::i32, 1, 
/*59802*/       OPC_EmitInteger, MVT::i32, 0, 
/*59805*/       OPC_EmitInteger, MVT::i32, 0, 
/*59808*/       OPC_EmitInteger, MVT::i32, 0, 
/*59811*/       OPC_EmitInteger, MVT::i32, 0, 
/*59814*/       OPC_EmitInteger, MVT::i32, 0, 
/*59817*/       OPC_EmitInteger, MVT::i32, 0, 
/*59820*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59832*/       OPC_EmitInteger, MVT::i32, 1, 
/*59835*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59838*/       OPC_EmitInteger, MVT::i32, 0, 
/*59841*/       OPC_EmitInteger, MVT::i32, 0, 
/*59844*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*59864*/       OPC_EmitInteger, MVT::i32, 0, 
/*59867*/       OPC_EmitInteger, MVT::i32, 0, 
/*59870*/       OPC_EmitInteger, MVT::i32, 0, 
/*59873*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59885*/       OPC_EmitInteger, MVT::i32, 1, 
/*59888*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59891*/       OPC_EmitInteger, MVT::i32, 0, 
/*59894*/       OPC_EmitInteger, MVT::i32, 0, 
/*59897*/       OPC_EmitNode, TARGET_VAL(AMDGPU::ADD), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*59924*/       OPC_EmitInteger, MVT::i32, 0, 
/*59927*/       OPC_EmitInteger, MVT::i32, 0, 
/*59930*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59942*/       OPC_EmitInteger, MVT::i32, 1, 
/*59945*/       OPC_EmitInteger, MVT::i32, 0, 
/*59948*/       OPC_EmitInteger, MVT::i32, 0, 
/*59951*/       OPC_EmitInteger, MVT::i32, 0, 
/*59954*/       OPC_EmitInteger, MVT::i32, 0, 
/*59957*/       OPC_EmitInteger, MVT::i32, 0, 
/*59960*/       OPC_EmitInteger, MVT::i32, 0, 
/*59963*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59975*/       OPC_EmitInteger, MVT::i32, 1, 
/*59978*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59981*/       OPC_EmitInteger, MVT::i32, 0, 
/*59984*/       OPC_EmitInteger, MVT::i32, 0, 
/*59987*/       OPC_EmitNode, TARGET_VAL(AMDGPU::CEIL), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 40, 41, 42, 43, 0, 44, 45, 46, 47, 48, 49, 50, 51,  // Results = #52
/*60007*/       OPC_EmitInteger, MVT::i32, 0, 
/*60010*/       OPC_EmitInteger, MVT::i32, 0, 
/*60013*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60025*/       OPC_EmitInteger, MVT::i32, 1, 
/*60028*/       OPC_EmitInteger, MVT::i32, 0, 
/*60031*/       OPC_EmitInteger, MVT::i32, 0, 
/*60034*/       OPC_EmitInteger, MVT::i32, 0, 
/*60037*/       OPC_EmitInteger, MVT::i32, 0, 
/*60040*/       OPC_EmitInteger, MVT::i32, 0, 
/*60043*/       OPC_EmitInteger, MVT::i32, 0, 
/*60046*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60058*/       OPC_EmitInteger, MVT::i32, 1, 
/*60061*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60064*/       OPC_EmitInteger, MVT::i32, 0, 
/*60067*/       OPC_EmitInteger, MVT::i32, 0, 
/*60070*/       OPC_EmitNode, TARGET_VAL(AMDGPU::FLOOR), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 56, 57, 58, 59, 0, 60, 61, 62, 63, 64, 65, 66, 67,  // Results = #68
/*60090*/       OPC_EmitInteger, MVT::i32, 0, 
/*60093*/       OPC_EmitInteger, MVT::i32, 0, 
/*60096*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60108*/       OPC_EmitInteger, MVT::i32, 1, 
/*60111*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60114*/       OPC_EmitInteger, MVT::i32, 0, 
/*60117*/       OPC_EmitInteger, MVT::i32, 0, 
/*60120*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 1, 2, 36, 37, 38, 39, 52, 53, 54, 55, 68, 69, 70, 71, 72, 73, 74, 75, 
                // Src: (AMDGPUround:f32 f32:f32:$x) - Complexity = 3
                // Dst: (CNDGE_eg:f32 (ADD:i32 (FNEG_R600:i32 HALF:f32), (FRACT:i32 ?:f32:$x)), (CEIL:i32 ?:f32:$x), (FLOOR:i32 ?:f32:$x))
/*60145*/     0, /*End of Scope*/
/*60146*/   /*SwitchOpcode*/ 36|128,15/*1956*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->62106
/*60150*/     OPC_RecordChild0, // #0 = $vec
/*60151*/     OPC_RecordChild1, // #1 = $val
/*60152*/     OPC_Scope, 60|128,6/*828*/, /*->60983*/ // 6 children in Scope
/*60155*/       OPC_CheckChild1Type, MVT::i32,
/*60157*/       OPC_Scope, 118, /*->60277*/ // 17 children in Scope
/*60159*/         OPC_MoveChild, 2,
/*60161*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*60164*/         OPC_RecordChild0, // #2 = $idx
/*60165*/         OPC_RecordChild1, // #3 = $off
/*60166*/         OPC_MoveChild, 1,
/*60168*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60171*/         OPC_MoveParent,
/*60172*/         OPC_CheckType, MVT::i32,
/*60174*/         OPC_MoveParent,
/*60175*/         OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->60201
/*60178*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60180*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*60187*/           OPC_EmitConvertToTarget, 3,
/*60189*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*60201*/         /*SwitchType*/ 23, MVT::v4i32,// ->60226
/*60203*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60205*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*60212*/           OPC_EmitConvertToTarget, 3,
/*60214*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*60226*/         /*SwitchType*/ 23, MVT::v8i32,// ->60251
/*60228*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60230*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*60237*/           OPC_EmitConvertToTarget, 3,
/*60239*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        1/*#VTs*/, MVT::v8i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*60251*/         /*SwitchType*/ 23, MVT::v16i32,// ->60276
/*60253*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60255*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*60262*/           OPC_EmitConvertToTarget, 3,
/*60264*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        1/*#VTs*/, MVT::v16i32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*60276*/         0, // EndSwitchType
/*60277*/       /*Scope*/ 110, /*->60388*/
/*60278*/         OPC_CheckChild2Integer, 0, 
/*60280*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->60317
/*60283*/           OPC_Scope, 15, /*->60300*/ // 2 children in Scope
/*60285*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60287*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60290*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*60300*/           /*Scope*/ 15, /*->60316*/
/*60301*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60303*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60306*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*60316*/           0, /*End of Scope*/
/*60317*/         /*SwitchType*/ 34, MVT::v2i32,// ->60353
/*60319*/           OPC_Scope, 15, /*->60336*/ // 2 children in Scope
/*60321*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60323*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60326*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*60336*/           /*Scope*/ 15, /*->60352*/
/*60337*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60339*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60342*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*60352*/           0, /*End of Scope*/
/*60353*/         /*SwitchType*/ 15, MVT::v8i32,// ->60370
/*60355*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60357*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60360*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*60370*/         /*SwitchType*/ 15, MVT::v16i32,// ->60387
/*60372*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60374*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60377*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*60387*/         0, // EndSwitchType
/*60388*/       /*Scope*/ 110, /*->60499*/
/*60389*/         OPC_CheckChild2Integer, 1, 
/*60391*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->60428
/*60394*/           OPC_Scope, 15, /*->60411*/ // 2 children in Scope
/*60396*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60398*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60401*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*60411*/           /*Scope*/ 15, /*->60427*/
/*60412*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60414*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60417*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*60427*/           0, /*End of Scope*/
/*60428*/         /*SwitchType*/ 34, MVT::v2i32,// ->60464
/*60430*/           OPC_Scope, 15, /*->60447*/ // 2 children in Scope
/*60432*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60434*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60437*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*60447*/           /*Scope*/ 15, /*->60463*/
/*60448*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60450*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60453*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*60463*/           0, /*End of Scope*/
/*60464*/         /*SwitchType*/ 15, MVT::v8i32,// ->60481
/*60466*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60468*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60471*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*60481*/         /*SwitchType*/ 15, MVT::v16i32,// ->60498
/*60483*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60485*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60488*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*60498*/         0, // EndSwitchType
/*60499*/       /*Scope*/ 91, /*->60591*/
/*60500*/         OPC_CheckChild2Integer, 2, 
/*60502*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->60539
/*60505*/           OPC_Scope, 15, /*->60522*/ // 2 children in Scope
/*60507*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60509*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*60512*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*60522*/           /*Scope*/ 15, /*->60538*/
/*60523*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60525*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*60528*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*60538*/           0, /*End of Scope*/
/*60539*/         /*SwitchType*/ 15, MVT::v2i32,// ->60556
/*60541*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60543*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*60546*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*60556*/         /*SwitchType*/ 15, MVT::v8i32,// ->60573
/*60558*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60560*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*60563*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*60573*/         /*SwitchType*/ 15, MVT::v16i32,// ->60590
/*60575*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60577*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*60580*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*60590*/         0, // EndSwitchType
/*60591*/       /*Scope*/ 74, /*->60666*/
/*60592*/         OPC_CheckChild2Integer, 3, 
/*60594*/         OPC_SwitchType /*3 cases */, 34, MVT::v4i32,// ->60631
/*60597*/           OPC_Scope, 15, /*->60614*/ // 2 children in Scope
/*60599*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60601*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*60604*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*60614*/           /*Scope*/ 15, /*->60630*/
/*60615*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60617*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*60620*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*60630*/           0, /*End of Scope*/
/*60631*/         /*SwitchType*/ 15, MVT::v8i32,// ->60648
/*60633*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60635*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*60638*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*60648*/         /*SwitchType*/ 15, MVT::v16i32,// ->60665
/*60650*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60652*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*60655*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*60665*/         0, // EndSwitchType
/*60666*/       /*Scope*/ 38, /*->60705*/
/*60667*/         OPC_CheckChild2Integer, 4, 
/*60669*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->60687
/*60672*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60674*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*60677*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*60687*/         /*SwitchType*/ 15, MVT::v16i32,// ->60704
/*60689*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60691*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*60694*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*60704*/         0, // EndSwitchType
/*60705*/       /*Scope*/ 38, /*->60744*/
/*60706*/         OPC_CheckChild2Integer, 5, 
/*60708*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->60726
/*60711*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60713*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*60716*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*60726*/         /*SwitchType*/ 15, MVT::v16i32,// ->60743
/*60728*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60730*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*60733*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*60743*/         0, // EndSwitchType
/*60744*/       /*Scope*/ 38, /*->60783*/
/*60745*/         OPC_CheckChild2Integer, 6, 
/*60747*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->60765
/*60750*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60752*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*60755*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*60765*/         /*SwitchType*/ 15, MVT::v16i32,// ->60782
/*60767*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60769*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*60772*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*60782*/         0, // EndSwitchType
/*60783*/       /*Scope*/ 38, /*->60822*/
/*60784*/         OPC_CheckChild2Integer, 7, 
/*60786*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->60804
/*60789*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60791*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*60794*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*60804*/         /*SwitchType*/ 15, MVT::v16i32,// ->60821
/*60806*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60808*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*60811*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*60821*/         0, // EndSwitchType
/*60822*/       /*Scope*/ 19, /*->60842*/
/*60823*/         OPC_CheckChild2Integer, 8, 
/*60825*/         OPC_CheckType, MVT::v16i32,
/*60827*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60829*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*60832*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*60842*/       /*Scope*/ 19, /*->60862*/
/*60843*/         OPC_CheckChild2Integer, 9, 
/*60845*/         OPC_CheckType, MVT::v16i32,
/*60847*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60849*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*60852*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*60862*/       /*Scope*/ 19, /*->60882*/
/*60863*/         OPC_CheckChild2Integer, 10, 
/*60865*/         OPC_CheckType, MVT::v16i32,
/*60867*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60869*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*60872*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*60882*/       /*Scope*/ 19, /*->60902*/
/*60883*/         OPC_CheckChild2Integer, 11, 
/*60885*/         OPC_CheckType, MVT::v16i32,
/*60887*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60889*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*60892*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*60902*/       /*Scope*/ 19, /*->60922*/
/*60903*/         OPC_CheckChild2Integer, 12, 
/*60905*/         OPC_CheckType, MVT::v16i32,
/*60907*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60909*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*60912*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*60922*/       /*Scope*/ 19, /*->60942*/
/*60923*/         OPC_CheckChild2Integer, 13, 
/*60925*/         OPC_CheckType, MVT::v16i32,
/*60927*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60929*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*60932*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*60942*/       /*Scope*/ 19, /*->60962*/
/*60943*/         OPC_CheckChild2Integer, 14, 
/*60945*/         OPC_CheckType, MVT::v16i32,
/*60947*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60949*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*60952*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*60962*/       /*Scope*/ 19, /*->60982*/
/*60963*/         OPC_CheckChild2Integer, 15, 
/*60965*/         OPC_CheckType, MVT::v16i32,
/*60967*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60969*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*60972*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*60982*/       0, /*End of Scope*/
/*60983*/     /*Scope*/ 33, /*->61017*/
/*60984*/       OPC_RecordChild2, // #2 = $index
/*60985*/       OPC_CheckChild2Type, MVT::i32,
/*60987*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->61002
/*60990*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60992*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*61002*/       /*SwitchType*/ 12, MVT::v4i32,// ->61016
/*61004*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61006*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*61016*/       0, // EndSwitchType
/*61017*/     /*Scope*/ 111, /*->61129*/
/*61018*/       OPC_CheckChild1Type, MVT::i32,
/*61020*/       OPC_RecordChild2, // #2 = $idx
/*61021*/       OPC_CheckChild2Type, MVT::i32,
/*61023*/       OPC_SwitchType /*4 cases */, 24, MVT::v2i32,// ->61050
/*61026*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61028*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*61035*/         OPC_EmitInteger, MVT::i32, 0, 
/*61038*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2i32 (IMPLICIT_DEF:i1), ?:v2i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*61050*/       /*SwitchType*/ 24, MVT::v4i32,// ->61076
/*61052*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61054*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*61061*/         OPC_EmitInteger, MVT::i32, 0, 
/*61064*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4i32 (IMPLICIT_DEF:i1), ?:v4i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*61076*/       /*SwitchType*/ 24, MVT::v8i32,// ->61102
/*61078*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61080*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*61087*/         OPC_EmitInteger, MVT::i32, 0, 
/*61090*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      1/*#VTs*/, MVT::v8i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8i32 (IMPLICIT_DEF:i1), ?:v8i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*61102*/       /*SwitchType*/ 24, MVT::v16i32,// ->61128
/*61104*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61106*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*61113*/         OPC_EmitInteger, MVT::i32, 0, 
/*61116*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      1/*#VTs*/, MVT::v16i32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16i32 (IMPLICIT_DEF:i1), ?:v16i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*61128*/       0, // EndSwitchType
/*61129*/     /*Scope*/ 60|128,6/*828*/, /*->61959*/
/*61131*/       OPC_CheckChild1Type, MVT::f32,
/*61133*/       OPC_Scope, 118, /*->61253*/ // 17 children in Scope
/*61135*/         OPC_MoveChild, 2,
/*61137*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*61140*/         OPC_RecordChild0, // #2 = $idx
/*61141*/         OPC_RecordChild1, // #3 = $off
/*61142*/         OPC_MoveChild, 1,
/*61144*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61147*/         OPC_MoveParent,
/*61148*/         OPC_CheckType, MVT::i32,
/*61150*/         OPC_MoveParent,
/*61151*/         OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->61177
/*61154*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61156*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*61163*/           OPC_EmitConvertToTarget, 3,
/*61165*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*61177*/         /*SwitchType*/ 23, MVT::v4f32,// ->61202
/*61179*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61181*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*61188*/           OPC_EmitConvertToTarget, 3,
/*61190*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*61202*/         /*SwitchType*/ 23, MVT::v8f32,// ->61227
/*61204*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61206*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*61213*/           OPC_EmitConvertToTarget, 3,
/*61215*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        1/*#VTs*/, MVT::v8f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*61227*/         /*SwitchType*/ 23, MVT::v16f32,// ->61252
/*61229*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61231*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #4
/*61238*/           OPC_EmitConvertToTarget, 3,
/*61240*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        1/*#VTs*/, MVT::v16f32, 5/*#Ops*/, 4, 0, 2, 5, 1, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*61252*/         0, // EndSwitchType
/*61253*/       /*Scope*/ 110, /*->61364*/
/*61254*/         OPC_CheckChild2Integer, 0, 
/*61256*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->61293
/*61259*/           OPC_Scope, 15, /*->61276*/ // 2 children in Scope
/*61261*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61263*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61266*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*61276*/           /*Scope*/ 15, /*->61292*/
/*61277*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61279*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61282*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*61292*/           0, /*End of Scope*/
/*61293*/         /*SwitchType*/ 34, MVT::v2f32,// ->61329
/*61295*/           OPC_Scope, 15, /*->61312*/ // 2 children in Scope
/*61297*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61299*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61302*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*61312*/           /*Scope*/ 15, /*->61328*/
/*61313*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61315*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61318*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*61328*/           0, /*End of Scope*/
/*61329*/         /*SwitchType*/ 15, MVT::v8f32,// ->61346
/*61331*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61333*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61336*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*61346*/         /*SwitchType*/ 15, MVT::v16f32,// ->61363
/*61348*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61350*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61353*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*61363*/         0, // EndSwitchType
/*61364*/       /*Scope*/ 110, /*->61475*/
/*61365*/         OPC_CheckChild2Integer, 1, 
/*61367*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->61404
/*61370*/           OPC_Scope, 15, /*->61387*/ // 2 children in Scope
/*61372*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61374*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61377*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*61387*/           /*Scope*/ 15, /*->61403*/
/*61388*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61390*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61393*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*61403*/           0, /*End of Scope*/
/*61404*/         /*SwitchType*/ 34, MVT::v2f32,// ->61440
/*61406*/           OPC_Scope, 15, /*->61423*/ // 2 children in Scope
/*61408*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61410*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61413*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*61423*/           /*Scope*/ 15, /*->61439*/
/*61424*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61426*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61429*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*61439*/           0, /*End of Scope*/
/*61440*/         /*SwitchType*/ 15, MVT::v8f32,// ->61457
/*61442*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61444*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61447*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*61457*/         /*SwitchType*/ 15, MVT::v16f32,// ->61474
/*61459*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61461*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61464*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*61474*/         0, // EndSwitchType
/*61475*/       /*Scope*/ 91, /*->61567*/
/*61476*/         OPC_CheckChild2Integer, 2, 
/*61478*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->61515
/*61481*/           OPC_Scope, 15, /*->61498*/ // 2 children in Scope
/*61483*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61485*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*61488*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*61498*/           /*Scope*/ 15, /*->61514*/
/*61499*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61501*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*61504*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*61514*/           0, /*End of Scope*/
/*61515*/         /*SwitchType*/ 15, MVT::v2f32,// ->61532
/*61517*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61519*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*61522*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*61532*/         /*SwitchType*/ 15, MVT::v8f32,// ->61549
/*61534*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61536*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*61539*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*61549*/         /*SwitchType*/ 15, MVT::v16f32,// ->61566
/*61551*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61553*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*61556*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*61566*/         0, // EndSwitchType
/*61567*/       /*Scope*/ 74, /*->61642*/
/*61568*/         OPC_CheckChild2Integer, 3, 
/*61570*/         OPC_SwitchType /*3 cases */, 34, MVT::v4f32,// ->61607
/*61573*/           OPC_Scope, 15, /*->61590*/ // 2 children in Scope
/*61575*/             OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61577*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*61580*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*61590*/           /*Scope*/ 15, /*->61606*/
/*61591*/             OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61593*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*61596*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*61606*/           0, /*End of Scope*/
/*61607*/         /*SwitchType*/ 15, MVT::v8f32,// ->61624
/*61609*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61611*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*61614*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*61624*/         /*SwitchType*/ 15, MVT::v16f32,// ->61641
/*61626*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61628*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*61631*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*61641*/         0, // EndSwitchType
/*61642*/       /*Scope*/ 38, /*->61681*/
/*61643*/         OPC_CheckChild2Integer, 4, 
/*61645*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->61663
/*61648*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61650*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*61653*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*61663*/         /*SwitchType*/ 15, MVT::v16f32,// ->61680
/*61665*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61667*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*61670*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*61680*/         0, // EndSwitchType
/*61681*/       /*Scope*/ 38, /*->61720*/
/*61682*/         OPC_CheckChild2Integer, 5, 
/*61684*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->61702
/*61687*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61689*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*61692*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*61702*/         /*SwitchType*/ 15, MVT::v16f32,// ->61719
/*61704*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61706*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*61709*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*61719*/         0, // EndSwitchType
/*61720*/       /*Scope*/ 38, /*->61759*/
/*61721*/         OPC_CheckChild2Integer, 6, 
/*61723*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->61741
/*61726*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61728*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*61731*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*61741*/         /*SwitchType*/ 15, MVT::v16f32,// ->61758
/*61743*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61745*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*61748*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*61758*/         0, // EndSwitchType
/*61759*/       /*Scope*/ 38, /*->61798*/
/*61760*/         OPC_CheckChild2Integer, 7, 
/*61762*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->61780
/*61765*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61767*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*61770*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*61780*/         /*SwitchType*/ 15, MVT::v16f32,// ->61797
/*61782*/           OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61784*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*61787*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*61797*/         0, // EndSwitchType
/*61798*/       /*Scope*/ 19, /*->61818*/
/*61799*/         OPC_CheckChild2Integer, 8, 
/*61801*/         OPC_CheckType, MVT::v16f32,
/*61803*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61805*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*61808*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*61818*/       /*Scope*/ 19, /*->61838*/
/*61819*/         OPC_CheckChild2Integer, 9, 
/*61821*/         OPC_CheckType, MVT::v16f32,
/*61823*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61825*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*61828*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*61838*/       /*Scope*/ 19, /*->61858*/
/*61839*/         OPC_CheckChild2Integer, 10, 
/*61841*/         OPC_CheckType, MVT::v16f32,
/*61843*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61845*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*61848*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*61858*/       /*Scope*/ 19, /*->61878*/
/*61859*/         OPC_CheckChild2Integer, 11, 
/*61861*/         OPC_CheckType, MVT::v16f32,
/*61863*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61865*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*61868*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*61878*/       /*Scope*/ 19, /*->61898*/
/*61879*/         OPC_CheckChild2Integer, 12, 
/*61881*/         OPC_CheckType, MVT::v16f32,
/*61883*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61885*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*61888*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*61898*/       /*Scope*/ 19, /*->61918*/
/*61899*/         OPC_CheckChild2Integer, 13, 
/*61901*/         OPC_CheckType, MVT::v16f32,
/*61903*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61905*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*61908*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*61918*/       /*Scope*/ 19, /*->61938*/
/*61919*/         OPC_CheckChild2Integer, 14, 
/*61921*/         OPC_CheckType, MVT::v16f32,
/*61923*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61925*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*61928*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*61938*/       /*Scope*/ 19, /*->61958*/
/*61939*/         OPC_CheckChild2Integer, 15, 
/*61941*/         OPC_CheckType, MVT::v16f32,
/*61943*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61945*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*61948*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*61958*/       0, /*End of Scope*/
/*61959*/     /*Scope*/ 33, /*->61993*/
/*61960*/       OPC_RecordChild2, // #2 = $index
/*61961*/       OPC_CheckChild2Type, MVT::i32,
/*61963*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->61978
/*61966*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61968*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*61978*/       /*SwitchType*/ 12, MVT::v4f32,// ->61992
/*61980*/         OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61982*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*61992*/       0, // EndSwitchType
/*61993*/     /*Scope*/ 111, /*->62105*/
/*61994*/       OPC_CheckChild1Type, MVT::f32,
/*61996*/       OPC_RecordChild2, // #2 = $idx
/*61997*/       OPC_CheckChild2Type, MVT::i32,
/*61999*/       OPC_SwitchType /*4 cases */, 24, MVT::v2f32,// ->62026
/*62002*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62004*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*62011*/         OPC_EmitInteger, MVT::i32, 0, 
/*62014*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2f32 (IMPLICIT_DEF:i1), ?:v2f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*62026*/       /*SwitchType*/ 24, MVT::v4f32,// ->62052
/*62028*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62030*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*62037*/         OPC_EmitInteger, MVT::i32, 0, 
/*62040*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4f32 (IMPLICIT_DEF:i1), ?:v4f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*62052*/       /*SwitchType*/ 24, MVT::v8f32,// ->62078
/*62054*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62056*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*62063*/         OPC_EmitInteger, MVT::i32, 0, 
/*62066*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      1/*#VTs*/, MVT::v8f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8f32 (IMPLICIT_DEF:i1), ?:v8f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*62078*/       /*SwitchType*/ 24, MVT::v16f32,// ->62104
/*62080*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62082*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::i1, 0/*#Ops*/,  // Results = #3
/*62089*/         OPC_EmitInteger, MVT::i32, 0, 
/*62092*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      1/*#VTs*/, MVT::v16f32, 5/*#Ops*/, 3, 0, 2, 4, 1, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16f32 (IMPLICIT_DEF:i1), ?:v16f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*62104*/       0, // EndSwitchType
/*62105*/     0, /*End of Scope*/
/*62106*/   /*SwitchOpcode*/ 45|128,19/*2477*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->64587
/*62110*/     OPC_Scope, 95|128,1/*223*/, /*->62336*/ // 11 children in Scope
/*62113*/       OPC_CheckChild0Integer, 0, 
/*62115*/       OPC_CheckChild0Type, MVT::i32,
/*62117*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*62118*/       OPC_CheckChild1Type, MVT::v4f32,
/*62120*/       OPC_RecordChild2, // #1 = $srcx
/*62121*/       OPC_MoveChild, 2,
/*62123*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62126*/       OPC_CheckType, MVT::i32,
/*62128*/       OPC_MoveParent,
/*62129*/       OPC_RecordChild3, // #2 = $srcy
/*62130*/       OPC_MoveChild, 3,
/*62132*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62135*/       OPC_CheckType, MVT::i32,
/*62137*/       OPC_MoveParent,
/*62138*/       OPC_RecordChild4, // #3 = $srcz
/*62139*/       OPC_MoveChild, 4,
/*62141*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62144*/       OPC_CheckType, MVT::i32,
/*62146*/       OPC_MoveParent,
/*62147*/       OPC_RecordChild5, // #4 = $srcw
/*62148*/       OPC_MoveChild, 5,
/*62150*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62153*/       OPC_CheckType, MVT::i32,
/*62155*/       OPC_MoveParent,
/*62156*/       OPC_RecordChild6, // #5 = $offsetx
/*62157*/       OPC_MoveChild, 6,
/*62159*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62162*/       OPC_CheckType, MVT::i32,
/*62164*/       OPC_MoveParent,
/*62165*/       OPC_RecordChild7, // #6 = $offsety
/*62166*/       OPC_MoveChild, 7,
/*62168*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62171*/       OPC_CheckType, MVT::i32,
/*62173*/       OPC_MoveParent,
/*62174*/       OPC_MoveChild, 8,
/*62176*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62179*/       OPC_RecordNode, // #7 = $offsetz
/*62180*/       OPC_CheckType, MVT::i32,
/*62182*/       OPC_MoveParent,
/*62183*/       OPC_MoveChild, 9,
/*62185*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62188*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*62189*/       OPC_CheckType, MVT::i32,
/*62191*/       OPC_MoveParent,
/*62192*/       OPC_MoveChild, 10,
/*62194*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62197*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*62198*/       OPC_CheckType, MVT::i32,
/*62200*/       OPC_MoveParent,
/*62201*/       OPC_MoveChild, 11,
/*62203*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62206*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*62207*/       OPC_CheckType, MVT::i32,
/*62209*/       OPC_MoveParent,
/*62210*/       OPC_MoveChild, 12,
/*62212*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62215*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*62216*/       OPC_CheckType, MVT::i32,
/*62218*/       OPC_MoveParent,
/*62219*/       OPC_MoveChild, 13,
/*62221*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62224*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*62225*/       OPC_CheckType, MVT::i32,
/*62227*/       OPC_MoveParent,
/*62228*/       OPC_MoveChild, 14,
/*62230*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62233*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*62234*/       OPC_CheckType, MVT::i32,
/*62236*/       OPC_MoveParent,
/*62237*/       OPC_MoveChild, 15,
/*62239*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62242*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*62243*/       OPC_CheckType, MVT::i32,
/*62245*/       OPC_MoveParent,
/*62246*/       OPC_MoveChild, 16,
/*62248*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62251*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*62252*/       OPC_CheckType, MVT::i32,
/*62254*/       OPC_MoveParent,
/*62255*/       OPC_MoveChild, 17,
/*62257*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62260*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*62261*/       OPC_CheckType, MVT::i32,
/*62263*/       OPC_MoveParent,
/*62264*/       OPC_MoveChild, 18,
/*62266*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62269*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*62270*/       OPC_CheckType, MVT::i32,
/*62272*/       OPC_MoveParent,
/*62273*/       OPC_CheckType, MVT::v4f32,
/*62275*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62277*/       OPC_EmitConvertToTarget, 1,
/*62279*/       OPC_EmitConvertToTarget, 2,
/*62281*/       OPC_EmitConvertToTarget, 3,
/*62283*/       OPC_EmitConvertToTarget, 4,
/*62285*/       OPC_EmitConvertToTarget, 5,
/*62287*/       OPC_EmitConvertToTarget, 6,
/*62289*/       OPC_EmitConvertToTarget, 7,
/*62291*/       OPC_EmitConvertToTarget, 8,
/*62293*/       OPC_EmitConvertToTarget, 9,
/*62295*/       OPC_EmitConvertToTarget, 10,
/*62297*/       OPC_EmitConvertToTarget, 11,
/*62299*/       OPC_EmitConvertToTarget, 12,
/*62301*/       OPC_EmitConvertToTarget, 13,
/*62303*/       OPC_EmitConvertToTarget, 14,
/*62305*/       OPC_EmitConvertToTarget, 15,
/*62307*/       OPC_EmitConvertToTarget, 16,
/*62309*/       OPC_EmitConvertToTarget, 17,
/*62311*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*62336*/     /*Scope*/ 95|128,1/*223*/, /*->62561*/
/*62338*/       OPC_CheckChild0Integer, 1, 
/*62340*/       OPC_CheckChild0Type, MVT::i32,
/*62342*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*62343*/       OPC_CheckChild1Type, MVT::v4f32,
/*62345*/       OPC_RecordChild2, // #1 = $srcx
/*62346*/       OPC_MoveChild, 2,
/*62348*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62351*/       OPC_CheckType, MVT::i32,
/*62353*/       OPC_MoveParent,
/*62354*/       OPC_RecordChild3, // #2 = $srcy
/*62355*/       OPC_MoveChild, 3,
/*62357*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62360*/       OPC_CheckType, MVT::i32,
/*62362*/       OPC_MoveParent,
/*62363*/       OPC_RecordChild4, // #3 = $srcz
/*62364*/       OPC_MoveChild, 4,
/*62366*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62369*/       OPC_CheckType, MVT::i32,
/*62371*/       OPC_MoveParent,
/*62372*/       OPC_RecordChild5, // #4 = $srcw
/*62373*/       OPC_MoveChild, 5,
/*62375*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62378*/       OPC_CheckType, MVT::i32,
/*62380*/       OPC_MoveParent,
/*62381*/       OPC_RecordChild6, // #5 = $offsetx
/*62382*/       OPC_MoveChild, 6,
/*62384*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62387*/       OPC_CheckType, MVT::i32,
/*62389*/       OPC_MoveParent,
/*62390*/       OPC_RecordChild7, // #6 = $offsety
/*62391*/       OPC_MoveChild, 7,
/*62393*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62396*/       OPC_CheckType, MVT::i32,
/*62398*/       OPC_MoveParent,
/*62399*/       OPC_MoveChild, 8,
/*62401*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62404*/       OPC_RecordNode, // #7 = $offsetz
/*62405*/       OPC_CheckType, MVT::i32,
/*62407*/       OPC_MoveParent,
/*62408*/       OPC_MoveChild, 9,
/*62410*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62413*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*62414*/       OPC_CheckType, MVT::i32,
/*62416*/       OPC_MoveParent,
/*62417*/       OPC_MoveChild, 10,
/*62419*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62422*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*62423*/       OPC_CheckType, MVT::i32,
/*62425*/       OPC_MoveParent,
/*62426*/       OPC_MoveChild, 11,
/*62428*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62431*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*62432*/       OPC_CheckType, MVT::i32,
/*62434*/       OPC_MoveParent,
/*62435*/       OPC_MoveChild, 12,
/*62437*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62440*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*62441*/       OPC_CheckType, MVT::i32,
/*62443*/       OPC_MoveParent,
/*62444*/       OPC_MoveChild, 13,
/*62446*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62449*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*62450*/       OPC_CheckType, MVT::i32,
/*62452*/       OPC_MoveParent,
/*62453*/       OPC_MoveChild, 14,
/*62455*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62458*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*62459*/       OPC_CheckType, MVT::i32,
/*62461*/       OPC_MoveParent,
/*62462*/       OPC_MoveChild, 15,
/*62464*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62467*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*62468*/       OPC_CheckType, MVT::i32,
/*62470*/       OPC_MoveParent,
/*62471*/       OPC_MoveChild, 16,
/*62473*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62476*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*62477*/       OPC_CheckType, MVT::i32,
/*62479*/       OPC_MoveParent,
/*62480*/       OPC_MoveChild, 17,
/*62482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62485*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*62486*/       OPC_CheckType, MVT::i32,
/*62488*/       OPC_MoveParent,
/*62489*/       OPC_MoveChild, 18,
/*62491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62494*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*62495*/       OPC_CheckType, MVT::i32,
/*62497*/       OPC_MoveParent,
/*62498*/       OPC_CheckType, MVT::v4f32,
/*62500*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62502*/       OPC_EmitConvertToTarget, 1,
/*62504*/       OPC_EmitConvertToTarget, 2,
/*62506*/       OPC_EmitConvertToTarget, 3,
/*62508*/       OPC_EmitConvertToTarget, 4,
/*62510*/       OPC_EmitConvertToTarget, 5,
/*62512*/       OPC_EmitConvertToTarget, 6,
/*62514*/       OPC_EmitConvertToTarget, 7,
/*62516*/       OPC_EmitConvertToTarget, 8,
/*62518*/       OPC_EmitConvertToTarget, 9,
/*62520*/       OPC_EmitConvertToTarget, 10,
/*62522*/       OPC_EmitConvertToTarget, 11,
/*62524*/       OPC_EmitConvertToTarget, 12,
/*62526*/       OPC_EmitConvertToTarget, 13,
/*62528*/       OPC_EmitConvertToTarget, 14,
/*62530*/       OPC_EmitConvertToTarget, 15,
/*62532*/       OPC_EmitConvertToTarget, 16,
/*62534*/       OPC_EmitConvertToTarget, 17,
/*62536*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*62561*/     /*Scope*/ 95|128,1/*223*/, /*->62786*/
/*62563*/       OPC_CheckChild0Integer, 2, 
/*62565*/       OPC_CheckChild0Type, MVT::i32,
/*62567*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*62568*/       OPC_CheckChild1Type, MVT::v4f32,
/*62570*/       OPC_RecordChild2, // #1 = $srcx
/*62571*/       OPC_MoveChild, 2,
/*62573*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62576*/       OPC_CheckType, MVT::i32,
/*62578*/       OPC_MoveParent,
/*62579*/       OPC_RecordChild3, // #2 = $srcy
/*62580*/       OPC_MoveChild, 3,
/*62582*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62585*/       OPC_CheckType, MVT::i32,
/*62587*/       OPC_MoveParent,
/*62588*/       OPC_RecordChild4, // #3 = $srcz
/*62589*/       OPC_MoveChild, 4,
/*62591*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62594*/       OPC_CheckType, MVT::i32,
/*62596*/       OPC_MoveParent,
/*62597*/       OPC_RecordChild5, // #4 = $srcw
/*62598*/       OPC_MoveChild, 5,
/*62600*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62603*/       OPC_CheckType, MVT::i32,
/*62605*/       OPC_MoveParent,
/*62606*/       OPC_RecordChild6, // #5 = $offsetx
/*62607*/       OPC_MoveChild, 6,
/*62609*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62612*/       OPC_CheckType, MVT::i32,
/*62614*/       OPC_MoveParent,
/*62615*/       OPC_RecordChild7, // #6 = $offsety
/*62616*/       OPC_MoveChild, 7,
/*62618*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62621*/       OPC_CheckType, MVT::i32,
/*62623*/       OPC_MoveParent,
/*62624*/       OPC_MoveChild, 8,
/*62626*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62629*/       OPC_RecordNode, // #7 = $offsetz
/*62630*/       OPC_CheckType, MVT::i32,
/*62632*/       OPC_MoveParent,
/*62633*/       OPC_MoveChild, 9,
/*62635*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62638*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*62639*/       OPC_CheckType, MVT::i32,
/*62641*/       OPC_MoveParent,
/*62642*/       OPC_MoveChild, 10,
/*62644*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62647*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*62648*/       OPC_CheckType, MVT::i32,
/*62650*/       OPC_MoveParent,
/*62651*/       OPC_MoveChild, 11,
/*62653*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62656*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*62657*/       OPC_CheckType, MVT::i32,
/*62659*/       OPC_MoveParent,
/*62660*/       OPC_MoveChild, 12,
/*62662*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62665*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*62666*/       OPC_CheckType, MVT::i32,
/*62668*/       OPC_MoveParent,
/*62669*/       OPC_MoveChild, 13,
/*62671*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62674*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*62675*/       OPC_CheckType, MVT::i32,
/*62677*/       OPC_MoveParent,
/*62678*/       OPC_MoveChild, 14,
/*62680*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62683*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*62684*/       OPC_CheckType, MVT::i32,
/*62686*/       OPC_MoveParent,
/*62687*/       OPC_MoveChild, 15,
/*62689*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62692*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*62693*/       OPC_CheckType, MVT::i32,
/*62695*/       OPC_MoveParent,
/*62696*/       OPC_MoveChild, 16,
/*62698*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62701*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*62702*/       OPC_CheckType, MVT::i32,
/*62704*/       OPC_MoveParent,
/*62705*/       OPC_MoveChild, 17,
/*62707*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62710*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*62711*/       OPC_CheckType, MVT::i32,
/*62713*/       OPC_MoveParent,
/*62714*/       OPC_MoveChild, 18,
/*62716*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62719*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*62720*/       OPC_CheckType, MVT::i32,
/*62722*/       OPC_MoveParent,
/*62723*/       OPC_CheckType, MVT::v4f32,
/*62725*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62727*/       OPC_EmitConvertToTarget, 1,
/*62729*/       OPC_EmitConvertToTarget, 2,
/*62731*/       OPC_EmitConvertToTarget, 3,
/*62733*/       OPC_EmitConvertToTarget, 4,
/*62735*/       OPC_EmitConvertToTarget, 5,
/*62737*/       OPC_EmitConvertToTarget, 6,
/*62739*/       OPC_EmitConvertToTarget, 7,
/*62741*/       OPC_EmitConvertToTarget, 8,
/*62743*/       OPC_EmitConvertToTarget, 9,
/*62745*/       OPC_EmitConvertToTarget, 10,
/*62747*/       OPC_EmitConvertToTarget, 11,
/*62749*/       OPC_EmitConvertToTarget, 12,
/*62751*/       OPC_EmitConvertToTarget, 13,
/*62753*/       OPC_EmitConvertToTarget, 14,
/*62755*/       OPC_EmitConvertToTarget, 15,
/*62757*/       OPC_EmitConvertToTarget, 16,
/*62759*/       OPC_EmitConvertToTarget, 17,
/*62761*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*62786*/     /*Scope*/ 95|128,1/*223*/, /*->63011*/
/*62788*/       OPC_CheckChild0Integer, 3, 
/*62790*/       OPC_CheckChild0Type, MVT::i32,
/*62792*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*62793*/       OPC_CheckChild1Type, MVT::v4f32,
/*62795*/       OPC_RecordChild2, // #1 = $srcx
/*62796*/       OPC_MoveChild, 2,
/*62798*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62801*/       OPC_CheckType, MVT::i32,
/*62803*/       OPC_MoveParent,
/*62804*/       OPC_RecordChild3, // #2 = $srcy
/*62805*/       OPC_MoveChild, 3,
/*62807*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62810*/       OPC_CheckType, MVT::i32,
/*62812*/       OPC_MoveParent,
/*62813*/       OPC_RecordChild4, // #3 = $srcz
/*62814*/       OPC_MoveChild, 4,
/*62816*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62819*/       OPC_CheckType, MVT::i32,
/*62821*/       OPC_MoveParent,
/*62822*/       OPC_RecordChild5, // #4 = $srcw
/*62823*/       OPC_MoveChild, 5,
/*62825*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62828*/       OPC_CheckType, MVT::i32,
/*62830*/       OPC_MoveParent,
/*62831*/       OPC_RecordChild6, // #5 = $offsetx
/*62832*/       OPC_MoveChild, 6,
/*62834*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62837*/       OPC_CheckType, MVT::i32,
/*62839*/       OPC_MoveParent,
/*62840*/       OPC_RecordChild7, // #6 = $offsety
/*62841*/       OPC_MoveChild, 7,
/*62843*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62846*/       OPC_CheckType, MVT::i32,
/*62848*/       OPC_MoveParent,
/*62849*/       OPC_MoveChild, 8,
/*62851*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62854*/       OPC_RecordNode, // #7 = $offsetz
/*62855*/       OPC_CheckType, MVT::i32,
/*62857*/       OPC_MoveParent,
/*62858*/       OPC_MoveChild, 9,
/*62860*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62863*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*62864*/       OPC_CheckType, MVT::i32,
/*62866*/       OPC_MoveParent,
/*62867*/       OPC_MoveChild, 10,
/*62869*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62872*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*62873*/       OPC_CheckType, MVT::i32,
/*62875*/       OPC_MoveParent,
/*62876*/       OPC_MoveChild, 11,
/*62878*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62881*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*62882*/       OPC_CheckType, MVT::i32,
/*62884*/       OPC_MoveParent,
/*62885*/       OPC_MoveChild, 12,
/*62887*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62890*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*62891*/       OPC_CheckType, MVT::i32,
/*62893*/       OPC_MoveParent,
/*62894*/       OPC_MoveChild, 13,
/*62896*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62899*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*62900*/       OPC_CheckType, MVT::i32,
/*62902*/       OPC_MoveParent,
/*62903*/       OPC_MoveChild, 14,
/*62905*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62908*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*62909*/       OPC_CheckType, MVT::i32,
/*62911*/       OPC_MoveParent,
/*62912*/       OPC_MoveChild, 15,
/*62914*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62917*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*62918*/       OPC_CheckType, MVT::i32,
/*62920*/       OPC_MoveParent,
/*62921*/       OPC_MoveChild, 16,
/*62923*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62926*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*62927*/       OPC_CheckType, MVT::i32,
/*62929*/       OPC_MoveParent,
/*62930*/       OPC_MoveChild, 17,
/*62932*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62935*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*62936*/       OPC_CheckType, MVT::i32,
/*62938*/       OPC_MoveParent,
/*62939*/       OPC_MoveChild, 18,
/*62941*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62944*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*62945*/       OPC_CheckType, MVT::i32,
/*62947*/       OPC_MoveParent,
/*62948*/       OPC_CheckType, MVT::v4f32,
/*62950*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62952*/       OPC_EmitConvertToTarget, 1,
/*62954*/       OPC_EmitConvertToTarget, 2,
/*62956*/       OPC_EmitConvertToTarget, 3,
/*62958*/       OPC_EmitConvertToTarget, 4,
/*62960*/       OPC_EmitConvertToTarget, 5,
/*62962*/       OPC_EmitConvertToTarget, 6,
/*62964*/       OPC_EmitConvertToTarget, 7,
/*62966*/       OPC_EmitConvertToTarget, 8,
/*62968*/       OPC_EmitConvertToTarget, 9,
/*62970*/       OPC_EmitConvertToTarget, 10,
/*62972*/       OPC_EmitConvertToTarget, 11,
/*62974*/       OPC_EmitConvertToTarget, 12,
/*62976*/       OPC_EmitConvertToTarget, 13,
/*62978*/       OPC_EmitConvertToTarget, 14,
/*62980*/       OPC_EmitConvertToTarget, 15,
/*62982*/       OPC_EmitConvertToTarget, 16,
/*62984*/       OPC_EmitConvertToTarget, 17,
/*62986*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*63011*/     /*Scope*/ 95|128,1/*223*/, /*->63236*/
/*63013*/       OPC_CheckChild0Integer, 4, 
/*63015*/       OPC_CheckChild0Type, MVT::i32,
/*63017*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63018*/       OPC_CheckChild1Type, MVT::v4f32,
/*63020*/       OPC_RecordChild2, // #1 = $srcx
/*63021*/       OPC_MoveChild, 2,
/*63023*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63026*/       OPC_CheckType, MVT::i32,
/*63028*/       OPC_MoveParent,
/*63029*/       OPC_RecordChild3, // #2 = $srcy
/*63030*/       OPC_MoveChild, 3,
/*63032*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63035*/       OPC_CheckType, MVT::i32,
/*63037*/       OPC_MoveParent,
/*63038*/       OPC_RecordChild4, // #3 = $srcz
/*63039*/       OPC_MoveChild, 4,
/*63041*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63044*/       OPC_CheckType, MVT::i32,
/*63046*/       OPC_MoveParent,
/*63047*/       OPC_RecordChild5, // #4 = $srcw
/*63048*/       OPC_MoveChild, 5,
/*63050*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63053*/       OPC_CheckType, MVT::i32,
/*63055*/       OPC_MoveParent,
/*63056*/       OPC_RecordChild6, // #5 = $offsetx
/*63057*/       OPC_MoveChild, 6,
/*63059*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63062*/       OPC_CheckType, MVT::i32,
/*63064*/       OPC_MoveParent,
/*63065*/       OPC_RecordChild7, // #6 = $offsety
/*63066*/       OPC_MoveChild, 7,
/*63068*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63071*/       OPC_CheckType, MVT::i32,
/*63073*/       OPC_MoveParent,
/*63074*/       OPC_MoveChild, 8,
/*63076*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63079*/       OPC_RecordNode, // #7 = $offsetz
/*63080*/       OPC_CheckType, MVT::i32,
/*63082*/       OPC_MoveParent,
/*63083*/       OPC_MoveChild, 9,
/*63085*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63088*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63089*/       OPC_CheckType, MVT::i32,
/*63091*/       OPC_MoveParent,
/*63092*/       OPC_MoveChild, 10,
/*63094*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63097*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63098*/       OPC_CheckType, MVT::i32,
/*63100*/       OPC_MoveParent,
/*63101*/       OPC_MoveChild, 11,
/*63103*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63106*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63107*/       OPC_CheckType, MVT::i32,
/*63109*/       OPC_MoveParent,
/*63110*/       OPC_MoveChild, 12,
/*63112*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63115*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*63116*/       OPC_CheckType, MVT::i32,
/*63118*/       OPC_MoveParent,
/*63119*/       OPC_MoveChild, 13,
/*63121*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63124*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*63125*/       OPC_CheckType, MVT::i32,
/*63127*/       OPC_MoveParent,
/*63128*/       OPC_MoveChild, 14,
/*63130*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63133*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*63134*/       OPC_CheckType, MVT::i32,
/*63136*/       OPC_MoveParent,
/*63137*/       OPC_MoveChild, 15,
/*63139*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63142*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*63143*/       OPC_CheckType, MVT::i32,
/*63145*/       OPC_MoveParent,
/*63146*/       OPC_MoveChild, 16,
/*63148*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63151*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*63152*/       OPC_CheckType, MVT::i32,
/*63154*/       OPC_MoveParent,
/*63155*/       OPC_MoveChild, 17,
/*63157*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63160*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*63161*/       OPC_CheckType, MVT::i32,
/*63163*/       OPC_MoveParent,
/*63164*/       OPC_MoveChild, 18,
/*63166*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63169*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*63170*/       OPC_CheckType, MVT::i32,
/*63172*/       OPC_MoveParent,
/*63173*/       OPC_CheckType, MVT::v4f32,
/*63175*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63177*/       OPC_EmitConvertToTarget, 1,
/*63179*/       OPC_EmitConvertToTarget, 2,
/*63181*/       OPC_EmitConvertToTarget, 3,
/*63183*/       OPC_EmitConvertToTarget, 4,
/*63185*/       OPC_EmitConvertToTarget, 5,
/*63187*/       OPC_EmitConvertToTarget, 6,
/*63189*/       OPC_EmitConvertToTarget, 7,
/*63191*/       OPC_EmitConvertToTarget, 8,
/*63193*/       OPC_EmitConvertToTarget, 9,
/*63195*/       OPC_EmitConvertToTarget, 10,
/*63197*/       OPC_EmitConvertToTarget, 11,
/*63199*/       OPC_EmitConvertToTarget, 12,
/*63201*/       OPC_EmitConvertToTarget, 13,
/*63203*/       OPC_EmitConvertToTarget, 14,
/*63205*/       OPC_EmitConvertToTarget, 15,
/*63207*/       OPC_EmitConvertToTarget, 16,
/*63209*/       OPC_EmitConvertToTarget, 17,
/*63211*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*63236*/     /*Scope*/ 95|128,1/*223*/, /*->63461*/
/*63238*/       OPC_CheckChild0Integer, 5, 
/*63240*/       OPC_CheckChild0Type, MVT::i32,
/*63242*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63243*/       OPC_CheckChild1Type, MVT::v4f32,
/*63245*/       OPC_RecordChild2, // #1 = $srcx
/*63246*/       OPC_MoveChild, 2,
/*63248*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63251*/       OPC_CheckType, MVT::i32,
/*63253*/       OPC_MoveParent,
/*63254*/       OPC_RecordChild3, // #2 = $srcy
/*63255*/       OPC_MoveChild, 3,
/*63257*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63260*/       OPC_CheckType, MVT::i32,
/*63262*/       OPC_MoveParent,
/*63263*/       OPC_RecordChild4, // #3 = $srcz
/*63264*/       OPC_MoveChild, 4,
/*63266*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63269*/       OPC_CheckType, MVT::i32,
/*63271*/       OPC_MoveParent,
/*63272*/       OPC_RecordChild5, // #4 = $srcw
/*63273*/       OPC_MoveChild, 5,
/*63275*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63278*/       OPC_CheckType, MVT::i32,
/*63280*/       OPC_MoveParent,
/*63281*/       OPC_RecordChild6, // #5 = $offsetx
/*63282*/       OPC_MoveChild, 6,
/*63284*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63287*/       OPC_CheckType, MVT::i32,
/*63289*/       OPC_MoveParent,
/*63290*/       OPC_RecordChild7, // #6 = $offsety
/*63291*/       OPC_MoveChild, 7,
/*63293*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63296*/       OPC_CheckType, MVT::i32,
/*63298*/       OPC_MoveParent,
/*63299*/       OPC_MoveChild, 8,
/*63301*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63304*/       OPC_RecordNode, // #7 = $offsetz
/*63305*/       OPC_CheckType, MVT::i32,
/*63307*/       OPC_MoveParent,
/*63308*/       OPC_MoveChild, 9,
/*63310*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63313*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63314*/       OPC_CheckType, MVT::i32,
/*63316*/       OPC_MoveParent,
/*63317*/       OPC_MoveChild, 10,
/*63319*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63322*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63323*/       OPC_CheckType, MVT::i32,
/*63325*/       OPC_MoveParent,
/*63326*/       OPC_MoveChild, 11,
/*63328*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63331*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63332*/       OPC_CheckType, MVT::i32,
/*63334*/       OPC_MoveParent,
/*63335*/       OPC_MoveChild, 12,
/*63337*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63340*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*63341*/       OPC_CheckType, MVT::i32,
/*63343*/       OPC_MoveParent,
/*63344*/       OPC_MoveChild, 13,
/*63346*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63349*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*63350*/       OPC_CheckType, MVT::i32,
/*63352*/       OPC_MoveParent,
/*63353*/       OPC_MoveChild, 14,
/*63355*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63358*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*63359*/       OPC_CheckType, MVT::i32,
/*63361*/       OPC_MoveParent,
/*63362*/       OPC_MoveChild, 15,
/*63364*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63367*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*63368*/       OPC_CheckType, MVT::i32,
/*63370*/       OPC_MoveParent,
/*63371*/       OPC_MoveChild, 16,
/*63373*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63376*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*63377*/       OPC_CheckType, MVT::i32,
/*63379*/       OPC_MoveParent,
/*63380*/       OPC_MoveChild, 17,
/*63382*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63385*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*63386*/       OPC_CheckType, MVT::i32,
/*63388*/       OPC_MoveParent,
/*63389*/       OPC_MoveChild, 18,
/*63391*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63394*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*63395*/       OPC_CheckType, MVT::i32,
/*63397*/       OPC_MoveParent,
/*63398*/       OPC_CheckType, MVT::v4f32,
/*63400*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63402*/       OPC_EmitConvertToTarget, 1,
/*63404*/       OPC_EmitConvertToTarget, 2,
/*63406*/       OPC_EmitConvertToTarget, 3,
/*63408*/       OPC_EmitConvertToTarget, 4,
/*63410*/       OPC_EmitConvertToTarget, 5,
/*63412*/       OPC_EmitConvertToTarget, 6,
/*63414*/       OPC_EmitConvertToTarget, 7,
/*63416*/       OPC_EmitConvertToTarget, 8,
/*63418*/       OPC_EmitConvertToTarget, 9,
/*63420*/       OPC_EmitConvertToTarget, 10,
/*63422*/       OPC_EmitConvertToTarget, 11,
/*63424*/       OPC_EmitConvertToTarget, 12,
/*63426*/       OPC_EmitConvertToTarget, 13,
/*63428*/       OPC_EmitConvertToTarget, 14,
/*63430*/       OPC_EmitConvertToTarget, 15,
/*63432*/       OPC_EmitConvertToTarget, 16,
/*63434*/       OPC_EmitConvertToTarget, 17,
/*63436*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*63461*/     /*Scope*/ 95|128,1/*223*/, /*->63686*/
/*63463*/       OPC_CheckChild0Integer, 6, 
/*63465*/       OPC_CheckChild0Type, MVT::i32,
/*63467*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63468*/       OPC_CheckChild1Type, MVT::v4i32,
/*63470*/       OPC_RecordChild2, // #1 = $srcx
/*63471*/       OPC_MoveChild, 2,
/*63473*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63476*/       OPC_CheckType, MVT::i32,
/*63478*/       OPC_MoveParent,
/*63479*/       OPC_RecordChild3, // #2 = $srcy
/*63480*/       OPC_MoveChild, 3,
/*63482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63485*/       OPC_CheckType, MVT::i32,
/*63487*/       OPC_MoveParent,
/*63488*/       OPC_RecordChild4, // #3 = $srcz
/*63489*/       OPC_MoveChild, 4,
/*63491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63494*/       OPC_CheckType, MVT::i32,
/*63496*/       OPC_MoveParent,
/*63497*/       OPC_RecordChild5, // #4 = $srcw
/*63498*/       OPC_MoveChild, 5,
/*63500*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63503*/       OPC_CheckType, MVT::i32,
/*63505*/       OPC_MoveParent,
/*63506*/       OPC_RecordChild6, // #5 = $offsetx
/*63507*/       OPC_MoveChild, 6,
/*63509*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63512*/       OPC_CheckType, MVT::i32,
/*63514*/       OPC_MoveParent,
/*63515*/       OPC_RecordChild7, // #6 = $offsety
/*63516*/       OPC_MoveChild, 7,
/*63518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63521*/       OPC_CheckType, MVT::i32,
/*63523*/       OPC_MoveParent,
/*63524*/       OPC_MoveChild, 8,
/*63526*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63529*/       OPC_RecordNode, // #7 = $offsetz
/*63530*/       OPC_CheckType, MVT::i32,
/*63532*/       OPC_MoveParent,
/*63533*/       OPC_MoveChild, 9,
/*63535*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63538*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63539*/       OPC_CheckType, MVT::i32,
/*63541*/       OPC_MoveParent,
/*63542*/       OPC_MoveChild, 10,
/*63544*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63547*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63548*/       OPC_CheckType, MVT::i32,
/*63550*/       OPC_MoveParent,
/*63551*/       OPC_MoveChild, 11,
/*63553*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63556*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63557*/       OPC_CheckType, MVT::i32,
/*63559*/       OPC_MoveParent,
/*63560*/       OPC_MoveChild, 12,
/*63562*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63565*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*63566*/       OPC_CheckType, MVT::i32,
/*63568*/       OPC_MoveParent,
/*63569*/       OPC_MoveChild, 13,
/*63571*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63574*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*63575*/       OPC_CheckType, MVT::i32,
/*63577*/       OPC_MoveParent,
/*63578*/       OPC_MoveChild, 14,
/*63580*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63583*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*63584*/       OPC_CheckType, MVT::i32,
/*63586*/       OPC_MoveParent,
/*63587*/       OPC_MoveChild, 15,
/*63589*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63592*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*63593*/       OPC_CheckType, MVT::i32,
/*63595*/       OPC_MoveParent,
/*63596*/       OPC_MoveChild, 16,
/*63598*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63601*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*63602*/       OPC_CheckType, MVT::i32,
/*63604*/       OPC_MoveParent,
/*63605*/       OPC_MoveChild, 17,
/*63607*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63610*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*63611*/       OPC_CheckType, MVT::i32,
/*63613*/       OPC_MoveParent,
/*63614*/       OPC_MoveChild, 18,
/*63616*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63619*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*63620*/       OPC_CheckType, MVT::i32,
/*63622*/       OPC_MoveParent,
/*63623*/       OPC_CheckType, MVT::v4f32,
/*63625*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63627*/       OPC_EmitConvertToTarget, 1,
/*63629*/       OPC_EmitConvertToTarget, 2,
/*63631*/       OPC_EmitConvertToTarget, 3,
/*63633*/       OPC_EmitConvertToTarget, 4,
/*63635*/       OPC_EmitConvertToTarget, 5,
/*63637*/       OPC_EmitConvertToTarget, 6,
/*63639*/       OPC_EmitConvertToTarget, 7,
/*63641*/       OPC_EmitConvertToTarget, 8,
/*63643*/       OPC_EmitConvertToTarget, 9,
/*63645*/       OPC_EmitConvertToTarget, 10,
/*63647*/       OPC_EmitConvertToTarget, 11,
/*63649*/       OPC_EmitConvertToTarget, 12,
/*63651*/       OPC_EmitConvertToTarget, 13,
/*63653*/       OPC_EmitConvertToTarget, 14,
/*63655*/       OPC_EmitConvertToTarget, 15,
/*63657*/       OPC_EmitConvertToTarget, 16,
/*63659*/       OPC_EmitConvertToTarget, 17,
/*63661*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*63686*/     /*Scope*/ 95|128,1/*223*/, /*->63911*/
/*63688*/       OPC_CheckChild0Integer, 7, 
/*63690*/       OPC_CheckChild0Type, MVT::i32,
/*63692*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63693*/       OPC_CheckChild1Type, MVT::v4i32,
/*63695*/       OPC_RecordChild2, // #1 = $srcx
/*63696*/       OPC_MoveChild, 2,
/*63698*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63701*/       OPC_CheckType, MVT::i32,
/*63703*/       OPC_MoveParent,
/*63704*/       OPC_RecordChild3, // #2 = $srcy
/*63705*/       OPC_MoveChild, 3,
/*63707*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63710*/       OPC_CheckType, MVT::i32,
/*63712*/       OPC_MoveParent,
/*63713*/       OPC_RecordChild4, // #3 = $srcz
/*63714*/       OPC_MoveChild, 4,
/*63716*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63719*/       OPC_CheckType, MVT::i32,
/*63721*/       OPC_MoveParent,
/*63722*/       OPC_RecordChild5, // #4 = $srcw
/*63723*/       OPC_MoveChild, 5,
/*63725*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63728*/       OPC_CheckType, MVT::i32,
/*63730*/       OPC_MoveParent,
/*63731*/       OPC_RecordChild6, // #5 = $offsetx
/*63732*/       OPC_MoveChild, 6,
/*63734*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63737*/       OPC_CheckType, MVT::i32,
/*63739*/       OPC_MoveParent,
/*63740*/       OPC_RecordChild7, // #6 = $offsety
/*63741*/       OPC_MoveChild, 7,
/*63743*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63746*/       OPC_CheckType, MVT::i32,
/*63748*/       OPC_MoveParent,
/*63749*/       OPC_MoveChild, 8,
/*63751*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63754*/       OPC_RecordNode, // #7 = $offsetz
/*63755*/       OPC_CheckType, MVT::i32,
/*63757*/       OPC_MoveParent,
/*63758*/       OPC_MoveChild, 9,
/*63760*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63763*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63764*/       OPC_CheckType, MVT::i32,
/*63766*/       OPC_MoveParent,
/*63767*/       OPC_MoveChild, 10,
/*63769*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63772*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63773*/       OPC_CheckType, MVT::i32,
/*63775*/       OPC_MoveParent,
/*63776*/       OPC_MoveChild, 11,
/*63778*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63781*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63782*/       OPC_CheckType, MVT::i32,
/*63784*/       OPC_MoveParent,
/*63785*/       OPC_MoveChild, 12,
/*63787*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63790*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*63791*/       OPC_CheckType, MVT::i32,
/*63793*/       OPC_MoveParent,
/*63794*/       OPC_MoveChild, 13,
/*63796*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63799*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*63800*/       OPC_CheckType, MVT::i32,
/*63802*/       OPC_MoveParent,
/*63803*/       OPC_MoveChild, 14,
/*63805*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63808*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*63809*/       OPC_CheckType, MVT::i32,
/*63811*/       OPC_MoveParent,
/*63812*/       OPC_MoveChild, 15,
/*63814*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63817*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*63818*/       OPC_CheckType, MVT::i32,
/*63820*/       OPC_MoveParent,
/*63821*/       OPC_MoveChild, 16,
/*63823*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63826*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*63827*/       OPC_CheckType, MVT::i32,
/*63829*/       OPC_MoveParent,
/*63830*/       OPC_MoveChild, 17,
/*63832*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63835*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*63836*/       OPC_CheckType, MVT::i32,
/*63838*/       OPC_MoveParent,
/*63839*/       OPC_MoveChild, 18,
/*63841*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63844*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*63845*/       OPC_CheckType, MVT::i32,
/*63847*/       OPC_MoveParent,
/*63848*/       OPC_CheckType, MVT::v4f32,
/*63850*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63852*/       OPC_EmitConvertToTarget, 1,
/*63854*/       OPC_EmitConvertToTarget, 2,
/*63856*/       OPC_EmitConvertToTarget, 3,
/*63858*/       OPC_EmitConvertToTarget, 4,
/*63860*/       OPC_EmitConvertToTarget, 5,
/*63862*/       OPC_EmitConvertToTarget, 6,
/*63864*/       OPC_EmitConvertToTarget, 7,
/*63866*/       OPC_EmitConvertToTarget, 8,
/*63868*/       OPC_EmitConvertToTarget, 9,
/*63870*/       OPC_EmitConvertToTarget, 10,
/*63872*/       OPC_EmitConvertToTarget, 11,
/*63874*/       OPC_EmitConvertToTarget, 12,
/*63876*/       OPC_EmitConvertToTarget, 13,
/*63878*/       OPC_EmitConvertToTarget, 14,
/*63880*/       OPC_EmitConvertToTarget, 15,
/*63882*/       OPC_EmitConvertToTarget, 16,
/*63884*/       OPC_EmitConvertToTarget, 17,
/*63886*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*63911*/     /*Scope*/ 95|128,1/*223*/, /*->64136*/
/*63913*/       OPC_CheckChild0Integer, 8, 
/*63915*/       OPC_CheckChild0Type, MVT::i32,
/*63917*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63918*/       OPC_CheckChild1Type, MVT::v4f32,
/*63920*/       OPC_RecordChild2, // #1 = $srcx
/*63921*/       OPC_MoveChild, 2,
/*63923*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63926*/       OPC_CheckType, MVT::i32,
/*63928*/       OPC_MoveParent,
/*63929*/       OPC_RecordChild3, // #2 = $srcy
/*63930*/       OPC_MoveChild, 3,
/*63932*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63935*/       OPC_CheckType, MVT::i32,
/*63937*/       OPC_MoveParent,
/*63938*/       OPC_RecordChild4, // #3 = $srcz
/*63939*/       OPC_MoveChild, 4,
/*63941*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63944*/       OPC_CheckType, MVT::i32,
/*63946*/       OPC_MoveParent,
/*63947*/       OPC_RecordChild5, // #4 = $srcw
/*63948*/       OPC_MoveChild, 5,
/*63950*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63953*/       OPC_CheckType, MVT::i32,
/*63955*/       OPC_MoveParent,
/*63956*/       OPC_RecordChild6, // #5 = $offsetx
/*63957*/       OPC_MoveChild, 6,
/*63959*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63962*/       OPC_CheckType, MVT::i32,
/*63964*/       OPC_MoveParent,
/*63965*/       OPC_RecordChild7, // #6 = $offsety
/*63966*/       OPC_MoveChild, 7,
/*63968*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63971*/       OPC_CheckType, MVT::i32,
/*63973*/       OPC_MoveParent,
/*63974*/       OPC_MoveChild, 8,
/*63976*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63979*/       OPC_RecordNode, // #7 = $offsetz
/*63980*/       OPC_CheckType, MVT::i32,
/*63982*/       OPC_MoveParent,
/*63983*/       OPC_MoveChild, 9,
/*63985*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63988*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63989*/       OPC_CheckType, MVT::i32,
/*63991*/       OPC_MoveParent,
/*63992*/       OPC_MoveChild, 10,
/*63994*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63997*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63998*/       OPC_CheckType, MVT::i32,
/*64000*/       OPC_MoveParent,
/*64001*/       OPC_MoveChild, 11,
/*64003*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64006*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64007*/       OPC_CheckType, MVT::i32,
/*64009*/       OPC_MoveParent,
/*64010*/       OPC_MoveChild, 12,
/*64012*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64015*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64016*/       OPC_CheckType, MVT::i32,
/*64018*/       OPC_MoveParent,
/*64019*/       OPC_MoveChild, 13,
/*64021*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64024*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64025*/       OPC_CheckType, MVT::i32,
/*64027*/       OPC_MoveParent,
/*64028*/       OPC_MoveChild, 14,
/*64030*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64033*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64034*/       OPC_CheckType, MVT::i32,
/*64036*/       OPC_MoveParent,
/*64037*/       OPC_MoveChild, 15,
/*64039*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64042*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64043*/       OPC_CheckType, MVT::i32,
/*64045*/       OPC_MoveParent,
/*64046*/       OPC_MoveChild, 16,
/*64048*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64051*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64052*/       OPC_CheckType, MVT::i32,
/*64054*/       OPC_MoveParent,
/*64055*/       OPC_MoveChild, 17,
/*64057*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64060*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64061*/       OPC_CheckType, MVT::i32,
/*64063*/       OPC_MoveParent,
/*64064*/       OPC_MoveChild, 18,
/*64066*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64069*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64070*/       OPC_CheckType, MVT::i32,
/*64072*/       OPC_MoveParent,
/*64073*/       OPC_CheckType, MVT::v4f32,
/*64075*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64077*/       OPC_EmitConvertToTarget, 1,
/*64079*/       OPC_EmitConvertToTarget, 2,
/*64081*/       OPC_EmitConvertToTarget, 3,
/*64083*/       OPC_EmitConvertToTarget, 4,
/*64085*/       OPC_EmitConvertToTarget, 5,
/*64087*/       OPC_EmitConvertToTarget, 6,
/*64089*/       OPC_EmitConvertToTarget, 7,
/*64091*/       OPC_EmitConvertToTarget, 8,
/*64093*/       OPC_EmitConvertToTarget, 9,
/*64095*/       OPC_EmitConvertToTarget, 10,
/*64097*/       OPC_EmitConvertToTarget, 11,
/*64099*/       OPC_EmitConvertToTarget, 12,
/*64101*/       OPC_EmitConvertToTarget, 13,
/*64103*/       OPC_EmitConvertToTarget, 14,
/*64105*/       OPC_EmitConvertToTarget, 15,
/*64107*/       OPC_EmitConvertToTarget, 16,
/*64109*/       OPC_EmitConvertToTarget, 17,
/*64111*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64136*/     /*Scope*/ 95|128,1/*223*/, /*->64361*/
/*64138*/       OPC_CheckChild0Integer, 9, 
/*64140*/       OPC_CheckChild0Type, MVT::i32,
/*64142*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64143*/       OPC_CheckChild1Type, MVT::v4f32,
/*64145*/       OPC_RecordChild2, // #1 = $srcx
/*64146*/       OPC_MoveChild, 2,
/*64148*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64151*/       OPC_CheckType, MVT::i32,
/*64153*/       OPC_MoveParent,
/*64154*/       OPC_RecordChild3, // #2 = $srcy
/*64155*/       OPC_MoveChild, 3,
/*64157*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64160*/       OPC_CheckType, MVT::i32,
/*64162*/       OPC_MoveParent,
/*64163*/       OPC_RecordChild4, // #3 = $srcz
/*64164*/       OPC_MoveChild, 4,
/*64166*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64169*/       OPC_CheckType, MVT::i32,
/*64171*/       OPC_MoveParent,
/*64172*/       OPC_RecordChild5, // #4 = $srcw
/*64173*/       OPC_MoveChild, 5,
/*64175*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64178*/       OPC_CheckType, MVT::i32,
/*64180*/       OPC_MoveParent,
/*64181*/       OPC_RecordChild6, // #5 = $offsetx
/*64182*/       OPC_MoveChild, 6,
/*64184*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64187*/       OPC_CheckType, MVT::i32,
/*64189*/       OPC_MoveParent,
/*64190*/       OPC_RecordChild7, // #6 = $offsety
/*64191*/       OPC_MoveChild, 7,
/*64193*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64196*/       OPC_CheckType, MVT::i32,
/*64198*/       OPC_MoveParent,
/*64199*/       OPC_MoveChild, 8,
/*64201*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64204*/       OPC_RecordNode, // #7 = $offsetz
/*64205*/       OPC_CheckType, MVT::i32,
/*64207*/       OPC_MoveParent,
/*64208*/       OPC_MoveChild, 9,
/*64210*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64213*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64214*/       OPC_CheckType, MVT::i32,
/*64216*/       OPC_MoveParent,
/*64217*/       OPC_MoveChild, 10,
/*64219*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64222*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64223*/       OPC_CheckType, MVT::i32,
/*64225*/       OPC_MoveParent,
/*64226*/       OPC_MoveChild, 11,
/*64228*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64231*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64232*/       OPC_CheckType, MVT::i32,
/*64234*/       OPC_MoveParent,
/*64235*/       OPC_MoveChild, 12,
/*64237*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64240*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64241*/       OPC_CheckType, MVT::i32,
/*64243*/       OPC_MoveParent,
/*64244*/       OPC_MoveChild, 13,
/*64246*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64249*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64250*/       OPC_CheckType, MVT::i32,
/*64252*/       OPC_MoveParent,
/*64253*/       OPC_MoveChild, 14,
/*64255*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64258*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64259*/       OPC_CheckType, MVT::i32,
/*64261*/       OPC_MoveParent,
/*64262*/       OPC_MoveChild, 15,
/*64264*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64267*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64268*/       OPC_CheckType, MVT::i32,
/*64270*/       OPC_MoveParent,
/*64271*/       OPC_MoveChild, 16,
/*64273*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64276*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64277*/       OPC_CheckType, MVT::i32,
/*64279*/       OPC_MoveParent,
/*64280*/       OPC_MoveChild, 17,
/*64282*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64285*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64286*/       OPC_CheckType, MVT::i32,
/*64288*/       OPC_MoveParent,
/*64289*/       OPC_MoveChild, 18,
/*64291*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64294*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64295*/       OPC_CheckType, MVT::i32,
/*64297*/       OPC_MoveParent,
/*64298*/       OPC_CheckType, MVT::v4f32,
/*64300*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64302*/       OPC_EmitConvertToTarget, 1,
/*64304*/       OPC_EmitConvertToTarget, 2,
/*64306*/       OPC_EmitConvertToTarget, 3,
/*64308*/       OPC_EmitConvertToTarget, 4,
/*64310*/       OPC_EmitConvertToTarget, 5,
/*64312*/       OPC_EmitConvertToTarget, 6,
/*64314*/       OPC_EmitConvertToTarget, 7,
/*64316*/       OPC_EmitConvertToTarget, 8,
/*64318*/       OPC_EmitConvertToTarget, 9,
/*64320*/       OPC_EmitConvertToTarget, 10,
/*64322*/       OPC_EmitConvertToTarget, 11,
/*64324*/       OPC_EmitConvertToTarget, 12,
/*64326*/       OPC_EmitConvertToTarget, 13,
/*64328*/       OPC_EmitConvertToTarget, 14,
/*64330*/       OPC_EmitConvertToTarget, 15,
/*64332*/       OPC_EmitConvertToTarget, 16,
/*64334*/       OPC_EmitConvertToTarget, 17,
/*64336*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64361*/     /*Scope*/ 95|128,1/*223*/, /*->64586*/
/*64363*/       OPC_CheckChild0Integer, 10, 
/*64365*/       OPC_CheckChild0Type, MVT::i32,
/*64367*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64368*/       OPC_CheckChild1Type, MVT::v4i32,
/*64370*/       OPC_RecordChild2, // #1 = $srcx
/*64371*/       OPC_MoveChild, 2,
/*64373*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64376*/       OPC_CheckType, MVT::i32,
/*64378*/       OPC_MoveParent,
/*64379*/       OPC_RecordChild3, // #2 = $srcy
/*64380*/       OPC_MoveChild, 3,
/*64382*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64385*/       OPC_CheckType, MVT::i32,
/*64387*/       OPC_MoveParent,
/*64388*/       OPC_RecordChild4, // #3 = $srcz
/*64389*/       OPC_MoveChild, 4,
/*64391*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64394*/       OPC_CheckType, MVT::i32,
/*64396*/       OPC_MoveParent,
/*64397*/       OPC_RecordChild5, // #4 = $srcw
/*64398*/       OPC_MoveChild, 5,
/*64400*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64403*/       OPC_CheckType, MVT::i32,
/*64405*/       OPC_MoveParent,
/*64406*/       OPC_RecordChild6, // #5 = $offsetx
/*64407*/       OPC_MoveChild, 6,
/*64409*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64412*/       OPC_CheckType, MVT::i32,
/*64414*/       OPC_MoveParent,
/*64415*/       OPC_RecordChild7, // #6 = $offsety
/*64416*/       OPC_MoveChild, 7,
/*64418*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64421*/       OPC_CheckType, MVT::i32,
/*64423*/       OPC_MoveParent,
/*64424*/       OPC_MoveChild, 8,
/*64426*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64429*/       OPC_RecordNode, // #7 = $offsetz
/*64430*/       OPC_CheckType, MVT::i32,
/*64432*/       OPC_MoveParent,
/*64433*/       OPC_MoveChild, 9,
/*64435*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64438*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64439*/       OPC_CheckType, MVT::i32,
/*64441*/       OPC_MoveParent,
/*64442*/       OPC_MoveChild, 10,
/*64444*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64447*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64448*/       OPC_CheckType, MVT::i32,
/*64450*/       OPC_MoveParent,
/*64451*/       OPC_MoveChild, 11,
/*64453*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64456*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64457*/       OPC_CheckType, MVT::i32,
/*64459*/       OPC_MoveParent,
/*64460*/       OPC_MoveChild, 12,
/*64462*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64465*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64466*/       OPC_CheckType, MVT::i32,
/*64468*/       OPC_MoveParent,
/*64469*/       OPC_MoveChild, 13,
/*64471*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64474*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64475*/       OPC_CheckType, MVT::i32,
/*64477*/       OPC_MoveParent,
/*64478*/       OPC_MoveChild, 14,
/*64480*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64483*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64484*/       OPC_CheckType, MVT::i32,
/*64486*/       OPC_MoveParent,
/*64487*/       OPC_MoveChild, 15,
/*64489*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64492*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64493*/       OPC_CheckType, MVT::i32,
/*64495*/       OPC_MoveParent,
/*64496*/       OPC_MoveChild, 16,
/*64498*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64501*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64502*/       OPC_CheckType, MVT::i32,
/*64504*/       OPC_MoveParent,
/*64505*/       OPC_MoveChild, 17,
/*64507*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64510*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64511*/       OPC_CheckType, MVT::i32,
/*64513*/       OPC_MoveParent,
/*64514*/       OPC_MoveChild, 18,
/*64516*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64519*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64520*/       OPC_CheckType, MVT::i32,
/*64522*/       OPC_MoveParent,
/*64523*/       OPC_CheckType, MVT::v4f32,
/*64525*/       OPC_CheckPatternPredicate, 5, // (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64527*/       OPC_EmitConvertToTarget, 1,
/*64529*/       OPC_EmitConvertToTarget, 2,
/*64531*/       OPC_EmitConvertToTarget, 3,
/*64533*/       OPC_EmitConvertToTarget, 4,
/*64535*/       OPC_EmitConvertToTarget, 5,
/*64537*/       OPC_EmitConvertToTarget, 6,
/*64539*/       OPC_EmitConvertToTarget, 7,
/*64541*/       OPC_EmitConvertToTarget, 8,
/*64543*/       OPC_EmitConvertToTarget, 9,
/*64545*/       OPC_EmitConvertToTarget, 10,
/*64547*/       OPC_EmitConvertToTarget, 11,
/*64549*/       OPC_EmitConvertToTarget, 12,
/*64551*/       OPC_EmitConvertToTarget, 13,
/*64553*/       OPC_EmitConvertToTarget, 14,
/*64555*/       OPC_EmitConvertToTarget, 15,
/*64557*/       OPC_EmitConvertToTarget, 16,
/*64559*/       OPC_EmitConvertToTarget, 17,
/*64561*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64586*/     0, /*End of Scope*/
/*64587*/   /*SwitchOpcode*/ 38|128,8/*1062*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->65653
/*64591*/     OPC_RecordChild0, // #0 = $addr
/*64592*/     OPC_Scope, 121|128,1/*249*/, /*->64844*/ // 5 children in Scope
/*64595*/       OPC_CheckChild0Type, MVT::v2i32,
/*64597*/       OPC_RecordChild1, // #1 = $rsrc
/*64598*/       OPC_RecordChild2, // #2 = $sampler
/*64599*/       OPC_MoveChild, 3,
/*64601*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64604*/       OPC_Scope, 47, /*->64653*/ // 5 children in Scope
/*64606*/         OPC_CheckPredicate, 91, // Predicate_TEX_RECT
/*64608*/         OPC_MoveParent,
/*64609*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64611*/         OPC_EmitInteger, MVT::i32, 15, 
/*64614*/         OPC_EmitInteger, MVT::i1, 1, 
/*64617*/         OPC_EmitInteger, MVT::i1, 0, 
/*64620*/         OPC_EmitInteger, MVT::i1, 0, 
/*64623*/         OPC_EmitInteger, MVT::i1, 0, 
/*64626*/         OPC_EmitInteger, MVT::i1, 0, 
/*64629*/         OPC_EmitInteger, MVT::i1, 0, 
/*64632*/         OPC_EmitInteger, MVT::i1, 0, 
/*64635*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*64653*/       /*Scope*/ 47, /*->64701*/
/*64654*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*64656*/         OPC_MoveParent,
/*64657*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64659*/         OPC_EmitInteger, MVT::i32, 15, 
/*64662*/         OPC_EmitInteger, MVT::i1, 0, 
/*64665*/         OPC_EmitInteger, MVT::i1, 0, 
/*64668*/         OPC_EmitInteger, MVT::i1, 1, 
/*64671*/         OPC_EmitInteger, MVT::i1, 0, 
/*64674*/         OPC_EmitInteger, MVT::i1, 0, 
/*64677*/         OPC_EmitInteger, MVT::i1, 0, 
/*64680*/         OPC_EmitInteger, MVT::i1, 0, 
/*64683*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*64701*/       /*Scope*/ 47, /*->64749*/
/*64702*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*64704*/         OPC_MoveParent,
/*64705*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64707*/         OPC_EmitInteger, MVT::i32, 15, 
/*64710*/         OPC_EmitInteger, MVT::i1, 0, 
/*64713*/         OPC_EmitInteger, MVT::i1, 0, 
/*64716*/         OPC_EmitInteger, MVT::i1, 0, 
/*64719*/         OPC_EmitInteger, MVT::i1, 0, 
/*64722*/         OPC_EmitInteger, MVT::i1, 0, 
/*64725*/         OPC_EmitInteger, MVT::i1, 0, 
/*64728*/         OPC_EmitInteger, MVT::i1, 0, 
/*64731*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*64749*/       /*Scope*/ 47, /*->64797*/
/*64750*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*64752*/         OPC_MoveParent,
/*64753*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64755*/         OPC_EmitInteger, MVT::i32, 15, 
/*64758*/         OPC_EmitInteger, MVT::i1, 0, 
/*64761*/         OPC_EmitInteger, MVT::i1, 0, 
/*64764*/         OPC_EmitInteger, MVT::i1, 1, 
/*64767*/         OPC_EmitInteger, MVT::i1, 0, 
/*64770*/         OPC_EmitInteger, MVT::i1, 0, 
/*64773*/         OPC_EmitInteger, MVT::i1, 0, 
/*64776*/         OPC_EmitInteger, MVT::i1, 0, 
/*64779*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*64797*/       /*Scope*/ 45, /*->64843*/
/*64798*/         OPC_MoveParent,
/*64799*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64801*/         OPC_EmitInteger, MVT::i32, 15, 
/*64804*/         OPC_EmitInteger, MVT::i1, 0, 
/*64807*/         OPC_EmitInteger, MVT::i1, 0, 
/*64810*/         OPC_EmitInteger, MVT::i1, 0, 
/*64813*/         OPC_EmitInteger, MVT::i1, 0, 
/*64816*/         OPC_EmitInteger, MVT::i1, 0, 
/*64819*/         OPC_EmitInteger, MVT::i1, 0, 
/*64822*/         OPC_EmitInteger, MVT::i1, 0, 
/*64825*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*64843*/       0, /*End of Scope*/
/*64844*/     /*Scope*/ 121|128,1/*249*/, /*->65095*/
/*64846*/       OPC_CheckChild0Type, MVT::v4i32,
/*64848*/       OPC_RecordChild1, // #1 = $rsrc
/*64849*/       OPC_RecordChild2, // #2 = $sampler
/*64850*/       OPC_MoveChild, 3,
/*64852*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64855*/       OPC_Scope, 47, /*->64904*/ // 5 children in Scope
/*64857*/         OPC_CheckPredicate, 91, // Predicate_TEX_RECT
/*64859*/         OPC_MoveParent,
/*64860*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64862*/         OPC_EmitInteger, MVT::i32, 15, 
/*64865*/         OPC_EmitInteger, MVT::i1, 1, 
/*64868*/         OPC_EmitInteger, MVT::i1, 0, 
/*64871*/         OPC_EmitInteger, MVT::i1, 0, 
/*64874*/         OPC_EmitInteger, MVT::i1, 0, 
/*64877*/         OPC_EmitInteger, MVT::i1, 0, 
/*64880*/         OPC_EmitInteger, MVT::i1, 0, 
/*64883*/         OPC_EmitInteger, MVT::i1, 0, 
/*64886*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*64904*/       /*Scope*/ 47, /*->64952*/
/*64905*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*64907*/         OPC_MoveParent,
/*64908*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64910*/         OPC_EmitInteger, MVT::i32, 15, 
/*64913*/         OPC_EmitInteger, MVT::i1, 0, 
/*64916*/         OPC_EmitInteger, MVT::i1, 0, 
/*64919*/         OPC_EmitInteger, MVT::i1, 1, 
/*64922*/         OPC_EmitInteger, MVT::i1, 0, 
/*64925*/         OPC_EmitInteger, MVT::i1, 0, 
/*64928*/         OPC_EmitInteger, MVT::i1, 0, 
/*64931*/         OPC_EmitInteger, MVT::i1, 0, 
/*64934*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*64952*/       /*Scope*/ 47, /*->65000*/
/*64953*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*64955*/         OPC_MoveParent,
/*64956*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*64958*/         OPC_EmitInteger, MVT::i32, 15, 
/*64961*/         OPC_EmitInteger, MVT::i1, 0, 
/*64964*/         OPC_EmitInteger, MVT::i1, 0, 
/*64967*/         OPC_EmitInteger, MVT::i1, 0, 
/*64970*/         OPC_EmitInteger, MVT::i1, 0, 
/*64973*/         OPC_EmitInteger, MVT::i1, 0, 
/*64976*/         OPC_EmitInteger, MVT::i1, 0, 
/*64979*/         OPC_EmitInteger, MVT::i1, 0, 
/*64982*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65000*/       /*Scope*/ 47, /*->65048*/
/*65001*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*65003*/         OPC_MoveParent,
/*65004*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65006*/         OPC_EmitInteger, MVT::i32, 15, 
/*65009*/         OPC_EmitInteger, MVT::i1, 0, 
/*65012*/         OPC_EmitInteger, MVT::i1, 0, 
/*65015*/         OPC_EmitInteger, MVT::i1, 1, 
/*65018*/         OPC_EmitInteger, MVT::i1, 0, 
/*65021*/         OPC_EmitInteger, MVT::i1, 0, 
/*65024*/         OPC_EmitInteger, MVT::i1, 0, 
/*65027*/         OPC_EmitInteger, MVT::i1, 0, 
/*65030*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65048*/       /*Scope*/ 45, /*->65094*/
/*65049*/         OPC_MoveParent,
/*65050*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65052*/         OPC_EmitInteger, MVT::i32, 15, 
/*65055*/         OPC_EmitInteger, MVT::i1, 0, 
/*65058*/         OPC_EmitInteger, MVT::i1, 0, 
/*65061*/         OPC_EmitInteger, MVT::i1, 0, 
/*65064*/         OPC_EmitInteger, MVT::i1, 0, 
/*65067*/         OPC_EmitInteger, MVT::i1, 0, 
/*65070*/         OPC_EmitInteger, MVT::i1, 0, 
/*65073*/         OPC_EmitInteger, MVT::i1, 0, 
/*65076*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65094*/       0, /*End of Scope*/
/*65095*/     /*Scope*/ 121|128,1/*249*/, /*->65346*/
/*65097*/       OPC_CheckChild0Type, MVT::v8i32,
/*65099*/       OPC_RecordChild1, // #1 = $rsrc
/*65100*/       OPC_RecordChild2, // #2 = $sampler
/*65101*/       OPC_MoveChild, 3,
/*65103*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65106*/       OPC_Scope, 47, /*->65155*/ // 5 children in Scope
/*65108*/         OPC_CheckPredicate, 91, // Predicate_TEX_RECT
/*65110*/         OPC_MoveParent,
/*65111*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65113*/         OPC_EmitInteger, MVT::i32, 15, 
/*65116*/         OPC_EmitInteger, MVT::i1, 1, 
/*65119*/         OPC_EmitInteger, MVT::i1, 0, 
/*65122*/         OPC_EmitInteger, MVT::i1, 0, 
/*65125*/         OPC_EmitInteger, MVT::i1, 0, 
/*65128*/         OPC_EmitInteger, MVT::i1, 0, 
/*65131*/         OPC_EmitInteger, MVT::i1, 0, 
/*65134*/         OPC_EmitInteger, MVT::i1, 0, 
/*65137*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65155*/       /*Scope*/ 47, /*->65203*/
/*65156*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*65158*/         OPC_MoveParent,
/*65159*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65161*/         OPC_EmitInteger, MVT::i32, 15, 
/*65164*/         OPC_EmitInteger, MVT::i1, 0, 
/*65167*/         OPC_EmitInteger, MVT::i1, 0, 
/*65170*/         OPC_EmitInteger, MVT::i1, 1, 
/*65173*/         OPC_EmitInteger, MVT::i1, 0, 
/*65176*/         OPC_EmitInteger, MVT::i1, 0, 
/*65179*/         OPC_EmitInteger, MVT::i1, 0, 
/*65182*/         OPC_EmitInteger, MVT::i1, 0, 
/*65185*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65203*/       /*Scope*/ 47, /*->65251*/
/*65204*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*65206*/         OPC_MoveParent,
/*65207*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65209*/         OPC_EmitInteger, MVT::i32, 15, 
/*65212*/         OPC_EmitInteger, MVT::i1, 0, 
/*65215*/         OPC_EmitInteger, MVT::i1, 0, 
/*65218*/         OPC_EmitInteger, MVT::i1, 0, 
/*65221*/         OPC_EmitInteger, MVT::i1, 0, 
/*65224*/         OPC_EmitInteger, MVT::i1, 0, 
/*65227*/         OPC_EmitInteger, MVT::i1, 0, 
/*65230*/         OPC_EmitInteger, MVT::i1, 0, 
/*65233*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65251*/       /*Scope*/ 47, /*->65299*/
/*65252*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*65254*/         OPC_MoveParent,
/*65255*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65257*/         OPC_EmitInteger, MVT::i32, 15, 
/*65260*/         OPC_EmitInteger, MVT::i1, 0, 
/*65263*/         OPC_EmitInteger, MVT::i1, 0, 
/*65266*/         OPC_EmitInteger, MVT::i1, 1, 
/*65269*/         OPC_EmitInteger, MVT::i1, 0, 
/*65272*/         OPC_EmitInteger, MVT::i1, 0, 
/*65275*/         OPC_EmitInteger, MVT::i1, 0, 
/*65278*/         OPC_EmitInteger, MVT::i1, 0, 
/*65281*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65299*/       /*Scope*/ 45, /*->65345*/
/*65300*/         OPC_MoveParent,
/*65301*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65303*/         OPC_EmitInteger, MVT::i32, 15, 
/*65306*/         OPC_EmitInteger, MVT::i1, 0, 
/*65309*/         OPC_EmitInteger, MVT::i1, 0, 
/*65312*/         OPC_EmitInteger, MVT::i1, 0, 
/*65315*/         OPC_EmitInteger, MVT::i1, 0, 
/*65318*/         OPC_EmitInteger, MVT::i1, 0, 
/*65321*/         OPC_EmitInteger, MVT::i1, 0, 
/*65324*/         OPC_EmitInteger, MVT::i1, 0, 
/*65327*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65345*/       0, /*End of Scope*/
/*65346*/     /*Scope*/ 121|128,1/*249*/, /*->65597*/
/*65348*/       OPC_CheckChild0Type, MVT::v16i32,
/*65350*/       OPC_RecordChild1, // #1 = $rsrc
/*65351*/       OPC_RecordChild2, // #2 = $sampler
/*65352*/       OPC_MoveChild, 3,
/*65354*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65357*/       OPC_Scope, 47, /*->65406*/ // 5 children in Scope
/*65359*/         OPC_CheckPredicate, 91, // Predicate_TEX_RECT
/*65361*/         OPC_MoveParent,
/*65362*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65364*/         OPC_EmitInteger, MVT::i32, 15, 
/*65367*/         OPC_EmitInteger, MVT::i1, 1, 
/*65370*/         OPC_EmitInteger, MVT::i1, 0, 
/*65373*/         OPC_EmitInteger, MVT::i1, 0, 
/*65376*/         OPC_EmitInteger, MVT::i1, 0, 
/*65379*/         OPC_EmitInteger, MVT::i1, 0, 
/*65382*/         OPC_EmitInteger, MVT::i1, 0, 
/*65385*/         OPC_EmitInteger, MVT::i1, 0, 
/*65388*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65406*/       /*Scope*/ 47, /*->65454*/
/*65407*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*65409*/         OPC_MoveParent,
/*65410*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65412*/         OPC_EmitInteger, MVT::i32, 15, 
/*65415*/         OPC_EmitInteger, MVT::i1, 0, 
/*65418*/         OPC_EmitInteger, MVT::i1, 0, 
/*65421*/         OPC_EmitInteger, MVT::i1, 1, 
/*65424*/         OPC_EmitInteger, MVT::i1, 0, 
/*65427*/         OPC_EmitInteger, MVT::i1, 0, 
/*65430*/         OPC_EmitInteger, MVT::i1, 0, 
/*65433*/         OPC_EmitInteger, MVT::i1, 0, 
/*65436*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65454*/       /*Scope*/ 47, /*->65502*/
/*65455*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*65457*/         OPC_MoveParent,
/*65458*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65460*/         OPC_EmitInteger, MVT::i32, 15, 
/*65463*/         OPC_EmitInteger, MVT::i1, 0, 
/*65466*/         OPC_EmitInteger, MVT::i1, 0, 
/*65469*/         OPC_EmitInteger, MVT::i1, 0, 
/*65472*/         OPC_EmitInteger, MVT::i1, 0, 
/*65475*/         OPC_EmitInteger, MVT::i1, 0, 
/*65478*/         OPC_EmitInteger, MVT::i1, 0, 
/*65481*/         OPC_EmitInteger, MVT::i1, 0, 
/*65484*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65502*/       /*Scope*/ 47, /*->65550*/
/*65503*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*65505*/         OPC_MoveParent,
/*65506*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65508*/         OPC_EmitInteger, MVT::i32, 15, 
/*65511*/         OPC_EmitInteger, MVT::i1, 0, 
/*65514*/         OPC_EmitInteger, MVT::i1, 0, 
/*65517*/         OPC_EmitInteger, MVT::i1, 1, 
/*65520*/         OPC_EmitInteger, MVT::i1, 0, 
/*65523*/         OPC_EmitInteger, MVT::i1, 0, 
/*65526*/         OPC_EmitInteger, MVT::i1, 0, 
/*65529*/         OPC_EmitInteger, MVT::i1, 0, 
/*65532*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65550*/       /*Scope*/ 45, /*->65596*/
/*65551*/         OPC_MoveParent,
/*65552*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65554*/         OPC_EmitInteger, MVT::i32, 15, 
/*65557*/         OPC_EmitInteger, MVT::i1, 0, 
/*65560*/         OPC_EmitInteger, MVT::i1, 0, 
/*65563*/         OPC_EmitInteger, MVT::i1, 0, 
/*65566*/         OPC_EmitInteger, MVT::i1, 0, 
/*65569*/         OPC_EmitInteger, MVT::i1, 0, 
/*65572*/         OPC_EmitInteger, MVT::i1, 0, 
/*65575*/         OPC_EmitInteger, MVT::i1, 0, 
/*65578*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65596*/       0, /*End of Scope*/
/*65597*/     /*Scope*/ 54, /*->65652*/
/*65598*/       OPC_CheckChild0Type, MVT::i32,
/*65600*/       OPC_RecordChild1, // #1 = $rsrc
/*65601*/       OPC_RecordChild2, // #2 = $sampler
/*65602*/       OPC_MoveChild, 3,
/*65604*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65607*/       OPC_MoveParent,
/*65608*/       OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65610*/       OPC_EmitInteger, MVT::i32, 15, 
/*65613*/       OPC_EmitInteger, MVT::i1, 0, 
/*65616*/       OPC_EmitInteger, MVT::i1, 0, 
/*65619*/       OPC_EmitInteger, MVT::i1, 0, 
/*65622*/       OPC_EmitInteger, MVT::i1, 0, 
/*65625*/       OPC_EmitInteger, MVT::i1, 0, 
/*65628*/       OPC_EmitInteger, MVT::i1, 0, 
/*65631*/       OPC_EmitInteger, MVT::i1, 0, 
/*65634*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65652*/     0, /*End of Scope*/
/*65653*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->66472
/*65657*/     OPC_RecordChild0, // #0 = $addr
/*65658*/     OPC_Scope, 73|128,1/*201*/, /*->65862*/ // 4 children in Scope
/*65661*/       OPC_CheckChild0Type, MVT::v2i32,
/*65663*/       OPC_RecordChild1, // #1 = $rsrc
/*65664*/       OPC_RecordChild2, // #2 = $sampler
/*65665*/       OPC_MoveChild, 3,
/*65667*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65670*/       OPC_Scope, 47, /*->65719*/ // 4 children in Scope
/*65672*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*65674*/         OPC_MoveParent,
/*65675*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65677*/         OPC_EmitInteger, MVT::i32, 15, 
/*65680*/         OPC_EmitInteger, MVT::i1, 0, 
/*65683*/         OPC_EmitInteger, MVT::i1, 0, 
/*65686*/         OPC_EmitInteger, MVT::i1, 1, 
/*65689*/         OPC_EmitInteger, MVT::i1, 0, 
/*65692*/         OPC_EmitInteger, MVT::i1, 0, 
/*65695*/         OPC_EmitInteger, MVT::i1, 0, 
/*65698*/         OPC_EmitInteger, MVT::i1, 0, 
/*65701*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65719*/       /*Scope*/ 47, /*->65767*/
/*65720*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*65722*/         OPC_MoveParent,
/*65723*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65725*/         OPC_EmitInteger, MVT::i32, 15, 
/*65728*/         OPC_EmitInteger, MVT::i1, 0, 
/*65731*/         OPC_EmitInteger, MVT::i1, 0, 
/*65734*/         OPC_EmitInteger, MVT::i1, 0, 
/*65737*/         OPC_EmitInteger, MVT::i1, 0, 
/*65740*/         OPC_EmitInteger, MVT::i1, 0, 
/*65743*/         OPC_EmitInteger, MVT::i1, 0, 
/*65746*/         OPC_EmitInteger, MVT::i1, 0, 
/*65749*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65767*/       /*Scope*/ 47, /*->65815*/
/*65768*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*65770*/         OPC_MoveParent,
/*65771*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65773*/         OPC_EmitInteger, MVT::i32, 15, 
/*65776*/         OPC_EmitInteger, MVT::i1, 0, 
/*65779*/         OPC_EmitInteger, MVT::i1, 0, 
/*65782*/         OPC_EmitInteger, MVT::i1, 1, 
/*65785*/         OPC_EmitInteger, MVT::i1, 0, 
/*65788*/         OPC_EmitInteger, MVT::i1, 0, 
/*65791*/         OPC_EmitInteger, MVT::i1, 0, 
/*65794*/         OPC_EmitInteger, MVT::i1, 0, 
/*65797*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65815*/       /*Scope*/ 45, /*->65861*/
/*65816*/         OPC_MoveParent,
/*65817*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65819*/         OPC_EmitInteger, MVT::i32, 15, 
/*65822*/         OPC_EmitInteger, MVT::i1, 0, 
/*65825*/         OPC_EmitInteger, MVT::i1, 0, 
/*65828*/         OPC_EmitInteger, MVT::i1, 0, 
/*65831*/         OPC_EmitInteger, MVT::i1, 0, 
/*65834*/         OPC_EmitInteger, MVT::i1, 0, 
/*65837*/         OPC_EmitInteger, MVT::i1, 0, 
/*65840*/         OPC_EmitInteger, MVT::i1, 0, 
/*65843*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65861*/       0, /*End of Scope*/
/*65862*/     /*Scope*/ 73|128,1/*201*/, /*->66065*/
/*65864*/       OPC_CheckChild0Type, MVT::v4i32,
/*65866*/       OPC_RecordChild1, // #1 = $rsrc
/*65867*/       OPC_RecordChild2, // #2 = $sampler
/*65868*/       OPC_MoveChild, 3,
/*65870*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65873*/       OPC_Scope, 47, /*->65922*/ // 4 children in Scope
/*65875*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*65877*/         OPC_MoveParent,
/*65878*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65880*/         OPC_EmitInteger, MVT::i32, 15, 
/*65883*/         OPC_EmitInteger, MVT::i1, 0, 
/*65886*/         OPC_EmitInteger, MVT::i1, 0, 
/*65889*/         OPC_EmitInteger, MVT::i1, 1, 
/*65892*/         OPC_EmitInteger, MVT::i1, 0, 
/*65895*/         OPC_EmitInteger, MVT::i1, 0, 
/*65898*/         OPC_EmitInteger, MVT::i1, 0, 
/*65901*/         OPC_EmitInteger, MVT::i1, 0, 
/*65904*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65922*/       /*Scope*/ 47, /*->65970*/
/*65923*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*65925*/         OPC_MoveParent,
/*65926*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65928*/         OPC_EmitInteger, MVT::i32, 15, 
/*65931*/         OPC_EmitInteger, MVT::i1, 0, 
/*65934*/         OPC_EmitInteger, MVT::i1, 0, 
/*65937*/         OPC_EmitInteger, MVT::i1, 0, 
/*65940*/         OPC_EmitInteger, MVT::i1, 0, 
/*65943*/         OPC_EmitInteger, MVT::i1, 0, 
/*65946*/         OPC_EmitInteger, MVT::i1, 0, 
/*65949*/         OPC_EmitInteger, MVT::i1, 0, 
/*65952*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65970*/       /*Scope*/ 47, /*->66018*/
/*65971*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*65973*/         OPC_MoveParent,
/*65974*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65976*/         OPC_EmitInteger, MVT::i32, 15, 
/*65979*/         OPC_EmitInteger, MVT::i1, 0, 
/*65982*/         OPC_EmitInteger, MVT::i1, 0, 
/*65985*/         OPC_EmitInteger, MVT::i1, 1, 
/*65988*/         OPC_EmitInteger, MVT::i1, 0, 
/*65991*/         OPC_EmitInteger, MVT::i1, 0, 
/*65994*/         OPC_EmitInteger, MVT::i1, 0, 
/*65997*/         OPC_EmitInteger, MVT::i1, 0, 
/*66000*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66018*/       /*Scope*/ 45, /*->66064*/
/*66019*/         OPC_MoveParent,
/*66020*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66022*/         OPC_EmitInteger, MVT::i32, 15, 
/*66025*/         OPC_EmitInteger, MVT::i1, 0, 
/*66028*/         OPC_EmitInteger, MVT::i1, 0, 
/*66031*/         OPC_EmitInteger, MVT::i1, 0, 
/*66034*/         OPC_EmitInteger, MVT::i1, 0, 
/*66037*/         OPC_EmitInteger, MVT::i1, 0, 
/*66040*/         OPC_EmitInteger, MVT::i1, 0, 
/*66043*/         OPC_EmitInteger, MVT::i1, 0, 
/*66046*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66064*/       0, /*End of Scope*/
/*66065*/     /*Scope*/ 73|128,1/*201*/, /*->66268*/
/*66067*/       OPC_CheckChild0Type, MVT::v8i32,
/*66069*/       OPC_RecordChild1, // #1 = $rsrc
/*66070*/       OPC_RecordChild2, // #2 = $sampler
/*66071*/       OPC_MoveChild, 3,
/*66073*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66076*/       OPC_Scope, 47, /*->66125*/ // 4 children in Scope
/*66078*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*66080*/         OPC_MoveParent,
/*66081*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66083*/         OPC_EmitInteger, MVT::i32, 15, 
/*66086*/         OPC_EmitInteger, MVT::i1, 0, 
/*66089*/         OPC_EmitInteger, MVT::i1, 0, 
/*66092*/         OPC_EmitInteger, MVT::i1, 1, 
/*66095*/         OPC_EmitInteger, MVT::i1, 0, 
/*66098*/         OPC_EmitInteger, MVT::i1, 0, 
/*66101*/         OPC_EmitInteger, MVT::i1, 0, 
/*66104*/         OPC_EmitInteger, MVT::i1, 0, 
/*66107*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66125*/       /*Scope*/ 47, /*->66173*/
/*66126*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*66128*/         OPC_MoveParent,
/*66129*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66131*/         OPC_EmitInteger, MVT::i32, 15, 
/*66134*/         OPC_EmitInteger, MVT::i1, 0, 
/*66137*/         OPC_EmitInteger, MVT::i1, 0, 
/*66140*/         OPC_EmitInteger, MVT::i1, 0, 
/*66143*/         OPC_EmitInteger, MVT::i1, 0, 
/*66146*/         OPC_EmitInteger, MVT::i1, 0, 
/*66149*/         OPC_EmitInteger, MVT::i1, 0, 
/*66152*/         OPC_EmitInteger, MVT::i1, 0, 
/*66155*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66173*/       /*Scope*/ 47, /*->66221*/
/*66174*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*66176*/         OPC_MoveParent,
/*66177*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66179*/         OPC_EmitInteger, MVT::i32, 15, 
/*66182*/         OPC_EmitInteger, MVT::i1, 0, 
/*66185*/         OPC_EmitInteger, MVT::i1, 0, 
/*66188*/         OPC_EmitInteger, MVT::i1, 1, 
/*66191*/         OPC_EmitInteger, MVT::i1, 0, 
/*66194*/         OPC_EmitInteger, MVT::i1, 0, 
/*66197*/         OPC_EmitInteger, MVT::i1, 0, 
/*66200*/         OPC_EmitInteger, MVT::i1, 0, 
/*66203*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66221*/       /*Scope*/ 45, /*->66267*/
/*66222*/         OPC_MoveParent,
/*66223*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66225*/         OPC_EmitInteger, MVT::i32, 15, 
/*66228*/         OPC_EmitInteger, MVT::i1, 0, 
/*66231*/         OPC_EmitInteger, MVT::i1, 0, 
/*66234*/         OPC_EmitInteger, MVT::i1, 0, 
/*66237*/         OPC_EmitInteger, MVT::i1, 0, 
/*66240*/         OPC_EmitInteger, MVT::i1, 0, 
/*66243*/         OPC_EmitInteger, MVT::i1, 0, 
/*66246*/         OPC_EmitInteger, MVT::i1, 0, 
/*66249*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66267*/       0, /*End of Scope*/
/*66268*/     /*Scope*/ 73|128,1/*201*/, /*->66471*/
/*66270*/       OPC_CheckChild0Type, MVT::v16i32,
/*66272*/       OPC_RecordChild1, // #1 = $rsrc
/*66273*/       OPC_RecordChild2, // #2 = $sampler
/*66274*/       OPC_MoveChild, 3,
/*66276*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66279*/       OPC_Scope, 47, /*->66328*/ // 4 children in Scope
/*66281*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*66283*/         OPC_MoveParent,
/*66284*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66286*/         OPC_EmitInteger, MVT::i32, 15, 
/*66289*/         OPC_EmitInteger, MVT::i1, 0, 
/*66292*/         OPC_EmitInteger, MVT::i1, 0, 
/*66295*/         OPC_EmitInteger, MVT::i1, 1, 
/*66298*/         OPC_EmitInteger, MVT::i1, 0, 
/*66301*/         OPC_EmitInteger, MVT::i1, 0, 
/*66304*/         OPC_EmitInteger, MVT::i1, 0, 
/*66307*/         OPC_EmitInteger, MVT::i1, 0, 
/*66310*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66328*/       /*Scope*/ 47, /*->66376*/
/*66329*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*66331*/         OPC_MoveParent,
/*66332*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66334*/         OPC_EmitInteger, MVT::i32, 15, 
/*66337*/         OPC_EmitInteger, MVT::i1, 0, 
/*66340*/         OPC_EmitInteger, MVT::i1, 0, 
/*66343*/         OPC_EmitInteger, MVT::i1, 0, 
/*66346*/         OPC_EmitInteger, MVT::i1, 0, 
/*66349*/         OPC_EmitInteger, MVT::i1, 0, 
/*66352*/         OPC_EmitInteger, MVT::i1, 0, 
/*66355*/         OPC_EmitInteger, MVT::i1, 0, 
/*66358*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66376*/       /*Scope*/ 47, /*->66424*/
/*66377*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*66379*/         OPC_MoveParent,
/*66380*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66382*/         OPC_EmitInteger, MVT::i32, 15, 
/*66385*/         OPC_EmitInteger, MVT::i1, 0, 
/*66388*/         OPC_EmitInteger, MVT::i1, 0, 
/*66391*/         OPC_EmitInteger, MVT::i1, 1, 
/*66394*/         OPC_EmitInteger, MVT::i1, 0, 
/*66397*/         OPC_EmitInteger, MVT::i1, 0, 
/*66400*/         OPC_EmitInteger, MVT::i1, 0, 
/*66403*/         OPC_EmitInteger, MVT::i1, 0, 
/*66406*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66424*/       /*Scope*/ 45, /*->66470*/
/*66425*/         OPC_MoveParent,
/*66426*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66428*/         OPC_EmitInteger, MVT::i32, 15, 
/*66431*/         OPC_EmitInteger, MVT::i1, 0, 
/*66434*/         OPC_EmitInteger, MVT::i1, 0, 
/*66437*/         OPC_EmitInteger, MVT::i1, 0, 
/*66440*/         OPC_EmitInteger, MVT::i1, 0, 
/*66443*/         OPC_EmitInteger, MVT::i1, 0, 
/*66446*/         OPC_EmitInteger, MVT::i1, 0, 
/*66449*/         OPC_EmitInteger, MVT::i1, 0, 
/*66452*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66470*/       0, /*End of Scope*/
/*66471*/     0, /*End of Scope*/
/*66472*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->67291
/*66476*/     OPC_RecordChild0, // #0 = $addr
/*66477*/     OPC_Scope, 73|128,1/*201*/, /*->66681*/ // 4 children in Scope
/*66480*/       OPC_CheckChild0Type, MVT::v2i32,
/*66482*/       OPC_RecordChild1, // #1 = $rsrc
/*66483*/       OPC_RecordChild2, // #2 = $sampler
/*66484*/       OPC_MoveChild, 3,
/*66486*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66489*/       OPC_Scope, 47, /*->66538*/ // 4 children in Scope
/*66491*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*66493*/         OPC_MoveParent,
/*66494*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66496*/         OPC_EmitInteger, MVT::i32, 15, 
/*66499*/         OPC_EmitInteger, MVT::i1, 0, 
/*66502*/         OPC_EmitInteger, MVT::i1, 0, 
/*66505*/         OPC_EmitInteger, MVT::i1, 1, 
/*66508*/         OPC_EmitInteger, MVT::i1, 0, 
/*66511*/         OPC_EmitInteger, MVT::i1, 0, 
/*66514*/         OPC_EmitInteger, MVT::i1, 0, 
/*66517*/         OPC_EmitInteger, MVT::i1, 0, 
/*66520*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66538*/       /*Scope*/ 47, /*->66586*/
/*66539*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*66541*/         OPC_MoveParent,
/*66542*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66544*/         OPC_EmitInteger, MVT::i32, 15, 
/*66547*/         OPC_EmitInteger, MVT::i1, 0, 
/*66550*/         OPC_EmitInteger, MVT::i1, 0, 
/*66553*/         OPC_EmitInteger, MVT::i1, 0, 
/*66556*/         OPC_EmitInteger, MVT::i1, 0, 
/*66559*/         OPC_EmitInteger, MVT::i1, 0, 
/*66562*/         OPC_EmitInteger, MVT::i1, 0, 
/*66565*/         OPC_EmitInteger, MVT::i1, 0, 
/*66568*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66586*/       /*Scope*/ 47, /*->66634*/
/*66587*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*66589*/         OPC_MoveParent,
/*66590*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66592*/         OPC_EmitInteger, MVT::i32, 15, 
/*66595*/         OPC_EmitInteger, MVT::i1, 0, 
/*66598*/         OPC_EmitInteger, MVT::i1, 0, 
/*66601*/         OPC_EmitInteger, MVT::i1, 1, 
/*66604*/         OPC_EmitInteger, MVT::i1, 0, 
/*66607*/         OPC_EmitInteger, MVT::i1, 0, 
/*66610*/         OPC_EmitInteger, MVT::i1, 0, 
/*66613*/         OPC_EmitInteger, MVT::i1, 0, 
/*66616*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66634*/       /*Scope*/ 45, /*->66680*/
/*66635*/         OPC_MoveParent,
/*66636*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66638*/         OPC_EmitInteger, MVT::i32, 15, 
/*66641*/         OPC_EmitInteger, MVT::i1, 0, 
/*66644*/         OPC_EmitInteger, MVT::i1, 0, 
/*66647*/         OPC_EmitInteger, MVT::i1, 0, 
/*66650*/         OPC_EmitInteger, MVT::i1, 0, 
/*66653*/         OPC_EmitInteger, MVT::i1, 0, 
/*66656*/         OPC_EmitInteger, MVT::i1, 0, 
/*66659*/         OPC_EmitInteger, MVT::i1, 0, 
/*66662*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66680*/       0, /*End of Scope*/
/*66681*/     /*Scope*/ 73|128,1/*201*/, /*->66884*/
/*66683*/       OPC_CheckChild0Type, MVT::v4i32,
/*66685*/       OPC_RecordChild1, // #1 = $rsrc
/*66686*/       OPC_RecordChild2, // #2 = $sampler
/*66687*/       OPC_MoveChild, 3,
/*66689*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66692*/       OPC_Scope, 47, /*->66741*/ // 4 children in Scope
/*66694*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*66696*/         OPC_MoveParent,
/*66697*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66699*/         OPC_EmitInteger, MVT::i32, 15, 
/*66702*/         OPC_EmitInteger, MVT::i1, 0, 
/*66705*/         OPC_EmitInteger, MVT::i1, 0, 
/*66708*/         OPC_EmitInteger, MVT::i1, 1, 
/*66711*/         OPC_EmitInteger, MVT::i1, 0, 
/*66714*/         OPC_EmitInteger, MVT::i1, 0, 
/*66717*/         OPC_EmitInteger, MVT::i1, 0, 
/*66720*/         OPC_EmitInteger, MVT::i1, 0, 
/*66723*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66741*/       /*Scope*/ 47, /*->66789*/
/*66742*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*66744*/         OPC_MoveParent,
/*66745*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66747*/         OPC_EmitInteger, MVT::i32, 15, 
/*66750*/         OPC_EmitInteger, MVT::i1, 0, 
/*66753*/         OPC_EmitInteger, MVT::i1, 0, 
/*66756*/         OPC_EmitInteger, MVT::i1, 0, 
/*66759*/         OPC_EmitInteger, MVT::i1, 0, 
/*66762*/         OPC_EmitInteger, MVT::i1, 0, 
/*66765*/         OPC_EmitInteger, MVT::i1, 0, 
/*66768*/         OPC_EmitInteger, MVT::i1, 0, 
/*66771*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66789*/       /*Scope*/ 47, /*->66837*/
/*66790*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*66792*/         OPC_MoveParent,
/*66793*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66795*/         OPC_EmitInteger, MVT::i32, 15, 
/*66798*/         OPC_EmitInteger, MVT::i1, 0, 
/*66801*/         OPC_EmitInteger, MVT::i1, 0, 
/*66804*/         OPC_EmitInteger, MVT::i1, 1, 
/*66807*/         OPC_EmitInteger, MVT::i1, 0, 
/*66810*/         OPC_EmitInteger, MVT::i1, 0, 
/*66813*/         OPC_EmitInteger, MVT::i1, 0, 
/*66816*/         OPC_EmitInteger, MVT::i1, 0, 
/*66819*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66837*/       /*Scope*/ 45, /*->66883*/
/*66838*/         OPC_MoveParent,
/*66839*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66841*/         OPC_EmitInteger, MVT::i32, 15, 
/*66844*/         OPC_EmitInteger, MVT::i1, 0, 
/*66847*/         OPC_EmitInteger, MVT::i1, 0, 
/*66850*/         OPC_EmitInteger, MVT::i1, 0, 
/*66853*/         OPC_EmitInteger, MVT::i1, 0, 
/*66856*/         OPC_EmitInteger, MVT::i1, 0, 
/*66859*/         OPC_EmitInteger, MVT::i1, 0, 
/*66862*/         OPC_EmitInteger, MVT::i1, 0, 
/*66865*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66883*/       0, /*End of Scope*/
/*66884*/     /*Scope*/ 73|128,1/*201*/, /*->67087*/
/*66886*/       OPC_CheckChild0Type, MVT::v8i32,
/*66888*/       OPC_RecordChild1, // #1 = $rsrc
/*66889*/       OPC_RecordChild2, // #2 = $sampler
/*66890*/       OPC_MoveChild, 3,
/*66892*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66895*/       OPC_Scope, 47, /*->66944*/ // 4 children in Scope
/*66897*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*66899*/         OPC_MoveParent,
/*66900*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66902*/         OPC_EmitInteger, MVT::i32, 15, 
/*66905*/         OPC_EmitInteger, MVT::i1, 0, 
/*66908*/         OPC_EmitInteger, MVT::i1, 0, 
/*66911*/         OPC_EmitInteger, MVT::i1, 1, 
/*66914*/         OPC_EmitInteger, MVT::i1, 0, 
/*66917*/         OPC_EmitInteger, MVT::i1, 0, 
/*66920*/         OPC_EmitInteger, MVT::i1, 0, 
/*66923*/         OPC_EmitInteger, MVT::i1, 0, 
/*66926*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66944*/       /*Scope*/ 47, /*->66992*/
/*66945*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*66947*/         OPC_MoveParent,
/*66948*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66950*/         OPC_EmitInteger, MVT::i32, 15, 
/*66953*/         OPC_EmitInteger, MVT::i1, 0, 
/*66956*/         OPC_EmitInteger, MVT::i1, 0, 
/*66959*/         OPC_EmitInteger, MVT::i1, 0, 
/*66962*/         OPC_EmitInteger, MVT::i1, 0, 
/*66965*/         OPC_EmitInteger, MVT::i1, 0, 
/*66968*/         OPC_EmitInteger, MVT::i1, 0, 
/*66971*/         OPC_EmitInteger, MVT::i1, 0, 
/*66974*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66992*/       /*Scope*/ 47, /*->67040*/
/*66993*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*66995*/         OPC_MoveParent,
/*66996*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66998*/         OPC_EmitInteger, MVT::i32, 15, 
/*67001*/         OPC_EmitInteger, MVT::i1, 0, 
/*67004*/         OPC_EmitInteger, MVT::i1, 0, 
/*67007*/         OPC_EmitInteger, MVT::i1, 1, 
/*67010*/         OPC_EmitInteger, MVT::i1, 0, 
/*67013*/         OPC_EmitInteger, MVT::i1, 0, 
/*67016*/         OPC_EmitInteger, MVT::i1, 0, 
/*67019*/         OPC_EmitInteger, MVT::i1, 0, 
/*67022*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67040*/       /*Scope*/ 45, /*->67086*/
/*67041*/         OPC_MoveParent,
/*67042*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67044*/         OPC_EmitInteger, MVT::i32, 15, 
/*67047*/         OPC_EmitInteger, MVT::i1, 0, 
/*67050*/         OPC_EmitInteger, MVT::i1, 0, 
/*67053*/         OPC_EmitInteger, MVT::i1, 0, 
/*67056*/         OPC_EmitInteger, MVT::i1, 0, 
/*67059*/         OPC_EmitInteger, MVT::i1, 0, 
/*67062*/         OPC_EmitInteger, MVT::i1, 0, 
/*67065*/         OPC_EmitInteger, MVT::i1, 0, 
/*67068*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67086*/       0, /*End of Scope*/
/*67087*/     /*Scope*/ 73|128,1/*201*/, /*->67290*/
/*67089*/       OPC_CheckChild0Type, MVT::v16i32,
/*67091*/       OPC_RecordChild1, // #1 = $rsrc
/*67092*/       OPC_RecordChild2, // #2 = $sampler
/*67093*/       OPC_MoveChild, 3,
/*67095*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67098*/       OPC_Scope, 47, /*->67147*/ // 4 children in Scope
/*67100*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*67102*/         OPC_MoveParent,
/*67103*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67105*/         OPC_EmitInteger, MVT::i32, 15, 
/*67108*/         OPC_EmitInteger, MVT::i1, 0, 
/*67111*/         OPC_EmitInteger, MVT::i1, 0, 
/*67114*/         OPC_EmitInteger, MVT::i1, 1, 
/*67117*/         OPC_EmitInteger, MVT::i1, 0, 
/*67120*/         OPC_EmitInteger, MVT::i1, 0, 
/*67123*/         OPC_EmitInteger, MVT::i1, 0, 
/*67126*/         OPC_EmitInteger, MVT::i1, 0, 
/*67129*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67147*/       /*Scope*/ 47, /*->67195*/
/*67148*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*67150*/         OPC_MoveParent,
/*67151*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67153*/         OPC_EmitInteger, MVT::i32, 15, 
/*67156*/         OPC_EmitInteger, MVT::i1, 0, 
/*67159*/         OPC_EmitInteger, MVT::i1, 0, 
/*67162*/         OPC_EmitInteger, MVT::i1, 0, 
/*67165*/         OPC_EmitInteger, MVT::i1, 0, 
/*67168*/         OPC_EmitInteger, MVT::i1, 0, 
/*67171*/         OPC_EmitInteger, MVT::i1, 0, 
/*67174*/         OPC_EmitInteger, MVT::i1, 0, 
/*67177*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67195*/       /*Scope*/ 47, /*->67243*/
/*67196*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*67198*/         OPC_MoveParent,
/*67199*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67201*/         OPC_EmitInteger, MVT::i32, 15, 
/*67204*/         OPC_EmitInteger, MVT::i1, 0, 
/*67207*/         OPC_EmitInteger, MVT::i1, 0, 
/*67210*/         OPC_EmitInteger, MVT::i1, 1, 
/*67213*/         OPC_EmitInteger, MVT::i1, 0, 
/*67216*/         OPC_EmitInteger, MVT::i1, 0, 
/*67219*/         OPC_EmitInteger, MVT::i1, 0, 
/*67222*/         OPC_EmitInteger, MVT::i1, 0, 
/*67225*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67243*/       /*Scope*/ 45, /*->67289*/
/*67244*/         OPC_MoveParent,
/*67245*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67247*/         OPC_EmitInteger, MVT::i32, 15, 
/*67250*/         OPC_EmitInteger, MVT::i1, 0, 
/*67253*/         OPC_EmitInteger, MVT::i1, 0, 
/*67256*/         OPC_EmitInteger, MVT::i1, 0, 
/*67259*/         OPC_EmitInteger, MVT::i1, 0, 
/*67262*/         OPC_EmitInteger, MVT::i1, 0, 
/*67265*/         OPC_EmitInteger, MVT::i1, 0, 
/*67268*/         OPC_EmitInteger, MVT::i1, 0, 
/*67271*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67289*/       0, /*End of Scope*/
/*67290*/     0, /*End of Scope*/
/*67291*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->68110
/*67295*/     OPC_RecordChild0, // #0 = $addr
/*67296*/     OPC_Scope, 73|128,1/*201*/, /*->67500*/ // 4 children in Scope
/*67299*/       OPC_CheckChild0Type, MVT::v2i32,
/*67301*/       OPC_RecordChild1, // #1 = $rsrc
/*67302*/       OPC_RecordChild2, // #2 = $sampler
/*67303*/       OPC_MoveChild, 3,
/*67305*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67308*/       OPC_Scope, 47, /*->67357*/ // 4 children in Scope
/*67310*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*67312*/         OPC_MoveParent,
/*67313*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67315*/         OPC_EmitInteger, MVT::i32, 15, 
/*67318*/         OPC_EmitInteger, MVT::i1, 0, 
/*67321*/         OPC_EmitInteger, MVT::i1, 0, 
/*67324*/         OPC_EmitInteger, MVT::i1, 1, 
/*67327*/         OPC_EmitInteger, MVT::i1, 0, 
/*67330*/         OPC_EmitInteger, MVT::i1, 0, 
/*67333*/         OPC_EmitInteger, MVT::i1, 0, 
/*67336*/         OPC_EmitInteger, MVT::i1, 0, 
/*67339*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67357*/       /*Scope*/ 47, /*->67405*/
/*67358*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*67360*/         OPC_MoveParent,
/*67361*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67363*/         OPC_EmitInteger, MVT::i32, 15, 
/*67366*/         OPC_EmitInteger, MVT::i1, 0, 
/*67369*/         OPC_EmitInteger, MVT::i1, 0, 
/*67372*/         OPC_EmitInteger, MVT::i1, 0, 
/*67375*/         OPC_EmitInteger, MVT::i1, 0, 
/*67378*/         OPC_EmitInteger, MVT::i1, 0, 
/*67381*/         OPC_EmitInteger, MVT::i1, 0, 
/*67384*/         OPC_EmitInteger, MVT::i1, 0, 
/*67387*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67405*/       /*Scope*/ 47, /*->67453*/
/*67406*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*67408*/         OPC_MoveParent,
/*67409*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67411*/         OPC_EmitInteger, MVT::i32, 15, 
/*67414*/         OPC_EmitInteger, MVT::i1, 0, 
/*67417*/         OPC_EmitInteger, MVT::i1, 0, 
/*67420*/         OPC_EmitInteger, MVT::i1, 1, 
/*67423*/         OPC_EmitInteger, MVT::i1, 0, 
/*67426*/         OPC_EmitInteger, MVT::i1, 0, 
/*67429*/         OPC_EmitInteger, MVT::i1, 0, 
/*67432*/         OPC_EmitInteger, MVT::i1, 0, 
/*67435*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67453*/       /*Scope*/ 45, /*->67499*/
/*67454*/         OPC_MoveParent,
/*67455*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67457*/         OPC_EmitInteger, MVT::i32, 15, 
/*67460*/         OPC_EmitInteger, MVT::i1, 0, 
/*67463*/         OPC_EmitInteger, MVT::i1, 0, 
/*67466*/         OPC_EmitInteger, MVT::i1, 0, 
/*67469*/         OPC_EmitInteger, MVT::i1, 0, 
/*67472*/         OPC_EmitInteger, MVT::i1, 0, 
/*67475*/         OPC_EmitInteger, MVT::i1, 0, 
/*67478*/         OPC_EmitInteger, MVT::i1, 0, 
/*67481*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67499*/       0, /*End of Scope*/
/*67500*/     /*Scope*/ 73|128,1/*201*/, /*->67703*/
/*67502*/       OPC_CheckChild0Type, MVT::v4i32,
/*67504*/       OPC_RecordChild1, // #1 = $rsrc
/*67505*/       OPC_RecordChild2, // #2 = $sampler
/*67506*/       OPC_MoveChild, 3,
/*67508*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67511*/       OPC_Scope, 47, /*->67560*/ // 4 children in Scope
/*67513*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*67515*/         OPC_MoveParent,
/*67516*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67518*/         OPC_EmitInteger, MVT::i32, 15, 
/*67521*/         OPC_EmitInteger, MVT::i1, 0, 
/*67524*/         OPC_EmitInteger, MVT::i1, 0, 
/*67527*/         OPC_EmitInteger, MVT::i1, 1, 
/*67530*/         OPC_EmitInteger, MVT::i1, 0, 
/*67533*/         OPC_EmitInteger, MVT::i1, 0, 
/*67536*/         OPC_EmitInteger, MVT::i1, 0, 
/*67539*/         OPC_EmitInteger, MVT::i1, 0, 
/*67542*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67560*/       /*Scope*/ 47, /*->67608*/
/*67561*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*67563*/         OPC_MoveParent,
/*67564*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67566*/         OPC_EmitInteger, MVT::i32, 15, 
/*67569*/         OPC_EmitInteger, MVT::i1, 0, 
/*67572*/         OPC_EmitInteger, MVT::i1, 0, 
/*67575*/         OPC_EmitInteger, MVT::i1, 0, 
/*67578*/         OPC_EmitInteger, MVT::i1, 0, 
/*67581*/         OPC_EmitInteger, MVT::i1, 0, 
/*67584*/         OPC_EmitInteger, MVT::i1, 0, 
/*67587*/         OPC_EmitInteger, MVT::i1, 0, 
/*67590*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67608*/       /*Scope*/ 47, /*->67656*/
/*67609*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*67611*/         OPC_MoveParent,
/*67612*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67614*/         OPC_EmitInteger, MVT::i32, 15, 
/*67617*/         OPC_EmitInteger, MVT::i1, 0, 
/*67620*/         OPC_EmitInteger, MVT::i1, 0, 
/*67623*/         OPC_EmitInteger, MVT::i1, 1, 
/*67626*/         OPC_EmitInteger, MVT::i1, 0, 
/*67629*/         OPC_EmitInteger, MVT::i1, 0, 
/*67632*/         OPC_EmitInteger, MVT::i1, 0, 
/*67635*/         OPC_EmitInteger, MVT::i1, 0, 
/*67638*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67656*/       /*Scope*/ 45, /*->67702*/
/*67657*/         OPC_MoveParent,
/*67658*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67660*/         OPC_EmitInteger, MVT::i32, 15, 
/*67663*/         OPC_EmitInteger, MVT::i1, 0, 
/*67666*/         OPC_EmitInteger, MVT::i1, 0, 
/*67669*/         OPC_EmitInteger, MVT::i1, 0, 
/*67672*/         OPC_EmitInteger, MVT::i1, 0, 
/*67675*/         OPC_EmitInteger, MVT::i1, 0, 
/*67678*/         OPC_EmitInteger, MVT::i1, 0, 
/*67681*/         OPC_EmitInteger, MVT::i1, 0, 
/*67684*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67702*/       0, /*End of Scope*/
/*67703*/     /*Scope*/ 73|128,1/*201*/, /*->67906*/
/*67705*/       OPC_CheckChild0Type, MVT::v8i32,
/*67707*/       OPC_RecordChild1, // #1 = $rsrc
/*67708*/       OPC_RecordChild2, // #2 = $sampler
/*67709*/       OPC_MoveChild, 3,
/*67711*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67714*/       OPC_Scope, 47, /*->67763*/ // 4 children in Scope
/*67716*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*67718*/         OPC_MoveParent,
/*67719*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67721*/         OPC_EmitInteger, MVT::i32, 15, 
/*67724*/         OPC_EmitInteger, MVT::i1, 0, 
/*67727*/         OPC_EmitInteger, MVT::i1, 0, 
/*67730*/         OPC_EmitInteger, MVT::i1, 1, 
/*67733*/         OPC_EmitInteger, MVT::i1, 0, 
/*67736*/         OPC_EmitInteger, MVT::i1, 0, 
/*67739*/         OPC_EmitInteger, MVT::i1, 0, 
/*67742*/         OPC_EmitInteger, MVT::i1, 0, 
/*67745*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67763*/       /*Scope*/ 47, /*->67811*/
/*67764*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*67766*/         OPC_MoveParent,
/*67767*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67769*/         OPC_EmitInteger, MVT::i32, 15, 
/*67772*/         OPC_EmitInteger, MVT::i1, 0, 
/*67775*/         OPC_EmitInteger, MVT::i1, 0, 
/*67778*/         OPC_EmitInteger, MVT::i1, 0, 
/*67781*/         OPC_EmitInteger, MVT::i1, 0, 
/*67784*/         OPC_EmitInteger, MVT::i1, 0, 
/*67787*/         OPC_EmitInteger, MVT::i1, 0, 
/*67790*/         OPC_EmitInteger, MVT::i1, 0, 
/*67793*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67811*/       /*Scope*/ 47, /*->67859*/
/*67812*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*67814*/         OPC_MoveParent,
/*67815*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67817*/         OPC_EmitInteger, MVT::i32, 15, 
/*67820*/         OPC_EmitInteger, MVT::i1, 0, 
/*67823*/         OPC_EmitInteger, MVT::i1, 0, 
/*67826*/         OPC_EmitInteger, MVT::i1, 1, 
/*67829*/         OPC_EmitInteger, MVT::i1, 0, 
/*67832*/         OPC_EmitInteger, MVT::i1, 0, 
/*67835*/         OPC_EmitInteger, MVT::i1, 0, 
/*67838*/         OPC_EmitInteger, MVT::i1, 0, 
/*67841*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67859*/       /*Scope*/ 45, /*->67905*/
/*67860*/         OPC_MoveParent,
/*67861*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67863*/         OPC_EmitInteger, MVT::i32, 15, 
/*67866*/         OPC_EmitInteger, MVT::i1, 0, 
/*67869*/         OPC_EmitInteger, MVT::i1, 0, 
/*67872*/         OPC_EmitInteger, MVT::i1, 0, 
/*67875*/         OPC_EmitInteger, MVT::i1, 0, 
/*67878*/         OPC_EmitInteger, MVT::i1, 0, 
/*67881*/         OPC_EmitInteger, MVT::i1, 0, 
/*67884*/         OPC_EmitInteger, MVT::i1, 0, 
/*67887*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67905*/       0, /*End of Scope*/
/*67906*/     /*Scope*/ 73|128,1/*201*/, /*->68109*/
/*67908*/       OPC_CheckChild0Type, MVT::v16i32,
/*67910*/       OPC_RecordChild1, // #1 = $rsrc
/*67911*/       OPC_RecordChild2, // #2 = $sampler
/*67912*/       OPC_MoveChild, 3,
/*67914*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67917*/       OPC_Scope, 47, /*->67966*/ // 4 children in Scope
/*67919*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*67921*/         OPC_MoveParent,
/*67922*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67924*/         OPC_EmitInteger, MVT::i32, 15, 
/*67927*/         OPC_EmitInteger, MVT::i1, 0, 
/*67930*/         OPC_EmitInteger, MVT::i1, 0, 
/*67933*/         OPC_EmitInteger, MVT::i1, 1, 
/*67936*/         OPC_EmitInteger, MVT::i1, 0, 
/*67939*/         OPC_EmitInteger, MVT::i1, 0, 
/*67942*/         OPC_EmitInteger, MVT::i1, 0, 
/*67945*/         OPC_EmitInteger, MVT::i1, 0, 
/*67948*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67966*/       /*Scope*/ 47, /*->68014*/
/*67967*/         OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*67969*/         OPC_MoveParent,
/*67970*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67972*/         OPC_EmitInteger, MVT::i32, 15, 
/*67975*/         OPC_EmitInteger, MVT::i1, 0, 
/*67978*/         OPC_EmitInteger, MVT::i1, 0, 
/*67981*/         OPC_EmitInteger, MVT::i1, 0, 
/*67984*/         OPC_EmitInteger, MVT::i1, 0, 
/*67987*/         OPC_EmitInteger, MVT::i1, 0, 
/*67990*/         OPC_EmitInteger, MVT::i1, 0, 
/*67993*/         OPC_EmitInteger, MVT::i1, 0, 
/*67996*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68014*/       /*Scope*/ 47, /*->68062*/
/*68015*/         OPC_CheckPredicate, 92, // Predicate_TEX_SHADOW_ARRAY
/*68017*/         OPC_MoveParent,
/*68018*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68020*/         OPC_EmitInteger, MVT::i32, 15, 
/*68023*/         OPC_EmitInteger, MVT::i1, 0, 
/*68026*/         OPC_EmitInteger, MVT::i1, 0, 
/*68029*/         OPC_EmitInteger, MVT::i1, 1, 
/*68032*/         OPC_EmitInteger, MVT::i1, 0, 
/*68035*/         OPC_EmitInteger, MVT::i1, 0, 
/*68038*/         OPC_EmitInteger, MVT::i1, 0, 
/*68041*/         OPC_EmitInteger, MVT::i1, 0, 
/*68044*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68062*/       /*Scope*/ 45, /*->68108*/
/*68063*/         OPC_MoveParent,
/*68064*/         OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68066*/         OPC_EmitInteger, MVT::i32, 15, 
/*68069*/         OPC_EmitInteger, MVT::i1, 0, 
/*68072*/         OPC_EmitInteger, MVT::i1, 0, 
/*68075*/         OPC_EmitInteger, MVT::i1, 0, 
/*68078*/         OPC_EmitInteger, MVT::i1, 0, 
/*68081*/         OPC_EmitInteger, MVT::i1, 0, 
/*68084*/         OPC_EmitInteger, MVT::i1, 0, 
/*68087*/         OPC_EmitInteger, MVT::i1, 0, 
/*68090*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68108*/       0, /*End of Scope*/
/*68109*/     0, /*End of Scope*/
/*68110*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::LOAD_INPUT),// ->68152
/*68113*/     OPC_RecordChild0, // #0 = $tlst
/*68114*/     OPC_RecordChild1, // #1 = $attr_offset
/*68115*/     OPC_MoveChild, 1,
/*68117*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68120*/     OPC_MoveParent,
/*68121*/     OPC_RecordChild2, // #2 = $buf_idx_vgpr
/*68122*/     OPC_CheckPatternPredicate, 0, // (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68124*/     OPC_EmitConvertToTarget, 1,
/*68126*/     OPC_EmitInteger, MVT::i32, 0, 
/*68129*/     OPC_EmitInteger, MVT::i1, 0, 
/*68132*/     OPC_EmitInteger, MVT::i1, 0, 
/*68135*/     OPC_EmitInteger, MVT::i1, 0, 
/*68138*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0,
                  1/*#VTs*/, MVT::v4f32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
              // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:v4i32:$tlst, ?:i32:$buf_idx_vgpr, (imm:i16):$attr_offset, 0:i32, 0:i1, 0:i1, 0:i1)
/*68152*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 68154 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 385
  // #OPC_RecordNode                     = 1170
  // #OPC_RecordChild                    = 2137
  // #OPC_RecordMemRef                   = 16
  // #OPC_CaptureGlueInput               = 3
  // #OPC_MoveChild                      = 1422
  // #OPC_MoveParent                     = 1619
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 84
  // #OPC_CheckPatternPredicate          = 1222
  // #OPC_CheckPredicate                 = 394
  // #OPC_CheckOpcode                    = 428
  // #OPC_SwitchOpcode                   = 3
  // #OPC_CheckType                      = 544
  // #OPC_SwitchType                     = 106
  // #OPC_CheckChildType                 = 404
  // #OPC_CheckInteger                   = 16
  // #OPC_CheckChildInteger              = 236
  // #OPC_CheckCondCode                  = 9
  // #OPC_CheckValueType                 = 3
  // #OPC_CheckComplexPat                = 49
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 5032
  // #OPC_EmitStringInteger              = 220
  // #OPC_EmitRegister                   = 266
  // #OPC_EmitConvertToTarget            = 264
  // #OPC_EmitMergeInputChains           = 220
  // #OPC_EmitCopyToReg                  = 0
  // #OPC_EmitNode                       = 264
  // #OPC_EmitNodeXForm                  = 2088
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 33
  // #OPC_MorphNodeTo                    = 1200

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget.getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget.getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 2: return (Subtarget.hasCaymanISA());
  case 3: return (Subtarget.getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget.hasCaymanISA());
  case 4: return (Subtarget.getGeneration() <= AMDGPUSubtarget::R700);
  case 5: return (Subtarget.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 6: return (Subtarget.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (isCFDepth0());
  case 7: return (TM.Options.UnsafeFPMath);
  case 8: return (Subtarget.getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 2: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 3: { // Predicate_truncstorei8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 4: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 5: { // Predicate_truncstorei16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 6: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 7: { // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 8: { // Predicate_truncstorei8_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 9: { // Predicate_truncstorei16_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 10: { // Predicate_global_store
    SDNode *N = Node;

        return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 11: { // Predicate_IMM16bit
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return isUInt<16>(N->getZExtValue());
  }
  case 12: { // Predicate_truncstorei8_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 13: { // Predicate_truncstorei16_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 14: { // Predicate_local_store
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 15: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 16: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 17: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 18: { // Predicate_sextloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 19: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 20: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 21: { // Predicate_extloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 22: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 23: { // Predicate_sextloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 24: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { // Predicate_extloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 26: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 27: { // Predicate_load_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 28: { // Predicate_az_extload
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 29: { // Predicate_az_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 30: { // Predicate_az_extloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 31: { // Predicate_sextloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 32: { // Predicate_az_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 33: { // Predicate_az_extloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 34: { // Predicate_sextloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 35: { // Predicate_global_load
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 36: { // Predicate_load_param_exti8
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 37: { // Predicate_load_param_exti16
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 38: { // Predicate_load_param
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 39: { // Predicate_IMM8bitDWORD
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return (N->getZExtValue() & ~0x3FC) == 0;
  }
  case 40: { // Predicate_constant_load
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 41: { // Predicate_sextloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 42: { // Predicate_az_extloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 43: { // Predicate_sextloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 44: { // Predicate_az_extloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 45: { // Predicate_local_load
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 46: { // Predicate_IMM32bit
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return isUInt<32>(N->getZExtValue());
  }
  case 47: { // Predicate_sextloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 48: { // Predicate_az_extloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 49: { // Predicate_sextloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 50: { // Predicate_az_extloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 51: { // Predicate_atomic_load_add_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 52: { // Predicate_atomic_load_sub_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 53: { // Predicate_COND_OEQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 54: { // Predicate_COND_OGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 55: { // Predicate_COND_OGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 56: { // Predicate_COND_UNE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 57: { // Predicate_FP_ONE
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 58: { // Predicate_FP_ZERO
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 59: { // Predicate_COND_EQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 60: { // Predicate_COND_SGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 61: { // Predicate_COND_SGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 62: { // Predicate_atomic_swap_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 63: { // Predicate_atomic_load_and_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 64: { // Predicate_atomic_load_or_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 65: { // Predicate_atomic_load_xor_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 66: { // Predicate_atomic_load_min_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 67: { // Predicate_atomic_load_max_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 68: { // Predicate_atomic_load_umin_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 69: { // Predicate_atomic_load_umax_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 70: { // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

  AtomicSDNode *AN = cast<AtomicSDNode>(N);
  return AN->getMemoryVT() == MVT::i32 &&
         AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 71: { // Predicate_atomic_cmp_swap_64_local
    SDNode *N = Node;

  AtomicSDNode *AN = cast<AtomicSDNode>(N);
  return AN->getMemoryVT() == MVT::i64 &&
         AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 72: { // Predicate_TEX_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 73: { // Predicate_TEX_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 14;
  
  }
  case 74: { // Predicate_TEX_ARRAY_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 15;
  
  }
  case 75: { // Predicate_TEX_SHADOW
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 76: { // Predicate_mskor_global
    SDNode *N = Node;

  return dyn_cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 77: { // Predicate_anonymous_848
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (TM.getSubtarget<AMDGPUSubtarget>().getGeneration() <
      AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
                       static_cast<const SIRegisterInfo*>(TM.getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 78: { // Predicate_anonymous_854
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 79: { // Predicate_COND_OLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 80: { // Predicate_COND_OLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 81: { // Predicate_COND_O
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 82: { // Predicate_COND_UO
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 83: { // Predicate_COND_SLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 84: { // Predicate_COND_SLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 85: { // Predicate_COND_NE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 86: { // Predicate_COND_ULT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 87: { // Predicate_COND_ULE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 88: { // Predicate_COND_UGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 89: { // Predicate_COND_UGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 90: { // Predicate_anonymous_850
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  if (TM.getSubtarget<AMDGPUSubtarget>().getGeneration() <
      AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
                       static_cast<const SIRegisterInfo*>(TM.getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 91: { // Predicate_TEX_RECT
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 92: { // Predicate_TEX_SHADOW_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+9);
    return SelectMUBUFAddr32(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first, Result[NextRes+7].first, Result[NextRes+8].first);
  case 1:
    Result.resize(NextRes+3);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 2:
    Result.resize(NextRes+4);
    return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 3:
    Result.resize(NextRes+2);
    return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 4:
    Result.resize(NextRes+2);
    return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 5:
    Result.resize(NextRes+1);
    return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), MVT::i1);

  }
  case 2: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), MVT::i8);

  }
  case 3: {  // as_dword_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() >> 2, MVT::i32);

  }
  case 4: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), MVT::i32);

  }
  }
}

