#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55571a731360 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55571aa4ce70 .scope module, "top_cmd_tb" "top_cmd_tb" 3 3;
 .timescale -9 -12;
P_0x55571a75f8b0 .param/l "CMD_ADDR" 1 3 138, C4<000000101100>;
P_0x55571a75f8f0 .param/l "CMD_CFG" 1 3 136, C4<000000100100>;
P_0x55571a75f930 .param/l "CMD_DMY" 1 3 140, C4<000000110100>;
P_0x55571a75f970 .param/l "CMD_LEN" 1 3 139, C4<000000110000>;
P_0x55571a75f9b0 .param/l "CMD_OP" 1 3 137, C4<000000101000>;
P_0x55571a75f9f0 .param/l "CS_CTRL" 1 3 135, C4<000000011000>;
P_0x55571a75fa30 .param/l "CTRL" 1 3 133, C4<000000000100>;
P_0x55571a75fa70 .param/l "DMA_ADDR" 1 3 142, C4<000000111100>;
P_0x55571a75fab0 .param/l "DMA_CFG" 1 3 141, C4<000000111000>;
P_0x55571a75faf0 .param/l "DMA_LEN" 1 3 143, C4<000001000000>;
P_0x55571a75fb30 .param/l "FIFO_RX" 1 3 145, C4<000001001000>;
P_0x55571a75fb70 .param/l "FIFO_TX" 1 3 144, C4<000001000100>;
P_0x55571a75fbb0 .param/l "STATUS" 1 3 134, C4<000000001000>;
v0x55571abc11c0_0 .var "clk", 0 0;
v0x55571abc1260_0 .net "cs_n", 0 0, L_0x55571abeaf70;  1 drivers
v0x55571abc1350_0 .var "dword", 31 0;
v0x55571abc13f0_0 .var/i "i", 31 0;
o0x7f6554058058 .functor BUFZ 4, C4<zzzz>; HiZ drive
I0x55571a7f37f0 .island tran;
p0x7f6554058058 .port I0x55571a7f37f0, o0x7f6554058058;
v0x55571abc1490_0 .net8 "io", 3 0, p0x7f6554058058;  0 drivers, strength-aware
v0x55571abc1580_0 .net "irq", 0 0, L_0x55571abd9f20;  1 drivers
v0x55571abc1670_0 .net "m_araddr", 31 0, L_0x55571abdde90;  1 drivers
v0x55571abc1710_0 .net "m_arready", 0 0, v0x55571abbc520_0;  1 drivers
v0x55571abc17b0_0 .net "m_arvalid", 0 0, L_0x55571abddf90;  1 drivers
v0x55571abc1850_0 .net "m_awaddr", 31 0, L_0x55571abde3f0;  1 drivers
v0x55571abc18f0_0 .net "m_awready", 0 0, v0x55571abbc7a0_0;  1 drivers
v0x55571abc1990_0 .net "m_awvalid", 0 0, L_0x55571abde4f0;  1 drivers
v0x55571abc1a30_0 .net "m_bready", 0 0, L_0x55571abde970;  1 drivers
v0x55571abc1ad0_0 .net "m_bresp", 1 0, v0x55571abbc980_0;  1 drivers
v0x55571abc1b70_0 .net "m_bvalid", 0 0, v0x55571abbca20_0;  1 drivers
v0x55571abc1c10_0 .net "m_rdata", 31 0, v0x55571abbcde0_0;  1 drivers
v0x55571abc1cb0_0 .net "m_rready", 0 0, L_0x55571abde0e0;  1 drivers
v0x55571abc1d50_0 .net "m_rresp", 1 0, v0x55571abbd0d0_0;  1 drivers
v0x55571abc1df0_0 .net "m_rvalid", 0 0, v0x55571abbd170_0;  1 drivers
v0x55571abc1e90_0 .net "m_wdata", 31 0, L_0x55571abde660;  1 drivers
v0x55571abc1f30_0 .net "m_wready", 0 0, v0x55571abbd350_0;  1 drivers
v0x55571abc1fd0_0 .net "m_wstrb", 3 0, L_0x55571abde5f0;  1 drivers
v0x55571abc2070_0 .net "m_wvalid", 0 0, L_0x55571abde760;  1 drivers
v0x55571abc2110_0 .var "paddr", 11 0;
v0x55571abc21d0_0 .var "penable", 0 0;
v0x55571abc2270_0 .net "prdata", 31 0, v0x55571aaf1540_0;  1 drivers
L_0x7f65540041c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55571abc2330_0 .net "pready", 0 0, L_0x7f65540041c8;  1 drivers
v0x55571abc23d0_0 .var "psel", 0 0;
v0x55571abc2470_0 .net "pslverr", 0 0, v0x55571ab95ef0_0;  1 drivers
v0x55571abc2510_0 .var "pstrb", 3 0;
v0x55571abc25d0_0 .var "pwdata", 31 0;
v0x55571abc26e0_0 .var "pwrite", 0 0;
v0x55571abc27d0_0 .var/i "rb_ok", 31 0;
v0x55571abc2ac0_0 .var "rd03", 31 0;
v0x55571abc2ba0_0 .var "rd0b", 31 0;
v0x55571abc2c80_0 .var "resetn", 0 0;
o0x7f6554056648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55571abc2d20_0 .net "s_araddr", 31 0, o0x7f6554056648;  0 drivers
v0x55571abc2e30_0 .net "s_arready", 0 0, v0x55571abacc40_0;  1 drivers
o0x7f65540566a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55571abc2f20_0 .net "s_arvalid", 0 0, o0x7f65540566a8;  0 drivers
L_0x7f6554004018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571abc3010_0 .net "s_awaddr", 31 0, L_0x7f6554004018;  1 drivers
v0x55571abc3120_0 .net "s_awready", 0 0, v0x55571abacec0_0;  1 drivers
L_0x7f6554004060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571abc3210_0 .net "s_awvalid", 0 0, L_0x7f6554004060;  1 drivers
L_0x7f6554004180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571abc3300_0 .net "s_bready", 0 0, L_0x7f6554004180;  1 drivers
v0x55571abc33f0_0 .net "s_bresp", 1 0, v0x55571abad0a0_0;  1 drivers
v0x55571abc3500_0 .net "s_bvalid", 0 0, v0x55571abad280_0;  1 drivers
v0x55571abc35f0_0 .net "s_rdata", 31 0, v0x55571abae970_0;  1 drivers
o0x7f6554056d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55571abc3700_0 .net "s_rready", 0 0, o0x7f6554056d68;  0 drivers
v0x55571abc37f0_0 .net "s_rresp", 1 0, v0x55571abaeb50_0;  1 drivers
v0x55571abc3900_0 .net "s_rvalid", 0 0, v0x55571abaebf0_0;  1 drivers
L_0x7f65540040a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571abc39f0_0 .net "s_wdata", 31 0, L_0x7f65540040a8;  1 drivers
v0x55571abc3b00_0 .net "s_wready", 0 0, v0x55571abaf190_0;  1 drivers
L_0x7f65540040f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55571abc3bf0_0 .net "s_wstrb", 3 0, L_0x7f65540040f0;  1 drivers
L_0x7f6554004138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571abc3d00_0 .net "s_wvalid", 0 0, L_0x7f6554004138;  1 drivers
v0x55571abc3df0_0 .net "sclk", 0 0, L_0x55571abeae30;  1 drivers
p0x7f65540592e8 .port I0x55571a7f37f0, L_0x55571abeb1c0;
 .tranvp 4 1 0, I0x55571a7f37f0, p0x7f6554058058 p0x7f65540592e8;
p0x7f6554059318 .port I0x55571a7f37f0, L_0x55571abeb530;
 .tranvp 4 1 1, I0x55571a7f37f0, p0x7f6554058058 p0x7f6554059318;
p0x7f6554059348 .port I0x55571a7f37f0, L_0x55571abeb850;
 .tranvp 4 1 2, I0x55571a7f37f0, p0x7f6554058058 p0x7f6554059348;
p0x7f6554059378 .port I0x55571a7f37f0, L_0x55571abebc60;
 .tranvp 4 1 3, I0x55571a7f37f0, p0x7f6554058058 p0x7f6554059378;
S_0x55571aab5c50 .scope task, "apb_read" "apb_read" 3 122, 3 122 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571ab1bcb0_0 .var "addr", 11 0;
v0x55571aad5210_0 .var "data", 31 0;
E_0x55571a7eaf20 .event posedge, v0x55571ab88dc0_0;
TD_top_cmd_tb.apb_read ;
    %wait E_0x55571a7eaf20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abc23d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abc21d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abc26e0_0, 0;
    %load/vec4 v0x55571ab1bcb0_0;
    %assign/vec4 v0x55571abc2110_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abc2510_0, 0;
    %wait E_0x55571a7eaf20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abc21d0_0, 0;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc2270_0;
    %store/vec4 v0x55571aad5210_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abc23d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abc21d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55571abc2110_0, 0;
    %end;
S_0x55571aac49f0 .scope task, "apb_write" "apb_write" 3 113, 3 113 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571aad40b0_0 .var "addr", 11 0;
v0x55571aad2f50_0 .var "data", 31 0;
TD_top_cmd_tb.apb_write ;
    %wait E_0x55571a7eaf20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abc23d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abc21d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abc26e0_0, 0;
    %load/vec4 v0x55571aad40b0_0;
    %assign/vec4 v0x55571abc2110_0, 0;
    %load/vec4 v0x55571aad2f50_0;
    %assign/vec4 v0x55571abc25d0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55571abc2510_0, 0;
    %wait E_0x55571a7eaf20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abc21d0_0, 0;
    %wait E_0x55571a7eaf20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abc23d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abc21d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abc26e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55571abc2110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abc25d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abc2510_0, 0;
    %end;
S_0x55571aac4670 .scope task, "cfg_cmd" "cfg_cmd" 3 180, 3 180 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571aad1df0_0 .var "addr", 31 0;
v0x55571a6bee10_0 .var "addr_bytes", 1 0;
v0x55571a71aa30_0 .var "cfg", 31 0;
v0x55571aa3e3c0_0 .var "dummies", 3 0;
v0x55571aaa7000_0 .var "is_write", 0 0;
v0x55571aa9ff80_0 .var "lanes_addr", 1 0;
v0x55571aa71e30_0 .var "lanes_cmd", 1 0;
v0x55571ab95090_0 .var "lanes_data", 1 0;
v0x55571ab92f30_0 .var "len", 31 0;
v0x55571aa3d7f0_0 .var "mode", 7 0;
v0x55571aa3e060_0 .var "op", 31 0;
v0x55571aab1fc0_0 .var "opcode", 7 0;
TD_top_cmd_tb.cfg_cmd ;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x55571aaa7000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aa3e3c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571a6bee10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571ab95090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aa9ff80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aa71e30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571a71aa30_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55571aa3d7f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aab1fc0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55571aa3e060_0, 0, 32;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %load/vec4 v0x55571a71aa30_0;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %load/vec4 v0x55571aa3e060_0;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %load/vec4 v0x55571aad1df0_0;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %load/vec4 v0x55571ab92f30_0;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %end;
S_0x55571aac7d60 .scope task, "cfg_dma" "cfg_dma" 3 197, 3 197 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571ab79c60_0 .var "addr", 31 0;
v0x55571ab79ed0_0 .var "burst_words", 3 0;
v0x55571ab9a4f0_0 .var "d", 31 0;
v0x55571ab15570_0 .var "dir_read_to_mem", 0 0;
v0x55571aac0700_0 .var "incr", 0 0;
v0x55571aaa0eb0_0 .var "len", 31 0;
TD_top_cmd_tb.cfg_dma ;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v0x55571aac0700_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571ab15570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571ab79ed0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571ab9a4f0_0, 0, 32;
    %pushi/vec4 56, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %load/vec4 v0x55571ab9a4f0_0;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %pushi/vec4 60, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %load/vec4 v0x55571ab79c60_0;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %load/vec4 v0x55571aaa0eb0_0;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %end;
S_0x55571aab5490 .scope task, "ctrl_dma_enable" "ctrl_dma_enable" 3 153, 3 153 0, S_0x55571aa4ce70;
 .timescale -9 -12;
TD_top_cmd_tb.ctrl_dma_enable ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %pushi/vec4 65, 0, 32;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %end;
S_0x55571aab50b0 .scope task, "ctrl_enable" "ctrl_enable" 3 148, 3 148 0, S_0x55571aa4ce70;
 .timescale -9 -12;
TD_top_cmd_tb.ctrl_enable ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %end;
S_0x55571aab6030 .scope task, "ctrl_set_mode0" "ctrl_set_mode0" 3 151, 3 151 0, S_0x55571aa4ce70;
 .timescale -9 -12;
TD_top_cmd_tb.ctrl_set_mode0 ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %end;
S_0x55571aab5870 .scope task, "ctrl_trigger" "ctrl_trigger" 3 152, 3 152 0, S_0x55571aa4ce70;
 .timescale -9 -12;
TD_top_cmd_tb.ctrl_trigger ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %pushi/vec4 257, 0, 32;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %end;
S_0x55571aac4d70 .scope begin, "dma03_wait" "dma03_wait" 3 701, 3 701 0, S_0x55571aa4ce70;
 .timescale -9 -12;
S_0x55571aab6890 .scope begin, "dma0b_wait" "dma0b_wait" 3 715, 3 715 0, S_0x55571aa4ce70;
 .timescale -9 -12;
S_0x55571aab3920 .scope begin, "drain_after_id" "drain_after_id" 3 318, 3 318 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571aaaba80_0 .var "fstat", 31 0;
v0x55571ab6c490_0 .var/i "k", 31 0;
S_0x55571aab9c60 .scope task, "drain_rx_fifo" "drain_rx_fifo" 3 222, 3 222 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571ab598b0_0 .var "dummy", 31 0;
v0x55571ab5cef0_0 .var "fstat", 31 0;
v0x55571ab84ee0_0 .var/i "k", 31 0;
TD_top_cmd_tb.drain_rx_fifo ;
    %fork t_1, S_0x55571aab7050;
    %jmp t_0;
    .scope S_0x55571aab7050;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571ab84ee0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x55571ab84ee0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571ab5cef0_0, 0, 32;
    %load/vec4 v0x55571ab5cef0_0;
    %parti/s 4, 4, 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_8.2, 4;
    %disable S_0x55571aab7050;
T_8.2 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571ab598b0_0, 0, 32;
    %load/vec4 v0x55571ab84ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571ab84ee0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571ab5cef0_0, 0, 32;
    %load/vec4 v0x55571ab5cef0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_8.4, 4;
    %vpi_call/w 3 234 "$fatal", 32'sb00000000000000000000000000000001, "RX FIFO not empty after drain" {0 0 0};
T_8.4 ;
    %end;
    .scope S_0x55571aab9c60;
t_0 %join;
    %end;
S_0x55571aab7050 .scope begin, "drain" "drain" 3 226, 3 226 0, S_0x55571aab9c60;
 .timescale -9 -12;
S_0x55571aab6c70 .scope module, "dut" "qspi_controller" 3 67, 4 7 0, S_0x55571aa4ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 32 "m_axi_awaddr";
    .port_info 12 /OUTPUT 1 "m_axi_awvalid";
    .port_info 13 /INPUT 1 "m_axi_awready";
    .port_info 14 /OUTPUT 32 "m_axi_wdata";
    .port_info 15 /OUTPUT 1 "m_axi_wvalid";
    .port_info 16 /OUTPUT 4 "m_axi_wstrb";
    .port_info 17 /INPUT 1 "m_axi_wready";
    .port_info 18 /INPUT 1 "m_axi_bvalid";
    .port_info 19 /INPUT 2 "m_axi_bresp";
    .port_info 20 /OUTPUT 1 "m_axi_bready";
    .port_info 21 /OUTPUT 32 "m_axi_araddr";
    .port_info 22 /OUTPUT 1 "m_axi_arvalid";
    .port_info 23 /INPUT 1 "m_axi_arready";
    .port_info 24 /INPUT 32 "m_axi_rdata";
    .port_info 25 /INPUT 1 "m_axi_rvalid";
    .port_info 26 /INPUT 2 "m_axi_rresp";
    .port_info 27 /OUTPUT 1 "m_axi_rready";
    .port_info 28 /INPUT 32 "s_axi_awaddr";
    .port_info 29 /INPUT 1 "s_axi_awvalid";
    .port_info 30 /OUTPUT 1 "s_axi_awready";
    .port_info 31 /INPUT 32 "s_axi_wdata";
    .port_info 32 /INPUT 4 "s_axi_wstrb";
    .port_info 33 /INPUT 1 "s_axi_wvalid";
    .port_info 34 /OUTPUT 1 "s_axi_wready";
    .port_info 35 /OUTPUT 2 "s_axi_bresp";
    .port_info 36 /OUTPUT 1 "s_axi_bvalid";
    .port_info 37 /INPUT 1 "s_axi_bready";
    .port_info 38 /INPUT 32 "s_axi_araddr";
    .port_info 39 /INPUT 1 "s_axi_arvalid";
    .port_info 40 /OUTPUT 1 "s_axi_arready";
    .port_info 41 /OUTPUT 32 "s_axi_rdata";
    .port_info 42 /OUTPUT 2 "s_axi_rresp";
    .port_info 43 /OUTPUT 1 "s_axi_rvalid";
    .port_info 44 /INPUT 1 "s_axi_rready";
    .port_info 45 /OUTPUT 1 "sclk";
    .port_info 46 /OUTPUT 1 "cs_n";
    .port_info 47 /INOUT 4 "io";
    .port_info 48 /OUTPUT 1 "irq";
P_0x55571ab55f50 .param/l "ADDR_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x55571ab55f90 .param/l "APB_ADDR_WIDTH" 0 4 9, +C4<00000000000000000000000000001100>;
P_0x55571ab55fd0 .param/l "APB_WINDOW_LSB" 0 4 10, +C4<00000000000000000000000000001100>;
P_0x55571ab56010 .param/l "FIFO_DEPTH" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x55571ab56050 .param/l "HAS_PSTRB" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x55571ab56090 .param/l "HAS_WP" 0 4 12, +C4<00000000000000000000000000000000>;
P_0x55571ab560d0 .param/l "LEVEL_WIDTH" 1 4 131, +C4<00000000000000000000000000000101>;
L_0x55571abda1d0 .functor OR 1, v0x55571ab8d390_0, L_0x55571abdc850, C4<0>, C4<0>;
L_0x55571abda2c0 .functor OR 1, L_0x55571abda1d0, v0x55571abad1e0_0, C4<0>, C4<0>;
L_0x55571abda5c0 .functor OR 1, L_0x55571abde2f0, L_0x55571abd4320, C4<0>, C4<0>;
L_0x55571abdb240 .functor OR 1, L_0x55571abd44f0, L_0x55571abdeb00, C4<0>, C4<0>;
L_0x55571abdb2e0 .functor OR 1, L_0x55571abdb240, v0x55571abae1f0_0, C4<0>, C4<0>;
L_0x55571abdb3f0 .functor NOT 1, L_0x55571abd6950, C4<0>, C4<0>, C4<0>;
L_0x55571abdb530 .functor AND 1, v0x55571a7eed90_0, L_0x55571abdb3f0, C4<1>, C4<1>;
L_0x55571abdb5a0 .functor NOT 1, v0x55571abad1e0_0, C4<0>, C4<0>, C4<0>;
L_0x55571abdb660 .functor AND 1, L_0x55571abdb530, L_0x55571abdb5a0, C4<1>, C4<1>;
L_0x55571abdeb70 .functor NOT 1, L_0x55571abd6950, C4<0>, C4<0>, C4<0>;
L_0x55571abdebe0 .functor AND 1, L_0x55571abd70a0, L_0x55571abdeb70, C4<1>, C4<1>;
L_0x55571abe01a0 .functor OR 1, v0x55571a696010_0, v0x55571abaec90_0, C4<0>, C4<0>;
L_0x55571abe0af0 .functor BUFZ 1, v0x55571a5c6860_0, C4<0>, C4<0>, C4<0>;
L_0x55571abe0bb0 .functor BUFZ 1, v0x55571a677940_0, C4<0>, C4<0>, C4<0>;
L_0x55571abe0300 .functor BUFZ 2, L_0x55571abd7600, C4<00>, C4<00>, C4<00>;
L_0x55571abe0e50 .functor BUFZ 1, v0x55571aba42d0_0, C4<0>, C4<0>, C4<0>;
L_0x55571abe1840 .functor BUFZ 1, v0x55571ab93ac0_0, C4<0>, C4<0>, C4<0>;
L_0x55571abe1bd0 .functor NOT 1, L_0x55571abdbc80, C4<0>, C4<0>, C4<0>;
L_0x55571abe1d70 .functor AND 1, v0x55571a696010_0, L_0x55571abe1bd0, C4<1>, C4<1>;
L_0x55571abe1e80 .functor AND 1, L_0x55571abe1d70, L_0x55571abe1de0, C4<1>, C4<1>;
L_0x55571abdf640 .functor NOT 1, v0x55571abad1e0_0, C4<0>, C4<0>, C4<0>;
L_0x55571abe1170 .functor AND 1, L_0x55571abea5f0, L_0x55571abdf640, C4<1>, C4<1>;
L_0x55571abe2050 .functor OR 1, L_0x55571abe1170, L_0x55571abe1e80, C4<0>, C4<0>;
L_0x55571abeae30 .functor BUFZ 1, L_0x55571abe2470, C4<0>, C4<0>, C4<0>;
L_0x55571abeaf70 .functor BUFZ 1, v0x55571aba93c0_0, C4<0>, C4<0>, C4<0>;
v0x55571abafb90_0 .net *"_ivl_100", 0 0, L_0x55571abe1d70;  1 drivers
L_0x7f6554004fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571abafc30_0 .net/2u *"_ivl_102", 31 0, L_0x7f6554004fd8;  1 drivers
v0x55571abafcd0_0 .net *"_ivl_104", 0 0, L_0x55571abe1de0;  1 drivers
v0x55571abafd70_0 .net *"_ivl_108", 0 0, L_0x55571abdf640;  1 drivers
v0x55571abafe10_0 .net *"_ivl_110", 0 0, L_0x55571abe1170;  1 drivers
v0x55571abafeb0_0 .net *"_ivl_28", 0 0, L_0x55571abdb240;  1 drivers
v0x55571abaff50_0 .net *"_ivl_32", 0 0, L_0x55571abdb3f0;  1 drivers
v0x55571abafff0_0 .net *"_ivl_34", 0 0, L_0x55571abdb530;  1 drivers
v0x55571abb0090_0 .net *"_ivl_36", 0 0, L_0x55571abdb5a0;  1 drivers
v0x55571abb0130_0 .net *"_ivl_40", 0 0, L_0x55571abdeb70;  1 drivers
L_0x7f6554004e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55571abb01d0_0 .net/2u *"_ivl_46", 1 0, L_0x7f6554004e28;  1 drivers
L_0x7f6554004e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55571abb0270_0 .net/2u *"_ivl_50", 1 0, L_0x7f6554004e70;  1 drivers
v0x55571abb0310_0 .net *"_ivl_6", 0 0, L_0x55571abda1d0;  1 drivers
L_0x7f6554004eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55571abb03b0_0 .net/2u *"_ivl_62", 0 0, L_0x7f6554004eb8;  1 drivers
L_0x7f6554004f00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571abb0450_0 .net/2u *"_ivl_78", 31 0, L_0x7f6554004f00;  1 drivers
L_0x7f6554004f48 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55571abb04f0_0 .net/2u *"_ivl_82", 31 0, L_0x7f6554004f48;  1 drivers
L_0x7f6554004f90 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571abb0590_0 .net/2u *"_ivl_86", 28 0, L_0x7f6554004f90;  1 drivers
v0x55571abb0630_0 .net *"_ivl_98", 0 0, L_0x55571abe1bd0;  1 drivers
v0x55571abb06d0_0 .net "addr_bytes_w", 1 0, L_0x55571abd87c0;  1 drivers
v0x55571abb0770_0 .net "addr_lanes_w", 1 0, L_0x55571abd8530;  1 drivers
v0x55571abb0810_0 .net "burst_size_w", 3 0, L_0x55571abd92e0;  1 drivers
v0x55571abb08b0_0 .net "ce_addr_bytes_w", 1 0, v0x55571ab7dd30_0;  1 drivers
v0x55571abb0950_0 .net "ce_addr_lanes_w", 1 0, v0x55571ab739f0_0;  1 drivers
v0x55571abb09f0_0 .net "ce_addr_w", 31 0, v0x55571ab6fc40_0;  1 drivers
v0x55571abb0a90_0 .net "ce_clk_div_w", 2 0, v0x55571aa44f50_0;  1 drivers
v0x55571abb0b30_0 .net "ce_cmd_lanes_w", 1 0, v0x55571aa479e0_0;  1 drivers
v0x55571abb0bd0_0 .net "ce_cpha_w", 0 0, v0x55571ab93ac0_0;  1 drivers
v0x55571abb0c70_0 .net "ce_cpol_w", 0 0, v0x55571aba42d0_0;  1 drivers
v0x55571abb0d10_0 .net "ce_cs_auto_w", 0 0, v0x55571a677940_0;  1 drivers
v0x55571abb0db0_0 .net "ce_data_lanes_w", 1 0, v0x55571ab72420_0;  1 drivers
v0x55571abb0e50_0 .net "ce_dir_w", 0 0, L_0x55571abdbc80;  1 drivers
v0x55571abb0ef0_0 .net "ce_dummy_cycles_w", 3 0, v0x55571a6ce750_0;  1 drivers
v0x55571abb0f90_0 .net "ce_len_w", 31 0, v0x55571a61f1b0_0;  1 drivers
v0x55571abb1030_0 .net "ce_mode_bits_w", 7 0, v0x55571a5fc6b0_0;  1 drivers
v0x55571abb10d0_0 .net "ce_mode_en_w", 0 0, v0x55571a7273e0_0;  1 drivers
v0x55571abb1170_0 .net "ce_opcode_w", 7 0, v0x55571a606850_0;  1 drivers
v0x55571abb1210_0 .net "ce_quad_en_w", 0 0, v0x55571a5c6860_0;  1 drivers
v0x55571abb12b0_0 .net "ce_xip_cont_w", 0 0, v0x55571a7f63b0_0;  1 drivers
v0x55571abb1350_0 .net "clk", 0 0, v0x55571abc11c0_0;  1 drivers
v0x55571abb13f0_0 .net "clk_div_w", 2 0, L_0x55571abd72b0;  1 drivers
v0x55571abb1490_0 .net "cmd_addr_w", 31 0, L_0x55571abd9060;  1 drivers
v0x55571abb1530_0 .net "cmd_busy_w", 0 0, v0x55571ab8d390_0;  1 drivers
v0x55571abb15d0_0 .net "cmd_done_set_w", 0 0, v0x55571ab62550_0;  1 drivers
v0x55571abb1670_0 .net "cmd_lanes_w", 1 0, L_0x55571abd8350;  1 drivers
v0x55571abb1710_0 .net "cmd_len_w", 31 0, L_0x55571abd90d0;  1 drivers
v0x55571abb17b0_0 .net "cmd_start_pulse", 0 0, L_0x55571abdb660;  1 drivers
v0x55571abb1850_0 .var "cmd_start_q", 0 0;
v0x55571abb18f0_0 .net "cmd_start_w", 0 0, v0x55571a7eed90_0;  1 drivers
v0x55571abb1990_0 .net "cmd_trigger_clr_w", 0 0, v0x55571ab637c0_0;  1 drivers
v0x55571abb1a30_0 .net "cpha_w", 0 0, L_0x55571abd6a80;  1 drivers
v0x55571abb1ad0_0 .net "cpol_w", 0 0, L_0x55571abd6bc0;  1 drivers
v0x55571abb1b70_0 .net "cs_auto_w", 0 0, L_0x55571abd7350;  1 drivers
v0x55571abb1c10_0 .net "cs_delay_w", 1 0, L_0x55571abd7600;  1 drivers
v0x55571abb1cb0_0 .net "cs_level_w", 1 0, L_0x55571abd7560;  1 drivers
v0x55571abb1d50_0 .net "cs_n", 0 0, L_0x55571abeaf70;  alias, 1 drivers
v0x55571abb1df0_0 .net "cs_n_int", 0 0, v0x55571aba93c0_0;  1 drivers
v0x55571abb1e90_0 .net "data_lanes_w", 1 0, L_0x55571abd85d0;  1 drivers
v0x55571abb1f30_0 .net "dma_addr_w", 31 0, L_0x55571abd9840;  1 drivers
v0x55571abb1fd0_0 .net "dma_axi_err_w", 0 0, v0x55571aa64570_0;  1 drivers
v0x55571abb2070_0 .net "dma_busy_w", 0 0, L_0x55571abdc850;  1 drivers
v0x55571abb2110_0 .net "dma_dir_w", 0 0, L_0x55571abd9510;  1 drivers
v0x55571abb21b0_0 .net "dma_done_set_w", 0 0, v0x55571ab55590_0;  1 drivers
v0x55571abb2250_0 .net "dma_en_w", 0 0, L_0x55571abd70a0;  1 drivers
v0x55571abb22f0_0 .net "dma_len_w", 31 0, L_0x55571abd98b0;  1 drivers
v0x55571abb2390_0 .net "dummy_cycles_w", 3 0, L_0x55571abd8af0;  1 drivers
v0x55571abb2840_0 .net "enable_w", 0 0, L_0x55571abd6860;  1 drivers
v0x55571abb28e0_0 .net "extra_dummy_w", 7 0, L_0x55571abd9240;  1 drivers
v0x55571abb2980_0 .net "fifo_rx_empty_w", 0 0, L_0x55571abdaf90;  1 drivers
v0x55571abb2a20_0 .net "fifo_rx_full_w", 0 0, L_0x55571abdae60;  1 drivers
v0x55571abb2ac0_0 .var "fifo_rx_level_q", 4 0;
v0x55571abb2b60_0 .net "fifo_rx_level_w", 4 0, L_0x55571abdb140;  1 drivers
v0x55571abb2c00_0 .net "fifo_rx_rd_data_w", 31 0, L_0x55571abdb0d0;  1 drivers
v0x55571abb2ca0_0 .net "fifo_rx_re_csr_w", 0 0, L_0x55571abd44f0;  1 drivers
v0x55571abb2d40_0 .net "fifo_rx_re_dma_w", 0 0, L_0x55571abdeb00;  1 drivers
v0x55571abb2de0_0 .net "fifo_tx_data_csr_w", 31 0, L_0x55571abd4430;  1 drivers
v0x55571abb2e80_0 .net "fifo_tx_data_dma_w", 31 0, L_0x55571abde230;  1 drivers
v0x55571abb2f20_0 .net "fifo_tx_data_w", 31 0, L_0x55571abda6d0;  1 drivers
v0x55571abb2fc0_0 .net "fifo_tx_empty_w", 0 0, L_0x55571abdab60;  1 drivers
v0x55571abb3060_0 .net "fifo_tx_full_w", 0 0, L_0x55571abda810;  1 drivers
v0x55571abb3100_0 .var "fifo_tx_level_q", 4 0;
v0x55571abb31a0_0 .net "fifo_tx_level_w", 4 0, L_0x55571abdad60;  1 drivers
v0x55571abb3240_0 .net "fifo_tx_rd_data_w", 31 0, v0x55571aab2740_0;  1 drivers
v0x55571abb32e0_0 .net "fifo_tx_rd_en_w", 0 0, L_0x55571abe2050;  1 drivers
v0x55571abb3380_0 .net "fifo_tx_we_csr_w", 0 0, L_0x55571abd4320;  1 drivers
v0x55571abb3420_0 .net "fifo_tx_we_dma_w", 0 0, L_0x55571abde2f0;  1 drivers
v0x55571abb34c0_0 .net "fifo_tx_we_w", 0 0, L_0x55571abda5c0;  1 drivers
v0x55571abb3560_0 .net "fsm_addr_bytes_w", 1 0, L_0x55571abe0700;  1 drivers
v0x55571abb3600_0 .net "fsm_addr_lanes_w", 1 0, L_0x55571abe0440;  1 drivers
v0x55571abb36a0_0 .net "fsm_addr_w", 31 0, L_0x55571abe10d0;  1 drivers
v0x55571abb3740_0 .net "fsm_clk_div_w", 31 0, L_0x55571abe1590;  1 drivers
v0x55571abb37e0_0 .net "fsm_cmd_lanes_w", 1 0, L_0x55571abdfd40;  1 drivers
v0x55571abb3880_0 .net "fsm_cpha_w", 0 0, L_0x55571abe1840;  1 drivers
v0x55571abb3920_0 .net "fsm_cpol_w", 0 0, L_0x55571abe0e50;  1 drivers
v0x55571abb39c0_0 .net "fsm_cs_auto_w", 0 0, L_0x55571abe0bb0;  1 drivers
v0x55571abb3a60_0 .net "fsm_cs_delay_w", 1 0, L_0x55571abe0300;  1 drivers
v0x55571abb3b00_0 .net "fsm_data_lanes_w", 1 0, L_0x55571abe0580;  1 drivers
v0x55571abb3ba0_0 .net "fsm_dir_w", 0 0, L_0x55571abe0a50;  1 drivers
v0x55571abb3c40_0 .var "fsm_done_q", 0 0;
v0x55571abb3ce0_0 .net "fsm_done_w", 0 0, L_0x55571abe46f0;  1 drivers
v0x55571abb3d80_0 .net "fsm_dummy_cycles_w", 3 0, L_0x55571abe0920;  1 drivers
v0x55571abb3e20_0 .net "fsm_len_w", 31 0, L_0x55571abe1240;  1 drivers
v0x55571abb3ec0_0 .net "fsm_mode_bits_w", 7 0, L_0x55571abe0fa0;  1 drivers
v0x55571abb3f60_0 .net "fsm_mode_en_w", 0 0, L_0x55571abe07a0;  1 drivers
v0x55571abb4000_0 .net "fsm_opcode_w", 7 0, L_0x55571abe0db0;  1 drivers
v0x55571abb40a0_0 .net "fsm_quad_en_w", 0 0, L_0x55571abe0af0;  1 drivers
v0x55571abb4140_0 .net "fsm_rx_data_w", 31 0, v0x55571abaa900_0;  1 drivers
v0x55571abb41e0_0 .var "fsm_rx_wen_q", 0 0;
v0x55571abb4280_0 .net "fsm_rx_wen_w", 0 0, v0x55571abaaa40_0;  1 drivers
v0x55571abb4320_0 .net "fsm_start_from_cmd", 0 0, v0x55571a696010_0;  1 drivers
v0x55571abb43c0_0 .var "fsm_start_q", 0 0;
v0x55571abb4460_0 .net "fsm_start_w", 0 0, L_0x55571abe01a0;  1 drivers
v0x55571abb4500_0 .net "fsm_tx_data_w", 31 0, L_0x55571abe1900;  1 drivers
v0x55571abb45a0_0 .net "fsm_tx_empty_w", 0 0, L_0x55571abe1a40;  1 drivers
v0x55571abb4640_0 .net "fsm_tx_ren_w", 0 0, L_0x55571abea5f0;  1 drivers
v0x55571abb46e0_0 .net "fsm_xip_cont_w", 0 0, L_0x55571abe0cc0;  1 drivers
v0x55571abb4780_0 .net "hold_en_w", 0 0, L_0x55571abd7140;  1 drivers
v0x55571abb4820_0 .net "incr_addr_w", 0 0, L_0x55571abd9600;  1 drivers
v0x55571abb48c0_0 .net8 "io", 3 0, p0x7f6554058058;  alias, 0 drivers, strength-aware
v0x55571abb4960_0 .net "irq", 0 0, L_0x55571abd9f20;  alias, 1 drivers
v0x55571abb4a00_0 .net "is_write_w", 0 0, L_0x55571abd8b90;  1 drivers
v0x55571abb4aa0_0 .net "m_axi_araddr", 31 0, L_0x55571abdde90;  alias, 1 drivers
v0x55571abb4b40_0 .net "m_axi_arready", 0 0, v0x55571abbc520_0;  alias, 1 drivers
v0x55571abb4be0_0 .net "m_axi_arvalid", 0 0, L_0x55571abddf90;  alias, 1 drivers
v0x55571abb4c80_0 .net "m_axi_awaddr", 31 0, L_0x55571abde3f0;  alias, 1 drivers
v0x55571abb4d20_0 .net "m_axi_awready", 0 0, v0x55571abbc7a0_0;  alias, 1 drivers
v0x55571abb4dc0_0 .net "m_axi_awvalid", 0 0, L_0x55571abde4f0;  alias, 1 drivers
v0x55571abb4e60_0 .net "m_axi_bready", 0 0, L_0x55571abde970;  alias, 1 drivers
v0x55571abb4f00_0 .net "m_axi_bresp", 1 0, v0x55571abbc980_0;  alias, 1 drivers
v0x55571abb4fa0_0 .net "m_axi_bvalid", 0 0, v0x55571abbca20_0;  alias, 1 drivers
v0x55571aa86630_0 .net "m_axi_rdata", 31 0, v0x55571abbcde0_0;  alias, 1 drivers
v0x55571abb5850_0 .net "m_axi_rready", 0 0, L_0x55571abde0e0;  alias, 1 drivers
v0x55571abb58f0_0 .net "m_axi_rresp", 1 0, v0x55571abbd0d0_0;  alias, 1 drivers
v0x55571abb5990_0 .net "m_axi_rvalid", 0 0, v0x55571abbd170_0;  alias, 1 drivers
v0x55571abb5a30_0 .net "m_axi_wdata", 31 0, L_0x55571abde660;  alias, 1 drivers
v0x55571abb5ad0_0 .net "m_axi_wready", 0 0, v0x55571abbd350_0;  alias, 1 drivers
v0x55571abb5b70_0 .net "m_axi_wstrb", 3 0, L_0x55571abde5f0;  alias, 1 drivers
v0x55571abb5c10_0 .net "m_axi_wvalid", 0 0, L_0x55571abde760;  alias, 1 drivers
v0x55571abb5cb0_0 .net "mode_bits_w", 7 0, L_0x55571abd8e40;  1 drivers
v0x55571abb5d50_0 .net "mode_en_cfg_w", 0 0, L_0x55571abd88f0;  1 drivers
v0x55571abb5df0_0 .net "opcode_w", 7 0, L_0x55571abd8da0;  1 drivers
v0x55571abb5e90_0 .net "paddr", 11 0, v0x55571abc2110_0;  1 drivers
v0x55571abb5f30_0 .net "penable", 0 0, v0x55571abc21d0_0;  1 drivers
v0x55571abb5fd0_0 .net "prdata", 31 0, v0x55571aaf1540_0;  alias, 1 drivers
v0x55571abb6070_0 .net "pready", 0 0, L_0x7f65540041c8;  alias, 1 drivers
v0x55571abb6110_0 .net "prefetch_tx_w", 0 0, L_0x55571abe1e80;  1 drivers
v0x55571abb61b0_0 .net "psel", 0 0, v0x55571abc23d0_0;  1 drivers
v0x55571abb6250_0 .net "pslverr", 0 0, v0x55571ab95ef0_0;  alias, 1 drivers
v0x55571abb62f0_0 .net "pstrb", 3 0, v0x55571abc2510_0;  1 drivers
v0x55571abb6390_0 .net "pwdata", 31 0, v0x55571abc25d0_0;  1 drivers
v0x55571abb6430_0 .net "pwrite", 0 0, v0x55571abc26e0_0;  1 drivers
v0x55571abb64d0_0 .net "quad_en_w", 0 0, L_0x55571abd6b20;  1 drivers
v0x55571abb6570_0 .net "resetn", 0 0, v0x55571abc2c80_0;  1 drivers
v0x55571abb6610_0 .net "s_axi_araddr", 31 0, o0x7f6554056648;  alias, 0 drivers
v0x55571abb66b0_0 .net "s_axi_arready", 0 0, v0x55571abacc40_0;  alias, 1 drivers
v0x55571abb6750_0 .net "s_axi_arvalid", 0 0, o0x7f65540566a8;  alias, 0 drivers
v0x55571abb67f0_0 .net "s_axi_awaddr", 31 0, L_0x7f6554004018;  alias, 1 drivers
v0x55571abb6890_0 .net "s_axi_awready", 0 0, v0x55571abacec0_0;  alias, 1 drivers
v0x55571abb6930_0 .net "s_axi_awvalid", 0 0, L_0x7f6554004060;  alias, 1 drivers
v0x55571abb69d0_0 .net "s_axi_bready", 0 0, L_0x7f6554004180;  alias, 1 drivers
v0x55571abb6a70_0 .net "s_axi_bresp", 1 0, v0x55571abad0a0_0;  alias, 1 drivers
v0x55571abb6b10_0 .net "s_axi_bvalid", 0 0, v0x55571abad280_0;  alias, 1 drivers
v0x55571abb6bb0_0 .net "s_axi_rdata", 31 0, v0x55571abae970_0;  alias, 1 drivers
v0x55571abb6c50_0 .net "s_axi_rready", 0 0, o0x7f6554056d68;  alias, 0 drivers
v0x55571abb6cf0_0 .net "s_axi_rresp", 1 0, v0x55571abaeb50_0;  alias, 1 drivers
v0x55571abb6d90_0 .net "s_axi_rvalid", 0 0, v0x55571abaebf0_0;  alias, 1 drivers
v0x55571abb6e30_0 .net "s_axi_wdata", 31 0, L_0x7f65540040a8;  alias, 1 drivers
v0x55571abb6ed0_0 .net "s_axi_wready", 0 0, v0x55571abaf190_0;  alias, 1 drivers
v0x55571abb6f70_0 .net "s_axi_wstrb", 3 0, L_0x7f65540040f0;  alias, 1 drivers
v0x55571abb7010_0 .net "s_axi_wvalid", 0 0, L_0x7f6554004138;  alias, 1 drivers
v0x55571abb70b0_0 .net "sclk", 0 0, L_0x55571abeae30;  alias, 1 drivers
v0x55571abb7150_0 .net "sclk_int", 0 0, L_0x55571abe2470;  1 drivers
v0x55571abb71f0_0 .var "tx_pop_q", 0 0;
L_0x7f6554004648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571abb7290_0 .net "wp_en_w", 0 0, L_0x7f6554004648;  1 drivers
v0x55571abb7330_0 .net "xip_active_w", 0 0, v0x55571abaf370_0;  1 drivers
v0x55571abb73d0_0 .net "xip_addr_bytes_w", 1 0, L_0x55571abd77e0;  1 drivers
v0x55571abb7470_0 .net "xip_busy_w", 0 0, v0x55571abad1e0_0;  1 drivers
v0x55571abb7510_0 .net "xip_cont_read_w", 0 0, L_0x55571abd7b10;  1 drivers
v0x55571abb75b0_0 .net "xip_data_lanes_w", 1 0, L_0x55571abd7880;  1 drivers
v0x55571abb7650_0 .net "xip_dummy_cycles_w", 3 0, L_0x55571abd7a70;  1 drivers
v0x55571abb76f0_0 .net "xip_en_w", 0 0, L_0x55571abd6950;  1 drivers
v0x55571abb7790_0 .net "xip_fifo_rx_re_w", 0 0, v0x55571abae1f0_0;  1 drivers
v0x55571abb7830_0 .net "xip_mode_bits_w", 7 0, L_0x55571abd82b0;  1 drivers
v0x55571abb78d0_0 .net "xip_mode_en_w", 0 0, L_0x55571abd7de0;  1 drivers
v0x55571abb7970_0 .net "xip_read_op_w", 7 0, L_0x55571abd8040;  1 drivers
v0x55571abb7a10_0 .net "xip_start_w", 0 0, v0x55571abaec90_0;  1 drivers
v0x55571abb7ab0_0 .net "xip_tx_data_w", 31 0, v0x55571abaedd0_0;  1 drivers
v0x55571abb7b50_0 .net "xip_tx_empty_w", 0 0, v0x55571abaee70_0;  1 drivers
v0x55571abb7bf0_0 .net "xip_write_en_w", 0 0, L_0x55571abd7e80;  1 drivers
v0x55571abb7c90_0 .net "xip_write_op_w", 7 0, L_0x55571abd80e0;  1 drivers
L_0x55571abda420 .part L_0x55571abdad60, 0, 4;
L_0x55571abda4c0 .part L_0x55571abdb140, 0, 4;
L_0x55571abda6d0 .functor MUXZ 32, L_0x55571abd4430, L_0x55571abde230, L_0x55571abde2f0, C4<>;
L_0x55571abdfd40 .functor MUXZ 2, v0x55571aa479e0_0, L_0x7f6554004e28, v0x55571abad1e0_0, C4<>;
L_0x55571abe0440 .functor MUXZ 2, v0x55571ab739f0_0, L_0x7f6554004e70, v0x55571abad1e0_0, C4<>;
L_0x55571abe0580 .functor MUXZ 2, v0x55571ab72420_0, L_0x55571abd7880, v0x55571abad1e0_0, C4<>;
L_0x55571abe0700 .functor MUXZ 2, v0x55571ab7dd30_0, L_0x55571abd77e0, v0x55571abad1e0_0, C4<>;
L_0x55571abe07a0 .functor MUXZ 1, v0x55571a7273e0_0, L_0x55571abd7de0, v0x55571abad1e0_0, C4<>;
L_0x55571abe0920 .functor MUXZ 4, v0x55571a6ce750_0, L_0x55571abd7a70, v0x55571abad1e0_0, C4<>;
L_0x55571abe0a50 .functor MUXZ 1, L_0x55571abdbc80, L_0x7f6554004eb8, v0x55571abad1e0_0, C4<>;
L_0x55571abe0cc0 .functor MUXZ 1, v0x55571a7f63b0_0, L_0x55571abd7b10, v0x55571abad1e0_0, C4<>;
L_0x55571abe0db0 .functor MUXZ 8, v0x55571a606850_0, L_0x55571abd8040, v0x55571abad1e0_0, C4<>;
L_0x55571abe0fa0 .functor MUXZ 8, v0x55571a5fc6b0_0, L_0x55571abd82b0, v0x55571abad1e0_0, C4<>;
L_0x55571abe10d0 .functor MUXZ 32, v0x55571ab6fc40_0, L_0x7f6554004f00, v0x55571abad1e0_0, C4<>;
L_0x55571abe1240 .functor MUXZ 32, v0x55571a61f1b0_0, L_0x7f6554004f48, v0x55571abad1e0_0, C4<>;
L_0x55571abe1590 .concat [ 3 29 0 0], v0x55571aa44f50_0, L_0x7f6554004f90;
L_0x55571abe1900 .functor MUXZ 32, v0x55571aab2740_0, v0x55571abaedd0_0, v0x55571abad1e0_0, C4<>;
L_0x55571abe1a40 .functor MUXZ 1, L_0x55571abdab60, v0x55571abaee70_0, v0x55571abad1e0_0, C4<>;
L_0x55571abe1de0 .cmp/ne 32, v0x55571a61f1b0_0, L_0x7f6554004fd8;
p0x7f65540554a8 .port I0x55571a7f37f0, L_0x55571abe2e10;
 .tranvp 4 1 0, I0x55571a7f37f0, p0x7f6554058058 p0x7f65540554a8;
p0x7f65540554d8 .port I0x55571a7f37f0, L_0x55571abe31a0;
 .tranvp 4 1 1, I0x55571a7f37f0, p0x7f6554058058 p0x7f65540554d8;
p0x7f6554055508 .port I0x55571a7f37f0, L_0x55571abe3580;
 .tranvp 4 1 2, I0x55571a7f37f0, p0x7f6554058058 p0x7f6554055508;
p0x7f6554055538 .port I0x55571a7f37f0, L_0x55571abe3980;
 .tranvp 4 1 3, I0x55571a7f37f0, p0x7f6554058058 p0x7f6554055538;
S_0x55571aa7efb0 .scope module, "u_cmd_engine" "cmd_engine" 4 391, 5 6 0, S_0x55571aab6c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 3 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x55571a56d650 .param/l "ADDR_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x55571a56d690 .param/l "S_IDLE" 1 5 76, C4<0>;
P_0x55571a56d6d0 .param/l "S_RUN" 1 5 76, C4<1>;
L_0x55571abdbc80 .functor NOT 1, v0x55571a6cdff0_0, C4<0>, C4<0>, C4<0>;
v0x55571ab7fe90_0 .net "addr_bytes_i", 1 0, L_0x55571abd87c0;  alias, 1 drivers
v0x55571ab82d80_0 .net "addr_bytes_o", 1 0, v0x55571ab7dd30_0;  alias, 1 drivers
v0x55571ab7dd30_0 .var "addr_bytes_r", 1 0;
v0x55571ab6c220_0 .net "addr_lanes_i", 1 0, L_0x55571abd8530;  alias, 1 drivers
v0x55571aa43c40_0 .net "addr_lanes_o", 1 0, v0x55571ab739f0_0;  alias, 1 drivers
v0x55571ab739f0_0 .var "addr_lanes_r", 1 0;
v0x55571ab71890_0 .net "addr_o", 31 0, v0x55571ab6fc40_0;  alias, 1 drivers
v0x55571ab6fc40_0 .var "addr_r", 31 0;
v0x55571ab8d390_0 .var "busy_o", 0 0;
v0x55571ab88dc0_0 .net "clk", 0 0, v0x55571abc11c0_0;  alias, 1 drivers
v0x55571aa42fd0_0 .net "clk_div_i", 2 0, L_0x55571abd72b0;  alias, 1 drivers
v0x55571aa43750_0 .net "clk_div_o", 2 0, v0x55571aa44f50_0;  alias, 1 drivers
v0x55571aa44f50_0 .var "clk_div_r", 2 0;
v0x55571ab64680_0 .net "cmd_addr_i", 31 0, L_0x55571abd9060;  alias, 1 drivers
v0x55571ab62550_0 .var "cmd_done_set_o", 0 0;
v0x55571ab65e20_0 .net "cmd_lanes_i", 1 0, L_0x55571abd8350;  alias, 1 drivers
v0x55571aa48450_0 .net "cmd_lanes_o", 1 0, v0x55571aa479e0_0;  alias, 1 drivers
v0x55571aa479e0_0 .var "cmd_lanes_r", 1 0;
v0x55571aa49a90_0 .net "cmd_len_i", 31 0, L_0x55571abd90d0;  alias, 1 drivers
v0x55571aa45d80_0 .net "cmd_start_i", 0 0, L_0x55571abdb660;  alias, 1 drivers
v0x55571ab637c0_0 .var "cmd_trigger_clr_o", 0 0;
v0x55571ab8ab90_0 .net "cpha_i", 0 0, L_0x55571abd6a80;  alias, 1 drivers
v0x55571ab90220_0 .net "cpha_o", 0 0, v0x55571ab93ac0_0;  alias, 1 drivers
v0x55571ab93ac0_0 .var "cpha_r", 0 0;
v0x55571ab9fd90_0 .net "cpol_i", 0 0, L_0x55571abd6bc0;  alias, 1 drivers
v0x55571aba1d10_0 .net "cpol_o", 0 0, v0x55571aba42d0_0;  alias, 1 drivers
v0x55571aba42d0_0 .var "cpol_r", 0 0;
v0x55571ab5fff0_0 .net "cs_auto_i", 0 0, L_0x55571abd7350;  alias, 1 drivers
v0x55571ab87890_0 .net "cs_auto_o", 0 0, v0x55571a677940_0;  alias, 1 drivers
v0x55571a677940_0 .var "cs_auto_r", 0 0;
v0x55571ab57bd0_0 .net "data_lanes_i", 1 0, L_0x55571abd85d0;  alias, 1 drivers
v0x55571ab5e970_0 .net "data_lanes_o", 1 0, v0x55571ab72420_0;  alias, 1 drivers
v0x55571ab72420_0 .var "data_lanes_r", 1 0;
v0x55571ab7e8c0_0 .net "dir_o", 0 0, L_0x55571abdbc80;  alias, 1 drivers
v0x55571ab80dd0_0 .net "done_i", 0 0, L_0x55571abe46f0;  alias, 1 drivers
v0x55571ab83910_0 .net "dummy_cycles_i", 3 0, L_0x55571abd8af0;  alias, 1 drivers
v0x55571a797550_0 .net "dummy_cycles_o", 3 0, v0x55571a6ce750_0;  alias, 1 drivers
v0x55571a6ce750_0 .var "dummy_cycles_r", 3 0;
v0x55571a6ce380_0 .net "extra_dummy_i", 7 0, L_0x55571abd9240;  alias, 1 drivers
v0x55571a6cdc10_0 .var "extra_dummy_r", 7 0;
v0x55571a6ceb10_0 .net "is_write_i", 0 0, L_0x55571abd8b90;  alias, 1 drivers
v0x55571a6cdff0_0 .var "is_write_r", 0 0;
v0x55571a627c50_0 .net "len_o", 31 0, v0x55571a61f1b0_0;  alias, 1 drivers
v0x55571a61f1b0_0 .var "len_r", 31 0;
v0x55571a726170_0 .net "mode_bits_i", 7 0, L_0x55571abd8e40;  alias, 1 drivers
v0x55571a606c00_0 .net "mode_bits_o", 7 0, v0x55571a5fc6b0_0;  alias, 1 drivers
v0x55571a5fc6b0_0 .var "mode_bits_r", 7 0;
v0x55571a5fca60_0 .net "mode_en_i", 0 0, L_0x55571abd88f0;  alias, 1 drivers
v0x55571a746410_0 .net "mode_en_o", 0 0, v0x55571a7273e0_0;  alias, 1 drivers
v0x55571a7273e0_0 .var "mode_en_r", 0 0;
v0x55571a7268d0_0 .net "opcode_i", 7 0, L_0x55571abd8da0;  alias, 1 drivers
v0x55571a726520_0 .net "opcode_o", 7 0, v0x55571a606850_0;  alias, 1 drivers
v0x55571a606850_0 .var "opcode_r", 7 0;
v0x55571a716510_0 .net "quad_en_i", 0 0, L_0x55571abd6b20;  alias, 1 drivers
v0x55571a5e5000_0 .net "quad_en_o", 0 0, v0x55571a5c6860_0;  alias, 1 drivers
v0x55571a5c6860_0 .var "quad_en_r", 0 0;
v0x55571a55c530_0 .net "resetn", 0 0, v0x55571abc2c80_0;  alias, 1 drivers
v0x55571a696010_0 .var "start_o", 0 0;
v0x55571a68aea0_0 .var "state", 0 0;
v0x55571a68aaf0_0 .net "xip_cont_read_i", 0 0, L_0x55571abd7b10;  alias, 1 drivers
v0x55571a7168c0_0 .net "xip_cont_read_o", 0 0, v0x55571a7f63b0_0;  alias, 1 drivers
v0x55571a7f63b0_0 .var "xip_cont_read_r", 0 0;
E_0x55571a580250/0 .event negedge, v0x55571a55c530_0;
E_0x55571a580250/1 .event posedge, v0x55571ab88dc0_0;
E_0x55571a580250 .event/or E_0x55571a580250/0, E_0x55571a580250/1;
S_0x55571aab4cd0 .scope module, "u_csr" "csr" 4 255, 6 10 0, S_0x55571aab6c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "hold_en_o";
    .port_info 20 /OUTPUT 1 "wp_en_o";
    .port_info 21 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 22 /OUTPUT 3 "clk_div_o";
    .port_info 23 /OUTPUT 1 "cs_auto_o";
    .port_info 24 /OUTPUT 2 "cs_level_o";
    .port_info 25 /OUTPUT 2 "cs_delay_o";
    .port_info 26 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 27 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 28 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 29 /OUTPUT 1 "xip_cont_read_o";
    .port_info 30 /OUTPUT 1 "xip_mode_en_o";
    .port_info 31 /OUTPUT 1 "xip_write_en_o";
    .port_info 32 /OUTPUT 8 "xip_read_op_o";
    .port_info 33 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 34 /OUTPUT 8 "xip_write_op_o";
    .port_info 35 /OUTPUT 2 "cmd_lanes_o";
    .port_info 36 /OUTPUT 2 "addr_lanes_o";
    .port_info 37 /OUTPUT 2 "data_lanes_o";
    .port_info 38 /OUTPUT 2 "addr_bytes_o";
    .port_info 39 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 40 /OUTPUT 4 "dummy_cycles_o";
    .port_info 41 /OUTPUT 1 "is_write_o";
    .port_info 42 /OUTPUT 8 "opcode_o";
    .port_info 43 /OUTPUT 8 "mode_bits_o";
    .port_info 44 /OUTPUT 32 "cmd_addr_o";
    .port_info 45 /OUTPUT 32 "cmd_len_o";
    .port_info 46 /OUTPUT 8 "extra_dummy_o";
    .port_info 47 /OUTPUT 4 "burst_size_o";
    .port_info 48 /OUTPUT 1 "dma_dir_o";
    .port_info 49 /OUTPUT 1 "incr_addr_o";
    .port_info 50 /OUTPUT 32 "dma_addr_o";
    .port_info 51 /OUTPUT 32 "dma_len_o";
    .port_info 52 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 53 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 54 /INPUT 32 "fifo_rx_data_i";
    .port_info 55 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 56 /OUTPUT 5 "int_en_o";
    .port_info 57 /INPUT 1 "cmd_done_set_i";
    .port_info 58 /INPUT 1 "dma_done_set_i";
    .port_info 59 /INPUT 1 "err_set_i";
    .port_info 60 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 61 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 62 /INPUT 1 "busy_i";
    .port_info 63 /INPUT 1 "xip_active_i";
    .port_info 64 /INPUT 1 "cmd_done_i";
    .port_info 65 /INPUT 1 "dma_done_i";
    .port_info 66 /INPUT 4 "tx_level_i";
    .port_info 67 /INPUT 4 "rx_level_i";
    .port_info 68 /INPUT 1 "tx_empty_i";
    .port_info 69 /INPUT 1 "rx_full_i";
    .port_info 70 /INPUT 1 "timeout_i";
    .port_info 71 /INPUT 1 "overrun_i";
    .port_info 72 /INPUT 1 "underrun_i";
    .port_info 73 /INPUT 1 "axi_err_i";
    .port_info 74 /OUTPUT 1 "irq";
P_0x55571aba6620 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x55571aba6660 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x55571aba66a0 .param/l "CLK_DIV_ADDR" 1 6 130, C4<000000010100>;
P_0x55571aba66e0 .param/l "CMD_ADDR_ADDR" 1 6 136, C4<000000101100>;
P_0x55571aba6720 .param/l "CMD_CFG_ADDR" 1 6 134, C4<000000100100>;
P_0x55571aba6760 .param/l "CMD_DUMMY_ADDR" 1 6 138, C4<000000110100>;
P_0x55571aba67a0 .param/l "CMD_LEN_ADDR" 1 6 137, C4<000000110000>;
P_0x55571aba67e0 .param/l "CMD_OP_ADDR" 1 6 135, C4<000000101000>;
P_0x55571aba6820 .param/l "CS_CTRL_ADDR" 1 6 131, C4<000000011000>;
P_0x55571aba6860 .param/l "CTRL_ADDR" 1 6 126, C4<000000000100>;
P_0x55571aba68a0 .param/l "DMA_CFG_ADDR" 1 6 139, C4<000000111000>;
P_0x55571aba68e0 .param/l "DMA_DST_ADDR" 1 6 140, C4<000000111100>;
P_0x55571aba6920 .param/l "DMA_LEN_ADDR" 1 6 141, C4<000001000000>;
P_0x55571aba6960 .param/l "ERR_STAT_ADDR" 1 6 145, C4<000001010000>;
P_0x55571aba69a0 .param/l "FIFO_RX_ADDR" 1 6 143, C4<000001001000>;
P_0x55571aba69e0 .param/l "FIFO_STAT_ADDR" 1 6 144, C4<000001001100>;
P_0x55571aba6a20 .param/l "FIFO_TX_ADDR" 1 6 142, C4<000001000100>;
P_0x55571aba6a60 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x55571aba6aa0 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x55571aba6ae0 .param/l "ID_ADDR" 1 6 125, C4<000000000000>;
P_0x55571aba6b20 .param/l "ID_VALUE" 1 6 157, C4<00011010000000000001000010000001>;
P_0x55571aba6b60 .param/l "INT_EN_ADDR" 1 6 128, C4<000000001100>;
P_0x55571aba6ba0 .param/l "INT_STAT_ADDR" 1 6 129, C4<000000010000>;
P_0x55571aba6be0 .param/l "STATUS_ADDR" 1 6 127, C4<000000001000>;
P_0x55571aba6c20 .param/l "WIN" 1 6 122, +C4<00000000000000000000000000001100>;
P_0x55571aba6c60 .param/l "XIP_CFG_ADDR" 1 6 132, C4<000000011100>;
P_0x55571aba6ca0 .param/l "XIP_CMD_ADDR" 1 6 133, C4<000000100000>;
L_0x55571aa3d650 .functor NOT 1, v0x55571abc21d0_0, C4<0>, C4<0>, C4<0>;
L_0x55571aa3df00 .functor AND 1, v0x55571abc23d0_0, L_0x55571aa3d650, C4<1>, C4<1>;
L_0x55571aa3e260 .functor AND 1, v0x55571abc23d0_0, v0x55571abc21d0_0, C4<1>, C4<1>;
L_0x55571a9ce1a0 .functor AND 1, L_0x55571aa3e260, v0x55571abc26e0_0, C4<1>, C4<1>;
L_0x55571aa3cc90 .functor NOT 1, v0x55571abc26e0_0, C4<0>, C4<0>, C4<0>;
L_0x55571aba4b80 .functor AND 1, L_0x55571aa3e260, L_0x55571aa3cc90, C4<1>, C4<1>;
L_0x55571aba4bf0 .functor BUFZ 12, v0x55571abc2110_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x55571abd40a0 .functor AND 1, L_0x55571a9ce1a0, v0x55571aa50470_0, C4<1>, C4<1>;
L_0x55571abd4110 .functor NOT 1, v0x55571aac30d0_0, C4<0>, C4<0>, C4<0>;
L_0x55571abd4180 .functor AND 1, L_0x55571abd40a0, L_0x55571abd4110, C4<1>, C4<1>;
L_0x55571abd4320 .functor AND 1, L_0x55571abd4180, L_0x55571abd4280, C4<1>, C4<1>;
L_0x55571abd4430 .functor BUFZ 32, v0x55571abc25d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55571abd4560 .functor AND 1, L_0x55571aba4b80, v0x55571aa50470_0, C4<1>, C4<1>;
L_0x55571abd4760 .functor AND 1, L_0x55571abd4560, L_0x55571abd4670, C4<1>, C4<1>;
L_0x55571abd44f0 .functor AND 1, L_0x55571abd4760, L_0x55571abd48f0, C4<1>, C4<1>;
L_0x55571abd4ba0 .functor AND 1, L_0x55571abd4180, L_0x55571abd4a80, C4<1>, C4<1>;
L_0x55571abd4de0 .functor AND 1, L_0x55571abd4ba0, L_0x55571abd4cf0, C4<1>, C4<1>;
L_0x55571abd5060 .functor AND 1, L_0x55571abd4de0, L_0x55571abd4ef0, C4<1>, C4<1>;
L_0x55571abd52b0 .functor AND 1, L_0x55571abd4180, L_0x55571abd51c0, C4<1>, C4<1>;
L_0x55571abd5410 .functor AND 1, L_0x55571abd52b0, L_0x55571abd5320, C4<1>, C4<1>;
L_0x55571abd5970 .functor AND 1, L_0x55571abd4180, L_0x55571abd5810, C4<1>, C4<1>;
L_0x55571abd5b60 .functor AND 1, L_0x55571abd5970, L_0x55571abd5a30, C4<1>, C4<1>;
L_0x55571abd5900 .functor AND 1, L_0x55571abd5060, L_0x55571abd56d0, C4<1>, C4<1>;
L_0x55571abd61b0 .functor NOT 1, L_0x55571abd5ef0, C4<0>, C4<0>, C4<0>;
L_0x55571abd6340 .functor AND 1, L_0x55571abd5900, L_0x55571abd61b0, C4<1>, C4<1>;
L_0x55571abd6450 .functor NOT 1, L_0x55571abda2c0, C4<0>, C4<0>, C4<0>;
L_0x55571abd65a0 .functor AND 1, L_0x55571abd6340, L_0x55571abd6450, C4<1>, C4<1>;
L_0x55571abd9060 .functor BUFZ 32, v0x55571a7edba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55571abd90d0 .functor BUFZ 32, v0x55571a7f0230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55571abd9840 .functor BUFZ 32, v0x55571a7ec700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55571abd98b0 .functor BUFZ 32, v0x55571aba0640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55571abd9e10 .functor AND 5, L_0x55571abd9ad0, L_0x55571abd9d70, C4<11111>, C4<11111>;
L_0x7f6554004330 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55571a7ec100_0 .net "CLKDIV_WMASK", 31 0, L_0x7f6554004330;  1 drivers
L_0x7f6554004450 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55571a763a20_0 .net "CMDCFG_WMASK", 31 0, L_0x7f6554004450;  1 drivers
L_0x7f65540044e0 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55571a7f0580_0 .net "CMDDMY_WMASK", 31 0, L_0x7f65540044e0;  1 drivers
L_0x7f6554004498 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55571a7f8160_0 .net "CMDOP_WMASK", 31 0, L_0x7f6554004498;  1 drivers
L_0x7f6554004378 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55571a7f0d70_0 .net "CSCTRL_WMASK", 31 0, L_0x7f6554004378;  1 drivers
L_0x7f65540042e8 .functor BUFT 1, C4<00000000000000000000001001111111>, C4<0>, C4<0>, C4<0>;
v0x55571a7f0960_0 .net "CTRL_WMASK", 31 0, L_0x7f65540042e8;  1 drivers
L_0x7f6554004528 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x55571a7f1180_0 .net "DMACFG_WMASK", 31 0, L_0x7f6554004528;  1 drivers
L_0x7f65540043c0 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55571a7f7030_0 .net "XIPCFG_WMASK", 31 0, L_0x7f65540043c0;  1 drivers
L_0x7f6554004408 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55571a7f7b20_0 .net "XIPCMD_WMASK", 31 0, L_0x7f6554004408;  1 drivers
v0x55571a7f66d0_0 .net *"_ivl_0", 0 0, L_0x55571aa3d650;  1 drivers
v0x55571a7f71c0_0 .net *"_ivl_101", 0 0, L_0x55571abd5b60;  1 drivers
v0x55571a7ed470_0 .net *"_ivl_103", 0 0, L_0x55571abd5ce0;  1 drivers
v0x55571a7ecc00_0 .net *"_ivl_105", 0 0, L_0x55571abd5e00;  1 drivers
v0x55571a7f8930_0 .net *"_ivl_108", 0 0, L_0x55571abd5900;  1 drivers
v0x55571a7f87a0_0 .net *"_ivl_110", 0 0, L_0x55571abd61b0;  1 drivers
v0x55571a7f7800_0 .net *"_ivl_112", 0 0, L_0x55571abd6340;  1 drivers
v0x55571a7f5d70_0 .net *"_ivl_114", 0 0, L_0x55571abd6450;  1 drivers
v0x55571a7f15f0_0 .net *"_ivl_18", 0 0, L_0x55571abd40a0;  1 drivers
v0x55571a7ed310_0 .net *"_ivl_20", 0 0, L_0x55571abd4110;  1 drivers
v0x55571a7f55a0_0 .net *"_ivl_201", 4 0, L_0x55571abd9ad0;  1 drivers
v0x55571a7f8610_0 .net *"_ivl_203", 4 0, L_0x55571abd9d70;  1 drivers
v0x55571a7f5a50_0 .net *"_ivl_204", 4 0, L_0x55571abd9e10;  1 drivers
L_0x7f6554004258 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x55571a7f7cb0_0 .net/2u *"_ivl_24", 11 0, L_0x7f6554004258;  1 drivers
v0x55571a7f6540_0 .net *"_ivl_26", 0 0, L_0x55571abd4280;  1 drivers
v0x55571a7f8ac0_0 .net *"_ivl_33", 0 0, L_0x55571abd4560;  1 drivers
L_0x7f65540042a0 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x55571a7ecf20_0 .net/2u *"_ivl_34", 11 0, L_0x7f65540042a0;  1 drivers
v0x55571a7f6860_0 .net *"_ivl_36", 0 0, L_0x55571abd4670;  1 drivers
v0x55571a7f6b80_0 .net *"_ivl_39", 0 0, L_0x55571abd4760;  1 drivers
v0x55571a7f7670_0 .net *"_ivl_41", 0 0, L_0x55571abd48f0;  1 drivers
L_0x7f6554004570 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55571a7f6ea0_0 .net/2u *"_ivl_62", 11 0, L_0x7f6554004570;  1 drivers
v0x55571a7f5be0_0 .net *"_ivl_64", 0 0, L_0x55571abd4a80;  1 drivers
v0x55571a7f5730_0 .net *"_ivl_66", 0 0, L_0x55571abd4ba0;  1 drivers
v0x55571a7f82f0_0 .net *"_ivl_69", 0 0, L_0x55571abd4cf0;  1 drivers
v0x55571a7f74e0_0 .net *"_ivl_70", 0 0, L_0x55571abd4de0;  1 drivers
v0x55571a7f69f0_0 .net *"_ivl_73", 0 0, L_0x55571abd4ef0;  1 drivers
L_0x7f65540045b8 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55571a7f9100_0 .net/2u *"_ivl_76", 11 0, L_0x7f65540045b8;  1 drivers
v0x55571a7f8f70_0 .net *"_ivl_78", 0 0, L_0x55571abd51c0;  1 drivers
v0x55571a7f7990_0 .net *"_ivl_8", 0 0, L_0x55571aa3cc90;  1 drivers
v0x55571a7f5f00_0 .net *"_ivl_81", 0 0, L_0x55571abd52b0;  1 drivers
v0x55571a7f8c50_0 .net *"_ivl_83", 0 0, L_0x55571abd5320;  1 drivers
v0x55571a7f8de0_0 .net *"_ivl_85", 0 0, L_0x55571abd5410;  1 drivers
v0x55571a7f9290_0 .net *"_ivl_87", 0 0, L_0x55571abd5120;  1 drivers
v0x55571a7f7e40_0 .net *"_ivl_89", 0 0, L_0x55571abd55d0;  1 drivers
L_0x7f6554004600 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55571a7ee010_0 .net/2u *"_ivl_92", 11 0, L_0x7f6554004600;  1 drivers
v0x55571a7f58c0_0 .net *"_ivl_94", 0 0, L_0x55571abd5810;  1 drivers
v0x55571a7f7fd0_0 .net *"_ivl_97", 0 0, L_0x55571abd5970;  1 drivers
v0x55571a7f7350_0 .net *"_ivl_99", 0 0, L_0x55571abd5a30;  1 drivers
v0x55571a7f5280_0 .net "a", 11 0, L_0x55571aba4bf0;  1 drivers
v0x55571a7f8480_0 .net "access_phase", 0 0, L_0x55571aa3e260;  1 drivers
v0x55571a7f5410_0 .net "addr_bytes_o", 1 0, L_0x55571abd87c0;  alias, 1 drivers
v0x55571a7ee1f0_0 .net "addr_lanes_o", 1 0, L_0x55571abd8530;  alias, 1 drivers
v0x55571a7efbc0_0 .net "axi_err_i", 0 0, v0x55571aa64570_0;  alias, 1 drivers
v0x55571a7efed0_0 .net "burst_size_o", 3 0, L_0x55571abd92e0;  alias, 1 drivers
v0x55571a7efd20_0 .net "busy_i", 0 0, L_0x55571abda2c0;  1 drivers
v0x55571a7f03f0_0 .net "clk_div_o", 2 0, L_0x55571abd72b0;  alias, 1 drivers
v0x55571a7ed890_0 .var "clk_div_reg", 31 0;
v0x55571a7ee3a0_0 .net "cmd_addr_o", 31 0, L_0x55571abd9060;  alias, 1 drivers
v0x55571a7edba0_0 .var "cmd_addr_reg", 31 0;
v0x55571a7ee5d0_0 .var "cmd_cfg_reg", 31 0;
L_0x7f6554004768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571a7ed710_0 .net "cmd_done_i", 0 0, L_0x7f6554004768;  1 drivers
v0x55571a7edd90_0 .var "cmd_done_latched", 0 0;
v0x55571a7eeef0_0 .net "cmd_done_set_i", 0 0, v0x55571ab62550_0;  alias, 1 drivers
v0x55571a7ef0a0_0 .var "cmd_dummy_reg", 31 0;
v0x55571a7ef200_0 .net "cmd_lanes_o", 1 0, L_0x55571abd8350;  alias, 1 drivers
v0x55571a7f0080_0 .net "cmd_len_o", 31 0, L_0x55571abd90d0;  alias, 1 drivers
v0x55571a7f0230_0 .var "cmd_len_reg", 31 0;
v0x55571a7ef9d0_0 .var "cmd_op_reg", 31 0;
v0x55571a9a31f0_0 .net "cmd_start_o", 0 0, v0x55571a7eed90_0;  alias, 1 drivers
v0x55571a7ee9f0_0 .net "cmd_trig_ok", 0 0, L_0x55571abd65a0;  1 drivers
v0x55571a7eed90_0 .var "cmd_trig_q", 0 0;
v0x55571a7eeba0_0 .net "cmd_trig_wr", 0 0, L_0x55571abd5060;  1 drivers
v0x55571a7ee7b0_0 .net "cmd_trigger_clr_i", 0 0, v0x55571ab637c0_0;  alias, 1 drivers
v0x55571ab54f30_0 .net "cpha_o", 0 0, L_0x55571abd6a80;  alias, 1 drivers
v0x55571aa86140_0 .net "cpol_o", 0 0, L_0x55571abd6bc0;  alias, 1 drivers
v0x55571a6ae580_0 .net "cs_auto_o", 0 0, L_0x55571abd7350;  alias, 1 drivers
v0x55571a6bb070_0 .var "cs_ctrl_reg", 31 0;
v0x55571aab65f0_0 .net "cs_delay_o", 1 0, L_0x55571abd7600;  alias, 1 drivers
v0x55571aab3680_0 .net "cs_level_o", 1 0, L_0x55571abd7560;  alias, 1 drivers
v0x55571aacfd50_0 .net "ctrl_enable_n", 0 0, L_0x55571abd56d0;  1 drivers
v0x55571aa8b230_0 .var "ctrl_reg", 31 0;
v0x55571a67b490_0 .net "ctrl_xip_n", 0 0, L_0x55571abd5ef0;  1 drivers
v0x55571a6cd760_0 .net "data_lanes_o", 1 0, L_0x55571abd85d0;  alias, 1 drivers
v0x55571a7eb890_0 .net "dma_addr_o", 31 0, L_0x55571abd9840;  alias, 1 drivers
v0x55571a7ec700_0 .var "dma_addr_reg", 31 0;
v0x55571a7ebf60_0 .var "dma_cfg_reg", 31 0;
v0x55571aa43e40_0 .net "dma_dir_o", 0 0, L_0x55571abd9510;  alias, 1 drivers
L_0x7f65540047b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571aa715d0_0 .net "dma_done_i", 0 0, L_0x7f65540047b0;  1 drivers
v0x55571aa3cdf0_0 .var "dma_done_latched", 0 0;
v0x55571a7f5080_0 .net "dma_done_set_i", 0 0, v0x55571ab55590_0;  alias, 1 drivers
v0x55571ab7a750_0 .net "dma_en_o", 0 0, L_0x55571abd70a0;  alias, 1 drivers
v0x55571ab9ad00_0 .net "dma_len_o", 31 0, L_0x55571abd98b0;  alias, 1 drivers
v0x55571aba0640_0 .var "dma_len_reg", 31 0;
v0x55571ab6cd10_0 .net "dummy_cycles_o", 3 0, L_0x55571abd8af0;  alias, 1 drivers
v0x55571ab85b50_0 .net "enable_o", 0 0, L_0x55571abd6860;  alias, 1 drivers
L_0x7f6554004690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571ab566a0_0 .net "err_set_i", 0 0, L_0x7f6554004690;  1 drivers
v0x55571ab80af0_0 .var "err_stat_reg", 31 0;
v0x55571ab66fd0_0 .net "extra_dummy_o", 7 0, L_0x55571abd9240;  alias, 1 drivers
v0x55571ab74640_0 .net "fifo_rx_data_i", 31 0, L_0x55571abdb0d0;  alias, 1 drivers
v0x55571ab95ce0_0 .var "fifo_rx_data_q", 31 0;
L_0x7f6554004720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571a7ec9e0_0 .net "fifo_rx_full_set_i", 0 0, L_0x7f6554004720;  1 drivers
v0x55571aa43a80_0 .var "fifo_rx_pop_seen", 0 0;
v0x55571aa50c60_0 .net "fifo_rx_re_o", 0 0, L_0x55571abd44f0;  alias, 1 drivers
v0x55571aa947d0_0 .var "fifo_rx_re_q", 0 0;
v0x55571aa7e8b0_0 .net "fifo_tx_data_o", 31 0, L_0x55571abd4430;  alias, 1 drivers
L_0x7f65540046d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571ab0f840_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7f65540046d8;  1 drivers
v0x55571aaca6e0_0 .net "fifo_tx_we_o", 0 0, L_0x55571abd4320;  alias, 1 drivers
v0x55571ab0fc60_0 .net "hold_en_o", 0 0, L_0x55571abd7140;  alias, 1 drivers
v0x55571aa81d30_0 .net "incr_addr_o", 0 0, L_0x55571abd9600;  alias, 1 drivers
v0x55571aa8ad80_0 .net "int_en_o", 4 0, L_0x55571abd9a30;  1 drivers
v0x55571aac17a0_0 .var "int_en_reg", 31 0;
v0x55571ab1af90_0 .var "int_stat_reg", 31 0;
v0x55571aa7b820_0 .net "irq", 0 0, L_0x55571abd9f20;  alias, 1 drivers
v0x55571aa70460_0 .net "is_write_o", 0 0, L_0x55571abd8b90;  alias, 1 drivers
v0x55571aa6f670_0 .net "lsb_first_o", 0 0, L_0x55571abd6e30;  1 drivers
v0x55571aa6f710_0 .net "mode_bits_o", 7 0, L_0x55571abd8e40;  alias, 1 drivers
v0x55571aa89a30_0 .net "mode_en_cfg_o", 0 0, L_0x55571abd88f0;  alias, 1 drivers
v0x55571aa85e30_0 .net "opcode_o", 7 0, L_0x55571abd8da0;  alias, 1 drivers
L_0x7f6554004840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571ab0cc80_0 .net "overrun_i", 0 0, L_0x7f6554004840;  1 drivers
v0x55571ab0cd20_0 .net "paddr", 11 0, v0x55571abc2110_0;  alias, 1 drivers
v0x55571aaf5070_0 .net "pclk", 0 0, v0x55571abc11c0_0;  alias, 1 drivers
v0x55571aaf14a0_0 .net "penable", 0 0, v0x55571abc21d0_0;  alias, 1 drivers
v0x55571aaf1540_0 .var "prdata", 31 0;
v0x55571ab1aa00_0 .net "pready", 0 0, L_0x7f65540041c8;  alias, 1 drivers
v0x55571ab9ae70_0 .net "presetn", 0 0, v0x55571abc2c80_0;  alias, 1 drivers
v0x55571ab95e50_0 .net "psel", 0 0, v0x55571abc23d0_0;  alias, 1 drivers
v0x55571ab95ef0_0 .var "pslverr", 0 0;
v0x55571ab7a8c0_0 .net "pstrb", 3 0, v0x55571abc2510_0;  alias, 1 drivers
L_0x7f6554004210 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55571ab747b0_0 .net "pstrb_eff", 3 0, L_0x7f6554004210;  1 drivers
v0x55571ab6ce80_0 .net "pwdata", 31 0, v0x55571abc25d0_0;  alias, 1 drivers
v0x55571ab6cf20_0 .net "pwrite", 0 0, v0x55571abc26e0_0;  alias, 1 drivers
v0x55571ab67140_0 .net "quad_en_o", 0 0, L_0x55571abd6b20;  alias, 1 drivers
v0x55571aac3030_0 .net "read_phase", 0 0, L_0x55571aba4b80;  1 drivers
v0x55571aac30d0_0 .var "ro_addr", 0 0;
v0x55571aab3030_0 .net "rx_full_i", 0 0, L_0x55571abdae60;  alias, 1 drivers
v0x55571aa7f2d0_0 .net "rx_level_i", 3 0, L_0x55571abda4c0;  1 drivers
v0x55571aa821e0_0 .net "setup_phase", 0 0, L_0x55571aa3df00;  1 drivers
L_0x7f65540047f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571aa82bb0_0 .net "timeout_i", 0 0, L_0x7f65540047f8;  1 drivers
v0x55571aa86590_0 .net "tx_empty_i", 0 0, L_0x55571abdab60;  alias, 1 drivers
v0x55571aa9be00_0 .net "tx_level_i", 3 0, L_0x55571abda420;  1 drivers
L_0x7f6554004888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571aa94bc0_0 .net "underrun_i", 0 0, L_0x7f6554004888;  1 drivers
v0x55571aa50470_0 .var "valid_addr", 0 0;
v0x55571aa60860_0 .net "wp_en_o", 0 0, L_0x7f6554004648;  alias, 1 drivers
v0x55571aaa80f0_0 .net "wr_ok", 0 0, L_0x55571abd4180;  1 drivers
v0x55571aaa7eb0_0 .net "write_phase", 0 0, L_0x55571a9ce1a0;  1 drivers
v0x55571aac2b70_0 .net "xip_active_i", 0 0, v0x55571abaf370_0;  alias, 1 drivers
v0x55571aac2c30_0 .net "xip_addr_bytes_o", 1 0, L_0x55571abd77e0;  alias, 1 drivers
v0x55571aac2670_0 .var "xip_cfg_reg", 31 0;
v0x55571aac1ef0_0 .var "xip_cmd_reg", 31 0;
v0x55571aa8a150_0 .net "xip_cont_read_o", 0 0, L_0x55571abd7b10;  alias, 1 drivers
v0x55571aa81390_0 .net "xip_data_lanes_o", 1 0, L_0x55571abd7880;  alias, 1 drivers
v0x55571aa81450_0 .net "xip_dummy_cycles_o", 3 0, L_0x55571abd7a70;  alias, 1 drivers
v0x55571aa81690_0 .net "xip_en_o", 0 0, L_0x55571abd6950;  alias, 1 drivers
v0x55571aa81750_0 .net "xip_mode_bits_o", 7 0, L_0x55571abd82b0;  alias, 1 drivers
v0x55571aa808c0_0 .net "xip_mode_en_o", 0 0, L_0x55571abd7de0;  alias, 1 drivers
v0x55571aa80960_0 .net "xip_read_op_o", 7 0, L_0x55571abd8040;  alias, 1 drivers
v0x55571aa80e80_0 .net "xip_write_en_o", 0 0, L_0x55571abd7e80;  alias, 1 drivers
v0x55571aa80f40_0 .net "xip_write_op_o", 7 0, L_0x55571abd80e0;  alias, 1 drivers
E_0x55571aba49e0/0 .event edge, v0x55571aac3030_0, v0x55571aa50470_0, v0x55571a7f5280_0, v0x55571aa8b230_0;
E_0x55571aba49e0/1 .event edge, v0x55571aa7f2d0_0, v0x55571aa9be00_0, v0x55571a7efd20_0, v0x55571aac2b70_0;
E_0x55571aba49e0/2 .event edge, v0x55571a7edd90_0, v0x55571aa3cdf0_0, v0x55571aac17a0_0, v0x55571ab1af90_0;
E_0x55571aba49e0/3 .event edge, v0x55571a7ed890_0, v0x55571a6bb070_0, v0x55571aac2670_0, v0x55571aac1ef0_0;
E_0x55571aba49e0/4 .event edge, v0x55571a7ee5d0_0, v0x55571a7ef9d0_0, v0x55571a7edba0_0, v0x55571a7f0230_0;
E_0x55571aba49e0/5 .event edge, v0x55571a7ef0a0_0, v0x55571a7ebf60_0, v0x55571a7ec700_0, v0x55571aba0640_0;
E_0x55571aba49e0/6 .event edge, v0x55571ab95ce0_0, v0x55571aab3030_0, v0x55571aa86590_0, v0x55571ab80af0_0;
E_0x55571aba49e0 .event/or E_0x55571aba49e0/0, E_0x55571aba49e0/1, E_0x55571aba49e0/2, E_0x55571aba49e0/3, E_0x55571aba49e0/4, E_0x55571aba49e0/5, E_0x55571aba49e0/6;
E_0x55571aba4e30/0 .event edge, v0x55571aaa7eb0_0, v0x55571aa50470_0, v0x55571aac30d0_0, v0x55571a7f5280_0;
E_0x55571aba4e30/1 .event edge, v0x55571ab747b0_0, v0x55571ab6ce80_0, v0x55571a7efd20_0;
E_0x55571aba4e30 .event/or E_0x55571aba4e30/0, E_0x55571aba4e30/1;
E_0x55571aba4e70 .event edge, v0x55571a7f5280_0;
L_0x55571abd4280 .cmp/eq 12, L_0x55571aba4bf0, L_0x7f6554004258;
L_0x55571abd4670 .cmp/eq 12, L_0x55571aba4bf0, L_0x7f65540042a0;
L_0x55571abd48f0 .reduce/nor v0x55571aa43a80_0;
L_0x55571abd4a80 .cmp/eq 12, L_0x55571aba4bf0, L_0x7f6554004570;
L_0x55571abd4cf0 .part L_0x7f6554004210, 1, 1;
L_0x55571abd4ef0 .part v0x55571abc25d0_0, 8, 1;
L_0x55571abd51c0 .cmp/eq 12, L_0x55571aba4bf0, L_0x7f65540045b8;
L_0x55571abd5320 .part L_0x7f6554004210, 0, 1;
L_0x55571abd5120 .part v0x55571abc25d0_0, 0, 1;
L_0x55571abd55d0 .part v0x55571aa8b230_0, 0, 1;
L_0x55571abd56d0 .functor MUXZ 1, L_0x55571abd55d0, L_0x55571abd5120, L_0x55571abd5410, C4<>;
L_0x55571abd5810 .cmp/eq 12, L_0x55571aba4bf0, L_0x7f6554004600;
L_0x55571abd5a30 .part L_0x7f6554004210, 0, 1;
L_0x55571abd5ce0 .part v0x55571abc25d0_0, 1, 1;
L_0x55571abd5e00 .part v0x55571aa8b230_0, 1, 1;
L_0x55571abd5ef0 .functor MUXZ 1, L_0x55571abd5e00, L_0x55571abd5ce0, L_0x55571abd5b60, C4<>;
L_0x55571abd6860 .part v0x55571aa8b230_0, 0, 1;
L_0x55571abd6950 .part v0x55571aa8b230_0, 1, 1;
L_0x55571abd6b20 .part v0x55571aa8b230_0, 2, 1;
L_0x55571abd6bc0 .part v0x55571aa8b230_0, 3, 1;
L_0x55571abd6a80 .part v0x55571aa8b230_0, 4, 1;
L_0x55571abd6e30 .part v0x55571aa8b230_0, 5, 1;
L_0x55571abd70a0 .part v0x55571aa8b230_0, 6, 1;
L_0x55571abd7140 .part v0x55571aa8b230_0, 9, 1;
L_0x55571abd72b0 .part v0x55571a7ed890_0, 0, 3;
L_0x55571abd7350 .part v0x55571a6bb070_0, 0, 1;
L_0x55571abd7560 .part v0x55571a6bb070_0, 1, 2;
L_0x55571abd7600 .part v0x55571a6bb070_0, 3, 2;
L_0x55571abd77e0 .part v0x55571aac2670_0, 0, 2;
L_0x55571abd7880 .part v0x55571aac2670_0, 2, 2;
L_0x55571abd7a70 .part v0x55571aac2670_0, 4, 4;
L_0x55571abd7b10 .part v0x55571aac2670_0, 8, 1;
L_0x55571abd7de0 .part v0x55571aac2670_0, 9, 1;
L_0x55571abd7e80 .part v0x55571aac2670_0, 10, 1;
L_0x55571abd8040 .part v0x55571aac1ef0_0, 0, 8;
L_0x55571abd80e0 .part v0x55571aac1ef0_0, 8, 8;
L_0x55571abd82b0 .part v0x55571aac1ef0_0, 16, 8;
L_0x55571abd8350 .part v0x55571a7ee5d0_0, 0, 2;
L_0x55571abd8530 .part v0x55571a7ee5d0_0, 2, 2;
L_0x55571abd85d0 .part v0x55571a7ee5d0_0, 4, 2;
L_0x55571abd87c0 .part v0x55571a7ee5d0_0, 6, 2;
L_0x55571abd88f0 .part v0x55571a7ee5d0_0, 13, 1;
L_0x55571abd8af0 .part v0x55571a7ee5d0_0, 8, 4;
L_0x55571abd8b90 .part v0x55571a7ee5d0_0, 12, 1;
L_0x55571abd8da0 .part v0x55571a7ef9d0_0, 0, 8;
L_0x55571abd8e40 .part v0x55571a7ef9d0_0, 8, 8;
L_0x55571abd9240 .part v0x55571a7ef0a0_0, 0, 8;
L_0x55571abd92e0 .part v0x55571a7ebf60_0, 0, 4;
L_0x55571abd9510 .part v0x55571a7ebf60_0, 4, 1;
L_0x55571abd9600 .part v0x55571a7ebf60_0, 5, 1;
L_0x55571abd9a30 .part v0x55571aac17a0_0, 0, 5;
L_0x55571abd9ad0 .part v0x55571aac17a0_0, 0, 5;
L_0x55571abd9d70 .part v0x55571ab1af90_0, 0, 5;
L_0x55571abd9f20 .reduce/or L_0x55571abd9e10;
S_0x55571aa87650 .scope begin, "$unm_blk_39" "$unm_blk_39" 6 323, 6 323 0, S_0x55571aab4cd0;
 .timescale 0 0;
v0x55571a7f6220_0 .var "next_ctrl", 31 0;
S_0x55571aa87360 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 242, 6 242 0, S_0x55571aab4cd0;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x55571aa87360
v0x55571a7f6090_0 .var "cur", 31 0;
v0x55571a7f6d10_0 .var "data", 31 0;
TD_top_cmd_tb.dut.u_csr.apply_strb ;
    %load/vec4 v0x55571ab747b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_9.6, 8;
    %load/vec4 v0x55571a7f6d10_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %load/vec4 v0x55571a7f6090_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %load/vec4 v0x55571ab747b0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x55571a7f6d10_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x55571a7f6090_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571ab747b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_9.10, 8;
    %load/vec4 v0x55571a7f6d10_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %load/vec4 v0x55571a7f6090_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571ab747b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_9.12, 8;
    %load/vec4 v0x55571a7f6d10_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %load/vec4 v0x55571a7f6090_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x55571aa83a50 .scope module, "u_dma_engine" "dma_engine" 4 444, 7 16 0, S_0x55571aab6c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 5 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 5 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x55571ab0e2c0 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000100000>;
P_0x55571ab0e300 .param/l "LEVEL_WIDTH" 0 7 19, +C4<00000000000000000000000000000101>;
P_0x55571ab0e340 .param/l "S_DONE" 1 7 219, C4<101>;
P_0x55571ab0e380 .param/l "S_IDLE" 1 7 214, C4<000>;
P_0x55571ab0e3c0 .param/l "S_RUN_RD" 1 7 216, C4<010>;
P_0x55571ab0e400 .param/l "S_RUN_WR" 1 7 218, C4<100>;
P_0x55571ab0e440 .param/l "S_WAIT_RD" 1 7 215, C4<001>;
P_0x55571ab0e480 .param/l "S_WAIT_WR" 1 7 217, C4<011>;
P_0x55571ab0e4c0 .param/l "TX_DEPTH_LEVEL" 1 7 104, C4<10000>;
P_0x55571ab0e500 .param/l "TX_FIFO_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
L_0x55571abdc850 .functor AND 1, v0x55571aa61cc0_0, L_0x55571abdebe0, C4<1>, C4<1>;
L_0x55571abdc8c0 .functor NOT 1, v0x55571ab55630_0, C4<0>, C4<0>, C4<0>;
L_0x55571abdc930 .functor AND 1, L_0x55571abdebe0, L_0x55571abdc8c0, C4<1>, C4<1>;
L_0x55571abdd570 .functor NOT 1, v0x55571abc2c80_0, C4<0>, C4<0>, C4<0>;
L_0x55571abddd30 .functor NOT 1, v0x55571abc2c80_0, C4<0>, C4<0>, C4<0>;
L_0x55571abdde90 .functor BUFZ 32, v0x55571aab6360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55571abddf90 .functor BUFZ 1, v0x55571aac4180_0, C4<0>, C4<0>, C4<0>;
L_0x55571abde0e0 .functor BUFZ 1, v0x55571aa802d0_0, C4<0>, C4<0>, C4<0>;
L_0x55571abde230 .functor BUFZ 32, v0x55571aac5100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55571abde2f0 .functor BUFZ 1, v0x55571aac80f0_0, C4<0>, C4<0>, C4<0>;
L_0x55571abde3f0 .functor BUFZ 32, v0x55571aa4cc80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55571abde4f0 .functor BUFZ 1, v0x55571ab558f0_0, C4<0>, C4<0>, C4<0>;
L_0x55571abde660 .functor BUFZ 32, v0x55571aa958f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55571abde760 .functor BUFZ 1, v0x55571aaa02b0_0, C4<0>, C4<0>, C4<0>;
L_0x55571abde5f0 .functor BUFZ 4, v0x55571aaa0b00_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55571abde970 .functor BUFZ 1, v0x55571aa4c540_0, C4<0>, C4<0>, C4<0>;
L_0x55571abdeb00 .functor BUFZ 1, v0x55571aad0e40_0, C4<0>, C4<0>, C4<0>;
L_0x7f65540049f0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55571aac85b0_0 .net/2u *"_ivl_0", 4 0, L_0x7f65540049f0;  1 drivers
v0x55571aa99200_0 .net *"_ivl_10", 0 0, L_0x55571abdc8c0;  1 drivers
v0x55571aa96760_0 .net *"_ivl_16", 29 0, L_0x55571abdca40;  1 drivers
L_0x7f6554004a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55571aa56040_0 .net *"_ivl_18", 1 0, L_0x7f6554004a80;  1 drivers
L_0x7f6554004ac8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55571aa4f490_0 .net/2u *"_ivl_20", 3 0, L_0x7f6554004ac8;  1 drivers
v0x55571aa55bc0_0 .net *"_ivl_22", 0 0, L_0x55571abdcc20;  1 drivers
L_0x7f6554004b10 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55571aa55c80_0 .net/2u *"_ivl_24", 3 0, L_0x7f6554004b10;  1 drivers
v0x55571aa55740_0 .net *"_ivl_28", 31 0, L_0x55571abdcee0;  1 drivers
L_0x7f6554004b58 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571aa552c0_0 .net *"_ivl_31", 27 0, L_0x7f6554004b58;  1 drivers
v0x55571aa54e40_0 .net *"_ivl_35", 3 0, L_0x55571abdd1b0;  1 drivers
L_0x7f6554004ba0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571aa549c0_0 .net/2u *"_ivl_38", 27 0, L_0x7f6554004ba0;  1 drivers
L_0x7f6554004a38 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55571aa54540_0 .net/2u *"_ivl_4", 4 0, L_0x7f6554004a38;  1 drivers
v0x55571aa540c0_0 .net *"_ivl_40", 31 0, L_0x55571abdd340;  1 drivers
v0x55571aa53cd0_0 .net *"_ivl_44", 29 0, L_0x55571abdd480;  1 drivers
L_0x7f6554004be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55571aa4f050_0 .net *"_ivl_46", 1 0, L_0x7f6554004be8;  1 drivers
L_0x7f6554004c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571aa69530_0 .net/2u *"_ivl_48", 0 0, L_0x7f6554004c30;  1 drivers
L_0x7f6554004c78 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55571aa67eb0_0 .net/2u *"_ivl_52", 4 0, L_0x7f6554004c78;  1 drivers
v0x55571aa67f50_0 .net *"_ivl_54", 4 0, L_0x55571abdd890;  1 drivers
v0x55571aa66970_0 .var "addr_r", 31 0;
v0x55571aa66a10_0 .net "araddr_o", 31 0, L_0x55571abdde90;  alias, 1 drivers
v0x55571aa66020_0 .net "araddr_w", 31 0, v0x55571aab6360_0;  1 drivers
v0x55571aa660e0_0 .net "arready_i", 0 0, v0x55571abbc520_0;  alias, 1 drivers
v0x55571aa656d0_0 .net "arvalid_o", 0 0, L_0x55571abddf90;  alias, 1 drivers
v0x55571aa65770_0 .net "arvalid_w", 0 0, v0x55571aac4180_0;  1 drivers
v0x55571aa65290_0 .net "awaddr_o", 31 0, L_0x55571abde3f0;  alias, 1 drivers
v0x55571aa65330_0 .net "awaddr_w", 31 0, v0x55571aa4cc80_0;  1 drivers
v0x55571aa64e50_0 .net "awready_i", 0 0, v0x55571abbc7a0_0;  alias, 1 drivers
v0x55571aa649b0_0 .net "awvalid_o", 0 0, L_0x55571abde4f0;  alias, 1 drivers
v0x55571aa64a50_0 .net "awvalid_w", 0 0, v0x55571ab558f0_0;  1 drivers
v0x55571aa64570_0 .var "axi_err_o", 0 0;
v0x55571aa64130_0 .net "beats_level", 4 0, L_0x55571abdd720;  1 drivers
v0x55571aa641d0_0 .net "beats_w", 3 0, L_0x55571abdd250;  1 drivers
v0x55571aa63c90_0 .net "bready_o", 0 0, L_0x55571abde970;  alias, 1 drivers
v0x55571aa63d30_0 .net "bready_w", 0 0, v0x55571aa4c540_0;  1 drivers
v0x55571aa62920_0 .net "bresp_i", 1 0, v0x55571abbc980_0;  alias, 1 drivers
v0x55571aa629c0_0 .var "burst_len_r", 31 0;
v0x55571aa624e0_0 .net "burst_size_i", 3 0, L_0x55571abd92e0;  alias, 1 drivers
v0x55571aa62040_0 .var "burst_size_r", 3 0;
v0x55571aa62100_0 .net "burst_words_w", 3 0, L_0x55571abdcd10;  1 drivers
v0x55571aa61c00_0 .net "busy_o", 0 0, L_0x55571abdc850;  alias, 1 drivers
v0x55571aa61cc0_0 .var "busy_r", 0 0;
v0x55571aa617c0_0 .net "bvalid_i", 0 0, v0x55571abbca20_0;  alias, 1 drivers
v0x55571aa61250_0 .net "clk", 0 0, v0x55571abc11c0_0;  alias, 1 drivers
v0x55571aa612f0_0 .net "data_out_w", 31 0, v0x55571aac5100_0;  1 drivers
v0x55571aa60db0_0 .net "dma_addr_i", 31 0, L_0x55571abd9840;  alias, 1 drivers
v0x55571aa50000_0 .net "dma_dir_i", 0 0, L_0x55571abd9510;  alias, 1 drivers
v0x55571ab55590_0 .var "dma_done_set_o", 0 0;
v0x55571ab55630_0 .var "dma_en_d", 0 0;
v0x55571aaa7180_0 .net "dma_en_i", 0 0, L_0x55571abdebe0;  1 drivers
v0x55571aaa7220_0 .net "dma_len_i", 31 0, L_0x55571abd98b0;  alias, 1 drivers
v0x55571aa86eb0_0 .net "fifo_rx_data_i", 31 0, L_0x55571abdb0d0;  alias, 1 drivers
v0x55571aa86f50_0 .net "fifo_rx_re_o", 0 0, L_0x55571abdeb00;  alias, 1 drivers
v0x55571aa953b0_0 .net "fifo_tx_data_o", 31 0, L_0x55571abde230;  alias, 1 drivers
v0x55571aa95470_0 .net "fifo_tx_we_o", 0 0, L_0x55571abde2f0;  alias, 1 drivers
v0x55571aa9b980_0 .net "incr_addr_i", 0 0, L_0x55571abd9600;  alias, 1 drivers
v0x55571aa9ba20_0 .var "incr_addr_r", 0 0;
v0x55571aa986d0_0 .net "len_w", 31 0, L_0x55571abdd5e0;  1 drivers
v0x55571aa987b0_0 .net "rd_done", 0 0, v0x55571aac55c0_0;  1 drivers
v0x55571aaaa320_0 .net "rd_en_w", 0 0, v0x55571aad0e40_0;  1 drivers
v0x55571aaaa3f0_0 .var "rd_start", 0 0;
v0x55571aaa9fa0_0 .net "rdata_i", 31 0, v0x55571abbcde0_0;  alias, 1 drivers
v0x55571aaaa070_0 .var "rem_bytes_r", 31 0;
v0x55571aaa9c20_0 .net "rem_lt_burst", 0 0, L_0x55571abdd020;  1 drivers
v0x55571aaa9cc0_0 .net "rem_words_w", 31 0, L_0x55571abdcae0;  1 drivers
v0x55571aaa98a0_0 .net "resetn", 0 0, v0x55571abc2c80_0;  alias, 1 drivers
v0x55571aaa9940_0 .net "rready_o", 0 0, L_0x55571abde0e0;  alias, 1 drivers
v0x55571aaa9520_0 .net "rready_w", 0 0, v0x55571aa802d0_0;  1 drivers
v0x55571aaa95c0_0 .net "rresp_i", 1 0, v0x55571abbd0d0_0;  alias, 1 drivers
v0x55571aaa91a0_0 .net "rvalid_i", 0 0, v0x55571abbd170_0;  alias, 1 drivers
v0x55571aaa9240_0 .net "rx_data_ok", 0 0, L_0x55571abddb50;  1 drivers
v0x55571aaa8e20_0 .net "rx_empty", 0 0, L_0x55571abdc710;  1 drivers
v0x55571aaa8ec0_0 .net "rx_level_i", 4 0, L_0x55571abdb140;  alias, 1 drivers
v0x55571aaa8aa0_0 .net "start_pulse", 0 0, L_0x55571abdc930;  1 drivers
v0x55571aaa8b60_0 .var "start_q_qspi", 0 0;
v0x55571aaa8720_0 .var "state", 2 0;
v0x55571aaa8800_0 .net "tx_full", 0 0, L_0x55571abdc5d0;  1 drivers
v0x55571aaa83a0_0 .net "tx_level_i", 4 0, L_0x55571abdad60;  alias, 1 drivers
v0x55571aaa8460_0 .net "tx_space_ok", 0 0, L_0x55571abdd9d0;  1 drivers
v0x55571aa524e0_0 .net "wdata_o", 31 0, L_0x55571abde660;  alias, 1 drivers
v0x55571aa525c0_0 .net "wdata_w", 31 0, v0x55571aa958f0_0;  1 drivers
v0x55571aa68ed0_0 .net "wr_done", 0 0, v0x55571aa4c8e0_0;  1 drivers
v0x55571aa68fa0_0 .net "wr_en_w", 0 0, v0x55571aac80f0_0;  1 drivers
v0x55571aa68af0_0 .var "wr_start", 0 0;
v0x55571aa68bc0_0 .net "wready_i", 0 0, v0x55571abbd350_0;  alias, 1 drivers
v0x55571aa67440_0 .net "wstrb_o", 3 0, L_0x55571abde5f0;  alias, 1 drivers
v0x55571aa674e0_0 .net "wstrb_w", 3 0, v0x55571aaa0b00_0;  1 drivers
v0x55571aa670f0_0 .net "wvalid_o", 0 0, L_0x55571abde760;  alias, 1 drivers
v0x55571aa67190_0 .net "wvalid_w", 0 0, v0x55571aaa02b0_0;  1 drivers
L_0x55571abdc5d0 .cmp/eq 5, L_0x55571abdad60, L_0x7f65540049f0;
L_0x55571abdc710 .cmp/eq 5, L_0x55571abdb140, L_0x7f6554004a38;
L_0x55571abdca40 .part v0x55571aaaa070_0, 2, 30;
L_0x55571abdcae0 .concat [ 30 2 0 0], L_0x55571abdca40, L_0x7f6554004a80;
L_0x55571abdcc20 .cmp/eq 4, v0x55571aa62040_0, L_0x7f6554004ac8;
L_0x55571abdcd10 .functor MUXZ 4, v0x55571aa62040_0, L_0x7f6554004b10, L_0x55571abdcc20, C4<>;
L_0x55571abdcee0 .concat [ 4 28 0 0], L_0x55571abdcd10, L_0x7f6554004b58;
L_0x55571abdd020 .cmp/gt 32, L_0x55571abdcee0, L_0x55571abdcae0;
L_0x55571abdd1b0 .part L_0x55571abdcae0, 0, 4;
L_0x55571abdd250 .functor MUXZ 4, L_0x55571abdcd10, L_0x55571abdd1b0, L_0x55571abdd020, C4<>;
L_0x55571abdd340 .concat [ 4 28 0 0], L_0x55571abdd250, L_0x7f6554004ba0;
L_0x55571abdd480 .part L_0x55571abdd340, 0, 30;
L_0x55571abdd5e0 .concat [ 2 30 0 0], L_0x7f6554004be8, L_0x55571abdd480;
L_0x55571abdd720 .concat [ 4 1 0 0], L_0x55571abdd250, L_0x7f6554004c30;
L_0x55571abdd890 .arith/sub 5, L_0x7f6554004c78, L_0x55571abdd720;
L_0x55571abdd9d0 .cmp/ge 5, L_0x55571abdd890, L_0x55571abdad60;
L_0x55571abddb50 .cmp/ge 5, L_0x55571abdb140, L_0x55571abdd720;
L_0x55571abddbf0 .part v0x55571aa629c0_0, 0, 16;
L_0x55571abddda0 .part v0x55571aa629c0_0, 0, 16;
S_0x55571aa83760 .scope module, "u_axi_read_block" "axi_read_block" 7 156, 7 338 0, S_0x55571aa83a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "araddr";
    .port_info 6 /OUTPUT 1 "arvalid";
    .port_info 7 /INPUT 1 "arready";
    .port_info 8 /INPUT 1 "rvalid";
    .port_info 9 /INPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "rready";
    .port_info 11 /OUTPUT 32 "data_out";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /INPUT 1 "full";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0x55571a6be780 .param/l "ADDR" 1 7 360, C4<01>;
P_0x55571a6be7c0 .param/l "DATA" 1 7 360, C4<10>;
P_0x55571a6be800 .param/l "IDLE" 1 7 360, C4<00>;
P_0x55571a6be840 .param/l "RESP" 1 7 360, C4<11>;
v0x55571aa805c0_0 .net "addr", 31 0, v0x55571aa66970_0;  1 drivers
v0x55571aab33d0_0 .var "addr_reg", 31 0;
v0x55571aab6360_0 .var "araddr", 31 0;
v0x55571aab6420_0 .net "arready", 0 0, v0x55571abbc520_0;  alias, 1 drivers
v0x55571aac4180_0 .var "arvalid", 0 0;
v0x55571aac39b0_0 .var "arvalid_r", 0 0;
v0x55571aac3a70_0 .var "busy", 0 0;
v0x55571aac34f0_0 .net "clk", 0 0, v0x55571abc11c0_0;  alias, 1 drivers
v0x55571aac3590_0 .var "count", 15 0;
v0x55571aac5100_0 .var "data_out", 31 0;
v0x55571aac55c0_0 .var "done", 0 0;
v0x55571aac5680_0 .net "full", 0 0, L_0x55571abdc5d0;  alias, 1 drivers
v0x55571aac6410_0 .net "rdata", 31 0, v0x55571abbcde0_0;  alias, 1 drivers
v0x55571aa80210_0 .net "reset", 0 0, L_0x55571abdd570;  1 drivers
v0x55571aa802d0_0 .var "rready", 0 0;
v0x55571aac5a80_0 .net "rvalid", 0 0, v0x55571abbd170_0;  alias, 1 drivers
v0x55571aac5b20_0 .net "start", 0 0, v0x55571aaaa3f0_0;  1 drivers
v0x55571aac6d00_0 .var "state", 1 0;
v0x55571aac7540_0 .net "transfer_size", 15 0, L_0x55571abddbf0;  1 drivers
v0x55571aac80f0_0 .var "wr_en", 0 0;
S_0x55571aab40e0 .scope module, "u_axi_write_block" "axi_write_block" 7 175, 7 431 0, S_0x55571aa83a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "awaddr";
    .port_info 6 /OUTPUT 1 "awvalid";
    .port_info 7 /INPUT 1 "awready";
    .port_info 8 /OUTPUT 32 "wdata";
    .port_info 9 /OUTPUT 1 "wvalid";
    .port_info 10 /OUTPUT 4 "wstrb";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /INPUT 1 "bvalid";
    .port_info 13 /OUTPUT 1 "bready";
    .port_info 14 /INPUT 32 "data_in";
    .port_info 15 /INPUT 1 "empty";
    .port_info 16 /OUTPUT 1 "rd_en";
    .port_info 17 /OUTPUT 1 "busy";
    .port_info 18 /OUTPUT 1 "done";
P_0x55571ab55bd0 .param/l "ADDR" 1 7 460, C4<01>;
P_0x55571ab55c10 .param/l "DATA" 1 7 460, C4<10>;
P_0x55571ab55c50 .param/l "IDLE" 1 7 460, C4<00>;
P_0x55571ab55c90 .param/l "RESP" 1 7 460, C4<11>;
v0x55571aac8650_0 .net "addr", 31 0, v0x55571aa66970_0;  alias, 1 drivers
v0x55571aa4cbc0_0 .var "addr_reg", 31 0;
v0x55571aa4cc80_0 .var "awaddr", 31 0;
v0x55571ab55830_0 .net "awready", 0 0, v0x55571abbc7a0_0;  alias, 1 drivers
v0x55571ab558f0_0 .var "awvalid", 0 0;
v0x55571aa4c480_0 .var "awvalid_r", 0 0;
v0x55571aa4c540_0 .var "bready", 0 0;
v0x55571aa4c100_0 .var "busy", 0 0;
v0x55571aa4c1c0_0 .net "bvalid", 0 0, v0x55571abbca20_0;  alias, 1 drivers
v0x55571aa4bc60_0 .net "clk", 0 0, v0x55571abc11c0_0;  alias, 1 drivers
v0x55571aa4bd00_0 .var "count", 15 0;
v0x55571aa4c820_0 .net "data_in", 31 0, L_0x55571abdb0d0;  alias, 1 drivers
v0x55571aa4c8e0_0 .var "done", 0 0;
v0x55571aab4760_0 .net "empty", 0 0, L_0x55571abdc710;  alias, 1 drivers
v0x55571aab4820_0 .var "have_word", 0 0;
v0x55571aad0d80_0 .var "hold_bready", 0 0;
v0x55571aad0e40_0 .var "rd_en", 0 0;
v0x55571aacffa0_0 .var "rd_pending", 0 0;
v0x55571aad0060_0 .net "reset", 0 0, L_0x55571abddd30;  1 drivers
v0x55571aace950_0 .net "start", 0 0, v0x55571aa68af0_0;  1 drivers
v0x55571aacea10_0 .var "state", 1 0;
v0x55571aa95830_0 .net "transfer_size", 15 0, L_0x55571abddda0;  1 drivers
v0x55571aa958f0_0 .var "wdata", 31 0;
v0x55571aaa7870_0 .var "word_q", 31 0;
v0x55571aaa0a40_0 .net "wready", 0 0, v0x55571abbd350_0;  alias, 1 drivers
v0x55571aaa0b00_0 .var "wstrb", 3 0;
v0x55571aaa02b0_0 .var "wvalid", 0 0;
v0x55571aaa0370_0 .var "wvalid_r", 0 0;
S_0x55571aab44c0 .scope module, "u_fifo_rx" "fifo_rx" 4 360, 8 2 0, S_0x55571aab6c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55571aa8a220 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
P_0x55571aa8a260 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
L_0x55571abdb0d0 .functor BUFZ 32, v0x55571aa8b790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55571abdb140 .functor BUFZ 5, v0x55571aa8bf60_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f6554004960 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55571aa5dbb0_0 .net/2u *"_ivl_0", 4 0, L_0x7f6554004960;  1 drivers
L_0x7f65540049a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55571aa8c2a0_0 .net/2u *"_ivl_4", 4 0, L_0x7f65540049a8;  1 drivers
v0x55571aa8bec0_0 .net "clk", 0 0, v0x55571abc11c0_0;  alias, 1 drivers
v0x55571aa8bf60_0 .var "count", 4 0;
v0x55571aa8bae0_0 .net "empty_o", 0 0, L_0x55571abdaf90;  alias, 1 drivers
v0x55571aa8f170_0 .net "full_o", 0 0, L_0x55571abdae60;  alias, 1 drivers
v0x55571aa8f210_0 .net "level_o", 4 0, L_0x55571abdb140;  alias, 1 drivers
v0x55571aa8ed90 .array "mem", 15 0, 31 0;
v0x55571aa8ee30_0 .net "rd_data_o", 31 0, L_0x55571abdb0d0;  alias, 1 drivers
v0x55571aa8b790_0 .var "rd_data_r", 31 0;
v0x55571aa8b870_0 .net "rd_en_i", 0 0, L_0x55571abdb2e0;  1 drivers
v0x55571aa8e9b0_0 .var "rd_ptr", 3 0;
v0x55571aa8ea90_0 .net "resetn", 0 0, v0x55571abc2c80_0;  alias, 1 drivers
v0x55571aa8e5d0_0 .net "wr_data_i", 31 0, v0x55571abaa900_0;  alias, 1 drivers
v0x55571aa8e6b0_0 .net "wr_en_i", 0 0, v0x55571abaaa40_0;  alias, 1 drivers
v0x55571aa8e1f0_0 .var "wr_ptr", 3 0;
L_0x55571abdae60 .cmp/eq 5, v0x55571aa8bf60_0, L_0x7f6554004960;
L_0x55571abdaf90 .cmp/eq 5, v0x55571aa8bf60_0, L_0x7f65540049a8;
S_0x55571aa8de10 .scope module, "u_fifo_tx" "fifo_tx" 4 342, 9 2 0, S_0x55571aab6c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55571aaa81b0 .param/l "DEPTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x55571aaa81f0 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
L_0x55571abdad60 .functor BUFZ 5, v0x55571ab1f0c0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f65540048d0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55571aa4ba10_0 .net/2u *"_ivl_0", 4 0, L_0x7f65540048d0;  1 drivers
L_0x7f6554004918 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55571ab1be50_0 .net/2u *"_ivl_4", 4 0, L_0x7f6554004918;  1 drivers
v0x55571ab1bf30_0 .net "clk", 0 0, v0x55571abc11c0_0;  alias, 1 drivers
v0x55571ab1f0c0_0 .var "count", 4 0;
v0x55571ab1f160_0 .net "empty_o", 0 0, L_0x55571abdab60;  alias, 1 drivers
v0x55571ab1df60_0 .net "full_o", 0 0, L_0x55571abda810;  alias, 1 drivers
v0x55571ab1e000_0 .net "level_o", 4 0, L_0x55571abdad60;  alias, 1 drivers
v0x55571ab1ce00 .array "mem", 15 0, 31 0;
v0x55571ab1cea0_0 .net "rd_data_o", 31 0, v0x55571aab2740_0;  alias, 1 drivers
v0x55571aab2740_0 .var "rd_data_r", 31 0;
v0x55571aab2800_0 .net "rd_en_i", 0 0, L_0x55571abe2050;  alias, 1 drivers
v0x55571aa81990_0 .var "rd_ptr", 3 0;
v0x55571aa81a50_0 .net "resetn", 0 0, v0x55571abc2c80_0;  alias, 1 drivers
v0x55571aa811c0_0 .net "wr_data_i", 31 0, L_0x55571abda6d0;  alias, 1 drivers
v0x55571aa812a0_0 .net "wr_en_i", 0 0, L_0x55571abda5c0;  alias, 1 drivers
v0x55571ab0e5a0_0 .var "wr_ptr", 3 0;
L_0x55571abda810 .cmp/eq 5, v0x55571ab1f0c0_0, L_0x7f65540048d0;
L_0x55571abdab60 .cmp/eq 5, v0x55571ab1f0c0_0, L_0x7f6554004918;
S_0x55571aa8d650 .scope module, "u_qspi_fsm" "qspi_fsm" 4 581, 10 7 0, S_0x55571aab6c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 2 "cs_delay";
    .port_info 14 /INPUT 1 "xip_cont_read";
    .port_info 15 /INPUT 8 "cmd_opcode";
    .port_info 16 /INPUT 8 "mode_bits";
    .port_info 17 /INPUT 32 "addr";
    .port_info 18 /INPUT 32 "len_bytes";
    .port_info 19 /INPUT 32 "clk_div";
    .port_info 20 /INPUT 1 "cpol";
    .port_info 21 /INPUT 1 "cpha";
    .port_info 22 /INPUT 32 "tx_data_fifo";
    .port_info 23 /INPUT 1 "tx_empty";
    .port_info 24 /OUTPUT 1 "tx_ren";
    .port_info 25 /OUTPUT 32 "rx_data_fifo";
    .port_info 26 /OUTPUT 1 "rx_wen";
    .port_info 27 /INPUT 1 "rx_full";
    .port_info 28 /OUTPUT 1 "sclk";
    .port_info 29 /OUTPUT 1 "cs_n";
    .port_info 30 /INOUT 1 "io0";
    .port_info 31 /INOUT 1 "io1";
    .port_info 32 /INOUT 1 "io2";
    .port_info 33 /INOUT 1 "io3";
P_0x55571a68a350 .param/l "ADDR_BIT" 1 10 229, C4<0011>;
P_0x55571a68a390 .param/l "ADDR_WIDTH" 0 10 8, +C4<00000000000000000000000000100000>;
P_0x55571a68a3d0 .param/l "CMD_BIT" 1 10 228, C4<0010>;
P_0x55571a68a410 .param/l "CS_DELAY_SHIFT" 1 10 256, +C4<00000000000000000000000000000100>;
P_0x55571a68a450 .param/l "CS_DONE" 1 10 234, C4<1000>;
P_0x55571a68a490 .param/l "CS_HOLD" 1 10 233, C4<0111>;
P_0x55571a68a4d0 .param/l "CS_SETUP" 1 10 227, C4<0001>;
P_0x55571a68a510 .param/l "DATA_BIT" 1 10 232, C4<0110>;
P_0x55571a68a550 .param/l "DUMMY_BIT" 1 10 231, C4<0101>;
P_0x55571a68a590 .param/l "ERASE" 1 10 235, C4<1001>;
P_0x55571a68a5d0 .param/l "IDLE" 1 10 226, C4<0000>;
P_0x55571a68a610 .param/l "MODE_BIT" 1 10 230, C4<0100>;
P_0x55571a68a650 .param/l "POST_WRITE_HOLD_CYCLES" 1 10 252, +C4<00000000000000000000000001000000>;
P_0x55571a68a690 .param/l "RD_SETUP" 1 10 237, C4<1011>;
P_0x55571a68a6d0 .param/l "WR_SETUP" 1 10 236, C4<1010>;
L_0x55571abe2560 .functor XNOR 1, v0x55571abab080_0, L_0x55571abe0e50, C4<0>, C4<0>;
L_0x55571abe2660 .functor AND 1, v0x55571abaae00_0, L_0x55571abe2560, C4<1>, C4<1>;
L_0x55571abe26d0 .functor XOR 1, v0x55571abab080_0, L_0x55571abe0e50, C4<0>, C4<0>;
L_0x55571abe2790 .functor AND 1, v0x55571abaae00_0, L_0x55571abe26d0, C4<1>, C4<1>;
L_0x55571abe2b10 .functor BUFZ 1, L_0x55571abe28a0, C4<0>, C4<0>, C4<0>;
L_0x55571abe3040 .functor AND 1, L_0x55571abe4270, L_0x55571abe43e0, C4<1>, C4<1>;
L_0x55571abe46f0 .functor OR 1, L_0x55571abe3040, L_0x55571abe44d0, C4<0>, C4<0>;
L_0x55571abe4c00 .functor AND 1, L_0x55571abe48e0, L_0x55571abe4ac0, C4<1>, C4<1>;
L_0x55571abe4f00 .functor AND 1, L_0x55571abe4c00, L_0x55571abe4d60, C4<1>, C4<1>;
L_0x55571abe5100 .functor AND 1, L_0x55571abe4f00, L_0x55571abe5010, C4<1>, C4<1>;
L_0x55571abe5420 .functor AND 1, L_0x55571abe5100, L_0x55571abe5270, C4<1>, C4<1>;
L_0x55571abe5530 .functor AND 1, L_0x55571abe5420, L_0x55571abe2b10, C4<1>, C4<1>;
L_0x55571abe5840 .functor AND 1, L_0x55571abe5530, L_0x55571abe5a20, C4<1>, C4<1>;
L_0x55571abe5dd0 .functor AND 1, L_0x55571abe5840, L_0x55571abe5c00, C4<1>, C4<1>;
L_0x55571abe5640 .functor AND 1, L_0x55571abe5f60, L_0x55571abe2b10, C4<1>, C4<1>;
L_0x55571abe6400 .functor AND 1, L_0x55571abe5640, L_0x55571abe6510, C4<1>, C4<1>;
L_0x55571abe69b0 .functor AND 1, L_0x55571abe6400, L_0x55571abe6880, C4<1>, C4<1>;
L_0x55571abe6d00 .functor AND 1, L_0x55571abe69b0, L_0x55571abe6a70, C4<1>, C4<1>;
L_0x55571abe6f50 .functor AND 1, L_0x55571abe6d00, L_0x55571abe6eb0, C4<1>, C4<1>;
L_0x55571abe7300 .functor AND 1, L_0x55571abe6f50, L_0x55571abe7060, C4<1>, C4<1>;
L_0x55571abe7470 .functor OR 1, L_0x55571abe5dd0, L_0x55571abe7300, C4<0>, C4<0>;
L_0x55571abe75d0 .functor AND 1, L_0x55571abe6e10, L_0x55571abe2b10, C4<1>, C4<1>;
L_0x55571abe7aa0 .functor AND 1, L_0x55571abe75d0, L_0x55571abe7b60, C4<1>, C4<1>;
L_0x55571abe7fc0 .functor AND 1, L_0x55571abe7aa0, L_0x55571abe7ed0, C4<1>, C4<1>;
L_0x55571abe8430 .functor AND 1, L_0x55571abe7fc0, L_0x55571abe81a0, C4<1>, C4<1>;
L_0x55571abe85e0 .functor AND 1, L_0x55571abe8430, L_0x55571abe8540, C4<1>, C4<1>;
L_0x55571abe87d0 .functor OR 1, L_0x55571abe7470, L_0x55571abe85e0, C4<0>, C4<0>;
L_0x55571abe8b80 .functor AND 1, L_0x55571abe88e0, L_0x55571abe2b10, C4<1>, C4<1>;
L_0x55571abe8e20 .functor AND 1, L_0x55571abe8b80, L_0x55571abe8d30, C4<1>, C4<1>;
L_0x55571abe91e0 .functor AND 1, L_0x55571abe8e20, L_0x55571abe8f30, C4<1>, C4<1>;
L_0x55571abe9490 .functor AND 1, L_0x55571abe91e0, L_0x55571abe93f0, C4<1>, C4<1>;
L_0x55571abe95a0 .functor OR 1, L_0x55571abe87d0, L_0x55571abe9490, C4<0>, C4<0>;
L_0x55571abe9c50 .functor AND 1, L_0x55571abe97c0, L_0x55571abe9f30, C4<1>, C4<1>;
L_0x55571abea1b0 .functor AND 1, L_0x55571abe9c50, L_0x55571abea460, C4<1>, C4<1>;
L_0x55571abea9b0 .functor AND 1, L_0x55571abea1b0, L_0x55571abea710, C4<1>, C4<1>;
L_0x55571abeaac0 .functor OR 1, L_0x55571abe95a0, L_0x55571abea9b0, C4<0>, C4<0>;
L_0x55571abea5f0 .functor AND 1, L_0x55571abe4840, L_0x55571abeaac0, C4<1>, C4<1>;
L_0x7f6554005020 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55571aad31d0_0 .net/2u *"_ivl_0", 1 0, L_0x7f6554005020;  1 drivers
L_0x7f65540050f8 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55571aad1f90_0 .net/2u *"_ivl_10", 5 0, L_0x7f65540050f8;  1 drivers
L_0x7f6554005338 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55571aad2050_0 .net/2u *"_ivl_100", 5 0, L_0x7f6554005338;  1 drivers
v0x55571aacfa40_0 .net *"_ivl_102", 0 0, L_0x55571abe4ac0;  1 drivers
v0x55571aacfae0_0 .net *"_ivl_105", 0 0, L_0x55571abe4c00;  1 drivers
v0x55571aacf1f0_0 .net *"_ivl_107", 0 0, L_0x55571abe4d60;  1 drivers
v0x55571aacf2b0_0 .net *"_ivl_109", 0 0, L_0x55571abe4f00;  1 drivers
L_0x7f6554005380 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55571aace3d0_0 .net/2u *"_ivl_110", 3 0, L_0x7f6554005380;  1 drivers
v0x55571aace490_0 .net *"_ivl_112", 0 0, L_0x55571abe5010;  1 drivers
v0x55571aa99dc0_0 .net *"_ivl_115", 0 0, L_0x55571abe5100;  1 drivers
L_0x7f65540053c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571aa99e60_0 .net/2u *"_ivl_116", 31 0, L_0x7f65540053c8;  1 drivers
v0x55571aa97c60_0 .net *"_ivl_118", 0 0, L_0x55571abe5270;  1 drivers
L_0x7f6554005140 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55571aa97d00_0 .net/2u *"_ivl_12", 5 0, L_0x7f6554005140;  1 drivers
v0x55571aa96060_0 .net *"_ivl_121", 0 0, L_0x55571abe5420;  1 drivers
v0x55571aa96100_0 .net *"_ivl_123", 0 0, L_0x55571abe5530;  1 drivers
L_0x7f6554005410 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55571aa59f70_0 .net/2u *"_ivl_124", 2 0, L_0x7f6554005410;  1 drivers
v0x55571aa5a050_0 .net *"_ivl_126", 5 0, L_0x55571abe56b0;  1 drivers
v0x55571aa57cf0_0 .net *"_ivl_128", 5 0, L_0x55571abe57a0;  1 drivers
L_0x7f6554005458 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55571aa57db0_0 .net/2u *"_ivl_130", 5 0, L_0x7f6554005458;  1 drivers
v0x55571aa51ff0_0 .net *"_ivl_132", 0 0, L_0x55571abe5a20;  1 drivers
v0x55571aa520b0_0 .net *"_ivl_135", 0 0, L_0x55571abe5840;  1 drivers
v0x55571aa51570_0 .net *"_ivl_137", 0 0, L_0x55571abe5c00;  1 drivers
v0x55571aa51610_0 .net *"_ivl_139", 0 0, L_0x55571abe5dd0;  1 drivers
v0x55571aa4eb60_0 .net *"_ivl_14", 5 0, L_0x55571abe21f0;  1 drivers
L_0x7f65540054a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55571aa4ec40_0 .net/2u *"_ivl_140", 3 0, L_0x7f65540054a0;  1 drivers
v0x55571aa68350_0 .net *"_ivl_142", 0 0, L_0x55571abe5f60;  1 drivers
v0x55571aa683f0_0 .net *"_ivl_145", 0 0, L_0x55571abe5640;  1 drivers
L_0x7f65540054e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55571aa66460_0 .net/2u *"_ivl_146", 2 0, L_0x7f65540054e8;  1 drivers
v0x55571aa66540_0 .net *"_ivl_148", 5 0, L_0x55571abe60e0;  1 drivers
v0x55571aa65b10_0 .net *"_ivl_150", 5 0, L_0x55571abe6360;  1 drivers
v0x55571aa65bd0_0 .net *"_ivl_152", 0 0, L_0x55571abe6510;  1 drivers
v0x55571aa636f0_0 .net *"_ivl_155", 0 0, L_0x55571abe6400;  1 drivers
v0x55571aa63790_0 .net *"_ivl_157", 0 0, L_0x55571abe6880;  1 drivers
v0x55571aa631e0_0 .net *"_ivl_159", 0 0, L_0x55571abe69b0;  1 drivers
L_0x7f6554005530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55571aa632a0_0 .net/2u *"_ivl_160", 3 0, L_0x7f6554005530;  1 drivers
v0x55571aa62d60_0 .net *"_ivl_162", 0 0, L_0x55571abe6a70;  1 drivers
v0x55571aa62e20_0 .net *"_ivl_165", 0 0, L_0x55571abe6d00;  1 drivers
L_0x7f6554005578 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571aa60410_0 .net/2u *"_ivl_166", 31 0, L_0x7f6554005578;  1 drivers
v0x55571aa604d0_0 .net *"_ivl_168", 0 0, L_0x55571abe6eb0;  1 drivers
v0x55571aa5ff00_0 .net *"_ivl_171", 0 0, L_0x55571abe6f50;  1 drivers
v0x55571aa5ffa0_0 .net *"_ivl_173", 0 0, L_0x55571abe7060;  1 drivers
v0x55571aa5f9f0_0 .net *"_ivl_175", 0 0, L_0x55571abe7300;  1 drivers
v0x55571aa5fab0_0 .net *"_ivl_177", 0 0, L_0x55571abe7470;  1 drivers
L_0x7f65540055c0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55571aa5f4e0_0 .net/2u *"_ivl_178", 3 0, L_0x7f65540055c0;  1 drivers
v0x55571aa5f5a0_0 .net *"_ivl_180", 0 0, L_0x55571abe6e10;  1 drivers
v0x55571aa5efd0_0 .net *"_ivl_183", 0 0, L_0x55571abe75d0;  1 drivers
L_0x7f6554005608 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55571aa5f070_0 .net/2u *"_ivl_184", 2 0, L_0x7f6554005608;  1 drivers
v0x55571aa5eac0_0 .net *"_ivl_186", 5 0, L_0x55571abe77e0;  1 drivers
v0x55571aa5eb80_0 .net *"_ivl_188", 5 0, L_0x55571abe7a00;  1 drivers
L_0x7f6554005650 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55571aa5e5b0_0 .net/2u *"_ivl_190", 5 0, L_0x7f6554005650;  1 drivers
v0x55571aa5e690_0 .net *"_ivl_192", 0 0, L_0x55571abe7b60;  1 drivers
v0x55571aa5e0a0_0 .net *"_ivl_195", 0 0, L_0x55571abe7aa0;  1 drivers
L_0x7f6554005698 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55571aa5e160_0 .net/2u *"_ivl_196", 3 0, L_0x7f6554005698;  1 drivers
v0x55571aa5d520_0 .net *"_ivl_198", 0 0, L_0x55571abe7ed0;  1 drivers
v0x55571aa5d5e0_0 .net *"_ivl_2", 0 0, L_0x55571abe1cd0;  1 drivers
v0x55571aa5c1b0_0 .net *"_ivl_20", 0 0, L_0x55571abe2560;  1 drivers
v0x55571aa5c250_0 .net *"_ivl_201", 0 0, L_0x55571abe7fc0;  1 drivers
L_0x7f65540056e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571aa4fc00_0 .net/2u *"_ivl_202", 31 0, L_0x7f65540056e0;  1 drivers
v0x55571aa4fce0_0 .net *"_ivl_204", 0 0, L_0x55571abe81a0;  1 drivers
v0x55571aab9840_0 .net *"_ivl_207", 0 0, L_0x55571abe8430;  1 drivers
v0x55571aab9900_0 .net *"_ivl_209", 0 0, L_0x55571abe8540;  1 drivers
v0x55571aab81e0_0 .net *"_ivl_211", 0 0, L_0x55571abe85e0;  1 drivers
v0x55571aab82a0_0 .net *"_ivl_213", 0 0, L_0x55571abe87d0;  1 drivers
L_0x7f6554005728 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x55571aad8660_0 .net/2u *"_ivl_214", 3 0, L_0x7f6554005728;  1 drivers
v0x55571aad8740_0 .net *"_ivl_216", 0 0, L_0x55571abe88e0;  1 drivers
v0x55571a5fc2c0_0 .net *"_ivl_219", 0 0, L_0x55571abe8b80;  1 drivers
L_0x7f6554005770 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55571aaed6f0_0 .net/2u *"_ivl_220", 3 0, L_0x7f6554005770;  1 drivers
v0x55571aaed7d0_0 .net *"_ivl_222", 0 0, L_0x55571abe8d30;  1 drivers
v0x55571aa833c0_0 .net *"_ivl_225", 0 0, L_0x55571abe8e20;  1 drivers
L_0x7f65540057b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571aa83480_0 .net/2u *"_ivl_226", 31 0, L_0x7f65540057b8;  1 drivers
v0x55571aa538e0_0 .net *"_ivl_228", 0 0, L_0x55571abe8f30;  1 drivers
v0x55571aa539a0_0 .net *"_ivl_231", 0 0, L_0x55571abe91e0;  1 drivers
v0x55571aa6a3a0_0 .net *"_ivl_233", 0 0, L_0x55571abe93f0;  1 drivers
v0x55571aa6a460_0 .net *"_ivl_235", 0 0, L_0x55571abe9490;  1 drivers
v0x55571aac79e0_0 .net *"_ivl_237", 0 0, L_0x55571abe95a0;  1 drivers
L_0x7f6554005800 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x55571aac7aa0_0 .net/2u *"_ivl_238", 3 0, L_0x7f6554005800;  1 drivers
v0x55571a725a00_0 .net *"_ivl_24", 0 0, L_0x55571abe26d0;  1 drivers
v0x55571a725ac0_0 .net *"_ivl_240", 0 0, L_0x55571abe97c0;  1 drivers
L_0x7f6554005848 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55571a725b80_0 .net/2u *"_ivl_242", 2 0, L_0x7f6554005848;  1 drivers
v0x55571a725c60_0 .net *"_ivl_244", 5 0, L_0x55571abe9a80;  1 drivers
v0x55571a725d40_0 .net *"_ivl_246", 5 0, L_0x55571abe9bb0;  1 drivers
L_0x7f6554005890 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55571a725e20_0 .net/2u *"_ivl_248", 5 0, L_0x7f6554005890;  1 drivers
v0x55571a6cc580_0 .net *"_ivl_250", 0 0, L_0x55571abe9f30;  1 drivers
v0x55571a6cc640_0 .net *"_ivl_253", 0 0, L_0x55571abe9c50;  1 drivers
L_0x7f65540058d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55571a6cc700_0 .net/2u *"_ivl_254", 31 0, L_0x7f65540058d8;  1 drivers
v0x55571a6cc7e0_0 .net *"_ivl_256", 31 0, L_0x55571abea110;  1 drivers
v0x55571a6cc8c0_0 .net *"_ivl_258", 0 0, L_0x55571abea460;  1 drivers
v0x55571a6cc980_0 .net *"_ivl_261", 0 0, L_0x55571abea1b0;  1 drivers
v0x55571a610280_0 .net *"_ivl_263", 0 0, L_0x55571abea710;  1 drivers
v0x55571a610340_0 .net *"_ivl_265", 0 0, L_0x55571abea9b0;  1 drivers
v0x55571a610400_0 .net *"_ivl_267", 0 0, L_0x55571abeaac0;  1 drivers
v0x55571a6104c0_0 .net *"_ivl_37", 0 0, L_0x55571abe2c70;  1 drivers
v0x55571a6105a0_0 .net *"_ivl_39", 0 0, L_0x55571abe2d10;  1 drivers
L_0x7f6554005068 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x55571a610680_0 .net/2u *"_ivl_4", 5 0, L_0x7f6554005068;  1 drivers
o0x7f6554054a28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55571a76a5c0_0 name=_ivl_40
v0x55571a76a6a0_0 .net *"_ivl_45", 0 0, L_0x55571abe2f50;  1 drivers
v0x55571a76a780_0 .net *"_ivl_47", 0 0, L_0x55571abe30b0;  1 drivers
o0x7f6554054ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55571a76a860_0 name=_ivl_48
v0x55571a76a940_0 .net *"_ivl_53", 0 0, L_0x55571abe33b0;  1 drivers
v0x55571a668660_0 .net *"_ivl_55", 0 0, L_0x55571abe3450;  1 drivers
o0x7f6554054b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55571a668740_0 name=_ivl_56
L_0x7f65540050b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55571a668820_0 .net/2u *"_ivl_6", 1 0, L_0x7f65540050b0;  1 drivers
v0x55571a668900_0 .net *"_ivl_61", 0 0, L_0x55571abe3710;  1 drivers
v0x55571a6689e0_0 .net *"_ivl_63", 0 0, L_0x55571abe38e0;  1 drivers
o0x7f6554054c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55571a7de7a0_0 name=_ivl_64
L_0x7f6554005188 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55571a7de880_0 .net/2u *"_ivl_68", 5 0, L_0x7f6554005188;  1 drivers
v0x55571a7de960_0 .net *"_ivl_70", 7 0, L_0x55571abe3840;  1 drivers
v0x55571a7dea40_0 .net *"_ivl_74", 3 0, L_0x55571abe3b70;  1 drivers
L_0x7f65540051d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55571a7deb20_0 .net *"_ivl_76", 3 0, L_0x7f65540051d0;  1 drivers
L_0x7f6554005218 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55571aba5950_0 .net/2u *"_ivl_78", 3 0, L_0x7f6554005218;  1 drivers
v0x55571aba5a30_0 .net *"_ivl_8", 0 0, L_0x55571abe20c0;  1 drivers
v0x55571aba5af0_0 .net *"_ivl_80", 0 0, L_0x55571abe4270;  1 drivers
L_0x7f6554005260 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55571aba5bb0_0 .net/2u *"_ivl_82", 7 0, L_0x7f6554005260;  1 drivers
v0x55571aba5c90_0 .net *"_ivl_84", 0 0, L_0x55571abe43e0;  1 drivers
v0x55571aba5d50_0 .net *"_ivl_87", 0 0, L_0x55571abe3040;  1 drivers
L_0x7f65540052a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55571aba5e10_0 .net/2u *"_ivl_88", 3 0, L_0x7f65540052a8;  1 drivers
v0x55571aba5ef0_0 .net *"_ivl_90", 0 0, L_0x55571abe44d0;  1 drivers
v0x55571aba7c10_0 .net *"_ivl_95", 0 0, L_0x55571abe4840;  1 drivers
L_0x7f65540052f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55571aba7cb0_0 .net/2u *"_ivl_96", 3 0, L_0x7f65540052f0;  1 drivers
v0x55571aba7d50_0 .net *"_ivl_98", 0 0, L_0x55571abe48e0;  1 drivers
v0x55571aba7df0_0 .net "addr", 31 0, L_0x55571abe10d0;  alias, 1 drivers
v0x55571aba7e90_0 .net "addr_bits", 5 0, L_0x55571abe22e0;  1 drivers
v0x55571aba7f30_0 .net "addr_bytes_sel", 1 0, L_0x55571abe0700;  alias, 1 drivers
v0x55571aba7fd0_0 .var "addr_lanes_eff", 2 0;
v0x55571aba8070_0 .net "addr_lanes_sel", 1 0, L_0x55571abe0440;  alias, 1 drivers
v0x55571aba8110_0 .var "bit_cnt", 5 0;
v0x55571aba81b0_0 .var "bit_cnt_n", 5 0;
v0x55571aba8250_0 .net "bit_tick", 0 0, L_0x55571abe2b10;  1 drivers
v0x55571aba82f0_0 .var "byte_cnt", 31 0;
v0x55571aba8ba0_0 .var "byte_cnt_n", 31 0;
v0x55571aba8c40_0 .net "clk", 0 0, v0x55571abc11c0_0;  alias, 1 drivers
v0x55571aba8ce0_0 .net "clk_div", 31 0, L_0x55571abe1590;  alias, 1 drivers
v0x55571aba8d80_0 .var "cmd_lanes_eff", 2 0;
v0x55571aba8e20_0 .net "cmd_lanes_sel", 1 0, L_0x55571abdfd40;  alias, 1 drivers
v0x55571aba8ec0_0 .net "cmd_opcode", 7 0, L_0x55571abe0db0;  alias, 1 drivers
v0x55571aba8f60_0 .net "cpha", 0 0, L_0x55571abe1840;  alias, 1 drivers
v0x55571aba9000_0 .net "cpol", 0 0, L_0x55571abe0e50;  alias, 1 drivers
v0x55571aba90a0_0 .net "cs_auto", 0 0, L_0x55571abe0bb0;  alias, 1 drivers
v0x55571aba9140_0 .var "cs_cnt", 7 0;
v0x55571aba91e0_0 .var "cs_cnt_n", 7 0;
v0x55571aba9280_0 .net "cs_delay", 1 0, L_0x55571abe0300;  alias, 1 drivers
v0x55571aba9320_0 .net "cs_delay_cycles", 7 0, L_0x55571abe3d20;  1 drivers
v0x55571aba93c0_0 .var "cs_n", 0 0;
v0x55571aba9460_0 .var "cs_n_n", 0 0;
v0x55571aba9500_0 .var "data_lanes_eff", 2 0;
v0x55571aba95a0_0 .net "data_lanes_sel", 1 0, L_0x55571abe0580;  alias, 1 drivers
v0x55571aba9640_0 .net "dir", 0 0, L_0x55571abe0a50;  alias, 1 drivers
v0x55571aba96e0_0 .net "done", 0 0, L_0x55571abe46f0;  alias, 1 drivers
v0x55571aba9780_0 .var "dummy_cnt", 3 0;
v0x55571aba9820_0 .var "dummy_cnt_n", 3 0;
v0x55571aba98c0_0 .net "dummy_cycles", 3 0, L_0x55571abe0920;  alias, 1 drivers
v0x55571aba9960_0 .var "in_bits", 3 0;
v0x55571aba9a00_0 .net8 "io0", 0 0, p0x7f65540554a8;  1 drivers, strength-aware
v0x55571aba9aa0_0 .net8 "io1", 0 0, p0x7f65540554d8;  1 drivers, strength-aware
v0x55571aba9b40_0 .net8 "io2", 0 0, p0x7f6554055508;  1 drivers, strength-aware
v0x55571aba9be0_0 .net8 "io3", 0 0, p0x7f6554055538;  1 drivers, strength-aware
v0x55571aba9c80_0 .net "io_di", 3 0, L_0x55571abe2b80;  1 drivers
v0x55571aba9d20_0 .var "io_oe", 3 0;
v0x55571aba9dc0_0 .var "io_oe_n", 3 0;
v0x55571aba9e60_0 .var "is_write_cmd", 0 0;
v0x55571aba9f00_0 .var "is_write_cmd_n", 0 0;
v0x55571aba9fa0_0 .var "lanes", 2 0;
v0x55571abaa040_0 .var "lanes_n", 2 0;
v0x55571abaa0e0_0 .net "leading_edge", 0 0, L_0x55571abe2660;  1 drivers
v0x55571abaa180_0 .net "len_bytes", 31 0, L_0x55571abe1240;  alias, 1 drivers
v0x55571abaa220_0 .net "mode_bits", 7 0, L_0x55571abe0fa0;  alias, 1 drivers
v0x55571abaa2c0_0 .net "mode_en", 0 0, L_0x55571abe07a0;  alias, 1 drivers
v0x55571abaa360_0 .var "out_bits", 3 0;
v0x55571abaa400_0 .var "post_hold_write", 0 0;
v0x55571abaa4a0_0 .var "post_hold_write_n", 0 0;
v0x55571abaa540_0 .net "quad_en", 0 0, L_0x55571abe0af0;  alias, 1 drivers
v0x55571abaa5e0_0 .var "rd_warmup", 0 0;
v0x55571abaa680_0 .var "rd_warmup_cnt", 3 0;
v0x55571abaa720_0 .var "rd_warmup_cnt_n", 3 0;
v0x55571abaa7c0_0 .var "rd_warmup_n", 0 0;
v0x55571abaa860_0 .net "resetn", 0 0, v0x55571abc2c80_0;  alias, 1 drivers
v0x55571abaa900_0 .var "rx_data_fifo", 31 0;
v0x55571abaa9a0_0 .net "rx_full", 0 0, L_0x55571abdae60;  alias, 1 drivers
v0x55571abaaa40_0 .var "rx_wen", 0 0;
v0x55571abaaae0_0 .var "rx_wen_q", 0 0;
v0x55571abaab80_0 .net "sample_pulse", 0 0, L_0x55571abe28a0;  1 drivers
v0x55571abaac20_0 .net "sclk", 0 0, L_0x55571abe2470;  alias, 1 drivers
v0x55571abaacc0_0 .var "sclk_armed", 0 0;
v0x55571abaad60_0 .var "sclk_cnt", 31 0;
v0x55571abaae00_0 .var "sclk_edge", 0 0;
v0x55571abaaea0_0 .var "sclk_en", 0 0;
v0x55571abaaf40_0 .var "sclk_en_n", 0 0;
v0x55571abaafe0_0 .var "sclk_q", 0 0;
v0x55571abab080_0 .var "sclk_q_prev", 0 0;
v0x55571abab120_0 .net "shift_pulse", 0 0, L_0x55571abe29e0;  1 drivers
v0x55571abab1c0_0 .var "shreg", 31 0;
v0x55571abab260_0 .var "shreg_n", 31 0;
v0x55571abab300_0 .net "start", 0 0, L_0x55571abe01a0;  alias, 1 drivers
v0x55571abab3a0_0 .var "state", 3 0;
v0x55571abab440_0 .var "state_n", 3 0;
v0x55571abab4e0_0 .var "state_q", 3 0;
v0x55571abab580_0 .net "trailing_edge", 0 0, L_0x55571abe2790;  1 drivers
v0x55571abab620_0 .net "tx_data_fifo", 31 0, L_0x55571abe1900;  alias, 1 drivers
v0x55571abab6c0_0 .net "tx_empty", 0 0, L_0x55571abe1a40;  alias, 1 drivers
v0x55571abab760_0 .net "tx_ren", 0 0, L_0x55571abea5f0;  alias, 1 drivers
v0x55571abab800_0 .net "xip_cont_read", 0 0, L_0x55571abe0cc0;  alias, 1 drivers
E_0x55571a6063d0/0 .event edge, v0x55571abab3a0_0, v0x55571aba9fa0_0, v0x55571abab1c0_0, v0x55571aba8110_0;
E_0x55571a6063d0/1 .event edge, v0x55571aba82f0_0, v0x55571aba9780_0, v0x55571aba93c0_0, v0x55571aba9140_0;
E_0x55571a6063d0/2 .event edge, v0x55571aba9e60_0, v0x55571abaa400_0, v0x55571abaa5e0_0, v0x55571abaa680_0;
E_0x55571a6063d0/3 .event edge, v0x55571abab300_0, v0x55571aba8d80_0, v0x55571aba8ec0_0, v0x55571aba9280_0;
E_0x55571a6063d0/4 .event edge, v0x55571aba9640_0, v0x55571abaab80_0, v0x55571aba8250_0, v0x55571abaa360_0;
E_0x55571a6063d0/5 .event edge, v0x55571aba81b0_0, v0x55571aba7e90_0, v0x55571aba7fd0_0, v0x55571aba7f30_0;
E_0x55571a6063d0/6 .event edge, v0x55571aba7df0_0, v0x55571abaa2c0_0, v0x55571aba9500_0, v0x55571abaa220_0;
E_0x55571a6063d0/7 .event edge, v0x55571aba98c0_0, v0x55571abaa180_0, v0x55571aba9320_0, v0x55571abab120_0;
E_0x55571a6063d0/8 .event edge, v0x55571abab620_0, v0x55571aba9960_0, v0x55571aab3030_0, v0x55571abab260_0;
E_0x55571a6063d0/9 .event edge, v0x55571aba8ba0_0, v0x55571abab800_0, v0x55571aba90a0_0, v0x55571abab6c0_0;
E_0x55571a6063d0 .event/or E_0x55571a6063d0/0, E_0x55571a6063d0/1, E_0x55571a6063d0/2, E_0x55571a6063d0/3, E_0x55571a6063d0/4, E_0x55571a6063d0/5, E_0x55571a6063d0/6, E_0x55571a6063d0/7, E_0x55571a6063d0/8, E_0x55571a6063d0/9;
E_0x55571aaca520 .event edge, v0x55571aba9fa0_0, v0x55571abab1c0_0, v0x55571aba9c80_0;
E_0x55571a807820/0 .event edge, v0x55571aba8ec0_0, v0x55571abaa540_0, v0x55571aba8e20_0, v0x55571aba8070_0;
E_0x55571a807820/1 .event edge, v0x55571aba95a0_0;
E_0x55571a807820 .event/or E_0x55571a807820/0, E_0x55571a807820/1;
L_0x55571abe1cd0 .cmp/eq 2, L_0x55571abe0700, L_0x7f6554005020;
L_0x55571abe20c0 .cmp/eq 2, L_0x55571abe0700, L_0x7f65540050b0;
L_0x55571abe21f0 .functor MUXZ 6, L_0x7f6554005140, L_0x7f65540050f8, L_0x55571abe20c0, C4<>;
L_0x55571abe22e0 .functor MUXZ 6, L_0x55571abe21f0, L_0x7f6554005068, L_0x55571abe1cd0, C4<>;
L_0x55571abe2470 .functor MUXZ 1, L_0x55571abe0e50, v0x55571abaafe0_0, v0x55571abaaea0_0, C4<>;
L_0x55571abe28a0 .functor MUXZ 1, L_0x55571abe2660, L_0x55571abe2790, L_0x55571abe1840, C4<>;
L_0x55571abe29e0 .functor MUXZ 1, L_0x55571abe2790, L_0x55571abe2660, L_0x55571abe1840, C4<>;
L_0x55571abe2b80 .concat [ 1 1 1 1], p0x7f65540554a8, p0x7f65540554d8, p0x7f6554055508, p0x7f6554055538;
L_0x55571abe2c70 .part v0x55571aba9d20_0, 0, 1;
L_0x55571abe2d10 .part v0x55571abaa360_0, 0, 1;
L_0x55571abe2e10 .functor MUXZ 1, o0x7f6554054a28, L_0x55571abe2d10, L_0x55571abe2c70, C4<>;
L_0x55571abe2f50 .part v0x55571aba9d20_0, 1, 1;
L_0x55571abe30b0 .part v0x55571abaa360_0, 1, 1;
L_0x55571abe31a0 .functor MUXZ 1, o0x7f6554054ab8, L_0x55571abe30b0, L_0x55571abe2f50, C4<>;
L_0x55571abe33b0 .part v0x55571aba9d20_0, 2, 1;
L_0x55571abe3450 .part v0x55571abaa360_0, 2, 1;
L_0x55571abe3580 .functor MUXZ 1, o0x7f6554054b48, L_0x55571abe3450, L_0x55571abe33b0, C4<>;
L_0x55571abe3710 .part v0x55571aba9d20_0, 3, 1;
L_0x55571abe38e0 .part v0x55571abaa360_0, 3, 1;
L_0x55571abe3980 .functor MUXZ 1, o0x7f6554054c08, L_0x55571abe38e0, L_0x55571abe3710, C4<>;
L_0x55571abe3840 .concat [ 2 6 0 0], L_0x55571abe0300, L_0x7f6554005188;
L_0x55571abe3b70 .part L_0x55571abe3840, 0, 4;
L_0x55571abe3d20 .concat [ 4 4 0 0], L_0x7f65540051d0, L_0x55571abe3b70;
L_0x55571abe4270 .cmp/eq 4, v0x55571abab3a0_0, L_0x7f6554005218;
L_0x55571abe43e0 .cmp/eq 8, v0x55571aba9140_0, L_0x7f6554005260;
L_0x55571abe44d0 .cmp/eq 4, v0x55571abab3a0_0, L_0x7f65540052a8;
L_0x55571abe4840 .reduce/nor L_0x55571abe0a50;
L_0x55571abe48e0 .cmp/eq 4, v0x55571abab3a0_0, L_0x7f65540052f0;
L_0x55571abe4ac0 .cmp/eq 6, L_0x55571abe22e0, L_0x7f6554005338;
L_0x55571abe4d60 .reduce/nor L_0x55571abe07a0;
L_0x55571abe5010 .cmp/eq 4, L_0x55571abe0920, L_0x7f6554005380;
L_0x55571abe5270 .cmp/ne 32, L_0x55571abe1240, L_0x7f65540053c8;
L_0x55571abe56b0 .concat [ 3 3 0 0], v0x55571aba9fa0_0, L_0x7f6554005410;
L_0x55571abe57a0 .arith/sum 6, v0x55571aba8110_0, L_0x55571abe56b0;
L_0x55571abe5a20 .cmp/ge 6, L_0x55571abe57a0, L_0x7f6554005458;
L_0x55571abe5c00 .reduce/nor L_0x55571abe1a40;
L_0x55571abe5f60 .cmp/eq 4, v0x55571abab3a0_0, L_0x7f65540054a0;
L_0x55571abe60e0 .concat [ 3 3 0 0], v0x55571aba9fa0_0, L_0x7f65540054e8;
L_0x55571abe6360 .arith/sum 6, v0x55571aba8110_0, L_0x55571abe60e0;
L_0x55571abe6510 .cmp/ge 6, L_0x55571abe6360, L_0x55571abe22e0;
L_0x55571abe6880 .reduce/nor L_0x55571abe07a0;
L_0x55571abe6a70 .cmp/eq 4, L_0x55571abe0920, L_0x7f6554005530;
L_0x55571abe6eb0 .cmp/ne 32, L_0x55571abe1240, L_0x7f6554005578;
L_0x55571abe7060 .reduce/nor L_0x55571abe1a40;
L_0x55571abe6e10 .cmp/eq 4, v0x55571abab3a0_0, L_0x7f65540055c0;
L_0x55571abe77e0 .concat [ 3 3 0 0], v0x55571aba9fa0_0, L_0x7f6554005608;
L_0x55571abe7a00 .arith/sum 6, v0x55571aba8110_0, L_0x55571abe77e0;
L_0x55571abe7b60 .cmp/ge 6, L_0x55571abe7a00, L_0x7f6554005650;
L_0x55571abe7ed0 .cmp/eq 4, L_0x55571abe0920, L_0x7f6554005698;
L_0x55571abe81a0 .cmp/ne 32, L_0x55571abe1240, L_0x7f65540056e0;
L_0x55571abe8540 .reduce/nor L_0x55571abe1a40;
L_0x55571abe88e0 .cmp/eq 4, v0x55571abab3a0_0, L_0x7f6554005728;
L_0x55571abe8d30 .cmp/eq 4, v0x55571aba9780_0, L_0x7f6554005770;
L_0x55571abe8f30 .cmp/ne 32, L_0x55571abe1240, L_0x7f65540057b8;
L_0x55571abe93f0 .reduce/nor L_0x55571abe1a40;
L_0x55571abe97c0 .cmp/eq 4, v0x55571abab3a0_0, L_0x7f6554005800;
L_0x55571abe9a80 .concat [ 3 3 0 0], v0x55571aba9fa0_0, L_0x7f6554005848;
L_0x55571abe9bb0 .arith/sum 6, v0x55571aba8110_0, L_0x55571abe9a80;
L_0x55571abe9f30 .cmp/ge 6, L_0x55571abe9bb0, L_0x7f6554005890;
L_0x55571abea110 .arith/sum 32, v0x55571aba82f0_0, L_0x7f65540058d8;
L_0x55571abea460 .cmp/gt 32, L_0x55571abe1240, L_0x55571abea110;
L_0x55571abea710 .reduce/nor L_0x55571abe1a40;
S_0x55571aa8da30 .scope function.vec4.s3, "lane_decode" "lane_decode" 10 63, 10 63 0, S_0x55571aa8d650;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x55571aa8da30
v0x55571aac9820_0 .var "sel", 1 0;
TD_top_cmd_tb.dut.u_qspi_fsm.lane_decode ;
    %load/vec4 v0x55571aac9820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %load/vec4 v0x55571abaa540_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_10.17;
T_10.14 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_10.17;
T_10.15 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %end;
S_0x55571aad6120 .scope function.vec4.s4, "lane_mask" "lane_mask" 10 74, 10 74 0, S_0x55571aa8d650;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x55571aad6120
v0x55571aad53b0_0 .var "lanes", 2 0;
TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask ;
    %load/vec4 v0x55571aad53b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_11.24;
T_11.20 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_11.24;
T_11.21 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_11.24;
T_11.22 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_11.24;
T_11.24 ;
    %pop/vec4 1;
    %end;
S_0x55571aad4250 .scope function.vec4.s8, "rev8" "rev8" 10 185, 10 185 0, S_0x55571aa8d650;
 .timescale 0 0;
v0x55571aad5470_0 .var "b", 7 0;
; Variable rev8 is vec4 return value of scope S_0x55571aad4250
TD_top_cmd_tb.dut.u_qspi_fsm.rev8 ;
    %load/vec4 v0x55571aad5470_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55571aad5470_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aad5470_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aad5470_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aad5470_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aad5470_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aad5470_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aad5470_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 8;  Assign to rev8 (store_vec4_to_lval)
    %end;
S_0x55571abab8a0 .scope module, "u_xip_engine" "xip_engine" 4 486, 11 18 0, S_0x55571aab6c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "xip_en_i";
    .port_info 3 /INPUT 2 "xip_addr_bytes_i";
    .port_info 4 /INPUT 2 "xip_data_lanes_i";
    .port_info 5 /INPUT 4 "xip_dummy_cycles_i";
    .port_info 6 /INPUT 1 "xip_cont_read_i";
    .port_info 7 /INPUT 1 "xip_mode_en_i";
    .port_info 8 /INPUT 1 "xip_write_en_i";
    .port_info 9 /INPUT 8 "xip_read_op_i";
    .port_info 10 /INPUT 8 "xip_mode_bits_i";
    .port_info 11 /INPUT 8 "xip_write_op_i";
    .port_info 12 /INPUT 3 "clk_div_i";
    .port_info 13 /INPUT 1 "cpol_i";
    .port_info 14 /INPUT 1 "cpha_i";
    .port_info 15 /INPUT 1 "quad_en_i";
    .port_info 16 /INPUT 1 "cs_auto_i";
    .port_info 17 /INPUT 1 "cmd_busy_i";
    .port_info 18 /INPUT 32 "awaddr_i";
    .port_info 19 /INPUT 1 "awvalid_i";
    .port_info 20 /OUTPUT 1 "awready_o";
    .port_info 21 /INPUT 32 "wdata_i";
    .port_info 22 /INPUT 4 "wstrb_i";
    .port_info 23 /INPUT 1 "wvalid_i";
    .port_info 24 /OUTPUT 1 "wready_o";
    .port_info 25 /OUTPUT 2 "bresp_o";
    .port_info 26 /OUTPUT 1 "bvalid_o";
    .port_info 27 /INPUT 1 "bready_i";
    .port_info 28 /INPUT 32 "araddr_i";
    .port_info 29 /INPUT 1 "arvalid_i";
    .port_info 30 /OUTPUT 1 "arready_o";
    .port_info 31 /OUTPUT 32 "rdata_o";
    .port_info 32 /OUTPUT 2 "rresp_o";
    .port_info 33 /OUTPUT 1 "rvalid_o";
    .port_info 34 /INPUT 1 "rready_i";
    .port_info 35 /INPUT 32 "fifo_rx_data_i";
    .port_info 36 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 37 /OUTPUT 1 "start_o";
    .port_info 38 /INPUT 1 "done_i";
    .port_info 39 /INPUT 1 "tx_ren_i";
    .port_info 40 /OUTPUT 32 "tx_data_o";
    .port_info 41 /OUTPUT 1 "tx_empty_o";
    .port_info 42 /OUTPUT 2 "cmd_lanes_o";
    .port_info 43 /OUTPUT 2 "addr_lanes_o";
    .port_info 44 /OUTPUT 2 "data_lanes_o";
    .port_info 45 /OUTPUT 2 "addr_bytes_o";
    .port_info 46 /OUTPUT 1 "mode_en_o";
    .port_info 47 /OUTPUT 4 "dummy_cycles_o";
    .port_info 48 /OUTPUT 1 "dir_o";
    .port_info 49 /OUTPUT 1 "quad_en_o";
    .port_info 50 /OUTPUT 1 "cs_auto_o";
    .port_info 51 /OUTPUT 1 "xip_cont_read_o";
    .port_info 52 /OUTPUT 8 "opcode_o";
    .port_info 53 /OUTPUT 8 "mode_bits_o";
    .port_info 54 /OUTPUT 32 "addr_o";
    .port_info 55 /OUTPUT 32 "len_o";
    .port_info 56 /OUTPUT 32 "clk_div_o";
    .port_info 57 /OUTPUT 1 "cpol_o";
    .port_info 58 /OUTPUT 1 "cpha_o";
    .port_info 59 /OUTPUT 1 "busy_o";
    .port_info 60 /OUTPUT 1 "xip_active_o";
P_0x55571ababa30 .param/l "ADDR_WIDTH" 0 11 19, +C4<00000000000000000000000000100000>;
P_0x55571ababa70 .param/l "S_IDLE" 1 11 136, C4<000>;
P_0x55571ababab0 .param/l "S_RD_CAP" 1 11 142, C4<110>;
P_0x55571ababaf0 .param/l "S_RD_POP" 1 11 138, C4<010>;
P_0x55571ababb30 .param/l "S_RD_RESP" 1 11 139, C4<011>;
P_0x55571ababb70 .param/l "S_RD_WAIT" 1 11 137, C4<001>;
P_0x55571ababbb0 .param/l "S_RD_WAIT2" 1 11 143, C4<111>;
P_0x55571ababbf0 .param/l "S_WR_RESP" 1 11 141, C4<101>;
P_0x55571ababc30 .param/l "S_WR_WAIT" 1 11 140, C4<100>;
L_0x55571abded50 .functor BUFZ 2, v0x55571abade30_0, C4<00>, C4<00>, C4<00>;
L_0x55571abdedc0 .functor BUFZ 2, v0x55571abac880_0, C4<00>, C4<00>, C4<00>;
L_0x55571abdee30 .functor BUFZ 1, v0x55571abae5b0_0, C4<0>, C4<0>, C4<0>;
L_0x55571abdeea0 .functor BUFZ 4, v0x55571abae0b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55571abdef10 .functor NOT 1, v0x55571abae290_0, C4<0>, C4<0>, C4<0>;
L_0x55571abdefc0 .functor BUFZ 1, v0x55571abae8d0_0, C4<0>, C4<0>, C4<0>;
L_0x55571abdf030 .functor BUFZ 1, v0x55571abadcf0_0, C4<0>, C4<0>, C4<0>;
L_0x55571abdf0f0 .functor BUFZ 1, v0x55571abaf5f0_0, C4<0>, C4<0>, C4<0>;
L_0x55571abdf1c0 .functor BUFZ 8, v0x55571abae6f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55571abdf290 .functor BUFZ 8, v0x55571abae470_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55571abdf360 .functor BUFZ 32, v0x55571abaca60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55571abdf4d0 .functor BUFZ 32, v0x55571abad610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55571abdf5a0 .functor BUFZ 1, v0x55571abadb10_0, C4<0>, C4<0>, C4<0>;
L_0x55571abdf430 .functor BUFZ 1, v0x55571abad930_0, C4<0>, C4<0>, C4<0>;
L_0x55571abdf820 .functor AND 1, L_0x55571abdf720, L_0x55571abd6950, C4<1>, C4<1>;
L_0x55571abdfa50 .functor AND 1, L_0x55571abdf820, L_0x55571abdf920, C4<1>, C4<1>;
L_0x55571abdfc80 .functor AND 1, L_0x55571abdfb40, L_0x55571abd6950, C4<1>, C4<1>;
L_0x55571abdfde0 .functor AND 1, L_0x55571abdfc80, L_0x55571abd7e80, C4<1>, C4<1>;
L_0x55571abdff70 .functor AND 1, L_0x55571abdfde0, L_0x55571abdfea0, C4<1>, C4<1>;
L_0x55571abe00e0 .functor BUFZ 1, L_0x55571abdff70, C4<0>, C4<0>, C4<0>;
L_0x7f6554004d98 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55571abac240_0 .net/2u *"_ivl_36", 2 0, L_0x7f6554004d98;  1 drivers
v0x55571abac2e0_0 .net *"_ivl_38", 0 0, L_0x55571abdf720;  1 drivers
v0x55571abac380_0 .net *"_ivl_41", 0 0, L_0x55571abdf820;  1 drivers
v0x55571abac420_0 .net *"_ivl_43", 0 0, L_0x55571abdf920;  1 drivers
L_0x7f6554004de0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55571abac4c0_0 .net/2u *"_ivl_46", 2 0, L_0x7f6554004de0;  1 drivers
v0x55571abac560_0 .net *"_ivl_48", 0 0, L_0x55571abdfb40;  1 drivers
v0x55571abac600_0 .net *"_ivl_51", 0 0, L_0x55571abdfc80;  1 drivers
v0x55571abac6a0_0 .net *"_ivl_53", 0 0, L_0x55571abdfde0;  1 drivers
v0x55571abac740_0 .net *"_ivl_55", 0 0, L_0x55571abdfea0;  1 drivers
v0x55571abac7e0_0 .net "addr_bytes_o", 1 0, L_0x55571abdedc0;  1 drivers
v0x55571abac880_0 .var "addr_bytes_r", 1 0;
L_0x7f6554004d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55571abac920_0 .net "addr_lanes_o", 1 0, L_0x7f6554004d08;  1 drivers
v0x55571abac9c0_0 .net "addr_o", 31 0, L_0x55571abdf360;  1 drivers
v0x55571abaca60_0 .var "addr_r", 31 0;
v0x55571abacb00_0 .net "ar_ready_w", 0 0, L_0x55571abdfa50;  1 drivers
v0x55571abacba0_0 .net "araddr_i", 31 0, o0x7f6554056648;  alias, 0 drivers
v0x55571abacc40_0 .var "arready_o", 0 0;
v0x55571abacce0_0 .net "arvalid_i", 0 0, o0x7f65540566a8;  alias, 0 drivers
v0x55571abacd80_0 .net "aw_ready_w", 0 0, L_0x55571abdff70;  1 drivers
v0x55571abace20_0 .net "awaddr_i", 31 0, L_0x7f6554004018;  alias, 1 drivers
v0x55571abacec0_0 .var "awready_o", 0 0;
v0x55571abacf60_0 .net "awvalid_i", 0 0, L_0x7f6554004060;  alias, 1 drivers
v0x55571abad000_0 .net "bready_i", 0 0, L_0x7f6554004180;  alias, 1 drivers
v0x55571abad0a0_0 .var "bresp_o", 1 0;
v0x55571abad140_0 .net "busy_o", 0 0, v0x55571abad1e0_0;  alias, 1 drivers
v0x55571abad1e0_0 .var "busy_r", 0 0;
v0x55571abad280_0 .var "bvalid_o", 0 0;
v0x55571abad320_0 .net "clk", 0 0, v0x55571abc11c0_0;  alias, 1 drivers
v0x55571abad4d0_0 .net "clk_div_i", 2 0, L_0x55571abd72b0;  alias, 1 drivers
v0x55571abad570_0 .net "clk_div_o", 31 0, L_0x55571abdf4d0;  1 drivers
v0x55571abad610_0 .var "clk_div_r", 31 0;
v0x55571abad6b0_0 .net "cmd_busy_i", 0 0, v0x55571ab8d390_0;  alias, 1 drivers
L_0x7f6554004cc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55571abad750_0 .net "cmd_lanes_o", 1 0, L_0x7f6554004cc0;  1 drivers
v0x55571abad7f0_0 .net "cpha_i", 0 0, L_0x55571abd6a80;  alias, 1 drivers
v0x55571abad890_0 .net "cpha_o", 0 0, L_0x55571abdf430;  1 drivers
v0x55571abad930_0 .var "cpha_r", 0 0;
v0x55571abad9d0_0 .net "cpol_i", 0 0, L_0x55571abd6bc0;  alias, 1 drivers
v0x55571abada70_0 .net "cpol_o", 0 0, L_0x55571abdf5a0;  1 drivers
v0x55571abadb10_0 .var "cpol_r", 0 0;
v0x55571abadbb0_0 .net "cs_auto_i", 0 0, L_0x55571abd7350;  alias, 1 drivers
v0x55571abadc50_0 .net "cs_auto_o", 0 0, L_0x55571abdf030;  1 drivers
v0x55571abadcf0_0 .var "cs_auto_r", 0 0;
v0x55571abadd90_0 .net "data_lanes_o", 1 0, L_0x55571abded50;  1 drivers
v0x55571abade30_0 .var "data_lanes_r", 1 0;
v0x55571abaded0_0 .net "dir_o", 0 0, L_0x55571abdef10;  1 drivers
v0x55571abadf70_0 .net "done_i", 0 0, L_0x55571abe46f0;  alias, 1 drivers
v0x55571abae010_0 .net "dummy_cycles_o", 3 0, L_0x55571abdeea0;  1 drivers
v0x55571abae0b0_0 .var "dummy_cycles_r", 3 0;
v0x55571abae150_0 .net "fifo_rx_data_i", 31 0, L_0x55571abdb0d0;  alias, 1 drivers
v0x55571abae1f0_0 .var "fifo_rx_re_o", 0 0;
v0x55571abae290_0 .var "is_write_r", 0 0;
L_0x7f6554004d50 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55571abae330_0 .net "len_o", 31 0, L_0x7f6554004d50;  1 drivers
v0x55571abae3d0_0 .net "mode_bits_o", 7 0, L_0x55571abdf290;  1 drivers
v0x55571abae470_0 .var "mode_bits_r", 7 0;
v0x55571abae510_0 .net "mode_en_o", 0 0, L_0x55571abdee30;  1 drivers
v0x55571abae5b0_0 .var "mode_en_r", 0 0;
v0x55571abae650_0 .net "opcode_o", 7 0, L_0x55571abdf1c0;  1 drivers
v0x55571abae6f0_0 .var "opcode_r", 7 0;
v0x55571abae790_0 .net "quad_en_i", 0 0, L_0x55571abd6b20;  alias, 1 drivers
v0x55571abae830_0 .net "quad_en_o", 0 0, L_0x55571abdefc0;  1 drivers
v0x55571abae8d0_0 .var "quad_en_r", 0 0;
v0x55571abae970_0 .var "rdata_o", 31 0;
v0x55571abaea10_0 .net "resetn", 0 0, v0x55571abc2c80_0;  alias, 1 drivers
v0x55571abaeab0_0 .net "rready_i", 0 0, o0x7f6554056d68;  alias, 0 drivers
v0x55571abaeb50_0 .var "rresp_o", 1 0;
v0x55571abaebf0_0 .var "rvalid_o", 0 0;
v0x55571abaec90_0 .var "start_o", 0 0;
v0x55571abaed30_0 .var "state", 2 0;
v0x55571abaedd0_0 .var "tx_data_o", 31 0;
v0x55571abaee70_0 .var "tx_empty_o", 0 0;
v0x55571abaef10_0 .net "tx_ren_i", 0 0, L_0x55571abea5f0;  alias, 1 drivers
v0x55571abaefb0_0 .net "w_ready_w", 0 0, L_0x55571abe00e0;  1 drivers
v0x55571abaf050_0 .net "wdata_i", 31 0, L_0x7f65540040a8;  alias, 1 drivers
v0x55571abaf0f0_0 .var "wdata_r", 31 0;
v0x55571abaf190_0 .var "wready_o", 0 0;
v0x55571abaf230_0 .net "wstrb_i", 3 0, L_0x7f65540040f0;  alias, 1 drivers
v0x55571abaf2d0_0 .net "wvalid_i", 0 0, L_0x7f6554004138;  alias, 1 drivers
v0x55571abaf370_0 .var "xip_active_o", 0 0;
v0x55571abaf410_0 .net "xip_addr_bytes_i", 1 0, L_0x55571abd77e0;  alias, 1 drivers
v0x55571abaf4b0_0 .net "xip_cont_read_i", 0 0, L_0x55571abd7b10;  alias, 1 drivers
v0x55571abaf550_0 .net "xip_cont_read_o", 0 0, L_0x55571abdf0f0;  1 drivers
v0x55571abaf5f0_0 .var "xip_cont_read_r", 0 0;
v0x55571abaf690_0 .net "xip_data_lanes_i", 1 0, L_0x55571abd7880;  alias, 1 drivers
v0x55571abaf730_0 .net "xip_dummy_cycles_i", 3 0, L_0x55571abd7a70;  alias, 1 drivers
v0x55571abaf7d0_0 .net "xip_en_i", 0 0, L_0x55571abd6950;  alias, 1 drivers
v0x55571abaf870_0 .net "xip_mode_bits_i", 7 0, L_0x55571abd82b0;  alias, 1 drivers
v0x55571abaf910_0 .net "xip_mode_en_i", 0 0, L_0x55571abd7de0;  alias, 1 drivers
v0x55571abaf9b0_0 .net "xip_read_op_i", 7 0, L_0x55571abd8040;  alias, 1 drivers
v0x55571abafa50_0 .net "xip_write_en_i", 0 0, L_0x55571abd7e80;  alias, 1 drivers
v0x55571abafaf0_0 .net "xip_write_op_i", 7 0, L_0x55571abd80e0;  alias, 1 drivers
L_0x55571abdf720 .cmp/eq 3, v0x55571abaed30_0, L_0x7f6554004d98;
L_0x55571abdf920 .reduce/nor v0x55571ab8d390_0;
L_0x55571abdfb40 .cmp/eq 3, v0x55571abaed30_0, L_0x7f6554004de0;
L_0x55571abdfea0 .reduce/nor v0x55571ab8d390_0;
S_0x55571aab3d00 .scope begin, "ensure_wel_before_dual" "ensure_wel_before_dual" 3 738, 3 738 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571abb80f0_0 .var/i "t", 31 0;
v0x55571abb8190_0 .var "wel_ok", 0 0;
S_0x55571abb7ec0 .scope begin, "wait_rx_wel_dual" "wait_rx_wel_dual" 3 745, 3 745 0, S_0x55571aab3d00;
 .timescale -9 -12;
v0x55571abb8050_0 .var/i "u", 31 0;
S_0x55571abb8230 .scope begin, "ensure_wel_erase" "ensure_wel_erase" 3 513, 3 513 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571abb85f0_0 .var/i "t", 31 0;
v0x55571abb8690_0 .var "wel_ok", 0 0;
S_0x55571abb83c0 .scope begin, "wait_rx_wel_e" "wait_rx_wel_e" 3 520, 3 520 0, S_0x55571abb8230;
 .timescale -9 -12;
v0x55571abb8550_0 .var/i "u", 31 0;
S_0x55571abb8730 .scope begin, "ensure_wel_prog" "ensure_wel_prog" 3 414, 3 414 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571abb8af0_0 .var/i "t", 31 0;
v0x55571abb8b90_0 .var "wel_ok", 0 0;
S_0x55571abb88c0 .scope begin, "wait_rx_wel_p" "wait_rx_wel_p" 3 421, 3 421 0, S_0x55571abb8730;
 .timescale -9 -12;
v0x55571abb8a50_0 .var/i "u", 31 0;
S_0x55571abb8c30 .scope begin, "er03_wait" "er03_wait" 3 557, 3 557 0, S_0x55571aa4ce70;
 .timescale -9 -12;
S_0x55571abb8dc0 .scope begin, "er03_wait2" "er03_wait2" 3 588, 3 588 0, S_0x55571aa4ce70;
 .timescale -9 -12;
S_0x55571abb8f50 .scope begin, "er0b_wait" "er0b_wait" 3 571, 3 571 0, S_0x55571aa4ce70;
 .timescale -9 -12;
S_0x55571abb90e0 .scope begin, "er0b_wait2" "er0b_wait2" 3 598, 3 598 0, S_0x55571aa4ce70;
 .timescale -9 -12;
S_0x55571abb9270 .scope begin, "fast_wait" "fast_wait" 3 334, 3 334 0, S_0x55571aa4ce70;
 .timescale -9 -12;
S_0x55571abb9400 .scope module, "flash" "qspi_device" 3 95, 12 10 0, S_0x55571aa4ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x55571abb2430 .param/l "ADDR_BITS" 0 12 20, +C4<00000000000000000000000000011000>;
P_0x55571abb2470 .param/l "CS_HIGH_MIN_NS" 0 12 55, +C4<00000000000000000000000000000000>;
P_0x55571abb24b0 .param/l "ERASE_TIME" 0 12 23, +C4<00000000000000000000000001100100>;
P_0x55571abb24f0 .param/l "MEM_SIZE" 0 12 19, +C4<00000000000100000000000000000000>;
P_0x55571abb2530 .param/l "PAGE_SIZE" 0 12 21, +C4<00000000000000000000000100000000>;
P_0x55571abb2570 .param/l "SECTOR_SIZE" 0 12 22, +C4<00000000000000000001000000000000>;
P_0x55571abb25b0 .param/l "ST_ADDR" 1 12 65, C4<0010>;
P_0x55571abb25f0 .param/l "ST_CMD" 1 12 64, C4<0001>;
P_0x55571abb2630 .param/l "ST_DATA_READ" 1 12 68, C4<0101>;
P_0x55571abb2670 .param/l "ST_DATA_WRITE" 1 12 69, C4<0110>;
P_0x55571abb26b0 .param/l "ST_DUMMY" 1 12 67, C4<0100>;
P_0x55571abb26f0 .param/l "ST_ERASE" 1 12 70, C4<0111>;
P_0x55571abb2730 .param/l "ST_IDLE" 1 12 63, C4<0000>;
P_0x55571abb2770 .param/l "ST_ID_READ" 1 12 72, C4<1001>;
P_0x55571abb27b0 .param/l "ST_MODE" 1 12 66, C4<0011>;
P_0x55571abb27f0 .param/l "ST_STATUS" 1 12 71, C4<1000>;
v0x55571abb9d60_0 .net *"_ivl_11", 0 0, L_0x55571abeb350;  1 drivers
v0x55571abb9e00_0 .net *"_ivl_13", 0 0, L_0x55571abeb440;  1 drivers
o0x7f6554058d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55571abb9ea0_0 name=_ivl_14
v0x55571abb9f40_0 .net *"_ivl_19", 0 0, L_0x55571abeb6c0;  1 drivers
v0x55571abb9fe0_0 .net *"_ivl_21", 0 0, L_0x55571abeb7b0;  1 drivers
o0x7f6554058da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55571abba080_0 name=_ivl_22
v0x55571abba120_0 .net *"_ivl_27", 0 0, L_0x55571abeb990;  1 drivers
v0x55571abba1c0_0 .net *"_ivl_29", 0 0, L_0x55571abebac0;  1 drivers
v0x55571abba260_0 .net *"_ivl_3", 0 0, L_0x55571abeb080;  1 drivers
o0x7f6554058e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55571abba300_0 name=_ivl_30
v0x55571abba3a0_0 .net *"_ivl_5", 0 0, L_0x55571abeb120;  1 drivers
o0x7f6554058ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55571abba440_0 name=_ivl_6
v0x55571abba4e0_0 .var "addr_reg", 23 0;
v0x55571abba580_0 .var "bit_cnt", 31 0;
v0x55571abba620_0 .var "byte_cnt", 31 0;
v0x55571abba6c0_0 .var "cmd_reg", 7 0;
v0x55571abba760_0 .var "continuous_read", 0 0;
v0x55571abba910_0 .var "cs_high_accum_t", 63 0;
v0x55571abba9b0_0 .var "cs_high_last_t", 63 0;
v0x55571abbaa50_0 .var "cs_high_start_t", 63 0;
v0x55571abbaaf0_0 .var "dummy_cycles", 4 0;
v0x55571abbab90_0 .var "erase_counter", 31 0;
v0x55571abbac30_0 .var "id_idx", 1 0;
v0x55571abbacd0_0 .var "id_reg", 23 0;
v0x55571abbad70_0 .net "io_di", 3 0, L_0x55571abeafe0;  1 drivers
v0x55571abbae10_0 .var "io_do", 3 0;
v0x55571abbaeb0_0 .var "io_oe", 3 0;
v0x55571abbaf50_0 .var "lanes", 3 0;
v0x55571abbaff0_0 .var "last_cmd_wren", 0 0;
v0x55571abbb090 .array "memory", 1048575 0, 7 0;
v0x55571abbb130_0 .var "mode_bits", 7 0;
v0x55571abbb1d0_0 .var "nxt_addr_reg", 31 0;
v0x55571abbb270_0 .var "nxt_bit_cnt", 31 0;
v0x55571abbb310_0 .var "nxt_cmd_reg", 7 0;
v0x55571abbb3b0_0 .net "qspi_cs_n", 0 0, L_0x55571abeaf70;  alias, 1 drivers
v0x55571abbb450_0 .net8 "qspi_io0", 0 0, p0x7f65540592e8;  1 drivers, strength-aware
v0x55571abbb4f0_0 .net8 "qspi_io1", 0 0, p0x7f6554059318;  1 drivers, strength-aware
v0x55571abbb590_0 .net8 "qspi_io2", 0 0, p0x7f6554059348;  1 drivers, strength-aware
v0x55571abbb630_0 .net8 "qspi_io3", 0 0, p0x7f6554059378;  1 drivers, strength-aware
v0x55571abbb6d0_0 .net "qspi_sclk", 0 0, L_0x55571abeae30;  alias, 1 drivers
v0x55571abbb770_0 .var "shift_in", 7 0;
v0x55571abbb810_0 .var "shift_out", 7 0;
v0x55571abbb8b0_0 .var "state", 3 0;
v0x55571abbb950_0 .var "status_reg", 7 0;
v0x55571abbb9f0_0 .var "wip", 0 0;
E_0x55571a7fe6b0/0 .event edge, v0x55571abbb9f0_0, v0x55571abbb770_0, v0x55571abbad70_0, v0x55571abba580_0;
E_0x55571a7fe6b0/1 .event edge, v0x55571abba4e0_0, v0x55571abbaf50_0;
E_0x55571a7fe6b0 .event/or E_0x55571a7fe6b0/0, E_0x55571a7fe6b0/1;
E_0x55571ab80b90 .event posedge, v0x55571abb1d50_0, v0x55571abb70b0_0;
E_0x55571ab6cdb0 .event negedge, v0x55571abb1d50_0;
E_0x55571aaa72c0 .event posedge, v0x55571abb1d50_0;
E_0x55571a719af0 .event posedge, v0x55571abb70b0_0;
L_0x55571abeafe0 .concat [ 1 1 1 1], p0x7f65540592e8, p0x7f6554059318, p0x7f6554059348, p0x7f6554059378;
L_0x55571abeb080 .part v0x55571abbaeb0_0, 0, 1;
L_0x55571abeb120 .part v0x55571abbae10_0, 0, 1;
L_0x55571abeb1c0 .functor MUXZ 1, o0x7f6554058ec8, L_0x55571abeb120, L_0x55571abeb080, C4<>;
L_0x55571abeb350 .part v0x55571abbaeb0_0, 1, 1;
L_0x55571abeb440 .part v0x55571abbae10_0, 1, 1;
L_0x55571abeb530 .functor MUXZ 1, o0x7f6554058d18, L_0x55571abeb440, L_0x55571abeb350, C4<>;
L_0x55571abeb6c0 .part v0x55571abbaeb0_0, 2, 1;
L_0x55571abeb7b0 .part v0x55571abbae10_0, 2, 1;
L_0x55571abeb850 .functor MUXZ 1, o0x7f6554058da8, L_0x55571abeb7b0, L_0x55571abeb6c0, C4<>;
L_0x55571abeb990 .part v0x55571abbaeb0_0, 3, 1;
L_0x55571abebac0 .part v0x55571abbae10_0, 3, 1;
L_0x55571abebc60 .functor MUXZ 1, o0x7f6554058e68, L_0x55571abebac0, L_0x55571abeb990, C4<>;
S_0x55571abb9630 .scope begin, "$unm_blk_225" "$unm_blk_225" 12 84, 12 84 0, S_0x55571abb9400;
 .timescale 0 0;
v0x55571abb97c0_0 .var/i "i", 31 0;
S_0x55571abb9860 .scope begin, "$unm_blk_251" "$unm_blk_251" 12 210, 12 210 0, S_0x55571abb9400;
 .timescale 0 0;
v0x55571abb99f0_0 .var/i "j", 31 0;
S_0x55571abb9a90 .scope begin, "$unm_blk_262" "$unm_blk_262" 12 255, 12 255 0, S_0x55571abb9400;
 .timescale 0 0;
v0x55571abb9c20_0 .var/i "end_addr", 31 0;
v0x55571abb9cc0_0 .var/i "j", 31 0;
S_0x55571abbba90 .scope begin, "je_dec_wait" "je_dec_wait" 3 308, 3 308 0, S_0x55571aa4ce70;
 .timescale -9 -12;
S_0x55571abbbc20 .scope module, "mem" "axi4_ram_slave" 3 85, 13 3 0, S_0x55571aa4ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "awaddr";
    .port_info 3 /INPUT 1 "awvalid";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /INPUT 4 "wstrb";
    .port_info 7 /INPUT 1 "wvalid";
    .port_info 8 /OUTPUT 1 "wready";
    .port_info 9 /OUTPUT 2 "bresp";
    .port_info 10 /OUTPUT 1 "bvalid";
    .port_info 11 /INPUT 1 "bready";
    .port_info 12 /INPUT 32 "araddr";
    .port_info 13 /INPUT 1 "arvalid";
    .port_info 14 /OUTPUT 1 "arready";
    .port_info 15 /OUTPUT 32 "rdata";
    .port_info 16 /OUTPUT 2 "rresp";
    .port_info 17 /OUTPUT 1 "rvalid";
    .port_info 18 /INPUT 1 "rready";
P_0x55571a7631a0 .param/l "ADDR_WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
P_0x55571a7631e0 .param/l "MEM_WORDS" 0 13 5, +C4<00000000000000000100000000000000>;
v0x55571abbc480_0 .net "araddr", 31 0, L_0x55571abdde90;  alias, 1 drivers
v0x55571abbc520_0 .var "arready", 0 0;
v0x55571abbc5c0_0 .net "arvalid", 0 0, L_0x55571abddf90;  alias, 1 drivers
v0x55571abbc660_0 .net "awaddr", 31 0, L_0x55571abde3f0;  alias, 1 drivers
v0x55571abbc700_0 .var "awaddr_q", 31 0;
v0x55571abbc7a0_0 .var "awready", 0 0;
v0x55571abbc840_0 .net "awvalid", 0 0, L_0x55571abde4f0;  alias, 1 drivers
v0x55571abbc8e0_0 .net "bready", 0 0, L_0x55571abde970;  alias, 1 drivers
v0x55571abbc980_0 .var "bresp", 1 0;
v0x55571abbca20_0 .var "bvalid", 0 0;
v0x55571abbcac0_0 .net "clk", 0 0, v0x55571abc11c0_0;  alias, 1 drivers
v0x55571abbcb60_0 .var "have_aw", 0 0;
v0x55571abbcc00_0 .var "have_w", 0 0;
v0x55571abbcca0_0 .var/i "i", 31 0;
v0x55571abbcd40 .array "mem", 16383 0, 31 0;
v0x55571abbcde0_0 .var "rdata", 31 0;
v0x55571abbce80_0 .net "resetn", 0 0, v0x55571abc2c80_0;  alias, 1 drivers
v0x55571abbd030_0 .net "rready", 0 0, L_0x55571abde0e0;  alias, 1 drivers
v0x55571abbd0d0_0 .var "rresp", 1 0;
v0x55571abbd170_0 .var "rvalid", 0 0;
v0x55571abbd210_0 .net "wdata", 31 0, L_0x55571abde660;  alias, 1 drivers
v0x55571abbd2b0_0 .var "wdata_q", 31 0;
v0x55571abbd350_0 .var "wready", 0 0;
v0x55571abbd3f0_0 .net "wstrb", 3 0, L_0x55571abde5f0;  alias, 1 drivers
v0x55571abbd490_0 .var "wstrb_q", 3 0;
v0x55571abbd530_0 .net "wvalid", 0 0, L_0x55571abde760;  alias, 1 drivers
S_0x55571abbc020 .scope begin, "$unm_blk_299" "$unm_blk_299" 13 87, 13 87 0, S_0x55571abbbc20;
 .timescale 0 0;
v0x55571abbc1b0_0 .var/i "widx", 31 0;
S_0x55571abbc250 .scope begin, "$unm_blk_300" "$unm_blk_300" 13 101, 13 101 0, S_0x55571abbbc20;
 .timescale 0 0;
v0x55571abbc3e0_0 .var/i "ridx", 31 0;
S_0x55571abbd670 .scope task, "pop_rx" "pop_rx" 3 208, 3 208 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571abbbdb0_0 .var "d", 31 0;
TD_top_cmd_tb.pop_rx ;
    %wait E_0x55571a7eaf20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abc23d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abc21d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abc26e0_0, 0;
    %pushi/vec4 72, 0, 12;
    %assign/vec4 v0x55571abc2110_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abc2510_0, 0;
    %wait E_0x55571a7eaf20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abc21d0_0, 0;
    %wait E_0x55571a7eaf20;
    %wait E_0x55571a7eaf20;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc2270_0;
    %store/vec4 v0x55571abbbdb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abc23d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abc21d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55571abc2110_0, 0;
    %end;
S_0x55571abbd800 .scope begin, "post_dma0_drain" "post_dma0_drain" 3 621, 3 621 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571abbdcb0_0 .var "fstat", 31 0;
v0x55571abbdd50_0 .var/i "k", 31 0;
v0x55571abbddf0_0 .var "stat", 31 0;
S_0x55571abbd990 .scope begin, "drain_rx" "drain_rx" 3 632, 3 632 0, S_0x55571abbd800;
 .timescale -9 -12;
S_0x55571abbdb20 .scope begin, "wait_idle" "wait_idle" 3 625, 3 625 0, S_0x55571abbd800;
 .timescale -9 -12;
S_0x55571abbde90 .scope begin, "post_dma1_drain" "post_dma1_drain" 3 655, 3 655 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571abbe340_0 .var "fstat", 31 0;
v0x55571abbe3e0_0 .var/i "k", 31 0;
v0x55571abbe480_0 .var "stat", 31 0;
S_0x55571abbe020 .scope begin, "drain_rx" "drain_rx" 3 666, 3 666 0, S_0x55571abbde90;
 .timescale -9 -12;
S_0x55571abbe1b0 .scope begin, "wait_idle" "wait_idle" 3 659, 3 659 0, S_0x55571abbde90;
 .timescale -9 -12;
S_0x55571abbe520 .scope begin, "pp_start_wait" "pp_start_wait" 3 451, 3 451 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571abbe6b0_0 .var "stat", 31 0;
v0x55571abbe750_0 .var/i "t", 31 0;
S_0x55571abbe7f0 .scope begin, "rb03_wait" "rb03_wait" 3 476, 3 476 0, S_0x55571aa4ce70;
 .timescale -9 -12;
S_0x55571abbe9d0 .scope begin, "rb0b_wait" "rb0b_wait" 3 490, 3 490 0, S_0x55571aa4ce70;
 .timescale -9 -12;
S_0x55571abbebb0 .scope task, "set_cs_auto" "set_cs_auto" 3 154, 3 154 0, S_0x55571aa4ce70;
 .timescale -9 -12;
TD_top_cmd_tb.set_cs_auto ;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %end;
S_0x55571abbed90 .scope task, "wait_cmd_done" "wait_cmd_done" 3 157, 3 157 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571abbf350_0 .var "stat", 31 0;
v0x55571abbf430_0 .var/i "t", 31 0;
TD_top_cmd_tb.wait_cmd_done ;
    %fork t_3, S_0x55571abbef70;
    %jmp t_2;
    .scope S_0x55571abbef70;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abbf430_0, 0, 32;
T_15.25 ;
    %load/vec4 v0x55571abbf430_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_15.26, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abbf350_0, 0, 32;
    %load/vec4 v0x55571abbf350_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.27, 8;
    %disable S_0x55571abbef70;
T_15.27 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abbf430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abbf430_0, 0, 32;
    %jmp T_15.25;
T_15.26 ;
    %end;
    .scope S_0x55571abbed90;
t_2 %join;
    %fork t_5, S_0x55571abbf150;
    %jmp t_4;
    .scope S_0x55571abbf150;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abbf430_0, 0, 32;
T_15.29 ;
    %load/vec4 v0x55571abbf430_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_15.30, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abbf350_0, 0, 32;
    %load/vec4 v0x55571abbf350_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.31, 8;
    %disable S_0x55571abbf150;
T_15.31 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abbf430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abbf430_0, 0, 32;
    %jmp T_15.29;
T_15.30 ;
    %end;
    .scope S_0x55571abbed90;
t_4 %join;
    %end;
S_0x55571abbef70 .scope begin, "wait_busy" "wait_busy" 3 162, 3 162 0, S_0x55571abbed90;
 .timescale -9 -12;
S_0x55571abbf150 .scope begin, "wait_done" "wait_done" 3 170, 3 170 0, S_0x55571abbed90;
 .timescale -9 -12;
S_0x55571abbf510 .scope task, "wait_flash_ready" "wait_flash_ready" 3 239, 3 239 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571abbffe0_0 .var "fstat", 31 0;
v0x55571abc00e0_0 .var "sreg", 31 0;
v0x55571abc01c0_0 .var "stat", 31 0;
v0x55571abc0280_0 .var/i "t", 31 0;
TD_top_cmd_tb.wait_flash_ready ;
    %fork t_7, S_0x55571abbfb00;
    %jmp t_6;
    .scope S_0x55571abbfb00;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc0280_0, 0, 32;
T_16.33 ;
    %load/vec4 v0x55571abc0280_0;
    %cmpi/s 200000, 0, 32;
    %jmp/0xz T_16.34, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_9, S_0x55571abbfd00;
    %jmp t_8;
    .scope S_0x55571abbfd00;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abbfee0_0, 0, 32;
T_16.35 ;
    %load/vec4 v0x55571abbfee0_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_16.36, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abbffe0_0, 0, 32;
    %load/vec4 v0x55571abbffe0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_16.37, 4;
    %disable S_0x55571abbfd00;
T_16.37 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abbfee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abbfee0_0, 0, 32;
    %jmp T_16.35;
T_16.36 ;
    %end;
    .scope S_0x55571abbfb00;
t_8 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc00e0_0, 0, 32;
    %load/vec4 v0x55571abc00e0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.39, 8;
    %disable S_0x55571abbfb00;
T_16.39 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc0280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc0280_0, 0, 32;
    %jmp T_16.33;
T_16.34 ;
    %end;
    .scope S_0x55571abbf510;
t_6 %join;
    %load/vec4 v0x55571abc00e0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.41, 8;
    %vpi_call/w 3 260 "$fatal", 32'sb00000000000000000000000000000001, "WIP never cleared" {0 0 0};
T_16.41 ;
    %fork t_11, S_0x55571abbf900;
    %jmp t_10;
    .scope S_0x55571abbf900;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc0280_0, 0, 32;
T_16.43 ;
    %load/vec4 v0x55571abc0280_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_16.44, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc01c0_0, 0, 32;
    %load/vec4 v0x55571abc01c0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.45, 8;
    %disable S_0x55571abbf900;
T_16.45 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc0280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc0280_0, 0, 32;
    %jmp T_16.43;
T_16.44 ;
    %end;
    .scope S_0x55571abbf510;
t_10 %join;
    %fork TD_top_cmd_tb.drain_rx_fifo, S_0x55571aab9c60;
    %join;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abbffe0_0, 0, 32;
    %load/vec4 v0x55571abbffe0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_16.47, 4;
    %vpi_call/w 3 270 "$fatal", 32'sb00000000000000000000000000000001, "Residual data in RX FIFO after ready" {0 0 0};
T_16.47 ;
    %delay 3000000, 0;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abbffe0_0, 0, 32;
    %load/vec4 v0x55571abbffe0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_16.49, 4;
    %vpi_call/w 3 275 "$fatal", 32'sb00000000000000000000000000000001, "RX FIFO not empty after idle" {0 0 0};
T_16.49 ;
    %end;
S_0x55571abbf900 .scope begin, "wait_idle" "wait_idle" 3 262, 3 262 0, S_0x55571abbf510;
 .timescale -9 -12;
S_0x55571abbfb00 .scope begin, "wip_poll" "wip_poll" 3 245, 3 245 0, S_0x55571abbf510;
 .timescale -9 -12;
S_0x55571abbfd00 .scope begin, "wait_rx" "wait_rx" 3 249, 3 249 0, S_0x55571abbfb00;
 .timescale -9 -12;
v0x55571abbfee0_0 .var/i "u", 31 0;
S_0x55571abc0360 .scope begin, "wait_wel" "wait_wel" 3 362, 3 362 0, S_0x55571aa4ce70;
 .timescale -9 -12;
v0x55571abc0e20_0 .var/i "t", 31 0;
v0x55571abc0f20_0 .var "wel", 0 0;
S_0x55571abc0540 .scope begin, "retry_wel" "retry_wel" 3 385, 3 385 0, S_0x55571abc0360;
 .timescale -9 -12;
v0x55571abc0a40_0 .var/i "t2", 31 0;
S_0x55571abc0740 .scope begin, "wait_rx2" "wait_rx2" 3 390, 3 390 0, S_0x55571abc0540;
 .timescale -9 -12;
v0x55571abc0940_0 .var/i "u2", 31 0;
S_0x55571abc0b40 .scope begin, "wait_rx" "wait_rx" 3 369, 3 369 0, S_0x55571abc0360;
 .timescale -9 -12;
v0x55571abc0d40_0 .var/i "u", 31 0;
S_0x55571abc0fe0 .scope begin, "wren_stat" "wren_stat" 3 354, 3 354 0, S_0x55571aa4ce70;
 .timescale -9 -12;
    .scope S_0x55571aab4cd0;
T_17 ;
    %wait E_0x55571aba4e70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aac30d0_0, 0, 1;
    %load/vec4 v0x55571a7f5280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aac30d0_0, 0, 1;
    %jmp T_17.22;
T_17.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aac30d0_0, 0, 1;
    %jmp T_17.22;
T_17.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aac30d0_0, 0, 1;
    %jmp T_17.22;
T_17.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aac30d0_0, 0, 1;
    %jmp T_17.22;
T_17.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aac30d0_0, 0, 1;
    %jmp T_17.22;
T_17.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aa50470_0, 0, 1;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55571aab4cd0;
T_18 ;
    %wait E_0x55571aba4e30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571ab95ef0_0, 0, 1;
    %load/vec4 v0x55571aaa7eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55571aa50470_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x55571aac30d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_18.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571ab95ef0_0, 0, 1;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55571ab747b0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x55571ab6ce80_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x55571a7efd20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571ab95ef0_0, 0, 1;
T_18.4 ;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55571aab4cd0;
T_19 ;
    %wait E_0x55571a580250;
    %load/vec4 v0x55571ab9ae70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa43a80_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55571aac3030_0;
    %load/vec4 v0x55571aa50470_0;
    %and;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 72, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aa43a80_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55571ab95e50_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 72, 0, 12;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa43a80_0, 0;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55571aab4cd0;
T_20 ;
    %wait E_0x55571a580250;
    %load/vec4 v0x55571ab9ae70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571a7eed90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55571a7ee7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571a7eed90_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x55571a7ee9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571a7eed90_0, 0;
    %vpi_call/w 6 270 "$display", "[CSR] CMD_TRIGGER accepted (enable=%0d xip=%0d busy=%0d) @%0t", v0x55571aacfd50_0, v0x55571a67b490_0, v0x55571a7efd20_0, $time {0 0 0};
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x55571a7eeba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %vpi_call/w 6 274 "$display", "[CSR] CMD_TRIGGER ignored (enable=%0d xip=%0d busy=%0d) @%0t", v0x55571aacfd50_0, v0x55571a67b490_0, v0x55571a7efd20_0, $time {0 0 0};
T_20.6 ;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55571aab4cd0;
T_21 ;
    %wait E_0x55571a580250;
    %load/vec4 v0x55571ab9ae70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571ab95ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa947d0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55571aa50c60_0;
    %assign/vec4 v0x55571aa947d0_0, 0;
    %load/vec4 v0x55571aa947d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55571ab74640_0;
    %assign/vec4 v0x55571ab95ce0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55571aab4cd0;
T_22 ;
    %wait E_0x55571a580250;
    %load/vec4 v0x55571ab9ae70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aa8b230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aac17a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571ab1af90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571a7ed890_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55571a6bb070_0, 0;
    %pushi/vec4 129, 0, 32;
    %assign/vec4 v0x55571aac2670_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x55571aac1ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571a7ee5d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571a7ef9d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571a7edba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571a7f0230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571a7ef0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571a7ebf60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571a7ec700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aba0640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571ab80af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571a7edd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa3cdf0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %fork t_13, S_0x55571aa87650;
    %jmp t_12;
    .scope S_0x55571aa87650;
t_13 ;
    %load/vec4 v0x55571aa8b230_0;
    %load/vec4 v0x55571ab6ce80_0;
    %store/vec4 v0x55571a7f6d10_0, 0, 32;
    %store/vec4 v0x55571a7f6090_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x55571aa87360;
    %store/vec4 v0x55571a7f6220_0, 0, 32;
    %load/vec4 v0x55571a7f6220_0;
    %load/vec4 v0x55571a7f0960_0;
    %and;
    %load/vec4 v0x55571aa8b230_0;
    %load/vec4 v0x55571a7f0960_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x55571a7f6220_0, 0, 32;
    %load/vec4 v0x55571a7efd20_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55571a7f6220_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_22.4, 9;
    %load/vec4 v0x55571aa8b230_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55571a7f6220_0, 4, 1;
T_22.4 ;
    %load/vec4 v0x55571a7f6220_0;
    %assign/vec4 v0x55571aa8b230_0, 0;
    %end;
    .scope S_0x55571aab4cd0;
t_12 %join;
T_22.2 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x55571ab747b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_22.8, 8;
    %load/vec4 v0x55571ab6ce80_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_22.9, 8;
T_22.8 ; End of true expr.
    %load/vec4 v0x55571aac17a0_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_22.9, 8;
 ; End of false expr.
    %blend;
T_22.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571aac17a0_0, 4, 5;
T_22.6 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %load/vec4 v0x55571a7ed890_0;
    %load/vec4 v0x55571ab6ce80_0;
    %store/vec4 v0x55571a7f6d10_0, 0, 32;
    %store/vec4 v0x55571a7f6090_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x55571aa87360;
    %load/vec4 v0x55571a7ec100_0;
    %and;
    %assign/vec4 v0x55571a7ed890_0, 0;
T_22.10 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %load/vec4 v0x55571a6bb070_0;
    %load/vec4 v0x55571ab6ce80_0;
    %store/vec4 v0x55571a7f6d10_0, 0, 32;
    %store/vec4 v0x55571a7f6090_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x55571aa87360;
    %load/vec4 v0x55571a7f0d70_0;
    %and;
    %assign/vec4 v0x55571a6bb070_0, 0;
T_22.12 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %load/vec4 v0x55571aac2670_0;
    %load/vec4 v0x55571ab6ce80_0;
    %store/vec4 v0x55571a7f6d10_0, 0, 32;
    %store/vec4 v0x55571a7f6090_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x55571aa87360;
    %load/vec4 v0x55571a7f7030_0;
    %and;
    %assign/vec4 v0x55571aac2670_0, 0;
T_22.14 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.16, 8;
    %load/vec4 v0x55571aac1ef0_0;
    %load/vec4 v0x55571ab6ce80_0;
    %store/vec4 v0x55571a7f6d10_0, 0, 32;
    %store/vec4 v0x55571a7f6090_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x55571aa87360;
    %load/vec4 v0x55571a7f7b20_0;
    %and;
    %assign/vec4 v0x55571aac1ef0_0, 0;
T_22.16 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.18, 8;
    %load/vec4 v0x55571a7ee5d0_0;
    %load/vec4 v0x55571ab6ce80_0;
    %store/vec4 v0x55571a7f6d10_0, 0, 32;
    %store/vec4 v0x55571a7f6090_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x55571aa87360;
    %load/vec4 v0x55571a763a20_0;
    %and;
    %assign/vec4 v0x55571a7ee5d0_0, 0;
T_22.18 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.20, 8;
    %load/vec4 v0x55571a7ef9d0_0;
    %load/vec4 v0x55571ab6ce80_0;
    %store/vec4 v0x55571a7f6d10_0, 0, 32;
    %store/vec4 v0x55571a7f6090_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x55571aa87360;
    %load/vec4 v0x55571a7f8160_0;
    %and;
    %assign/vec4 v0x55571a7ef9d0_0, 0;
T_22.20 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.22, 8;
    %load/vec4 v0x55571a7edba0_0;
    %load/vec4 v0x55571ab6ce80_0;
    %store/vec4 v0x55571a7f6d10_0, 0, 32;
    %store/vec4 v0x55571a7f6090_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x55571aa87360;
    %assign/vec4 v0x55571a7edba0_0, 0;
T_22.22 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.24, 8;
    %load/vec4 v0x55571a7f0230_0;
    %load/vec4 v0x55571ab6ce80_0;
    %store/vec4 v0x55571a7f6d10_0, 0, 32;
    %store/vec4 v0x55571a7f6090_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x55571aa87360;
    %assign/vec4 v0x55571a7f0230_0, 0;
T_22.24 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.26, 8;
    %load/vec4 v0x55571a7ef0a0_0;
    %load/vec4 v0x55571ab6ce80_0;
    %store/vec4 v0x55571a7f6d10_0, 0, 32;
    %store/vec4 v0x55571a7f6090_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x55571aa87360;
    %load/vec4 v0x55571a7f0580_0;
    %and;
    %assign/vec4 v0x55571a7ef0a0_0, 0;
T_22.26 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.28, 8;
    %load/vec4 v0x55571a7ebf60_0;
    %load/vec4 v0x55571ab6ce80_0;
    %store/vec4 v0x55571a7f6d10_0, 0, 32;
    %store/vec4 v0x55571a7f6090_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x55571aa87360;
    %load/vec4 v0x55571a7f1180_0;
    %and;
    %assign/vec4 v0x55571a7ebf60_0, 0;
T_22.28 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.30, 8;
    %load/vec4 v0x55571a7ec700_0;
    %load/vec4 v0x55571ab6ce80_0;
    %store/vec4 v0x55571a7f6d10_0, 0, 32;
    %store/vec4 v0x55571a7f6090_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x55571aa87360;
    %assign/vec4 v0x55571a7ec700_0, 0;
T_22.30 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.32, 8;
    %load/vec4 v0x55571aba0640_0;
    %load/vec4 v0x55571ab6ce80_0;
    %store/vec4 v0x55571a7f6d10_0, 0, 32;
    %store/vec4 v0x55571a7f6090_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x55571aa87360;
    %assign/vec4 v0x55571aba0640_0, 0;
T_22.32 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.34, 8;
    %load/vec4 v0x55571ab1af90_0;
    %load/vec4 v0x55571ab6ce80_0;
    %inv;
    %and;
    %assign/vec4 v0x55571ab1af90_0, 0;
T_22.34 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.36, 8;
    %load/vec4 v0x55571ab80af0_0;
    %load/vec4 v0x55571ab6ce80_0;
    %inv;
    %and;
    %assign/vec4 v0x55571ab80af0_0, 0;
T_22.36 ;
    %load/vec4 v0x55571a7eeef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571ab1af90_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571a7edd90_0, 0;
T_22.38 ;
    %load/vec4 v0x55571a7f5080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571ab1af90_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aa3cdf0_0, 0;
T_22.40 ;
    %load/vec4 v0x55571ab566a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571ab1af90_0, 4, 5;
T_22.42 ;
    %load/vec4 v0x55571ab0f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571ab1af90_0, 4, 5;
T_22.44 ;
    %load/vec4 v0x55571a7ec9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571ab1af90_0, 4, 5;
T_22.46 ;
    %load/vec4 v0x55571aa82bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571ab80af0_0, 4, 5;
T_22.48 ;
    %load/vec4 v0x55571ab0cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571ab80af0_0, 4, 5;
T_22.50 ;
    %load/vec4 v0x55571aa94bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571ab80af0_0, 4, 5;
T_22.52 ;
    %load/vec4 v0x55571a7efbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571ab80af0_0, 4, 5;
T_22.54 ;
    %load/vec4 v0x55571aaa80f0_0;
    %load/vec4 v0x55571a7f5280_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55571ab747b0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.56, 8;
    %load/vec4 v0x55571ab6ce80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571a7edd90_0, 0;
T_22.58 ;
    %load/vec4 v0x55571ab6ce80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa3cdf0_0, 0;
T_22.60 ;
T_22.56 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55571aab4cd0;
T_23 ;
    %wait E_0x55571aba49e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %load/vec4 v0x55571aac3030_0;
    %load/vec4 v0x55571aa50470_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x55571a7f5280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_23.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.3 ;
    %load/vec4 v0x55571aa8b230_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x55571aa7f2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aa9be00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571a7efd20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aac2b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571a7edd90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aa3cdf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.5 ;
    %load/vec4 v0x55571aac17a0_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.6 ;
    %load/vec4 v0x55571ab1af90_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.7 ;
    %load/vec4 v0x55571a7ed890_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.8 ;
    %load/vec4 v0x55571a6bb070_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.9 ;
    %load/vec4 v0x55571aac2670_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.10 ;
    %load/vec4 v0x55571aac1ef0_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.11 ;
    %load/vec4 v0x55571a7ee5d0_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.12 ;
    %load/vec4 v0x55571a7ef9d0_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.13 ;
    %load/vec4 v0x55571a7edba0_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.14 ;
    %load/vec4 v0x55571a7f0230_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.15 ;
    %load/vec4 v0x55571a7ef0a0_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.16 ;
    %load/vec4 v0x55571a7ebf60_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.17 ;
    %load/vec4 v0x55571a7ec700_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.18 ;
    %load/vec4 v0x55571aba0640_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.19 ;
    %load/vec4 v0x55571ab95ce0_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55571aab3030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aa86590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aa7f2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571aa9be00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.21 ;
    %load/vec4 v0x55571ab80af0_0;
    %store/vec4 v0x55571aaf1540_0, 0, 32;
    %jmp T_23.23;
T_23.23 ;
    %pop/vec4 1;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55571aa8de10;
T_24 ;
    %wait E_0x55571a580250;
    %load/vec4 v0x55571aa81a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571ab0e5a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571aa81990_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55571ab1f0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aab2740_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55571aa812a0_0;
    %load/vec4 v0x55571ab1df60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x55571aa811c0_0;
    %load/vec4 v0x55571ab0e5a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571ab1ce00, 0, 4;
    %load/vec4 v0x55571ab0e5a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55571ab0e5a0_0, 0;
T_24.2 ;
    %load/vec4 v0x55571aab2800_0;
    %load/vec4 v0x55571ab1f160_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x55571aa81990_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55571ab1ce00, 4;
    %assign/vec4 v0x55571aab2740_0, 0;
    %load/vec4 v0x55571aa81990_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55571aa81990_0, 0;
T_24.4 ;
    %load/vec4 v0x55571aa812a0_0;
    %load/vec4 v0x55571ab1df60_0;
    %nor/r;
    %and;
    %load/vec4 v0x55571aab2800_0;
    %load/vec4 v0x55571ab1f160_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %load/vec4 v0x55571ab1f0c0_0;
    %assign/vec4 v0x55571ab1f0c0_0, 0;
    %jmp T_24.9;
T_24.6 ;
    %load/vec4 v0x55571ab1f0c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55571ab1f0c0_0, 0;
    %jmp T_24.9;
T_24.7 ;
    %load/vec4 v0x55571ab1f0c0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55571ab1f0c0_0, 0;
    %jmp T_24.9;
T_24.9 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55571aab44c0;
T_25 ;
    %wait E_0x55571a580250;
    %load/vec4 v0x55571aa8ea90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571aa8e1f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571aa8e9b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55571aa8bf60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aa8b790_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55571aa8e6b0_0;
    %load/vec4 v0x55571aa8f170_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55571aa8e5d0_0;
    %load/vec4 v0x55571aa8e1f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571aa8ed90, 0, 4;
    %load/vec4 v0x55571aa8e1f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55571aa8e1f0_0, 0;
T_25.2 ;
    %load/vec4 v0x55571aa8b870_0;
    %load/vec4 v0x55571aa8bae0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x55571aa8e9b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55571aa8ed90, 4;
    %assign/vec4 v0x55571aa8b790_0, 0;
    %load/vec4 v0x55571aa8e9b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55571aa8e9b0_0, 0;
T_25.4 ;
    %load/vec4 v0x55571aa8e6b0_0;
    %load/vec4 v0x55571aa8f170_0;
    %nor/r;
    %and;
    %load/vec4 v0x55571aa8b870_0;
    %load/vec4 v0x55571aa8bae0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %load/vec4 v0x55571aa8bf60_0;
    %assign/vec4 v0x55571aa8bf60_0, 0;
    %jmp T_25.9;
T_25.6 ;
    %load/vec4 v0x55571aa8bf60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55571aa8bf60_0, 0;
    %jmp T_25.9;
T_25.7 ;
    %load/vec4 v0x55571aa8bf60_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55571aa8bf60_0, 0;
    %jmp T_25.9;
T_25.9 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55571aa7efb0;
T_26 ;
    %wait E_0x55571a580250;
    %load/vec4 v0x55571a55c530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ab637c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ab62550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571a696010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ab8d390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571a68aea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571aa479e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571ab739f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571ab72420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571ab7dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571a7273e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571a6ce750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571a6cdc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571a6cdff0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571a606850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571a5fc6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571ab6fc40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571a61f1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571a5c6860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571a677940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571a7f63b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55571aa44f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aba42d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ab93ac0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ab637c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ab62550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571a696010_0, 0;
    %load/vec4 v0x55571a68aea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %jmp T_26.4;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ab8d390_0, 0;
    %load/vec4 v0x55571aa45d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.5, 8;
    %vpi_call/w 5 117 "$display", "[CE] start cmd: op=%02h is_write=%0d len=%0d addr=%08h @%0t", v0x55571a7268d0_0, v0x55571a6ceb10_0, v0x55571aa49a90_0, v0x55571ab64680_0, $time {0 0 0};
    %load/vec4 v0x55571ab65e20_0;
    %assign/vec4 v0x55571aa479e0_0, 0;
    %load/vec4 v0x55571ab6c220_0;
    %assign/vec4 v0x55571ab739f0_0, 0;
    %load/vec4 v0x55571ab57bd0_0;
    %assign/vec4 v0x55571ab72420_0, 0;
    %load/vec4 v0x55571ab7fe90_0;
    %assign/vec4 v0x55571ab7dd30_0, 0;
    %load/vec4 v0x55571a5fca60_0;
    %assign/vec4 v0x55571a7273e0_0, 0;
    %load/vec4 v0x55571ab83910_0;
    %assign/vec4 v0x55571a6ce750_0, 0;
    %load/vec4 v0x55571a6ce380_0;
    %assign/vec4 v0x55571a6cdc10_0, 0;
    %load/vec4 v0x55571a6ceb10_0;
    %assign/vec4 v0x55571a6cdff0_0, 0;
    %load/vec4 v0x55571a7268d0_0;
    %assign/vec4 v0x55571a606850_0, 0;
    %load/vec4 v0x55571a726170_0;
    %assign/vec4 v0x55571a5fc6b0_0, 0;
    %load/vec4 v0x55571ab64680_0;
    %assign/vec4 v0x55571ab6fc40_0, 0;
    %load/vec4 v0x55571aa49a90_0;
    %assign/vec4 v0x55571a61f1b0_0, 0;
    %load/vec4 v0x55571a716510_0;
    %assign/vec4 v0x55571a5c6860_0, 0;
    %load/vec4 v0x55571ab5fff0_0;
    %assign/vec4 v0x55571a677940_0, 0;
    %load/vec4 v0x55571a68aaf0_0;
    %assign/vec4 v0x55571a7f63b0_0, 0;
    %load/vec4 v0x55571aa42fd0_0;
    %assign/vec4 v0x55571aa44f50_0, 0;
    %load/vec4 v0x55571ab9fd90_0;
    %assign/vec4 v0x55571aba42d0_0, 0;
    %load/vec4 v0x55571ab8ab90_0;
    %assign/vec4 v0x55571ab93ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571a696010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571ab637c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571ab8d390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571a68aea0_0, 0;
T_26.5 ;
    %jmp T_26.4;
T_26.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571ab8d390_0, 0;
    %load/vec4 v0x55571ab80dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571ab62550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ab8d390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571a68aea0_0, 0;
T_26.7 ;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55571aa83760;
T_27 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571aa80210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571aac6d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aab6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aac4180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aac39b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa802d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aac5100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aac80f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aac3a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aac55c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aab33d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55571aac3590_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55571aac39b0_0;
    %assign/vec4 v0x55571aac4180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa802d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aac80f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aac55c0_0, 0;
    %load/vec4 v0x55571aac6d00_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55571aac3a70_0, 0;
    %load/vec4 v0x55571aac6d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.2 ;
    %load/vec4 v0x55571aac5b20_0;
    %load/vec4 v0x55571aac5680_0;
    %nor/r;
    %and;
    %load/vec4 v0x55571aac7540_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.7, 8;
    %load/vec4 v0x55571aa805c0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55571aab33d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55571aac3590_0, 0;
    %load/vec4 v0x55571aa805c0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55571aab6360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aac39b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55571aac6d00_0, 0;
T_27.7 ;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0x55571aac4180_0;
    %load/vec4 v0x55571aab6420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aac39b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aa802d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55571aac6d00_0, 0;
T_27.9 ;
    %jmp T_27.6;
T_27.4 ;
    %load/vec4 v0x55571aac5a80_0;
    %load/vec4 v0x55571aac5680_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.11, 8;
    %load/vec4 v0x55571aac6410_0;
    %assign/vec4 v0x55571aac5100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aac80f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aa802d0_0, 0;
    %load/vec4 v0x55571aac3590_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55571aac3590_0, 0;
    %load/vec4 v0x55571aac3590_0;
    %addi 4, 0, 16;
    %load/vec4 v0x55571aac7540_0;
    %cmp/u;
    %jmp/0xz  T_27.13, 5;
    %load/vec4 v0x55571aab33d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55571aab33d0_0, 0;
    %load/vec4 v0x55571aab33d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55571aab6360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aac39b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55571aac6d00_0, 0;
    %jmp T_27.14;
T_27.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55571aac6d00_0, 0;
T_27.14 ;
T_27.11 ;
    %jmp T_27.6;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aac55c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571aac6d00_0, 0;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55571aab40e0;
T_28 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571aad0060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571aacea10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aa4cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ab558f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa4c480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aa958f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aaa02b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aaa0370_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55571aaa0b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa4c540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aad0e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa4c100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa4c8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aa4cbc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55571aa4bd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aab4820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aacffa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aaa7870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aad0d80_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55571aa4c480_0;
    %assign/vec4 v0x55571ab558f0_0, 0;
    %load/vec4 v0x55571aaa0370_0;
    %assign/vec4 v0x55571aaa02b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa4c540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aad0e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa4c8e0_0, 0;
    %load/vec4 v0x55571aacea10_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55571aa4c100_0, 0;
    %load/vec4 v0x55571aacea10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %jmp T_28.6;
T_28.2 ;
    %load/vec4 v0x55571aace950_0;
    %load/vec4 v0x55571aab4760_0;
    %nor/r;
    %and;
    %load/vec4 v0x55571aa95830_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %load/vec4 v0x55571aac8650_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55571aa4cbc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55571aa4bd00_0, 0;
    %load/vec4 v0x55571aac8650_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55571aa4cc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aa4c480_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55571aacea10_0, 0;
T_28.7 ;
    %jmp T_28.6;
T_28.3 ;
    %load/vec4 v0x55571ab558f0_0;
    %load/vec4 v0x55571ab55830_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa4c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aab4820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aacffa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aad0e40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55571aacea10_0, 0;
T_28.9 ;
    %jmp T_28.6;
T_28.4 ;
    %load/vec4 v0x55571aacffa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aacffa0_0, 0;
    %jmp T_28.12;
T_28.11 ;
    %load/vec4 v0x55571aab4820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.13, 8;
    %load/vec4 v0x55571aa4c820_0;
    %assign/vec4 v0x55571aaa7870_0, 0;
    %load/vec4 v0x55571aa4c820_0;
    %assign/vec4 v0x55571aa958f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aaa0370_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55571aaa0b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aab4820_0, 0;
    %jmp T_28.14;
T_28.13 ;
    %load/vec4 v0x55571aaa7870_0;
    %assign/vec4 v0x55571aa958f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aaa0370_0, 0;
T_28.14 ;
T_28.12 ;
    %load/vec4 v0x55571aaa02b0_0;
    %load/vec4 v0x55571aaa0a40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.15, 8;
    %vpi_call/w 7 543 "$display", "[DMA]  W @%0t data=%08h", $time, v0x55571aa958f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aa4c540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aad0d80_0, 0;
    %load/vec4 v0x55571aa4bd00_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55571aa4bd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aaa0370_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55571aacea10_0, 0;
T_28.15 ;
    %jmp T_28.6;
T_28.5 ;
    %load/vec4 v0x55571aad0d80_0;
    %assign/vec4 v0x55571aa4c540_0, 0;
    %load/vec4 v0x55571aa4c1c0_0;
    %load/vec4 v0x55571aa4c540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.17, 8;
    %vpi_call/w 7 561 "$display", "[DMA]  B @%0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aad0d80_0, 0;
    %load/vec4 v0x55571aa4bd00_0;
    %load/vec4 v0x55571aa95830_0;
    %cmp/u;
    %jmp/0xz  T_28.19, 5;
    %load/vec4 v0x55571aa4cbc0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55571aa4cc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aa4c480_0, 0;
    %load/vec4 v0x55571aa4cbc0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55571aa4cbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aab4820_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55571aacea10_0, 0;
    %jmp T_28.20;
T_28.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aa4c8e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571aacea10_0, 0;
T_28.20 ;
T_28.17 ;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55571aa83a50;
T_29 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571aaa98a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aaa8b60_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55571aaa8aa0_0;
    %load/vec4 v0x55571aaa8b60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %vpi_call/w 7 94 "$display", "[DMA] start: dir=%0d addr=%08h len=%0d burst=%0d @%0t", v0x55571aa50000_0, v0x55571aa60db0_0, v0x55571aaa7220_0, v0x55571aa624e0_0, $time {0 0 0};
T_29.2 ;
    %load/vec4 v0x55571aaa8aa0_0;
    %assign/vec4 v0x55571aaa8b60_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55571aa83a50;
T_30 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571aaa98a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ab55630_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55571aaa7180_0;
    %assign/vec4 v0x55571ab55630_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55571aa83a50;
T_31 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571aaa98a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55571aaa8720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ab55590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa64570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa61cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa9ba20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571aa62040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aa66970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aaaa070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aa629c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aaaa3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa68af0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ab55590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aaaa3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa68af0_0, 0;
    %load/vec4 v0x55571aaa7180_0;
    %nor/r;
    %load/vec4 v0x55571aa61cc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55571aaa8720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa64570_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x55571aaa8720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55571aaa8720_0, 0;
    %jmp T_31.11;
T_31.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa64570_0, 0;
    %load/vec4 v0x55571aaa8aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x55571aa9b980_0;
    %assign/vec4 v0x55571aa9ba20_0, 0;
    %load/vec4 v0x55571aa624e0_0;
    %assign/vec4 v0x55571aa62040_0, 0;
    %load/vec4 v0x55571aa60db0_0;
    %assign/vec4 v0x55571aa66970_0, 0;
    %load/vec4 v0x55571aaa7220_0;
    %assign/vec4 v0x55571aaaa070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aa61cc0_0, 0;
    %load/vec4 v0x55571aa50000_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_31.15, 8;
T_31.14 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_31.15, 8;
 ; End of false expr.
    %blend;
T_31.15;
    %assign/vec4 v0x55571aaa8720_0, 0;
T_31.12 ;
    %jmp T_31.11;
T_31.5 ;
    %load/vec4 v0x55571aaaa070_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.16, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55571aaa8720_0, 0;
    %jmp T_31.17;
T_31.16 ;
    %load/vec4 v0x55571aaa8460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.18, 8;
    %load/vec4 v0x55571aa986d0_0;
    %assign/vec4 v0x55571aa629c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aaaa3f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55571aaa8720_0, 0;
T_31.18 ;
T_31.17 ;
    %jmp T_31.11;
T_31.6 ;
    %load/vec4 v0x55571aaa91a0_0;
    %load/vec4 v0x55571aaa9940_0;
    %and;
    %load/vec4 v0x55571aaa95c0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aa64570_0, 0;
T_31.20 ;
    %load/vec4 v0x55571aa987b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.22, 8;
    %load/vec4 v0x55571aa9ba20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.24, 8;
    %load/vec4 v0x55571aa66970_0;
    %load/vec4 v0x55571aa629c0_0;
    %add;
    %assign/vec4 v0x55571aa66970_0, 0;
T_31.24 ;
    %load/vec4 v0x55571aa64570_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55571aaaa070_0;
    %load/vec4 v0x55571aa629c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_31.26, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aaaa070_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55571aaa8720_0, 0;
    %jmp T_31.27;
T_31.26 ;
    %load/vec4 v0x55571aaaa070_0;
    %load/vec4 v0x55571aa629c0_0;
    %sub;
    %assign/vec4 v0x55571aaaa070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55571aaa8720_0, 0;
T_31.27 ;
T_31.22 ;
    %jmp T_31.11;
T_31.7 ;
    %load/vec4 v0x55571aaaa070_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55571aaa9240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.28, 8;
    %vpi_call/w 7 291 "$display", "[DMA] WR: rx_ok beats=%0d len=%0d rx_level=%0d @%0t", v0x55571aa641d0_0, v0x55571aa986d0_0, v0x55571aaa8ec0_0, $time {0 0 0};
T_31.28 ;
    %load/vec4 v0x55571aaaa070_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.30, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55571aaa8720_0, 0;
    %jmp T_31.31;
T_31.30 ;
    %load/vec4 v0x55571aaa9240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.32, 8;
    %load/vec4 v0x55571aa986d0_0;
    %assign/vec4 v0x55571aa629c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aa68af0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55571aaa8720_0, 0;
T_31.32 ;
T_31.31 ;
    %jmp T_31.11;
T_31.8 ;
    %load/vec4 v0x55571aa617c0_0;
    %load/vec4 v0x55571aa63c90_0;
    %and;
    %load/vec4 v0x55571aa62920_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aa64570_0, 0;
T_31.34 ;
    %load/vec4 v0x55571aa68ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.36, 8;
    %load/vec4 v0x55571aa9ba20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.38, 8;
    %load/vec4 v0x55571aa66970_0;
    %load/vec4 v0x55571aa629c0_0;
    %add;
    %assign/vec4 v0x55571aa66970_0, 0;
T_31.38 ;
    %load/vec4 v0x55571aa64570_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55571aaaa070_0;
    %load/vec4 v0x55571aa629c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_31.40, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aaaa070_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55571aaa8720_0, 0;
    %jmp T_31.41;
T_31.40 ;
    %load/vec4 v0x55571aaaa070_0;
    %load/vec4 v0x55571aa629c0_0;
    %sub;
    %assign/vec4 v0x55571aaaa070_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55571aaa8720_0, 0;
T_31.41 ;
T_31.36 ;
    %jmp T_31.11;
T_31.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571ab55590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aa61cc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55571aaa8720_0, 0;
    %jmp T_31.11;
T_31.11 ;
    %pop/vec4 1;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55571abab8a0;
T_32 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abaea10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55571abaed30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abad1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abae1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abacc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abacec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaf190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaebf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abad280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571abad0a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571abaeb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abaedd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abaee70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaf370_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abae1f0_0, 0;
    %load/vec4 v0x55571abaed30_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55571abaebf0_0, 0;
    %load/vec4 v0x55571abaed30_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55571abad280_0, 0;
    %load/vec4 v0x55571abacb00_0;
    %assign/vec4 v0x55571abacc40_0, 0;
    %load/vec4 v0x55571abacd80_0;
    %assign/vec4 v0x55571abacec0_0, 0;
    %load/vec4 v0x55571abaefb0_0;
    %assign/vec4 v0x55571abaf190_0, 0;
    %load/vec4 v0x55571abaed30_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55571abaf370_0, 0;
    %load/vec4 v0x55571abaed30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55571abaed30_0, 0;
    %jmp T_32.11;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abad1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abaee70_0, 0;
    %load/vec4 v0x55571abacce0_0;
    %load/vec4 v0x55571abacb00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.12, 8;
    %load/vec4 v0x55571abacba0_0;
    %assign/vec4 v0x55571abaca60_0, 0;
    %load/vec4 v0x55571abaf9b0_0;
    %assign/vec4 v0x55571abae6f0_0, 0;
    %load/vec4 v0x55571abaf870_0;
    %assign/vec4 v0x55571abae470_0, 0;
    %load/vec4 v0x55571abaf410_0;
    %assign/vec4 v0x55571abac880_0, 0;
    %load/vec4 v0x55571abaf690_0;
    %assign/vec4 v0x55571abade30_0, 0;
    %load/vec4 v0x55571abaf730_0;
    %assign/vec4 v0x55571abae0b0_0, 0;
    %load/vec4 v0x55571abaf910_0;
    %assign/vec4 v0x55571abae5b0_0, 0;
    %load/vec4 v0x55571abaf4b0_0;
    %assign/vec4 v0x55571abaf5f0_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x55571abad4d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abad610_0, 0;
    %load/vec4 v0x55571abad9d0_0;
    %assign/vec4 v0x55571abadb10_0, 0;
    %load/vec4 v0x55571abad7f0_0;
    %assign/vec4 v0x55571abad930_0, 0;
    %load/vec4 v0x55571abae790_0;
    %assign/vec4 v0x55571abae8d0_0, 0;
    %load/vec4 v0x55571abadbb0_0;
    %assign/vec4 v0x55571abadcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abae290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abad1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abaec90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55571abaed30_0, 0;
    %jmp T_32.13;
T_32.12 ;
    %load/vec4 v0x55571abacf60_0;
    %load/vec4 v0x55571abaf2d0_0;
    %and;
    %load/vec4 v0x55571abacd80_0;
    %and;
    %load/vec4 v0x55571abaefb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.14, 8;
    %load/vec4 v0x55571abace20_0;
    %assign/vec4 v0x55571abaca60_0, 0;
    %load/vec4 v0x55571abaf050_0;
    %assign/vec4 v0x55571abaf0f0_0, 0;
    %load/vec4 v0x55571abafaf0_0;
    %assign/vec4 v0x55571abae6f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571abae470_0, 0;
    %load/vec4 v0x55571abaf410_0;
    %assign/vec4 v0x55571abac880_0, 0;
    %load/vec4 v0x55571abaf690_0;
    %assign/vec4 v0x55571abade30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abae0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abae5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaf5f0_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x55571abad4d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abad610_0, 0;
    %load/vec4 v0x55571abad9d0_0;
    %assign/vec4 v0x55571abadb10_0, 0;
    %load/vec4 v0x55571abad7f0_0;
    %assign/vec4 v0x55571abad930_0, 0;
    %load/vec4 v0x55571abae790_0;
    %assign/vec4 v0x55571abae8d0_0, 0;
    %load/vec4 v0x55571abadbb0_0;
    %assign/vec4 v0x55571abadcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abae290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abad1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abaec90_0, 0;
    %load/vec4 v0x55571abaf050_0;
    %assign/vec4 v0x55571abaedd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaee70_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55571abaed30_0, 0;
T_32.14 ;
T_32.13 ;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x55571abadf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.16, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55571abaed30_0, 0;
T_32.16 ;
    %jmp T_32.11;
T_32.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abae1f0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55571abaed30_0, 0;
    %jmp T_32.11;
T_32.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55571abaed30_0, 0;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x55571abae150_0;
    %assign/vec4 v0x55571abae970_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55571abaed30_0, 0;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x55571abaebf0_0;
    %load/vec4 v0x55571abaeab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abad1e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55571abaed30_0, 0;
T_32.18 ;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x55571abaef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abaee70_0, 0;
T_32.20 ;
    %load/vec4 v0x55571abadf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.22, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571abad0a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55571abaed30_0, 0;
T_32.22 ;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x55571abad280_0;
    %load/vec4 v0x55571abad000_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abad1e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55571abaed30_0, 0;
T_32.24 ;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55571aa8d650;
T_33 ;
    %wait E_0x55571a807820;
    %load/vec4 v0x55571aba8ec0_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %load/vec4 v0x55571aba8e20_0;
    %store/vec4 v0x55571aac9820_0, 0, 2;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_decode, S_0x55571aa8da30;
    %store/vec4 v0x55571aba8d80_0, 0, 3;
    %load/vec4 v0x55571aba8070_0;
    %store/vec4 v0x55571aac9820_0, 0, 2;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_decode, S_0x55571aa8da30;
    %store/vec4 v0x55571aba7fd0_0, 0, 3;
    %load/vec4 v0x55571aba95a0_0;
    %store/vec4 v0x55571aac9820_0, 0, 2;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_decode, S_0x55571aa8da30;
    %store/vec4 v0x55571aba9500_0, 0, 3;
    %jmp T_33.5;
T_33.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55571aba8d80_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55571aba7fd0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55571aba9500_0, 0, 3;
    %jmp T_33.5;
T_33.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55571aba8d80_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55571aba7fd0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55571aba9500_0, 0, 3;
    %jmp T_33.5;
T_33.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55571aba8d80_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55571aba7fd0_0, 0, 3;
    %load/vec4 v0x55571abaa540_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_33.7, 8;
T_33.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_33.7, 8;
 ; End of false expr.
    %blend;
T_33.7;
    %store/vec4 v0x55571aba9500_0, 0, 3;
    %jmp T_33.5;
T_33.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55571aba8d80_0, 0, 3;
    %load/vec4 v0x55571abaa540_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_33.9, 8;
T_33.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_33.9, 8;
 ; End of false expr.
    %blend;
T_33.9;
    %store/vec4 v0x55571aba7fd0_0, 0, 3;
    %load/vec4 v0x55571abaa540_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %store/vec4 v0x55571aba9500_0, 0, 3;
    %jmp T_33.5;
T_33.5 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x55571aa8d650;
T_34 ;
    %wait E_0x55571a580250;
    %load/vec4 v0x55571abaa860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abaad60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaafe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abab080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaae00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaacc0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaae00_0, 0;
    %load/vec4 v0x55571abaaea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abaad60_0, 0;
    %load/vec4 v0x55571aba9000_0;
    %assign/vec4 v0x55571abaafe0_0, 0;
    %load/vec4 v0x55571aba9000_0;
    %assign/vec4 v0x55571abab080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaacc0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x55571abaacc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abaacc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abaad60_0, 0;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x55571aba8ce0_0;
    %load/vec4 v0x55571abaad60_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abaad60_0, 0;
    %load/vec4 v0x55571abaafe0_0;
    %assign/vec4 v0x55571abab080_0, 0;
    %load/vec4 v0x55571abaafe0_0;
    %inv;
    %assign/vec4 v0x55571abaafe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abaae00_0, 0;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0x55571abaad60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55571abaad60_0, 0;
T_34.7 ;
T_34.5 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55571aa8d650;
T_35 ;
    %wait E_0x55571aaca520;
    %load/vec4 v0x55571aba9fa0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571abaa360_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aba9960_0, 0, 4;
    %jmp T_35.4;
T_35.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55571abab1c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571abaa360_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55571aba9c80_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571aba9960_0, 0, 4;
    %jmp T_35.4;
T_35.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55571abab1c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571abab1c0_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571abaa360_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55571aba9c80_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571aba9960_0, 0, 4;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0x55571abab1c0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x55571abaa360_0, 0, 4;
    %load/vec4 v0x55571aba9c80_0;
    %store/vec4 v0x55571aba9960_0, 0, 4;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55571aa8d650;
T_36 ;
    %wait E_0x55571a580250;
    %load/vec4 v0x55571abaa860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abab3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571aba93c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55571aba9fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abab1c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55571aba8110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571aba82f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571aba9780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571aba9d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaaea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571aba9140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaa5e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abaa680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571aba9e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaa400_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55571abab440_0;
    %assign/vec4 v0x55571abab3a0_0, 0;
    %load/vec4 v0x55571aba9460_0;
    %assign/vec4 v0x55571aba93c0_0, 0;
    %load/vec4 v0x55571abaa040_0;
    %assign/vec4 v0x55571aba9fa0_0, 0;
    %load/vec4 v0x55571abab260_0;
    %assign/vec4 v0x55571abab1c0_0, 0;
    %load/vec4 v0x55571aba81b0_0;
    %assign/vec4 v0x55571aba8110_0, 0;
    %load/vec4 v0x55571aba8ba0_0;
    %assign/vec4 v0x55571aba82f0_0, 0;
    %load/vec4 v0x55571aba9820_0;
    %assign/vec4 v0x55571aba9780_0, 0;
    %load/vec4 v0x55571aba9dc0_0;
    %assign/vec4 v0x55571aba9d20_0, 0;
    %load/vec4 v0x55571abaaf40_0;
    %assign/vec4 v0x55571abaaea0_0, 0;
    %load/vec4 v0x55571aba91e0_0;
    %assign/vec4 v0x55571aba9140_0, 0;
    %load/vec4 v0x55571abaa7c0_0;
    %assign/vec4 v0x55571abaa5e0_0, 0;
    %load/vec4 v0x55571abaa720_0;
    %assign/vec4 v0x55571abaa680_0, 0;
    %load/vec4 v0x55571aba9f00_0;
    %assign/vec4 v0x55571aba9e60_0, 0;
    %load/vec4 v0x55571abaa4a0_0;
    %assign/vec4 v0x55571abaa400_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55571aa8d650;
T_37 ;
    %wait E_0x55571a6063d0;
    %load/vec4 v0x55571abab3a0_0;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %load/vec4 v0x55571aba9fa0_0;
    %store/vec4 v0x55571abaa040_0, 0, 3;
    %load/vec4 v0x55571abab1c0_0;
    %store/vec4 v0x55571abab260_0, 0, 32;
    %load/vec4 v0x55571aba8110_0;
    %store/vec4 v0x55571aba81b0_0, 0, 6;
    %load/vec4 v0x55571aba82f0_0;
    %store/vec4 v0x55571aba8ba0_0, 0, 32;
    %load/vec4 v0x55571aba9780_0;
    %store/vec4 v0x55571aba9820_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aba9dc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abaaf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abaaa40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abaa900_0, 0, 32;
    %load/vec4 v0x55571aba93c0_0;
    %store/vec4 v0x55571aba9460_0, 0, 1;
    %load/vec4 v0x55571aba9140_0;
    %store/vec4 v0x55571aba91e0_0, 0, 8;
    %load/vec4 v0x55571aba9e60_0;
    %store/vec4 v0x55571aba9f00_0, 0, 1;
    %load/vec4 v0x55571abaa400_0;
    %store/vec4 v0x55571abaa4a0_0, 0, 1;
    %load/vec4 v0x55571abaa5e0_0;
    %store/vec4 v0x55571abaa7c0_0, 0, 1;
    %load/vec4 v0x55571abaa680_0;
    %store/vec4 v0x55571abaa720_0, 0, 4;
    %load/vec4 v0x55571abab3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_37.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_37.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %jmp T_37.13;
T_37.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aba9460_0, 0, 1;
    %load/vec4 v0x55571abab300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %load/vec4 v0x55571aba8d80_0;
    %store/vec4 v0x55571abaa040_0, 0, 3;
    %load/vec4 v0x55571aba8ec0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55571abab260_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55571aba81b0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55571aba9280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571aba91e0_0, 0, 8;
    %load/vec4 v0x55571aba9640_0;
    %inv;
    %store/vec4 v0x55571aba9f00_0, 0, 1;
    %load/vec4 v0x55571aba9640_0;
    %inv;
    %load/vec4 v0x55571aba8ec0_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55571aba8ec0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55571aba8ec0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55571aba8ec0_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55571aba8ec0_0;
    %pushi/vec4 216, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55571aba8ec0_0;
    %pushi/vec4 199, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55571aba8ec0_0;
    %pushi/vec4 96, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x55571abaa4a0_0, 0, 1;
T_37.14 ;
    %jmp T_37.13;
T_37.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aba9dc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aba9460_0, 0, 1;
    %load/vec4 v0x55571aba9140_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.16, 4;
    %load/vec4 v0x55571aba9140_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55571aba91e0_0, 0, 8;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
T_37.17 ;
    %jmp T_37.13;
T_37.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571abaaf40_0, 0, 1;
    %load/vec4 v0x55571aba9fa0_0;
    %store/vec4 v0x55571aad53b0_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x55571aad6120;
    %store/vec4 v0x55571aba9dc0_0, 0, 4;
    %load/vec4 v0x55571abaab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.18, 8;
    %load/vec4 v0x55571abab1c0_0;
    %ix/getv 4, v0x55571aba9fa0_0;
    %shiftl 4;
    %store/vec4 v0x55571abab260_0, 0, 32;
T_37.18 ;
    %load/vec4 v0x55571aba8250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.20, 8;
    %vpi_call/w 10 363 "$display", "[FSM] %0t CMD bit=%0d out=%b", $time, v0x55571aba8110_0, &PV<v0x55571abaa360_0, 0, 1> {0 0 0};
    %load/vec4 v0x55571aba8110_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55571aba9fa0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55571aba81b0_0, 0, 6;
    %load/vec4 v0x55571aba81b0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.22, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55571aba81b0_0, 0, 6;
    %load/vec4 v0x55571aba7e90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %load/vec4 v0x55571aba7fd0_0;
    %store/vec4 v0x55571abaa040_0, 0, 3;
    %load/vec4 v0x55571aba7f30_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_37.26, 8;
    %load/vec4 v0x55571aba7df0_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_37.27, 8;
T_37.26 ; End of true expr.
    %load/vec4 v0x55571aba7f30_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_37.28, 9;
    %load/vec4 v0x55571aba7df0_0;
    %jmp/1 T_37.29, 9;
T_37.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_37.29, 9;
 ; End of false expr.
    %blend;
T_37.29;
    %jmp/0 T_37.27, 8;
 ; End of false expr.
    %blend;
T_37.27;
    %store/vec4 v0x55571abab260_0, 0, 32;
    %jmp T_37.25;
T_37.24 ;
    %load/vec4 v0x55571abaa2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %load/vec4 v0x55571aba9500_0;
    %store/vec4 v0x55571abaa040_0, 0, 3;
    %load/vec4 v0x55571abaa220_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55571abab260_0, 0, 32;
    %jmp T_37.31;
T_37.30 ;
    %load/vec4 v0x55571aba98c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.32, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %load/vec4 v0x55571aba9500_0;
    %store/vec4 v0x55571abaa040_0, 0, 3;
    %load/vec4 v0x55571aba98c0_0;
    %store/vec4 v0x55571aba9820_0, 0, 4;
    %jmp T_37.33;
T_37.32 ;
    %load/vec4 v0x55571abaa180_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.34, 4;
    %load/vec4 v0x55571aba9500_0;
    %store/vec4 v0x55571abaa040_0, 0, 3;
    %load/vec4 v0x55571aba9640_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_37.37, 8;
T_37.36 ; End of true expr.
    %load/vec4 v0x55571aba9500_0;
    %store/vec4 v0x55571aad53b0_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x55571aad6120;
    %jmp/0 T_37.37, 8;
 ; End of false expr.
    %blend;
T_37.37;
    %store/vec4 v0x55571aba9dc0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aba8ba0_0, 0, 32;
    %load/vec4 v0x55571aba9640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.38, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571abaa7c0_0, 0, 1;
    %jmp T_37.39;
T_37.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
T_37.39 ;
    %jmp T_37.35;
T_37.34 ;
    %load/vec4 v0x55571aba8ec0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571aba8ec0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571aba8ec0_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571aba8ec0_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_37.40, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %jmp T_37.41;
T_37.40 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %load/vec4 v0x55571aba9320_0;
    %load/vec4 v0x55571abaa400_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.42, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_37.43, 8;
T_37.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_37.43, 8;
 ; End of false expr.
    %blend;
T_37.43;
    %add;
    %store/vec4 v0x55571aba91e0_0, 0, 8;
T_37.41 ;
T_37.35 ;
T_37.33 ;
T_37.31 ;
T_37.25 ;
T_37.22 ;
T_37.20 ;
    %jmp T_37.13;
T_37.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571abaaf40_0, 0, 1;
    %load/vec4 v0x55571aba9fa0_0;
    %store/vec4 v0x55571aad53b0_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x55571aad6120;
    %store/vec4 v0x55571aba9dc0_0, 0, 4;
    %load/vec4 v0x55571abab120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.44, 8;
    %load/vec4 v0x55571abab1c0_0;
    %ix/getv 4, v0x55571aba9fa0_0;
    %shiftl 4;
    %store/vec4 v0x55571abab260_0, 0, 32;
T_37.44 ;
    %load/vec4 v0x55571aba8250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.46, 8;
    %load/vec4 v0x55571aba8110_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55571aba9fa0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55571aba81b0_0, 0, 6;
    %load/vec4 v0x55571aba7e90_0;
    %load/vec4 v0x55571aba81b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.48, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55571aba81b0_0, 0, 6;
    %load/vec4 v0x55571abaa2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %load/vec4 v0x55571aba9500_0;
    %store/vec4 v0x55571abaa040_0, 0, 3;
    %load/vec4 v0x55571abaa220_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55571abab260_0, 0, 32;
    %jmp T_37.51;
T_37.50 ;
    %load/vec4 v0x55571aba98c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %load/vec4 v0x55571aba9500_0;
    %store/vec4 v0x55571abaa040_0, 0, 3;
    %load/vec4 v0x55571aba98c0_0;
    %store/vec4 v0x55571aba9820_0, 0, 4;
    %jmp T_37.53;
T_37.52 ;
    %load/vec4 v0x55571abaa180_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.54, 4;
    %load/vec4 v0x55571aba9500_0;
    %store/vec4 v0x55571abaa040_0, 0, 3;
    %load/vec4 v0x55571aba9640_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.56, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_37.57, 8;
T_37.56 ; End of true expr.
    %load/vec4 v0x55571aba9500_0;
    %store/vec4 v0x55571aad53b0_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x55571aad6120;
    %jmp/0 T_37.57, 8;
 ; End of false expr.
    %blend;
T_37.57;
    %store/vec4 v0x55571aba9dc0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aba8ba0_0, 0, 32;
    %load/vec4 v0x55571aba9640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.58, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571abaa7c0_0, 0, 1;
    %jmp T_37.59;
T_37.58 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
T_37.59 ;
    %jmp T_37.55;
T_37.54 ;
    %load/vec4 v0x55571aba8ec0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571aba8ec0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_37.60, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %jmp T_37.61;
T_37.60 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %load/vec4 v0x55571aba9320_0;
    %load/vec4 v0x55571abaa400_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.62, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_37.63, 8;
T_37.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_37.63, 8;
 ; End of false expr.
    %blend;
T_37.63;
    %add;
    %store/vec4 v0x55571aba91e0_0, 0, 8;
T_37.61 ;
T_37.55 ;
T_37.53 ;
T_37.51 ;
T_37.48 ;
T_37.46 ;
    %jmp T_37.13;
T_37.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571abaaf40_0, 0, 1;
    %load/vec4 v0x55571aba9fa0_0;
    %store/vec4 v0x55571aad53b0_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x55571aad6120;
    %store/vec4 v0x55571aba9dc0_0, 0, 4;
    %load/vec4 v0x55571abab120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.64, 8;
    %load/vec4 v0x55571abab1c0_0;
    %ix/getv 4, v0x55571aba9fa0_0;
    %shiftl 4;
    %store/vec4 v0x55571abab260_0, 0, 32;
T_37.64 ;
    %load/vec4 v0x55571aba8250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.66, 8;
    %load/vec4 v0x55571aba8110_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55571aba9fa0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55571aba81b0_0, 0, 6;
    %load/vec4 v0x55571aba81b0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.68, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55571aba81b0_0, 0, 6;
    %load/vec4 v0x55571aba98c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %load/vec4 v0x55571aba9500_0;
    %store/vec4 v0x55571abaa040_0, 0, 3;
    %load/vec4 v0x55571aba98c0_0;
    %store/vec4 v0x55571aba9820_0, 0, 4;
    %jmp T_37.71;
T_37.70 ;
    %load/vec4 v0x55571abaa180_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.72, 4;
    %load/vec4 v0x55571aba9500_0;
    %store/vec4 v0x55571abaa040_0, 0, 3;
    %load/vec4 v0x55571aba9640_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.74, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_37.75, 8;
T_37.74 ; End of true expr.
    %load/vec4 v0x55571aba9500_0;
    %store/vec4 v0x55571aad53b0_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x55571aad6120;
    %jmp/0 T_37.75, 8;
 ; End of false expr.
    %blend;
T_37.75;
    %store/vec4 v0x55571aba9dc0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aba8ba0_0, 0, 32;
    %load/vec4 v0x55571aba9640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.76, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571abaa7c0_0, 0, 1;
    %jmp T_37.77;
T_37.76 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
T_37.77 ;
    %jmp T_37.73;
T_37.72 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %load/vec4 v0x55571aba9320_0;
    %load/vec4 v0x55571abaa400_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.78, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_37.79, 8;
T_37.78 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_37.79, 8;
 ; End of false expr.
    %blend;
T_37.79;
    %add;
    %store/vec4 v0x55571aba91e0_0, 0, 8;
T_37.73 ;
T_37.71 ;
T_37.68 ;
T_37.66 ;
    %jmp T_37.13;
T_37.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abaaf40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aba9dc0_0, 0, 4;
    %load/vec4 v0x55571aba8ec0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_37.80, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55571abaa720_0, 0, 4;
    %jmp T_37.81;
T_37.80 ;
    %load/vec4 v0x55571aba8ec0_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_37.82, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55571abaa720_0, 0, 4;
    %jmp T_37.83;
T_37.82 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571abaa720_0, 0, 4;
T_37.83 ;
T_37.81 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %jmp T_37.13;
T_37.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571abaaf40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aba9dc0_0, 0, 4;
    %load/vec4 v0x55571aba8250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.84, 8;
    %load/vec4 v0x55571aba9780_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.86, 4;
    %load/vec4 v0x55571aba9780_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55571aba9820_0, 0, 4;
T_37.86 ;
    %load/vec4 v0x55571aba9780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.88, 4;
    %load/vec4 v0x55571abaa180_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.90, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %load/vec4 v0x55571aba9500_0;
    %store/vec4 v0x55571abaa040_0, 0, 3;
    %load/vec4 v0x55571aba9640_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.92, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_37.93, 8;
T_37.92 ; End of true expr.
    %load/vec4 v0x55571abab620_0;
    %jmp/0 T_37.93, 8;
 ; End of false expr.
    %blend;
T_37.93;
    %store/vec4 v0x55571abab260_0, 0, 32;
    %load/vec4 v0x55571aba9640_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.94, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_37.95, 8;
T_37.94 ; End of true expr.
    %load/vec4 v0x55571aba9500_0;
    %store/vec4 v0x55571aad53b0_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x55571aad6120;
    %jmp/0 T_37.95, 8;
 ; End of false expr.
    %blend;
T_37.95;
    %store/vec4 v0x55571aba9dc0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aba8ba0_0, 0, 32;
    %load/vec4 v0x55571aba9640_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_37.97, 8;
T_37.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_37.97, 8;
 ; End of false expr.
    %blend;
T_37.97;
    %store/vec4 v0x55571abaa7c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571abaa720_0, 0, 4;
    %jmp T_37.91;
T_37.90 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55571aba9280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571abaa400_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.98, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_37.99, 8;
T_37.98 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_37.99, 8;
 ; End of false expr.
    %blend;
T_37.99;
    %add;
    %store/vec4 v0x55571aba91e0_0, 0, 8;
T_37.91 ;
T_37.88 ;
T_37.84 ;
    %jmp T_37.13;
T_37.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571abaaf40_0, 0, 1;
    %load/vec4 v0x55571aba9640_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.100, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_37.101, 8;
T_37.100 ; End of true expr.
    %load/vec4 v0x55571aba9fa0_0;
    %store/vec4 v0x55571aad53b0_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x55571aad6120;
    %jmp/0 T_37.101, 8;
 ; End of false expr.
    %blend;
T_37.101;
    %store/vec4 v0x55571aba9dc0_0, 0, 4;
    %load/vec4 v0x55571aba9640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.102, 8;
    %load/vec4 v0x55571abaa680_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55571abaa5e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.104, 8;
    %load/vec4 v0x55571abaab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.106, 8;
    %load/vec4 v0x55571aba9fa0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.108, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.109, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.110, 6;
    %load/vec4 v0x55571abab1c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55571abab260_0, 0, 32;
    %jmp T_37.112;
T_37.108 ;
    %load/vec4 v0x55571abab1c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55571aba9960_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55571abab260_0, 0, 32;
    %jmp T_37.112;
T_37.109 ;
    %load/vec4 v0x55571abab1c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x55571aba9960_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55571abab260_0, 0, 32;
    %jmp T_37.112;
T_37.110 ;
    %load/vec4 v0x55571abab1c0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x55571aba9960_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55571abab260_0, 0, 32;
    %jmp T_37.112;
T_37.112 ;
    %pop/vec4 1;
T_37.106 ;
T_37.104 ;
    %load/vec4 v0x55571aba8250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.113, 8;
    %load/vec4 v0x55571abaa680_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_37.115, 4;
    %load/vec4 v0x55571abaa680_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55571abaa720_0, 0, 4;
    %jmp T_37.116;
T_37.115 ;
    %load/vec4 v0x55571abaa5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.117, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abaa7c0_0, 0, 1;
    %jmp T_37.118;
T_37.117 ;
    %load/vec4 v0x55571aba8110_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55571aba9fa0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55571aba81b0_0, 0, 6;
    %load/vec4 v0x55571aba81b0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.119, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55571aba81b0_0, 0, 6;
    %load/vec4 v0x55571aba82f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55571aba8ba0_0, 0, 32;
    %load/vec4 v0x55571abaa9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.121, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571abaaa40_0, 0, 1;
    %load/vec4 v0x55571aba8ec0_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_37.123, 4;
    %load/vec4 v0x55571abab260_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55571aad5470_0, 0, 8;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.rev8, S_0x55571aad4250;
    %load/vec4 v0x55571abab260_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55571aad5470_0, 0, 8;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.rev8, S_0x55571aad4250;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571abab260_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55571aad5470_0, 0, 8;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.rev8, S_0x55571aad4250;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571abab260_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55571aad5470_0, 0, 8;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.rev8, S_0x55571aad4250;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571abaa900_0, 0, 32;
    %jmp T_37.124;
T_37.123 ;
    %load/vec4 v0x55571abab260_0;
    %store/vec4 v0x55571abaa900_0, 0, 32;
T_37.124 ;
T_37.121 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abab260_0, 0, 32;
T_37.119 ;
    %load/vec4 v0x55571abaa180_0;
    %load/vec4 v0x55571aba8ba0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.125, 5;
    %load/vec4 v0x55571abab800_0;
    %load/vec4 v0x55571aba90a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.127, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %jmp T_37.128;
T_37.127 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55571aba9280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571abaa400_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.129, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_37.130, 8;
T_37.129 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_37.130, 8;
 ; End of false expr.
    %blend;
T_37.130;
    %add;
    %store/vec4 v0x55571aba91e0_0, 0, 8;
T_37.128 ;
T_37.125 ;
T_37.118 ;
T_37.116 ;
T_37.113 ;
    %jmp T_37.103;
T_37.102 ;
    %load/vec4 v0x55571aba8110_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55571aba82f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.131, 8;
    %vpi_call/w 10 559 "$display", "[FSM] %0t WRITE start shreg=%08h lanes=%0d", $time, v0x55571abab1c0_0, v0x55571aba9fa0_0 {0 0 0};
T_37.131 ;
    %load/vec4 v0x55571abab120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.133, 8;
    %vpi_call/w 10 564 "$display", "[FSM] %0t WRITE shift out=%b shreg=%08h", $time, &PV<v0x55571abaa360_0, 0, 1>, v0x55571abab1c0_0 {0 0 0};
    %load/vec4 v0x55571abab1c0_0;
    %ix/getv 4, v0x55571aba9fa0_0;
    %shiftl 4;
    %store/vec4 v0x55571abab260_0, 0, 32;
T_37.133 ;
    %load/vec4 v0x55571aba8250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.135, 8;
    %load/vec4 v0x55571aba8110_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55571aba9fa0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55571aba81b0_0, 0, 6;
    %load/vec4 v0x55571aba81b0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.137, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55571aba81b0_0, 0, 6;
    %load/vec4 v0x55571aba82f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55571aba8ba0_0, 0, 32;
    %load/vec4 v0x55571aba82f0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x55571abaa180_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55571abab6c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.139, 8;
    %load/vec4 v0x55571abab620_0;
    %store/vec4 v0x55571abab260_0, 0, 32;
    %jmp T_37.140;
T_37.139 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abab260_0, 0, 32;
T_37.140 ;
T_37.137 ;
    %load/vec4 v0x55571abaa180_0;
    %load/vec4 v0x55571aba8ba0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.141, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55571aba9280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571abaa400_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.143, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_37.144, 8;
T_37.143 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_37.144, 8;
 ; End of false expr.
    %blend;
T_37.144;
    %add;
    %store/vec4 v0x55571aba91e0_0, 0, 8;
T_37.141 ;
T_37.135 ;
T_37.103 ;
    %jmp T_37.13;
T_37.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abaaf40_0, 0, 1;
    %load/vec4 v0x55571aba9fa0_0;
    %store/vec4 v0x55571aad53b0_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x55571aad6120;
    %store/vec4 v0x55571aba9dc0_0, 0, 4;
    %load/vec4 v0x55571abab620_0;
    %store/vec4 v0x55571abab260_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %jmp T_37.13;
T_37.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aba9460_0, 0, 1;
    %load/vec4 v0x55571aba90a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.145, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %load/vec4 v0x55571aba9280_0;
    %pad/u 8;
    %store/vec4 v0x55571aba91e0_0, 0, 8;
T_37.145 ;
    %jmp T_37.13;
T_37.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aba9460_0, 0, 1;
    %load/vec4 v0x55571aba9140_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.147, 4;
    %load/vec4 v0x55571aba9140_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55571aba91e0_0, 0, 8;
    %jmp T_37.148;
T_37.147 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
T_37.148 ;
    %jmp T_37.13;
T_37.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aba9460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abaaf40_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571abab440_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55571aba9280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55571abaa400_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.149, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_37.150, 8;
T_37.149 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_37.150, 8;
 ; End of false expr.
    %blend;
T_37.150;
    %add;
    %store/vec4 v0x55571aba91e0_0, 0, 8;
    %jmp T_37.13;
T_37.13 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x55571aa8d650;
T_38 ;
    %wait E_0x55571a580250;
    %load/vec4 v0x55571abaa860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abab4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abaaae0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55571abab3a0_0;
    %load/vec4 v0x55571abab4e0_0;
    %cmp/ne;
    %jmp/0xz  T_38.2, 4;
    %vpi_call/w 10 652 "$display", "[FSM] %0t state %0d -> %0d (op=%02h len=%0d lanes_cmd=%0d/addr=%0d/data=%0d dir=%0d)", $time, v0x55571abab4e0_0, v0x55571abab3a0_0, v0x55571aba8ec0_0, v0x55571abaa180_0, v0x55571aba8d80_0, v0x55571aba7fd0_0, v0x55571aba9500_0, v0x55571aba9640_0 {0 0 0};
T_38.2 ;
    %load/vec4 v0x55571abaaa40_0;
    %load/vec4 v0x55571abaaae0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %vpi_call/w 10 656 "$display", "[FSM] %0t RX_WEN data=%08h io1=%b lanes=%0d", $time, v0x55571abaa900_0, v0x55571aba9aa0_0, v0x55571aba9fa0_0 {0 0 0};
T_38.4 ;
    %load/vec4 v0x55571abab3a0_0;
    %assign/vec4 v0x55571abab4e0_0, 0;
    %load/vec4 v0x55571abaaa40_0;
    %assign/vec4 v0x55571abaaae0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55571aab6c70;
T_39 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abb6570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abb1850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abb43c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abb3c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abb41e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55571abb2ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abb71f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55571abb3100_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x55571abb17b0_0;
    %load/vec4 v0x55571abb1850_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %vpi_call/w 4 98 "$display", "[QSPI_CTL] cmd_start: op=%02h addr=%08h len=%0d dma_en=%0d @%0t", v0x55571abb5df0_0, v0x55571abb1490_0, v0x55571abb1710_0, v0x55571abb2250_0, $time {0 0 0};
T_39.2 ;
    %load/vec4 v0x55571abb4460_0;
    %load/vec4 v0x55571abb43c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %vpi_call/w 4 101 "$display", "[QSPI_CTL] fsm_start: op=%02h addr=%08h len=%0d clk_div=%0d @%0t", v0x55571abb4000_0, v0x55571abb36a0_0, v0x55571abb3e20_0, v0x55571abb3740_0, $time {0 0 0};
T_39.4 ;
    %load/vec4 v0x55571abb3ce0_0;
    %load/vec4 v0x55571abb3c40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %vpi_call/w 4 104 "$display", "[QSPI_CTL] fsm_done @%0t", $time {0 0 0};
T_39.6 ;
    %load/vec4 v0x55571abb4280_0;
    %load/vec4 v0x55571abb41e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.8, 8;
    %vpi_call/w 4 106 "$display", "[QSPI_CTL] first RX: data=%08h level=%0d io1=%b @%0t", v0x55571abb4140_0, v0x55571abb2b60_0, &PV<v0x55571abb48c0_0, 1, 1>, $time {0 0 0};
T_39.8 ;
    %load/vec4 v0x55571abb2b60_0;
    %load/vec4 v0x55571abb2ac0_0;
    %cmp/ne;
    %jmp/0xz  T_39.10, 4;
    %vpi_call/w 4 109 "$display", "[QSPI_CTL] fifo_rx_level %0d -> %0d @%0t", v0x55571abb2ac0_0, v0x55571abb2b60_0, $time {0 0 0};
T_39.10 ;
    %load/vec4 v0x55571abb32e0_0;
    %load/vec4 v0x55571abb71f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.12, 8;
    %vpi_call/w 4 112 "$display", "[QSPI_CTL] tx_pop @%0t", $time {0 0 0};
T_39.12 ;
    %load/vec4 v0x55571abb31a0_0;
    %load/vec4 v0x55571abb3100_0;
    %cmp/ne;
    %jmp/0xz  T_39.14, 4;
    %vpi_call/w 4 114 "$display", "[QSPI_CTL] fifo_tx_level %0d -> %0d @%0t", v0x55571abb3100_0, v0x55571abb31a0_0, $time {0 0 0};
T_39.14 ;
    %load/vec4 v0x55571abb17b0_0;
    %assign/vec4 v0x55571abb1850_0, 0;
    %load/vec4 v0x55571abb4460_0;
    %assign/vec4 v0x55571abb43c0_0, 0;
    %load/vec4 v0x55571abb3ce0_0;
    %assign/vec4 v0x55571abb3c40_0, 0;
    %load/vec4 v0x55571abb4280_0;
    %assign/vec4 v0x55571abb41e0_0, 0;
    %load/vec4 v0x55571abb2b60_0;
    %assign/vec4 v0x55571abb2ac0_0, 0;
    %load/vec4 v0x55571abb32e0_0;
    %assign/vec4 v0x55571abb71f0_0, 0;
    %load/vec4 v0x55571abb31a0_0;
    %assign/vec4 v0x55571abb3100_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55571abbbc20;
T_40 ;
    %wait E_0x55571a580250;
    %load/vec4 v0x55571abbce80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abbcca0_0, 0, 32;
T_40.2 ;
    %load/vec4 v0x55571abbcca0_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_40.3, 5;
    %pushi/vec4 2779054080, 0, 32;
    %load/vec4 v0x55571abbcca0_0;
    %add;
    %ix/getv/s 3, v0x55571abbcca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571abbcd40, 0, 4;
    %load/vec4 v0x55571abbcca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abbcca0_0, 0, 32;
    %jmp T_40.2;
T_40.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbc7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbd350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbca20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571abbc980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbc520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbd170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571abbd0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abbcde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abbc700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbcb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbcc00_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x55571abbcb60_0;
    %nor/r;
    %assign/vec4 v0x55571abbc7a0_0, 0;
    %load/vec4 v0x55571abbcc00_0;
    %nor/r;
    %assign/vec4 v0x55571abbd350_0, 0;
    %load/vec4 v0x55571abbd170_0;
    %nor/r;
    %assign/vec4 v0x55571abbc520_0, 0;
    %load/vec4 v0x55571abbc7a0_0;
    %load/vec4 v0x55571abbc840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x55571abbc660_0;
    %assign/vec4 v0x55571abbc700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abbcb60_0, 0;
T_40.4 ;
    %load/vec4 v0x55571abbd350_0;
    %load/vec4 v0x55571abbd530_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abbcc00_0, 0;
    %load/vec4 v0x55571abbd210_0;
    %assign/vec4 v0x55571abbd2b0_0, 0;
    %load/vec4 v0x55571abbd3f0_0;
    %assign/vec4 v0x55571abbd490_0, 0;
T_40.6 ;
    %load/vec4 v0x55571abbca20_0;
    %load/vec4 v0x55571abbc8e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbca20_0, 0;
T_40.8 ;
    %load/vec4 v0x55571abbcb60_0;
    %load/vec4 v0x55571abbcc00_0;
    %and;
    %load/vec4 v0x55571abbca20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.10, 8;
    %fork t_15, S_0x55571abbc020;
    %jmp t_14;
    .scope S_0x55571abbc020;
t_15 ;
    %load/vec4 v0x55571abbc700_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x55571abbc1b0_0, 0, 32;
    %load/vec4 v0x55571abbd490_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %load/vec4 v0x55571abbd2b0_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 3, v0x55571abbc1b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571abbcd40, 0, 4;
T_40.12 ;
    %load/vec4 v0x55571abbd490_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.14, 8;
    %load/vec4 v0x55571abbd2b0_0;
    %parti/s 8, 8, 5;
    %ix/getv/s 3, v0x55571abbc1b0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571abbcd40, 4, 5;
T_40.14 ;
    %load/vec4 v0x55571abbd490_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.16, 8;
    %load/vec4 v0x55571abbd2b0_0;
    %parti/s 8, 16, 6;
    %ix/getv/s 3, v0x55571abbc1b0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571abbcd40, 4, 5;
T_40.16 ;
    %load/vec4 v0x55571abbd490_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.18, 8;
    %load/vec4 v0x55571abbd2b0_0;
    %parti/s 8, 24, 6;
    %ix/getv/s 3, v0x55571abbc1b0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571abbcd40, 4, 5;
T_40.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571abbc980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abbca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbcb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbcc00_0, 0;
    %end;
    .scope S_0x55571abbbc20;
t_14 %join;
T_40.10 ;
    %load/vec4 v0x55571abbc520_0;
    %load/vec4 v0x55571abbc5c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.20, 8;
    %fork t_17, S_0x55571abbc250;
    %jmp t_16;
    .scope S_0x55571abbc250;
t_17 ;
    %load/vec4 v0x55571abbc480_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x55571abbc3e0_0, 0, 32;
    %ix/getv/s 4, v0x55571abbc3e0_0;
    %load/vec4a v0x55571abbcd40, 4;
    %assign/vec4 v0x55571abbcde0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571abbd0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abbd170_0, 0;
    %end;
    .scope S_0x55571abbbc20;
t_16 %join;
T_40.20 ;
    %load/vec4 v0x55571abbd170_0;
    %load/vec4 v0x55571abbd030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbd170_0, 0;
T_40.22 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55571abb9400;
T_41 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571abbb950_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x55571abbacd0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571abba6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571abbb310_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55571abba4e0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571abbb130_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571abbb770_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571abbb810_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571abbaf50_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55571abbaaf0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abba760_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55571abbaa50_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55571abba9b0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55571abba910_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abbaff0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571abbb8b0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571abbac30_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abba580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abbb270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abbb1d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abba620_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abbb9f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abbab90_0, 0, 32;
    %end;
    .thread T_41, $init;
    .scope S_0x55571abb9400;
T_42 ;
    %fork t_19, S_0x55571abb9630;
    %jmp t_18;
    .scope S_0x55571abb9630;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abb97c0_0, 0, 32;
T_42.0 ;
    %load/vec4 v0x55571abb97c0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_42.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55571abb97c0_0;
    %store/vec4a v0x55571abbb090, 4, 0;
    %load/vec4 v0x55571abb97c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abb97c0_0, 0, 32;
    %jmp T_42.0;
T_42.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abbb9f0_0, 0, 1;
    %end;
    .scope S_0x55571abb9400;
t_18 %join;
    %end;
    .thread T_42;
    .scope S_0x55571abb9400;
T_43 ;
    %wait E_0x55571a719af0;
    %load/vec4 v0x55571abbb9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x55571abbab90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55571abbab90_0, 0;
    %load/vec4 v0x55571abbab90_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbb9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abbab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571abbb950_0, 4, 5;
T_43.2 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55571abb9400;
T_44 ;
    %wait E_0x55571aaa72c0;
    %vpi_func 12 106 "$time" 64 {0 0 0};
    %assign/vec4 v0x55571abbaa50_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55571abb9400;
T_45 ;
    %wait E_0x55571ab6cdb0;
    %vpi_func 12 109 "$time" 64 {0 0 0};
    %load/vec4 v0x55571abbaa50_0;
    %sub;
    %assign/vec4 v0x55571abba9b0_0, 0;
    %load/vec4 v0x55571abbaff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x55571abba910_0;
    %vpi_func 12 111 "$time" 64 {0 0 0};
    %load/vec4 v0x55571abbaa50_0;
    %sub;
    %add;
    %assign/vec4 v0x55571abba910_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55571abb9400;
T_46 ;
    %wait E_0x55571ab80b90;
    %load/vec4 v0x55571abbb3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbaeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abba760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571abbb770_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x55571abbb8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_46.11, 6;
    %jmp T_46.12;
T_46.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abbb770_0, 0;
    %jmp T_46.12;
T_46.3 ;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abbb770_0, 0;
    %load/vec4 v0x55571abba580_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %load/vec4 v0x55571abba580_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_46.13, 4;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abba6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abba620_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_46.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_46.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_46.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_46.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_46.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_46.20, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_46.21, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_46.22, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_46.23, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_46.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_46.25, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_46.26, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_46.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_46.28, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_46.29, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_46.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %jmp T_46.32;
T_46.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55571abbaaf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55571abbac30_0, 0;
    %load/vec4 v0x55571abbacd0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55571abbb810_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbaeb0_0, 0;
    %jmp T_46.32;
T_46.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %load/vec4 v0x55571abbb950_0;
    %assign/vec4 v0x55571abbb810_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbaeb0_0, 0;
    %jmp T_46.32;
T_46.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571abbb950_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abbaff0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55571abba910_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %jmp T_46.32;
T_46.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55571abbb950_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %jmp T_46.32;
T_46.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55571abba4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571abbb770_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.33, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.34, 8;
T_46.33 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.35, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_46.36, 9;
T_46.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.36, 9;
 ; End of false expr.
    %blend;
T_46.36;
    %jmp/0 T_46.34, 8;
 ; End of false expr.
    %blend;
T_46.34;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.37, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_46.38, 8;
T_46.37 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.39, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.40, 9;
T_46.39 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_46.41, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.42, 10;
T_46.41 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_46.42, 10;
 ; End of false expr.
    %blend;
T_46.42;
    %jmp/0 T_46.40, 9;
 ; End of false expr.
    %blend;
T_46.40;
    %jmp/0 T_46.38, 8;
 ; End of false expr.
    %blend;
T_46.38;
    %assign/vec4 v0x55571abbaaf0_0, 0;
    %jmp T_46.32;
T_46.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55571abba4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571abbb770_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.43, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.44, 8;
T_46.43 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.45, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_46.46, 9;
T_46.45 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.46, 9;
 ; End of false expr.
    %blend;
T_46.46;
    %jmp/0 T_46.44, 8;
 ; End of false expr.
    %blend;
T_46.44;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.47, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_46.48, 8;
T_46.47 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.49, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.50, 9;
T_46.49 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_46.51, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.52, 10;
T_46.51 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_46.52, 10;
 ; End of false expr.
    %blend;
T_46.52;
    %jmp/0 T_46.50, 9;
 ; End of false expr.
    %blend;
T_46.50;
    %jmp/0 T_46.48, 8;
 ; End of false expr.
    %blend;
T_46.48;
    %assign/vec4 v0x55571abbaaf0_0, 0;
    %jmp T_46.32;
T_46.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55571abba4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571abbb770_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.53, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.54, 8;
T_46.53 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.55, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_46.56, 9;
T_46.55 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.56, 9;
 ; End of false expr.
    %blend;
T_46.56;
    %jmp/0 T_46.54, 8;
 ; End of false expr.
    %blend;
T_46.54;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.57, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_46.58, 8;
T_46.57 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.59, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.60, 9;
T_46.59 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_46.61, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.62, 10;
T_46.61 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_46.62, 10;
 ; End of false expr.
    %blend;
T_46.62;
    %jmp/0 T_46.60, 9;
 ; End of false expr.
    %blend;
T_46.60;
    %jmp/0 T_46.58, 8;
 ; End of false expr.
    %blend;
T_46.58;
    %assign/vec4 v0x55571abbaaf0_0, 0;
    %jmp T_46.32;
T_46.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55571abba4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571abbb770_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.63, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.64, 8;
T_46.63 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.65, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_46.66, 9;
T_46.65 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.66, 9;
 ; End of false expr.
    %blend;
T_46.66;
    %jmp/0 T_46.64, 8;
 ; End of false expr.
    %blend;
T_46.64;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.67, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_46.68, 8;
T_46.67 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.69, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.70, 9;
T_46.69 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_46.71, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.72, 10;
T_46.71 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_46.72, 10;
 ; End of false expr.
    %blend;
T_46.72;
    %jmp/0 T_46.70, 9;
 ; End of false expr.
    %blend;
T_46.70;
    %jmp/0 T_46.68, 8;
 ; End of false expr.
    %blend;
T_46.68;
    %assign/vec4 v0x55571abbaaf0_0, 0;
    %jmp T_46.32;
T_46.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55571abba4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571abbb770_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.73, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.74, 8;
T_46.73 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.75, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_46.76, 9;
T_46.75 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.76, 9;
 ; End of false expr.
    %blend;
T_46.76;
    %jmp/0 T_46.74, 8;
 ; End of false expr.
    %blend;
T_46.74;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.77, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_46.78, 8;
T_46.77 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.79, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.80, 9;
T_46.79 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_46.81, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.82, 10;
T_46.81 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_46.82, 10;
 ; End of false expr.
    %blend;
T_46.82;
    %jmp/0 T_46.80, 9;
 ; End of false expr.
    %blend;
T_46.80;
    %jmp/0 T_46.78, 8;
 ; End of false expr.
    %blend;
T_46.78;
    %assign/vec4 v0x55571abbaaf0_0, 0;
    %jmp T_46.32;
T_46.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55571abba4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571abbb770_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.83, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.84, 8;
T_46.83 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.85, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_46.86, 9;
T_46.85 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.86, 9;
 ; End of false expr.
    %blend;
T_46.86;
    %jmp/0 T_46.84, 8;
 ; End of false expr.
    %blend;
T_46.84;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.87, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_46.88, 8;
T_46.87 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_46.89, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.90, 9;
T_46.89 ; End of true expr.
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_46.91, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_46.92, 10;
T_46.91 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_46.92, 10;
 ; End of false expr.
    %blend;
T_46.92;
    %jmp/0 T_46.90, 9;
 ; End of false expr.
    %blend;
T_46.90;
    %jmp/0 T_46.88, 8;
 ; End of false expr.
    %blend;
T_46.88;
    %assign/vec4 v0x55571abbaaf0_0, 0;
    %jmp T_46.32;
T_46.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55571abbaaf0_0, 0;
    %load/vec4 v0x55571abbb950_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.93, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55571abba4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571abbb770_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.95, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.96, 8;
T_46.95 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.96, 8;
 ; End of false expr.
    %blend;
T_46.96;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %load/vec4 v0x55571abbaff0_0;
    %load/vec4 v0x55571abba910_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.97, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55571abba910_0, P_0x55571abb2470 {0 0 0};
T_46.97 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbaff0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55571abba910_0, 0;
    %jmp T_46.94;
T_46.93 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
T_46.94 ;
    %jmp T_46.32;
T_46.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55571abbaaf0_0, 0;
    %load/vec4 v0x55571abbb950_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.99, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55571abba4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571abbb770_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.101, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.102, 8;
T_46.101 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.102, 8;
 ; End of false expr.
    %blend;
T_46.102;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %load/vec4 v0x55571abbaff0_0;
    %load/vec4 v0x55571abba910_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.103, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55571abba910_0, P_0x55571abb2470 {0 0 0};
T_46.103 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbaff0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55571abba910_0, 0;
    %jmp T_46.100;
T_46.99 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
T_46.100 ;
    %jmp T_46.32;
T_46.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55571abbaaf0_0, 0;
    %load/vec4 v0x55571abbb950_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.105, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55571abba4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571abbb770_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abbb310_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.107, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_46.108, 8;
T_46.107 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_46.108, 8;
 ; End of false expr.
    %blend;
T_46.108;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %load/vec4 v0x55571abbaff0_0;
    %load/vec4 v0x55571abba910_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.109, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55571abba910_0, P_0x55571abb2470 {0 0 0};
T_46.109 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbaff0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55571abba910_0, 0;
    %jmp T_46.106;
T_46.105 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
T_46.106 ;
    %jmp T_46.32;
T_46.28 ;
    %load/vec4 v0x55571abbb950_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.111, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55571abba4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571abbb770_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %load/vec4 v0x55571abbaff0_0;
    %load/vec4 v0x55571abba910_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.113, 8;
    %vpi_call/w 12 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x55571abba910_0, P_0x55571abb2470 {0 0 0};
T_46.113 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbaff0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55571abba910_0, 0;
    %jmp T_46.112;
T_46.111 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
T_46.112 ;
    %jmp T_46.32;
T_46.29 ;
    %load/vec4 v0x55571abbb950_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.115, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55571abba4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571abbb770_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %load/vec4 v0x55571abbaff0_0;
    %load/vec4 v0x55571abba910_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.117, 8;
    %vpi_call/w 12 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x55571abba910_0, P_0x55571abb2470 {0 0 0};
T_46.117 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571abbaff0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55571abba910_0, 0;
    %jmp T_46.116;
T_46.115 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
T_46.116 ;
    %jmp T_46.32;
T_46.30 ;
    %load/vec4 v0x55571abbb950_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.119, 8;
    %fork t_21, S_0x55571abb9860;
    %jmp t_20;
    .scope S_0x55571abb9860;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abb99f0_0, 0, 32;
T_46.121 ;
    %load/vec4 v0x55571abb99f0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_46.122, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55571abb99f0_0;
    %store/vec4a v0x55571abbb090, 4, 0;
    %load/vec4 v0x55571abb99f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abb99f0_0, 0, 32;
    %jmp T_46.121;
T_46.122 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abbb9f0_0, 0;
    %end;
    .scope S_0x55571abb9400;
t_20 %join;
    %jmp T_46.120;
T_46.119 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
T_46.120 ;
    %jmp T_46.32;
T_46.32 ;
    %pop/vec4 1;
T_46.13 ;
    %jmp T_46.12;
T_46.4 ;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_46.123, 4;
    %load/vec4 v0x55571abbaf50_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_46.125, 4;
    %vpi_call/w 12 230 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] Erase address phase must use single lane (lanes=%0d)", v0x55571abbaf50_0 {0 0 0};
T_46.125 ;
T_46.123 ;
    %load/vec4 v0x55571abbaf50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_46.127, 4;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abbb770_0, 0;
    %jmp T_46.128;
T_46.127 ;
    %load/vec4 v0x55571abbaf50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_46.129, 4;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abbb770_0, 0;
    %jmp T_46.130;
T_46.129 ;
    %load/vec4 v0x55571abbaf50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_46.131, 4;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abbb770_0, 0;
T_46.131 ;
T_46.130 ;
T_46.128 ;
    %load/vec4 v0x55571abba580_0;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55571abba580_0, 0;
    %load/vec4 v0x55571abba580_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55571abbaf50_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55571abba580_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55571abbaf50_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55571abba580_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55571abbaf50_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_46.133, 8;
    %load/vec4 v0x55571abba4e0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55571abbaf50_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_46.135, 8;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.136, 8;
T_46.135 ; End of true expr.
    %load/vec4 v0x55571abbaf50_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_46.137, 9;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.138, 9;
T_46.137 ; End of true expr.
    %load/vec4 v0x55571abbb770_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_46.138, 9;
 ; End of false expr.
    %blend;
T_46.138;
    %jmp/0 T_46.136, 8;
 ; End of false expr.
    %blend;
T_46.136;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abba4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55571abbb770_0, 0;
    %load/vec4 v0x55571abba620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55571abba620_0, 0;
    %load/vec4 v0x55571abba620_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_46.139, 4;
    %vpi_call/w 12 252 "$display", "[QSPI_DEV] ADDR captured: %06h for cmd=%02h", v0x55571abba4e0_0, v0x55571abba6c0_0 {0 0 0};
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_46.141, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %jmp T_46.142;
T_46.141 ;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_46.143, 4;
    %fork t_23, S_0x55571abb9a90;
    %jmp t_22;
    .scope S_0x55571abb9a90;
t_23 ;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_46.145, 4;
    %load/vec4 v0x55571abbb1d0_0;
    %subi 4294963201, 0, 32;
    %store/vec4 v0x55571abb9c20_0, 0, 32;
    %vpi_call/w 12 261 "$display", "[QSPI_DEV] SE erase at %0h .. %0h", v0x55571abbb1d0_0, v0x55571abb9c20_0 {0 0 0};
    %load/vec4 v0x55571abbb1d0_0;
    %store/vec4 v0x55571abb9cc0_0, 0, 32;
T_46.147 ;
    %load/vec4 v0x55571abb9cc0_0;
    %load/vec4 v0x55571abbb1d0_0;
    %addi 4096, 0, 32;
    %cmp/u;
    %jmp/0xz T_46.148, 5;
    %load/vec4 v0x55571abb9cc0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_46.149, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55571abb9cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571abbb090, 0, 4;
T_46.149 ;
    %load/vec4 v0x55571abb9cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abb9cc0_0, 0, 32;
    %jmp T_46.147;
T_46.148 ;
    %jmp T_46.146;
T_46.145 ;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 216, 0, 8;
    %jmp/0xz  T_46.151, 4;
    %load/vec4 v0x55571abbb1d0_0;
    %subi 4294901761, 0, 32;
    %store/vec4 v0x55571abb9c20_0, 0, 32;
    %vpi_call/w 12 268 "$display", "[QSPI_DEV] BE erase at %0h .. %0h", v0x55571abbb1d0_0, v0x55571abb9c20_0 {0 0 0};
    %load/vec4 v0x55571abbb1d0_0;
    %store/vec4 v0x55571abb9cc0_0, 0, 32;
T_46.153 ;
    %load/vec4 v0x55571abb9cc0_0;
    %load/vec4 v0x55571abbb1d0_0;
    %addi 65536, 0, 32;
    %cmp/u;
    %jmp/0xz T_46.154, 5;
    %load/vec4 v0x55571abb9cc0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_46.155, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55571abb9cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571abbb090, 0, 4;
T_46.155 ;
    %load/vec4 v0x55571abb9cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abb9cc0_0, 0, 32;
    %jmp T_46.153;
T_46.154 ;
T_46.151 ;
T_46.146 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abbb9f0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %end;
    .scope S_0x55571abb9400;
t_22 %join;
    %jmp T_46.144;
T_46.143 ;
    %load/vec4 v0x55571abbaaf0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_46.157, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %jmp T_46.158;
T_46.157 ;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.159, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_46.160, 8;
T_46.159 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_46.160, 8;
 ; End of false expr.
    %blend;
T_46.160;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abba620_0, 0;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_46.161, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbaeb0_0, 0;
    %jmp T_46.162;
T_46.161 ;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_46.163, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55571abbaeb0_0, 0;
    %jmp T_46.164;
T_46.163 ;
    %load/vec4 v0x55571abbaf50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_46.165, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbaeb0_0, 0;
    %jmp T_46.166;
T_46.165 ;
    %load/vec4 v0x55571abbaf50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_46.167, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55571abbaeb0_0, 0;
    %jmp T_46.168;
T_46.167 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55571abbaeb0_0, 0;
T_46.168 ;
T_46.166 ;
T_46.164 ;
T_46.162 ;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_46.169, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55571abbaf50_0, 0;
T_46.169 ;
    %ix/getv 4, v0x55571abba4e0_0;
    %load/vec4a v0x55571abbb090, 4;
    %assign/vec4 v0x55571abbb810_0, 0;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_46.171, 4;
    %vpi_call/w 12 290 "$display", "[QSPI_DEV] READ start @%0h first=%02h (cmd=%02h)", v0x55571abba4e0_0, &A<v0x55571abbb090, v0x55571abba4e0_0 >, v0x55571abba6c0_0 {0 0 0};
T_46.171 ;
T_46.158 ;
T_46.144 ;
T_46.142 ;
T_46.139 ;
T_46.133 ;
    %jmp T_46.12;
T_46.5 ;
    %load/vec4 v0x55571abbaf50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_46.173, 4;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abbb770_0, 0;
    %jmp T_46.174;
T_46.173 ;
    %load/vec4 v0x55571abbaf50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_46.175, 4;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abbb770_0, 0;
    %jmp T_46.176;
T_46.175 ;
    %load/vec4 v0x55571abbaf50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_46.177, 4;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abbb770_0, 0;
T_46.177 ;
T_46.176 ;
T_46.174 ;
    %load/vec4 v0x55571abba580_0;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55571abba580_0, 0;
    %load/vec4 v0x55571abba580_0;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %add;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_46.179, 5;
    %load/vec4 v0x55571abbb770_0;
    %assign/vec4 v0x55571abbb130_0, 0;
    %load/vec4 v0x55571abbb770_0;
    %pushi/vec4 160, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55571abba760_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
T_46.179 ;
    %jmp T_46.12;
T_46.6 ;
    %load/vec4 v0x55571abba580_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %load/vec4 v0x55571abba580_0;
    %load/vec4 v0x55571abbaaf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_46.181, 4;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.183, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_46.184, 8;
T_46.183 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_46.184, 8;
 ; End of false expr.
    %blend;
T_46.184;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_46.185, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55571abbaf50_0, 0;
    %jmp T_46.186;
T_46.185 ;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_46.187, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbaf50_0, 0;
T_46.187 ;
T_46.186 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_46.189, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbaeb0_0, 0;
    %jmp T_46.190;
T_46.189 ;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_46.191, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55571abbaeb0_0, 0;
    %jmp T_46.192;
T_46.191 ;
    %load/vec4 v0x55571abbaf50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_46.193, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55571abbaeb0_0, 0;
    %jmp T_46.194;
T_46.193 ;
    %load/vec4 v0x55571abbaf50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_46.195, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55571abbaeb0_0, 0;
    %jmp T_46.196;
T_46.195 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55571abbaeb0_0, 0;
T_46.196 ;
T_46.194 ;
T_46.192 ;
T_46.190 ;
    %ix/getv 4, v0x55571abba4e0_0;
    %load/vec4a v0x55571abbb090, 4;
    %assign/vec4 v0x55571abbb810_0, 0;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_46.197, 4;
    %vpi_call/w 12 328 "$display", "[QSPI_DEV] READ start (after dummy) @%0h first=%02h (cmd=%02h)", v0x55571abba4e0_0, &A<v0x55571abbb090, v0x55571abba4e0_0 >, v0x55571abba6c0_0 {0 0 0};
T_46.197 ;
T_46.181 ;
    %jmp T_46.12;
T_46.7 ;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.199, 4;
    %load/vec4 v0x55571abbb810_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55571abbae10_0, 4, 1;
    %load/vec4 v0x55571abbb810_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55571abbb810_0, 0;
    %load/vec4 v0x55571abba580_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %jmp T_46.200;
T_46.199 ;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_46.201, 4;
    %load/vec4 v0x55571abbb810_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55571abbae10_0, 4, 1;
    %load/vec4 v0x55571abbb810_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55571abbae10_0, 4, 1;
    %load/vec4 v0x55571abbb810_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55571abbb810_0, 0;
    %load/vec4 v0x55571abba580_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %jmp T_46.202;
T_46.201 ;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_46.203, 4;
    %load/vec4 v0x55571abbb810_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55571abbae10_0, 4, 1;
    %load/vec4 v0x55571abbb810_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55571abbae10_0, 4, 1;
    %load/vec4 v0x55571abbb810_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55571abbae10_0, 4, 1;
    %load/vec4 v0x55571abbb810_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55571abbae10_0, 4, 1;
    %load/vec4 v0x55571abbb810_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55571abbb810_0, 0;
    %load/vec4 v0x55571abba580_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
T_46.203 ;
T_46.202 ;
T_46.200 ;
    %load/vec4 v0x55571abba580_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55571abba580_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55571abba580_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_46.205, 8;
    %load/vec4 v0x55571abba4e0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55571abba4e0_0, 0;
    %load/vec4 v0x55571abba4e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55571abbb090, 4;
    %assign/vec4 v0x55571abbb810_0, 0;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55571abba6c0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_46.207, 4;
    %load/vec4 v0x55571abba4e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x55571abba4e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55571abbb090, 4;
    %vpi_call/w 12 357 "$display", "[QSPI_DEV] READ next @%0h byte=%02h", S<1,vec4,u32>, S<0,vec4,u8> {2 0 0};
T_46.207 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %load/vec4 v0x55571abba760_0;
    %nor/r;
    %load/vec4 v0x55571abba620_0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x55571abba4e0_0;
    %pad/u 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.209, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
T_46.209 ;
    %load/vec4 v0x55571abba620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55571abba620_0, 0;
T_46.205 ;
    %jmp T_46.12;
T_46.8 ;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.211, 4;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abbb770_0, 0;
    %jmp T_46.212;
T_46.211 ;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_46.213, 4;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abbb770_0, 0;
    %jmp T_46.214;
T_46.213 ;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_46.215, 4;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55571abbb770_0, 0;
T_46.215 ;
T_46.214 ;
T_46.212 ;
    %load/vec4 v0x55571abba580_0;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55571abba580_0, 0;
    %load/vec4 v0x55571abba580_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55571abba580_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55571abba580_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_46.217, 8;
    %load/vec4 v0x55571abba4e0_0;
    %pad/u 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55571abba4e0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.219, 8;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_46.221, 8;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.222, 8;
T_46.221 ; End of true expr.
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_46.223, 9;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.224, 9;
T_46.223 ; End of true expr.
    %load/vec4 v0x55571abbb770_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_46.224, 9;
 ; End of false expr.
    %blend;
T_46.224;
    %jmp/0 T_46.222, 8;
 ; End of false expr.
    %blend;
T_46.222;
    %ix/getv 3, v0x55571abba4e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571abbb090, 0, 4;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_46.225, 8;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.226, 8;
T_46.225 ; End of true expr.
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_46.227, 9;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.228, 9;
T_46.227 ; End of true expr.
    %load/vec4 v0x55571abbb770_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_46.228, 9;
 ; End of false expr.
    %blend;
T_46.228;
    %jmp/0 T_46.226, 8;
 ; End of false expr.
    %blend;
T_46.226;
    %vpi_call/w 12 374 "$display", "[QSPI_DEV] PROGRAM @%0h <= %02h", v0x55571abba4e0_0, S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x55571abba4e0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55571abba4e0_0, 0;
T_46.219 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %load/vec4 v0x55571abba620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55571abba620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571abbb9f0_0, 0;
T_46.217 ;
    %jmp T_46.12;
T_46.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
    %jmp T_46.12;
T_46.10 ;
    %load/vec4 v0x55571abbb810_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55571abbae10_0, 4, 1;
    %load/vec4 v0x55571abbb810_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55571abbb810_0, 0;
    %load/vec4 v0x55571abba580_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %load/vec4 v0x55571abba580_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_46.229, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %load/vec4 v0x55571abbb950_0;
    %assign/vec4 v0x55571abbb810_0, 0;
T_46.229 ;
    %jmp T_46.12;
T_46.11 ;
    %load/vec4 v0x55571abbb810_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55571abbae10_0, 4, 1;
    %load/vec4 v0x55571abbb810_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55571abbb810_0, 0;
    %load/vec4 v0x55571abba580_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %load/vec4 v0x55571abba580_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_46.231, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571abba580_0, 0;
    %load/vec4 v0x55571abbac30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_46.233, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55571abbac30_0, 0;
    %load/vec4 v0x55571abbacd0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55571abbb810_0, 0;
    %jmp T_46.234;
T_46.233 ;
    %load/vec4 v0x55571abbac30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_46.235, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55571abbac30_0, 0;
    %load/vec4 v0x55571abbacd0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55571abbb810_0, 0;
    %jmp T_46.236;
T_46.235 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55571abbb8b0_0, 0;
T_46.236 ;
T_46.234 ;
T_46.231 ;
    %jmp T_46.12;
T_46.12 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x55571abb9400;
T_47 ;
    %wait E_0x55571a7fe6b0;
    %load/vec4 v0x55571abbb9f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55571abbb950_0, 4, 1;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571abbb310_0, 0, 8;
    %load/vec4 v0x55571abba580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abbb270_0, 0, 32;
    %load/vec4 v0x55571abba4e0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_47.0, 8;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0x55571abbaf50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_47.2, 9;
    %load/vec4 v0x55571abbb770_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_47.3, 9;
T_47.2 ; End of true expr.
    %load/vec4 v0x55571abbb770_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55571abbad70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_47.3, 9;
 ; End of false expr.
    %blend;
T_47.3;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55571abbb1d0_0, 0, 32;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x55571aa4ce70;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abc11c0_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x55571aa4ce70;
T_49 ;
    %delay 5000, 0;
    %load/vec4 v0x55571abc11c0_0;
    %inv;
    %store/vec4 v0x55571abc11c0_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55571aa4ce70;
T_50 ;
    %vpi_call/w 3 105 "$dumpfile", "top_cmd_tb.vcd" {0 0 0};
    %vpi_call/w 3 106 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x55571aa4ce70 {0 0 0};
    %delay 4165425152, 13;
    %vpi_call/w 3 107 "$dumpoff" {0 0 0};
    %vpi_call/w 3 108 "$display", "[top_cmd_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 109 "$finish" {0 0 0};
    %end;
    .thread T_50;
    .scope S_0x55571aa4ce70;
T_51 ;
    %vpi_call/w 3 286 "$dumpfile", "top_cmd_tb.vcd" {0 0 0};
    %vpi_call/w 3 287 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x55571aa4ce70 {0 0 0};
    %delay 3000000000, 0;
    %vpi_call/w 3 288 "$dumpoff" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abc11c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abc2c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abc23d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abc21d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abc26e0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55571abc2110_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc25d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571abc2510_0, 0, 4;
    %pushi/vec4 10, 0, 32;
T_51.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.1, 5;
    %jmp/1 T_51.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.0;
T_51.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571abc2c80_0, 0, 1;
    %delay 900000000, 0;
    %fork TD_top_cmd_tb.ctrl_enable, S_0x55571aab50b0;
    %join;
    %pushi/vec4 20, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_set_mode0, S_0x55571aab6030;
    %join;
    %fork TD_top_cmd_tb.set_cs_auto, S_0x55571abbebb0;
    %join;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 159, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_25, S_0x55571abbba90;
    %jmp t_24;
    .scope S_0x55571abbba90;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
T_51.2 ;
    %load/vec4 v0x55571abc13f0_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_51.3, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.4, 4;
    %disable S_0x55571abbba90;
T_51.4 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc13f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
    %jmp T_51.2;
T_51.3 ;
    %end;
    .scope S_0x55571aa4ce70;
t_24 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %vpi_call/w 3 316 "$display", "JEDEC ID word: %h", v0x55571abc1350_0 {0 0 0};
    %fork t_27, S_0x55571aab3920;
    %jmp t_26;
    .scope S_0x55571aab3920;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571ab6c490_0, 0, 32;
T_51.6 ;
    %load/vec4 v0x55571ab6c490_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_51.7, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571aaaba80_0, 0, 32;
    %load/vec4 v0x55571aaaba80_0;
    %parti/s 4, 4, 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_51.8, 4;
    %disable S_0x55571aab3920;
T_51.8 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571ab6c490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571ab6c490_0, 0, 32;
    %jmp T_51.6;
T_51.7 ;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571aaaba80_0, 0, 32;
    %load/vec4 v0x55571aaaba80_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.10, 4;
    %vpi_call/w 3 327 "$fatal", 32'sb00000000000000000000000000000001, "RX FIFO not empty after JEDEC ID drain" {0 0 0};
T_51.10 ;
    %end;
    .scope S_0x55571aa4ce70;
t_26 %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_29, S_0x55571abb9270;
    %jmp t_28;
    .scope S_0x55571abb9270;
t_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
T_51.12 ;
    %load/vec4 v0x55571abc13f0_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.13, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.14, 4;
    %disable S_0x55571abb9270;
T_51.14 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc13f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
    %jmp T_51.12;
T_51.13 ;
    %end;
    .scope S_0x55571aa4ce70;
t_28 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.16, 6;
    %vpi_call/w 3 342 "$fatal", 32'sb00000000000000000000000000000001, "Fast Read mismatch: %h", v0x55571abc1350_0 {0 0 0};
T_51.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x55571abbed90;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.19, 5;
    %jmp/1 T_51.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.18;
T_51.19 ;
    %pop/vec4 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_31, S_0x55571abc0fe0;
    %jmp t_30;
    .scope S_0x55571abc0fe0;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
T_51.20 ;
    %load/vec4 v0x55571abc13f0_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_51.21, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.22, 4;
    %disable S_0x55571abc0fe0;
T_51.22 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc13f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
    %jmp T_51.20;
T_51.21 ;
    %end;
    .scope S_0x55571aa4ce70;
t_30 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %vpi_call/w 3 360 "$display", "[DBG] RDSR after WREN: %08h", v0x55571abc1350_0 {0 0 0};
    %fork t_33, S_0x55571abc0360;
    %jmp t_32;
    .scope S_0x55571abc0360;
t_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abc0f20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc0e20_0, 0, 32;
T_51.24 ;
    %load/vec4 v0x55571abc0e20_0;
    %cmpi/s 400, 0, 32;
    %jmp/0xz T_51.25, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_35, S_0x55571abc0b40;
    %jmp t_34;
    .scope S_0x55571abc0b40;
t_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc0d40_0, 0, 32;
T_51.26 ;
    %load/vec4 v0x55571abc0d40_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_51.27, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.28, 4;
    %disable S_0x55571abc0b40;
T_51.28 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc0d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc0d40_0, 0, 32;
    %jmp T_51.26;
T_51.27 ;
    %end;
    .scope S_0x55571abc0360;
t_34 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571abc0f20_0, 0, 1;
    %disable S_0x55571abc0360;
T_51.30 ;
    %load/vec4 v0x55571abc0e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc0e20_0, 0, 32;
    %jmp T_51.24;
T_51.25 ;
    %load/vec4 v0x55571abc0f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.32, 8;
    %pushi/vec4 100, 0, 32;
T_51.34 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.35, 5;
    %jmp/1 T_51.35, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.34;
T_51.35 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x55571abbed90;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.37, 5;
    %jmp/1 T_51.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.36;
T_51.37 ;
    %pop/vec4 1;
    %fork t_37, S_0x55571abc0540;
    %jmp t_36;
    .scope S_0x55571abc0540;
t_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc0a40_0, 0, 32;
T_51.38 ;
    %load/vec4 v0x55571abc0a40_0;
    %cmpi/s 400, 0, 32;
    %jmp/0xz T_51.39, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_39, S_0x55571abc0740;
    %jmp t_38;
    .scope S_0x55571abc0740;
t_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc0940_0, 0, 32;
T_51.40 ;
    %load/vec4 v0x55571abc0940_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_51.41, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.42, 4;
    %disable S_0x55571abc0740;
T_51.42 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc0940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc0940_0, 0, 32;
    %jmp T_51.40;
T_51.41 ;
    %end;
    .scope S_0x55571abc0540;
t_38 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.44, 8;
    %disable S_0x55571abc0540;
T_51.44 ;
    %load/vec4 v0x55571abc0a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc0a40_0, 0, 32;
    %jmp T_51.38;
T_51.39 ;
    %end;
    .scope S_0x55571abc0360;
t_36 %join;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.46, 8;
    %vpi_call/w 3 401 "$display", "[WARN] WEL not set after WREN retry; proceeding to PP and relying on WIP/readback" {0 0 0};
T_51.46 ;
T_51.32 ;
    %end;
    .scope S_0x55571aa4ce70;
t_32 %join;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %pushi/vec4 68, 0, 12;
    %store/vec4 v0x55571aad40b0_0, 0, 12;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x55571aad2f50_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x55571aac49f0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x55571abbed90;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.49, 5;
    %jmp/1 T_51.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.48;
T_51.49 ;
    %pop/vec4 1;
    %fork t_41, S_0x55571abb8730;
    %jmp t_40;
    .scope S_0x55571abb8730;
t_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abb8b90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abb8af0_0, 0, 32;
T_51.50 ;
    %load/vec4 v0x55571abb8af0_0;
    %cmpi/s 400, 0, 32;
    %jmp/0xz T_51.51, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_43, S_0x55571abb88c0;
    %jmp t_42;
    .scope S_0x55571abb88c0;
t_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abb8a50_0, 0, 32;
T_51.52 ;
    %load/vec4 v0x55571abb8a50_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_51.53, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.54, 4;
    %disable S_0x55571abb88c0;
T_51.54 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abb8a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abb8a50_0, 0, 32;
    %jmp T_51.52;
T_51.53 ;
    %end;
    .scope S_0x55571abb8730;
t_42 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.56, 8;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x55571abbed90;
    %join;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571abb8b90_0, 0, 1;
    %disable S_0x55571abb8730;
T_51.56 ;
    %load/vec4 v0x55571abb8af0_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_51.58, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x55571abbed90;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.60 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.61, 5;
    %jmp/1 T_51.61, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.60;
T_51.61 ;
    %pop/vec4 1;
T_51.58 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abb8af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abb8af0_0, 0, 32;
    %jmp T_51.50;
T_51.51 ;
    %load/vec4 v0x55571abb8b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.62, 8;
    %vpi_call/w 3 443 "$display", "[WARN] WEL not observed before PROGRAM; proceeding based on subsequent WIP/readback" {0 0 0};
T_51.62 ;
    %end;
    .scope S_0x55571aa4ce70;
t_40 %join;
    %pushi/vec4 80, 0, 32;
T_51.64 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.65, 5;
    %jmp/1 T_51.65, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.64;
T_51.65 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_45, S_0x55571abbe520;
    %jmp t_44;
    .scope S_0x55571abbe520;
t_45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abbe750_0, 0, 32;
T_51.66 ;
    %load/vec4 v0x55571abbe750_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_51.67, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abbe6b0_0, 0, 32;
    %load/vec4 v0x55571abbe6b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.68, 8;
    %disable S_0x55571abbe520;
T_51.68 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abbe750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abbe750_0, 0, 32;
    %jmp T_51.66;
T_51.67 ;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abbe750_0, 0, 32;
T_51.70 ;
    %load/vec4 v0x55571abbe750_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_51.71, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abbe6b0_0, 0, 32;
    %load/vec4 v0x55571abbe6b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.72, 8;
    %disable S_0x55571abbe520;
T_51.72 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abbe750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abbe750_0, 0, 32;
    %jmp T_51.70;
T_51.71 ;
    %end;
    .scope S_0x55571aa4ce70;
t_44 %join;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x55571abbf510;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc27d0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_47, S_0x55571abbe7f0;
    %jmp t_46;
    .scope S_0x55571abbe7f0;
t_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
T_51.74 ;
    %load/vec4 v0x55571abc13f0_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.75, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.76, 4;
    %disable S_0x55571abbe7f0;
T_51.76 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc13f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
    %jmp T_51.74;
T_51.75 ;
    %end;
    .scope S_0x55571aa4ce70;
t_46 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc2ac0_0, 0, 32;
    %load/vec4 v0x55571abc2ac0_0;
    %cmpi/e 2779096485, 0, 32;
    %jmp/0xz  T_51.78, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571abc27d0_0, 0, 32;
    %jmp T_51.79;
T_51.78 ;
    %pushi/vec4 50, 0, 32;
T_51.80 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.81, 5;
    %jmp/1 T_51.81, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.80;
T_51.81 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_49, S_0x55571abbe9d0;
    %jmp t_48;
    .scope S_0x55571abbe9d0;
t_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
T_51.82 ;
    %load/vec4 v0x55571abc13f0_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.83, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.84, 4;
    %disable S_0x55571abbe9d0;
T_51.84 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc13f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
    %jmp T_51.82;
T_51.83 ;
    %end;
    .scope S_0x55571aa4ce70;
t_48 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc2ba0_0, 0, 32;
    %load/vec4 v0x55571abc2ba0_0;
    %cmpi/e 2779096485, 0, 32;
    %jmp/0xz  T_51.86, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571abc27d0_0, 0, 32;
    %jmp T_51.87;
T_51.86 ;
    %load/vec4 v0x55571abc2ba0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.88, 6;
    %vpi_call/w 3 500 "$display", "[WARN] Program readback not exact (03=%08h 0B=%08h); accepting non-FFFF from 0x0B", v0x55571abc2ac0_0, v0x55571abc2ba0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571abc27d0_0, 0, 32;
T_51.88 ;
T_51.87 ;
T_51.79 ;
    %load/vec4 v0x55571abc27d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.90, 8;
    %vpi_call/w 3 504 "$fatal", 32'sb00000000000000000000000000000001, "Readback after program mismatch: 03=%08h 0B=%08h", v0x55571abc2ac0_0, v0x55571abc2ba0_0 {0 0 0};
T_51.90 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x55571abbed90;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.92 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.93, 5;
    %jmp/1 T_51.93, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.92;
T_51.93 ;
    %pop/vec4 1;
    %fork t_51, S_0x55571abb8230;
    %jmp t_50;
    .scope S_0x55571abb8230;
t_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abb8690_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abb85f0_0, 0, 32;
T_51.94 ;
    %load/vec4 v0x55571abb85f0_0;
    %cmpi/s 400, 0, 32;
    %jmp/0xz T_51.95, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_53, S_0x55571abb83c0;
    %jmp t_52;
    .scope S_0x55571abb83c0;
t_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abb8550_0, 0, 32;
T_51.96 ;
    %load/vec4 v0x55571abb8550_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_51.97, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.98, 4;
    %disable S_0x55571abb83c0;
T_51.98 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abb8550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abb8550_0, 0, 32;
    %jmp T_51.96;
T_51.97 ;
    %end;
    .scope S_0x55571abb8230;
t_52 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.100, 8;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x55571abbed90;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571abb8690_0, 0, 1;
    %disable S_0x55571abb8230;
T_51.100 ;
    %load/vec4 v0x55571abb85f0_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_51.102, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x55571abbed90;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.104 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.105, 5;
    %jmp/1 T_51.105, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.104;
T_51.105 ;
    %pop/vec4 1;
T_51.102 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abb85f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abb85f0_0, 0, 32;
    %jmp T_51.94;
T_51.95 ;
    %load/vec4 v0x55571abb8690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.106, 8;
    %vpi_call/w 3 542 "$display", "[WARN] WEL not observed before ERASE; proceeding based on subsequent WIP/readback" {0 0 0};
T_51.106 ;
    %end;
    .scope S_0x55571aa4ce70;
t_50 %join;
    %pushi/vec4 80, 0, 32;
T_51.108 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.109, 5;
    %jmp/1 T_51.109, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.108;
T_51.109 ;
    %pop/vec4 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x55571abbf510;
    %join;
    %pushi/vec4 50, 0, 32;
T_51.110 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.111, 5;
    %jmp/1 T_51.111, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.110;
T_51.111 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc2ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc2ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc27d0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_55, S_0x55571abb8c30;
    %jmp t_54;
    .scope S_0x55571abb8c30;
t_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
T_51.112 ;
    %load/vec4 v0x55571abc13f0_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.113, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.114, 4;
    %disable S_0x55571abb8c30;
T_51.114 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc13f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
    %jmp T_51.112;
T_51.113 ;
    %end;
    .scope S_0x55571aa4ce70;
t_54 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc2ac0_0, 0, 32;
    %load/vec4 v0x55571abc2ac0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_51.116, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571abc27d0_0, 0, 32;
    %jmp T_51.117;
T_51.116 ;
    %pushi/vec4 50, 0, 32;
T_51.118 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.119, 5;
    %jmp/1 T_51.119, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.118;
T_51.119 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_57, S_0x55571abb8f50;
    %jmp t_56;
    .scope S_0x55571abb8f50;
t_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
T_51.120 ;
    %load/vec4 v0x55571abc13f0_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.121, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.122, 4;
    %disable S_0x55571abb8f50;
T_51.122 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc13f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
    %jmp T_51.120;
T_51.121 ;
    %end;
    .scope S_0x55571aa4ce70;
t_56 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc2ba0_0, 0, 32;
    %load/vec4 v0x55571abc2ba0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_51.124, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571abc27d0_0, 0, 32;
T_51.124 ;
T_51.117 ;
    %load/vec4 v0x55571abc27d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.126, 8;
    %vpi_call/w 3 581 "$fatal", 32'sb00000000000000000000000000000001, "Readback after erase mismatch: 03=%08h 0B=%08h", v0x55571abc2ac0_0, v0x55571abc2ba0_0 {0 0 0};
T_51.126 ;
    %pushi/vec4 20, 0, 32;
T_51.128 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.129, 5;
    %jmp/1 T_51.129, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.128;
T_51.129 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc27d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc2ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc2ba0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 2044, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_59, S_0x55571abb8dc0;
    %jmp t_58;
    .scope S_0x55571abb8dc0;
t_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
T_51.130 ;
    %load/vec4 v0x55571abc13f0_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.131, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.132, 4;
    %disable S_0x55571abb8dc0;
T_51.132 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc13f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
    %jmp T_51.130;
T_51.131 ;
    %end;
    .scope S_0x55571aa4ce70;
t_58 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc2ac0_0, 0, 32;
    %load/vec4 v0x55571abc2ac0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_51.134, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571abc27d0_0, 0, 32;
    %jmp T_51.135;
T_51.134 ;
    %pushi/vec4 50, 0, 32;
T_51.136 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.137, 5;
    %jmp/1 T_51.137, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.136;
T_51.137 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 2044, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_61, S_0x55571abb90e0;
    %jmp t_60;
    .scope S_0x55571abb90e0;
t_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
T_51.138 ;
    %load/vec4 v0x55571abc13f0_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.139, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.140, 4;
    %disable S_0x55571abb90e0;
T_51.140 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc13f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
    %jmp T_51.138;
T_51.139 ;
    %end;
    .scope S_0x55571aa4ce70;
t_60 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc2ba0_0, 0, 32;
    %load/vec4 v0x55571abc2ba0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_51.142, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571abc27d0_0, 0, 32;
T_51.142 ;
T_51.135 ;
    %load/vec4 v0x55571abc27d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.144, 8;
    %vpi_call/w 3 605 "$fatal", 32'sb00000000000000000000000000000001, "Readback after erase (end of sector) mismatch: 03=%08h 0B=%08h", v0x55571abc2ac0_0, v0x55571abc2ba0_0 {0 0 0};
T_51.144 ;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x55571abbf510;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55571ab79ed0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571ab15570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aac0700_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571ab79c60_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571aaa0eb0_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_dma, S_0x55571aac7d60;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork TD_top_cmd_tb.ctrl_dma_enable, S_0x55571aab5490;
    %join;
    %pushi/vec4 2000, 0, 32;
T_51.146 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.147, 5;
    %jmp/1 T_51.147, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.146;
T_51.147 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55571abbcd40, 4;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.148, 6;
    %vpi_call/w 3 618 "$fatal", 32'sb00000000000000000000000000000001, "DMA read mismatch: %h", &A<v0x55571abbcd40, 0> {0 0 0};
T_51.148 ;
    %fork t_63, S_0x55571abbd800;
    %jmp t_62;
    .scope S_0x55571abbd800;
t_63 ;
    %fork t_65, S_0x55571abbdb20;
    %jmp t_64;
    .scope S_0x55571abbdb20;
t_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abbdd50_0, 0, 32;
T_51.150 ;
    %load/vec4 v0x55571abbdd50_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_51.151, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abbddf0_0, 0, 32;
    %load/vec4 v0x55571abbddf0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.152, 8;
    %disable S_0x55571abbdb20;
T_51.152 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abbdd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abbdd50_0, 0, 32;
    %jmp T_51.150;
T_51.151 ;
    %end;
    .scope S_0x55571abbd800;
t_64 %join;
    %fork t_67, S_0x55571abbd990;
    %jmp t_66;
    .scope S_0x55571abbd990;
t_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abbdd50_0, 0, 32;
T_51.154 ;
    %load/vec4 v0x55571abbdd50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_51.155, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abbdcb0_0, 0, 32;
    %load/vec4 v0x55571abbdcb0_0;
    %parti/s 4, 4, 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_51.156, 4;
    %disable S_0x55571abbd990;
T_51.156 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abbdd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abbdd50_0, 0, 32;
    %jmp T_51.154;
T_51.155 ;
    %end;
    .scope S_0x55571abbd800;
t_66 %join;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abbdcb0_0, 0, 32;
    %load/vec4 v0x55571abbdcb0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.158, 4;
    %vpi_call/w 3 641 "$fatal", 32'sb00000000000000000000000000000001, "RX FIFO not empty after DMA read drain" {0 0 0};
T_51.158 ;
    %end;
    .scope S_0x55571aa4ce70;
t_62 %join;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x55571abbf510;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55571ab79ed0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571ab15570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aac0700_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55571ab79c60_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571aaa0eb0_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_dma, S_0x55571aac7d60;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 2044, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork TD_top_cmd_tb.ctrl_dma_enable, S_0x55571aab5490;
    %join;
    %pushi/vec4 2000, 0, 32;
T_51.160 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.161, 5;
    %jmp/1 T_51.161, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.160;
T_51.161 ;
    %pop/vec4 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55571abbcd40, 4;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.162, 6;
    %vpi_call/w 3 652 "$fatal", 32'sb00000000000000000000000000000001, "DMA read (end) mismatch: %h", &A<v0x55571abbcd40, 4> {0 0 0};
T_51.162 ;
    %fork t_69, S_0x55571abbde90;
    %jmp t_68;
    .scope S_0x55571abbde90;
t_69 ;
    %fork t_71, S_0x55571abbe1b0;
    %jmp t_70;
    .scope S_0x55571abbe1b0;
t_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abbe3e0_0, 0, 32;
T_51.164 ;
    %load/vec4 v0x55571abbe3e0_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_51.165, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abbe480_0, 0, 32;
    %load/vec4 v0x55571abbe480_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.166, 8;
    %disable S_0x55571abbe1b0;
T_51.166 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abbe3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abbe3e0_0, 0, 32;
    %jmp T_51.164;
T_51.165 ;
    %end;
    .scope S_0x55571abbde90;
t_70 %join;
    %fork t_73, S_0x55571abbe020;
    %jmp t_72;
    .scope S_0x55571abbe020;
t_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abbe3e0_0, 0, 32;
T_51.168 ;
    %load/vec4 v0x55571abbe3e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_51.169, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abbe340_0, 0, 32;
    %load/vec4 v0x55571abbe340_0;
    %parti/s 4, 4, 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_51.170, 4;
    %disable S_0x55571abbe020;
T_51.170 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abbe3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abbe3e0_0, 0, 32;
    %jmp T_51.168;
T_51.169 ;
    %end;
    .scope S_0x55571abbde90;
t_72 %join;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abbe340_0, 0, 32;
    %load/vec4 v0x55571abbe340_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.172, 4;
    %vpi_call/w 3 675 "$fatal", 32'sb00000000000000000000000000000001, "RX FIFO not empty after DMA read drain" {0 0 0};
T_51.172 ;
    %end;
    .scope S_0x55571aa4ce70;
t_68 %join;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x55571abbf510;
    %join;
    %pushi/vec4 287454020, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55571abbcd40, 4, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x55571abbed90;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.174 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.175, 5;
    %jmp/1 T_51.175, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.174;
T_51.175 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55571ab79ed0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571ab15570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aac0700_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab79c60_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571aaa0eb0_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_dma, S_0x55571aac7d60;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork TD_top_cmd_tb.ctrl_dma_enable, S_0x55571aab5490;
    %join;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x55571abbf510;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc2ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc2ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc27d0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_75, S_0x55571aac4d70;
    %jmp t_74;
    .scope S_0x55571aac4d70;
t_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
T_51.176 ;
    %load/vec4 v0x55571abc13f0_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.177, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.178, 4;
    %disable S_0x55571aac4d70;
T_51.178 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc13f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
    %jmp T_51.176;
T_51.177 ;
    %end;
    .scope S_0x55571aa4ce70;
t_74 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc2ac0_0, 0, 32;
    %load/vec4 v0x55571abc2ac0_0;
    %cmpi/e 287454020, 0, 32;
    %jmp/0xz  T_51.180, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571abc27d0_0, 0, 32;
    %jmp T_51.181;
T_51.180 ;
    %pushi/vec4 50, 0, 32;
T_51.182 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.183, 5;
    %jmp/1 T_51.183, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.182;
T_51.183 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_77, S_0x55571aab6890;
    %jmp t_76;
    .scope S_0x55571aab6890;
t_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
T_51.184 ;
    %load/vec4 v0x55571abc13f0_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_51.185, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.186, 4;
    %disable S_0x55571aab6890;
T_51.186 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abc13f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abc13f0_0, 0, 32;
    %jmp T_51.184;
T_51.185 ;
    %end;
    .scope S_0x55571aa4ce70;
t_76 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc2ba0_0, 0, 32;
    %load/vec4 v0x55571abc2ba0_0;
    %cmpi/e 287454020, 0, 32;
    %jmp/0xz  T_51.188, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571abc27d0_0, 0, 32;
    %jmp T_51.189;
T_51.188 ;
    %load/vec4 v0x55571abc2ba0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.190, 6;
    %vpi_call/w 3 725 "$display", "[WARN] DMA program readback not exact (03=%08h 0B=%08h); accepting non-FFFF from 0x0B", v0x55571abc2ac0_0, v0x55571abc2ba0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571abc27d0_0, 0, 32;
T_51.190 ;
T_51.189 ;
T_51.181 ;
    %load/vec4 v0x55571abc27d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.192, 8;
    %vpi_call/w 3 729 "$fatal", 32'sb00000000000000000000000000000001, "DMA program readback mismatch: 03=%08h 0B=%08h", v0x55571abc2ac0_0, v0x55571abc2ba0_0 {0 0 0};
T_51.192 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x55571abbed90;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.194 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.195, 5;
    %jmp/1 T_51.195, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.194;
T_51.195 ;
    %pop/vec4 1;
    %fork t_79, S_0x55571aab3d00;
    %jmp t_78;
    .scope S_0x55571aab3d00;
t_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571abb8190_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abb80f0_0, 0, 32;
T_51.196 ;
    %load/vec4 v0x55571abb80f0_0;
    %cmpi/s 400, 0, 32;
    %jmp/0xz T_51.197, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork t_81, S_0x55571abb7ec0;
    %jmp t_80;
    .scope S_0x55571abb7ec0;
t_81 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571abb8050_0, 0, 32;
T_51.198 ;
    %load/vec4 v0x55571abb8050_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_51.199, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55571ab1bcb0_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x55571aab5c50;
    %join;
    %load/vec4 v0x55571aad5210_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_51.200, 4;
    %disable S_0x55571abb7ec0;
T_51.200 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abb8050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abb8050_0, 0, 32;
    %jmp T_51.198;
T_51.199 ;
    %end;
    .scope S_0x55571aab3d00;
t_80 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.202, 8;
    %fork TD_top_cmd_tb.wait_cmd_done, S_0x55571abbed90;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571abb8190_0, 0, 1;
    %disable S_0x55571aab3d00;
T_51.202 ;
    %wait E_0x55571a7eaf20;
    %load/vec4 v0x55571abb80f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571abb80f0_0, 0, 32;
    %jmp T_51.196;
T_51.197 ;
    %load/vec4 v0x55571abb8190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.204, 8;
    %vpi_call/w 3 759 "$display", "[WARN] WEL not observed before re-ERASE (pre-dual); proceeding based on subsequent WIP/readback" {0 0 0};
T_51.204 ;
    %end;
    .scope S_0x55571aa4ce70;
t_78 %join;
    %pushi/vec4 80, 0, 32;
T_51.206 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.207, 5;
    %jmp/1 T_51.207, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.206;
T_51.207 ;
    %pop/vec4 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x55571abbf510;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 59, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.208 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.209, 5;
    %jmp/1 T_51.209, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.208;
T_51.209 ;
    %pop/vec4 1;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.210, 6;
    %vpi_call/w 3 773 "$display", "[WARN] DREAD word0 not FFFF: %h", v0x55571abc1350_0 {0 0 0};
T_51.210 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.212, 6;
    %vpi_call/w 3 775 "$display", "[WARN] DREAD word1 not FFFF: %h", v0x55571abc1350_0 {0 0 0};
T_51.212 ;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x55571abbf510;
    %join;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55571ab79ed0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571ab15570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aac0700_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571ab79c60_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55571aaa0eb0_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_dma, S_0x55571aac7d60;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 59, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_dma_enable, S_0x55571aab5490;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %pushi/vec4 4000, 0, 32;
T_51.214 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.215, 5;
    %jmp/1 T_51.215, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.214;
T_51.215 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55571abbcd40, 4;
    %cmpi/ne 4294967295, 0, 32;
    %flag_mov 8, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55571abbcd40, 4;
    %cmpi/ne 4294967295, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_51.216, 6;
    %vpi_call/w 3 784 "$display", "[WARN] DMA DREAD not all FFFF: mem0=%08h mem1=%08h", &A<v0x55571abbcd40, 0>, &A<v0x55571abbcd40, 1> {0 0 0};
T_51.216 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 107, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %pushi/vec4 400, 0, 32;
T_51.218 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.219, 5;
    %jmp/1 T_51.219, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.218;
T_51.219 ;
    %pop/vec4 1;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.220, 6;
    %vpi_call/w 3 791 "$display", "[WARN] QREAD word0 not FFFF: %h", v0x55571abc1350_0 {0 0 0};
T_51.220 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x55571abbd670;
    %join;
    %load/vec4 v0x55571abbbdb0_0;
    %store/vec4 v0x55571abc1350_0, 0, 32;
    %load/vec4 v0x55571abc1350_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_51.222, 6;
    %vpi_call/w 3 793 "$display", "[WARN] QREAD word1 not FFFF: %h", v0x55571abc1350_0 {0 0 0};
T_51.222 ;
    %fork TD_top_cmd_tb.wait_flash_ready, S_0x55571abbf510;
    %join;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55571ab79ed0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571ab15570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571aac0700_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55571ab79c60_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55571aaa0eb0_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_dma, S_0x55571aac7d60;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa71e30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571aa9ff80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55571ab95090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55571a6bee10_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55571aa3e3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571aaa7000_0, 0, 1;
    %pushi/vec4 107, 0, 8;
    %store/vec4 v0x55571aab1fc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55571aa3d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571aad1df0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55571ab92f30_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x55571aac4670;
    %join;
    %fork TD_top_cmd_tb.ctrl_dma_enable, S_0x55571aab5490;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x55571aab5870;
    %join;
    %pushi/vec4 4000, 0, 32;
T_51.224 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.225, 5;
    %jmp/1 T_51.225, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55571a7eaf20;
    %jmp T_51.224;
T_51.225 ;
    %pop/vec4 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55571abbcd40, 4;
    %cmpi/ne 4294967295, 0, 32;
    %flag_mov 8, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55571abbcd40, 4;
    %cmpi/ne 4294967295, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_51.226, 6;
    %vpi_call/w 3 802 "$display", "[WARN] DMA QREAD not all FFFF: mem2=%08h mem3=%08h", &A<v0x55571abbcd40, 2>, &A<v0x55571abbcd40, 3> {0 0 0};
T_51.226 ;
    %vpi_call/w 3 804 "$display", "Top command-mode tests passed (with and without DMA)" {0 0 0};
    %vpi_call/w 3 805 "$finish" {0 0 0};
    %end;
    .thread T_51;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "tb/top_cmd_tb.v";
    "src/qspi_controller.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/fifo_tx.v";
    "src/qspi_fsm.v";
    "src/xip_engine.v";
    "src/qspi_device.v";
    "src/axi4_ram_slave.v";
