Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan  9 05:39:52 2024
| Host         : LAPTOP-T7B654NQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -28.909   -34366.836                   7361                11492        0.045        0.000                      0                11492        4.500        0.000                       0                  3901  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -28.909   -34366.836                   7361                11390        0.045        0.000                      0                11390        4.500        0.000                       0                  3901  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.777        0.000                      0                  102        0.499        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         7361  Failing Endpoints,  Worst Slack      -28.909ns,  Total Violation   -34366.836ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -28.909ns  (required time - arrival time)
  Source:                 gs1/y_reg[0]_rep__15_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/move_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.685ns  (logic 21.006ns (54.300%)  route 17.679ns (45.700%))
  Logic Levels:           40  (CARRY4=14 DSP48E1=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.727     5.248    gs1/clk_IBUF_BUFG
    SLICE_X35Y116        FDSE                                         r  gs1/y_reg[0]_rep__15_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDSE (Prop_fdse_C_Q)         0.456     5.704 r  gs1/y_reg[0]_rep__15_replica_1/Q
                         net (fo=19, routed)          0.536     6.241    gs1/nn/hn3/y_reg[0]_rep__15_n_0_repN_1_alias
    SLICE_X33Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.365 r  gs1/nn/hn3/y[4]_i_2/O
                         net (fo=265, routed)         1.119     7.484    gs1/nn_n_10
    SLICE_X29Y108        LUT3 (Prop_lut3_I1_O)        0.124     7.608 r  gs1/y[5]_i_110/O
                         net (fo=1, routed)           0.000     7.608    gs1/y[5]_i_110_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.032 r  gs1/y_reg[5]_i_35/O[1]
                         net (fo=205, routed)         1.393     9.425    gs1/nn/hn3/O[0]
    SLICE_X27Y126        LUT6 (Prop_lut6_I2_O)        0.303     9.728 r  gs1/nn/hn3/y[5]_i_2292/O
                         net (fo=1, routed)           0.883    10.611    gs1/nn/hn3/y[5]_i_2292_n_0
    SLICE_X27Y116        LUT6 (Prop_lut6_I5_O)        0.124    10.735 r  gs1/nn/hn3/y[5]_i_1882/O
                         net (fo=1, routed)           1.002    11.737    gs1/nn/hn3/y[5]_i_1882_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.861 f  gs1/nn/hn3/y[5]_i_1114/O
                         net (fo=1, routed)           0.653    12.514    gs1/nn/hn3/y[5]_i_1114_n_0
    SLICE_X26Y108        LUT6 (Prop_lut6_I5_O)        0.124    12.638 r  gs1/nn/hn3/y[5]_i_388/O
                         net (fo=1, routed)           0.447    13.085    gs1/nn/hn3/y[5]_i_388_n_0
    SLICE_X26Y104        LUT6 (Prop_lut6_I5_O)        0.124    13.209 f  gs1/nn/hn3/y[5]_i_118/O
                         net (fo=1, routed)           0.430    13.639    gs1/nn/hn3/y[5]_i_118_n_0
    SLICE_X26Y103        LUT6 (Prop_lut6_I3_O)        0.124    13.763 r  gs1/nn/hn3/y[5]_i_37_comp_1/O
                         net (fo=1, routed)           0.718    14.481    gs1/nn/hn3/y[5]_i_37_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I3_O)        0.124    14.605 r  gs1/nn/hn3/y[5]_i_11/O
                         net (fo=2, routed)           0.327    14.932    gs1/nn/hn3/x_reg[0]
    SLICE_X23Y100        LUT6 (Prop_lut6_I0_O)        0.124    15.056 r  gs1/nn/hn3/y[5]_i_4/O
                         net (fo=8, routed)           1.312    16.368    gs1/nn/hn2/sum2__1_carry__0_i_1_4
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.492 r  gs1/nn/hn2/sum2_carry_i_1/O
                         net (fo=81, routed)          1.143    17.635    gs1/nn/hn7/DI[0]
    SLICE_X13Y73         LUT4 (Prop_lut4_I1_O)        0.124    17.759 r  gs1/nn/hn7/sum1__1_carry_i_1/O
                         net (fo=1, routed)           0.000    17.759    gs1/nn/hn7/sum1__1_carry_i_1_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.160 r  gs1/nn/hn7/sum1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.160    gs1/nn/hn7/sum1__1_carry_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.494 r  gs1/nn/hn7/sum1__1_carry__0/O[1]
                         net (fo=2, routed)           0.527    19.021    gs1/nn/hn7/C__5[5]
    SLICE_X11Y74         LUT2 (Prop_lut2_I0_O)        0.303    19.324 r  gs1/nn/hn7/sum1__32_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.324    gs1/nn/hn7/sum1__32_carry__0_i_3_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.874 r  gs1/nn/hn7/sum1__32_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.883    gs1/nn/hn7/sum1__32_carry__0_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.105 r  gs1/nn/hn7/sum1__32_carry__1/O[0]
                         net (fo=3, routed)           0.733    20.838    gs1/nn/hn7/sum1__32_carry__1_n_7
    SLICE_X11Y77         LUT3 (Prop_lut3_I0_O)        0.299    21.137 r  gs1/nn/hn7/out1_carry__0_i_4__6/O
                         net (fo=1, routed)           0.000    21.137    gs1/nn/hn7/out1_carry__0_i_4__6_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    21.594 r  gs1/nn/hn7/out1_carry__0/CO[1]
                         net (fo=14, routed)          1.125    22.719    gs1/nn/hn7/out1_carry__0_n_2
    SLICE_X10Y64         LUT2 (Prop_lut2_I0_O)        0.329    23.048 r  gs1/nn/hn7/sum10_i_1_replica/O
                         net (fo=1, routed)           0.744    23.792    gs1/nn/on3/A[11]_repN_alias
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    27.828 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    27.830    gs1/nn/on3/sum10_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.543 r  gs1/nn/on3/sum1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.545    gs1/nn/on3/sum1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.258 r  gs1/nn/on3/sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    31.260    gs1/nn/on3/sum1__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    32.973 r  gs1/nn/on3/sum1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    32.975    gs1/nn/on3/sum1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    34.688 r  gs1/nn/on3/sum1__2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.690    gs1/nn/on3/sum1__2_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    36.208 r  gs1/nn/on3/sum1__3/P[2]
                         net (fo=4, routed)           1.305    37.513    gs1/nn/on3/sum1__3_n_103
    SLICE_X10Y80         LUT4 (Prop_lut4_I0_O)        0.124    37.637 r  gs1/nn/on3/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    37.637    gs1/nn/on3/out1_carry_i_7_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.170 r  gs1/nn/on3/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    38.170    gs1/nn/on3/out1_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.287 r  gs1/nn/on3/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.287    gs1/nn/on3/out1_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.404 r  gs1/nn/on3/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.404    gs1/nn/on3/out1_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.658 f  gs1/nn/on3/out1_carry__2/CO[0]
                         net (fo=52, routed)          0.787    39.445    gs1/nn/on1/mkey_reg[3]_i_4_0[0]
    SLICE_X11Y81         LUT6 (Prop_lut6_I2_O)        0.367    39.812 r  gs1/nn/on1/mkey_reg[3]_i_125/O
                         net (fo=1, routed)           0.758    40.570    gs1/nn/on1/mkey_reg[3]_i_125_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.096 r  gs1/nn/on1/mkey_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    41.096    gs1/nn/on1/mkey_reg[3]_i_71_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.210 r  gs1/nn/on1/mkey_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.210    gs1/nn/on1/mkey_reg[3]_i_35_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.324 r  gs1/nn/on1/mkey_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.324    gs1/nn/on1/mkey_reg[3]_i_11_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.595 r  gs1/nn/on1/mkey_reg[3]_i_4/CO[0]
                         net (fo=5, routed)           0.855    42.449    gs1/nn_n_125
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.373    42.822 r  gs1/mkey_reg[0]_i_1/O
                         net (fo=3, routed)           0.451    43.274    gs1/mkey_reg[0]_i_1_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.124    43.398 r  gs1/move[0]_i_3_comp/O
                         net (fo=1, routed)           0.412    43.809    KeyEv/key_de/move_reg[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I3_O)        0.124    43.933 r  KeyEv/key_de/move[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    43.933    gs1/move_reg[0]_1
    SLICE_X5Y84          FDRE                                         r  gs1/move_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.501    14.842    gs1/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  gs1/move_reg[0]/C
                         clock pessimism              0.187    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)        0.031    15.024    gs1/move_reg[0]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -43.933    
  -------------------------------------------------------------------
                         slack                                -28.909    

Slack (VIOLATED) :        -28.851ns  (required time - arrival time)
  Source:                 gs1/y_reg[0]_rep__15_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/move_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        38.674ns  (logic 21.006ns (54.315%)  route 17.668ns (45.685%))
  Logic Levels:           40  (CARRY4=14 DSP48E1=6 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.727     5.248    gs1/clk_IBUF_BUFG
    SLICE_X35Y116        FDSE                                         r  gs1/y_reg[0]_rep__15_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDSE (Prop_fdse_C_Q)         0.456     5.704 r  gs1/y_reg[0]_rep__15_replica_1/Q
                         net (fo=19, routed)          0.536     6.241    gs1/nn/hn3/y_reg[0]_rep__15_n_0_repN_1_alias
    SLICE_X33Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.365 r  gs1/nn/hn3/y[4]_i_2/O
                         net (fo=265, routed)         1.119     7.484    gs1/nn_n_10
    SLICE_X29Y108        LUT3 (Prop_lut3_I1_O)        0.124     7.608 r  gs1/y[5]_i_110/O
                         net (fo=1, routed)           0.000     7.608    gs1/y[5]_i_110_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.032 r  gs1/y_reg[5]_i_35/O[1]
                         net (fo=205, routed)         1.393     9.425    gs1/nn/hn3/O[0]
    SLICE_X27Y126        LUT6 (Prop_lut6_I2_O)        0.303     9.728 r  gs1/nn/hn3/y[5]_i_2292/O
                         net (fo=1, routed)           0.883    10.611    gs1/nn/hn3/y[5]_i_2292_n_0
    SLICE_X27Y116        LUT6 (Prop_lut6_I5_O)        0.124    10.735 r  gs1/nn/hn3/y[5]_i_1882/O
                         net (fo=1, routed)           1.002    11.737    gs1/nn/hn3/y[5]_i_1882_n_0
    SLICE_X27Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.861 f  gs1/nn/hn3/y[5]_i_1114/O
                         net (fo=1, routed)           0.653    12.514    gs1/nn/hn3/y[5]_i_1114_n_0
    SLICE_X26Y108        LUT6 (Prop_lut6_I5_O)        0.124    12.638 r  gs1/nn/hn3/y[5]_i_388/O
                         net (fo=1, routed)           0.447    13.085    gs1/nn/hn3/y[5]_i_388_n_0
    SLICE_X26Y104        LUT6 (Prop_lut6_I5_O)        0.124    13.209 f  gs1/nn/hn3/y[5]_i_118/O
                         net (fo=1, routed)           0.430    13.639    gs1/nn/hn3/y[5]_i_118_n_0
    SLICE_X26Y103        LUT6 (Prop_lut6_I3_O)        0.124    13.763 r  gs1/nn/hn3/y[5]_i_37_comp_1/O
                         net (fo=1, routed)           0.718    14.481    gs1/nn/hn3/y[5]_i_37_n_0
    SLICE_X25Y101        LUT6 (Prop_lut6_I3_O)        0.124    14.605 r  gs1/nn/hn3/y[5]_i_11/O
                         net (fo=2, routed)           0.327    14.932    gs1/nn/hn3/x_reg[0]
    SLICE_X23Y100        LUT6 (Prop_lut6_I0_O)        0.124    15.056 r  gs1/nn/hn3/y[5]_i_4/O
                         net (fo=8, routed)           1.312    16.368    gs1/nn/hn2/sum2__1_carry__0_i_1_4
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.492 r  gs1/nn/hn2/sum2_carry_i_1/O
                         net (fo=81, routed)          1.143    17.635    gs1/nn/hn7/DI[0]
    SLICE_X13Y73         LUT4 (Prop_lut4_I1_O)        0.124    17.759 r  gs1/nn/hn7/sum1__1_carry_i_1/O
                         net (fo=1, routed)           0.000    17.759    gs1/nn/hn7/sum1__1_carry_i_1_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.160 r  gs1/nn/hn7/sum1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.160    gs1/nn/hn7/sum1__1_carry_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.494 r  gs1/nn/hn7/sum1__1_carry__0/O[1]
                         net (fo=2, routed)           0.527    19.021    gs1/nn/hn7/C__5[5]
    SLICE_X11Y74         LUT2 (Prop_lut2_I0_O)        0.303    19.324 r  gs1/nn/hn7/sum1__32_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.324    gs1/nn/hn7/sum1__32_carry__0_i_3_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.874 r  gs1/nn/hn7/sum1__32_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.883    gs1/nn/hn7/sum1__32_carry__0_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.105 r  gs1/nn/hn7/sum1__32_carry__1/O[0]
                         net (fo=3, routed)           0.733    20.838    gs1/nn/hn7/sum1__32_carry__1_n_7
    SLICE_X11Y77         LUT3 (Prop_lut3_I0_O)        0.299    21.137 r  gs1/nn/hn7/out1_carry__0_i_4__6/O
                         net (fo=1, routed)           0.000    21.137    gs1/nn/hn7/out1_carry__0_i_4__6_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    21.594 r  gs1/nn/hn7/out1_carry__0/CO[1]
                         net (fo=14, routed)          1.125    22.719    gs1/nn/hn7/out1_carry__0_n_2
    SLICE_X10Y64         LUT2 (Prop_lut2_I0_O)        0.329    23.048 r  gs1/nn/hn7/sum10_i_1_replica/O
                         net (fo=1, routed)           0.744    23.792    gs1/nn/on3/A[11]_repN_alias
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    27.828 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    27.830    gs1/nn/on3/sum10_n_106
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.543 r  gs1/nn/on3/sum1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.545    gs1/nn/on3/sum1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.258 r  gs1/nn/on3/sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    31.260    gs1/nn/on3/sum1__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    32.973 r  gs1/nn/on3/sum1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    32.975    gs1/nn/on3/sum1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    34.688 r  gs1/nn/on3/sum1__2/PCOUT[47]
                         net (fo=1, routed)           0.002    34.690    gs1/nn/on3/sum1__2_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    36.208 r  gs1/nn/on3/sum1__3/P[2]
                         net (fo=4, routed)           1.305    37.513    gs1/nn/on3/sum1__3_n_103
    SLICE_X10Y80         LUT4 (Prop_lut4_I0_O)        0.124    37.637 r  gs1/nn/on3/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    37.637    gs1/nn/on3/out1_carry_i_7_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.170 r  gs1/nn/on3/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    38.170    gs1/nn/on3/out1_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.287 r  gs1/nn/on3/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.287    gs1/nn/on3/out1_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.404 r  gs1/nn/on3/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.404    gs1/nn/on3/out1_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.658 f  gs1/nn/on3/out1_carry__2/CO[0]
                         net (fo=52, routed)          0.787    39.445    gs1/nn/on1/mkey_reg[3]_i_4_0[0]
    SLICE_X11Y81         LUT6 (Prop_lut6_I2_O)        0.367    39.812 r  gs1/nn/on1/mkey_reg[3]_i_125/O
                         net (fo=1, routed)           0.758    40.570    gs1/nn/on1/mkey_reg[3]_i_125_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.096 r  gs1/nn/on1/mkey_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    41.096    gs1/nn/on1/mkey_reg[3]_i_71_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.210 r  gs1/nn/on1/mkey_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.210    gs1/nn/on1/mkey_reg[3]_i_35_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.324 r  gs1/nn/on1/mkey_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.324    gs1/nn/on1/mkey_reg[3]_i_11_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.595 r  gs1/nn/on1/mkey_reg[3]_i_4/CO[0]
                         net (fo=5, routed)           0.855    42.449    gs1/nn_n_125
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.373    42.822 r  gs1/mkey_reg[0]_i_1/O
                         net (fo=3, routed)           0.554    43.376    KeyEv/key_de/mkey_reg[0]_i_1_n_0_alias
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124    43.500 r  KeyEv/key_de/move[1]_i_5_comp_1/O
                         net (fo=1, routed)           0.298    43.799    KeyEv/key_de/move[1]_i_5_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124    43.923 r  KeyEv/key_de/move[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    43.923    gs1/move_reg[1]_1
    SLICE_X6Y85          FDRE                                         r  gs1/move_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.502    14.843    gs1/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  gs1/move_reg[1]/C
                         clock pessimism              0.187    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X6Y85          FDRE (Setup_fdre_C_D)        0.077    15.071    gs1/move_reg[1]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -43.923    
  -------------------------------------------------------------------
                         slack                                -28.851    

Slack (VIOLATED) :        -9.012ns  (required time - arrival time)
  Source:                 gs1/random_/out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_apple_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.414ns  (logic 1.649ns (8.955%)  route 16.765ns (91.045%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.800     5.321    gs1/random_/clk_IBUF_BUFG
    SLICE_X6Y133         FDSE                                         r  gs1/random_/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDSE (Prop_fdse_C_Q)         0.518     5.839 r  gs1/random_/out_reg[0]/Q
                         net (fo=196, routed)        10.473    16.312    gs1/random_/Q[0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I3_O)        0.124    16.436 r  gs1/random_/next_apple[8]_i_427/O
                         net (fo=1, routed)           1.269    17.705    gs1/random_/next_apple[8]_i_427_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.829 f  gs1/random_/next_apple[8]_i_231/O
                         net (fo=1, routed)           0.000    17.829    gs1/random_/next_apple[8]_i_231_n_0
    SLICE_X35Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    18.041 f  gs1/random_/next_apple_reg[8]_i_101/O
                         net (fo=1, routed)           1.205    19.246    gs1/random_/next_apple_reg[8]_i_101_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.299    19.545 f  gs1/random_/next_apple[8]_i_39/O
                         net (fo=1, routed)           0.990    20.535    gs1/random_/next_apple[8]_i_39_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    20.659 r  gs1/random_/next_apple[8]_i_15/O
                         net (fo=1, routed)           1.972    22.631    gs1/random_/next_apple[8]_i_15_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    22.755 f  gs1/random_/next_apple[8]_i_5/O
                         net (fo=1, routed)           0.263    23.018    gs1/random_/next_apple[8]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    23.142 r  gs1/random_/next_apple[8]_i_1/O
                         net (fo=9, routed)           0.593    23.735    gs1/next_apple0
    SLICE_X51Y84         FDRE                                         r  gs1/next_apple_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.436    14.777    gs1/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  gs1/next_apple_reg[4]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X51Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.723    gs1/next_apple_reg[4]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -23.735    
  -------------------------------------------------------------------
                         slack                                 -9.012    

Slack (VIOLATED) :        -9.012ns  (required time - arrival time)
  Source:                 gs1/random_/out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_apple_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.414ns  (logic 1.649ns (8.955%)  route 16.765ns (91.045%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.800     5.321    gs1/random_/clk_IBUF_BUFG
    SLICE_X6Y133         FDSE                                         r  gs1/random_/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDSE (Prop_fdse_C_Q)         0.518     5.839 r  gs1/random_/out_reg[0]/Q
                         net (fo=196, routed)        10.473    16.312    gs1/random_/Q[0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I3_O)        0.124    16.436 r  gs1/random_/next_apple[8]_i_427/O
                         net (fo=1, routed)           1.269    17.705    gs1/random_/next_apple[8]_i_427_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.829 f  gs1/random_/next_apple[8]_i_231/O
                         net (fo=1, routed)           0.000    17.829    gs1/random_/next_apple[8]_i_231_n_0
    SLICE_X35Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    18.041 f  gs1/random_/next_apple_reg[8]_i_101/O
                         net (fo=1, routed)           1.205    19.246    gs1/random_/next_apple_reg[8]_i_101_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.299    19.545 f  gs1/random_/next_apple[8]_i_39/O
                         net (fo=1, routed)           0.990    20.535    gs1/random_/next_apple[8]_i_39_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    20.659 r  gs1/random_/next_apple[8]_i_15/O
                         net (fo=1, routed)           1.972    22.631    gs1/random_/next_apple[8]_i_15_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    22.755 f  gs1/random_/next_apple[8]_i_5/O
                         net (fo=1, routed)           0.263    23.018    gs1/random_/next_apple[8]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    23.142 r  gs1/random_/next_apple[8]_i_1/O
                         net (fo=9, routed)           0.593    23.735    gs1/next_apple0
    SLICE_X51Y84         FDRE                                         r  gs1/next_apple_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.436    14.777    gs1/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  gs1/next_apple_reg[5]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X51Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.723    gs1/next_apple_reg[5]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -23.735    
  -------------------------------------------------------------------
                         slack                                 -9.012    

Slack (VIOLATED) :        -8.942ns  (required time - arrival time)
  Source:                 gs1/random_/out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_apple_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.344ns  (logic 1.649ns (8.989%)  route 16.695ns (91.010%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.800     5.321    gs1/random_/clk_IBUF_BUFG
    SLICE_X6Y133         FDSE                                         r  gs1/random_/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDSE (Prop_fdse_C_Q)         0.518     5.839 r  gs1/random_/out_reg[0]/Q
                         net (fo=196, routed)        10.473    16.312    gs1/random_/Q[0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I3_O)        0.124    16.436 r  gs1/random_/next_apple[8]_i_427/O
                         net (fo=1, routed)           1.269    17.705    gs1/random_/next_apple[8]_i_427_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.829 f  gs1/random_/next_apple[8]_i_231/O
                         net (fo=1, routed)           0.000    17.829    gs1/random_/next_apple[8]_i_231_n_0
    SLICE_X35Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    18.041 f  gs1/random_/next_apple_reg[8]_i_101/O
                         net (fo=1, routed)           1.205    19.246    gs1/random_/next_apple_reg[8]_i_101_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.299    19.545 f  gs1/random_/next_apple[8]_i_39/O
                         net (fo=1, routed)           0.990    20.535    gs1/random_/next_apple[8]_i_39_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    20.659 r  gs1/random_/next_apple[8]_i_15/O
                         net (fo=1, routed)           1.972    22.631    gs1/random_/next_apple[8]_i_15_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    22.755 f  gs1/random_/next_apple[8]_i_5/O
                         net (fo=1, routed)           0.263    23.018    gs1/random_/next_apple[8]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    23.142 r  gs1/random_/next_apple[8]_i_1/O
                         net (fo=9, routed)           0.523    23.665    gs1/next_apple0
    SLICE_X49Y86         FDRE                                         r  gs1/next_apple_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.436    14.777    gs1/clk_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  gs1/next_apple_reg[0]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X49Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.723    gs1/next_apple_reg[0]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -23.665    
  -------------------------------------------------------------------
                         slack                                 -8.942    

Slack (VIOLATED) :        -8.942ns  (required time - arrival time)
  Source:                 gs1/random_/out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_apple_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.344ns  (logic 1.649ns (8.989%)  route 16.695ns (91.010%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.800     5.321    gs1/random_/clk_IBUF_BUFG
    SLICE_X6Y133         FDSE                                         r  gs1/random_/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDSE (Prop_fdse_C_Q)         0.518     5.839 r  gs1/random_/out_reg[0]/Q
                         net (fo=196, routed)        10.473    16.312    gs1/random_/Q[0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I3_O)        0.124    16.436 r  gs1/random_/next_apple[8]_i_427/O
                         net (fo=1, routed)           1.269    17.705    gs1/random_/next_apple[8]_i_427_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.829 f  gs1/random_/next_apple[8]_i_231/O
                         net (fo=1, routed)           0.000    17.829    gs1/random_/next_apple[8]_i_231_n_0
    SLICE_X35Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    18.041 f  gs1/random_/next_apple_reg[8]_i_101/O
                         net (fo=1, routed)           1.205    19.246    gs1/random_/next_apple_reg[8]_i_101_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.299    19.545 f  gs1/random_/next_apple[8]_i_39/O
                         net (fo=1, routed)           0.990    20.535    gs1/random_/next_apple[8]_i_39_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    20.659 r  gs1/random_/next_apple[8]_i_15/O
                         net (fo=1, routed)           1.972    22.631    gs1/random_/next_apple[8]_i_15_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    22.755 f  gs1/random_/next_apple[8]_i_5/O
                         net (fo=1, routed)           0.263    23.018    gs1/random_/next_apple[8]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    23.142 r  gs1/random_/next_apple[8]_i_1/O
                         net (fo=9, routed)           0.523    23.665    gs1/next_apple0
    SLICE_X49Y86         FDRE                                         r  gs1/next_apple_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.436    14.777    gs1/clk_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  gs1/next_apple_reg[1]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X49Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.723    gs1/next_apple_reg[1]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -23.665    
  -------------------------------------------------------------------
                         slack                                 -8.942    

Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 gs1/random_/out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_apple_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.338ns  (logic 1.649ns (8.992%)  route 16.689ns (91.008%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.800     5.321    gs1/random_/clk_IBUF_BUFG
    SLICE_X6Y133         FDSE                                         r  gs1/random_/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDSE (Prop_fdse_C_Q)         0.518     5.839 r  gs1/random_/out_reg[0]/Q
                         net (fo=196, routed)        10.473    16.312    gs1/random_/Q[0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I3_O)        0.124    16.436 r  gs1/random_/next_apple[8]_i_427/O
                         net (fo=1, routed)           1.269    17.705    gs1/random_/next_apple[8]_i_427_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.829 f  gs1/random_/next_apple[8]_i_231/O
                         net (fo=1, routed)           0.000    17.829    gs1/random_/next_apple[8]_i_231_n_0
    SLICE_X35Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    18.041 f  gs1/random_/next_apple_reg[8]_i_101/O
                         net (fo=1, routed)           1.205    19.246    gs1/random_/next_apple_reg[8]_i_101_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.299    19.545 f  gs1/random_/next_apple[8]_i_39/O
                         net (fo=1, routed)           0.990    20.535    gs1/random_/next_apple[8]_i_39_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    20.659 r  gs1/random_/next_apple[8]_i_15/O
                         net (fo=1, routed)           1.972    22.631    gs1/random_/next_apple[8]_i_15_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    22.755 f  gs1/random_/next_apple[8]_i_5/O
                         net (fo=1, routed)           0.263    23.018    gs1/random_/next_apple[8]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    23.142 r  gs1/random_/next_apple[8]_i_1/O
                         net (fo=9, routed)           0.517    23.659    gs1/next_apple0
    SLICE_X48Y86         FDRE                                         r  gs1/next_apple_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.436    14.777    gs1/clk_IBUF_BUFG
    SLICE_X48Y86         FDRE                                         r  gs1/next_apple_reg[2]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X48Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.723    gs1/next_apple_reg[2]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -23.659    
  -------------------------------------------------------------------
                         slack                                 -8.936    

Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 gs1/random_/out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_apple_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.338ns  (logic 1.649ns (8.992%)  route 16.689ns (91.008%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.800     5.321    gs1/random_/clk_IBUF_BUFG
    SLICE_X6Y133         FDSE                                         r  gs1/random_/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDSE (Prop_fdse_C_Q)         0.518     5.839 r  gs1/random_/out_reg[0]/Q
                         net (fo=196, routed)        10.473    16.312    gs1/random_/Q[0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I3_O)        0.124    16.436 r  gs1/random_/next_apple[8]_i_427/O
                         net (fo=1, routed)           1.269    17.705    gs1/random_/next_apple[8]_i_427_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.829 f  gs1/random_/next_apple[8]_i_231/O
                         net (fo=1, routed)           0.000    17.829    gs1/random_/next_apple[8]_i_231_n_0
    SLICE_X35Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    18.041 f  gs1/random_/next_apple_reg[8]_i_101/O
                         net (fo=1, routed)           1.205    19.246    gs1/random_/next_apple_reg[8]_i_101_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.299    19.545 f  gs1/random_/next_apple[8]_i_39/O
                         net (fo=1, routed)           0.990    20.535    gs1/random_/next_apple[8]_i_39_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    20.659 r  gs1/random_/next_apple[8]_i_15/O
                         net (fo=1, routed)           1.972    22.631    gs1/random_/next_apple[8]_i_15_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    22.755 f  gs1/random_/next_apple[8]_i_5/O
                         net (fo=1, routed)           0.263    23.018    gs1/random_/next_apple[8]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    23.142 r  gs1/random_/next_apple[8]_i_1/O
                         net (fo=9, routed)           0.517    23.659    gs1/next_apple0
    SLICE_X48Y86         FDRE                                         r  gs1/next_apple_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.436    14.777    gs1/clk_IBUF_BUFG
    SLICE_X48Y86         FDRE                                         r  gs1/next_apple_reg[3]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X48Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.723    gs1/next_apple_reg[3]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -23.659    
  -------------------------------------------------------------------
                         slack                                 -8.936    

Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 gs1/random_/out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_apple_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.338ns  (logic 1.649ns (8.992%)  route 16.689ns (91.008%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.800     5.321    gs1/random_/clk_IBUF_BUFG
    SLICE_X6Y133         FDSE                                         r  gs1/random_/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDSE (Prop_fdse_C_Q)         0.518     5.839 r  gs1/random_/out_reg[0]/Q
                         net (fo=196, routed)        10.473    16.312    gs1/random_/Q[0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I3_O)        0.124    16.436 r  gs1/random_/next_apple[8]_i_427/O
                         net (fo=1, routed)           1.269    17.705    gs1/random_/next_apple[8]_i_427_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.829 f  gs1/random_/next_apple[8]_i_231/O
                         net (fo=1, routed)           0.000    17.829    gs1/random_/next_apple[8]_i_231_n_0
    SLICE_X35Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    18.041 f  gs1/random_/next_apple_reg[8]_i_101/O
                         net (fo=1, routed)           1.205    19.246    gs1/random_/next_apple_reg[8]_i_101_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.299    19.545 f  gs1/random_/next_apple[8]_i_39/O
                         net (fo=1, routed)           0.990    20.535    gs1/random_/next_apple[8]_i_39_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    20.659 r  gs1/random_/next_apple[8]_i_15/O
                         net (fo=1, routed)           1.972    22.631    gs1/random_/next_apple[8]_i_15_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    22.755 f  gs1/random_/next_apple[8]_i_5/O
                         net (fo=1, routed)           0.263    23.018    gs1/random_/next_apple[8]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    23.142 r  gs1/random_/next_apple[8]_i_1/O
                         net (fo=9, routed)           0.517    23.659    gs1/next_apple0
    SLICE_X48Y86         FDRE                                         r  gs1/next_apple_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.436    14.777    gs1/clk_IBUF_BUFG
    SLICE_X48Y86         FDRE                                         r  gs1/next_apple_reg[6]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X48Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.723    gs1/next_apple_reg[6]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -23.659    
  -------------------------------------------------------------------
                         slack                                 -8.936    

Slack (VIOLATED) :        -8.936ns  (required time - arrival time)
  Source:                 gs1/random_/out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_apple_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.338ns  (logic 1.649ns (8.992%)  route 16.689ns (91.008%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.800     5.321    gs1/random_/clk_IBUF_BUFG
    SLICE_X6Y133         FDSE                                         r  gs1/random_/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDSE (Prop_fdse_C_Q)         0.518     5.839 r  gs1/random_/out_reg[0]/Q
                         net (fo=196, routed)        10.473    16.312    gs1/random_/Q[0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I3_O)        0.124    16.436 r  gs1/random_/next_apple[8]_i_427/O
                         net (fo=1, routed)           1.269    17.705    gs1/random_/next_apple[8]_i_427_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.829 f  gs1/random_/next_apple[8]_i_231/O
                         net (fo=1, routed)           0.000    17.829    gs1/random_/next_apple[8]_i_231_n_0
    SLICE_X35Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    18.041 f  gs1/random_/next_apple_reg[8]_i_101/O
                         net (fo=1, routed)           1.205    19.246    gs1/random_/next_apple_reg[8]_i_101_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.299    19.545 f  gs1/random_/next_apple[8]_i_39/O
                         net (fo=1, routed)           0.990    20.535    gs1/random_/next_apple[8]_i_39_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    20.659 r  gs1/random_/next_apple[8]_i_15/O
                         net (fo=1, routed)           1.972    22.631    gs1/random_/next_apple[8]_i_15_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    22.755 f  gs1/random_/next_apple[8]_i_5/O
                         net (fo=1, routed)           0.263    23.018    gs1/random_/next_apple[8]_i_5_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.124    23.142 r  gs1/random_/next_apple[8]_i_1/O
                         net (fo=9, routed)           0.517    23.659    gs1/next_apple0
    SLICE_X48Y86         FDRE                                         r  gs1/next_apple_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.436    14.777    gs1/clk_IBUF_BUFG
    SLICE_X48Y86         FDRE                                         r  gs1/next_apple_reg[7]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X48Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.723    gs1/next_apple_reg[7]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -23.659    
  -------------------------------------------------------------------
                         slack                                 -8.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gs1/genblk1[143].board_reg[143][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[143].board_reg[143][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.174%)  route 0.164ns (46.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.646     1.530    gs1/clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  gs1/genblk1[143].board_reg[143][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  gs1/genblk1[143].board_reg[143][0]/Q
                         net (fo=8, routed)           0.164     1.834    gs1/genblk1[143].board_reg[143]_79[0]
    SLICE_X52Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.879 r  gs1/genblk1[143].board[143][2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    gs1/p_0_in__77[2]
    SLICE_X52Y99         FDRE                                         r  gs1/genblk1[143].board_reg[143][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.835     1.963    gs1/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  gs1/genblk1[143].board_reg[143][2]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.120     1.834    gs1/genblk1[143].board_reg[143][2]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 gs1/size_reg[7]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[399].board_reg[399][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.602%)  route 0.130ns (38.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.676     1.560    gs1/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  gs1/size_reg[7]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  gs1/size_reg[7]_rep__2/Q
                         net (fo=81, routed)          0.130     1.854    gs1/size_reg[7]_rep__2_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  gs1/genblk1[399].board[399][7]_i_1/O
                         net (fo=1, routed)           0.000     1.899    gs1/p_0_in__48__0[7]
    SLICE_X1Y99          FDRE                                         r  gs1/genblk1[399].board_reg[399][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.864     1.992    gs1/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  gs1/genblk1[399].board_reg[399][7]/C
                         clock pessimism             -0.249     1.743    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.092     1.835    gs1/genblk1[399].board_reg[399][7]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 gs1/size_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/size_reg[8]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.290%)  route 0.254ns (57.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.642     1.526    gs1/clk_IBUF_BUFG
    SLICE_X35Y106        FDRE                                         r  gs1/size_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  gs1/size_reg[6]_rep__2/Q
                         net (fo=66, routed)          0.254     1.920    gs1/size_reg[6]_rep__2_n_0
    SLICE_X36Y104        LUT4 (Prop_lut4_I1_O)        0.045     1.965 r  gs1/size[8]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.965    gs1/size[8]_rep__1_i_1_n_0
    SLICE_X36Y104        FDRE                                         r  gs1/size_reg[8]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.916     2.044    gs1/clk_IBUF_BUFG
    SLICE_X36Y104        FDRE                                         r  gs1/size_reg[8]_rep__1/C
                         clock pessimism             -0.253     1.790    
    SLICE_X36Y104        FDRE (Hold_fdre_C_D)         0.091     1.881    gs1/size_reg[8]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 gs1/genblk1[205].board_reg[205][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[205].board_reg[205][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.348%)  route 0.242ns (53.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.561     1.444    gs1/clk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  gs1/genblk1[205].board_reg[205][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  gs1/genblk1[205].board_reg[205][7]/Q
                         net (fo=8, routed)           0.242     1.850    gs1/genblk1[205].board_reg[205]_395[7]
    SLICE_X36Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  gs1/genblk1[205].board[205][8]_i_2/O
                         net (fo=1, routed)           0.000     1.895    gs1/p_0_in__108__0[8]
    SLICE_X36Y99         FDRE                                         r  gs1/genblk1[205].board_reg[205][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.830     1.958    gs1/clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  gs1/genblk1[205].board_reg[205][8]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.092     1.801    gs1/genblk1[205].board_reg[205][8]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 gs1/genblk1[173].board_reg[173][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[173].board_reg[173][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.246ns (51.325%)  route 0.233ns (48.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.557     1.440    gs1/clk_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  gs1/genblk1[173].board_reg[173][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  gs1/genblk1[173].board_reg[173][1]/Q
                         net (fo=10, routed)          0.233     1.822    gs1/genblk1[173].board_reg[173]_109[1]
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.098     1.920 r  gs1/genblk1[173].board[173][3]_i_1/O
                         net (fo=1, routed)           0.000     1.920    gs1/p_0_in__107[3]
    SLICE_X34Y86         FDRE                                         r  gs1/genblk1[173].board_reg[173][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.823     1.951    gs1/clk_IBUF_BUFG
    SLICE_X34Y86         FDRE                                         r  gs1/genblk1[173].board_reg[173][3]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.121     1.823    gs1/genblk1[173].board_reg[173][3]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 KeyEv/key_de/inst/inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.553     1.436    KeyEv/key_de/inst/inst/clk
    SLICE_X31Y69         FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           0.087     1.665    KeyEv/key_de/inst/inst/Ps2Interface_i/Q[4]
    SLICE_X30Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.710 r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.710    KeyEv/key_de/inst/inst/Ps2Interface_i_n_11
    SLICE_X30Y69         FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.819     1.947    KeyEv/key_de/inst/inst/clk
    SLICE_X30Y69         FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X30Y69         FDCE (Hold_fdce_C_D)         0.121     1.570    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 KeyEv/key_de/inst/inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.534%)  route 0.089ns (32.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.553     1.436    KeyEv/key_de/inst/inst/clk
    SLICE_X31Y69         FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           0.089     1.667    KeyEv/key_de/inst/inst/Ps2Interface_i/Q[4]
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.712 r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.712    KeyEv/key_de/inst/inst/Ps2Interface_i_n_12
    SLICE_X30Y69         FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.819     1.947    KeyEv/key_de/inst/inst/clk
    SLICE_X30Y69         FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X30Y69         FDCE (Hold_fdce_C_D)         0.120     1.569    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 gs1/genblk1[242].board_reg[242][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[242].board_reg[242][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.082%)  route 0.091ns (32.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.564     1.447    gs1/clk_IBUF_BUFG
    SLICE_X15Y93         FDRE                                         r  gs1/genblk1[242].board_reg[242][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gs1/genblk1[242].board_reg[242][2]/Q
                         net (fo=9, routed)           0.091     1.679    gs1/genblk1[242].board_reg[242]_145[2]
    SLICE_X14Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.724 r  gs1/genblk1[242].board[242][3]_i_1/O
                         net (fo=1, routed)           0.000     1.724    gs1/p_0_in__143[3]
    SLICE_X14Y93         FDRE                                         r  gs1/genblk1[242].board_reg[242][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.833     1.961    gs1/clk_IBUF_BUFG
    SLICE_X14Y93         FDRE                                         r  gs1/genblk1[242].board_reg[242][3]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.120     1.580    gs1/genblk1[242].board_reg[242][3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 gs1/genblk1[235].board_reg[235][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[235].board_reg[235][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.346%)  route 0.322ns (60.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.555     1.438    gs1/clk_IBUF_BUFG
    SLICE_X34Y83         FDRE                                         r  gs1/genblk1[235].board_reg[235][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  gs1/genblk1[235].board_reg[235][0]/Q
                         net (fo=9, routed)           0.322     1.924    gs1/genblk1[235].board_reg[235]_372[0]
    SLICE_X38Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.969 r  gs1/genblk1[235].board[235][3]_i_1/O
                         net (fo=1, routed)           0.000     1.969    gs1/p_0_in__85__1[3]
    SLICE_X38Y84         FDRE                                         r  gs1/genblk1[235].board_reg[235][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.823     1.951    gs1/clk_IBUF_BUFG
    SLICE_X38Y84         FDRE                                         r  gs1/genblk1[235].board_reg[235][3]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.120     1.822    gs1/genblk1[235].board_reg[235][3]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 gs1/genblk1[172].board_reg[172][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[172].board_reg[172][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.227ns (45.236%)  route 0.275ns (54.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.557     1.440    gs1/clk_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  gs1/genblk1[172].board_reg[172][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  gs1/genblk1[172].board_reg[172][1]/Q
                         net (fo=9, routed)           0.275     1.843    gs1/genblk1[172].board_reg[172]_108[1]
    SLICE_X35Y85         LUT6 (Prop_lut6_I4_O)        0.099     1.942 r  gs1/genblk1[172].board[172][3]_i_1/O
                         net (fo=1, routed)           0.000     1.942    gs1/p_0_in__106[3]
    SLICE_X35Y85         FDRE                                         r  gs1/genblk1[172].board_reg[172][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.823     1.951    gs1/clk_IBUF_BUFG
    SLICE_X35Y85         FDRE                                         r  gs1/genblk1[172].board_reg[172][3]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.092     1.794    gs1/genblk1[172].board_reg[172][3]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y52   DB_R/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y52   DB_R/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y52   DB_R/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y52   DB_R/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    DB_R2/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    DB_R2/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    DB_R2/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    DB_R2/DFF_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y70   KeyEv/key_de/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X50Y121  gs1/y_reg[0]_rep__15_replica_5/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y115  gs1/genblk1[102].board_reg[102][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y115  gs1/genblk1[104].board_reg[104][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y121  gs1/genblk1[106].board_reg[106][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y115  gs1/genblk1[106].board_reg[106][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y121  gs1/genblk1[106].board_reg[106][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y121  gs1/genblk1[106].board_reg[106][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y115  gs1/genblk1[107].board_reg[107][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y116  gs1/genblk1[111].board_reg[111][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y116  gs1/genblk1[111].board_reg[111][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DB_R2/DFF_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DB_R2/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DB_R2/DFF_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DB_R2/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DB_R2/DFF_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DB_R2/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    DB_R2/DFF_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    DB_R2/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   gs1/os/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   gs1/os/counter_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.518ns (18.984%)  route 2.211ns (81.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.558     5.079    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.211     7.807    KeyEv/key_de/been_extend_reg_0
    SLICE_X28Y70         FDCE                                         f  KeyEv/key_de/key_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.426    14.767    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X28Y70         FDCE                                         r  KeyEv/key_de/key_reg[0]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X28Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.585    KeyEv/key_de/key_reg[0]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.518ns (18.984%)  route 2.211ns (81.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.558     5.079    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.211     7.807    KeyEv/key_de/been_extend_reg_0
    SLICE_X28Y70         FDCE                                         f  KeyEv/key_de/key_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.426    14.767    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X28Y70         FDCE                                         r  KeyEv/key_de/key_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X28Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.585    KeyEv/key_de/key_reg[1]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.518ns (18.984%)  route 2.211ns (81.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.558     5.079    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.211     7.807    KeyEv/key_de/been_extend_reg_0
    SLICE_X28Y70         FDCE                                         f  KeyEv/key_de/key_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.426    14.767    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X28Y70         FDCE                                         r  KeyEv/key_de/key_reg[2]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X28Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.585    KeyEv/key_de/key_reg[2]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.518ns (18.984%)  route 2.211ns (81.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.558     5.079    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.211     7.807    KeyEv/key_de/been_extend_reg_0
    SLICE_X28Y70         FDCE                                         f  KeyEv/key_de/key_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.426    14.767    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X28Y70         FDCE                                         r  KeyEv/key_de/key_reg[3]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X28Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.585    KeyEv/key_de/key_reg[3]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.518ns (19.014%)  route 2.206ns (80.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.558     5.079    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.206     7.803    KeyEv/key_de/been_extend_reg_0
    SLICE_X29Y70         FDCE                                         f  KeyEv/key_de/key_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.426    14.767    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  KeyEv/key_de/key_reg[4]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X29Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.585    KeyEv/key_de/key_reg[4]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.518ns (19.014%)  route 2.206ns (80.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.558     5.079    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.206     7.803    KeyEv/key_de/been_extend_reg_0
    SLICE_X29Y70         FDCE                                         f  KeyEv/key_de/key_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.426    14.767    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  KeyEv/key_de/key_reg[5]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X29Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.585    KeyEv/key_de/key_reg[5]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.518ns (19.014%)  route 2.206ns (80.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.558     5.079    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.206     7.803    KeyEv/key_de/been_extend_reg_0
    SLICE_X29Y70         FDCE                                         f  KeyEv/key_de/key_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.426    14.767    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  KeyEv/key_de/key_reg[6]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X29Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.585    KeyEv/key_de/key_reg[6]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.518ns (19.014%)  route 2.206ns (80.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.558     5.079    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.206     7.803    KeyEv/key_de/been_extend_reg_0
    SLICE_X29Y70         FDCE                                         f  KeyEv/key_de/key_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.426    14.767    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  KeyEv/key_de/key_reg[7]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X29Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.585    KeyEv/key_de/key_reg[7]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.518ns (19.014%)  route 2.206ns (80.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.558     5.079    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.206     7.803    KeyEv/key_de/been_extend_reg_0
    SLICE_X29Y70         FDCE                                         f  KeyEv/key_de/key_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.426    14.767    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  KeyEv/key_de/key_reg[9]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X29Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.585    KeyEv/key_de/key_reg[9]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.518ns (20.149%)  route 2.053ns (79.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.558     5.079    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.053     7.650    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X28Y71         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        1.425    14.766    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y71         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X28Y71         FDCE (Recov_fdce_C_CLR)     -0.405    14.584    KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  6.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.476%)  route 0.274ns (62.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.565     1.448    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.274     1.886    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y58         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.830     1.957    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y58         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X29Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_inter_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.476%)  route 0.274ns (62.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.565     1.448    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.274     1.886    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y58         FDPE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.830     1.957    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y58         FDPE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
                         clock pessimism             -0.478     1.479    
    SLICE_X29Y58         FDPE (Remov_fdpe_C_PRE)     -0.095     1.384    KeyEv/key_de/inst/inst/Ps2Interface_i/data_inter_reg
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.476%)  route 0.274ns (62.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.565     1.448    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.274     1.886    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y58         FDPE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.830     1.957    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y58         FDPE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.478     1.479    
    SLICE_X29Y58         FDPE (Remov_fdpe_C_PRE)     -0.095     1.384    KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.164ns (30.492%)  route 0.374ns (69.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.565     1.448    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.374     1.986    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y58         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.828     1.956    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y58         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X33Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.164ns (30.492%)  route 0.374ns (69.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.565     1.448    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.374     1.986    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y58         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.828     1.956    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y58         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X33Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.164ns (30.492%)  route 0.374ns (69.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.565     1.448    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.374     1.986    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y58         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.828     1.956    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y58         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X33Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.164ns (25.049%)  route 0.491ns (74.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.565     1.448    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.491     2.103    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y64         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.824     1.952    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y64         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.164ns (25.049%)  route 0.491ns (74.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.565     1.448    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.491     2.103    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y64         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.824     1.952    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y64         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.164ns (25.049%)  route 0.491ns (74.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.565     1.448    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.491     2.103    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y64         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.824     1.952    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y64         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.164ns (25.049%)  route 0.491ns (74.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.565     1.448    OP_R/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.491     2.103    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y64         FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3900, routed)        0.824     1.952    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y64         FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    KeyEv/key_de/inst/inst/Ps2Interface_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.721    





