{
  "Top": "MultiSine",
  "RtlTop": "MultiSine",
  "RtlPrefix": "",
  "RtlSubPrefix": "MultiSine_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "phaseInc": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_ufixed<32, 12, AP_TRN, AP_WRAP, 0> const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS_A",
          "name": "phaseInc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "samples": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 1, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS_A",
          "name": "samples",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "MultiSine"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "386",
    "Latency": "389"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "MultiSine",
    "Version": "1.0",
    "DisplayName": "Multisine",
    "Revision": "2114349309",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_MultiSine_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/MultiSine.h",
      "..\/..\/MultiSine.cpp",
      "..\/..\/DataTypes.h"
    ],
    "TestBench": ["..\/..\/MultiSineTB.cpp"],
    "Vhdl": [
      "impl\/vhdl\/MultiSine_accumulators_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/MultiSine_BUS_A_s_axi.vhd",
      "impl\/vhdl\/MultiSine_flow_control_loop_delay_pipe.vhd",
      "impl\/vhdl\/MultiSine_sine_lut_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/MultiSine.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/MultiSine_accumulators_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/MultiSine_accumulators_RAM_AUTO_1R1W.v",
      "impl\/verilog\/MultiSine_BUS_A_s_axi.v",
      "impl\/verilog\/MultiSine_flow_control_loop_delay_pipe.v",
      "impl\/verilog\/MultiSine_sine_lut_ROM_AUTO_1R.dat",
      "impl\/verilog\/MultiSine_sine_lut_ROM_AUTO_1R.v",
      "impl\/verilog\/MultiSine.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/MultiSine_v1_0\/data\/MultiSine.mdd",
      "impl\/misc\/drivers\/MultiSine_v1_0\/data\/MultiSine.tcl",
      "impl\/misc\/drivers\/MultiSine_v1_0\/data\/MultiSine.yaml",
      "impl\/misc\/drivers\/MultiSine_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/MultiSine_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/MultiSine_v1_0\/src\/xmultisine.c",
      "impl\/misc\/drivers\/MultiSine_v1_0\/src\/xmultisine.h",
      "impl\/misc\/drivers\/MultiSine_v1_0\/src\/xmultisine_hw.h",
      "impl\/misc\/drivers\/MultiSine_v1_0\/src\/xmultisine_linux.c",
      "impl\/misc\/drivers\/MultiSine_v1_0\/src\/xmultisine_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/MultiSine.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_BUS_A": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "12",
      "portPrefix": "s_axi_BUS_A_",
      "paramPrefix": "C_S_AXI_BUS_A_",
      "ports": [
        "s_axi_BUS_A_ARADDR",
        "s_axi_BUS_A_ARREADY",
        "s_axi_BUS_A_ARVALID",
        "s_axi_BUS_A_AWADDR",
        "s_axi_BUS_A_AWREADY",
        "s_axi_BUS_A_AWVALID",
        "s_axi_BUS_A_BREADY",
        "s_axi_BUS_A_BRESP",
        "s_axi_BUS_A_BVALID",
        "s_axi_BUS_A_RDATA",
        "s_axi_BUS_A_RREADY",
        "s_axi_BUS_A_RRESP",
        "s_axi_BUS_A_RVALID",
        "s_axi_BUS_A_WDATA",
        "s_axi_BUS_A_WREADY",
        "s_axi_BUS_A_WSTRB",
        "s_axi_BUS_A_WVALID"
      ],
      "memories": {
        "phaseInc": {
          "offset": "32",
          "range": "32"
        },
        "samples": {
          "offset": "2048",
          "range": "2048"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "phaseInc"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "2048",
          "argName": "samples"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_BUS_A",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_BUS_A_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_AWADDR": {
      "dir": "in",
      "width": "12"
    },
    "s_axi_BUS_A_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_BUS_A_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_BUS_A_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_ARADDR": {
      "dir": "in",
      "width": "12"
    },
    "s_axi_BUS_A_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_BUS_A_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_BUS_A_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "MultiSine",
      "BindInstances": "select_ln49_fu_194_p3 select_ln46_fu_271_p3 first_iter_0_fu_202_p2 add_ln46_1_fu_208_p2 add_ln51_fu_248_p2 sineIdx_fu_316_p2 i_fu_220_p2 icmp_ln49_fu_226_p2 add_ln46_fu_292_p2 icmp_ln46_fu_232_p2 accumulators_U sine_lut_U BUS_A_s_axi_U"
    },
    "Info": {"MultiSine": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"MultiSine": {
        "Latency": {
          "LatencyBest": "389",
          "LatencyAvg": "389",
          "LatencyWorst": "389",
          "PipelineII": "386",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=2 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.006"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_46_1_VITIS_LOOP_49_2",
            "TripCount": "384",
            "Latency": "387",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "8",
          "FF": "391",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "447",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-15 13:09:10 GMT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
