design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/riscv-crypto,riscv_crypto_fu,RUN_2025.09.29_07.36.46,flow completed,0h9m32s0ms,0h5m14s0ms,11209.151817810289,1.9927169361000001,3362.7455453430866,-1,53.86,717.7,6188,0,0,0,0,0,0,0,0,0,0,0,688371,70106,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,862885833.0,0.0,45.82,47.93,21.45,28.32,-1,9812,15781,718,6687,0,0,0,9159,157,0,52,266,1544,2265,1146,406,153,65,26,5655,2994,7226,11526,6701,34102,465997.056,0.177,0.214,2.36e-05,0.223,0.26,3.17e-06,0.282,0.312,3.83e-06,12.009999999999998,100.0,10.0,100,1,30,153.18,153.6,0.3,1,10,0.4,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
