d31d56ec1743 ("clk: xgene: Remove CLK_IS_ROOT")
47727beb2656 ("clk: xgene: Add SoC and PMD PLL clocks with v2 hardware")
