// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.2
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module demosaicing (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        src_mat_rows_dout,
        src_mat_rows_empty_n,
        src_mat_rows_read,
        src_mat_cols_dout,
        src_mat_cols_empty_n,
        src_mat_cols_read,
        src_mat_data_V_V_dout,
        src_mat_data_V_V_empty_n,
        src_mat_data_V_V_read,
        dst_mat_data_V_V_din,
        dst_mat_data_V_V_full_n,
        dst_mat_data_V_V_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_pp0_stage0 = 9'd2;
parameter    ap_ST_fsm_state4 = 9'd4;
parameter    ap_ST_fsm_state5 = 9'd8;
parameter    ap_ST_fsm_state6 = 9'd16;
parameter    ap_ST_fsm_state7 = 9'd32;
parameter    ap_ST_fsm_state8 = 9'd64;
parameter    ap_ST_fsm_pp2_stage0 = 9'd128;
parameter    ap_ST_fsm_state17 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] src_mat_rows_dout;
input   src_mat_rows_empty_n;
output   src_mat_rows_read;
input  [15:0] src_mat_cols_dout;
input   src_mat_cols_empty_n;
output   src_mat_cols_read;
input  [19:0] src_mat_data_V_V_dout;
input   src_mat_data_V_V_empty_n;
output   src_mat_data_V_V_read;
output  [59:0] dst_mat_data_V_V_din;
input   dst_mat_data_V_V_full_n;
output   dst_mat_data_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_mat_rows_read;
reg src_mat_cols_read;
reg src_mat_data_V_V_read;
reg dst_mat_data_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    src_mat_rows_blk_n;
reg    src_mat_cols_blk_n;
reg    src_mat_data_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln257_reg_2026;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln335_reg_2238;
reg   [0:0] icmp_ln343_reg_2190;
reg    dst_mat_data_V_V_blk_n;
reg    ap_enable_reg_pp2_iter7;
reg   [0:0] icmp_ln335_reg_2238_pp2_iter6_reg;
reg   [15:0] indvar_flatten_reg_367;
reg   [1:0] i_0_i_reg_378;
reg   [14:0] j_0_i_reg_389;
reg   [14:0] j10_0_i_reg_629;
reg   [15:0] bram_read_count_0_i_reg_641;
reg   [9:0] imgblock_3_3_V_reg_668;
wire    ap_block_state9_pp2_stage0_iter0;
reg    ap_predicate_op197_read_state10;
reg    ap_block_state10_pp2_stage0_iter1;
wire    ap_block_state11_pp2_stage0_iter2;
wire    ap_block_state12_pp2_stage0_iter3;
wire    ap_block_state13_pp2_stage0_iter4;
wire    ap_block_state14_pp2_stage0_iter5;
wire    ap_block_state15_pp2_stage0_iter6;
reg    ap_block_state16_pp2_stage0_iter7;
reg    ap_block_pp2_stage0_11001;
reg   [9:0] imgblock_3_2_V_reg_678;
reg   [9:0] imgblock_3_1_V_reg_688;
reg   [9:0] imgblock_3_0_V_reg_701;
reg   [9:0] imgblock_2_3_V_reg_714;
reg   [9:0] imgblock_2_2_V_reg_724;
reg   [9:0] imgblock_2_1_V_reg_734;
reg   [9:0] imgblock_2_0_V_reg_747;
reg   [9:0] imgblock_1_3_V_reg_760;
reg   [9:0] imgblock_1_2_V_reg_770;
reg   [9:0] imgblock_1_1_V_reg_780;
reg   [9:0] imgblock_1_0_V_reg_793;
reg   [9:0] imgblock_0_3_V_reg_806;
reg   [9:0] imgblock_0_2_V_reg_816;
reg   [9:0] imgblock_0_1_V_reg_826;
reg   [9:0] imgblock_0_0_V_reg_839;
reg   [9:0] imgblock_3_5_V_192_reg_876;
reg   [9:0] imgblock_3_4_V_191_reg_889;
reg   [9:0] imgblock_2_5_V_188_reg_902;
reg   [9:0] imgblock_2_4_V_187_reg_915;
reg   [9:0] imgblock_1_5_V_184_reg_928;
reg   [9:0] imgblock_1_4_V_183_reg_941;
reg   [9:0] imgblock_0_5_V_180_reg_954;
reg   [9:0] imgblock_0_4_V_179_reg_967;
reg   [15:0] src_mat_rows_read_reg_2000;
reg    ap_block_state1;
wire   [16:0] zext_ln257_fu_1202_p1;
reg   [16:0] zext_ln257_reg_2005;
wire   [14:0] lshr_ln_fu_1206_p4;
reg   [14:0] lshr_ln_reg_2010;
wire   [15:0] zext_ln261_fu_1216_p1;
reg   [15:0] zext_ln261_reg_2016;
wire   [15:0] tmp_23_fu_1220_p3;
reg   [15:0] tmp_23_reg_2021;
wire   [0:0] icmp_ln257_fu_1228_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] add_ln257_fu_1233_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [1:0] select_ln261_1_fu_1258_p3;
reg   [1:0] select_ln261_1_reg_2035;
wire   [0:0] trunc_ln261_fu_1266_p1;
reg   [0:0] trunc_ln261_reg_2040;
reg   [9:0] linebuffer_2_V_addr_reg_2044;
reg   [9:0] linebuffer_3_V_addr_reg_2049;
wire   [14:0] j_fu_1278_p2;
wire   [16:0] add_ln343_fu_1284_p2;
reg   [16:0] add_ln343_reg_2071;
wire    ap_CS_fsm_state4;
wire   [15:0] add_ln363_fu_1289_p2;
reg   [15:0] add_ln363_reg_2076;
wire   [16:0] zext_ln277_fu_1294_p1;
reg   [16:0] zext_ln277_reg_2101;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln277_fu_1298_p2;
wire   [15:0] i_1_fu_1303_p2;
reg   [15:0] i_1_reg_2110;
wire   [31:0] select_ln283_fu_1325_p3;
reg   [31:0] select_ln283_reg_2115;
wire   [1:0] select_ln879_1_fu_1411_p3;
reg   [1:0] select_ln879_1_reg_2121;
wire   [1:0] select_ln879_3_fu_1427_p3;
reg   [1:0] select_ln879_3_reg_2127;
wire   [1:0] select_ln879_5_fu_1455_p3;
reg   [1:0] select_ln879_5_reg_2132;
wire   [1:0] select_ln879_6_fu_1467_p3;
reg   [1:0] select_ln879_6_reg_2137;
wire   [2:0] p_fu_1481_p2;
wire    ap_CS_fsm_state6;
wire   [9:0] imgblock_0_2_V_2_fu_1487_p10;
wire   [0:0] icmp_ln310_fu_1475_p2;
wire   [9:0] imgblock_0_3_V_s_fu_1509_p10;
wire   [9:0] imgblock_1_2_V_2_fu_1531_p10;
wire   [9:0] imgblock_1_3_V_s_fu_1553_p10;
wire   [9:0] imgblock_2_2_V_2_fu_1575_p10;
wire   [9:0] imgblock_2_3_V_s_fu_1597_p10;
wire   [9:0] imgblock_3_2_V_2_fu_1619_p10;
wire   [9:0] imgblock_3_3_V_s_fu_1641_p10;
wire   [0:0] icmp_ln343_fu_1663_p2;
wire    ap_CS_fsm_state7;
wire   [9:0] imgblock_0_4_V_fu_1667_p1;
wire    ap_CS_fsm_state8;
wire   [9:0] imgblock_1_4_V_fu_1671_p1;
wire   [9:0] imgblock_2_4_V_fu_1675_p1;
wire   [9:0] imgblock_3_4_V_fu_1679_p1;
wire   [1:0] trunc_ln321_fu_1683_p1;
reg   [1:0] trunc_ln321_reg_2234;
wire   [0:0] icmp_ln335_fu_1690_p2;
reg   [0:0] icmp_ln335_reg_2238_pp2_iter1_reg;
reg   [0:0] icmp_ln335_reg_2238_pp2_iter2_reg;
reg   [0:0] icmp_ln335_reg_2238_pp2_iter3_reg;
reg   [0:0] icmp_ln335_reg_2238_pp2_iter4_reg;
reg   [0:0] icmp_ln335_reg_2238_pp2_iter5_reg;
wire   [14:0] j_1_fu_1695_p2;
reg   [14:0] j_1_reg_2242;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] icmp_ln363_fu_1701_p2;
reg   [0:0] icmp_ln363_reg_2247;
wire   [15:0] bram_read_count_fu_1714_p2;
wire   [9:0] imgblock_4_2_V_fu_1720_p1;
reg   [9:0] imgblock_4_2_V_reg_2276;
reg   [9:0] imgblock_4_5_V_reg_2284;
wire   [9:0] imgblock_0_4_V_2_fu_1742_p1;
wire   [9:0] imgblock_1_4_V_2_fu_1746_p1;
wire   [9:0] imgblock_2_4_V_2_fu_1750_p1;
wire   [9:0] imgblock_3_4_V_2_fu_1754_p1;
wire   [15:0] shl_ln_fu_1766_p3;
reg   [15:0] shl_ln_reg_2332;
reg   [21:0] tmp_72_reg_2355;
wire   [9:0] trunc_ln41_fu_1820_p1;
reg   [9:0] trunc_ln41_reg_2360;
reg   [21:0] tmp_73_reg_2365;
wire   [9:0] trunc_ln41_1_fu_1834_p1;
reg   [9:0] trunc_ln41_1_reg_2370;
reg   [21:0] tmp_74_reg_2375;
wire   [9:0] trunc_ln41_2_fu_1848_p1;
reg   [9:0] trunc_ln41_2_reg_2380;
reg   [21:0] tmp_75_reg_2385;
wire   [9:0] trunc_ln41_3_fu_1874_p1;
reg   [9:0] trunc_ln41_3_reg_2390;
reg   [21:0] tmp_76_reg_2395;
wire   [9:0] trunc_ln41_4_fu_1888_p1;
reg   [9:0] trunc_ln41_4_reg_2400;
reg   [21:0] tmp_77_reg_2405;
wire   [9:0] trunc_ln41_5_fu_1902_p1;
reg   [9:0] trunc_ln41_5_reg_2410;
wire   [31:0] add_ln277_fu_1995_p2;
wire    ap_CS_fsm_state17;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp2_stage0_subdone;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_condition_pp2_exit_iter2_state11;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg   [9:0] linebuffer_0_V_address0;
reg    linebuffer_0_V_ce0;
reg    linebuffer_0_V_we0;
wire   [19:0] linebuffer_0_V_q0;
reg   [9:0] linebuffer_0_V_address1;
reg    linebuffer_0_V_ce1;
reg    linebuffer_0_V_we1;
reg   [9:0] linebuffer_1_V_address0;
reg    linebuffer_1_V_ce0;
reg    linebuffer_1_V_we0;
wire   [19:0] linebuffer_1_V_q0;
reg   [9:0] linebuffer_1_V_address1;
reg    linebuffer_1_V_ce1;
reg    linebuffer_1_V_we1;
reg   [9:0] linebuffer_2_V_address0;
reg    linebuffer_2_V_ce0;
reg    linebuffer_2_V_we0;
wire   [19:0] linebuffer_2_V_q0;
reg   [9:0] linebuffer_2_V_address1;
reg    linebuffer_2_V_ce1;
reg    linebuffer_2_V_we1;
reg   [9:0] linebuffer_3_V_address0;
reg    linebuffer_3_V_ce0;
reg    linebuffer_3_V_we0;
wire   [19:0] linebuffer_3_V_q0;
reg   [9:0] linebuffer_3_V_address1;
reg    linebuffer_3_V_ce1;
reg    linebuffer_3_V_we1;
wire   [31:0] grp_Core_Process_fu_980_ap_return_0;
wire   [31:0] grp_Core_Process_fu_980_ap_return_1;
wire   [31:0] grp_Core_Process_fu_980_ap_return_2;
reg    grp_Core_Process_fu_980_ap_ce;
wire    ap_block_state9_pp2_stage0_iter0_ignore_call14;
reg    ap_block_state10_pp2_stage0_iter1_ignore_call14;
wire    ap_block_state11_pp2_stage0_iter2_ignore_call14;
wire    ap_block_state12_pp2_stage0_iter3_ignore_call14;
wire    ap_block_state13_pp2_stage0_iter4_ignore_call14;
wire    ap_block_state14_pp2_stage0_iter5_ignore_call14;
wire    ap_block_state15_pp2_stage0_iter6_ignore_call14;
reg    ap_block_state16_pp2_stage0_iter7_ignore_call14;
reg    ap_block_pp2_stage0_11001_ignoreCallOp275;
wire   [15:0] grp_Core_Process_fu_1045_col;
wire   [31:0] grp_Core_Process_fu_1045_ap_return_0;
wire   [31:0] grp_Core_Process_fu_1045_ap_return_1;
wire   [31:0] grp_Core_Process_fu_1045_ap_return_2;
reg    grp_Core_Process_fu_1045_ap_ce;
wire    ap_block_state9_pp2_stage0_iter0_ignore_call31;
reg    ap_block_state10_pp2_stage0_iter1_ignore_call31;
wire    ap_block_state11_pp2_stage0_iter2_ignore_call31;
wire    ap_block_state12_pp2_stage0_iter3_ignore_call31;
wire    ap_block_state13_pp2_stage0_iter4_ignore_call31;
wire    ap_block_state14_pp2_stage0_iter5_ignore_call31;
wire    ap_block_state15_pp2_stage0_iter6_ignore_call31;
reg    ap_block_state16_pp2_stage0_iter7_ignore_call31;
reg    ap_block_pp2_stage0_11001_ignoreCallOp277;
reg   [1:0] ap_phi_mux_i_0_i_phi_fu_382_p4;
reg   [9:0] imgblock_3_3_V_0_reg_400;
reg   [9:0] imgblock_3_2_V_0_reg_412;
reg   [9:0] imgblock_2_3_V_0_reg_424;
reg   [9:0] imgblock_2_2_V_0_reg_436;
reg   [9:0] imgblock_1_3_V_0_reg_448;
reg   [9:0] imgblock_1_2_V_0_reg_460;
reg   [9:0] imgblock_0_3_V_0_reg_472;
reg   [9:0] imgblock_0_2_V_0_reg_484;
reg   [1:0] p_0491_0_i_reg_496;
reg   [31:0] lineStore_reg_507;
reg   [15:0] i9_0_i_reg_518;
reg   [9:0] imgblock_3_3_V_1_reg_530;
reg   [9:0] imgblock_3_2_V_189_reg_541;
reg   [9:0] imgblock_2_3_V_1_reg_552;
reg   [9:0] imgblock_2_2_V_185_reg_563;
reg   [9:0] imgblock_1_3_V_1_reg_574;
reg   [9:0] imgblock_1_2_V_181_reg_585;
reg   [9:0] imgblock_0_3_V_1_reg_596;
reg   [9:0] imgblock_0_2_V_177_reg_607;
reg   [2:0] p_0_i_reg_618;
reg   [14:0] ap_phi_mux_j10_0_i_phi_fu_633_p4;
reg   [19:0] ap_phi_mux_p_Val2_s_phi_fu_656_p4;
reg   [19:0] ap_phi_reg_pp2_iter1_p_Val2_s_reg_652;
wire   [19:0] ap_phi_reg_pp2_iter0_p_Val2_s_reg_652;
reg   [9:0] ap_phi_mux_imgblock_3_3_V_phi_fu_671_p4;
reg   [9:0] ap_phi_mux_imgblock_3_2_V_phi_fu_681_p4;
reg   [9:0] ap_phi_mux_imgblock_3_1_V_phi_fu_692_p4;
reg   [9:0] ap_phi_mux_imgblock_3_0_V_phi_fu_705_p4;
reg   [9:0] ap_phi_mux_imgblock_2_3_V_phi_fu_717_p4;
reg   [9:0] ap_phi_mux_imgblock_2_2_V_phi_fu_727_p4;
reg   [9:0] ap_phi_mux_imgblock_2_1_V_phi_fu_738_p4;
reg   [9:0] ap_phi_mux_imgblock_2_0_V_phi_fu_751_p4;
reg   [9:0] ap_phi_mux_imgblock_1_3_V_phi_fu_763_p4;
reg   [9:0] ap_phi_mux_imgblock_1_2_V_phi_fu_773_p4;
reg   [9:0] ap_phi_mux_imgblock_1_1_V_phi_fu_784_p4;
reg   [9:0] ap_phi_mux_imgblock_1_0_V_phi_fu_797_p4;
reg   [9:0] ap_phi_mux_imgblock_0_3_V_phi_fu_809_p4;
reg   [9:0] ap_phi_mux_imgblock_0_2_V_phi_fu_819_p4;
reg   [9:0] ap_phi_mux_imgblock_0_1_V_phi_fu_830_p4;
reg   [9:0] ap_phi_mux_imgblock_0_0_V_phi_fu_843_p4;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_4_4_V_0_reg_852;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_4_4_V_0_reg_852;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_4_4_V_0_reg_852;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_4_5_V_0_reg_864;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_4_5_V_0_reg_864;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_4_5_V_0_reg_864;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_3_5_V_192_reg_876;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_3_5_V_192_reg_876;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_3_5_V_192_reg_876;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_3_4_V_191_reg_889;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_3_4_V_191_reg_889;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_3_4_V_191_reg_889;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_2_5_V_188_reg_902;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_2_5_V_188_reg_902;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_2_5_V_188_reg_902;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_2_4_V_187_reg_915;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_2_4_V_187_reg_915;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_2_4_V_187_reg_915;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_1_5_V_184_reg_928;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_1_5_V_184_reg_928;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_1_5_V_184_reg_928;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_1_4_V_183_reg_941;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_1_4_V_183_reg_941;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_1_4_V_183_reg_941;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_0_5_V_180_reg_954;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_0_5_V_180_reg_954;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_0_5_V_180_reg_954;
wire   [9:0] ap_phi_reg_pp2_iter0_imgblock_0_4_V_179_reg_967;
reg   [9:0] ap_phi_reg_pp2_iter1_imgblock_0_4_V_179_reg_967;
reg   [9:0] ap_phi_reg_pp2_iter2_imgblock_0_4_V_179_reg_967;
wire   [63:0] zext_ln267_fu_1270_p1;
wire   [63:0] zext_ln366_fu_1706_p1;
wire   [63:0] zext_ln386_fu_1734_p1;
wire   [63:0] zext_ln379_fu_1758_p1;
reg   [9:0] imgblock_4_0_V_fu_156;
reg   [9:0] imgblock_4_1_V_fu_160;
reg    ap_block_pp2_stage0_01001;
wire   [19:0] grp_fu_1110_p6;
wire   [19:0] grp_fu_1123_p6;
wire   [19:0] grp_fu_1136_p6;
wire   [19:0] grp_fu_1149_p6;
wire   [0:0] icmp_ln261_fu_1245_p2;
wire   [1:0] i_fu_1239_p2;
wire   [14:0] select_ln261_fu_1250_p3;
wire   [29:0] tmp_71_fu_1309_p4;
wire   [0:0] icmp_ln283_fu_1319_p2;
wire   [0:0] icmp_ln879_2_fu_1345_p2;
wire   [0:0] xor_ln296_fu_1359_p2;
wire   [0:0] icmp_ln879_fu_1333_p2;
wire   [0:0] icmp_ln879_1_fu_1339_p2;
wire   [0:0] xor_ln879_fu_1385_p2;
wire   [0:0] and_ln879_fu_1391_p2;
wire   [0:0] or_ln879_fu_1405_p2;
wire   [1:0] select_ln879_fu_1397_p3;
wire   [1:0] select_ln296_2_fu_1351_p3;
wire   [1:0] select_ln879_2_fu_1419_p3;
wire   [1:0] zext_ln296_fu_1365_p1;
wire   [0:0] xor_ln879_1_fu_1435_p2;
wire   [0:0] or_ln879_1_fu_1441_p2;
wire   [1:0] select_ln879_4_fu_1447_p3;
wire   [1:0] select_ln296_fu_1369_p3;
wire   [1:0] zext_ln879_fu_1463_p1;
wire   [1:0] select_ln296_1_fu_1377_p3;
wire   [15:0] zext_ln335_fu_1686_p1;
wire   [0:0] icmp_ln41_fu_1906_p2;
wire   [0:0] icmp_ln41_1_fu_1918_p2;
wire   [0:0] icmp_ln41_2_fu_1930_p2;
wire   [0:0] icmp_ln41_3_fu_1942_p2;
wire   [0:0] icmp_ln41_4_fu_1954_p2;
wire   [0:0] icmp_ln41_5_fu_1966_p2;
wire   [9:0] select_ln41_5_fu_1971_p3;
wire   [9:0] select_ln41_4_fu_1959_p3;
wire   [9:0] select_ln41_3_fu_1947_p3;
wire   [9:0] select_ln41_2_fu_1935_p3;
wire   [9:0] select_ln41_1_fu_1923_p3;
wire   [9:0] select_ln41_fu_1911_p3;
reg   [8:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_block_pp2;
reg    ap_predicate_op188_load_state9;
reg    ap_enable_operation_188;
reg    ap_enable_state9_pp2_iter0_stage0;
reg    ap_predicate_op215_load_state10;
reg    ap_enable_operation_215;
reg    ap_enable_state10_pp2_iter1_stage0;
reg    ap_predicate_op211_store_state10;
reg    ap_enable_operation_211;
reg    ap_predicate_op240_store_state10;
reg    ap_enable_operation_240;
reg    ap_predicate_op190_load_state9;
reg    ap_enable_operation_190;
reg    ap_predicate_op216_load_state10;
reg    ap_enable_operation_216;
reg    ap_predicate_op209_store_state10;
reg    ap_enable_operation_209;
reg    ap_predicate_op238_store_state10;
reg    ap_enable_operation_238;
reg    ap_predicate_op192_load_state9;
reg    ap_enable_operation_192;
reg    ap_predicate_op217_load_state10;
reg    ap_enable_operation_217;
reg    ap_predicate_op207_store_state10;
reg    ap_enable_operation_207;
reg    ap_predicate_op236_store_state10;
reg    ap_enable_operation_236;
reg    ap_predicate_op194_load_state9;
reg    ap_enable_operation_194;
reg    ap_predicate_op218_load_state10;
reg    ap_enable_operation_218;
reg    ap_predicate_op213_store_state10;
reg    ap_enable_operation_213;
reg    ap_predicate_op242_store_state10;
reg    ap_enable_operation_242;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_condition_413;
reg    ap_condition_466;
reg    ap_condition_1563;
reg    ap_condition_1566;
reg    ap_condition_1569;
reg    ap_condition_1572;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
end

demosaicing_lineblbW #(
    .DataWidth( 20 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
linebuffer_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_0_V_address0),
    .ce0(linebuffer_0_V_ce0),
    .we0(linebuffer_0_V_we0),
    .d0(20'd0),
    .q0(linebuffer_0_V_q0),
    .address1(linebuffer_0_V_address1),
    .ce1(linebuffer_0_V_ce1),
    .we1(linebuffer_0_V_we1),
    .d1(ap_phi_mux_p_Val2_s_phi_fu_656_p4)
);

demosaicing_lineblbW #(
    .DataWidth( 20 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
linebuffer_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_1_V_address0),
    .ce0(linebuffer_1_V_ce0),
    .we0(linebuffer_1_V_we0),
    .d0(20'd0),
    .q0(linebuffer_1_V_q0),
    .address1(linebuffer_1_V_address1),
    .ce1(linebuffer_1_V_ce1),
    .we1(linebuffer_1_V_we1),
    .d1(ap_phi_mux_p_Val2_s_phi_fu_656_p4)
);

demosaicing_lineblbW #(
    .DataWidth( 20 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
linebuffer_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_2_V_address0),
    .ce0(linebuffer_2_V_ce0),
    .we0(linebuffer_2_V_we0),
    .d0(src_mat_data_V_V_dout),
    .q0(linebuffer_2_V_q0),
    .address1(linebuffer_2_V_address1),
    .ce1(linebuffer_2_V_ce1),
    .we1(linebuffer_2_V_we1),
    .d1(ap_phi_mux_p_Val2_s_phi_fu_656_p4)
);

demosaicing_lineblbW #(
    .DataWidth( 20 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
linebuffer_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuffer_3_V_address0),
    .ce0(linebuffer_3_V_ce0),
    .we0(linebuffer_3_V_we0),
    .d0(src_mat_data_V_V_dout),
    .q0(linebuffer_3_V_q0),
    .address1(linebuffer_3_V_address1),
    .ce1(linebuffer_3_V_ce1),
    .we1(linebuffer_3_V_we1),
    .d1(ap_phi_mux_p_Val2_s_phi_fu_656_p4)
);

Core_Process grp_Core_Process_fu_980(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .imgblock_0_0_V_read(ap_phi_mux_imgblock_0_0_V_phi_fu_843_p4),
    .imgblock_0_1_V_read(ap_phi_mux_imgblock_0_1_V_phi_fu_830_p4),
    .imgblock_0_2_V_read(ap_phi_mux_imgblock_0_2_V_phi_fu_819_p4),
    .imgblock_0_3_V_read(ap_phi_mux_imgblock_0_3_V_phi_fu_809_p4),
    .imgblock_0_4_V_read(ap_phi_reg_pp2_iter2_imgblock_0_4_V_179_reg_967),
    .imgblock_0_5_V_read(ap_phi_reg_pp2_iter2_imgblock_0_5_V_180_reg_954),
    .imgblock_1_0_V_read(ap_phi_mux_imgblock_1_0_V_phi_fu_797_p4),
    .imgblock_1_1_V_read(ap_phi_mux_imgblock_1_1_V_phi_fu_784_p4),
    .imgblock_1_2_V_read(ap_phi_mux_imgblock_1_2_V_phi_fu_773_p4),
    .imgblock_1_3_V_read(ap_phi_mux_imgblock_1_3_V_phi_fu_763_p4),
    .imgblock_1_4_V_read(ap_phi_reg_pp2_iter2_imgblock_1_4_V_183_reg_941),
    .imgblock_1_5_V_read(ap_phi_reg_pp2_iter2_imgblock_1_5_V_184_reg_928),
    .imgblock_2_0_V_read(ap_phi_mux_imgblock_2_0_V_phi_fu_751_p4),
    .imgblock_2_1_V_read(ap_phi_mux_imgblock_2_1_V_phi_fu_738_p4),
    .imgblock_2_2_V_read(ap_phi_mux_imgblock_2_2_V_phi_fu_727_p4),
    .imgblock_2_3_V_read(ap_phi_mux_imgblock_2_3_V_phi_fu_717_p4),
    .imgblock_2_4_V_read(ap_phi_reg_pp2_iter2_imgblock_2_4_V_187_reg_915),
    .imgblock_2_5_V_read(ap_phi_reg_pp2_iter2_imgblock_2_5_V_188_reg_902),
    .imgblock_3_0_V_read(ap_phi_mux_imgblock_3_0_V_phi_fu_705_p4),
    .imgblock_3_1_V_read(ap_phi_mux_imgblock_3_1_V_phi_fu_692_p4),
    .imgblock_3_2_V_read(ap_phi_mux_imgblock_3_2_V_phi_fu_681_p4),
    .imgblock_3_3_V_read(ap_phi_mux_imgblock_3_3_V_phi_fu_671_p4),
    .imgblock_3_4_V_read(ap_phi_reg_pp2_iter2_imgblock_3_4_V_191_reg_889),
    .imgblock_3_5_V_read(ap_phi_reg_pp2_iter2_imgblock_3_5_V_192_reg_876),
    .imgblock_4_0_V_read(imgblock_4_0_V_fu_156),
    .imgblock_4_1_V_read(imgblock_4_1_V_fu_160),
    .imgblock_4_2_V_read(imgblock_4_2_V_reg_2276),
    .imgblock_4_3_V_read(imgblock_4_5_V_reg_2284),
    .imgblock_4_4_V_read(ap_phi_reg_pp2_iter2_imgblock_4_4_V_0_reg_852),
    .imgblock_4_5_V_read(ap_phi_reg_pp2_iter2_imgblock_4_5_V_0_reg_864),
    .row(i9_0_i_reg_518),
    .col(shl_ln_reg_2332),
    .loop_r(1'd0),
    .ap_return_0(grp_Core_Process_fu_980_ap_return_0),
    .ap_return_1(grp_Core_Process_fu_980_ap_return_1),
    .ap_return_2(grp_Core_Process_fu_980_ap_return_2),
    .ap_ce(grp_Core_Process_fu_980_ap_ce)
);

Core_Process grp_Core_Process_fu_1045(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .imgblock_0_0_V_read(ap_phi_mux_imgblock_0_0_V_phi_fu_843_p4),
    .imgblock_0_1_V_read(ap_phi_mux_imgblock_0_1_V_phi_fu_830_p4),
    .imgblock_0_2_V_read(ap_phi_mux_imgblock_0_2_V_phi_fu_819_p4),
    .imgblock_0_3_V_read(ap_phi_mux_imgblock_0_3_V_phi_fu_809_p4),
    .imgblock_0_4_V_read(ap_phi_reg_pp2_iter2_imgblock_0_4_V_179_reg_967),
    .imgblock_0_5_V_read(ap_phi_reg_pp2_iter2_imgblock_0_5_V_180_reg_954),
    .imgblock_1_0_V_read(ap_phi_mux_imgblock_1_0_V_phi_fu_797_p4),
    .imgblock_1_1_V_read(ap_phi_mux_imgblock_1_1_V_phi_fu_784_p4),
    .imgblock_1_2_V_read(ap_phi_mux_imgblock_1_2_V_phi_fu_773_p4),
    .imgblock_1_3_V_read(ap_phi_mux_imgblock_1_3_V_phi_fu_763_p4),
    .imgblock_1_4_V_read(ap_phi_reg_pp2_iter2_imgblock_1_4_V_183_reg_941),
    .imgblock_1_5_V_read(ap_phi_reg_pp2_iter2_imgblock_1_5_V_184_reg_928),
    .imgblock_2_0_V_read(ap_phi_mux_imgblock_2_0_V_phi_fu_751_p4),
    .imgblock_2_1_V_read(ap_phi_mux_imgblock_2_1_V_phi_fu_738_p4),
    .imgblock_2_2_V_read(ap_phi_mux_imgblock_2_2_V_phi_fu_727_p4),
    .imgblock_2_3_V_read(ap_phi_mux_imgblock_2_3_V_phi_fu_717_p4),
    .imgblock_2_4_V_read(ap_phi_reg_pp2_iter2_imgblock_2_4_V_187_reg_915),
    .imgblock_2_5_V_read(ap_phi_reg_pp2_iter2_imgblock_2_5_V_188_reg_902),
    .imgblock_3_0_V_read(ap_phi_mux_imgblock_3_0_V_phi_fu_705_p4),
    .imgblock_3_1_V_read(ap_phi_mux_imgblock_3_1_V_phi_fu_692_p4),
    .imgblock_3_2_V_read(ap_phi_mux_imgblock_3_2_V_phi_fu_681_p4),
    .imgblock_3_3_V_read(ap_phi_mux_imgblock_3_3_V_phi_fu_671_p4),
    .imgblock_3_4_V_read(ap_phi_reg_pp2_iter2_imgblock_3_4_V_191_reg_889),
    .imgblock_3_5_V_read(ap_phi_reg_pp2_iter2_imgblock_3_5_V_192_reg_876),
    .imgblock_4_0_V_read(imgblock_4_0_V_fu_156),
    .imgblock_4_1_V_read(imgblock_4_1_V_fu_160),
    .imgblock_4_2_V_read(imgblock_4_2_V_reg_2276),
    .imgblock_4_3_V_read(imgblock_4_5_V_reg_2284),
    .imgblock_4_4_V_read(ap_phi_reg_pp2_iter2_imgblock_4_4_V_0_reg_852),
    .imgblock_4_5_V_read(ap_phi_reg_pp2_iter2_imgblock_4_5_V_0_reg_864),
    .row(i9_0_i_reg_518),
    .col(grp_Core_Process_fu_1045_col),
    .loop_r(1'd1),
    .ap_return_0(grp_Core_Process_fu_1045_ap_return_0),
    .ap_return_1(grp_Core_Process_fu_1045_ap_return_1),
    .ap_return_2(grp_Core_Process_fu_1045_ap_return_2),
    .ap_ce(grp_Core_Process_fu_1045_ap_ce)
);

ISPPipeline_accelpcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
ISPPipeline_accelpcA_U300(
    .din0(linebuffer_0_V_q0),
    .din1(linebuffer_1_V_q0),
    .din2(linebuffer_2_V_q0),
    .din3(linebuffer_3_V_q0),
    .din4(select_ln879_1_reg_2121),
    .dout(grp_fu_1110_p6)
);

ISPPipeline_accelpcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
ISPPipeline_accelpcA_U301(
    .din0(linebuffer_0_V_q0),
    .din1(linebuffer_1_V_q0),
    .din2(linebuffer_2_V_q0),
    .din3(linebuffer_3_V_q0),
    .din4(select_ln879_3_reg_2127),
    .dout(grp_fu_1123_p6)
);

ISPPipeline_accelpcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
ISPPipeline_accelpcA_U302(
    .din0(linebuffer_0_V_q0),
    .din1(linebuffer_1_V_q0),
    .din2(linebuffer_2_V_q0),
    .din3(linebuffer_3_V_q0),
    .din4(select_ln879_5_reg_2132),
    .dout(grp_fu_1136_p6)
);

ISPPipeline_accelpcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
ISPPipeline_accelpcA_U303(
    .din0(linebuffer_0_V_q0),
    .din1(linebuffer_1_V_q0),
    .din2(linebuffer_2_V_q0),
    .din3(linebuffer_3_V_q0),
    .din4(select_ln879_6_reg_2137),
    .dout(grp_fu_1149_p6)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U304(
    .din0(10'd0),
    .din1(imgblock_0_2_V_177_reg_607),
    .din2(imgblock_0_2_V_177_reg_607),
    .din3(imgblock_0_2_V_177_reg_607),
    .din4(imgblock_0_2_V_177_reg_607),
    .din5(imgblock_0_2_V_177_reg_607),
    .din6(imgblock_0_2_V_177_reg_607),
    .din7(imgblock_0_2_V_177_reg_607),
    .din8(p_0_i_reg_618),
    .dout(imgblock_0_2_V_2_fu_1487_p10)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U305(
    .din0(10'd0),
    .din1(imgblock_0_3_V_1_reg_596),
    .din2(imgblock_0_3_V_1_reg_596),
    .din3(imgblock_0_3_V_1_reg_596),
    .din4(imgblock_0_3_V_1_reg_596),
    .din5(imgblock_0_3_V_1_reg_596),
    .din6(imgblock_0_3_V_1_reg_596),
    .din7(imgblock_0_3_V_1_reg_596),
    .din8(p_0_i_reg_618),
    .dout(imgblock_0_3_V_s_fu_1509_p10)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U306(
    .din0(imgblock_1_2_V_181_reg_585),
    .din1(10'd0),
    .din2(imgblock_1_2_V_181_reg_585),
    .din3(imgblock_1_2_V_181_reg_585),
    .din4(imgblock_1_2_V_181_reg_585),
    .din5(imgblock_1_2_V_181_reg_585),
    .din6(imgblock_1_2_V_181_reg_585),
    .din7(imgblock_1_2_V_181_reg_585),
    .din8(p_0_i_reg_618),
    .dout(imgblock_1_2_V_2_fu_1531_p10)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U307(
    .din0(imgblock_1_3_V_1_reg_574),
    .din1(10'd0),
    .din2(imgblock_1_3_V_1_reg_574),
    .din3(imgblock_1_3_V_1_reg_574),
    .din4(imgblock_1_3_V_1_reg_574),
    .din5(imgblock_1_3_V_1_reg_574),
    .din6(imgblock_1_3_V_1_reg_574),
    .din7(imgblock_1_3_V_1_reg_574),
    .din8(p_0_i_reg_618),
    .dout(imgblock_1_3_V_s_fu_1553_p10)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U308(
    .din0(imgblock_2_2_V_185_reg_563),
    .din1(imgblock_2_2_V_185_reg_563),
    .din2(10'd0),
    .din3(imgblock_2_2_V_185_reg_563),
    .din4(imgblock_2_2_V_185_reg_563),
    .din5(imgblock_2_2_V_185_reg_563),
    .din6(imgblock_2_2_V_185_reg_563),
    .din7(imgblock_2_2_V_185_reg_563),
    .din8(p_0_i_reg_618),
    .dout(imgblock_2_2_V_2_fu_1575_p10)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U309(
    .din0(imgblock_2_3_V_1_reg_552),
    .din1(imgblock_2_3_V_1_reg_552),
    .din2(10'd0),
    .din3(imgblock_2_3_V_1_reg_552),
    .din4(imgblock_2_3_V_1_reg_552),
    .din5(imgblock_2_3_V_1_reg_552),
    .din6(imgblock_2_3_V_1_reg_552),
    .din7(imgblock_2_3_V_1_reg_552),
    .din8(p_0_i_reg_618),
    .dout(imgblock_2_3_V_s_fu_1597_p10)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U310(
    .din0(imgblock_3_2_V_189_reg_541),
    .din1(imgblock_3_2_V_189_reg_541),
    .din2(imgblock_3_2_V_189_reg_541),
    .din3(10'd0),
    .din4(10'd0),
    .din5(10'd0),
    .din6(10'd0),
    .din7(10'd0),
    .din8(p_0_i_reg_618),
    .dout(imgblock_3_2_V_2_fu_1619_p10)
);

ISPPipeline_accelqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 10 ))
ISPPipeline_accelqcK_U311(
    .din0(imgblock_3_3_V_1_reg_530),
    .din1(imgblock_3_3_V_1_reg_530),
    .din2(imgblock_3_3_V_1_reg_530),
    .din3(10'd0),
    .din4(10'd0),
    .din5(10'd0),
    .din6(10'd0),
    .din7(10'd0),
    .din8(p_0_i_reg_618),
    .dout(imgblock_3_3_V_s_fu_1641_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln277_fu_1298_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln335_fu_1690_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter2_state11)) begin
                ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp2_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_413)) begin
        if (((icmp_ln363_fu_1701_p2 == 1'd0) & (icmp_ln335_fu_1690_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_0_4_V_179_reg_967 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_0_4_V_179_reg_967 <= ap_phi_reg_pp2_iter0_imgblock_0_4_V_179_reg_967;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_413)) begin
        if (((icmp_ln363_fu_1701_p2 == 1'd0) & (icmp_ln335_fu_1690_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_0_5_V_180_reg_954 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_0_5_V_180_reg_954 <= ap_phi_reg_pp2_iter0_imgblock_0_5_V_180_reg_954;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_413)) begin
        if (((icmp_ln363_fu_1701_p2 == 1'd0) & (icmp_ln335_fu_1690_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_1_4_V_183_reg_941 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_1_4_V_183_reg_941 <= ap_phi_reg_pp2_iter0_imgblock_1_4_V_183_reg_941;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_413)) begin
        if (((icmp_ln363_fu_1701_p2 == 1'd0) & (icmp_ln335_fu_1690_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_1_5_V_184_reg_928 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_1_5_V_184_reg_928 <= ap_phi_reg_pp2_iter0_imgblock_1_5_V_184_reg_928;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_413)) begin
        if (((icmp_ln363_fu_1701_p2 == 1'd0) & (icmp_ln335_fu_1690_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_2_4_V_187_reg_915 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_2_4_V_187_reg_915 <= ap_phi_reg_pp2_iter0_imgblock_2_4_V_187_reg_915;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_413)) begin
        if (((icmp_ln363_fu_1701_p2 == 1'd0) & (icmp_ln335_fu_1690_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_2_5_V_188_reg_902 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_2_5_V_188_reg_902 <= ap_phi_reg_pp2_iter0_imgblock_2_5_V_188_reg_902;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_413)) begin
        if (((icmp_ln363_fu_1701_p2 == 1'd0) & (icmp_ln335_fu_1690_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_3_4_V_191_reg_889 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_3_4_V_191_reg_889 <= ap_phi_reg_pp2_iter0_imgblock_3_4_V_191_reg_889;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_413)) begin
        if (((icmp_ln363_fu_1701_p2 == 1'd0) & (icmp_ln335_fu_1690_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_3_5_V_192_reg_876 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_3_5_V_192_reg_876 <= ap_phi_reg_pp2_iter0_imgblock_3_5_V_192_reg_876;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_413)) begin
        if (((icmp_ln363_fu_1701_p2 == 1'd0) & (icmp_ln335_fu_1690_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_4_4_V_0_reg_852 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_4_4_V_0_reg_852 <= ap_phi_reg_pp2_iter0_imgblock_4_4_V_0_reg_852;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_413)) begin
        if (((icmp_ln363_fu_1701_p2 == 1'd0) & (icmp_ln335_fu_1690_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_imgblock_4_5_V_0_reg_864 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_imgblock_4_5_V_0_reg_864 <= ap_phi_reg_pp2_iter0_imgblock_4_5_V_0_reg_864;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_413)) begin
        if (((icmp_ln343_reg_2190 == 1'd0) & (icmp_ln335_fu_1690_p2 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_p_Val2_s_reg_652 <= 20'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_p_Val2_s_reg_652 <= ap_phi_reg_pp2_iter0_p_Val2_s_reg_652;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_0_4_V_179_reg_967 <= imgblock_0_4_V_2_fu_1742_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_0_4_V_179_reg_967 <= ap_phi_reg_pp2_iter1_imgblock_0_4_V_179_reg_967;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_0_5_V_180_reg_954 <= {{grp_fu_1110_p6[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_0_5_V_180_reg_954 <= ap_phi_reg_pp2_iter1_imgblock_0_5_V_180_reg_954;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_1_4_V_183_reg_941 <= imgblock_1_4_V_2_fu_1746_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_1_4_V_183_reg_941 <= ap_phi_reg_pp2_iter1_imgblock_1_4_V_183_reg_941;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_1_5_V_184_reg_928 <= {{grp_fu_1123_p6[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_1_5_V_184_reg_928 <= ap_phi_reg_pp2_iter1_imgblock_1_5_V_184_reg_928;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_2_4_V_187_reg_915 <= imgblock_2_4_V_2_fu_1750_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_2_4_V_187_reg_915 <= ap_phi_reg_pp2_iter1_imgblock_2_4_V_187_reg_915;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_2_5_V_188_reg_902 <= {{grp_fu_1136_p6[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_2_5_V_188_reg_902 <= ap_phi_reg_pp2_iter1_imgblock_2_5_V_188_reg_902;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_3_4_V_191_reg_889 <= imgblock_3_4_V_2_fu_1754_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_3_4_V_191_reg_889 <= ap_phi_reg_pp2_iter1_imgblock_3_4_V_191_reg_889;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_3_5_V_192_reg_876 <= {{grp_fu_1149_p6[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_3_5_V_192_reg_876 <= ap_phi_reg_pp2_iter1_imgblock_3_5_V_192_reg_876;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_4_4_V_0_reg_852 <= imgblock_4_2_V_fu_1720_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_4_4_V_0_reg_852 <= ap_phi_reg_pp2_iter1_imgblock_4_4_V_0_reg_852;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0))) begin
            ap_phi_reg_pp2_iter2_imgblock_4_5_V_0_reg_864 <= {{ap_phi_mux_p_Val2_s_phi_fu_656_p4[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter2_imgblock_4_5_V_0_reg_864 <= ap_phi_reg_pp2_iter1_imgblock_4_5_V_0_reg_864;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_fu_1690_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        bram_read_count_0_i_reg_641 <= bram_read_count_fu_1714_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        bram_read_count_0_i_reg_641 <= 16'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        i9_0_i_reg_518 <= i_1_reg_2110;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i9_0_i_reg_518 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln257_reg_2026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_i_reg_378 <= select_ln261_1_reg_2035;
    end else if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_378 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_0_0_V_reg_839 <= imgblock_0_2_V_reg_816;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_0_0_V_reg_839 <= imgblock_0_2_V_177_reg_607;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_0_1_V_reg_826 <= imgblock_0_3_V_reg_806;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_0_1_V_reg_826 <= imgblock_0_3_V_1_reg_596;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_1475_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_0_2_V_177_reg_607 <= imgblock_0_2_V_2_fu_1487_p10;
    end else if (((icmp_ln277_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_0_2_V_177_reg_607 <= imgblock_0_2_V_0_reg_484;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_0_2_V_reg_816 <= imgblock_0_4_V_179_reg_967;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_0_2_V_reg_816 <= imgblock_0_4_V_fu_1667_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_1475_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_0_3_V_1_reg_596 <= imgblock_0_3_V_s_fu_1509_p10;
    end else if (((icmp_ln277_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_0_3_V_1_reg_596 <= imgblock_0_3_V_0_reg_472;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_0_3_V_reg_806 <= imgblock_0_5_V_180_reg_954;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_0_3_V_reg_806 <= {{grp_fu_1110_p6[19:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_1_0_V_reg_793 <= imgblock_1_2_V_reg_770;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_1_0_V_reg_793 <= imgblock_1_2_V_181_reg_585;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_1_1_V_reg_780 <= imgblock_1_3_V_reg_760;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_1_1_V_reg_780 <= imgblock_1_3_V_1_reg_574;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_1475_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_1_2_V_181_reg_585 <= imgblock_1_2_V_2_fu_1531_p10;
    end else if (((icmp_ln277_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_1_2_V_181_reg_585 <= imgblock_1_2_V_0_reg_460;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_1_2_V_reg_770 <= imgblock_1_4_V_183_reg_941;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_1_2_V_reg_770 <= imgblock_1_4_V_fu_1671_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_1475_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_1_3_V_1_reg_574 <= imgblock_1_3_V_s_fu_1553_p10;
    end else if (((icmp_ln277_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_1_3_V_1_reg_574 <= imgblock_1_3_V_0_reg_448;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_1_3_V_reg_760 <= imgblock_1_5_V_184_reg_928;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_1_3_V_reg_760 <= {{grp_fu_1123_p6[19:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_2_0_V_reg_747 <= imgblock_2_2_V_reg_724;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_2_0_V_reg_747 <= imgblock_2_2_V_185_reg_563;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_2_1_V_reg_734 <= imgblock_2_3_V_reg_714;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_2_1_V_reg_734 <= imgblock_2_3_V_1_reg_552;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_1475_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_2_2_V_185_reg_563 <= imgblock_2_2_V_2_fu_1575_p10;
    end else if (((icmp_ln277_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_2_2_V_185_reg_563 <= imgblock_2_2_V_0_reg_436;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_2_2_V_reg_724 <= imgblock_2_4_V_187_reg_915;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_2_2_V_reg_724 <= imgblock_2_4_V_fu_1675_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_1475_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_2_3_V_1_reg_552 <= imgblock_2_3_V_s_fu_1597_p10;
    end else if (((icmp_ln277_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_2_3_V_1_reg_552 <= imgblock_2_3_V_0_reg_424;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_2_3_V_reg_714 <= imgblock_2_5_V_188_reg_902;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_2_3_V_reg_714 <= {{grp_fu_1136_p6[19:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_3_0_V_reg_701 <= imgblock_3_2_V_reg_678;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_3_0_V_reg_701 <= imgblock_3_2_V_189_reg_541;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_3_1_V_reg_688 <= imgblock_3_3_V_reg_668;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_3_1_V_reg_688 <= imgblock_3_3_V_1_reg_530;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_1475_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_3_2_V_189_reg_541 <= imgblock_3_2_V_2_fu_1619_p10;
    end else if (((icmp_ln277_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_3_2_V_189_reg_541 <= imgblock_3_2_V_0_reg_412;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_3_2_V_reg_678 <= imgblock_3_4_V_191_reg_889;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_3_2_V_reg_678 <= imgblock_3_4_V_fu_1679_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_1475_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        imgblock_3_3_V_1_reg_530 <= imgblock_3_3_V_s_fu_1641_p10;
    end else if (((icmp_ln277_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        imgblock_3_3_V_1_reg_530 <= imgblock_3_3_V_0_reg_400;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_3_3_V_reg_668 <= imgblock_3_5_V_192_reg_876;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        imgblock_3_3_V_reg_668 <= {{grp_fu_1149_p6[19:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln257_fu_1228_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_reg_367 <= add_ln257_fu_1233_p2;
    end else if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_367 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        j10_0_i_reg_629 <= j_1_reg_2242;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        j10_0_i_reg_629 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln257_fu_1228_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        j_0_i_reg_389 <= j_fu_1278_p2;
    end else if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_0_i_reg_389 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        lineStore_reg_507 <= add_ln277_fu_1995_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lineStore_reg_507 <= 32'd4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        p_0491_0_i_reg_496 <= select_ln879_1_reg_2121;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_0491_0_i_reg_496 <= 2'd3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln310_fu_1475_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_0_i_reg_618 <= p_fu_1481_p2;
    end else if (((icmp_ln277_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        p_0_i_reg_618 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln343_reg_2071 <= add_ln343_fu_1284_p2;
        add_ln363_reg_2076 <= add_ln363_fu_1289_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_1_reg_2110 <= i_1_fu_1303_p2;
        zext_ln277_reg_2101[15 : 0] <= zext_ln277_fu_1294_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln257_reg_2026 <= icmp_ln257_fu_1228_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln335_reg_2238 <= icmp_ln335_fu_1690_p2;
        icmp_ln335_reg_2238_pp2_iter1_reg <= icmp_ln335_reg_2238;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        icmp_ln335_reg_2238_pp2_iter2_reg <= icmp_ln335_reg_2238_pp2_iter1_reg;
        icmp_ln335_reg_2238_pp2_iter3_reg <= icmp_ln335_reg_2238_pp2_iter2_reg;
        icmp_ln335_reg_2238_pp2_iter4_reg <= icmp_ln335_reg_2238_pp2_iter3_reg;
        icmp_ln335_reg_2238_pp2_iter5_reg <= icmp_ln335_reg_2238_pp2_iter4_reg;
        icmp_ln335_reg_2238_pp2_iter6_reg <= icmp_ln335_reg_2238_pp2_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln343_reg_2190 <= icmp_ln343_fu_1663_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_fu_1690_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln363_reg_2247 <= icmp_ln363_fu_1701_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        imgblock_0_2_V_0_reg_484 <= imgblock_0_0_V_reg_839;
        imgblock_0_3_V_0_reg_472 <= imgblock_0_1_V_reg_826;
        imgblock_1_2_V_0_reg_460 <= imgblock_1_0_V_reg_793;
        imgblock_1_3_V_0_reg_448 <= imgblock_1_1_V_reg_780;
        imgblock_2_2_V_0_reg_436 <= imgblock_2_0_V_reg_747;
        imgblock_2_3_V_0_reg_424 <= imgblock_2_1_V_reg_734;
        imgblock_3_2_V_0_reg_412 <= imgblock_3_0_V_reg_701;
        imgblock_3_3_V_0_reg_400 <= imgblock_3_1_V_reg_688;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_0_4_V_179_reg_967 <= ap_phi_reg_pp2_iter2_imgblock_0_4_V_179_reg_967;
        imgblock_0_5_V_180_reg_954 <= ap_phi_reg_pp2_iter2_imgblock_0_5_V_180_reg_954;
        imgblock_1_4_V_183_reg_941 <= ap_phi_reg_pp2_iter2_imgblock_1_4_V_183_reg_941;
        imgblock_1_5_V_184_reg_928 <= ap_phi_reg_pp2_iter2_imgblock_1_5_V_184_reg_928;
        imgblock_2_4_V_187_reg_915 <= ap_phi_reg_pp2_iter2_imgblock_2_4_V_187_reg_915;
        imgblock_2_5_V_188_reg_902 <= ap_phi_reg_pp2_iter2_imgblock_2_5_V_188_reg_902;
        imgblock_3_4_V_191_reg_889 <= ap_phi_reg_pp2_iter2_imgblock_3_4_V_191_reg_889;
        imgblock_3_5_V_192_reg_876 <= ap_phi_reg_pp2_iter2_imgblock_3_5_V_192_reg_876;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_4_0_V_fu_156 <= imgblock_4_2_V_reg_2276;
        imgblock_4_1_V_fu_160 <= imgblock_4_5_V_reg_2284;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        imgblock_4_2_V_reg_2276 <= imgblock_4_2_V_fu_1720_p1;
        imgblock_4_5_V_reg_2284 <= {{ap_phi_mux_p_Val2_s_phi_fu_656_p4[19:10]}};
        shl_ln_reg_2332[15 : 1] <= shl_ln_fu_1766_p3[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        j_1_reg_2242 <= j_1_fu_1695_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln257_fu_1228_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_2_V_addr_reg_2044 <= zext_ln267_fu_1270_p1;
        linebuffer_3_V_addr_reg_2049 <= zext_ln267_fu_1270_p1;
        trunc_ln261_reg_2040 <= trunc_ln261_fu_1266_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        lshr_ln_reg_2010 <= {{src_mat_cols_dout[15:1]}};
        src_mat_rows_read_reg_2000 <= src_mat_rows_dout;
        tmp_23_reg_2021[15 : 1] <= tmp_23_fu_1220_p3[15 : 1];
        zext_ln257_reg_2005[15 : 0] <= zext_ln257_fu_1202_p1[15 : 0];
        zext_ln261_reg_2016[14 : 0] <= zext_ln261_fu_1216_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln257_fu_1228_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln261_1_reg_2035 <= select_ln261_1_fu_1258_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln277_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        select_ln283_reg_2115 <= select_ln283_fu_1325_p3;
        select_ln879_1_reg_2121 <= select_ln879_1_fu_1411_p3;
        select_ln879_3_reg_2127 <= select_ln879_3_fu_1427_p3;
        select_ln879_5_reg_2132 <= select_ln879_5_fu_1455_p3;
        select_ln879_6_reg_2137 <= select_ln879_6_fu_1467_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_reg_2238_pp2_iter5_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_72_reg_2355 <= {{grp_Core_Process_fu_980_ap_return_0[31:10]}};
        tmp_73_reg_2365 <= {{grp_Core_Process_fu_980_ap_return_1[31:10]}};
        tmp_74_reg_2375 <= {{grp_Core_Process_fu_980_ap_return_2[31:10]}};
        tmp_75_reg_2385 <= {{grp_Core_Process_fu_1045_ap_return_0[31:10]}};
        tmp_76_reg_2395 <= {{grp_Core_Process_fu_1045_ap_return_1[31:10]}};
        tmp_77_reg_2405 <= {{grp_Core_Process_fu_1045_ap_return_2[31:10]}};
        trunc_ln41_1_reg_2370 <= trunc_ln41_1_fu_1834_p1;
        trunc_ln41_2_reg_2380 <= trunc_ln41_2_fu_1848_p1;
        trunc_ln41_3_reg_2390 <= trunc_ln41_3_fu_1874_p1;
        trunc_ln41_4_reg_2400 <= trunc_ln41_4_fu_1888_p1;
        trunc_ln41_5_reg_2410 <= trunc_ln41_5_fu_1902_p1;
        trunc_ln41_reg_2360 <= trunc_ln41_fu_1820_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        trunc_ln321_reg_2234 <= trunc_ln321_fu_1683_p1;
    end
end

always @ (*) begin
    if ((icmp_ln257_fu_1228_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ap_condition_pp2_exit_iter2_state11 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter2_state11 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln277_fu_1298_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln257_reg_2026 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_0_i_phi_fu_382_p4 = select_ln261_1_reg_2035;
    end else begin
        ap_phi_mux_i_0_i_phi_fu_382_p4 = i_0_i_reg_378;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_0_0_V_phi_fu_843_p4 = imgblock_0_2_V_reg_816;
    end else begin
        ap_phi_mux_imgblock_0_0_V_phi_fu_843_p4 = imgblock_0_0_V_reg_839;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_0_1_V_phi_fu_830_p4 = imgblock_0_3_V_reg_806;
    end else begin
        ap_phi_mux_imgblock_0_1_V_phi_fu_830_p4 = imgblock_0_1_V_reg_826;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_0_2_V_phi_fu_819_p4 = imgblock_0_4_V_179_reg_967;
    end else begin
        ap_phi_mux_imgblock_0_2_V_phi_fu_819_p4 = imgblock_0_2_V_reg_816;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_0_3_V_phi_fu_809_p4 = imgblock_0_5_V_180_reg_954;
    end else begin
        ap_phi_mux_imgblock_0_3_V_phi_fu_809_p4 = imgblock_0_3_V_reg_806;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_1_0_V_phi_fu_797_p4 = imgblock_1_2_V_reg_770;
    end else begin
        ap_phi_mux_imgblock_1_0_V_phi_fu_797_p4 = imgblock_1_0_V_reg_793;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_1_1_V_phi_fu_784_p4 = imgblock_1_3_V_reg_760;
    end else begin
        ap_phi_mux_imgblock_1_1_V_phi_fu_784_p4 = imgblock_1_1_V_reg_780;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_1_2_V_phi_fu_773_p4 = imgblock_1_4_V_183_reg_941;
    end else begin
        ap_phi_mux_imgblock_1_2_V_phi_fu_773_p4 = imgblock_1_2_V_reg_770;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_1_3_V_phi_fu_763_p4 = imgblock_1_5_V_184_reg_928;
    end else begin
        ap_phi_mux_imgblock_1_3_V_phi_fu_763_p4 = imgblock_1_3_V_reg_760;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_2_0_V_phi_fu_751_p4 = imgblock_2_2_V_reg_724;
    end else begin
        ap_phi_mux_imgblock_2_0_V_phi_fu_751_p4 = imgblock_2_0_V_reg_747;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_2_1_V_phi_fu_738_p4 = imgblock_2_3_V_reg_714;
    end else begin
        ap_phi_mux_imgblock_2_1_V_phi_fu_738_p4 = imgblock_2_1_V_reg_734;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_2_2_V_phi_fu_727_p4 = imgblock_2_4_V_187_reg_915;
    end else begin
        ap_phi_mux_imgblock_2_2_V_phi_fu_727_p4 = imgblock_2_2_V_reg_724;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_2_3_V_phi_fu_717_p4 = imgblock_2_5_V_188_reg_902;
    end else begin
        ap_phi_mux_imgblock_2_3_V_phi_fu_717_p4 = imgblock_2_3_V_reg_714;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_3_0_V_phi_fu_705_p4 = imgblock_3_2_V_reg_678;
    end else begin
        ap_phi_mux_imgblock_3_0_V_phi_fu_705_p4 = imgblock_3_0_V_reg_701;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_3_1_V_phi_fu_692_p4 = imgblock_3_3_V_reg_668;
    end else begin
        ap_phi_mux_imgblock_3_1_V_phi_fu_692_p4 = imgblock_3_1_V_reg_688;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_3_2_V_phi_fu_681_p4 = imgblock_3_4_V_191_reg_889;
    end else begin
        ap_phi_mux_imgblock_3_2_V_phi_fu_681_p4 = imgblock_3_2_V_reg_678;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_imgblock_3_3_V_phi_fu_671_p4 = imgblock_3_5_V_192_reg_876;
    end else begin
        ap_phi_mux_imgblock_3_3_V_phi_fu_671_p4 = imgblock_3_3_V_reg_668;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_j10_0_i_phi_fu_633_p4 = j_1_reg_2242;
    end else begin
        ap_phi_mux_j10_0_i_phi_fu_633_p4 = j10_0_i_reg_629;
    end
end

always @ (*) begin
    if (((icmp_ln343_reg_2190 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0))) begin
        ap_phi_mux_p_Val2_s_phi_fu_656_p4 = src_mat_data_V_V_dout;
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_656_p4 = ap_phi_reg_pp2_iter1_p_Val2_s_reg_652;
    end
end

always @ (*) begin
    if (((icmp_ln277_fu_1298_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238_pp2_iter6_reg == 1'd0) & (ap_enable_reg_pp2_iter7 == 1'b1))) begin
        dst_mat_data_V_V_blk_n = dst_mat_data_V_V_full_n;
    end else begin
        dst_mat_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln335_reg_2238_pp2_iter6_reg == 1'd0) & (ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        dst_mat_data_V_V_write = 1'b1;
    end else begin
        dst_mat_data_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001_ignoreCallOp277) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_Core_Process_fu_1045_ap_ce = 1'b1;
    end else begin
        grp_Core_Process_fu_1045_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001_ignoreCallOp275) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_Core_Process_fu_980_ap_ce = 1'b1;
    end else begin
        grp_Core_Process_fu_980_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        linebuffer_0_V_address0 = zext_ln366_fu_1706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        linebuffer_0_V_address0 = 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        linebuffer_0_V_address0 = zext_ln267_fu_1270_p1;
    end else begin
        linebuffer_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1563)) begin
        if ((icmp_ln363_reg_2247 == 1'd1)) begin
            linebuffer_0_V_address1 = zext_ln379_fu_1758_p1;
        end else if ((icmp_ln363_reg_2247 == 1'd0)) begin
            linebuffer_0_V_address1 = zext_ln386_fu_1734_p1;
        end else begin
            linebuffer_0_V_address1 = 'bx;
        end
    end else begin
        linebuffer_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        linebuffer_0_V_ce0 = 1'b1;
    end else begin
        linebuffer_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln335_reg_2238 == 1'd0) & (icmp_ln363_reg_2247 == 1'd0) & (trunc_ln321_reg_2234 == 2'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_0_V_ce1 = 1'b1;
    end else begin
        linebuffer_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln261_fu_1266_p1 == 1'd0) & (icmp_ln257_fu_1228_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        linebuffer_0_V_we0 = 1'b1;
    end else begin
        linebuffer_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln335_reg_2238 == 1'd0) & (icmp_ln363_reg_2247 == 1'd0) & (trunc_ln321_reg_2234 == 2'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_0_V_we1 = 1'b1;
    end else begin
        linebuffer_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        linebuffer_1_V_address0 = zext_ln366_fu_1706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        linebuffer_1_V_address0 = 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        linebuffer_1_V_address0 = zext_ln267_fu_1270_p1;
    end else begin
        linebuffer_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1566)) begin
        if ((icmp_ln363_reg_2247 == 1'd1)) begin
            linebuffer_1_V_address1 = zext_ln379_fu_1758_p1;
        end else if ((icmp_ln363_reg_2247 == 1'd0)) begin
            linebuffer_1_V_address1 = zext_ln386_fu_1734_p1;
        end else begin
            linebuffer_1_V_address1 = 'bx;
        end
    end else begin
        linebuffer_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        linebuffer_1_V_ce0 = 1'b1;
    end else begin
        linebuffer_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln335_reg_2238 == 1'd0) & (icmp_ln363_reg_2247 == 1'd0) & (trunc_ln321_reg_2234 == 2'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_1_V_ce1 = 1'b1;
    end else begin
        linebuffer_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln261_fu_1266_p1 == 1'd1) & (icmp_ln257_fu_1228_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        linebuffer_1_V_we0 = 1'b1;
    end else begin
        linebuffer_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln335_reg_2238 == 1'd0) & (icmp_ln363_reg_2247 == 1'd0) & (trunc_ln321_reg_2234 == 2'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_1_V_we1 = 1'b1;
    end else begin
        linebuffer_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        linebuffer_2_V_address0 = zext_ln366_fu_1706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        linebuffer_2_V_address0 = 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_2_V_address0 = linebuffer_2_V_addr_reg_2044;
    end else begin
        linebuffer_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1569)) begin
        if ((icmp_ln363_reg_2247 == 1'd1)) begin
            linebuffer_2_V_address1 = zext_ln379_fu_1758_p1;
        end else if ((icmp_ln363_reg_2247 == 1'd0)) begin
            linebuffer_2_V_address1 = zext_ln386_fu_1734_p1;
        end else begin
            linebuffer_2_V_address1 = 'bx;
        end
    end else begin
        linebuffer_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        linebuffer_2_V_ce0 = 1'b1;
    end else begin
        linebuffer_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln335_reg_2238 == 1'd0) & (icmp_ln363_reg_2247 == 1'd0) & (trunc_ln321_reg_2234 == 2'd2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_2_V_ce1 = 1'b1;
    end else begin
        linebuffer_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln261_reg_2040 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_2_V_we0 = 1'b1;
    end else begin
        linebuffer_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln335_reg_2238 == 1'd0) & (icmp_ln363_reg_2247 == 1'd0) & (trunc_ln321_reg_2234 == 2'd2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_2_V_we1 = 1'b1;
    end else begin
        linebuffer_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        linebuffer_3_V_address0 = zext_ln366_fu_1706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        linebuffer_3_V_address0 = 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_3_V_address0 = linebuffer_3_V_addr_reg_2049;
    end else begin
        linebuffer_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1572)) begin
        if ((icmp_ln363_reg_2247 == 1'd1)) begin
            linebuffer_3_V_address1 = zext_ln379_fu_1758_p1;
        end else if ((icmp_ln363_reg_2247 == 1'd0)) begin
            linebuffer_3_V_address1 = zext_ln386_fu_1734_p1;
        end else begin
            linebuffer_3_V_address1 = 'bx;
        end
    end else begin
        linebuffer_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        linebuffer_3_V_ce0 = 1'b1;
    end else begin
        linebuffer_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln335_reg_2238 == 1'd0) & (icmp_ln363_reg_2247 == 1'd0) & (trunc_ln321_reg_2234 == 2'd3) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd3) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_3_V_ce1 = 1'b1;
    end else begin
        linebuffer_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln261_reg_2040 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_3_V_we0 = 1'b1;
    end else begin
        linebuffer_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln335_reg_2238 == 1'd0) & (icmp_ln363_reg_2247 == 1'd0) & (trunc_ln321_reg_2234 == 2'd3) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd3) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        linebuffer_3_V_we1 = 1'b1;
    end else begin
        linebuffer_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_mat_cols_blk_n = src_mat_cols_empty_n;
    end else begin
        src_mat_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_mat_cols_read = 1'b1;
    end else begin
        src_mat_cols_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln343_reg_2190 == 1'd1) & (1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((icmp_ln257_reg_2026 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        src_mat_data_V_V_blk_n = src_mat_data_V_V_empty_n;
    end else begin
        src_mat_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op197_read_state10 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln257_reg_2026 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        src_mat_data_V_V_read = 1'b1;
    end else begin
        src_mat_data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_mat_rows_blk_n = src_mat_rows_empty_n;
    end else begin
        src_mat_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_mat_rows_read = 1'b1;
    end else begin
        src_mat_rows_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln257_fu_1228_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln257_fu_1228_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln277_fu_1298_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln310_fu_1475_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter2 == 1'b1)) & ~((ap_enable_reg_pp2_iter6 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter7 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter6 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter7 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln257_fu_1233_p2 = (indvar_flatten_reg_367 + 16'd1);

assign add_ln277_fu_1995_p2 = (select_ln283_reg_2115 + 32'd1);

assign add_ln343_fu_1284_p2 = ($signed(zext_ln257_reg_2005) + $signed(17'd131070));

assign add_ln363_fu_1289_p2 = ($signed(zext_ln261_reg_2016) + $signed(16'd65535));

assign and_ln879_fu_1391_p2 = (xor_ln879_fu_1385_p2 & icmp_ln879_1_fu_1339_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln257_reg_2026 == 1'd0) & (src_mat_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln257_reg_2026 == 1'd0) & (src_mat_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2 = ((1'b1 == ap_block_pp2_stage0_subdone) & (ap_ST_fsm_pp2_stage0 == ap_CS_fsm));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = (((icmp_ln335_reg_2238_pp2_iter6_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b1)) | ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op197_read_state10 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = (((icmp_ln335_reg_2238_pp2_iter6_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b1)) | ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op197_read_state10 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_11001_ignoreCallOp275 = (((icmp_ln335_reg_2238_pp2_iter6_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b1)) | ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op197_read_state10 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_11001_ignoreCallOp277 = (((icmp_ln335_reg_2238_pp2_iter6_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b1)) | ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op197_read_state10 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = (((icmp_ln335_reg_2238_pp2_iter6_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b1)) | ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op197_read_state10 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((src_mat_cols_empty_n == 1'b0) | (src_mat_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp2_stage0_iter1 = ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op197_read_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp2_stage0_iter1_ignore_call14 = ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op197_read_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp2_stage0_iter1_ignore_call31 = ((src_mat_data_V_V_empty_n == 1'b0) & (ap_predicate_op197_read_state10 == 1'b1));
end

assign ap_block_state11_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter2_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter3_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter3_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter4_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter4_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter5_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter5_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter6_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter6_ignore_call31 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_pp2_stage0_iter7 = ((icmp_ln335_reg_2238_pp2_iter6_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp2_stage0_iter7_ignore_call14 = ((icmp_ln335_reg_2238_pp2_iter6_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp2_stage0_iter7_ignore_call31 = ((icmp_ln335_reg_2238_pp2_iter6_reg == 1'd0) & (dst_mat_data_V_V_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln257_reg_2026 == 1'd0) & (src_mat_data_V_V_empty_n == 1'b0));
end

assign ap_block_state9_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage0_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage0_iter0_ignore_call31 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1563 = ((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

always @ (*) begin
    ap_condition_1566 = ((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

always @ (*) begin
    ap_condition_1569 = ((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

always @ (*) begin
    ap_condition_1572 = ((1'b0 == ap_block_pp2_stage0) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd3) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

always @ (*) begin
    ap_condition_413 = ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001));
end

always @ (*) begin
    ap_condition_466 = ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001));
end

always @ (*) begin
    ap_enable_operation_188 = (ap_predicate_op188_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_190 = (ap_predicate_op190_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_192 = (ap_predicate_op192_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_194 = (ap_predicate_op194_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_207 = (ap_predicate_op207_store_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_209 = (ap_predicate_op209_store_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_211 = (ap_predicate_op211_store_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_213 = (ap_predicate_op213_store_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_215 = (ap_predicate_op215_load_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_216 = (ap_predicate_op216_load_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_217 = (ap_predicate_op217_load_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_218 = (ap_predicate_op218_load_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_236 = (ap_predicate_op236_store_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_238 = (ap_predicate_op238_store_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_240 = (ap_predicate_op240_store_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_242 = (ap_predicate_op242_store_state10 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

always @ (*) begin
    ap_enable_state10_pp2_iter1_stage0 = ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

always @ (*) begin
    ap_enable_state9_pp2_iter0_stage0 = ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_phi_reg_pp2_iter0_imgblock_0_4_V_179_reg_967 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_0_5_V_180_reg_954 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_1_4_V_183_reg_941 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_1_5_V_184_reg_928 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_2_4_V_187_reg_915 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_2_5_V_188_reg_902 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_3_4_V_191_reg_889 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_3_5_V_192_reg_876 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_4_4_V_0_reg_852 = 'bx;

assign ap_phi_reg_pp2_iter0_imgblock_4_5_V_0_reg_864 = 'bx;

assign ap_phi_reg_pp2_iter0_p_Val2_s_reg_652 = 'bx;

always @ (*) begin
    ap_predicate_op188_load_state9 = ((icmp_ln363_fu_1701_p2 == 1'd1) & (icmp_ln335_fu_1690_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op190_load_state9 = ((icmp_ln363_fu_1701_p2 == 1'd1) & (icmp_ln335_fu_1690_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op192_load_state9 = ((icmp_ln363_fu_1701_p2 == 1'd1) & (icmp_ln335_fu_1690_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op194_load_state9 = ((icmp_ln363_fu_1701_p2 == 1'd1) & (icmp_ln335_fu_1690_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op197_read_state10 = ((icmp_ln343_reg_2190 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0));
end

always @ (*) begin
    ap_predicate_op207_store_state10 = ((icmp_ln335_reg_2238 == 1'd0) & (icmp_ln363_reg_2247 == 1'd0) & (trunc_ln321_reg_2234 == 2'd2));
end

always @ (*) begin
    ap_predicate_op209_store_state10 = ((icmp_ln335_reg_2238 == 1'd0) & (icmp_ln363_reg_2247 == 1'd0) & (trunc_ln321_reg_2234 == 2'd1));
end

always @ (*) begin
    ap_predicate_op211_store_state10 = ((icmp_ln335_reg_2238 == 1'd0) & (icmp_ln363_reg_2247 == 1'd0) & (trunc_ln321_reg_2234 == 2'd0));
end

always @ (*) begin
    ap_predicate_op213_store_state10 = ((icmp_ln335_reg_2238 == 1'd0) & (icmp_ln363_reg_2247 == 1'd0) & (trunc_ln321_reg_2234 == 2'd3));
end

always @ (*) begin
    ap_predicate_op215_load_state10 = ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0));
end

always @ (*) begin
    ap_predicate_op216_load_state10 = ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0));
end

always @ (*) begin
    ap_predicate_op217_load_state10 = ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0));
end

always @ (*) begin
    ap_predicate_op218_load_state10 = ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0));
end

always @ (*) begin
    ap_predicate_op236_store_state10 = ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd2));
end

always @ (*) begin
    ap_predicate_op238_store_state10 = ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd1));
end

always @ (*) begin
    ap_predicate_op240_store_state10 = ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd0));
end

always @ (*) begin
    ap_predicate_op242_store_state10 = ((icmp_ln363_reg_2247 == 1'd1) & (icmp_ln335_reg_2238 == 1'd0) & (trunc_ln321_reg_2234 == 2'd3));
end

assign bram_read_count_fu_1714_p2 = (16'd1 + bram_read_count_0_i_reg_641);

assign dst_mat_data_V_V_din = {{{{{{select_ln41_5_fu_1971_p3}, {select_ln41_4_fu_1959_p3}}, {select_ln41_3_fu_1947_p3}}, {select_ln41_2_fu_1935_p3}}, {select_ln41_1_fu_1923_p3}}, {select_ln41_fu_1911_p3}};

assign grp_Core_Process_fu_1045_col = (shl_ln_reg_2332 | 16'd1);

assign i_1_fu_1303_p2 = (i9_0_i_reg_518 + 16'd1);

assign i_fu_1239_p2 = (2'd1 + ap_phi_mux_i_0_i_phi_fu_382_p4);

assign icmp_ln257_fu_1228_p2 = ((indvar_flatten_reg_367 == tmp_23_reg_2021) ? 1'b1 : 1'b0);

assign icmp_ln261_fu_1245_p2 = ((j_0_i_reg_389 != lshr_ln_reg_2010) ? 1'b1 : 1'b0);

assign icmp_ln277_fu_1298_p2 = ((i9_0_i_reg_518 == src_mat_rows_read_reg_2000) ? 1'b1 : 1'b0);

assign icmp_ln283_fu_1319_p2 = (($signed(tmp_71_fu_1309_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln310_fu_1475_p2 = ((p_0_i_reg_618 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln335_fu_1690_p2 = ((ap_phi_mux_j10_0_i_phi_fu_633_p4 == lshr_ln_reg_2010) ? 1'b1 : 1'b0);

assign icmp_ln343_fu_1663_p2 = (($signed(zext_ln277_reg_2101) < $signed(add_ln343_reg_2071)) ? 1'b1 : 1'b0);

assign icmp_ln363_fu_1701_p2 = (($signed(zext_ln335_fu_1686_p1) < $signed(add_ln363_reg_2076)) ? 1'b1 : 1'b0);

assign icmp_ln41_1_fu_1918_p2 = (($signed(tmp_73_reg_2365) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_2_fu_1930_p2 = (($signed(tmp_74_reg_2375) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_3_fu_1942_p2 = (($signed(tmp_75_reg_2385) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_4_fu_1954_p2 = (($signed(tmp_76_reg_2395) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_5_fu_1966_p2 = (($signed(tmp_77_reg_2405) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_1906_p2 = (($signed(tmp_72_reg_2355) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_1339_p2 = ((p_0491_0_i_reg_496 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_1345_p2 = ((p_0491_0_i_reg_496 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1333_p2 = ((p_0491_0_i_reg_496 == 2'd0) ? 1'b1 : 1'b0);

assign imgblock_0_4_V_2_fu_1742_p1 = grp_fu_1110_p6[9:0];

assign imgblock_0_4_V_fu_1667_p1 = grp_fu_1110_p6[9:0];

assign imgblock_1_4_V_2_fu_1746_p1 = grp_fu_1123_p6[9:0];

assign imgblock_1_4_V_fu_1671_p1 = grp_fu_1123_p6[9:0];

assign imgblock_2_4_V_2_fu_1750_p1 = grp_fu_1136_p6[9:0];

assign imgblock_2_4_V_fu_1675_p1 = grp_fu_1136_p6[9:0];

assign imgblock_3_4_V_2_fu_1754_p1 = grp_fu_1149_p6[9:0];

assign imgblock_3_4_V_fu_1679_p1 = grp_fu_1149_p6[9:0];

assign imgblock_4_2_V_fu_1720_p1 = ap_phi_mux_p_Val2_s_phi_fu_656_p4[9:0];

assign j_1_fu_1695_p2 = (ap_phi_mux_j10_0_i_phi_fu_633_p4 + 15'd1);

assign j_fu_1278_p2 = (select_ln261_fu_1250_p3 + 15'd1);

assign lshr_ln_fu_1206_p4 = {{src_mat_cols_dout[15:1]}};

assign or_ln879_1_fu_1441_p2 = (xor_ln879_1_fu_1435_p2 | icmp_ln879_fu_1333_p2);

assign or_ln879_fu_1405_p2 = (icmp_ln879_fu_1333_p2 | and_ln879_fu_1391_p2);

assign p_fu_1481_p2 = (p_0_i_reg_618 + 3'd1);

assign select_ln261_1_fu_1258_p3 = ((icmp_ln261_fu_1245_p2[0:0] === 1'b1) ? ap_phi_mux_i_0_i_phi_fu_382_p4 : i_fu_1239_p2);

assign select_ln261_fu_1250_p3 = ((icmp_ln261_fu_1245_p2[0:0] === 1'b1) ? j_0_i_reg_389 : 15'd0);

assign select_ln283_fu_1325_p3 = ((icmp_ln283_fu_1319_p2[0:0] === 1'b1) ? 32'd0 : lineStore_reg_507);

assign select_ln296_1_fu_1377_p3 = ((icmp_ln879_2_fu_1345_p2[0:0] === 1'b1) ? 2'd2 : 2'd3);

assign select_ln296_2_fu_1351_p3 = ((icmp_ln879_2_fu_1345_p2[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign select_ln296_fu_1369_p3 = ((icmp_ln879_2_fu_1345_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln41_1_fu_1923_p3 = ((icmp_ln41_1_fu_1918_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_1_reg_2370);

assign select_ln41_2_fu_1935_p3 = ((icmp_ln41_2_fu_1930_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_2_reg_2380);

assign select_ln41_3_fu_1947_p3 = ((icmp_ln41_3_fu_1942_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_3_reg_2390);

assign select_ln41_4_fu_1959_p3 = ((icmp_ln41_4_fu_1954_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_4_reg_2400);

assign select_ln41_5_fu_1971_p3 = ((icmp_ln41_5_fu_1966_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_5_reg_2410);

assign select_ln41_fu_1911_p3 = ((icmp_ln41_fu_1906_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln41_reg_2360);

assign select_ln879_1_fu_1411_p3 = ((or_ln879_fu_1405_p2[0:0] === 1'b1) ? select_ln879_fu_1397_p3 : select_ln296_2_fu_1351_p3);

assign select_ln879_2_fu_1419_p3 = ((and_ln879_fu_1391_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln879_3_fu_1427_p3 = ((or_ln879_fu_1405_p2[0:0] === 1'b1) ? select_ln879_2_fu_1419_p3 : zext_ln296_fu_1365_p1);

assign select_ln879_4_fu_1447_p3 = ((or_ln879_1_fu_1441_p2[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign select_ln879_5_fu_1455_p3 = ((or_ln879_fu_1405_p2[0:0] === 1'b1) ? select_ln879_4_fu_1447_p3 : select_ln296_fu_1369_p3);

assign select_ln879_6_fu_1467_p3 = ((or_ln879_fu_1405_p2[0:0] === 1'b1) ? zext_ln879_fu_1463_p1 : select_ln296_1_fu_1377_p3);

assign select_ln879_fu_1397_p3 = ((and_ln879_fu_1391_p2[0:0] === 1'b1) ? 2'd2 : 2'd1);

assign shl_ln_fu_1766_p3 = {{j10_0_i_reg_629}, {1'd0}};

assign tmp_23_fu_1220_p3 = {{lshr_ln_fu_1206_p4}, {1'd0}};

assign tmp_71_fu_1309_p4 = {{lineStore_reg_507[31:2]}};

assign trunc_ln261_fu_1266_p1 = select_ln261_1_fu_1258_p3[0:0];

assign trunc_ln321_fu_1683_p1 = select_ln283_reg_2115[1:0];

assign trunc_ln41_1_fu_1834_p1 = grp_Core_Process_fu_980_ap_return_1[9:0];

assign trunc_ln41_2_fu_1848_p1 = grp_Core_Process_fu_980_ap_return_2[9:0];

assign trunc_ln41_3_fu_1874_p1 = grp_Core_Process_fu_1045_ap_return_0[9:0];

assign trunc_ln41_4_fu_1888_p1 = grp_Core_Process_fu_1045_ap_return_1[9:0];

assign trunc_ln41_5_fu_1902_p1 = grp_Core_Process_fu_1045_ap_return_2[9:0];

assign trunc_ln41_fu_1820_p1 = grp_Core_Process_fu_980_ap_return_0[9:0];

assign xor_ln296_fu_1359_p2 = (icmp_ln879_2_fu_1345_p2 ^ 1'd1);

assign xor_ln879_1_fu_1435_p2 = (icmp_ln879_1_fu_1339_p2 ^ 1'd1);

assign xor_ln879_fu_1385_p2 = (icmp_ln879_fu_1333_p2 ^ 1'd1);

assign zext_ln257_fu_1202_p1 = src_mat_rows_dout;

assign zext_ln261_fu_1216_p1 = lshr_ln_fu_1206_p4;

assign zext_ln267_fu_1270_p1 = select_ln261_fu_1250_p3;

assign zext_ln277_fu_1294_p1 = i9_0_i_reg_518;

assign zext_ln296_fu_1365_p1 = xor_ln296_fu_1359_p2;

assign zext_ln335_fu_1686_p1 = ap_phi_mux_j10_0_i_phi_fu_633_p4;

assign zext_ln366_fu_1706_p1 = bram_read_count_0_i_reg_641;

assign zext_ln379_fu_1758_p1 = j10_0_i_reg_629;

assign zext_ln386_fu_1734_p1 = j10_0_i_reg_629;

assign zext_ln879_fu_1463_p1 = and_ln879_fu_1391_p2;

always @ (posedge ap_clk) begin
    zext_ln257_reg_2005[16] <= 1'b0;
    zext_ln261_reg_2016[15] <= 1'b0;
    tmp_23_reg_2021[0] <= 1'b0;
    zext_ln277_reg_2101[16] <= 1'b0;
    shl_ln_reg_2332[0] <= 1'b0;
end

endmodule //demosaicing
