library ieee;
use ieee.std_logic_1164.all;


entity comparator is port(

	-- INPUT
	input_addrA: in std_logic_vector(47 downto 0);
	input_addrB: in std_logic_vector(47 downto 0);
	
	-- OUTPUT
	match_found: out std_logic;
	
end comparator;

architecture comp_arch of comparator is 
	
	begin
	
	process (input_addrA, input_addrB) begin
		match_found <= input_addrA and input_addrB;
	end process;
	
end comp_arch



