<stg><name>conv</name>


<trans_list>

<trans id="248" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="5" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="16" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="18" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="22" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="23" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_5), !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_4), !map !14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_3), !map !20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_2), !map !26

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_1), !map !32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_0), !map !38

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out), !map !44

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:8  %w_sumf = alloca [6 x float], align 16

]]></Node>
<StgValue><ssdm name="w_sumf"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %w_sumf_addr_2 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="w_sumf_addr_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %w_sumf_addr_3 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="w_sumf_addr_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %w_sumf_addr_4 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="w_sumf_addr_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %w_sumf_addr_5 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="w_sumf_addr_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %w_sumf_addr_6 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="w_sumf_addr_6"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %w_sumf_addr_7 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="w_sumf_addr_7"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %1

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten21 = phi i11 [ 0, %0 ], [ %add_ln51, %Filter2_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i4 [ 0, %0 ], [ %select_ln79_1, %Filter2_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten7 = phi i9 [ 0, %0 ], [ %select_ln54, %Filter2_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:3  %c_0 = phi i4 [ 0, %0 ], [ %select_ln79_3, %Filter2_Loop_end ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:4  %f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %icmp_ln51 = icmp eq i11 %indvar_flatten21, -112

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln51 = add i11 %indvar_flatten21, 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln51, label %5, label %Filter2_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter2_Loop_begin:3  %icmp_ln54 = icmp eq i9 %indvar_flatten7, 176

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Filter2_Loop_begin:4  %select_ln79 = select i1 %icmp_ln54, i4 0, i4 %c_0

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_begin:8  %xor_ln79 = xor i1 %icmp_ln54, true

]]></Node>
<StgValue><ssdm name="xor_ln79"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter2_Loop_begin:9  %icmp_ln57 = icmp eq i5 %f_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_begin:10  %and_ln79 = and i1 %icmp_ln57, %xor_ln79

]]></Node>
<StgValue><ssdm name="and_ln79"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter2_Loop_begin:11  %c = add i4 %select_ln79, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_begin:13  %or_ln79 = or i1 %and_ln79, %icmp_ln54

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter2_Loop_begin:14  %select_ln79_2 = select i1 %or_ln79, i5 0, i5 %f_0

]]></Node>
<StgValue><ssdm name="select_ln79_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Filter2_Loop_begin:15  %select_ln79_3 = select i1 %and_ln79, i4 %c, i4 %select_ln79

]]></Node>
<StgValue><ssdm name="select_ln79_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin:21  %zext_ln59 = zext i5 %select_ln79_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin:27  %conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="conv_bias_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_begin:28  %w_sum = load float* %conv_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="61" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter2_Loop_begin:0  %r = add i4 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin:1  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Filter2_Loop_begin:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Filter2_Loop_begin:5  %select_ln79_1 = select i1 %icmp_ln54, i4 %r, i4 %r_0

]]></Node>
<StgValue><ssdm name="select_ln79_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="4">
<![CDATA[
Filter2_Loop_begin:6  %zext_ln79 = zext i4 %select_ln79_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_begin:7  %mul_ln79 = mul i8 %zext_ln79, 11

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin:12  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
Filter2_Loop_begin:16  %zext_ln79_1 = zext i4 %select_ln79_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_begin:17  %add_ln79 = add i8 %zext_ln79_1, %mul_ln79

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
Filter2_Loop_begin:18  %tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln79, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin:19  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin:20  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin:22  %zext_ln79_2 = zext i5 %select_ln79_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin:23  %zext_ln79_3 = zext i5 %select_ln79_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln79_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter2_Loop_begin:24  %add_ln79_1 = add i12 %zext_ln79_3, %tmp_2_cast

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="12">
<![CDATA[
Filter2_Loop_begin:25  %zext_ln79_4 = zext i12 %add_ln79_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln79_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin:26  %conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="conv_out_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_begin:28  %w_sum = load float* %conv_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_begin:29  br label %2

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %ch_0 = phi i3 [ 0, %Filter2_Loop_begin ], [ %ch, %3 ]

]]></Node>
<StgValue><ssdm name="ch_0"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln60 = icmp eq i3 %ch_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %ch = add i3 %ch_0, 1

]]></Node>
<StgValue><ssdm name="ch"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln60, label %.preheader1.preheader.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln61 = zext i3 %ch_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %w_sumf_addr = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="w_sumf_addr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2  store float 0.000000e+00, float* %w_sumf_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0  br label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0  %indvar_flatten = phi i4 [ %add_ln63_1, %W_Col_Loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1  %wr_0 = phi i2 [ %select_ln63_1, %W_Col_Loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="wr_0"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.preheader:2  %wc_0 = phi i2 [ %wc, %W_Col_Loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="wc_0"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1.preheader:3  %icmp_ln63 = icmp eq i4 %indvar_flatten, -7

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1.preheader:4  %add_ln63_1 = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:5  br i1 %icmp_ln63, label %.preheader.preheader, label %W_Col_Loop

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
W_Col_Loop:0  %wr = add i2 %wr_0, 1

]]></Node>
<StgValue><ssdm name="wr"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
W_Col_Loop:3  %icmp_ln66 = icmp eq i2 %wc_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Col_Loop:4  %select_ln63 = select i1 %icmp_ln66, i2 0, i2 %wc_0

]]></Node>
<StgValue><ssdm name="select_ln63"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Col_Loop:5  %select_ln63_1 = select i1 %icmp_ln66, i2 %wr, i2 %wr_0

]]></Node>
<StgValue><ssdm name="select_ln63_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="2">
<![CDATA[
W_Col_Loop:6  %zext_ln71 = zext i2 %select_ln63_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Col_Loop:7  %tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln63_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="4">
<![CDATA[
W_Col_Loop:8  %zext_ln71_1 = zext i4 %tmp_4 to i5

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Col_Loop:9  %sub_ln71 = sub i5 %zext_ln71_1, %zext_ln71

]]></Node>
<StgValue><ssdm name="sub_ln71"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="2">
<![CDATA[
W_Col_Loop:10  %zext_ln63 = zext i2 %select_ln63_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Col_Loop:11  %add_ln63 = add i4 %zext_ln63, %select_ln79_1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="4">
<![CDATA[
W_Col_Loop:12  %zext_ln71_2 = zext i4 %add_ln63 to i8

]]></Node>
<StgValue><ssdm name="zext_ln71_2"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Col_Loop:13  %mul_ln71 = mul i8 %zext_ln71_2, 13

]]></Node>
<StgValue><ssdm name="mul_ln71"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="2">
<![CDATA[
W_Col_Loop:14  %zext_ln66 = zext i2 %select_ln63 to i4

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="2">
<![CDATA[
W_Col_Loop:18  %zext_ln71_3 = zext i2 %select_ln63 to i5

]]></Node>
<StgValue><ssdm name="zext_ln71_3"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Col_Loop:19  %add_ln71 = add i5 %sub_ln71, %zext_ln71_3

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
W_Col_Loop:20  %tmp_9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln71, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
W_Col_Loop:21  %add_ln71_2 = add i9 %tmp_9_cast, %zext_ln79_2

]]></Node>
<StgValue><ssdm name="add_ln71_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="9">
<![CDATA[
W_Col_Loop:22  %zext_ln71_4 = zext i9 %add_ln71_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71_4"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Col_Loop:23  %conv_weights_0_addr = getelementptr [144 x float]* @conv_weights_0, i64 0, i64 %zext_ln71_4

]]></Node>
<StgValue><ssdm name="conv_weights_0_addr"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Col_Loop:24  %conv_weights_1_addr = getelementptr [144 x float]* @conv_weights_1, i64 0, i64 %zext_ln71_4

]]></Node>
<StgValue><ssdm name="conv_weights_1_addr"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Col_Loop:25  %conv_weights_2_addr = getelementptr [144 x float]* @conv_weights_2, i64 0, i64 %zext_ln71_4

]]></Node>
<StgValue><ssdm name="conv_weights_2_addr"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Col_Loop:26  %conv_weights_3_addr = getelementptr [144 x float]* @conv_weights_3, i64 0, i64 %zext_ln71_4

]]></Node>
<StgValue><ssdm name="conv_weights_3_addr"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Col_Loop:27  %conv_weights_4_addr = getelementptr [144 x float]* @conv_weights_4, i64 0, i64 %zext_ln71_4

]]></Node>
<StgValue><ssdm name="conv_weights_4_addr"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Col_Loop:28  %conv_weights_5_addr = getelementptr [144 x float]* @conv_weights_5, i64 0, i64 %zext_ln71_4

]]></Node>
<StgValue><ssdm name="conv_weights_5_addr"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Col_Loop:29  %add_ln71_1 = add i4 %zext_ln66, %select_ln79_3

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="4">
<![CDATA[
W_Col_Loop:30  %zext_ln71_5 = zext i4 %add_ln71_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln71_5"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Col_Loop:31  %add_ln71_3 = add i8 %mul_ln71, %zext_ln71_5

]]></Node>
<StgValue><ssdm name="add_ln71_3"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="8">
<![CDATA[
W_Col_Loop:32  %zext_ln71_6 = zext i8 %add_ln71_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71_6"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Col_Loop:33  %input_0_addr = getelementptr [169 x float]* %input_0, i64 0, i64 %zext_ln71_6

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Col_Loop:34  %input_1_addr = getelementptr [169 x float]* %input_1, i64 0, i64 %zext_ln71_6

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Col_Loop:35  %input_2_addr = getelementptr [169 x float]* %input_2, i64 0, i64 %zext_ln71_6

]]></Node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Col_Loop:36  %input_3_addr = getelementptr [169 x float]* %input_3, i64 0, i64 %zext_ln71_6

]]></Node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Col_Loop:37  %input_4_addr = getelementptr [169 x float]* %input_4, i64 0, i64 %zext_ln71_6

]]></Node>
<StgValue><ssdm name="input_4_addr"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Col_Loop:38  %input_5_addr = getelementptr [169 x float]* %input_5, i64 0, i64 %zext_ln71_6

]]></Node>
<StgValue><ssdm name="input_5_addr"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:39  %conv_weights_0_load = load float* %conv_weights_0_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_load"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:40  %input_0_load = load float* %input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:45  %conv_weights_1_load = load float* %conv_weights_1_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_load"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:46  %input_1_load = load float* %input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:51  %conv_weights_2_load = load float* %conv_weights_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_load"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:52  %input_2_load = load float* %input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:57  %conv_weights_3_load = load float* %conv_weights_3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_3_load"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:58  %input_3_load = load float* %input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:63  %conv_weights_4_load = load float* %conv_weights_4_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_4_load"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:64  %input_4_load = load float* %input_4_addr, align 4

]]></Node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:69  %conv_weights_5_load = load float* %conv_weights_5_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_5_load"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:70  %input_5_load = load float* %input_5_addr, align 4

]]></Node>
<StgValue><ssdm name="input_5_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="142" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:39  %conv_weights_0_load = load float* %conv_weights_0_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_load"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:40  %input_0_load = load float* %input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:41  %tmp_s = fmul float %conv_weights_0_load, %input_0_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="3">
<![CDATA[
W_Col_Loop:42  %w_sumf_load_1 = load float* %w_sumf_addr_2, align 16

]]></Node>
<StgValue><ssdm name="w_sumf_load_1"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:45  %conv_weights_1_load = load float* %conv_weights_1_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_load"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:46  %input_1_load = load float* %input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:51  %conv_weights_2_load = load float* %conv_weights_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_load"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:52  %input_2_load = load float* %input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:57  %conv_weights_3_load = load float* %conv_weights_3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_3_load"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:58  %input_3_load = load float* %input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:63  %conv_weights_4_load = load float* %conv_weights_4_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_4_load"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:64  %input_4_load = load float* %input_4_addr, align 4

]]></Node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:69  %conv_weights_5_load = load float* %conv_weights_5_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_5_load"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="8">
<![CDATA[
W_Col_Loop:70  %input_5_load = load float* %input_5_addr, align 4

]]></Node>
<StgValue><ssdm name="input_5_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="156" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:41  %tmp_s = fmul float %conv_weights_0_load, %input_0_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="3">
<![CDATA[
W_Col_Loop:42  %w_sumf_load_1 = load float* %w_sumf_addr_2, align 16

]]></Node>
<StgValue><ssdm name="w_sumf_load_1"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:47  %tmp_2_1 = fmul float %conv_weights_1_load, %input_1_load

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="3">
<![CDATA[
W_Col_Loop:48  %w_sumf_load_2 = load float* %w_sumf_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w_sumf_load_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="160" st_id="8" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:43  %tmp_6 = fadd float %w_sumf_load_1, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:47  %tmp_2_1 = fmul float %conv_weights_1_load, %input_1_load

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="3">
<![CDATA[
W_Col_Loop:48  %w_sumf_load_2 = load float* %w_sumf_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w_sumf_load_2"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:53  %tmp_2_2 = fmul float %conv_weights_2_load, %input_2_load

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="3">
<![CDATA[
W_Col_Loop:54  %w_sumf_load_3 = load float* %w_sumf_addr_4, align 8

]]></Node>
<StgValue><ssdm name="w_sumf_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="165" st_id="9" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:43  %tmp_6 = fadd float %w_sumf_load_1, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:49  %tmp_3_1 = fadd float %w_sumf_load_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:53  %tmp_2_2 = fmul float %conv_weights_2_load, %input_2_load

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="3">
<![CDATA[
W_Col_Loop:54  %w_sumf_load_3 = load float* %w_sumf_addr_4, align 8

]]></Node>
<StgValue><ssdm name="w_sumf_load_3"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:59  %tmp_2_3 = fmul float %conv_weights_3_load, %input_3_load

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="3">
<![CDATA[
W_Col_Loop:60  %w_sumf_load_4 = load float* %w_sumf_addr_5, align 4

]]></Node>
<StgValue><ssdm name="w_sumf_load_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="171" st_id="10" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:43  %tmp_6 = fadd float %w_sumf_load_1, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:49  %tmp_3_1 = fadd float %w_sumf_load_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:55  %tmp_3_2 = fadd float %w_sumf_load_3, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:59  %tmp_2_3 = fmul float %conv_weights_3_load, %input_3_load

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="3">
<![CDATA[
W_Col_Loop:60  %w_sumf_load_4 = load float* %w_sumf_addr_5, align 4

]]></Node>
<StgValue><ssdm name="w_sumf_load_4"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:65  %tmp_2_4 = fmul float %conv_weights_4_load, %input_4_load

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="3">
<![CDATA[
W_Col_Loop:66  %w_sumf_load_5 = load float* %w_sumf_addr_6, align 16

]]></Node>
<StgValue><ssdm name="w_sumf_load_5"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
W_Col_Loop:76  %wc = add i2 %select_ln63, 1

]]></Node>
<StgValue><ssdm name="wc"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="179" st_id="11" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:43  %tmp_6 = fadd float %w_sumf_load_1, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
W_Col_Loop:44  store float %tmp_6, float* %w_sumf_addr_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:49  %tmp_3_1 = fadd float %w_sumf_load_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:55  %tmp_3_2 = fadd float %w_sumf_load_3, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:61  %tmp_3_3 = fadd float %w_sumf_load_4, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:65  %tmp_2_4 = fmul float %conv_weights_4_load, %input_4_load

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="3">
<![CDATA[
W_Col_Loop:66  %w_sumf_load_5 = load float* %w_sumf_addr_6, align 16

]]></Node>
<StgValue><ssdm name="w_sumf_load_5"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:71  %tmp_2_5 = fmul float %conv_weights_5_load, %input_5_load

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="3">
<![CDATA[
W_Col_Loop:72  %w_sumf_load_6 = load float* %w_sumf_addr_7, align 4

]]></Node>
<StgValue><ssdm name="w_sumf_load_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="188" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:49  %tmp_3_1 = fadd float %w_sumf_load_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
W_Col_Loop:50  store float %tmp_3_1, float* %w_sumf_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:55  %tmp_3_2 = fadd float %w_sumf_load_3, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:61  %tmp_3_3 = fadd float %w_sumf_load_4, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:67  %tmp_3_4 = fadd float %w_sumf_load_5, %tmp_2_4

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:71  %tmp_2_5 = fmul float %conv_weights_5_load, %input_5_load

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="3">
<![CDATA[
W_Col_Loop:72  %w_sumf_load_6 = load float* %w_sumf_addr_7, align 4

]]></Node>
<StgValue><ssdm name="w_sumf_load_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="195" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:55  %tmp_3_2 = fadd float %w_sumf_load_3, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
W_Col_Loop:56  store float %tmp_3_2, float* %w_sumf_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:61  %tmp_3_3 = fadd float %w_sumf_load_4, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:67  %tmp_3_4 = fadd float %w_sumf_load_5, %tmp_2_4

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:73  %tmp_3_5 = fadd float %w_sumf_load_6, %tmp_2_5

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="200" st_id="14" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:61  %tmp_3_3 = fadd float %w_sumf_load_4, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
W_Col_Loop:62  store float %tmp_3_3, float* %w_sumf_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:67  %tmp_3_4 = fadd float %w_sumf_load_5, %tmp_2_4

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:73  %tmp_3_5 = fadd float %w_sumf_load_6, %tmp_2_5

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="204" st_id="15" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:67  %tmp_3_4 = fadd float %w_sumf_load_5, %tmp_2_4

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
W_Col_Loop:68  store float %tmp_3_4, float* %w_sumf_addr_6, align 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:73  %tmp_3_5 = fadd float %w_sumf_load_6, %tmp_2_5

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Col_Loop:1  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @W_Row_Loop_W_Col_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
W_Col_Loop:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Col_Loop:15  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Col_Loop:16  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
W_Col_Loop:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln68"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Col_Loop:73  %tmp_3_5 = fadd float %w_sumf_load_6, %tmp_2_5

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
W_Col_Loop:74  store float %tmp_3_5, float* %w_sumf_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Col_Loop:75  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
W_Col_Loop:77  br label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %w_sum_0 = phi float [ %w_sum_1, %4 ], [ %w_sum, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w_sum_0"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:1  %ch2_0 = phi i3 [ %ch_1, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ch2_0"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %icmp_ln75 = icmp eq i3 %ch2_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %ch_1 = add i3 %ch2_0, 1

]]></Node>
<StgValue><ssdm name="ch_1"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln75, label %Filter2_Loop_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln76 = zext i3 %ch2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %w_sumf_addr_1 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="w_sumf_addr_1"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="3">
<![CDATA[
:2  %w_sumf_load = load float* %w_sumf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w_sumf_load"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:6  %tmp_7 = fcmp ogt float %w_sum_0, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter2_Loop_end:11  %f = add i5 1, %select_ln79_2

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
<literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter2_Loop_end:12  %add_ln54_1 = add i9 1, %indvar_flatten7

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
Filter2_Loop_end:13  %select_ln54 = select i1 %icmp_ln54, i9 1, i9 %add_ln54_1

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="230" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="3">
<![CDATA[
:2  %w_sumf_load = load float* %w_sumf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w_sumf_load"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %w_sum_1 = fadd float %w_sum_0, %w_sumf_load

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="232" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %w_sum_1 = fadd float %w_sum_0, %w_sumf_load

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="233" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %w_sum_1 = fadd float %w_sum_0, %w_sumf_load

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="234" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %w_sum_1 = fadd float %w_sum_0, %w_sumf_load

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="235" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="236" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
Filter2_Loop_end:0  %bitcast_ln78 = bitcast float %w_sum_0 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln78"/></StgValue>
</operation>

<operation id="237" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter2_Loop_end:1  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln78, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="238" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="23" op_0_bw="32">
<![CDATA[
Filter2_Loop_end:2  %trunc_ln78 = trunc i32 %bitcast_ln78 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_end:3  %icmp_ln78 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter2_Loop_end:4  %icmp_ln78_1 = icmp eq i23 %trunc_ln78, 0

]]></Node>
<StgValue><ssdm name="icmp_ln78_1"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end:5  %or_ln78 = or i1 %icmp_ln78_1, %icmp_ln78

]]></Node>
<StgValue><ssdm name="or_ln78"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:6  %tmp_7 = fcmp ogt float %w_sum_0, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end:7  %and_ln78 = and i1 %or_ln78, %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln78"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter2_Loop_end:8  %select_ln78 = select i1 %and_ln78, float %w_sum_0, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln78"/></StgValue>
</operation>

<operation id="245" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Filter2_Loop_end:9  store float %select_ln78, float* %conv_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="246" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter2_Loop_end:10  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="247" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_end:14  br label %1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
