set_property PACKAGE_PIN AY8 [get_ports srio_ref_clk_clk_p]

set_property PACKAGE_PIN BD8 [get_ports srio_rxp0_0]
set_property PACKAGE_PIN BD4 [get_ports srio_txp0_0]
set_property PACKAGE_PIN BC6 [get_ports srio_rxp1_0]
set_property PACKAGE_PIN BB4 [get_ports srio_txp1_0]
set_property PACKAGE_PIN BA6 [get_ports srio_rxp2_0]
set_property PACKAGE_PIN BA2 [get_ports srio_txp2_0]
set_property PACKAGE_PIN AW6 [get_ports srio_rxp3_0]
set_property PACKAGE_PIN AY4 [get_ports srio_txp3_0]

set_property PACKAGE_PIN AT18 [get_ports eclk]
set_property IOSTANDARD LVCMOS18 [get_ports eclk]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_addr[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {emif_emif_data[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports emif_nce]
set_property IOSTANDARD LVCMOS18 [get_ports emif_noe]
set_property IOSTANDARD LVCMOS18 [get_ports emif_nwe]
set_property PACKAGE_PIN BC18 [get_ports {emif_emif_addr[23]}]
set_property PACKAGE_PIN BA15 [get_ports {emif_emif_addr[22]}]
set_property PACKAGE_PIN AW16 [get_ports {emif_emif_addr[21]}]
set_property PACKAGE_PIN BD17 [get_ports {emif_emif_addr[20]}]
set_property PACKAGE_PIN BD16 [get_ports {emif_emif_addr[19]}]
set_property PACKAGE_PIN BB16 [get_ports {emif_emif_addr[18]}]
set_property PACKAGE_PIN BB15 [get_ports {emif_emif_addr[17]}]
set_property PACKAGE_PIN AW15 [get_ports {emif_emif_addr[16]}]
set_property PACKAGE_PIN BA16 [get_ports {emif_emif_addr[15]}]
set_property PACKAGE_PIN AY16 [get_ports {emif_emif_addr[14]}]
set_property PACKAGE_PIN BC17 [get_ports {emif_emif_addr[13]}]
set_property PACKAGE_PIN AW17 [get_ports {emif_emif_addr[12]}]
set_property PACKAGE_PIN BC15 [get_ports {emif_emif_addr[11]}]
set_property PACKAGE_PIN BB17 [get_ports {emif_emif_addr[10]}]
set_property PACKAGE_PIN AV15 [get_ports {emif_emif_addr[9]}]
set_property PACKAGE_PIN AR18 [get_ports {emif_emif_addr[8]}]
set_property PACKAGE_PIN BB18 [get_ports {emif_emif_addr[7]}]
set_property PACKAGE_PIN AY17 [get_ports {emif_emif_addr[6]}]
set_property PACKAGE_PIN AP16 [get_ports {emif_emif_addr[5]}]
set_property PACKAGE_PIN AV18 [get_ports {emif_emif_addr[4]}]
set_property PACKAGE_PIN AV17 [get_ports {emif_emif_addr[3]}]
set_property PACKAGE_PIN AU16 [get_ports {emif_emif_addr[2]}]
set_property PACKAGE_PIN BC19 [get_ports {emif_emif_addr[1]}]
set_property PACKAGE_PIN AR17 [get_ports {emif_emif_addr[0]}]
set_property PACKAGE_PIN AV24 [get_ports {emif_emif_data[31]}]
set_property PACKAGE_PIN AU23 [get_ports {emif_emif_data[30]}]
set_property PACKAGE_PIN AY23 [get_ports {emif_emif_data[29]}]
set_property PACKAGE_PIN AT23 [get_ports {emif_emif_data[28]}]
set_property PACKAGE_PIN AU26 [get_ports {emif_emif_data[27]}]
set_property PACKAGE_PIN AV23 [get_ports {emif_emif_data[26]}]
set_property PACKAGE_PIN AT24 [get_ports {emif_emif_data[25]}]
set_property PACKAGE_PIN AU25 [get_ports {emif_emif_data[24]}]
set_property PACKAGE_PIN AT25 [get_ports {emif_emif_data[23]}]
set_property PACKAGE_PIN AW24 [get_ports {emif_emif_data[22]}]
set_property PACKAGE_PIN AN23 [get_ports {emif_emif_data[21]}]
set_property PACKAGE_PIN AK23 [get_ports {emif_emif_data[20]}]
set_property PACKAGE_PIN BB23 [get_ports {emif_emif_data[19]}]
set_property PACKAGE_PIN BA23 [get_ports {emif_emif_data[18]}]
set_property PACKAGE_PIN AW26 [get_ports {emif_emif_data[17]}]
set_property PACKAGE_PIN AV25 [get_ports {emif_emif_data[16]}]
set_property PACKAGE_PIN BC23 [get_ports {emif_emif_data[15]}]
set_property PACKAGE_PIN AY24 [get_ports {emif_emif_data[14]}]
set_property PACKAGE_PIN BD24 [get_ports {emif_emif_data[13]}]
set_property PACKAGE_PIN BC25 [get_ports {emif_emif_data[12]}]
set_property PACKAGE_PIN BD26 [get_ports {emif_emif_data[11]}]
set_property PACKAGE_PIN BB25 [get_ports {emif_emif_data[10]}]
set_property PACKAGE_PIN BC24 [get_ports {emif_emif_data[9]}]
set_property PACKAGE_PIN BB26 [get_ports {emif_emif_data[8]}]
set_property PACKAGE_PIN BD25 [get_ports {emif_emif_data[7]}]
set_property PACKAGE_PIN BA25 [get_ports {emif_emif_data[6]}]
set_property PACKAGE_PIN BA24 [get_ports {emif_emif_data[5]}]
set_property PACKAGE_PIN AY26 [get_ports {emif_emif_data[4]}]
set_property PACKAGE_PIN BA26 [get_ports {emif_emif_data[3]}]
set_property PACKAGE_PIN AV30 [get_ports {emif_emif_data[2]}]
set_property PACKAGE_PIN AU30 [get_ports {emif_emif_data[1]}]
set_property PACKAGE_PIN AW25 [get_ports {emif_emif_data[0]}]
set_property PACKAGE_PIN AL18 [get_ports emif_nce]
set_property PACKAGE_PIN AU18 [get_ports emif_noe]
set_property PACKAGE_PIN AU17 [get_ports emif_nwe]
set_property PACKAGE_PIN M23 [get_ports rd_fifo_empty]
set_property IOSTANDARD LVCMOS18 [get_ports rd_fifo_empty]
set_property PACKAGE_PIN N23 [get_ports full]
set_property IOSTANDARD LVCMOS18 [get_ports full]
set_property PACKAGE_PIN T31 [get_ports sys_nrst]
set_property IOSTANDARD LVCMOS18 [get_ports sys_nrst]
set_property IOSTANDARD LVCMOS18 [get_ports busy]
set_property PACKAGE_PIN L23 [get_ports busy]

set_property IOSTANDARD DIFF_SSTL15 [get_ports ddr_ref_clk_clk_p]
set_property PACKAGE_PIN W10 [get_ports {pcie_ref_clk_clk_p[0]}]
set_property PACKAGE_PIN AT16 [get_ports pcie_nrst]
set_property IOSTANDARD LVCMOS18 [get_ports pcie_nrst]
set_property LOC GTHE2_CHANNEL_X1Y16 [get_cells {pdb_bd_i/hier_xdma/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN AD8 [get_ports {pcie_7x_mgt_rtl_0_rxp[7]}]
set_property PACKAGE_PIN AF4 [get_ports {pcie_7x_mgt_rtl_0_txp[7]}]
set_property LOC GTHE2_CHANNEL_X1Y17 [get_cells {pdb_bd_i/hier_xdma/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN AC6 [get_ports {pcie_7x_mgt_rtl_0_rxp[6]}]
set_property PACKAGE_PIN AE2 [get_ports {pcie_7x_mgt_rtl_0_txp[6]}]
set_property LOC GTHE2_CHANNEL_X1Y18 [get_cells {pdb_bd_i/hier_xdma/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN AA6 [get_ports {pcie_7x_mgt_rtl_0_rxp[5]}]
set_property PACKAGE_PIN AD4 [get_ports {pcie_7x_mgt_rtl_0_txp[5]}]
set_property LOC GTHE2_CHANNEL_X1Y19 [get_cells {pdb_bd_i/hier_xdma/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN Y8 [get_ports {pcie_7x_mgt_rtl_0_rxp[4]}]
set_property PACKAGE_PIN AC2 [get_ports {pcie_7x_mgt_rtl_0_txp[4]}]
set_property LOC GTHE2_CHANNEL_X1Y20 [get_cells {pdb_bd_i/hier_xdma/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN W6 [get_ports {pcie_7x_mgt_rtl_0_rxp[3]}]
set_property PACKAGE_PIN AB4 [get_ports {pcie_7x_mgt_rtl_0_txp[3]}]
set_property LOC GTHE2_CHANNEL_X1Y21 [get_cells {pdb_bd_i/hier_xdma/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN V8 [get_ports {pcie_7x_mgt_rtl_0_rxp[2]}]
set_property PACKAGE_PIN AA2 [get_ports {pcie_7x_mgt_rtl_0_txp[2]}]
set_property LOC GTHE2_CHANNEL_X1Y22 [get_cells {pdb_bd_i/hier_xdma/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN U6 [get_ports {pcie_7x_mgt_rtl_0_rxp[1]}]
set_property PACKAGE_PIN Y4 [get_ports {pcie_7x_mgt_rtl_0_txp[1]}]
set_property LOC GTHE2_CHANNEL_X1Y23 [get_cells {pdb_bd_i/hier_xdma/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property PACKAGE_PIN T8 [get_ports {pcie_7x_mgt_rtl_0_rxp[0]}]
set_property PACKAGE_PIN W2 [get_ports {pcie_7x_mgt_rtl_0_txp[0]}]
set_property PACKAGE_PIN M25 [get_ports {rdwr_done[1]}]
set_property PACKAGE_PIN K26 [get_ports {rdwr_done[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rdwr_done[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rdwr_done[0]}]

