INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab1/stateMachine/stateMachine.srcs/sources_1/new/seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab1/stateMachine/stateMachine.srcs/sim_1/new/seq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab1/stateMachine/stateMachine.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
