#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ca1430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ca15c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1c942d0 .functor NOT 1, L_0x1ced300, C4<0>, C4<0>, C4<0>;
L_0x1ced0e0 .functor XOR 2, L_0x1cecf80, L_0x1ced040, C4<00>, C4<00>;
L_0x1ced1f0 .functor XOR 2, L_0x1ced0e0, L_0x1ced150, C4<00>, C4<00>;
v0x1ce9080_0 .net *"_ivl_10", 1 0, L_0x1ced150;  1 drivers
v0x1ce9180_0 .net *"_ivl_12", 1 0, L_0x1ced1f0;  1 drivers
v0x1ce9260_0 .net *"_ivl_2", 1 0, L_0x1cec550;  1 drivers
v0x1ce9320_0 .net *"_ivl_4", 1 0, L_0x1cecf80;  1 drivers
v0x1ce9400_0 .net *"_ivl_6", 1 0, L_0x1ced040;  1 drivers
v0x1ce9530_0 .net *"_ivl_8", 1 0, L_0x1ced0e0;  1 drivers
v0x1ce9610_0 .net "a", 0 0, v0x1ce6820_0;  1 drivers
v0x1ce96b0_0 .net "b", 0 0, v0x1ce68c0_0;  1 drivers
v0x1ce9750_0 .net "c", 0 0, v0x1ce6960_0;  1 drivers
v0x1ce97f0_0 .var "clk", 0 0;
v0x1ce9890_0 .net "d", 0 0, v0x1ce6aa0_0;  1 drivers
v0x1ce9930_0 .net "out_pos_dut", 0 0, L_0x1cecd20;  1 drivers
v0x1ce99d0_0 .net "out_pos_ref", 0 0, L_0x1ceb010;  1 drivers
v0x1ce9a70_0 .net "out_sop_dut", 0 0, L_0x1cebf70;  1 drivers
v0x1ce9b10_0 .net "out_sop_ref", 0 0, L_0x1cc0fd0;  1 drivers
v0x1ce9bb0_0 .var/2u "stats1", 223 0;
v0x1ce9c50_0 .var/2u "strobe", 0 0;
v0x1ce9e00_0 .net "tb_match", 0 0, L_0x1ced300;  1 drivers
v0x1ce9ed0_0 .net "tb_mismatch", 0 0, L_0x1c942d0;  1 drivers
v0x1ce9f70_0 .net "wavedrom_enable", 0 0, v0x1ce6d70_0;  1 drivers
v0x1cea040_0 .net "wavedrom_title", 511 0, v0x1ce6e10_0;  1 drivers
L_0x1cec550 .concat [ 1 1 0 0], L_0x1ceb010, L_0x1cc0fd0;
L_0x1cecf80 .concat [ 1 1 0 0], L_0x1ceb010, L_0x1cc0fd0;
L_0x1ced040 .concat [ 1 1 0 0], L_0x1cecd20, L_0x1cebf70;
L_0x1ced150 .concat [ 1 1 0 0], L_0x1ceb010, L_0x1cc0fd0;
L_0x1ced300 .cmp/eeq 2, L_0x1cec550, L_0x1ced1f0;
S_0x1ca1750 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ca15c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c946b0 .functor AND 1, v0x1ce6960_0, v0x1ce6aa0_0, C4<1>, C4<1>;
L_0x1c94a90 .functor NOT 1, v0x1ce6820_0, C4<0>, C4<0>, C4<0>;
L_0x1c94e70 .functor NOT 1, v0x1ce68c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c950f0 .functor AND 1, L_0x1c94a90, L_0x1c94e70, C4<1>, C4<1>;
L_0x1cabfc0 .functor AND 1, L_0x1c950f0, v0x1ce6960_0, C4<1>, C4<1>;
L_0x1cc0fd0 .functor OR 1, L_0x1c946b0, L_0x1cabfc0, C4<0>, C4<0>;
L_0x1cea490 .functor NOT 1, v0x1ce68c0_0, C4<0>, C4<0>, C4<0>;
L_0x1cea500 .functor OR 1, L_0x1cea490, v0x1ce6aa0_0, C4<0>, C4<0>;
L_0x1cea610 .functor AND 1, v0x1ce6960_0, L_0x1cea500, C4<1>, C4<1>;
L_0x1cea6d0 .functor NOT 1, v0x1ce6820_0, C4<0>, C4<0>, C4<0>;
L_0x1cea7a0 .functor OR 1, L_0x1cea6d0, v0x1ce68c0_0, C4<0>, C4<0>;
L_0x1cea810 .functor AND 1, L_0x1cea610, L_0x1cea7a0, C4<1>, C4<1>;
L_0x1cea990 .functor NOT 1, v0x1ce68c0_0, C4<0>, C4<0>, C4<0>;
L_0x1ceaa00 .functor OR 1, L_0x1cea990, v0x1ce6aa0_0, C4<0>, C4<0>;
L_0x1cea920 .functor AND 1, v0x1ce6960_0, L_0x1ceaa00, C4<1>, C4<1>;
L_0x1ceab90 .functor NOT 1, v0x1ce6820_0, C4<0>, C4<0>, C4<0>;
L_0x1ceac90 .functor OR 1, L_0x1ceab90, v0x1ce6aa0_0, C4<0>, C4<0>;
L_0x1cead50 .functor AND 1, L_0x1cea920, L_0x1ceac90, C4<1>, C4<1>;
L_0x1ceaf00 .functor XNOR 1, L_0x1cea810, L_0x1cead50, C4<0>, C4<0>;
v0x1c93c00_0 .net *"_ivl_0", 0 0, L_0x1c946b0;  1 drivers
v0x1c94000_0 .net *"_ivl_12", 0 0, L_0x1cea490;  1 drivers
v0x1c943e0_0 .net *"_ivl_14", 0 0, L_0x1cea500;  1 drivers
v0x1c947c0_0 .net *"_ivl_16", 0 0, L_0x1cea610;  1 drivers
v0x1c94ba0_0 .net *"_ivl_18", 0 0, L_0x1cea6d0;  1 drivers
v0x1c94f80_0 .net *"_ivl_2", 0 0, L_0x1c94a90;  1 drivers
v0x1c95200_0 .net *"_ivl_20", 0 0, L_0x1cea7a0;  1 drivers
v0x1ce4d90_0 .net *"_ivl_24", 0 0, L_0x1cea990;  1 drivers
v0x1ce4e70_0 .net *"_ivl_26", 0 0, L_0x1ceaa00;  1 drivers
v0x1ce4f50_0 .net *"_ivl_28", 0 0, L_0x1cea920;  1 drivers
v0x1ce5030_0 .net *"_ivl_30", 0 0, L_0x1ceab90;  1 drivers
v0x1ce5110_0 .net *"_ivl_32", 0 0, L_0x1ceac90;  1 drivers
v0x1ce51f0_0 .net *"_ivl_36", 0 0, L_0x1ceaf00;  1 drivers
L_0x7f9d42afb018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ce52b0_0 .net *"_ivl_38", 0 0, L_0x7f9d42afb018;  1 drivers
v0x1ce5390_0 .net *"_ivl_4", 0 0, L_0x1c94e70;  1 drivers
v0x1ce5470_0 .net *"_ivl_6", 0 0, L_0x1c950f0;  1 drivers
v0x1ce5550_0 .net *"_ivl_8", 0 0, L_0x1cabfc0;  1 drivers
v0x1ce5630_0 .net "a", 0 0, v0x1ce6820_0;  alias, 1 drivers
v0x1ce56f0_0 .net "b", 0 0, v0x1ce68c0_0;  alias, 1 drivers
v0x1ce57b0_0 .net "c", 0 0, v0x1ce6960_0;  alias, 1 drivers
v0x1ce5870_0 .net "d", 0 0, v0x1ce6aa0_0;  alias, 1 drivers
v0x1ce5930_0 .net "out_pos", 0 0, L_0x1ceb010;  alias, 1 drivers
v0x1ce59f0_0 .net "out_sop", 0 0, L_0x1cc0fd0;  alias, 1 drivers
v0x1ce5ab0_0 .net "pos0", 0 0, L_0x1cea810;  1 drivers
v0x1ce5b70_0 .net "pos1", 0 0, L_0x1cead50;  1 drivers
L_0x1ceb010 .functor MUXZ 1, L_0x7f9d42afb018, L_0x1cea810, L_0x1ceaf00, C4<>;
S_0x1ce5cf0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ca15c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ce6820_0 .var "a", 0 0;
v0x1ce68c0_0 .var "b", 0 0;
v0x1ce6960_0 .var "c", 0 0;
v0x1ce6a00_0 .net "clk", 0 0, v0x1ce97f0_0;  1 drivers
v0x1ce6aa0_0 .var "d", 0 0;
v0x1ce6b90_0 .var/2u "fail", 0 0;
v0x1ce6c30_0 .var/2u "fail1", 0 0;
v0x1ce6cd0_0 .net "tb_match", 0 0, L_0x1ced300;  alias, 1 drivers
v0x1ce6d70_0 .var "wavedrom_enable", 0 0;
v0x1ce6e10_0 .var "wavedrom_title", 511 0;
E_0x1c9fda0/0 .event negedge, v0x1ce6a00_0;
E_0x1c9fda0/1 .event posedge, v0x1ce6a00_0;
E_0x1c9fda0 .event/or E_0x1c9fda0/0, E_0x1c9fda0/1;
S_0x1ce6020 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1ce5cf0;
 .timescale -12 -12;
v0x1ce6260_0 .var/2s "i", 31 0;
E_0x1c9fc40 .event posedge, v0x1ce6a00_0;
S_0x1ce6360 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1ce5cf0;
 .timescale -12 -12;
v0x1ce6560_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ce6640 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1ce5cf0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ce6ff0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ca15c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ceb1c0 .functor NOT 1, v0x1ce6820_0, C4<0>, C4<0>, C4<0>;
L_0x1ceb250 .functor NOT 1, v0x1ce68c0_0, C4<0>, C4<0>, C4<0>;
L_0x1ceb3f0 .functor AND 1, L_0x1ceb1c0, L_0x1ceb250, C4<1>, C4<1>;
L_0x1ceb500 .functor NOT 1, v0x1ce6960_0, C4<0>, C4<0>, C4<0>;
L_0x1ceb6b0 .functor AND 1, L_0x1ceb3f0, L_0x1ceb500, C4<1>, C4<1>;
L_0x1ceb7c0 .functor AND 1, L_0x1ceb6b0, v0x1ce6aa0_0, C4<1>, C4<1>;
L_0x1ceb9d0 .functor AND 1, v0x1ce6820_0, v0x1ce68c0_0, C4<1>, C4<1>;
L_0x1cebb50 .functor AND 1, L_0x1ceb9d0, v0x1ce6960_0, C4<1>, C4<1>;
L_0x1cebc60 .functor NOT 1, v0x1ce6aa0_0, C4<0>, C4<0>, C4<0>;
L_0x1cebcd0 .functor AND 1, L_0x1cebb50, L_0x1cebc60, C4<1>, C4<1>;
L_0x1cebe40 .functor OR 1, L_0x1ceb7c0, L_0x1cebcd0, C4<0>, C4<0>;
L_0x1cebf00 .functor AND 1, v0x1ce6820_0, v0x1ce68c0_0, C4<1>, C4<1>;
L_0x1cebfe0 .functor AND 1, L_0x1cebf00, v0x1ce6960_0, C4<1>, C4<1>;
L_0x1cec0a0 .functor AND 1, L_0x1cebfe0, v0x1ce6aa0_0, C4<1>, C4<1>;
L_0x1cebf70 .functor OR 1, L_0x1cebe40, L_0x1cec0a0, C4<0>, C4<0>;
L_0x1cec2d0 .functor NOT 1, v0x1ce6820_0, C4<0>, C4<0>, C4<0>;
L_0x1cec3d0 .functor NOT 1, v0x1ce68c0_0, C4<0>, C4<0>, C4<0>;
L_0x1cec440 .functor OR 1, L_0x1cec2d0, L_0x1cec3d0, C4<0>, C4<0>;
L_0x1cec5f0 .functor NOT 1, v0x1ce6960_0, C4<0>, C4<0>, C4<0>;
L_0x1cec660 .functor OR 1, L_0x1cec440, L_0x1cec5f0, C4<0>, C4<0>;
L_0x1cec820 .functor OR 1, L_0x1cec660, v0x1ce6aa0_0, C4<0>, C4<0>;
L_0x1cec8e0 .functor OR 1, v0x1ce6820_0, v0x1ce68c0_0, C4<0>, C4<0>;
L_0x1ceca10 .functor OR 1, L_0x1cec8e0, v0x1ce6960_0, C4<0>, C4<0>;
L_0x1cecad0 .functor NOT 1, v0x1ce6aa0_0, C4<0>, C4<0>, C4<0>;
L_0x1cecc10 .functor OR 1, L_0x1ceca10, L_0x1cecad0, C4<0>, C4<0>;
L_0x1cecd20 .functor AND 1, L_0x1cec820, L_0x1cecc10, C4<1>, C4<1>;
v0x1ce71b0_0 .net *"_ivl_0", 0 0, L_0x1ceb1c0;  1 drivers
v0x1ce7290_0 .net *"_ivl_10", 0 0, L_0x1ceb7c0;  1 drivers
v0x1ce7370_0 .net *"_ivl_12", 0 0, L_0x1ceb9d0;  1 drivers
v0x1ce7460_0 .net *"_ivl_14", 0 0, L_0x1cebb50;  1 drivers
v0x1ce7540_0 .net *"_ivl_16", 0 0, L_0x1cebc60;  1 drivers
v0x1ce7670_0 .net *"_ivl_18", 0 0, L_0x1cebcd0;  1 drivers
v0x1ce7750_0 .net *"_ivl_2", 0 0, L_0x1ceb250;  1 drivers
v0x1ce7830_0 .net *"_ivl_20", 0 0, L_0x1cebe40;  1 drivers
v0x1ce7910_0 .net *"_ivl_22", 0 0, L_0x1cebf00;  1 drivers
v0x1ce7a80_0 .net *"_ivl_24", 0 0, L_0x1cebfe0;  1 drivers
v0x1ce7b60_0 .net *"_ivl_26", 0 0, L_0x1cec0a0;  1 drivers
v0x1ce7c40_0 .net *"_ivl_30", 0 0, L_0x1cec2d0;  1 drivers
v0x1ce7d20_0 .net *"_ivl_32", 0 0, L_0x1cec3d0;  1 drivers
v0x1ce7e00_0 .net *"_ivl_34", 0 0, L_0x1cec440;  1 drivers
v0x1ce7ee0_0 .net *"_ivl_36", 0 0, L_0x1cec5f0;  1 drivers
v0x1ce7fc0_0 .net *"_ivl_38", 0 0, L_0x1cec660;  1 drivers
v0x1ce80a0_0 .net *"_ivl_4", 0 0, L_0x1ceb3f0;  1 drivers
v0x1ce8290_0 .net *"_ivl_40", 0 0, L_0x1cec820;  1 drivers
v0x1ce8370_0 .net *"_ivl_42", 0 0, L_0x1cec8e0;  1 drivers
v0x1ce8450_0 .net *"_ivl_44", 0 0, L_0x1ceca10;  1 drivers
v0x1ce8530_0 .net *"_ivl_46", 0 0, L_0x1cecad0;  1 drivers
v0x1ce8610_0 .net *"_ivl_48", 0 0, L_0x1cecc10;  1 drivers
v0x1ce86f0_0 .net *"_ivl_6", 0 0, L_0x1ceb500;  1 drivers
v0x1ce87d0_0 .net *"_ivl_8", 0 0, L_0x1ceb6b0;  1 drivers
v0x1ce88b0_0 .net "a", 0 0, v0x1ce6820_0;  alias, 1 drivers
v0x1ce8950_0 .net "b", 0 0, v0x1ce68c0_0;  alias, 1 drivers
v0x1ce8a40_0 .net "c", 0 0, v0x1ce6960_0;  alias, 1 drivers
v0x1ce8b30_0 .net "d", 0 0, v0x1ce6aa0_0;  alias, 1 drivers
v0x1ce8c20_0 .net "out_pos", 0 0, L_0x1cecd20;  alias, 1 drivers
v0x1ce8ce0_0 .net "out_sop", 0 0, L_0x1cebf70;  alias, 1 drivers
S_0x1ce8e60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ca15c0;
 .timescale -12 -12;
E_0x1c899f0 .event anyedge, v0x1ce9c50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ce9c50_0;
    %nor/r;
    %assign/vec4 v0x1ce9c50_0, 0;
    %wait E_0x1c899f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ce5cf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce6b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce6c30_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ce5cf0;
T_4 ;
    %wait E_0x1c9fda0;
    %load/vec4 v0x1ce6cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce6b90_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ce5cf0;
T_5 ;
    %wait E_0x1c9fc40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce68c0_0, 0;
    %assign/vec4 v0x1ce6820_0, 0;
    %wait E_0x1c9fc40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce68c0_0, 0;
    %assign/vec4 v0x1ce6820_0, 0;
    %wait E_0x1c9fc40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce68c0_0, 0;
    %assign/vec4 v0x1ce6820_0, 0;
    %wait E_0x1c9fc40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce68c0_0, 0;
    %assign/vec4 v0x1ce6820_0, 0;
    %wait E_0x1c9fc40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce68c0_0, 0;
    %assign/vec4 v0x1ce6820_0, 0;
    %wait E_0x1c9fc40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce68c0_0, 0;
    %assign/vec4 v0x1ce6820_0, 0;
    %wait E_0x1c9fc40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce68c0_0, 0;
    %assign/vec4 v0x1ce6820_0, 0;
    %wait E_0x1c9fc40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce68c0_0, 0;
    %assign/vec4 v0x1ce6820_0, 0;
    %wait E_0x1c9fc40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce68c0_0, 0;
    %assign/vec4 v0x1ce6820_0, 0;
    %wait E_0x1c9fc40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce68c0_0, 0;
    %assign/vec4 v0x1ce6820_0, 0;
    %wait E_0x1c9fc40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce68c0_0, 0;
    %assign/vec4 v0x1ce6820_0, 0;
    %wait E_0x1c9fc40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce68c0_0, 0;
    %assign/vec4 v0x1ce6820_0, 0;
    %wait E_0x1c9fc40;
    %load/vec4 v0x1ce6b90_0;
    %store/vec4 v0x1ce6c30_0, 0, 1;
    %fork t_1, S_0x1ce6020;
    %jmp t_0;
    .scope S_0x1ce6020;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ce6260_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1ce6260_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1c9fc40;
    %load/vec4 v0x1ce6260_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce68c0_0, 0;
    %assign/vec4 v0x1ce6820_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ce6260_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ce6260_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1ce5cf0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c9fda0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ce6aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce6960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ce68c0_0, 0;
    %assign/vec4 v0x1ce6820_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ce6b90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ce6c30_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ca15c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce97f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce9c50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ca15c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ce97f0_0;
    %inv;
    %store/vec4 v0x1ce97f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ca15c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ce6a00_0, v0x1ce9ed0_0, v0x1ce9610_0, v0x1ce96b0_0, v0x1ce9750_0, v0x1ce9890_0, v0x1ce9b10_0, v0x1ce9a70_0, v0x1ce99d0_0, v0x1ce9930_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ca15c0;
T_9 ;
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ca15c0;
T_10 ;
    %wait E_0x1c9fda0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ce9bb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce9bb0_0, 4, 32;
    %load/vec4 v0x1ce9e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce9bb0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ce9bb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce9bb0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ce9b10_0;
    %load/vec4 v0x1ce9b10_0;
    %load/vec4 v0x1ce9a70_0;
    %xor;
    %load/vec4 v0x1ce9b10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce9bb0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce9bb0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ce99d0_0;
    %load/vec4 v0x1ce99d0_0;
    %load/vec4 v0x1ce9930_0;
    %xor;
    %load/vec4 v0x1ce99d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce9bb0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ce9bb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce9bb0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response0/top_module.sv";
