****************************************
Report : report clock qor
        -type structure
        -nosplit
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:49:12 2019
****************************************

C5 is corner mode_norm.fast.RCmin
C6 is corner mode_norm.fast.RCmin_bc
C1 is corner mode_norm.slow.RCmax
C3 is corner mode_norm.worst_low.RCmax

Printing structure of clock (mode mode_norm.slow.RCmax) at root pin clock:
(0) clock [in Port] [Location (34.30, 0.01)] [Net: clock] [Fanout: 2] 
 (1) cto_buf_5584:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (49.15, 0.77)] [Net: cts73] [Fanout: 1] 
  (2) cto_buf_5517:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (43.97, 0.77)] [Net: cts39] [Fanout: 1] 
   (3) cto_dtrdly_5537:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.01, 26.88)] [Net: cts45] [Fanout: 1] 
    (4) cto_dtrdly_5539:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.10, 37.63)] [Net: cts47] [Fanout: 1] 
     (5) cto_dtrdly_5545:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (18.43, 28.42)] [Net: cts53] [Fanout: 1] 
      (6) cto_dtrdly_5544:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (18.62, 34.56)] [Net: cts52] [Fanout: 1] 
       (7) cto_dtrdly_5542:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (18.69, 28.42)] [Net: cts50] [Fanout: 1] 
        (8) cto_dtrdly_5540:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (18.30, 26.88)] [Net: cts48] [Fanout: 1] 
         (9) cto_dtrdly_5538:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.20, 28.42)] [Net: cts46] [Fanout: 1] 
          (10) cto_dtrdly_5536:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (44.16, 28.42)] [Net: cts44] [Fanout: 1] 
           (11) cto_dtrdly_5534:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.14, 3.84)] [Net: cts42] [Fanout: 1] 
            (12) cto_dtrdly_5530:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (39.30, 2.30)] [Net: cts40] [Fanout: 3] 
             (13) clk_gate_state_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.74, 3.84)] [Net: clk_gate_state_reg/ENCLK] [ICG] [Fanout: 4] 
              (14) resHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 4.98)] [SINK PIN] 
              (14) state_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.71, 3.45)] [SINK PIN] 
              (14) state_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.11, 4.98)] [SINK PIN] 
              (14) state_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 4.98)] [SINK PIN] 
             (13) clk_gate_req_dw_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (37.06, 2.30)] [Net: clk_gate_req_dw_reg/ENCLK] [ICG] [Fanout: 1] 
              (14) cto_buf_drc_4732:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (39.55, 2.30)] [Net: cts0] [Fanout: 7] 
               (15) req_tag_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 1.16)] [SINK PIN] 
               (15) req_dw_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 1.16)] [SINK PIN] 
               (15) isHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 1.91)] [SINK PIN] 
               (15) req_tag_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 1.91)] [SINK PIN] 
               (15) req_tag_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 1.16)] [SINK PIN] 
               (15) req_tag_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 1.91)] [SINK PIN] 
               (15) req_tag_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.98, 1.91)] [SINK PIN] 
             (13) clk_gate_count_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (33.15, 9.98)] [Net: clk_gate_count_reg/ENCLK] [ICG] [Fanout: 1] 
              (14) cto_buf_drc_4763:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (34.18, 8.45)] [Net: cts1] [Fanout: 8] 
               (15) count_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.79, 9.59)] [SINK PIN] 
               (15) neg_out_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.78, 8.06)] [SINK PIN] 
               (15) count_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 11.13)] [SINK PIN] 
               (15) count_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 11.91)] [SINK PIN] 
               (15) count_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 8.84)] [SINK PIN] 
               (15) count_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.30, 12.66)] [SINK PIN] 
               (15) count_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 12.66)] [SINK PIN] 
               (15) count_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.96, 11.91)] [SINK PIN] 
 (1) cts_inv_10434727:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (35.46, 0.77)] [Net: ctsbuf_net_872799] [Fanout: 1] 
  (2) cts_inv_10394723:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (34.30, 2.30)] [Net: ctsbuf_net_862798] [Fanout: 1] 
   (3) cts_inv_10034687:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 22.27)] [Net: ctsbuf_net_772789] [Fanout: 1] 
    (4) cts_inv_9994683:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 25.34)] [Net: ctsbuf_net_762788] [Fanout: 2] 
     (5) cts_inv_9874671:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 25.34)] [Net: ctsbuf_net_732785] [Fanout: 1] 
      (6) cto_buf_drc_4790:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (37.82, 22.27)] [Net: cts4] [Fanout: 1] 
       (7) cts_inv_9834667:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 17.66)] [Net: ctsbuf_net_722784] [Fanout: 1] 
        (8) cto_buf_drc_4791:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (37.63, 17.66)] [Net: cts5] [Fanout: 1] 
         (9) cts_inv_9794663:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.38, 14.59)] [Net: ctsbuf_net_712783] [Fanout: 1] 
          (10) cts_inv_9754659:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (34.30, 3.84)] [Net: ctsbuf_net_702782] [Fanout: 1] 
           (11) clk_gate_divisor_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (31.23, 25.34)] [Net: clk_gate_divisor_reg/ENCLK] [ICG] [Fanout: 2] 
            (12) cto_buf_drc_5117:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.94, 26.88)] [Net: cts11] [Fanout: 1] 
             (13) cto_buf_drc_5119:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (34.43, 26.88)] [Net: cts13] [Fanout: 3] 
              (14) buf_drc_cln5140:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.76, 28.42)] [Net: cts16] [Fanout: 1] 
               (15) cto_buf_drc_5145:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (45.31, 36.10)] [Net: cts21] [Fanout: 17] 
                (16) divisor_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.46, 32.63)] [SINK PIN] 
                (16) divisor_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 46.46)] [SINK PIN] 
                (16) divisor_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 45.70)] [SINK PIN] 
                (16) divisor_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.24, 46.46)] [SINK PIN] 
                (16) divisor_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.42, 45.70)] [SINK PIN] 
                (16) divisor_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.42, 46.46)] [SINK PIN] 
                (16) divisor_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.34, 45.70)] [SINK PIN] 
                (16) divisor_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 44.92)] [SINK PIN] 
                (16) divisor_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 43.38)] [SINK PIN] 
                (16) divisor_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 42.63)] [SINK PIN] 
                (16) divisor_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 41.10)] [SINK PIN] 
                (16) divisor_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.79, 40.31)] [SINK PIN] 
                (16) divisor_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.30, 38.02)] [SINK PIN] 
                (16) divisor_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 37.24)] [SINK PIN] 
                (16) divisor_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 35.70)] [SINK PIN] 
                (16) divisor_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 34.95)] [SINK PIN] 
                (16) divisor_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.38, 33.42)] [SINK PIN] 
              (14) cto_buf_drc_5142:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (42.62, 20.74)] [Net: cts18] [Fanout: 8] 
               (15) divisor_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.55, 4.98)] [SINK PIN] 
               (15) divisor_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.05, 18.81)] [SINK PIN] 
               (15) divisor_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 19.59)] [SINK PIN] 
               (15) divisor_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.47, 17.27)] [SINK PIN] 
               (15) divisor_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 16.52)] [SINK PIN] 
               (15) divisor_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 14.98)] [SINK PIN] 
               (15) divisor_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.55, 13.45)] [SINK PIN] 
               (15) divisor_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 4.23)] [SINK PIN] 
              (14) buf_drc_cln5141:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (39.42, 26.88)] [Net: cts17] [Fanout: 8] 
               (15) divisor_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.11, 21.13)] [SINK PIN] 
               (15) divisor_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 31.10)] [SINK PIN] 
               (15) divisor_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.94, 30.34)] [SINK PIN] 
               (15) divisor_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 26.49)] [SINK PIN] 
               (15) divisor_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 25.74)] [SINK PIN] 
               (15) divisor_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 23.42)] [SINK PIN] 
               (15) divisor_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 24.20)] [SINK PIN] 
               (15) divisor_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 21.88)] [SINK PIN] 
            (12) cto_buf_drc_5116:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (32.32, 26.88)] [Net: cts10] [Fanout: 1] 
             (13) cto_buf_drc_5084:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (31.36, 25.34)] [Net: cts8] [Fanout: 2] 
              (14) cto_buf_drc_5189:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (29.06, 29.95)] [Net: cts29] [Fanout: 1] 
               (15) cto_buf_drc_5192:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (23.87, 39.17)] [Net: cts32] [Fanout: 16] 
                (16) divisor_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 45.70)] [SINK PIN] 
                (16) divisor_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.52, 41.10)] [SINK PIN] 
                (16) divisor_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.90, 40.31)] [SINK PIN] 
                (16) divisor_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.65, 42.63)] [SINK PIN] 
                (16) divisor_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 43.38)] [SINK PIN] 
                (16) divisor_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.55, 43.38)] [SINK PIN] 
                (16) divisor_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.91, 41.85)] [SINK PIN] 
                (16) divisor_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 43.38)] [SINK PIN] 
                (16) divisor_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.69, 41.85)] [SINK PIN] 
                (16) divisor_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 44.17)] [SINK PIN] 
                (16) divisor_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.51, 41.85)] [SINK PIN] 
                (16) divisor_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 43.38)] [SINK PIN] 
                (16) divisor_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 42.63)] [SINK PIN] 
                (16) divisor_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.74, 41.85)] [SINK PIN] 
                (16) divisor_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.35, 41.10)] [SINK PIN] 
                (16) divisor_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.24, 40.31)] [SINK PIN] 
              (14) cto_buf_5587:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (41.98, 34.56)] [Net: cts75] [Fanout: 2] 
               (15) cto_buf_drc_5194:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (23.81, 36.10)] [Net: cts34] [Fanout: 8] 
                (16) divisor_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.77, 36.49)] [SINK PIN] 
                (16) divisor_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 36.49)] [SINK PIN] 
                (16) divisor_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 34.95)] [SINK PIN] 
                (16) divisor_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 35.70)] [SINK PIN] 
                (16) divisor_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.29, 38.78)] [SINK PIN] 
                (16) divisor_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 37.24)] [SINK PIN] 
                (16) divisor_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 39.56)] [SINK PIN] 
                (16) divisor_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.15, 38.02)] [SINK PIN] 
               (15) cto_buf_drc_5193:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.06, 16.13)] [Net: cts33] [Fanout: 8] 
                (16) divisor_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.46, 32.63)] [SINK PIN] 
                (16) divisor_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.42, 4.98)] [SINK PIN] 
                (16) divisor_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.48, 6.52)] [SINK PIN] 
                (16) divisor_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.66, 6.52)] [SINK PIN] 
                (16) divisor_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.59, 8.06)] [SINK PIN] 
                (16) divisor_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.40, 19.59)] [SINK PIN] 
                (16) divisor_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 20.34)] [SINK PIN] 
                (16) divisor_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 31.10)] [SINK PIN] 
     (5) clk_gate_remainder_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.10, 28.42)] [Net: clk_gate_remainder_reg/ctsbuf_net_62718] [ICG] [Fanout: 1] 
      (6) clk_gate_remainder_reg/cts_buf_7854469:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (25.28, 29.95)] [Net: clk_gate_remainder_reg/p_abuf8] [Fanout: 2] 
       (7) clk_gate_remainder_reg/cts_buf_7774461:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.79, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_652777] [Fanout: 2] 
        (8) clk_gate_remainder_reg/cto_dtrdly_5566:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (37.31, 13.06)] [Net: clk_gate_remainder_reg/cts20] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_dtrdly_5568:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (37.44, 17.66)] [Net: clk_gate_remainder_reg/cts22] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cto_dtrdly_5567:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (37.82, 13.06)] [Net: clk_gate_remainder_reg/cts21] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cto_dtrdly_5565:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.16, 14.59)] [Net: clk_gate_remainder_reg/cts19] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_7724456:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.61, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_632775] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_7634447:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_612773] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_7544438:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_592771] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_7454429:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.45, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_572769] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_7364420:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.45, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_552767] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_7264410:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_522764] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_6694353:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_392751] [Fanout: 1] 
                   (19) clk_gate_remainder_reg/cts_inv_6354319:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.33, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_322744] [Fanout: 2] 
                    (20) clk_gate_remainder_reg/cts_inv_6074291:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_262738] [Fanout: 1] 
                     (21) clk_gate_remainder_reg/cts_inv_5434227:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (43.52, 37.63)] [Net: clk_gate_remainder_reg/p_abuf1] [Fanout: 8] 
                      (22) remainder_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.94, 37.24)] [SINK PIN] 
                      (22) clk_gate_remainder_reg/cts_inv_4924176:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.97, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_102722] [Fanout: 1] 
                       (23) clk_gate_remainder_reg/cts_inv_4694153:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 45.31)] [Net: clk_gate_remainder_reg/ENCLK] [Fanout: 4] 
                        (24) remainder_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 47.99)] [BALANCE PIN] [Offset values] 
                        (24) remainder_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 46.46)] [BALANCE PIN] [Offset values] 
                        (24) remainder_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 45.70)] [BALANCE PIN] [Offset values] 
                        (24) remainder_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 46.46)] [BALANCE PIN] [Offset values] 
                      (22) cto_buf_drc_5208:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (31.62, 39.17)] [Net: cts36] [Fanout: 3] 
                       (23) remainder_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 43.38)] [BALANCE PIN] [Offset values] 
                       (23) remainder_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 32.63)] [BALANCE PIN] [Offset values] 
                       (23) remainder_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 34.17)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.74, 42.63)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.51, 41.85)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 41.10)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.46, 40.31)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 39.56)] [SINK PIN] 
                    (20) clk_gate_remainder_reg/cts_inv_6064290:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (42.62, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_252737] [Fanout: 1] 
                     (21) clk_gate_remainder_reg/cts_inv_5464230:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (42.11, 29.95)] [Net: clk_gate_remainder_reg/p_abuf7] [Fanout: 18] 
                      (22) remainder_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.86, 28.02)] [SINK PIN] 
                      (22) remainder_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 21.13)] [SINK PIN] 
                      (22) remainder_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 21.88)] [SINK PIN] 
                      (22) remainder_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 23.42)] [SINK PIN] 
                      (22) remainder_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 24.20)] [SINK PIN] 
                      (22) remainder_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 25.74)] [SINK PIN] 
                      (22) remainder_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 26.49)] [SINK PIN] 
                      (22) remainder_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.18, 28.02)] [SINK PIN] 
                      (22) remainder_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.54, 36.49)] [SINK PIN] 
                      (22) remainder_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.02, 35.70)] [SINK PIN] 
                      (22) remainder_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 34.95)] [SINK PIN] 
                      (22) remainder_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 28.81)] [SINK PIN] 
                      (22) remainder_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 33.42)] [SINK PIN] 
                      (22) remainder_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 32.63)] [SINK PIN] 
                      (22) remainder_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 32.63)] [SINK PIN] 
                      (22) remainder_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.82, 30.34)] [SINK PIN] 
                      (22) remainder_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 31.10)] [SINK PIN] 
                      (22) remainder_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 28.02)] [SINK PIN] 
        (8) clk_gate_remainder_reg/cts_inv_7734457:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (24.64, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_642776] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cts_inv_7464430:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_582770] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_7374421:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (26.11, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_562768] [Fanout: 2] 
           (11) clk_gate_remainder_reg/cts_inv_7274411:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (25.15, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_532765] [Fanout: 2] 
            (12) clk_gate_remainder_reg/cts_inv_7124396:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (23.94, 42.24)] [Net: clk_gate_remainder_reg/ctsbuf_net_492761] [Fanout: 2] 
             (13) clk_gate_remainder_reg/cts_inv_6924376:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_442756] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_6714355:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_412753] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_6364320:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (16.64, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_332745] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_6114295:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.79, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_302742] [Fanout: 2] 
                 (17) clk_gate_remainder_reg/cto_buf_drc_5206:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (21.63, 29.95)] [Net: clk_gate_remainder_reg/cts11] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_4714155:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (21.12, 25.34)] [Net: clk_gate_remainder_reg/p_abuf2] [Fanout: 8] 
                   (19) remainder_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.78, 18.81)] [BALANCE PIN] [Offset values] 
                   (19) remainder_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 7.30)] [BALANCE PIN] [Offset values] 
                   (19) remainder_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.73, 31.88)] [BALANCE PIN] [Offset values] 
                   (19) remainder_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.33, 32.63)] [BALANCE PIN] [Offset values] 
                   (19) remainder_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.54, 33.42)] [BALANCE PIN] [Offset values] 
                   (19) remainder_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.46, 33.42)] [BALANCE PIN] [Offset values] 
                   (19) remainder_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.74, 18.81)] [BALANCE PIN] [Offset values] 
                   (19) remainder_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 34.17)] [BALANCE PIN] [Offset values] 
                 (17) clk_gate_remainder_reg/cts_inv_5504234:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_222734] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_4954179:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_132725] [Fanout: 1] 
                   (19) clk_gate_remainder_reg/cts_inv_4724156:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (21.12, 37.63)] [Net: clk_gate_remainder_reg/p_abuf3] [Fanout: 3] 
                    (20) remainder_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.96, 32.63)] [BALANCE PIN] [Offset values] 
                    (20) remainder_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.41, 30.34)] [BALANCE PIN] [Offset values] 
                    (20) remainder_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.49, 31.88)] [BALANCE PIN] [Offset values] 
             (13) clk_gate_remainder_reg/cto_buf_drc_5197:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (15.36, 34.56)] [Net: clk_gate_remainder_reg/cts2] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_6374321:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_342746] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cto_buf_drc_5199:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (14.02, 31.49)] [Net: clk_gate_remainder_reg/cts4] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_6084292:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_272739] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cto_buf_drc_5201:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (7.36, 28.42)] [Net: clk_gate_remainder_reg/cts6] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_5444228:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (4.03, 25.34)] [Net: clk_gate_remainder_reg/p_abuf5] [Fanout: 2] 
                   (19) remainder_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 15.74)] [SINK PIN] 
                   (19) cto_buf_drc_5234:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (4.61, 26.88)] [Net: cts38] [Fanout: 4] 
                    (20) clk_gate_remainder_reg/cts_inv_4934177:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (5.76, 22.27)] [Net: clk_gate_remainder_reg/ctsbuf_net_112723] [Fanout: 1] 
                     (21) clk_gate_remainder_reg/cts_inv_4684152:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (0.96, 20.74)] [Net: clk_gate_remainder_reg/p_abuf0] [Fanout: 14] 
                      (22) remainder_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 20.34)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.47, 8.06)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.28, 8.84)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.70, 10.38)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.70, 11.13)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.77, 12.66)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.77, 14.20)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 14.98)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.28, 17.27)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.96, 18.81)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 19.59)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 29.56)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 23.42)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 21.88)] [BALANCE PIN] [Offset values] 
                    (20) remainder_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 24.95)] [SINK PIN] 
                    (20) remainder_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 27.27)] [SINK PIN] 
                    (20) remainder_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 25.74)] [SINK PIN] 
            (12) clk_gate_remainder_reg/cts_inv_7134397:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.54, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_502762] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cto_buf_drc_5198:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (29.95, 37.63)] [Net: clk_gate_remainder_reg/cts3] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_6394323:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_362748] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cto_buf_drc_5200:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (33.15, 31.49)] [Net: clk_gate_remainder_reg/cts5] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_6054289:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_242736] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cto_buf_drc_5203:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (34.62, 22.27)] [Net: clk_gate_remainder_reg/cts8] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_5454229:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (33.92, 17.66)] [Net: clk_gate_remainder_reg/p_abuf6] [Fanout: 15] 
                   (19) ccd_drc_inst_6560:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (34.24, 14.59)] [Net: ccd_drc_0] [Fanout: 9] 
                    (20) remainder_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 14.98)] [SINK PIN] 
                    (20) remainder_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 11.91)] [SINK PIN] 
                    (20) remainder_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 10.38)] [SINK PIN] 
                    (20) remainder_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.61, 9.59)] [SINK PIN] 
                    (20) remainder_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 13.45)] [SINK PIN] 
                    (20) remainder_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 10.38)] [SINK PIN] 
                    (20) remainder_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.37, 8.06)] [SINK PIN] 
                    (20) remainder_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.86, 8.06)] [SINK PIN] 
                    (20) remainder_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 7.30)] [SINK PIN] 
                   (19) remainder_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 19.59)] [SINK PIN] 
                   (19) remainder_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.42, 18.81)] [SINK PIN] 
                   (19) remainder_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.35, 17.27)] [SINK PIN] 
                   (19) remainder_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 16.52)] [SINK PIN] 
                   (19) remainder_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.38, 21.88)] [SINK PIN] 
                   (19) remainder_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 19.59)] [SINK PIN] 
                   (19) remainder_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 18.81)] [SINK PIN] 
                   (19) remainder_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 18.06)] [SINK PIN] 
                   (19) remainder_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.24, 15.74)] [SINK PIN] 
                   (19) remainder_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 26.49)] [SINK PIN] 
                   (19) remainder_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.51, 16.52)] [SINK PIN] 
                   (19) remainder_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 21.88)] [SINK PIN] 
                   (19) remainder_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.69, 21.13)] [SINK PIN] 
                   (19) remainder_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.96, 20.34)] [SINK PIN] 
           (11) clk_gate_remainder_reg/cts_inv_7284412:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 42.24)] [Net: clk_gate_remainder_reg/ctsbuf_net_542766] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_7144398:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 45.31)] [Net: clk_gate_remainder_reg/ctsbuf_net_512763] [Fanout: 2] 
             (13) clk_gate_remainder_reg/cto_buf_drc_5204:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (17.47, 29.95)] [Net: clk_gate_remainder_reg/cts9] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_5494233:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (17.28, 25.34)] [Net: clk_gate_remainder_reg/p_abuf10] [Fanout: 7] 
               (15) remainder_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.91, 18.06)] [SINK PIN] 
               (15) remainder_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 19.59)] [SINK PIN] 
               (15) remainder_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 17.27)] [SINK PIN] 
               (15) remainder_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.22, 18.06)] [SINK PIN] 
               (15) remainder_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.57, 19.59)] [SINK PIN] 
               (15) remainder_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.36, 18.81)] [SINK PIN] 
               (15) remainder_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 20.34)] [SINK PIN] 
             (13) clk_gate_remainder_reg/cto_buf_drc_5205:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (12.03, 36.10)] [Net: clk_gate_remainder_reg/cts10] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_5484232:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (9.60, 33.02)] [Net: clk_gate_remainder_reg/p_abuf9] [Fanout: 12] 
               (15) remainder_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 31.88)] [SINK PIN] 
               (15) remainder_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 28.02)] [SINK PIN] 
               (15) remainder_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.92, 31.88)] [SINK PIN] 
               (15) remainder_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.11, 32.63)] [SINK PIN] 
               (15) remainder_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 35.70)] [SINK PIN] 
               (15) remainder_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.54, 34.95)] [SINK PIN] 
               (15) remainder_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.48, 32.63)] [SINK PIN] 
               (15) remainder_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 33.42)] [SINK PIN] 
               (15) remainder_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.21, 33.42)] [SINK PIN] 
               (15) remainder_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.72, 32.63)] [SINK PIN] 
               (15) remainder_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.62, 35.70)] [SINK PIN] 
               (15) remainder_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.43, 34.17)] [SINK PIN] 
       (7) cto_buf_5571:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (48.70, 26.88)] [Net: cts64] [Fanout: 1] 
        (8) cto_dtrdly_5573:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (49.92, 6.91)] [Net: cts66] [Fanout: 1] 
         (9) cto_dtrdly_5577:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (50.05, 31.49)] [Net: cts68] [Fanout: 1] 
          (10) cto_dtrdly_5579:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.14, 31.49)] [Net: cts70] [Fanout: 1] 
           (11) cto_dtrdly_5581:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (49.98, 31.49)] [Net: cts72] [Fanout: 1] 
            (12) cto_dtrdly_5580:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.20, 33.02)] [Net: cts71] [Fanout: 1] 
             (13) cto_dtrdly_5578:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (49.98, 33.02)] [Net: cts69] [Fanout: 1] 
              (14) cto_buf_5556:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (41.54, 40.70)] [Net: cts62] [Fanout: 3] 
               (15) cto_buf_5555:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.36, 29.95)] [Net: cts61] [Fanout: 3] 
                (16) remainder_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.75, 33.42)] [SINK PIN] 
                (16) remainder_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.93, 32.63)] [SINK PIN] 
                (16) remainder_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 31.88)] [SINK PIN] 
               (15) cto_buf_5553:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (35.20, 25.34)] [Net: cts59] [Fanout: 2] 
                (16) cto_buf_5551:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (25.09, 34.56)] [Net: cts57] [Fanout: 5] 
                 (17) remainder_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 36.49)] [SINK PIN] 
                 (17) remainder_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.78, 30.34)] [SINK PIN] 
                 (17) remainder_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 34.95)] [SINK PIN] 
                 (17) remainder_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 35.70)] [SINK PIN] 
                 (17) remainder_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 37.24)] [SINK PIN] 
                (16) cto_buf_5550:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (24.90, 36.10)] [Net: cts56] [Fanout: 3] 
                 (17) remainder_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.73, 37.24)] [SINK PIN] 
                 (17) remainder_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 35.70)] [SINK PIN] 
                 (17) remainder_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.69, 36.49)] [SINK PIN] 
               (15) cto_buf_5554:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (23.62, 34.56)] [Net: cts60] [Fanout: 2] 
                (16) cto_buf_5552:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (24.38, 36.10)] [Net: cts58] [Fanout: 3] 
                 (17) remainder_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 35.70)] [SINK PIN] 
                 (17) remainder_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.45, 29.56)] [SINK PIN] 
                 (17) remainder_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.51, 28.81)] [SINK PIN] 
                (16) cto_buf_5548:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (25.09, 36.10)] [Net: cts54] [Fanout: 14] 
                 (17) remainder_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 33.42)] [SINK PIN] 
                 (17) remainder_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.61, 32.63)] [SINK PIN] 
                 (17) remainder_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 36.49)] [SINK PIN] 
                 (17) remainder_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 34.95)] [SINK PIN] 
                 (17) remainder_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 34.17)] [SINK PIN] 
                 (17) remainder_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 34.17)] [SINK PIN] 
                 (17) remainder_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 35.70)] [SINK PIN] 
                 (17) remainder_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 35.70)] [SINK PIN] 
                 (17) remainder_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.62, 34.17)] [SINK PIN] 
                 (17) remainder_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.41, 37.24)] [SINK PIN] 
                 (17) remainder_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.91, 37.24)] [SINK PIN] 
                 (17) remainder_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 36.49)] [SINK PIN] 
                 (17) remainder_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 34.95)] [SINK PIN] 
                 (17) remainder_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 34.95)] [SINK PIN] 

Printing structure of clock (mode mode_norm.worst_low.RCmax) at root pin clock:
(0) clock [in Port] [Location (34.30, 0.01)] [Net: clock] [Fanout: 2] 
 (1) cto_buf_5584:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (49.15, 0.77)] [Net: cts73] [Fanout: 1] 
  (2) cto_buf_5517:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (43.97, 0.77)] [Net: cts39] [Fanout: 1] 
   (3) cto_dtrdly_5537:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.01, 26.88)] [Net: cts45] [Fanout: 1] 
    (4) cto_dtrdly_5539:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.10, 37.63)] [Net: cts47] [Fanout: 1] 
     (5) cto_dtrdly_5545:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (18.43, 28.42)] [Net: cts53] [Fanout: 1] 
      (6) cto_dtrdly_5544:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (18.62, 34.56)] [Net: cts52] [Fanout: 1] 
       (7) cto_dtrdly_5542:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (18.69, 28.42)] [Net: cts50] [Fanout: 1] 
        (8) cto_dtrdly_5540:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (18.30, 26.88)] [Net: cts48] [Fanout: 1] 
         (9) cto_dtrdly_5538:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.20, 28.42)] [Net: cts46] [Fanout: 1] 
          (10) cto_dtrdly_5536:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (44.16, 28.42)] [Net: cts44] [Fanout: 1] 
           (11) cto_dtrdly_5534:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.14, 3.84)] [Net: cts42] [Fanout: 1] 
            (12) cto_dtrdly_5530:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (39.30, 2.30)] [Net: cts40] [Fanout: 3] 
             (13) clk_gate_state_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.74, 3.84)] [Net: clk_gate_state_reg/ENCLK] [ICG] [Fanout: 4] 
              (14) resHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 4.98)] [SINK PIN] 
              (14) state_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.71, 3.45)] [SINK PIN] 
              (14) state_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.11, 4.98)] [SINK PIN] 
              (14) state_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 4.98)] [SINK PIN] 
             (13) clk_gate_req_dw_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (37.06, 2.30)] [Net: clk_gate_req_dw_reg/ENCLK] [ICG] [Fanout: 1] 
              (14) cto_buf_drc_4732:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (39.55, 2.30)] [Net: cts0] [Fanout: 7] 
               (15) req_tag_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 1.16)] [SINK PIN] 
               (15) req_dw_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 1.16)] [SINK PIN] 
               (15) isHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 1.91)] [SINK PIN] 
               (15) req_tag_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 1.91)] [SINK PIN] 
               (15) req_tag_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 1.16)] [SINK PIN] 
               (15) req_tag_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 1.91)] [SINK PIN] 
               (15) req_tag_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.98, 1.91)] [SINK PIN] 
             (13) clk_gate_count_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (33.15, 9.98)] [Net: clk_gate_count_reg/ENCLK] [ICG] [Fanout: 1] 
              (14) cto_buf_drc_4763:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (34.18, 8.45)] [Net: cts1] [Fanout: 8] 
               (15) count_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.79, 9.59)] [SINK PIN] 
               (15) neg_out_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.78, 8.06)] [SINK PIN] 
               (15) count_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 11.13)] [SINK PIN] 
               (15) count_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 11.91)] [SINK PIN] 
               (15) count_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 8.84)] [SINK PIN] 
               (15) count_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.30, 12.66)] [SINK PIN] 
               (15) count_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 12.66)] [SINK PIN] 
               (15) count_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.96, 11.91)] [SINK PIN] 
 (1) cts_inv_10434727:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (35.46, 0.77)] [Net: ctsbuf_net_872799] [Fanout: 1] 
  (2) cts_inv_10394723:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (34.30, 2.30)] [Net: ctsbuf_net_862798] [Fanout: 1] 
   (3) cts_inv_10034687:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 22.27)] [Net: ctsbuf_net_772789] [Fanout: 1] 
    (4) cts_inv_9994683:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 25.34)] [Net: ctsbuf_net_762788] [Fanout: 2] 
     (5) cts_inv_9874671:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 25.34)] [Net: ctsbuf_net_732785] [Fanout: 1] 
      (6) cto_buf_drc_4790:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (37.82, 22.27)] [Net: cts4] [Fanout: 1] 
       (7) cts_inv_9834667:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 17.66)] [Net: ctsbuf_net_722784] [Fanout: 1] 
        (8) cto_buf_drc_4791:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (37.63, 17.66)] [Net: cts5] [Fanout: 1] 
         (9) cts_inv_9794663:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.38, 14.59)] [Net: ctsbuf_net_712783] [Fanout: 1] 
          (10) cts_inv_9754659:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (34.30, 3.84)] [Net: ctsbuf_net_702782] [Fanout: 1] 
           (11) clk_gate_divisor_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (31.23, 25.34)] [Net: clk_gate_divisor_reg/ENCLK] [ICG] [Fanout: 2] 
            (12) cto_buf_drc_5117:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.94, 26.88)] [Net: cts11] [Fanout: 1] 
             (13) cto_buf_drc_5119:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (34.43, 26.88)] [Net: cts13] [Fanout: 3] 
              (14) buf_drc_cln5140:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.76, 28.42)] [Net: cts16] [Fanout: 1] 
               (15) cto_buf_drc_5145:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (45.31, 36.10)] [Net: cts21] [Fanout: 17] 
                (16) divisor_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.46, 32.63)] [SINK PIN] 
                (16) divisor_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 46.46)] [SINK PIN] 
                (16) divisor_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 45.70)] [SINK PIN] 
                (16) divisor_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.24, 46.46)] [SINK PIN] 
                (16) divisor_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.42, 45.70)] [SINK PIN] 
                (16) divisor_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.42, 46.46)] [SINK PIN] 
                (16) divisor_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.34, 45.70)] [SINK PIN] 
                (16) divisor_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 44.92)] [SINK PIN] 
                (16) divisor_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 43.38)] [SINK PIN] 
                (16) divisor_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 42.63)] [SINK PIN] 
                (16) divisor_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 41.10)] [SINK PIN] 
                (16) divisor_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.79, 40.31)] [SINK PIN] 
                (16) divisor_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.30, 38.02)] [SINK PIN] 
                (16) divisor_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 37.24)] [SINK PIN] 
                (16) divisor_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 35.70)] [SINK PIN] 
                (16) divisor_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 34.95)] [SINK PIN] 
                (16) divisor_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.38, 33.42)] [SINK PIN] 
              (14) cto_buf_drc_5142:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (42.62, 20.74)] [Net: cts18] [Fanout: 8] 
               (15) divisor_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.55, 4.98)] [SINK PIN] 
               (15) divisor_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.05, 18.81)] [SINK PIN] 
               (15) divisor_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 19.59)] [SINK PIN] 
               (15) divisor_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.47, 17.27)] [SINK PIN] 
               (15) divisor_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 16.52)] [SINK PIN] 
               (15) divisor_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 14.98)] [SINK PIN] 
               (15) divisor_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.55, 13.45)] [SINK PIN] 
               (15) divisor_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 4.23)] [SINK PIN] 
              (14) buf_drc_cln5141:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (39.42, 26.88)] [Net: cts17] [Fanout: 8] 
               (15) divisor_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.11, 21.13)] [SINK PIN] 
               (15) divisor_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 31.10)] [SINK PIN] 
               (15) divisor_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.94, 30.34)] [SINK PIN] 
               (15) divisor_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 26.49)] [SINK PIN] 
               (15) divisor_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 25.74)] [SINK PIN] 
               (15) divisor_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 23.42)] [SINK PIN] 
               (15) divisor_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 24.20)] [SINK PIN] 
               (15) divisor_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 21.88)] [SINK PIN] 
            (12) cto_buf_drc_5116:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (32.32, 26.88)] [Net: cts10] [Fanout: 1] 
             (13) cto_buf_drc_5084:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (31.36, 25.34)] [Net: cts8] [Fanout: 2] 
              (14) cto_buf_drc_5189:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (29.06, 29.95)] [Net: cts29] [Fanout: 1] 
               (15) cto_buf_drc_5192:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (23.87, 39.17)] [Net: cts32] [Fanout: 16] 
                (16) divisor_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 45.70)] [SINK PIN] 
                (16) divisor_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.52, 41.10)] [SINK PIN] 
                (16) divisor_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.90, 40.31)] [SINK PIN] 
                (16) divisor_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.65, 42.63)] [SINK PIN] 
                (16) divisor_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 43.38)] [SINK PIN] 
                (16) divisor_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.55, 43.38)] [SINK PIN] 
                (16) divisor_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.91, 41.85)] [SINK PIN] 
                (16) divisor_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 43.38)] [SINK PIN] 
                (16) divisor_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.69, 41.85)] [SINK PIN] 
                (16) divisor_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 44.17)] [SINK PIN] 
                (16) divisor_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.51, 41.85)] [SINK PIN] 
                (16) divisor_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 43.38)] [SINK PIN] 
                (16) divisor_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 42.63)] [SINK PIN] 
                (16) divisor_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.74, 41.85)] [SINK PIN] 
                (16) divisor_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.35, 41.10)] [SINK PIN] 
                (16) divisor_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.24, 40.31)] [SINK PIN] 
              (14) cto_buf_5587:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (41.98, 34.56)] [Net: cts75] [Fanout: 2] 
               (15) cto_buf_drc_5194:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (23.81, 36.10)] [Net: cts34] [Fanout: 8] 
                (16) divisor_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.77, 36.49)] [SINK PIN] 
                (16) divisor_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 36.49)] [SINK PIN] 
                (16) divisor_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 34.95)] [SINK PIN] 
                (16) divisor_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 35.70)] [SINK PIN] 
                (16) divisor_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.29, 38.78)] [SINK PIN] 
                (16) divisor_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 37.24)] [SINK PIN] 
                (16) divisor_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 39.56)] [SINK PIN] 
                (16) divisor_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.15, 38.02)] [SINK PIN] 
               (15) cto_buf_drc_5193:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.06, 16.13)] [Net: cts33] [Fanout: 8] 
                (16) divisor_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.46, 32.63)] [SINK PIN] 
                (16) divisor_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.42, 4.98)] [SINK PIN] 
                (16) divisor_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.48, 6.52)] [SINK PIN] 
                (16) divisor_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.66, 6.52)] [SINK PIN] 
                (16) divisor_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.59, 8.06)] [SINK PIN] 
                (16) divisor_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.40, 19.59)] [SINK PIN] 
                (16) divisor_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 20.34)] [SINK PIN] 
                (16) divisor_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 31.10)] [SINK PIN] 
     (5) clk_gate_remainder_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.10, 28.42)] [Net: clk_gate_remainder_reg/ctsbuf_net_62718] [ICG] [Fanout: 1] 
      (6) clk_gate_remainder_reg/cts_buf_7854469:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (25.28, 29.95)] [Net: clk_gate_remainder_reg/p_abuf8] [Fanout: 2] 
       (7) clk_gate_remainder_reg/cts_buf_7774461:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.79, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_652777] [Fanout: 2] 
        (8) clk_gate_remainder_reg/cto_dtrdly_5566:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (37.31, 13.06)] [Net: clk_gate_remainder_reg/cts20] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_dtrdly_5568:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (37.44, 17.66)] [Net: clk_gate_remainder_reg/cts22] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cto_dtrdly_5567:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (37.82, 13.06)] [Net: clk_gate_remainder_reg/cts21] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cto_dtrdly_5565:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.16, 14.59)] [Net: clk_gate_remainder_reg/cts19] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_7724456:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.61, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_632775] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_7634447:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_612773] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_7544438:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_592771] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_7454429:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.45, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_572769] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_7364420:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.45, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_552767] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_7264410:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_522764] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_6694353:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_392751] [Fanout: 1] 
                   (19) clk_gate_remainder_reg/cts_inv_6354319:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.33, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_322744] [Fanout: 2] 
                    (20) clk_gate_remainder_reg/cts_inv_6074291:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_262738] [Fanout: 1] 
                     (21) clk_gate_remainder_reg/cts_inv_5434227:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (43.52, 37.63)] [Net: clk_gate_remainder_reg/p_abuf1] [Fanout: 8] 
                      (22) remainder_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.94, 37.24)] [SINK PIN] 
                      (22) clk_gate_remainder_reg/cts_inv_4924176:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.97, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_102722] [Fanout: 1] 
                       (23) clk_gate_remainder_reg/cts_inv_4694153:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 45.31)] [Net: clk_gate_remainder_reg/ENCLK] [Fanout: 4] 
                        (24) remainder_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 47.99)] [SINK PIN] 
                        (24) remainder_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 46.46)] [SINK PIN] 
                        (24) remainder_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 45.70)] [SINK PIN] 
                        (24) remainder_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 46.46)] [SINK PIN] 
                      (22) cto_buf_drc_5208:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (31.62, 39.17)] [Net: cts36] [Fanout: 3] 
                       (23) remainder_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 43.38)] [SINK PIN] 
                       (23) remainder_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 32.63)] [SINK PIN] 
                       (23) remainder_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 34.17)] [SINK PIN] 
                      (22) remainder_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.74, 42.63)] [SINK PIN] 
                      (22) remainder_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.51, 41.85)] [SINK PIN] 
                      (22) remainder_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 41.10)] [SINK PIN] 
                      (22) remainder_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.46, 40.31)] [SINK PIN] 
                      (22) remainder_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 39.56)] [SINK PIN] 
                    (20) clk_gate_remainder_reg/cts_inv_6064290:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (42.62, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_252737] [Fanout: 1] 
                     (21) clk_gate_remainder_reg/cts_inv_5464230:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (42.11, 29.95)] [Net: clk_gate_remainder_reg/p_abuf7] [Fanout: 18] 
                      (22) remainder_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.86, 28.02)] [SINK PIN] 
                      (22) remainder_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 21.13)] [SINK PIN] 
                      (22) remainder_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 21.88)] [SINK PIN] 
                      (22) remainder_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 23.42)] [SINK PIN] 
                      (22) remainder_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 24.20)] [SINK PIN] 
                      (22) remainder_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 25.74)] [SINK PIN] 
                      (22) remainder_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 26.49)] [SINK PIN] 
                      (22) remainder_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.18, 28.02)] [SINK PIN] 
                      (22) remainder_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.54, 36.49)] [SINK PIN] 
                      (22) remainder_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.02, 35.70)] [SINK PIN] 
                      (22) remainder_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 34.95)] [SINK PIN] 
                      (22) remainder_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 28.81)] [SINK PIN] 
                      (22) remainder_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 33.42)] [SINK PIN] 
                      (22) remainder_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 32.63)] [SINK PIN] 
                      (22) remainder_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 32.63)] [SINK PIN] 
                      (22) remainder_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.82, 30.34)] [SINK PIN] 
                      (22) remainder_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 31.10)] [SINK PIN] 
                      (22) remainder_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 28.02)] [SINK PIN] 
        (8) clk_gate_remainder_reg/cts_inv_7734457:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (24.64, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_642776] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cts_inv_7464430:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_582770] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_7374421:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (26.11, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_562768] [Fanout: 2] 
           (11) clk_gate_remainder_reg/cts_inv_7274411:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (25.15, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_532765] [Fanout: 2] 
            (12) clk_gate_remainder_reg/cts_inv_7124396:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (23.94, 42.24)] [Net: clk_gate_remainder_reg/ctsbuf_net_492761] [Fanout: 2] 
             (13) clk_gate_remainder_reg/cts_inv_6924376:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_442756] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_6714355:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_412753] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_6364320:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (16.64, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_332745] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_6114295:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.79, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_302742] [Fanout: 2] 
                 (17) clk_gate_remainder_reg/cto_buf_drc_5206:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (21.63, 29.95)] [Net: clk_gate_remainder_reg/cts11] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_4714155:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (21.12, 25.34)] [Net: clk_gate_remainder_reg/p_abuf2] [Fanout: 8] 
                   (19) remainder_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.78, 18.81)] [SINK PIN] 
                   (19) remainder_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 7.30)] [SINK PIN] 
                   (19) remainder_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.73, 31.88)] [SINK PIN] 
                   (19) remainder_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.33, 32.63)] [SINK PIN] 
                   (19) remainder_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.54, 33.42)] [SINK PIN] 
                   (19) remainder_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.46, 33.42)] [SINK PIN] 
                   (19) remainder_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.74, 18.81)] [SINK PIN] 
                   (19) remainder_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 34.17)] [SINK PIN] 
                 (17) clk_gate_remainder_reg/cts_inv_5504234:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_222734] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_4954179:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_132725] [Fanout: 1] 
                   (19) clk_gate_remainder_reg/cts_inv_4724156:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (21.12, 37.63)] [Net: clk_gate_remainder_reg/p_abuf3] [Fanout: 3] 
                    (20) remainder_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.96, 32.63)] [SINK PIN] 
                    (20) remainder_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.41, 30.34)] [SINK PIN] 
                    (20) remainder_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.49, 31.88)] [SINK PIN] 
             (13) clk_gate_remainder_reg/cto_buf_drc_5197:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (15.36, 34.56)] [Net: clk_gate_remainder_reg/cts2] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_6374321:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_342746] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cto_buf_drc_5199:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (14.02, 31.49)] [Net: clk_gate_remainder_reg/cts4] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_6084292:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_272739] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cto_buf_drc_5201:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (7.36, 28.42)] [Net: clk_gate_remainder_reg/cts6] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_5444228:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (4.03, 25.34)] [Net: clk_gate_remainder_reg/p_abuf5] [Fanout: 2] 
                   (19) remainder_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 15.74)] [SINK PIN] 
                   (19) cto_buf_drc_5234:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (4.61, 26.88)] [Net: cts38] [Fanout: 4] 
                    (20) clk_gate_remainder_reg/cts_inv_4934177:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (5.76, 22.27)] [Net: clk_gate_remainder_reg/ctsbuf_net_112723] [Fanout: 1] 
                     (21) clk_gate_remainder_reg/cts_inv_4684152:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (0.96, 20.74)] [Net: clk_gate_remainder_reg/p_abuf0] [Fanout: 14] 
                      (22) remainder_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 20.34)] [SINK PIN] 
                      (22) remainder_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.47, 8.06)] [SINK PIN] 
                      (22) remainder_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.28, 8.84)] [SINK PIN] 
                      (22) remainder_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.70, 10.38)] [SINK PIN] 
                      (22) remainder_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.70, 11.13)] [SINK PIN] 
                      (22) remainder_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.77, 12.66)] [SINK PIN] 
                      (22) remainder_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.77, 14.20)] [SINK PIN] 
                      (22) remainder_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 14.98)] [SINK PIN] 
                      (22) remainder_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.28, 17.27)] [SINK PIN] 
                      (22) remainder_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.96, 18.81)] [SINK PIN] 
                      (22) remainder_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 19.59)] [SINK PIN] 
                      (22) remainder_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 29.56)] [SINK PIN] 
                      (22) remainder_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 23.42)] [SINK PIN] 
                      (22) remainder_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 21.88)] [SINK PIN] 
                    (20) remainder_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 24.95)] [SINK PIN] 
                    (20) remainder_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 27.27)] [SINK PIN] 
                    (20) remainder_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 25.74)] [SINK PIN] 
            (12) clk_gate_remainder_reg/cts_inv_7134397:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.54, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_502762] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cto_buf_drc_5198:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (29.95, 37.63)] [Net: clk_gate_remainder_reg/cts3] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_6394323:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_362748] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cto_buf_drc_5200:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (33.15, 31.49)] [Net: clk_gate_remainder_reg/cts5] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_6054289:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_242736] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cto_buf_drc_5203:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (34.62, 22.27)] [Net: clk_gate_remainder_reg/cts8] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_5454229:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (33.92, 17.66)] [Net: clk_gate_remainder_reg/p_abuf6] [Fanout: 15] 
                   (19) ccd_drc_inst_6560:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (34.24, 14.59)] [Net: ccd_drc_0] [Fanout: 9] 
                    (20) remainder_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 14.98)] [SINK PIN] 
                    (20) remainder_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 11.91)] [SINK PIN] 
                    (20) remainder_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 10.38)] [SINK PIN] 
                    (20) remainder_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.61, 9.59)] [SINK PIN] 
                    (20) remainder_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 13.45)] [SINK PIN] 
                    (20) remainder_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 10.38)] [SINK PIN] 
                    (20) remainder_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.37, 8.06)] [SINK PIN] 
                    (20) remainder_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.86, 8.06)] [SINK PIN] 
                    (20) remainder_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 7.30)] [SINK PIN] 
                   (19) remainder_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 19.59)] [SINK PIN] 
                   (19) remainder_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.42, 18.81)] [SINK PIN] 
                   (19) remainder_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.35, 17.27)] [SINK PIN] 
                   (19) remainder_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 16.52)] [SINK PIN] 
                   (19) remainder_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.38, 21.88)] [SINK PIN] 
                   (19) remainder_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 19.59)] [SINK PIN] 
                   (19) remainder_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 18.81)] [SINK PIN] 
                   (19) remainder_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 18.06)] [SINK PIN] 
                   (19) remainder_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.24, 15.74)] [SINK PIN] 
                   (19) remainder_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 26.49)] [SINK PIN] 
                   (19) remainder_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.51, 16.52)] [SINK PIN] 
                   (19) remainder_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 21.88)] [SINK PIN] 
                   (19) remainder_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.69, 21.13)] [SINK PIN] 
                   (19) remainder_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.96, 20.34)] [SINK PIN] 
           (11) clk_gate_remainder_reg/cts_inv_7284412:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 42.24)] [Net: clk_gate_remainder_reg/ctsbuf_net_542766] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_7144398:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 45.31)] [Net: clk_gate_remainder_reg/ctsbuf_net_512763] [Fanout: 2] 
             (13) clk_gate_remainder_reg/cto_buf_drc_5204:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (17.47, 29.95)] [Net: clk_gate_remainder_reg/cts9] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_5494233:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (17.28, 25.34)] [Net: clk_gate_remainder_reg/p_abuf10] [Fanout: 7] 
               (15) remainder_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.91, 18.06)] [SINK PIN] 
               (15) remainder_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 19.59)] [SINK PIN] 
               (15) remainder_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 17.27)] [SINK PIN] 
               (15) remainder_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.22, 18.06)] [SINK PIN] 
               (15) remainder_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.57, 19.59)] [SINK PIN] 
               (15) remainder_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.36, 18.81)] [SINK PIN] 
               (15) remainder_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 20.34)] [SINK PIN] 
             (13) clk_gate_remainder_reg/cto_buf_drc_5205:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (12.03, 36.10)] [Net: clk_gate_remainder_reg/cts10] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_5484232:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (9.60, 33.02)] [Net: clk_gate_remainder_reg/p_abuf9] [Fanout: 12] 
               (15) remainder_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 31.88)] [SINK PIN] 
               (15) remainder_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 28.02)] [SINK PIN] 
               (15) remainder_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.92, 31.88)] [SINK PIN] 
               (15) remainder_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.11, 32.63)] [SINK PIN] 
               (15) remainder_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 35.70)] [SINK PIN] 
               (15) remainder_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.54, 34.95)] [SINK PIN] 
               (15) remainder_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.48, 32.63)] [SINK PIN] 
               (15) remainder_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 33.42)] [SINK PIN] 
               (15) remainder_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.21, 33.42)] [SINK PIN] 
               (15) remainder_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.72, 32.63)] [SINK PIN] 
               (15) remainder_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.62, 35.70)] [SINK PIN] 
               (15) remainder_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.43, 34.17)] [SINK PIN] 
       (7) cto_buf_5571:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (48.70, 26.88)] [Net: cts64] [Fanout: 1] 
        (8) cto_dtrdly_5573:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (49.92, 6.91)] [Net: cts66] [Fanout: 1] 
         (9) cto_dtrdly_5577:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (50.05, 31.49)] [Net: cts68] [Fanout: 1] 
          (10) cto_dtrdly_5579:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.14, 31.49)] [Net: cts70] [Fanout: 1] 
           (11) cto_dtrdly_5581:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (49.98, 31.49)] [Net: cts72] [Fanout: 1] 
            (12) cto_dtrdly_5580:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.20, 33.02)] [Net: cts71] [Fanout: 1] 
             (13) cto_dtrdly_5578:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (49.98, 33.02)] [Net: cts69] [Fanout: 1] 
              (14) cto_buf_5556:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (41.54, 40.70)] [Net: cts62] [Fanout: 3] 
               (15) cto_buf_5555:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.36, 29.95)] [Net: cts61] [Fanout: 3] 
                (16) remainder_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.75, 33.42)] [SINK PIN] 
                (16) remainder_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.93, 32.63)] [SINK PIN] 
                (16) remainder_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 31.88)] [SINK PIN] 
               (15) cto_buf_5553:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (35.20, 25.34)] [Net: cts59] [Fanout: 2] 
                (16) cto_buf_5551:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (25.09, 34.56)] [Net: cts57] [Fanout: 5] 
                 (17) remainder_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 36.49)] [SINK PIN] 
                 (17) remainder_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.78, 30.34)] [SINK PIN] 
                 (17) remainder_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 34.95)] [SINK PIN] 
                 (17) remainder_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 35.70)] [SINK PIN] 
                 (17) remainder_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 37.24)] [SINK PIN] 
                (16) cto_buf_5550:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (24.90, 36.10)] [Net: cts56] [Fanout: 3] 
                 (17) remainder_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.73, 37.24)] [SINK PIN] 
                 (17) remainder_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 35.70)] [SINK PIN] 
                 (17) remainder_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.69, 36.49)] [SINK PIN] 
               (15) cto_buf_5554:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (23.62, 34.56)] [Net: cts60] [Fanout: 2] 
                (16) cto_buf_5552:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (24.38, 36.10)] [Net: cts58] [Fanout: 3] 
                 (17) remainder_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 35.70)] [SINK PIN] 
                 (17) remainder_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.45, 29.56)] [SINK PIN] 
                 (17) remainder_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.51, 28.81)] [SINK PIN] 
                (16) cto_buf_5548:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (25.09, 36.10)] [Net: cts54] [Fanout: 14] 
                 (17) remainder_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 33.42)] [SINK PIN] 
                 (17) remainder_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.61, 32.63)] [SINK PIN] 
                 (17) remainder_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 36.49)] [SINK PIN] 
                 (17) remainder_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 34.95)] [SINK PIN] 
                 (17) remainder_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 34.17)] [SINK PIN] 
                 (17) remainder_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 34.17)] [SINK PIN] 
                 (17) remainder_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 35.70)] [SINK PIN] 
                 (17) remainder_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 35.70)] [SINK PIN] 
                 (17) remainder_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.62, 34.17)] [SINK PIN] 
                 (17) remainder_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.41, 37.24)] [SINK PIN] 
                 (17) remainder_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.91, 37.24)] [SINK PIN] 
                 (17) remainder_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 36.49)] [SINK PIN] 
                 (17) remainder_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 34.95)] [SINK PIN] 
                 (17) remainder_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 34.95)] [SINK PIN] 

Printing structure of clock (mode mode_norm.fast.RCmin_bc) at root pin clock:
(0) clock [in Port] [Location (34.30, 0.01)] [Net: clock] [Fanout: 2] 
 (1) cto_buf_5584:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (49.15, 0.77)] [Net: cts73] [Fanout: 1] 
  (2) cto_buf_5517:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (43.97, 0.77)] [Net: cts39] [Fanout: 1] 
   (3) cto_dtrdly_5537:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.01, 26.88)] [Net: cts45] [Fanout: 1] 
    (4) cto_dtrdly_5539:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.10, 37.63)] [Net: cts47] [Fanout: 1] 
     (5) cto_dtrdly_5545:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (18.43, 28.42)] [Net: cts53] [Fanout: 1] 
      (6) cto_dtrdly_5544:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (18.62, 34.56)] [Net: cts52] [Fanout: 1] 
       (7) cto_dtrdly_5542:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (18.69, 28.42)] [Net: cts50] [Fanout: 1] 
        (8) cto_dtrdly_5540:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (18.30, 26.88)] [Net: cts48] [Fanout: 1] 
         (9) cto_dtrdly_5538:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.20, 28.42)] [Net: cts46] [Fanout: 1] 
          (10) cto_dtrdly_5536:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (44.16, 28.42)] [Net: cts44] [Fanout: 1] 
           (11) cto_dtrdly_5534:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.14, 3.84)] [Net: cts42] [Fanout: 1] 
            (12) cto_dtrdly_5530:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (39.30, 2.30)] [Net: cts40] [Fanout: 3] 
             (13) clk_gate_state_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.74, 3.84)] [Net: clk_gate_state_reg/ENCLK] [ICG] [Fanout: 4] 
              (14) resHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 4.98)] [SINK PIN] 
              (14) state_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.71, 3.45)] [SINK PIN] 
              (14) state_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.11, 4.98)] [SINK PIN] 
              (14) state_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 4.98)] [SINK PIN] 
             (13) clk_gate_req_dw_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (37.06, 2.30)] [Net: clk_gate_req_dw_reg/ENCLK] [ICG] [Fanout: 1] 
              (14) cto_buf_drc_4732:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (39.55, 2.30)] [Net: cts0] [Fanout: 7] 
               (15) req_tag_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 1.16)] [SINK PIN] 
               (15) req_dw_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 1.16)] [SINK PIN] 
               (15) isHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 1.91)] [SINK PIN] 
               (15) req_tag_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 1.91)] [SINK PIN] 
               (15) req_tag_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 1.16)] [SINK PIN] 
               (15) req_tag_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 1.91)] [SINK PIN] 
               (15) req_tag_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.98, 1.91)] [SINK PIN] 
             (13) clk_gate_count_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (33.15, 9.98)] [Net: clk_gate_count_reg/ENCLK] [ICG] [Fanout: 1] 
              (14) cto_buf_drc_4763:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (34.18, 8.45)] [Net: cts1] [Fanout: 8] 
               (15) count_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.79, 9.59)] [SINK PIN] 
               (15) neg_out_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.78, 8.06)] [SINK PIN] 
               (15) count_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 11.13)] [SINK PIN] 
               (15) count_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 11.91)] [SINK PIN] 
               (15) count_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 8.84)] [SINK PIN] 
               (15) count_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.30, 12.66)] [SINK PIN] 
               (15) count_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 12.66)] [SINK PIN] 
               (15) count_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.96, 11.91)] [SINK PIN] 
 (1) cts_inv_10434727:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (35.46, 0.77)] [Net: ctsbuf_net_872799] [Fanout: 1] 
  (2) cts_inv_10394723:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (34.30, 2.30)] [Net: ctsbuf_net_862798] [Fanout: 1] 
   (3) cts_inv_10034687:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 22.27)] [Net: ctsbuf_net_772789] [Fanout: 1] 
    (4) cts_inv_9994683:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 25.34)] [Net: ctsbuf_net_762788] [Fanout: 2] 
     (5) cts_inv_9874671:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 25.34)] [Net: ctsbuf_net_732785] [Fanout: 1] 
      (6) cto_buf_drc_4790:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (37.82, 22.27)] [Net: cts4] [Fanout: 1] 
       (7) cts_inv_9834667:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 17.66)] [Net: ctsbuf_net_722784] [Fanout: 1] 
        (8) cto_buf_drc_4791:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (37.63, 17.66)] [Net: cts5] [Fanout: 1] 
         (9) cts_inv_9794663:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.38, 14.59)] [Net: ctsbuf_net_712783] [Fanout: 1] 
          (10) cts_inv_9754659:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (34.30, 3.84)] [Net: ctsbuf_net_702782] [Fanout: 1] 
           (11) clk_gate_divisor_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (31.23, 25.34)] [Net: clk_gate_divisor_reg/ENCLK] [ICG] [Fanout: 2] 
            (12) cto_buf_drc_5117:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.94, 26.88)] [Net: cts11] [Fanout: 1] 
             (13) cto_buf_drc_5119:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (34.43, 26.88)] [Net: cts13] [Fanout: 3] 
              (14) buf_drc_cln5140:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.76, 28.42)] [Net: cts16] [Fanout: 1] 
               (15) cto_buf_drc_5145:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (45.31, 36.10)] [Net: cts21] [Fanout: 17] 
                (16) divisor_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.46, 32.63)] [SINK PIN] 
                (16) divisor_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 46.46)] [SINK PIN] 
                (16) divisor_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 45.70)] [SINK PIN] 
                (16) divisor_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.24, 46.46)] [SINK PIN] 
                (16) divisor_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.42, 45.70)] [SINK PIN] 
                (16) divisor_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.42, 46.46)] [SINK PIN] 
                (16) divisor_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.34, 45.70)] [SINK PIN] 
                (16) divisor_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 44.92)] [SINK PIN] 
                (16) divisor_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 43.38)] [SINK PIN] 
                (16) divisor_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 42.63)] [SINK PIN] 
                (16) divisor_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 41.10)] [SINK PIN] 
                (16) divisor_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.79, 40.31)] [SINK PIN] 
                (16) divisor_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.30, 38.02)] [SINK PIN] 
                (16) divisor_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 37.24)] [SINK PIN] 
                (16) divisor_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 35.70)] [SINK PIN] 
                (16) divisor_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 34.95)] [SINK PIN] 
                (16) divisor_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.38, 33.42)] [SINK PIN] 
              (14) cto_buf_drc_5142:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (42.62, 20.74)] [Net: cts18] [Fanout: 8] 
               (15) divisor_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.55, 4.98)] [SINK PIN] 
               (15) divisor_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.05, 18.81)] [SINK PIN] 
               (15) divisor_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 19.59)] [SINK PIN] 
               (15) divisor_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.47, 17.27)] [SINK PIN] 
               (15) divisor_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 16.52)] [SINK PIN] 
               (15) divisor_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 14.98)] [SINK PIN] 
               (15) divisor_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.55, 13.45)] [SINK PIN] 
               (15) divisor_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 4.23)] [SINK PIN] 
              (14) buf_drc_cln5141:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (39.42, 26.88)] [Net: cts17] [Fanout: 8] 
               (15) divisor_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.11, 21.13)] [SINK PIN] 
               (15) divisor_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 31.10)] [SINK PIN] 
               (15) divisor_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.94, 30.34)] [SINK PIN] 
               (15) divisor_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 26.49)] [SINK PIN] 
               (15) divisor_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 25.74)] [SINK PIN] 
               (15) divisor_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 23.42)] [SINK PIN] 
               (15) divisor_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 24.20)] [SINK PIN] 
               (15) divisor_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 21.88)] [SINK PIN] 
            (12) cto_buf_drc_5116:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (32.32, 26.88)] [Net: cts10] [Fanout: 1] 
             (13) cto_buf_drc_5084:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (31.36, 25.34)] [Net: cts8] [Fanout: 2] 
              (14) cto_buf_drc_5189:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (29.06, 29.95)] [Net: cts29] [Fanout: 1] 
               (15) cto_buf_drc_5192:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (23.87, 39.17)] [Net: cts32] [Fanout: 16] 
                (16) divisor_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 45.70)] [SINK PIN] 
                (16) divisor_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.52, 41.10)] [SINK PIN] 
                (16) divisor_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.90, 40.31)] [SINK PIN] 
                (16) divisor_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.65, 42.63)] [SINK PIN] 
                (16) divisor_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 43.38)] [SINK PIN] 
                (16) divisor_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.55, 43.38)] [SINK PIN] 
                (16) divisor_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.91, 41.85)] [SINK PIN] 
                (16) divisor_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 43.38)] [SINK PIN] 
                (16) divisor_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.69, 41.85)] [SINK PIN] 
                (16) divisor_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 44.17)] [SINK PIN] 
                (16) divisor_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.51, 41.85)] [SINK PIN] 
                (16) divisor_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 43.38)] [SINK PIN] 
                (16) divisor_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 42.63)] [SINK PIN] 
                (16) divisor_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.74, 41.85)] [SINK PIN] 
                (16) divisor_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.35, 41.10)] [SINK PIN] 
                (16) divisor_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.24, 40.31)] [SINK PIN] 
              (14) cto_buf_5587:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (41.98, 34.56)] [Net: cts75] [Fanout: 2] 
               (15) cto_buf_drc_5194:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (23.81, 36.10)] [Net: cts34] [Fanout: 8] 
                (16) divisor_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.77, 36.49)] [SINK PIN] 
                (16) divisor_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 36.49)] [SINK PIN] 
                (16) divisor_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 34.95)] [SINK PIN] 
                (16) divisor_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.50, 35.70)] [SINK PIN] 
                (16) divisor_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.29, 38.78)] [SINK PIN] 
                (16) divisor_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 37.24)] [SINK PIN] 
                (16) divisor_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 39.56)] [SINK PIN] 
                (16) divisor_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.15, 38.02)] [SINK PIN] 
               (15) cto_buf_drc_5193:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.06, 16.13)] [Net: cts33] [Fanout: 8] 
                (16) divisor_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.46, 32.63)] [SINK PIN] 
                (16) divisor_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.42, 4.98)] [SINK PIN] 
                (16) divisor_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.48, 6.52)] [SINK PIN] 
                (16) divisor_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.66, 6.52)] [SINK PIN] 
                (16) divisor_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.59, 8.06)] [SINK PIN] 
                (16) divisor_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.40, 19.59)] [SINK PIN] 
                (16) divisor_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 20.34)] [SINK PIN] 
                (16) divisor_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 31.10)] [SINK PIN] 
     (5) clk_gate_remainder_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.10, 28.42)] [Net: clk_gate_remainder_reg/ctsbuf_net_62718] [ICG] [Fanout: 1] 
      (6) clk_gate_remainder_reg/cts_buf_7854469:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (25.28, 29.95)] [Net: clk_gate_remainder_reg/p_abuf8] [Fanout: 2] 
       (7) clk_gate_remainder_reg/cts_buf_7774461:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.79, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_652777] [Fanout: 2] 
        (8) clk_gate_remainder_reg/cto_dtrdly_5566:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (37.31, 13.06)] [Net: clk_gate_remainder_reg/cts20] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_dtrdly_5568:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (37.44, 17.66)] [Net: clk_gate_remainder_reg/cts22] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cto_dtrdly_5567:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (37.82, 13.06)] [Net: clk_gate_remainder_reg/cts21] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cto_dtrdly_5565:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.16, 14.59)] [Net: clk_gate_remainder_reg/cts19] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_7724456:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.61, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_632775] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_7634447:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_612773] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_7544438:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_592771] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_7454429:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.45, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_572769] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_7364420:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.45, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_552767] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_7264410:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_522764] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_6694353:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_392751] [Fanout: 1] 
                   (19) clk_gate_remainder_reg/cts_inv_6354319:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.33, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_322744] [Fanout: 2] 
                    (20) clk_gate_remainder_reg/cts_inv_6074291:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_262738] [Fanout: 1] 
                     (21) clk_gate_remainder_reg/cts_inv_5434227:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (43.52, 37.63)] [Net: clk_gate_remainder_reg/p_abuf1] [Fanout: 8] 
                      (22) remainder_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.94, 37.24)] [SINK PIN] 
                      (22) clk_gate_remainder_reg/cts_inv_4924176:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (43.97, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_102722] [Fanout: 1] 
                       (23) clk_gate_remainder_reg/cts_inv_4694153:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (44.16, 45.31)] [Net: clk_gate_remainder_reg/ENCLK] [Fanout: 4] 
                        (24) remainder_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 47.99)] [BALANCE PIN] [Offset values] 
                        (24) remainder_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 46.46)] [BALANCE PIN] [Offset values] 
                        (24) remainder_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 45.70)] [BALANCE PIN] [Offset values] 
                        (24) remainder_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 46.46)] [BALANCE PIN] [Offset values] 
                      (22) cto_buf_drc_5208:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (31.62, 39.17)] [Net: cts36] [Fanout: 3] 
                       (23) remainder_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 43.38)] [BALANCE PIN] [Offset values] 
                       (23) remainder_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 32.63)] [BALANCE PIN] [Offset values] 
                       (23) remainder_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 34.17)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.74, 42.63)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.51, 41.85)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 41.10)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.46, 40.31)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 39.56)] [SINK PIN] 
                    (20) clk_gate_remainder_reg/cts_inv_6064290:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (42.62, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_252737] [Fanout: 1] 
                     (21) clk_gate_remainder_reg/cts_inv_5464230:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (42.11, 29.95)] [Net: clk_gate_remainder_reg/p_abuf7] [Fanout: 18] 
                      (22) remainder_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.86, 28.02)] [SINK PIN] 
                      (22) remainder_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 21.13)] [SINK PIN] 
                      (22) remainder_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 21.88)] [SINK PIN] 
                      (22) remainder_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 23.42)] [SINK PIN] 
                      (22) remainder_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 24.20)] [SINK PIN] 
                      (22) remainder_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 25.74)] [SINK PIN] 
                      (22) remainder_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 26.49)] [SINK PIN] 
                      (22) remainder_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.18, 28.02)] [SINK PIN] 
                      (22) remainder_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.54, 36.49)] [SINK PIN] 
                      (22) remainder_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.02, 35.70)] [SINK PIN] 
                      (22) remainder_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 34.95)] [SINK PIN] 
                      (22) remainder_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 28.81)] [SINK PIN] 
                      (22) remainder_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 33.42)] [SINK PIN] 
                      (22) remainder_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 32.63)] [SINK PIN] 
                      (22) remainder_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 32.63)] [SINK PIN] 
                      (22) remainder_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.82, 30.34)] [SINK PIN] 
                      (22) remainder_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 31.10)] [SINK PIN] 
                      (22) remainder_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 28.02)] [SINK PIN] 
        (8) clk_gate_remainder_reg/cts_inv_7734457:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (24.64, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_642776] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cts_inv_7464430:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_582770] [Fanout: 1] 
          (10) clk_gate_remainder_reg/cts_inv_7374421:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (26.11, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_562768] [Fanout: 2] 
           (11) clk_gate_remainder_reg/cts_inv_7274411:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (25.15, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_532765] [Fanout: 2] 
            (12) clk_gate_remainder_reg/cts_inv_7124396:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (23.94, 42.24)] [Net: clk_gate_remainder_reg/ctsbuf_net_492761] [Fanout: 2] 
             (13) clk_gate_remainder_reg/cts_inv_6924376:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_442756] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_6714355:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_412753] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_6364320:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (16.64, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_332745] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_6114295:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.79, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_302742] [Fanout: 2] 
                 (17) clk_gate_remainder_reg/cto_buf_drc_5206:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (21.63, 29.95)] [Net: clk_gate_remainder_reg/cts11] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_4714155:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (21.12, 25.34)] [Net: clk_gate_remainder_reg/p_abuf2] [Fanout: 8] 
                   (19) remainder_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.78, 18.81)] [BALANCE PIN] [Offset values] 
                   (19) remainder_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.76, 7.30)] [BALANCE PIN] [Offset values] 
                   (19) remainder_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.73, 31.88)] [BALANCE PIN] [Offset values] 
                   (19) remainder_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.33, 32.63)] [BALANCE PIN] [Offset values] 
                   (19) remainder_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.54, 33.42)] [BALANCE PIN] [Offset values] 
                   (19) remainder_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.46, 33.42)] [BALANCE PIN] [Offset values] 
                   (19) remainder_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.74, 18.81)] [BALANCE PIN] [Offset values] 
                   (19) remainder_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 34.17)] [BALANCE PIN] [Offset values] 
                 (17) clk_gate_remainder_reg/cts_inv_5504234:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_222734] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_4954179:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_132725] [Fanout: 1] 
                   (19) clk_gate_remainder_reg/cts_inv_4724156:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (21.12, 37.63)] [Net: clk_gate_remainder_reg/p_abuf3] [Fanout: 3] 
                    (20) remainder_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.96, 32.63)] [BALANCE PIN] [Offset values] 
                    (20) remainder_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.41, 30.34)] [BALANCE PIN] [Offset values] 
                    (20) remainder_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.49, 31.88)] [BALANCE PIN] [Offset values] 
             (13) clk_gate_remainder_reg/cto_buf_drc_5197:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (15.36, 34.56)] [Net: clk_gate_remainder_reg/cts2] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_6374321:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_342746] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cto_buf_drc_5199:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (14.02, 31.49)] [Net: clk_gate_remainder_reg/cts4] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_6084292:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_272739] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cto_buf_drc_5201:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (7.36, 28.42)] [Net: clk_gate_remainder_reg/cts6] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_5444228:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (4.03, 25.34)] [Net: clk_gate_remainder_reg/p_abuf5] [Fanout: 2] 
                   (19) remainder_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 15.74)] [SINK PIN] 
                   (19) cto_buf_drc_5234:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (4.61, 26.88)] [Net: cts38] [Fanout: 4] 
                    (20) clk_gate_remainder_reg/cts_inv_4934177:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (5.76, 22.27)] [Net: clk_gate_remainder_reg/ctsbuf_net_112723] [Fanout: 1] 
                     (21) clk_gate_remainder_reg/cts_inv_4684152:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (0.96, 20.74)] [Net: clk_gate_remainder_reg/p_abuf0] [Fanout: 14] 
                      (22) remainder_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 20.34)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.47, 8.06)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.28, 8.84)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.70, 10.38)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.70, 11.13)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.77, 12.66)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.77, 14.20)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 14.98)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.28, 17.27)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.96, 18.81)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 19.59)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 29.56)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 23.42)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 21.88)] [BALANCE PIN] [Offset values] 
                    (20) remainder_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 24.95)] [SINK PIN] 
                    (20) remainder_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 27.27)] [SINK PIN] 
                    (20) remainder_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 25.74)] [SINK PIN] 
            (12) clk_gate_remainder_reg/cts_inv_7134397:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.54, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_502762] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cto_buf_drc_5198:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (29.95, 37.63)] [Net: clk_gate_remainder_reg/cts3] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_6394323:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_362748] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cto_buf_drc_5200:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (33.15, 31.49)] [Net: clk_gate_remainder_reg/cts5] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_6054289:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_242736] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cto_buf_drc_5203:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (34.62, 22.27)] [Net: clk_gate_remainder_reg/cts8] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_5454229:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (33.92, 17.66)] [Net: clk_gate_remainder_reg/p_abuf6] [Fanout: 15] 
                   (19) ccd_drc_inst_6560:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (34.24, 14.59)] [Net: ccd_drc_0] [Fanout: 9] 
                    (20) remainder_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 14.98)] [SINK PIN] 
                    (20) remainder_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 11.91)] [SINK PIN] 
                    (20) remainder_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 10.38)] [SINK PIN] 
                    (20) remainder_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.61, 9.59)] [SINK PIN] 
                    (20) remainder_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 13.45)] [SINK PIN] 
                    (20) remainder_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 10.38)] [SINK PIN] 
                    (20) remainder_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.37, 8.06)] [SINK PIN] 
                    (20) remainder_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.86, 8.06)] [SINK PIN] 
                    (20) remainder_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 7.30)] [SINK PIN] 
                   (19) remainder_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 19.59)] [SINK PIN] 
                   (19) remainder_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.42, 18.81)] [SINK PIN] 
                   (19) remainder_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.35, 17.27)] [SINK PIN] 
                   (19) remainder_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 16.52)] [SINK PIN] 
                   (19) remainder_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.38, 21.88)] [SINK PIN] 
                   (19) remainder_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 19.59)] [SINK PIN] 
                   (19) remainder_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 18.81)] [SINK PIN] 
                   (19) remainder_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 18.06)] [SINK PIN] 
                   (19) remainder_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.24, 15.74)] [SINK PIN] 
                   (19) remainder_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 26.49)] [SINK PIN] 
                   (19) remainder_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.51, 16.52)] [SINK PIN] 
                   (19) remainder_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 21.88)] [SINK PIN] 
                   (19) remainder_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.69, 21.13)] [SINK PIN] 
                   (19) remainder_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.96, 20.34)] [SINK PIN] 
           (11) clk_gate_remainder_reg/cts_inv_7284412:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 42.24)] [Net: clk_gate_remainder_reg/ctsbuf_net_542766] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_7144398:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 45.31)] [Net: clk_gate_remainder_reg/ctsbuf_net_512763] [Fanout: 2] 
             (13) clk_gate_remainder_reg/cto_buf_drc_5204:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (17.47, 29.95)] [Net: clk_gate_remainder_reg/cts9] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_5494233:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (17.28, 25.34)] [Net: clk_gate_remainder_reg/p_abuf10] [Fanout: 7] 
               (15) remainder_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.91, 18.06)] [SINK PIN] 
               (15) remainder_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 19.59)] [SINK PIN] 
               (15) remainder_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 17.27)] [SINK PIN] 
               (15) remainder_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.22, 18.06)] [SINK PIN] 
               (15) remainder_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.57, 19.59)] [SINK PIN] 
               (15) remainder_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.36, 18.81)] [SINK PIN] 
               (15) remainder_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 20.34)] [SINK PIN] 
             (13) clk_gate_remainder_reg/cto_buf_drc_5205:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (12.03, 36.10)] [Net: clk_gate_remainder_reg/cts10] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_5484232:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (9.60, 33.02)] [Net: clk_gate_remainder_reg/p_abuf9] [Fanout: 12] 
               (15) remainder_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 31.88)] [SINK PIN] 
               (15) remainder_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 28.02)] [SINK PIN] 
               (15) remainder_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.92, 31.88)] [SINK PIN] 
               (15) remainder_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.11, 32.63)] [SINK PIN] 
               (15) remainder_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 35.70)] [SINK PIN] 
               (15) remainder_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.54, 34.95)] [SINK PIN] 
               (15) remainder_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.48, 32.63)] [SINK PIN] 
               (15) remainder_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 33.42)] [SINK PIN] 
               (15) remainder_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.21, 33.42)] [SINK PIN] 
               (15) remainder_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.72, 32.63)] [SINK PIN] 
               (15) remainder_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.62, 35.70)] [SINK PIN] 
               (15) remainder_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.43, 34.17)] [SINK PIN] 
       (7) cto_buf_5571:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (48.70, 26.88)] [Net: cts64] [Fanout: 1] 
        (8) cto_dtrdly_5573:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (49.92, 6.91)] [Net: cts66] [Fanout: 1] 
         (9) cto_dtrdly_5577:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (50.05, 31.49)] [Net: cts68] [Fanout: 1] 
          (10) cto_dtrdly_5579:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.14, 31.49)] [Net: cts70] [Fanout: 1] 
           (11) cto_dtrdly_5581:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (49.98, 31.49)] [Net: cts72] [Fanout: 1] 
            (12) cto_dtrdly_5580:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (51.20, 33.02)] [Net: cts71] [Fanout: 1] 
             (13) cto_dtrdly_5578:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (49.98, 33.02)] [Net: cts69] [Fanout: 1] 
              (14) cto_buf_5556:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (41.54, 40.70)] [Net: cts62] [Fanout: 3] 
               (15) cto_buf_5555:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.36, 29.95)] [Net: cts61] [Fanout: 3] 
                (16) remainder_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.75, 33.42)] [SINK PIN] 
                (16) remainder_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.93, 32.63)] [SINK PIN] 
                (16) remainder_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 31.88)] [SINK PIN] 
               (15) cto_buf_5553:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (35.20, 25.34)] [Net: cts59] [Fanout: 2] 
                (16) cto_buf_5551:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (25.09, 34.56)] [Net: cts57] [Fanout: 5] 
                 (17) remainder_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 36.49)] [SINK PIN] 
                 (17) remainder_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.78, 30.34)] [SINK PIN] 
                 (17) remainder_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 34.95)] [SINK PIN] 
                 (17) remainder_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 35.70)] [SINK PIN] 
                 (17) remainder_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 37.24)] [SINK PIN] 
                (16) cto_buf_5550:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (24.90, 36.10)] [Net: cts56] [Fanout: 3] 
                 (17) remainder_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.73, 37.24)] [SINK PIN] 
                 (17) remainder_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 35.70)] [SINK PIN] 
                 (17) remainder_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.69, 36.49)] [SINK PIN] 
               (15) cto_buf_5554:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (23.62, 34.56)] [Net: cts60] [Fanout: 2] 
                (16) cto_buf_5552:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (24.38, 36.10)] [Net: cts58] [Fanout: 3] 
                 (17) remainder_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 35.70)] [SINK PIN] 
                 (17) remainder_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.45, 29.56)] [SINK PIN] 
                 (17) remainder_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.51, 28.81)] [SINK PIN] 
                (16) cto_buf_5548:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (25.09, 36.10)] [Net: cts54] [Fanout: 14] 
                 (17) remainder_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 33.42)] [SINK PIN] 
                 (17) remainder_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.61, 32.63)] [SINK PIN] 
                 (17) remainder_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 36.49)] [SINK PIN] 
                 (17) remainder_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.74, 34.95)] [SINK PIN] 
                 (17) remainder_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 34.17)] [SINK PIN] 
                 (17) remainder_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 34.17)] [SINK PIN] 
                 (17) remainder_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 35.70)] [SINK PIN] 
                 (17) remainder_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 35.70)] [SINK PIN] 
                 (17) remainder_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.62, 34.17)] [SINK PIN] 
                 (17) remainder_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.41, 37.24)] [SINK PIN] 
                 (17) remainder_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.91, 37.24)] [SINK PIN] 
                 (17) remainder_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 36.49)] [SINK PIN] 
                 (17) remainder_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 34.95)] [SINK PIN] 
                 (17) remainder_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 34.95)] [SINK PIN] 
1
