// Seed: 3094004615
module module_0;
  always @(id_1 ==? 1) begin
    #1 begin
      if (1) assume (id_1 <= 1'b0);
    end
    id_1 = (1);
    id_1 <= 1;
    id_1 = id_1;
  end
  wire id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  assign id_5 = id_4;
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output wor id_2,
    output wand id_3,
    input supply1 id_4
);
  assign id_2 = id_1 ? id_4 : id_4;
  wire id_6;
  module_0();
  wire id_7;
endmodule
