<?xml version="1.0" encoding="utf-8"?>
<WebWorksHelpTOC version="5.0" xmlns="urn:WebWorks-Help-TOC-Schema">
  <i t="PDF Version of Documentation">
    <i t="PDF Version of Documentation" l="0#276059" />
  </i>
  <i t="Release Information" l="1" />
  <i t="Introduction" l="2">
    <i t="The Xilinx DSP Block Set" l="3" />
    <i t="FIR Filter Generation" l="4" />
    <i t="Support for MATLAB" l="5" />
    <i t="System Resource Estimation" l="6" />
    <i t="Hardware Co-Simulation" l="7" />
    <i t="System Integration Platform" l="8" />
  </i>
  <i t="Installation" l="9">
    <i t="Downloading" l="9#270907">
      <i t="Hardware Co-Simulation Support" l="9#266754" />
      <i t="UNC Paths Not Supported" l="9#276098" />
    </i>
    <i t="Using the ISE Design Suite Installer" l="10">
      <i t="Choosing the MATLAB Version for a Windows OS Installation" l="10#273999" />
    </i>
    <i t="Post Installation Tasks" l="11">
      <i t="Post-Installation Tasks on Linux" l="11#285051" />
      <i t="Troubleshooting a Linux Installation" l="11#285057" />
      <i t="Hardware Co-Simulation Installation" l="11#278808">
        <i t="Ethernet-Based Hardware Co-Simulation" l="11#278810" />
        <i t="JTAG-Based Hardware Co-Simulation" l="11#278832" />
        <i t="Third-Party Hardware Co-Simulation" l="11#278838" />
      </i>
      <i t="Compiling Xilinx HDL Libraries" l="11#284751">
        <i t="ModelSim SE" l="11#271563" />
      </i>
      <i t="Configuring the System Generator Cache" l="11#272067">
        <i t="Setting the Size" l="11#272001" />
        <i t="Setting the Number of Entries" l="11#272003" />
      </i>
      <i t="Displaying and Changing Versions of System Generator" l="11#272082" />
    </i>
  </i>
  <i t="Getting Started" l="12">
    <i t="Introduction" l="12#260222" />
    <i t="Lesson 1 - Design Creation Basics" l="13">
      <i t="The System Generator Design Flow" l="13#273271" />
      <i t="The Xilinx DSP Blockset" l="13#273431" />
      <i t="Defining the FPGA Boundary" l="13#273680" />
      <i t="Adding the System Generator Token" l="13#273688" />
      <i t="Creating the DSP Design" l="13#273495" />
      <i t="Generating the HDL Code" l="13#273509" />
      <i t="Model-Based Design using System Generator" l="13#274789" />
      <i t="Creating Input Vectors using MATLAB" l="13#273766" />
      <i t="Lesson 1 Summary" l="13#273768" />
      <i t="Lab Exercise: Using Simulink" l="13#273793" />
      <i t="Lab Exercise: Getting Started with System Generator" l="13#290079">
        <i t="Lab Instructions" l="13#319809" />
        <i t="Lab Design" l="13#319815" />
      </i>
    </i>
    <i t="Lesson 2 - Fixed Point and Bit Operations" l="14">
      <i t="Fixed-Point Numeric Precision" l="14#275077" />
      <i t="System Generator Fixed-Point Quantization" l="14#275083" />
      <i t="Overflow and Round Modes" l="14#275084" />
      <i t="Bit-Level Operations" l="14#275085" />
      <i t="The Reinterpret Block" l="14#275086" />
      <i t="The Convert Block" l="14#275087" />
      <i t="The Concat Block" l="14#275088" />
      <i t="Slice Block" l="14#275089" />
      <i t="The BitBasher Block" l="14#275090" />
      <i t="Lesson 2 Summary" l="14#275713" />
      <i t="Lab Exercise: Signal Routing" l="14#275431" />
    </i>
    <i t="Lesson 3 - System Control" l="15">
      <i t="Controlling a DSP System" l="15#275801" />
      <i t="The MCode Block" l="15#275803" />
      <i t="The Xilinx “xl_state” Data Type" l="15#275804" />
      <i t="State Machine Example" l="15#275805" />
      <i t="The Expression Block" l="15#275806" />
      <i t="Reset and Enable Ports" l="15#275807" />
      <i t="Bursty Data" l="15#275808" />
      <i t="Lesson 3 Summary" l="15#275809" />
      <i t="Lab Exercise: System Control" l="15#273934">
        <i t="Lab Instructions" l="15#319826" />
        <i t="Lab Data" l="15#319828" />
      </i>
    </i>
    <i t="Lesson 4 - Multi-Rate Systems" l="16">
      <i t="Creating Multi-Rate Systems" l="16#276423" />
      <i t="Up and Down Sampling Blocks" l="16#276683" />
      <i t="Rate Changing Functional Blocks" l="16#276426" />
      <i t="Viewing Rate Changes in Simulink" l="16#276427" />
      <i t="Debugging Tools" l="16#276428" />
      <i t="Sample Period “Rules”" l="16#276745" />
      <i t="Lab Exercise: Multi-Rate Systems" l="16#276491">
        <i t="Lab Instructions" l="16#319834" />
        <i t="Lab Design" l="16#319836" />
      </i>
    </i>
    <i t="Lesson 5 - Using Memories" l="17">
      <i t="Block vs. Distributed RAM" l="17#276792" />
      <i t="Initializing RAMs and ROMs" l="17#276794" />
      <i t="System Generator RAM Blocks" l="17#276960" />
      <i t="System Generator ROM Blocks" l="17#276990" />
      <i t="The Delay Block" l="17#277012" />
      <i t="The FIFO Block" l="17#277034" />
      <i t="Shared Memory Block" l="17#301782" />
      <i t="Lab Exercise: Using Memories" l="17#274067">
        <i t="Lab Instructions" l="17#319842" />
        <i t="Lab Design" l="17#319844" />
      </i>
    </i>
    <i t="Lesson 6 - Designing Filters" l="18">
      <i t="Introduction" l="18#277177" />
      <i t="The Virtex DSP48 Math Slice" l="18#277187" />
      <i t="FIR Compiler Block" l="18#277250" />
      <i t="Creating Coefficients with FDATool" l="18#277189" />
      <i t="Using FDA Tool Coefficients" l="18#277190" />
      <i t="Lab Exercise: Designing Filters" l="18#274093">
        <i t="Lab Instructions" l="18#319850" />
        <i t="Lab Design" l="18#319852" />
      </i>
    </i>
    <i t="Additional Examples and Tutorials" l="19">
      <i t="AXI4 Conversion Examples" l="19#307661" />
      <i t="Black Box Examples" l="19#279673" />
      <i t="ChipScope Examples" l="19#279707" />
      <i t="DSP Examples" l="19#279718" />
      <i t="M-Code Examples" l="19#279775" />
      <i t="Processor Examples" l="19#279842" />
      <i t="Shared Memory Examples" l="19#279872" />
      <i t="Miscellaneous Examples" l="19#279934" />
      <i t="System Generator Demos" l="19#279960" />
    </i>
  </i>
  <i t="Hardware Design Using System Generator" l="20">
    <i t="A Brief Introduction to FPGAs" l="21">
      <i t="Note to the DSP Engineer" l="21#270988" />
      <i t="Note to the Hardware Engineer" l="21#270995" />
    </i>
    <i t="Design Flows using System Generator" l="22">
      <i t="Algorithm Exploration" l="22#271295" />
      <i t="Implementing Part of a Larger Design" l="22#271303" />
      <i t="Implementing a Complete Design" l="22#308106" />
    </i>
    <i t="System-Level Modeling in System Generator" l="23">
      <i t="System Generator Blocksets" l="23#270820">
        <i t="Xilinx Blockset" l="23#271609" />
        <i t="Xilinx Reference Blockset" l="23#319486" />
      </i>
      <i t="Signal Types" l="23#319540" />
      <i t="Floating-Point Data Type" l="23#541381">
        <i t="IEEE-754 Standard for Floating-Point Data Type" l="23#559100" />
        <i t="Floating-Point Data Representation in System Generator" l="23#559173" />
        <i t="Displaying the Data Type on Output Signals" l="23#559181" />
        <i t="Rate and Type Propagation" l="23#559192" />
      </i>
      <i t="AXI Signal Groups" l="23#559055" />
      <i t="Bit-True and Cycle-True Modeling" l="23#542269" />
      <i t="Timing and Clocking" l="23#270824">
        <i t="Discrete Time Systems" l="23#272424" />
        <i t="Multirate Models" l="23#272437" />
        <i t="Rate-Changing Blocks" l="23#272440" />
        <i t="Hardware Oversampling" l="23#272453" />
        <i t="Asynchronous Clocking" l="23#272460" />
        <i t="Synchronous Clocking" l="23#272463">
          <i t="The Clock Enables Option" l="23#418025" />
          <i t="The Hybrid DCM-CE Option" l="23#439078" />
          <i t="The Expose Clock Ports Option" l="23#417926" />
          <i t="Tutorial Example: Using the Hybrid DCM-CE Option" l="23#419319" />
          <i t="Tutorial Example: Using the Expose Clock Ports Option" l="23#429874" />
        </i>
      </i>
      <i t="Synchronization Mechanisms" l="23#428090">
        <i t="Valid Ports" l="23#273156" />
        <i t="Indeterminate Data" l="23#273160" />
      </i>
      <i t="Block Masks and Parameter Passing" l="23#273123">
        <i t="Block Masks" l="23#273321" />
        <i t="Parameter Passing" l="23#273326" />
      </i>
      <i t="Resource Estimation" l="23#270827" />
    </i>
    <i t="Automatic Code Generation" l="24">
      <i t="Compiling and Simulating Using the System Generator Token" l="24#273553">
        <i t="Compilation Type and the Generate Button" l="24#273564" />
        <i t="Simulink System Period" l="24#418203" />
        <i t="Block Icon Display" l="24#273611" />
        <i t="Hierarchical Controls" l="24#273620" />
      </i>
      <i t="Viewing ISE Reports" l="24#488666" />
      <i t="Compilation Results" l="24#283507">
        <i t="Using the System Generator Constraints File" l="24#284785">
          <i t="System Clock Period" l="24#284805" />
          <i t="Multicycle Path Constraints" l="24#284811" />
          <i t="IOB Timing and Placement Constraints" l="24#311558" />
          <i t="Constraints Example" l="24#285383" />
        </i>
        <i t="Clock Handling in HDL" l="24#285711">
          <i t="The “Clock Enables” Multirate Implementation" l="24#487061" />
          <i t="The “Hybrid DCM-CE” Multirate Implementation" l="24#487072" />
          <i t="The “Expose Clock Ports” Multirate Implementation" l="24#487312" />
        </i>
        <i t="Core Caching" l="24#293550" />
      </i>
      <i t="HDL Testbench" l="24#284113" />
    </i>
    <i t="Compiling MATLAB into an FPGA" l="25">
      <i t="Simple Selector" l="25#274413" />
      <i t="Simple Arithmetic Operations" l="25#308238" />
      <i t="Complex Multiplier with Latency" l="25#308247" />
      <i t="Shift Operations" l="25#308256" />
      <i t="Passing Parameters into the MCode Block" l="25#308272" />
      <i t="Optional Input Ports" l="25#533162" />
      <i t="Finite State Machines" l="25#308313" />
      <i t="Parameterizable Accumulator" l="25#308338" />
      <i t="FIR Example and System Verification" l="25#308347" />
      <i t="RPN Calculator" l="25#308372" />
      <i t="Example of disp Function" l="25#308397" />
    </i>
    <i t="Importing a System Generator Design into a Bigger System" l="26">
      <i t="HDL Netlist Compilation" l="26#410197" />
      <i t="Integration Design Rules" l="26#410200" />
      <i t="New Integration Flow between System Generator &amp; Project Navigator" l="26#410203" />
      <i t="A Step-by-Step Example" l="26#410429">
        <i t="Generating the HDL Files for the System Generator Designs" l="26#411858" />
        <i t="Switching to Different HDL Libraries" l="26#411831" />
        <i t="Adding System Generator Source into the Top-Level Design" l="26#412081" />
        <i t="Simulating the Entire Design" l="26#413105" />
        <i t="Summary" l="26#415525" />
      </i>
    </i>
    <i t="Generating a PlanAhead Project File from System Generator" l="27">
      <i t="Step-by-Step Example for Generating a PlanAhead Project File" l="27#561193" />
    </i>
    <i t="Configurable Subsystems and System Generator" l="28">
      <i t="Defining a Configurable Subsystem" l="28#280176" />
      <i t="Using a Configurable Subsystem" l="28#280200" />
      <i t="Deleting a Block from a Configurable Subsystem" l="28#280217" />
      <i t="Adding a Block to a Configurable Subsystem" l="28#280231" />
      <i t="Generating Hardware from Configurable Subsystems" l="28#280245" />
    </i>
    <i t="Notes for Higher Performance FPGA Design" l="29">
      <i t="Review the Hardware Notes Included in Block Dialog Boxes" l="29#406813" />
      <i t="Register the Inputs and Outputs of Your Design" l="29#406846" />
      <i t="Insert Pipeline Registers" l="29#406865" />
      <i t="Use Saturation Arithmetic and Rounding Only When Necessary" l="29#406871" />
      <i t="Use the System Generator Timing and Power Analysis Tools" l="29#406877" />
      <i t="Set the Data Rate Option on All Gateway Blocks" l="29#406906" />
      <i t="Reduce the Clock Enable (CE) Fanout" l="29#407365" />
    </i>
    <i t="Processing a System Generator Design with FPGA Physical Design Tools" l="30">
      <i t="HDL Simulation" l="30#270795">
        <i t="Compiling Your IP" l="30#281182" />
        <i t="ModelSim SE" l="30#281185" />
        <i t="Simulation using ModelSim within Project Navigator" l="30#281201" />
      </i>
      <i t="Generating an FPGA Bitstream" l="30#270796">
        <i t="Xilinx ISE Project Navigator" l="30#281581" />
        <i t="Opening a System Generator Project" l="30#281586" />
        <i t="Customizing your System Generator Project" l="30#281588" />
        <i t="Implementing Your Design" l="30#281595" />
      </i>
    </i>
    <i t="Resetting Auto-Generated Clock Enable Logic" l="31">
      <i t="ce_clr and Rate Changing Blocks" l="31#282996" />
      <i t="ce_clr Usage Recommendations" l="31#283397" />
    </i>
    <i t="Design Styles for the DSP48" l="32">
      <i t="About the DSP48" l="32#312627" />
      <i t="Designs Using Standard Components" l="32#312640" />
      <i t="Designs Using Synthesizable Mult, Mux and AddSub Blocks" l="32#312650" />
      <i t="Designs that Use DSP48 and DSP48 Macro Blocks" l="32#312670">
        <i t="DSP48 Block" l="32#312671" />
        <i t="Dynamic Control of the DSP48" l="32#334025" />
        <i t="DSP48 Macro Block" l="32#312697" />
        <i t="Replacing a DSP48 Macro Block with DSP48 Macro 2.0 Block" l="32#497388">
          <i t="DSP48 Macro-Based Signed 35x35 Multiplier" l="32#497401" />
          <i t="DSP48 Macro 2.0-Based Signed 35x35 Multiplier" l="32#497558" />
        </i>
      </i>
      <i t="DSP48 Design Techniques" l="32#497692">
        <i t="Designing Filters with the DSP48" l="32#312710" />
        <i t="Design Techniques for Very-High Performance Designs" l="32#312712" />
        <i t="Physical Planning for DSP48-Based Designs" l="32#312732">
          <i t="Cascade Routing Buses" l="32#312740" />
          <i t="C-Input Sharing" l="32#312742" />
          <i t="Adder Trees Planning" l="32#312744" />
          <i t="Placement" l="32#312746" />
          <i t="Signal Length Planning" l="32#312748" />
          <i t="Clock Enable Planning" l="32#312750" />
          <i t="Place and Route Flow" l="32#312752" />
          <i t="Synthesis Flow" l="32#312756" />
          <i t="Logic Depth Planning" l="32#312761" />
          <i t="Fanout Planning" l="32#312767" />
          <i t="Register Retiming" l="32#312769" />
        </i>
      </i>
    </i>
    <i t="Using FDATool in Digital Filter Applications" l="33">
      <i t="Design Overview" l="33#312784" />
      <i t="Open and Generate the Coefficients for this FIR Filter" l="33#312795" />
      <i t="Parameterize the MAC-Based FIR Block" l="33#312799" />
      <i t="Generate and Assign Coefficients for the FIR Filter" l="33#312814" />
      <i t="Browse Through and Understand the Xilinx Filter Block" l="33#312838" />
      <i t="Run the Simulation" l="33#312851" />
    </i>
    <i t="Generating Multiple Cycle-True Islands for Distinct Clocks" l="34">
      <i t="Multiple Clock Applications" l="34#312903" />
      <i t="Clock Domain Partitioning" l="34#312908" />
      <i t="Crossing Clock Domains" l="34#312919" />
      <i t="Netlisting Multiple Clock Designs" l="34#312950" />
      <i t="Step-by-Step Example" l="34#312969" />
      <i t="Creating a Top-Level Wrapper" l="34#313035" />
    </i>
    <i t="Using ChipScope Pro Analyzer for Real-Time Hardware Debugging" l="35">
      <i t="ChipScope Pro Overview" l="35#313222" />
      <i t="Tutorial Example: Using ChipScope in System Generator" l="35#486885" />
      <i t="Real-Time Debug" l="35#313325">
        <i t="Importing Data Into the MATLAB Workspace From ChipScope" l="35#539040" />
      </i>
      <i t="Tutorial Example: Using ChipScope Pro Analyzer with JTAG Hardware Co-Simulation" l="35#539079">
        <i t="Design Description" l="35#539080" />
        <i t="Setup the SP601 Hardware Co-Simulation Platform" l="35#539107" />
        <i t="Generate a Bitstream File" l="35#539451" />
        <i t="Benefits" l="35#539112" />
        <i t="How to Iterate a Design between System Generator for DSP and ChipScope Pro Analyzer" l="35#539162">
          <i t="In Simulink" l="35#539164" />
          <i t="In ChipScope Pro Analyzer" l="35#539168" />
          <i t="In Simulink" l="35#539239" />
          <i t="In ChipScope Pro Analyzer" l="35#539243" />
        </i>
      </i>
    </i>
    <i t="AXI Interface" l="36">
      <i t="Introduction" l="36#541477" />
      <i t="AXI4 Support in System Generator" l="36#541407" />
      <i t="AXI4-Stream Support in System Generator" l="36#541481">
        <i t="Naming conventions" l="36#541572" />
        <i t="Notes on TREADY/TVALID handshaking" l="36#541608">
          <i t="Handshaking Key Points" l="36#542308" />
        </i>
      </i>
      <i t="AXI-Stream Blocks in System Generator" l="36#541482">
        <i t="Port Groupings" l="36#541493" />
        <i t="Port Name Shortening" l="36#541670" />
        <i t="Breaking Out Multi-Channel TDATA" l="36#541664" />
      </i>
    </i>
  </i>
  <i t="Hardware/Software Co-Design" l="37">
    <i t="Hardware/Software Co-Design in System Generator" l="38">
      <i t="Black Box Block" l="38#271980" />
      <i t="PicoBlaze Block" l="38#271988" />
      <i t="EDK Processor Block" l="38#271996" />
    </i>
    <i t="Integrating a Processor with Custom Logic" l="39">
      <i t="Memory Map Creation" l="39#270890" />
      <i t="Hardware Generation" l="39#270914">
        <i t="EDK pcore Generation Mode" l="39#270929" />
        <i t="HDL Netlist Mode" l="39#270941" />
      </i>
      <i t="Hardware Co-Simulation" l="39#270948" />
      <i t="The Software Driver" l="39#270968">
        <i t="Location of the Software Driver" l="39#325932" />
        <i t="Launching Xilinx SDK from System Generator" l="39#325936" />
        <i t="API Documentation" l="39#326434" />
      </i>
      <i t="Writing a Software Program" l="39#270982">
        <i t="Accessing &quot;From Register&quot; and &quot;To Register&quot; shared memories" l="39#327078">
          <i t="Single-Word Writes" l="39#327079" />
          <i t="Single-Word Reads" l="39#327095" />
        </i>
        <i t="Accessing &quot;From FIFO&quot; and &quot;To FIFO&quot; shared memories" l="39#327250">
          <i t="Single-Word Writes" l="39#327251" />
          <i t="Single-Word Reads" l="39#327291" />
        </i>
        <i t="Accessing &quot;Shared Memory&quot; Shared Memories" l="39#327889">
          <i t="Single-Word Writes" l="39#327890" />
          <i t="Single-Word Reads" l="39#327933" />
        </i>
      </i>
      <i t="Asynchronous Support" l="39#327963" />
      <i t="Clock Wiring in the Hardware Co-Simulation Flow" l="39#314183">
        <i t="Dual Clock Wiring Scheme" l="39#314938">
          <i t="Limitations for Boards with Multiple-Input Clocks" l="39#315115" />
        </i>
        <i t="Single Clock Wiring Scheme" l="39#315165">
          <i t="Limitations with the XPS Clock Generator" l="39#315473" />
          <i t="One Solution to the Single-Clock Wiring Limitations" l="39#324992" />
        </i>
        <i t="Caveats with Peripherals like UART and MDM" l="39#323576" />
        <i t="Troubleshooting" l="39#325850">
          <i t="Limitations on the Imported XPS Project" l="39#328825" />
        </i>
      </i>
    </i>
    <i t="EDK Support" l="40">
      <i t="Importing an EDK Processor" l="40#275569">
        <i t="EDK Import Wizard" l="40#272581" />
        <i t="Making Changes to Processor Hardware After an Import" l="40#272597" />
        <i t="Limitations" l="40#272607" />
      </i>
      <i t="Exposing Processor Ports to System Generator" l="40#270811" />
      <i t="Exporting a pcore" l="40#270812" />
    </i>
    <i t="Designing with Embedded Processors and Microcontrollers" l="41">
      <i t="Designing PicoBlaze Microcontroller Applications" l="41#270767">
        <i t="PicoBlaze Overview" l="41#272953">
          <i t="Architecture Highlights" l="41#273041" />
          <i t="PicoBlaze Instruction Set Architecture" l="41#273069" />
          <i t="16 General Purpose Registers" l="41#273075" />
          <i t="ALU" l="41#273081" />
          <i t="Flags and Program Control" l="41#273087" />
          <i t="Input/Output" l="41#273093" />
          <i t="Interrupt" l="41#273099" />
        </i>
        <i t="Tutorial Example - Using PicoBlaze in System Generator" l="41#273115" />
      </i>
      <i t="Designing and Exporting MicroBlaze Processor Peripherals" l="41#337741">
        <i t="Tutorial Example - Creating a MicroBlaze Peripheral in System Generator" l="41#337440">
          <i t="Prerequisites" l="41#337558" />
          <i t="Copy the export_pcore Example Directory to Your Local Drive" l="41#340934" />
          <i t="edk" l="41#340937" />
          <i t="source" l="41#340940" />
          <i t="Export the System Generator Design as a pcore" l="41#340945" />
          <i t="Add the pcore to the Embedded Design" l="41#340973" />
          <i t="Export the Embedded Hardware Design to SDK" l="41#340982" />
          <i t="Embedded Flow with SysGen Pcore/XPS/SDK" l="41#340998" />
          <i t="Create a Software Application using SDK" l="41#341011" />
          <i t="Iterate Your Software" l="41#341057" />
        </i>
        <i t="Tutorial Example - Designing and Simulating MicroBlaze Processor Systems" l="41#340448" />
        <i t="Create an XPS Project" l="41#276810" />
        <i t="Create a DSP48 Co-Processor Model" l="41#272917" />
        <i t="Import the XPS Project" l="41#277103" />
        <i t="Configure Memory Map Interface" l="41#277242" />
        <i t="Write Software Programs" l="41#281846" />
        <i t="Create a Hardware Co-Simulation Block" l="41#303354" />
        <i t="Create a Testbench Model" l="41#295412" />
        <i t="Update the Co-Simulation Block with Compiled Software" l="41#295923" />
        <i t="Run the Simulation" l="41#295693" />
      </i>
      <i t="Using XPS" l="41#282958">
        <i t="Tutorial Example - Creating a New XPS Project" l="41#277534" />
        <i t="Adding a New Software Application" l="41#277593" />
        <i t="Adding a pcore to an EDK Project" l="41#277543" />
      </i>
      <i t="Using Platform Studio SDK" l="41#297946">
        <i t="Introduction" l="41#297976" />
        <i t="Invoking the SDK" l="41#297975" />
        <i t="Creating a Hello World Application in SDK" l="41#298636" />
        <i t="Getting help on the Software Drivers Generated by System Generator" l="41#298081" />
        <i t="How to Migrate a Software Project from XPS to Standalone SDK" l="41#298640">
          <i t="How to Migrate to the Standalone SDK Flow" l="41#298655" />
        </i>
        <i t="How to Iterate the Design between System Generator and SDK" l="41#299020">
          <i t="Software Iteration" l="41#299026" />
          <i t="Hardware Iteration" l="41#299032" />
        </i>
      </i>
      <i t="Tutorial Example - Using System Generator and SDK to Co-Debug an Embedded DSP Design" l="41#307207">
        <i t="Introduction" l="41#307208" />
        <i t="Objectives" l="41#307222" />
        <i t="Tutorial Exercise Setup" l="41#307229" />
        <i t="Design Description" l="41#307235" />
        <i t="PROCEDURE" l="41#307251">
          <i t="Step 1 Familiarize yourself with tool flow between System Generator and Xilinx Platform Studio" l="41#307257" />
          <i t="General Flow for this Exercise" l="41#307265" />
          <i t="Step 2 Generating the BSB System Using the XPS BSB Wizard" l="41#307284" />
          <i t="General Flow for this Exercise" l="41#307291" />
          <i t="Step 3 Import the Embedded System into the Sysgen Design and Generate a Hardware Co-Simulation Block" l="41#307348" />
          <i t="General Flow for this Exercise" l="41#307355" />
          <i t="Step 4 Create a Software Application Project and Co-Debug the Sysgen Design Using an Integrated Design Flow between Sysgen and SDK" l="41#307400" />
          <i t="General Flow for this Exercise" l="41#307407" />
        </i>
      </i>
      <i t="Summary" l="41#307579" />
    </i>
  </i>
  <i t="Using Hardware Co-Simulation" l="42">
    <i t="Introduction">
      <i t="Introduction" l="42#327120" />
      <i t="M-Code Access to Hardware Co-Simulation" l="42#327130" />
    </i>
    <i t="Installing Your Hardware Board" l="43">
      <i t="Ethernet-Based Hardware Co-Simulation" l="43#307244" />
      <i t="JTAG-Based Hardware Co-Simulation" l="43#307274" />
      <i t="Third-Party Hardware Co-Simulation" l="43#307150" />
    </i>
    <i t="Compiling a Model for Hardware Co-Simulation" l="44">
      <i t="Choosing a Compilation Target" l="44#271134" />
      <i t="Invoking the Code Generator" l="44#271260" />
    </i>
    <i t="Hardware Co-Simulation Blocks" l="45" />
    <i t="Hardware Co-Simulation Clocking" l="46">
      <i t="Selecting the Target Clock Frequency" l="46#294725" />
      <i t="Clocking Modes" l="46#271758">
        <i t="Single-Step Clock" l="46#271761" />
        <i t="Free-Running Clock" l="46#271771" />
      </i>
      <i t="Selecting the Clock Mode" l="46#271785" />
    </i>
    <i t="Board-Specific I/O Ports" l="47">
      <i t="I/O Ports in Hardware Co-simulation" l="47#272136" />
    </i>
    <i t="Ethernet Hardware Co-Simulation" l="48">
      <i t="Point-to-Point Ethernet Hardware Co-Simulation" l="48#270898">
        <i t="Interface Features" l="48#276915" />
        <i t="Supported FPGA Development Boards" l="48#276925" />
        <i t="Configuring Co-Simulation Block Parameters" l="48#276965" />
        <i t="Co-Simulating the Design" l="48#277439" />
        <i t="Known Issues" l="48#313714" />
      </i>
      <i t="Network-Based Ethernet Hardware Co-Simulation" l="48#311776">
        <i t="Interface Features" l="48#311778" />
        <i t="Supported FPGA Development Boards" l="48#311783" />
        <i t="Setup Procedures" l="48#311785" />
        <i t="Known Issues" l="48#311799" />
      </i>
      <i t="Remote JTAG Cable Support in JTAG Co-Simulation" l="48#347653">
        <i t="Specifying the Cable Location" l="48#351877" />
        <i t="Starting Up a CSE server" l="48#351895" />
      </i>
    </i>
    <i t="Shared Memory Support" l="49">
      <i t="Compiling Shared Memories for Hardware Co-Simulation" l="49#270900">
        <i t="Single Shared Memory Compilation" l="49#279282" />
        <i t="Compiling Shared Memory Pairs" l="49#279346" />
        <i t="Viewing Shared Memory Information" l="49#279366" />
      </i>
      <i t="Co-Simulating Unprotected Shared Memories" l="49#280046" />
      <i t="Co-Simulating Lockable Shared Memories" l="49#286614" />
      <i t="Co-Simulating Shared Registers" l="49#270904" />
      <i t="Co-Simulating Shared FIFOs" l="49#292187" />
      <i t="Restrictions on Shared Memories" l="49#280654" />
    </i>
    <i t="Specifying Xilinx Tool Flow Settings" l="50" />
    <i t="Frame-Based Acceleration using Hardware Co-Simulation" l="51">
      <i t="Shared Memories" l="51#286775" />
      <i t="Adding Buffers to a Design" l="51#286800" />
      <i t="Compiling for Hardware Co-simulation" l="51#286846" />
      <i t="Using Vector Transfers" l="51#286883" />
    </i>
    <i t="Real-Time Signal Processing using Hardware Co-Simulation" l="52">
      <i t="Shared Memory I/O Buffering Example" l="52#286986" />
      <i t="Applying a 5x5 Filter Kernel Data Path" l="52#293277">
        <i t="Buffer and Data Path Configuration" l="52#287005" />
        <i t="Valid Bit Generation" l="52#287020" />
        <i t="Support for Coefficient Reloading" l="52#287029" />
        <i t="Compiling for Hardware Co-simulation" l="52#287038" />
      </i>
      <i t="5x5 Filter Kernel Test Bench" l="52#287058" />
      <i t="Reloading the Kernel" l="52#287113" />
    </i>
    <i t="Installing Your Board for Ethernet Hardware Co-Simulation" l="53">
      <i t="Installing Software on the Host PC" l="53#347033" />
      <i t="Setting Up the Local Area Network on the PC" l="53#343195" />
      <i t="Loading the Sysgen HW Co-Sim Configuration Files" l="53#348001">
        <i t="Optional Step to Set the Ethernet MAC Address and the IPv4 Address" l="53#348036" />
      </i>
      <i t="Installing the Proxy Executable for Linux Users" l="53#351668" />
      <i t="Installing an ML402 Board for Ethernet Hardware Co-Simulation" l="53#342813">
        <i t="Assemble the Required Hardware" l="53#300614" />
        <i t="Setup the PC" l="53#347335" />
        <i t="Load the Sysgen ML402 HW Co-Sim Configuration Files" l="53#347341" />
        <i t="Setup the ML402 board" l="53#300680" />
      </i>
      <i t="Installing an ML506 Board for Ethernet Hardware Co-Simulation" l="53#301831">
        <i t="Assemble the Required Hardware" l="53#301833" />
        <i t="Install Related Software" l="53#347082" />
        <i t="Setup the Local Area Network" l="53#310778" />
        <i t="Load the Sysgen ML506 HW Co-Sim Configuration Files" l="53#349575" />
        <i t="Setup the ML506 board" l="53#301896" />
      </i>
      <i t="Installing an ML605 Board for Ethernet Hardware Co-Simulation" l="53#336869">
        <i t="Assemble the Required Hardware" l="53#336871" />
        <i t="Install Related Software" l="53#347094" />
        <i t="Setup the Local Area Network" l="53#345258" />
        <i t="Setup the ML605 board" l="53#336922" />
      </i>
      <i t="Installing a Spartan-3A DSP 1800A Starter Board for Ethernet Hardware Co-Simulation" l="53#318504">
        <i t="Assemble the Required Hardware" l="53#318508" />
        <i t="Install Related Software" l="53#347117" />
        <i t="Setup the Local Area Network" l="53#345922" />
        <i t="Setup the Spartan-3A DSP 1800A Starter Board" l="53#318556" />
      </i>
      <i t="Installing a Spartan-3A DSP 3400A Board for Ethernet Hardware Co-Simulation" l="53#318802">
        <i t="Assemble the Required Hardware" l="53#318805" />
        <i t="Install Related Software" l="53#347128" />
        <i t="Load the Sysgen Spartan-3A DSP 3400A HW Co-Sim Configuration Files" l="53#350018" />
        <i t="Setup the Spartan-3A 3400A Development Board" l="53#318893" />
      </i>
      <i t="Installing an SP601/SP605 Board for Ethernet Hardware Co-Simulation" l="53#338486">
        <i t="Assemble the Required Hardware" l="53#338488" />
        <i t="Install Related Software" l="53#347140" />
        <i t="Setup the SP601/SP605 Board" l="53#338496" />
      </i>
    </i>
    <i t="Installing Your Board for JTAG Hardware Co-Simulation" l="54">
      <i t="Installing an ML402 Board for JTAG Hardware Co-Simulation" l="54#316300">
        <i t="Assemble the Required Hardware" l="54#316302" />
        <i t="Install Xilinx ISE Design Suite Software on the Host PC" l="54#347270" />
        <i t="Setup the ML402 Board" l="54#316348" />
      </i>
      <i t="Installing an ML605 Board for JTAG Hardware Co-Simulation" l="54#329154">
        <i t="Assemble the Required Hardware" l="54#329156" />
        <i t="Install Xilinx ISE Design Suite Software on the Host PC" l="54#347535" />
        <i t="Setup the ML605 Board" l="54#329164" />
      </i>
      <i t="Installing an SP601/SP605 Board for JTAG Hardware Co-Simulation" l="54#329846">
        <i t="Assemble the Required Hardware" l="54#329848" />
        <i t="Install Xilinx ISE Design Suite Software on the Host PC" l="54#347543" />
        <i t="Setup the SP601/SP605 Board" l="54#357721" />
      </i>
      <i t="Installing a KC705 Board for JTAG Hardware Co-Simulation" l="54#357434">
        <i t="Assemble the Required Hardware" l="54#357436" />
        <i t="Install Xilinx ISE Design Suite Software on the Host PC" l="54#357441" />
        <i t="Install the Digilent ChipScopePlugin" l="54#357445" />
        <i t="Setup the KC705 Board" l="54#357452" />
      </i>
    </i>
    <i t="Supporting New Boards through JTAG Hardware Co-Simulation" l="55">
      <i t="Hardware Requirements" l="55#315374" />
      <i t="Supporting New Boards" l="55#315382">
        <i t="SBDBuilder Dialog Box">
          <i t="SBDBuilder Dialog Box" l="55#315351" />
          <i t="Specifying Non-Memory Mapped Ports" l="55#310116" />
        </i>
        <i t="Saving Plugin Files" l="55#310150" />
        <i t="Board Support Package Files" l="55#310173" />
        <i t="Obtaining Platform Information" l="55#310185" />
        <i t="Manual Specification of Board-Specific Ports" l="55#310332" />
        <i t="Providing Your Own Top Level" l="55#310404" />
        <i t="Installing Board-Support Packages" l="55#310430">
          <i t="Plugins Directory" l="55#310436" />
          <i t="Detecting New Packages" l="55#310455" />
        </i>
      </i>
    </i>
  </i>
  <i t="Importing HDL Modules" l="56">
    <i t="Black Box HDL Requirements and Restrictions" l="57" />
    <i t="Black Box Configuration Wizard" l="58">
      <i t="Using the Configuration Wizard" l="58#279620" />
      <i t="Configuration Wizard Fine Points" l="58#279637" />
    </i>
    <i t="Black Box Configuration M-Function" l="59">
      <i t="Language Selection" l="59#271095" />
      <i t="Specifying the Top-Level Entity" l="59#271121" />
      <i t="Defining Block Ports" l="59#271143">
        <i t="Adding New Ports" l="59#271327" />
        <i t="Obtaining a Port Object" l="59#271515" />
        <i t="Configuring Port Types" l="59#271537" />
        <i t="Configuring Bi-Directional Ports for Simulation" l="59#291540" />
        <i t="Configuring Port Sample Rates" l="59#271873" />
        <i t="Dynamic Output Ports" l="59#271914" />
      </i>
      <i t="Black Box Clocking" l="59#271911" />
      <i t="Combinational Paths" l="59#272190" />
      <i t="Specifying VHDL Generics and Verilog Parameters" l="59#272336" />
      <i t="Black Box VHDL Library Support" l="59#308185" />
      <i t="Error Checking" l="59#272322" />
      <i t="Black Box API" l="59#272565">
        <i t="SysgenBlockDescriptor Member Variables" l="59#272556" />
        <i t="SysgenBlockDescriptor Methods" l="59#273183" />
        <i t="SysgenPortDescriptor Member Variables" l="59#273257" />
        <i t="SysgenPortDescriptor Methods" l="59#273853" />
      </i>
    </i>
    <i t="HDL Co-Simulation" l="60">
      <i t="Introduction" l="60#281194" />
      <i t="Configuring the HDL Simulator" l="60#270770">
        <i t="ISE Simulator" l="60#274512" />
        <i t="ModelSim Simulator" l="60#274554" />
      </i>
      <i t="Co-Simulating Multiple Black Boxes" l="60#270771" />
    </i>
    <i t="Black Box Examples" l="61">
      <i t="Importing a Xilinx Core Generator Module" l="61#282743">
        <i t="Black Box Tutorial Example 1: Importing a Core Generator Module that Satisfies Black Box HDL Requirements" l="61#274983" />
        <i t="Black Box Tutorial Example 2: Importing a Core Generator Module that Needs a VHDL Wrapper to Satisfy Black Box HDL Requirements" l="61#275339" />
      </i>
      <i t="Importing a VHDL Module" l="61#270774">
        <i t="Black Box Tutorial Example 3: Importing a VHDL Module" l="61#282397" />
      </i>
      <i t="Importing a Verilog Module" l="61#282949">
        <i t="Black Box Tutorial Example 4: Importing a Verilog Module" l="61#282770" />
      </i>
      <i t="Dynamic Black Boxes" l="61#276975">
        <i t="Black Box Tutorial Example 5: Dynamic Black Boxes" l="61#282523" />
      </i>
      <i t="Simulating Several Black Boxes Simultaneously" l="61#270750">
        <i t="Black Box Tutorial Example 6: Simulating Several Black Boxes Simultaneously" l="61#282530" />
      </i>
      <i t="Advanced Black Box Example Using ModelSim" l="61#278559">
        <i t="Black Box Tutorial Exercise 7: Advanced Black Box Example Using ModelSim" l="61#282566" />
      </i>
      <i t="Importing, Simulating, and Exporting an Encrypted VHDL File" l="61#296988">
        <i t="Black Box Tutorial Example 8: Importing, Simulating, and Exporting an Encrypted VHDL File" l="61#296979" />
      </i>
      <i t="Black Box Tutorial Exercise 9: Prompting a User for Parameters in a Simulink Model and Passing Them to a Black Box" l="61#307233" />
    </i>
  </i>
  <i t="System Generator Compilation Types" l="62">
    <i t="HDL Netlist Compilation" l="63" />
    <i t="NGC Netlist Compilation" l="64" />
    <i t="Bitstream Compilation" l="65">
      <i t="XFLOW Option Files" l="65#271637" />
      <i t="Additional Settings" l="65#279292" />
      <i t="Re-Compiling EDK Processor Block Software Programs in Bitstreams" l="65#279477" />
    </i>
    <i t="EDK Export Tool" l="66">
      <i t="Creating a Custom Bus Interface for Pcore Export" l="66#279853" />
      <i t="Export as Pcore to EDK" l="66#279855" />
      <i t="System Generator Ports as Top-Level Ports in EDK" l="66#272124" />
      <i t="Supported Processors and Current Limitations" l="66#272130" />
      <i t="See Also:" l="66#278665" />
    </i>
    <i t="Hardware Co-Simulation Compilation" l="67" />
    <i t="Timing and Power Analysis Compilation" l="68">
      <i t="Timing Analysis Concepts Review" l="68#276000">
        <i t="Period and Slack" l="68#276002" />
        <i t="Path Analysis Example" l="68#276012" />
        <i t="Clock Skew and Jitter" l="68#276016" />
      </i>
      <i t="Timing Analyzer Features" l="68#275578">
        <i t="Observing the Slow Paths" l="68#273533">
          <i t="Name Unmunging and Displaying Low-Level Names" l="68#273569" />
          <i t="Cross-Probing" l="68#273560" />
        </i>
        <i t="Histogram Charts" l="68#273607">
          <i t="Histogram Detail" l="68#273622" />
          <i t="Statistics" l="68#273641" />
          <i t="Trace Report" l="68#273645" />
        </i>
        <i t="Improving Failing Paths" l="68#275593" />
      </i>
    </i>
    <i t="Creating Compilation Targets" l="69">
      <i t="Defining New Compilation Targets" l="69#276493">
        <i t="The xltarget Function" l="69#276828" />
        <i t="Target Info Functions" l="69#276523">
          <i t="Post-generation Functions" l="69#276530" />
          <i t="xlBitstreamPostGeneration.m" l="69#276533" />
          <i t="xltools_postgeneration.m" l="69#276542" />
        </i>
        <i t="Configuring and Installing the Compilation Target" l="69#276554" />
        <i t="Using XFLOW" l="69#276575" />
      </i>
    </i>
  </i>
  <i t="Xilinx Blockset" l="70">
    <i t="Organization of Blockset Libraries" l="71">
      <i t="AXI4 Blocks" l="71#2583018" />
      <i t="Basic Element Blocks" l="71#430929" />
      <i t="Communication Blocks" l="71#436013" />
      <i t="Control Logic Blocks" l="71#453498" />
      <i t="Data Type Blocks" l="71#638670" />
      <i t="DSP Blocks" l="71#456043" />
      <i t="Floating-Point Blocks" l="71#2989105" />
      <i t="Index Blocks" l="71#453674" />
      <i t="Math Blocks" l="71#456217" />
      <i t="Memory Blocks" l="71#456524" />
      <i t="Shared Memory Blocks" l="71#457189" />
      <i t="Tool Blocks" l="71#457429" />
      <i t="Simulink Blocks Supported by System Generator" l="71#1676454" />
    </i>
    <i t="Common Options in Block Parameter Dialog Boxes" l="72">
      <i t="Precision" l="72#271086" />
      <i t="Arithmetic Type" l="72#271087" />
      <i t="Number of Bits" l="72#271088" />
      <i t="Binary Point" l="72#272127" />
      <i t="Overflow and Quantization" l="72#271089" />
      <i t="Latency" l="72#271090" />
      <i t="Provide Synchronous Reset Port" l="72#271092" />
      <i t="Provide Enable Port" l="72#271093" />
      <i t="Sample Period" l="72#271094">
        <i t="Specify Explicit Sample Period" l="72#464835" />
      </i>
      <i t="Use Behavioral HDL (otherwise use core)" l="72#271096" />
      <i t="Use Core Placement Information" l="72#463875" />
      <i t="Use XtremeDSP Slice" l="72#2177104" />
      <i t="Placement" l="72#463884" />
      <i t="FPGA Area (Slices, FFs, LUTs, IOBs, Embedded Mults, TBUFs) / Use Area Above For Estimation" l="72#466567" />
      <i t="Display shortened port names" l="72#2607801" />
    </i>
    <i t="Block Reference Pages" l="73" />
    <i t="Accumulator" l="74">
      <i t="Block Interface" l="74#274977" />
      <i t="Block Parameters" l="74#275034">
        <i t="Basic tab" l="74#470036" />
        <i t="Implementation tab" l="74#1649262" />
      </i>
      <i t="Xilinx LogiCORE" l="74#1158944" />
    </i>
    <i t="Addressable Shift Register" l="75">
      <i t="Block Interface" l="75#307225" />
      <i t="Block Parameters" l="75#275098">
        <i t="Basic tab" l="75#275106" />
        <i t="Implementation tab" l="75#3108471" />
      </i>
      <i t="Xilinx LogiCORE" l="75#470368" />
    </i>
    <i t="AddSub" l="76">
      <i t="Block Parameters" l="76#2979921">
        <i t="Basic tab" l="76#2979923" />
        <i t="Output tab" l="76#2979928">
          <i t="Precision:" l="76#2979929" />
          <i t="User-Defined Precision" l="76#2979933" />
        </i>
        <i t="Implementation tab" l="76#2979949" />
      </i>
      <i t="Xilinx LogiCORE" l="76#2979959" />
    </i>
    <i t="Assert" l="77">
      <i t="Block Parameters" l="77#2980111">
        <i t="Assert Type" l="77#2980114" />
        <i t="Output Precision" l="77#2980117" />
        <i t="Rate" l="77#2980129" />
      </i>
      <i t="Using the Assert block to Resolve Rates and Types" l="77#2980142" />
      <i t="Xilinx LogiCORE" l="77#3003427" />
    </i>
    <i t="AXI FIFO" l="78">
      <i t="Block Interface" l="78#2998095" />
      <i t="Block Parameters" l="78#3166510">
        <i t="Basic tab" l="78#2998097" />
        <i t="Implementation tab" l="78#2998110" />
      </i>
      <i t="Xilinx LogiCORE" l="78#2998116" />
    </i>
    <i t="BitBasher" l="79">
      <i t="Block Parameters" l="79#275173">
        <i t="Basic tab" l="79#521834" />
        <i t="Output Type tab" l="79#521892" />
      </i>
      <i t="Supported Verilog Constructs" l="79#472966">
        <i t="Concat" l="79#473280" />
        <i t="Slice" l="79#473298" />
        <i t="Repeat" l="79#473348" />
        <i t="Constants" l="79#473370" />
      </i>
      <i t="Limitations" l="79#638382" />
    </i>
    <i t="Black Box" l="80">
      <i t="Requirements on HDL for Black Boxes" l="80#287068" />
      <i t="The Black Box Configuration Wizard" l="80#330237" />
      <i t="The Black Box Configuration M-Function" l="80#332396" />
      <i t="Sample Periods" l="80#332430" />
      <i t="Block Parameters" l="80#287076">
        <i t="Basic tab" l="80#322934" />
      </i>
      <i t="Data Type Translation for HDL Co-Simulation" l="80#337165" />
      <i t="An Example" l="80#337179" />
      <i t="Xilinx LogiCORE" l="80#3006327" />
      <i t="See Also" l="80#337297" />
    </i>
    <i t="ChipScope" l="81">
      <i t="Hardware and Software Requirements" l="81#291661" />
      <i t="Block Parameters" l="81#291663" />
      <i t="ChipScope Project File" l="81#345393" />
      <i t="Importing Data Into MATLAB Workspace From ChipScope" l="81#347294" />
      <i t="Known Issues" l="81#347316" />
      <i t="More Information" l="81#347705" />
    </i>
    <i t="CIC Compiler 2.0" l="82">
      <i t="Block Parameters Dialog Box" l="82#2378143">
        <i t="Basic tab" l="82#2378144" />
        <i t="Implementation tab" l="82#2378160" />
      </i>
      <i t="Xilinx LogiCORE" l="82#2378174" />
    </i>
    <i t="CIC Compiler 3.0" l="83">
      <i t="Sample Rates and the CIC Compiler Block" l="83#3125521" />
      <i t="Block Parameters Dialog Box" l="83#2930848">
        <i t="Filter Specification tab" l="83#2930849" />
        <i t="Implementation tab" l="83#2930865" />
      </i>
      <i t="Xilinx LogiCORE" l="83#2930880" />
    </i>
    <i t="Clock Enable Probe" l="84" />
    <i t="Clock Probe" l="85" />
    <i t="CMult" l="86">
      <i t="Block Parameters" l="86#2980250">
        <i t="Basic tab" l="86#2980252" />
        <i t="Output tab" l="86#2980267">
          <i t="Precision:" l="86#2980268" />
          <i t="User-Defined Precision" l="86#2980272" />
        </i>
        <i t="Implementation tab" l="86#2980288">
          <i t="Core Parameters" l="86#2980297" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="86#2980304" />
    </i>
    <i t="Complex Multiplier 3.1" l="87">
      <i t="Block Parameters Dialog Box" l="87#2209179">
        <i t="Page 1 tab" l="87#2209180" />
        <i t="Page 2 tab" l="87#2209191" />
      </i>
      <i t="Xilinx LogiCORE" l="87#2209199" />
    </i>
    <i t="Complex Multiplier 5.0" l="88">
      <i t="Block Parameters Dialog Box" l="88#2791914">
        <i t="Page 1 tab" l="88#2791915" />
        <i t="Page 2 tab" l="88#2791933" />
        <i t="Advanced tab" l="88#2791962" />
        <i t="How to Migrate from Complex Multiplier 3.1 to Complex Multiplier 5.0" l="88#2791968">
          <i t="Design Description" l="88#2791969" />
          <i t="Data Path and Control Signals:" l="88#2791992" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="88#2791999" />
    </i>
    <i t="Concat" l="89">
      <i t="Block Interface" l="89#275466" />
      <i t="Block Parameters" l="89#275468" />
    </i>
    <i t="Configurable Subsystem Manager" l="90">
      <i t="Block Parameters" l="90#275492" />
    </i>
    <i t="Constant" l="91">
      <i t="Block Parameters" l="91#2981450">
        <i t="Basic tab" l="91#2981452">
          <i t="Output Precision" l="91#2981456" />
        </i>
        <i t="DSP48 tab" l="91#2981470">
          <i t="DS48 Instruction" l="91#2981471" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="91#3007723" />
      <i t="Appendix: DSP48 Control Instruction Format" l="91#3007539" />
    </i>
    <i t="Convert" l="92">
      <i t="Block Parameters" l="92#2981727">
        <i t="Basic tab" l="92#2981729">
          <i t="Output Precision" l="92#2981731" />
          <i t="Quantization" l="92#2981743" />
          <i t="Overflow" l="92#2981747" />
          <i t="Optional Ports" l="92#2981749" />
        </i>
        <i t="Implementation tab" l="92#2981751" />
      </i>
      <i t="Xilinx LogiCORE" l="92#3008797" />
    </i>
    <i t="Convolution Encoder 7.0" l="93">
      <i t="Block Parameters Dialog Box" l="93#2214867">
        <i t="page_0 tab" l="93#2214869" />
        <i t="page_1 tab" l="93#2292392" />
      </i>
      <i t="Xilinx LogiCORE" l="93#2214877" />
    </i>
    <i t="Convolution Encoder 8.0" l="94">
      <i t="Block Parameters Dialog Box" l="94#3304048">
        <i t="page_0 tab" l="94#3304050" />
      </i>
      <i t="Xilinx LogiCORE" l="94#3304075" />
    </i>
    <i t="CORDIC 4.0" l="95">
      <i t="Block Parameters Dialog Box" l="95#1699385">
        <i t="Page 1 tab" l="95#1699386" />
        <i t="Page 2 tab" l="95#1699397" />
        <i t="Page 3 tab" l="95#1702656" />
      </i>
      <i t="Xilinx LogiCORE" l="95#1699405" />
    </i>
    <i t="CORDIC 5.0" l="96">
      <i t="Changes from CORDIC 4.0 to CORDIC 5.0" l="96#3074426">
        <i t="AXI compliant" l="96#3074427" />
        <i t="Ports Renamed" l="96#3073768" />
        <i t="Port Changes" l="96#3073778" />
        <i t="Optimization" l="96#3073785" />
        <i t="Displaying Port Names on the Block Icon" l="96#3073757" />
      </i>
      <i t="Block Parameters Dialog Box" l="96#2999383">
        <i t="Page 1 tab" l="96#2999384">
          <i t="Functional selection:" l="96#2999385" />
          <i t="Architectural configuration" l="96#3074447" />
          <i t="Pipelining mode" l="96#2999396" />
          <i t="Data format" l="96#2999401" />
          <i t="Phase format" l="96#2999405" />
          <i t="Input/Output Options" l="96#2999408" />
          <i t="Round mode" l="96#2999410" />
        </i>
        <i t="Page 2 tab" l="96#2999415">
          <i t="Advanced Configuration Parameters" l="96#2999416" />
          <i t="Optional ports" l="96#2999422" />
          <i t="Flow control" l="96#3074882" />
          <i t="Optimization" l="96#3076010" />
        </i>
        <i t="Implementation tab" l="96#3095118">
          <i t="Block Icon Display" l="96#3095110" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="96#2999430" />
    </i>
    <i t="Counter" l="97">
      <i t="Block Parameters" l="97#275588">
        <i t="Basic tab" l="97#323006" />
        <i t="Implementation tab" l="97#1640360" />
      </i>
      <i t="Xilinx LogiCORE" l="97#1162523" />
    </i>
    <i t="DDS Compiler 4.0" l="98">
      <i t="Architecture Overview" l="98#2140378">
        <i t="Phase Generator" l="98#2141659" />
        <i t="SIN/COS LUT" l="98#2140471" />
      </i>
      <i t="Block Interface" l="98#2071555">
        <i t="Input Ports" l="98#2109691" />
        <i t="Output Ports" l="98#2109702" />
      </i>
      <i t="Block Parameters" l="98#2109709">
        <i t="Basic tab" l="98#2109711" />
        <i t="Implementation tab" l="98#2109735" />
        <i t="Output Frequency tab" l="98#2109751" />
        <i t="Phase Offset Angles tab" l="98#2109755" />
      </i>
      <i t="Xilinx LogiCORE" l="98#2109763" />
    </i>
    <i t="DDS Compiler 5.0" l="99">
      <i t="Architecture Overview" l="99#2479345">
        <i t="Phase Generator" l="99#2479353" />
        <i t="SIN/COS LUT" l="99#2479358" />
      </i>
      <i t="AXI Ports that are Unique to this Block" l="99#2661539" />
      <i t="Block Parameters" l="99#2479386">
        <i t="Basic tab" l="99#2479388" />
        <i t="Implementation tab" l="99#2910536" />
        <i t="AXI Channel Options tab" l="99#2910555" />
        <i t="Output Frequency tab" l="99#2479427" />
        <i t="Phase Offset Angles tab" l="99#2479432" />
        <i t="Advanced tab" l="99#2554676" />
        <i t="How to Migrate from DDS Compiler 4.0 to DDS Compiler 5.0" l="99#2723150">
          <i t="Design Description" l="99#2732331" />
          <i t="Data Path and Control Signals:" l="99#2733568" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="99#2733494" />
    </i>
    <i t="Delay" l="100">
      <i t="Block Parameters" l="100#275636">
        <i t="Basic tab" l="100#875181" />
        <i t="Implementation tab" l="100#323024" />
      </i>
      <i t="Logic Synthesis using Behavioral HDL" l="100#875245" />
      <i t="Logic Synthesis using Structural HDL" l="100#875265" />
      <i t="Implementing Long Delays" l="100#884294" />
      <i t="Re-settable Delays and Initial Values" l="100#884990" />
      <i t="Xilinx LogiCORE" l="100#3009896" />
    </i>
    <i t="Depuncture" l="101">
      <i t="Block Parameters" l="101#507525" />
    </i>
    <i t="Disregard Subsystem" l="102" />
    <i t="Divide" l="103">
      <i t="Basic tab">
        <i t="Basic tab" l="103#3132582" />
        <i t="Optional ports" l="103#3132587" />
      </i>
      <i t="Xilinx LogiCORE" l="103#3001588" />
    </i>
    <i t="Divider Generator 3.0" l="104">
      <i t="Block Parameters" l="104#1966568">
        <i t="Basic tab" l="104#1966570" />
      </i>
      <i t="Xilinx LogiCORE" l="104#1966595" />
    </i>
    <i t="Divider Generator 4.0" l="105">
      <i t="Block Parameters" l="105#2940862">
        <i t="Basic tab" l="105#2940864" />
        <i t="Optional Ports tab" l="105#2959006" />
      </i>
      <i t="Xilinx LogiCORE" l="105#2940889" />
    </i>
    <i t="Down Sample" l="106">
      <i t="Zero Latency Down Sample" l="106#1412294" />
      <i t="Down Sample with Latency" l="106#1412302">
        <i t="Sample First Value in Frame" l="106#1412304" />
        <i t="Sample Last Value in Frame" l="106#1412312" />
      </i>
      <i t="Block Parameters" l="106#1412320">
        <i t="Basic tab" l="106#1412322" />
      </i>
      <i t="Xilinx LogiCORE" l="106#1412330" />
    </i>
    <i t="DSP48" l="107">
      <i t="Block Parameters" l="107#275756">
        <i t="Basic tab" l="107#393837" />
        <i t="Pipelining" l="107#542195" />
        <i t="Ports tab" l="107#542208" />
        <i t="Implementation tab" l="107#542221" />
      </i>
      <i t="See Also" l="107#509053" />
    </i>
    <i t="DSP48 Macro" l="108">
      <i t="Block Interface" l="108#708576" />
      <i t="Block Parameters" l="108#708579">
        <i t="Basic tab" l="108#708581" />
        <i t="Pipelining tab" l="108#708587" />
        <i t="Ports tab" l="108#708591" />
        <i t="Implementation tab" l="108#1263588" />
      </i>
      <i t="Entering Opmodes in the DSP48 Macro Block" l="108#708594">
        <i t="Opmode Format" l="108#708596" />
        <i t="Operand Format" l="108#708608" />
        <i t="Reserved Port Identifiers." l="108#1407082" />
        <i t="Opmode Selection" l="108#708688" />
        <i t="Using Reserved Identifiers" l="108#708690" />
        <i t="Mode Selection" l="108#708698">
          <i t="DSP48 Opmodes" l="108#708700" />
        </i>
      </i>
      <i t="Entering Pipeline Options and Editing Custom Pipeline Options" l="108#709159">
        <i t="External Registers" l="108#709161" />
        <i t="No External Registers" l="108#709163" />
        <i t="Custom" l="108#709165" />
      </i>
      <i t="DSP48 Macro Limitations" l="108#709167" />
      <i t="See Also" l="108#709172" />
    </i>
    <i t="DSP48 macro 2.0" l="109">
      <i t="Block Parameters" l="109#2284100">
        <i t="Instructions tab" l="109#2284102" />
        <i t="Pipeline Options tab" l="109#2284111" />
        <i t="Implementation tab" l="109#2284141" />
        <i t="Migrating a DSP48 Macro Block Design to DSP48 Macro 2.0" l="109#2303719">
          <i t="DSP48 Macro-Based Signed 35x35 Multiplier" l="109#2305144" />
          <i t="DSP48 Macro 2.0-Based Signed 35x35 Multiplier" l="109#2303737" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="109#2291621" />
      <i t="See Also" l="109#2267297" />
    </i>
    <i t="DSP48 Macro 2.1" l="110">
      <i t="Block Parameters" l="110#2807554">
        <i t="Instructions tab" l="110#2807555" />
        <i t="Pipeline Options tab" l="110#2807558" />
        <i t="Implementation tab" l="110#2807574" />
        <i t="Migrating a DSP48 Macro Block Design to DSP48 Macro 2.1" l="110#2807589">
          <i t="DSP48 Macro-Based Signed 35x35 Multiplier" l="110#2807592" />
          <i t="DSP48 Macro 2.1-Based Signed 35x35 Multiplier" l="110#2807601" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="110#2807622" />
      <i t="See Also" l="110#2807707" />
    </i>
    <i t="DSP48A" l="111">
      <i t="Block Parameters" l="111#645170">
        <i t="Basic tab" l="111#645172" />
        <i t="Pipelining tab" l="111#645200" />
        <i t="Ports tab" l="111#645213" />
        <i t="Implementation tab" l="111#660345" />
      </i>
      <i t="See Also" l="111#645243" />
    </i>
    <i t="DSP48E" l="112">
      <i t="Block Parameters" l="112#510364">
        <i t="Basic tab" l="112#514268" />
        <i t="Optional Ports tab" l="112#2940010" />
        <i t="Pipelining tab" l="112#516852" />
        <i t="Reset/Enable Ports" l="112#516859" />
        <i t="Implementation" l="112#516861" />
      </i>
      <i t="See Also" l="112#510404" />
    </i>
    <i t="DSP48E1" l="113">
      <i t="Block Parameters" l="113#2814617">
        <i t="Basic tab" l="113#2814619" />
        <i t="Optional Ports tab" l="113#2814628" />
        <i t="Pipelining tab" l="113#2814647" />
        <i t="Reset/Enable Ports" l="113#2814660" />
        <i t="Implementation" l="113#2851606" />
      </i>
      <i t="See Also" l="113#2814690" />
    </i>
    <i t="Dual Port RAM" l="114">
      <i t="Block Interface" l="114#2982025">
        <i t="Form Factors" l="114#2982027" />
        <i t="Write Mode" l="114#2982034" />
        <i t="Collision Behavior" l="114#2982046">
          <i t="Read-Read Collisions" l="114#2982048" />
          <i t="Write-Write Collisions" l="114#2982050" />
          <i t="Write-Read Collisions" l="114#2982052" />
        </i>
        <i t="Maximum Timing Performance" l="114#2982057" />
      </i>
      <i t="Block Parameters" l="114#2982063">
        <i t="Basic tab" l="114#2982065" />
        <i t="Advanced tab" l="114#2982076" />
      </i>
      <i t="Xilinx LogiCORE" l="114#2982090">
        <i t="Maximum Width for Various Depth Ranges (Virtex®/Virtex-E/Spartan®-3)" l="114#2982256" />
        <i t="Width for Various Depth Ranges (Virtex-4/Virtex-5/Spartan-3A DSP)" l="114#2982294" />
      </i>
    </i>
    <i t="EDK Processor" l="115">
      <i t="Memory Map Interface" l="115#551521" />
      <i t="Block Parameters" l="115#551753">
        <i t="Basic tab" l="115#551773" />
        <i t="Advanced tab" l="115#1278803" />
        <i t="Implementation tab" l="115#1350270">
          <i t="Memory Map Interface" l="115#1278836" />
        </i>
        <i t="Software tab" l="115#2590486" />
      </i>
      <i t="Known Issues" l="115#551808" />
      <i t="Online Documentation for the MicroBlaze Processor" l="115#551818" />
    </i>
    <i t="Expression" l="116">
      <i t="Block Parameters" l="116#553004">
        <i t="Basic tab" l="116#553006" />
      </i>
    </i>
    <i t="Fast Fourier Transform 7.1" l="117">
      <i t="Theory of Operation" l="117#1940329" />
      <i t="Block Interface" l="117#1940344" />
      <i t="Block Parameters" l="117#1940456">
        <i t="Basic tab" l="117#1940458" />
        <i t="Advanced tab" l="117#1940464" />
        <i t="Implementation tab" l="117#1940479" />
      </i>
      <i t="Block Timing" l="117#1940495" />
      <i t="Xilinx LogiCORE" l="117#1940497" />
    </i>
    <i t="Fast Fourier Transform 8.0" l="118">
      <i t="Theory of Operation" l="118#2691444" />
      <i t="AXI Ports that are Unique to this Block" l="118#2481406" />
      <i t="Block Parameters" l="118#2644289">
        <i t="Basic tab" l="118#2481408" />
        <i t="Advanced tab" l="118#2481416" />
        <i t="Implementation tab" l="118#2481434" />
      </i>
      <i t="Block Timing" l="118#2481454">
        <i t="How to Migrate from Fast Fourier Transform 7.1 to Fast Fourier Transform 8.0" l="118#2740836" />
        <i t="Design description" l="118#2764144" />
        <i t="Data path and control signals:" l="118#2772214" />
      </i>
      <i t="Xilinx LogiCORE" l="118#2481456" />
    </i>
    <i t="FDATool" l="119">
      <i t="Example of Use" l="119#400249" />
      <i t="FDA Tool Interface" l="119#275874" />
    </i>
    <i t="FIFO" l="120">
      <i t="Block Parameters" l="120#670778">
        <i t="Basic tab" l="120#670780" />
        <i t="Implementation tab" l="120#670784" />
      </i>
      <i t="Xilinx LogiCORE" l="120#2025472" />
    </i>
    <i t="FIR Compiler 5.0" l="121">
      <i t="Block Interface" l="121#1957736">
        <i t="Input Ports" l="121#1957739" />
        <i t="Output Ports" l="121#1957755" />
      </i>
      <i t="Block Parameters" l="121#1957766">
        <i t="Filter Specification tab" l="121#1957768" />
        <i t="Implementation tab" l="121#1957807" />
        <i t="Detailed Implementation tab" l="121#1957842" />
      </i>
      <i t="Xilinx LogiCORE" l="121#1957875" />
    </i>
    <i t="FIR Compiler 6.2" l="122">
      <i t="AXI Ports that are Unique to this Block" l="122#2801090" />
      <i t="Block Parameters" l="122#2801098">
        <i t="Filter Specification tab" l="122#2801100" />
        <i t="Implementation tab" l="122#2801123" />
        <i t="Detailed Implementation tab" l="122#2801164" />
        <i t="Memory Options tab" l="122#2918126" />
        <i t="Advanced tab" l="122#2927740" />
        <i t="How to Migrate from FIR Compiler 5.0 to FIR Compiler 6.2" l="122#2801209">
          <i t="Design description" l="122#2801210" />
          <i t="Data Path and Control Signals:" l="122#2801226" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="122#2801239" />
    </i>
    <i t="FIR Compiler 6.3" l="123">
      <i t="AXI Ports that are Unique to this Block" l="123#3122825" />
      <i t="Block Parameters" l="123#3122833">
        <i t="Filter Specification tab" l="123#3122835" />
      </i>
      <i t="Channel Specification tab" l="123#3142979">
        <i t="Implementation tab" l="123#3122858" />
        <i t="Detailed Implementation tab" l="123#3122900" />
        <i t="Interface tab" l="123#3149411" />
        <i t="Advanced tab" l="123#3122936" />
        <i t="How to Migrate from FIR Compiler 5.0 to FIR Compiler 6.3" l="123#3122945">
          <i t="Design description" l="123#3122946" />
          <i t="Data Path and Control Signals:" l="123#3122962" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="123#3122975" />
    </i>
    <i t="From FIFO" l="124">
      <i t="Block Parameters" l="124#2982414">
        <i t="Basic tab" l="124#2982415" />
        <i t="Output tab" l="124#2982422">
          <i t="Output Precision" l="124#2982423" />
          <i t="Floating-point Precision" l="124#2982429" />
        </i>
        <i t="Implementation tab" l="124#2982431" />
      </i>
      <i t="Xilinx LogiCORE" l="124#2982436" />
      <i t="See Also" l="124#2982577" />
    </i>
    <i t="From Register" l="125">
      <i t="Block Parameters" l="125#2983162">
        <i t="Basic tab" l="125#2983164" />
        <i t="Output tab" l="125#2983169">
          <i t="Output Precision" l="125#2983170" />
          <i t="Floating-point Precision" l="125#2983176" />
        </i>
      </i>
      <i t="Crossing Clock Domain" l="125#2983182" />
      <i t="Xilinx LogiCORE" l="125#3013724" />
      <i t="See Also" l="125#2983198" />
    </i>
    <i t="Gateway In" l="126">
      <i t="Gateway Blocks" l="126#2983269" />
      <i t="Block Parameters" l="126#2983275">
        <i t="Basic Tab" l="126#2983277">
          <i t="Output Precision" l="126#2983279" />
          <i t="Quantization" l="126#2983291" />
          <i t="Overflow" l="126#2983294" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="126#3014400" />
    </i>
    <i t="Gateway Out" l="127">
      <i t="Gateway Blocks" l="127#2983308" />
      <i t="Block Parameters" l="127#2983314" />
      <i t="Xilinx LogiCORE" l="127#3015072" />
    </i>
    <i t="Indeterminate Probe" l="128" />
    <i t="Interleaver/De-interleaver 6.0" l="129">
      <i t="Forney Convolutional Operation" l="129#2229835" />
      <i t="Rectangular Block Operation" l="129#2443094" />
      <i t="Block Parameters" l="129#2229853">
        <i t="Basic Parameters Tab" l="129#2229855" />
        <i t="Forney Parameters Tab" l="129#2430336" />
        <i t="Rectangular Parameters #1 Tab" l="129#2434297" />
        <i t="Parameters specific to the Rectangular Parameters #1 tab are as follows:" l="129#2229860" />
        <i t="Rectangular Parameters #2 Tab" l="129#2434326" />
        <i t="Port Parameters tab" l="129#2434313" />
      </i>
      <i t="How to Migrate an Interleaver De-Interleaver 5.1 block to 6.0" l="129#2443775">
        <i t="Driving the Now Exposed fd (First Data) Input Port" l="129#2444249" />
        <i t="How to Specify Unique Lengths for Each Branch of the Interleaver DeInterleaver v6.0 block" l="129#2444777" />
      </i>
      <i t="Xilinx LogiCORE" l="129#2444305" />
    </i>
    <i t="Interleaver/De-interleaver 7.0" l="130">
      <i t="Forney Convolutional Operation" l="130#3199134" />
      <i t="Configuration Swapping" l="130#3255007" />
      <i t="Rectangular Block Operation" l="130#3199159" />
      <i t="AXI Interface" l="130#3219076" />
      <i t="AXI Ports that are Unique to this Block" l="130#3219121">
        <i t="Control Channel Input Signals:" l="130#3219125" />
        <i t="DATA Channel Input Signals:" l="130#3219169" />
        <i t="DATA Channel Output Signals:" l="130#3219177" />
        <i t="TUSER Channel Output Signals:" l="130#3219185" />
      </i>
      <i t="Block Parameters" l="130#3219078">
        <i t="Basic Parameters Tab" l="130#3199248" />
        <i t="Forney Parameters Tab" l="130#3199255" />
        <i t="Rectangular Parameters #1 Tab" l="130#3199273" />
        <i t="Parameters specific to the Rectangular Parameters #1 tab are as follows:" l="130#3199274" />
        <i t="Rectangular Parameters #2 Tab" l="130#3199293" />
        <i t="Port Parameters #1 tab" l="130#3199312" />
        <i t="Port Parameters #2 tab" l="130#3200635" />
      </i>
      <i t="Xilinx LogiCORE" l="130#3199395" />
    </i>
    <i t="Inverter" l="131">
      <i t="Block Parameters" l="131#407441" />
    </i>
    <i t="JTAG Co-Simulation" l="132">
      <i t="Block Parameters" l="132#276164">
        <i t="Basic tab" l="132#572910" />
        <i t="Advanced tab" l="132#572939" />
        <i t="Cable tab" l="132#572953" />
        <i t="Shared Memories tab" l="132#2392497" />
        <i t="Software tab" l="132#2392499">
          <i t="Xilinx Software Development Kit (SDK)" l="132#2392502" />
          <i t="Software Initialization" l="132#2392505" />
        </i>
      </i>
    </i>
    <i t="LFSR" l="133">
      <i t="Block Interface" l="133#276210" />
      <i t="Block Parameters" l="133#573028">
        <i t="Basic tab" l="133#573030" />
        <i t="Advanced tab" l="133#573225" />
      </i>
    </i>
    <i t="Logical" l="134">
      <i t="Block Parameters" l="134#573264">
        <i t="Basic tab" l="134#573266" />
        <i t="Output Type tab" l="134#573303" />
      </i>
      <i t="Xilinx LogiCORE" l="134#573327" />
    </i>
    <i t="MCode" l="135">
      <i t="Configuring an MCode Block" l="135#276418" />
      <i t="MATLAB Language Support" l="135#902390">
        <i t="Data Types" l="135#902575" />
        <i t="Literal Constants" l="135#902577" />
        <i t="Assignment" l="135#902579" />
        <i t="Control Flow" l="135#902581" />
        <i t="Constant Expressions" l="135#902586" />
        <i t="xfix() Conversion" l="135#902590" />
        <i t="xfix Properties: xl_arith, xl_nbits, and xl_binpt" l="135#902606" />
        <i t="Bit-wise Operators: xl_or, xl_and, xl_xor, and xl_not" l="135#902611" />
        <i t="Shift Operators: xl_rsh, and xl_lsh" l="135#902621" />
        <i t="Slice Function: xl_slice" l="135#902630" />
        <i t="Concatenate Function: xl_concat" l="135#902639" />
        <i t="Reinterpret Function: xl_force" l="135#902641" />
        <i t="State Variables: xl_state" l="135#902643">
          <i t="Delay Line" l="135#915593" />
          <i t="Line of Registers" l="135#915599" />
          <i t="Vector of Constants" l="135#915605" />
          <i t="Addressable Shift Register" l="135#915611" />
          <i t="Single Port ROM" l="135#915619" />
          <i t="Single Port RAM" l="135#915625" />
          <i t="disp()" l="135#915635" />
          <i t="error()" l="135#915699" />
          <i t="isnan()" l="135#915704" />
          <i t="NaN()" l="135#915709" />
          <i t="num2Str()" l="135#915716" />
          <i t="ones()" l="135#915721" />
          <i t="zeros()" l="135#915724" />
        </i>
        <i t="FOR Loop" l="135#915727" />
        <i t="Variable Availability" l="135#915742" />
        <i t="DEBUG MCode" l="135#915747" />
        <i t="Passing Parameters" l="135#935746" />
        <i t="Optional Input Ports" l="135#939835" />
        <i t="Constructing a State Machine" l="135#939982" />
        <i t="Reset and Enable Signals for State Variables" l="135#942209" />
        <i t="Inferring Registers" l="135#3269747" />
        <i t="Pipelining Combinational Logic" l="135#3271159" />
        <i t="Shift Operations with Multiplication and Division" l="135#942275" />
        <i t="Using the xl_state Function with Rounding Mode" l="135#942277" />
      </i>
      <i t="Block Parameters Dialog Box" l="135#942281" />
    </i>
    <i t="ModelSim" l="136">
      <i t="Block Parameters" l="136#276462">
        <i t="Basic tab" l="136#606566" />
        <i t="Advanced tab" l="136#608300" />
      </i>
      <i t="Fine Points" l="136#608354" />
    </i>
    <i t="Mult" l="137">
      <i t="Block Parameters" l="137#2983470">
        <i t="Basic tab" l="137#2983472">
          <i t="Precision:" l="137#2983474" />
          <i t="User-Defined Precision" l="137#2983478" />
        </i>
        <i t="Implementation tab" l="137#2983500" />
      </i>
      <i t="Xilinx LogiCORE" l="137#2983511" />
    </i>
    <i t="Multiple Subsystem Generator" l="138">
      <i t="Block Parameters" l="138#276506" />
      <i t="Design Generation" l="138#573442" />
      <i t="Multiple Clock Support" l="138#575256" />
      <i t="Files Generated" l="138#575264" />
    </i>
    <i t="Mux" l="139">
      <i t="Block Parameters" l="139#2983686">
        <i t="Basic tab" l="139#2983688">
          <i t="Optional Ports" l="139#2983690" />
        </i>
        <i t="Output" l="139#2983695">
          <i t="Precision:" l="139#2983696" />
          <i t="User-Defined Precision" l="139#2983700" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="139#3018398" />
    </i>
    <i t="Negate" l="140">
      <i t="Block Parameters" l="140#3272763">
        <i t="Basic tab" l="140#3272451">
          <i t="Precision:" l="140#3272453" />
          <i t="Fixed-Point Output Type" l="140#3272457" />
        </i>
      </i>
    </i>
    <i t="Network-based Ethernet Co-Simulation" l="141">
      <i t="Block Parameters" l="141#2394850">
        <i t="Basic tab" l="141#2394852" />
        <i t="Network tab" l="141#2394857" />
      </i>
      <i t="See Also" l="141#2394866" />
    </i>
    <i t="Opmode" l="142">
      <i t="Block Parameters" l="142#576644">
        <i t="Opmode tab" l="142#576646" />
      </i>
      <i t="Xilinx LogiCORE" l="142#577505" />
      <i t="References" l="142#2972500">
        <i t="DSP48A" l="142#2972993" />
        <i t="DSP48" l="142#2972529" />
        <i t="DSP48E" l="142#2972550" />
        <i t="DSP48E1" l="142#2972650" />
      </i>
      <i t="DSP48A Control Instruction Format" l="142#577515" />
      <i t="DSP48 Control Instruction Format" l="142#2964038" />
      <i t="DSP48E Control Instruction Format" l="142#577527" />
      <i t="DSP48E1 Control Instruction Format" l="142#2969059" />
    </i>
    <i t="Parallel to Serial" l="143">
      <i t="Block Interface" l="143#276594" />
      <i t="Block Parameters" l="143#579413">
        <i t="Basic tab" l="143#579415" />
      </i>
    </i>
    <i t="Pause Simulation" l="144">
      <i t="Block Parameters" l="144#580168" />
    </i>
    <i t="PicoBlaze Instruction Display" l="145">
      <i t="Block Interface" l="145#412056" />
      <i t="Block Parameters" l="145#579466" />
      <i t="Xilinx LogiCORE" l="145#580153" />
    </i>
    <i t="PicoBlaze Microcontroller" l="146">
      <i t="Block Interface" l="146#276660" />
      <i t="Block Parameters" l="146#276662" />
      <i t="How to Use the PicoBlaze Assembler" l="146#1686676" />
      <i t="Known Issues" l="146#580211" />
      <i t="PicoBlaze Microprocessor Online Documentation" l="146#580221" />
    </i>
    <i t="Point-to-point Ethernet Co-Simulation" l="147">
      <i t="Block Parameters" l="147#581209">
        <i t="Basic tab" l="147#581227" />
        <i t="Ethernet tab" l="147#581280" />
        <i t="Configuration tab" l="147#2396169">
          <i t="Cable" l="147#2396171" />
        </i>
        <i t="Shared Memories tab" l="147#2396188" />
        <i t="Software tab" l="147#2396190">
          <i t="Xilinx Software Development Kit (SDK)" l="147#2396193" />
          <i t="Software Initialization" l="147#2396196" />
        </i>
      </i>
      <i t="See Also" l="147#581384" />
    </i>
    <i t="Puncture" l="148">
      <i t="Block Parameters" l="148#276706" />
    </i>
    <i t="Reciprocal" l="149">
      <i t="Block Parameters" l="149#3033636">
        <i t="Basic tab" l="149#3131579" />
        <i t="Optional ports" l="149#3131584" />
      </i>
      <i t="Xilinx LogiCORE" l="149#3033645" />
    </i>
    <i t="Reciprocal SquareRoot" l="150">
      <i t="Block Parameters" l="150#3132007">
        <i t="Basic tab" l="150#3132009" />
        <i t="Optional ports" l="150#3132014" />
      </i>
      <i t="Xilinx LogiCORE" l="150#3033764" />
    </i>
    <i t="Reed-Solomon Decoder 7.1" l="151">
      <i t="Block Interface" l="151#2240563" />
      <i t="Block Parameters" l="151#2240584">
        <i t="Attributes 1 tab" l="151#2240586" />
        <i t="Attributes 2 tab" l="151#2261294" />
        <i t="Optional pins tab" l="151#2261511" />
      </i>
      <i t="Xilinx LogiCore" l="151#2240691" />
    </i>
    <i t="Reed-Solomon Decoder 8.0" l="152">
      <i t="Block Interface Channels and Pins" l="152#3019461">
        <i t="input Channel" l="152#3095899" />
        <i t="output Channel" l="152#3095882" />
        <i t="stat Channel" l="152#3162816" />
        <i t="event Channel" l="152#3102838" />
        <i t="ctrl Channel" l="152#3101723" />
        <i t="Other Optional Pins" l="152#3104649" />
      </i>
      <i t="Block Parameters" l="152#3019487">
        <i t="Attributes 1 tab" l="152#3019489" />
        <i t="Attributes 2 tab" l="152#3019591" />
        <i t="Optional pins tab" l="152#3019602" />
      </i>
      <i t="Xilinx LogiCore" l="152#3019618" />
    </i>
    <i t="Reed-Solomon Encoder 7.1" l="153">
      <i t="Block Interface" l="153#2239614" />
      <i t="Block Parameters" l="153#2239630">
        <i t="Attributes tab" l="153#2258958" />
        <i t="Optional pins tab" l="153#2259035" />
      </i>
      <i t="Xilinx LogiCore" l="153#2239737" />
    </i>
    <i t="Reed-Solomon Encoder 8.0" l="154">
      <i t="Block Interface Channels and Pins" l="154#3281413">
        <i t="input Channel" l="154#3281415" />
        <i t="output Channel" l="154#3281422" />
        <i t="event Channel" l="154#3281440" />
        <i t="ctrl Channel" l="154#3294694" />
      </i>
      <i t="Other Optional Pins" l="154#3345995" />
      <i t="Block Parameters" l="154#3281453">
        <i t="Attributes" l="154#3281455" />
        <i t="Detailed Implementation tab" l="154#3281558" />
      </i>
      <i t="Xilinx LogiCore" l="154#3281585" />
    </i>
    <i t="Register" l="155">
      <i t="Block Interface" l="155#3026572" />
      <i t="Block Parameters" l="155#3026575">
        <i t="Basic tab" l="155#3026577" />
      </i>
      <i t="Xilinx LogiCORE" l="155#3026584" />
    </i>
    <i t="Reinterpret" l="156">
      <i t="Block Parameters" l="156#276770" />
      <i t="Xilinx LogiCORE" l="156#3027788" />
    </i>
    <i t="Relational" l="157">
      <i t="Block Parameters" l="157#276794" />
      <i t="Xilinx LogiCORE" l="157#3028149" />
    </i>
    <i t="Reset Generator" l="158">
      <i t="Block Parameters" l="158#1305168" />
    </i>
    <i t="Resource Estimator" l="159">
      <i t="Block Parameters" l="159#276814" />
      <i t="Perform Resource Estimation Buttons" l="159#583368" />
      <i t="Blocks Supported by Resource Estimation" l="159#583601">
        <i t="Blocks that have Fast Resource Estimation Functions:" l="159#583603" />
        <i t="Blocks that Use Post Map Area Estimates:" l="159#583607" />
        <i t="Blocks that Do Not Use Any Hardware:" l="159#583611" />
        <i t="Blocks with Special Handling:" l="159#583615" />
      </i>
      <i t="Viewing ISE Reports" l="159#1763100" />
      <i t="Known Issues for Resource Estimation" l="159#583623" />
    </i>
    <i t="ROM" l="160">
      <i t="Block Parameters" l="160#2987430">
        <i t="Basic tab" l="160#2987432" />
        <i t="Output" l="160#2987439" />
      </i>
      <i t="Xilinx LogiCORE" l="160#2987455">
        <i t="Maximum Width for Various Depth Ranges (Spartan®-3)" l="160#2987495" />
        <i t="Width for Various Depth Ranges (Virtex-4/Virtex-5/Spartan-3A DSP)" l="160#2987533" />
      </i>
    </i>
    <i t="Register" l="161">
      <i t="Block Interface" l="161#2987674" />
      <i t="Block Parameters" l="161#2987677">
        <i t="Basic tab" l="161#2987679">
          <i t="Optional Ports" l="161#2987682" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="161#2987687" />
    </i>
    <i t="Sample Time" l="162" />
    <i t="Scale" l="163">
      <i t="Block Parameters" l="163#276926" />
      <i t="Xilinx LogiCore" l="163#588468" />
    </i>
    <i t="Serial to Parallel" l="164">
      <i t="Block Interface" l="164#426981" />
      <i t="Block Parameters" l="164#588486">
        <i t="Basic tab" l="164#588488" />
      </i>
    </i>
    <i t="Shared Memory" l="165">
      <i t="Block Interface" l="165#2987974" />
      <i t="Block Parameters" l="165#2987996">
        <i t="Basic tab" l="165#2987998" />
        <i t="Output tab" l="165#2988010">
          <i t="Output Precision" l="165#2988012" />
          <i t="Floating-point Precision" l="165#2988018" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="165#2988024" />
    </i>
    <i t="Shared Memory Read" l="166">
      <i t="FIFO Transactions" l="166#589163" />
      <i t="Lockable Memory Transactions" l="166#589175" />
      <i t="Block Parameters" l="166#589150">
        <i t="Basic tab" l="166#590557" />
        <i t="Output Type tab" l="166#590588" />
      </i>
      <i t="See Also" l="166#590138" />
    </i>
    <i t="Shared Memory Write" l="167">
      <i t="FIFO Transactions" l="167#590716" />
      <i t="Lockable Memory Transactions" l="167#590728" />
      <i t="Block Parameters" l="167#591316" />
      <i t="See Also" l="167#591223" />
    </i>
    <i t="Shift" l="168">
      <i t="Block Parameters" l="168#277034" />
      <i t="Xilinx LogiCORE" l="168#591701" />
    </i>
    <i t="Simulation Multiplexer" l="169">
      <i t="Using Subsystem for Simulation and Black Box for Hardware" l="169#593405" />
      <i t="Block Parameters" l="169#592506" />
    </i>
    <i t="Single Port RAM" l="170">
      <i t="Block Interface" l="170#277122" />
      <i t="Block Parameters" l="170#594522" />
      <i t="Write Modes" l="170#594884" />
      <i t="Hardware Notes" l="170#595300" />
      <i t="Xilinx LogiCORE" l="170#595318">
        <i t="Maximum Width for Various Depth Ranges (Virtex®/Virtex-E/Spartan®-3)" l="170#595575" />
        <i t="Width for Various Depth Ranges (Virtex-4/Virtex-5/Spartan-3A DSP)" l="170#595613" />
      </i>
    </i>
    <i t="Single-Step Simulation" l="171">
      <i t="Block Parameters" l="171#595656" />
    </i>
    <i t="Slice" l="172">
      <i t="Block Parameters" l="172#277146" />
    </i>
    <i t="SquareRoot" l="173">
      <i t="Block Parameters" l="173#3031100">
        <i t="Basic tab" l="173#3132433" />
        <i t="Optional ports" l="173#3132438" />
      </i>
      <i t="Xilinx LogiCORE" l="173#3031109" />
    </i>
    <i t="System Generator" l="174">
      <i t="Token Parameters" l="174#2833859">
        <i t="Compilation tab" l="174#2833861" />
        <i t="Clocking tab" l="174#2833896" />
        <i t="General tab" l="174#2833948" />
      </i>
    </i>
    <i t="Threshold" l="175">
      <i t="Block Parameters" l="175#277190" />
      <i t="Xilinx LogiCORE" l="175#597315" />
    </i>
    <i t="Time Division Demultiplexer" l="176">
      <i t="Block Interface" l="176#277210">
        <i t="Single Channel Implementation" l="176#597368" />
        <i t="Multiple Channel Implementation" l="176#597395" />
      </i>
      <i t="Block Parameters" l="176#597627" />
    </i>
    <i t="Time Division Multiplexer" l="177">
      <i t="Block Interface" l="177#277232" />
      <i t="Block Parameters" l="177#277234" />
    </i>
    <i t="To FIFO" l="178">
      <i t="Block Parameters" l="178#2988263">
        <i t="Basic tab" l="178#2988264" />
        <i t="Output" l="178#2988271">
          <i t="Output Precision" l="178#2988273" />
          <i t="Floating-point Precision" l="178#2988279" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="178#2988285" />
      <i t="See Also" l="178#2988382" />
    </i>
    <i t="To Register" l="179">
      <i t="Block Parameters" l="179#2988581">
        <i t="Basic tab" l="179#2988583" />
        <i t="Output tab" l="179#2988588">
          <i t="Output Precision" l="179#2988590" />
          <i t="Floating-point Precision" l="179#2988596" />
        </i>
      </i>
      <i t="Xilinx LogiCORE" l="179#2988602" />
      <i t="Crossing Clock Domains" l="179#2988604" />
      <i t="Xilinx LogiCORE" l="179#3030787" />
      <i t="See Also" l="179#2988620" />
    </i>
    <i t="Toolbar" l="180">
      <i t="Block Interface" l="180#598948">
        <i t="Toolbar Buttons" l="180#599005" />
      </i>
      <i t="Toolbar Menus" l="180#599476" />
      <i t="References" l="180#599738" />
      <i t="See Also" l="180#599748" />
    </i>
    <i t="Up Sample" l="181">
      <i t="Block Interface" l="181#600185" />
      <i t="Block Parameters" l="181#600187">
        <i t="Basic tab" l="181#600521" />
      </i>
    </i>
    <i t="VDMA Interface 4.0" l="182">
      <i t="Preparing to Use This Block" l="182#2863771" />
      <i t="xlVDMACreateProject utility" l="182#2225210">
        <i t="VDMA" l="182#2720354" />
        <i t="Usage:" l="182#2720376" />
      </i>
      <i t="Block Parameters" l="182#2720328">
        <i t="Basic tab" l="182#2225211" />
        <i t="Interface 1-4 tab" l="182#2698446" />
      </i>
      <i t="Xilinx LogiCore" l="182#2225237" />
    </i>
    <i t="Viterbi Decoder 7.0" l="183">
      <i t="Block Interface" l="183#2698075" />
      <i t="Block Parameters" l="183#2698085">
        <i t="Page1 tab" l="183#2698086" />
        <i t="Dual Rate Decoder" l="183#2698113" />
        <i t="Page3 tab" l="183#2698115" />
        <i t="Page4 tab" l="183#2698120" />
        <i t="Page5 tab" l="183#2698126">
          <i t="Packet Options" l="183#2698127" />
        </i>
        <i t="Page6 tab" l="183#2698140" />
        <i t="Page7 tab" l="183#2698147">
          <i t="Synchronization Options" l="183#2698148" />
        </i>
        <i t="Page8 tab" l="183#2698154" />
      </i>
      <i t="Xilinx LogiCore" l="183#2698165" />
    </i>
    <i t="Viterbi Decoder 8.0" l="184">
      <i t="Block Interface" l="184#3316062">
        <i t="S_AXIS_DATA Channel" l="184#3348404" />
        <i t="M_AXIS_DATA Channel" l="184#3348454" />
        <i t="S_AXIS_DSTAT Channel" l="184#3348491" />
        <i t="M_AXIS_DSTAT Channel" l="184#3349521" />
        <i t="Other Optional Pins" l="184#3348523" />
      </i>
      <i t="Block Parameters" l="184#3316072">
        <i t="Page1 tab" l="184#3316073" />
        <i t="Page3 tab" l="184#3316102" />
        <i t="Page4 tab" l="184#3316107" />
        <i t="Page5 tab" l="184#3316113" />
      </i>
      <i t="Xilinx LogiCore" l="184#3316152" />
    </i>
    <i t="WaveScope" l="185">
      <i t="Quick Tutorial" l="185#277364" />
      <i t="Block Interface" l="185#602520">
        <i t="Selecting Nets" l="185#602581" />
        <i t="Selecting and Moving Signals" l="185#602607" />
        <i t="Deleting Signals from the WaveScope Window" l="185#2345059" />
        <i t="Configuring the Signals' Presentation" l="185#602694" />
        <i t="Changing the Height of an Analog Signal" l="185#602720" />
        <i t="Changing the Signal Name" l="185#602766" />
        <i t="Rainbowing the Signals" l="185#602770" />
        <i t="Viewing the Signals" l="185#602782" />
        <i t="Zooming and Scrolling" l="185#602786" />
        <i t="Changing the Recording Limits" l="185#602796" />
        <i t="The Grid" l="185#602822" />
        <i t="The Cursor" l="185#602832" />
        <i t="Crossprobing" l="185#602856" />
        <i t="The Cursor Menu" l="185#602869">
          <i t="Center Cursor" l="185#602873" />
          <i t="Jump to Cursor" l="185#602877" />
          <i t="Move Cursor Next" l="185#602881" />
          <i t="Move Cursor Last" l="185#602885" />
        </i>
        <i t="The Options Menu" l="185#602893">
          <i t="Grid Lines" l="185#602897" />
          <i t="Show Values" l="185#602901" />
          <i t="Run at End of Sim" l="185#602905" />
          <i t="Recording Limits" l="185#602909" />
        </i>
      </i>
    </i>
    <i t="Xilinx LogiCORE Versions" l="186" />
  </i>
  <i t="Xilinx Reference Blockset" l="187">
    <i t="Communication">
      <i t="Communication" l="187#631815" />
      <i t="Control Logic" l="187#631840" />
      <i t="DSP" l="187#631865" />
      <i t="Imaging" l="187#631930" />
      <i t="Math" l="187#631955" />
    </i>
    <i t="2 Channel Decimate by 2 MAC FIR Filter" l="188">
      <i t="Block Parameters" l="188#632004" />
      <i t="Reference" l="188#632016" />
    </i>
    <i t="2n+1-tap Linear Phase MAC FIR Filter" l="189">
      <i t="Block Parameters" l="189#632026" />
      <i t="Reference" l="189#632035" />
    </i>
    <i t="2n-tap Linear Phase MAC FIR Filter" l="190">
      <i t="Block Parameters" l="190#632045" />
      <i t="Reference" l="190#632054" />
    </i>
    <i t="2n-tap MAC FIR Filter" l="191">
      <i t="Block Parameters" l="191#632065" />
      <i t="Reference" l="191#632074" />
    </i>
    <i t="4-channel 8-tap Transpose FIR Filter" l="192">
      <i t="Block Parameters" l="192#632084" />
    </i>
    <i t="4n-tap MAC FIR Filter" l="193">
      <i t="Block Parameters" l="193#632101" />
      <i t="Reference" l="193#632110" />
    </i>
    <i t="5x5Filter" l="194">
      <i t="Block Parameters" l="194#632186" />
    </i>
    <i t="BPSK AWGN Channel" l="195">
      <i t="Block Parameters" l="195#632210" />
      <i t="Reference" l="195#632212" />
    </i>
    <i t="CIC Filter" l="196">
      <i t="Block Interface" l="196#632223" />
      <i t="Block Parameters" l="196#632241" />
      <i t="Reference" l="196#632255" />
    </i>
    <i t="Convolutional Encoder" l="197">
      <i t="Implementation" l="197#632272" />
      <i t="Block Interface" l="197#632280" />
      <i t="Block Parameters" l="197#632282" />
    </i>
    <i t="CORDIC ATAN" l="198">
      <i t="Block Parameters" l="198#632299" />
      <i t="Reference" l="198#632307" />
    </i>
    <i t="CORDIC DIVIDER" l="199">
      <i t="Block Parameters" l="199#632324" />
      <i t="Reference" l="199#632332" />
    </i>
    <i t="CORDIC LOG" l="200">
      <i t="Block Parameters" l="200#632348" />
      <i t="Reference" l="200#632356" />
    </i>
    <i t="CORDIC SINCOS" l="201">
      <i t="Block Parameters" l="201#632372" />
      <i t="Reference" l="201#632379" />
    </i>
    <i t="CORDIC SQRT" l="202">
      <i t="Block Parameters" l="202#632395" />
      <i t="Reference" l="202#632406" />
    </i>
    <i t="Dual Port Memory Interpolation MAC FIR Filter" l="203">
      <i t="Block Parameters" l="203#632418" />
      <i t="Reference" l="203#632428" />
    </i>
    <i t="Interpolation Filter" l="204">
      <i t="Block Parameters" l="204#632438" />
      <i t="Reference" l="204#632448" />
    </i>
    <i t="m-channel n-tap Transpose FIR Filter" l="205">
      <i t="Block Parameters" l="205#632459" />
    </i>
    <i t="Mealy State Machine" l="206">
      <i t="Example" l="206#632494" />
      <i t="Block Parameters" l="206#632519" />
    </i>
    <i t="Moore State Machine" l="207">
      <i t="Example" l="207#632619" />
      <i t="Block Parameters" l="207#632637" />
    </i>
    <i t="Multipath Fading Channel Model" l="208">
      <i t="Theory" l="208#632709" />
      <i t="Implementation" l="208#632740" />
      <i t="Block Parameters" l="208#632748">
        <i t="Paths tab" l="208#632750" />
        <i t="Covariance tab" l="208#632754" />
        <i t="Fading tab" l="208#632758" />
        <i t="Internal tab" l="208#632767" />
      </i>
      <i t="Functions" l="208#632774">
        <i t="create_r_la" l="208#632776" />
        <i t="calc_path_data" l="208#632787" />
      </i>
      <i t="Data Format" l="208#632815" />
      <i t="Input" l="208#632828" />
      <i t="Output" l="208#632836" />
      <i t="Timing" l="208#742580" />
      <i t="Initialization" l="208#632857" />
      <i t="Demonstrations" l="208#632859" />
      <i t="Hardware Co-Simulation Example" l="208#632863" />
      <i t="Reference" l="208#632868" />
    </i>
    <i t="n-tap Dual Port Memory MAC FIR Filter" l="209">
      <i t="Block Parameters" l="209#632882" />
      <i t="Reference" l="209#632891" />
    </i>
    <i t="n-tap MAC FIR Filter" l="210">
      <i t="Block Parameters" l="210#632901" />
      <i t="Reference" l="210#632910" />
    </i>
    <i t="Registered Mealy State Machine" l="211">
      <i t="Example" l="211#632930" />
      <i t="Block Parameters" l="211#632948" />
    </i>
    <i t="Registered Moore State Machine" l="212">
      <i t="Example" l="212#633046" />
      <i t="Block Parameters" l="212#633064" />
    </i>
    <i t="Virtex Line Buffer" l="213">
      <i t="Block Parameters" l="213#633204" />
    </i>
    <i t="Virtex2 Line Buffer" l="214">
      <i t="Block Parameters" l="214#633216" />
    </i>
    <i t="Virtex2 5 Line Buffer" l="215">
      <i t="Block Parameters" l="215#633229" />
    </i>
    <i t="White Gaussian Noise Generator" l="216">
      <i t="4-bit Leap-Forward LFSR" l="216#633243" />
      <i t="Box-Muller Method" l="216#633251" />
      <i t="Block Parameters" l="216#633259" />
      <i t="Reference" l="216#633262" />
    </i>
  </i>
  <i t="Xilinx XtremeDSP Kit Blockset" l="217">
    <i t="XtremeDSP Analog to Digital Converter" l="218">
      <i t="Block Parameters" l="218#277386" />
      <i t="Data Sheet" l="218#604302" />
    </i>
    <i t="XtremeDSP Co-Simulation" l="219">
      <i t="Block Parameters" l="219#277410">
        <i t="Basic tab" l="219#604375" />
      </i>
    </i>
    <i t="XtremeDSP Digital to Analog Converter" l="220">
      <i t="Block Parameters" l="220#604527" />
      <i t="Data Sheet" l="220#277430" />
    </i>
    <i t="XtremeDSP External RAM" l="221">
      <i t="Block Parameters" l="221#277454" />
    </i>
    <i t="XtremeDSP LED Flasher" l="222">
      <i t="Block Parameters" l="222#604605" />
    </i>
  </i>
  <i t="System Generator Utilities" l="223">
    <i t="xlAddTerms" l="224">
      <i t="Syntax" l="224#271123" />
      <i t="Description" l="224#271139" />
      <i t="Examples" l="224#271332" />
      <i t="Remarks" l="224#271368" />
      <i t="See Also" l="224#273309" />
    </i>
    <i t="xlCache" l="225">
      <i t="Syntax" l="225#288402" />
      <i t="Description" l="225#288404" />
      <i t="See Also" l="225#291341" />
    </i>
    <i t="xlConfigureSolver" l="226">
      <i t="Syntax" l="226#287986" />
      <i t="Description" l="226#287988" />
      <i t="Examples" l="226#288099" />
    </i>
    <i t="xlfda_denominator" l="227">
      <i t="Syntax" l="227#287494" />
      <i t="Description" l="227#287496" />
      <i t="See Also" l="227#274405" />
    </i>
    <i t="xlfda_numerator" l="228">
      <i t="Syntax" l="228#274434" />
      <i t="Description" l="228#274442" />
      <i t="See Also" l="228#274450" />
    </i>
    <i t="xlGenerateButton" l="229">
      <i t="Syntax" l="229#272545" />
      <i t="Description" l="229#272551" />
      <i t="See Also" l="229#272659" />
    </i>
    <i t="xlgetparam and xlsetparam" l="230">
      <i t="Syntax" l="230#274464" />
      <i t="Description" l="230#274478">
        <i t="Specifying the Compilation Parameter" l="230#291727" />
      </i>
      <i t="Examples" l="230#274504" />
      <i t="See Also" l="230#274548" />
    </i>
    <i t="xlgetparams" l="231">
      <i t="Syntax" l="231#287311" />
      <i t="Description" l="231#285761" />
      <i t="Examples" l="231#274011" />
      <i t="See Also" l="231#274036" />
    </i>
    <i t="xlGetReloadOrder" l="232">
      <i t="Syntax" l="232#296538" />
      <i t="Description" l="232#296540">
        <i t="block_handle" l="232#296636" />
        <i t="paramStruct" l="232#296640" />
        <i t="returnType" l="232#296649" />
        <i t="Example" l="232#298041" />
      </i>
      <i t="See Also" l="232#296542" />
    </i>
    <i t="xlInstallPlugin" l="233">
      <i t="Syntax" l="233#272977" />
      <i t="Description" l="233#272989" />
      <i t="Examples" l="233#273045" />
      <i t="See Also" l="233#272995" />
    </i>
    <i t="xlLoadChipScopeData" l="234">
      <i t="Syntax" l="234#273094" />
      <i t="Description" l="234#273104" />
      <i t="Examples" l="234#273112" />
      <i t="See Also" l="234#273122" />
    </i>
    <i t="xlSBDBuilder" l="235">
      <i t="Syntax" l="235#285242" />
      <i t="Description" l="235#285244" />
      <i t="See Also" l="235#285246" />
    </i>
    <i t="xlSetNonMemMap" l="236">
      <i t="Syntax" l="236#274636" />
      <i t="Description" l="236#274646" />
      <i t="Examples" l="236#274654" />
      <i t="See Also" l="236#274680" />
    </i>
    <i t="xlSetUseHDL" l="237">
      <i t="Syntax" l="237#274728" />
      <i t="Description" l="237#274736" />
      <i t="Examples" l="237#274744" />
      <i t="See Also" l="237#274760" />
    </i>
    <i t="xlSwitchLibrary" l="238">
      <i t="Syntax" l="238#285078" />
      <i t="Description" l="238#285080" />
      <i t="Examples" l="238#285082" />
    </i>
    <i t="xlTBUtils" l="239">
      <i t="Syntax" l="239#274808" />
      <i t="Description" l="239#274838">
        <i t="xlTBUtils(function [,args])" l="239#274843" />
        <i t="'xlTBUtils('Layout',optionStruct)" l="239#274877" />
        <i t="xlTBUtils('RedrawLines',optionStruct)" l="239#274927" />
        <i t="[lines,blks]=xlTBUtils('GetSelected',arg)" l="239#274955" />
      </i>
      <i t="Examples" l="239#274983" />
      <i t="Remarks" l="239#275110" />
      <i t="See Also" l="239#275116" />
    </i>
    <i t="xlTimingAnalysis" l="240">
      <i t="Syntax" l="240#275220" />
      <i t="Description" l="240#275228" />
      <i t="Example" l="240#275244" />
    </i>
    <i t="xlUpdateModel" l="241">
      <i t="Syntax" l="241#275290" />
      <i t="Description" l="241#275302">
        <i t="Updating v2.x and Prior Models" l="241#282478" />
        <i t="Updating v3.x, v6.x and v7.x Models" l="241#282480" />
      </i>
      <i t="Examples" l="241#283076" />
    </i>
    <i t="xlVDMACreateProject" l="242">
      <i t="VDMA" l="242#298431" />
      <i t="Usage:" l="242#298444" />
    </i>
    <i t="xlVersion" l="243">
      <i t="Syntax" l="243#298358" />
      <i t="Description" l="243#298362" />
      <i t="See Also" l="243#298366" />
    </i>
  </i>
  <i t="System Generator GUI Utilities" l="244">
    <i t="Xilinx BlockAdd" l="245">
      <i t="How to Invoke" l="245#271123">
        <i t="Method 1" l="245#271126" />
        <i t="Method 2" l="245#301045" />
        <i t="Method 3" l="245#301062" />
      </i>
      <i t="How to Use" l="245#271139" />
    </i>
    <i t="Xilinx Tools &gt; Save as blockAdd default" l="246">
      <i t="How to Use" l="246#302935" />
      <i t="How to Restore the Block Default" l="246#303026" />
    </i>
    <i t="Xilinx BlockConnect" l="247">
      <i t="Simple Connections" l="247#300902" />
      <i t="Smart Connections" l="247#308707" />
    </i>
    <i t="Xilinx Tools &gt; Terminate" l="248">
      <i t="How to Use" l="248#300956">
        <i t="Terminating Open Outputs" l="248#301164" />
        <i t="Terminating Open Inputs" l="248#305424">
          <i t="Verifying Input Port Data Type Requirements" l="248#301216" />
        </i>
      </i>
    </i>
  </i>
  <i t="Programmatic Access" l="249">
    <i t="System Generator API for Programmatic Generation" l="249#282653">
      <i t="Introduction" l="249#282731" />
      <i t="xBlock" l="249#299991" />
      <i t="xInport" l="249#300242" />
      <i t="xOutport" l="249#300259" />
      <i t="xSignal" l="249#300279" />
      <i t="xlsub2script" l="249#300302" />
      <i t="xBlockHelp" l="249#307852" />
    </i>
    <i t="PG API Examples" l="250">
      <i t="Hello World" l="250#307647" />
      <i t="MACC" l="250#301428" />
      <i t="MACC in a Masked Subsystem" l="250#301680" />
    </i>
    <i t="PG API Error/Warning Handling &amp; Messages" l="251">
      <i t="xBlock Error Messages" l="251#304626" />
      <i t="xInport Error Messages" l="251#304892" />
      <i t="xOutport Error Messages" l="251#305908" />
      <i t="xSignal Error Messages" l="251#307034" />
      <i t="xsub2script Error Messages" l="251#307052" />
    </i>
    <i t="M-Code Access to Hardware Co-Simulation" l="252">
      <i t="Compiling Hardware for Use with M-Hwcosim" l="252#287833" />
      <i t="M-Hwcosim Simulation Semantics" l="252#287843" />
      <i t="Data Representation" l="252#287849" />
      <i t="Interfacing to Hardware from M-Code" l="252#287854" />
      <i t="M-Hwcosim Examples" l="252#312028">
        <i t="Tutorial Example: Using MATLAB Hardware Co-Simulation (M-Hwcosim)" l="252#312029" />
        <i t="Example 2" l="252#310900" />
        <i t="Example 3" l="252#289086" />
      </i>
      <i t="Automatic Generation of M-Hwcosim Testbench" l="252#289249">
        <i t="Example 4" l="252#307749" />
      </i>
      <i t="Resource Management" l="252#291084" />
      <i t="M-Hwcosim MATLAB Class" l="252#290927">
        <i t="Hwcosim" l="252#292075">
          <i t="Constructor" l="252#292386" />
          <i t="Destructor" l="252#292505" />
          <i t="Open hardware" l="252#292528" />
          <i t="Close hardware" l="252#292545" />
          <i t="Write data" l="252#292669" />
          <i t="Read data" l="252#292714" />
          <i t="Run" l="252#292787" />
          <i t="Get properties" l="252#292962" />
          <i t="Create Exec Id" l="252#293833" />
          <i t="Vectorized execution" l="252#294146" />
        </i>
      </i>
      <i t="M-Hwcosim Shared Memory MATLAB Class" l="252#294925">
        <i t="Shmem" l="252#295875">
          <i t="Constructor" l="252#296729" />
          <i t="Destructor" l="252#296735" />
          <i t="Write data" l="252#296750" />
          <i t="Read data" l="252#296761" />
          <i t="Set properties" l="252#297630" />
          <i t="Get properties" l="252#297647" />
        </i>
      </i>
      <i t="M-Hwcosim Shared FIFO MATLAB Class" l="252#295921">
        <i t="Shfifo" l="252#298432">
          <i t="Constructor" l="252#298465" />
          <i t="Destructor" l="252#298512" />
          <i t="Write data" l="252#298517" />
          <i t="Read data" l="252#298524" />
          <i t="Set properties" l="252#298531" />
          <i t="Get properties" l="252#298536" />
        </i>
      </i>
      <i t="M-Hwcosim Utility Functions" l="252#298689">
        <i t="xlHwcosim" l="252#295865">
          <i t="Syntax" l="252#295866" />
          <i t="Description" l="252#298713" />
        </i>
        <i t="xlHwcosimConfig" l="252#298721">
          <i t="Syntax" l="252#298722" />
          <i t="Description" l="252#298728" />
        </i>
        <i t="xlHwcosimGetDesignInfo" l="252#298898">
          <i t="Syntax" l="252#298899" />
          <i t="Description" l="252#298905" />
        </i>
        <i t="xlHwcosimSimulate" l="252#298909">
          <i t="Syntax" l="252#298910" />
          <i t="Description" l="252#298915" />
        </i>
      </i>
    </i>
  </i>
</WebWorksHelpTOC>