<def f='llvm/llvm/include/llvm/ADT/BitVector.h' l='166' type='bool llvm::BitVector::empty() const'/>
<use f='llvm/llvm/include/llvm/ADT/BitVector.h' l='620' u='c' c='_ZN4llvm9BitVectorrSEj'/>
<use f='llvm/llvm/include/llvm/ADT/BitVector.h' l='669' u='c' c='_ZN4llvm9BitVectorlSEj'/>
<doc f='llvm/llvm/include/llvm/ADT/BitVector.h' l='165'>/// empty - Tests whether there are no bits in this bitvector.</doc>
<use f='llvm/llvm/include/llvm/ADT/SmallBitVector.h' l='188' u='c' c='_ZNK4llvm14SmallBitVector5emptyEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='856' u='c' c='_ZNK4llvm19MachineRegisterInfo18reservedRegsFrozenEv'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='585' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='67' u='c' c='_ZNK4llvm12RegisterBank7isValidEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='96' u='c' c='_ZNK4llvm12RegisterBank5printERNS_11raw_ostreamEbPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='160' u='c' c='_ZN4llvm13LiveRegMatrix24checkRegMaskInterferenceERNS_12LiveIntervalEj'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='383' u='c' c='_ZL27assignCalleeSavedSpillSlotsRN4llvm15MachineFunctionERKNS_9BitVectorERjS5_'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='619' u='c' c='_ZN12_GLOBAL__N_112RegAllocPBQP15initializeGraphERN4llvm4PBQP8RegAlloc11PBQPRAGraphERNS1_10VirtRegMapERNS1_7SpillerE'/>
<use f='llvm/llvm/lib/Support/CodeGenCoverage.cpp' l='86' u='c' c='_ZNK4llvm15CodeGenCoverage4emitENS_9StringRefES1_'/>
