// Seed: 288054799
module module_0 ();
  assign id_1 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input supply0 id_2,
    input uwire id_3,
    output wor id_4,
    input tri1 id_5,
    output wand id_6,
    input supply0 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    input wand id_12,
    input wor id_13,
    input supply0 id_14,
    output wor id_15,
    output uwire id_16,
    output wand id_17
);
  initial assert (id_7);
  module_0();
endmodule
