
<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>x86 - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":!1,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"XsLnEgpAIC0AAJsbB7QAAADL","wgCSPNonce":!1,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"X86","wgTitle":"X86","wgCurRevisionId":951949729,"wgRevisionId":951949729,"wgArticleId":34198,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Articles with short description","Use mdy dates from June 2016","Wikipedia articles needing clarification from May 2019","Articles needing additional references from March 2020","All articles needing additional references","Articles needing additional references from February 2013",
"Articles needing additional references from March 2014","Articles using small message boxes","Articles needing additional references from January 2014","All articles with unsourced statements","Articles with unsourced statements from April 2017","Articles needing additional references from March 2016","Commons category link is on Wikidata","Computer-related introductions in 1978","Intel products","Instruction set architectures","IBM PC compatibles","X86 architecture"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"X86","wgRelevantArticleId":34198,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":
!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q182933","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","ext.math.styles":"ready","jquery.makeCollapsible.styles":"ready","mediawiki.toc.styles":"ready","skins.vector.styles.legacy":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","ext.math.scripts","site","mediawiki.page.startup","skins.vector.js","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","ext.gadget.ReferenceTooltips","ext.gadget.charinsert","ext.gadget.refToolbar",
"ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@1hzgi",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="http://en.wikipedia.org/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.math.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cmediawiki.toc.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="http://en.wikipedia.org/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="http://en.wikipedia.org/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.35.0-wmf.31"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e1/KL_Intel_D8086.jpg/1200px-KL_Intel_D8086.jpg"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit"/>
<link rel="apple-touch-icon" href="http://en.wikipedia.org/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="http://en.wikipedia.org/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="http://en.wikipedia.org/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="../w/api.php@action=rsd"/>
<link rel="license" href="../../creativecommons.org/licenses/by-sa/3.0/index.html"/>
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="http://en.wikipedia.org/w/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/X86"/>
<link rel="dns-prefetch" href="../../login.wikimedia.org/index.html"/>
<link rel="dns-prefetch" href="../../meta.wikimedia.org/index.html" />
<!--[if lt IE 9]><script src="/w/resources/lib/html5shiv/html5shiv.js"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-X86 rootpage-X86 skin-vector action-view">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
		<div id="siteNotice" class="mw-body-content"><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">x86</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"></div>
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="X86.html#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="X86.html#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Family of instruction set architectures</div>
<div role="note" class="hatnote navigation-not-searchable">This article is about Intel microprocessor architecture in general. For the 32-bit generation of this architecture that is also referred to as "x86", see <a href="http://en.wikipedia.org/wiki/IA-32" title="IA-32">IA-32</a>.</div>
<p>
<span></span>
</p>
<table class="infobox" style="width:22em"><caption>x86</caption><tbody><tr><th scope="row">Designer</th><td><a href="Intel.html" title="Intel">Intel</a>, <a href="Advanced_Micro_Devices.html" title="Advanced Micro Devices">AMD</a></td></tr><tr><th scope="row">Bits</th><td><a href="http://en.wikipedia.org/wiki/16-bit" class="mw-redirect" title="16-bit">16-bit</a>, <a href="http://en.wikipedia.org/wiki/32-bit" class="mw-redirect" title="32-bit">32-bit</a> and <a href="http://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a></td></tr><tr><th scope="row">Introduced</th><td>1978 (16-bit), 1985 (32-bit), 2003 (64-bit)</td></tr><tr><th scope="row"><a href="http://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">Design</a></th><td><a href="http://en.wikipedia.org/wiki/Complex_instruction_set_computing" class="mw-redirect" title="Complex instruction set computing">CISC</a></td></tr><tr><th scope="row">Type</th><td><a href="http://en.wikipedia.org/wiki/Register_memory_architecture" title="Register memory architecture">Register–memory</a></td></tr><tr><th scope="row"><a href="http://en.wikipedia.org/wiki/Instruction_set" class="mw-redirect" title="Instruction set">Encoding</a></th><td>Variable (1 to 15 bytes)</td></tr><tr><th scope="row"><a href="http://en.wikipedia.org/wiki/Branch_(computer_science)" title="Branch (computer science)">Branching</a></th><td><a href="http://en.wikipedia.org/wiki/Status_register" title="Status register">Condition code</a></td></tr><tr><th scope="row"><a href="http://en.wikipedia.org/wiki/Endianness" title="Endianness">Endianness</a></th><td>Little</td></tr><tr><th scope="row">Page size</th><td><a href="http://en.wikipedia.org/wiki/8086" class="mw-redirect" title="8086">8086</a>–<a href="http://en.wikipedia.org/wiki/I286" class="mw-redirect" title="I286">i286</a>: None<br /> <a href="http://en.wikipedia.org/wiki/Intel_386" class="mw-redirect" title="Intel 386">i386</a>, <a href="http://en.wikipedia.org/wiki/Intel_486" class="mw-redirect" title="Intel 486">i486</a>: 4&#160;KB pages<br /><a href="http://en.wikipedia.org/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">P5</a> <a href="http://en.wikipedia.org/wiki/Pentium_(brand)" class="mw-redirect" title="Pentium (brand)">Pentium</a>: added 4&#160;MB pages<br />(Legacy <a href="http://en.wikipedia.org/wiki/Physical_Address_Extension" title="Physical Address Extension">PAE</a>: 4&#160;KB→2&#160;MB)<br /> <a href="http://en.wikipedia.org/wiki/Long_mode" title="Long mode">x86-64</a>: added 1&#160;GB pages</td></tr><tr><th scope="row">Extensions</th><td><a href="http://en.wikipedia.org/wiki/X87" title="X87">x87</a>, <a href="http://en.wikipedia.org/wiki/IA-32" title="IA-32">IA-32</a>, <a href="http://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a>, <a href="http://en.wikipedia.org/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="http://en.wikipedia.org/wiki/3DNow!" title="3DNow!">3DNow!</a>, <a href="http://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="http://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a>, <a href="http://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a>, <a href="http://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="http://en.wikipedia.org/wiki/SSE4" title="SSE4">SSE4</a>, <a href="http://en.wikipedia.org/wiki/SSE4.2" class="mw-redirect" title="SSE4.2">SSE4.2</a>, <a href="http://en.wikipedia.org/wiki/SSE5" title="SSE5">SSE5</a>, <a href="http://en.wikipedia.org/wiki/AES-NI" class="mw-redirect" title="AES-NI">AES-NI</a>, <a href="http://en.wikipedia.org/wiki/CLMUL_instruction_set" title="CLMUL instruction set">CLMUL</a>, <a href="http://en.wikipedia.org/wiki/RDRAND" title="RDRAND">RDRAND</a>, <a href="http://en.wikipedia.org/wiki/Intel_SHA_extensions" title="Intel SHA extensions">SHA</a>, <a href="http://en.wikipedia.org/wiki/Intel_MPX" title="Intel MPX">MPX</a>, <a href="http://en.wikipedia.org/wiki/Software_Guard_Extensions" title="Software Guard Extensions">SGX</a>, <a href="http://en.wikipedia.org/wiki/XOP_instruction_set" title="XOP instruction set">XOP</a>, <a href="http://en.wikipedia.org/wiki/F16C" title="F16C">F16C</a>, <a href="http://en.wikipedia.org/wiki/Intel_ADX" title="Intel ADX">ADX</a>, <a href="http://en.wikipedia.org/wiki/Bit_Manipulation_Instruction_Sets" title="Bit Manipulation Instruction Sets">BMI</a>, <a href="http://en.wikipedia.org/wiki/FMA_instruction_set" title="FMA instruction set">FMA</a>, <a href="http://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, <a href="http://en.wikipedia.org/wiki/AVX2" class="mw-redirect" title="AVX2">AVX2</a>, <a href="http://en.wikipedia.org/wiki/AVX512" class="mw-redirect" title="AVX512">AVX512</a>, <a href="http://en.wikipedia.org/wiki/VT-x" class="mw-redirect" title="VT-x">VT-x</a>, <a href="http://en.wikipedia.org/wiki/AMD-V" class="mw-redirect" title="AMD-V">AMD-V</a>, <a href="http://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">TSX</a>, <a href="http://en.wikipedia.org/wiki/Advanced_Synchronization_Facility" title="Advanced Synchronization Facility">ASF</a></td></tr><tr><th scope="row">Open</th><td>Partly. For some advanced features, x86 may require license from Intel; x86-64 may require an additional license from AMD.  The 80486 processor has been on the market for more than 20 years<sup id="cite_ref-1" class="reference"><a href="X86.html#cite_note-1">&#91;1&#93;</a></sup> and so cannot be subject to patent claims.  The pre-586 subset of the x86 architecture is therefore fully open.</td></tr><tr><th colspan="2" style="text-align:center"><a href="http://en.wikipedia.org/wiki/Processor_register" title="Processor register">Registers</a></th></tr><tr><th scope="row"><a href="http://en.wikipedia.org/wiki/General_purpose_register" class="mw-redirect" title="General purpose register">General purpose</a></th><td><div><ul><li>16-bit: 6&#160;semi-dedicated registers, BP and SP are not general-purpose</li><li>32-bit: 8&#160;GPRs, including EBP and ESP</li><li>64-bit: 16&#160;GPRs, including RBP and RSP</li></ul></div></td></tr><tr><th scope="row"><a href="http://en.wikipedia.org/wiki/Floating_point" class="mw-redirect" title="Floating point">Floating point</a></th><td><div><ul><li>16-bit: optional separate <a href="http://en.wikipedia.org/wiki/X87" title="X87">x87</a> FPU</li><li>32-bit: optional separate or integrated <a href="http://en.wikipedia.org/wiki/X87" title="X87">x87</a> FPU, integrated <a href="http://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a> units in later processors</li><li>64-bit: integrated <a href="http://en.wikipedia.org/wiki/X87" title="X87">x87</a> and <a href="http://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a> units, later implementations extended to <a href="http://en.wikipedia.org/wiki/AVX2" class="mw-redirect" title="AVX2">AVX2</a> and <a href="http://en.wikipedia.org/wiki/AVX512" class="mw-redirect" title="AVX512">AVX512</a></li></ul></div></td></tr></tbody></table>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="http://en.wikipedia.org/wiki/File:KL_Intel_D8086.jpg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/e/e1/KL_Intel_D8086.jpg/220px-KL_Intel_D8086.jpg" decoding="async" width="220" height="113" class="thumbimage" srcset="http://upload.wikimedia.org/wikipedia/commons/thumb/e/e1/KL_Intel_D8086.jpg/330px-KL_Intel_D8086.jpg 1.5x, http://upload.wikimedia.org/wikipedia/commons/thumb/e/e1/KL_Intel_D8086.jpg/440px-KL_Intel_D8086.jpg 2x" data-file-width="1512" data-file-height="774" /></a>  <div class="thumbcaption"><div class="magnify"><a href="http://en.wikipedia.org/wiki/File:KL_Intel_D8086.jpg" class="internal" title="Enlarge"></a></div>The x86 architectures were based on the Intel 8086 microprocessor chip, initially released in 1978.</div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="http://en.wikipedia.org/wiki/File:Core_2_Duo_E6300.jpg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/2/23/Core_2_Duo_E6300.jpg/220px-Core_2_Duo_E6300.jpg" decoding="async" width="220" height="219" class="thumbimage" srcset="http://upload.wikimedia.org/wikipedia/commons/thumb/2/23/Core_2_Duo_E6300.jpg/330px-Core_2_Duo_E6300.jpg 1.5x, http://upload.wikimedia.org/wikipedia/commons/thumb/2/23/Core_2_Duo_E6300.jpg/440px-Core_2_Duo_E6300.jpg 2x" data-file-width="1710" data-file-height="1700" /></a>  <div class="thumbcaption"><div class="magnify"><a href="http://en.wikipedia.org/wiki/File:Core_2_Duo_E6300.jpg" class="internal" title="Enlarge"></a></div>Intel Core 2 Duo&#160;&#8211;&#32; an example of an x86-compatible, 64-bit multicore processor</div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="http://en.wikipedia.org/wiki/File:Slot-A_Athlon.jpg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/e/e7/Slot-A_Athlon.jpg/220px-Slot-A_Athlon.jpg" decoding="async" width="220" height="101" class="thumbimage" srcset="http://upload.wikimedia.org/wikipedia/commons/thumb/e/e7/Slot-A_Athlon.jpg/330px-Slot-A_Athlon.jpg 1.5x, http://upload.wikimedia.org/wikipedia/commons/thumb/e/e7/Slot-A_Athlon.jpg/440px-Slot-A_Athlon.jpg 2x" data-file-width="1286" data-file-height="592" /></a>  <div class="thumbcaption"><div class="magnify"><a href="http://en.wikipedia.org/wiki/File:Slot-A_Athlon.jpg" class="internal" title="Enlarge"></a></div>AMD Athlon (early version)&#160;&#8211;&#32; a technically different but fully compatible x86 implementation</div></div></div>
<p><b>x86</b> is a family of <a href="http://en.wikipedia.org/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architectures</a><sup id="cite_ref-2" class="reference"><a href="X86.html#cite_note-2">&#91;a&#93;</a></sup> initially developed by <a href="Intel.html" title="Intel">Intel</a> based on the <a href="http://en.wikipedia.org/wiki/Intel_8086" title="Intel 8086">Intel 8086</a> <a href="Microprocessor.html" title="Microprocessor">microprocessor</a> and its <a href="http://en.wikipedia.org/wiki/Intel_8088" title="Intel 8088">8088</a> variant. The 8086 was introduced in 1978 as a fully <a href="http://en.wikipedia.org/wiki/16-bit" class="mw-redirect" title="16-bit">16-bit</a> extension of Intel's <a href="http://en.wikipedia.org/wiki/8-bit" class="mw-redirect" title="8-bit">8-bit</a> <a href="http://en.wikipedia.org/wiki/Intel_8080" title="Intel 8080">8080</a> microprocessor, with <a href="http://en.wikipedia.org/wiki/X86_memory_segmentation" title="X86 memory segmentation">memory segmentation</a> as a solution for addressing more memory than can be covered by a plain 16-bit address. The term "x86" came into being because the names of several successors to Intel's 8086 processor end in "86", including the <a href="http://en.wikipedia.org/wiki/Intel_80186" title="Intel 80186">80186</a>, <a href="http://en.wikipedia.org/wiki/Intel_80286" title="Intel 80286">80286</a>, <a href="http://en.wikipedia.org/wiki/Intel_80386" title="Intel 80386">80386</a> and <a href="http://en.wikipedia.org/wiki/Intel_80486" title="Intel 80486">80486</a> processors.
</p><p>Many additions and extensions have been added to the x86 instruction set over the years, almost consistently with full <a href="http://en.wikipedia.org/wiki/Backward_compatibility" title="Backward compatibility">backward compatibility</a>.<sup id="cite_ref-3" class="reference"><a href="X86.html#cite_note-3">&#91;b&#93;</a></sup> The architecture has been implemented in processors from Intel, <a href="http://en.wikipedia.org/wiki/Cyrix" title="Cyrix">Cyrix</a>, <a href="http://en.wikipedia.org/wiki/AMD" class="mw-redirect" title="AMD">AMD</a>, <a href="http://en.wikipedia.org/wiki/VIA_Technologies" title="VIA Technologies">VIA Technologies</a> and many other companies; there are also open implementations, such as the <a href="http://en.wikipedia.org/wiki/Zet_(hardware)" title="Zet (hardware)">Zet SoC</a> platform (currently inactive).<sup id="cite_ref-4" class="reference"><a href="X86.html#cite_note-4">&#91;2&#93;</a></sup> Nevertheless, of those, only Intel, AMD, VIA Technologies and <a href="http://en.wikipedia.org/wiki/D%26MP_Electronics" class="mw-redirect" title="D&amp;MP Electronics">DM&amp;P Electronics</a> hold x86 architectural licenses, and from these, only the first two are actively producing modern 64-bit designs.
</p><p>The term is not synonymous with <a href="http://en.wikipedia.org/wiki/IBM_PC_compatible" title="IBM PC compatible">IBM PC compatibility</a>, as this implies a multitude of other <a href="http://en.wikipedia.org/wiki/Computer_hardware" title="Computer hardware">computer hardware</a>; <a href="Embedded_system.html" title="Embedded system">embedded systems</a>, as well as general-purpose computers, used x86 chips <a href="http://en.wikipedia.org/wiki/Influence_of_the_IBM_PC_on_the_personal_computer_market#Before_the_IBM_PC&#39;s_introduction" title="Influence of the IBM PC on the personal computer market">before the PC-compatible market started</a>,<sup id="cite_ref-5" class="reference"><a href="X86.html#cite_note-5">&#91;c&#93;</a></sup> some of them before the <a href="http://en.wikipedia.org/wiki/IBM_PC" class="mw-redirect" title="IBM PC">IBM PC</a> (1981) itself.
</p><p>As of 2018, the majority of <a href="http://en.wikipedia.org/wiki/Personal_computer" title="Personal computer">personal computers</a> and <a href="http://en.wikipedia.org/wiki/Laptop" title="Laptop">laptops</a> sold are based on the x86 architecture, while other categories—especially high-volume<sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="http://en.wikipedia.org/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="The text near this tag may need clarification or removal of jargon. (May 2019)">clarification needed</span></a></i>&#93;</sup> mobile categories such as <a href="Smartphone.html" title="Smartphone">smartphones</a> or <a href="Tablet_computer.html" title="Tablet computer">tablets</a>—are dominated by <a href="http://en.wikipedia.org/wiki/ARM_architecture" title="ARM architecture">ARM</a>; at the high end, x86 continues to dominate compute-intensive <a href="Workstation.html" title="Workstation">workstation</a> and <a href="http://en.wikipedia.org/wiki/Cloud_computing" title="Cloud computing">cloud computing</a> segments.<sup id="cite_ref-6" class="reference"><a href="X86.html#cite_note-6">&#91;3&#93;</a></sup>
</p>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="X86.html#Overview"><span class="tocnumber">1</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="X86.html#Chronology"><span class="tocnumber">2</span> <span class="toctext">Chronology</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="X86.html#History"><span class="tocnumber">3</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2 tocsection-4"><a href="X86.html#Other_manufacturers"><span class="tocnumber">3.1</span> <span class="toctext">Other manufacturers</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="X86.html#Extensions_of_word_size"><span class="tocnumber">3.2</span> <span class="toctext">Extensions of word size</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-6"><a href="X86.html#Basic_properties_of_the_architecture"><span class="tocnumber">4</span> <span class="toctext">Basic properties of the architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-7"><a href="X86.html#Floating_point_and_SIMD"><span class="tocnumber">4.1</span> <span class="toctext">Floating point and SIMD</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-8"><a href="X86.html#Current_implementations"><span class="tocnumber">5</span> <span class="toctext">Current implementations</span></a></li>
<li class="toclevel-1 tocsection-9"><a href="X86.html#Segmentation"><span class="tocnumber">6</span> <span class="toctext">Segmentation</span></a></li>
<li class="toclevel-1 tocsection-10"><a href="X86.html#Addressing_modes"><span class="tocnumber">7</span> <span class="toctext">Addressing modes</span></a></li>
<li class="toclevel-1 tocsection-11"><a href="X86.html#x86_registers"><span class="tocnumber">8</span> <span class="toctext">x86 registers</span></a>
<ul>
<li class="toclevel-2 tocsection-12"><a href="X86.html#16-bit"><span class="tocnumber">8.1</span> <span class="toctext">16-bit</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="X86.html#32-bit"><span class="tocnumber">8.2</span> <span class="toctext">32-bit</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="X86.html#64-bit"><span class="tocnumber">8.3</span> <span class="toctext">64-bit</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="X86.html#128-bit"><span class="tocnumber">8.4</span> <span class="toctext">128-bit</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="X86.html#256-bit"><span class="tocnumber">8.5</span> <span class="toctext">256-bit</span></a></li>
<li class="toclevel-2 tocsection-17"><a href="X86.html#512-bit"><span class="tocnumber">8.6</span> <span class="toctext">512-bit</span></a></li>
<li class="toclevel-2 tocsection-18"><a href="X86.html#Miscellaneous/special_purpose"><span class="tocnumber">8.7</span> <span class="toctext">Miscellaneous/special purpose</span></a></li>
<li class="toclevel-2 tocsection-19"><a href="X86.html#Purpose"><span class="tocnumber">8.8</span> <span class="toctext">Purpose</span></a></li>
<li class="toclevel-2 tocsection-20"><a href="X86.html#Structure"><span class="tocnumber">8.9</span> <span class="toctext">Structure</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-21"><a href="X86.html#Operating_modes"><span class="tocnumber">9</span> <span class="toctext">Operating modes</span></a>
<ul>
<li class="toclevel-2 tocsection-22"><a href="X86.html#Real_mode"><span class="tocnumber">9.1</span> <span class="toctext">Real mode</span></a></li>
<li class="toclevel-2 tocsection-23"><a href="X86.html#Protected_mode"><span class="tocnumber">9.2</span> <span class="toctext">Protected mode</span></a>
<ul>
<li class="toclevel-3 tocsection-24"><a href="X86.html#Virtual_8086_mode"><span class="tocnumber">9.2.1</span> <span class="toctext">Virtual 8086 mode</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-25"><a href="X86.html#Long_mode"><span class="tocnumber">9.3</span> <span class="toctext">Long mode</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-26"><a href="X86.html#Extensions"><span class="tocnumber">10</span> <span class="toctext">Extensions</span></a>
<ul>
<li class="toclevel-2 tocsection-27"><a href="X86.html#Floating_point_unit"><span class="tocnumber">10.1</span> <span class="toctext">Floating point unit</span></a></li>
<li class="toclevel-2 tocsection-28"><a href="X86.html#MMX"><span class="tocnumber">10.2</span> <span class="toctext">MMX</span></a></li>
<li class="toclevel-2 tocsection-29"><a href="X86.html#3DNow!"><span class="tocnumber">10.3</span> <span class="toctext">3DNow!</span></a></li>
<li class="toclevel-2 tocsection-30"><a href="X86.html#SSE"><span class="tocnumber">10.4</span> <span class="toctext">SSE</span></a></li>
<li class="toclevel-2 tocsection-31"><a href="X86.html#Physical_Address_Extension_(PAE)"><span class="tocnumber">10.5</span> <span class="toctext">Physical Address Extension (PAE)</span></a></li>
<li class="toclevel-2 tocsection-32"><a href="X86.html#x86-64"><span class="tocnumber">10.6</span> <span class="toctext">x86-64</span></a></li>
<li class="toclevel-2 tocsection-33"><a href="X86.html#Virtualization"><span class="tocnumber">10.7</span> <span class="toctext">Virtualization</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-34"><a href="X86.html#See_also"><span class="tocnumber">11</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-35"><a href="X86.html#Notes"><span class="tocnumber">12</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-1 tocsection-36"><a href="X86.html#References"><span class="tocnumber">13</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-37"><a href="X86.html#Further_reading"><span class="tocnumber">14</span> <span class="toctext">Further reading</span></a></li>
<li class="toclevel-1 tocsection-38"><a href="X86.html#External_links"><span class="tocnumber">15</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=1" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>In the 1980s and early 1990s, when the <a href="http://en.wikipedia.org/wiki/8088" class="mw-redirect" title="8088">8088</a> and <a href="http://en.wikipedia.org/wiki/80286" class="mw-redirect" title="80286">80286</a> were still in common use, the term x86 usually represented any 8086-compatible CPU. Today, however, x86 usually implies a binary compatibility also with the <a href="http://en.wikipedia.org/wiki/32-bit" class="mw-redirect" title="32-bit">32-bit</a> <a href="http://en.wikipedia.org/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a> of the 80386. This is due to the fact that this instruction set has become something of a lowest common denominator for many modern operating systems and probably also because the term became common <i>after</i> the introduction of the <a href="http://en.wikipedia.org/wiki/Intel_80386" title="Intel 80386">80386</a> in 1985.
</p><p>A few years after the introduction of the 8086 and 8088, Intel added some complexity to its naming scheme and terminology as the "iAPX" of the ambitious but ill-fated <a href="http://en.wikipedia.org/wiki/Intel_iAPX_432" title="Intel iAPX 432">Intel iAPX 432</a> processor was tried on the more successful 8086 family of chips,<sup id="cite_ref-7" class="reference"><a href="X86.html#cite_note-7">&#91;d&#93;</a></sup> applied as a kind of system-level prefix. An 8086 <i>system</i>, including <a href="http://en.wikipedia.org/wiki/Coprocessor" title="Coprocessor">coprocessors</a> such as <a href="http://en.wikipedia.org/wiki/8087" class="mw-redirect" title="8087">8087</a> and <a href="http://en.wikipedia.org/wiki/8089" class="mw-redirect" title="8089">8089</a>, as well as simpler Intel-specific system chips,<sup id="cite_ref-8" class="reference"><a href="X86.html#cite_note-8">&#91;e&#93;</a></sup> was thereby described as an iAPX 86 <i>system</i>.<sup id="cite_ref-9" class="reference"><a href="X86.html#cite_note-9">&#91;4&#93;</a></sup><sup id="cite_ref-10" class="reference"><a href="X86.html#cite_note-10">&#91;f&#93;</a></sup> There were also terms <i>iRMX</i> (for operating systems), <i>iSBC</i> (for single-board computers), and <i>iSBX</i> (for multimodule boards based on the 8086-architecture)&#160;&#8211;&#32; all together under the heading <i>Microsystem 80</i>.<sup id="cite_ref-i286_11-0" class="reference"><a href="X86.html#cite_note-i286-11">&#91;5&#93;</a></sup><sup id="cite_ref-i86_12-0" class="reference"><a href="X86.html#cite_note-i86-12">&#91;6&#93;</a></sup>  However, this naming scheme was quite temporary, lasting for a few years during the early 1980s.<sup id="cite_ref-13" class="reference"><a href="X86.html#cite_note-13">&#91;g&#93;</a></sup>
</p><p>Although the 8086 was primarily developed for <a href="http://en.wikipedia.org/wiki/Embedded_systems" class="mw-redirect" title="Embedded systems">embedded systems</a> and small multi-user or single-user computers, largely as a response to the successful 8080-compatible <a href="http://en.wikipedia.org/wiki/Zilog_Z80" title="Zilog Z80">Zilog Z80</a>,<sup id="cite_ref-14" class="reference"><a href="X86.html#cite_note-14">&#91;7&#93;</a></sup> the x86 line soon grew in features and processing power. Today, x86 is ubiquitous in both stationary and portable personal computers, and is also used in <a href="http://en.wikipedia.org/wiki/Midrange_computer" title="Midrange computer">midrange computers</a>, <a href="Workstation.html" title="Workstation">workstations</a>, servers and most new <a href="http://en.wikipedia.org/wiki/Supercomputer" title="Supercomputer">supercomputer</a> <a href="http://en.wikipedia.org/wiki/Computer_cluster" title="Computer cluster">clusters</a> of the <a href="http://en.wikipedia.org/wiki/TOP500" title="TOP500">TOP500</a> list. A large amount of <a href="http://en.wikipedia.org/wiki/Computer_software" class="mw-redirect" title="Computer software">software</a>, including a large list of <a href="http://en.wikipedia.org/wiki/Category:X86_operating_systems" title="Category:X86 operating systems">x86 operating systems</a> are using x86-based hardware.
</p><p>Modern x86 is relatively uncommon in <a href="http://en.wikipedia.org/wiki/Embedded_systems" class="mw-redirect" title="Embedded systems">embedded systems</a>, however, and small <a href="http://en.wikipedia.org/wiki/Low-power_electronics" title="Low-power electronics">low power</a> applications (using tiny batteries) as well as low-cost microprocessor markets, such as <a href="http://en.wikipedia.org/wiki/Home_appliance" title="Home appliance">home appliances</a> and toys, lack any significant x86 presence.<sup id="cite_ref-15" class="reference"><a href="X86.html#cite_note-15">&#91;h&#93;</a></sup> Simple 8- and 16-bit based architectures are common here, although the x86-compatible <a href="http://en.wikipedia.org/wiki/VIA_C7" title="VIA C7">VIA C7</a>, <a href="http://en.wikipedia.org/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a>, <a href="Advanced_Micro_Devices.html" title="Advanced Micro Devices">AMD</a>'s <a href="http://en.wikipedia.org/wiki/Geode_(processor)" title="Geode (processor)">Geode</a>, <a href="http://en.wikipedia.org/wiki/Athlon_Neo" class="mw-redirect" title="Athlon Neo">Athlon Neo</a> and <a href="http://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Intel Atom</a> are examples of 32- and <a href="http://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a> designs used in some <i>relatively</i> low-power and low-cost segments.
</p><p>There have been several attempts, including by Intel itself, to end the market dominance of the "inelegant" x86 architecture designed directly from the first simple 8-bit microprocessors. Examples of this are the <a href="http://en.wikipedia.org/wiki/IAPX_432" class="mw-redirect" title="IAPX 432">iAPX 432</a> (a project originally named the "Intel 8800"<sup id="cite_ref-16" class="reference"><a href="X86.html#cite_note-16">&#91;8&#93;</a></sup>), the <a href="http://en.wikipedia.org/wiki/Intel_960" class="mw-redirect" title="Intel 960">Intel 960</a>, <a href="http://en.wikipedia.org/wiki/Intel_860" class="mw-redirect" title="Intel 860">Intel 860</a> and the Intel/Hewlett-Packard <a href="http://en.wikipedia.org/wiki/Itanium" title="Itanium">Itanium</a> architecture. However, the continuous refinement of x86 <a href="http://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">microarchitectures</a>, <a href="http://en.wikipedia.org/wiki/Electronic_circuit" title="Electronic circuit">circuitry</a> and <a href="http://en.wikipedia.org/wiki/Semiconductor_manufacturing" class="mw-redirect" title="Semiconductor manufacturing">semiconductor manufacturing</a> would make it hard to replace x86 in many segments. AMD's 64-bit extension of x86 (which Intel eventually responded to with a compatible design)<sup id="cite_ref-17" class="reference"><a href="X86.html#cite_note-17">&#91;9&#93;</a></sup> and the scalability of x86 chips in the form of modern multi-core CPUs, is underlining x86 as an example of how continuous refinement of established industry standards can resist the competition from completely new architectures.<sup id="cite_ref-18" class="reference"><a href="X86.html#cite_note-18">&#91;10&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Chronology">Chronology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=2" title="Edit section: Chronology">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="box-More_citations_needed plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="http://en.wikipedia.org/wiki/File:Question_book-new.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This article <b>needs additional citations for <a href="http://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=X86&amp;action=edit">improve this article</a> by <a href="http://en.wikipedia.org/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?as_eq=wikipedia&amp;q=%22X86%22">"X86"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?tbm=nws&amp;q=%22X86%22+-wikipedia">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?&amp;q=%22X86%22+site:news.google.com/newspapers&amp;source=newspapers">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?tbs=bks:1&amp;q=%22X86%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://scholar.google.com/scholar?q=%22X86%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22X86%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <small class="date-container"><i>(<span class="date">March 2020</span>)</i></small><small class="hide-when-compact"><i> (<a href="http://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<p>The table below lists processor models and model series implementing variations of the x86 <a href="http://en.wikipedia.org/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a>, in chronological order. Each line item is characterized by significantly improved or commercially successful processor <a href="http://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a> designs.
</p>
<table class="wikitable" style="text-align: center;font-size: 84%">
<caption>Chronology of x86 Processors
</caption>
<tbody><tr>
<th colspan="2" rowspan="2">Generation
</th>
<th rowspan="2">Introduction
</th>
<th rowspan="2">Prominent CPU models
</th>
<th colspan="3"><a href="http://en.wikipedia.org/wiki/Address_space" title="Address space">Address space</a>
</th>
<th rowspan="2">Notable features
</th></tr>
<tr>
<th><a href="http://en.wikipedia.org/wiki/Linear_address_space" class="mw-redirect" title="Linear address space">Linear</a>
</th>
<th><a href="http://en.wikipedia.org/wiki/Virtual_address_space" title="Virtual address space">Virtual</a>
</th>
<th><a href="http://en.wikipedia.org/wiki/Physical_address" title="Physical address">Physical</a>
</th></tr>
<tr>
<td rowspan="16">x86</td>
<td rowspan="2"><b>1st</b></td>
<td>1978</td>
<td><a href="http://en.wikipedia.org/wiki/Intel_8086" title="Intel 8086">Intel 8086</a>, <a href="http://en.wikipedia.org/wiki/Intel_8088" title="Intel 8088">Intel 8088</a>(1979)</td>
<td rowspan="3" style="background: #FAECC8;">16-bit</td>
<td rowspan="2" style="background: #FAECC8;">NA</td>
<td rowspan="2" style="background: #FAECC8;">20-bit</td>
<td><a href="http://en.wikipedia.org/wiki/16-bit" class="mw-redirect" title="16-bit">16-bit</a> <a href="http://en.wikipedia.org/wiki/Instruction_set_architecture" title="Instruction set architecture">ISA</a>, <a href="http://en.wikipedia.org/wiki/IBM_PC" class="mw-redirect" title="IBM PC">IBM PC</a> (8088), <a href="http://en.wikipedia.org/wiki/IBM_PC/XT" class="mw-redirect" title="IBM PC/XT">IBM PC/XT</a> (8088)
</td></tr>
<tr>
<td rowspan="2">1982</td>
<td><a href="http://en.wikipedia.org/wiki/Intel_80186" title="Intel 80186">Intel 80186</a>, <a href="http://en.wikipedia.org/wiki/Intel_80188" title="Intel 80188">Intel 80188</a><br /><a href="http://en.wikipedia.org/wiki/NEC_V20" title="NEC V20">NEC V20</a>/V30(1983)</td>
<td>8086-2 ISA, embedded (80186/80188)
</td></tr>
<tr>
<td><b>2nd</b></td>
<td><a href="http://en.wikipedia.org/wiki/Intel_80286" title="Intel 80286">Intel 80286</a> and clones</td>
<td style="background: #FAECC8;">30-bit</td>
<td style="background: #FAECC8;">24-bit</td>
<td><a href="http://en.wikipedia.org/wiki/Protected_mode" title="Protected mode">protected mode</a>, <a href="http://en.wikipedia.org/wiki/IBM_PC_XT" class="mw-redirect" title="IBM PC XT">IBM PC XT 286</a>, <a href="http://en.wikipedia.org/wiki/IBM_PC_AT" class="mw-redirect" title="IBM PC AT">IBM PC AT</a>
</td></tr>
<tr>
<td><b>3rd</b> (<a href="http://en.wikipedia.org/wiki/IA-32" title="IA-32">IA-32</a>)</td>
<td>1985</td>
<td><a href="http://en.wikipedia.org/wiki/Intel_80386" title="Intel 80386">Intel 80386</a>, <a href="http://en.wikipedia.org/wiki/AMD_Am386" class="mw-redirect" title="AMD Am386">AMD Am386</a> (1991)</td>
<td rowspan="13" style="background: #CEE0F2;">32-bit</td>
<td rowspan="13" style="background: #CEE0F2;">46-bit</td>
<td rowspan="5" style="background: #CEE0F2;">32-bit</td>
<td><a href="http://en.wikipedia.org/wiki/32-bit" class="mw-redirect" title="32-bit">32-bit</a> <a href="http://en.wikipedia.org/wiki/Instruction_set_architecture" title="Instruction set architecture">ISA</a>, paging, IBM PS/2
</td></tr>
<tr>
<td><b>4th</b> (pipelining, cache)</td>
<td>1989</td>
<td><a href="http://en.wikipedia.org/wiki/Intel_80486" title="Intel 80486">Intel 80486</a><br /> <a href="http://en.wikipedia.org/wiki/Cyrix" title="Cyrix">Cyrix</a> Cx486<a href="http://en.wikipedia.org/wiki/Cyrix_Cx486SLC" title="Cyrix Cx486SLC">S</a>/<a href="http://en.wikipedia.org/wiki/Cyrix_Cx486DLC" title="Cyrix Cx486DLC">D</a>LC(1992)<br /> <a href="http://en.wikipedia.org/wiki/AMD_Am486" class="mw-redirect" title="AMD Am486">AMD Am486</a>(1993)/<a href="http://en.wikipedia.org/wiki/AMD_Am5x86" class="mw-redirect" title="AMD Am5x86">Am5x86</a>(1995)</td>
<td><a href="http://en.wikipedia.org/wiki/Pipelining" class="mw-redirect" title="Pipelining">pipelining</a>, on-die <a href="http://en.wikipedia.org/wiki/X87" title="X87">x87</a> <a href="http://en.wikipedia.org/wiki/Floating_point_unit" class="mw-redirect" title="Floating point unit">FPU</a> (486DX), on-die <a href="http://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">cache</a>
</td></tr>
<tr>
<td rowspan="3"><b>5th</b><br />(<a href="http://en.wikipedia.org/wiki/Superscalar" class="mw-redirect" title="Superscalar">Superscalar</a>)</td>
<td>1993</td>
<td>Intel <a href="http://en.wikipedia.org/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">Pentium</a>, <a href="http://en.wikipedia.org/wiki/Pentium_MMX" class="mw-redirect" title="Pentium MMX">Pentium MMX</a>(1996)</td>
<td><a href="http://en.wikipedia.org/wiki/Superscalar" class="mw-redirect" title="Superscalar">Superscalar</a>, <a href="http://en.wikipedia.org/wiki/64-bit" class="mw-redirect" title="64-bit">64-bit</a> <a href="http://en.wikipedia.org/wiki/Bus_(computing)" title="Bus (computing)">databus</a>, faster FPU, <a href="http://en.wikipedia.org/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a> (Pentium MMX), <a href="http://en.wikipedia.org/wiki/Advanced_Programmable_Interrupt_Controller" title="Advanced Programmable Interrupt Controller">APIC</a>, <a href="http://en.wikipedia.org/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">SMP</a>
</td></tr>
<tr>
<td>1994</td>
<td><a href="http://en.wikipedia.org/wiki/NexGen" title="NexGen">NexGen</a> <a href="http://en.wikipedia.org/w/index.php?title=NexGen_Nx586&amp;action=edit&amp;redlink=1" class="new" title="NexGen Nx586 (page does not exist)">Nx586</a> <br />AMD <a href="http://en.wikipedia.org/wiki/AMD_K5" title="AMD K5">5k86</a>/<a href="http://en.wikipedia.org/wiki/AMD_K5" title="AMD K5">K5</a> (1996)</td>
<td>Discrete microarchitecture (µ-op translation)
</td></tr>
<tr>
<td>1995</td>
<td><a href="http://en.wikipedia.org/wiki/Cyrix_Cx5x86" title="Cyrix Cx5x86">Cyrix Cx5x86</a><br /><a href="http://en.wikipedia.org/wiki/Cyrix_6x86" title="Cyrix 6x86">Cyrix 6x86</a>/MX(1997)/<a href="http://en.wikipedia.org/wiki/Cyrix_MII" class="mw-redirect" title="Cyrix MII">MII</a>(1998)</td>
<td><a href="http://en.wikipedia.org/wiki/Dynamic_execution" class="mw-redirect" title="Dynamic execution">dynamic execution</a>
</td></tr>
<tr>
<td rowspan="3"><b>6th</b><br /> (<a href="http://en.wikipedia.org/wiki/Physical_Address_Extension" title="Physical Address Extension">PAE</a>, µ-op translation)</td>
<td>1995</td>
<td>Intel <a href="http://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a></td>
<td rowspan="2" style="background: #CEE0F2;">36-bit (<a href="http://en.wikipedia.org/wiki/Physical_Address_Extension" title="Physical Address Extension">PAE</a>)</td>
<td>µ-op translation, conditional move instructions, <a href="http://en.wikipedia.org/wiki/Dynamic_execution" class="mw-redirect" title="Dynamic execution">dynamic execution</a>, <a href="http://en.wikipedia.org/wiki/Speculative_execution" title="Speculative execution">speculative execution</a>, 3-way x86 superscalar, superscalar FPU, <a href="http://en.wikipedia.org/wiki/Physical_Address_Extension" title="Physical Address Extension">PAE</a>, on-chip <a href="http://en.wikipedia.org/wiki/L2_cache" class="mw-redirect" title="L2 cache">L2 cache</a>
</td></tr>
<tr>
<td>1997</td>
<td>Intel <a href="http://en.wikipedia.org/wiki/Pentium_II" title="Pentium II">Pentium II</a>, <a href="http://en.wikipedia.org/wiki/Pentium_III" title="Pentium III">Pentium III</a> (1999)<br /><a href="http://en.wikipedia.org/wiki/Celeron" title="Celeron">Celeron</a>(1998), <a href="http://en.wikipedia.org/wiki/Xeon" title="Xeon">Xeon</a>(1998)</td>
<td>on-package (Pentium II) or on-die (Celeron) L2 Cache, <a href="http://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a> (Pentium III), <a href="http://en.wikipedia.org/w/index.php?title=SLOT_1&amp;action=edit&amp;redlink=1" class="new" title="SLOT 1 (page does not exist)">SLOT 1</a>, <a href="http://en.wikipedia.org/wiki/Socket_370" title="Socket 370">Socket 370</a> or <a href="http://en.wikipedia.org/w/index.php?title=SLOT_2&amp;action=edit&amp;redlink=1" class="new" title="SLOT 2 (page does not exist)">SLOT 2</a> (Xeon)
</td></tr>
<tr>
<td>1997</td>
<td><a href="http://en.wikipedia.org/wiki/AMD_K6" title="AMD K6">AMD K6</a>/<a href="http://en.wikipedia.org/wiki/AMD_K6-2" title="AMD K6-2">K6-2</a>(1998)/<a href="http://en.wikipedia.org/wiki/AMD_K6-III" title="AMD K6-III">K6-III</a>(1999)</td>
<td style="background: #CEE0F2;">32-bit</td>
<td><a href="http://en.wikipedia.org/wiki/3DNow!" title="3DNow!">3DNow!</a>, 3-level cache system (K6-III)
</td></tr>
<tr>
<td rowspan="5">Enhanced Platform</td>
<td>1999</td>
<td>AMD <a href="http://en.wikipedia.org/wiki/Athlon" title="Athlon">Athlon</a>, <a href="http://en.wikipedia.org/wiki/Athlon_XP" class="mw-redirect" title="Athlon XP">Athlon XP</a>/<a href="http://en.wikipedia.org/wiki/Athlon_MP" class="mw-redirect" title="Athlon MP">MP</a>(2001)<br /><a href="http://en.wikipedia.org/wiki/Duron" title="Duron">Duron</a>(2000), <a href="http://en.wikipedia.org/wiki/Sempron" title="Sempron">Sempron</a>(2004)</td>
<td style="background: #CEE0F2;">36-bit</td>
<td>MMX+, 3DNow!+, double-pumped bus, <a href="http://en.wikipedia.org/wiki/Slot_A" title="Slot A">Slot A</a> or <a href="http://en.wikipedia.org/wiki/Socket_A" title="Socket A">Socket A</a>
</td></tr>
<tr>
<td rowspan="2">2000</td>
<td><a href="http://en.wikipedia.org/wiki/Transmeta_Crusoe" title="Transmeta Crusoe">Transmeta Crusoe</a></td>
<td style="background: #CEE0F2;">32-bit</td>
<td><a href="http://en.wikipedia.org/wiki/Code_Morphing_Software" class="mw-redirect" title="Code Morphing Software">CMS</a> powered x86 platform processor, <a href="http://en.wikipedia.org/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>-128 core, on-die memory controller, on-die PCI bridge logic
</td></tr>
<tr>
<td>Intel <a href="http://en.wikipedia.org/wiki/Pentium_4" title="Pentium 4">Pentium 4</a></td>
<td rowspan="3" style="background: #CEE0F2;">36-bit</td>
<td><a href="http://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a>, <a href="http://en.wikipedia.org/wiki/Hyper-Threading" class="mw-redirect" title="Hyper-Threading">HTT</a> (Northwood), NetBurst, quad-pumped bus, Trace Cache, <a href="http://en.wikipedia.org/wiki/Socket_478" title="Socket 478">Socket 478</a>
</td></tr>
<tr>
<td rowspan="2">2003</td>
<td>Intel <a href="http://en.wikipedia.org/wiki/Pentium_M" title="Pentium M">Pentium M</a><br /> <a href="http://en.wikipedia.org/wiki/Intel_Core#Enhanced_Pentium_M" title="Intel Core">Intel Core</a> (2006), <a href="http://en.wikipedia.org/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a> (2007)</td>
<td><a href="http://en.wikipedia.org/wiki/Micro-op_fusion" class="mw-redirect" title="Micro-op fusion">µ-op fusion</a>, <a href="http://en.wikipedia.org/wiki/XD_bit" class="mw-redirect" title="XD bit">XD bit</a> (Dothan) (Intel Core "Yonah")
</td></tr>
<tr>
<td><a href="http://en.wikipedia.org/wiki/Transmeta_Efficeon" title="Transmeta Efficeon">Transmeta Efficeon</a></td>
<td><a href="http://en.wikipedia.org/wiki/Code_Morphing_Software" class="mw-redirect" title="Code Morphing Software">CMS</a> 6.0.4, <a href="http://en.wikipedia.org/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>-256, <a href="http://en.wikipedia.org/wiki/NX_bit" title="NX bit">NX bit</a>,  <a href="http://en.wikipedia.org/wiki/Hyper_Transport" class="mw-redirect" title="Hyper Transport">HT</a>
</td></tr>
<tr>
<td style="background: #ececec; color: grey; vertical-align: middle; font-size: smaller;"><a href="http://en.wikipedia.org/wiki/IA-64" title="IA-64">IA-64</a></td>
<td style="background: #ececec; color: grey; vertical-align: middle; font-size: smaller;">64-bit Transition <br />1999 ~ 2005</td>
<td>2001</td>
<td>Intel <a href="http://en.wikipedia.org/wiki/Itanium" title="Itanium">Itanium</a> (2001 ~ 2017)</td>
<td colspan="3" style="background: #ececec;">52-bit</td>
<td>64-bit <a href="http://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a> architecture, 128-bit VLIW instruction bundle, on-die hardware IA-32 H/W enabling x86 OSes &amp; x86 applications (early generations), software IA-32 EL enabling x86 applications (Itanium 2), Itanium register files are remapped to x86 registers
</td></tr>
<tr>
<td rowspan="25" style="background: #ececec; color: grey; vertical-align: middle; font-size: smaller;"><a href="http://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a></td>
<td rowspan="25" style="background: #ececec; color: grey; vertical-align: middle; font-size: smaller;">64-bit Extended<br />since 2001</td>
<td colspan="6" style="background: #ececec; color: grey; vertical-align: middle; font-size: smaller;">x86-64 is the 64-bit extended architecture of x86, its Legacy Mode preserves the entire and unaltered x86 architecture. The native architecture of x86-64 processors, residing in the 64-bit Mode, lacks of access mode in segmentation, presenting 64-bit architectural-permit linear address space, currently, only 48-bit of which is implemented; an adapted IA-32 architecture residing in the Compatibility Mode alongside 64-bit Mode is provided to support most x86 applications
</td></tr>
<tr>
<td>2003</td>
<td><a href="http://en.wikipedia.org/wiki/Athlon_64" title="Athlon 64">Athlon 64</a>/<a href="http://en.wikipedia.org/wiki/Athlon_64_FX" class="mw-redirect" title="Athlon 64 FX">FX</a>/<a href="http://en.wikipedia.org/wiki/Athlon_64_X2" title="Athlon 64 X2">X2</a>(2005), <a href="http://en.wikipedia.org/wiki/Opteron" title="Opteron">Opteron</a><br /><a href="http://en.wikipedia.org/wiki/Sempron" title="Sempron">Sempron</a>(2004)/<a href="http://en.wikipedia.org/w/index.php?title=Sempron_X2&amp;action=edit&amp;redlink=1" class="new" title="Sempron X2 (page does not exist)">X2</a>(2008)<br /><a href="http://en.wikipedia.org/wiki/Turion_64" class="mw-redirect" title="Turion 64">Turion 64</a>(2005)/<a href="http://en.wikipedia.org/wiki/Turion_64_X2" class="mw-redirect" title="Turion 64 X2">X2</a>(2006)</td>
<td colspan="3" style="background: #ececec;">40-bit</td>
<td><a href="http://en.wikipedia.org/wiki/AMD64" class="mw-redirect" title="AMD64">AMD64</a> (except some Sempron processors presented as purely x86 processors), on-die memory controller, <a href="http://en.wikipedia.org/wiki/HyperTransport" title="HyperTransport">HyperTransport</a>, on-die dual-core (X2), <a href="http://en.wikipedia.org/wiki/AMD-V" class="mw-redirect" title="AMD-V">AMD-V</a> (Athlon 64 Orleans), <a href="http://en.wikipedia.org/wiki/Socket_754" title="Socket 754">Socket 754</a>/<a href="http://en.wikipedia.org/wiki/Socket_939" title="Socket 939">939</a>/<a href="http://en.wikipedia.org/wiki/Socket_940" title="Socket 940">940</a> or <a href="http://en.wikipedia.org/wiki/Socket_AM2" title="Socket AM2">AM2</a>
</td></tr>
<tr>
<td>2004</td>
<td><a href="http://en.wikipedia.org/wiki/Pentium4#Prescott" class="mw-redirect" title="Pentium4">Pentium 4</a> (Prescott)<br /><a href="http://en.wikipedia.org/wiki/Celeron_D" class="mw-redirect" title="Celeron D">Celeron D</a>, <a href="http://en.wikipedia.org/wiki/Pentium_D" title="Pentium D">Pentium D</a> (2005)</td>
<td rowspan="2" colspan="3" style="background: #ececec;">36-bit</td>
<td><a href="http://en.wikipedia.org/wiki/EM64T" class="mw-redirect" title="EM64T">EM64T</a> (enabled on selected models of Pentium 4 and Celeron D), <a href="http://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a>, 2nd gen. NetBurst pipelining, dual-core (on-die: Pentium D 8xx, on-chip: Pentium D 9xx), <a href="http://en.wikipedia.org/wiki/Intel_VT" class="mw-redirect" title="Intel VT">Intel VT</a>(Pentium 4 6x2), socket <a href="http://en.wikipedia.org/wiki/LGA_775" title="LGA 775">LGA 775</a>
</td></tr>
<tr>
<td>2006</td>
<td><a href="http://en.wikipedia.org/wiki/Intel_Core_2" title="Intel Core 2">Intel Core 2</a> <br /><a href="http://en.wikipedia.org/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a> (2007)<br /> <a href="http://en.wikipedia.org/wiki/Celeron_Dual-Core" class="mw-redirect" title="Celeron Dual-Core">Celeron Dual-Core</a> (2008)</td>
<td><a href="http://en.wikipedia.org/wiki/Intel_64" class="mw-redirect" title="Intel 64">Intel 64</a> (&lt;&lt;== EM64T), <a href="http://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a>(65nm), wide dynamic execution, µ-op fusion, macro-op fusion in 16-bit and 32-bit mode,<sup id="cite_ref-intel-optimization-for-macro-fusion_19-0" class="reference"><a href="X86.html#cite_note-intel-optimization-for-macro-fusion-19">&#91;11&#93;</a></sup><sup id="cite_ref-agner-fog-microarchitecture_20-0" class="reference"><a href="X86.html#cite_note-agner-fog-microarchitecture-20">&#91;12&#93;</a></sup> on-chip quad-core(Core 2 Quad), Smart Shared L2 Cache (Intel Core 2 "Merom")
</td></tr>
<tr>
<td>2007</td>
<td><a href="http://en.wikipedia.org/wiki/AMD_Phenom" title="AMD Phenom">AMD Phenom</a>/<a href="http://en.wikipedia.org/wiki/AMD_Phenom_II" class="mw-redirect" title="AMD Phenom II">II</a>(2008)<br /><a href="http://en.wikipedia.org/wiki/AMD_Athlon_II" class="mw-redirect" title="AMD Athlon II">Athlon II</a>(2009), <a href="http://en.wikipedia.org/w/index.php?title=Turion_II&amp;action=edit&amp;redlink=1" class="new" title="Turion II (page does not exist)">Turion II</a>(2009)</td>
<td colspan="3" style="background: #ececec;">48-bit</td>
<td>Monolithic quad-core(X4)/triple-core(X3), <a href="http://en.wikipedia.org/wiki/SSE4a" class="mw-redirect" title="SSE4a">SSE4a</a>, <a href="http://en.wikipedia.org/wiki/Rapid_Virtualization_Indexing" class="mw-redirect" title="Rapid Virtualization Indexing">Rapid Virtualization Indexing</a> (RVI), HyperTransport 3, <a href="http://en.wikipedia.org/wiki/AM2%2B" class="mw-redirect" title="AM2+">AM2+</a> or <a href="http://en.wikipedia.org/wiki/AM3" class="mw-redirect" title="AM3">AM3</a>
</td></tr>
<tr>
<td rowspan="4">2008</td>
<td><a href="http://en.wikipedia.org/wiki/Intel_Core_2" title="Intel Core 2">Intel Core 2</a> (45nm)</td>
<td rowspan="4" colspan="3" style="background: #ececec;">40-bit</td>
<td><a href="http://en.wikipedia.org/wiki/SSE4.1" class="mw-redirect" title="SSE4.1">SSE4.1</a>
</td></tr>
<tr>
<td><a href="http://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Intel Atom</a></td>
<td>netbook or low power smart device processor, P54C core reused
</td></tr>
<tr>
<td>Intel <a href="http://en.wikipedia.org/wiki/Core_i7" class="mw-redirect" title="Core i7">Core i7</a> <br /><a href="http://en.wikipedia.org/wiki/Core_i5" class="mw-redirect" title="Core i5">Core i5</a> (2009), <a href="http://en.wikipedia.org/wiki/Intel_Core_i3" class="mw-redirect" title="Intel Core i3">Core i3</a> (2010)</td>
<td>QuickPath, on-chip GMCH (<a href="http://en.wikipedia.org/wiki/Clarkdale_(microprocessor)" title="Clarkdale (microprocessor)">Clarkdale</a>), <a href="http://en.wikipedia.org/wiki/SSE4" title="SSE4">SSE4.2</a>, <a href="http://en.wikipedia.org/wiki/Second_Level_Address_Translation#Extended_Page_Tables" title="Second Level Address Translation">Extended Page Tables</a> (EPT) for virtualization, macro-op fusion in 64-bit mode,<sup id="cite_ref-intel-optimization-for-macro-fusion_19-1" class="reference"><a href="X86.html#cite_note-intel-optimization-for-macro-fusion-19">&#91;11&#93;</a></sup><sup id="cite_ref-agner-fog-microarchitecture_20-1" class="reference"><a href="X86.html#cite_note-agner-fog-microarchitecture-20">&#91;12&#93;</a></sup> (Intel Xeon "Bloomfield" with Nehalem microarchitecture)
</td></tr>
<tr>
<td><a href="http://en.wikipedia.org/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a></td>
<td><a href="http://en.wikipedia.org/wiki/Hardware-based_encryption" title="Hardware-based encryption">hardware-based encryption</a>; adaptive <a href="http://en.wikipedia.org/wiki/Power_management" title="Power management">power management</a>
</td></tr>
<tr>
<td>2010</td>
<td><a href="http://en.wikipedia.org/wiki/Bulldozer_(microarchitecture)" title="Bulldozer (microarchitecture)"> AMD FX</a></td>
<td colspan="3" style="background: #ececec;">48-bit</td>
<td>octa-core, CMT(Clustered Multi-Thread), FMA, OpenCL, AM3+
</td></tr>
<tr>
<td rowspan="3">2011</td>
<td>AMD APU A and E Series (<a href="http://en.wikipedia.org/wiki/AMD_Fusion" class="mw-redirect" title="AMD Fusion">Llano</a>)</td>
<td colspan="3" style="background: #ececec;">40-bit</td>
<td>on-die GPGPU, PCI Express 2.0, <a href="http://en.wikipedia.org/wiki/Socket_FM1" title="Socket FM1">Socket FM1</a>
</td></tr>
<tr>
<td>AMD APU C, E and Z Series (<a href="http://en.wikipedia.org/wiki/Bobcat_(processor)" class="mw-redirect" title="Bobcat (processor)">Bobcat</a>)</td>
<td rowspan="2" colspan="3" style="background: #ececec;">36-bit</td>
<td>low power smart device APU
</td></tr>
<tr>
<td><a href="http://en.wikipedia.org/wiki/Intel_Core_i3" class="mw-redirect" title="Intel Core i3">Intel Core i3</a>, <a href="http://en.wikipedia.org/wiki/Core_i5" class="mw-redirect" title="Core i5">Core i5</a> and <a href="http://en.wikipedia.org/wiki/Core_i7" class="mw-redirect" title="Core i7">Core i7</a><br /> (<a href="http://en.wikipedia.org/wiki/Sandy_Bridge_(microarchitecture)" class="mw-redirect" title="Sandy Bridge (microarchitecture)">Sandy Bridge</a>/<a href="http://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a>)</td>
<td>Internal Ring connection, decoded µ-op cache, <a href="http://en.wikipedia.org/wiki/LGA_1155" title="LGA 1155">LGA 1155</a> socket.
</td></tr>
<tr>
<td rowspan="2">2012</td>
<td>AMD APU A Series (<a href="http://en.wikipedia.org/wiki/Bulldozer_(processor)" class="mw-redirect" title="Bulldozer (processor)">Bulldozer, Trinity</a> and later)</td>
<td colspan="3" style="background: #ececec;">48-bit</td>
<td><a href="http://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, Bulldozer based APU, <a href="http://en.wikipedia.org/wiki/Socket_FM2" title="Socket FM2">Socket FM2</a> or <a href="http://en.wikipedia.org/wiki/Socket_FM2%2B" title="Socket FM2+">Socket FM2+</a>
</td></tr>
<tr>
<td>Intel <a href="http://en.wikipedia.org/wiki/Xeon_Phi" title="Xeon Phi">Xeon Phi</a> (Knights Corner)</td>
<td colspan="3" style="background: #ececec; color: grey; vertical-align: middle; font-size: smaller;">48-bit</td>
<td>coprocessor OS powered PCI-E Card Formed coprocessor for XEON based system, Many Core Chip, In-order <a href="http://en.wikipedia.org/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">P54C</a>, very wide VPU (512-bit SSE), LRBni instructions (8× 64-bit)
</td></tr>
<tr>
<td rowspan="3">2013</td>
<td>AMD <a href="http://en.wikipedia.org/wiki/Jaguar_(microarchitecture)" title="Jaguar (microarchitecture)">Jaguar</a><br /> (Athlon, Sempron)</td>
<td colspan="3" style="background: #ececec;">48-bit</td>
<td><a href="http://en.wikipedia.org/wiki/System_on_a_chip" title="System on a chip">SoC</a>, game console and low power smart device processor
</td></tr>
<tr>
<td>Intel <a href="http://en.wikipedia.org/wiki/Silvermont" title="Silvermont">Silvermont</a><br />(Atom, Celeron, Pentium)</td>
<td colspan="3" style="background: #ececec;">36-bit</td>
<td><a href="http://en.wikipedia.org/wiki/System_on_a_chip" title="System on a chip">SoC</a>, low/ultra-low power smart device processor
</td></tr>
<tr>
<td><a href="http://en.wikipedia.org/wiki/Intel_Core_i3" class="mw-redirect" title="Intel Core i3">Intel Core i3</a>, <a href="http://en.wikipedia.org/wiki/Core_i5" class="mw-redirect" title="Core i5">Core i5</a> and <a href="http://en.wikipedia.org/wiki/Core_i7" class="mw-redirect" title="Core i7">Core i7</a> (<a href="http://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>/<a href="http://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>)</td>
<td rowspan="2" colspan="3" style="background: #ececec;">39-bit</td>
<td><a href="http://en.wikipedia.org/wiki/Advanced_Vector_Extensions_2" class="mw-redirect" title="Advanced Vector Extensions 2">AVX2</a>, <a href="http://en.wikipedia.org/wiki/FMA_instruction_set" title="FMA instruction set">FMA3</a>, <a href="http://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">TSX</a>, <a href="http://en.wikipedia.org/wiki/Bit_Manipulation_Instruction_Sets" title="Bit Manipulation Instruction Sets">BMI1, and BMI2</a> instructions, <a href="http://en.wikipedia.org/wiki/LGA_1150" title="LGA 1150">LGA 1150</a> socket
</td></tr>
<tr>
<td>2015</td>
<td>Intel <a href="http://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell-U</a><br /> (<a href="http://en.wikipedia.org/wiki/Intel_Core_i3" class="mw-redirect" title="Intel Core i3">Intel Core i3</a>, <a href="http://en.wikipedia.org/wiki/Core_i5" class="mw-redirect" title="Core i5">Core i5</a>, <a href="http://en.wikipedia.org/wiki/Core_i7" class="mw-redirect" title="Core i7">Core i7</a>, <a href="http://en.wikipedia.org/wiki/List_of_Intel_Core_M_microprocessors" title="List of Intel Core M microprocessors">Core M</a>, <a href="http://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a>, <a href="http://en.wikipedia.org/wiki/Celeron" title="Celeron">Celeron</a>)</td>
<td>SoC, on-chip Broadwell-U PCH-LP (Multi-chip module)
</td></tr>
<tr>
<td>2015/2016</td>
<td>Intel <a href="http://en.wikipedia.org/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a>/<a href="http://en.wikipedia.org/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a>/<a href="http://en.wikipedia.org/wiki/Cannon_Lake_(microarchitecture)" title="Cannon Lake (microarchitecture)">Cannon Lake</a> <br /> (<a href="http://en.wikipedia.org/wiki/Intel_Core_i3" class="mw-redirect" title="Intel Core i3">Intel Core i3</a>, <a href="http://en.wikipedia.org/wiki/Core_i5" class="mw-redirect" title="Core i5">Core i5</a>, <a href="http://en.wikipedia.org/wiki/Core_i7" class="mw-redirect" title="Core i7">Core i7</a>)</td>
<td colspan="3" style="background: #ececec;">46-bit</td>
<td>AVX-512 (restricted to Cannon Lake-U and workstation/server variants of Skylake)
</td></tr>
<tr>
<td>2016</td>
<td>Intel <a href="http://en.wikipedia.org/wiki/Xeon_Phi" title="Xeon Phi">Xeon Phi</a> (Knights Landing)</td>
<td colspan="3" style="background: #ececec">48-bit</td>
<td>Many-core CPU and coprocessor for Xeon systems, Airmont (Atom) core based
</td></tr>
<tr>
<td>2016</td>
<td>AMD Bristol Ridge<br /> (AMD (Pro) A6/A8/A10/A12)</td>
<td rowspan="4" colspan="3" style="background: #ececec;">48-bit</td>
<td>Integrated FCH on die, SoC, AM4 socket
</td></tr>
<tr>
<td>2017</td>
<td>AMD Ryzen Series/AMD Epyc Series</td>
<td>AMD's implementation of SMT, on-chip multiple dies.
</td></tr>
<tr>
<td>2017</td>
<td>Zhaoxin WuDaoKou (KX-5000, KH-20000)</td>
<td><a href="http://en.wikipedia.org/wiki/Zhaoxin" title="Zhaoxin">Zhaoxin</a>'s first brand new x86-64 architecture
</td></tr>
<tr>
<td>2018/2019</td>
<td>Intel Sunny Cove (Ice Lake-U and Y)</td>
<td>Intel's first implementation of AVX-512 for the consumer segment. Addition of Vector Neural Network Instructions
</td></tr>
<tr>
<td colspan="2" style="background: #ececec; color: grey; vertical-align: middle; font-size: smaller;">Software Emulation <br /> <a href="http://en.wikipedia.org/wiki/ARM_architecture" title="ARM architecture">ARM64</a></td>
<td>2017</td>
<td>Windows 10 on ARM64</td>
<td colspan="3"></td>
<td>Cooperation between Microsoft and Qualcomm bringing Windows 10 onto ARM64 platform with x86 applications supported by CHPE emulator starting from 1709 (16299.15)
</td></tr>
<tr>
<th colspan="2">Era
</th>
<th>Release
</th>
<th>CPU models
</th>
<th colspan="3">Physical Address Space
</th>
<th>New features
</th></tr></tbody></table>
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=3" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Other_manufacturers">Other manufacturers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=4" title="Edit section: Other manufacturers">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="http://en.wikipedia.org/wiki/File:Am386SXL-25cropped.jpg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/f/f5/Am386SXL-25cropped.jpg/220px-Am386SXL-25cropped.jpg" decoding="async" width="220" height="220" class="thumbimage" srcset="http://upload.wikimedia.org/wikipedia/commons/thumb/f/f5/Am386SXL-25cropped.jpg/330px-Am386SXL-25cropped.jpg 1.5x, http://upload.wikimedia.org/wikipedia/commons/thumb/f/f5/Am386SXL-25cropped.jpg/440px-Am386SXL-25cropped.jpg 2x" data-file-width="1440" data-file-height="1440" /></a>  <div class="thumbcaption"><div class="magnify"><a href="http://en.wikipedia.org/wiki/File:Am386SXL-25cropped.jpg" class="internal" title="Enlarge"></a></div><a href="http://en.wikipedia.org/wiki/Am386" title="Am386">Am386</a>, released by AMD in 1991</div></div></div>
<div role="note" class="hatnote navigation-not-searchable">Further information: <a href="http://en.wikipedia.org/wiki/List_of_former_IA-32_compatible_processor_manufacturers" title="List of former IA-32 compatible processor manufacturers">List of former IA-32 compatible processor manufacturers</a></div>
<p>At various times, companies such as <a href="IBM.html" title="IBM">IBM</a>, <a href="http://en.wikipedia.org/wiki/NEC" title="NEC">NEC</a>,<sup id="cite_ref-21" class="reference"><a href="X86.html#cite_note-21">&#91;i&#93;</a></sup> <a href="http://en.wikipedia.org/wiki/AMD" class="mw-redirect" title="AMD">AMD</a>, <a href="http://en.wikipedia.org/wiki/Texas_Instruments" title="Texas Instruments">TI</a>, <a href="http://en.wikipedia.org/wiki/STMicroelectronics" title="STMicroelectronics">STM</a>, <a href="http://en.wikipedia.org/wiki/Fujitsu" title="Fujitsu">Fujitsu</a>, <a href="http://en.wikipedia.org/wiki/Oki_Electric_Industry" class="mw-redirect" title="Oki Electric Industry">OKI</a>, <a href="http://en.wikipedia.org/wiki/Siemens_AG" class="mw-redirect" title="Siemens AG">Siemens</a>, <a href="http://en.wikipedia.org/wiki/Cyrix" title="Cyrix">Cyrix</a>, <a href="http://en.wikipedia.org/wiki/Intersil" title="Intersil">Intersil</a>, <a href="http://en.wikipedia.org/wiki/Chips_and_Technologies" title="Chips and Technologies">C&amp;T</a>, <a href="http://en.wikipedia.org/wiki/NexGen" title="NexGen">NexGen</a>, <a href="http://en.wikipedia.org/wiki/United_Microelectronics_Corporation" title="United Microelectronics Corporation">UMC</a>, and <a href="http://en.wikipedia.org/wiki/Vortex86" title="Vortex86">DM&amp;P</a> started to design or manufacture<sup id="cite_ref-22" class="reference"><a href="X86.html#cite_note-22">&#91;j&#93;</a></sup> x86 <a href="http://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">processors</a> (CPUs) intended for personal computers as well as embedded systems. Such x86 implementations are seldom simple copies but often employ different internal <a href="http://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">microarchitectures</a> as well as different solutions at the electronic and physical levels. Quite naturally, early compatible microprocessors were 16-bit, while 32-bit designs were developed much later. For the <a href="http://en.wikipedia.org/wiki/Personal_computer" title="Personal computer">personal computer</a> market, real quantities started to appear around 1990 with <a href="http://en.wikipedia.org/wiki/I386" class="mw-redirect" title="I386">i386</a> and <a href="http://en.wikipedia.org/wiki/I486" class="mw-redirect" title="I486">i486</a> compatible processors, often named similarly to Intel's original chips. Other companies, which designed or manufactured x86 or <a href="http://en.wikipedia.org/wiki/X87" title="X87">x87</a> processors, include <a href="http://en.wikipedia.org/wiki/ITT_Corporation" class="mw-redirect" title="ITT Corporation">ITT Corporation</a>, <a href="http://en.wikipedia.org/wiki/National_Semiconductor" title="National Semiconductor">National Semiconductor</a>, <a href="http://en.wikipedia.org/w/index.php?title=ULSI_System_Technology&amp;action=edit&amp;redlink=1" class="new" title="ULSI System Technology (page does not exist)">ULSI System Technology</a>, and <a href="http://en.wikipedia.org/wiki/Weitek" title="Weitek">Weitek</a>.
</p><p>Following the fully <a href="http://en.wikipedia.org/wiki/Pipelining" class="mw-redirect" title="Pipelining">pipelined</a> <a href="http://en.wikipedia.org/wiki/I486" class="mw-redirect" title="I486">i486</a>, <a href="http://en.wikipedia.org/wiki/Intel_Corporation" class="mw-redirect" title="Intel Corporation">Intel</a> introduced the <a href="http://en.wikipedia.org/wiki/Pentium_(brand)" class="mw-redirect" title="Pentium (brand)">Pentium</a> brand name (which, unlike numbers, could be <a href="http://en.wikipedia.org/wiki/Trademark" title="Trademark">trademarked</a>) for their new set of <a href="http://en.wikipedia.org/wiki/Superscalar" class="mw-redirect" title="Superscalar">superscalar</a> x86 designs. With the x86 naming scheme now legally cleared, other x86 vendors had to choose different names for their x86-compatible products, and initially some chose to continue with variations of the numbering scheme: <a href="IBM.html" title="IBM">IBM</a> partnered with <a href="http://en.wikipedia.org/wiki/Cyrix" title="Cyrix">Cyrix</a> to produce the <a href="http://en.wikipedia.org/wiki/Cyrix_Cx5x86" title="Cyrix Cx5x86">5x86</a> and then the very efficient <a href="http://en.wikipedia.org/wiki/6x86" class="mw-redirect" title="6x86">6x86</a> (M1) and <a href="http://en.wikipedia.org/wiki/6x86" class="mw-redirect" title="6x86">6x86</a>MX (<a href="http://en.wikipedia.org/wiki/Cyrix_6x86" title="Cyrix 6x86">MII</a>) lines of Cyrix designs, which were the first x86 microprocessors implementing <a href="http://en.wikipedia.org/wiki/Register_renaming" title="Register renaming">register renaming</a> to enable <a href="http://en.wikipedia.org/wiki/Speculative_execution" title="Speculative execution">speculative execution</a>. AMD meanwhile designed and manufactured the advanced but delayed <a href="http://en.wikipedia.org/wiki/5k86" class="mw-redirect" title="5k86">5k86</a> (<a href="http://en.wikipedia.org/wiki/AMD_K5" title="AMD K5">K5</a>), which, <i>internally</i>, was closely based on AMD's earlier <a href="http://en.wikipedia.org/wiki/29K" class="mw-redirect" title="29K">29K</a> <a href="http://en.wikipedia.org/wiki/RISC" class="mw-redirect" title="RISC">RISC</a> design; similar to <a href="http://en.wikipedia.org/wiki/NexGen" title="NexGen">NexGen</a>'s <a href="http://en.wikipedia.org/wiki/Nx586" class="mw-redirect" title="Nx586">Nx586</a>, it used a strategy such that dedicated pipeline stages decode x86 instructions into uniform and easily handled <a href="http://en.wikipedia.org/wiki/Micro-operation" title="Micro-operation">micro-operations</a>, a method that has remained the basis for most x86 designs to this day.
</p><p>Some early versions of these microprocessors had heat dissipation problems. The 6x86 was also affected by a few minor compatibility problems, the <a href="http://en.wikipedia.org/wiki/Nx586" class="mw-redirect" title="Nx586">Nx586</a> lacked a <a href="http://en.wikipedia.org/wiki/Floating_point_unit" class="mw-redirect" title="Floating point unit">floating point unit</a> (FPU) and (the then crucial) pin-compatibility, while the <a href="http://en.wikipedia.org/wiki/AMD_K5" title="AMD K5">K5</a> had somewhat disappointing performance when it was (eventually) introduced. Customer ignorance of alternatives to the Pentium series further contributed to these designs being comparatively unsuccessful, despite the fact that the <a href="http://en.wikipedia.org/wiki/AMD_K5" title="AMD K5">K5</a> had very good Pentium compatibility and the <a href="http://en.wikipedia.org/wiki/6x86" class="mw-redirect" title="6x86">6x86</a> was significantly faster than the Pentium on integer code.<sup id="cite_ref-23" class="reference"><a href="X86.html#cite_note-23">&#91;k&#93;</a></sup> <a href="http://en.wikipedia.org/wiki/AMD" class="mw-redirect" title="AMD">AMD</a> later managed to establish itself as a serious contender with the <a href="http://en.wikipedia.org/wiki/AMD_K6" title="AMD K6">K6</a> set of processors, which gave way to the very successful <a href="http://en.wikipedia.org/wiki/Athlon" title="Athlon">Athlon</a> and <a href="http://en.wikipedia.org/wiki/Opteron" title="Opteron">Opteron</a>. There were also other contenders, such as <a href="http://en.wikipedia.org/wiki/Centaur_Technology" title="Centaur Technology">Centaur Technology</a> (formerly <a href="http://en.wikipedia.org/wiki/Integrated_Device_Technology" title="Integrated Device Technology">IDT</a>), <a href="http://en.wikipedia.org/wiki/Rise_Technology" title="Rise Technology">Rise Technology</a>, and <a href="http://en.wikipedia.org/wiki/Transmeta" title="Transmeta">Transmeta</a>. <a href="http://en.wikipedia.org/wiki/VIA_Technologies" title="VIA Technologies">VIA Technologies</a>' energy efficient <a href="http://en.wikipedia.org/wiki/VIA_C3" title="VIA C3">C3</a> and <a href="http://en.wikipedia.org/wiki/VIA_C7" title="VIA C7">C7</a> processors, which were designed by the <a href="http://en.wikipedia.org/wiki/Centaur_Technology" title="Centaur Technology">Centaur</a> company, have been sold for many years. Centaur's newest design, the <a href="http://en.wikipedia.org/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a>, is their first processor with <a href="http://en.wikipedia.org/wiki/Superscalar" class="mw-redirect" title="Superscalar">superscalar</a> and <a href="http://en.wikipedia.org/wiki/Speculative_execution" title="Speculative execution">speculative execution</a>. It was introduced at about the same time as Intel's first "in-order" processor since the <a href="http://en.wikipedia.org/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">P5</a> <a href="http://en.wikipedia.org/wiki/Pentium_(brand)" class="mw-redirect" title="Pentium (brand)">Pentium</a>, the <a href="http://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Intel Atom</a>.
</p>
<h3><span class="mw-headline" id="Extensions_of_word_size">Extensions of word size</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=5" title="Edit section: Extensions of word size">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The <a href="http://en.wikipedia.org/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architecture</a> has twice been extended to a larger <a href="http://en.wikipedia.org/wiki/Word_(data_type)" class="mw-redirect" title="Word (data type)">word size</a>. In 1985, Intel released the 32-bit 80386 (later known as i386) which gradually replaced the earlier 16-bit chips in computers (although typically not in <a href="Embedded_system.html" title="Embedded system">embedded systems</a>) during the following years; this extended programming model was originally referred to as <i>the i386 architecture</i> (like its first implementation) but Intel later dubbed it <a href="http://en.wikipedia.org/wiki/IA-32" title="IA-32">IA-32</a> when introducing its (unrelated) <a href="http://en.wikipedia.org/wiki/IA-64" title="IA-64">IA-64</a> architecture.
</p><p>In 1999–2003, <a href="Advanced_Micro_Devices.html" title="Advanced Micro Devices">AMD</a> extended this 32-bit architecture to 64&#160;bits and referred to it as <a href="http://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a> in early documents and later as <a href="http://en.wikipedia.org/wiki/AMD64" class="mw-redirect" title="AMD64">AMD64</a>. Intel soon adopted AMD's architectural extensions under the name IA-32e, later using the name EM64T and finally using Intel 64. <a href="http://en.wikipedia.org/wiki/Microsoft" title="Microsoft">Microsoft</a> and <a href="http://en.wikipedia.org/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a>/<a href="http://en.wikipedia.org/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle</a> also use term "x64", while many <a href="http://en.wikipedia.org/wiki/Linux_distribution" title="Linux distribution">Linux distributions</a>, and the <a href="http://en.wikipedia.org/wiki/BSD" class="mw-redirect" title="BSD">BSDs</a> also use the "amd64" term. Microsoft Windows, for example, designates its 32-bit versions as "x86" and 64-bit versions as "x64", while installation files of 64-bit Windows versions are required to be placed into a directory called "AMD64".<sup id="cite_ref-24" class="reference"><a href="X86.html#cite_note-24">&#91;13&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Basic_properties_of_the_architecture">Basic properties of the architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=6" title="Edit section: Basic properties of the architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The x86 architecture is a variable instruction length, primarily "<a href="http://en.wikipedia.org/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a>" design with emphasis on <a href="http://en.wikipedia.org/wiki/Backward_compatibility" title="Backward compatibility">backward compatibility</a>. The instruction set is not typical CISC, however, but basically an extended version of the simple eight-bit <a href="http://en.wikipedia.org/wiki/Intel_8008" title="Intel 8008">8008</a> and <a href="http://en.wikipedia.org/wiki/Intel_8080" title="Intel 8080">8080</a> architectures. Byte-addressing is enabled and words are stored in memory with <a href="http://en.wikipedia.org/wiki/Endianness" title="Endianness">little-endian</a> byte order. Memory access to unaligned addresses is allowed for all valid word sizes. The largest native size for <a href="http://en.wikipedia.org/wiki/Integer_(computing)" class="mw-redirect" title="Integer (computing)">integer</a> <i>arithmetic</i> and memory addresses (or <a href="http://en.wikipedia.org/wiki/Offset_(computer_science)" title="Offset (computer science)">offsets</a>) is 16, 32 or 64&#160;bits depending on architecture generation (newer processors include direct support for smaller integers as well). Multiple scalar values can be handled simultaneously via the SIMD unit present in later generations, as described below.<sup id="cite_ref-25" class="reference"><a href="X86.html#cite_note-25">&#91;l&#93;</a></sup> Immediate addressing offsets and immediate data may be expressed as 8-bit quantities for the frequently occurring cases or contexts where a -128..127 range is enough. Typical instructions are therefore 2 or 3 bytes in length (although some are much longer, and some are single-byte).
</p><p>To further conserve encoding space, most registers are expressed in <a href="http://en.wikipedia.org/wiki/Opcode" title="Opcode">opcodes</a> using three or four bits, the latter via an opcode prefix in 64-bit mode, while at most one operand to an instruction can be a memory location.<sup id="cite_ref-26" class="reference"><a href="X86.html#cite_note-26">&#91;m&#93;</a></sup> However, this memory operand may also be the <i>destination</i> (or a combined source <i>and</i> destination), while the other operand, the <i>source</i>, can be either <i>register</i> or <i>immediate</i>. Among other factors, this contributes to a code size that rivals eight-bit machines and enables efficient use of instruction cache memory. The relatively small number of general registers (also inherited from its 8-bit ancestors) has made register-relative addressing (using small immediate offsets) an important method of accessing operands, especially on the stack. Much work has therefore been invested in making such accesses as fast as register accesses--i.e., a one cycle instruction throughput, in most circumstances where the accessed data is available in the top-level cache.
</p>
<h3><span class="mw-headline" id="Floating_point_and_SIMD">Floating point and SIMD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=7" title="Edit section: Floating point and SIMD">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A dedicated <a href="http://en.wikipedia.org/wiki/Floating_point_processor" class="mw-redirect" title="Floating point processor">floating point processor</a> with 80-bit internal registers, the <a href="http://en.wikipedia.org/wiki/Intel_8087" title="Intel 8087">8087</a>, was developed for the original <a href="http://en.wikipedia.org/wiki/8086" class="mw-redirect" title="8086">8086</a>. This microprocessor subsequently developed into the extended <a href="http://en.wikipedia.org/wiki/80387" class="mw-redirect" title="80387">80387</a>, and later processors incorporated a <a href="http://en.wikipedia.org/wiki/Backward_compatible" class="mw-redirect" title="Backward compatible">backward compatible</a> version of this functionality on the same microprocessor as the main processor.  In addition to this, modern x86 designs also contain a <a href="http://en.wikipedia.org/wiki/SIMD" title="SIMD">SIMD</a>-unit (see <a href="http://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a> below) where instructions can work in parallel on (one or two) 128-bit words, each containing two or four <a href="http://en.wikipedia.org/wiki/Floating_point_number" class="mw-redirect" title="Floating point number">floating point numbers</a> (each 64 or 32&#160;bits wide respectively), or alternatively, 2, 4, 8 or 16 integers (each 64, 32, 16 or 8&#160;bits wide respectively).
</p><p>The presence of wide SIMD registers means that existing x86 processors can load or store up to 128&#160;bits of memory data in a single instruction and also perform bitwise operations (although not integer arithmetic<sup id="cite_ref-27" class="reference"><a href="X86.html#cite_note-27">&#91;n&#93;</a></sup>) on full 128-bits quantities in parallel. Intel's <a href="http://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a> processors added the <a href="http://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">Advanced Vector Extensions</a> (AVX) instructions, widening the SIMD registers to 256 bits. The Intel Initial Many Core Instructions implemented by the Knights Corner <a href="http://en.wikipedia.org/wiki/Xeon_Phi" title="Xeon Phi">Xeon Phi</a> processors, and the <a href="http://en.wikipedia.org/wiki/AVX-512" title="AVX-512">AVX-512</a> instructions implemented by the Knights Landing Xeon Phi processors and by <a href="http://en.wikipedia.org/wiki/Skylake_(microarchitecture)#High-end_desktop_processors_(Skylake-X)" title="Skylake (microarchitecture)">Skylake-X</a> processors, use 512-bit wide SIMD registers.
</p>
<h2><span class="mw-headline" id="Current_implementations">Current implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=8" title="Edit section: Current implementations">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>During <a href="http://en.wikipedia.org/wiki/Execution_(computers)" class="mw-redirect" title="Execution (computers)">execution</a>, current x86 processors employ a few extra decoding steps to split most instructions into smaller pieces called micro-operations. These are then handed to a <a href="http://en.wikipedia.org/wiki/Control_unit" title="Control unit">control unit</a> that buffers and schedules them in compliance with x86-semantics so that they can be executed, partly in parallel, by one of several (more or less specialized) <a href="http://en.wikipedia.org/wiki/Execution_units" class="mw-redirect" title="Execution units">execution units</a>. These modern x86 designs are thus <a href="http://en.wikipedia.org/wiki/Instruction_pipelining" title="Instruction pipelining">pipelined</a>, <a href="http://en.wikipedia.org/wiki/Superscalar" class="mw-redirect" title="Superscalar">superscalar</a>, and also capable of <a href="http://en.wikipedia.org/wiki/Out-of-order_execution" title="Out-of-order execution">out of order</a> and <a href="http://en.wikipedia.org/wiki/Speculative_execution" title="Speculative execution">speculative execution</a> (via <a href="http://en.wikipedia.org/wiki/Branch_prediction" class="mw-redirect" title="Branch prediction">branch prediction</a>, <a href="http://en.wikipedia.org/wiki/Register_renaming" title="Register renaming">register renaming</a>, and <a href="http://en.wikipedia.org/wiki/Memory_dependence_prediction" title="Memory dependence prediction">memory dependence prediction</a>), which means they may execute multiple (partial or complete) x86 instructions simultaneously, and not necessarily in the same order as given in the instruction stream.<sup id="cite_ref-28" class="reference"><a href="X86.html#cite_note-28">&#91;14&#93;</a></sup>
Intel's and AMD's (starting from <a href="http://en.wikipedia.org/wiki/AMD_Zen" title="AMD Zen">AMD Zen</a>) CPUs are also capable of <a href="http://en.wikipedia.org/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">simultaneous multithreading</a> with two <a href="http://en.wikipedia.org/wiki/Thread_(computer_science)" class="mw-redirect" title="Thread (computer science)">threads</a> per <a href="http://en.wikipedia.org/wiki/Multi-core_processor" title="Multi-core processor">core</a> (<a href="http://en.wikipedia.org/wiki/Xeon_Phi" title="Xeon Phi">Xeon Phi</a> has four threads per core) and in case of Intel <a href="http://en.wikipedia.org/wiki/Transactional_memory" title="Transactional memory">transactional memory</a> (<a href="http://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">TSX</a>).
</p><p>When introduced, in the mid-1990s, this method was sometimes referred to as a "RISC core" or as "RISC translation", partly for marketing reasons, but also because these micro-operations share some properties with certain types of RISC instructions. However, <i>traditional</i> <a href="http://en.wikipedia.org/wiki/Microcode" title="Microcode">microcode</a> (used since the 1950s) also inherently shares many of the same properties; the new method differs mainly in that the translation to micro-operations now occurs asynchronously. Not having to synchronize the execution units with the decode steps opens up possibilities for more analysis of the (buffered) code stream, and therefore permits detection of operations that can be performed in parallel, simultaneously feeding more than one execution unit.
</p><p>The latest processors also do the opposite when appropriate; they combine certain x86 sequences (such as a compare followed by a conditional jump) into a more complex micro-op which fits the execution model better and thus can be executed faster or with fewer machine resources involved.
</p><p>Another way to try to improve performance is to cache the decoded micro-operations, so the processor can directly access the decoded micro-operations from a special cache, instead of decoding them again. Intel followed this approach with the Execution Trace Cache feature in their <a href="http://en.wikipedia.org/wiki/NetBurst_(microarchitecture)" title="NetBurst (microarchitecture)">NetBurst</a> microarchitecture (for Pentium 4 processors) and later in the Decoded Stream Buffer (for Core-branded processors since Sandy Bridge).<sup id="cite_ref-29" class="reference"><a href="X86.html#cite_note-29">&#91;15&#93;</a></sup>
</p><p><a href="http://en.wikipedia.org/wiki/Transmeta" title="Transmeta">Transmeta</a> used a completely different method in their <a href="http://en.wikipedia.org/wiki/Transmeta_Crusoe" title="Transmeta Crusoe">Crusoe</a> x86 compatible CPUs. They used <a href="http://en.wikipedia.org/wiki/Just-in-time_compilation" title="Just-in-time compilation">just-in-time</a> translation to convert x86 instructions to the CPU's native <a href="http://en.wikipedia.org/wiki/VLIW" class="mw-redirect" title="VLIW">VLIW</a> instruction set. Transmeta argued that their approach allows for more power efficient designs since the CPU can forgo the complicated decode step of more traditional x86 implementations.
</p>
<h2><span class="mw-headline" id="Segmentation">Segmentation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=9" title="Edit section: Segmentation">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="box-Unreferenced_section plainlinks metadata ambox ambox-content ambox-Unreferenced" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="http://en.wikipedia.org/wiki/File:Question_book-new.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>does not <a href="Wikipedia%253ACiting_sources.html" title="Wikipedia:Citing sources">cite</a> any <a href="http://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">sources</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=X86&amp;action=edit">improve this section</a> by <a href="http://en.wikipedia.org/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>. Unsourced material may be challenged and <a href="http://en.wikipedia.org/wiki/Wikipedia:Verifiability#Burden_of_evidence" title="Wikipedia:Verifiability">removed</a>.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?as_eq=wikipedia&amp;q=%22X86%22">"X86"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?tbm=nws&amp;q=%22X86%22+-wikipedia">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?&amp;q=%22X86%22+site:news.google.com/newspapers&amp;source=newspapers">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?tbs=bks:1&amp;q=%22X86%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://scholar.google.com/scholar?q=%22X86%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22X86%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <small class="date-container"><i>(<span class="date">February 2013</span>)</i></small><small class="hide-when-compact"><i> (<a href="http://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<div role="note" class="hatnote navigation-not-searchable">Further information: <a href="http://en.wikipedia.org/wiki/X86_memory_segmentation" title="X86 memory segmentation">x86 memory segmentation</a></div>
<p>Minicomputers during the late 1970s were running up against the 16-bit 64-<a href="http://en.wikipedia.org/wiki/Kilobyte" title="Kilobyte">KB</a> address limit, as memory had become cheaper. Some minicomputers like the <a href="http://en.wikipedia.org/wiki/PDP-11" title="PDP-11">PDP-11</a> used complex bank-switching schemes, or, in the case of Digital's <a href="http://en.wikipedia.org/wiki/VAX" title="VAX">VAX</a>, redesigned much more expensive processors which could directly handle 32-bit addressing and data. The original 8086, developed from the simple <a href="http://en.wikipedia.org/wiki/Intel_8080" title="Intel 8080">8080</a> microprocessor and primarily aiming at very small and inexpensive computers and other specialized devices, instead adopted simple segment registers which increased the memory address width by only 4&#160;bits. By multiplying a 64-KB address by 16, the 20-bit address could address a total of one <a href="http://en.wikipedia.org/wiki/Megabyte" title="Megabyte">megabyte</a> (1,048,576 bytes) which was quite a large amount for a small computer at the time.  The concept of segment registers was not new to many mainframes which used segment registers to swap quickly to different tasks. In practice, on the x86 it was (is) a much-criticized implementation which greatly complicated many common programming tasks and compilers. However, the architecture soon allowed <a href="http://en.wikipedia.org/wiki/Linear_addressing" class="mw-redirect" title="Linear addressing">linear</a> 32-bit addressing (starting with the 80386 in late 1985) but major actors (such as <a href="http://en.wikipedia.org/wiki/Microsoft" title="Microsoft">Microsoft</a>) took several years to convert their 16-bit based systems. The 80386 (and 80486) was therefore largely used as a fast (but still 16-bit based) 8086 for many years.
</p><p>Data and code could be managed within "near" 16-bit segments within 64&#160;KB portions of the total 1&#160;<a href="http://en.wikipedia.org/wiki/Megabyte" title="Megabyte">MB</a> address space, or a compiler could operate in a "far" mode using 32-bit <code>segment:offset</code> pairs reaching (only) 1&#160;MB. While that would also prove to be quite limiting by the mid-1980s, it was working for the emerging PC market, and made it very simple to translate software from the older <a href="http://en.wikipedia.org/wiki/Intel_8008" title="Intel 8008">8008</a>, <a href="http://en.wikipedia.org/wiki/Intel_8080" title="Intel 8080">8080</a>, <a href="http://en.wikipedia.org/wiki/Intel_8085" title="Intel 8085">8085</a>, and <a href="http://en.wikipedia.org/wiki/Z80" class="mw-redirect" title="Z80">Z80</a> to the newer processor. During 1985, the 16-bit segment addressing model was effectively factored out by the introduction of 32-bit offset registers, in the <a href="http://en.wikipedia.org/wiki/Intel_80386" title="Intel 80386">386</a> design.
</p><p>In <a href="http://en.wikipedia.org/wiki/Real_mode" title="Real mode">real mode</a>, segmentation is achieved by <a href="http://en.wikipedia.org/wiki/Bit_shift" class="mw-redirect" title="Bit shift">shifting</a> the segment address left by 4&#160;bits and adding an offset in order to receive a final 20-bit address. For example, if DS is A000h and SI is 5677h, DS:SI will point at the absolute address DS &#215; 10h + SI = A5677h. Thus the total address space in real mode is 2<sup>20</sup> bytes, or 1 <a href="http://en.wikipedia.org/wiki/Megabyte" title="Megabyte">MB</a>, quite an impressive figure for 1978. All memory addresses consist of both a segment and offset; every type of access (code, data, or stack) has a default segment register associated with it (for data the register is usually DS, for code it is CS, and for stack it is SS). For data accesses, the segment register can be explicitly specified (using a segment override prefix) to use any of the four segment registers.
</p><p>In this scheme, two different segment/offset pairs can point at a single absolute location. Thus, if DS is A111h and SI is 4567h, DS:SI will point at the same A5677h as above. This scheme makes it impossible to use more than four segments at once. CS and SS are vital for the correct functioning of the program, so that only DS and ES can be used to point to data segments outside the program (or, more precisely, outside the currently executing segment of the program) or the stack.
</p><p>In <a href="http://en.wikipedia.org/wiki/Protected_mode" title="Protected mode">protected mode</a>, introduced in the 80286, a segment register no longer contains the physical address of the beginning of a segment, but contain a "selector" that points to a system-level structure called a <i>segment descriptor</i>. A segment descriptor contains the physical address of the beginning of the segment, the length of the segment, and access permissions to that segment. The offset is checked against the length of the segment, with offsets referring to locations outside the segment causing an exception. Offsets referring to locations inside the segment are combined with the physical address of the beginning of the segment to get the physical address corresponding to that offset.
</p><p>The segmented nature can make programming and compiler design difficult because the use of near and far pointers affects performance.
</p>
<h2><span class="mw-headline" id="Addressing_modes">Addressing modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=10" title="Edit section: Addressing modes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="box-More_citations_needed_section plainlinks metadata ambox mbox-small-left ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><a href="http://en.wikipedia.org/wiki/File:Question_book-new.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></td><td class="mbox-text"><div class="mbox-text-span">This section <b>needs additional citations for <a href="http://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.  <small class="date-container"><i>(<span class="date">March 2014</span>)</i></small><small class="hide-when-compact"><i> (<a href="http://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<p><a href="http://en.wikipedia.org/wiki/Addressing_mode" title="Addressing mode">Addressing modes</a> for 16-bit x86 processors can be summarized by the formula:<sup id="cite_ref-30" class="reference"><a href="X86.html#cite_note-30">&#91;16&#93;</a></sup><sup id="cite_ref-31" class="reference"><a href="X86.html#cite_note-31">&#91;17&#93;</a></sup>
</p>
<dl><dd><span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML"  alttext="{\displaystyle {\begin{matrix}{\mathtt {CS}}:\\{\mathtt {DS}}:\\{\mathtt {SS}}:\\{\mathtt {ES}}:\end{matrix}}\ \ {\begin{pmatrix}\\{\begin{bmatrix}{\mathtt {BX}}\\{\mathtt {BP}}\end{bmatrix}}+{\begin{bmatrix}{\mathtt {SI}}\\{\mathtt {DI}}\end{bmatrix}}\\\\\end{pmatrix}}+{\rm {displacement}}}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mrow class="MJX-TeXAtom-ORD">
          <mtable rowspacing="4pt" columnspacing="1em">
            <mtr>
              <mtd>
                <mrow class="MJX-TeXAtom-ORD">
                  <mrow class="MJX-TeXAtom-ORD">
                    <mi mathvariant="monospace">C</mi>
                    <mi mathvariant="monospace">S</mi>
                  </mrow>
                </mrow>
                <mo>:</mo>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow class="MJX-TeXAtom-ORD">
                  <mrow class="MJX-TeXAtom-ORD">
                    <mi mathvariant="monospace">D</mi>
                    <mi mathvariant="monospace">S</mi>
                  </mrow>
                </mrow>
                <mo>:</mo>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow class="MJX-TeXAtom-ORD">
                  <mrow class="MJX-TeXAtom-ORD">
                    <mi mathvariant="monospace">S</mi>
                    <mi mathvariant="monospace">S</mi>
                  </mrow>
                </mrow>
                <mo>:</mo>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow class="MJX-TeXAtom-ORD">
                  <mrow class="MJX-TeXAtom-ORD">
                    <mi mathvariant="monospace">E</mi>
                    <mi mathvariant="monospace">S</mi>
                  </mrow>
                </mrow>
                <mo>:</mo>
              </mtd>
            </mtr>
          </mtable>
        </mrow>
        <mtext>&#xA0;</mtext>
        <mtext>&#xA0;</mtext>
        <mrow class="MJX-TeXAtom-ORD">
          <mrow>
            <mo>(</mo>
            <mtable rowspacing="4pt" columnspacing="1em">
              <mtr>
                <mtd />
              </mtr>
              <mtr>
                <mtd>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mrow>
                      <mo>[</mo>
                      <mtable rowspacing="4pt" columnspacing="1em">
                        <mtr>
                          <mtd>
                            <mrow class="MJX-TeXAtom-ORD">
                              <mrow class="MJX-TeXAtom-ORD">
                                <mi mathvariant="monospace">B</mi>
                                <mi mathvariant="monospace">X</mi>
                              </mrow>
                            </mrow>
                          </mtd>
                        </mtr>
                        <mtr>
                          <mtd>
                            <mrow class="MJX-TeXAtom-ORD">
                              <mrow class="MJX-TeXAtom-ORD">
                                <mi mathvariant="monospace">B</mi>
                                <mi mathvariant="monospace">P</mi>
                              </mrow>
                            </mrow>
                          </mtd>
                        </mtr>
                      </mtable>
                      <mo>]</mo>
                    </mrow>
                  </mrow>
                  <mo>+</mo>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mrow>
                      <mo>[</mo>
                      <mtable rowspacing="4pt" columnspacing="1em">
                        <mtr>
                          <mtd>
                            <mrow class="MJX-TeXAtom-ORD">
                              <mrow class="MJX-TeXAtom-ORD">
                                <mi mathvariant="monospace">S</mi>
                                <mi mathvariant="monospace">I</mi>
                              </mrow>
                            </mrow>
                          </mtd>
                        </mtr>
                        <mtr>
                          <mtd>
                            <mrow class="MJX-TeXAtom-ORD">
                              <mrow class="MJX-TeXAtom-ORD">
                                <mi mathvariant="monospace">D</mi>
                                <mi mathvariant="monospace">I</mi>
                              </mrow>
                            </mrow>
                          </mtd>
                        </mtr>
                      </mtable>
                      <mo>]</mo>
                    </mrow>
                  </mrow>
                </mtd>
              </mtr>
              <mtr>
                <mtd />
              </mtr>
            </mtable>
            <mo>)</mo>
          </mrow>
        </mrow>
        <mo>+</mo>
        <mrow class="MJX-TeXAtom-ORD">
          <mrow class="MJX-TeXAtom-ORD">
            <mi mathvariant="normal">d</mi>
            <mi mathvariant="normal">i</mi>
            <mi mathvariant="normal">s</mi>
            <mi mathvariant="normal">p</mi>
            <mi mathvariant="normal">l</mi>
            <mi mathvariant="normal">a</mi>
            <mi mathvariant="normal">c</mi>
            <mi mathvariant="normal">e</mi>
            <mi mathvariant="normal">m</mi>
            <mi mathvariant="normal">e</mi>
            <mi mathvariant="normal">n</mi>
            <mi mathvariant="normal">t</mi>
          </mrow>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle {\begin{matrix}{\mathtt {CS}}:\\{\mathtt {DS}}:\\{\mathtt {SS}}:\\{\mathtt {ES}}:\end{matrix}}\ \ {\begin{pmatrix}\\{\begin{bmatrix}{\mathtt {BX}}\\{\mathtt {BP}}\end{bmatrix}}+{\begin{bmatrix}{\mathtt {SI}}\\{\mathtt {DI}}\end{bmatrix}}\\\\\end{pmatrix}}+{\rm {displacement}}}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/405d0baf770d62b897802f29e1a682724d4db108" class="mwe-math-fallback-image-inline" aria-hidden="true" style="vertical-align: -5.671ex; width:40.628ex; height:12.509ex;" alt="{\displaystyle {\begin{matrix}{\mathtt {CS}}:\\{\mathtt {DS}}:\\{\mathtt {SS}}:\\{\mathtt {ES}}:\end{matrix}}\ \ {\begin{pmatrix}\\{\begin{bmatrix}{\mathtt {BX}}\\{\mathtt {BP}}\end{bmatrix}}+{\begin{bmatrix}{\mathtt {SI}}\\{\mathtt {DI}}\end{bmatrix}}\\\\\end{pmatrix}}+{\rm {displacement}}}"/></span></dd></dl>
<p>Addressing modes for 32-bit x86 processors,<sup id="cite_ref-32" class="reference"><a href="X86.html#cite_note-32">&#91;18&#93;</a></sup> and for 32-bit code on 64-bit x86 processors, can be summarized by the formula:<sup id="cite_ref-addrmodes_33-0" class="reference"><a href="X86.html#cite_note-addrmodes-33">&#91;19&#93;</a></sup>
</p>
<dl><dd><span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML"  alttext="{\displaystyle {\begin{matrix}{\mathtt {CS}}:\\{\mathtt {DS}}:\\{\mathtt {SS}}:\\{\mathtt {ES}}:\\{\mathtt {FS}}:\\{\mathtt {GS}}:\end{matrix}}\ \ {\begin{bmatrix}{\mathtt {EAX}}\\{\mathtt {EBX}}\\{\mathtt {ECX}}\\{\mathtt {EDX}}\\{\mathtt {ESP}}\\{\mathtt {EBP}}\\{\mathtt {ESI}}\\{\mathtt {EDI}}\end{bmatrix}}+{\begin{pmatrix}\\{\begin{bmatrix}{\mathtt {EAX}}\\{\mathtt {EBX}}\\{\mathtt {ECX}}\\{\mathtt {EDX}}\\{\mathtt {EBP}}\\{\mathtt {ESI}}\\{\mathtt {EDI}}\end{bmatrix}}*{\begin{bmatrix}1\\2\\4\\8\end{bmatrix}}\\\\\end{pmatrix}}+{\rm {displacement}}}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mrow class="MJX-TeXAtom-ORD">
          <mtable rowspacing="4pt" columnspacing="1em">
            <mtr>
              <mtd>
                <mrow class="MJX-TeXAtom-ORD">
                  <mrow class="MJX-TeXAtom-ORD">
                    <mi mathvariant="monospace">C</mi>
                    <mi mathvariant="monospace">S</mi>
                  </mrow>
                </mrow>
                <mo>:</mo>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow class="MJX-TeXAtom-ORD">
                  <mrow class="MJX-TeXAtom-ORD">
                    <mi mathvariant="monospace">D</mi>
                    <mi mathvariant="monospace">S</mi>
                  </mrow>
                </mrow>
                <mo>:</mo>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow class="MJX-TeXAtom-ORD">
                  <mrow class="MJX-TeXAtom-ORD">
                    <mi mathvariant="monospace">S</mi>
                    <mi mathvariant="monospace">S</mi>
                  </mrow>
                </mrow>
                <mo>:</mo>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow class="MJX-TeXAtom-ORD">
                  <mrow class="MJX-TeXAtom-ORD">
                    <mi mathvariant="monospace">E</mi>
                    <mi mathvariant="monospace">S</mi>
                  </mrow>
                </mrow>
                <mo>:</mo>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow class="MJX-TeXAtom-ORD">
                  <mrow class="MJX-TeXAtom-ORD">
                    <mi mathvariant="monospace">F</mi>
                    <mi mathvariant="monospace">S</mi>
                  </mrow>
                </mrow>
                <mo>:</mo>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow class="MJX-TeXAtom-ORD">
                  <mrow class="MJX-TeXAtom-ORD">
                    <mi mathvariant="monospace">G</mi>
                    <mi mathvariant="monospace">S</mi>
                  </mrow>
                </mrow>
                <mo>:</mo>
              </mtd>
            </mtr>
          </mtable>
        </mrow>
        <mtext>&#xA0;</mtext>
        <mtext>&#xA0;</mtext>
        <mrow class="MJX-TeXAtom-ORD">
          <mrow>
            <mo>[</mo>
            <mtable rowspacing="4pt" columnspacing="1em">
              <mtr>
                <mtd>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mrow class="MJX-TeXAtom-ORD">
                      <mi mathvariant="monospace">E</mi>
                      <mi mathvariant="monospace">A</mi>
                      <mi mathvariant="monospace">X</mi>
                    </mrow>
                  </mrow>
                </mtd>
              </mtr>
              <mtr>
                <mtd>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mrow class="MJX-TeXAtom-ORD">
                      <mi mathvariant="monospace">E</mi>
                      <mi mathvariant="monospace">B</mi>
                      <mi mathvariant="monospace">X</mi>
                    </mrow>
                  </mrow>
                </mtd>
              </mtr>
              <mtr>
                <mtd>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mrow class="MJX-TeXAtom-ORD">
                      <mi mathvariant="monospace">E</mi>
                      <mi mathvariant="monospace">C</mi>
                      <mi mathvariant="monospace">X</mi>
                    </mrow>
                  </mrow>
                </mtd>
              </mtr>
              <mtr>
                <mtd>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mrow class="MJX-TeXAtom-ORD">
                      <mi mathvariant="monospace">E</mi>
                      <mi mathvariant="monospace">D</mi>
                      <mi mathvariant="monospace">X</mi>
                    </mrow>
                  </mrow>
                </mtd>
              </mtr>
              <mtr>
                <mtd>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mrow class="MJX-TeXAtom-ORD">
                      <mi mathvariant="monospace">E</mi>
                      <mi mathvariant="monospace">S</mi>
                      <mi mathvariant="monospace">P</mi>
                    </mrow>
                  </mrow>
                </mtd>
              </mtr>
              <mtr>
                <mtd>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mrow class="MJX-TeXAtom-ORD">
                      <mi mathvariant="monospace">E</mi>
                      <mi mathvariant="monospace">B</mi>
                      <mi mathvariant="monospace">P</mi>
                    </mrow>
                  </mrow>
                </mtd>
              </mtr>
              <mtr>
                <mtd>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mrow class="MJX-TeXAtom-ORD">
                      <mi mathvariant="monospace">E</mi>
                      <mi mathvariant="monospace">S</mi>
                      <mi mathvariant="monospace">I</mi>
                    </mrow>
                  </mrow>
                </mtd>
              </mtr>
              <mtr>
                <mtd>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mrow class="MJX-TeXAtom-ORD">
                      <mi mathvariant="monospace">E</mi>
                      <mi mathvariant="monospace">D</mi>
                      <mi mathvariant="monospace">I</mi>
                    </mrow>
                  </mrow>
                </mtd>
              </mtr>
            </mtable>
            <mo>]</mo>
          </mrow>
        </mrow>
        <mo>+</mo>
        <mrow class="MJX-TeXAtom-ORD">
          <mrow>
            <mo>(</mo>
            <mtable rowspacing="4pt" columnspacing="1em">
              <mtr>
                <mtd />
              </mtr>
              <mtr>
                <mtd>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mrow>
                      <mo>[</mo>
                      <mtable rowspacing="4pt" columnspacing="1em">
                        <mtr>
                          <mtd>
                            <mrow class="MJX-TeXAtom-ORD">
                              <mrow class="MJX-TeXAtom-ORD">
                                <mi mathvariant="monospace">E</mi>
                                <mi mathvariant="monospace">A</mi>
                                <mi mathvariant="monospace">X</mi>
                              </mrow>
                            </mrow>
                          </mtd>
                        </mtr>
                        <mtr>
                          <mtd>
                            <mrow class="MJX-TeXAtom-ORD">
                              <mrow class="MJX-TeXAtom-ORD">
                                <mi mathvariant="monospace">E</mi>
                                <mi mathvariant="monospace">B</mi>
                                <mi mathvariant="monospace">X</mi>
                              </mrow>
                            </mrow>
                          </mtd>
                        </mtr>
                        <mtr>
                          <mtd>
                            <mrow class="MJX-TeXAtom-ORD">
                              <mrow class="MJX-TeXAtom-ORD">
                                <mi mathvariant="monospace">E</mi>
                                <mi mathvariant="monospace">C</mi>
                                <mi mathvariant="monospace">X</mi>
                              </mrow>
                            </mrow>
                          </mtd>
                        </mtr>
                        <mtr>
                          <mtd>
                            <mrow class="MJX-TeXAtom-ORD">
                              <mrow class="MJX-TeXAtom-ORD">
                                <mi mathvariant="monospace">E</mi>
                                <mi mathvariant="monospace">D</mi>
                                <mi mathvariant="monospace">X</mi>
                              </mrow>
                            </mrow>
                          </mtd>
                        </mtr>
                        <mtr>
                          <mtd>
                            <mrow class="MJX-TeXAtom-ORD">
                              <mrow class="MJX-TeXAtom-ORD">
                                <mi mathvariant="monospace">E</mi>
                                <mi mathvariant="monospace">B</mi>
                                <mi mathvariant="monospace">P</mi>
                              </mrow>
                            </mrow>
                          </mtd>
                        </mtr>
                        <mtr>
                          <mtd>
                            <mrow class="MJX-TeXAtom-ORD">
                              <mrow class="MJX-TeXAtom-ORD">
                                <mi mathvariant="monospace">E</mi>
                                <mi mathvariant="monospace">S</mi>
                                <mi mathvariant="monospace">I</mi>
                              </mrow>
                            </mrow>
                          </mtd>
                        </mtr>
                        <mtr>
                          <mtd>
                            <mrow class="MJX-TeXAtom-ORD">
                              <mrow class="MJX-TeXAtom-ORD">
                                <mi mathvariant="monospace">E</mi>
                                <mi mathvariant="monospace">D</mi>
                                <mi mathvariant="monospace">I</mi>
                              </mrow>
                            </mrow>
                          </mtd>
                        </mtr>
                      </mtable>
                      <mo>]</mo>
                    </mrow>
                  </mrow>
                  <mo>&#x2217;<!-- ∗ --></mo>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mrow>
                      <mo>[</mo>
                      <mtable rowspacing="4pt" columnspacing="1em">
                        <mtr>
                          <mtd>
                            <mn>1</mn>
                          </mtd>
                        </mtr>
                        <mtr>
                          <mtd>
                            <mn>2</mn>
                          </mtd>
                        </mtr>
                        <mtr>
                          <mtd>
                            <mn>4</mn>
                          </mtd>
                        </mtr>
                        <mtr>
                          <mtd>
                            <mn>8</mn>
                          </mtd>
                        </mtr>
                      </mtable>
                      <mo>]</mo>
                    </mrow>
                  </mrow>
                </mtd>
              </mtr>
              <mtr>
                <mtd />
              </mtr>
            </mtable>
            <mo>)</mo>
          </mrow>
        </mrow>
        <mo>+</mo>
        <mrow class="MJX-TeXAtom-ORD">
          <mrow class="MJX-TeXAtom-ORD">
            <mi mathvariant="normal">d</mi>
            <mi mathvariant="normal">i</mi>
            <mi mathvariant="normal">s</mi>
            <mi mathvariant="normal">p</mi>
            <mi mathvariant="normal">l</mi>
            <mi mathvariant="normal">a</mi>
            <mi mathvariant="normal">c</mi>
            <mi mathvariant="normal">e</mi>
            <mi mathvariant="normal">m</mi>
            <mi mathvariant="normal">e</mi>
            <mi mathvariant="normal">n</mi>
            <mi mathvariant="normal">t</mi>
          </mrow>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle {\begin{matrix}{\mathtt {CS}}:\\{\mathtt {DS}}:\\{\mathtt {SS}}:\\{\mathtt {ES}}:\\{\mathtt {FS}}:\\{\mathtt {GS}}:\end{matrix}}\ \ {\begin{bmatrix}{\mathtt {EAX}}\\{\mathtt {EBX}}\\{\mathtt {ECX}}\\{\mathtt {EDX}}\\{\mathtt {ESP}}\\{\mathtt {EBP}}\\{\mathtt {ESI}}\\{\mathtt {EDI}}\end{bmatrix}}+{\begin{pmatrix}\\{\begin{bmatrix}{\mathtt {EAX}}\\{\mathtt {EBX}}\\{\mathtt {ECX}}\\{\mathtt {EDX}}\\{\mathtt {EBP}}\\{\mathtt {ESI}}\\{\mathtt {EDI}}\end{bmatrix}}*{\begin{bmatrix}1\\2\\4\\8\end{bmatrix}}\\\\\end{pmatrix}}+{\rm {displacement}}}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/a8f86b5ea0949d4bad74de4b167fcc9628515993" class="mwe-math-fallback-image-inline" aria-hidden="true" style="vertical-align: -13.838ex; width:51.569ex; height:28.843ex;" alt="{\displaystyle {\begin{matrix}{\mathtt {CS}}:\\{\mathtt {DS}}:\\{\mathtt {SS}}:\\{\mathtt {ES}}:\\{\mathtt {FS}}:\\{\mathtt {GS}}:\end{matrix}}\ \ {\begin{bmatrix}{\mathtt {EAX}}\\{\mathtt {EBX}}\\{\mathtt {ECX}}\\{\mathtt {EDX}}\\{\mathtt {ESP}}\\{\mathtt {EBP}}\\{\mathtt {ESI}}\\{\mathtt {EDI}}\end{bmatrix}}+{\begin{pmatrix}\\{\begin{bmatrix}{\mathtt {EAX}}\\{\mathtt {EBX}}\\{\mathtt {ECX}}\\{\mathtt {EDX}}\\{\mathtt {EBP}}\\{\mathtt {ESI}}\\{\mathtt {EDI}}\end{bmatrix}}*{\begin{bmatrix}1\\2\\4\\8\end{bmatrix}}\\\\\end{pmatrix}}+{\rm {displacement}}}"/></span></dd></dl>
<p>Addressing modes for 64-bit code on 64-bit x86 processors can be summarized by the formula:<sup id="cite_ref-addrmodes_33-1" class="reference"><a href="X86.html#cite_note-addrmodes-33">&#91;19&#93;</a></sup>
</p>
<dl><dd><span class="mwe-math-element"><span class="mwe-math-mathml-inline mwe-math-mathml-a11y" style="display: none;"><math xmlns="http://www.w3.org/1998/Math/MathML"  alttext="{\displaystyle {\begin{Bmatrix}\\{\begin{matrix}{\mathtt {FS}}:\\{\mathtt {GS}}:\end{matrix}}\ \ {\begin{bmatrix}\vdots \\{\mathtt {GPR}}\\\vdots \end{bmatrix}}+{\begin{pmatrix}\\{\begin{bmatrix}\vdots \\{\mathtt {GPR}}\\\vdots \\\end{bmatrix}}*{\begin{bmatrix}1\\2\\4\\8\end{bmatrix}}\\\\\end{pmatrix}}\\\\\hline \\{\begin{matrix}{\mathtt {RIP}}\end{matrix}}\\\\\end{Bmatrix}}+{\rm {displacement}}}">
  <semantics>
    <mrow class="MJX-TeXAtom-ORD">
      <mstyle displaystyle="true" scriptlevel="0">
        <mrow class="MJX-TeXAtom-ORD">
          <mrow>
            <mo>{</mo>
            <mtable rowspacing="4pt" columnspacing="1em" rowlines="none none solid none">
              <mtr>
                <mtd />
              </mtr>
              <mtr>
                <mtd>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mtable rowspacing="4pt" columnspacing="1em">
                      <mtr>
                        <mtd>
                          <mrow class="MJX-TeXAtom-ORD">
                            <mrow class="MJX-TeXAtom-ORD">
                              <mi mathvariant="monospace">F</mi>
                              <mi mathvariant="monospace">S</mi>
                            </mrow>
                          </mrow>
                          <mo>:</mo>
                        </mtd>
                      </mtr>
                      <mtr>
                        <mtd>
                          <mrow class="MJX-TeXAtom-ORD">
                            <mrow class="MJX-TeXAtom-ORD">
                              <mi mathvariant="monospace">G</mi>
                              <mi mathvariant="monospace">S</mi>
                            </mrow>
                          </mrow>
                          <mo>:</mo>
                        </mtd>
                      </mtr>
                    </mtable>
                  </mrow>
                  <mtext>&#xA0;</mtext>
                  <mtext>&#xA0;</mtext>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mrow>
                      <mo>[</mo>
                      <mtable rowspacing="4pt" columnspacing="1em">
                        <mtr>
                          <mtd>
                            <mo>&#x22EE;<!-- ⋮ --></mo>
                          </mtd>
                        </mtr>
                        <mtr>
                          <mtd>
                            <mrow class="MJX-TeXAtom-ORD">
                              <mrow class="MJX-TeXAtom-ORD">
                                <mi mathvariant="monospace">G</mi>
                                <mi mathvariant="monospace">P</mi>
                                <mi mathvariant="monospace">R</mi>
                              </mrow>
                            </mrow>
                          </mtd>
                        </mtr>
                        <mtr>
                          <mtd>
                            <mo>&#x22EE;<!-- ⋮ --></mo>
                          </mtd>
                        </mtr>
                      </mtable>
                      <mo>]</mo>
                    </mrow>
                  </mrow>
                  <mo>+</mo>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mrow>
                      <mo>(</mo>
                      <mtable rowspacing="4pt" columnspacing="1em">
                        <mtr>
                          <mtd />
                        </mtr>
                        <mtr>
                          <mtd>
                            <mrow class="MJX-TeXAtom-ORD">
                              <mrow>
                                <mo>[</mo>
                                <mtable rowspacing="4pt" columnspacing="1em">
                                  <mtr>
                                    <mtd>
                                      <mo>&#x22EE;<!-- ⋮ --></mo>
                                    </mtd>
                                  </mtr>
                                  <mtr>
                                    <mtd>
                                      <mrow class="MJX-TeXAtom-ORD">
                                        <mrow class="MJX-TeXAtom-ORD">
                                          <mi mathvariant="monospace">G</mi>
                                          <mi mathvariant="monospace">P</mi>
                                          <mi mathvariant="monospace">R</mi>
                                        </mrow>
                                      </mrow>
                                    </mtd>
                                  </mtr>
                                  <mtr>
                                    <mtd>
                                      <mo>&#x22EE;<!-- ⋮ --></mo>
                                    </mtd>
                                  </mtr>
                                </mtable>
                                <mo>]</mo>
                              </mrow>
                            </mrow>
                            <mo>&#x2217;<!-- ∗ --></mo>
                            <mrow class="MJX-TeXAtom-ORD">
                              <mrow>
                                <mo>[</mo>
                                <mtable rowspacing="4pt" columnspacing="1em">
                                  <mtr>
                                    <mtd>
                                      <mn>1</mn>
                                    </mtd>
                                  </mtr>
                                  <mtr>
                                    <mtd>
                                      <mn>2</mn>
                                    </mtd>
                                  </mtr>
                                  <mtr>
                                    <mtd>
                                      <mn>4</mn>
                                    </mtd>
                                  </mtr>
                                  <mtr>
                                    <mtd>
                                      <mn>8</mn>
                                    </mtd>
                                  </mtr>
                                </mtable>
                                <mo>]</mo>
                              </mrow>
                            </mrow>
                          </mtd>
                        </mtr>
                        <mtr>
                          <mtd />
                        </mtr>
                      </mtable>
                      <mo>)</mo>
                    </mrow>
                  </mrow>
                </mtd>
              </mtr>
              <mtr>
                <mtd />
              </mtr>
              <mtr>
                <mtd />
              </mtr>
              <mtr>
                <mtd>
                  <mrow class="MJX-TeXAtom-ORD">
                    <mtable rowspacing="4pt" columnspacing="1em">
                      <mtr>
                        <mtd>
                          <mrow class="MJX-TeXAtom-ORD">
                            <mrow class="MJX-TeXAtom-ORD">
                              <mi mathvariant="monospace">R</mi>
                              <mi mathvariant="monospace">I</mi>
                              <mi mathvariant="monospace">P</mi>
                            </mrow>
                          </mrow>
                        </mtd>
                      </mtr>
                    </mtable>
                  </mrow>
                </mtd>
              </mtr>
              <mtr>
                <mtd />
              </mtr>
            </mtable>
            <mo>}</mo>
          </mrow>
        </mrow>
        <mo>+</mo>
        <mrow class="MJX-TeXAtom-ORD">
          <mrow class="MJX-TeXAtom-ORD">
            <mi mathvariant="normal">d</mi>
            <mi mathvariant="normal">i</mi>
            <mi mathvariant="normal">s</mi>
            <mi mathvariant="normal">p</mi>
            <mi mathvariant="normal">l</mi>
            <mi mathvariant="normal">a</mi>
            <mi mathvariant="normal">c</mi>
            <mi mathvariant="normal">e</mi>
            <mi mathvariant="normal">m</mi>
            <mi mathvariant="normal">e</mi>
            <mi mathvariant="normal">n</mi>
            <mi mathvariant="normal">t</mi>
          </mrow>
        </mrow>
      </mstyle>
    </mrow>
    <annotation encoding="application/x-tex">{\displaystyle {\begin{Bmatrix}\\{\begin{matrix}{\mathtt {FS}}:\\{\mathtt {GS}}:\end{matrix}}\ \ {\begin{bmatrix}\vdots \\{\mathtt {GPR}}\\\vdots \end{bmatrix}}+{\begin{pmatrix}\\{\begin{bmatrix}\vdots \\{\mathtt {GPR}}\\\vdots \\\end{bmatrix}}*{\begin{bmatrix}1\\2\\4\\8\end{bmatrix}}\\\\\end{pmatrix}}\\\\\hline \\{\begin{matrix}{\mathtt {RIP}}\end{matrix}}\\\\\end{Bmatrix}}+{\rm {displacement}}}</annotation>
  </semantics>
</math></span><img src="https://wikimedia.org/api/rest_v1/media/math/render/svg/74a19e80c5e175febface72d51393386270c5b5b" class="mwe-math-fallback-image-inline" aria-hidden="true" style="vertical-align: -17.671ex; width:58.311ex; height:36.509ex;" alt="{\displaystyle {\begin{Bmatrix}\\{\begin{matrix}{\mathtt {FS}}:\\{\mathtt {GS}}:\end{matrix}}\ \ {\begin{bmatrix}\vdots \\{\mathtt {GPR}}\\\vdots \end{bmatrix}}+{\begin{pmatrix}\\{\begin{bmatrix}\vdots \\{\mathtt {GPR}}\\\vdots \\\end{bmatrix}}*{\begin{bmatrix}1\\2\\4\\8\end{bmatrix}}\\\\\end{pmatrix}}\\\\\hline \\{\begin{matrix}{\mathtt {RIP}}\end{matrix}}\\\\\end{Bmatrix}}+{\rm {displacement}}}"/></span></dd></dl>
<p>Instruction relative addressing in 64-bit code (RIP + displacement, where RIP is the <a href="http://en.wikipedia.org/wiki/Instruction_pointer" class="mw-redirect" title="Instruction pointer">instruction pointer register</a>) simplifies the implementation of <a href="http://en.wikipedia.org/wiki/Position-independent_code" title="Position-independent code">position-independent code</a> (as used in <a href="http://en.wikipedia.org/wiki/Shared_libraries" class="mw-redirect" title="Shared libraries">shared libraries</a> in some operating systems).
</p><p>The 8086 had <span class="nowrap"><span data-sort-value="7001640000000000000♠"></span>64&#160;KB</span> of eight-bit (or alternatively <span class="nowrap"><span data-sort-value="7001320000000000000♠"></span>32&#160;K-word of 16-bit</span>) <a href="http://en.wikipedia.org/wiki/I/O" class="mw-redirect" title="I/O">I/O</a> space, and a <span class="nowrap"><span data-sort-value="7001640000000000000♠"></span>64&#160;KB</span> (one segment) <a href="http://en.wikipedia.org/wiki/Stack_(data_structure)" class="mw-redirect" title="Stack (data structure)">stack</a> in memory supported by <a href="http://en.wikipedia.org/wiki/Computer_hardware" title="Computer hardware">computer hardware</a>. Only words (two bytes) can be pushed to the stack. The stack grows toward numerically lower addresses, with <style data-mw-deduplicate="TemplateStyles:r886049734">.mw-parser-output .monospaced{font-family:monospace,monospace}</style><span class="monospaced">SS:SP</span> pointing to the most recently pushed item. There are 256 <a href="http://en.wikipedia.org/wiki/Interrupt" title="Interrupt">interrupts</a>, which can be invoked by both hardware and software. The interrupts can cascade, using the stack to store the <a href="http://en.wikipedia.org/wiki/Return_statement" title="Return statement">return address</a>.
</p>
<h2><span class="mw-headline" id="x86_registers">x86 registers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=11" title="Edit section: x86 registers">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div role="note" class="hatnote navigation-not-searchable">For a description of the general notion of a CPU register, see <a href="http://en.wikipedia.org/wiki/Processor_register" title="Processor register">Processor register</a>.</div>
<h3><span class="mw-headline" id="16-bit">16-bit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=12" title="Edit section: 16-bit">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The original <a href="http://en.wikipedia.org/wiki/Intel_8086" title="Intel 8086">Intel 8086</a> and <a href="http://en.wikipedia.org/wiki/Intel_8088" title="Intel 8088">8088</a> have fourteen 16-<a href="http://en.wikipedia.org/wiki/Bit" title="Bit">bit</a> registers. Four of them (AX, BX, CX, DX) are general-purpose registers (GPRs), although each may have an additional purpose; for example, only CX can be used as a counter with the <i>loop</i> instruction. Each can be accessed as two separate bytes (thus BX's high byte can be accessed as BH and low byte as BL). Two pointer registers have special roles: SP (stack pointer) points to the "top" of the <a href="http://en.wikipedia.org/wiki/Stack_(data_structure)" class="mw-redirect" title="Stack (data structure)">stack</a>, and BP (base pointer) is often used to point at some other place in the stack, typically above the local variables (see <a href="http://en.wikipedia.org/wiki/Frame_pointer" class="mw-redirect" title="Frame pointer">frame pointer</a>). The registers SI, DI, BX and BP are <a href="http://en.wikipedia.org/wiki/Address_register" class="mw-redirect" title="Address register">address registers</a>, and may also be used for array indexing.
</p><p>Four segment registers (CS, DS, SS and ES) are used to form a memory address. The <a href="http://en.wikipedia.org/wiki/FLAGS_register_(computing)" class="mw-redirect" title="FLAGS register (computing)">FLAGS register</a> contains <a href="http://en.wikipedia.org/wiki/Flag_(computing)" class="mw-redirect" title="Flag (computing)">flags</a> such as <a href="http://en.wikipedia.org/wiki/Carry_flag" title="Carry flag">carry flag</a>, <a href="http://en.wikipedia.org/wiki/Overflow_flag" title="Overflow flag">overflow flag</a> and <a href="http://en.wikipedia.org/wiki/Zero_flag" title="Zero flag">zero flag</a>. Finally, the instruction pointer (IP) points to the next instruction that will be fetched from memory and then executed;  this register cannot be directly accessed (read or written) by a program.<sup id="cite_ref-34" class="reference"><a href="X86.html#cite_note-34">&#91;20&#93;</a></sup>
</p><p>The <a href="http://en.wikipedia.org/wiki/Intel_80186" title="Intel 80186">Intel 80186</a> and <a href="http://en.wikipedia.org/wiki/Intel_80188" title="Intel 80188">80188</a> are essentially an upgraded 8086 or 8088 CPU, respectively, with on-chip peripherals added, and they have the same CPU registers as the 8086 and 8088 (in addition to interface registers for the peripherals).
</p><p>The 8086, 8088, 80186, and 80188 can use an optional floating-point coprocessor, the <a href="http://en.wikipedia.org/wiki/Intel_8087" title="Intel 8087">8087</a>.  The 8087 appears to the programmer as part of the CPU and adds eight 80-bit wide registers, st(0) to st(7), each of which can hold numeric data in one of seven formats: 32-, 64-, or 80-bit floating point, 16-, 32-, or 64-bit (binary) integer, and 80-bit packed decimal integer.<sup id="cite_ref-i86_12-1" class="reference"><a href="X86.html#cite_note-i86-12">&#91;6&#93;</a></sup><sup class="reference" style="white-space:nowrap;">:<span>S-6, S-13..S-15</span></sup> It also has its own 16-bit status register accessible through the <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"/><span class="monospaced">fntsw</span> instruction, and it is not uncommon to simply use some of its bits for branching by copying it <i>into</i> the normal FLAGS.<sup id="cite_ref-35" class="reference"><a href="X86.html#cite_note-35">&#91;21&#93;</a></sup>
</p><p>In the <a href="http://en.wikipedia.org/wiki/Intel_80286" title="Intel 80286">Intel 80286</a>, to support <a href="http://en.wikipedia.org/wiki/Protected_mode" title="Protected mode">protected mode</a>, three special registers hold descriptor table addresses (GDTR, LDTR, <a href="http://en.wikipedia.org/wiki/Interrupt_descriptor_table" title="Interrupt descriptor table">IDTR</a>), and a fourth task register (TR) is used for task switching.  The <a href="http://en.wikipedia.org/wiki/Intel_80287" class="mw-redirect" title="Intel 80287">80287</a> is the floating-point coprocessor for the 80286 and has the same registers as the 8087 with the same data formats.
</p>
<h3><span class="mw-headline" id="32-bit">32-bit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=13" title="Edit section: 32-bit">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright"><div class="thumbinner" style="width:482px;"><a href="http://en.wikipedia.org/wiki/File:Table_of_x86_Registers_svg.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/1/15/Table_of_x86_Registers_svg.svg/480px-Table_of_x86_Registers_svg.svg.png" decoding="async" width="480" height="169" class="thumbimage" srcset="http://upload.wikimedia.org/wikipedia/commons/thumb/1/15/Table_of_x86_Registers_svg.svg/720px-Table_of_x86_Registers_svg.svg.png 1.5x, http://upload.wikimedia.org/wikipedia/commons/thumb/1/15/Table_of_x86_Registers_svg.svg/960px-Table_of_x86_Registers_svg.svg.png 2x" data-file-width="3055" data-file-height="1075" /></a>  <div class="thumbcaption"><div class="magnify"><a href="http://en.wikipedia.org/wiki/File:Table_of_x86_Registers_svg.svg" class="internal" title="Enlarge"></a></div>Registers available in the x86-64 instruction set</div></div></div>
<p>With the advent of the 32-bit <a href="http://en.wikipedia.org/wiki/Intel_80386" title="Intel 80386">80386</a> processor, the 16-bit general-purpose registers, base registers, index registers, instruction pointer, and <a href="http://en.wikipedia.org/wiki/FLAGS_register" title="FLAGS register">FLAGS register</a>, but not the segment registers, were expanded to 32&#160;bits. The nomenclature represented this by prefixing an "<b>E</b>" (for "extended") to the register names in <a href="http://en.wikipedia.org/wiki/X86_assembly_language" title="X86 assembly language">x86 assembly language</a>. Thus, the AX register corresponds to the lowest 16&#160;bits of the new 32-bit EAX register, SI corresponds to the lowest 16&#160;bits of ESI, and so on. The general-purpose registers, base registers, and index registers can all be used as the base in addressing modes, and all of those registers except for the stack pointer can be used as the index in addressing modes.
</p><p>Two new segment registers (FS and GS) were added. With a greater number of registers, instructions and operands, the <a href="http://en.wikipedia.org/wiki/Machine_code" title="Machine code">machine code</a> format was expanded. To provide backward compatibility, segments with executable code can be marked as containing either 16-bit or 32-bit instructions. Special prefixes allow inclusion of 32-bit instructions in a 16-bit segment or <i>vice versa</i>.
</p><p>The 80386 had an optional floating-point coprocessor, the <a href="http://en.wikipedia.org/wiki/80387" class="mw-redirect" title="80387">80387</a>; it had eight 80-bit wide registers: st(0) to st(7),<sup id="cite_ref-36" class="reference"><a href="X86.html#cite_note-36">&#91;22&#93;</a></sup> like the 8087 and 80287. The 80386 could also use an 80287 coprocessor.<sup id="cite_ref-37" class="reference"><a href="X86.html#cite_note-37">&#91;23&#93;</a></sup> With the <a href="http://en.wikipedia.org/wiki/80486" class="mw-redirect" title="80486">80486</a> and all subsequent x86 models, the floating-point processing unit (FPU) is integrated on-chip.
</p><p>The <a href="http://en.wikipedia.org/wiki/Pentium_MMX" class="mw-redirect" title="Pentium MMX">Pentium MMX</a> added eight 64-bit MMX integer registers (MMX0 to MMX7, which share lower bits with the 80-bit-wide FPU stack).<sup id="cite_ref-38" class="reference"><a href="X86.html#cite_note-38">&#91;24&#93;</a></sup> With the <a href="http://en.wikipedia.org/wiki/Pentium_III" title="Pentium III">Pentium III</a>, Intel added a 32-bit <a href="http://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">Streaming SIMD Extensions</a> (SSE) control/status register (MXCSR) and eight 128-bit SSE floating point registers (XMM0 to XMM7).<sup id="cite_ref-39" class="reference"><a href="X86.html#cite_note-39">&#91;25&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="64-bit">64-bit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=14" title="Edit section: 64-bit">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Starting with the <a href="http://en.wikipedia.org/wiki/AMD_Opteron" class="mw-redirect" title="AMD Opteron">AMD Opteron</a> processor, the x86 architecture extended the 32-bit registers into 64-bit registers in a way similar to how the 16 to 32-bit extension took place. An <b>R</b>-prefix (for "register") identifies the 64-bit registers (RAX, RBX, RCX, RDX, RSI, RDI, RBP, RSP, RFLAGS, RIP), and eight additional 64-bit general registers (R8-R15) were also introduced in the creation of <a href="http://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a>. However, these extensions are only usable in 64-bit mode, which is one of the two modes only available in <a href="http://en.wikipedia.org/wiki/Long_mode" title="Long mode">long mode</a>. The addressing modes were not dramatically changed from 32-bit mode, except that addressing was extended to 64&#160;bits, virtual addresses are now sign extended to 64&#160;bits (in order to disallow mode bits in virtual addresses), and other selector details were dramatically reduced. In addition, an addressing mode was added to allow memory references relative to RIP (the <a href="http://en.wikipedia.org/wiki/Instruction_pointer" class="mw-redirect" title="Instruction pointer">instruction pointer</a>), to ease the implementation of <a href="http://en.wikipedia.org/wiki/Position-independent_code" title="Position-independent code">position-independent code</a>, used in shared libraries in some operating systems.
</p>
<h3><span class="mw-headline" id="128-bit">128-bit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=15" title="Edit section: 128-bit">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">See also: <a href="http://en.wikipedia.org/wiki/Streaming_SIMD_Extensions#Registers" title="Streaming SIMD Extensions">Streaming SIMD Extensions §&#160;Registers</a></div>
<p>SIMD registers XMM0–XMM15.
</p>
<h3><span class="mw-headline" id="256-bit">256-bit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=16" title="Edit section: 256-bit">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">See also: <a href="http://en.wikipedia.org/wiki/Advanced_Vector_Extensions#New_features" title="Advanced Vector Extensions">Advanced Vector Extensions §&#160;New features</a></div>
<p>SIMD registers YMM0–YMM15.
</p>
<h3><span class="mw-headline" id="512-bit">512-bit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=17" title="Edit section: 512-bit">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">See also: <a href="http://en.wikipedia.org/wiki/Advanced_Vector_Extensions#AVX-512" title="Advanced Vector Extensions">Advanced Vector Extensions §&#160;AVX-512</a></div>
<p>SIMD registers ZMM0–ZMM31.
</p>
<h3><span id="Miscellaneous.2Fspecial_purpose"></span><span class="mw-headline" id="Miscellaneous/special_purpose">Miscellaneous/special purpose</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=18" title="Edit section: Miscellaneous/special purpose">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>x86 processors that have a <a href="http://en.wikipedia.org/wiki/Protected_mode" title="Protected mode">protected mode</a>, i.e. the 80286 and later processors, also have three descriptor registers (GDTR, LDTR, <a href="http://en.wikipedia.org/wiki/Interrupt_descriptor_table" title="Interrupt descriptor table">IDTR</a>) and a task register (TR).
</p><p>32-bit x86 processors (starting with the 80386) also include various special/miscellaneous registers such as <a href="http://en.wikipedia.org/wiki/Control_register" title="Control register">control registers</a> (CR0 through 4, CR8 for 64-bit only), <a href="http://en.wikipedia.org/wiki/Debug_register" class="mw-redirect" title="Debug register">debug registers</a> (DR0 through 3, plus 6 and 7), <a href="http://en.wikipedia.org/wiki/Test_register" title="Test register">test registers</a> (TR3 through 7; 80486 only), and model-specific registers (MSRs, appearing with the Pentium<sup id="cite_ref-40" class="reference"><a href="X86.html#cite_note-40">&#91;o&#93;</a></sup>).
</p>
<h3><span class="mw-headline" id="Purpose">Purpose</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=19" title="Edit section: Purpose">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Although the main registers (with the exception of the instruction pointer) are "general-purpose" in the 32-bit and 64-bit versions of the instruction set and can be used for anything, it was originally envisioned that they be used for the following purposes:
</p>
<ul><li>AL/AH/AX/EAX/RAX: Accumulator</li>
<li>BL/BH/BX/EBX/RBX: Base index (for use with arrays)</li>
<li>CL/CH/CX/ECX/RCX: Counter (for use with loops and strings)</li>
<li>DL/DH/DX/EDX/RDX: Extend the precision of the accumulator (e.g. combine 32-bit EAX and EDX for 64-bit integer operations in 32-bit code)</li>
<li>SI/ESI/RSI: <i>Source index</i> for <a href="http://en.wikipedia.org/wiki/String_(computer_science)" title="String (computer science)">string</a> operations.</li>
<li>DI/EDI/RDI: <i>Destination index</i> for string operations.</li>
<li>SP/ESP/RSP: Stack pointer for top address of the stack.</li>
<li>BP/EBP/RBP: Stack base pointer for holding the address of the current <a href="http://en.wikipedia.org/wiki/Stack_frame" class="mw-redirect" title="Stack frame">stack frame</a>.</li>
<li>IP/EIP/RIP: Instruction pointer. Holds the <a href="http://en.wikipedia.org/wiki/Program_counter" title="Program counter">program counter</a>, the address of next instruction.</li></ul>
<p>Segment registers:
</p>
<ul><li>CS: Code</li>
<li>DS: Data</li>
<li>SS: Stack</li>
<li>ES: Extra data</li>
<li>FS: Extra data #2</li>
<li>GS: Extra data #3</li></ul>
<p>No particular purposes were envisioned for the other 8 registers available only in 64-bit mode.
</p><p>Some instructions compile and execute more efficiently when using these registers for their designed purpose. For example, using AL as an <a href="http://en.wikipedia.org/wiki/Accumulator_(computing)" title="Accumulator (computing)">accumulator</a> and adding an immediate byte value to it produces the efficient <i>add to AL</i> <a href="http://en.wikipedia.org/wiki/Opcode" title="Opcode">opcode</a> of 04h, whilst using the BL register produces the generic and longer <i>add to register</i> opcode of 80C3h. Another example is double precision division and multiplication that works specifically with the AX and DX registers.
</p><p>Modern compilers benefited from the introduction of the <i>sib</i> byte (<i>scale-index-base byte</i>) that allows registers to be treated uniformly (<a href="http://en.wikipedia.org/wiki/Minicomputer" title="Minicomputer">minicomputer</a>-like).  However, using the sib byte universally is non-optimal, as it produces longer encodings than only using it selectively when necessary.  (The main benefit of the sib byte is the orthogonality and more powerful addressing modes it provides, which make it possible to save instructions and the use of registers for address calculations such as scaling an index.)  Some special instructions lost priority in the hardware design and became slower than equivalent small code sequences. A notable example is the LODSW instruction.
</p>
<h3><span class="mw-headline" id="Structure">Structure</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=20" title="Edit section: Structure">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable">
<caption>General Purpose Registers (A, B, C and D)
</caption>
<tbody><tr>
<th style="width:50pt;">64
</th>
<th style="width:50pt;">56
</th>
<th style="width:50pt;">48
</th>
<th style="width:50pt;">40
</th>
<th style="width:50pt;">32
</th>
<th style="width:50pt;">24
</th>
<th style="width:50pt;">16
</th>
<th style="width:50pt;">8
</th></tr>
<tr>
<td colspan="8" style="text-align:center;">R?X
</td></tr>
<tr>
<td colspan="4" style="background:lightgrey">
</td>
<td colspan="4" style="text-align:center;">E?X
</td></tr>
<tr>
<td colspan="6" style="background:lightgrey">
</td>
<td colspan="2" style="text-align:center;">?X
</td></tr>
<tr>
<td colspan="6" style="background:lightgrey">
</td>
<td style="text-align:center;">?H
</td>
<td style="text-align:center;">?L
</td></tr></tbody></table>
<table class="wikitable">
<caption>64-bit mode-only General Purpose Registers (R8, R9, R10, R11, R12, R13, R14, R15)
</caption>
<tbody><tr>
<th style="width:50pt;">64
</th>
<th style="width:50pt;">56
</th>
<th style="width:50pt;">48
</th>
<th style="width:50pt;">40
</th>
<th style="width:50pt;">32
</th>
<th style="width:50pt;">24
</th>
<th style="width:50pt;">16
</th>
<th style="width:50pt;">8
</th></tr>
<tr>
<td colspan="8" style="text-align:center;">?
</td></tr>
<tr>
<td colspan="4" style="background:lightgrey">
</td>
<td colspan="4" style="text-align:center;">?D
</td></tr>
<tr>
<td colspan="6" style="background:lightgrey">
</td>
<td colspan="2" style="text-align:center;">?W
</td></tr>
<tr>
<td colspan="7" style="background:lightgrey">
</td>
<td style="text-align:center;">?B
</td></tr></tbody></table>
<table class="wikitable">
<caption>Segment Registers (C, D, S, E, F and G)
</caption>
<tbody><tr>
<th style="width:50pt;">16
</th>
<th style="width:50pt;">8
</th></tr>
<tr>
<td colspan="2" style="text-align:center;">?S
</td></tr></tbody></table>
<table class="wikitable">
<caption>Pointer Registers (S and B)
</caption>
<tbody><tr>
<th style="width:50pt;">64
</th>
<th style="width:50pt;">56
</th>
<th style="width:50pt;">48
</th>
<th style="width:50pt;">40
</th>
<th style="width:50pt;">32
</th>
<th style="width:50pt;">24
</th>
<th style="width:50pt;">16
</th>
<th style="width:50pt;">8
</th></tr>
<tr>
<td colspan="8" style="text-align:center;">R?P
</td></tr>
<tr>
<td colspan="4" style="background:lightgrey">
</td>
<td colspan="4" style="text-align:center;">E?P
</td></tr>
<tr>
<td colspan="6" style="background:lightgrey">
</td>
<td colspan="2" style="text-align:center;">?P
</td></tr>
<tr>
<td colspan="7" style="background:lightgrey">
</td>
<td style="text-align:center;">?PL
</td></tr></tbody></table>
<p>Note: The ?PL registers are only available in 64-bit mode.
</p>
<table class="wikitable">
<caption>Index Registers (S and D)
</caption>
<tbody><tr>
<th style="width:50pt;">64
</th>
<th style="width:50pt;">56
</th>
<th style="width:50pt;">48
</th>
<th style="width:50pt;">40
</th>
<th style="width:50pt;">32
</th>
<th style="width:50pt;">24
</th>
<th style="width:50pt;">16
</th>
<th style="width:50pt;">8
</th></tr>
<tr>
<td colspan="8" style="text-align:center;">R?I
</td></tr>
<tr>
<td colspan="4" style="background:lightgrey">
</td>
<td colspan="4" style="text-align:center;">E?I
</td></tr>
<tr>
<td colspan="6" style="background:lightgrey">
</td>
<td colspan="2" style="text-align:center;">?I
</td></tr>
<tr>
<td colspan="7" style="background:lightgrey">
</td>
<td style="text-align:center;">?IL
</td></tr></tbody></table>
<p>Note: The ?IL registers are only available in 64-bit mode.
</p>
<table class="wikitable">
<caption>Instruction Pointer Register (I)
</caption>
<tbody><tr>
<th style="width:50pt;">64
</th>
<th style="width:50pt;">56
</th>
<th style="width:50pt;">48
</th>
<th style="width:50pt;">40
</th>
<th style="width:50pt;">32
</th>
<th style="width:50pt;">24
</th>
<th style="width:50pt;">16
</th>
<th style="width:50pt;">8
</th></tr>
<tr>
<td colspan="8" style="text-align:center;">RIP
</td></tr>
<tr>
<td colspan="4" style="background:lightgrey">
</td>
<td colspan="4" style="text-align:center;">EIP
</td></tr>
<tr>
<td colspan="6" style="background:lightgrey">
</td>
<td colspan="2" style="text-align:center;">IP
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Operating_modes">Operating modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=21" title="Edit section: Operating modes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Real_mode">Real mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=22" title="Edit section: Real mode">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="http://en.wikipedia.org/wiki/Real_mode" title="Real mode">Real mode</a></div>
<table class="box-More_citations_needed_section plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="http://en.wikipedia.org/wiki/File:Question_book-new.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>needs additional citations for <a href="http://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=X86&amp;action=edit">improve this article</a> by <a href="http://en.wikipedia.org/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?as_eq=wikipedia&amp;q=%22X86%22">"X86"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?tbm=nws&amp;q=%22X86%22+-wikipedia">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?&amp;q=%22X86%22+site:news.google.com/newspapers&amp;source=newspapers">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?tbs=bks:1&amp;q=%22X86%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://scholar.google.com/scholar?q=%22X86%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22X86%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <small class="date-container"><i>(<span class="date">January 2014</span>)</i></small><small class="hide-when-compact"><i> (<a href="http://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<p>Real Address mode,<sup id="cite_ref-41" class="reference"><a href="X86.html#cite_note-41">&#91;26&#93;</a></sup> commonly called Real mode, is an operating mode of <a href="http://en.wikipedia.org/wiki/8086" class="mw-redirect" title="8086">8086</a> and later x86-compatible <a href="http://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">CPUs</a>. Real mode is characterized by a 20-bit segmented memory address space (meaning that only 1 <a href="Mebibyte.html" title="Mebibyte">MiB</a> of memory can be addressed&#8212;actually, slightly more<sup id="cite_ref-42" class="reference"><a href="X86.html#cite_note-42">&#91;p&#93;</a></sup>), direct software access to peripheral hardware, and no concept of <a href="http://en.wikipedia.org/wiki/Memory_protection" title="Memory protection">memory protection</a> or <a href="http://en.wikipedia.org/wiki/Computer_multitasking" title="Computer multitasking">multitasking</a> at the hardware level. All x86 CPUs in the <a href="http://en.wikipedia.org/wiki/Intel_80286" title="Intel 80286">80286</a> series and later start up in real mode at power-on; <a href="http://en.wikipedia.org/wiki/Intel_80186" title="Intel 80186">80186</a> CPUs and earlier had only one operational mode, which is equivalent to real mode in later chips.  (On the IBM PC platform, direct software access to the IBM <a href="http://en.wikipedia.org/wiki/BIOS" title="BIOS">BIOS</a> routines is available only in real mode, since BIOS is written for real mode.  However, this is not a characteristic of the x86 CPU but of the IBM BIOS design.)
</p><p>In order to use more than 64&#160;KB of memory, the segment registers must be used. This created great complications for compiler implementors who introduced odd pointer modes such as "near", "far" and "huge" to leverage the implicit nature of segmented architecture to different degrees, with some pointers containing 16-bit offsets within implied segments and other pointers containing segment addresses and offsets within segments.  It is technically possible to use up to 256&#160;KB of memory for code and data, with up to 64&#160;KB for code, by setting all four segment registers once and then only using 16-bit offsets (optionally with default-segment override prefixes) to address memory, but this puts substantial
restrictions on the way data can be addressed and memory operands can be combined, and it violates the architectural intent of the Intel designers, which is for separate data items (e.g. arrays, structures, code units) to be contained in separate segments and addressed by their own segment addresses, in new programs that are not ported from earlier 8-bit processors with 16-bit address spaces.
</p>
<h3><span class="mw-headline" id="Protected_mode">Protected mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=23" title="Edit section: Protected mode">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="http://en.wikipedia.org/wiki/Protected_mode" title="Protected mode">Protected mode</a></div>
<table class="box-More_citations_needed_section plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="http://en.wikipedia.org/wiki/File:Question_book-new.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>needs additional citations for <a href="http://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=X86&amp;action=edit">improve this article</a> by <a href="http://en.wikipedia.org/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?as_eq=wikipedia&amp;q=%22X86%22">"X86"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?tbm=nws&amp;q=%22X86%22+-wikipedia">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?&amp;q=%22X86%22+site:news.google.com/newspapers&amp;source=newspapers">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?tbs=bks:1&amp;q=%22X86%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://scholar.google.com/scholar?q=%22X86%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22X86%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <small class="date-container"><i>(<span class="date">January 2014</span>)</i></small><small class="hide-when-compact"><i> (<a href="http://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<p>In addition to real mode, the Intel 80286 supports protected mode, expanding addressable <a href="http://en.wikipedia.org/wiki/Physical_memory" class="mw-redirect" title="Physical memory">physical memory</a> to 16 <a href="http://en.wikipedia.org/wiki/Megabyte" title="Megabyte">MB</a> and addressable <a href="http://en.wikipedia.org/wiki/Virtual_memory" title="Virtual memory">virtual memory</a> to 1&#160;<a href="http://en.wikipedia.org/wiki/Gigabyte" title="Gigabyte">GB</a>, and providing <a href="http://en.wikipedia.org/wiki/Protected_memory" class="mw-redirect" title="Protected memory">protected memory</a>, which prevents programs from corrupting one another. This is done by using the segment registers only for storing an index into a descriptor table that is stored in memory.  There are two such tables, the <a href="http://en.wikipedia.org/wiki/Global_Descriptor_Table" title="Global Descriptor Table">Global Descriptor Table</a>  (GDT) and the <a href="http://en.wikipedia.org/wiki/Local_Descriptor_Table" class="mw-redirect" title="Local Descriptor Table">Local Descriptor Table</a> (LDT), each holding up to 8192 segment descriptors, each segment giving access to 64&#160;KB of memory. In the 80286, a segment descriptor provides a 24-bit <a href="http://en.wikipedia.org/wiki/Base_address" title="Base address">base address</a>, and this base address is added to a 16-bit offset to create an absolute address.  The base address from the table fulfills the same role that the literal value of the segment register fulfills in real mode; the segment registers have been converted from direct registers to indirect registers.  Each segment can be assigned one of four <a href="http://en.wikipedia.org/wiki/Ring_(computer_security)" class="mw-redirect" title="Ring (computer security)">ring</a> levels used for hardware-based <a href="http://en.wikipedia.org/wiki/Computer_security" title="Computer security">computer security</a>.  Each segment descriptor also contains a segment limit field which specifies the maximum offset that may be used with the segment.  Because offsets are 16 bits, segments are still limited to 64&#160;KB each in 80286 protected mode.<sup id="cite_ref-43" class="reference"><a href="X86.html#cite_note-43">&#91;27&#93;</a></sup>
</p><p>Each time a segment register is loaded in protected mode, the 80286 must read a 6-byte segment descriptor from memory into a set of hidden internal registers.  Therefore, loading segment registers is much slower in protected mode than in real mode, and changing segments very frequently is to be avoided.  Actual memory operations using protected mode segments are not slowed much because the 80286 and later have hardware to check the offset against the segment limit in parallel with instruction execution.
</p><p>The <a href="http://en.wikipedia.org/wiki/Intel_80386" title="Intel 80386">Intel 80386</a> extended offsets and also the segment limit field in each segment descriptor to 32 bits, enabling a segment to span the entire memory space.  It also introduced support in protected mode for <a href="http://en.wikipedia.org/wiki/Paging" title="Paging">paging</a>, a mechanism making it possible to use paged <a href="http://en.wikipedia.org/wiki/Virtual_memory" title="Virtual memory">virtual memory</a> (with 4&#160;KB page size).  Paging allows the CPU to map any page of the virtual memory space to any page of the physical memory space.  To do this, it uses additional mapping tables in memory called page tables.  Protected mode on the 80386 can operate with paging either enabled or disabled; the segmentation mechanism is always active and generates virtual addresses that are then mapped by the paging mechanism if it is enabled.  The segmentation mechanism can also be effectively disabled by setting all segments to have a base address of 0 and size limit equal to the whole address space; this also requires a minimally-sized segment descriptor table of only four descriptors (since the FS and GS segments need not be used).<sup id="cite_ref-44" class="reference"><a href="X86.html#cite_note-44">&#91;q&#93;</a></sup>
</p><p>Paging is used extensively by modern multitasking operating systems. <a href="http://en.wikipedia.org/wiki/Linux" title="Linux">Linux</a>, <a href="http://en.wikipedia.org/wiki/386BSD" title="386BSD">386BSD</a> and <a href="http://en.wikipedia.org/wiki/Windows_NT" title="Windows NT">Windows NT</a> were developed for the 386 because it was the first Intel architecture CPU to support paging and 32-bit segment offsets. The 386 architecture became the basis of all further development in the x86 series.
</p><p>x86 processors that support protected mode boot into <a href="http://en.wikipedia.org/wiki/Real_mode" title="Real mode">real mode</a> for backward compatibility with the older 8086 class of processors. Upon power-on (a.k.a. <a href="http://en.wikipedia.org/wiki/Booting" title="Booting">booting</a>), the processor initializes in real mode, and then begins executing instructions. Operating system boot code, which might be stored in <a href="http://en.wikipedia.org/wiki/Read-only_memory" title="Read-only memory">ROM</a>, may place the processor into the <a href="http://en.wikipedia.org/wiki/Protected_mode" title="Protected mode">protected mode</a> to enable paging and other features. The instruction set in protected mode is similar to that used in real mode. However, certain constraints that apply to real mode (such as not being able to use ax,cx,dx in addressing<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="http://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (April 2017)">citation needed</span></a></i>&#93;</sup>) do not apply in protected mode. Conversely, segment arithmetic, a common practice in real mode code, is not allowed in protected mode.
</p>
<h4><span class="mw-headline" id="Virtual_8086_mode">Virtual 8086 mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=24" title="Edit section: Virtual 8086 mode">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="http://en.wikipedia.org/wiki/Virtual_8086_mode" title="Virtual 8086 mode">Virtual 8086 mode</a></div>
<p>There is also a sub-mode of operation in 32-bit protected mode (a.k.a. 80386 protected mode) called <i><a href="http://en.wikipedia.org/wiki/Virtual_8086_mode" title="Virtual 8086 mode">virtual 8086 mode</a></i>, also known as <i>V86 mode</i>. This is basically a special hybrid operating mode that allows real mode programs and operating systems to run while under the control of a protected mode supervisor operating system. This allows for a great deal of flexibility in running both protected mode programs and real mode programs simultaneously. This mode is exclusively available for the 32-bit version of protected mode; it does not exist in the 16-bit version of protected mode, or in long mode.
</p>
<h3><span class="mw-headline" id="Long_mode">Long mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=25" title="Edit section: Long mode">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="http://en.wikipedia.org/wiki/Long_mode" title="Long mode">Long mode</a></div>
<p>In the mid 1990s, it was obvious that the 32-bit address space of the x86 architecture was limiting its performance in applications requiring large data sets. A 32-bit address space would allow the processor to directly address only 4&#160;GB of data, a size surpassed by applications such as <a href="http://en.wikipedia.org/wiki/Video_editing_software" title="Video editing software">video processing</a> and <a href="http://en.wikipedia.org/wiki/Database_engine" title="Database engine">database engines</a>. Using 64-bit addresses, it is possible to directly address 16&#160;<a href="http://en.wikipedia.org/wiki/Exbibyte" title="Exbibyte">EiB</a> of data, although most 64-bit architectures do not support access to the full 64-bit address space; for example, AMD64 supports only 48&#160;bits from a 64-bit address, split into four paging levels.
</p><p>In 1999, <a href="http://en.wikipedia.org/wiki/AMD" class="mw-redirect" title="AMD">AMD</a> published a (nearly) complete specification for a <a href="http://en.wikipedia.org/wiki/64-bit" class="mw-redirect" title="64-bit">64-bit</a> extension of the x86 architecture which they called <i>x86-64</i> with claimed intentions to produce. That design is currently used in almost all x86 processors, with some exceptions intended for <a href="Embedded_system.html" title="Embedded system">embedded systems</a>.
</p><p>Mass-produced <i>x86-64</i> chips for the general market were available four years later, in 2003, after the time was spent for working prototypes to be tested and refined; about the same time, the initial name <i>x86-64</i> was changed to <i>AMD64</i>. The success of the AMD64 line of processors coupled with lukewarm reception of the IA-64 architecture forced Intel to release its own implementation of the AMD64 instruction set. Intel had previously implemented support for AMD64<sup id="cite_ref-45" class="reference"><a href="X86.html#cite_note-45">&#91;28&#93;</a></sup> but opted not to enable it in hopes that AMD would not bring AMD64 to market before Itanium's new IA-64 instruction set was widely adopted. It branded its implementation of AMD64 as <i>EM64T</i>, and later re-branded it <i>Intel 64</i>.
</p><p>In its literature and product version names, Microsoft and Sun refer to AMD64/Intel 64 collectively as <i>x64</i> in the Windows and <a href="http://en.wikipedia.org/wiki/Solaris_(operating_system)" title="Solaris (operating system)">Solaris</a> operating systems. <a href="http://en.wikipedia.org/wiki/Linux_distribution" title="Linux distribution">Linux distributions</a> refer to it either as "x86-64", its variant "x86_64", or "amd64". <a href="http://en.wikipedia.org/wiki/Berkeley_Software_Distribution" title="Berkeley Software Distribution">BSD</a> systems use "amd64" while <a href="http://en.wikipedia.org/wiki/MacOS" title="MacOS">macOS</a> uses "x86_64".
</p><p>Long mode is mostly an extension of the 32-bit instruction set, but unlike the 16–to–32-bit transition, many instructions were dropped in the 64-bit mode. This does not affect actual binary backward compatibility (which would execute legacy code in other modes that retain support for those instructions), but it changes the way assembler and compilers for new code have to work.
</p><p>This was the first time that a <i>major</i> extension of the x86 architecture was initiated and originated by a manufacturer other than Intel. It was also the first time that Intel accepted technology of this nature from an outside source.
</p>
<h2><span class="mw-headline" id="Extensions">Extensions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=26" title="Edit section: Extensions">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Floating_point_unit">Floating point unit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=27" title="Edit section: Floating point unit">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="http://en.wikipedia.org/wiki/X87" title="X87">x87</a></div>
<div role="note" class="hatnote navigation-not-searchable">Further information: <a href="http://en.wikipedia.org/wiki/Floating_point_unit" class="mw-redirect" title="Floating point unit">Floating point unit</a></div>
<p>Early x86 processors could be extended with <a href="http://en.wikipedia.org/wiki/Floating-point" class="mw-redirect" title="Floating-point">floating-point</a> hardware in the form of a series of floating point <a href="http://en.wikipedia.org/wiki/Numerical_analysis" title="Numerical analysis">numerical</a> <a href="http://en.wikipedia.org/wiki/Co-processor" class="mw-redirect" title="Co-processor">co-processors</a> with names like <a href="http://en.wikipedia.org/wiki/Intel_8087" title="Intel 8087">8087</a>, 80287 and 80387, abbreviated x87. This was also known as the NPX (<i>Numeric Processor eXtension</i>), an apt name since the coprocessors, while used mainly for floating-point calculations, also performed integer operations on both binary and decimal formats.  With very few exceptions, the 80486 and subsequent x86 processors then integrated this x87 functionality on chip which made the x87 instructions a <a href="http://en.wikipedia.org/wiki/De_facto" title="De facto">de facto</a> integral part of the x86 instruction set.
</p><p>Each x87 register, known as ST(0) through ST(7), is 80&#160;bits wide and stores numbers in the <a href="http://en.wikipedia.org/wiki/IEEE_floating-point_standard" class="mw-redirect" title="IEEE floating-point standard">IEEE floating-point standard</a> double extended precision format. These registers are organized as a stack with ST(0) as the top. This was done in order to conserve opcode space, and the registers are therefore randomly accessible only for either operand in a register-to-register instruction; ST0 must always be one of the two operands, either the source or the destination, regardless of whether the other operand is ST(x) or a memory operand.  However, random access to the stack registers can be obtained through an instruction which exchanges any specified ST(x) with ST(0).
</p><p>The operations include arithmetic and transcendental functions, including trigonometric and exponential functions, as well as instructions that load common constants (such as 0; 1; e, the base of the natural logarithm; log2(10); and log10(2)) into one of the stack registers.  While the integer capability is often overlooked, the x87 can operate on larger integers with a single instruction than the 8086, 80286, 80386, or any x86 CPU without to 64-bit extensions can, and repeated integer calculations even on small values (e.g. 16-bit) can be accelerated by executing integer instructions on the x86 CPU and the x87 in parallel.  (The x86 CPU keeps running while the x87 coprocessor calculates, and the x87 sets a signal to the x86 when it is finished or interrupts the x86 if it needs attention because of an error.)
</p>
<h3><span class="mw-headline" id="MMX">MMX</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=28" title="Edit section: MMX">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="box-Unreferenced_section plainlinks metadata ambox ambox-content ambox-Unreferenced" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="http://en.wikipedia.org/wiki/File:Question_book-new.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>does not <a href="Wikipedia%253ACiting_sources.html" title="Wikipedia:Citing sources">cite</a> any <a href="http://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">sources</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=X86&amp;action=edit">improve this section</a> by <a href="http://en.wikipedia.org/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>. Unsourced material may be challenged and <a href="http://en.wikipedia.org/wiki/Wikipedia:Verifiability#Burden_of_evidence" title="Wikipedia:Verifiability">removed</a>.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?as_eq=wikipedia&amp;q=%22X86%22">"X86"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?tbm=nws&amp;q=%22X86%22+-wikipedia">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?&amp;q=%22X86%22+site:news.google.com/newspapers&amp;source=newspapers">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?tbs=bks:1&amp;q=%22X86%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://scholar.google.com/scholar?q=%22X86%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22X86%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <small class="date-container"><i>(<span class="date">February 2013</span>)</i></small><small class="hide-when-compact"><i> (<a href="http://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="http://en.wikipedia.org/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX (instruction set)</a></div>
<p>MMX is a <a href="http://en.wikipedia.org/wiki/SIMD" title="SIMD">SIMD</a> instruction set designed by Intel and introduced in 1997 for the <a href="http://en.wikipedia.org/wiki/Pentium_(brand)" class="mw-redirect" title="Pentium (brand)">Pentium MMX</a> microprocessor. The MMX instruction set was developed from a similar concept first used on the <a href="http://en.wikipedia.org/wiki/Intel_i860" title="Intel i860">Intel i860</a>. It is supported on most subsequent IA-32 processors by Intel and other vendors. MMX is typically used for video processing (in multimedia applications, for instance).
</p><p>MMX added 8 new "registers" to the architecture, known as MM0 through MM7 (henceforth referred to as <i>MMn</i>). In reality, these new "registers" were just aliases for the existing x87 FPU stack registers. Hence, anything that was done to the floating point stack would also affect the MMX registers. Unlike the FP stack, these MMn registers were fixed, not relative, and therefore they were randomly accessible. The instruction set did not adopt the stack-like semantics so that existing operating systems could still correctly save and restore the register state when multitasking without modifications.
</p><p>Each of the MMn registers are 64-bit integers. However, one of the main concepts of the MMX instruction set is the concept of <i>packed data types</i>, which means instead of using the whole register for a single 64-bit integer (<a href="http://en.wikipedia.org/wiki/Quadword" class="mw-redirect" title="Quadword">quadword</a>), one may use it to contain two 32-bit integers (<a href="http://en.wikipedia.org/wiki/Integer_(computer_science)" title="Integer (computer science)">doubleword</a>), four 16-bit integers (<a href="http://en.wikipedia.org/wiki/Integer_(computer_science)" title="Integer (computer science)">word</a>) or eight 8-bit integers (<a href="http://en.wikipedia.org/wiki/Integer_(computer_science)" title="Integer (computer science)">byte</a>). Given that the MMX's 64-bit MMn registers are aliased to the FPU stack and each of the floating point registers are 80&#160;bits wide, the upper 16&#160;bits of the floating point registers are unused in MMX. These bits are set to all ones by any MMX instruction, which correspond to the floating point representation of <a href="http://en.wikipedia.org/wiki/NaN" title="NaN">NaNs</a> or infinities.
</p>
<h3><span id="3DNow.21"></span><span class="mw-headline" id="3DNow!">3DNow!</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=29" title="Edit section: 3DNow!">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="http://en.wikipedia.org/wiki/3DNow!" title="3DNow!">3DNow!</a></div>
<table class="box-Unreferenced_section plainlinks metadata ambox ambox-content ambox-Unreferenced" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="http://en.wikipedia.org/wiki/File:Question_book-new.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>does not <a href="Wikipedia%253ACiting_sources.html" title="Wikipedia:Citing sources">cite</a> any <a href="http://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">sources</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=X86&amp;action=edit">improve this section</a> by <a href="http://en.wikipedia.org/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>. Unsourced material may be challenged and <a href="http://en.wikipedia.org/wiki/Wikipedia:Verifiability#Burden_of_evidence" title="Wikipedia:Verifiability">removed</a>.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?as_eq=wikipedia&amp;q=%22X86%22">"X86"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?tbm=nws&amp;q=%22X86%22+-wikipedia">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?&amp;q=%22X86%22+site:news.google.com/newspapers&amp;source=newspapers">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?tbs=bks:1&amp;q=%22X86%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://scholar.google.com/scholar?q=%22X86%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22X86%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <small class="date-container"><i>(<span class="date">February 2013</span>)</i></small><small class="hide-when-compact"><i> (<a href="http://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<p>In 1997 AMD introduced 3DNow!. The introduction of this technology coincided with the rise of <a href="http://en.wikipedia.org/wiki/3D_computer_graphics" title="3D computer graphics">3D</a> entertainment applications and was designed to improve the CPU's <a href="http://en.wikipedia.org/wiki/Vector_processing" class="mw-redirect" title="Vector processing">vector processing</a> performance of graphic-intensive applications. 3D video game developers and 3D graphics hardware vendors use 3DNow! to enhance their performance on AMD's <a href="http://en.wikipedia.org/wiki/AMD_K6" title="AMD K6">K6</a> and <a href="http://en.wikipedia.org/wiki/Athlon" title="Athlon">Athlon</a> series of processors.
</p><p>3DNow! was designed to be the natural evolution of MMX from integers to floating point. As such, it uses exactly the same register naming convention as MMX, that is MM0 through MM7. The only difference is that instead of packing integers into these registers, two <a href="http://en.wikipedia.org/wiki/Single_precision" class="mw-redirect" title="Single precision">single precision</a> floating point numbers are packed into each register. The advantage of aliasing the FPU registers is that the same instruction and data structures used to save the state of the FPU registers can also be used to save 3DNow! register states. Thus no special modifications are required to be made to operating systems which would otherwise not know about them.
</p>
<h3><span class="mw-headline" id="SSE">SSE</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=30" title="Edit section: SSE">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="box-Unreferenced_section plainlinks metadata ambox ambox-content ambox-Unreferenced" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="http://en.wikipedia.org/wiki/File:Question_book-new.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>does not <a href="Wikipedia%253ACiting_sources.html" title="Wikipedia:Citing sources">cite</a> any <a href="http://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">sources</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=X86&amp;action=edit">improve this section</a> by <a href="http://en.wikipedia.org/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>. Unsourced material may be challenged and <a href="http://en.wikipedia.org/wiki/Wikipedia:Verifiability#Burden_of_evidence" title="Wikipedia:Verifiability">removed</a>.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?as_eq=wikipedia&amp;q=%22X86%22">"X86"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?tbm=nws&amp;q=%22X86%22+-wikipedia">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?&amp;q=%22X86%22+site:news.google.com/newspapers&amp;source=newspapers">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?tbs=bks:1&amp;q=%22X86%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://scholar.google.com/scholar?q=%22X86%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22X86%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <small class="date-container"><i>(<span class="date">February 2013</span>)</i></small><small class="hide-when-compact"><i> (<a href="http://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<div role="note" class="hatnote navigation-not-searchable">Main articles: <a href="http://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">Streaming SIMD Extensions</a>, <a href="http://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a>, <a href="http://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a>, <a href="http://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="http://en.wikipedia.org/wiki/SSE4" title="SSE4">SSE4</a>, and <a href="http://en.wikipedia.org/wiki/SSE5" title="SSE5">SSE5</a></div>
<p>In 1999, Intel introduced the Streaming SIMD Extensions (SSE) <a href="http://en.wikipedia.org/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a>, following in 2000 with SSE2. The first addition allowed offloading of basic floating-point operations from the x87 stack and the second made MMX almost obsolete and allowed the instructions to be realistically targeted by conventional compilers. Introduced in 2004 along with the <a href="http://en.wikipedia.org/wiki/Intel_Prescott" class="mw-redirect" title="Intel Prescott"><i>Prescott</i></a> revision of the <a href="http://en.wikipedia.org/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> processor, SSE3 added specific memory and <a href="http://en.wikipedia.org/wiki/Thread_(computing)" title="Thread (computing)">thread</a>-handling instructions to boost the performance of Intel's <a href="http://en.wikipedia.org/wiki/HyperThreading" class="mw-redirect" title="HyperThreading">HyperThreading</a> technology. AMD licensed the SSE3 instruction set and implemented most of the SSE3 instructions for its revision E and later Athlon 64 processors. The Athlon 64 does not support HyperThreading and lacks those SSE3 instructions used only for HyperThreading.
</p><p>SSE discarded all legacy connections to the FPU stack. This also meant that this instruction set discarded all legacy connections to previous generations of SIMD instruction sets like MMX. But it freed the designers up, allowing them to use larger registers, not limited by the size of the FPU registers. The designers created eight 128-bit registers, named XMM0 through XMM7. (<i>Note</i>: in <a href="http://en.wikipedia.org/wiki/X86-64" title="X86-64">AMD64</a>, the number of SSE XMM registers has been increased from 8 to 16.) However, the downside was that operating systems had to have an awareness of this new set of instructions in order to be able to save their register states. So Intel created a slightly modified version of Protected mode, called Enhanced mode which enables the usage of SSE instructions, whereas they stay disabled in regular Protected mode. An OS that is aware of SSE will activate Enhanced mode, whereas an unaware OS will only enter into traditional Protected mode.
</p><p>SSE is a SIMD instruction set that works only on floating point values, like 3DNow!. However, unlike 3DNow! it severs all legacy connection to the FPU stack. Because it has larger registers than 3DNow!, SSE can pack twice the number of <a href="http://en.wikipedia.org/wiki/Single_precision" class="mw-redirect" title="Single precision">single precision</a> floats into its registers. The original SSE was limited to only single-precision numbers, like 3DNow!. The SSE2 introduced the capability to pack <a href="http://en.wikipedia.org/wiki/Double_precision" class="mw-redirect" title="Double precision">double precision</a> numbers too, which 3DNow! had no possibility of doing since a double precision number is 64-bit in size which would be the full size of a single 3DNow! MMn register. At 128&#160;bits, the SSE XMMn registers could pack two double precision floats into one register. Thus SSE2 is much more suitable for scientific calculations than either SSE1 or 3DNow!, which were limited to only single precision. SSE3 does not introduce any additional registers.
</p>
<h3><span id="Physical_Address_Extension_.28PAE.29"></span><span class="mw-headline" id="Physical_Address_Extension_(PAE)">Physical Address Extension (PAE)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=31" title="Edit section: Physical Address Extension (PAE)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="http://en.wikipedia.org/wiki/Physical_Address_Extension" title="Physical Address Extension">Physical Address Extension</a></div>
<p><a href="http://en.wikipedia.org/wiki/Physical_Address_Extension" title="Physical Address Extension">Physical Address Extension</a> or PAE was first added in the Intel <a href="http://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a>, and later by <a href="http://en.wikipedia.org/wiki/AMD" class="mw-redirect" title="AMD">AMD</a> in the Athlon processors,<sup id="cite_ref-Athlon_PAE_46-0" class="reference"><a href="X86.html#cite_note-Athlon_PAE-46">&#91;29&#93;</a></sup> to allow up to 64&#160;GB of RAM to be addressed. Without PAE, physical RAM in 32-bit protected mode is usually limited to 4&#160;<a href="http://en.wikipedia.org/wiki/Gigabyte" title="Gigabyte">GB</a>. PAE defines a different page table structure with wider page table entries and a third level of page table, allowing additional bits of physical address. Although the initial implementations on 32-bit processors theoretically supported up to 64&#160;GB of RAM, chipset and other platform limitations often restricted what could actually be used. <a href="http://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a> processors define page table structures that theoretically allow up to 52 bits of physical address, although again, chipset and other platform concerns (like the number of DIMM slots available, and the maximum RAM possible per DIMM) prevent such a large physical address space to be realized. On x86-64 processors PAE mode must be active before the switch to <a href="http://en.wikipedia.org/wiki/Long_mode" title="Long mode">long mode</a>, and must remain active while <a href="http://en.wikipedia.org/wiki/Long_mode" title="Long mode">long mode</a> is active, so while in long mode there is no "non-PAE" mode. PAE mode does not affect the width of linear or virtual addresses.
</p>
<h3><span class="mw-headline" id="x86-64">x86-64</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=32" title="Edit section: x86-64">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="box-More_citations_needed_section plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="http://en.wikipedia.org/wiki/File:Question_book-new.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, http://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>needs additional citations for <a href="http://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=X86&amp;action=edit">improve this article</a> by <a href="http://en.wikipedia.org/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?as_eq=wikipedia&amp;q=%22X86%22">"X86"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="http://www.google.com/search?tbm=nws&amp;q=%22X86%22+-wikipedia">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?&amp;q=%22X86%22+site:news.google.com/newspapers&amp;source=newspapers">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://www.google.com/search?tbs=bks:1&amp;q=%22X86%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="http://scholar.google.com/scholar?q=%22X86%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22X86%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <small class="date-container"><i>(<span class="date">March 2016</span>)</i></small><small class="hide-when-compact"><i> (<a href="http://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="http://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a></div>
<div class="thumb tright"><div class="thumbinner" style="width:282px;"><a href="http://en.wikipedia.org/wiki/File:Processor_families_in_TOP500_supercomputers.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/280px-Processor_families_in_TOP500_supercomputers.svg.png" decoding="async" width="280" height="203" class="thumbimage" srcset="http://upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/420px-Processor_families_in_TOP500_supercomputers.svg.png 1.5x, http://upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/560px-Processor_families_in_TOP500_supercomputers.svg.png 2x" data-file-width="1201" data-file-height="869" /></a>  <div class="thumbcaption"><div class="magnify"><a href="http://en.wikipedia.org/wiki/File:Processor_families_in_TOP500_supercomputers.svg" class="internal" title="Enlarge"></a></div>In <a href="http://en.wikipedia.org/wiki/Supercomputer" title="Supercomputer">supercomputer</a> <a href="http://en.wikipedia.org/wiki/Computer_cluster" title="Computer cluster">clusters</a> (as tracked by <a href="http://en.wikipedia.org/wiki/TOP_500" class="mw-redirect" title="TOP 500">TOP 500</a> data and visualized on the diagram above, last updated 2013), the appearance of 64-bit extensions for the x86 architecture enabled 64-bit x86 processors by AMD and Intel (olive-drab with small open circles, and red with small open circles, in the diagram, respectively) to replace most RISC processor architectures previously used in such systems (including <a href="http://en.wikipedia.org/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>, <a href="http://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a>, <a href="http://en.wikipedia.org/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a> and others), as well as 32-bit x86 (green on the diagram), even though Intel itself initially tried unsuccessfully to replace x86 with a new incompatible 64-bit architecture in the <a href="http://en.wikipedia.org/wiki/Itanium" title="Itanium">Itanium</a> processor. The main non-x86 architecture which is still used, as of 2014, in supercomputing clusters is the <a href="http://en.wikipedia.org/wiki/Power_ISA" title="Power ISA">Power ISA</a> used by <a href="http://en.wikipedia.org/wiki/IBM_POWER_microprocessors" title="IBM POWER microprocessors">IBM POWER microprocessors</a> (blue with diamond tiling in the diagram), with SPARC as a distant second.</div></div></div>
<p>By the 2000s, 32-bit x86 processors' limitations in memory addressing were an obstacle to their utilization in high-performance computing clusters and powerful desktop workstations. The aged 32-bit x86 was competing with much more advanced 64-bit RISC architectures which could address much more memory. Intel and the whole x86 ecosystem needed 64-bit memory addressing if x86 was to survive the 64-bit computing era, as workstation and desktop software applications were soon to start hitting the limitations present in 32-bit memory addressing. However, Intel felt that it was the right time to make a bold step and use the transition to 64-bit desktop computers for a transition away from the x86 architecture in general, an experiment which ultimately failed.
</p><p>In 2001, Intel attempted to introduce a non-x86 64-bit architecture named <a href="http://en.wikipedia.org/wiki/IA-64" title="IA-64">IA-64</a> in its <a href="http://en.wikipedia.org/wiki/Itanium" title="Itanium">Itanium</a> processor, initially aiming for the <a href="http://en.wikipedia.org/wiki/High-performance_computing" class="mw-redirect" title="High-performance computing">high-performance computing</a> market, hoping that it would eventually replace the 32-bit x86.<sup id="cite_ref-47" class="reference"><a href="X86.html#cite_note-47">&#91;30&#93;</a></sup> While IA-64 was incompatible with x86, the Itanium processor did provide <a href="http://en.wikipedia.org/wiki/Emulator" title="Emulator">emulation</a> capabilities for translating x86 instructions into IA-64, but this affected the performance of x86 programs so badly that it was rarely, if ever, actually useful to the users: programmers should rewrite x86 programs for the IA-64 architecture or their performance on Itanium would be orders of magnitude worse than on a true x86 processor. The market rejected the Itanium processor since it broke <a href="http://en.wikipedia.org/wiki/Backward_compatibility" title="Backward compatibility">backward compatibility</a> and preferred to continue using x86 chips, and very few programs were rewritten for IA-64.
</p><p>AMD decided to take another path toward 64-bit memory addressing, making sure backward compatibility would not suffer. In April 2003, AMD released the first x86 processor with 64-bit general-purpose registers, the <a href="http://en.wikipedia.org/wiki/Opteron" title="Opteron">Opteron</a>, capable of addressing much more than 4&#160;<a href="http://en.wikipedia.org/wiki/Gigabyte" title="Gigabyte">GB</a> of virtual memory using the new <a href="http://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a> extension (also known as AMD64 or x64). The 64-bit extensions to the x86 architecture were enabled only in the newly introduced <a href="http://en.wikipedia.org/wiki/Long_mode" title="Long mode">long mode</a>, therefore 32-bit and 16-bit applications and operating systems could simply continue using an AMD64 processor in protected or other modes, without even the slightest sacrifice of performance<sup id="cite_ref-x86-compat-perf_48-0" class="reference"><a href="X86.html#cite_note-x86-compat-perf-48">&#91;31&#93;</a></sup> and with full compatibility back to the original instructions of the 16-bit Intel 8086.<sup id="cite_ref-amd-24593_49-0" class="reference"><a href="X86.html#cite_note-amd-24593-49">&#91;32&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p13–14</span>)</sup> The market responded positively, adopting the 64-bit AMD processors for both high-performance applications and business or home computers.
</p><p>Seeing the market rejecting the incompatible Itanium processor and Microsoft supporting AMD64, Intel had to respond and introduced its own x86-64 processor, the "<a href="http://en.wikipedia.org/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a>" Pentium&#160;4, in July 2004.<sup id="cite_ref-50" class="reference"><a href="X86.html#cite_note-50">&#91;33&#93;</a></sup> As a result, the Itanium processor with its IA-64 instruction set is rarely used and x86, through its x86-64 incarnation, is still the dominant CPU architecture in non-embedded computers.
</p><p>x86-64 also introduced the <a href="http://en.wikipedia.org/wiki/NX_bit" title="NX bit">NX bit</a>, which offers some protection against security bugs caused by <a href="http://en.wikipedia.org/wiki/Buffer_overrun" class="mw-redirect" title="Buffer overrun">buffer overruns</a>.
</p><p>As a result of AMD's 64-bit contribution to the x86 lineage and its subsequent acceptance by Intel, the 64-bit RISC architectures ceased to be a threat to the x86 ecosystem and almost disappeared from the workstation market. x86-64 began to be utilized in powerful <a href="http://en.wikipedia.org/wiki/Supercomputer" title="Supercomputer">supercomputers</a> (in its <a href="http://en.wikipedia.org/wiki/AMD_Opteron" class="mw-redirect" title="AMD Opteron">AMD Opteron</a> and <a href="http://en.wikipedia.org/wiki/Intel_Xeon" class="mw-redirect" title="Intel Xeon">Intel Xeon</a> incarnations), a market which was previously the natural habitat for 64-bit RISC designs (such as the <a href="http://en.wikipedia.org/wiki/IBM_POWER_microprocessors" title="IBM POWER microprocessors">IBM POWER microprocessors</a> or <a href="http://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a> processors). The great leap toward 64-bit computing and the maintenance of backward compatibility with 32-bit and 16-bit software enabled the x86 architecture to become an extremely flexible platform today, with x86 chips being utilized from small low-power systems (for example, <a href="http://en.wikipedia.org/wiki/Intel_Quark" title="Intel Quark">Intel Quark</a> and <a href="http://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Intel Atom</a>) to fast gaming desktop computers (for example, <a href="http://en.wikipedia.org/wiki/Intel_Core_i7" class="mw-redirect" title="Intel Core i7">Intel Core i7</a> and <a href="http://en.wikipedia.org/wiki/AMD_FX" title="AMD FX">AMD FX</a>/<a href="http://en.wikipedia.org/wiki/Ryzen" title="Ryzen">Ryzen</a>), and even dominate large supercomputing <a href="http://en.wikipedia.org/wiki/Computer_cluster" title="Computer cluster">clusters</a>, effectively leaving only the <a href="http://en.wikipedia.org/wiki/ARM_architecture" title="ARM architecture">ARM</a> 32-bit and 64-bit RISC architecture as a competitor in the <a href="Smartphone.html" title="Smartphone">smartphone</a> and <a href="Tablet_computer.html" title="Tablet computer">tablet</a> market.
</p>
<h3><span class="mw-headline" id="Virtualization">Virtualization</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=33" title="Edit section: Virtualization">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="http://en.wikipedia.org/wiki/X86_virtualization" title="X86 virtualization">x86 virtualization</a></div>
<p>Prior to 2005 x86 architecture processors were unable to meet the <a href="http://en.wikipedia.org/wiki/Popek_and_Goldberg_virtualization_requirements" title="Popek and Goldberg virtualization requirements">Popek and Goldberg requirements</a> - a specification for virtualization created in 1974 by <a href="http://en.wikipedia.org/wiki/Gerald_J._Popek" title="Gerald J. Popek">Gerald J. Popek</a> and <a href="http://en.wikipedia.org/wiki/Robert_P._Goldberg" title="Robert P. Goldberg">Robert P. Goldberg</a>. However both proprietary and open-source <a href="http://en.wikipedia.org/wiki/X86_virtualization" title="X86 virtualization">x86 virtualization</a> hypervisor products were developed using <a href="http://en.wikipedia.org/wiki/Shadow_page_tables" class="mw-redirect" title="Shadow page tables">software-based virtualization</a>. Proprietary systems include <a href="http://en.wikipedia.org/wiki/Hyper-V" title="Hyper-V">Hyper-V</a>, <a href="http://en.wikipedia.org/wiki/Parallels_Workstation" title="Parallels Workstation">Parallels Workstation</a>, <a href="http://en.wikipedia.org/wiki/VMware_ESX" class="mw-redirect" title="VMware ESX">VMware ESX</a>, <a href="http://en.wikipedia.org/wiki/VMware_Workstation" title="VMware Workstation">VMware Workstation</a>, <a href="http://en.wikipedia.org/wiki/VMware_Workstation_Player" title="VMware Workstation Player">VMware Workstation Player</a> and <a href="http://en.wikipedia.org/wiki/Windows_Virtual_PC" title="Windows Virtual PC">Windows Virtual PC</a>, while <a href="http://en.wikipedia.org/wiki/Free_and_open-source" class="mw-redirect" title="Free and open-source">free and open-source</a> systems include <a href="http://en.wikipedia.org/wiki/QEMU" title="QEMU">QEMU</a>, <a href="http://en.wikipedia.org/wiki/KQEMU" class="mw-redirect" title="KQEMU">KQEMU</a>, <a href="http://en.wikipedia.org/wiki/VirtualBox" title="VirtualBox">VirtualBox</a> and <a href="http://en.wikipedia.org/wiki/Xen" title="Xen">Xen</a>.
</p><p>The introduction of the AMD-V and Intel VT-x instruction sets in 2005 allowed x86 processors to meet the Popek and Goldberg virtualization requirements.<sup id="cite_ref-51" class="reference"><a href="X86.html#cite_note-51">&#91;34&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=34" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="div-col columns column-width" style="-moz-column-width: 25em; -webkit-column-width: 25em; column-width: 25em;">
<ul><li><a href="http://en.wikipedia.org/wiki/X86_assembly_language" title="X86 assembly language">x86 assembly language</a></li>
<li><a href="http://en.wikipedia.org/wiki/X86_instruction_listings" title="X86 instruction listings">x86 instruction listings</a></li>
<li><a href="http://en.wikipedia.org/wiki/CPUID" title="CPUID">CPUID</a></li>
<li><a href="http://en.wikipedia.org/wiki/Itanium" title="Itanium">Itanium</a></li>
<li><a href="http://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a></li>
<li><a href="http://en.wikipedia.org/wiki/680x0" class="mw-redirect" title="680x0">680x0</a>, a competing architecture in the 16 &amp; early 32bit eras</li>
<li><a href="http://en.wikipedia.org/wiki/PowerPC" title="PowerPC">PowerPC</a>, a competing architecture in the later 32bit and 64bit eras</li>
<li><a href="http://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></li>
<li><a href="http://en.wikipedia.org/wiki/List_of_AMD_microprocessors" title="List of AMD microprocessors">List of AMD microprocessors</a></li>
<li><a href="http://en.wikipedia.org/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">List of Intel microprocessors</a></li>
<li><a href="http://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">List of Intel CPU microarchitectures</a></li>
<li><a href="http://en.wikipedia.org/wiki/List_of_VIA_microprocessors" class="mw-redirect" title="List of VIA microprocessors">List of VIA microprocessors</a></li>
<li><a href="http://en.wikipedia.org/wiki/List_of_x86_manufacturers" title="List of x86 manufacturers">List of x86 manufacturers</a></li>
<li><a href="http://en.wikipedia.org/wiki/Input/Output_Base_Address" class="mw-redirect" title="Input/Output Base Address">Input/Output Base Address</a></li>
<li><a href="http://en.wikipedia.org/wiki/Interrupt_request" class="mw-redirect" title="Interrupt request">Interrupt request</a></li>
<li><a href="http://en.wikipedia.org/wiki/IAPX" title="IAPX">iAPX</a></li>
<li><a href="http://en.wikipedia.org/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li></ul>
</div>
<h2><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=35" title="Edit section: Notes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: lower-alpha;">
<ol class="references">
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-2">^</a></b></span> <span class="reference-text">Unlike the <a href="http://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a> (and specific electronic and physical implementation) used for a specific microprocessor design.</span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-3">^</a></b></span> <span class="reference-text">Intel abandoned its "x86" naming scheme with the <i><a href="http://en.wikipedia.org/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">P5</a> <a href="http://en.wikipedia.org/wiki/Pentium_(brand)" class="mw-redirect" title="Pentium (brand)">Pentium</a></i> during 1993 (as <i>numbers</i> could not be trademarked). However, the term x86 was already established among technicians, compiler writers etc.</span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-5">^</a></b></span> <span class="reference-text">The <a href="http://en.wikipedia.org/wiki/GRID_Compass" class="mw-redirect" title="GRID Compass">GRID Compass</a> laptop, for instance.</span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-7">^</a></b></span> <span class="reference-text">Including the <a href="http://en.wikipedia.org/wiki/8088" class="mw-redirect" title="8088">8088</a>, <a href="http://en.wikipedia.org/wiki/80186" class="mw-redirect" title="80186">80186</a>, <a href="http://en.wikipedia.org/wiki/80188" class="mw-redirect" title="80188">80188</a> and <a href="http://en.wikipedia.org/wiki/80286" class="mw-redirect" title="80286">80286</a> processors.</span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-8">^</a></b></span> <span class="reference-text">Such a system also contained the usual mix of standard <a href="http://en.wikipedia.org/wiki/7400_series" class="mw-redirect" title="7400 series">7400 series</a> support components, including <a href="http://en.wikipedia.org/wiki/Multiplexer" title="Multiplexer">multiplexers</a>, buffers and <a href="http://en.wikipedia.org/wiki/Glue_logic" title="Glue logic">glue logic</a>.</span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-10">^</a></b></span> <span class="reference-text">The actual meaning of <a href="http://en.wikipedia.org/wiki/IAPX" title="IAPX">iAPX</a> was <i>Intel Advanced Performance Architecture</i>, or sometimes <i>Intel Advanced Processor Architecture</i>.</span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-13">^</a></b></span> <span class="reference-text">late 1981 to early 1984, approximately</span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-15">^</a></b></span> <span class="reference-text">The embedded processor market is populated by more than 25 different <a href="http://en.wikipedia.org/wiki/Instruction_set" class="mw-redirect" title="Instruction set">architectures</a>, which, due to the price sensitivity, low power and hardware simplicity requirements, outnumber the x86.</span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-21">^</a></b></span> <span class="reference-text">The NEC V20 and V30 also provided the older 8080 instruction set, allowing PCs equipped with these microprocessors to operate CP/M applications at full speed (i.e., without the need to simulate an 8080 by software).</span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-22">^</a></b></span> <span class="reference-text"><a href="http://en.wikipedia.org/wiki/Fabless" class="mw-redirect" title="Fabless">Fabless</a> companies designed the chip and contracted another company to manufacture it, while fabbed companies would do both the design and the manufacturing themselves. Some companies started as fabbed manufacturers and later became fabless designers, one such example being AMD.</span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-23">^</a></b></span> <span class="reference-text">It had a slower FPU however, which is slightly ironic as Cyrix started out as a designer of fast Floating point units for x86 processors.</span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-25">^</a></b></span> <span class="reference-text">16-bit and 32-bit microprocessors were introduced during 1978 and 1985 respectively; plans for 64-bit was announced during 1999 and gradually introduced from 2003 and onwards.</span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-26">^</a></b></span> <span class="reference-text">Some "CISC" designs, such as the <a href="http://en.wikipedia.org/wiki/PDP-11" title="PDP-11">PDP-11</a>, may use two.</span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-27">^</a></b></span> <span class="reference-text">That is because integer arithmetic generates carry between subsequent bits (unlike simple bitwise operations).</span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-40">^</a></b></span> <span class="reference-text">Two MSRs of particular interest are SYSENTER_EIP_MSR and SYSENTER_ESP_MSR, introduced on the Pentium® II processor, which store the address of the kernel mode system service handler and corresponding kernel stack pointer. Initialized during system startup, SYSENTER_EIP_MSR and SYSENTER_ESP_MSR are used by the SYSENTER (Intel) or SYSCALL (AMD) instructions to achieve Fast System Calls, about three times faster than the software interrupt method used previously.</span>
</li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-42">^</a></b></span> <span class="reference-text">Because a segmented address is the sum of a 16-bit segment multiplied by 16 and a 16-bit offset, the maximum address is 1,114,095 (10FFEF&#160;hex), for an addressability of 1,114,096&#160;bytes&#160;= 1&#160;MB&#160;+ 65,520&#160;bytes.  Before the 80286, x86 CPUs had only 20 physical address lines (address bit signals), so the 21st bit of the address, bit 20, was dropped and addresses past 1&#160;MB were mirrors of the low end of the address space (starting from address zero).  Since the 80286, all x86 CPUs have at least 24 physical address lines, and bit 20 of the computed address is brought out onto the address bus in real mode, allowing the CPU to address the full 1,114,096 bytes reachable with an x86 segmented address.  On the popular IBM PC platform, switchable hardware to disable the 21st address bit was added to machines with an 80286 or later so that all programs designed for 8088/8086-based models could run, while newer software could take advantage of the "high" memory in real mode and the full 16&#160;MB or larger address space in protected mode&#8212;see A20 gate.</span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-44">^</a></b></span> <span class="reference-text">An extra descriptor record at the top of the table is also required, because the table starts at zero but the minimum descriptor index that can be loaded into a segment register is 1; the value 0 is reserved to represent a segment register that points to no segment.</span>
</li>
</ol></div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=36" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-1">^</a></b></span> <span class="reference-text"><cite id="CITEREFPryce,_Dave1989" class="citation pressrelease">Pryce, Dave (May 11, 1989). "80486 32-bit CPU breaks new ground in chip density and operating performance. (Intel Corp.) (product announcement) EDN" (Press release).</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=80486+32-bit+CPU+breaks+new+ground+in+chip+density+and+operating+performance.+%28Intel+Corp.%29+%28product+announcement%29+EDN&amp;rft.date=1989-05-11&amp;rft.au=Pryce%2C+Dave&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r951705291">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background-image:url("http://upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png");background-image:linear-gradient(transparent,transparent),url("http://upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg");background-repeat:no-repeat;background-size:9px;background-position:right .1em center}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background-image:url("http://upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png");background-image:linear-gradient(transparent,transparent),url("http://upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg");background-repeat:no-repeat;background-size:9px;background-position:right .1em center}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background-image:url("http://upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png");background-image:linear-gradient(transparent,transparent),url("http://upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg");background-repeat:no-repeat;background-size:9px;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background-image:url("../../upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png");background-image:linear-gradient(transparent,transparent),url("http://upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg");background-repeat:no-repeat;background-size:12px;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}</style></span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-4">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://opencores.org/project,zet86">"Zet - The x86 (IA-32) open implementation&#160;:: Overview"</a>. opencores.org. November 4, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">January 5,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Zet+-+The+x86+%28IA-32%29+open+implementation+%3A%3A+Overview&amp;rft.pub=opencores.org&amp;rft.date=2013-11-04&amp;rft_id=http%3A%2F%2Fopencores.org%2Fproject%2Czet86&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-6">^</a></b></span> <span class="reference-text">
<cite id="CITEREFBrandon2015" class="citation web">Brandon, Jonathan (April 15, 2015). <a rel="nofollow" class="external text" href="http://www.businesscloudnews.com/2015/04/15/a-rack-of-their-own-the-cloud-beyond-x86/">"The cloud beyond x86: How old architectures are making a comeback"</a>. <i>businesscloudnews.com</i>. Business Cloud News<span class="reference-accessdate">. Retrieved <span class="nowrap">November 16,</span> 2016</span>. <q>Despite the dominance of x86 in the datacentre it is difficult to ignore the noise vendors have been making over the past couple of years around non-x86 architectures like ARM...</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=businesscloudnews.com&amp;rft.atitle=The+cloud+beyond+x86%3A+How+old+architectures+are+making+a+comeback&amp;rft.date=2015-04-15&amp;rft.aulast=Brandon&amp;rft.aufirst=Jonathan&amp;rft_id=http%3A%2F%2Fwww.businesscloudnews.com%2F2015%2F04%2F15%2Fa-rack-of-their-own-the-cloud-beyond-x86%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-9">^</a></b></span> <span class="reference-text"><cite id="CITEREFJohn_C_Dvorak" class="citation web">John C Dvorak. <a rel="nofollow" class="external text" href="http://www.dvorak.org/blog/whatever-happened-to-the-intel-iapx432/">"Whatever Happened to the Intel iAPX432?"</a>. Dvorak.org<span class="reference-accessdate">. Retrieved <span class="nowrap">April 18,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Whatever+Happened+to+the+Intel+iAPX432%3F&amp;rft.pub=Dvorak.org&amp;rft.au=John+C+Dvorak&amp;rft_id=http%3A%2F%2Fwww.dvorak.org%2Fblog%2Fwhatever-happened-to-the-intel-iapx432%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-i286-11"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-i286_11-0">^</a></b></span> <span class="reference-text"><cite class="citation book"><a rel="nofollow" class="external text" href="http://bitsavers.org/components/intel/80286/210498-001_iAPX_286_Programmers_Reference_1983.pdf"><i>iAPX 286 Programmer's Reference</i></a> <span class="cs1-format">(PDF)</span>. Intel. 1983.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=iAPX+286+Programmer%27s+Reference&amp;rft.pub=Intel&amp;rft.date=1983&amp;rft_id=http%3A%2F%2Fbitsavers.org%2Fcomponents%2Fintel%2F80286%2F210498-001_iAPX_286_Programmers_Reference_1983.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-i86-12"><span class="mw-cite-backlink">^ <a href="X86.html#cite_ref-i86_12-0"><sup><i><b>a</b></i></sup></a> <a href="X86.html#cite_ref-i86_12-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation book"><a rel="nofollow" class="external text" href="http://bitsavers.org/components/intel/_dataBooks/1981_iAPX_86_88_Users_Manual.pdf"><i>iAPX 86, 88 User's Manual</i></a> <span class="cs1-format">(PDF)</span>. Intel. August 1981.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=iAPX+86%2C+88+User%27s+Manual&amp;rft.pub=Intel&amp;rft.date=1981-08&amp;rft_id=http%3A%2F%2Fbitsavers.org%2Fcomponents%2Fintel%2F_dataBooks%2F1981_iAPX_86_88_Users_Manual.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-14">^</a></b></span> <span class="reference-text"><cite id="CITEREFBenj_Edwards2008" class="citation web">Benj Edwards (June 16, 2008). <a rel="nofollow" class="external text" href="http://www.pcworld.com/article/146957/birth_of_a_standard_the_intel_8086_microprocessor.html">"Birth of a Standard: The Intel 8086 Microprocessor"</a>. <i>PCWorld</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 14,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PCWorld&amp;rft.atitle=Birth+of+a+Standard%3A+The+Intel+8086+Microprocessor&amp;rft.date=2008-06-16&amp;rft.au=Benj+Edwards&amp;rft_id=http%3A%2F%2Fwww.pcworld.com%2Farticle%2F146957%2Fbirth_of_a_standard_the_intel_8086_microprocessor.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-16">^</a></b></span> <span class="reference-text"><cite id="CITEREFStanley_Mazor2010" class="citation journal">Stanley Mazor (January–March 2010). "Intel's 8086". <i>IEEE Annals of the History of Computing</i>. <b>32</b> (1): 75–79. <a href="http://en.wikipedia.org/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FMAHC.2010.22">10.1109/MAHC.2010.22</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Annals+of+the+History+of+Computing&amp;rft.atitle=Intel%27s+8086&amp;rft.volume=32&amp;rft.issue=1&amp;rft.pages=75-79&amp;rft.date=2010-01%2F2010-03&amp;rft_id=info%3Adoi%2F10.1109%2FMAHC.2010.22&amp;rft.au=Stanley+Mazor&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-17">^</a></b></span> <span class="reference-text"><cite class="citation pressrelease"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20000302151607/http://www1.amd.com/newsroom/display/1,1528,435,00.html">"AMD Discloses New Technologies At Microprocessor Forum"</a> (Press release). <a href="Advanced_Micro_Devices.html" title="Advanced Micro Devices">AMD</a>. October 5, 1999. Archived from <a rel="nofollow" class="external text" href="http://www1.amd.com/newsroom/display/1,1528,435,00.html">the original</a> on March 2, 2000. <q>"Time and again, processor architects have looked at the inelegant x86 architecture and declared it cannot be stretched to accommodate the latest innovations," said Nathan Brookwood, principal analyst, Insight 64.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD+Discloses+New+Technologies+At+Microprocessor+Forum&amp;rft.pub=AMD&amp;rft.date=1999-10-05&amp;rft_id=http%3A%2F%2Fwww1.amd.com%2Fnewsroom%2Fdisplay%2F1%2C1528%2C435%2C00.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-18">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.eweek.com/c/a/IT-Infrastructure/Microsoft-to-End-Intel-Itanium-Support-370349">"Microsoft to End Intel Itanium Support"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">September 14,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Microsoft+to+End+Intel+Itanium+Support&amp;rft_id=http%3A%2F%2Fwww.eweek.com%2Fc%2Fa%2FIT-Infrastructure%2FMicrosoft-to-End-Intel-Itanium-Support-370349&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-intel-optimization-for-macro-fusion-19"><span class="mw-cite-backlink">^ <a href="X86.html#cite_ref-intel-optimization-for-macro-fusion_19-0"><sup><i><b>a</b></i></sup></a> <a href="X86.html#cite_ref-intel-optimization-for-macro-fusion_19-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://software.intel.com/sites/default/files/managed/9e/bc/64-ia-32-architectures-optimization-manual.pdf">"Intel 64 and IA-32 Architectures Optimization Reference Manual"</a> <span class="cs1-format">(PDF)</span>. Intel. September 2019. 3.4.2.2 Optimizing for Macro-fusion.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Optimization+Reference+Manual&amp;rft.pages=3.4.2.2+Optimizing+for+Macro-fusion&amp;rft.pub=Intel&amp;rft.date=2019-09&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fsites%2Fdefault%2Ffiles%2Fmanaged%2F9e%2Fbc%2F64-ia-32-architectures-optimization-manual.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-agner-fog-microarchitecture-20"><span class="mw-cite-backlink">^ <a href="X86.html#cite_ref-agner-fog-microarchitecture_20-0"><sup><i><b>a</b></i></sup></a> <a href="X86.html#cite_ref-agner-fog-microarchitecture_20-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite id="CITEREFFog" class="citation web">Fog, Agner. <a rel="nofollow" class="external text" href="https://www.agner.org/optimize/microarchitecture.pdf">"The microarchitecture of Intel, AMD and VIA CPUs"</a> <span class="cs1-format">(PDF)</span>. p.&#160;107. <q>Core2 can do macro-op fusion only in 16-bit and 32-bit mode. Core Nehalem can also do this in 64-bit mode.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+microarchitecture+of+Intel%2C+AMD+and+VIA+CPUs&amp;rft.pages=107&amp;rft.aulast=Fog&amp;rft.aufirst=Agner&amp;rft_id=https%3A%2F%2Fwww.agner.org%2Foptimize%2Fmicroarchitecture.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-24">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://support.microsoft.com/kb/896334">"Setup and installation considerations for Windows x64 Edition-based computers"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">September 14,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Setup+and+installation+considerations+for+Windows+x64+Edition-based+computers&amp;rft_id=http%3A%2F%2Fsupport.microsoft.com%2Fkb%2F896334&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-28">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/support/processors/sb/CS-030169.htm?wapkw=8086+processor">"Processors — What mode of addressing do the Intel Processors use?"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">September 14,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Processors+%E2%80%94+What+mode+of+addressing+do+the+Intel+Processors+use%3F&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fsupport%2Fprocessors%2Fsb%2FCS-030169.htm%3Fwapkw%3D8086%2Bprocessor&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-29">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://software.intel.com/sites/products/documentation/doclib/iss/2013/amplifier/lin/ug_docs/GUID-143D1B76-D97F-454F-9B4B-91F2D791B66D.htm">"DSB Switches"</a>. <i>Intel VTune Amplifier 2013</i>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">August 26,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+VTune+Amplifier+2013&amp;rft.atitle=DSB+Switches&amp;rft_id=http%3A%2F%2Fsoftware.intel.com%2Fsites%2Fproducts%2Fdocumentation%2Fdoclib%2Fiss%2F2013%2Famplifier%2Flin%2Fug_docs%2FGUID-143D1B76-D97F-454F-9B4B-91F2D791B66D.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-30">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://bitsavers.org/components/intel/8086/9800722-03_The_8086_Family_Users_Manual_Oct79.pdf">"The 8086 Family User's Manual"</a> <span class="cs1-format">(PDF)</span>. Intel Corporation. October 1979. pp.&#160;2–69.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+8086+Family+User%27s+Manual&amp;rft.pages=2-69&amp;rft.pub=Intel+Corporation&amp;rft.date=1979-10&amp;rft_id=http%3A%2F%2Fbitsavers.org%2Fcomponents%2Fintel%2F8086%2F9800722-03_The_8086_Family_Users_Manual_Oct79.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-31">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://bitsavers.org/components/intel/80286/210498-001_iAPX_286_Programmers_Reference_1983.pdf">"iAPX 286 Programmer's Reference Manual"</a> <span class="cs1-format">(PDF)</span>. Intel Corporation. 1983. 2.4.3 Memory Addressing Modes.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=iAPX+286+Programmer%27s+Reference+Manual&amp;rft.pages=2.4.3+Memory+Addressing+Modes&amp;rft.pub=Intel+Corporation&amp;rft.date=1983&amp;rft_id=http%3A%2F%2Fbitsavers.org%2Fcomponents%2Fintel%2F80286%2F210498-001_iAPX_286_Programmers_Reference_1983.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-32">^</a></b></span> <span class="reference-text"><cite class="citation book"><a rel="nofollow" class="external text" href="http://bitsavers.org/components/intel/80386/230985-001_80386_Programmers_Reference_Manual_1986.pdf"><i>80386 Programmer's Reference Manual</i></a> <span class="cs1-format">(PDF)</span>. Intel Corporation. 1986. 2.5.3.2 EFFECTIVE-ADDRESS COMPUTATION.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=80386+Programmer%27s+Reference+Manual&amp;rft.pages=2.5.3.2+EFFECTIVE-ADDRESS+COMPUTATION&amp;rft.pub=Intel+Corporation&amp;rft.date=1986&amp;rft_id=http%3A%2F%2Fbitsavers.org%2Fcomponents%2Fintel%2F80386%2F230985-001_80386_Programmers_Reference_Manual_1986.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-addrmodes-33"><span class="mw-cite-backlink">^ <a href="X86.html#cite_ref-addrmodes_33-0"><sup><i><b>a</b></i></sup></a> <a href="X86.html#cite_ref-addrmodes_33-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation book"><a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html"><i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture</i></a>. Intel Corporation. March 2018. Chapter 3.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Intel%C2%AE+64+and+IA-32+Architectures+Software+Developer%27s+Manual%2C+Volume+1%3A+Basic+Architecture&amp;rft.pages=Chapter+3&amp;rft.pub=Intel+Corporation&amp;rft.date=2018-03&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fprocessors%2Farchitectures-software-developer-manuals.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-34">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.cs.virginia.edu/~evans/cs216/guides/x86.html">"Guide to x86 Assembly"</a>. Cs.virginia.edu. September 11, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">February 6,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Guide+to+x86+Assembly&amp;rft.pub=Cs.virginia.edu&amp;rft.date=2013-09-11&amp;rft_id=http%3A%2F%2Fwww.cs.virginia.edu%2F~evans%2Fcs216%2Fguides%2Fx86.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-35">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.felixcloutier.com/x86/fstsw:fnstsw">"FSTSW/FNSTSW — Store x87 FPU Status Word"</a>. <q>The FNSTSW AX form of the instruction is used primarily in conditional branching...</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=FSTSW%2FFNSTSW+%E2%80%94+Store+x87+FPU+Status+Word&amp;rft_id=https%3A%2F%2Fwww.felixcloutier.com%2Fx86%2Ffstsw%3Afnstsw&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-36">^</a></b></span> <span class="reference-text"><cite class="citation book"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-vol-1-manual.pdf"><i>Intel 64 and IA-32 Architectures Software Developer's Manual Volume 1: Basic Architecture</i></a> <span class="cs1-format">(PDF)</span>. Intel. March 2013. Chapter 8.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%27s+Manual+Volume+1%3A+Basic+Architecture&amp;rft.pages=Chapter+8&amp;rft.pub=Intel&amp;rft.date=2013-03&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-vol-1-manual.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-37">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/CPUs/80287/">"Intel 80287 family"</a>. <i>CPU-world</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CPU-world&amp;rft.atitle=Intel+80287+family&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2FCPUs%2F80287%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-38">^</a></b></span> <span class="reference-text"><cite class="citation book"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-vol-1-manual.pdf"><i>Intel 64 and IA-32 Architectures Software Developer's Manual Volume 1: Basic Architecture</i></a> <span class="cs1-format">(PDF)</span>. Intel. March 2013. Chapter 9.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%27s+Manual+Volume+1%3A+Basic+Architecture&amp;rft.pages=Chapter+9&amp;rft.pub=Intel&amp;rft.date=2013-03&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-vol-1-manual.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-39">^</a></b></span> <span class="reference-text">
<cite class="citation book"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-vol-1-manual.pdf"><i>Intel 64 and IA-32 Architectures Software Developer's Manual Volume 1: Basic Architecture</i></a> <span class="cs1-format">(PDF)</span>. Intel. March 2013. Chapter 10.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%27s+Manual+Volume+1%3A+Basic+Architecture&amp;rft.pages=Chapter+10&amp;rft.pub=Intel&amp;rft.date=2013-03&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-vol-1-manual.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-41">^</a></b></span> <span class="reference-text"><cite class="citation book"><a rel="nofollow" class="external text" href="http://bitsavers.org/components/intel/80286/210498-001_iAPX_286_Programmers_Reference_1983.pdf"><i>iAPX 286 Programmer's Reference</i></a> <span class="cs1-format">(PDF)</span>. Intel. 1983. Section 1.2, "Modes of Operation"<span class="reference-accessdate">. Retrieved <span class="nowrap">January 27,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=iAPX+286+Programmer%27s+Reference&amp;rft.pages=Section+1.2%2C+%22Modes+of+Operation%22&amp;rft.pub=Intel&amp;rft.date=1983&amp;rft_id=http%3A%2F%2Fbitsavers.org%2Fcomponents%2Fintel%2F80286%2F210498-001_iAPX_286_Programmers_Reference_1983.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-43">^</a></b></span> <span class="reference-text"><cite class="citation book"><a rel="nofollow" class="external text" href="http://bitsavers.org/components/intel/80286/210498-001_iAPX_286_Programmers_Reference_1983.pdf"><i>iAPX 286 Programmer's Reference</i></a> <span class="cs1-format">(PDF)</span>. Intel. 1983. Chapter 6, "Memory Management and Virtual Addressing"<span class="reference-accessdate">. Retrieved <span class="nowrap">January 27,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=iAPX+286+Programmer%27s+Reference&amp;rft.pages=Chapter+6%2C+%22Memory+Management+and+Virtual+Addressing%22&amp;rft.pub=Intel&amp;rft.date=1983&amp;rft_id=http%3A%2F%2Fbitsavers.org%2Fcomponents%2Fintel%2F80286%2F210498-001_iAPX_286_Programmers_Reference_1983.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-45">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.geek.com/intels-yamhill-technology-x86-64-compatible/">Intel's Yamhill Technology: x86-64 compatible | Geek.com</a></span>
</li>
<li id="cite_note-Athlon_PAE-46"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-Athlon_PAE_46-0">^</a></b></span> <span class="reference-text"><cite id="CITEREFAMD,_Inc.2002" class="citation book">AMD, Inc. (February 2002). <a rel="nofollow" class="external text" href="http://pdf.datasheetcatalog.com/datasheet/AdvancedMicroDevices/mXvyvs.pdf">"Appendix E"</a> <span class="cs1-format">(PDF)</span>. <i>AMD Athlon™ Processor x86 Code Optimization Guide</i> (Revision K ed.). p.&#160;250<span class="reference-accessdate">. Retrieved <span class="nowrap">April 13,</span> 2017</span>. <q>A 2-bit index consisting of PCD and PWT bits of the page table entry is used to select one of four PAT register fields when PAE (page address extensions) is enabled, or when the PDE doesn’t describe a large page.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Appendix+E&amp;rft.btitle=AMD+Athlon%E2%84%A2+Processor+x86+Code+Optimization+Guide&amp;rft.pages=250&amp;rft.edition=Revision+K&amp;rft.date=2002-02&amp;rft.au=AMD%2C+Inc.&amp;rft_id=http%3A%2F%2Fpdf.datasheetcatalog.com%2Fdatasheet%2FAdvancedMicroDevices%2FmXvyvs.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-47">^</a></b></span> <span class="reference-text"><cite id="CITEREFManek_Dubash2006" class="citation web">Manek Dubash (July 20, 2006). <a rel="nofollow" class="external text" href="http://features.techworld.com/operating-systems/2690/will-intel-abandon-the-itanium/">"Will Intel abandon the Itanium?"</a>. <a href="http://en.wikipedia.org/wiki/Techworld" class="mw-redirect" title="Techworld">Techworld</a><span class="reference-accessdate">. Retrieved <span class="nowrap">December 19,</span> 2010</span>. <q>Once touted by Intel as a replacement for the x86 product line, expectations for Itanium have been throttled well back.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Will+Intel+abandon+the+Itanium%3F&amp;rft.pub=Techworld&amp;rft.date=2006-07-20&amp;rft.au=Manek+Dubash&amp;rft_id=http%3A%2F%2Ffeatures.techworld.com%2Foperating-systems%2F2690%2Fwill-intel-abandon-the-itanium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-x86-compat-perf-48"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-x86-compat-perf_48-0">^</a></b></span> <span class="reference-text"><cite id="CITEREFIBM_Corporation2007" class="citation web">IBM Corporation (September 6, 2007). <a rel="nofollow" class="external text" href="ftp://ftp.software.ibm.com/software/webserver/appserv/was/64bitPerf.pdf">"IBM WebSphere Application Server 64-bit Performance Demystified"</a> <span class="cs1-format">(PDF)</span>. p.&#160;14<span class="reference-accessdate">. Retrieved <span class="nowrap">April 9,</span> 2010</span>. <q>Figures 5, 6 and 7 also show the 32-bit version of WAS runs applications at full native hardware performance on the POWER and x86-64 platforms. Unlike some 64-bit processor architectures, the POWER and x86-64 hardware does not emulate 32-bit mode. Therefore applications that do not benefit from 64-bit features can run with full performance on the 32-bit version of WebSphere running on the above mentioned 64-bit platforms.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IBM+WebSphere+Application+Server+64-bit+Performance+Demystified&amp;rft.pages=14&amp;rft.date=2007-09-06&amp;rft.au=IBM+Corporation&amp;rft_id=ftp%3A%2F%2Fftp.software.ibm.com%2Fsoftware%2Fwebserver%2Fappserv%2Fwas%2F64bitPerf.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-amd-24593-49"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-amd-24593_49-0">^</a></b></span> <span class="reference-text"><cite id="CITEREFAMD_Corporation2012" class="citation web">AMD Corporation (September 2012). <a rel="nofollow" class="external text" href="http://developer.amd.com/wordpress/media/2012/10/24593_APM_v2.pdf">"Volume 2: System Programming"</a> <span class="cs1-format">(PDF)</span>. <i>AMD64 Architecture Programmer's Manual</i>. AMD Corporation<span class="reference-accessdate">. Retrieved <span class="nowrap">February 17,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AMD64+Architecture+Programmer%27s+Manual&amp;rft.atitle=Volume+2%3A+System+Programming&amp;rft.date=2012-09&amp;rft.au=AMD+Corporation&amp;rft_id=http%3A%2F%2Fdeveloper.amd.com%2Fwordpress%2Fmedia%2F2012%2F10%2F24593_APM_v2.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-50">^</a></b></span> <span class="reference-text"><cite id="CITEREFCharlie_Demerjian2003" class="citation news">Charlie Demerjian (September 26, 2003). <a rel="nofollow" class="external text" href="http://www.theinquirer.net/inquirer/news/1029651/why-intels-prescott-will-use-amd64--extensions">"Why Intel's Prescott will use AMD64 extensions"</a>. <i><a href="http://en.wikipedia.org/wiki/The_Inquirer" title="The Inquirer">The Inquirer</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">October 7,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Inquirer&amp;rft.atitle=Why+Intel%27s+Prescott+will+use+AMD64+extensions&amp;rft.date=2003-09-26&amp;rft.au=Charlie+Demerjian&amp;rft_id=http%3A%2F%2Fwww.theinquirer.net%2Finquirer%2Fnews%2F1029651%2Fwhy-intels-prescott-will-use-amd64--extensions&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="X86.html#cite_ref-51">^</a></b></span> <span class="reference-text"><cite id="CITEREFAdamsAgesen,_Ole2006" class="citation conference">Adams, Keith; Agesen, Ole (October 21–25, 2006). <a rel="nofollow" class="external text" href="http://www.vmware.com/pdf/asplos235_adams.pdf"><i>A Comparison of Software and Hardware Techniques for x86 Virtualization</i></a> <span class="cs1-format">(PDF)</span>. Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, USA, 2006. ACM 1-59593-451-0/06/0010<span class="reference-accessdate">. Retrieved <span class="nowrap">December 22,</span> 2006</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=A+Comparison+of+Software+and+Hardware+Techniques+for+x86+Virtualization&amp;rft.date=2006-10-21%2F2006-10-25&amp;rft.aulast=Adams&amp;rft.aufirst=Keith&amp;rft.au=Agesen%2C+Ole&amp;rft_id=http%3A%2F%2Fwww.vmware.com%2Fpdf%2Fasplos235_adams.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=37" title="Edit section: Further reading">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><cite id="CITEREFRosenblumGarfinkel,_Tal2005" class="citation book">Rosenblum, Mendel; Garfinkel, Tal (May 2005). <i>Virtual machine monitors: current technology and future trends</i>. <b>38</b>. pp.&#160;39–47. <a href="http://en.wikipedia.org/wiki/CiteSeerX_(identifier)" class="mw-redirect" title="CiteSeerX (identifier)">CiteSeerX</a>&#160;<span class="cs1-lock-free" title="Freely accessible"><a rel="nofollow" class="external text" href="http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.614.9870">10.1.1.614.9870</a></span>. <a href="http://en.wikipedia.org/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FMC.2005.176">10.1109/MC.2005.176</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Virtual+machine+monitors%3A+current+technology+and+future+trends&amp;rft.pages=39-47&amp;rft.date=2005-05&amp;rft_id=%2F%2Fciteseerx.ist.psu.edu%2Fviewdoc%2Fsummary%3Fdoi%3D10.1.1.614.9870&amp;rft_id=info%3Adoi%2F10.1109%2FMC.2005.176&amp;rft.aulast=Rosenblum&amp;rft.aufirst=Mendel&amp;rft.au=Garfinkel%2C+Tal&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r951705291"/></li></ul>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit&amp;section=38" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table role="presentation" class="mbox-small plainlinks sistersitebox" style="background-color:#f9f9f9;border:1px solid #aaa;color:#000">
<tbody><tr>
<td class="mbox-image"><img alt="" src="../../upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png" decoding="async" width="30" height="40" class="noviewer" srcset="../../upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/45px-Commons-logo.svg.png 1.5x, ../../upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/59px-Commons-logo.svg.png 2x" data-file-width="1024" data-file-height="1376" /></td>
<td class="mbox-text plainlist">Wikimedia Commons has media related to <i><b><a href="https://commons.wikimedia.org/wiki/Category:X86_architecture" class="extiw" title="commons:Category:X86 architecture"><span style="">X86 architecture</span></a></b></i>.</td></tr>
</tbody></table>
<table role="presentation" class="mbox-small plainlinks sistersitebox" style="background-color:#f9f9f9;border:1px solid #aaa;color:#000">
<tbody><tr>
<td class="mbox-image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/40px-Wikibooks-logo-en-noslogan.svg.png" decoding="async" width="40" height="40" class="noviewer" srcset="http://upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/60px-Wikibooks-logo-en-noslogan.svg.png 1.5x, http://upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/80px-Wikibooks-logo-en-noslogan.svg.png 2x" data-file-width="400" data-file-height="400" /></td>
<td class="mbox-text plainlist">Wikibooks has a book on the topic of: <i><b><a href="https://en.wikibooks.org/wiki/X86_Assembly/X86_Architecture" class="extiw" title="wikibooks:X86 Assembly/X86 Architecture">X86 Assembly/X86 Architecture</a></b></i></td></tr>
</tbody></table>
<ul><li><a rel="nofollow" class="external text" href="http://www.x86-guide.com/">x86 CPUs guide</a></li>
<li><a rel="nofollow" class="external text" href="http://www.itworld.com/it-management/346559/why-intel-cant-seem-retire-x86">Why Intel can't seem to retire the x86</a></li>
<li><a rel="nofollow" class="external text" href="http://www.felixcloutier.com/x86/">32/64-bit x86 Instruction Reference</a></li>
<li><a rel="nofollow" class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/">Intel Intrinsics Guide</a>, an interactive reference tool for Intel intrinsic instructions</li>
<li><a rel="nofollow" class="external text" href="https://software.intel.com/en-us/articles/intel-sdm#combined">Intel® 64 and IA-32 Architectures Software Developer’s Manuals</a></li>
<li><a rel="nofollow" class="external text" href="https://developer.amd.com/resources/developer-guides-manuals/#amd64_architecture">AMD Developer Guides, Manuals &amp; ISA Documents / AMD64 Architecture</a></li></ul>
<div role="navigation" class="navbox" aria-labelledby="x86_assembly_topics" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="http://en.wikipedia.org/wiki/Template:X86_assembly_topics" title="Template:X86 assembly topics"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="http://en.wikipedia.org/wiki/Template_talk:X86_assembly_topics" title="Template talk:X86 assembly topics"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:X86_assembly_topics&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="x86_assembly_topics" style="font-size:114%;margin:0 4em">x86 assembly topics</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Topics</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Assembly_language" title="Assembly language">Assembly language</a></li>
<li><a href="http://en.wikipedia.org/wiki/Comparison_of_assemblers" title="Comparison of assemblers">Comparison of assemblers</a></li>
<li><a href="http://en.wikipedia.org/wiki/Disassembler" title="Disassembler">Disassembler</a></li>
<li><a href="http://en.wikipedia.org/wiki/Instruction_set" class="mw-redirect" title="Instruction set">Instruction set</a></li>
<li><a href="http://en.wikipedia.org/wiki/Low-level_programming_language" title="Low-level programming language">Low-level programming language</a></li>
<li><a href="http://en.wikipedia.org/wiki/Machine_code" title="Machine code">Machine code</a></li>
<li><a href="http://en.wikipedia.org/wiki/Microassembler" title="Microassembler">Microassembler</a></li>
<li><a href="http://en.wikipedia.org/wiki/X86_assembly_language" title="X86 assembly language">x86 assembly language</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Comparison_of_assemblers#x86_assemblers" title="Comparison of assemblers">Assemblers</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/A86_(software)" title="A86 (software)">A86/A386</a></li>
<li><a href="http://en.wikipedia.org/wiki/FASM" title="FASM">Flat Assembler</a> (FASM)</li>
<li><a href="http://en.wikipedia.org/wiki/GNU_Assembler" title="GNU Assembler">GNU Assembler</a> (GAS)</li>
<li><a href="http://en.wikipedia.org/wiki/High_Level_Assembly" title="High Level Assembly">High Level Assembly</a> (HLA)</li>
<li><a href="http://en.wikipedia.org/wiki/Microsoft_Macro_Assembler" title="Microsoft Macro Assembler">Microsoft Macro Assembler</a> (MASM)</li>
<li><a href="http://en.wikipedia.org/wiki/Netwide_Assembler" title="Netwide Assembler">Netwide Assembler</a> (NASM)</li>
<li><a href="http://en.wikipedia.org/wiki/Turbo_Assembler" title="Turbo Assembler">Turbo Assembler</a> (TASM)</li>
<li><a href="http://en.wikipedia.org/wiki/Open_Watcom_Assembler" title="Open Watcom Assembler">Open Watcom Assembler</a> (WASM)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Programming<br />issues</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Call_stack" title="Call stack">Call stack</a></li>
<li><a href="http://en.wikipedia.org/wiki/FLAGS_register" title="FLAGS register">Flags</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Carry_flag" title="Carry flag">Carry flag</a></li>
<li><a href="http://en.wikipedia.org/wiki/Direction_flag" title="Direction flag">Direction flag</a></li>
<li><a href="http://en.wikipedia.org/wiki/Interrupt_flag" title="Interrupt flag">Interrupt flag</a></li>
<li><a href="http://en.wikipedia.org/wiki/Overflow_flag" title="Overflow flag">Overflow flag</a></li>
<li><a href="http://en.wikipedia.org/wiki/Zero_flag" title="Zero flag">Zero flag</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Opcode" title="Opcode">Opcode</a></li>
<li><a href="http://en.wikipedia.org/wiki/Program_counter" title="Program counter">Program counter</a></li>
<li><a href="http://en.wikipedia.org/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="http://en.wikipedia.org/wiki/X86_calling_conventions" title="X86 calling conventions">Calling conventions</a></li>
<li><a href="http://en.wikipedia.org/wiki/X86_instruction_listings" title="X86 instruction listings">Instruction listings</a></li>
<li><a href="X86.html#x86_registers" title="X86">Registers</a></li></ul>
</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Instruction_set_extensions" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="http://en.wikipedia.org/wiki/Template:Multimedia_extensions" title="Template:Multimedia extensions"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="http://en.wikipedia.org/wiki/Template_talk:Multimedia_extensions" title="Template talk:Multimedia extensions"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Multimedia_extensions&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Instruction_set_extensions" style="font-size:114%;margin:0 4em"><a href="http://en.wikipedia.org/wiki/Instruction_set" class="mw-redirect" title="Instruction set">Instruction set</a> <a href="http://en.wikipedia.org/wiki/Processor_supplementary_capability" title="Processor supplementary capability">extensions</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/SIMD" title="SIMD">SIMD</a> (<a href="http://en.wikipedia.org/wiki/Reduced_instruction_set_computing" class="mw-redirect" title="Reduced instruction set computing">RISC</a>)</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a>
<ul><li><a href="http://en.wikipedia.org/wiki/DEC_Alpha#Motion_Video_Instructions_(MVI)" title="DEC Alpha">MVI</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/ARM_architecture" title="ARM architecture">ARM</a>
<ul><li><a href="http://en.wikipedia.org/wiki/ARM_architecture#Advanced_SIMD_(NEON)" title="ARM architecture">NEON</a></li>
<li><a href="http://en.wikipedia.org/wiki/ARM_architecture#Scalable_Vector_Extension_(SVE)" title="ARM architecture">SVE</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a>
<ul><li><a href="http://en.wikipedia.org/wiki/MDMX" title="MDMX">MDMX</a></li>
<li><a href="http://en.wikipedia.org/wiki/MIPS-3D" title="MIPS-3D">MIPS-3D</a></li>
<li><a href="http://en.wikipedia.org/wiki/Media_Extension_Unit" class="mw-redirect" title="Media Extension Unit">MXU</a></li>
<li><a href="http://en.wikipedia.org/wiki/MIPS_architecture#MIPS_SIMD_architecture" title="MIPS architecture">MIPS SIMD</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Multimedia_Acceleration_eXtensions" title="Multimedia Acceleration eXtensions">MAX</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Power_ISA" title="Power ISA">Power ISA</a>
<ul><li><a href="http://en.wikipedia.org/wiki/AltiVec" title="AltiVec">VMX</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Visual_Instruction_Set" title="Visual Instruction Set">VIS</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/SIMD" title="SIMD">SIMD</a> (<a class="mw-selflink selflink">x86</a>)</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a> (1996)</li>
<li><a href="http://en.wikipedia.org/wiki/3DNow!" title="3DNow!">3DNow!</a> (1998)</li>
<li><a href="http://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a> (1999)</li>
<li><a href="http://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a> (2001)</li>
<li><a href="http://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a> (2004)</li>
<li><a href="http://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a> (2006)</li>
<li><a href="http://en.wikipedia.org/wiki/SSE4" title="SSE4">SSE4</a> (2006)</li>
<li><a href="http://en.wikipedia.org/wiki/SSE5" title="SSE5">SSE5</a> <s>(2007)</s></li>
<li><a href="http://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a> (2008)</li>
<li><a href="http://en.wikipedia.org/wiki/F16C" title="F16C">F16C</a> (2009)</li>
<li><a href="http://en.wikipedia.org/wiki/XOP_instruction_set" title="XOP instruction set">XOP</a> (2009)</li>
<li><a href="http://en.wikipedia.org/wiki/FMA_instruction_set" title="FMA instruction set">FMA</a> (FMA4: 2011, FMA3: 2012)</li>
<li><a href="http://en.wikipedia.org/wiki/AVX2" class="mw-redirect" title="AVX2">AVX2</a> (2013)</li>
<li><a href="http://en.wikipedia.org/wiki/AVX-512" title="AVX-512">AVX-512</a> (2015)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Bit_manipulation" title="Bit manipulation">Bit manipulation</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Bit_Manipulation_Instruction_Sets" title="Bit Manipulation Instruction Sets">BMI</a> (ABM: 2007, BMI1: 2012, BMI2: 2013, TBM: 2012)</li>
<li><a href="http://en.wikipedia.org/wiki/Intel_ADX" title="Intel ADX">ADX</a> (2014)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Instruction_set_architecture#Code_density" title="Instruction set architecture">Compressed instructions</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/ARM_architecture#Thumb" title="ARM architecture">Thumb</a></li>
<li><a href="http://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS16e ASE</a></li>
<li><a href="http://en.wikipedia.org/wiki/RISC-V#Compressed_subset" title="RISC-V">RVC</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Security and <a href="http://en.wikipedia.org/wiki/Cryptographic_accelerator" title="Cryptographic accelerator">cryptography</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/VIA_PadLock" title="VIA PadLock">PadLock</a> (2003)</li>
<li><a href="http://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a> (2008); ARMv8 also has AES instructions</li>
<li><a href="http://en.wikipedia.org/wiki/CLMUL_instruction_set" title="CLMUL instruction set">CLMUL</a> (2010)</li>
<li><a href="http://en.wikipedia.org/wiki/RDRAND" title="RDRAND">RDRAND</a> (2012)</li>
<li><a href="http://en.wikipedia.org/wiki/Intel_SHA_extensions" title="Intel SHA extensions">SHA</a> (2013)</li>
<li><a href="http://en.wikipedia.org/wiki/Intel_MPX" title="Intel MPX">MPX</a> (2015)</li>
<li><a href="http://en.wikipedia.org/wiki/Software_Guard_Extensions" title="Software Guard Extensions">SGX</a> (2015)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Transactional_memory" title="Transactional memory">Transactional memory</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">TSX</a> (2013)</li>
<li><a href="http://en.wikipedia.org/wiki/Advanced_Synchronization_Facility" title="Advanced Synchronization Facility">ASF</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Hardware-assisted_virtualization" title="Hardware-assisted virtualization">Virtualization</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/VT-x" class="mw-redirect" title="VT-x">VT-x</a> (2005)</li>
<li><a href="http://en.wikipedia.org/wiki/AMD-V" class="mw-redirect" title="AMD-V">AMD-V</a> (2006)</li></ul>
</div></td></tr><tr><td class="navbox-abovebelow" colspan="2"><div>Suspended extensions' dates are <s>struck through</s>.</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Intel" style="padding:3px"><table class="nowraplinks hlist mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="http://en.wikipedia.org/wiki/Template:Intel" title="Template:Intel"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="http://en.wikipedia.org/wiki/Template_talk:Intel" title="Template talk:Intel"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Intel&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Intel" style="font-size:114%;margin:0 4em"><a href="Intel.html" title="Intel">Intel</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Subsidiaries</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><i><a href="http://en.wikipedia.org/wiki/3Dlabs" title="3Dlabs">3Dlabs</a></i></li>
<li><a href="http://en.wikipedia.org/wiki/Altera" title="Altera">Altera</a></li>
<li><i><a href="http://en.wikipedia.org/wiki/Intel_Security" class="mw-redirect" title="Intel Security">Intel Security</a></i></li>
<li><a href="http://en.wikipedia.org/wiki/Mobileye" title="Mobileye">Mobileye</a></li>
<li><a href="http://en.wikipedia.org/wiki/Recon_Instruments" title="Recon Instruments">Recon Instruments</a></li>
<li><a href="http://en.wikipedia.org/wiki/Virtutech" title="Virtutech">Virtutech</a></li>
<li><a href="http://en.wikipedia.org/wiki/Wind_River_Systems" title="Wind River Systems">Wind River Systems</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Joint ventures</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>4Group Holdings (50% owned by <a href="http://en.wikipedia.org/wiki/Technicolor_SA" title="Technicolor SA">Technicolor SA</a>)</li>
<li><a href="http://en.wikipedia.org/wiki/McAfee" title="McAfee">McAfee</a> (49%)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Products</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/3D_XPoint" title="3D XPoint">3D XPoint</a></li>
<li><a href="http://en.wikipedia.org/wiki/Accounts_%26_SSO" title="Accounts &amp; SSO">Accounts &amp; SSO</a></li>
<li><a href="http://en.wikipedia.org/wiki/Amplify_Tablet" title="Amplify Tablet">Amplify Tablet</a></li>
<li><a href="http://en.wikipedia.org/wiki/Advanced_Programmable_Interrupt_Controller" title="Advanced Programmable Interrupt Controller">Advanced Programmable Interrupt Controller</a></li>
<li><a href="http://en.wikipedia.org/wiki/Cache_Acceleration_Software" title="Cache Acceleration Software">Cache Acceleration Software</a></li>
<li><a href="http://en.wikipedia.org/wiki/Client_Initiated_Remote_Access" title="Client Initiated Remote Access">Client Initiated Remote Access</a></li>
<li><a href="http://en.wikipedia.org/wiki/Direct_Media_Interface" title="Direct Media Interface">Direct Media Interface</a></li>
<li><a href="http://en.wikipedia.org/wiki/Flexible_Display_Interface" title="Flexible Display Interface">Flexible Display Interface</a></li>
<li><a href="http://en.wikipedia.org/wiki/Hella_Zippy" title="Hella Zippy">Hella Zippy</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_1103" title="Intel 1103">Intel 1103</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_AZ210" title="Intel AZ210">Intel AZ210</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Clear_Video" title="Intel Clear Video">Intel Clear Video</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Display_Power_Saving_Technology" title="Intel Display Power Saving Technology">Intel Display Power Saving Technology</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_iAPX_432" title="Intel iAPX 432">Intel iAPX 432</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Modular_Server_System" title="Intel Modular Server System">Intel Modular Server System</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Quick_Sync_Video" title="Intel Quick Sync Video">Intel Quick Sync Video</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Reader" title="Intel Reader">Intel Reader</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_SPSH4" title="Intel SPSH4">Intel SPSH4</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_System_Development_Kit" title="Intel System Development Kit">Intel System Development Kit</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Upgrade_Service" title="Intel Upgrade Service">Intel Upgrade Service</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel740" title="Intel740">Intel740</a></li>
<li><a href="http://en.wikipedia.org/wiki/InTru3D" title="InTru3D">InTru3D</a></li>
<li><a href="http://en.wikipedia.org/wiki/IXP1200" title="IXP1200">IXP1200</a></li>
<li><a href="http://en.wikipedia.org/wiki/OFono" title="OFono">OFono</a></li>
<li><a href="http://en.wikipedia.org/wiki/Omni-Path" title="Omni-Path">Omni-Path</a></li>
<li><a href="http://en.wikipedia.org/wiki/Performance_acceleration_technology" title="Performance acceleration technology">Performance acceleration technology</a></li>
<li><a href="http://en.wikipedia.org/wiki/Shooting_Star_(drone)" title="Shooting Star (drone)">Shooting Star</a></li>
<li><a href="http://en.wikipedia.org/wiki/List_of_Intel_SSDs" title="List of Intel SSDs">SSDs</a> (<a href="http://en.wikipedia.org/wiki/X25-M" title="X25-M">X25-M</a>)</li>
<li><a href="http://en.wikipedia.org/wiki/Stable_Image_Platform_Program" title="Stable Image Platform Program">Stable Image Platform Program</a></li>
<li><a href="http://en.wikipedia.org/wiki/Virtual_8086_mode" title="Virtual 8086 mode">Virtual 8086 mode</a></li>
<li><a href="http://en.wikipedia.org/wiki/WiDi" title="WiDi">WiDi</a></li>
<li><a class="mw-selflink selflink">x86</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Litigation</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Advanced_Micro_Devices,_Inc._v._Intel_Corp." title="Advanced Micro Devices, Inc. v. Intel Corp.">Advanced Micro Devices, Inc. v. Intel Corp.</a></li>
<li><a href="http://en.wikipedia.org/wiki/High-Tech_Employee_Antitrust_Litigation" title="High-Tech Employee Antitrust Litigation">High-Tech Employee Antitrust Litigation</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Corp._v._Advanced_Micro_Devices,_Inc." title="Intel Corp. v. Advanced Micro Devices, Inc.">Intel Corp. v. Advanced Micro Devices, Inc.</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Corp._v._Hamidi" title="Intel Corp. v. Hamidi">Intel Corp. v. Hamidi</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Corporation_Inc._v_CPM_United_Kingdom_Ltd" class="mw-redirect" title="Intel Corporation Inc. v CPM United Kingdom Ltd">Intel Corporation Inc. v CPM United Kingdom Ltd</a></li>
<li><a href="http://en.wikipedia.org/wiki/Silvaco_Data_Systems_v._Intel_Corp." title="Silvaco Data Systems v. Intel Corp.">Silvaco Data Systems v. Intel Corp.</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">People</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Founders</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Gordon_Moore" title="Gordon Moore">Gordon Moore</a></li>
<li><a href="http://en.wikipedia.org/wiki/Robert_Noyce" title="Robert Noyce">Robert Noyce</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">CEOs</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li>Robert Noyce</li>
<li>Gordon Moore</li>
<li><a href="http://en.wikipedia.org/wiki/Andrew_Grove" title="Andrew Grove">Andrew Grove</a></li>
<li><a href="http://en.wikipedia.org/wiki/Craig_Barrett_(chief_executive)" title="Craig Barrett (chief executive)">Craig Barrett</a></li>
<li><a href="http://en.wikipedia.org/wiki/Paul_Otellini" title="Paul Otellini">Paul Otellini</a></li>
<li><a href="http://en.wikipedia.org/wiki/Brian_Krzanich" title="Brian Krzanich">Brian Krzanich</a></li>
<li><a href="http://en.wikipedia.org/wiki/Bob_Swan" title="Bob Swan">Bob Swan</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Intel_Foundation_Achievement_Award" title="Intel Foundation Achievement Award">Intel Foundation Achievement Award</a></li>
<li><a href="http://en.wikipedia.org/wiki/Apple%27s_transition_to_Intel_processors" title="Apple&#39;s transition to Intel processors">Apple's transition to Intel processors</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Architecture_Labs" title="Intel Architecture Labs">Intel Architecture Labs</a></li>
<li><a href="http://en.wikipedia.org/wiki/ASCI_Red" title="ASCI Red">ASCI Red</a></li>
<li><a href="http://en.wikipedia.org/wiki/BiiN" title="BiiN">BiiN</a></li>
<li><a href="http://en.wikipedia.org/wiki/Classmate_PC" title="Classmate PC">Classmate PC</a></li>
<li><a href="http://en.wikipedia.org/wiki/Convera_Corporation" title="Convera Corporation">Convera Corporation</a></li>
<li><a href="http://en.wikipedia.org/wiki/Copy_Exactly!" title="Copy Exactly!">Copy Exactly!</a></li>
<li><a href="http://en.wikipedia.org/wiki/Cornell_Cup_USA" title="Cornell Cup USA">Cornell Cup USA</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Developer_Forum" title="Intel Developer Forum">Intel Developer Forum</a></li>
<li><a href="http://en.wikipedia.org/wiki/Dynamic_video_memory_technology" title="Dynamic video memory technology">Dynamic video memory technology</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Extreme_Masters" title="Intel Extreme Masters">Intel Extreme Masters</a></li>
<li><a href="http://en.wikipedia.org/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">List of Intel microprocessors</a></li>
<li><a href="http://en.wikipedia.org/wiki/List_of_Intel_graphics_processing_units_(2013_or_earlier)" class="mw-redirect" title="List of Intel graphics processing units (2013 or earlier)">List of Intel graphics processing units (2013 or earlier)</a></li>
<li><a href="http://en.wikipedia.org/wiki/I/O_Acceleration_Technology" title="I/O Acceleration Technology">I/O Acceleration Technology</a></li>
<li><a href="http://en.wikipedia.org/wiki/IA-32_Execution_Layer" title="IA-32 Execution Layer">IA-32 Execution Layer</a></li>
<li><a href="http://en.wikipedia.org/wiki/IM_Flash_Technologies" title="IM Flash Technologies">IM Flash Technologies</a></li>
<li><i><a href="http://en.wikipedia.org/wiki/The_Innovators_(book)" title="The Innovators (book)">The Innovators</a></i></li>
<li><i><a href="http://en.wikipedia.org/wiki/Inside_(2011_film)" title="Inside (2011 film)">Inside</a></i></li>
<li><a href="http://en.wikipedia.org/wiki/Inside_Films" title="Inside Films">Inside Films</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_ADX" title="Intel ADX">Intel ADX</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Capital" title="Intel Capital">Intel Capital</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Cluster_Ready" title="Intel Cluster Ready">Intel Cluster Ready</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Compute_Stick" title="Intel Compute Stick">Intel Compute Stick</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Ireland" title="Intel Ireland">Intel Ireland</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Mobile_Communications" title="Intel Mobile Communications">Intel Mobile Communications</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Outstanding_Researcher_Award" title="Intel Outstanding Researcher Award">Intel Outstanding Researcher Award</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_SHA_extensions" title="Intel SHA extensions">Intel SHA extensions</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Teach" title="Intel Teach">Intel Teach</a></li>
<li><a href="http://en.wikipedia.org/wiki/List_of_semiconductor_fabrication_plants" title="List of semiconductor fabrication plants">List of semiconductor fabrication plants</a></li>
<li><a href="http://en.wikipedia.org/wiki/List_of_Intel_manufacturing_sites" title="List of Intel manufacturing sites">List of Intel manufacturing sites</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Museum" title="Intel Museum">Intel Museum</a></li>
<li><a href="http://en.wikipedia.org/wiki/OnCue" class="mw-redirect" title="OnCue">OnCue</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_PRO/Wireless" title="Intel PRO/Wireless">Intel PRO/Wireless</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_International_Science_and_Engineering_Fair" class="mw-redirect" title="Intel International Science and Engineering Fair">Intel International Science and Engineering Fair</a></li>
<li><a href="http://en.wikipedia.org/wiki/Regeneron_Science_Talent_Search" title="Regeneron Science Talent Search">Regeneron Science Talent Search</a></li>
<li><a href="http://en.wikipedia.org/wiki/Simple_Firmware_Interface" title="Simple Firmware Interface">Simple Firmware Interface</a></li>
<li><a href="http://en.wikipedia.org/wiki/Single-chip_Cloud_Computer" title="Single-chip Cloud Computer">Single-chip Cloud Computer</a></li>
<li><a href="http://en.wikipedia.org/wiki/Software_Guard_Extensions" title="Software Guard Extensions">Software Guard Extensions</a></li>
<li><a href="http://en.wikipedia.org/wiki/Supervisor_Mode_Access_Prevention" title="Supervisor Mode Access Prevention">Supervisor Mode Access Prevention</a></li>
<li><a href="http://en.wikipedia.org/wiki/Tarari" title="Tarari">Tarari</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Technology_Journal" title="Intel Technology Journal">Intel Technology Journal</a></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_Tera-Scale" title="Intel Tera-Scale">Intel Tera-Scale</a></li>
<li><a href="http://en.wikipedia.org/wiki/Timeline_of_Intel" title="Timeline of Intel">Timeline of Intel</a></li>
<li><a href="http://en.wikipedia.org/wiki/Xircom" title="Xircom">Xircom</a></li></ul>
</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Processor_technologies" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="http://en.wikipedia.org/wiki/Template:Processor_technologies" title="Template:Processor technologies"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="http://en.wikipedia.org/wiki/Template_talk:Processor_technologies" title="Template talk:Processor technologies"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Processor_technologies&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Processor_technologies" style="font-size:114%;margin:0 4em"><a href="http://en.wikipedia.org/wiki/Processor_(computing)" title="Processor (computing)">Processor technologies</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Model_of_computation" title="Model of computation">Models</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Turing_machine" title="Turing machine">Turing machine</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal</a></li>
<li><a href="http://en.wikipedia.org/wiki/Post%E2%80%93Turing_machine" title="Post–Turing machine">Post–Turing</a></li>
<li><a href="http://en.wikipedia.org/wiki/Quantum_Turing_machine" title="Quantum Turing machine">Quantum</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Belt_machine" class="mw-redirect" title="Belt machine">Belt machine</a></li>
<li><a href="http://en.wikipedia.org/wiki/Stack_machine" title="Stack machine">Stack machine</a></li>
<li><a href="http://en.wikipedia.org/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Finite_state_machine_with_datapath" class="mw-redirect" title="Finite state machine with datapath">with datapath</a></li>
<li><a href="http://en.wikipedia.org/wiki/Hierarchical_state_machine" class="mw-redirect" title="Hierarchical state machine">Hierarchical</a></li>
<li><a href="http://en.wikipedia.org/wiki/Queue_automaton" title="Queue automaton">Queue automaton</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Register_machine" title="Register machine">Register machines</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Counter_machine" title="Counter machine">Counter</a></li>
<li><a href="http://en.wikipedia.org/wiki/Pointer_machine" title="Pointer machine">Pointer</a></li>
<li><a href="http://en.wikipedia.org/wiki/Random-access_machine" title="Random-access machine">Random-access</a></li>
<li><a href="http://en.wikipedia.org/wiki/Random-access_stored-program_machine" title="Random-access stored-program machine">Random-access stored program</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></li>
<li><a href="http://en.wikipedia.org/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann</a></li>
<li><a href="http://en.wikipedia.org/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">modified</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="http://en.wikipedia.org/wiki/Transport_triggered_architecture" title="Transport triggered architecture">Transport-triggered</a></li>
<li><a href="http://en.wikipedia.org/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
<li><a href="http://en.wikipedia.org/wiki/Endianness" title="Endianness">Endianness</a></li>
<li><a href="Computer_data_storage.html" title="Computer data storage">Memory access</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a></li>
<li><a href="http://en.wikipedia.org/wiki/Heterogenous_Unified_Memory_Access" class="mw-redirect" title="Heterogenous Unified Memory Access">HUMA</a></li>
<li><a href="http://en.wikipedia.org/wiki/Load/store_architecture" class="mw-redirect" title="Load/store architecture">Load/store</a></li>
<li><a href="http://en.wikipedia.org/wiki/Register_memory_architecture" title="Register memory architecture">Register/memory</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Cache_hierarchy" title="Cache hierarchy">Cache hierarchy</a></li>
<li><a href="http://en.wikipedia.org/wiki/Memory_hierarchy" title="Memory hierarchy">Memory hierarchy</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Virtual_memory" title="Virtual memory">Virtual memory</a></li>
<li><a href="http://en.wikipedia.org/wiki/Secondary_storage" class="mw-redirect" title="Secondary storage">Secondary storage</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Heterogeneous_System_Architecture" title="Heterogeneous System Architecture">Heterogeneous</a></li>
<li><a href="http://en.wikipedia.org/wiki/Fabric_computing" title="Fabric computing">Fabric</a></li>
<li><a href="http://en.wikipedia.org/wiki/Multiprocessing" title="Multiprocessing">Multiprocessing</a></li>
<li><a href="http://en.wikipedia.org/wiki/Cognitive_computing" title="Cognitive computing">Cognitive</a></li>
<li><a href="http://en.wikipedia.org/wiki/Neuromorphic_engineering" title="Neuromorphic engineering">Neuromorphic</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction set<br />architectures</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Types</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></li>
<li><a href="http://en.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></li>
<li><a href="http://en.wikipedia.org/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">Application-specific</a></li>
<li><a href="http://en.wikipedia.org/wiki/Explicit_data_graph_execution" title="Explicit data graph execution">EDGE</a>
<ul><li><a href="http://en.wikipedia.org/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="http://en.wikipedia.org/wiki/One_instruction_set_computer" class="mw-redirect" title="One instruction set computer">OISC</a></li>
<li><a href="http://en.wikipedia.org/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="http://en.wikipedia.org/wiki/Zero_instruction_set_computer" title="Zero instruction set computer">ZISC</a></li>
<li><a href="http://en.wikipedia.org/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Addressing_mode" title="Addressing mode">Addressing modes</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instruction sets</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a class="mw-selflink selflink">x86</a></li>
<li><a href="http://en.wikipedia.org/wiki/ARM_architecture" title="ARM architecture">ARM</a></li>
<li><a href="http://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="http://en.wikipedia.org/wiki/Power_ISA" title="Power ISA">Power ISA</a></li>
<li><a href="http://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="http://en.wikipedia.org/wiki/IA-64" title="IA-64">Itanium</a></li>
<li><a href="http://en.wikipedia.org/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="http://en.wikipedia.org/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="http://en.wikipedia.org/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="http://en.wikipedia.org/wiki/Little_man_computer" title="Little man computer">LMC</a></li>
<li><a href="http://en.wikipedia.org/wiki/List_of_instruction_sets" class="mw-redirect" title="List of instruction sets">Others</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Instruction_pipelining" title="Instruction pipelining">Instruction pipelining</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Pipeline_stall" title="Pipeline stall">Pipeline stall</a></li>
<li><a href="http://en.wikipedia.org/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>
<li><a href="http://en.wikipedia.org/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Data_dependency" title="Data dependency">Data dependency</a></li>
<li><a href="http://en.wikipedia.org/wiki/Structural_hazard" class="mw-redirect" title="Structural hazard">Structural</a></li>
<li><a href="http://en.wikipedia.org/wiki/Control_hazard" class="mw-redirect" title="Control hazard">Control</a></li>
<li><a href="http://en.wikipedia.org/wiki/False_sharing" title="False sharing">False sharing</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Tomasulo_algorithm" title="Tomasulo algorithm">Tomasulo algorithm</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Reservation_station" title="Reservation station">Reservation station</a></li>
<li><a href="http://en.wikipedia.org/wiki/Re-order_buffer" title="Re-order buffer">Re-order buffer</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Register_renaming" title="Register renaming">Register renaming</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Speculative_execution" title="Speculative execution">Speculative</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Branch_predictor" title="Branch predictor">Branch prediction</a></li>
<li><a href="http://en.wikipedia.org/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Parallel_computing" title="Parallel computing">Parallelism</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Level</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="http://en.wikipedia.org/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a></li>
<li><a href="http://en.wikipedia.org/wiki/Instruction_pipelining" title="Instruction pipelining">Pipelining</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="http://en.wikipedia.org/wiki/Superscalar_processor" title="Superscalar processor">Superscalar</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
<li><a href="http://en.wikipedia.org/wiki/Process_(computing)" title="Process (computing)">Process</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Vector_processor" title="Vector processor">Vector</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>
<li><a href="http://en.wikipedia.org/wiki/Distributed_architecture" class="mw-redirect" title="Distributed architecture">Distributed</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal</a></li>
<li><a href="http://en.wikipedia.org/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">Hyperthreading</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Speculative_multithreading" title="Speculative multithreading">Speculative</a></li>
<li><a href="http://en.wikipedia.org/wiki/Preemption_(computing)" title="Preemption (computing)">Preemptive</a></li>
<li><a href="http://en.wikipedia.org/wiki/Cooperative_multithreading" class="mw-redirect" title="Cooperative multithreading">Cooperative</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Flynn%27s_taxonomy" title="Flynn&#39;s taxonomy">Flynn's taxonomy</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/SISD" title="SISD">SISD</a></li>
<li><a href="http://en.wikipedia.org/wiki/SIMD" title="SIMD">SIMD</a>
<ul><li><a href="http://en.wikipedia.org/wiki/SWAR" title="SWAR">SWAR</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">SIMT</a></li>
<li><a href="http://en.wikipedia.org/wiki/MISD" title="MISD">MISD</a></li>
<li><a href="http://en.wikipedia.org/wiki/MIMD" title="MIMD">MIMD</a>
<ul><li><a href="http://en.wikipedia.org/wiki/SPMD" title="SPMD">SPMD</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Computer_performance" title="Computer performance">Processor<br />performance</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Transistor_count" title="Transistor count">Transistor count</a></li>
<li><a href="http://en.wikipedia.org/wiki/Instructions_per_cycle" title="Instructions per cycle">Instructions per cycle</a> (IPC)
<ul><li><a href="http://en.wikipedia.org/wiki/Cycles_per_instruction" title="Cycles per instruction">Cycles per instruction</a> (CPI)</li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Instructions_per_second" title="Instructions per second">Instructions per second</a> (IPS)</li>
<li><a href="http://en.wikipedia.org/wiki/FLOPS" title="FLOPS">Floating-point operations per second</a> (FLOPS)</li>
<li><a href="http://en.wikipedia.org/wiki/Transactions_per_second" title="Transactions per second">Transactions per second</a> (TPS)</li>
<li><a href="http://en.wikipedia.org/wiki/SUPS" title="SUPS">Synaptic updates per second</a> (SUPS)</li>
<li><a href="http://en.wikipedia.org/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="http://en.wikipedia.org/wiki/Cache_performance_measurement_and_metric" title="Cache performance measurement and metric">Cache performance metrics</a></li>
<li><a href="http://en.wikipedia.org/wiki/Computer_performance_by_orders_of_magnitude" title="Computer performance by orders of magnitude">Computer performance by orders of magnitude</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Processor_(computing)" title="Processor (computing)">Types</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">Central processing unit</a> (CPU)</li>
<li><a href="Graphics_processing_unit.html" title="Graphics processing unit">Graphics processing unit</a> (GPU)
<ul><li><a href="http://en.wikipedia.org/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Vector_processor" title="Vector processor">Vector</a></li>
<li><a href="http://en.wikipedia.org/wiki/Barrel_processor" title="Barrel processor">Barrel</a></li>
<li><a href="http://en.wikipedia.org/wiki/Stream_processing" title="Stream processing">Stream</a></li>
<li><a href="http://en.wikipedia.org/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="http://en.wikipedia.org/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="http://en.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a></li>
<li><a href="http://en.wikipedia.org/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="http://en.wikipedia.org/wiki/Multi-chip_module" title="Multi-chip module">Multi-chip module</a> (MCM)</li>
<li><a href="http://en.wikipedia.org/wiki/System_in_package" class="mw-redirect" title="System in package">System in package</a> (SiP)</li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">By application</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="Microprocessor.html" title="Microprocessor">Microprocessor</a></li>
<li><a href="http://en.wikipedia.org/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="http://en.wikipedia.org/wiki/Mobile_processor" title="Mobile processor">Mobile</a></li>
<li><a href="http://en.wikipedia.org/wiki/Notebook_processor" title="Notebook processor">Notebook</a></li>
<li><a href="http://en.wikipedia.org/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">Ultra-low-voltage</a></li>
<li><a href="http://en.wikipedia.org/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">ASIP</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Systems<br />on chip</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/System_on_a_chip" title="System on a chip">System on a chip</a> (SoC)</li>
<li><a href="http://en.wikipedia.org/wiki/Multiprocessor_system-on-chip" class="mw-redirect" title="Multiprocessor system-on-chip">Multiprocessor</a> (MPSoC)</li>
<li><a href="http://en.wikipedia.org/wiki/Programmable_system-on-chip" class="mw-redirect" title="Programmable system-on-chip">Programmable</a> (PSoC)</li>
<li><a href="http://en.wikipedia.org/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a> (NoC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware<br />accelerators</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a></li>
<li><a href="http://en.wikipedia.org/wiki/Vision_processing_unit" title="Vision processing unit">Vision processing unit</a> (VPU)</li>
<li><a href="http://en.wikipedia.org/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a> (PPU)</li>
<li><a href="http://en.wikipedia.org/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="http://en.wikipedia.org/wiki/Tensor_processing_unit" title="Tensor processing unit">Tensor processing unit</a> (TPU)</li>
<li><a href="http://en.wikipedia.org/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a href="http://en.wikipedia.org/wiki/Network_processor" title="Network processor">Network processor</a></li>
<li><a href="http://en.wikipedia.org/wiki/Baseband_processor" title="Baseband processor">Baseband processor</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/1-bit_computing" title="1-bit computing">1-bit</a></li>
<li><a href="http://en.wikipedia.org/wiki/4-bit_computing" title="4-bit computing">4-bit</a></li>
<li><a href="http://en.wikipedia.org/wiki/8-bit_computing" title="8-bit computing">8-bit</a></li>
<li><a href="http://en.wikipedia.org/wiki/12-bit_computing" title="12-bit computing">12-bit</a></li>
<li><a href="http://en.wikipedia.org/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="http://en.wikipedia.org/wiki/16-bit_computing" title="16-bit computing">16-bit</a></li>
<li><a href="http://en.wikipedia.org/wiki/32-bit_computing" title="32-bit computing">32-bit</a></li>
<li><a href="http://en.wikipedia.org/wiki/48-bit_computing" title="48-bit computing">48-bit</a></li>
<li><a href="http://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="http://en.wikipedia.org/wiki/128-bit_computing" title="128-bit computing">128-bit</a></li>
<li><a href="http://en.wikipedia.org/wiki/256-bit_computing" title="256-bit computing">256-bit</a></li>
<li><a href="http://en.wikipedia.org/wiki/512-bit_computing" title="512-bit computing">512-bit</a></li>
<li><a href="http://en.wikipedia.org/wiki/Bit_slicing" title="Bit slicing">bit slicing</a></li>
<li><a href="http://en.wikipedia.org/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">others</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Word_(computer_architecture)#Variable_word_architectures" title="Word (computer architecture)">variable</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Core count</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Single-core" title="Single-core">Single-core</a></li>
<li><a href="http://en.wikipedia.org/wiki/Multi-core_processor" title="Multi-core processor">Multi-core</a></li>
<li><a href="http://en.wikipedia.org/wiki/Manycore_processor" title="Manycore processor">Manycore</a></li>
<li><a href="http://en.wikipedia.org/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous architecture</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Components</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Processor_core" class="mw-redirect" title="Processor core">Core</a></li>
<li><a href="http://en.wikipedia.org/wiki/Cache_(computing)" title="Cache (computing)">Cache</a>
<ul><li><a href="http://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">CPU cache</a></li>
<li><a href="http://en.wikipedia.org/wiki/Cache_replacement_policies" title="Cache replacement policies">replacement policies</a></li>
<li><a href="http://en.wikipedia.org/wiki/Cache_coherence" title="Cache coherence">coherence</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Bus_(computing)" title="Bus (computing)">Bus</a></li>
<li><a href="http://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
<li><a href="http://en.wikipedia.org/wiki/Clock_signal" title="Clock signal">Clock signal</a></li>
<li><a href="http://en.wikipedia.org/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a></li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Execution_unit" title="Execution unit">Functional units</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>
<li><a href="http://en.wikipedia.org/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>
<li><a href="http://en.wikipedia.org/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>
<li><a href="http://en.wikipedia.org/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)
<ul><li><a href="http://en.wikipedia.org/wiki/Load%E2%80%93store_unit" title="Load–store unit">Load–store unit</a></li>
<li><a href="http://en.wikipedia.org/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">Integrated memory controller</a> (IMC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Digital_logic" class="mw-redirect" title="Digital logic">Logic</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Combinational_logic" title="Combinational logic">Combinational</a></li>
<li><a href="http://en.wikipedia.org/wiki/Sequential_logic" title="Sequential logic">Sequential</a></li>
<li><a href="http://en.wikipedia.org/wiki/Glue_logic" title="Glue logic">Glue</a></li>
<li><a href="http://en.wikipedia.org/wiki/Logic_gate" title="Logic gate">Logic gate</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Quantum_logic_gate" title="Quantum logic gate">Quantum</a></li>
<li><a href="http://en.wikipedia.org/wiki/Gate_array" title="Gate array">Array</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Hardware_register" title="Hardware register">Registers</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="http://en.wikipedia.org/wiki/Status_register" title="Status register">Status register</a></li>
<li><a href="http://en.wikipedia.org/wiki/Stack_register" title="Stack register">Stack register</a></li>
<li><a href="http://en.wikipedia.org/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="http://en.wikipedia.org/wiki/Memory_buffer_register" title="Memory buffer register">Memory buffer</a></li>
<li><a href="http://en.wikipedia.org/wiki/Program_counter" title="Program counter">Program counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Control unit</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>
<li><a href="http://en.wikipedia.org/wiki/Data_buffer" title="Data buffer">Data buffer</a></li>
<li><a href="http://en.wikipedia.org/wiki/Write_buffer" title="Write buffer">Write buffer</a></li>
<li><a href="http://en.wikipedia.org/wiki/Microcode" title="Microcode">Microcode</a> <a href="http://en.wikipedia.org/wiki/ROM_image" title="ROM image">ROM</a></li>
<li><a href="http://en.wikipedia.org/wiki/Counter_(digital)" title="Counter (digital)">Counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Datapath" title="Datapath">Datapath</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Multiplexer" title="Multiplexer">Multiplexer</a></li>
<li><a href="http://en.wikipedia.org/wiki/Demultiplexer" class="mw-redirect" title="Demultiplexer">Demultiplexer</a></li>
<li><a href="http://en.wikipedia.org/wiki/Adder_(electronics)" title="Adder (electronics)">Adder</a></li>
<li><a href="http://en.wikipedia.org/wiki/Binary_multiplier" title="Binary multiplier">Multiplier</a>
<ul><li><a href="http://en.wikipedia.org/wiki/CPU_multiplier" title="CPU multiplier">CPU</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Binary_decoder" title="Binary decoder">Binary decoder</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Address_decoder" title="Address decoder">Address decoder</a></li>
<li><a href="http://en.wikipedia.org/wiki/Sum_addressed_decoder" class="mw-redirect" title="Sum addressed decoder">Sum addressed decoder</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Electronic_circuit" title="Electronic circuit">Circuitry</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a>
<ul><li><a href="http://en.wikipedia.org/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">3D</a></li>
<li><a href="http://en.wikipedia.org/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal</a></li>
<li><a href="http://en.wikipedia.org/wiki/Power_management_integrated_circuit" title="Power management integrated circuit">Power management</a></li></ul></li>
<li><a href="http://en.wikipedia.org/wiki/Boolean_circuit" title="Boolean circuit">Boolean</a></li>
<li><a href="http://en.wikipedia.org/wiki/Digital_circuit" class="mw-redirect" title="Digital circuit">Digital</a></li>
<li><a href="http://en.wikipedia.org/wiki/Analog_circuit" class="mw-redirect" title="Analog circuit">Analog</a></li>
<li><a href="http://en.wikipedia.org/wiki/Quantum_circuit" title="Quantum circuit">Quantum</a></li>
<li><a href="http://en.wikipedia.org/wiki/Switch#Electronic_switches" title="Switch">Switch</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="http://en.wikipedia.org/wiki/Power_management" title="Power management">Power<br />management</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/Power_Management_Unit" title="Power Management Unit">PMU</a></li>
<li><a href="http://en.wikipedia.org/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="http://en.wikipedia.org/wiki/Advanced_Configuration_and_Power_Interface" title="Advanced Configuration and Power Interface">ACPI</a></li>
<li><a href="http://en.wikipedia.org/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="http://en.wikipedia.org/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="http://en.wikipedia.org/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
<li><a href="http://en.wikipedia.org/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="http://en.wikipedia.org/wiki/Race_to_sleep" title="Race to sleep">Race to sleep</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="http://en.wikipedia.org/wiki/History_of_general-purpose_CPUs" title="History of general-purpose CPUs">History of general-purpose CPUs</a></li>
<li><a href="http://en.wikipedia.org/wiki/Microprocessor_chronology" title="Microprocessor chronology">Microprocessor chronology</a></li>
<li><a href="http://en.wikipedia.org/wiki/Processor_design" title="Processor design">Processor design</a></li>
<li><a href="http://en.wikipedia.org/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></li>
<li><a href="http://en.wikipedia.org/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>
<li><a href="http://en.wikipedia.org/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Semiconductor device fabrication</a></li>
<li><a href="http://en.wikipedia.org/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1269
Cached time: 20200518193233
Cache expiry: 2592000
Dynamic content: false
Complications: [vary‐revision‐sha1]
CPU time usage: 1.024 seconds
Real time usage: 1.591 seconds
Preprocessor visited node count: 5091/1000000
Post‐expand include size: 283124/2097152 bytes
Template argument size: 9337/2097152 bytes
Highest expansion depth: 13/40
Expensive parser function count: 8/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 140142/5000000 bytes
Number of Wikibase entities loaded: 1/400
Lua time usage: 0.419/10.000 seconds
Lua memory usage: 11 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 1212.070      1 -total
 24.58%  297.941      2 Template:Reflist
 21.95%  266.002      1 Template:Cfn
 21.27%  257.838      1 Template:Fix-span
 19.91%  241.268      4 Template:Category_handler
  7.75%   93.930      9 Template:Ambox
  7.54%   91.416      1 Template:Cite_press
  6.99%   84.757      5 Template:More_citations_needed
  6.86%   83.179     18 Template:Cite_web
  5.23%   63.449      1 Template:Infobox_CPU_architecture
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:34198-0!canonical!math=5 and timestamp 20200518193232 and revision id 951949729
 -->
</div><noscript><img src="Special%253ACentralAutoLogin/start@type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=X86&amp;oldid=951949729">https://en.wikipedia.org/w/index.php?title=X86&amp;oldid=951949729</a>"</div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="http://en.wikipedia.org/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="http://en.wikipedia.org/wiki/Category:Computer-related_introductions_in_1978" title="Category:Computer-related introductions in 1978">Computer-related introductions in 1978</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Intel_products" title="Category:Intel products">Intel products</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Instruction_set_architectures" title="Category:Instruction set architectures">Instruction set architectures</a></li><li><a href="http://en.wikipedia.org/wiki/Category:IBM_PC_compatibles" title="Category:IBM PC compatibles">IBM PC compatibles</a></li><li><a href="http://en.wikipedia.org/wiki/Category:X86_architecture" title="Category:X86 architecture">X86 architecture</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="http://en.wikipedia.org/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Use_mdy_dates_from_June_2016" title="Category:Use mdy dates from June 2016">Use mdy dates from June 2016</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Wikipedia_articles_needing_clarification_from_May_2019" title="Category:Wikipedia articles needing clarification from May 2019">Wikipedia articles needing clarification from May 2019</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_needing_additional_references_from_March_2020" title="Category:Articles needing additional references from March 2020">Articles needing additional references from March 2020</a></li><li><a href="http://en.wikipedia.org/wiki/Category:All_articles_needing_additional_references" title="Category:All articles needing additional references">All articles needing additional references</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_needing_additional_references_from_February_2013" title="Category:Articles needing additional references from February 2013">Articles needing additional references from February 2013</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_needing_additional_references_from_March_2014" title="Category:Articles needing additional references from March 2014">Articles needing additional references from March 2014</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_using_small_message_boxes" title="Category:Articles using small message boxes">Articles using small message boxes</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_needing_additional_references_from_January_2014" title="Category:Articles needing additional references from January 2014">Articles needing additional references from January 2014</a></li><li><a href="http://en.wikipedia.org/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_with_unsourced_statements_from_April_2017" title="Category:Articles with unsourced statements from April 2017">Articles with unsourced statements from April 2017</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_needing_additional_references_from_March_2016" title="Category:Articles needing additional references from March 2016">Articles needing additional references from March 2016</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Commons_category_link_is_on_Wikidata" title="Category:Commons category link is on Wikidata">Commons category link is on Wikidata</a></li></ul></div></div>
		<div class="visualClear"></div>
		
	</div>
</div>
<div id='mw-data-after-content'>
	<div class="read-more-container"></div>
</div>

<div id="mw-navigation">
	<h2>Navigation menu</h2>
	<div id="mw-head">
		
<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
	<h3 id="p-personal-label">Personal tools</h3>
	<ul >
		<li id="pt-anonuserpage">Not logged in</li><li id="pt-anontalk"><a href="http://en.wikipedia.org/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="http://en.wikipedia.org/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="http://en.wikipedia.org/w/index.php?title=Special:CreateAccount&amp;returnto=X86" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="http://en.wikipedia.org/w/index.php?title=Special:UserLogin&amp;returnto=X86" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o">Log in</a></li>
	</ul>
</div>

		<div id="left-navigation">
			<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
	<h3 id="p-namespaces-label">Namespaces</h3>
	<ul >
		<li id="ca-nstab-main" class="selected"><a href="X86.html" title="View the content page [c]" accesskey="c">Article</a></li><li id="ca-talk"><a href="http://en.wikipedia.org/wiki/Talk:X86" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t">Talk</a></li>
	</ul>
</div>

			<div id="p-variants" role="navigation" class="emptyPortlet vectorMenu" aria-labelledby="p-variants-label">
	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
	<h3 id="p-variants-label">
		<span>Variants</span>
	</h3>
	<ul class="menu" >
		
	</ul>
</div>

		</div>
		<div id="right-navigation">
			<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
	<h3 id="p-views-label">Views</h3>
	<ul >
		<li id="ca-view" class="collapsible selected"><a href="X86.html">Read</a></li><li id="ca-edit" class="collapsible"><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-history" class="collapsible"><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></li>
	</ul>
</div>

			<div id="p-cactions" role="navigation" class="emptyPortlet vectorMenu" aria-labelledby="p-cactions-label">
	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
	<h3 id="p-cactions-label">
		<span>More</span>
	</h3>
	<ul class="menu" >
		
	</ul>
</div>

			<div id="p-search" role="search">
	<h3 >
		<label for="searchInput">Search</label>
	</h3>
	<form action="http://en.wikipedia.org/w/index.php" id="searchform">
		<div id="simpleSearch">
			<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/>
			<input type="hidden" value="Special:Search" name="title"/>
			<input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/>
			<input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>
		</div>
	</form>
</div>

		</div>
	</div>
	
<div id="mw-panel">
	<div id="p-logo" role="banner">
		<a  title="Visit the main page" class="mw-wiki-logo" href="http://en.wikipedia.org/wiki/Main_Page"></a>
	</div>
	<div class="portal portal-first" role="navigation" id="p-navigation"  aria-labelledby="p-navigation-label">
	<h3  id="p-navigation-label">
		Navigation
	</h3>
	<div class="body">
		<ul><li id="n-mainpage-description"><a href="http://en.wikipedia.org/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="http://en.wikipedia.org/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="http://en.wikipedia.org/wiki/Wikipedia:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="http://en.wikipedia.org/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="http://en.wikipedia.org/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="../../donate.wikimedia.org/wiki/Special%253AFundraiserRedirector@utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en.html" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="../../shop.wikimedia.org/index.html" title="Visit the Wikipedia store">Wikipedia store</a></li></ul>
		
	</div>
</div>


	<div class="portal" role="navigation" id="p-interaction"  aria-labelledby="p-interaction-label">
	<h3  id="p-interaction-label">
		Interaction
	</h3>
	<div class="body">
		<ul><li id="n-help"><a href="http://en.wikipedia.org/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="http://en.wikipedia.org/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="http://en.wikipedia.org/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="http://en.wikipedia.org/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="Wikipedia%253AContact_us.html" title="How to contact Wikipedia">Contact page</a></li></ul>
		
	</div>
</div>

<div class="portal" role="navigation" id="p-tb"  aria-labelledby="p-tb-label">
	<h3  id="p-tb-label">
		Tools
	</h3>
	<div class="body">
		<ul><li id="t-whatlinkshere"><a href="http://en.wikipedia.org/wiki/Special:WhatLinksHere/X86" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="http://en.wikipedia.org/wiki/Special:RecentChangesLinked/X86" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="http://en.wikipedia.org/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="http://en.wikipedia.org/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;oldid=951949729" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q182933" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="http://en.wikipedia.org/w/index.php?title=Special:CiteThisPage&amp;page=X86&amp;id=951949729&amp;wpFormIdentifier=titleform" title="Information on how to cite this page">Cite this page</a></li></ul>
		
	</div>
</div>

<div class="portal" role="navigation" id="p-wikibase-otherprojects"  aria-labelledby="p-wikibase-otherprojects-label">
	<h3  id="p-wikibase-otherprojects-label">
		In other projects
	</h3>
	<div class="body">
		<ul><li class="wb-otherproject-link wb-otherproject-commons"><a href="https://commons.wikimedia.org/wiki/Category:X86_Microprocessors" hreflang="en">Wikimedia Commons</a></li><li class="wb-otherproject-link wb-otherproject-wikibooks"><a href="https://en.wikibooks.org/wiki/X86_Assembly/X86_Architecture" hreflang="en">Wikibooks</a></li></ul>
		
	</div>
</div>

<div class="portal" role="navigation" id="p-coll-print_export"  aria-labelledby="p-coll-print_export-label">
	<h3  id="p-coll-print_export-label">
		Print/export
	</h3>
	<div class="body">
		<ul><li id="coll-download-as-rl"><a href="http://en.wikipedia.org/w/index.php?title=Special:ElectronPdf&amp;page=X86&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="http://en.wikipedia.org/w/index.php?title=X86&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li></ul>
		
	</div>
</div>

<div class="portal" role="navigation" id="p-lang"  aria-labelledby="p-lang-label">
	<h3  id="p-lang-label">
		Languages
	</h3>
	<div class="body">
		<ul><li class="interlanguage-link interwiki-ar"><a href="https://ar.wikipedia.org/wiki/%D8%A5%D9%83%D8%B3_86" title="إكس 86 – Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target">العربية</a></li><li class="interlanguage-link interwiki-az"><a href="https://az.wikipedia.org/wiki/X86" title="X86 – Azerbaijani" lang="az" hreflang="az" class="interlanguage-link-target">Azərbaycanca</a></li><li class="interlanguage-link interwiki-be"><a href="https://be.wikipedia.org/wiki/X86" title="X86 – Belarusian" lang="be" hreflang="be" class="interlanguage-link-target">Беларуская</a></li><li class="interlanguage-link interwiki-be-x-old"><a href="https://be-x-old.wikipedia.org/wiki/X86" title="X86 – Belarusian (Taraškievica orthography)" lang="be-tarask" hreflang="be-tarask" class="interlanguage-link-target">Беларуская (тарашкевіца)‎</a></li><li class="interlanguage-link interwiki-bg"><a href="https://bg.wikipedia.org/wiki/X86" title="X86 – Bulgarian" lang="bg" hreflang="bg" class="interlanguage-link-target">Български</a></li><li class="interlanguage-link interwiki-bs"><a href="https://bs.wikipedia.org/wiki/Procesorska_arhitektura_x86" title="Procesorska arhitektura x86 – Bosnian" lang="bs" hreflang="bs" class="interlanguage-link-target">Bosanski</a></li><li class="interlanguage-link interwiki-ca"><a href="https://ca.wikipedia.org/wiki/X86" title="X86 – Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target">Català</a></li><li class="interlanguage-link interwiki-cs"><a href="https://cs.wikipedia.org/wiki/X86" title="X86 – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target">Čeština</a></li><li class="interlanguage-link interwiki-da"><a href="https://da.wikipedia.org/wiki/X86" title="X86 – Danish" lang="da" hreflang="da" class="interlanguage-link-target">Dansk</a></li><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/X86-Prozessor" title="X86-Prozessor – German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-et"><a href="https://et.wikipedia.org/wiki/X86" title="X86 – Estonian" lang="et" hreflang="et" class="interlanguage-link-target">Eesti</a></li><li class="interlanguage-link interwiki-el"><a href="https://el.wikipedia.org/wiki/X86" title="X86 – Greek" lang="el" hreflang="el" class="interlanguage-link-target">Ελληνικά</a></li><li class="interlanguage-link interwiki-es"><a href="https://es.wikipedia.org/wiki/X86" title="X86 – Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Español</a></li><li class="interlanguage-link interwiki-eo"><a href="https://eo.wikipedia.org/wiki/X86-arkitekturo" title="X86-arkitekturo – Esperanto" lang="eo" hreflang="eo" class="interlanguage-link-target">Esperanto</a></li><li class="interlanguage-link interwiki-fa"><a href="https://fa.wikipedia.org/wiki/%D8%A7%DA%A9%D8%B3%DB%B8%DB%B6" title="اکس۸۶ – Persian" lang="fa" hreflang="fa" class="interlanguage-link-target">فارسی</a></li><li class="interlanguage-link interwiki-fr"><a href="https://fr.wikipedia.org/wiki/X86" title="X86 – French" lang="fr" hreflang="fr" class="interlanguage-link-target">Français</a></li><li class="interlanguage-link interwiki-ga"><a href="https://ga.wikipedia.org/wiki/Ailtireacht_x86" title="Ailtireacht x86 – Irish" lang="ga" hreflang="ga" class="interlanguage-link-target">Gaeilge</a></li><li class="interlanguage-link interwiki-ko"><a href="https://ko.wikipedia.org/wiki/X86" title="X86 – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target">한국어</a></li><li class="interlanguage-link interwiki-hy"><a href="https://hy.wikipedia.org/wiki/X86" title="X86 – Armenian" lang="hy" hreflang="hy" class="interlanguage-link-target">Հայերեն</a></li><li class="interlanguage-link interwiki-id"><a href="https://id.wikipedia.org/wiki/X86" title="X86 – Indonesian" lang="id" hreflang="id" class="interlanguage-link-target">Bahasa Indonesia</a></li><li class="interlanguage-link interwiki-is"><a href="https://is.wikipedia.org/wiki/X86-h%C3%B6nnun" title="X86-hönnun – Icelandic" lang="is" hreflang="is" class="interlanguage-link-target">Íslenska</a></li><li class="interlanguage-link interwiki-it"><a href="https://it.wikipedia.org/wiki/Architettura_x86" title="Architettura x86 – Italian" lang="it" hreflang="it" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-he"><a href="https://he.wikipedia.org/wiki/X86" title="X86 – Hebrew" lang="he" hreflang="he" class="interlanguage-link-target">עברית</a></li><li class="interlanguage-link interwiki-jv"><a href="https://jv.wikipedia.org/wiki/X86" title="X86 – Javanese" lang="jv" hreflang="jv" class="interlanguage-link-target">Jawa</a></li><li class="interlanguage-link interwiki-lv"><a href="https://lv.wikipedia.org/wiki/X86" title="X86 – Latvian" lang="lv" hreflang="lv" class="interlanguage-link-target">Latviešu</a></li><li class="interlanguage-link interwiki-lt"><a href="https://lt.wikipedia.org/wiki/X86" title="X86 – Lithuanian" lang="lt" hreflang="lt" class="interlanguage-link-target">Lietuvių</a></li><li class="interlanguage-link interwiki-hu"><a href="https://hu.wikipedia.org/wiki/X86" title="X86 – Hungarian" lang="hu" hreflang="hu" class="interlanguage-link-target">Magyar</a></li><li class="interlanguage-link interwiki-ml"><a href="https://ml.wikipedia.org/wiki/X86" title="X86 – Malayalam" lang="ml" hreflang="ml" class="interlanguage-link-target">മലയാളം</a></li><li class="interlanguage-link interwiki-nl"><a href="https://nl.wikipedia.org/wiki/X86-instructieset" title="X86-instructieset – Dutch" lang="nl" hreflang="nl" class="interlanguage-link-target">Nederlands</a></li><li class="interlanguage-link interwiki-ja"><a href="https://ja.wikipedia.org/wiki/X86" title="X86 – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target">日本語</a></li><li class="interlanguage-link interwiki-no"><a href="https://no.wikipedia.org/wiki/X86-arkitektur" title="X86-arkitektur – Norwegian Bokmål" lang="nb" hreflang="nb" class="interlanguage-link-target">Norsk bokmål</a></li><li class="interlanguage-link interwiki-nn"><a href="https://nn.wikipedia.org/wiki/X86" title="X86 – Norwegian Nynorsk" lang="nn" hreflang="nn" class="interlanguage-link-target">Norsk nynorsk</a></li><li class="interlanguage-link interwiki-pl"><a href="https://pl.wikipedia.org/wiki/X86" title="X86 – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-pt"><a href="https://pt.wikipedia.org/wiki/X86" title="X86 – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target">Português</a></li><li class="interlanguage-link interwiki-ro"><a href="https://ro.wikipedia.org/wiki/X86" title="X86 – Romanian" lang="ro" hreflang="ro" class="interlanguage-link-target">Română</a></li><li class="interlanguage-link interwiki-ru"><a href="https://ru.wikipedia.org/wiki/X86" title="X86 – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target">Русский</a></li><li class="interlanguage-link interwiki-sco"><a href="https://sco.wikipedia.org/wiki/X86" title="X86 – Scots" lang="sco" hreflang="sco" class="interlanguage-link-target">Scots</a></li><li class="interlanguage-link interwiki-simple"><a href="https://simple.wikipedia.org/wiki/X86" title="X86 – Simple English" lang="en-simple" hreflang="en-simple" class="interlanguage-link-target">Simple English</a></li><li class="interlanguage-link interwiki-sk"><a href="https://sk.wikipedia.org/wiki/X86" title="X86 – Slovak" lang="sk" hreflang="sk" class="interlanguage-link-target">Slovenčina</a></li><li class="interlanguage-link interwiki-ckb"><a href="https://ckb.wikipedia.org/wiki/%D8%A6%DB%8E%DA%A9%D8%B3%D9%A8%D9%A6" title="ئێکس٨٦ – Central Kurdish" lang="ckb" hreflang="ckb" class="interlanguage-link-target">کوردی</a></li><li class="interlanguage-link interwiki-sr"><a href="https://sr.wikipedia.org/wiki/X86" title="X86 – Serbian" lang="sr" hreflang="sr" class="interlanguage-link-target">Српски / srpski</a></li><li class="interlanguage-link interwiki-fi"><a href="https://fi.wikipedia.org/wiki/X86" title="X86 – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target">Suomi</a></li><li class="interlanguage-link interwiki-sv"><a href="https://sv.wikipedia.org/wiki/X86" title="X86 – Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target">Svenska</a></li><li class="interlanguage-link interwiki-th"><a href="https://th.wikipedia.org/wiki/%E0%B9%80%E0%B8%AD%E0%B8%81%E0%B8%8B%E0%B9%8C86" title="เอกซ์86 – Thai" lang="th" hreflang="th" class="interlanguage-link-target">ไทย</a></li><li class="interlanguage-link interwiki-tr"><a href="https://tr.wikipedia.org/wiki/X86" title="X86 – Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target">Türkçe</a></li><li class="interlanguage-link interwiki-uk"><a href="https://uk.wikipedia.org/wiki/X86" title="X86 – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target">Українська</a></li><li class="interlanguage-link interwiki-vi"><a href="https://vi.wikipedia.org/wiki/X86" title="X86 – Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target">Tiếng Việt</a></li><li class="interlanguage-link interwiki-wuu"><a href="https://wuu.wikipedia.org/wiki/X86" title="X86 – Wu Chinese" lang="wuu" hreflang="wuu" class="interlanguage-link-target">吴语</a></li><li class="interlanguage-link interwiki-zh-yue"><a href="https://zh-yue.wikipedia.org/wiki/X86" title="X86 – Cantonese" lang="yue" hreflang="yue" class="interlanguage-link-target">粵語</a></li><li class="interlanguage-link interwiki-zh"><a href="https://zh.wikipedia.org/wiki/X86" title="X86 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target">中文</a></li></ul>
		<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q182933#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
	</div>
</div>


</div>

</div>

<div id="footer" class="mw-footer" role="contentinfo" >
	<ul id="footer-info" >
		<li id="footer-info-lastmod"> This page was last edited on 19 April 2020, at 19:40<span class="anonymous-show">&#160;(UTC)</span>.</li>
		<li id="footer-info-copyright">Text is available under the <a rel="license" href="Wikipedia%253AText_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License.html">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="../../creativecommons.org/licenses/by-sa/3.0/index.html" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="http://foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="http://foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="../../www.wikimediafoundation.org/index.html">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
	</ul>
	<ul id="footer-places" >
		<li id="footer-places-privacy"><a href="../../wikimediafoundation.org/wiki/Privacy_policy.html" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
		<li id="footer-places-about"><a href="http://en.wikipedia.org/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
		<li id="footer-places-disclaimer"><a href="http://en.wikipedia.org/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
		<li id="footer-places-contact"><a href="Wikipedia%253AContact_us.html">Contact Wikipedia</a></li>
		<li id="footer-places-developers"><a href="../../www.mediawiki.org/wiki/Special%253AMyLanguage/How_to_contribute.html">Developers</a></li>
		<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
		<li id="footer-places-cookiestatement"><a href="../../wikimediafoundation.org/wiki/Cookie_statement.html">Cookie statement</a></li>
		<li id="footer-places-mobileview"><a href="http://en.m.wikipedia.org/w/index.php?title=X86&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	</ul>
	<ul id="footer-icons" class="noprint">
		<li id="footer-copyrightico"><a href="../../www.wikimediafoundation.org/index.html"><img src="http://en.wikipedia.org/static/images/wikimedia-button.png" srcset="http://en.wikipedia.org/static/images/wikimedia-button-1.5x.png 1.5x, http://en.wikipedia.org/static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a></li>
		<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="http://en.wikipedia.org/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="http://en.wikipedia.org/static/images/poweredby_mediawiki_132x47.png 1.5x, http://en.wikipedia.org/static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a></li>
	</ul>
	<div style="clear: both;"></div>
</div>


<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"1.024","walltime":"1.591","ppvisitednodes":{"value":5091,"limit":1000000},"postexpandincludesize":{"value":283124,"limit":2097152},"templateargumentsize":{"value":9337,"limit":2097152},"expansiondepth":{"value":13,"limit":40},"expensivefunctioncount":{"value":8,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":140142,"limit":5000000},"entityaccesscount":{"value":1,"limit":400},"timingprofile":["100.00% 1212.070      1 -total"," 24.58%  297.941      2 Template:Reflist"," 21.95%  266.002      1 Template:Cfn"," 21.27%  257.838      1 Template:Fix-span"," 19.91%  241.268      4 Template:Category_handler","  7.75%   93.930      9 Template:Ambox","  7.54%   91.416      1 Template:Cite_press","  6.99%   84.757      5 Template:More_citations_needed","  6.86%   83.179     18 Template:Cite_web","  5.23%   63.449      1 Template:Infobox_CPU_architecture"]},"scribunto":{"limitreport-timeusage":{"value":"0.419","limit":"10.000"},"limitreport-memusage":{"value":11534053,"limit":52428800}},"cachereport":{"origin":"mw1269","timestamp":"20200518193233","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"X86","url":"https:\/\/en.wikipedia.org\/wiki\/X86","sameAs":"http:\/\/www.wikidata.org\/entity\/Q182933","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q182933","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2001-10-31T13:12:04Z","dateModified":"2020-04-19T19:40:59Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/e\/e1\/KL_Intel_D8086.jpg","headline":"type of instruction set architecture"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":118,"wgHostname":"mw1324"});});</script></body></html>
