

================================================================
== Vitis HLS Report for 'svd_7_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54'
================================================================
* Date:           Sun Feb  5 16:56:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.353 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_633_53_VITIS_LOOP_634_54  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     327|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      136|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      136|     390|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln633_1_fu_161_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln633_fu_170_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln634_fu_296_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln635_1_fu_261_p2     |         +|   0|  0|   7|           4|           4|
    |add_ln635_fu_280_p2       |         +|   0|  0|  14|           7|           7|
    |sub_ln635_1_fu_213_p2     |         -|   0|  0|   7|           4|           4|
    |sub_ln635_2_fu_243_p2     |         -|   0|  0|  14|           7|           7|
    |sub_ln635_fu_150_p2       |         -|   0|  0|  14|           7|           7|
    |icmp_ln633_fu_156_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln634_fu_176_p2      |      icmp|   0|  0|  20|          32|          32|
    |select_ln633_1_fu_189_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln633_2_fu_249_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln633_fu_181_p3    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 327|         257|         170|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ABt_U_we0                |   9|          2|    8|         16|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_35_fu_60               |   9|          2|   32|         64|
    |indvar_flatten_fu_64     |   9|          2|   64|        128|
    |j_fu_56                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  139|        278|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_35_fu_60               |  32|   0|   32|          0|
    |indvar_flatten_fu_64     |  64|   0|   64|          0|
    |j_fu_56                  |  32|   0|   32|          0|
    |lshr_ln6_reg_365         |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 136|   0|  136|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|mul_ln633       |   in|   64|     ap_none|                                           mul_ln633|        scalar|
|xor_ln633_2     |   in|   32|     ap_none|                                         xor_ln633_2|        scalar|
|U_val_address0  |  out|    4|   ap_memory|                                               U_val|         array|
|U_val_ce0       |  out|    1|   ap_memory|                                               U_val|         array|
|U_val_q0        |   in|   64|   ap_memory|                                               U_val|         array|
|ABt_U_address0  |  out|    4|   ap_memory|                                               ABt_U|         array|
|ABt_U_ce0       |  out|    1|   ap_memory|                                               ABt_U|         array|
|ABt_U_we0       |  out|    8|   ap_memory|                                               ABt_U|         array|
|ABt_U_d0        |  out|   64|   ap_memory|                                               ABt_U|         array|
+----------------+-----+-----+------------+----------------------------------------------------+--------------+

