[General]
ARRAY_DISPLAY_LIMIT=1024
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=65536
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VHDL_PROCEDURE_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
INPUT_PROTOINST_FILTER=true
OUTPUT_PROTOINST_FILTER=true
INOUT_PROTOINST_FILTER=true
INTERNAL_PROTOINST_FILTER=true
CONSTANT_PROTOINST_FILTER=true
VARIABLE_PROTOINST_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=75
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=120
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=75
OBJECT_NAME_COLUMN_WIDTH=199
OBJECT_VALUE_COLUMN_WIDTH=75
OBJECT_DATA_TYPE_COLUMN_WIDTH=75
PROCESS_NAME_COLUMN_WIDTH=75
PROCESS_TYPE_COLUMN_WIDTH=75
FRAME_INDEX_COLUMN_WIDTH=75
FRAME_NAME_COLUMN_WIDTH=75
FRAME_FILE_NAME_COLUMN_WIDTH=75
FRAME_LINE_NUM_COLUMN_WIDTH=199
LOCAL_NAME_COLUMN_WIDTH=75
LOCAL_VALUE_COLUMN_WIDTH=75
LOCAL_DATA_TYPEPROTO_NAME_COLUMN_WIDTH=0
PROTO_VALUE_COLUMN_WIDTH=0
PROTO_DATA_TYPE_COLUMN_WIDTH=0
INPUT_LOCAL_FILTER=1
OUTPUT_LOCAL_FILTER=1
INOUT_LOCAL_FILTER=1
INTERNAL_LOCAL_FILTER=1
CONSTANT_LOCAL_FILTER=1
VARIABLE_LOCAL_FILTER=1
[Object Radixes]
RADIX_0=dec /derict_fir_tb/DUT/\memory_x_reg[0] ;
RADIX_1=dec /derict_fir_tb/DUT/\memory_x_reg[10] ;
RADIX_2=dec /derict_fir_tb/DUT/\memory_x_reg[11] ;
RADIX_3=dec /derict_fir_tb/DUT/\memory_x_reg[12] ;
RADIX_4=dec /derict_fir_tb/DUT/\memory_x_reg[1] ;
RADIX_5=dec /derict_fir_tb/DUT/\memory_x_reg[20] ;
RADIX_6=dec /derict_fir_tb/DUT/\memory_x_reg[21] ;
RADIX_7=dec /derict_fir_tb/DUT/\memory_x_reg[22] ;
RADIX_8=dec /derict_fir_tb/DUT/\memory_x_reg[23] ;
RADIX_9=dec /derict_fir_tb/DUT/\memory_x_reg[24] ;
RADIX_10=dec /derict_fir_tb/DUT/\memory_x_reg[13] ;
RADIX_11=dec /derict_fir_tb/DUT/\memory_x_reg[15] ;
RADIX_12=dec /derict_fir_tb/DUT/\memory_x_reg[19] ;
RADIX_13=dec /derict_fir_tb/DUT/\memory_x_reg[18] ;
RADIX_14=dec /derict_fir_tb/DUT/\memory_x_reg[16] ;
RADIX_15=dec /derict_fir_tb/DUT/\memory_x_reg[17] ;
RADIX_16=dec /derict_fir_tb/DUT/\memory_x_reg[14] ;
RADIX_17=dec /derict_fir_tb/DUT/\memory_x_reg[26] ;
RADIX_18=dec /derict_fir_tb/DUT/\memory_x_reg[31] ;
RADIX_19=dec /derict_fir_tb/DUT/\memory_x_reg[7] ;
RADIX_20=dec /derict_fir_tb/DUT/\memory_x_reg[29] ;
RADIX_21=dec /derict_fir_tb/DUT/\memory_x_reg[28] ;
RADIX_22=dec /derict_fir_tb/DUT/\memory_x_reg[2] ;
RADIX_23=dec /derict_fir_tb/DUT/\memory_x_reg[8] ;
RADIX_24=dec /derict_fir_tb/DUT/\memory_x_reg[30] ;
RADIX_25=dec /derict_fir_tb/DUT/\memory_x_reg[3] ;
RADIX_26=dec /derict_fir_tb/DUT/\memory_x_reg[6] ;
RADIX_27=dec /derict_fir_tb/DUT/\memory_x_reg[9] ;
RADIX_28=dec /derict_fir_tb/DUT/\memory_x_reg[4] ;
RADIX_29=dec /derict_fir_tb/DUT/\memory_x_reg[27] ;
RADIX_30=dec /derict_fir_tb/DUT/\memory_x_reg[25] ;
RADIX_31=dec /derict_fir_tb/DUT/\memory_x_reg[5] ;
