#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 24 17:15:59 2019
# Process ID: 2106
# Current directory: /home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.runs/netbarry_fpga_netbarry_core_0_0_synth_1
# Command line: vivado -log netbarry_fpga_netbarry_core_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source netbarry_fpga_netbarry_core_0_0.tcl
# Log file: /home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.runs/netbarry_fpga_netbarry_core_0_0_synth_1/netbarry_fpga_netbarry_core_0_0.vds
# Journal file: /home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.runs/netbarry_fpga_netbarry_core_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source netbarry_fpga_netbarry_core_0_0.tcl -notrace
Command: synth_design -top netbarry_fpga_netbarry_core_0_0 -part xc7z020clg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2311 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1440.996 ; gain = 43.898 ; free physical = 3341 ; free virtual = 10691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'netbarry_fpga_netbarry_core_0_0' [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/bd/netbarry_fpga/ip/netbarry_fpga_netbarry_core_0_0/synth/netbarry_fpga_netbarry_core_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'netbarry_core' [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:1]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDR_SIZE bound to: 32 - type: integer 
	Parameter NUM_FLT_BITS bound to: 16 - type: integer 
	Parameter NUM_OP_BITS bound to: 4 - type: integer 
	Parameter NUM_WRITE_BITS bound to: 4 - type: integer 
	Parameter WORD_SIZE bound to: 4 - type: integer 
	Parameter ADD_ID bound to: 4'b0000 
	Parameter IMUL_ID bound to: 4'b0011 
	Parameter COMP_ID bound to: 4'b0100 
	Parameter IDLE bound to: 4'b0000 
	Parameter READ_A_1 bound to: 4'b0001 
	Parameter READ_A_2 bound to: 4'b0010 
	Parameter READ_B_1 bound to: 4'b0011 
	Parameter READ_B_2 bound to: 4'b0100 
	Parameter PRE_CALC bound to: 4'b0101 
	Parameter CALC bound to: 4'b0110 
	Parameter STORE_1 bound to: 4'b0111 
	Parameter STORE_2 bound to: 4'b1000 
	Parameter STORE_3 bound to: 4'b1001 
	Parameter FINISH bound to: 4'b1010 
INFO: [Synth 8-6157] synthesizing module 'op_ADD' [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:218]
	Parameter OP_ID bound to: 4'b0000 
	Parameter NUM_FLT_BITS bound to: 16 - type: integer 
	Parameter NUM_OP_BITS bound to: 4 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'op_ADD' (1#1) [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:218]
INFO: [Synth 8-6157] synthesizing module 'op_IMUL' [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:234]
	Parameter OP_ID bound to: 4'b0011 
	Parameter NUM_FLT_BITS bound to: 16 - type: integer 
	Parameter NUM_OP_BITS bound to: 4 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'op_IMUL' (2#1) [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:234]
INFO: [Synth 8-6157] synthesizing module 'op_COMP' [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:250]
	Parameter OP_ID bound to: 4'b0100 
	Parameter NUM_FLT_BITS bound to: 16 - type: integer 
	Parameter NUM_OP_BITS bound to: 4 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'op_COMP' (3#1) [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:250]
INFO: [Synth 8-155] case statement is not full and has no default [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:194]
INFO: [Synth 8-6155] done synthesizing module 'netbarry_core' (4#1) [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'netbarry_fpga_netbarry_core_0_0' (5#1) [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/bd/netbarry_fpga/ip/netbarry_fpga_netbarry_core_0_0/synth/netbarry_fpga_netbarry_core_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1486.746 ; gain = 89.648 ; free physical = 3355 ; free virtual = 10705
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1486.746 ; gain = 89.648 ; free physical = 3354 ; free virtual = 10704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1486.746 ; gain = 89.648 ; free physical = 3354 ; free virtual = 10704
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.773 ; gain = 0.000 ; free physical = 3102 ; free virtual = 10446
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.773 ; gain = 0.000 ; free physical = 3102 ; free virtual = 10446
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1846.773 ; gain = 1.000 ; free physical = 3100 ; free virtual = 10444
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 3173 ; free virtual = 10515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 3173 ; free virtual = 10515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 3174 ; free virtual = 10516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 3165 ; free virtual = 10507
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     17 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module op_ADD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module op_IMUL 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module op_COMP 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
Module netbarry_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:247]
DSP Report: Generating DSP inst/op_IMUL_inst/pre_result, operation Mode is: A*B.
DSP Report: operator inst/op_IMUL_inst/pre_result is absorbed into DSP inst/op_IMUL_inst/pre_result.
DSP Report: operator inst/op_IMUL_inst/pre_result is absorbed into DSP inst/op_IMUL_inst/pre_result.
DSP Report: Generating DSP inst/op_IMUL_inst/pre_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/op_IMUL_inst/pre_result is absorbed into DSP inst/op_IMUL_inst/pre_result.
DSP Report: operator inst/op_IMUL_inst/pre_result is absorbed into DSP inst/op_IMUL_inst/pre_result.
DSP Report: Generating DSP inst/op_IMUL_inst/pre_result, operation Mode is: A*B.
DSP Report: operator inst/op_IMUL_inst/pre_result is absorbed into DSP inst/op_IMUL_inst/pre_result.
DSP Report: operator inst/op_IMUL_inst/pre_result is absorbed into DSP inst/op_IMUL_inst/pre_result.
DSP Report: Generating DSP inst/op_IMUL_inst/pre_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/op_IMUL_inst/pre_result is absorbed into DSP inst/op_IMUL_inst/pre_result.
DSP Report: operator inst/op_IMUL_inst/pre_result is absorbed into DSP inst/op_IMUL_inst/pre_result.
WARNING: [Synth 8-3331] design netbarry_fpga_netbarry_core_0_0 has unconnected port vec_size[31]
WARNING: [Synth 8-3331] design netbarry_fpga_netbarry_core_0_0 has unconnected port vec_size[30]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 3146 ; free virtual = 10495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|netbarry_fpga_netbarry_core_0_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|netbarry_fpga_netbarry_core_0_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|netbarry_fpga_netbarry_core_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|netbarry_fpga_netbarry_core_0_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:138]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:138]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:138]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 2979 ; free virtual = 10328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 2979 ; free virtual = 10328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:138]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:138]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:128]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:138]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 2977 ; free virtual = 10326
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 2975 ; free virtual = 10331
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 2975 ; free virtual = 10331
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 2975 ; free virtual = 10331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 2975 ; free virtual = 10331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 2975 ; free virtual = 10331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 2975 ; free virtual = 10331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    44|
|2     |DSP48E1 |     3|
|3     |LUT1    |    31|
|4     |LUT2    |    47|
|5     |LUT3    |     1|
|6     |LUT4    |    71|
|7     |LUT5    |    34|
|8     |LUT6    |    67|
|9     |FDCE    |   132|
+------+--------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   430|
|2     |  inst           |netbarry_core |   430|
|3     |    op_ADD_inst  |op_ADD        |    44|
|4     |    op_COMP_inst |op_COMP       |     4|
|5     |    op_IMUL_inst |op_IMUL       |    51|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 2975 ; free virtual = 10331
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1846.773 ; gain = 89.648 ; free physical = 3045 ; free virtual = 10401
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1846.773 ; gain = 449.676 ; free physical = 3045 ; free virtual = 10401
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1869.789 ; gain = 0.000 ; free physical = 2989 ; free virtual = 10340
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1869.789 ; gain = 472.793 ; free physical = 3046 ; free virtual = 10397
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1869.789 ; gain = 0.000 ; free physical = 3046 ; free virtual = 10397
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.runs/netbarry_fpga_netbarry_core_0_0_synth_1/netbarry_fpga_netbarry_core_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1893.801 ; gain = 0.000 ; free physical = 3046 ; free virtual = 10397
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.runs/netbarry_fpga_netbarry_core_0_0_synth_1/netbarry_fpga_netbarry_core_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file netbarry_fpga_netbarry_core_0_0_utilization_synth.rpt -pb netbarry_fpga_netbarry_core_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 17:16:21 2019...
