
TSAT_P_P_001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b7a0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b4  0800b860  0800b860  0001b860  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be14  0800be14  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800be14  0800be14  0001be14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be1c  0800be1c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be1c  0800be1c  0001be1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800be20  0800be20  0001be20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800be24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a0  200001e8  0800c008  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000788  0800c008  00020788  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014197  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002af7  00000000  00000000  000343e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001268  00000000  00000000  00036ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e7b  00000000  00000000  00038148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001aaee  00000000  00000000  00038fc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001727e  00000000  00000000  00053ab1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a6989  00000000  00000000  0006ad2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005a80  00000000  00000000  001116b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00117138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001e8 	.word	0x200001e8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800b844 	.word	0x0800b844

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001ec 	.word	0x200001ec
 8000100:	0800b844 	.word	0x0800b844

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f885 	bl	8001548 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 ffd5 	bl	80013f8 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f877 	bl	8001548 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f86d 	bl	8001548 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f000 fffd 	bl	800147c <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f000 fff3 	bl	800147c <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f876 	bl	80005c4 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_d2uiz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	2200      	movs	r2, #0
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <__aeabi_d2uiz+0x38>)
 80004ea:	0004      	movs	r4, r0
 80004ec:	000d      	movs	r5, r1
 80004ee:	f7ff ffcf 	bl	8000490 <__aeabi_dcmpge>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	d104      	bne.n	8000500 <__aeabi_d2uiz+0x1c>
 80004f6:	0020      	movs	r0, r4
 80004f8:	0029      	movs	r1, r5
 80004fa:	f001 feeb 	bl	80022d4 <__aeabi_d2iz>
 80004fe:	bd70      	pop	{r4, r5, r6, pc}
 8000500:	4b06      	ldr	r3, [pc, #24]	; (800051c <__aeabi_d2uiz+0x38>)
 8000502:	2200      	movs	r2, #0
 8000504:	0020      	movs	r0, r4
 8000506:	0029      	movs	r1, r5
 8000508:	f001 fb44 	bl	8001b94 <__aeabi_dsub>
 800050c:	f001 fee2 	bl	80022d4 <__aeabi_d2iz>
 8000510:	2380      	movs	r3, #128	; 0x80
 8000512:	061b      	lsls	r3, r3, #24
 8000514:	469c      	mov	ip, r3
 8000516:	4460      	add	r0, ip
 8000518:	e7f1      	b.n	80004fe <__aeabi_d2uiz+0x1a>
 800051a:	46c0      	nop			; (mov r8, r8)
 800051c:	41e00000 	.word	0x41e00000

08000520 <__aeabi_d2lz>:
 8000520:	b570      	push	{r4, r5, r6, lr}
 8000522:	0005      	movs	r5, r0
 8000524:	000c      	movs	r4, r1
 8000526:	2200      	movs	r2, #0
 8000528:	2300      	movs	r3, #0
 800052a:	0028      	movs	r0, r5
 800052c:	0021      	movs	r1, r4
 800052e:	f7ff ff91 	bl	8000454 <__aeabi_dcmplt>
 8000532:	2800      	cmp	r0, #0
 8000534:	d108      	bne.n	8000548 <__aeabi_d2lz+0x28>
 8000536:	0028      	movs	r0, r5
 8000538:	0021      	movs	r1, r4
 800053a:	f000 f80f 	bl	800055c <__aeabi_d2ulz>
 800053e:	0002      	movs	r2, r0
 8000540:	000b      	movs	r3, r1
 8000542:	0010      	movs	r0, r2
 8000544:	0019      	movs	r1, r3
 8000546:	bd70      	pop	{r4, r5, r6, pc}
 8000548:	2380      	movs	r3, #128	; 0x80
 800054a:	061b      	lsls	r3, r3, #24
 800054c:	18e1      	adds	r1, r4, r3
 800054e:	0028      	movs	r0, r5
 8000550:	f000 f804 	bl	800055c <__aeabi_d2ulz>
 8000554:	2300      	movs	r3, #0
 8000556:	4242      	negs	r2, r0
 8000558:	418b      	sbcs	r3, r1
 800055a:	e7f2      	b.n	8000542 <__aeabi_d2lz+0x22>

0800055c <__aeabi_d2ulz>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	2200      	movs	r2, #0
 8000560:	4b0b      	ldr	r3, [pc, #44]	; (8000590 <__aeabi_d2ulz+0x34>)
 8000562:	000d      	movs	r5, r1
 8000564:	0004      	movs	r4, r0
 8000566:	f001 f853 	bl	8001610 <__aeabi_dmul>
 800056a:	f7ff ffbb 	bl	80004e4 <__aeabi_d2uiz>
 800056e:	0006      	movs	r6, r0
 8000570:	f001 ff16 	bl	80023a0 <__aeabi_ui2d>
 8000574:	2200      	movs	r2, #0
 8000576:	4b07      	ldr	r3, [pc, #28]	; (8000594 <__aeabi_d2ulz+0x38>)
 8000578:	f001 f84a 	bl	8001610 <__aeabi_dmul>
 800057c:	0002      	movs	r2, r0
 800057e:	000b      	movs	r3, r1
 8000580:	0020      	movs	r0, r4
 8000582:	0029      	movs	r1, r5
 8000584:	f001 fb06 	bl	8001b94 <__aeabi_dsub>
 8000588:	f7ff ffac 	bl	80004e4 <__aeabi_d2uiz>
 800058c:	0031      	movs	r1, r6
 800058e:	bd70      	pop	{r4, r5, r6, pc}
 8000590:	3df00000 	.word	0x3df00000
 8000594:	41f00000 	.word	0x41f00000

08000598 <__aeabi_l2d>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	0006      	movs	r6, r0
 800059c:	0008      	movs	r0, r1
 800059e:	f001 fecf 	bl	8002340 <__aeabi_i2d>
 80005a2:	2200      	movs	r2, #0
 80005a4:	4b06      	ldr	r3, [pc, #24]	; (80005c0 <__aeabi_l2d+0x28>)
 80005a6:	f001 f833 	bl	8001610 <__aeabi_dmul>
 80005aa:	000d      	movs	r5, r1
 80005ac:	0004      	movs	r4, r0
 80005ae:	0030      	movs	r0, r6
 80005b0:	f001 fef6 	bl	80023a0 <__aeabi_ui2d>
 80005b4:	002b      	movs	r3, r5
 80005b6:	0022      	movs	r2, r4
 80005b8:	f000 f8d0 	bl	800075c <__aeabi_dadd>
 80005bc:	bd70      	pop	{r4, r5, r6, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	41f00000 	.word	0x41f00000

080005c4 <__udivmoddi4>:
 80005c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005c6:	4657      	mov	r7, sl
 80005c8:	464e      	mov	r6, r9
 80005ca:	4645      	mov	r5, r8
 80005cc:	46de      	mov	lr, fp
 80005ce:	b5e0      	push	{r5, r6, r7, lr}
 80005d0:	0004      	movs	r4, r0
 80005d2:	000d      	movs	r5, r1
 80005d4:	4692      	mov	sl, r2
 80005d6:	4699      	mov	r9, r3
 80005d8:	b083      	sub	sp, #12
 80005da:	428b      	cmp	r3, r1
 80005dc:	d830      	bhi.n	8000640 <__udivmoddi4+0x7c>
 80005de:	d02d      	beq.n	800063c <__udivmoddi4+0x78>
 80005e0:	4649      	mov	r1, r9
 80005e2:	4650      	mov	r0, sl
 80005e4:	f001 ffa6 	bl	8002534 <__clzdi2>
 80005e8:	0029      	movs	r1, r5
 80005ea:	0006      	movs	r6, r0
 80005ec:	0020      	movs	r0, r4
 80005ee:	f001 ffa1 	bl	8002534 <__clzdi2>
 80005f2:	1a33      	subs	r3, r6, r0
 80005f4:	4698      	mov	r8, r3
 80005f6:	3b20      	subs	r3, #32
 80005f8:	d434      	bmi.n	8000664 <__udivmoddi4+0xa0>
 80005fa:	469b      	mov	fp, r3
 80005fc:	4653      	mov	r3, sl
 80005fe:	465a      	mov	r2, fp
 8000600:	4093      	lsls	r3, r2
 8000602:	4642      	mov	r2, r8
 8000604:	001f      	movs	r7, r3
 8000606:	4653      	mov	r3, sl
 8000608:	4093      	lsls	r3, r2
 800060a:	001e      	movs	r6, r3
 800060c:	42af      	cmp	r7, r5
 800060e:	d83b      	bhi.n	8000688 <__udivmoddi4+0xc4>
 8000610:	42af      	cmp	r7, r5
 8000612:	d100      	bne.n	8000616 <__udivmoddi4+0x52>
 8000614:	e079      	b.n	800070a <__udivmoddi4+0x146>
 8000616:	465b      	mov	r3, fp
 8000618:	1ba4      	subs	r4, r4, r6
 800061a:	41bd      	sbcs	r5, r7
 800061c:	2b00      	cmp	r3, #0
 800061e:	da00      	bge.n	8000622 <__udivmoddi4+0x5e>
 8000620:	e076      	b.n	8000710 <__udivmoddi4+0x14c>
 8000622:	2200      	movs	r2, #0
 8000624:	2300      	movs	r3, #0
 8000626:	9200      	str	r2, [sp, #0]
 8000628:	9301      	str	r3, [sp, #4]
 800062a:	2301      	movs	r3, #1
 800062c:	465a      	mov	r2, fp
 800062e:	4093      	lsls	r3, r2
 8000630:	9301      	str	r3, [sp, #4]
 8000632:	2301      	movs	r3, #1
 8000634:	4642      	mov	r2, r8
 8000636:	4093      	lsls	r3, r2
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	e029      	b.n	8000690 <__udivmoddi4+0xcc>
 800063c:	4282      	cmp	r2, r0
 800063e:	d9cf      	bls.n	80005e0 <__udivmoddi4+0x1c>
 8000640:	2200      	movs	r2, #0
 8000642:	2300      	movs	r3, #0
 8000644:	9200      	str	r2, [sp, #0]
 8000646:	9301      	str	r3, [sp, #4]
 8000648:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <__udivmoddi4+0x8e>
 800064e:	601c      	str	r4, [r3, #0]
 8000650:	605d      	str	r5, [r3, #4]
 8000652:	9800      	ldr	r0, [sp, #0]
 8000654:	9901      	ldr	r1, [sp, #4]
 8000656:	b003      	add	sp, #12
 8000658:	bcf0      	pop	{r4, r5, r6, r7}
 800065a:	46bb      	mov	fp, r7
 800065c:	46b2      	mov	sl, r6
 800065e:	46a9      	mov	r9, r5
 8000660:	46a0      	mov	r8, r4
 8000662:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000664:	4642      	mov	r2, r8
 8000666:	469b      	mov	fp, r3
 8000668:	2320      	movs	r3, #32
 800066a:	1a9b      	subs	r3, r3, r2
 800066c:	4652      	mov	r2, sl
 800066e:	40da      	lsrs	r2, r3
 8000670:	4641      	mov	r1, r8
 8000672:	0013      	movs	r3, r2
 8000674:	464a      	mov	r2, r9
 8000676:	408a      	lsls	r2, r1
 8000678:	0017      	movs	r7, r2
 800067a:	4642      	mov	r2, r8
 800067c:	431f      	orrs	r7, r3
 800067e:	4653      	mov	r3, sl
 8000680:	4093      	lsls	r3, r2
 8000682:	001e      	movs	r6, r3
 8000684:	42af      	cmp	r7, r5
 8000686:	d9c3      	bls.n	8000610 <__udivmoddi4+0x4c>
 8000688:	2200      	movs	r2, #0
 800068a:	2300      	movs	r3, #0
 800068c:	9200      	str	r2, [sp, #0]
 800068e:	9301      	str	r3, [sp, #4]
 8000690:	4643      	mov	r3, r8
 8000692:	2b00      	cmp	r3, #0
 8000694:	d0d8      	beq.n	8000648 <__udivmoddi4+0x84>
 8000696:	07fb      	lsls	r3, r7, #31
 8000698:	0872      	lsrs	r2, r6, #1
 800069a:	431a      	orrs	r2, r3
 800069c:	4646      	mov	r6, r8
 800069e:	087b      	lsrs	r3, r7, #1
 80006a0:	e00e      	b.n	80006c0 <__udivmoddi4+0xfc>
 80006a2:	42ab      	cmp	r3, r5
 80006a4:	d101      	bne.n	80006aa <__udivmoddi4+0xe6>
 80006a6:	42a2      	cmp	r2, r4
 80006a8:	d80c      	bhi.n	80006c4 <__udivmoddi4+0x100>
 80006aa:	1aa4      	subs	r4, r4, r2
 80006ac:	419d      	sbcs	r5, r3
 80006ae:	2001      	movs	r0, #1
 80006b0:	1924      	adds	r4, r4, r4
 80006b2:	416d      	adcs	r5, r5
 80006b4:	2100      	movs	r1, #0
 80006b6:	3e01      	subs	r6, #1
 80006b8:	1824      	adds	r4, r4, r0
 80006ba:	414d      	adcs	r5, r1
 80006bc:	2e00      	cmp	r6, #0
 80006be:	d006      	beq.n	80006ce <__udivmoddi4+0x10a>
 80006c0:	42ab      	cmp	r3, r5
 80006c2:	d9ee      	bls.n	80006a2 <__udivmoddi4+0xde>
 80006c4:	3e01      	subs	r6, #1
 80006c6:	1924      	adds	r4, r4, r4
 80006c8:	416d      	adcs	r5, r5
 80006ca:	2e00      	cmp	r6, #0
 80006cc:	d1f8      	bne.n	80006c0 <__udivmoddi4+0xfc>
 80006ce:	9800      	ldr	r0, [sp, #0]
 80006d0:	9901      	ldr	r1, [sp, #4]
 80006d2:	465b      	mov	r3, fp
 80006d4:	1900      	adds	r0, r0, r4
 80006d6:	4169      	adcs	r1, r5
 80006d8:	2b00      	cmp	r3, #0
 80006da:	db24      	blt.n	8000726 <__udivmoddi4+0x162>
 80006dc:	002b      	movs	r3, r5
 80006de:	465a      	mov	r2, fp
 80006e0:	4644      	mov	r4, r8
 80006e2:	40d3      	lsrs	r3, r2
 80006e4:	002a      	movs	r2, r5
 80006e6:	40e2      	lsrs	r2, r4
 80006e8:	001c      	movs	r4, r3
 80006ea:	465b      	mov	r3, fp
 80006ec:	0015      	movs	r5, r2
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	db2a      	blt.n	8000748 <__udivmoddi4+0x184>
 80006f2:	0026      	movs	r6, r4
 80006f4:	409e      	lsls	r6, r3
 80006f6:	0033      	movs	r3, r6
 80006f8:	0026      	movs	r6, r4
 80006fa:	4647      	mov	r7, r8
 80006fc:	40be      	lsls	r6, r7
 80006fe:	0032      	movs	r2, r6
 8000700:	1a80      	subs	r0, r0, r2
 8000702:	4199      	sbcs	r1, r3
 8000704:	9000      	str	r0, [sp, #0]
 8000706:	9101      	str	r1, [sp, #4]
 8000708:	e79e      	b.n	8000648 <__udivmoddi4+0x84>
 800070a:	42a3      	cmp	r3, r4
 800070c:	d8bc      	bhi.n	8000688 <__udivmoddi4+0xc4>
 800070e:	e782      	b.n	8000616 <__udivmoddi4+0x52>
 8000710:	4642      	mov	r2, r8
 8000712:	2320      	movs	r3, #32
 8000714:	2100      	movs	r1, #0
 8000716:	1a9b      	subs	r3, r3, r2
 8000718:	2200      	movs	r2, #0
 800071a:	9100      	str	r1, [sp, #0]
 800071c:	9201      	str	r2, [sp, #4]
 800071e:	2201      	movs	r2, #1
 8000720:	40da      	lsrs	r2, r3
 8000722:	9201      	str	r2, [sp, #4]
 8000724:	e785      	b.n	8000632 <__udivmoddi4+0x6e>
 8000726:	4642      	mov	r2, r8
 8000728:	2320      	movs	r3, #32
 800072a:	1a9b      	subs	r3, r3, r2
 800072c:	002a      	movs	r2, r5
 800072e:	4646      	mov	r6, r8
 8000730:	409a      	lsls	r2, r3
 8000732:	0023      	movs	r3, r4
 8000734:	40f3      	lsrs	r3, r6
 8000736:	4644      	mov	r4, r8
 8000738:	4313      	orrs	r3, r2
 800073a:	002a      	movs	r2, r5
 800073c:	40e2      	lsrs	r2, r4
 800073e:	001c      	movs	r4, r3
 8000740:	465b      	mov	r3, fp
 8000742:	0015      	movs	r5, r2
 8000744:	2b00      	cmp	r3, #0
 8000746:	dad4      	bge.n	80006f2 <__udivmoddi4+0x12e>
 8000748:	4642      	mov	r2, r8
 800074a:	002f      	movs	r7, r5
 800074c:	2320      	movs	r3, #32
 800074e:	0026      	movs	r6, r4
 8000750:	4097      	lsls	r7, r2
 8000752:	1a9b      	subs	r3, r3, r2
 8000754:	40de      	lsrs	r6, r3
 8000756:	003b      	movs	r3, r7
 8000758:	4333      	orrs	r3, r6
 800075a:	e7cd      	b.n	80006f8 <__udivmoddi4+0x134>

0800075c <__aeabi_dadd>:
 800075c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800075e:	464f      	mov	r7, r9
 8000760:	4646      	mov	r6, r8
 8000762:	46d6      	mov	lr, sl
 8000764:	0004      	movs	r4, r0
 8000766:	b5c0      	push	{r6, r7, lr}
 8000768:	001f      	movs	r7, r3
 800076a:	030b      	lsls	r3, r1, #12
 800076c:	0010      	movs	r0, r2
 800076e:	004e      	lsls	r6, r1, #1
 8000770:	0a5b      	lsrs	r3, r3, #9
 8000772:	0fcd      	lsrs	r5, r1, #31
 8000774:	0f61      	lsrs	r1, r4, #29
 8000776:	007a      	lsls	r2, r7, #1
 8000778:	4319      	orrs	r1, r3
 800077a:	00e3      	lsls	r3, r4, #3
 800077c:	033c      	lsls	r4, r7, #12
 800077e:	0fff      	lsrs	r7, r7, #31
 8000780:	46bc      	mov	ip, r7
 8000782:	0a64      	lsrs	r4, r4, #9
 8000784:	0f47      	lsrs	r7, r0, #29
 8000786:	4327      	orrs	r7, r4
 8000788:	0d76      	lsrs	r6, r6, #21
 800078a:	0d52      	lsrs	r2, r2, #21
 800078c:	00c0      	lsls	r0, r0, #3
 800078e:	46b9      	mov	r9, r7
 8000790:	4680      	mov	r8, r0
 8000792:	1ab7      	subs	r7, r6, r2
 8000794:	4565      	cmp	r5, ip
 8000796:	d100      	bne.n	800079a <__aeabi_dadd+0x3e>
 8000798:	e09b      	b.n	80008d2 <__aeabi_dadd+0x176>
 800079a:	2f00      	cmp	r7, #0
 800079c:	dc00      	bgt.n	80007a0 <__aeabi_dadd+0x44>
 800079e:	e084      	b.n	80008aa <__aeabi_dadd+0x14e>
 80007a0:	2a00      	cmp	r2, #0
 80007a2:	d100      	bne.n	80007a6 <__aeabi_dadd+0x4a>
 80007a4:	e0be      	b.n	8000924 <__aeabi_dadd+0x1c8>
 80007a6:	4ac8      	ldr	r2, [pc, #800]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80007a8:	4296      	cmp	r6, r2
 80007aa:	d100      	bne.n	80007ae <__aeabi_dadd+0x52>
 80007ac:	e124      	b.n	80009f8 <__aeabi_dadd+0x29c>
 80007ae:	2280      	movs	r2, #128	; 0x80
 80007b0:	464c      	mov	r4, r9
 80007b2:	0412      	lsls	r2, r2, #16
 80007b4:	4314      	orrs	r4, r2
 80007b6:	46a1      	mov	r9, r4
 80007b8:	2f38      	cmp	r7, #56	; 0x38
 80007ba:	dd00      	ble.n	80007be <__aeabi_dadd+0x62>
 80007bc:	e167      	b.n	8000a8e <__aeabi_dadd+0x332>
 80007be:	2f1f      	cmp	r7, #31
 80007c0:	dd00      	ble.n	80007c4 <__aeabi_dadd+0x68>
 80007c2:	e1d6      	b.n	8000b72 <__aeabi_dadd+0x416>
 80007c4:	2220      	movs	r2, #32
 80007c6:	464c      	mov	r4, r9
 80007c8:	1bd2      	subs	r2, r2, r7
 80007ca:	4094      	lsls	r4, r2
 80007cc:	46a2      	mov	sl, r4
 80007ce:	4644      	mov	r4, r8
 80007d0:	40fc      	lsrs	r4, r7
 80007d2:	0020      	movs	r0, r4
 80007d4:	4654      	mov	r4, sl
 80007d6:	4304      	orrs	r4, r0
 80007d8:	4640      	mov	r0, r8
 80007da:	4090      	lsls	r0, r2
 80007dc:	1e42      	subs	r2, r0, #1
 80007de:	4190      	sbcs	r0, r2
 80007e0:	464a      	mov	r2, r9
 80007e2:	40fa      	lsrs	r2, r7
 80007e4:	4304      	orrs	r4, r0
 80007e6:	1a89      	subs	r1, r1, r2
 80007e8:	1b1c      	subs	r4, r3, r4
 80007ea:	42a3      	cmp	r3, r4
 80007ec:	4192      	sbcs	r2, r2
 80007ee:	4252      	negs	r2, r2
 80007f0:	1a8b      	subs	r3, r1, r2
 80007f2:	469a      	mov	sl, r3
 80007f4:	4653      	mov	r3, sl
 80007f6:	021b      	lsls	r3, r3, #8
 80007f8:	d400      	bmi.n	80007fc <__aeabi_dadd+0xa0>
 80007fa:	e0d4      	b.n	80009a6 <__aeabi_dadd+0x24a>
 80007fc:	4653      	mov	r3, sl
 80007fe:	025a      	lsls	r2, r3, #9
 8000800:	0a53      	lsrs	r3, r2, #9
 8000802:	469a      	mov	sl, r3
 8000804:	4653      	mov	r3, sl
 8000806:	2b00      	cmp	r3, #0
 8000808:	d100      	bne.n	800080c <__aeabi_dadd+0xb0>
 800080a:	e104      	b.n	8000a16 <__aeabi_dadd+0x2ba>
 800080c:	4650      	mov	r0, sl
 800080e:	f001 fe73 	bl	80024f8 <__clzsi2>
 8000812:	0003      	movs	r3, r0
 8000814:	3b08      	subs	r3, #8
 8000816:	2220      	movs	r2, #32
 8000818:	0020      	movs	r0, r4
 800081a:	1ad2      	subs	r2, r2, r3
 800081c:	4651      	mov	r1, sl
 800081e:	40d0      	lsrs	r0, r2
 8000820:	4099      	lsls	r1, r3
 8000822:	0002      	movs	r2, r0
 8000824:	409c      	lsls	r4, r3
 8000826:	430a      	orrs	r2, r1
 8000828:	42b3      	cmp	r3, r6
 800082a:	da00      	bge.n	800082e <__aeabi_dadd+0xd2>
 800082c:	e102      	b.n	8000a34 <__aeabi_dadd+0x2d8>
 800082e:	1b9b      	subs	r3, r3, r6
 8000830:	1c59      	adds	r1, r3, #1
 8000832:	291f      	cmp	r1, #31
 8000834:	dd00      	ble.n	8000838 <__aeabi_dadd+0xdc>
 8000836:	e0a7      	b.n	8000988 <__aeabi_dadd+0x22c>
 8000838:	2320      	movs	r3, #32
 800083a:	0010      	movs	r0, r2
 800083c:	0026      	movs	r6, r4
 800083e:	1a5b      	subs	r3, r3, r1
 8000840:	409c      	lsls	r4, r3
 8000842:	4098      	lsls	r0, r3
 8000844:	40ce      	lsrs	r6, r1
 8000846:	40ca      	lsrs	r2, r1
 8000848:	1e63      	subs	r3, r4, #1
 800084a:	419c      	sbcs	r4, r3
 800084c:	4330      	orrs	r0, r6
 800084e:	4692      	mov	sl, r2
 8000850:	2600      	movs	r6, #0
 8000852:	4304      	orrs	r4, r0
 8000854:	0763      	lsls	r3, r4, #29
 8000856:	d009      	beq.n	800086c <__aeabi_dadd+0x110>
 8000858:	230f      	movs	r3, #15
 800085a:	4023      	ands	r3, r4
 800085c:	2b04      	cmp	r3, #4
 800085e:	d005      	beq.n	800086c <__aeabi_dadd+0x110>
 8000860:	1d23      	adds	r3, r4, #4
 8000862:	42a3      	cmp	r3, r4
 8000864:	41a4      	sbcs	r4, r4
 8000866:	4264      	negs	r4, r4
 8000868:	44a2      	add	sl, r4
 800086a:	001c      	movs	r4, r3
 800086c:	4653      	mov	r3, sl
 800086e:	021b      	lsls	r3, r3, #8
 8000870:	d400      	bmi.n	8000874 <__aeabi_dadd+0x118>
 8000872:	e09b      	b.n	80009ac <__aeabi_dadd+0x250>
 8000874:	4b94      	ldr	r3, [pc, #592]	; (8000ac8 <__aeabi_dadd+0x36c>)
 8000876:	3601      	adds	r6, #1
 8000878:	429e      	cmp	r6, r3
 800087a:	d100      	bne.n	800087e <__aeabi_dadd+0x122>
 800087c:	e0b8      	b.n	80009f0 <__aeabi_dadd+0x294>
 800087e:	4653      	mov	r3, sl
 8000880:	4992      	ldr	r1, [pc, #584]	; (8000acc <__aeabi_dadd+0x370>)
 8000882:	08e4      	lsrs	r4, r4, #3
 8000884:	400b      	ands	r3, r1
 8000886:	0019      	movs	r1, r3
 8000888:	075b      	lsls	r3, r3, #29
 800088a:	4323      	orrs	r3, r4
 800088c:	0572      	lsls	r2, r6, #21
 800088e:	024c      	lsls	r4, r1, #9
 8000890:	0b24      	lsrs	r4, r4, #12
 8000892:	0d52      	lsrs	r2, r2, #21
 8000894:	0512      	lsls	r2, r2, #20
 8000896:	07ed      	lsls	r5, r5, #31
 8000898:	4322      	orrs	r2, r4
 800089a:	432a      	orrs	r2, r5
 800089c:	0018      	movs	r0, r3
 800089e:	0011      	movs	r1, r2
 80008a0:	bce0      	pop	{r5, r6, r7}
 80008a2:	46ba      	mov	sl, r7
 80008a4:	46b1      	mov	r9, r6
 80008a6:	46a8      	mov	r8, r5
 80008a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008aa:	2f00      	cmp	r7, #0
 80008ac:	d048      	beq.n	8000940 <__aeabi_dadd+0x1e4>
 80008ae:	1b97      	subs	r7, r2, r6
 80008b0:	2e00      	cmp	r6, #0
 80008b2:	d000      	beq.n	80008b6 <__aeabi_dadd+0x15a>
 80008b4:	e10e      	b.n	8000ad4 <__aeabi_dadd+0x378>
 80008b6:	000c      	movs	r4, r1
 80008b8:	431c      	orrs	r4, r3
 80008ba:	d100      	bne.n	80008be <__aeabi_dadd+0x162>
 80008bc:	e1b7      	b.n	8000c2e <__aeabi_dadd+0x4d2>
 80008be:	1e7c      	subs	r4, r7, #1
 80008c0:	2f01      	cmp	r7, #1
 80008c2:	d100      	bne.n	80008c6 <__aeabi_dadd+0x16a>
 80008c4:	e226      	b.n	8000d14 <__aeabi_dadd+0x5b8>
 80008c6:	4d80      	ldr	r5, [pc, #512]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80008c8:	42af      	cmp	r7, r5
 80008ca:	d100      	bne.n	80008ce <__aeabi_dadd+0x172>
 80008cc:	e1d5      	b.n	8000c7a <__aeabi_dadd+0x51e>
 80008ce:	0027      	movs	r7, r4
 80008d0:	e107      	b.n	8000ae2 <__aeabi_dadd+0x386>
 80008d2:	2f00      	cmp	r7, #0
 80008d4:	dc00      	bgt.n	80008d8 <__aeabi_dadd+0x17c>
 80008d6:	e0b2      	b.n	8000a3e <__aeabi_dadd+0x2e2>
 80008d8:	2a00      	cmp	r2, #0
 80008da:	d047      	beq.n	800096c <__aeabi_dadd+0x210>
 80008dc:	4a7a      	ldr	r2, [pc, #488]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80008de:	4296      	cmp	r6, r2
 80008e0:	d100      	bne.n	80008e4 <__aeabi_dadd+0x188>
 80008e2:	e089      	b.n	80009f8 <__aeabi_dadd+0x29c>
 80008e4:	2280      	movs	r2, #128	; 0x80
 80008e6:	464c      	mov	r4, r9
 80008e8:	0412      	lsls	r2, r2, #16
 80008ea:	4314      	orrs	r4, r2
 80008ec:	46a1      	mov	r9, r4
 80008ee:	2f38      	cmp	r7, #56	; 0x38
 80008f0:	dc6b      	bgt.n	80009ca <__aeabi_dadd+0x26e>
 80008f2:	2f1f      	cmp	r7, #31
 80008f4:	dc00      	bgt.n	80008f8 <__aeabi_dadd+0x19c>
 80008f6:	e16e      	b.n	8000bd6 <__aeabi_dadd+0x47a>
 80008f8:	003a      	movs	r2, r7
 80008fa:	4648      	mov	r0, r9
 80008fc:	3a20      	subs	r2, #32
 80008fe:	40d0      	lsrs	r0, r2
 8000900:	4684      	mov	ip, r0
 8000902:	2f20      	cmp	r7, #32
 8000904:	d007      	beq.n	8000916 <__aeabi_dadd+0x1ba>
 8000906:	2240      	movs	r2, #64	; 0x40
 8000908:	4648      	mov	r0, r9
 800090a:	1bd2      	subs	r2, r2, r7
 800090c:	4090      	lsls	r0, r2
 800090e:	0002      	movs	r2, r0
 8000910:	4640      	mov	r0, r8
 8000912:	4310      	orrs	r0, r2
 8000914:	4680      	mov	r8, r0
 8000916:	4640      	mov	r0, r8
 8000918:	1e42      	subs	r2, r0, #1
 800091a:	4190      	sbcs	r0, r2
 800091c:	4662      	mov	r2, ip
 800091e:	0004      	movs	r4, r0
 8000920:	4314      	orrs	r4, r2
 8000922:	e057      	b.n	80009d4 <__aeabi_dadd+0x278>
 8000924:	464a      	mov	r2, r9
 8000926:	4302      	orrs	r2, r0
 8000928:	d100      	bne.n	800092c <__aeabi_dadd+0x1d0>
 800092a:	e103      	b.n	8000b34 <__aeabi_dadd+0x3d8>
 800092c:	1e7a      	subs	r2, r7, #1
 800092e:	2f01      	cmp	r7, #1
 8000930:	d100      	bne.n	8000934 <__aeabi_dadd+0x1d8>
 8000932:	e193      	b.n	8000c5c <__aeabi_dadd+0x500>
 8000934:	4c64      	ldr	r4, [pc, #400]	; (8000ac8 <__aeabi_dadd+0x36c>)
 8000936:	42a7      	cmp	r7, r4
 8000938:	d100      	bne.n	800093c <__aeabi_dadd+0x1e0>
 800093a:	e18a      	b.n	8000c52 <__aeabi_dadd+0x4f6>
 800093c:	0017      	movs	r7, r2
 800093e:	e73b      	b.n	80007b8 <__aeabi_dadd+0x5c>
 8000940:	4c63      	ldr	r4, [pc, #396]	; (8000ad0 <__aeabi_dadd+0x374>)
 8000942:	1c72      	adds	r2, r6, #1
 8000944:	4222      	tst	r2, r4
 8000946:	d000      	beq.n	800094a <__aeabi_dadd+0x1ee>
 8000948:	e0e0      	b.n	8000b0c <__aeabi_dadd+0x3b0>
 800094a:	000a      	movs	r2, r1
 800094c:	431a      	orrs	r2, r3
 800094e:	2e00      	cmp	r6, #0
 8000950:	d000      	beq.n	8000954 <__aeabi_dadd+0x1f8>
 8000952:	e174      	b.n	8000c3e <__aeabi_dadd+0x4e2>
 8000954:	2a00      	cmp	r2, #0
 8000956:	d100      	bne.n	800095a <__aeabi_dadd+0x1fe>
 8000958:	e1d0      	b.n	8000cfc <__aeabi_dadd+0x5a0>
 800095a:	464a      	mov	r2, r9
 800095c:	4302      	orrs	r2, r0
 800095e:	d000      	beq.n	8000962 <__aeabi_dadd+0x206>
 8000960:	e1e3      	b.n	8000d2a <__aeabi_dadd+0x5ce>
 8000962:	074a      	lsls	r2, r1, #29
 8000964:	08db      	lsrs	r3, r3, #3
 8000966:	4313      	orrs	r3, r2
 8000968:	08c9      	lsrs	r1, r1, #3
 800096a:	e029      	b.n	80009c0 <__aeabi_dadd+0x264>
 800096c:	464a      	mov	r2, r9
 800096e:	4302      	orrs	r2, r0
 8000970:	d100      	bne.n	8000974 <__aeabi_dadd+0x218>
 8000972:	e17d      	b.n	8000c70 <__aeabi_dadd+0x514>
 8000974:	1e7a      	subs	r2, r7, #1
 8000976:	2f01      	cmp	r7, #1
 8000978:	d100      	bne.n	800097c <__aeabi_dadd+0x220>
 800097a:	e0e0      	b.n	8000b3e <__aeabi_dadd+0x3e2>
 800097c:	4c52      	ldr	r4, [pc, #328]	; (8000ac8 <__aeabi_dadd+0x36c>)
 800097e:	42a7      	cmp	r7, r4
 8000980:	d100      	bne.n	8000984 <__aeabi_dadd+0x228>
 8000982:	e166      	b.n	8000c52 <__aeabi_dadd+0x4f6>
 8000984:	0017      	movs	r7, r2
 8000986:	e7b2      	b.n	80008ee <__aeabi_dadd+0x192>
 8000988:	0010      	movs	r0, r2
 800098a:	3b1f      	subs	r3, #31
 800098c:	40d8      	lsrs	r0, r3
 800098e:	2920      	cmp	r1, #32
 8000990:	d003      	beq.n	800099a <__aeabi_dadd+0x23e>
 8000992:	2340      	movs	r3, #64	; 0x40
 8000994:	1a5b      	subs	r3, r3, r1
 8000996:	409a      	lsls	r2, r3
 8000998:	4314      	orrs	r4, r2
 800099a:	1e63      	subs	r3, r4, #1
 800099c:	419c      	sbcs	r4, r3
 800099e:	2300      	movs	r3, #0
 80009a0:	2600      	movs	r6, #0
 80009a2:	469a      	mov	sl, r3
 80009a4:	4304      	orrs	r4, r0
 80009a6:	0763      	lsls	r3, r4, #29
 80009a8:	d000      	beq.n	80009ac <__aeabi_dadd+0x250>
 80009aa:	e755      	b.n	8000858 <__aeabi_dadd+0xfc>
 80009ac:	4652      	mov	r2, sl
 80009ae:	08e3      	lsrs	r3, r4, #3
 80009b0:	0752      	lsls	r2, r2, #29
 80009b2:	4313      	orrs	r3, r2
 80009b4:	4652      	mov	r2, sl
 80009b6:	0037      	movs	r7, r6
 80009b8:	08d1      	lsrs	r1, r2, #3
 80009ba:	4a43      	ldr	r2, [pc, #268]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80009bc:	4297      	cmp	r7, r2
 80009be:	d01f      	beq.n	8000a00 <__aeabi_dadd+0x2a4>
 80009c0:	0309      	lsls	r1, r1, #12
 80009c2:	057a      	lsls	r2, r7, #21
 80009c4:	0b0c      	lsrs	r4, r1, #12
 80009c6:	0d52      	lsrs	r2, r2, #21
 80009c8:	e764      	b.n	8000894 <__aeabi_dadd+0x138>
 80009ca:	4642      	mov	r2, r8
 80009cc:	464c      	mov	r4, r9
 80009ce:	4314      	orrs	r4, r2
 80009d0:	1e62      	subs	r2, r4, #1
 80009d2:	4194      	sbcs	r4, r2
 80009d4:	18e4      	adds	r4, r4, r3
 80009d6:	429c      	cmp	r4, r3
 80009d8:	4192      	sbcs	r2, r2
 80009da:	4252      	negs	r2, r2
 80009dc:	4692      	mov	sl, r2
 80009de:	448a      	add	sl, r1
 80009e0:	4653      	mov	r3, sl
 80009e2:	021b      	lsls	r3, r3, #8
 80009e4:	d5df      	bpl.n	80009a6 <__aeabi_dadd+0x24a>
 80009e6:	4b38      	ldr	r3, [pc, #224]	; (8000ac8 <__aeabi_dadd+0x36c>)
 80009e8:	3601      	adds	r6, #1
 80009ea:	429e      	cmp	r6, r3
 80009ec:	d000      	beq.n	80009f0 <__aeabi_dadd+0x294>
 80009ee:	e0b3      	b.n	8000b58 <__aeabi_dadd+0x3fc>
 80009f0:	0032      	movs	r2, r6
 80009f2:	2400      	movs	r4, #0
 80009f4:	2300      	movs	r3, #0
 80009f6:	e74d      	b.n	8000894 <__aeabi_dadd+0x138>
 80009f8:	074a      	lsls	r2, r1, #29
 80009fa:	08db      	lsrs	r3, r3, #3
 80009fc:	4313      	orrs	r3, r2
 80009fe:	08c9      	lsrs	r1, r1, #3
 8000a00:	001a      	movs	r2, r3
 8000a02:	430a      	orrs	r2, r1
 8000a04:	d100      	bne.n	8000a08 <__aeabi_dadd+0x2ac>
 8000a06:	e200      	b.n	8000e0a <__aeabi_dadd+0x6ae>
 8000a08:	2480      	movs	r4, #128	; 0x80
 8000a0a:	0324      	lsls	r4, r4, #12
 8000a0c:	430c      	orrs	r4, r1
 8000a0e:	0324      	lsls	r4, r4, #12
 8000a10:	4a2d      	ldr	r2, [pc, #180]	; (8000ac8 <__aeabi_dadd+0x36c>)
 8000a12:	0b24      	lsrs	r4, r4, #12
 8000a14:	e73e      	b.n	8000894 <__aeabi_dadd+0x138>
 8000a16:	0020      	movs	r0, r4
 8000a18:	f001 fd6e 	bl	80024f8 <__clzsi2>
 8000a1c:	0003      	movs	r3, r0
 8000a1e:	3318      	adds	r3, #24
 8000a20:	2b1f      	cmp	r3, #31
 8000a22:	dc00      	bgt.n	8000a26 <__aeabi_dadd+0x2ca>
 8000a24:	e6f7      	b.n	8000816 <__aeabi_dadd+0xba>
 8000a26:	0022      	movs	r2, r4
 8000a28:	3808      	subs	r0, #8
 8000a2a:	4082      	lsls	r2, r0
 8000a2c:	2400      	movs	r4, #0
 8000a2e:	42b3      	cmp	r3, r6
 8000a30:	db00      	blt.n	8000a34 <__aeabi_dadd+0x2d8>
 8000a32:	e6fc      	b.n	800082e <__aeabi_dadd+0xd2>
 8000a34:	1af6      	subs	r6, r6, r3
 8000a36:	4b25      	ldr	r3, [pc, #148]	; (8000acc <__aeabi_dadd+0x370>)
 8000a38:	401a      	ands	r2, r3
 8000a3a:	4692      	mov	sl, r2
 8000a3c:	e70a      	b.n	8000854 <__aeabi_dadd+0xf8>
 8000a3e:	2f00      	cmp	r7, #0
 8000a40:	d02b      	beq.n	8000a9a <__aeabi_dadd+0x33e>
 8000a42:	1b97      	subs	r7, r2, r6
 8000a44:	2e00      	cmp	r6, #0
 8000a46:	d100      	bne.n	8000a4a <__aeabi_dadd+0x2ee>
 8000a48:	e0b8      	b.n	8000bbc <__aeabi_dadd+0x460>
 8000a4a:	4c1f      	ldr	r4, [pc, #124]	; (8000ac8 <__aeabi_dadd+0x36c>)
 8000a4c:	42a2      	cmp	r2, r4
 8000a4e:	d100      	bne.n	8000a52 <__aeabi_dadd+0x2f6>
 8000a50:	e11c      	b.n	8000c8c <__aeabi_dadd+0x530>
 8000a52:	2480      	movs	r4, #128	; 0x80
 8000a54:	0424      	lsls	r4, r4, #16
 8000a56:	4321      	orrs	r1, r4
 8000a58:	2f38      	cmp	r7, #56	; 0x38
 8000a5a:	dd00      	ble.n	8000a5e <__aeabi_dadd+0x302>
 8000a5c:	e11e      	b.n	8000c9c <__aeabi_dadd+0x540>
 8000a5e:	2f1f      	cmp	r7, #31
 8000a60:	dd00      	ble.n	8000a64 <__aeabi_dadd+0x308>
 8000a62:	e19e      	b.n	8000da2 <__aeabi_dadd+0x646>
 8000a64:	2620      	movs	r6, #32
 8000a66:	000c      	movs	r4, r1
 8000a68:	1bf6      	subs	r6, r6, r7
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	40b3      	lsls	r3, r6
 8000a6e:	40b4      	lsls	r4, r6
 8000a70:	40f8      	lsrs	r0, r7
 8000a72:	1e5e      	subs	r6, r3, #1
 8000a74:	41b3      	sbcs	r3, r6
 8000a76:	40f9      	lsrs	r1, r7
 8000a78:	4304      	orrs	r4, r0
 8000a7a:	431c      	orrs	r4, r3
 8000a7c:	4489      	add	r9, r1
 8000a7e:	4444      	add	r4, r8
 8000a80:	4544      	cmp	r4, r8
 8000a82:	419b      	sbcs	r3, r3
 8000a84:	425b      	negs	r3, r3
 8000a86:	444b      	add	r3, r9
 8000a88:	469a      	mov	sl, r3
 8000a8a:	0016      	movs	r6, r2
 8000a8c:	e7a8      	b.n	80009e0 <__aeabi_dadd+0x284>
 8000a8e:	4642      	mov	r2, r8
 8000a90:	464c      	mov	r4, r9
 8000a92:	4314      	orrs	r4, r2
 8000a94:	1e62      	subs	r2, r4, #1
 8000a96:	4194      	sbcs	r4, r2
 8000a98:	e6a6      	b.n	80007e8 <__aeabi_dadd+0x8c>
 8000a9a:	4c0d      	ldr	r4, [pc, #52]	; (8000ad0 <__aeabi_dadd+0x374>)
 8000a9c:	1c72      	adds	r2, r6, #1
 8000a9e:	4222      	tst	r2, r4
 8000aa0:	d000      	beq.n	8000aa4 <__aeabi_dadd+0x348>
 8000aa2:	e0a8      	b.n	8000bf6 <__aeabi_dadd+0x49a>
 8000aa4:	000a      	movs	r2, r1
 8000aa6:	431a      	orrs	r2, r3
 8000aa8:	2e00      	cmp	r6, #0
 8000aaa:	d000      	beq.n	8000aae <__aeabi_dadd+0x352>
 8000aac:	e10a      	b.n	8000cc4 <__aeabi_dadd+0x568>
 8000aae:	2a00      	cmp	r2, #0
 8000ab0:	d100      	bne.n	8000ab4 <__aeabi_dadd+0x358>
 8000ab2:	e15e      	b.n	8000d72 <__aeabi_dadd+0x616>
 8000ab4:	464a      	mov	r2, r9
 8000ab6:	4302      	orrs	r2, r0
 8000ab8:	d000      	beq.n	8000abc <__aeabi_dadd+0x360>
 8000aba:	e161      	b.n	8000d80 <__aeabi_dadd+0x624>
 8000abc:	074a      	lsls	r2, r1, #29
 8000abe:	08db      	lsrs	r3, r3, #3
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	08c9      	lsrs	r1, r1, #3
 8000ac4:	e77c      	b.n	80009c0 <__aeabi_dadd+0x264>
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	000007ff 	.word	0x000007ff
 8000acc:	ff7fffff 	.word	0xff7fffff
 8000ad0:	000007fe 	.word	0x000007fe
 8000ad4:	4ccf      	ldr	r4, [pc, #828]	; (8000e14 <__aeabi_dadd+0x6b8>)
 8000ad6:	42a2      	cmp	r2, r4
 8000ad8:	d100      	bne.n	8000adc <__aeabi_dadd+0x380>
 8000ada:	e0ce      	b.n	8000c7a <__aeabi_dadd+0x51e>
 8000adc:	2480      	movs	r4, #128	; 0x80
 8000ade:	0424      	lsls	r4, r4, #16
 8000ae0:	4321      	orrs	r1, r4
 8000ae2:	2f38      	cmp	r7, #56	; 0x38
 8000ae4:	dc5b      	bgt.n	8000b9e <__aeabi_dadd+0x442>
 8000ae6:	2f1f      	cmp	r7, #31
 8000ae8:	dd00      	ble.n	8000aec <__aeabi_dadd+0x390>
 8000aea:	e0dc      	b.n	8000ca6 <__aeabi_dadd+0x54a>
 8000aec:	2520      	movs	r5, #32
 8000aee:	000c      	movs	r4, r1
 8000af0:	1bed      	subs	r5, r5, r7
 8000af2:	001e      	movs	r6, r3
 8000af4:	40ab      	lsls	r3, r5
 8000af6:	40ac      	lsls	r4, r5
 8000af8:	40fe      	lsrs	r6, r7
 8000afa:	1e5d      	subs	r5, r3, #1
 8000afc:	41ab      	sbcs	r3, r5
 8000afe:	4334      	orrs	r4, r6
 8000b00:	40f9      	lsrs	r1, r7
 8000b02:	431c      	orrs	r4, r3
 8000b04:	464b      	mov	r3, r9
 8000b06:	1a5b      	subs	r3, r3, r1
 8000b08:	4699      	mov	r9, r3
 8000b0a:	e04c      	b.n	8000ba6 <__aeabi_dadd+0x44a>
 8000b0c:	464a      	mov	r2, r9
 8000b0e:	1a1c      	subs	r4, r3, r0
 8000b10:	1a88      	subs	r0, r1, r2
 8000b12:	42a3      	cmp	r3, r4
 8000b14:	4192      	sbcs	r2, r2
 8000b16:	4252      	negs	r2, r2
 8000b18:	4692      	mov	sl, r2
 8000b1a:	0002      	movs	r2, r0
 8000b1c:	4650      	mov	r0, sl
 8000b1e:	1a12      	subs	r2, r2, r0
 8000b20:	4692      	mov	sl, r2
 8000b22:	0212      	lsls	r2, r2, #8
 8000b24:	d478      	bmi.n	8000c18 <__aeabi_dadd+0x4bc>
 8000b26:	4653      	mov	r3, sl
 8000b28:	4323      	orrs	r3, r4
 8000b2a:	d000      	beq.n	8000b2e <__aeabi_dadd+0x3d2>
 8000b2c:	e66a      	b.n	8000804 <__aeabi_dadd+0xa8>
 8000b2e:	2100      	movs	r1, #0
 8000b30:	2500      	movs	r5, #0
 8000b32:	e745      	b.n	80009c0 <__aeabi_dadd+0x264>
 8000b34:	074a      	lsls	r2, r1, #29
 8000b36:	08db      	lsrs	r3, r3, #3
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	08c9      	lsrs	r1, r1, #3
 8000b3c:	e73d      	b.n	80009ba <__aeabi_dadd+0x25e>
 8000b3e:	181c      	adds	r4, r3, r0
 8000b40:	429c      	cmp	r4, r3
 8000b42:	419b      	sbcs	r3, r3
 8000b44:	4449      	add	r1, r9
 8000b46:	468a      	mov	sl, r1
 8000b48:	425b      	negs	r3, r3
 8000b4a:	449a      	add	sl, r3
 8000b4c:	4653      	mov	r3, sl
 8000b4e:	2601      	movs	r6, #1
 8000b50:	021b      	lsls	r3, r3, #8
 8000b52:	d400      	bmi.n	8000b56 <__aeabi_dadd+0x3fa>
 8000b54:	e727      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000b56:	2602      	movs	r6, #2
 8000b58:	4652      	mov	r2, sl
 8000b5a:	4baf      	ldr	r3, [pc, #700]	; (8000e18 <__aeabi_dadd+0x6bc>)
 8000b5c:	2101      	movs	r1, #1
 8000b5e:	401a      	ands	r2, r3
 8000b60:	0013      	movs	r3, r2
 8000b62:	4021      	ands	r1, r4
 8000b64:	0862      	lsrs	r2, r4, #1
 8000b66:	430a      	orrs	r2, r1
 8000b68:	07dc      	lsls	r4, r3, #31
 8000b6a:	085b      	lsrs	r3, r3, #1
 8000b6c:	469a      	mov	sl, r3
 8000b6e:	4314      	orrs	r4, r2
 8000b70:	e670      	b.n	8000854 <__aeabi_dadd+0xf8>
 8000b72:	003a      	movs	r2, r7
 8000b74:	464c      	mov	r4, r9
 8000b76:	3a20      	subs	r2, #32
 8000b78:	40d4      	lsrs	r4, r2
 8000b7a:	46a4      	mov	ip, r4
 8000b7c:	2f20      	cmp	r7, #32
 8000b7e:	d007      	beq.n	8000b90 <__aeabi_dadd+0x434>
 8000b80:	2240      	movs	r2, #64	; 0x40
 8000b82:	4648      	mov	r0, r9
 8000b84:	1bd2      	subs	r2, r2, r7
 8000b86:	4090      	lsls	r0, r2
 8000b88:	0002      	movs	r2, r0
 8000b8a:	4640      	mov	r0, r8
 8000b8c:	4310      	orrs	r0, r2
 8000b8e:	4680      	mov	r8, r0
 8000b90:	4640      	mov	r0, r8
 8000b92:	1e42      	subs	r2, r0, #1
 8000b94:	4190      	sbcs	r0, r2
 8000b96:	4662      	mov	r2, ip
 8000b98:	0004      	movs	r4, r0
 8000b9a:	4314      	orrs	r4, r2
 8000b9c:	e624      	b.n	80007e8 <__aeabi_dadd+0x8c>
 8000b9e:	4319      	orrs	r1, r3
 8000ba0:	000c      	movs	r4, r1
 8000ba2:	1e63      	subs	r3, r4, #1
 8000ba4:	419c      	sbcs	r4, r3
 8000ba6:	4643      	mov	r3, r8
 8000ba8:	1b1c      	subs	r4, r3, r4
 8000baa:	45a0      	cmp	r8, r4
 8000bac:	419b      	sbcs	r3, r3
 8000bae:	4649      	mov	r1, r9
 8000bb0:	425b      	negs	r3, r3
 8000bb2:	1acb      	subs	r3, r1, r3
 8000bb4:	469a      	mov	sl, r3
 8000bb6:	4665      	mov	r5, ip
 8000bb8:	0016      	movs	r6, r2
 8000bba:	e61b      	b.n	80007f4 <__aeabi_dadd+0x98>
 8000bbc:	000c      	movs	r4, r1
 8000bbe:	431c      	orrs	r4, r3
 8000bc0:	d100      	bne.n	8000bc4 <__aeabi_dadd+0x468>
 8000bc2:	e0c7      	b.n	8000d54 <__aeabi_dadd+0x5f8>
 8000bc4:	1e7c      	subs	r4, r7, #1
 8000bc6:	2f01      	cmp	r7, #1
 8000bc8:	d100      	bne.n	8000bcc <__aeabi_dadd+0x470>
 8000bca:	e0f9      	b.n	8000dc0 <__aeabi_dadd+0x664>
 8000bcc:	4e91      	ldr	r6, [pc, #580]	; (8000e14 <__aeabi_dadd+0x6b8>)
 8000bce:	42b7      	cmp	r7, r6
 8000bd0:	d05c      	beq.n	8000c8c <__aeabi_dadd+0x530>
 8000bd2:	0027      	movs	r7, r4
 8000bd4:	e740      	b.n	8000a58 <__aeabi_dadd+0x2fc>
 8000bd6:	2220      	movs	r2, #32
 8000bd8:	464c      	mov	r4, r9
 8000bda:	4640      	mov	r0, r8
 8000bdc:	1bd2      	subs	r2, r2, r7
 8000bde:	4094      	lsls	r4, r2
 8000be0:	40f8      	lsrs	r0, r7
 8000be2:	4304      	orrs	r4, r0
 8000be4:	4640      	mov	r0, r8
 8000be6:	4090      	lsls	r0, r2
 8000be8:	1e42      	subs	r2, r0, #1
 8000bea:	4190      	sbcs	r0, r2
 8000bec:	464a      	mov	r2, r9
 8000bee:	40fa      	lsrs	r2, r7
 8000bf0:	4304      	orrs	r4, r0
 8000bf2:	1889      	adds	r1, r1, r2
 8000bf4:	e6ee      	b.n	80009d4 <__aeabi_dadd+0x278>
 8000bf6:	4c87      	ldr	r4, [pc, #540]	; (8000e14 <__aeabi_dadd+0x6b8>)
 8000bf8:	42a2      	cmp	r2, r4
 8000bfa:	d100      	bne.n	8000bfe <__aeabi_dadd+0x4a2>
 8000bfc:	e6f9      	b.n	80009f2 <__aeabi_dadd+0x296>
 8000bfe:	1818      	adds	r0, r3, r0
 8000c00:	4298      	cmp	r0, r3
 8000c02:	419b      	sbcs	r3, r3
 8000c04:	4449      	add	r1, r9
 8000c06:	425b      	negs	r3, r3
 8000c08:	18cb      	adds	r3, r1, r3
 8000c0a:	07dc      	lsls	r4, r3, #31
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	085b      	lsrs	r3, r3, #1
 8000c10:	469a      	mov	sl, r3
 8000c12:	0016      	movs	r6, r2
 8000c14:	4304      	orrs	r4, r0
 8000c16:	e6c6      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000c18:	4642      	mov	r2, r8
 8000c1a:	1ad4      	subs	r4, r2, r3
 8000c1c:	45a0      	cmp	r8, r4
 8000c1e:	4180      	sbcs	r0, r0
 8000c20:	464b      	mov	r3, r9
 8000c22:	4240      	negs	r0, r0
 8000c24:	1a59      	subs	r1, r3, r1
 8000c26:	1a0b      	subs	r3, r1, r0
 8000c28:	469a      	mov	sl, r3
 8000c2a:	4665      	mov	r5, ip
 8000c2c:	e5ea      	b.n	8000804 <__aeabi_dadd+0xa8>
 8000c2e:	464b      	mov	r3, r9
 8000c30:	464a      	mov	r2, r9
 8000c32:	08c0      	lsrs	r0, r0, #3
 8000c34:	075b      	lsls	r3, r3, #29
 8000c36:	4665      	mov	r5, ip
 8000c38:	4303      	orrs	r3, r0
 8000c3a:	08d1      	lsrs	r1, r2, #3
 8000c3c:	e6bd      	b.n	80009ba <__aeabi_dadd+0x25e>
 8000c3e:	2a00      	cmp	r2, #0
 8000c40:	d000      	beq.n	8000c44 <__aeabi_dadd+0x4e8>
 8000c42:	e08e      	b.n	8000d62 <__aeabi_dadd+0x606>
 8000c44:	464b      	mov	r3, r9
 8000c46:	4303      	orrs	r3, r0
 8000c48:	d117      	bne.n	8000c7a <__aeabi_dadd+0x51e>
 8000c4a:	2180      	movs	r1, #128	; 0x80
 8000c4c:	2500      	movs	r5, #0
 8000c4e:	0309      	lsls	r1, r1, #12
 8000c50:	e6da      	b.n	8000a08 <__aeabi_dadd+0x2ac>
 8000c52:	074a      	lsls	r2, r1, #29
 8000c54:	08db      	lsrs	r3, r3, #3
 8000c56:	4313      	orrs	r3, r2
 8000c58:	08c9      	lsrs	r1, r1, #3
 8000c5a:	e6d1      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000c5c:	1a1c      	subs	r4, r3, r0
 8000c5e:	464a      	mov	r2, r9
 8000c60:	42a3      	cmp	r3, r4
 8000c62:	419b      	sbcs	r3, r3
 8000c64:	1a89      	subs	r1, r1, r2
 8000c66:	425b      	negs	r3, r3
 8000c68:	1acb      	subs	r3, r1, r3
 8000c6a:	469a      	mov	sl, r3
 8000c6c:	2601      	movs	r6, #1
 8000c6e:	e5c1      	b.n	80007f4 <__aeabi_dadd+0x98>
 8000c70:	074a      	lsls	r2, r1, #29
 8000c72:	08db      	lsrs	r3, r3, #3
 8000c74:	4313      	orrs	r3, r2
 8000c76:	08c9      	lsrs	r1, r1, #3
 8000c78:	e69f      	b.n	80009ba <__aeabi_dadd+0x25e>
 8000c7a:	4643      	mov	r3, r8
 8000c7c:	08d8      	lsrs	r0, r3, #3
 8000c7e:	464b      	mov	r3, r9
 8000c80:	464a      	mov	r2, r9
 8000c82:	075b      	lsls	r3, r3, #29
 8000c84:	4665      	mov	r5, ip
 8000c86:	4303      	orrs	r3, r0
 8000c88:	08d1      	lsrs	r1, r2, #3
 8000c8a:	e6b9      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000c8c:	4643      	mov	r3, r8
 8000c8e:	08d8      	lsrs	r0, r3, #3
 8000c90:	464b      	mov	r3, r9
 8000c92:	464a      	mov	r2, r9
 8000c94:	075b      	lsls	r3, r3, #29
 8000c96:	4303      	orrs	r3, r0
 8000c98:	08d1      	lsrs	r1, r2, #3
 8000c9a:	e6b1      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000c9c:	4319      	orrs	r1, r3
 8000c9e:	000c      	movs	r4, r1
 8000ca0:	1e63      	subs	r3, r4, #1
 8000ca2:	419c      	sbcs	r4, r3
 8000ca4:	e6eb      	b.n	8000a7e <__aeabi_dadd+0x322>
 8000ca6:	003c      	movs	r4, r7
 8000ca8:	000d      	movs	r5, r1
 8000caa:	3c20      	subs	r4, #32
 8000cac:	40e5      	lsrs	r5, r4
 8000cae:	2f20      	cmp	r7, #32
 8000cb0:	d003      	beq.n	8000cba <__aeabi_dadd+0x55e>
 8000cb2:	2440      	movs	r4, #64	; 0x40
 8000cb4:	1be4      	subs	r4, r4, r7
 8000cb6:	40a1      	lsls	r1, r4
 8000cb8:	430b      	orrs	r3, r1
 8000cba:	001c      	movs	r4, r3
 8000cbc:	1e63      	subs	r3, r4, #1
 8000cbe:	419c      	sbcs	r4, r3
 8000cc0:	432c      	orrs	r4, r5
 8000cc2:	e770      	b.n	8000ba6 <__aeabi_dadd+0x44a>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	d0e1      	beq.n	8000c8c <__aeabi_dadd+0x530>
 8000cc8:	464a      	mov	r2, r9
 8000cca:	4302      	orrs	r2, r0
 8000ccc:	d0c1      	beq.n	8000c52 <__aeabi_dadd+0x4f6>
 8000cce:	074a      	lsls	r2, r1, #29
 8000cd0:	08db      	lsrs	r3, r3, #3
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	2280      	movs	r2, #128	; 0x80
 8000cd6:	08c9      	lsrs	r1, r1, #3
 8000cd8:	0312      	lsls	r2, r2, #12
 8000cda:	4211      	tst	r1, r2
 8000cdc:	d008      	beq.n	8000cf0 <__aeabi_dadd+0x594>
 8000cde:	4648      	mov	r0, r9
 8000ce0:	08c4      	lsrs	r4, r0, #3
 8000ce2:	4214      	tst	r4, r2
 8000ce4:	d104      	bne.n	8000cf0 <__aeabi_dadd+0x594>
 8000ce6:	4643      	mov	r3, r8
 8000ce8:	0021      	movs	r1, r4
 8000cea:	08db      	lsrs	r3, r3, #3
 8000cec:	0742      	lsls	r2, r0, #29
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	0f5a      	lsrs	r2, r3, #29
 8000cf2:	00db      	lsls	r3, r3, #3
 8000cf4:	0752      	lsls	r2, r2, #29
 8000cf6:	08db      	lsrs	r3, r3, #3
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	e681      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000cfc:	464b      	mov	r3, r9
 8000cfe:	4303      	orrs	r3, r0
 8000d00:	d100      	bne.n	8000d04 <__aeabi_dadd+0x5a8>
 8000d02:	e714      	b.n	8000b2e <__aeabi_dadd+0x3d2>
 8000d04:	464b      	mov	r3, r9
 8000d06:	464a      	mov	r2, r9
 8000d08:	08c0      	lsrs	r0, r0, #3
 8000d0a:	075b      	lsls	r3, r3, #29
 8000d0c:	4665      	mov	r5, ip
 8000d0e:	4303      	orrs	r3, r0
 8000d10:	08d1      	lsrs	r1, r2, #3
 8000d12:	e655      	b.n	80009c0 <__aeabi_dadd+0x264>
 8000d14:	1ac4      	subs	r4, r0, r3
 8000d16:	45a0      	cmp	r8, r4
 8000d18:	4180      	sbcs	r0, r0
 8000d1a:	464b      	mov	r3, r9
 8000d1c:	4240      	negs	r0, r0
 8000d1e:	1a59      	subs	r1, r3, r1
 8000d20:	1a0b      	subs	r3, r1, r0
 8000d22:	469a      	mov	sl, r3
 8000d24:	4665      	mov	r5, ip
 8000d26:	2601      	movs	r6, #1
 8000d28:	e564      	b.n	80007f4 <__aeabi_dadd+0x98>
 8000d2a:	1a1c      	subs	r4, r3, r0
 8000d2c:	464a      	mov	r2, r9
 8000d2e:	42a3      	cmp	r3, r4
 8000d30:	4180      	sbcs	r0, r0
 8000d32:	1a8a      	subs	r2, r1, r2
 8000d34:	4240      	negs	r0, r0
 8000d36:	1a12      	subs	r2, r2, r0
 8000d38:	4692      	mov	sl, r2
 8000d3a:	0212      	lsls	r2, r2, #8
 8000d3c:	d549      	bpl.n	8000dd2 <__aeabi_dadd+0x676>
 8000d3e:	4642      	mov	r2, r8
 8000d40:	1ad4      	subs	r4, r2, r3
 8000d42:	45a0      	cmp	r8, r4
 8000d44:	4180      	sbcs	r0, r0
 8000d46:	464b      	mov	r3, r9
 8000d48:	4240      	negs	r0, r0
 8000d4a:	1a59      	subs	r1, r3, r1
 8000d4c:	1a0b      	subs	r3, r1, r0
 8000d4e:	469a      	mov	sl, r3
 8000d50:	4665      	mov	r5, ip
 8000d52:	e57f      	b.n	8000854 <__aeabi_dadd+0xf8>
 8000d54:	464b      	mov	r3, r9
 8000d56:	464a      	mov	r2, r9
 8000d58:	08c0      	lsrs	r0, r0, #3
 8000d5a:	075b      	lsls	r3, r3, #29
 8000d5c:	4303      	orrs	r3, r0
 8000d5e:	08d1      	lsrs	r1, r2, #3
 8000d60:	e62b      	b.n	80009ba <__aeabi_dadd+0x25e>
 8000d62:	464a      	mov	r2, r9
 8000d64:	08db      	lsrs	r3, r3, #3
 8000d66:	4302      	orrs	r2, r0
 8000d68:	d138      	bne.n	8000ddc <__aeabi_dadd+0x680>
 8000d6a:	074a      	lsls	r2, r1, #29
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	08c9      	lsrs	r1, r1, #3
 8000d70:	e646      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000d72:	464b      	mov	r3, r9
 8000d74:	464a      	mov	r2, r9
 8000d76:	08c0      	lsrs	r0, r0, #3
 8000d78:	075b      	lsls	r3, r3, #29
 8000d7a:	4303      	orrs	r3, r0
 8000d7c:	08d1      	lsrs	r1, r2, #3
 8000d7e:	e61f      	b.n	80009c0 <__aeabi_dadd+0x264>
 8000d80:	181c      	adds	r4, r3, r0
 8000d82:	429c      	cmp	r4, r3
 8000d84:	419b      	sbcs	r3, r3
 8000d86:	4449      	add	r1, r9
 8000d88:	468a      	mov	sl, r1
 8000d8a:	425b      	negs	r3, r3
 8000d8c:	449a      	add	sl, r3
 8000d8e:	4653      	mov	r3, sl
 8000d90:	021b      	lsls	r3, r3, #8
 8000d92:	d400      	bmi.n	8000d96 <__aeabi_dadd+0x63a>
 8000d94:	e607      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000d96:	4652      	mov	r2, sl
 8000d98:	4b1f      	ldr	r3, [pc, #124]	; (8000e18 <__aeabi_dadd+0x6bc>)
 8000d9a:	2601      	movs	r6, #1
 8000d9c:	401a      	ands	r2, r3
 8000d9e:	4692      	mov	sl, r2
 8000da0:	e601      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000da2:	003c      	movs	r4, r7
 8000da4:	000e      	movs	r6, r1
 8000da6:	3c20      	subs	r4, #32
 8000da8:	40e6      	lsrs	r6, r4
 8000daa:	2f20      	cmp	r7, #32
 8000dac:	d003      	beq.n	8000db6 <__aeabi_dadd+0x65a>
 8000dae:	2440      	movs	r4, #64	; 0x40
 8000db0:	1be4      	subs	r4, r4, r7
 8000db2:	40a1      	lsls	r1, r4
 8000db4:	430b      	orrs	r3, r1
 8000db6:	001c      	movs	r4, r3
 8000db8:	1e63      	subs	r3, r4, #1
 8000dba:	419c      	sbcs	r4, r3
 8000dbc:	4334      	orrs	r4, r6
 8000dbe:	e65e      	b.n	8000a7e <__aeabi_dadd+0x322>
 8000dc0:	4443      	add	r3, r8
 8000dc2:	4283      	cmp	r3, r0
 8000dc4:	4180      	sbcs	r0, r0
 8000dc6:	4449      	add	r1, r9
 8000dc8:	468a      	mov	sl, r1
 8000dca:	4240      	negs	r0, r0
 8000dcc:	001c      	movs	r4, r3
 8000dce:	4482      	add	sl, r0
 8000dd0:	e6bc      	b.n	8000b4c <__aeabi_dadd+0x3f0>
 8000dd2:	4653      	mov	r3, sl
 8000dd4:	4323      	orrs	r3, r4
 8000dd6:	d100      	bne.n	8000dda <__aeabi_dadd+0x67e>
 8000dd8:	e6a9      	b.n	8000b2e <__aeabi_dadd+0x3d2>
 8000dda:	e5e4      	b.n	80009a6 <__aeabi_dadd+0x24a>
 8000ddc:	074a      	lsls	r2, r1, #29
 8000dde:	4313      	orrs	r3, r2
 8000de0:	2280      	movs	r2, #128	; 0x80
 8000de2:	08c9      	lsrs	r1, r1, #3
 8000de4:	0312      	lsls	r2, r2, #12
 8000de6:	4211      	tst	r1, r2
 8000de8:	d009      	beq.n	8000dfe <__aeabi_dadd+0x6a2>
 8000dea:	4648      	mov	r0, r9
 8000dec:	08c4      	lsrs	r4, r0, #3
 8000dee:	4214      	tst	r4, r2
 8000df0:	d105      	bne.n	8000dfe <__aeabi_dadd+0x6a2>
 8000df2:	4643      	mov	r3, r8
 8000df4:	4665      	mov	r5, ip
 8000df6:	0021      	movs	r1, r4
 8000df8:	08db      	lsrs	r3, r3, #3
 8000dfa:	0742      	lsls	r2, r0, #29
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	0f5a      	lsrs	r2, r3, #29
 8000e00:	00db      	lsls	r3, r3, #3
 8000e02:	08db      	lsrs	r3, r3, #3
 8000e04:	0752      	lsls	r2, r2, #29
 8000e06:	4313      	orrs	r3, r2
 8000e08:	e5fa      	b.n	8000a00 <__aeabi_dadd+0x2a4>
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	4a01      	ldr	r2, [pc, #4]	; (8000e14 <__aeabi_dadd+0x6b8>)
 8000e0e:	001c      	movs	r4, r3
 8000e10:	e540      	b.n	8000894 <__aeabi_dadd+0x138>
 8000e12:	46c0      	nop			; (mov r8, r8)
 8000e14:	000007ff 	.word	0x000007ff
 8000e18:	ff7fffff 	.word	0xff7fffff

08000e1c <__aeabi_ddiv>:
 8000e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e1e:	4657      	mov	r7, sl
 8000e20:	464e      	mov	r6, r9
 8000e22:	4645      	mov	r5, r8
 8000e24:	46de      	mov	lr, fp
 8000e26:	b5e0      	push	{r5, r6, r7, lr}
 8000e28:	030c      	lsls	r4, r1, #12
 8000e2a:	001f      	movs	r7, r3
 8000e2c:	004b      	lsls	r3, r1, #1
 8000e2e:	4681      	mov	r9, r0
 8000e30:	4692      	mov	sl, r2
 8000e32:	0005      	movs	r5, r0
 8000e34:	b085      	sub	sp, #20
 8000e36:	0b24      	lsrs	r4, r4, #12
 8000e38:	0d5b      	lsrs	r3, r3, #21
 8000e3a:	0fce      	lsrs	r6, r1, #31
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d100      	bne.n	8000e42 <__aeabi_ddiv+0x26>
 8000e40:	e152      	b.n	80010e8 <__aeabi_ddiv+0x2cc>
 8000e42:	4ad2      	ldr	r2, [pc, #840]	; (800118c <__aeabi_ddiv+0x370>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d100      	bne.n	8000e4a <__aeabi_ddiv+0x2e>
 8000e48:	e16e      	b.n	8001128 <__aeabi_ddiv+0x30c>
 8000e4a:	0f42      	lsrs	r2, r0, #29
 8000e4c:	00e4      	lsls	r4, r4, #3
 8000e4e:	4314      	orrs	r4, r2
 8000e50:	2280      	movs	r2, #128	; 0x80
 8000e52:	0412      	lsls	r2, r2, #16
 8000e54:	4322      	orrs	r2, r4
 8000e56:	4690      	mov	r8, r2
 8000e58:	4acd      	ldr	r2, [pc, #820]	; (8001190 <__aeabi_ddiv+0x374>)
 8000e5a:	00c5      	lsls	r5, r0, #3
 8000e5c:	4693      	mov	fp, r2
 8000e5e:	449b      	add	fp, r3
 8000e60:	2300      	movs	r3, #0
 8000e62:	4699      	mov	r9, r3
 8000e64:	9300      	str	r3, [sp, #0]
 8000e66:	033c      	lsls	r4, r7, #12
 8000e68:	007b      	lsls	r3, r7, #1
 8000e6a:	4650      	mov	r0, sl
 8000e6c:	0b24      	lsrs	r4, r4, #12
 8000e6e:	0d5b      	lsrs	r3, r3, #21
 8000e70:	0fff      	lsrs	r7, r7, #31
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d100      	bne.n	8000e78 <__aeabi_ddiv+0x5c>
 8000e76:	e11a      	b.n	80010ae <__aeabi_ddiv+0x292>
 8000e78:	4ac4      	ldr	r2, [pc, #784]	; (800118c <__aeabi_ddiv+0x370>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d100      	bne.n	8000e80 <__aeabi_ddiv+0x64>
 8000e7e:	e15e      	b.n	800113e <__aeabi_ddiv+0x322>
 8000e80:	0f42      	lsrs	r2, r0, #29
 8000e82:	00e4      	lsls	r4, r4, #3
 8000e84:	4322      	orrs	r2, r4
 8000e86:	2480      	movs	r4, #128	; 0x80
 8000e88:	0424      	lsls	r4, r4, #16
 8000e8a:	4314      	orrs	r4, r2
 8000e8c:	4ac0      	ldr	r2, [pc, #768]	; (8001190 <__aeabi_ddiv+0x374>)
 8000e8e:	00c1      	lsls	r1, r0, #3
 8000e90:	4694      	mov	ip, r2
 8000e92:	465a      	mov	r2, fp
 8000e94:	4463      	add	r3, ip
 8000e96:	1ad3      	subs	r3, r2, r3
 8000e98:	469b      	mov	fp, r3
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	0033      	movs	r3, r6
 8000e9e:	407b      	eors	r3, r7
 8000ea0:	469a      	mov	sl, r3
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	2b0f      	cmp	r3, #15
 8000ea6:	d827      	bhi.n	8000ef8 <__aeabi_ddiv+0xdc>
 8000ea8:	4aba      	ldr	r2, [pc, #744]	; (8001194 <__aeabi_ddiv+0x378>)
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	58d3      	ldr	r3, [r2, r3]
 8000eae:	469f      	mov	pc, r3
 8000eb0:	46b2      	mov	sl, r6
 8000eb2:	9b00      	ldr	r3, [sp, #0]
 8000eb4:	2b02      	cmp	r3, #2
 8000eb6:	d016      	beq.n	8000ee6 <__aeabi_ddiv+0xca>
 8000eb8:	2b03      	cmp	r3, #3
 8000eba:	d100      	bne.n	8000ebe <__aeabi_ddiv+0xa2>
 8000ebc:	e287      	b.n	80013ce <__aeabi_ddiv+0x5b2>
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d000      	beq.n	8000ec4 <__aeabi_ddiv+0xa8>
 8000ec2:	e0d5      	b.n	8001070 <__aeabi_ddiv+0x254>
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2500      	movs	r5, #0
 8000eca:	051b      	lsls	r3, r3, #20
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	4652      	mov	r2, sl
 8000ed0:	07d2      	lsls	r2, r2, #31
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	0028      	movs	r0, r5
 8000ed6:	0019      	movs	r1, r3
 8000ed8:	b005      	add	sp, #20
 8000eda:	bcf0      	pop	{r4, r5, r6, r7}
 8000edc:	46bb      	mov	fp, r7
 8000ede:	46b2      	mov	sl, r6
 8000ee0:	46a9      	mov	r9, r5
 8000ee2:	46a0      	mov	r8, r4
 8000ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	2500      	movs	r5, #0
 8000eea:	4ba8      	ldr	r3, [pc, #672]	; (800118c <__aeabi_ddiv+0x370>)
 8000eec:	e7ed      	b.n	8000eca <__aeabi_ddiv+0xae>
 8000eee:	46ba      	mov	sl, r7
 8000ef0:	46a0      	mov	r8, r4
 8000ef2:	000d      	movs	r5, r1
 8000ef4:	9000      	str	r0, [sp, #0]
 8000ef6:	e7dc      	b.n	8000eb2 <__aeabi_ddiv+0x96>
 8000ef8:	4544      	cmp	r4, r8
 8000efa:	d200      	bcs.n	8000efe <__aeabi_ddiv+0xe2>
 8000efc:	e1c4      	b.n	8001288 <__aeabi_ddiv+0x46c>
 8000efe:	d100      	bne.n	8000f02 <__aeabi_ddiv+0xe6>
 8000f00:	e1bf      	b.n	8001282 <__aeabi_ddiv+0x466>
 8000f02:	2301      	movs	r3, #1
 8000f04:	425b      	negs	r3, r3
 8000f06:	469c      	mov	ip, r3
 8000f08:	002e      	movs	r6, r5
 8000f0a:	4640      	mov	r0, r8
 8000f0c:	2500      	movs	r5, #0
 8000f0e:	44e3      	add	fp, ip
 8000f10:	0223      	lsls	r3, r4, #8
 8000f12:	0e0c      	lsrs	r4, r1, #24
 8000f14:	431c      	orrs	r4, r3
 8000f16:	0c1b      	lsrs	r3, r3, #16
 8000f18:	4699      	mov	r9, r3
 8000f1a:	0423      	lsls	r3, r4, #16
 8000f1c:	020a      	lsls	r2, r1, #8
 8000f1e:	0c1f      	lsrs	r7, r3, #16
 8000f20:	4649      	mov	r1, r9
 8000f22:	9200      	str	r2, [sp, #0]
 8000f24:	9701      	str	r7, [sp, #4]
 8000f26:	f7ff f98f 	bl	8000248 <__aeabi_uidivmod>
 8000f2a:	0002      	movs	r2, r0
 8000f2c:	437a      	muls	r2, r7
 8000f2e:	040b      	lsls	r3, r1, #16
 8000f30:	0c31      	lsrs	r1, r6, #16
 8000f32:	4680      	mov	r8, r0
 8000f34:	4319      	orrs	r1, r3
 8000f36:	428a      	cmp	r2, r1
 8000f38:	d907      	bls.n	8000f4a <__aeabi_ddiv+0x12e>
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	425b      	negs	r3, r3
 8000f3e:	469c      	mov	ip, r3
 8000f40:	1909      	adds	r1, r1, r4
 8000f42:	44e0      	add	r8, ip
 8000f44:	428c      	cmp	r4, r1
 8000f46:	d800      	bhi.n	8000f4a <__aeabi_ddiv+0x12e>
 8000f48:	e201      	b.n	800134e <__aeabi_ddiv+0x532>
 8000f4a:	1a88      	subs	r0, r1, r2
 8000f4c:	4649      	mov	r1, r9
 8000f4e:	f7ff f97b 	bl	8000248 <__aeabi_uidivmod>
 8000f52:	9a01      	ldr	r2, [sp, #4]
 8000f54:	0436      	lsls	r6, r6, #16
 8000f56:	4342      	muls	r2, r0
 8000f58:	0409      	lsls	r1, r1, #16
 8000f5a:	0c36      	lsrs	r6, r6, #16
 8000f5c:	0003      	movs	r3, r0
 8000f5e:	430e      	orrs	r6, r1
 8000f60:	42b2      	cmp	r2, r6
 8000f62:	d904      	bls.n	8000f6e <__aeabi_ddiv+0x152>
 8000f64:	1936      	adds	r6, r6, r4
 8000f66:	3b01      	subs	r3, #1
 8000f68:	42b4      	cmp	r4, r6
 8000f6a:	d800      	bhi.n	8000f6e <__aeabi_ddiv+0x152>
 8000f6c:	e1e9      	b.n	8001342 <__aeabi_ddiv+0x526>
 8000f6e:	1ab0      	subs	r0, r6, r2
 8000f70:	4642      	mov	r2, r8
 8000f72:	9e00      	ldr	r6, [sp, #0]
 8000f74:	0412      	lsls	r2, r2, #16
 8000f76:	431a      	orrs	r2, r3
 8000f78:	0c33      	lsrs	r3, r6, #16
 8000f7a:	001f      	movs	r7, r3
 8000f7c:	0c11      	lsrs	r1, r2, #16
 8000f7e:	4690      	mov	r8, r2
 8000f80:	9302      	str	r3, [sp, #8]
 8000f82:	0413      	lsls	r3, r2, #16
 8000f84:	0432      	lsls	r2, r6, #16
 8000f86:	0c16      	lsrs	r6, r2, #16
 8000f88:	0032      	movs	r2, r6
 8000f8a:	0c1b      	lsrs	r3, r3, #16
 8000f8c:	435a      	muls	r2, r3
 8000f8e:	9603      	str	r6, [sp, #12]
 8000f90:	437b      	muls	r3, r7
 8000f92:	434e      	muls	r6, r1
 8000f94:	4379      	muls	r1, r7
 8000f96:	0c17      	lsrs	r7, r2, #16
 8000f98:	46bc      	mov	ip, r7
 8000f9a:	199b      	adds	r3, r3, r6
 8000f9c:	4463      	add	r3, ip
 8000f9e:	429e      	cmp	r6, r3
 8000fa0:	d903      	bls.n	8000faa <__aeabi_ddiv+0x18e>
 8000fa2:	2680      	movs	r6, #128	; 0x80
 8000fa4:	0276      	lsls	r6, r6, #9
 8000fa6:	46b4      	mov	ip, r6
 8000fa8:	4461      	add	r1, ip
 8000faa:	0c1e      	lsrs	r6, r3, #16
 8000fac:	1871      	adds	r1, r6, r1
 8000fae:	0416      	lsls	r6, r2, #16
 8000fb0:	041b      	lsls	r3, r3, #16
 8000fb2:	0c36      	lsrs	r6, r6, #16
 8000fb4:	199e      	adds	r6, r3, r6
 8000fb6:	4288      	cmp	r0, r1
 8000fb8:	d302      	bcc.n	8000fc0 <__aeabi_ddiv+0x1a4>
 8000fba:	d112      	bne.n	8000fe2 <__aeabi_ddiv+0x1c6>
 8000fbc:	42b5      	cmp	r5, r6
 8000fbe:	d210      	bcs.n	8000fe2 <__aeabi_ddiv+0x1c6>
 8000fc0:	4643      	mov	r3, r8
 8000fc2:	1e5a      	subs	r2, r3, #1
 8000fc4:	9b00      	ldr	r3, [sp, #0]
 8000fc6:	469c      	mov	ip, r3
 8000fc8:	4465      	add	r5, ip
 8000fca:	001f      	movs	r7, r3
 8000fcc:	429d      	cmp	r5, r3
 8000fce:	419b      	sbcs	r3, r3
 8000fd0:	425b      	negs	r3, r3
 8000fd2:	191b      	adds	r3, r3, r4
 8000fd4:	18c0      	adds	r0, r0, r3
 8000fd6:	4284      	cmp	r4, r0
 8000fd8:	d200      	bcs.n	8000fdc <__aeabi_ddiv+0x1c0>
 8000fda:	e19e      	b.n	800131a <__aeabi_ddiv+0x4fe>
 8000fdc:	d100      	bne.n	8000fe0 <__aeabi_ddiv+0x1c4>
 8000fde:	e199      	b.n	8001314 <__aeabi_ddiv+0x4f8>
 8000fe0:	4690      	mov	r8, r2
 8000fe2:	1bae      	subs	r6, r5, r6
 8000fe4:	42b5      	cmp	r5, r6
 8000fe6:	41ad      	sbcs	r5, r5
 8000fe8:	1a40      	subs	r0, r0, r1
 8000fea:	426d      	negs	r5, r5
 8000fec:	1b40      	subs	r0, r0, r5
 8000fee:	4284      	cmp	r4, r0
 8000ff0:	d100      	bne.n	8000ff4 <__aeabi_ddiv+0x1d8>
 8000ff2:	e1d2      	b.n	800139a <__aeabi_ddiv+0x57e>
 8000ff4:	4649      	mov	r1, r9
 8000ff6:	f7ff f927 	bl	8000248 <__aeabi_uidivmod>
 8000ffa:	9a01      	ldr	r2, [sp, #4]
 8000ffc:	040b      	lsls	r3, r1, #16
 8000ffe:	4342      	muls	r2, r0
 8001000:	0c31      	lsrs	r1, r6, #16
 8001002:	0005      	movs	r5, r0
 8001004:	4319      	orrs	r1, r3
 8001006:	428a      	cmp	r2, r1
 8001008:	d900      	bls.n	800100c <__aeabi_ddiv+0x1f0>
 800100a:	e16c      	b.n	80012e6 <__aeabi_ddiv+0x4ca>
 800100c:	1a88      	subs	r0, r1, r2
 800100e:	4649      	mov	r1, r9
 8001010:	f7ff f91a 	bl	8000248 <__aeabi_uidivmod>
 8001014:	9a01      	ldr	r2, [sp, #4]
 8001016:	0436      	lsls	r6, r6, #16
 8001018:	4342      	muls	r2, r0
 800101a:	0409      	lsls	r1, r1, #16
 800101c:	0c36      	lsrs	r6, r6, #16
 800101e:	0003      	movs	r3, r0
 8001020:	430e      	orrs	r6, r1
 8001022:	42b2      	cmp	r2, r6
 8001024:	d900      	bls.n	8001028 <__aeabi_ddiv+0x20c>
 8001026:	e153      	b.n	80012d0 <__aeabi_ddiv+0x4b4>
 8001028:	9803      	ldr	r0, [sp, #12]
 800102a:	1ab6      	subs	r6, r6, r2
 800102c:	0002      	movs	r2, r0
 800102e:	042d      	lsls	r5, r5, #16
 8001030:	431d      	orrs	r5, r3
 8001032:	9f02      	ldr	r7, [sp, #8]
 8001034:	042b      	lsls	r3, r5, #16
 8001036:	0c1b      	lsrs	r3, r3, #16
 8001038:	435a      	muls	r2, r3
 800103a:	437b      	muls	r3, r7
 800103c:	469c      	mov	ip, r3
 800103e:	0c29      	lsrs	r1, r5, #16
 8001040:	4348      	muls	r0, r1
 8001042:	0c13      	lsrs	r3, r2, #16
 8001044:	4484      	add	ip, r0
 8001046:	4463      	add	r3, ip
 8001048:	4379      	muls	r1, r7
 800104a:	4298      	cmp	r0, r3
 800104c:	d903      	bls.n	8001056 <__aeabi_ddiv+0x23a>
 800104e:	2080      	movs	r0, #128	; 0x80
 8001050:	0240      	lsls	r0, r0, #9
 8001052:	4684      	mov	ip, r0
 8001054:	4461      	add	r1, ip
 8001056:	0c18      	lsrs	r0, r3, #16
 8001058:	0412      	lsls	r2, r2, #16
 800105a:	041b      	lsls	r3, r3, #16
 800105c:	0c12      	lsrs	r2, r2, #16
 800105e:	1840      	adds	r0, r0, r1
 8001060:	189b      	adds	r3, r3, r2
 8001062:	4286      	cmp	r6, r0
 8001064:	d200      	bcs.n	8001068 <__aeabi_ddiv+0x24c>
 8001066:	e100      	b.n	800126a <__aeabi_ddiv+0x44e>
 8001068:	d100      	bne.n	800106c <__aeabi_ddiv+0x250>
 800106a:	e0fb      	b.n	8001264 <__aeabi_ddiv+0x448>
 800106c:	2301      	movs	r3, #1
 800106e:	431d      	orrs	r5, r3
 8001070:	4b49      	ldr	r3, [pc, #292]	; (8001198 <__aeabi_ddiv+0x37c>)
 8001072:	445b      	add	r3, fp
 8001074:	2b00      	cmp	r3, #0
 8001076:	dc00      	bgt.n	800107a <__aeabi_ddiv+0x25e>
 8001078:	e0aa      	b.n	80011d0 <__aeabi_ddiv+0x3b4>
 800107a:	076a      	lsls	r2, r5, #29
 800107c:	d000      	beq.n	8001080 <__aeabi_ddiv+0x264>
 800107e:	e13d      	b.n	80012fc <__aeabi_ddiv+0x4e0>
 8001080:	08e9      	lsrs	r1, r5, #3
 8001082:	4642      	mov	r2, r8
 8001084:	01d2      	lsls	r2, r2, #7
 8001086:	d506      	bpl.n	8001096 <__aeabi_ddiv+0x27a>
 8001088:	4642      	mov	r2, r8
 800108a:	4b44      	ldr	r3, [pc, #272]	; (800119c <__aeabi_ddiv+0x380>)
 800108c:	401a      	ands	r2, r3
 800108e:	2380      	movs	r3, #128	; 0x80
 8001090:	4690      	mov	r8, r2
 8001092:	00db      	lsls	r3, r3, #3
 8001094:	445b      	add	r3, fp
 8001096:	4a42      	ldr	r2, [pc, #264]	; (80011a0 <__aeabi_ddiv+0x384>)
 8001098:	4293      	cmp	r3, r2
 800109a:	dd00      	ble.n	800109e <__aeabi_ddiv+0x282>
 800109c:	e723      	b.n	8000ee6 <__aeabi_ddiv+0xca>
 800109e:	4642      	mov	r2, r8
 80010a0:	055b      	lsls	r3, r3, #21
 80010a2:	0755      	lsls	r5, r2, #29
 80010a4:	0252      	lsls	r2, r2, #9
 80010a6:	430d      	orrs	r5, r1
 80010a8:	0b12      	lsrs	r2, r2, #12
 80010aa:	0d5b      	lsrs	r3, r3, #21
 80010ac:	e70d      	b.n	8000eca <__aeabi_ddiv+0xae>
 80010ae:	4651      	mov	r1, sl
 80010b0:	4321      	orrs	r1, r4
 80010b2:	d100      	bne.n	80010b6 <__aeabi_ddiv+0x29a>
 80010b4:	e07c      	b.n	80011b0 <__aeabi_ddiv+0x394>
 80010b6:	2c00      	cmp	r4, #0
 80010b8:	d100      	bne.n	80010bc <__aeabi_ddiv+0x2a0>
 80010ba:	e0fb      	b.n	80012b4 <__aeabi_ddiv+0x498>
 80010bc:	0020      	movs	r0, r4
 80010be:	f001 fa1b 	bl	80024f8 <__clzsi2>
 80010c2:	0002      	movs	r2, r0
 80010c4:	3a0b      	subs	r2, #11
 80010c6:	231d      	movs	r3, #29
 80010c8:	1a9b      	subs	r3, r3, r2
 80010ca:	4652      	mov	r2, sl
 80010cc:	0001      	movs	r1, r0
 80010ce:	40da      	lsrs	r2, r3
 80010d0:	4653      	mov	r3, sl
 80010d2:	3908      	subs	r1, #8
 80010d4:	408b      	lsls	r3, r1
 80010d6:	408c      	lsls	r4, r1
 80010d8:	0019      	movs	r1, r3
 80010da:	4314      	orrs	r4, r2
 80010dc:	4b31      	ldr	r3, [pc, #196]	; (80011a4 <__aeabi_ddiv+0x388>)
 80010de:	4458      	add	r0, fp
 80010e0:	469b      	mov	fp, r3
 80010e2:	4483      	add	fp, r0
 80010e4:	2000      	movs	r0, #0
 80010e6:	e6d9      	b.n	8000e9c <__aeabi_ddiv+0x80>
 80010e8:	0003      	movs	r3, r0
 80010ea:	4323      	orrs	r3, r4
 80010ec:	4698      	mov	r8, r3
 80010ee:	d044      	beq.n	800117a <__aeabi_ddiv+0x35e>
 80010f0:	2c00      	cmp	r4, #0
 80010f2:	d100      	bne.n	80010f6 <__aeabi_ddiv+0x2da>
 80010f4:	e0cf      	b.n	8001296 <__aeabi_ddiv+0x47a>
 80010f6:	0020      	movs	r0, r4
 80010f8:	f001 f9fe 	bl	80024f8 <__clzsi2>
 80010fc:	0001      	movs	r1, r0
 80010fe:	0002      	movs	r2, r0
 8001100:	390b      	subs	r1, #11
 8001102:	231d      	movs	r3, #29
 8001104:	1a5b      	subs	r3, r3, r1
 8001106:	4649      	mov	r1, r9
 8001108:	0010      	movs	r0, r2
 800110a:	40d9      	lsrs	r1, r3
 800110c:	3808      	subs	r0, #8
 800110e:	4084      	lsls	r4, r0
 8001110:	000b      	movs	r3, r1
 8001112:	464d      	mov	r5, r9
 8001114:	4323      	orrs	r3, r4
 8001116:	4698      	mov	r8, r3
 8001118:	4085      	lsls	r5, r0
 800111a:	4b23      	ldr	r3, [pc, #140]	; (80011a8 <__aeabi_ddiv+0x38c>)
 800111c:	1a9b      	subs	r3, r3, r2
 800111e:	469b      	mov	fp, r3
 8001120:	2300      	movs	r3, #0
 8001122:	4699      	mov	r9, r3
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	e69e      	b.n	8000e66 <__aeabi_ddiv+0x4a>
 8001128:	0002      	movs	r2, r0
 800112a:	4322      	orrs	r2, r4
 800112c:	4690      	mov	r8, r2
 800112e:	d11d      	bne.n	800116c <__aeabi_ddiv+0x350>
 8001130:	2208      	movs	r2, #8
 8001132:	469b      	mov	fp, r3
 8001134:	2302      	movs	r3, #2
 8001136:	2500      	movs	r5, #0
 8001138:	4691      	mov	r9, r2
 800113a:	9300      	str	r3, [sp, #0]
 800113c:	e693      	b.n	8000e66 <__aeabi_ddiv+0x4a>
 800113e:	4651      	mov	r1, sl
 8001140:	4321      	orrs	r1, r4
 8001142:	d109      	bne.n	8001158 <__aeabi_ddiv+0x33c>
 8001144:	2302      	movs	r3, #2
 8001146:	464a      	mov	r2, r9
 8001148:	431a      	orrs	r2, r3
 800114a:	4b18      	ldr	r3, [pc, #96]	; (80011ac <__aeabi_ddiv+0x390>)
 800114c:	4691      	mov	r9, r2
 800114e:	469c      	mov	ip, r3
 8001150:	2400      	movs	r4, #0
 8001152:	2002      	movs	r0, #2
 8001154:	44e3      	add	fp, ip
 8001156:	e6a1      	b.n	8000e9c <__aeabi_ddiv+0x80>
 8001158:	2303      	movs	r3, #3
 800115a:	464a      	mov	r2, r9
 800115c:	431a      	orrs	r2, r3
 800115e:	4b13      	ldr	r3, [pc, #76]	; (80011ac <__aeabi_ddiv+0x390>)
 8001160:	4691      	mov	r9, r2
 8001162:	469c      	mov	ip, r3
 8001164:	4651      	mov	r1, sl
 8001166:	2003      	movs	r0, #3
 8001168:	44e3      	add	fp, ip
 800116a:	e697      	b.n	8000e9c <__aeabi_ddiv+0x80>
 800116c:	220c      	movs	r2, #12
 800116e:	469b      	mov	fp, r3
 8001170:	2303      	movs	r3, #3
 8001172:	46a0      	mov	r8, r4
 8001174:	4691      	mov	r9, r2
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	e675      	b.n	8000e66 <__aeabi_ddiv+0x4a>
 800117a:	2304      	movs	r3, #4
 800117c:	4699      	mov	r9, r3
 800117e:	2300      	movs	r3, #0
 8001180:	469b      	mov	fp, r3
 8001182:	3301      	adds	r3, #1
 8001184:	2500      	movs	r5, #0
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	e66d      	b.n	8000e66 <__aeabi_ddiv+0x4a>
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	000007ff 	.word	0x000007ff
 8001190:	fffffc01 	.word	0xfffffc01
 8001194:	0800b908 	.word	0x0800b908
 8001198:	000003ff 	.word	0x000003ff
 800119c:	feffffff 	.word	0xfeffffff
 80011a0:	000007fe 	.word	0x000007fe
 80011a4:	000003f3 	.word	0x000003f3
 80011a8:	fffffc0d 	.word	0xfffffc0d
 80011ac:	fffff801 	.word	0xfffff801
 80011b0:	464a      	mov	r2, r9
 80011b2:	2301      	movs	r3, #1
 80011b4:	431a      	orrs	r2, r3
 80011b6:	4691      	mov	r9, r2
 80011b8:	2400      	movs	r4, #0
 80011ba:	2001      	movs	r0, #1
 80011bc:	e66e      	b.n	8000e9c <__aeabi_ddiv+0x80>
 80011be:	2300      	movs	r3, #0
 80011c0:	2280      	movs	r2, #128	; 0x80
 80011c2:	469a      	mov	sl, r3
 80011c4:	2500      	movs	r5, #0
 80011c6:	4b88      	ldr	r3, [pc, #544]	; (80013e8 <__aeabi_ddiv+0x5cc>)
 80011c8:	0312      	lsls	r2, r2, #12
 80011ca:	e67e      	b.n	8000eca <__aeabi_ddiv+0xae>
 80011cc:	2501      	movs	r5, #1
 80011ce:	426d      	negs	r5, r5
 80011d0:	2201      	movs	r2, #1
 80011d2:	1ad2      	subs	r2, r2, r3
 80011d4:	2a38      	cmp	r2, #56	; 0x38
 80011d6:	dd00      	ble.n	80011da <__aeabi_ddiv+0x3be>
 80011d8:	e674      	b.n	8000ec4 <__aeabi_ddiv+0xa8>
 80011da:	2a1f      	cmp	r2, #31
 80011dc:	dc00      	bgt.n	80011e0 <__aeabi_ddiv+0x3c4>
 80011de:	e0bd      	b.n	800135c <__aeabi_ddiv+0x540>
 80011e0:	211f      	movs	r1, #31
 80011e2:	4249      	negs	r1, r1
 80011e4:	1acb      	subs	r3, r1, r3
 80011e6:	4641      	mov	r1, r8
 80011e8:	40d9      	lsrs	r1, r3
 80011ea:	000b      	movs	r3, r1
 80011ec:	2a20      	cmp	r2, #32
 80011ee:	d004      	beq.n	80011fa <__aeabi_ddiv+0x3de>
 80011f0:	4641      	mov	r1, r8
 80011f2:	4a7e      	ldr	r2, [pc, #504]	; (80013ec <__aeabi_ddiv+0x5d0>)
 80011f4:	445a      	add	r2, fp
 80011f6:	4091      	lsls	r1, r2
 80011f8:	430d      	orrs	r5, r1
 80011fa:	0029      	movs	r1, r5
 80011fc:	1e4a      	subs	r2, r1, #1
 80011fe:	4191      	sbcs	r1, r2
 8001200:	4319      	orrs	r1, r3
 8001202:	2307      	movs	r3, #7
 8001204:	001d      	movs	r5, r3
 8001206:	2200      	movs	r2, #0
 8001208:	400d      	ands	r5, r1
 800120a:	420b      	tst	r3, r1
 800120c:	d100      	bne.n	8001210 <__aeabi_ddiv+0x3f4>
 800120e:	e0d0      	b.n	80013b2 <__aeabi_ddiv+0x596>
 8001210:	220f      	movs	r2, #15
 8001212:	2300      	movs	r3, #0
 8001214:	400a      	ands	r2, r1
 8001216:	2a04      	cmp	r2, #4
 8001218:	d100      	bne.n	800121c <__aeabi_ddiv+0x400>
 800121a:	e0c7      	b.n	80013ac <__aeabi_ddiv+0x590>
 800121c:	1d0a      	adds	r2, r1, #4
 800121e:	428a      	cmp	r2, r1
 8001220:	4189      	sbcs	r1, r1
 8001222:	4249      	negs	r1, r1
 8001224:	185b      	adds	r3, r3, r1
 8001226:	0011      	movs	r1, r2
 8001228:	021a      	lsls	r2, r3, #8
 800122a:	d400      	bmi.n	800122e <__aeabi_ddiv+0x412>
 800122c:	e0be      	b.n	80013ac <__aeabi_ddiv+0x590>
 800122e:	2301      	movs	r3, #1
 8001230:	2200      	movs	r2, #0
 8001232:	2500      	movs	r5, #0
 8001234:	e649      	b.n	8000eca <__aeabi_ddiv+0xae>
 8001236:	2280      	movs	r2, #128	; 0x80
 8001238:	4643      	mov	r3, r8
 800123a:	0312      	lsls	r2, r2, #12
 800123c:	4213      	tst	r3, r2
 800123e:	d008      	beq.n	8001252 <__aeabi_ddiv+0x436>
 8001240:	4214      	tst	r4, r2
 8001242:	d106      	bne.n	8001252 <__aeabi_ddiv+0x436>
 8001244:	4322      	orrs	r2, r4
 8001246:	0312      	lsls	r2, r2, #12
 8001248:	46ba      	mov	sl, r7
 800124a:	000d      	movs	r5, r1
 800124c:	4b66      	ldr	r3, [pc, #408]	; (80013e8 <__aeabi_ddiv+0x5cc>)
 800124e:	0b12      	lsrs	r2, r2, #12
 8001250:	e63b      	b.n	8000eca <__aeabi_ddiv+0xae>
 8001252:	2280      	movs	r2, #128	; 0x80
 8001254:	4643      	mov	r3, r8
 8001256:	0312      	lsls	r2, r2, #12
 8001258:	431a      	orrs	r2, r3
 800125a:	0312      	lsls	r2, r2, #12
 800125c:	46b2      	mov	sl, r6
 800125e:	4b62      	ldr	r3, [pc, #392]	; (80013e8 <__aeabi_ddiv+0x5cc>)
 8001260:	0b12      	lsrs	r2, r2, #12
 8001262:	e632      	b.n	8000eca <__aeabi_ddiv+0xae>
 8001264:	2b00      	cmp	r3, #0
 8001266:	d100      	bne.n	800126a <__aeabi_ddiv+0x44e>
 8001268:	e702      	b.n	8001070 <__aeabi_ddiv+0x254>
 800126a:	19a6      	adds	r6, r4, r6
 800126c:	1e6a      	subs	r2, r5, #1
 800126e:	42a6      	cmp	r6, r4
 8001270:	d200      	bcs.n	8001274 <__aeabi_ddiv+0x458>
 8001272:	e089      	b.n	8001388 <__aeabi_ddiv+0x56c>
 8001274:	4286      	cmp	r6, r0
 8001276:	d200      	bcs.n	800127a <__aeabi_ddiv+0x45e>
 8001278:	e09f      	b.n	80013ba <__aeabi_ddiv+0x59e>
 800127a:	d100      	bne.n	800127e <__aeabi_ddiv+0x462>
 800127c:	e0af      	b.n	80013de <__aeabi_ddiv+0x5c2>
 800127e:	0015      	movs	r5, r2
 8001280:	e6f4      	b.n	800106c <__aeabi_ddiv+0x250>
 8001282:	42a9      	cmp	r1, r5
 8001284:	d900      	bls.n	8001288 <__aeabi_ddiv+0x46c>
 8001286:	e63c      	b.n	8000f02 <__aeabi_ddiv+0xe6>
 8001288:	4643      	mov	r3, r8
 800128a:	07de      	lsls	r6, r3, #31
 800128c:	0858      	lsrs	r0, r3, #1
 800128e:	086b      	lsrs	r3, r5, #1
 8001290:	431e      	orrs	r6, r3
 8001292:	07ed      	lsls	r5, r5, #31
 8001294:	e63c      	b.n	8000f10 <__aeabi_ddiv+0xf4>
 8001296:	f001 f92f 	bl	80024f8 <__clzsi2>
 800129a:	0001      	movs	r1, r0
 800129c:	0002      	movs	r2, r0
 800129e:	3115      	adds	r1, #21
 80012a0:	3220      	adds	r2, #32
 80012a2:	291c      	cmp	r1, #28
 80012a4:	dc00      	bgt.n	80012a8 <__aeabi_ddiv+0x48c>
 80012a6:	e72c      	b.n	8001102 <__aeabi_ddiv+0x2e6>
 80012a8:	464b      	mov	r3, r9
 80012aa:	3808      	subs	r0, #8
 80012ac:	4083      	lsls	r3, r0
 80012ae:	2500      	movs	r5, #0
 80012b0:	4698      	mov	r8, r3
 80012b2:	e732      	b.n	800111a <__aeabi_ddiv+0x2fe>
 80012b4:	f001 f920 	bl	80024f8 <__clzsi2>
 80012b8:	0003      	movs	r3, r0
 80012ba:	001a      	movs	r2, r3
 80012bc:	3215      	adds	r2, #21
 80012be:	3020      	adds	r0, #32
 80012c0:	2a1c      	cmp	r2, #28
 80012c2:	dc00      	bgt.n	80012c6 <__aeabi_ddiv+0x4aa>
 80012c4:	e6ff      	b.n	80010c6 <__aeabi_ddiv+0x2aa>
 80012c6:	4654      	mov	r4, sl
 80012c8:	3b08      	subs	r3, #8
 80012ca:	2100      	movs	r1, #0
 80012cc:	409c      	lsls	r4, r3
 80012ce:	e705      	b.n	80010dc <__aeabi_ddiv+0x2c0>
 80012d0:	1936      	adds	r6, r6, r4
 80012d2:	3b01      	subs	r3, #1
 80012d4:	42b4      	cmp	r4, r6
 80012d6:	d900      	bls.n	80012da <__aeabi_ddiv+0x4be>
 80012d8:	e6a6      	b.n	8001028 <__aeabi_ddiv+0x20c>
 80012da:	42b2      	cmp	r2, r6
 80012dc:	d800      	bhi.n	80012e0 <__aeabi_ddiv+0x4c4>
 80012de:	e6a3      	b.n	8001028 <__aeabi_ddiv+0x20c>
 80012e0:	1e83      	subs	r3, r0, #2
 80012e2:	1936      	adds	r6, r6, r4
 80012e4:	e6a0      	b.n	8001028 <__aeabi_ddiv+0x20c>
 80012e6:	1909      	adds	r1, r1, r4
 80012e8:	3d01      	subs	r5, #1
 80012ea:	428c      	cmp	r4, r1
 80012ec:	d900      	bls.n	80012f0 <__aeabi_ddiv+0x4d4>
 80012ee:	e68d      	b.n	800100c <__aeabi_ddiv+0x1f0>
 80012f0:	428a      	cmp	r2, r1
 80012f2:	d800      	bhi.n	80012f6 <__aeabi_ddiv+0x4da>
 80012f4:	e68a      	b.n	800100c <__aeabi_ddiv+0x1f0>
 80012f6:	1e85      	subs	r5, r0, #2
 80012f8:	1909      	adds	r1, r1, r4
 80012fa:	e687      	b.n	800100c <__aeabi_ddiv+0x1f0>
 80012fc:	220f      	movs	r2, #15
 80012fe:	402a      	ands	r2, r5
 8001300:	2a04      	cmp	r2, #4
 8001302:	d100      	bne.n	8001306 <__aeabi_ddiv+0x4ea>
 8001304:	e6bc      	b.n	8001080 <__aeabi_ddiv+0x264>
 8001306:	1d29      	adds	r1, r5, #4
 8001308:	42a9      	cmp	r1, r5
 800130a:	41ad      	sbcs	r5, r5
 800130c:	426d      	negs	r5, r5
 800130e:	08c9      	lsrs	r1, r1, #3
 8001310:	44a8      	add	r8, r5
 8001312:	e6b6      	b.n	8001082 <__aeabi_ddiv+0x266>
 8001314:	42af      	cmp	r7, r5
 8001316:	d900      	bls.n	800131a <__aeabi_ddiv+0x4fe>
 8001318:	e662      	b.n	8000fe0 <__aeabi_ddiv+0x1c4>
 800131a:	4281      	cmp	r1, r0
 800131c:	d804      	bhi.n	8001328 <__aeabi_ddiv+0x50c>
 800131e:	d000      	beq.n	8001322 <__aeabi_ddiv+0x506>
 8001320:	e65e      	b.n	8000fe0 <__aeabi_ddiv+0x1c4>
 8001322:	42ae      	cmp	r6, r5
 8001324:	d800      	bhi.n	8001328 <__aeabi_ddiv+0x50c>
 8001326:	e65b      	b.n	8000fe0 <__aeabi_ddiv+0x1c4>
 8001328:	2302      	movs	r3, #2
 800132a:	425b      	negs	r3, r3
 800132c:	469c      	mov	ip, r3
 800132e:	9b00      	ldr	r3, [sp, #0]
 8001330:	44e0      	add	r8, ip
 8001332:	469c      	mov	ip, r3
 8001334:	4465      	add	r5, ip
 8001336:	429d      	cmp	r5, r3
 8001338:	419b      	sbcs	r3, r3
 800133a:	425b      	negs	r3, r3
 800133c:	191b      	adds	r3, r3, r4
 800133e:	18c0      	adds	r0, r0, r3
 8001340:	e64f      	b.n	8000fe2 <__aeabi_ddiv+0x1c6>
 8001342:	42b2      	cmp	r2, r6
 8001344:	d800      	bhi.n	8001348 <__aeabi_ddiv+0x52c>
 8001346:	e612      	b.n	8000f6e <__aeabi_ddiv+0x152>
 8001348:	1e83      	subs	r3, r0, #2
 800134a:	1936      	adds	r6, r6, r4
 800134c:	e60f      	b.n	8000f6e <__aeabi_ddiv+0x152>
 800134e:	428a      	cmp	r2, r1
 8001350:	d800      	bhi.n	8001354 <__aeabi_ddiv+0x538>
 8001352:	e5fa      	b.n	8000f4a <__aeabi_ddiv+0x12e>
 8001354:	1e83      	subs	r3, r0, #2
 8001356:	4698      	mov	r8, r3
 8001358:	1909      	adds	r1, r1, r4
 800135a:	e5f6      	b.n	8000f4a <__aeabi_ddiv+0x12e>
 800135c:	4b24      	ldr	r3, [pc, #144]	; (80013f0 <__aeabi_ddiv+0x5d4>)
 800135e:	0028      	movs	r0, r5
 8001360:	445b      	add	r3, fp
 8001362:	4641      	mov	r1, r8
 8001364:	409d      	lsls	r5, r3
 8001366:	4099      	lsls	r1, r3
 8001368:	40d0      	lsrs	r0, r2
 800136a:	1e6b      	subs	r3, r5, #1
 800136c:	419d      	sbcs	r5, r3
 800136e:	4643      	mov	r3, r8
 8001370:	4301      	orrs	r1, r0
 8001372:	4329      	orrs	r1, r5
 8001374:	40d3      	lsrs	r3, r2
 8001376:	074a      	lsls	r2, r1, #29
 8001378:	d100      	bne.n	800137c <__aeabi_ddiv+0x560>
 800137a:	e755      	b.n	8001228 <__aeabi_ddiv+0x40c>
 800137c:	220f      	movs	r2, #15
 800137e:	400a      	ands	r2, r1
 8001380:	2a04      	cmp	r2, #4
 8001382:	d000      	beq.n	8001386 <__aeabi_ddiv+0x56a>
 8001384:	e74a      	b.n	800121c <__aeabi_ddiv+0x400>
 8001386:	e74f      	b.n	8001228 <__aeabi_ddiv+0x40c>
 8001388:	0015      	movs	r5, r2
 800138a:	4286      	cmp	r6, r0
 800138c:	d000      	beq.n	8001390 <__aeabi_ddiv+0x574>
 800138e:	e66d      	b.n	800106c <__aeabi_ddiv+0x250>
 8001390:	9a00      	ldr	r2, [sp, #0]
 8001392:	429a      	cmp	r2, r3
 8001394:	d000      	beq.n	8001398 <__aeabi_ddiv+0x57c>
 8001396:	e669      	b.n	800106c <__aeabi_ddiv+0x250>
 8001398:	e66a      	b.n	8001070 <__aeabi_ddiv+0x254>
 800139a:	4b16      	ldr	r3, [pc, #88]	; (80013f4 <__aeabi_ddiv+0x5d8>)
 800139c:	445b      	add	r3, fp
 800139e:	2b00      	cmp	r3, #0
 80013a0:	dc00      	bgt.n	80013a4 <__aeabi_ddiv+0x588>
 80013a2:	e713      	b.n	80011cc <__aeabi_ddiv+0x3b0>
 80013a4:	2501      	movs	r5, #1
 80013a6:	2100      	movs	r1, #0
 80013a8:	44a8      	add	r8, r5
 80013aa:	e66a      	b.n	8001082 <__aeabi_ddiv+0x266>
 80013ac:	075d      	lsls	r5, r3, #29
 80013ae:	025b      	lsls	r3, r3, #9
 80013b0:	0b1a      	lsrs	r2, r3, #12
 80013b2:	08c9      	lsrs	r1, r1, #3
 80013b4:	2300      	movs	r3, #0
 80013b6:	430d      	orrs	r5, r1
 80013b8:	e587      	b.n	8000eca <__aeabi_ddiv+0xae>
 80013ba:	9900      	ldr	r1, [sp, #0]
 80013bc:	3d02      	subs	r5, #2
 80013be:	004a      	lsls	r2, r1, #1
 80013c0:	428a      	cmp	r2, r1
 80013c2:	41bf      	sbcs	r7, r7
 80013c4:	427f      	negs	r7, r7
 80013c6:	193f      	adds	r7, r7, r4
 80013c8:	19f6      	adds	r6, r6, r7
 80013ca:	9200      	str	r2, [sp, #0]
 80013cc:	e7dd      	b.n	800138a <__aeabi_ddiv+0x56e>
 80013ce:	2280      	movs	r2, #128	; 0x80
 80013d0:	4643      	mov	r3, r8
 80013d2:	0312      	lsls	r2, r2, #12
 80013d4:	431a      	orrs	r2, r3
 80013d6:	0312      	lsls	r2, r2, #12
 80013d8:	4b03      	ldr	r3, [pc, #12]	; (80013e8 <__aeabi_ddiv+0x5cc>)
 80013da:	0b12      	lsrs	r2, r2, #12
 80013dc:	e575      	b.n	8000eca <__aeabi_ddiv+0xae>
 80013de:	9900      	ldr	r1, [sp, #0]
 80013e0:	4299      	cmp	r1, r3
 80013e2:	d3ea      	bcc.n	80013ba <__aeabi_ddiv+0x59e>
 80013e4:	0015      	movs	r5, r2
 80013e6:	e7d3      	b.n	8001390 <__aeabi_ddiv+0x574>
 80013e8:	000007ff 	.word	0x000007ff
 80013ec:	0000043e 	.word	0x0000043e
 80013f0:	0000041e 	.word	0x0000041e
 80013f4:	000003ff 	.word	0x000003ff

080013f8 <__eqdf2>:
 80013f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013fa:	464e      	mov	r6, r9
 80013fc:	4645      	mov	r5, r8
 80013fe:	46de      	mov	lr, fp
 8001400:	4657      	mov	r7, sl
 8001402:	4690      	mov	r8, r2
 8001404:	b5e0      	push	{r5, r6, r7, lr}
 8001406:	0017      	movs	r7, r2
 8001408:	031a      	lsls	r2, r3, #12
 800140a:	0b12      	lsrs	r2, r2, #12
 800140c:	0005      	movs	r5, r0
 800140e:	4684      	mov	ip, r0
 8001410:	4819      	ldr	r0, [pc, #100]	; (8001478 <__eqdf2+0x80>)
 8001412:	030e      	lsls	r6, r1, #12
 8001414:	004c      	lsls	r4, r1, #1
 8001416:	4691      	mov	r9, r2
 8001418:	005a      	lsls	r2, r3, #1
 800141a:	0fdb      	lsrs	r3, r3, #31
 800141c:	469b      	mov	fp, r3
 800141e:	0b36      	lsrs	r6, r6, #12
 8001420:	0d64      	lsrs	r4, r4, #21
 8001422:	0fc9      	lsrs	r1, r1, #31
 8001424:	0d52      	lsrs	r2, r2, #21
 8001426:	4284      	cmp	r4, r0
 8001428:	d019      	beq.n	800145e <__eqdf2+0x66>
 800142a:	4282      	cmp	r2, r0
 800142c:	d010      	beq.n	8001450 <__eqdf2+0x58>
 800142e:	2001      	movs	r0, #1
 8001430:	4294      	cmp	r4, r2
 8001432:	d10e      	bne.n	8001452 <__eqdf2+0x5a>
 8001434:	454e      	cmp	r6, r9
 8001436:	d10c      	bne.n	8001452 <__eqdf2+0x5a>
 8001438:	2001      	movs	r0, #1
 800143a:	45c4      	cmp	ip, r8
 800143c:	d109      	bne.n	8001452 <__eqdf2+0x5a>
 800143e:	4559      	cmp	r1, fp
 8001440:	d017      	beq.n	8001472 <__eqdf2+0x7a>
 8001442:	2c00      	cmp	r4, #0
 8001444:	d105      	bne.n	8001452 <__eqdf2+0x5a>
 8001446:	0030      	movs	r0, r6
 8001448:	4328      	orrs	r0, r5
 800144a:	1e43      	subs	r3, r0, #1
 800144c:	4198      	sbcs	r0, r3
 800144e:	e000      	b.n	8001452 <__eqdf2+0x5a>
 8001450:	2001      	movs	r0, #1
 8001452:	bcf0      	pop	{r4, r5, r6, r7}
 8001454:	46bb      	mov	fp, r7
 8001456:	46b2      	mov	sl, r6
 8001458:	46a9      	mov	r9, r5
 800145a:	46a0      	mov	r8, r4
 800145c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800145e:	0033      	movs	r3, r6
 8001460:	2001      	movs	r0, #1
 8001462:	432b      	orrs	r3, r5
 8001464:	d1f5      	bne.n	8001452 <__eqdf2+0x5a>
 8001466:	42a2      	cmp	r2, r4
 8001468:	d1f3      	bne.n	8001452 <__eqdf2+0x5a>
 800146a:	464b      	mov	r3, r9
 800146c:	433b      	orrs	r3, r7
 800146e:	d1f0      	bne.n	8001452 <__eqdf2+0x5a>
 8001470:	e7e2      	b.n	8001438 <__eqdf2+0x40>
 8001472:	2000      	movs	r0, #0
 8001474:	e7ed      	b.n	8001452 <__eqdf2+0x5a>
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	000007ff 	.word	0x000007ff

0800147c <__gedf2>:
 800147c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800147e:	4647      	mov	r7, r8
 8001480:	46ce      	mov	lr, r9
 8001482:	0004      	movs	r4, r0
 8001484:	0018      	movs	r0, r3
 8001486:	0016      	movs	r6, r2
 8001488:	031b      	lsls	r3, r3, #12
 800148a:	0b1b      	lsrs	r3, r3, #12
 800148c:	4d2d      	ldr	r5, [pc, #180]	; (8001544 <__gedf2+0xc8>)
 800148e:	004a      	lsls	r2, r1, #1
 8001490:	4699      	mov	r9, r3
 8001492:	b580      	push	{r7, lr}
 8001494:	0043      	lsls	r3, r0, #1
 8001496:	030f      	lsls	r7, r1, #12
 8001498:	46a4      	mov	ip, r4
 800149a:	46b0      	mov	r8, r6
 800149c:	0b3f      	lsrs	r7, r7, #12
 800149e:	0d52      	lsrs	r2, r2, #21
 80014a0:	0fc9      	lsrs	r1, r1, #31
 80014a2:	0d5b      	lsrs	r3, r3, #21
 80014a4:	0fc0      	lsrs	r0, r0, #31
 80014a6:	42aa      	cmp	r2, r5
 80014a8:	d021      	beq.n	80014ee <__gedf2+0x72>
 80014aa:	42ab      	cmp	r3, r5
 80014ac:	d013      	beq.n	80014d6 <__gedf2+0x5a>
 80014ae:	2a00      	cmp	r2, #0
 80014b0:	d122      	bne.n	80014f8 <__gedf2+0x7c>
 80014b2:	433c      	orrs	r4, r7
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d102      	bne.n	80014be <__gedf2+0x42>
 80014b8:	464d      	mov	r5, r9
 80014ba:	432e      	orrs	r6, r5
 80014bc:	d022      	beq.n	8001504 <__gedf2+0x88>
 80014be:	2c00      	cmp	r4, #0
 80014c0:	d010      	beq.n	80014e4 <__gedf2+0x68>
 80014c2:	4281      	cmp	r1, r0
 80014c4:	d022      	beq.n	800150c <__gedf2+0x90>
 80014c6:	2002      	movs	r0, #2
 80014c8:	3901      	subs	r1, #1
 80014ca:	4008      	ands	r0, r1
 80014cc:	3801      	subs	r0, #1
 80014ce:	bcc0      	pop	{r6, r7}
 80014d0:	46b9      	mov	r9, r7
 80014d2:	46b0      	mov	r8, r6
 80014d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014d6:	464d      	mov	r5, r9
 80014d8:	432e      	orrs	r6, r5
 80014da:	d129      	bne.n	8001530 <__gedf2+0xb4>
 80014dc:	2a00      	cmp	r2, #0
 80014de:	d1f0      	bne.n	80014c2 <__gedf2+0x46>
 80014e0:	433c      	orrs	r4, r7
 80014e2:	d1ee      	bne.n	80014c2 <__gedf2+0x46>
 80014e4:	2800      	cmp	r0, #0
 80014e6:	d1f2      	bne.n	80014ce <__gedf2+0x52>
 80014e8:	2001      	movs	r0, #1
 80014ea:	4240      	negs	r0, r0
 80014ec:	e7ef      	b.n	80014ce <__gedf2+0x52>
 80014ee:	003d      	movs	r5, r7
 80014f0:	4325      	orrs	r5, r4
 80014f2:	d11d      	bne.n	8001530 <__gedf2+0xb4>
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d0ee      	beq.n	80014d6 <__gedf2+0x5a>
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d1e2      	bne.n	80014c2 <__gedf2+0x46>
 80014fc:	464c      	mov	r4, r9
 80014fe:	4326      	orrs	r6, r4
 8001500:	d1df      	bne.n	80014c2 <__gedf2+0x46>
 8001502:	e7e0      	b.n	80014c6 <__gedf2+0x4a>
 8001504:	2000      	movs	r0, #0
 8001506:	2c00      	cmp	r4, #0
 8001508:	d0e1      	beq.n	80014ce <__gedf2+0x52>
 800150a:	e7dc      	b.n	80014c6 <__gedf2+0x4a>
 800150c:	429a      	cmp	r2, r3
 800150e:	dc0a      	bgt.n	8001526 <__gedf2+0xaa>
 8001510:	dbe8      	blt.n	80014e4 <__gedf2+0x68>
 8001512:	454f      	cmp	r7, r9
 8001514:	d8d7      	bhi.n	80014c6 <__gedf2+0x4a>
 8001516:	d00e      	beq.n	8001536 <__gedf2+0xba>
 8001518:	2000      	movs	r0, #0
 800151a:	454f      	cmp	r7, r9
 800151c:	d2d7      	bcs.n	80014ce <__gedf2+0x52>
 800151e:	2900      	cmp	r1, #0
 8001520:	d0e2      	beq.n	80014e8 <__gedf2+0x6c>
 8001522:	0008      	movs	r0, r1
 8001524:	e7d3      	b.n	80014ce <__gedf2+0x52>
 8001526:	4243      	negs	r3, r0
 8001528:	4158      	adcs	r0, r3
 800152a:	0040      	lsls	r0, r0, #1
 800152c:	3801      	subs	r0, #1
 800152e:	e7ce      	b.n	80014ce <__gedf2+0x52>
 8001530:	2002      	movs	r0, #2
 8001532:	4240      	negs	r0, r0
 8001534:	e7cb      	b.n	80014ce <__gedf2+0x52>
 8001536:	45c4      	cmp	ip, r8
 8001538:	d8c5      	bhi.n	80014c6 <__gedf2+0x4a>
 800153a:	2000      	movs	r0, #0
 800153c:	45c4      	cmp	ip, r8
 800153e:	d2c6      	bcs.n	80014ce <__gedf2+0x52>
 8001540:	e7ed      	b.n	800151e <__gedf2+0xa2>
 8001542:	46c0      	nop			; (mov r8, r8)
 8001544:	000007ff 	.word	0x000007ff

08001548 <__ledf2>:
 8001548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800154a:	4647      	mov	r7, r8
 800154c:	46ce      	mov	lr, r9
 800154e:	0004      	movs	r4, r0
 8001550:	0018      	movs	r0, r3
 8001552:	0016      	movs	r6, r2
 8001554:	031b      	lsls	r3, r3, #12
 8001556:	0b1b      	lsrs	r3, r3, #12
 8001558:	4d2c      	ldr	r5, [pc, #176]	; (800160c <__ledf2+0xc4>)
 800155a:	004a      	lsls	r2, r1, #1
 800155c:	4699      	mov	r9, r3
 800155e:	b580      	push	{r7, lr}
 8001560:	0043      	lsls	r3, r0, #1
 8001562:	030f      	lsls	r7, r1, #12
 8001564:	46a4      	mov	ip, r4
 8001566:	46b0      	mov	r8, r6
 8001568:	0b3f      	lsrs	r7, r7, #12
 800156a:	0d52      	lsrs	r2, r2, #21
 800156c:	0fc9      	lsrs	r1, r1, #31
 800156e:	0d5b      	lsrs	r3, r3, #21
 8001570:	0fc0      	lsrs	r0, r0, #31
 8001572:	42aa      	cmp	r2, r5
 8001574:	d00d      	beq.n	8001592 <__ledf2+0x4a>
 8001576:	42ab      	cmp	r3, r5
 8001578:	d010      	beq.n	800159c <__ledf2+0x54>
 800157a:	2a00      	cmp	r2, #0
 800157c:	d127      	bne.n	80015ce <__ledf2+0x86>
 800157e:	433c      	orrs	r4, r7
 8001580:	2b00      	cmp	r3, #0
 8001582:	d111      	bne.n	80015a8 <__ledf2+0x60>
 8001584:	464d      	mov	r5, r9
 8001586:	432e      	orrs	r6, r5
 8001588:	d10e      	bne.n	80015a8 <__ledf2+0x60>
 800158a:	2000      	movs	r0, #0
 800158c:	2c00      	cmp	r4, #0
 800158e:	d015      	beq.n	80015bc <__ledf2+0x74>
 8001590:	e00e      	b.n	80015b0 <__ledf2+0x68>
 8001592:	003d      	movs	r5, r7
 8001594:	4325      	orrs	r5, r4
 8001596:	d110      	bne.n	80015ba <__ledf2+0x72>
 8001598:	4293      	cmp	r3, r2
 800159a:	d118      	bne.n	80015ce <__ledf2+0x86>
 800159c:	464d      	mov	r5, r9
 800159e:	432e      	orrs	r6, r5
 80015a0:	d10b      	bne.n	80015ba <__ledf2+0x72>
 80015a2:	2a00      	cmp	r2, #0
 80015a4:	d102      	bne.n	80015ac <__ledf2+0x64>
 80015a6:	433c      	orrs	r4, r7
 80015a8:	2c00      	cmp	r4, #0
 80015aa:	d00b      	beq.n	80015c4 <__ledf2+0x7c>
 80015ac:	4281      	cmp	r1, r0
 80015ae:	d014      	beq.n	80015da <__ledf2+0x92>
 80015b0:	2002      	movs	r0, #2
 80015b2:	3901      	subs	r1, #1
 80015b4:	4008      	ands	r0, r1
 80015b6:	3801      	subs	r0, #1
 80015b8:	e000      	b.n	80015bc <__ledf2+0x74>
 80015ba:	2002      	movs	r0, #2
 80015bc:	bcc0      	pop	{r6, r7}
 80015be:	46b9      	mov	r9, r7
 80015c0:	46b0      	mov	r8, r6
 80015c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015c4:	2800      	cmp	r0, #0
 80015c6:	d1f9      	bne.n	80015bc <__ledf2+0x74>
 80015c8:	2001      	movs	r0, #1
 80015ca:	4240      	negs	r0, r0
 80015cc:	e7f6      	b.n	80015bc <__ledf2+0x74>
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d1ec      	bne.n	80015ac <__ledf2+0x64>
 80015d2:	464c      	mov	r4, r9
 80015d4:	4326      	orrs	r6, r4
 80015d6:	d1e9      	bne.n	80015ac <__ledf2+0x64>
 80015d8:	e7ea      	b.n	80015b0 <__ledf2+0x68>
 80015da:	429a      	cmp	r2, r3
 80015dc:	dd04      	ble.n	80015e8 <__ledf2+0xa0>
 80015de:	4243      	negs	r3, r0
 80015e0:	4158      	adcs	r0, r3
 80015e2:	0040      	lsls	r0, r0, #1
 80015e4:	3801      	subs	r0, #1
 80015e6:	e7e9      	b.n	80015bc <__ledf2+0x74>
 80015e8:	429a      	cmp	r2, r3
 80015ea:	dbeb      	blt.n	80015c4 <__ledf2+0x7c>
 80015ec:	454f      	cmp	r7, r9
 80015ee:	d8df      	bhi.n	80015b0 <__ledf2+0x68>
 80015f0:	d006      	beq.n	8001600 <__ledf2+0xb8>
 80015f2:	2000      	movs	r0, #0
 80015f4:	454f      	cmp	r7, r9
 80015f6:	d2e1      	bcs.n	80015bc <__ledf2+0x74>
 80015f8:	2900      	cmp	r1, #0
 80015fa:	d0e5      	beq.n	80015c8 <__ledf2+0x80>
 80015fc:	0008      	movs	r0, r1
 80015fe:	e7dd      	b.n	80015bc <__ledf2+0x74>
 8001600:	45c4      	cmp	ip, r8
 8001602:	d8d5      	bhi.n	80015b0 <__ledf2+0x68>
 8001604:	2000      	movs	r0, #0
 8001606:	45c4      	cmp	ip, r8
 8001608:	d2d8      	bcs.n	80015bc <__ledf2+0x74>
 800160a:	e7f5      	b.n	80015f8 <__ledf2+0xb0>
 800160c:	000007ff 	.word	0x000007ff

08001610 <__aeabi_dmul>:
 8001610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001612:	4645      	mov	r5, r8
 8001614:	46de      	mov	lr, fp
 8001616:	4657      	mov	r7, sl
 8001618:	464e      	mov	r6, r9
 800161a:	b5e0      	push	{r5, r6, r7, lr}
 800161c:	001f      	movs	r7, r3
 800161e:	030b      	lsls	r3, r1, #12
 8001620:	0b1b      	lsrs	r3, r3, #12
 8001622:	469b      	mov	fp, r3
 8001624:	004d      	lsls	r5, r1, #1
 8001626:	0fcb      	lsrs	r3, r1, #31
 8001628:	0004      	movs	r4, r0
 800162a:	4691      	mov	r9, r2
 800162c:	4698      	mov	r8, r3
 800162e:	b087      	sub	sp, #28
 8001630:	0d6d      	lsrs	r5, r5, #21
 8001632:	d100      	bne.n	8001636 <__aeabi_dmul+0x26>
 8001634:	e1cd      	b.n	80019d2 <__aeabi_dmul+0x3c2>
 8001636:	4bce      	ldr	r3, [pc, #824]	; (8001970 <__aeabi_dmul+0x360>)
 8001638:	429d      	cmp	r5, r3
 800163a:	d100      	bne.n	800163e <__aeabi_dmul+0x2e>
 800163c:	e1e9      	b.n	8001a12 <__aeabi_dmul+0x402>
 800163e:	465a      	mov	r2, fp
 8001640:	0f43      	lsrs	r3, r0, #29
 8001642:	00d2      	lsls	r2, r2, #3
 8001644:	4313      	orrs	r3, r2
 8001646:	2280      	movs	r2, #128	; 0x80
 8001648:	0412      	lsls	r2, r2, #16
 800164a:	431a      	orrs	r2, r3
 800164c:	00c3      	lsls	r3, r0, #3
 800164e:	469a      	mov	sl, r3
 8001650:	4bc8      	ldr	r3, [pc, #800]	; (8001974 <__aeabi_dmul+0x364>)
 8001652:	4693      	mov	fp, r2
 8001654:	469c      	mov	ip, r3
 8001656:	2300      	movs	r3, #0
 8001658:	2600      	movs	r6, #0
 800165a:	4465      	add	r5, ip
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	033c      	lsls	r4, r7, #12
 8001660:	007b      	lsls	r3, r7, #1
 8001662:	4648      	mov	r0, r9
 8001664:	0b24      	lsrs	r4, r4, #12
 8001666:	0d5b      	lsrs	r3, r3, #21
 8001668:	0fff      	lsrs	r7, r7, #31
 800166a:	2b00      	cmp	r3, #0
 800166c:	d100      	bne.n	8001670 <__aeabi_dmul+0x60>
 800166e:	e189      	b.n	8001984 <__aeabi_dmul+0x374>
 8001670:	4abf      	ldr	r2, [pc, #764]	; (8001970 <__aeabi_dmul+0x360>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d019      	beq.n	80016aa <__aeabi_dmul+0x9a>
 8001676:	0f42      	lsrs	r2, r0, #29
 8001678:	00e4      	lsls	r4, r4, #3
 800167a:	4322      	orrs	r2, r4
 800167c:	2480      	movs	r4, #128	; 0x80
 800167e:	0424      	lsls	r4, r4, #16
 8001680:	4314      	orrs	r4, r2
 8001682:	4abc      	ldr	r2, [pc, #752]	; (8001974 <__aeabi_dmul+0x364>)
 8001684:	2100      	movs	r1, #0
 8001686:	4694      	mov	ip, r2
 8001688:	4642      	mov	r2, r8
 800168a:	4463      	add	r3, ip
 800168c:	195b      	adds	r3, r3, r5
 800168e:	9301      	str	r3, [sp, #4]
 8001690:	9b01      	ldr	r3, [sp, #4]
 8001692:	407a      	eors	r2, r7
 8001694:	3301      	adds	r3, #1
 8001696:	00c0      	lsls	r0, r0, #3
 8001698:	b2d2      	uxtb	r2, r2
 800169a:	9302      	str	r3, [sp, #8]
 800169c:	2e0a      	cmp	r6, #10
 800169e:	dd1c      	ble.n	80016da <__aeabi_dmul+0xca>
 80016a0:	003a      	movs	r2, r7
 80016a2:	2e0b      	cmp	r6, #11
 80016a4:	d05e      	beq.n	8001764 <__aeabi_dmul+0x154>
 80016a6:	4647      	mov	r7, r8
 80016a8:	e056      	b.n	8001758 <__aeabi_dmul+0x148>
 80016aa:	4649      	mov	r1, r9
 80016ac:	4bb0      	ldr	r3, [pc, #704]	; (8001970 <__aeabi_dmul+0x360>)
 80016ae:	4321      	orrs	r1, r4
 80016b0:	18eb      	adds	r3, r5, r3
 80016b2:	9301      	str	r3, [sp, #4]
 80016b4:	2900      	cmp	r1, #0
 80016b6:	d12a      	bne.n	800170e <__aeabi_dmul+0xfe>
 80016b8:	2080      	movs	r0, #128	; 0x80
 80016ba:	2202      	movs	r2, #2
 80016bc:	0100      	lsls	r0, r0, #4
 80016be:	002b      	movs	r3, r5
 80016c0:	4684      	mov	ip, r0
 80016c2:	4316      	orrs	r6, r2
 80016c4:	4642      	mov	r2, r8
 80016c6:	4463      	add	r3, ip
 80016c8:	407a      	eors	r2, r7
 80016ca:	b2d2      	uxtb	r2, r2
 80016cc:	9302      	str	r3, [sp, #8]
 80016ce:	2e0a      	cmp	r6, #10
 80016d0:	dd00      	ble.n	80016d4 <__aeabi_dmul+0xc4>
 80016d2:	e231      	b.n	8001b38 <__aeabi_dmul+0x528>
 80016d4:	2000      	movs	r0, #0
 80016d6:	2400      	movs	r4, #0
 80016d8:	2102      	movs	r1, #2
 80016da:	2e02      	cmp	r6, #2
 80016dc:	dc26      	bgt.n	800172c <__aeabi_dmul+0x11c>
 80016de:	3e01      	subs	r6, #1
 80016e0:	2e01      	cmp	r6, #1
 80016e2:	d852      	bhi.n	800178a <__aeabi_dmul+0x17a>
 80016e4:	2902      	cmp	r1, #2
 80016e6:	d04c      	beq.n	8001782 <__aeabi_dmul+0x172>
 80016e8:	2901      	cmp	r1, #1
 80016ea:	d000      	beq.n	80016ee <__aeabi_dmul+0xde>
 80016ec:	e118      	b.n	8001920 <__aeabi_dmul+0x310>
 80016ee:	2300      	movs	r3, #0
 80016f0:	2400      	movs	r4, #0
 80016f2:	2500      	movs	r5, #0
 80016f4:	051b      	lsls	r3, r3, #20
 80016f6:	4323      	orrs	r3, r4
 80016f8:	07d2      	lsls	r2, r2, #31
 80016fa:	4313      	orrs	r3, r2
 80016fc:	0028      	movs	r0, r5
 80016fe:	0019      	movs	r1, r3
 8001700:	b007      	add	sp, #28
 8001702:	bcf0      	pop	{r4, r5, r6, r7}
 8001704:	46bb      	mov	fp, r7
 8001706:	46b2      	mov	sl, r6
 8001708:	46a9      	mov	r9, r5
 800170a:	46a0      	mov	r8, r4
 800170c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800170e:	2180      	movs	r1, #128	; 0x80
 8001710:	2203      	movs	r2, #3
 8001712:	0109      	lsls	r1, r1, #4
 8001714:	002b      	movs	r3, r5
 8001716:	468c      	mov	ip, r1
 8001718:	4316      	orrs	r6, r2
 800171a:	4642      	mov	r2, r8
 800171c:	4463      	add	r3, ip
 800171e:	407a      	eors	r2, r7
 8001720:	b2d2      	uxtb	r2, r2
 8001722:	9302      	str	r3, [sp, #8]
 8001724:	2e0a      	cmp	r6, #10
 8001726:	dd00      	ble.n	800172a <__aeabi_dmul+0x11a>
 8001728:	e228      	b.n	8001b7c <__aeabi_dmul+0x56c>
 800172a:	2103      	movs	r1, #3
 800172c:	2501      	movs	r5, #1
 800172e:	40b5      	lsls	r5, r6
 8001730:	46ac      	mov	ip, r5
 8001732:	26a6      	movs	r6, #166	; 0xa6
 8001734:	4663      	mov	r3, ip
 8001736:	00f6      	lsls	r6, r6, #3
 8001738:	4035      	ands	r5, r6
 800173a:	4233      	tst	r3, r6
 800173c:	d10b      	bne.n	8001756 <__aeabi_dmul+0x146>
 800173e:	2690      	movs	r6, #144	; 0x90
 8001740:	00b6      	lsls	r6, r6, #2
 8001742:	4233      	tst	r3, r6
 8001744:	d118      	bne.n	8001778 <__aeabi_dmul+0x168>
 8001746:	3eb9      	subs	r6, #185	; 0xb9
 8001748:	3eff      	subs	r6, #255	; 0xff
 800174a:	421e      	tst	r6, r3
 800174c:	d01d      	beq.n	800178a <__aeabi_dmul+0x17a>
 800174e:	46a3      	mov	fp, r4
 8001750:	4682      	mov	sl, r0
 8001752:	9100      	str	r1, [sp, #0]
 8001754:	e000      	b.n	8001758 <__aeabi_dmul+0x148>
 8001756:	0017      	movs	r7, r2
 8001758:	9900      	ldr	r1, [sp, #0]
 800175a:	003a      	movs	r2, r7
 800175c:	2902      	cmp	r1, #2
 800175e:	d010      	beq.n	8001782 <__aeabi_dmul+0x172>
 8001760:	465c      	mov	r4, fp
 8001762:	4650      	mov	r0, sl
 8001764:	2903      	cmp	r1, #3
 8001766:	d1bf      	bne.n	80016e8 <__aeabi_dmul+0xd8>
 8001768:	2380      	movs	r3, #128	; 0x80
 800176a:	031b      	lsls	r3, r3, #12
 800176c:	431c      	orrs	r4, r3
 800176e:	0324      	lsls	r4, r4, #12
 8001770:	0005      	movs	r5, r0
 8001772:	4b7f      	ldr	r3, [pc, #508]	; (8001970 <__aeabi_dmul+0x360>)
 8001774:	0b24      	lsrs	r4, r4, #12
 8001776:	e7bd      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001778:	2480      	movs	r4, #128	; 0x80
 800177a:	2200      	movs	r2, #0
 800177c:	4b7c      	ldr	r3, [pc, #496]	; (8001970 <__aeabi_dmul+0x360>)
 800177e:	0324      	lsls	r4, r4, #12
 8001780:	e7b8      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001782:	2400      	movs	r4, #0
 8001784:	2500      	movs	r5, #0
 8001786:	4b7a      	ldr	r3, [pc, #488]	; (8001970 <__aeabi_dmul+0x360>)
 8001788:	e7b4      	b.n	80016f4 <__aeabi_dmul+0xe4>
 800178a:	4653      	mov	r3, sl
 800178c:	041e      	lsls	r6, r3, #16
 800178e:	0c36      	lsrs	r6, r6, #16
 8001790:	0c1f      	lsrs	r7, r3, #16
 8001792:	0033      	movs	r3, r6
 8001794:	0c01      	lsrs	r1, r0, #16
 8001796:	0400      	lsls	r0, r0, #16
 8001798:	0c00      	lsrs	r0, r0, #16
 800179a:	4343      	muls	r3, r0
 800179c:	4698      	mov	r8, r3
 800179e:	0003      	movs	r3, r0
 80017a0:	437b      	muls	r3, r7
 80017a2:	4699      	mov	r9, r3
 80017a4:	0033      	movs	r3, r6
 80017a6:	434b      	muls	r3, r1
 80017a8:	469c      	mov	ip, r3
 80017aa:	4643      	mov	r3, r8
 80017ac:	000d      	movs	r5, r1
 80017ae:	0c1b      	lsrs	r3, r3, #16
 80017b0:	469a      	mov	sl, r3
 80017b2:	437d      	muls	r5, r7
 80017b4:	44cc      	add	ip, r9
 80017b6:	44d4      	add	ip, sl
 80017b8:	9500      	str	r5, [sp, #0]
 80017ba:	45e1      	cmp	r9, ip
 80017bc:	d904      	bls.n	80017c8 <__aeabi_dmul+0x1b8>
 80017be:	2380      	movs	r3, #128	; 0x80
 80017c0:	025b      	lsls	r3, r3, #9
 80017c2:	4699      	mov	r9, r3
 80017c4:	444d      	add	r5, r9
 80017c6:	9500      	str	r5, [sp, #0]
 80017c8:	4663      	mov	r3, ip
 80017ca:	0c1b      	lsrs	r3, r3, #16
 80017cc:	001d      	movs	r5, r3
 80017ce:	4663      	mov	r3, ip
 80017d0:	041b      	lsls	r3, r3, #16
 80017d2:	469c      	mov	ip, r3
 80017d4:	4643      	mov	r3, r8
 80017d6:	041b      	lsls	r3, r3, #16
 80017d8:	0c1b      	lsrs	r3, r3, #16
 80017da:	4698      	mov	r8, r3
 80017dc:	4663      	mov	r3, ip
 80017de:	4443      	add	r3, r8
 80017e0:	9303      	str	r3, [sp, #12]
 80017e2:	0c23      	lsrs	r3, r4, #16
 80017e4:	4698      	mov	r8, r3
 80017e6:	0033      	movs	r3, r6
 80017e8:	0424      	lsls	r4, r4, #16
 80017ea:	0c24      	lsrs	r4, r4, #16
 80017ec:	4363      	muls	r3, r4
 80017ee:	469c      	mov	ip, r3
 80017f0:	0023      	movs	r3, r4
 80017f2:	437b      	muls	r3, r7
 80017f4:	4699      	mov	r9, r3
 80017f6:	4643      	mov	r3, r8
 80017f8:	435e      	muls	r6, r3
 80017fa:	435f      	muls	r7, r3
 80017fc:	444e      	add	r6, r9
 80017fe:	4663      	mov	r3, ip
 8001800:	46b2      	mov	sl, r6
 8001802:	0c1e      	lsrs	r6, r3, #16
 8001804:	4456      	add	r6, sl
 8001806:	45b1      	cmp	r9, r6
 8001808:	d903      	bls.n	8001812 <__aeabi_dmul+0x202>
 800180a:	2380      	movs	r3, #128	; 0x80
 800180c:	025b      	lsls	r3, r3, #9
 800180e:	4699      	mov	r9, r3
 8001810:	444f      	add	r7, r9
 8001812:	0c33      	lsrs	r3, r6, #16
 8001814:	4699      	mov	r9, r3
 8001816:	003b      	movs	r3, r7
 8001818:	444b      	add	r3, r9
 800181a:	9305      	str	r3, [sp, #20]
 800181c:	4663      	mov	r3, ip
 800181e:	46ac      	mov	ip, r5
 8001820:	041f      	lsls	r7, r3, #16
 8001822:	0c3f      	lsrs	r7, r7, #16
 8001824:	0436      	lsls	r6, r6, #16
 8001826:	19f6      	adds	r6, r6, r7
 8001828:	44b4      	add	ip, r6
 800182a:	4663      	mov	r3, ip
 800182c:	9304      	str	r3, [sp, #16]
 800182e:	465b      	mov	r3, fp
 8001830:	0c1b      	lsrs	r3, r3, #16
 8001832:	469c      	mov	ip, r3
 8001834:	465b      	mov	r3, fp
 8001836:	041f      	lsls	r7, r3, #16
 8001838:	0c3f      	lsrs	r7, r7, #16
 800183a:	003b      	movs	r3, r7
 800183c:	4343      	muls	r3, r0
 800183e:	4699      	mov	r9, r3
 8001840:	4663      	mov	r3, ip
 8001842:	4343      	muls	r3, r0
 8001844:	469a      	mov	sl, r3
 8001846:	464b      	mov	r3, r9
 8001848:	4660      	mov	r0, ip
 800184a:	0c1b      	lsrs	r3, r3, #16
 800184c:	469b      	mov	fp, r3
 800184e:	4348      	muls	r0, r1
 8001850:	4379      	muls	r1, r7
 8001852:	4451      	add	r1, sl
 8001854:	4459      	add	r1, fp
 8001856:	458a      	cmp	sl, r1
 8001858:	d903      	bls.n	8001862 <__aeabi_dmul+0x252>
 800185a:	2380      	movs	r3, #128	; 0x80
 800185c:	025b      	lsls	r3, r3, #9
 800185e:	469a      	mov	sl, r3
 8001860:	4450      	add	r0, sl
 8001862:	0c0b      	lsrs	r3, r1, #16
 8001864:	469a      	mov	sl, r3
 8001866:	464b      	mov	r3, r9
 8001868:	041b      	lsls	r3, r3, #16
 800186a:	0c1b      	lsrs	r3, r3, #16
 800186c:	4699      	mov	r9, r3
 800186e:	003b      	movs	r3, r7
 8001870:	4363      	muls	r3, r4
 8001872:	0409      	lsls	r1, r1, #16
 8001874:	4645      	mov	r5, r8
 8001876:	4449      	add	r1, r9
 8001878:	4699      	mov	r9, r3
 800187a:	4663      	mov	r3, ip
 800187c:	435c      	muls	r4, r3
 800187e:	436b      	muls	r3, r5
 8001880:	469c      	mov	ip, r3
 8001882:	464b      	mov	r3, r9
 8001884:	0c1b      	lsrs	r3, r3, #16
 8001886:	4698      	mov	r8, r3
 8001888:	436f      	muls	r7, r5
 800188a:	193f      	adds	r7, r7, r4
 800188c:	4447      	add	r7, r8
 800188e:	4450      	add	r0, sl
 8001890:	42bc      	cmp	r4, r7
 8001892:	d903      	bls.n	800189c <__aeabi_dmul+0x28c>
 8001894:	2380      	movs	r3, #128	; 0x80
 8001896:	025b      	lsls	r3, r3, #9
 8001898:	4698      	mov	r8, r3
 800189a:	44c4      	add	ip, r8
 800189c:	9b04      	ldr	r3, [sp, #16]
 800189e:	9d00      	ldr	r5, [sp, #0]
 80018a0:	4698      	mov	r8, r3
 80018a2:	4445      	add	r5, r8
 80018a4:	42b5      	cmp	r5, r6
 80018a6:	41b6      	sbcs	r6, r6
 80018a8:	4273      	negs	r3, r6
 80018aa:	4698      	mov	r8, r3
 80018ac:	464b      	mov	r3, r9
 80018ae:	041e      	lsls	r6, r3, #16
 80018b0:	9b05      	ldr	r3, [sp, #20]
 80018b2:	043c      	lsls	r4, r7, #16
 80018b4:	4699      	mov	r9, r3
 80018b6:	0c36      	lsrs	r6, r6, #16
 80018b8:	19a4      	adds	r4, r4, r6
 80018ba:	444c      	add	r4, r9
 80018bc:	46a1      	mov	r9, r4
 80018be:	4683      	mov	fp, r0
 80018c0:	186e      	adds	r6, r5, r1
 80018c2:	44c1      	add	r9, r8
 80018c4:	428e      	cmp	r6, r1
 80018c6:	4189      	sbcs	r1, r1
 80018c8:	44cb      	add	fp, r9
 80018ca:	465d      	mov	r5, fp
 80018cc:	4249      	negs	r1, r1
 80018ce:	186d      	adds	r5, r5, r1
 80018d0:	429c      	cmp	r4, r3
 80018d2:	41a4      	sbcs	r4, r4
 80018d4:	45c1      	cmp	r9, r8
 80018d6:	419b      	sbcs	r3, r3
 80018d8:	4583      	cmp	fp, r0
 80018da:	4180      	sbcs	r0, r0
 80018dc:	428d      	cmp	r5, r1
 80018de:	4189      	sbcs	r1, r1
 80018e0:	425b      	negs	r3, r3
 80018e2:	4264      	negs	r4, r4
 80018e4:	431c      	orrs	r4, r3
 80018e6:	4240      	negs	r0, r0
 80018e8:	9b03      	ldr	r3, [sp, #12]
 80018ea:	4249      	negs	r1, r1
 80018ec:	4301      	orrs	r1, r0
 80018ee:	0270      	lsls	r0, r6, #9
 80018f0:	0c3f      	lsrs	r7, r7, #16
 80018f2:	4318      	orrs	r0, r3
 80018f4:	19e4      	adds	r4, r4, r7
 80018f6:	1e47      	subs	r7, r0, #1
 80018f8:	41b8      	sbcs	r0, r7
 80018fa:	1864      	adds	r4, r4, r1
 80018fc:	4464      	add	r4, ip
 80018fe:	0df6      	lsrs	r6, r6, #23
 8001900:	0261      	lsls	r1, r4, #9
 8001902:	4330      	orrs	r0, r6
 8001904:	0dec      	lsrs	r4, r5, #23
 8001906:	026e      	lsls	r6, r5, #9
 8001908:	430c      	orrs	r4, r1
 800190a:	4330      	orrs	r0, r6
 800190c:	01c9      	lsls	r1, r1, #7
 800190e:	d400      	bmi.n	8001912 <__aeabi_dmul+0x302>
 8001910:	e0f1      	b.n	8001af6 <__aeabi_dmul+0x4e6>
 8001912:	2101      	movs	r1, #1
 8001914:	0843      	lsrs	r3, r0, #1
 8001916:	4001      	ands	r1, r0
 8001918:	430b      	orrs	r3, r1
 800191a:	07e0      	lsls	r0, r4, #31
 800191c:	4318      	orrs	r0, r3
 800191e:	0864      	lsrs	r4, r4, #1
 8001920:	4915      	ldr	r1, [pc, #84]	; (8001978 <__aeabi_dmul+0x368>)
 8001922:	9b02      	ldr	r3, [sp, #8]
 8001924:	468c      	mov	ip, r1
 8001926:	4463      	add	r3, ip
 8001928:	2b00      	cmp	r3, #0
 800192a:	dc00      	bgt.n	800192e <__aeabi_dmul+0x31e>
 800192c:	e097      	b.n	8001a5e <__aeabi_dmul+0x44e>
 800192e:	0741      	lsls	r1, r0, #29
 8001930:	d009      	beq.n	8001946 <__aeabi_dmul+0x336>
 8001932:	210f      	movs	r1, #15
 8001934:	4001      	ands	r1, r0
 8001936:	2904      	cmp	r1, #4
 8001938:	d005      	beq.n	8001946 <__aeabi_dmul+0x336>
 800193a:	1d01      	adds	r1, r0, #4
 800193c:	4281      	cmp	r1, r0
 800193e:	4180      	sbcs	r0, r0
 8001940:	4240      	negs	r0, r0
 8001942:	1824      	adds	r4, r4, r0
 8001944:	0008      	movs	r0, r1
 8001946:	01e1      	lsls	r1, r4, #7
 8001948:	d506      	bpl.n	8001958 <__aeabi_dmul+0x348>
 800194a:	2180      	movs	r1, #128	; 0x80
 800194c:	00c9      	lsls	r1, r1, #3
 800194e:	468c      	mov	ip, r1
 8001950:	4b0a      	ldr	r3, [pc, #40]	; (800197c <__aeabi_dmul+0x36c>)
 8001952:	401c      	ands	r4, r3
 8001954:	9b02      	ldr	r3, [sp, #8]
 8001956:	4463      	add	r3, ip
 8001958:	4909      	ldr	r1, [pc, #36]	; (8001980 <__aeabi_dmul+0x370>)
 800195a:	428b      	cmp	r3, r1
 800195c:	dd00      	ble.n	8001960 <__aeabi_dmul+0x350>
 800195e:	e710      	b.n	8001782 <__aeabi_dmul+0x172>
 8001960:	0761      	lsls	r1, r4, #29
 8001962:	08c5      	lsrs	r5, r0, #3
 8001964:	0264      	lsls	r4, r4, #9
 8001966:	055b      	lsls	r3, r3, #21
 8001968:	430d      	orrs	r5, r1
 800196a:	0b24      	lsrs	r4, r4, #12
 800196c:	0d5b      	lsrs	r3, r3, #21
 800196e:	e6c1      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001970:	000007ff 	.word	0x000007ff
 8001974:	fffffc01 	.word	0xfffffc01
 8001978:	000003ff 	.word	0x000003ff
 800197c:	feffffff 	.word	0xfeffffff
 8001980:	000007fe 	.word	0x000007fe
 8001984:	464b      	mov	r3, r9
 8001986:	4323      	orrs	r3, r4
 8001988:	d059      	beq.n	8001a3e <__aeabi_dmul+0x42e>
 800198a:	2c00      	cmp	r4, #0
 800198c:	d100      	bne.n	8001990 <__aeabi_dmul+0x380>
 800198e:	e0a3      	b.n	8001ad8 <__aeabi_dmul+0x4c8>
 8001990:	0020      	movs	r0, r4
 8001992:	f000 fdb1 	bl	80024f8 <__clzsi2>
 8001996:	0001      	movs	r1, r0
 8001998:	0003      	movs	r3, r0
 800199a:	390b      	subs	r1, #11
 800199c:	221d      	movs	r2, #29
 800199e:	1a52      	subs	r2, r2, r1
 80019a0:	4649      	mov	r1, r9
 80019a2:	0018      	movs	r0, r3
 80019a4:	40d1      	lsrs	r1, r2
 80019a6:	464a      	mov	r2, r9
 80019a8:	3808      	subs	r0, #8
 80019aa:	4082      	lsls	r2, r0
 80019ac:	4084      	lsls	r4, r0
 80019ae:	0010      	movs	r0, r2
 80019b0:	430c      	orrs	r4, r1
 80019b2:	4a74      	ldr	r2, [pc, #464]	; (8001b84 <__aeabi_dmul+0x574>)
 80019b4:	1aeb      	subs	r3, r5, r3
 80019b6:	4694      	mov	ip, r2
 80019b8:	4642      	mov	r2, r8
 80019ba:	4463      	add	r3, ip
 80019bc:	9301      	str	r3, [sp, #4]
 80019be:	9b01      	ldr	r3, [sp, #4]
 80019c0:	407a      	eors	r2, r7
 80019c2:	3301      	adds	r3, #1
 80019c4:	2100      	movs	r1, #0
 80019c6:	b2d2      	uxtb	r2, r2
 80019c8:	9302      	str	r3, [sp, #8]
 80019ca:	2e0a      	cmp	r6, #10
 80019cc:	dd00      	ble.n	80019d0 <__aeabi_dmul+0x3c0>
 80019ce:	e667      	b.n	80016a0 <__aeabi_dmul+0x90>
 80019d0:	e683      	b.n	80016da <__aeabi_dmul+0xca>
 80019d2:	465b      	mov	r3, fp
 80019d4:	4303      	orrs	r3, r0
 80019d6:	469a      	mov	sl, r3
 80019d8:	d02a      	beq.n	8001a30 <__aeabi_dmul+0x420>
 80019da:	465b      	mov	r3, fp
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d06d      	beq.n	8001abc <__aeabi_dmul+0x4ac>
 80019e0:	4658      	mov	r0, fp
 80019e2:	f000 fd89 	bl	80024f8 <__clzsi2>
 80019e6:	0001      	movs	r1, r0
 80019e8:	0003      	movs	r3, r0
 80019ea:	390b      	subs	r1, #11
 80019ec:	221d      	movs	r2, #29
 80019ee:	1a52      	subs	r2, r2, r1
 80019f0:	0021      	movs	r1, r4
 80019f2:	0018      	movs	r0, r3
 80019f4:	465d      	mov	r5, fp
 80019f6:	40d1      	lsrs	r1, r2
 80019f8:	3808      	subs	r0, #8
 80019fa:	4085      	lsls	r5, r0
 80019fc:	000a      	movs	r2, r1
 80019fe:	4084      	lsls	r4, r0
 8001a00:	432a      	orrs	r2, r5
 8001a02:	4693      	mov	fp, r2
 8001a04:	46a2      	mov	sl, r4
 8001a06:	4d5f      	ldr	r5, [pc, #380]	; (8001b84 <__aeabi_dmul+0x574>)
 8001a08:	2600      	movs	r6, #0
 8001a0a:	1aed      	subs	r5, r5, r3
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	e625      	b.n	800165e <__aeabi_dmul+0x4e>
 8001a12:	465b      	mov	r3, fp
 8001a14:	4303      	orrs	r3, r0
 8001a16:	469a      	mov	sl, r3
 8001a18:	d105      	bne.n	8001a26 <__aeabi_dmul+0x416>
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	469b      	mov	fp, r3
 8001a1e:	3302      	adds	r3, #2
 8001a20:	2608      	movs	r6, #8
 8001a22:	9300      	str	r3, [sp, #0]
 8001a24:	e61b      	b.n	800165e <__aeabi_dmul+0x4e>
 8001a26:	2303      	movs	r3, #3
 8001a28:	4682      	mov	sl, r0
 8001a2a:	260c      	movs	r6, #12
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	e616      	b.n	800165e <__aeabi_dmul+0x4e>
 8001a30:	2300      	movs	r3, #0
 8001a32:	469b      	mov	fp, r3
 8001a34:	3301      	adds	r3, #1
 8001a36:	2604      	movs	r6, #4
 8001a38:	2500      	movs	r5, #0
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	e60f      	b.n	800165e <__aeabi_dmul+0x4e>
 8001a3e:	4642      	mov	r2, r8
 8001a40:	3301      	adds	r3, #1
 8001a42:	9501      	str	r5, [sp, #4]
 8001a44:	431e      	orrs	r6, r3
 8001a46:	9b01      	ldr	r3, [sp, #4]
 8001a48:	407a      	eors	r2, r7
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	2400      	movs	r4, #0
 8001a4e:	2000      	movs	r0, #0
 8001a50:	2101      	movs	r1, #1
 8001a52:	b2d2      	uxtb	r2, r2
 8001a54:	9302      	str	r3, [sp, #8]
 8001a56:	2e0a      	cmp	r6, #10
 8001a58:	dd00      	ble.n	8001a5c <__aeabi_dmul+0x44c>
 8001a5a:	e621      	b.n	80016a0 <__aeabi_dmul+0x90>
 8001a5c:	e63d      	b.n	80016da <__aeabi_dmul+0xca>
 8001a5e:	2101      	movs	r1, #1
 8001a60:	1ac9      	subs	r1, r1, r3
 8001a62:	2938      	cmp	r1, #56	; 0x38
 8001a64:	dd00      	ble.n	8001a68 <__aeabi_dmul+0x458>
 8001a66:	e642      	b.n	80016ee <__aeabi_dmul+0xde>
 8001a68:	291f      	cmp	r1, #31
 8001a6a:	dd47      	ble.n	8001afc <__aeabi_dmul+0x4ec>
 8001a6c:	261f      	movs	r6, #31
 8001a6e:	0025      	movs	r5, r4
 8001a70:	4276      	negs	r6, r6
 8001a72:	1af3      	subs	r3, r6, r3
 8001a74:	40dd      	lsrs	r5, r3
 8001a76:	002b      	movs	r3, r5
 8001a78:	2920      	cmp	r1, #32
 8001a7a:	d005      	beq.n	8001a88 <__aeabi_dmul+0x478>
 8001a7c:	4942      	ldr	r1, [pc, #264]	; (8001b88 <__aeabi_dmul+0x578>)
 8001a7e:	9d02      	ldr	r5, [sp, #8]
 8001a80:	468c      	mov	ip, r1
 8001a82:	4465      	add	r5, ip
 8001a84:	40ac      	lsls	r4, r5
 8001a86:	4320      	orrs	r0, r4
 8001a88:	1e41      	subs	r1, r0, #1
 8001a8a:	4188      	sbcs	r0, r1
 8001a8c:	4318      	orrs	r0, r3
 8001a8e:	2307      	movs	r3, #7
 8001a90:	001d      	movs	r5, r3
 8001a92:	2400      	movs	r4, #0
 8001a94:	4005      	ands	r5, r0
 8001a96:	4203      	tst	r3, r0
 8001a98:	d04a      	beq.n	8001b30 <__aeabi_dmul+0x520>
 8001a9a:	230f      	movs	r3, #15
 8001a9c:	2400      	movs	r4, #0
 8001a9e:	4003      	ands	r3, r0
 8001aa0:	2b04      	cmp	r3, #4
 8001aa2:	d042      	beq.n	8001b2a <__aeabi_dmul+0x51a>
 8001aa4:	1d03      	adds	r3, r0, #4
 8001aa6:	4283      	cmp	r3, r0
 8001aa8:	4180      	sbcs	r0, r0
 8001aaa:	4240      	negs	r0, r0
 8001aac:	1824      	adds	r4, r4, r0
 8001aae:	0018      	movs	r0, r3
 8001ab0:	0223      	lsls	r3, r4, #8
 8001ab2:	d53a      	bpl.n	8001b2a <__aeabi_dmul+0x51a>
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	2400      	movs	r4, #0
 8001ab8:	2500      	movs	r5, #0
 8001aba:	e61b      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001abc:	f000 fd1c 	bl	80024f8 <__clzsi2>
 8001ac0:	0001      	movs	r1, r0
 8001ac2:	0003      	movs	r3, r0
 8001ac4:	3115      	adds	r1, #21
 8001ac6:	3320      	adds	r3, #32
 8001ac8:	291c      	cmp	r1, #28
 8001aca:	dd8f      	ble.n	80019ec <__aeabi_dmul+0x3dc>
 8001acc:	3808      	subs	r0, #8
 8001ace:	2200      	movs	r2, #0
 8001ad0:	4084      	lsls	r4, r0
 8001ad2:	4692      	mov	sl, r2
 8001ad4:	46a3      	mov	fp, r4
 8001ad6:	e796      	b.n	8001a06 <__aeabi_dmul+0x3f6>
 8001ad8:	f000 fd0e 	bl	80024f8 <__clzsi2>
 8001adc:	0001      	movs	r1, r0
 8001ade:	0003      	movs	r3, r0
 8001ae0:	3115      	adds	r1, #21
 8001ae2:	3320      	adds	r3, #32
 8001ae4:	291c      	cmp	r1, #28
 8001ae6:	dc00      	bgt.n	8001aea <__aeabi_dmul+0x4da>
 8001ae8:	e758      	b.n	800199c <__aeabi_dmul+0x38c>
 8001aea:	0002      	movs	r2, r0
 8001aec:	464c      	mov	r4, r9
 8001aee:	3a08      	subs	r2, #8
 8001af0:	2000      	movs	r0, #0
 8001af2:	4094      	lsls	r4, r2
 8001af4:	e75d      	b.n	80019b2 <__aeabi_dmul+0x3a2>
 8001af6:	9b01      	ldr	r3, [sp, #4]
 8001af8:	9302      	str	r3, [sp, #8]
 8001afa:	e711      	b.n	8001920 <__aeabi_dmul+0x310>
 8001afc:	4b23      	ldr	r3, [pc, #140]	; (8001b8c <__aeabi_dmul+0x57c>)
 8001afe:	0026      	movs	r6, r4
 8001b00:	469c      	mov	ip, r3
 8001b02:	0003      	movs	r3, r0
 8001b04:	9d02      	ldr	r5, [sp, #8]
 8001b06:	40cb      	lsrs	r3, r1
 8001b08:	4465      	add	r5, ip
 8001b0a:	40ae      	lsls	r6, r5
 8001b0c:	431e      	orrs	r6, r3
 8001b0e:	0003      	movs	r3, r0
 8001b10:	40ab      	lsls	r3, r5
 8001b12:	1e58      	subs	r0, r3, #1
 8001b14:	4183      	sbcs	r3, r0
 8001b16:	0030      	movs	r0, r6
 8001b18:	4318      	orrs	r0, r3
 8001b1a:	40cc      	lsrs	r4, r1
 8001b1c:	0743      	lsls	r3, r0, #29
 8001b1e:	d0c7      	beq.n	8001ab0 <__aeabi_dmul+0x4a0>
 8001b20:	230f      	movs	r3, #15
 8001b22:	4003      	ands	r3, r0
 8001b24:	2b04      	cmp	r3, #4
 8001b26:	d1bd      	bne.n	8001aa4 <__aeabi_dmul+0x494>
 8001b28:	e7c2      	b.n	8001ab0 <__aeabi_dmul+0x4a0>
 8001b2a:	0765      	lsls	r5, r4, #29
 8001b2c:	0264      	lsls	r4, r4, #9
 8001b2e:	0b24      	lsrs	r4, r4, #12
 8001b30:	08c0      	lsrs	r0, r0, #3
 8001b32:	2300      	movs	r3, #0
 8001b34:	4305      	orrs	r5, r0
 8001b36:	e5dd      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001b38:	2500      	movs	r5, #0
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	2e0f      	cmp	r6, #15
 8001b3e:	d10c      	bne.n	8001b5a <__aeabi_dmul+0x54a>
 8001b40:	2480      	movs	r4, #128	; 0x80
 8001b42:	465b      	mov	r3, fp
 8001b44:	0324      	lsls	r4, r4, #12
 8001b46:	4223      	tst	r3, r4
 8001b48:	d00e      	beq.n	8001b68 <__aeabi_dmul+0x558>
 8001b4a:	4221      	tst	r1, r4
 8001b4c:	d10c      	bne.n	8001b68 <__aeabi_dmul+0x558>
 8001b4e:	430c      	orrs	r4, r1
 8001b50:	0324      	lsls	r4, r4, #12
 8001b52:	003a      	movs	r2, r7
 8001b54:	4b0e      	ldr	r3, [pc, #56]	; (8001b90 <__aeabi_dmul+0x580>)
 8001b56:	0b24      	lsrs	r4, r4, #12
 8001b58:	e5cc      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001b5a:	2e0b      	cmp	r6, #11
 8001b5c:	d000      	beq.n	8001b60 <__aeabi_dmul+0x550>
 8001b5e:	e5a2      	b.n	80016a6 <__aeabi_dmul+0x96>
 8001b60:	468b      	mov	fp, r1
 8001b62:	46aa      	mov	sl, r5
 8001b64:	9300      	str	r3, [sp, #0]
 8001b66:	e5f7      	b.n	8001758 <__aeabi_dmul+0x148>
 8001b68:	2480      	movs	r4, #128	; 0x80
 8001b6a:	465b      	mov	r3, fp
 8001b6c:	0324      	lsls	r4, r4, #12
 8001b6e:	431c      	orrs	r4, r3
 8001b70:	0324      	lsls	r4, r4, #12
 8001b72:	4642      	mov	r2, r8
 8001b74:	4655      	mov	r5, sl
 8001b76:	4b06      	ldr	r3, [pc, #24]	; (8001b90 <__aeabi_dmul+0x580>)
 8001b78:	0b24      	lsrs	r4, r4, #12
 8001b7a:	e5bb      	b.n	80016f4 <__aeabi_dmul+0xe4>
 8001b7c:	464d      	mov	r5, r9
 8001b7e:	0021      	movs	r1, r4
 8001b80:	2303      	movs	r3, #3
 8001b82:	e7db      	b.n	8001b3c <__aeabi_dmul+0x52c>
 8001b84:	fffffc0d 	.word	0xfffffc0d
 8001b88:	0000043e 	.word	0x0000043e
 8001b8c:	0000041e 	.word	0x0000041e
 8001b90:	000007ff 	.word	0x000007ff

08001b94 <__aeabi_dsub>:
 8001b94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b96:	4657      	mov	r7, sl
 8001b98:	464e      	mov	r6, r9
 8001b9a:	4645      	mov	r5, r8
 8001b9c:	46de      	mov	lr, fp
 8001b9e:	b5e0      	push	{r5, r6, r7, lr}
 8001ba0:	000d      	movs	r5, r1
 8001ba2:	0004      	movs	r4, r0
 8001ba4:	0019      	movs	r1, r3
 8001ba6:	0010      	movs	r0, r2
 8001ba8:	032b      	lsls	r3, r5, #12
 8001baa:	0a5b      	lsrs	r3, r3, #9
 8001bac:	0f62      	lsrs	r2, r4, #29
 8001bae:	431a      	orrs	r2, r3
 8001bb0:	00e3      	lsls	r3, r4, #3
 8001bb2:	030c      	lsls	r4, r1, #12
 8001bb4:	0a64      	lsrs	r4, r4, #9
 8001bb6:	0f47      	lsrs	r7, r0, #29
 8001bb8:	4327      	orrs	r7, r4
 8001bba:	4cd0      	ldr	r4, [pc, #832]	; (8001efc <__aeabi_dsub+0x368>)
 8001bbc:	006e      	lsls	r6, r5, #1
 8001bbe:	4691      	mov	r9, r2
 8001bc0:	b083      	sub	sp, #12
 8001bc2:	004a      	lsls	r2, r1, #1
 8001bc4:	00c0      	lsls	r0, r0, #3
 8001bc6:	4698      	mov	r8, r3
 8001bc8:	46a2      	mov	sl, r4
 8001bca:	0d76      	lsrs	r6, r6, #21
 8001bcc:	0fed      	lsrs	r5, r5, #31
 8001bce:	0d52      	lsrs	r2, r2, #21
 8001bd0:	0fc9      	lsrs	r1, r1, #31
 8001bd2:	9001      	str	r0, [sp, #4]
 8001bd4:	42a2      	cmp	r2, r4
 8001bd6:	d100      	bne.n	8001bda <__aeabi_dsub+0x46>
 8001bd8:	e0b9      	b.n	8001d4e <__aeabi_dsub+0x1ba>
 8001bda:	2401      	movs	r4, #1
 8001bdc:	4061      	eors	r1, r4
 8001bde:	468b      	mov	fp, r1
 8001be0:	428d      	cmp	r5, r1
 8001be2:	d100      	bne.n	8001be6 <__aeabi_dsub+0x52>
 8001be4:	e08d      	b.n	8001d02 <__aeabi_dsub+0x16e>
 8001be6:	1ab4      	subs	r4, r6, r2
 8001be8:	46a4      	mov	ip, r4
 8001bea:	2c00      	cmp	r4, #0
 8001bec:	dc00      	bgt.n	8001bf0 <__aeabi_dsub+0x5c>
 8001bee:	e0b7      	b.n	8001d60 <__aeabi_dsub+0x1cc>
 8001bf0:	2a00      	cmp	r2, #0
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_dsub+0x62>
 8001bf4:	e0cb      	b.n	8001d8e <__aeabi_dsub+0x1fa>
 8001bf6:	4ac1      	ldr	r2, [pc, #772]	; (8001efc <__aeabi_dsub+0x368>)
 8001bf8:	4296      	cmp	r6, r2
 8001bfa:	d100      	bne.n	8001bfe <__aeabi_dsub+0x6a>
 8001bfc:	e186      	b.n	8001f0c <__aeabi_dsub+0x378>
 8001bfe:	2280      	movs	r2, #128	; 0x80
 8001c00:	0412      	lsls	r2, r2, #16
 8001c02:	4317      	orrs	r7, r2
 8001c04:	4662      	mov	r2, ip
 8001c06:	2a38      	cmp	r2, #56	; 0x38
 8001c08:	dd00      	ble.n	8001c0c <__aeabi_dsub+0x78>
 8001c0a:	e1a4      	b.n	8001f56 <__aeabi_dsub+0x3c2>
 8001c0c:	2a1f      	cmp	r2, #31
 8001c0e:	dd00      	ble.n	8001c12 <__aeabi_dsub+0x7e>
 8001c10:	e21d      	b.n	800204e <__aeabi_dsub+0x4ba>
 8001c12:	4661      	mov	r1, ip
 8001c14:	2220      	movs	r2, #32
 8001c16:	003c      	movs	r4, r7
 8001c18:	1a52      	subs	r2, r2, r1
 8001c1a:	0001      	movs	r1, r0
 8001c1c:	4090      	lsls	r0, r2
 8001c1e:	4094      	lsls	r4, r2
 8001c20:	1e42      	subs	r2, r0, #1
 8001c22:	4190      	sbcs	r0, r2
 8001c24:	4662      	mov	r2, ip
 8001c26:	46a0      	mov	r8, r4
 8001c28:	4664      	mov	r4, ip
 8001c2a:	40d7      	lsrs	r7, r2
 8001c2c:	464a      	mov	r2, r9
 8001c2e:	40e1      	lsrs	r1, r4
 8001c30:	4644      	mov	r4, r8
 8001c32:	1bd2      	subs	r2, r2, r7
 8001c34:	4691      	mov	r9, r2
 8001c36:	430c      	orrs	r4, r1
 8001c38:	4304      	orrs	r4, r0
 8001c3a:	1b1c      	subs	r4, r3, r4
 8001c3c:	42a3      	cmp	r3, r4
 8001c3e:	4192      	sbcs	r2, r2
 8001c40:	464b      	mov	r3, r9
 8001c42:	4252      	negs	r2, r2
 8001c44:	1a9b      	subs	r3, r3, r2
 8001c46:	469a      	mov	sl, r3
 8001c48:	4653      	mov	r3, sl
 8001c4a:	021b      	lsls	r3, r3, #8
 8001c4c:	d400      	bmi.n	8001c50 <__aeabi_dsub+0xbc>
 8001c4e:	e12b      	b.n	8001ea8 <__aeabi_dsub+0x314>
 8001c50:	4653      	mov	r3, sl
 8001c52:	025a      	lsls	r2, r3, #9
 8001c54:	0a53      	lsrs	r3, r2, #9
 8001c56:	469a      	mov	sl, r3
 8001c58:	4653      	mov	r3, sl
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d100      	bne.n	8001c60 <__aeabi_dsub+0xcc>
 8001c5e:	e166      	b.n	8001f2e <__aeabi_dsub+0x39a>
 8001c60:	4650      	mov	r0, sl
 8001c62:	f000 fc49 	bl	80024f8 <__clzsi2>
 8001c66:	0003      	movs	r3, r0
 8001c68:	3b08      	subs	r3, #8
 8001c6a:	2220      	movs	r2, #32
 8001c6c:	0020      	movs	r0, r4
 8001c6e:	1ad2      	subs	r2, r2, r3
 8001c70:	4651      	mov	r1, sl
 8001c72:	40d0      	lsrs	r0, r2
 8001c74:	4099      	lsls	r1, r3
 8001c76:	0002      	movs	r2, r0
 8001c78:	409c      	lsls	r4, r3
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	429e      	cmp	r6, r3
 8001c7e:	dd00      	ble.n	8001c82 <__aeabi_dsub+0xee>
 8001c80:	e164      	b.n	8001f4c <__aeabi_dsub+0x3b8>
 8001c82:	1b9b      	subs	r3, r3, r6
 8001c84:	1c59      	adds	r1, r3, #1
 8001c86:	291f      	cmp	r1, #31
 8001c88:	dd00      	ble.n	8001c8c <__aeabi_dsub+0xf8>
 8001c8a:	e0fe      	b.n	8001e8a <__aeabi_dsub+0x2f6>
 8001c8c:	2320      	movs	r3, #32
 8001c8e:	0010      	movs	r0, r2
 8001c90:	0026      	movs	r6, r4
 8001c92:	1a5b      	subs	r3, r3, r1
 8001c94:	409c      	lsls	r4, r3
 8001c96:	4098      	lsls	r0, r3
 8001c98:	40ce      	lsrs	r6, r1
 8001c9a:	40ca      	lsrs	r2, r1
 8001c9c:	1e63      	subs	r3, r4, #1
 8001c9e:	419c      	sbcs	r4, r3
 8001ca0:	4330      	orrs	r0, r6
 8001ca2:	4692      	mov	sl, r2
 8001ca4:	2600      	movs	r6, #0
 8001ca6:	4304      	orrs	r4, r0
 8001ca8:	0763      	lsls	r3, r4, #29
 8001caa:	d009      	beq.n	8001cc0 <__aeabi_dsub+0x12c>
 8001cac:	230f      	movs	r3, #15
 8001cae:	4023      	ands	r3, r4
 8001cb0:	2b04      	cmp	r3, #4
 8001cb2:	d005      	beq.n	8001cc0 <__aeabi_dsub+0x12c>
 8001cb4:	1d23      	adds	r3, r4, #4
 8001cb6:	42a3      	cmp	r3, r4
 8001cb8:	41a4      	sbcs	r4, r4
 8001cba:	4264      	negs	r4, r4
 8001cbc:	44a2      	add	sl, r4
 8001cbe:	001c      	movs	r4, r3
 8001cc0:	4653      	mov	r3, sl
 8001cc2:	021b      	lsls	r3, r3, #8
 8001cc4:	d400      	bmi.n	8001cc8 <__aeabi_dsub+0x134>
 8001cc6:	e0f2      	b.n	8001eae <__aeabi_dsub+0x31a>
 8001cc8:	4b8c      	ldr	r3, [pc, #560]	; (8001efc <__aeabi_dsub+0x368>)
 8001cca:	3601      	adds	r6, #1
 8001ccc:	429e      	cmp	r6, r3
 8001cce:	d100      	bne.n	8001cd2 <__aeabi_dsub+0x13e>
 8001cd0:	e10f      	b.n	8001ef2 <__aeabi_dsub+0x35e>
 8001cd2:	4653      	mov	r3, sl
 8001cd4:	498a      	ldr	r1, [pc, #552]	; (8001f00 <__aeabi_dsub+0x36c>)
 8001cd6:	08e4      	lsrs	r4, r4, #3
 8001cd8:	400b      	ands	r3, r1
 8001cda:	0019      	movs	r1, r3
 8001cdc:	075b      	lsls	r3, r3, #29
 8001cde:	4323      	orrs	r3, r4
 8001ce0:	0572      	lsls	r2, r6, #21
 8001ce2:	024c      	lsls	r4, r1, #9
 8001ce4:	0b24      	lsrs	r4, r4, #12
 8001ce6:	0d52      	lsrs	r2, r2, #21
 8001ce8:	0512      	lsls	r2, r2, #20
 8001cea:	4322      	orrs	r2, r4
 8001cec:	07ed      	lsls	r5, r5, #31
 8001cee:	432a      	orrs	r2, r5
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	0011      	movs	r1, r2
 8001cf4:	b003      	add	sp, #12
 8001cf6:	bcf0      	pop	{r4, r5, r6, r7}
 8001cf8:	46bb      	mov	fp, r7
 8001cfa:	46b2      	mov	sl, r6
 8001cfc:	46a9      	mov	r9, r5
 8001cfe:	46a0      	mov	r8, r4
 8001d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d02:	1ab4      	subs	r4, r6, r2
 8001d04:	46a4      	mov	ip, r4
 8001d06:	2c00      	cmp	r4, #0
 8001d08:	dd59      	ble.n	8001dbe <__aeabi_dsub+0x22a>
 8001d0a:	2a00      	cmp	r2, #0
 8001d0c:	d100      	bne.n	8001d10 <__aeabi_dsub+0x17c>
 8001d0e:	e0b0      	b.n	8001e72 <__aeabi_dsub+0x2de>
 8001d10:	4556      	cmp	r6, sl
 8001d12:	d100      	bne.n	8001d16 <__aeabi_dsub+0x182>
 8001d14:	e0fa      	b.n	8001f0c <__aeabi_dsub+0x378>
 8001d16:	2280      	movs	r2, #128	; 0x80
 8001d18:	0412      	lsls	r2, r2, #16
 8001d1a:	4317      	orrs	r7, r2
 8001d1c:	4662      	mov	r2, ip
 8001d1e:	2a38      	cmp	r2, #56	; 0x38
 8001d20:	dd00      	ble.n	8001d24 <__aeabi_dsub+0x190>
 8001d22:	e0d4      	b.n	8001ece <__aeabi_dsub+0x33a>
 8001d24:	2a1f      	cmp	r2, #31
 8001d26:	dc00      	bgt.n	8001d2a <__aeabi_dsub+0x196>
 8001d28:	e1c0      	b.n	80020ac <__aeabi_dsub+0x518>
 8001d2a:	0039      	movs	r1, r7
 8001d2c:	3a20      	subs	r2, #32
 8001d2e:	40d1      	lsrs	r1, r2
 8001d30:	4662      	mov	r2, ip
 8001d32:	2a20      	cmp	r2, #32
 8001d34:	d006      	beq.n	8001d44 <__aeabi_dsub+0x1b0>
 8001d36:	4664      	mov	r4, ip
 8001d38:	2240      	movs	r2, #64	; 0x40
 8001d3a:	1b12      	subs	r2, r2, r4
 8001d3c:	003c      	movs	r4, r7
 8001d3e:	4094      	lsls	r4, r2
 8001d40:	4304      	orrs	r4, r0
 8001d42:	9401      	str	r4, [sp, #4]
 8001d44:	9c01      	ldr	r4, [sp, #4]
 8001d46:	1e62      	subs	r2, r4, #1
 8001d48:	4194      	sbcs	r4, r2
 8001d4a:	430c      	orrs	r4, r1
 8001d4c:	e0c3      	b.n	8001ed6 <__aeabi_dsub+0x342>
 8001d4e:	003c      	movs	r4, r7
 8001d50:	4304      	orrs	r4, r0
 8001d52:	d02b      	beq.n	8001dac <__aeabi_dsub+0x218>
 8001d54:	468b      	mov	fp, r1
 8001d56:	428d      	cmp	r5, r1
 8001d58:	d02e      	beq.n	8001db8 <__aeabi_dsub+0x224>
 8001d5a:	4c6a      	ldr	r4, [pc, #424]	; (8001f04 <__aeabi_dsub+0x370>)
 8001d5c:	46a4      	mov	ip, r4
 8001d5e:	44b4      	add	ip, r6
 8001d60:	4664      	mov	r4, ip
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	d05f      	beq.n	8001e26 <__aeabi_dsub+0x292>
 8001d66:	1b94      	subs	r4, r2, r6
 8001d68:	46a4      	mov	ip, r4
 8001d6a:	2e00      	cmp	r6, #0
 8001d6c:	d000      	beq.n	8001d70 <__aeabi_dsub+0x1dc>
 8001d6e:	e120      	b.n	8001fb2 <__aeabi_dsub+0x41e>
 8001d70:	464c      	mov	r4, r9
 8001d72:	431c      	orrs	r4, r3
 8001d74:	d100      	bne.n	8001d78 <__aeabi_dsub+0x1e4>
 8001d76:	e1c7      	b.n	8002108 <__aeabi_dsub+0x574>
 8001d78:	4661      	mov	r1, ip
 8001d7a:	1e4c      	subs	r4, r1, #1
 8001d7c:	2901      	cmp	r1, #1
 8001d7e:	d100      	bne.n	8001d82 <__aeabi_dsub+0x1ee>
 8001d80:	e223      	b.n	80021ca <__aeabi_dsub+0x636>
 8001d82:	4d5e      	ldr	r5, [pc, #376]	; (8001efc <__aeabi_dsub+0x368>)
 8001d84:	45ac      	cmp	ip, r5
 8001d86:	d100      	bne.n	8001d8a <__aeabi_dsub+0x1f6>
 8001d88:	e1d8      	b.n	800213c <__aeabi_dsub+0x5a8>
 8001d8a:	46a4      	mov	ip, r4
 8001d8c:	e11a      	b.n	8001fc4 <__aeabi_dsub+0x430>
 8001d8e:	003a      	movs	r2, r7
 8001d90:	4302      	orrs	r2, r0
 8001d92:	d100      	bne.n	8001d96 <__aeabi_dsub+0x202>
 8001d94:	e0e4      	b.n	8001f60 <__aeabi_dsub+0x3cc>
 8001d96:	0022      	movs	r2, r4
 8001d98:	3a01      	subs	r2, #1
 8001d9a:	2c01      	cmp	r4, #1
 8001d9c:	d100      	bne.n	8001da0 <__aeabi_dsub+0x20c>
 8001d9e:	e1c3      	b.n	8002128 <__aeabi_dsub+0x594>
 8001da0:	4956      	ldr	r1, [pc, #344]	; (8001efc <__aeabi_dsub+0x368>)
 8001da2:	428c      	cmp	r4, r1
 8001da4:	d100      	bne.n	8001da8 <__aeabi_dsub+0x214>
 8001da6:	e0b1      	b.n	8001f0c <__aeabi_dsub+0x378>
 8001da8:	4694      	mov	ip, r2
 8001daa:	e72b      	b.n	8001c04 <__aeabi_dsub+0x70>
 8001dac:	2401      	movs	r4, #1
 8001dae:	4061      	eors	r1, r4
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d000      	beq.n	8001db8 <__aeabi_dsub+0x224>
 8001db6:	e716      	b.n	8001be6 <__aeabi_dsub+0x52>
 8001db8:	4952      	ldr	r1, [pc, #328]	; (8001f04 <__aeabi_dsub+0x370>)
 8001dba:	468c      	mov	ip, r1
 8001dbc:	44b4      	add	ip, r6
 8001dbe:	4664      	mov	r4, ip
 8001dc0:	2c00      	cmp	r4, #0
 8001dc2:	d100      	bne.n	8001dc6 <__aeabi_dsub+0x232>
 8001dc4:	e0d3      	b.n	8001f6e <__aeabi_dsub+0x3da>
 8001dc6:	1b91      	subs	r1, r2, r6
 8001dc8:	468c      	mov	ip, r1
 8001dca:	2e00      	cmp	r6, #0
 8001dcc:	d100      	bne.n	8001dd0 <__aeabi_dsub+0x23c>
 8001dce:	e15e      	b.n	800208e <__aeabi_dsub+0x4fa>
 8001dd0:	494a      	ldr	r1, [pc, #296]	; (8001efc <__aeabi_dsub+0x368>)
 8001dd2:	428a      	cmp	r2, r1
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_dsub+0x244>
 8001dd6:	e1be      	b.n	8002156 <__aeabi_dsub+0x5c2>
 8001dd8:	2180      	movs	r1, #128	; 0x80
 8001dda:	464c      	mov	r4, r9
 8001ddc:	0409      	lsls	r1, r1, #16
 8001dde:	430c      	orrs	r4, r1
 8001de0:	46a1      	mov	r9, r4
 8001de2:	4661      	mov	r1, ip
 8001de4:	2938      	cmp	r1, #56	; 0x38
 8001de6:	dd00      	ble.n	8001dea <__aeabi_dsub+0x256>
 8001de8:	e1ba      	b.n	8002160 <__aeabi_dsub+0x5cc>
 8001dea:	291f      	cmp	r1, #31
 8001dec:	dd00      	ble.n	8001df0 <__aeabi_dsub+0x25c>
 8001dee:	e227      	b.n	8002240 <__aeabi_dsub+0x6ac>
 8001df0:	2420      	movs	r4, #32
 8001df2:	1a64      	subs	r4, r4, r1
 8001df4:	4649      	mov	r1, r9
 8001df6:	40a1      	lsls	r1, r4
 8001df8:	001e      	movs	r6, r3
 8001dfa:	4688      	mov	r8, r1
 8001dfc:	4661      	mov	r1, ip
 8001dfe:	40a3      	lsls	r3, r4
 8001e00:	40ce      	lsrs	r6, r1
 8001e02:	4641      	mov	r1, r8
 8001e04:	1e5c      	subs	r4, r3, #1
 8001e06:	41a3      	sbcs	r3, r4
 8001e08:	4331      	orrs	r1, r6
 8001e0a:	4319      	orrs	r1, r3
 8001e0c:	000c      	movs	r4, r1
 8001e0e:	4663      	mov	r3, ip
 8001e10:	4649      	mov	r1, r9
 8001e12:	40d9      	lsrs	r1, r3
 8001e14:	187f      	adds	r7, r7, r1
 8001e16:	1824      	adds	r4, r4, r0
 8001e18:	4284      	cmp	r4, r0
 8001e1a:	419b      	sbcs	r3, r3
 8001e1c:	425b      	negs	r3, r3
 8001e1e:	469a      	mov	sl, r3
 8001e20:	0016      	movs	r6, r2
 8001e22:	44ba      	add	sl, r7
 8001e24:	e05d      	b.n	8001ee2 <__aeabi_dsub+0x34e>
 8001e26:	4c38      	ldr	r4, [pc, #224]	; (8001f08 <__aeabi_dsub+0x374>)
 8001e28:	1c72      	adds	r2, r6, #1
 8001e2a:	4222      	tst	r2, r4
 8001e2c:	d000      	beq.n	8001e30 <__aeabi_dsub+0x29c>
 8001e2e:	e0df      	b.n	8001ff0 <__aeabi_dsub+0x45c>
 8001e30:	464a      	mov	r2, r9
 8001e32:	431a      	orrs	r2, r3
 8001e34:	2e00      	cmp	r6, #0
 8001e36:	d000      	beq.n	8001e3a <__aeabi_dsub+0x2a6>
 8001e38:	e15c      	b.n	80020f4 <__aeabi_dsub+0x560>
 8001e3a:	2a00      	cmp	r2, #0
 8001e3c:	d100      	bne.n	8001e40 <__aeabi_dsub+0x2ac>
 8001e3e:	e1cf      	b.n	80021e0 <__aeabi_dsub+0x64c>
 8001e40:	003a      	movs	r2, r7
 8001e42:	4302      	orrs	r2, r0
 8001e44:	d100      	bne.n	8001e48 <__aeabi_dsub+0x2b4>
 8001e46:	e17f      	b.n	8002148 <__aeabi_dsub+0x5b4>
 8001e48:	1a1c      	subs	r4, r3, r0
 8001e4a:	464a      	mov	r2, r9
 8001e4c:	42a3      	cmp	r3, r4
 8001e4e:	4189      	sbcs	r1, r1
 8001e50:	1bd2      	subs	r2, r2, r7
 8001e52:	4249      	negs	r1, r1
 8001e54:	1a52      	subs	r2, r2, r1
 8001e56:	4692      	mov	sl, r2
 8001e58:	0212      	lsls	r2, r2, #8
 8001e5a:	d400      	bmi.n	8001e5e <__aeabi_dsub+0x2ca>
 8001e5c:	e20a      	b.n	8002274 <__aeabi_dsub+0x6e0>
 8001e5e:	1ac4      	subs	r4, r0, r3
 8001e60:	42a0      	cmp	r0, r4
 8001e62:	4180      	sbcs	r0, r0
 8001e64:	464b      	mov	r3, r9
 8001e66:	4240      	negs	r0, r0
 8001e68:	1aff      	subs	r7, r7, r3
 8001e6a:	1a3b      	subs	r3, r7, r0
 8001e6c:	469a      	mov	sl, r3
 8001e6e:	465d      	mov	r5, fp
 8001e70:	e71a      	b.n	8001ca8 <__aeabi_dsub+0x114>
 8001e72:	003a      	movs	r2, r7
 8001e74:	4302      	orrs	r2, r0
 8001e76:	d073      	beq.n	8001f60 <__aeabi_dsub+0x3cc>
 8001e78:	0022      	movs	r2, r4
 8001e7a:	3a01      	subs	r2, #1
 8001e7c:	2c01      	cmp	r4, #1
 8001e7e:	d100      	bne.n	8001e82 <__aeabi_dsub+0x2ee>
 8001e80:	e0cb      	b.n	800201a <__aeabi_dsub+0x486>
 8001e82:	4554      	cmp	r4, sl
 8001e84:	d042      	beq.n	8001f0c <__aeabi_dsub+0x378>
 8001e86:	4694      	mov	ip, r2
 8001e88:	e748      	b.n	8001d1c <__aeabi_dsub+0x188>
 8001e8a:	0010      	movs	r0, r2
 8001e8c:	3b1f      	subs	r3, #31
 8001e8e:	40d8      	lsrs	r0, r3
 8001e90:	2920      	cmp	r1, #32
 8001e92:	d003      	beq.n	8001e9c <__aeabi_dsub+0x308>
 8001e94:	2340      	movs	r3, #64	; 0x40
 8001e96:	1a5b      	subs	r3, r3, r1
 8001e98:	409a      	lsls	r2, r3
 8001e9a:	4314      	orrs	r4, r2
 8001e9c:	1e63      	subs	r3, r4, #1
 8001e9e:	419c      	sbcs	r4, r3
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	2600      	movs	r6, #0
 8001ea4:	469a      	mov	sl, r3
 8001ea6:	4304      	orrs	r4, r0
 8001ea8:	0763      	lsls	r3, r4, #29
 8001eaa:	d000      	beq.n	8001eae <__aeabi_dsub+0x31a>
 8001eac:	e6fe      	b.n	8001cac <__aeabi_dsub+0x118>
 8001eae:	4652      	mov	r2, sl
 8001eb0:	08e3      	lsrs	r3, r4, #3
 8001eb2:	0752      	lsls	r2, r2, #29
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	4652      	mov	r2, sl
 8001eb8:	46b4      	mov	ip, r6
 8001eba:	08d2      	lsrs	r2, r2, #3
 8001ebc:	490f      	ldr	r1, [pc, #60]	; (8001efc <__aeabi_dsub+0x368>)
 8001ebe:	458c      	cmp	ip, r1
 8001ec0:	d02a      	beq.n	8001f18 <__aeabi_dsub+0x384>
 8001ec2:	0312      	lsls	r2, r2, #12
 8001ec4:	0b14      	lsrs	r4, r2, #12
 8001ec6:	4662      	mov	r2, ip
 8001ec8:	0552      	lsls	r2, r2, #21
 8001eca:	0d52      	lsrs	r2, r2, #21
 8001ecc:	e70c      	b.n	8001ce8 <__aeabi_dsub+0x154>
 8001ece:	003c      	movs	r4, r7
 8001ed0:	4304      	orrs	r4, r0
 8001ed2:	1e62      	subs	r2, r4, #1
 8001ed4:	4194      	sbcs	r4, r2
 8001ed6:	18e4      	adds	r4, r4, r3
 8001ed8:	429c      	cmp	r4, r3
 8001eda:	4192      	sbcs	r2, r2
 8001edc:	4252      	negs	r2, r2
 8001ede:	444a      	add	r2, r9
 8001ee0:	4692      	mov	sl, r2
 8001ee2:	4653      	mov	r3, sl
 8001ee4:	021b      	lsls	r3, r3, #8
 8001ee6:	d5df      	bpl.n	8001ea8 <__aeabi_dsub+0x314>
 8001ee8:	4b04      	ldr	r3, [pc, #16]	; (8001efc <__aeabi_dsub+0x368>)
 8001eea:	3601      	adds	r6, #1
 8001eec:	429e      	cmp	r6, r3
 8001eee:	d000      	beq.n	8001ef2 <__aeabi_dsub+0x35e>
 8001ef0:	e0a0      	b.n	8002034 <__aeabi_dsub+0x4a0>
 8001ef2:	0032      	movs	r2, r6
 8001ef4:	2400      	movs	r4, #0
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	e6f6      	b.n	8001ce8 <__aeabi_dsub+0x154>
 8001efa:	46c0      	nop			; (mov r8, r8)
 8001efc:	000007ff 	.word	0x000007ff
 8001f00:	ff7fffff 	.word	0xff7fffff
 8001f04:	fffff801 	.word	0xfffff801
 8001f08:	000007fe 	.word	0x000007fe
 8001f0c:	08db      	lsrs	r3, r3, #3
 8001f0e:	464a      	mov	r2, r9
 8001f10:	0752      	lsls	r2, r2, #29
 8001f12:	4313      	orrs	r3, r2
 8001f14:	464a      	mov	r2, r9
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	0019      	movs	r1, r3
 8001f1a:	4311      	orrs	r1, r2
 8001f1c:	d100      	bne.n	8001f20 <__aeabi_dsub+0x38c>
 8001f1e:	e1b5      	b.n	800228c <__aeabi_dsub+0x6f8>
 8001f20:	2480      	movs	r4, #128	; 0x80
 8001f22:	0324      	lsls	r4, r4, #12
 8001f24:	4314      	orrs	r4, r2
 8001f26:	0324      	lsls	r4, r4, #12
 8001f28:	4ad5      	ldr	r2, [pc, #852]	; (8002280 <__aeabi_dsub+0x6ec>)
 8001f2a:	0b24      	lsrs	r4, r4, #12
 8001f2c:	e6dc      	b.n	8001ce8 <__aeabi_dsub+0x154>
 8001f2e:	0020      	movs	r0, r4
 8001f30:	f000 fae2 	bl	80024f8 <__clzsi2>
 8001f34:	0003      	movs	r3, r0
 8001f36:	3318      	adds	r3, #24
 8001f38:	2b1f      	cmp	r3, #31
 8001f3a:	dc00      	bgt.n	8001f3e <__aeabi_dsub+0x3aa>
 8001f3c:	e695      	b.n	8001c6a <__aeabi_dsub+0xd6>
 8001f3e:	0022      	movs	r2, r4
 8001f40:	3808      	subs	r0, #8
 8001f42:	4082      	lsls	r2, r0
 8001f44:	2400      	movs	r4, #0
 8001f46:	429e      	cmp	r6, r3
 8001f48:	dc00      	bgt.n	8001f4c <__aeabi_dsub+0x3b8>
 8001f4a:	e69a      	b.n	8001c82 <__aeabi_dsub+0xee>
 8001f4c:	1af6      	subs	r6, r6, r3
 8001f4e:	4bcd      	ldr	r3, [pc, #820]	; (8002284 <__aeabi_dsub+0x6f0>)
 8001f50:	401a      	ands	r2, r3
 8001f52:	4692      	mov	sl, r2
 8001f54:	e6a8      	b.n	8001ca8 <__aeabi_dsub+0x114>
 8001f56:	003c      	movs	r4, r7
 8001f58:	4304      	orrs	r4, r0
 8001f5a:	1e62      	subs	r2, r4, #1
 8001f5c:	4194      	sbcs	r4, r2
 8001f5e:	e66c      	b.n	8001c3a <__aeabi_dsub+0xa6>
 8001f60:	464a      	mov	r2, r9
 8001f62:	08db      	lsrs	r3, r3, #3
 8001f64:	0752      	lsls	r2, r2, #29
 8001f66:	4313      	orrs	r3, r2
 8001f68:	464a      	mov	r2, r9
 8001f6a:	08d2      	lsrs	r2, r2, #3
 8001f6c:	e7a6      	b.n	8001ebc <__aeabi_dsub+0x328>
 8001f6e:	4cc6      	ldr	r4, [pc, #792]	; (8002288 <__aeabi_dsub+0x6f4>)
 8001f70:	1c72      	adds	r2, r6, #1
 8001f72:	4222      	tst	r2, r4
 8001f74:	d000      	beq.n	8001f78 <__aeabi_dsub+0x3e4>
 8001f76:	e0ac      	b.n	80020d2 <__aeabi_dsub+0x53e>
 8001f78:	464a      	mov	r2, r9
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	2e00      	cmp	r6, #0
 8001f7e:	d000      	beq.n	8001f82 <__aeabi_dsub+0x3ee>
 8001f80:	e105      	b.n	800218e <__aeabi_dsub+0x5fa>
 8001f82:	2a00      	cmp	r2, #0
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dsub+0x3f4>
 8001f86:	e156      	b.n	8002236 <__aeabi_dsub+0x6a2>
 8001f88:	003a      	movs	r2, r7
 8001f8a:	4302      	orrs	r2, r0
 8001f8c:	d100      	bne.n	8001f90 <__aeabi_dsub+0x3fc>
 8001f8e:	e0db      	b.n	8002148 <__aeabi_dsub+0x5b4>
 8001f90:	181c      	adds	r4, r3, r0
 8001f92:	429c      	cmp	r4, r3
 8001f94:	419b      	sbcs	r3, r3
 8001f96:	444f      	add	r7, r9
 8001f98:	46ba      	mov	sl, r7
 8001f9a:	425b      	negs	r3, r3
 8001f9c:	449a      	add	sl, r3
 8001f9e:	4653      	mov	r3, sl
 8001fa0:	021b      	lsls	r3, r3, #8
 8001fa2:	d400      	bmi.n	8001fa6 <__aeabi_dsub+0x412>
 8001fa4:	e780      	b.n	8001ea8 <__aeabi_dsub+0x314>
 8001fa6:	4652      	mov	r2, sl
 8001fa8:	4bb6      	ldr	r3, [pc, #728]	; (8002284 <__aeabi_dsub+0x6f0>)
 8001faa:	2601      	movs	r6, #1
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e77a      	b.n	8001ea8 <__aeabi_dsub+0x314>
 8001fb2:	4cb3      	ldr	r4, [pc, #716]	; (8002280 <__aeabi_dsub+0x6ec>)
 8001fb4:	42a2      	cmp	r2, r4
 8001fb6:	d100      	bne.n	8001fba <__aeabi_dsub+0x426>
 8001fb8:	e0c0      	b.n	800213c <__aeabi_dsub+0x5a8>
 8001fba:	2480      	movs	r4, #128	; 0x80
 8001fbc:	464d      	mov	r5, r9
 8001fbe:	0424      	lsls	r4, r4, #16
 8001fc0:	4325      	orrs	r5, r4
 8001fc2:	46a9      	mov	r9, r5
 8001fc4:	4664      	mov	r4, ip
 8001fc6:	2c38      	cmp	r4, #56	; 0x38
 8001fc8:	dc53      	bgt.n	8002072 <__aeabi_dsub+0x4de>
 8001fca:	4661      	mov	r1, ip
 8001fcc:	2c1f      	cmp	r4, #31
 8001fce:	dd00      	ble.n	8001fd2 <__aeabi_dsub+0x43e>
 8001fd0:	e0cd      	b.n	800216e <__aeabi_dsub+0x5da>
 8001fd2:	2520      	movs	r5, #32
 8001fd4:	001e      	movs	r6, r3
 8001fd6:	1b2d      	subs	r5, r5, r4
 8001fd8:	464c      	mov	r4, r9
 8001fda:	40ab      	lsls	r3, r5
 8001fdc:	40ac      	lsls	r4, r5
 8001fde:	40ce      	lsrs	r6, r1
 8001fe0:	1e5d      	subs	r5, r3, #1
 8001fe2:	41ab      	sbcs	r3, r5
 8001fe4:	4334      	orrs	r4, r6
 8001fe6:	4323      	orrs	r3, r4
 8001fe8:	464c      	mov	r4, r9
 8001fea:	40cc      	lsrs	r4, r1
 8001fec:	1b3f      	subs	r7, r7, r4
 8001fee:	e045      	b.n	800207c <__aeabi_dsub+0x4e8>
 8001ff0:	464a      	mov	r2, r9
 8001ff2:	1a1c      	subs	r4, r3, r0
 8001ff4:	1bd1      	subs	r1, r2, r7
 8001ff6:	42a3      	cmp	r3, r4
 8001ff8:	4192      	sbcs	r2, r2
 8001ffa:	4252      	negs	r2, r2
 8001ffc:	4692      	mov	sl, r2
 8001ffe:	000a      	movs	r2, r1
 8002000:	4651      	mov	r1, sl
 8002002:	1a52      	subs	r2, r2, r1
 8002004:	4692      	mov	sl, r2
 8002006:	0212      	lsls	r2, r2, #8
 8002008:	d500      	bpl.n	800200c <__aeabi_dsub+0x478>
 800200a:	e083      	b.n	8002114 <__aeabi_dsub+0x580>
 800200c:	4653      	mov	r3, sl
 800200e:	4323      	orrs	r3, r4
 8002010:	d000      	beq.n	8002014 <__aeabi_dsub+0x480>
 8002012:	e621      	b.n	8001c58 <__aeabi_dsub+0xc4>
 8002014:	2200      	movs	r2, #0
 8002016:	2500      	movs	r5, #0
 8002018:	e753      	b.n	8001ec2 <__aeabi_dsub+0x32e>
 800201a:	181c      	adds	r4, r3, r0
 800201c:	429c      	cmp	r4, r3
 800201e:	419b      	sbcs	r3, r3
 8002020:	444f      	add	r7, r9
 8002022:	46ba      	mov	sl, r7
 8002024:	425b      	negs	r3, r3
 8002026:	449a      	add	sl, r3
 8002028:	4653      	mov	r3, sl
 800202a:	2601      	movs	r6, #1
 800202c:	021b      	lsls	r3, r3, #8
 800202e:	d400      	bmi.n	8002032 <__aeabi_dsub+0x49e>
 8002030:	e73a      	b.n	8001ea8 <__aeabi_dsub+0x314>
 8002032:	2602      	movs	r6, #2
 8002034:	4652      	mov	r2, sl
 8002036:	4b93      	ldr	r3, [pc, #588]	; (8002284 <__aeabi_dsub+0x6f0>)
 8002038:	2101      	movs	r1, #1
 800203a:	401a      	ands	r2, r3
 800203c:	0013      	movs	r3, r2
 800203e:	4021      	ands	r1, r4
 8002040:	0862      	lsrs	r2, r4, #1
 8002042:	430a      	orrs	r2, r1
 8002044:	07dc      	lsls	r4, r3, #31
 8002046:	085b      	lsrs	r3, r3, #1
 8002048:	469a      	mov	sl, r3
 800204a:	4314      	orrs	r4, r2
 800204c:	e62c      	b.n	8001ca8 <__aeabi_dsub+0x114>
 800204e:	0039      	movs	r1, r7
 8002050:	3a20      	subs	r2, #32
 8002052:	40d1      	lsrs	r1, r2
 8002054:	4662      	mov	r2, ip
 8002056:	2a20      	cmp	r2, #32
 8002058:	d006      	beq.n	8002068 <__aeabi_dsub+0x4d4>
 800205a:	4664      	mov	r4, ip
 800205c:	2240      	movs	r2, #64	; 0x40
 800205e:	1b12      	subs	r2, r2, r4
 8002060:	003c      	movs	r4, r7
 8002062:	4094      	lsls	r4, r2
 8002064:	4304      	orrs	r4, r0
 8002066:	9401      	str	r4, [sp, #4]
 8002068:	9c01      	ldr	r4, [sp, #4]
 800206a:	1e62      	subs	r2, r4, #1
 800206c:	4194      	sbcs	r4, r2
 800206e:	430c      	orrs	r4, r1
 8002070:	e5e3      	b.n	8001c3a <__aeabi_dsub+0xa6>
 8002072:	4649      	mov	r1, r9
 8002074:	4319      	orrs	r1, r3
 8002076:	000b      	movs	r3, r1
 8002078:	1e5c      	subs	r4, r3, #1
 800207a:	41a3      	sbcs	r3, r4
 800207c:	1ac4      	subs	r4, r0, r3
 800207e:	42a0      	cmp	r0, r4
 8002080:	419b      	sbcs	r3, r3
 8002082:	425b      	negs	r3, r3
 8002084:	1afb      	subs	r3, r7, r3
 8002086:	469a      	mov	sl, r3
 8002088:	465d      	mov	r5, fp
 800208a:	0016      	movs	r6, r2
 800208c:	e5dc      	b.n	8001c48 <__aeabi_dsub+0xb4>
 800208e:	4649      	mov	r1, r9
 8002090:	4319      	orrs	r1, r3
 8002092:	d100      	bne.n	8002096 <__aeabi_dsub+0x502>
 8002094:	e0ae      	b.n	80021f4 <__aeabi_dsub+0x660>
 8002096:	4661      	mov	r1, ip
 8002098:	4664      	mov	r4, ip
 800209a:	3901      	subs	r1, #1
 800209c:	2c01      	cmp	r4, #1
 800209e:	d100      	bne.n	80020a2 <__aeabi_dsub+0x50e>
 80020a0:	e0e0      	b.n	8002264 <__aeabi_dsub+0x6d0>
 80020a2:	4c77      	ldr	r4, [pc, #476]	; (8002280 <__aeabi_dsub+0x6ec>)
 80020a4:	45a4      	cmp	ip, r4
 80020a6:	d056      	beq.n	8002156 <__aeabi_dsub+0x5c2>
 80020a8:	468c      	mov	ip, r1
 80020aa:	e69a      	b.n	8001de2 <__aeabi_dsub+0x24e>
 80020ac:	4661      	mov	r1, ip
 80020ae:	2220      	movs	r2, #32
 80020b0:	003c      	movs	r4, r7
 80020b2:	1a52      	subs	r2, r2, r1
 80020b4:	4094      	lsls	r4, r2
 80020b6:	0001      	movs	r1, r0
 80020b8:	4090      	lsls	r0, r2
 80020ba:	46a0      	mov	r8, r4
 80020bc:	4664      	mov	r4, ip
 80020be:	1e42      	subs	r2, r0, #1
 80020c0:	4190      	sbcs	r0, r2
 80020c2:	4662      	mov	r2, ip
 80020c4:	40e1      	lsrs	r1, r4
 80020c6:	4644      	mov	r4, r8
 80020c8:	40d7      	lsrs	r7, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	4304      	orrs	r4, r0
 80020ce:	44b9      	add	r9, r7
 80020d0:	e701      	b.n	8001ed6 <__aeabi_dsub+0x342>
 80020d2:	496b      	ldr	r1, [pc, #428]	; (8002280 <__aeabi_dsub+0x6ec>)
 80020d4:	428a      	cmp	r2, r1
 80020d6:	d100      	bne.n	80020da <__aeabi_dsub+0x546>
 80020d8:	e70c      	b.n	8001ef4 <__aeabi_dsub+0x360>
 80020da:	1818      	adds	r0, r3, r0
 80020dc:	4298      	cmp	r0, r3
 80020de:	419b      	sbcs	r3, r3
 80020e0:	444f      	add	r7, r9
 80020e2:	425b      	negs	r3, r3
 80020e4:	18fb      	adds	r3, r7, r3
 80020e6:	07dc      	lsls	r4, r3, #31
 80020e8:	0840      	lsrs	r0, r0, #1
 80020ea:	085b      	lsrs	r3, r3, #1
 80020ec:	469a      	mov	sl, r3
 80020ee:	0016      	movs	r6, r2
 80020f0:	4304      	orrs	r4, r0
 80020f2:	e6d9      	b.n	8001ea8 <__aeabi_dsub+0x314>
 80020f4:	2a00      	cmp	r2, #0
 80020f6:	d000      	beq.n	80020fa <__aeabi_dsub+0x566>
 80020f8:	e081      	b.n	80021fe <__aeabi_dsub+0x66a>
 80020fa:	003b      	movs	r3, r7
 80020fc:	4303      	orrs	r3, r0
 80020fe:	d11d      	bne.n	800213c <__aeabi_dsub+0x5a8>
 8002100:	2280      	movs	r2, #128	; 0x80
 8002102:	2500      	movs	r5, #0
 8002104:	0312      	lsls	r2, r2, #12
 8002106:	e70b      	b.n	8001f20 <__aeabi_dsub+0x38c>
 8002108:	08c0      	lsrs	r0, r0, #3
 800210a:	077b      	lsls	r3, r7, #29
 800210c:	465d      	mov	r5, fp
 800210e:	4303      	orrs	r3, r0
 8002110:	08fa      	lsrs	r2, r7, #3
 8002112:	e6d3      	b.n	8001ebc <__aeabi_dsub+0x328>
 8002114:	1ac4      	subs	r4, r0, r3
 8002116:	42a0      	cmp	r0, r4
 8002118:	4180      	sbcs	r0, r0
 800211a:	464b      	mov	r3, r9
 800211c:	4240      	negs	r0, r0
 800211e:	1aff      	subs	r7, r7, r3
 8002120:	1a3b      	subs	r3, r7, r0
 8002122:	469a      	mov	sl, r3
 8002124:	465d      	mov	r5, fp
 8002126:	e597      	b.n	8001c58 <__aeabi_dsub+0xc4>
 8002128:	1a1c      	subs	r4, r3, r0
 800212a:	464a      	mov	r2, r9
 800212c:	42a3      	cmp	r3, r4
 800212e:	419b      	sbcs	r3, r3
 8002130:	1bd7      	subs	r7, r2, r7
 8002132:	425b      	negs	r3, r3
 8002134:	1afb      	subs	r3, r7, r3
 8002136:	469a      	mov	sl, r3
 8002138:	2601      	movs	r6, #1
 800213a:	e585      	b.n	8001c48 <__aeabi_dsub+0xb4>
 800213c:	08c0      	lsrs	r0, r0, #3
 800213e:	077b      	lsls	r3, r7, #29
 8002140:	465d      	mov	r5, fp
 8002142:	4303      	orrs	r3, r0
 8002144:	08fa      	lsrs	r2, r7, #3
 8002146:	e6e7      	b.n	8001f18 <__aeabi_dsub+0x384>
 8002148:	464a      	mov	r2, r9
 800214a:	08db      	lsrs	r3, r3, #3
 800214c:	0752      	lsls	r2, r2, #29
 800214e:	4313      	orrs	r3, r2
 8002150:	464a      	mov	r2, r9
 8002152:	08d2      	lsrs	r2, r2, #3
 8002154:	e6b5      	b.n	8001ec2 <__aeabi_dsub+0x32e>
 8002156:	08c0      	lsrs	r0, r0, #3
 8002158:	077b      	lsls	r3, r7, #29
 800215a:	4303      	orrs	r3, r0
 800215c:	08fa      	lsrs	r2, r7, #3
 800215e:	e6db      	b.n	8001f18 <__aeabi_dsub+0x384>
 8002160:	4649      	mov	r1, r9
 8002162:	4319      	orrs	r1, r3
 8002164:	000b      	movs	r3, r1
 8002166:	1e59      	subs	r1, r3, #1
 8002168:	418b      	sbcs	r3, r1
 800216a:	001c      	movs	r4, r3
 800216c:	e653      	b.n	8001e16 <__aeabi_dsub+0x282>
 800216e:	464d      	mov	r5, r9
 8002170:	3c20      	subs	r4, #32
 8002172:	40e5      	lsrs	r5, r4
 8002174:	2920      	cmp	r1, #32
 8002176:	d005      	beq.n	8002184 <__aeabi_dsub+0x5f0>
 8002178:	2440      	movs	r4, #64	; 0x40
 800217a:	1a64      	subs	r4, r4, r1
 800217c:	4649      	mov	r1, r9
 800217e:	40a1      	lsls	r1, r4
 8002180:	430b      	orrs	r3, r1
 8002182:	4698      	mov	r8, r3
 8002184:	4643      	mov	r3, r8
 8002186:	1e5c      	subs	r4, r3, #1
 8002188:	41a3      	sbcs	r3, r4
 800218a:	432b      	orrs	r3, r5
 800218c:	e776      	b.n	800207c <__aeabi_dsub+0x4e8>
 800218e:	2a00      	cmp	r2, #0
 8002190:	d0e1      	beq.n	8002156 <__aeabi_dsub+0x5c2>
 8002192:	003a      	movs	r2, r7
 8002194:	08db      	lsrs	r3, r3, #3
 8002196:	4302      	orrs	r2, r0
 8002198:	d100      	bne.n	800219c <__aeabi_dsub+0x608>
 800219a:	e6b8      	b.n	8001f0e <__aeabi_dsub+0x37a>
 800219c:	464a      	mov	r2, r9
 800219e:	0752      	lsls	r2, r2, #29
 80021a0:	2480      	movs	r4, #128	; 0x80
 80021a2:	4313      	orrs	r3, r2
 80021a4:	464a      	mov	r2, r9
 80021a6:	0324      	lsls	r4, r4, #12
 80021a8:	08d2      	lsrs	r2, r2, #3
 80021aa:	4222      	tst	r2, r4
 80021ac:	d007      	beq.n	80021be <__aeabi_dsub+0x62a>
 80021ae:	08fe      	lsrs	r6, r7, #3
 80021b0:	4226      	tst	r6, r4
 80021b2:	d104      	bne.n	80021be <__aeabi_dsub+0x62a>
 80021b4:	465d      	mov	r5, fp
 80021b6:	0032      	movs	r2, r6
 80021b8:	08c3      	lsrs	r3, r0, #3
 80021ba:	077f      	lsls	r7, r7, #29
 80021bc:	433b      	orrs	r3, r7
 80021be:	0f59      	lsrs	r1, r3, #29
 80021c0:	00db      	lsls	r3, r3, #3
 80021c2:	0749      	lsls	r1, r1, #29
 80021c4:	08db      	lsrs	r3, r3, #3
 80021c6:	430b      	orrs	r3, r1
 80021c8:	e6a6      	b.n	8001f18 <__aeabi_dsub+0x384>
 80021ca:	1ac4      	subs	r4, r0, r3
 80021cc:	42a0      	cmp	r0, r4
 80021ce:	4180      	sbcs	r0, r0
 80021d0:	464b      	mov	r3, r9
 80021d2:	4240      	negs	r0, r0
 80021d4:	1aff      	subs	r7, r7, r3
 80021d6:	1a3b      	subs	r3, r7, r0
 80021d8:	469a      	mov	sl, r3
 80021da:	465d      	mov	r5, fp
 80021dc:	2601      	movs	r6, #1
 80021de:	e533      	b.n	8001c48 <__aeabi_dsub+0xb4>
 80021e0:	003b      	movs	r3, r7
 80021e2:	4303      	orrs	r3, r0
 80021e4:	d100      	bne.n	80021e8 <__aeabi_dsub+0x654>
 80021e6:	e715      	b.n	8002014 <__aeabi_dsub+0x480>
 80021e8:	08c0      	lsrs	r0, r0, #3
 80021ea:	077b      	lsls	r3, r7, #29
 80021ec:	465d      	mov	r5, fp
 80021ee:	4303      	orrs	r3, r0
 80021f0:	08fa      	lsrs	r2, r7, #3
 80021f2:	e666      	b.n	8001ec2 <__aeabi_dsub+0x32e>
 80021f4:	08c0      	lsrs	r0, r0, #3
 80021f6:	077b      	lsls	r3, r7, #29
 80021f8:	4303      	orrs	r3, r0
 80021fa:	08fa      	lsrs	r2, r7, #3
 80021fc:	e65e      	b.n	8001ebc <__aeabi_dsub+0x328>
 80021fe:	003a      	movs	r2, r7
 8002200:	08db      	lsrs	r3, r3, #3
 8002202:	4302      	orrs	r2, r0
 8002204:	d100      	bne.n	8002208 <__aeabi_dsub+0x674>
 8002206:	e682      	b.n	8001f0e <__aeabi_dsub+0x37a>
 8002208:	464a      	mov	r2, r9
 800220a:	0752      	lsls	r2, r2, #29
 800220c:	2480      	movs	r4, #128	; 0x80
 800220e:	4313      	orrs	r3, r2
 8002210:	464a      	mov	r2, r9
 8002212:	0324      	lsls	r4, r4, #12
 8002214:	08d2      	lsrs	r2, r2, #3
 8002216:	4222      	tst	r2, r4
 8002218:	d007      	beq.n	800222a <__aeabi_dsub+0x696>
 800221a:	08fe      	lsrs	r6, r7, #3
 800221c:	4226      	tst	r6, r4
 800221e:	d104      	bne.n	800222a <__aeabi_dsub+0x696>
 8002220:	465d      	mov	r5, fp
 8002222:	0032      	movs	r2, r6
 8002224:	08c3      	lsrs	r3, r0, #3
 8002226:	077f      	lsls	r7, r7, #29
 8002228:	433b      	orrs	r3, r7
 800222a:	0f59      	lsrs	r1, r3, #29
 800222c:	00db      	lsls	r3, r3, #3
 800222e:	08db      	lsrs	r3, r3, #3
 8002230:	0749      	lsls	r1, r1, #29
 8002232:	430b      	orrs	r3, r1
 8002234:	e670      	b.n	8001f18 <__aeabi_dsub+0x384>
 8002236:	08c0      	lsrs	r0, r0, #3
 8002238:	077b      	lsls	r3, r7, #29
 800223a:	4303      	orrs	r3, r0
 800223c:	08fa      	lsrs	r2, r7, #3
 800223e:	e640      	b.n	8001ec2 <__aeabi_dsub+0x32e>
 8002240:	464c      	mov	r4, r9
 8002242:	3920      	subs	r1, #32
 8002244:	40cc      	lsrs	r4, r1
 8002246:	4661      	mov	r1, ip
 8002248:	2920      	cmp	r1, #32
 800224a:	d006      	beq.n	800225a <__aeabi_dsub+0x6c6>
 800224c:	4666      	mov	r6, ip
 800224e:	2140      	movs	r1, #64	; 0x40
 8002250:	1b89      	subs	r1, r1, r6
 8002252:	464e      	mov	r6, r9
 8002254:	408e      	lsls	r6, r1
 8002256:	4333      	orrs	r3, r6
 8002258:	4698      	mov	r8, r3
 800225a:	4643      	mov	r3, r8
 800225c:	1e59      	subs	r1, r3, #1
 800225e:	418b      	sbcs	r3, r1
 8002260:	431c      	orrs	r4, r3
 8002262:	e5d8      	b.n	8001e16 <__aeabi_dsub+0x282>
 8002264:	181c      	adds	r4, r3, r0
 8002266:	4284      	cmp	r4, r0
 8002268:	4180      	sbcs	r0, r0
 800226a:	444f      	add	r7, r9
 800226c:	46ba      	mov	sl, r7
 800226e:	4240      	negs	r0, r0
 8002270:	4482      	add	sl, r0
 8002272:	e6d9      	b.n	8002028 <__aeabi_dsub+0x494>
 8002274:	4653      	mov	r3, sl
 8002276:	4323      	orrs	r3, r4
 8002278:	d100      	bne.n	800227c <__aeabi_dsub+0x6e8>
 800227a:	e6cb      	b.n	8002014 <__aeabi_dsub+0x480>
 800227c:	e614      	b.n	8001ea8 <__aeabi_dsub+0x314>
 800227e:	46c0      	nop			; (mov r8, r8)
 8002280:	000007ff 	.word	0x000007ff
 8002284:	ff7fffff 	.word	0xff7fffff
 8002288:	000007fe 	.word	0x000007fe
 800228c:	2300      	movs	r3, #0
 800228e:	4a01      	ldr	r2, [pc, #4]	; (8002294 <__aeabi_dsub+0x700>)
 8002290:	001c      	movs	r4, r3
 8002292:	e529      	b.n	8001ce8 <__aeabi_dsub+0x154>
 8002294:	000007ff 	.word	0x000007ff

08002298 <__aeabi_dcmpun>:
 8002298:	b570      	push	{r4, r5, r6, lr}
 800229a:	0005      	movs	r5, r0
 800229c:	480c      	ldr	r0, [pc, #48]	; (80022d0 <__aeabi_dcmpun+0x38>)
 800229e:	031c      	lsls	r4, r3, #12
 80022a0:	0016      	movs	r6, r2
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	030a      	lsls	r2, r1, #12
 80022a6:	0049      	lsls	r1, r1, #1
 80022a8:	0b12      	lsrs	r2, r2, #12
 80022aa:	0d49      	lsrs	r1, r1, #21
 80022ac:	0b24      	lsrs	r4, r4, #12
 80022ae:	0d5b      	lsrs	r3, r3, #21
 80022b0:	4281      	cmp	r1, r0
 80022b2:	d008      	beq.n	80022c6 <__aeabi_dcmpun+0x2e>
 80022b4:	4a06      	ldr	r2, [pc, #24]	; (80022d0 <__aeabi_dcmpun+0x38>)
 80022b6:	2000      	movs	r0, #0
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d103      	bne.n	80022c4 <__aeabi_dcmpun+0x2c>
 80022bc:	0020      	movs	r0, r4
 80022be:	4330      	orrs	r0, r6
 80022c0:	1e43      	subs	r3, r0, #1
 80022c2:	4198      	sbcs	r0, r3
 80022c4:	bd70      	pop	{r4, r5, r6, pc}
 80022c6:	2001      	movs	r0, #1
 80022c8:	432a      	orrs	r2, r5
 80022ca:	d1fb      	bne.n	80022c4 <__aeabi_dcmpun+0x2c>
 80022cc:	e7f2      	b.n	80022b4 <__aeabi_dcmpun+0x1c>
 80022ce:	46c0      	nop			; (mov r8, r8)
 80022d0:	000007ff 	.word	0x000007ff

080022d4 <__aeabi_d2iz>:
 80022d4:	000a      	movs	r2, r1
 80022d6:	b530      	push	{r4, r5, lr}
 80022d8:	4c13      	ldr	r4, [pc, #76]	; (8002328 <__aeabi_d2iz+0x54>)
 80022da:	0053      	lsls	r3, r2, #1
 80022dc:	0309      	lsls	r1, r1, #12
 80022de:	0005      	movs	r5, r0
 80022e0:	0b09      	lsrs	r1, r1, #12
 80022e2:	2000      	movs	r0, #0
 80022e4:	0d5b      	lsrs	r3, r3, #21
 80022e6:	0fd2      	lsrs	r2, r2, #31
 80022e8:	42a3      	cmp	r3, r4
 80022ea:	dd04      	ble.n	80022f6 <__aeabi_d2iz+0x22>
 80022ec:	480f      	ldr	r0, [pc, #60]	; (800232c <__aeabi_d2iz+0x58>)
 80022ee:	4283      	cmp	r3, r0
 80022f0:	dd02      	ble.n	80022f8 <__aeabi_d2iz+0x24>
 80022f2:	4b0f      	ldr	r3, [pc, #60]	; (8002330 <__aeabi_d2iz+0x5c>)
 80022f4:	18d0      	adds	r0, r2, r3
 80022f6:	bd30      	pop	{r4, r5, pc}
 80022f8:	2080      	movs	r0, #128	; 0x80
 80022fa:	0340      	lsls	r0, r0, #13
 80022fc:	4301      	orrs	r1, r0
 80022fe:	480d      	ldr	r0, [pc, #52]	; (8002334 <__aeabi_d2iz+0x60>)
 8002300:	1ac0      	subs	r0, r0, r3
 8002302:	281f      	cmp	r0, #31
 8002304:	dd08      	ble.n	8002318 <__aeabi_d2iz+0x44>
 8002306:	480c      	ldr	r0, [pc, #48]	; (8002338 <__aeabi_d2iz+0x64>)
 8002308:	1ac3      	subs	r3, r0, r3
 800230a:	40d9      	lsrs	r1, r3
 800230c:	000b      	movs	r3, r1
 800230e:	4258      	negs	r0, r3
 8002310:	2a00      	cmp	r2, #0
 8002312:	d1f0      	bne.n	80022f6 <__aeabi_d2iz+0x22>
 8002314:	0018      	movs	r0, r3
 8002316:	e7ee      	b.n	80022f6 <__aeabi_d2iz+0x22>
 8002318:	4c08      	ldr	r4, [pc, #32]	; (800233c <__aeabi_d2iz+0x68>)
 800231a:	40c5      	lsrs	r5, r0
 800231c:	46a4      	mov	ip, r4
 800231e:	4463      	add	r3, ip
 8002320:	4099      	lsls	r1, r3
 8002322:	000b      	movs	r3, r1
 8002324:	432b      	orrs	r3, r5
 8002326:	e7f2      	b.n	800230e <__aeabi_d2iz+0x3a>
 8002328:	000003fe 	.word	0x000003fe
 800232c:	0000041d 	.word	0x0000041d
 8002330:	7fffffff 	.word	0x7fffffff
 8002334:	00000433 	.word	0x00000433
 8002338:	00000413 	.word	0x00000413
 800233c:	fffffbed 	.word	0xfffffbed

08002340 <__aeabi_i2d>:
 8002340:	b570      	push	{r4, r5, r6, lr}
 8002342:	2800      	cmp	r0, #0
 8002344:	d016      	beq.n	8002374 <__aeabi_i2d+0x34>
 8002346:	17c3      	asrs	r3, r0, #31
 8002348:	18c5      	adds	r5, r0, r3
 800234a:	405d      	eors	r5, r3
 800234c:	0fc4      	lsrs	r4, r0, #31
 800234e:	0028      	movs	r0, r5
 8002350:	f000 f8d2 	bl	80024f8 <__clzsi2>
 8002354:	4b11      	ldr	r3, [pc, #68]	; (800239c <__aeabi_i2d+0x5c>)
 8002356:	1a1b      	subs	r3, r3, r0
 8002358:	280a      	cmp	r0, #10
 800235a:	dc16      	bgt.n	800238a <__aeabi_i2d+0x4a>
 800235c:	0002      	movs	r2, r0
 800235e:	002e      	movs	r6, r5
 8002360:	3215      	adds	r2, #21
 8002362:	4096      	lsls	r6, r2
 8002364:	220b      	movs	r2, #11
 8002366:	1a12      	subs	r2, r2, r0
 8002368:	40d5      	lsrs	r5, r2
 800236a:	055b      	lsls	r3, r3, #21
 800236c:	032d      	lsls	r5, r5, #12
 800236e:	0b2d      	lsrs	r5, r5, #12
 8002370:	0d5b      	lsrs	r3, r3, #21
 8002372:	e003      	b.n	800237c <__aeabi_i2d+0x3c>
 8002374:	2400      	movs	r4, #0
 8002376:	2300      	movs	r3, #0
 8002378:	2500      	movs	r5, #0
 800237a:	2600      	movs	r6, #0
 800237c:	051b      	lsls	r3, r3, #20
 800237e:	432b      	orrs	r3, r5
 8002380:	07e4      	lsls	r4, r4, #31
 8002382:	4323      	orrs	r3, r4
 8002384:	0030      	movs	r0, r6
 8002386:	0019      	movs	r1, r3
 8002388:	bd70      	pop	{r4, r5, r6, pc}
 800238a:	380b      	subs	r0, #11
 800238c:	4085      	lsls	r5, r0
 800238e:	055b      	lsls	r3, r3, #21
 8002390:	032d      	lsls	r5, r5, #12
 8002392:	2600      	movs	r6, #0
 8002394:	0b2d      	lsrs	r5, r5, #12
 8002396:	0d5b      	lsrs	r3, r3, #21
 8002398:	e7f0      	b.n	800237c <__aeabi_i2d+0x3c>
 800239a:	46c0      	nop			; (mov r8, r8)
 800239c:	0000041e 	.word	0x0000041e

080023a0 <__aeabi_ui2d>:
 80023a0:	b510      	push	{r4, lr}
 80023a2:	1e04      	subs	r4, r0, #0
 80023a4:	d010      	beq.n	80023c8 <__aeabi_ui2d+0x28>
 80023a6:	f000 f8a7 	bl	80024f8 <__clzsi2>
 80023aa:	4b0f      	ldr	r3, [pc, #60]	; (80023e8 <__aeabi_ui2d+0x48>)
 80023ac:	1a1b      	subs	r3, r3, r0
 80023ae:	280a      	cmp	r0, #10
 80023b0:	dc11      	bgt.n	80023d6 <__aeabi_ui2d+0x36>
 80023b2:	220b      	movs	r2, #11
 80023b4:	0021      	movs	r1, r4
 80023b6:	1a12      	subs	r2, r2, r0
 80023b8:	40d1      	lsrs	r1, r2
 80023ba:	3015      	adds	r0, #21
 80023bc:	030a      	lsls	r2, r1, #12
 80023be:	055b      	lsls	r3, r3, #21
 80023c0:	4084      	lsls	r4, r0
 80023c2:	0b12      	lsrs	r2, r2, #12
 80023c4:	0d5b      	lsrs	r3, r3, #21
 80023c6:	e001      	b.n	80023cc <__aeabi_ui2d+0x2c>
 80023c8:	2300      	movs	r3, #0
 80023ca:	2200      	movs	r2, #0
 80023cc:	051b      	lsls	r3, r3, #20
 80023ce:	4313      	orrs	r3, r2
 80023d0:	0020      	movs	r0, r4
 80023d2:	0019      	movs	r1, r3
 80023d4:	bd10      	pop	{r4, pc}
 80023d6:	0022      	movs	r2, r4
 80023d8:	380b      	subs	r0, #11
 80023da:	4082      	lsls	r2, r0
 80023dc:	055b      	lsls	r3, r3, #21
 80023de:	0312      	lsls	r2, r2, #12
 80023e0:	2400      	movs	r4, #0
 80023e2:	0b12      	lsrs	r2, r2, #12
 80023e4:	0d5b      	lsrs	r3, r3, #21
 80023e6:	e7f1      	b.n	80023cc <__aeabi_ui2d+0x2c>
 80023e8:	0000041e 	.word	0x0000041e

080023ec <__aeabi_d2f>:
 80023ec:	0002      	movs	r2, r0
 80023ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023f0:	004b      	lsls	r3, r1, #1
 80023f2:	030d      	lsls	r5, r1, #12
 80023f4:	0f40      	lsrs	r0, r0, #29
 80023f6:	0d5b      	lsrs	r3, r3, #21
 80023f8:	0fcc      	lsrs	r4, r1, #31
 80023fa:	0a6d      	lsrs	r5, r5, #9
 80023fc:	493a      	ldr	r1, [pc, #232]	; (80024e8 <__aeabi_d2f+0xfc>)
 80023fe:	4305      	orrs	r5, r0
 8002400:	1c58      	adds	r0, r3, #1
 8002402:	00d7      	lsls	r7, r2, #3
 8002404:	4208      	tst	r0, r1
 8002406:	d00a      	beq.n	800241e <__aeabi_d2f+0x32>
 8002408:	4938      	ldr	r1, [pc, #224]	; (80024ec <__aeabi_d2f+0x100>)
 800240a:	1859      	adds	r1, r3, r1
 800240c:	29fe      	cmp	r1, #254	; 0xfe
 800240e:	dd16      	ble.n	800243e <__aeabi_d2f+0x52>
 8002410:	20ff      	movs	r0, #255	; 0xff
 8002412:	2200      	movs	r2, #0
 8002414:	05c0      	lsls	r0, r0, #23
 8002416:	4310      	orrs	r0, r2
 8002418:	07e4      	lsls	r4, r4, #31
 800241a:	4320      	orrs	r0, r4
 800241c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800241e:	2b00      	cmp	r3, #0
 8002420:	d106      	bne.n	8002430 <__aeabi_d2f+0x44>
 8002422:	433d      	orrs	r5, r7
 8002424:	d026      	beq.n	8002474 <__aeabi_d2f+0x88>
 8002426:	2205      	movs	r2, #5
 8002428:	0192      	lsls	r2, r2, #6
 800242a:	0a52      	lsrs	r2, r2, #9
 800242c:	b2d8      	uxtb	r0, r3
 800242e:	e7f1      	b.n	8002414 <__aeabi_d2f+0x28>
 8002430:	432f      	orrs	r7, r5
 8002432:	d0ed      	beq.n	8002410 <__aeabi_d2f+0x24>
 8002434:	2280      	movs	r2, #128	; 0x80
 8002436:	03d2      	lsls	r2, r2, #15
 8002438:	20ff      	movs	r0, #255	; 0xff
 800243a:	432a      	orrs	r2, r5
 800243c:	e7ea      	b.n	8002414 <__aeabi_d2f+0x28>
 800243e:	2900      	cmp	r1, #0
 8002440:	dd1b      	ble.n	800247a <__aeabi_d2f+0x8e>
 8002442:	0192      	lsls	r2, r2, #6
 8002444:	1e50      	subs	r0, r2, #1
 8002446:	4182      	sbcs	r2, r0
 8002448:	00ed      	lsls	r5, r5, #3
 800244a:	0f7f      	lsrs	r7, r7, #29
 800244c:	432a      	orrs	r2, r5
 800244e:	433a      	orrs	r2, r7
 8002450:	0753      	lsls	r3, r2, #29
 8002452:	d047      	beq.n	80024e4 <__aeabi_d2f+0xf8>
 8002454:	230f      	movs	r3, #15
 8002456:	4013      	ands	r3, r2
 8002458:	2b04      	cmp	r3, #4
 800245a:	d000      	beq.n	800245e <__aeabi_d2f+0x72>
 800245c:	3204      	adds	r2, #4
 800245e:	2380      	movs	r3, #128	; 0x80
 8002460:	04db      	lsls	r3, r3, #19
 8002462:	4013      	ands	r3, r2
 8002464:	d03e      	beq.n	80024e4 <__aeabi_d2f+0xf8>
 8002466:	1c48      	adds	r0, r1, #1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	d0d1      	beq.n	8002410 <__aeabi_d2f+0x24>
 800246c:	0192      	lsls	r2, r2, #6
 800246e:	0a52      	lsrs	r2, r2, #9
 8002470:	b2c0      	uxtb	r0, r0
 8002472:	e7cf      	b.n	8002414 <__aeabi_d2f+0x28>
 8002474:	2000      	movs	r0, #0
 8002476:	2200      	movs	r2, #0
 8002478:	e7cc      	b.n	8002414 <__aeabi_d2f+0x28>
 800247a:	000a      	movs	r2, r1
 800247c:	3217      	adds	r2, #23
 800247e:	db2f      	blt.n	80024e0 <__aeabi_d2f+0xf4>
 8002480:	2680      	movs	r6, #128	; 0x80
 8002482:	0436      	lsls	r6, r6, #16
 8002484:	432e      	orrs	r6, r5
 8002486:	251e      	movs	r5, #30
 8002488:	1a6d      	subs	r5, r5, r1
 800248a:	2d1f      	cmp	r5, #31
 800248c:	dd11      	ble.n	80024b2 <__aeabi_d2f+0xc6>
 800248e:	2202      	movs	r2, #2
 8002490:	4252      	negs	r2, r2
 8002492:	1a52      	subs	r2, r2, r1
 8002494:	0031      	movs	r1, r6
 8002496:	40d1      	lsrs	r1, r2
 8002498:	2d20      	cmp	r5, #32
 800249a:	d004      	beq.n	80024a6 <__aeabi_d2f+0xba>
 800249c:	4a14      	ldr	r2, [pc, #80]	; (80024f0 <__aeabi_d2f+0x104>)
 800249e:	4694      	mov	ip, r2
 80024a0:	4463      	add	r3, ip
 80024a2:	409e      	lsls	r6, r3
 80024a4:	4337      	orrs	r7, r6
 80024a6:	003a      	movs	r2, r7
 80024a8:	1e53      	subs	r3, r2, #1
 80024aa:	419a      	sbcs	r2, r3
 80024ac:	430a      	orrs	r2, r1
 80024ae:	2100      	movs	r1, #0
 80024b0:	e7ce      	b.n	8002450 <__aeabi_d2f+0x64>
 80024b2:	4a10      	ldr	r2, [pc, #64]	; (80024f4 <__aeabi_d2f+0x108>)
 80024b4:	0038      	movs	r0, r7
 80024b6:	4694      	mov	ip, r2
 80024b8:	4463      	add	r3, ip
 80024ba:	4098      	lsls	r0, r3
 80024bc:	003a      	movs	r2, r7
 80024be:	1e41      	subs	r1, r0, #1
 80024c0:	4188      	sbcs	r0, r1
 80024c2:	409e      	lsls	r6, r3
 80024c4:	40ea      	lsrs	r2, r5
 80024c6:	4330      	orrs	r0, r6
 80024c8:	4302      	orrs	r2, r0
 80024ca:	2100      	movs	r1, #0
 80024cc:	0753      	lsls	r3, r2, #29
 80024ce:	d1c1      	bne.n	8002454 <__aeabi_d2f+0x68>
 80024d0:	2180      	movs	r1, #128	; 0x80
 80024d2:	0013      	movs	r3, r2
 80024d4:	04c9      	lsls	r1, r1, #19
 80024d6:	2001      	movs	r0, #1
 80024d8:	400b      	ands	r3, r1
 80024da:	420a      	tst	r2, r1
 80024dc:	d1c6      	bne.n	800246c <__aeabi_d2f+0x80>
 80024de:	e7a3      	b.n	8002428 <__aeabi_d2f+0x3c>
 80024e0:	2300      	movs	r3, #0
 80024e2:	e7a0      	b.n	8002426 <__aeabi_d2f+0x3a>
 80024e4:	000b      	movs	r3, r1
 80024e6:	e79f      	b.n	8002428 <__aeabi_d2f+0x3c>
 80024e8:	000007fe 	.word	0x000007fe
 80024ec:	fffffc80 	.word	0xfffffc80
 80024f0:	fffffca2 	.word	0xfffffca2
 80024f4:	fffffc82 	.word	0xfffffc82

080024f8 <__clzsi2>:
 80024f8:	211c      	movs	r1, #28
 80024fa:	2301      	movs	r3, #1
 80024fc:	041b      	lsls	r3, r3, #16
 80024fe:	4298      	cmp	r0, r3
 8002500:	d301      	bcc.n	8002506 <__clzsi2+0xe>
 8002502:	0c00      	lsrs	r0, r0, #16
 8002504:	3910      	subs	r1, #16
 8002506:	0a1b      	lsrs	r3, r3, #8
 8002508:	4298      	cmp	r0, r3
 800250a:	d301      	bcc.n	8002510 <__clzsi2+0x18>
 800250c:	0a00      	lsrs	r0, r0, #8
 800250e:	3908      	subs	r1, #8
 8002510:	091b      	lsrs	r3, r3, #4
 8002512:	4298      	cmp	r0, r3
 8002514:	d301      	bcc.n	800251a <__clzsi2+0x22>
 8002516:	0900      	lsrs	r0, r0, #4
 8002518:	3904      	subs	r1, #4
 800251a:	a202      	add	r2, pc, #8	; (adr r2, 8002524 <__clzsi2+0x2c>)
 800251c:	5c10      	ldrb	r0, [r2, r0]
 800251e:	1840      	adds	r0, r0, r1
 8002520:	4770      	bx	lr
 8002522:	46c0      	nop			; (mov r8, r8)
 8002524:	02020304 	.word	0x02020304
 8002528:	01010101 	.word	0x01010101
	...

08002534 <__clzdi2>:
 8002534:	b510      	push	{r4, lr}
 8002536:	2900      	cmp	r1, #0
 8002538:	d103      	bne.n	8002542 <__clzdi2+0xe>
 800253a:	f7ff ffdd 	bl	80024f8 <__clzsi2>
 800253e:	3020      	adds	r0, #32
 8002540:	e002      	b.n	8002548 <__clzdi2+0x14>
 8002542:	0008      	movs	r0, r1
 8002544:	f7ff ffd8 	bl	80024f8 <__clzsi2>
 8002548:	bd10      	pop	{r4, pc}
 800254a:	46c0      	nop			; (mov r8, r8)

0800254c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800254c:	b5b0      	push	{r4, r5, r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002552:	f000 fe75 	bl	8003240 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002556:	f000 f909 	bl	800276c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800255a:	f000 fa9d 	bl	8002a98 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800255e:	f000 fa19 	bl	8002994 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8002562:	f000 f9c9 	bl	80028f8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8002566:	f000 fa63 	bl	8002a30 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 800256a:	f000 f947 	bl	80027fc <MX_I2C1_Init>
  MX_TIM6_Init();
 800256e:	f000 f985 	bl	800287c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit ( &huart2 , (uint8_t*) hello , strlen (hello) , UART_TIMEOUT ) ;
 8002572:	4b69      	ldr	r3, [pc, #420]	; (8002718 <main+0x1cc>)
 8002574:	681c      	ldr	r4, [r3, #0]
 8002576:	4b68      	ldr	r3, [pc, #416]	; (8002718 <main+0x1cc>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	0018      	movs	r0, r3
 800257c:	f7fd fdc2 	bl	8000104 <strlen>
 8002580:	0003      	movs	r3, r0
 8002582:	b29a      	uxth	r2, r3
 8002584:	23fa      	movs	r3, #250	; 0xfa
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4864      	ldr	r0, [pc, #400]	; (800271c <main+0x1d0>)
 800258a:	0021      	movs	r1, r4
 800258c:	f002 fdd4 	bl	8005138 <HAL_UART_Transmit>
  __HAL_TIM_CLEAR_IT ( &htim6 , TIM_IT_UPDATE ) ;
 8002590:	4b63      	ldr	r3, [pc, #396]	; (8002720 <main+0x1d4>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2202      	movs	r2, #2
 8002596:	4252      	negs	r2, r2
 8002598:	611a      	str	r2, [r3, #16]
  my_astro_off () ;
 800259a:	f000 fb17 	bl	8002bcc <my_astro_off>
  astronode_send_mpn_rr () ;
  astronode_send_msn_rr () ;
  astronode_send_mgi_rr () ;
  my_astro_off () ;
  */
  my_lx6_on () ;
 800259e:	f000 fb27 	bl	8002bf0 <my_lx6_on>
  my_ldg_on () ;
 80025a2:	f000 fb07 	bl	8002bb4 <my_ldg_on>
  fix_quality = 0 ;
 80025a6:	4b5f      	ldr	r3, [pc, #380]	; (8002724 <main+0x1d8>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	701a      	strb	r2, [r3, #0]
  nmea_latitude[0] = 0 ;
 80025ac:	4b5e      	ldr	r3, [pc, #376]	; (8002728 <main+0x1dc>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	701a      	strb	r2, [r3, #0]
  nmea_longitude[0] = 0 ;
 80025b2:	4b5e      	ldr	r3, [pc, #376]	; (800272c <main+0x1e0>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	701a      	strb	r2, [r3, #0]
  received_nmea_rmc_flag = false ;
 80025b8:	4b5d      	ldr	r3, [pc, #372]	; (8002730 <main+0x1e4>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	701a      	strb	r2, [r3, #0]
  tim_seconds = 0 ;
 80025be:	4b5d      	ldr	r3, [pc, #372]	; (8002734 <main+0x1e8>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	801a      	strh	r2, [r3, #0]
  HAL_TIM_Base_Start_IT ( &htim6 ) ;
 80025c4:	4b56      	ldr	r3, [pc, #344]	; (8002720 <main+0x1d4>)
 80025c6:	0018      	movs	r0, r3
 80025c8:	f002 fa3e 	bl	8004a48 <HAL_TIM_Base_Start_IT>
  while ( tim_seconds < 1200 ) // 1200 = 10 min.
 80025cc:	e07d      	b.n	80026ca <main+0x17e>
  {
	  HAL_UART_Receive ( HUART_Lx6 , &rxd_byte , 1 , UART_TIMEOUT ) ;
 80025ce:	23fa      	movs	r3, #250	; 0xfa
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	4959      	ldr	r1, [pc, #356]	; (8002738 <main+0x1ec>)
 80025d4:	4859      	ldr	r0, [pc, #356]	; (800273c <main+0x1f0>)
 80025d6:	2201      	movs	r2, #1
 80025d8:	f002 fe4a 	bl	8005270 <HAL_UART_Receive>
	  //HAL_UART_Receive ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Receive nmea from DBG "sim_nmea_uart" python script
	  //HAL_UART_Transmit ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Transmit all nmea to DBG
	  if ( rxd_byte )
 80025dc:	4b56      	ldr	r3, [pc, #344]	; (8002738 <main+0x1ec>)
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d058      	beq.n	8002696 <main+0x14a>
	  {
		  //HAL_UART_Transmit ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Transmit all nmea to DBG
		  if ( my_nmea_message ( &rxd_byte , nmea_message , &i_nmea ) == 2 )
 80025e4:	4a56      	ldr	r2, [pc, #344]	; (8002740 <main+0x1f4>)
 80025e6:	4957      	ldr	r1, [pc, #348]	; (8002744 <main+0x1f8>)
 80025e8:	4b53      	ldr	r3, [pc, #332]	; (8002738 <main+0x1ec>)
 80025ea:	0018      	movs	r0, r3
 80025ec:	f003 fd1b 	bl	8006026 <my_nmea_message>
 80025f0:	0003      	movs	r3, r0
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d14f      	bne.n	8002696 <main+0x14a>
		  {
			  if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 80025f6:	4b53      	ldr	r3, [pc, #332]	; (8002744 <main+0x1f8>)
 80025f8:	0018      	movs	r0, r3
 80025fa:	f003 fdd4 	bl	80061a6 <is_my_nmea_checksum_ok>
 80025fe:	1e03      	subs	r3, r0, #0
 8002600:	d049      	beq.n	8002696 <main+0x14a>
			  {
				  if ( strstr ( (char*) nmea_message , nmea_rmc_label ) )
 8002602:	4b51      	ldr	r3, [pc, #324]	; (8002748 <main+0x1fc>)
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	4b4f      	ldr	r3, [pc, #316]	; (8002744 <main+0x1f8>)
 8002608:	0011      	movs	r1, r2
 800260a:	0018      	movs	r0, r3
 800260c:	f005 ff3f 	bl	800848e <strstr>
 8002610:	1e03      	subs	r3, r0, #0
 8002612:	d003      	beq.n	800261c <main+0xd0>
				  {
					  received_nmea_rmc_flag = true ;
 8002614:	4b46      	ldr	r3, [pc, #280]	; (8002730 <main+0x1e4>)
 8002616:	2201      	movs	r2, #1
 8002618:	701a      	strb	r2, [r3, #0]
					  __NOP();
 800261a:	46c0      	nop			; (mov r8, r8)
				  }
				  if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) )
 800261c:	4b4b      	ldr	r3, [pc, #300]	; (800274c <main+0x200>)
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	4b48      	ldr	r3, [pc, #288]	; (8002744 <main+0x1f8>)
 8002622:	0011      	movs	r1, r2
 8002624:	0018      	movs	r0, r3
 8002626:	f005 ff32 	bl	800848e <strstr>
 800262a:	1e03      	subs	r3, r0, #0
 800262c:	d024      	beq.n	8002678 <main+0x12c>
				  {
					  nmea_fixed_mode_s = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 800262e:	4b45      	ldr	r3, [pc, #276]	; (8002744 <main+0x1f8>)
 8002630:	0018      	movs	r0, r3
 8002632:	f003 fd64 	bl	80060fe <get_my_nmea_gngsa_fixed_mode_s>
 8002636:	0003      	movs	r3, r0
 8002638:	001a      	movs	r2, r3
 800263a:	4b45      	ldr	r3, [pc, #276]	; (8002750 <main+0x204>)
 800263c:	701a      	strb	r2, [r3, #0]
					  nmea_fixed_pdop_d = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 800263e:	4b41      	ldr	r3, [pc, #260]	; (8002744 <main+0x1f8>)
 8002640:	0018      	movs	r0, r3
 8002642:	f003 fd67 	bl	8006114 <get_my_nmea_gngsa_pdop_d>
 8002646:	0002      	movs	r2, r0
 8002648:	000b      	movs	r3, r1
 800264a:	4942      	ldr	r1, [pc, #264]	; (8002754 <main+0x208>)
 800264c:	600a      	str	r2, [r1, #0]
 800264e:	604b      	str	r3, [r1, #4]
					  if ( nmea_fixed_mode_s == NMEA_3D_FIX )
 8002650:	4b3f      	ldr	r3, [pc, #252]	; (8002750 <main+0x204>)
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	2b33      	cmp	r3, #51	; 0x33
 8002656:	d10f      	bne.n	8002678 <main+0x12c>
					  {
						  if ( nmea_fixed_pdop_d <= NMEA_PDOP_MIN_THS_D )
 8002658:	4b3e      	ldr	r3, [pc, #248]	; (8002754 <main+0x208>)
 800265a:	6818      	ldr	r0, [r3, #0]
 800265c:	6859      	ldr	r1, [r3, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	4b3d      	ldr	r3, [pc, #244]	; (8002758 <main+0x20c>)
 8002662:	f7fd ff01 	bl	8000468 <__aeabi_dcmple>
 8002666:	1e03      	subs	r3, r0, #0
 8002668:	d003      	beq.n	8002672 <main+0x126>
						  {
							  fix_quality = 2 ;
 800266a:	4b2e      	ldr	r3, [pc, #184]	; (8002724 <main+0x1d8>)
 800266c:	2202      	movs	r2, #2
 800266e:	701a      	strb	r2, [r3, #0]
 8002670:	e002      	b.n	8002678 <main+0x12c>
						  }
						  else
						  {
							  fix_quality = 1 ;
 8002672:	4b2c      	ldr	r3, [pc, #176]	; (8002724 <main+0x1d8>)
 8002674:	2201      	movs	r2, #1
 8002676:	701a      	strb	r2, [r3, #0]
						  }

					  }
				  }
				  if ( strstr ( (char*) nmea_message , nmea_gngll_label ) )
 8002678:	4b38      	ldr	r3, [pc, #224]	; (800275c <main+0x210>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	4b31      	ldr	r3, [pc, #196]	; (8002744 <main+0x1f8>)
 800267e:	0011      	movs	r1, r2
 8002680:	0018      	movs	r0, r3
 8002682:	f005 ff04 	bl	800848e <strstr>
 8002686:	1e03      	subs	r3, r0, #0
 8002688:	d005      	beq.n	8002696 <main+0x14a>
				  {
					  get_my_nmea_gngll_coordinates_s ( (char*) nmea_message , nmea_latitude , nmea_longitude ) ;
 800268a:	4a28      	ldr	r2, [pc, #160]	; (800272c <main+0x1e0>)
 800268c:	4926      	ldr	r1, [pc, #152]	; (8002728 <main+0x1dc>)
 800268e:	4b2d      	ldr	r3, [pc, #180]	; (8002744 <main+0x1f8>)
 8002690:	0018      	movs	r0, r3
 8002692:	f003 fe43 	bl	800631c <get_my_nmea_gngll_coordinates_s>
				  }
			  }
		  }
	  }
	  rxd_byte = 0 ;
 8002696:	4b28      	ldr	r3, [pc, #160]	; (8002738 <main+0x1ec>)
 8002698:	2200      	movs	r2, #0
 800269a:	701a      	strb	r2, [r3, #0]
	  if ( tim_seconds > 10 && !received_nmea_rmc_flag )
 800269c:	4b25      	ldr	r3, [pc, #148]	; (8002734 <main+0x1e8>)
 800269e:	881b      	ldrh	r3, [r3, #0]
 80026a0:	2b0a      	cmp	r3, #10
 80026a2:	d906      	bls.n	80026b2 <main+0x166>
 80026a4:	4b22      	ldr	r3, [pc, #136]	; (8002730 <main+0x1e4>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	2201      	movs	r2, #1
 80026aa:	4053      	eors	r3, r2
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d113      	bne.n	80026da <main+0x18e>
	  {
		  break ;
	  }
	  if ( fix_quality >= 2 && received_nmea_rmc_flag && nmea_latitude[0] != 0)
 80026b2:	4b1c      	ldr	r3, [pc, #112]	; (8002724 <main+0x1d8>)
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d907      	bls.n	80026ca <main+0x17e>
 80026ba:	4b1d      	ldr	r3, [pc, #116]	; (8002730 <main+0x1e4>)
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d003      	beq.n	80026ca <main+0x17e>
 80026c2:	4b19      	ldr	r3, [pc, #100]	; (8002728 <main+0x1dc>)
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d109      	bne.n	80026de <main+0x192>
  while ( tim_seconds < 1200 ) // 1200 = 10 min.
 80026ca:	4b1a      	ldr	r3, [pc, #104]	; (8002734 <main+0x1e8>)
 80026cc:	881a      	ldrh	r2, [r3, #0]
 80026ce:	2396      	movs	r3, #150	; 0x96
 80026d0:	00db      	lsls	r3, r3, #3
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d200      	bcs.n	80026d8 <main+0x18c>
 80026d6:	e77a      	b.n	80025ce <main+0x82>
 80026d8:	e002      	b.n	80026e0 <main+0x194>
		  break ;
 80026da:	46c0      	nop			; (mov r8, r8)
 80026dc:	e000      	b.n	80026e0 <main+0x194>
	  {
		  break ;
 80026de:	46c0      	nop			; (mov r8, r8)
	  }
  }
  HAL_TIM_Base_Stop_IT ( &htim6 ) ;
 80026e0:	4b0f      	ldr	r3, [pc, #60]	; (8002720 <main+0x1d4>)
 80026e2:	0018      	movs	r0, r3
 80026e4:	f002 fa0c 	bl	8004b00 <HAL_TIM_Base_Stop_IT>

  if ( fix_quality >= 1 )
 80026e8:	4b0e      	ldr	r3, [pc, #56]	; (8002724 <main+0x1d8>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d012      	beq.n	8002716 <main+0x1ca>
  {
	  sprintf ( payload , "%.1f,%s,%s,%d,%lu" , nmea_fixed_pdop_d , nmea_latitude , nmea_longitude , tim_seconds , agg_tim_seconds ) ;
 80026f0:	4b18      	ldr	r3, [pc, #96]	; (8002754 <main+0x208>)
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	490f      	ldr	r1, [pc, #60]	; (8002734 <main+0x1e8>)
 80026f8:	8809      	ldrh	r1, [r1, #0]
 80026fa:	000d      	movs	r5, r1
 80026fc:	4918      	ldr	r1, [pc, #96]	; (8002760 <main+0x214>)
 80026fe:	6809      	ldr	r1, [r1, #0]
 8002700:	4c18      	ldr	r4, [pc, #96]	; (8002764 <main+0x218>)
 8002702:	4819      	ldr	r0, [pc, #100]	; (8002768 <main+0x21c>)
 8002704:	9103      	str	r1, [sp, #12]
 8002706:	9502      	str	r5, [sp, #8]
 8002708:	4908      	ldr	r1, [pc, #32]	; (800272c <main+0x1e0>)
 800270a:	9101      	str	r1, [sp, #4]
 800270c:	4906      	ldr	r1, [pc, #24]	; (8002728 <main+0x1dc>)
 800270e:	9100      	str	r1, [sp, #0]
 8002710:	0021      	movs	r1, r4
 8002712:	f005 fdf9 	bl	8008308 <siprintf>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002716:	e7fe      	b.n	8002716 <main+0x1ca>
 8002718:	20000000 	.word	0x20000000
 800271c:	20000338 	.word	0x20000338
 8002720:	20000258 	.word	0x20000258
 8002724:	20000578 	.word	0x20000578
 8002728:	20000560 	.word	0x20000560
 800272c:	2000056c 	.word	0x2000056c
 8002730:	20000630 	.word	0x20000630
 8002734:	20000588 	.word	0x20000588
 8002738:	20000460 	.word	0x20000460
 800273c:	200003cc 	.word	0x200003cc
 8002740:	2000055e 	.word	0x2000055e
 8002744:	20000464 	.word	0x20000464
 8002748:	2000000c 	.word	0x2000000c
 800274c:	20000004 	.word	0x20000004
 8002750:	20000579 	.word	0x20000579
 8002754:	20000580 	.word	0x20000580
 8002758:	40140000 	.word	0x40140000
 800275c:	20000008 	.word	0x20000008
 8002760:	2000058c 	.word	0x2000058c
 8002764:	0800b888 	.word	0x0800b888
 8002768:	20000590 	.word	0x20000590

0800276c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800276c:	b590      	push	{r4, r7, lr}
 800276e:	b093      	sub	sp, #76	; 0x4c
 8002770:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002772:	2410      	movs	r4, #16
 8002774:	193b      	adds	r3, r7, r4
 8002776:	0018      	movs	r0, r3
 8002778:	2338      	movs	r3, #56	; 0x38
 800277a:	001a      	movs	r2, r3
 800277c:	2100      	movs	r1, #0
 800277e:	f005 fe59 	bl	8008434 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002782:	003b      	movs	r3, r7
 8002784:	0018      	movs	r0, r3
 8002786:	2310      	movs	r3, #16
 8002788:	001a      	movs	r2, r3
 800278a:	2100      	movs	r1, #0
 800278c:	f005 fe52 	bl	8008434 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002790:	2380      	movs	r3, #128	; 0x80
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	0018      	movs	r0, r3
 8002796:	f001 fa37 	bl	8003c08 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800279a:	193b      	adds	r3, r7, r4
 800279c:	2202      	movs	r2, #2
 800279e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80027a0:	193b      	adds	r3, r7, r4
 80027a2:	2280      	movs	r2, #128	; 0x80
 80027a4:	0052      	lsls	r2, r2, #1
 80027a6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80027a8:	193b      	adds	r3, r7, r4
 80027aa:	2200      	movs	r2, #0
 80027ac:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80027ae:	193b      	adds	r3, r7, r4
 80027b0:	2240      	movs	r2, #64	; 0x40
 80027b2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80027b4:	193b      	adds	r3, r7, r4
 80027b6:	2200      	movs	r2, #0
 80027b8:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027ba:	193b      	adds	r3, r7, r4
 80027bc:	0018      	movs	r0, r3
 80027be:	f001 fa6f 	bl	8003ca0 <HAL_RCC_OscConfig>
 80027c2:	1e03      	subs	r3, r0, #0
 80027c4:	d001      	beq.n	80027ca <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80027c6:	f000 fa43 	bl	8002c50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027ca:	003b      	movs	r3, r7
 80027cc:	2207      	movs	r2, #7
 80027ce:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80027d0:	003b      	movs	r3, r7
 80027d2:	2200      	movs	r2, #0
 80027d4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027d6:	003b      	movs	r3, r7
 80027d8:	2200      	movs	r2, #0
 80027da:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80027dc:	003b      	movs	r3, r7
 80027de:	2200      	movs	r2, #0
 80027e0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80027e2:	003b      	movs	r3, r7
 80027e4:	2100      	movs	r1, #0
 80027e6:	0018      	movs	r0, r3
 80027e8:	f001 fd74 	bl	80042d4 <HAL_RCC_ClockConfig>
 80027ec:	1e03      	subs	r3, r0, #0
 80027ee:	d001      	beq.n	80027f4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80027f0:	f000 fa2e 	bl	8002c50 <Error_Handler>
  }
}
 80027f4:	46c0      	nop			; (mov r8, r8)
 80027f6:	46bd      	mov	sp, r7
 80027f8:	b013      	add	sp, #76	; 0x4c
 80027fa:	bd90      	pop	{r4, r7, pc}

080027fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002800:	4b1b      	ldr	r3, [pc, #108]	; (8002870 <MX_I2C1_Init+0x74>)
 8002802:	4a1c      	ldr	r2, [pc, #112]	; (8002874 <MX_I2C1_Init+0x78>)
 8002804:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8002806:	4b1a      	ldr	r3, [pc, #104]	; (8002870 <MX_I2C1_Init+0x74>)
 8002808:	4a1b      	ldr	r2, [pc, #108]	; (8002878 <MX_I2C1_Init+0x7c>)
 800280a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800280c:	4b18      	ldr	r3, [pc, #96]	; (8002870 <MX_I2C1_Init+0x74>)
 800280e:	2200      	movs	r2, #0
 8002810:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002812:	4b17      	ldr	r3, [pc, #92]	; (8002870 <MX_I2C1_Init+0x74>)
 8002814:	2201      	movs	r2, #1
 8002816:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002818:	4b15      	ldr	r3, [pc, #84]	; (8002870 <MX_I2C1_Init+0x74>)
 800281a:	2200      	movs	r2, #0
 800281c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800281e:	4b14      	ldr	r3, [pc, #80]	; (8002870 <MX_I2C1_Init+0x74>)
 8002820:	2200      	movs	r2, #0
 8002822:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002824:	4b12      	ldr	r3, [pc, #72]	; (8002870 <MX_I2C1_Init+0x74>)
 8002826:	2200      	movs	r2, #0
 8002828:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800282a:	4b11      	ldr	r3, [pc, #68]	; (8002870 <MX_I2C1_Init+0x74>)
 800282c:	2200      	movs	r2, #0
 800282e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002830:	4b0f      	ldr	r3, [pc, #60]	; (8002870 <MX_I2C1_Init+0x74>)
 8002832:	2200      	movs	r2, #0
 8002834:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002836:	4b0e      	ldr	r3, [pc, #56]	; (8002870 <MX_I2C1_Init+0x74>)
 8002838:	0018      	movs	r0, r3
 800283a:	f001 f8b7 	bl	80039ac <HAL_I2C_Init>
 800283e:	1e03      	subs	r3, r0, #0
 8002840:	d001      	beq.n	8002846 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002842:	f000 fa05 	bl	8002c50 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002846:	4b0a      	ldr	r3, [pc, #40]	; (8002870 <MX_I2C1_Init+0x74>)
 8002848:	2100      	movs	r1, #0
 800284a:	0018      	movs	r0, r3
 800284c:	f001 f944 	bl	8003ad8 <HAL_I2CEx_ConfigAnalogFilter>
 8002850:	1e03      	subs	r3, r0, #0
 8002852:	d001      	beq.n	8002858 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002854:	f000 f9fc 	bl	8002c50 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002858:	4b05      	ldr	r3, [pc, #20]	; (8002870 <MX_I2C1_Init+0x74>)
 800285a:	2100      	movs	r1, #0
 800285c:	0018      	movs	r0, r3
 800285e:	f001 f987 	bl	8003b70 <HAL_I2CEx_ConfigDigitalFilter>
 8002862:	1e03      	subs	r3, r0, #0
 8002864:	d001      	beq.n	800286a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002866:	f000 f9f3 	bl	8002c50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800286a:	46c0      	nop			; (mov r8, r8)
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	20000204 	.word	0x20000204
 8002874:	40005400 	.word	0x40005400
 8002878:	00303d5b 	.word	0x00303d5b

0800287c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002882:	1d3b      	adds	r3, r7, #4
 8002884:	0018      	movs	r0, r3
 8002886:	230c      	movs	r3, #12
 8002888:	001a      	movs	r2, r3
 800288a:	2100      	movs	r1, #0
 800288c:	f005 fdd2 	bl	8008434 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002890:	4b15      	ldr	r3, [pc, #84]	; (80028e8 <MX_TIM6_Init+0x6c>)
 8002892:	4a16      	ldr	r2, [pc, #88]	; (80028ec <MX_TIM6_Init+0x70>)
 8002894:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002896:	4b14      	ldr	r3, [pc, #80]	; (80028e8 <MX_TIM6_Init+0x6c>)
 8002898:	4a15      	ldr	r2, [pc, #84]	; (80028f0 <MX_TIM6_Init+0x74>)
 800289a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800289c:	4b12      	ldr	r3, [pc, #72]	; (80028e8 <MX_TIM6_Init+0x6c>)
 800289e:	2200      	movs	r2, #0
 80028a0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 80028a2:	4b11      	ldr	r3, [pc, #68]	; (80028e8 <MX_TIM6_Init+0x6c>)
 80028a4:	4a13      	ldr	r2, [pc, #76]	; (80028f4 <MX_TIM6_Init+0x78>)
 80028a6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028a8:	4b0f      	ldr	r3, [pc, #60]	; (80028e8 <MX_TIM6_Init+0x6c>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80028ae:	4b0e      	ldr	r3, [pc, #56]	; (80028e8 <MX_TIM6_Init+0x6c>)
 80028b0:	0018      	movs	r0, r3
 80028b2:	f002 f871 	bl	8004998 <HAL_TIM_Base_Init>
 80028b6:	1e03      	subs	r3, r0, #0
 80028b8:	d001      	beq.n	80028be <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80028ba:	f000 f9c9 	bl	8002c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028be:	1d3b      	adds	r3, r7, #4
 80028c0:	2200      	movs	r2, #0
 80028c2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028c4:	1d3b      	adds	r3, r7, #4
 80028c6:	2200      	movs	r2, #0
 80028c8:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80028ca:	1d3a      	adds	r2, r7, #4
 80028cc:	4b06      	ldr	r3, [pc, #24]	; (80028e8 <MX_TIM6_Init+0x6c>)
 80028ce:	0011      	movs	r1, r2
 80028d0:	0018      	movs	r0, r3
 80028d2:	f002 fb15 	bl	8004f00 <HAL_TIMEx_MasterConfigSynchronization>
 80028d6:	1e03      	subs	r3, r0, #0
 80028d8:	d001      	beq.n	80028de <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 80028da:	f000 f9b9 	bl	8002c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80028de:	46c0      	nop			; (mov r8, r8)
 80028e0:	46bd      	mov	sp, r7
 80028e2:	b004      	add	sp, #16
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	46c0      	nop			; (mov r8, r8)
 80028e8:	20000258 	.word	0x20000258
 80028ec:	40001000 	.word	0x40001000
 80028f0:	00003e7f 	.word	0x00003e7f
 80028f4:	000003e7 	.word	0x000003e7

080028f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028fc:	4b23      	ldr	r3, [pc, #140]	; (800298c <MX_USART1_UART_Init+0x94>)
 80028fe:	4a24      	ldr	r2, [pc, #144]	; (8002990 <MX_USART1_UART_Init+0x98>)
 8002900:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002902:	4b22      	ldr	r3, [pc, #136]	; (800298c <MX_USART1_UART_Init+0x94>)
 8002904:	2296      	movs	r2, #150	; 0x96
 8002906:	0192      	lsls	r2, r2, #6
 8002908:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800290a:	4b20      	ldr	r3, [pc, #128]	; (800298c <MX_USART1_UART_Init+0x94>)
 800290c:	2200      	movs	r2, #0
 800290e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002910:	4b1e      	ldr	r3, [pc, #120]	; (800298c <MX_USART1_UART_Init+0x94>)
 8002912:	2200      	movs	r2, #0
 8002914:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002916:	4b1d      	ldr	r3, [pc, #116]	; (800298c <MX_USART1_UART_Init+0x94>)
 8002918:	2200      	movs	r2, #0
 800291a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800291c:	4b1b      	ldr	r3, [pc, #108]	; (800298c <MX_USART1_UART_Init+0x94>)
 800291e:	220c      	movs	r2, #12
 8002920:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002922:	4b1a      	ldr	r3, [pc, #104]	; (800298c <MX_USART1_UART_Init+0x94>)
 8002924:	2200      	movs	r2, #0
 8002926:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002928:	4b18      	ldr	r3, [pc, #96]	; (800298c <MX_USART1_UART_Init+0x94>)
 800292a:	2200      	movs	r2, #0
 800292c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800292e:	4b17      	ldr	r3, [pc, #92]	; (800298c <MX_USART1_UART_Init+0x94>)
 8002930:	2200      	movs	r2, #0
 8002932:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002934:	4b15      	ldr	r3, [pc, #84]	; (800298c <MX_USART1_UART_Init+0x94>)
 8002936:	2200      	movs	r2, #0
 8002938:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800293a:	4b14      	ldr	r3, [pc, #80]	; (800298c <MX_USART1_UART_Init+0x94>)
 800293c:	2200      	movs	r2, #0
 800293e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002940:	4b12      	ldr	r3, [pc, #72]	; (800298c <MX_USART1_UART_Init+0x94>)
 8002942:	0018      	movs	r0, r3
 8002944:	f002 fb62 	bl	800500c <HAL_UART_Init>
 8002948:	1e03      	subs	r3, r0, #0
 800294a:	d001      	beq.n	8002950 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800294c:	f000 f980 	bl	8002c50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002950:	4b0e      	ldr	r3, [pc, #56]	; (800298c <MX_USART1_UART_Init+0x94>)
 8002952:	2100      	movs	r1, #0
 8002954:	0018      	movs	r0, r3
 8002956:	f003 fa2f 	bl	8005db8 <HAL_UARTEx_SetTxFifoThreshold>
 800295a:	1e03      	subs	r3, r0, #0
 800295c:	d001      	beq.n	8002962 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800295e:	f000 f977 	bl	8002c50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002962:	4b0a      	ldr	r3, [pc, #40]	; (800298c <MX_USART1_UART_Init+0x94>)
 8002964:	2100      	movs	r1, #0
 8002966:	0018      	movs	r0, r3
 8002968:	f003 fa66 	bl	8005e38 <HAL_UARTEx_SetRxFifoThreshold>
 800296c:	1e03      	subs	r3, r0, #0
 800296e:	d001      	beq.n	8002974 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002970:	f000 f96e 	bl	8002c50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002974:	4b05      	ldr	r3, [pc, #20]	; (800298c <MX_USART1_UART_Init+0x94>)
 8002976:	0018      	movs	r0, r3
 8002978:	f003 f9e4 	bl	8005d44 <HAL_UARTEx_DisableFifoMode>
 800297c:	1e03      	subs	r3, r0, #0
 800297e:	d001      	beq.n	8002984 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002980:	f000 f966 	bl	8002c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002984:	46c0      	nop			; (mov r8, r8)
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	46c0      	nop			; (mov r8, r8)
 800298c:	200002a4 	.word	0x200002a4
 8002990:	40013800 	.word	0x40013800

08002994 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002998:	4b23      	ldr	r3, [pc, #140]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 800299a:	4a24      	ldr	r2, [pc, #144]	; (8002a2c <MX_USART2_UART_Init+0x98>)
 800299c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800299e:	4b22      	ldr	r3, [pc, #136]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 80029a0:	22e1      	movs	r2, #225	; 0xe1
 80029a2:	0252      	lsls	r2, r2, #9
 80029a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80029a6:	4b20      	ldr	r3, [pc, #128]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80029ac:	4b1e      	ldr	r3, [pc, #120]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80029b2:	4b1d      	ldr	r3, [pc, #116]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80029b8:	4b1b      	ldr	r3, [pc, #108]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 80029ba:	220c      	movs	r2, #12
 80029bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029be:	4b1a      	ldr	r3, [pc, #104]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80029c4:	4b18      	ldr	r3, [pc, #96]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029ca:	4b17      	ldr	r3, [pc, #92]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80029d0:	4b15      	ldr	r3, [pc, #84]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029d6:	4b14      	ldr	r3, [pc, #80]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 80029d8:	2200      	movs	r2, #0
 80029da:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80029dc:	4b12      	ldr	r3, [pc, #72]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 80029de:	0018      	movs	r0, r3
 80029e0:	f002 fb14 	bl	800500c <HAL_UART_Init>
 80029e4:	1e03      	subs	r3, r0, #0
 80029e6:	d001      	beq.n	80029ec <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80029e8:	f000 f932 	bl	8002c50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029ec:	4b0e      	ldr	r3, [pc, #56]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 80029ee:	2100      	movs	r1, #0
 80029f0:	0018      	movs	r0, r3
 80029f2:	f003 f9e1 	bl	8005db8 <HAL_UARTEx_SetTxFifoThreshold>
 80029f6:	1e03      	subs	r3, r0, #0
 80029f8:	d001      	beq.n	80029fe <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80029fa:	f000 f929 	bl	8002c50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029fe:	4b0a      	ldr	r3, [pc, #40]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 8002a00:	2100      	movs	r1, #0
 8002a02:	0018      	movs	r0, r3
 8002a04:	f003 fa18 	bl	8005e38 <HAL_UARTEx_SetRxFifoThreshold>
 8002a08:	1e03      	subs	r3, r0, #0
 8002a0a:	d001      	beq.n	8002a10 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002a0c:	f000 f920 	bl	8002c50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002a10:	4b05      	ldr	r3, [pc, #20]	; (8002a28 <MX_USART2_UART_Init+0x94>)
 8002a12:	0018      	movs	r0, r3
 8002a14:	f003 f996 	bl	8005d44 <HAL_UARTEx_DisableFifoMode>
 8002a18:	1e03      	subs	r3, r0, #0
 8002a1a:	d001      	beq.n	8002a20 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002a1c:	f000 f918 	bl	8002c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a20:	46c0      	nop			; (mov r8, r8)
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	46c0      	nop			; (mov r8, r8)
 8002a28:	20000338 	.word	0x20000338
 8002a2c:	40004400 	.word	0x40004400

08002a30 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002a34:	4b16      	ldr	r3, [pc, #88]	; (8002a90 <MX_USART3_UART_Init+0x60>)
 8002a36:	4a17      	ldr	r2, [pc, #92]	; (8002a94 <MX_USART3_UART_Init+0x64>)
 8002a38:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002a3a:	4b15      	ldr	r3, [pc, #84]	; (8002a90 <MX_USART3_UART_Init+0x60>)
 8002a3c:	2296      	movs	r2, #150	; 0x96
 8002a3e:	0192      	lsls	r2, r2, #6
 8002a40:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002a42:	4b13      	ldr	r3, [pc, #76]	; (8002a90 <MX_USART3_UART_Init+0x60>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002a48:	4b11      	ldr	r3, [pc, #68]	; (8002a90 <MX_USART3_UART_Init+0x60>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002a4e:	4b10      	ldr	r3, [pc, #64]	; (8002a90 <MX_USART3_UART_Init+0x60>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002a54:	4b0e      	ldr	r3, [pc, #56]	; (8002a90 <MX_USART3_UART_Init+0x60>)
 8002a56:	220c      	movs	r2, #12
 8002a58:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a5a:	4b0d      	ldr	r3, [pc, #52]	; (8002a90 <MX_USART3_UART_Init+0x60>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a60:	4b0b      	ldr	r3, [pc, #44]	; (8002a90 <MX_USART3_UART_Init+0x60>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a66:	4b0a      	ldr	r3, [pc, #40]	; (8002a90 <MX_USART3_UART_Init+0x60>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a6c:	4b08      	ldr	r3, [pc, #32]	; (8002a90 <MX_USART3_UART_Init+0x60>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a72:	4b07      	ldr	r3, [pc, #28]	; (8002a90 <MX_USART3_UART_Init+0x60>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002a78:	4b05      	ldr	r3, [pc, #20]	; (8002a90 <MX_USART3_UART_Init+0x60>)
 8002a7a:	0018      	movs	r0, r3
 8002a7c:	f002 fac6 	bl	800500c <HAL_UART_Init>
 8002a80:	1e03      	subs	r3, r0, #0
 8002a82:	d001      	beq.n	8002a88 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002a84:	f000 f8e4 	bl	8002c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002a88:	46c0      	nop			; (mov r8, r8)
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	46c0      	nop			; (mov r8, r8)
 8002a90:	200003cc 	.word	0x200003cc
 8002a94:	40004800 	.word	0x40004800

08002a98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a98:	b590      	push	{r4, r7, lr}
 8002a9a:	b08b      	sub	sp, #44	; 0x2c
 8002a9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a9e:	2414      	movs	r4, #20
 8002aa0:	193b      	adds	r3, r7, r4
 8002aa2:	0018      	movs	r0, r3
 8002aa4:	2314      	movs	r3, #20
 8002aa6:	001a      	movs	r2, r3
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	f005 fcc3 	bl	8008434 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aae:	4b3d      	ldr	r3, [pc, #244]	; (8002ba4 <MX_GPIO_Init+0x10c>)
 8002ab0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ab2:	4b3c      	ldr	r3, [pc, #240]	; (8002ba4 <MX_GPIO_Init+0x10c>)
 8002ab4:	2104      	movs	r1, #4
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	635a      	str	r2, [r3, #52]	; 0x34
 8002aba:	4b3a      	ldr	r3, [pc, #232]	; (8002ba4 <MX_GPIO_Init+0x10c>)
 8002abc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002abe:	2204      	movs	r2, #4
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	613b      	str	r3, [r7, #16]
 8002ac4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002ac6:	4b37      	ldr	r3, [pc, #220]	; (8002ba4 <MX_GPIO_Init+0x10c>)
 8002ac8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002aca:	4b36      	ldr	r3, [pc, #216]	; (8002ba4 <MX_GPIO_Init+0x10c>)
 8002acc:	2120      	movs	r1, #32
 8002ace:	430a      	orrs	r2, r1
 8002ad0:	635a      	str	r2, [r3, #52]	; 0x34
 8002ad2:	4b34      	ldr	r3, [pc, #208]	; (8002ba4 <MX_GPIO_Init+0x10c>)
 8002ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ad6:	2220      	movs	r2, #32
 8002ad8:	4013      	ands	r3, r2
 8002ada:	60fb      	str	r3, [r7, #12]
 8002adc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ade:	4b31      	ldr	r3, [pc, #196]	; (8002ba4 <MX_GPIO_Init+0x10c>)
 8002ae0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ae2:	4b30      	ldr	r3, [pc, #192]	; (8002ba4 <MX_GPIO_Init+0x10c>)
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	635a      	str	r2, [r3, #52]	; 0x34
 8002aea:	4b2e      	ldr	r3, [pc, #184]	; (8002ba4 <MX_GPIO_Init+0x10c>)
 8002aec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002aee:	2201      	movs	r2, #1
 8002af0:	4013      	ands	r3, r2
 8002af2:	60bb      	str	r3, [r7, #8]
 8002af4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af6:	4b2b      	ldr	r3, [pc, #172]	; (8002ba4 <MX_GPIO_Init+0x10c>)
 8002af8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002afa:	4b2a      	ldr	r3, [pc, #168]	; (8002ba4 <MX_GPIO_Init+0x10c>)
 8002afc:	2102      	movs	r1, #2
 8002afe:	430a      	orrs	r2, r1
 8002b00:	635a      	str	r2, [r3, #52]	; 0x34
 8002b02:	4b28      	ldr	r3, [pc, #160]	; (8002ba4 <MX_GPIO_Init+0x10c>)
 8002b04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b06:	2202      	movs	r2, #2
 8002b08:	4013      	ands	r3, r2
 8002b0a:	607b      	str	r3, [r7, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, L86_RST_Pin|ASTRO_RST_Pin|L86_PWR_SW_Pin, GPIO_PIN_RESET);
 8002b0e:	238c      	movs	r3, #140	; 0x8c
 8002b10:	015b      	lsls	r3, r3, #5
 8002b12:	4825      	ldr	r0, [pc, #148]	; (8002ba8 <MX_GPIO_Init+0x110>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	0019      	movs	r1, r3
 8002b18:	f000 ff2a 	bl	8003970 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RSTA11_Pin|ASTRO_EVENT_Pin
 8002b1c:	4923      	ldr	r1, [pc, #140]	; (8002bac <MX_GPIO_Init+0x114>)
 8002b1e:	23a0      	movs	r3, #160	; 0xa0
 8002b20:	05db      	lsls	r3, r3, #23
 8002b22:	2200      	movs	r2, #0
 8002b24:	0018      	movs	r0, r3
 8002b26:	f000 ff23 	bl	8003970 <HAL_GPIO_WritePin>
                          |ASTRO_WAKEUP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : L86_RST_Pin ASTRO_RST_Pin L86_PWR_SW_Pin */
  GPIO_InitStruct.Pin = L86_RST_Pin|ASTRO_RST_Pin|L86_PWR_SW_Pin;
 8002b2a:	193b      	adds	r3, r7, r4
 8002b2c:	228c      	movs	r2, #140	; 0x8c
 8002b2e:	0152      	lsls	r2, r2, #5
 8002b30:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b32:	193b      	adds	r3, r7, r4
 8002b34:	2201      	movs	r2, #1
 8002b36:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b38:	193b      	adds	r3, r7, r4
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b3e:	193b      	adds	r3, r7, r4
 8002b40:	2200      	movs	r2, #0
 8002b42:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b44:	193b      	adds	r3, r7, r4
 8002b46:	4a18      	ldr	r2, [pc, #96]	; (8002ba8 <MX_GPIO_Init+0x110>)
 8002b48:	0019      	movs	r1, r3
 8002b4a:	0010      	movs	r0, r2
 8002b4c:	f000 fcdc 	bl	8003508 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin ASTRO_PWR_SW_Pin ASTRO_RSTA11_Pin ASTRO_EVENT_Pin
                           ASTRO_WAKEUP_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RSTA11_Pin|ASTRO_EVENT_Pin
 8002b50:	193b      	adds	r3, r7, r4
 8002b52:	4a16      	ldr	r2, [pc, #88]	; (8002bac <MX_GPIO_Init+0x114>)
 8002b54:	601a      	str	r2, [r3, #0]
                          |ASTRO_WAKEUP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b56:	193b      	adds	r3, r7, r4
 8002b58:	2201      	movs	r2, #1
 8002b5a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5c:	193b      	adds	r3, r7, r4
 8002b5e:	2200      	movs	r2, #0
 8002b60:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b62:	193b      	adds	r3, r7, r4
 8002b64:	2200      	movs	r2, #0
 8002b66:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b68:	193a      	adds	r2, r7, r4
 8002b6a:	23a0      	movs	r3, #160	; 0xa0
 8002b6c:	05db      	lsls	r3, r3, #23
 8002b6e:	0011      	movs	r1, r2
 8002b70:	0018      	movs	r0, r3
 8002b72:	f000 fcc9 	bl	8003508 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIS_INT1_EXTI8_Pin LIS_INT2_EXTI9_Pin */
  GPIO_InitStruct.Pin = LIS_INT1_EXTI8_Pin|LIS_INT2_EXTI9_Pin;
 8002b76:	0021      	movs	r1, r4
 8002b78:	187b      	adds	r3, r7, r1
 8002b7a:	22c0      	movs	r2, #192	; 0xc0
 8002b7c:	0092      	lsls	r2, r2, #2
 8002b7e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b80:	187b      	adds	r3, r7, r1
 8002b82:	2288      	movs	r2, #136	; 0x88
 8002b84:	0352      	lsls	r2, r2, #13
 8002b86:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b88:	187b      	adds	r3, r7, r1
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b8e:	187b      	adds	r3, r7, r1
 8002b90:	4a07      	ldr	r2, [pc, #28]	; (8002bb0 <MX_GPIO_Init+0x118>)
 8002b92:	0019      	movs	r1, r3
 8002b94:	0010      	movs	r0, r2
 8002b96:	f000 fcb7 	bl	8003508 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002b9a:	46c0      	nop			; (mov r8, r8)
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	b00b      	add	sp, #44	; 0x2c
 8002ba0:	bd90      	pop	{r4, r7, pc}
 8002ba2:	46c0      	nop			; (mov r8, r8)
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	50000800 	.word	0x50000800
 8002bac:	00009860 	.word	0x00009860
 8002bb0:	50000400 	.word	0x50000400

08002bb4 <my_ldg_on>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
    return ( get_systick () - starting_value > duration ) ? true : false ;
}
void my_ldg_on ( void )
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOA , LDG_Pin , GPIO_PIN_SET ) ;
 8002bb8:	23a0      	movs	r3, #160	; 0xa0
 8002bba:	05db      	lsls	r3, r3, #23
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	2120      	movs	r1, #32
 8002bc0:	0018      	movs	r0, r3
 8002bc2:	f000 fed5 	bl	8003970 <HAL_GPIO_WritePin>
}
 8002bc6:	46c0      	nop			; (mov r8, r8)
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <my_astro_off>:
{
	HAL_GPIO_WritePin ( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_SET ) ;
	MX_USART1_UART_Init () ;
}
void my_astro_off ( void )
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 8002bd0:	23a0      	movs	r3, #160	; 0xa0
 8002bd2:	05db      	lsls	r3, r3, #23
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	2140      	movs	r1, #64	; 0x40
 8002bd8:	0018      	movs	r0, r3
 8002bda:	f000 fec9 	bl	8003970 <HAL_GPIO_WritePin>
	HAL_UART_DeInit ( HUART_ASTRO ) ;
 8002bde:	4b03      	ldr	r3, [pc, #12]	; (8002bec <my_astro_off+0x20>)
 8002be0:	0018      	movs	r0, r3
 8002be2:	f002 fa69 	bl	80050b8 <HAL_UART_DeInit>
}
 8002be6:	46c0      	nop			; (mov r8, r8)
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	200002a4 	.word	0x200002a4

08002bf0 <my_lx6_on>:
void my_lx6_on ( void )
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOC , L86_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8002bf4:	2380      	movs	r3, #128	; 0x80
 8002bf6:	005b      	lsls	r3, r3, #1
 8002bf8:	4808      	ldr	r0, [pc, #32]	; (8002c1c <my_lx6_on+0x2c>)
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	0019      	movs	r1, r3
 8002bfe:	f000 feb7 	bl	8003970 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_SET ) ;
 8002c02:	2380      	movs	r3, #128	; 0x80
 8002c04:	015b      	lsls	r3, r3, #5
 8002c06:	4805      	ldr	r0, [pc, #20]	; (8002c1c <my_lx6_on+0x2c>)
 8002c08:	2201      	movs	r2, #1
 8002c0a:	0019      	movs	r1, r3
 8002c0c:	f000 feb0 	bl	8003970 <HAL_GPIO_WritePin>
	MX_USART3_UART_Init () ;
 8002c10:	f7ff ff0e 	bl	8002a30 <MX_USART3_UART_Init>
}
 8002c14:	46c0      	nop			; (mov r8, r8)
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	50000800 	.word	0x50000800

08002c20 <HAL_TIM_PeriodElapsedCallback>:
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_RESET ) ;
	HAL_UART_DeInit ( HUART_Lx6 ) ;
}

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a06      	ldr	r2, [pc, #24]	; (8002c48 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d105      	bne.n	8002c3e <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		tim_seconds++ ;
 8002c32:	4b06      	ldr	r3, [pc, #24]	; (8002c4c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002c34:	881b      	ldrh	r3, [r3, #0]
 8002c36:	3301      	adds	r3, #1
 8002c38:	b29a      	uxth	r2, r3
 8002c3a:	4b04      	ldr	r3, [pc, #16]	; (8002c4c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002c3c:	801a      	strh	r2, [r3, #0]
	}
}
 8002c3e:	46c0      	nop			; (mov r8, r8)
 8002c40:	46bd      	mov	sp, r7
 8002c42:	b002      	add	sp, #8
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	46c0      	nop			; (mov r8, r8)
 8002c48:	40001000 	.word	0x40001000
 8002c4c:	20000588 	.word	0x20000588

08002c50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c54:	b672      	cpsid	i
}
 8002c56:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c58:	e7fe      	b.n	8002c58 <Error_Handler+0x8>
	...

08002c5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c62:	4b0f      	ldr	r3, [pc, #60]	; (8002ca0 <HAL_MspInit+0x44>)
 8002c64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c66:	4b0e      	ldr	r3, [pc, #56]	; (8002ca0 <HAL_MspInit+0x44>)
 8002c68:	2101      	movs	r1, #1
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	641a      	str	r2, [r3, #64]	; 0x40
 8002c6e:	4b0c      	ldr	r3, [pc, #48]	; (8002ca0 <HAL_MspInit+0x44>)
 8002c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c72:	2201      	movs	r2, #1
 8002c74:	4013      	ands	r3, r2
 8002c76:	607b      	str	r3, [r7, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c7a:	4b09      	ldr	r3, [pc, #36]	; (8002ca0 <HAL_MspInit+0x44>)
 8002c7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c7e:	4b08      	ldr	r3, [pc, #32]	; (8002ca0 <HAL_MspInit+0x44>)
 8002c80:	2180      	movs	r1, #128	; 0x80
 8002c82:	0549      	lsls	r1, r1, #21
 8002c84:	430a      	orrs	r2, r1
 8002c86:	63da      	str	r2, [r3, #60]	; 0x3c
 8002c88:	4b05      	ldr	r3, [pc, #20]	; (8002ca0 <HAL_MspInit+0x44>)
 8002c8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c8c:	2380      	movs	r3, #128	; 0x80
 8002c8e:	055b      	lsls	r3, r3, #21
 8002c90:	4013      	ands	r3, r2
 8002c92:	603b      	str	r3, [r7, #0]
 8002c94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c96:	46c0      	nop			; (mov r8, r8)
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	b002      	add	sp, #8
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	46c0      	nop			; (mov r8, r8)
 8002ca0:	40021000 	.word	0x40021000

08002ca4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ca4:	b590      	push	{r4, r7, lr}
 8002ca6:	b097      	sub	sp, #92	; 0x5c
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cac:	2344      	movs	r3, #68	; 0x44
 8002cae:	18fb      	adds	r3, r7, r3
 8002cb0:	0018      	movs	r0, r3
 8002cb2:	2314      	movs	r3, #20
 8002cb4:	001a      	movs	r2, r3
 8002cb6:	2100      	movs	r1, #0
 8002cb8:	f005 fbbc 	bl	8008434 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002cbc:	2410      	movs	r4, #16
 8002cbe:	193b      	adds	r3, r7, r4
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	2334      	movs	r3, #52	; 0x34
 8002cc4:	001a      	movs	r2, r3
 8002cc6:	2100      	movs	r1, #0
 8002cc8:	f005 fbb4 	bl	8008434 <memset>
  if(hi2c->Instance==I2C1)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a22      	ldr	r2, [pc, #136]	; (8002d5c <HAL_I2C_MspInit+0xb8>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d13d      	bne.n	8002d52 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002cd6:	193b      	adds	r3, r7, r4
 8002cd8:	2220      	movs	r2, #32
 8002cda:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002cdc:	193b      	adds	r3, r7, r4
 8002cde:	2200      	movs	r2, #0
 8002ce0:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ce2:	193b      	adds	r3, r7, r4
 8002ce4:	0018      	movs	r0, r3
 8002ce6:	f001 fc9f 	bl	8004628 <HAL_RCCEx_PeriphCLKConfig>
 8002cea:	1e03      	subs	r3, r0, #0
 8002cec:	d001      	beq.n	8002cf2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002cee:	f7ff ffaf 	bl	8002c50 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cf2:	4b1b      	ldr	r3, [pc, #108]	; (8002d60 <HAL_I2C_MspInit+0xbc>)
 8002cf4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cf6:	4b1a      	ldr	r3, [pc, #104]	; (8002d60 <HAL_I2C_MspInit+0xbc>)
 8002cf8:	2102      	movs	r1, #2
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	635a      	str	r2, [r3, #52]	; 0x34
 8002cfe:	4b18      	ldr	r3, [pc, #96]	; (8002d60 <HAL_I2C_MspInit+0xbc>)
 8002d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d02:	2202      	movs	r2, #2
 8002d04:	4013      	ands	r3, r2
 8002d06:	60fb      	str	r3, [r7, #12]
 8002d08:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = LIS_SCL_Pin|LIS_SDA_Pin;
 8002d0a:	2144      	movs	r1, #68	; 0x44
 8002d0c:	187b      	adds	r3, r7, r1
 8002d0e:	22c0      	movs	r2, #192	; 0xc0
 8002d10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d12:	187b      	adds	r3, r7, r1
 8002d14:	2212      	movs	r2, #18
 8002d16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d18:	187b      	adds	r3, r7, r1
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d1e:	187b      	adds	r3, r7, r1
 8002d20:	2200      	movs	r2, #0
 8002d22:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002d24:	187b      	adds	r3, r7, r1
 8002d26:	2206      	movs	r2, #6
 8002d28:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d2a:	187b      	adds	r3, r7, r1
 8002d2c:	4a0d      	ldr	r2, [pc, #52]	; (8002d64 <HAL_I2C_MspInit+0xc0>)
 8002d2e:	0019      	movs	r1, r3
 8002d30:	0010      	movs	r0, r2
 8002d32:	f000 fbe9 	bl	8003508 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d36:	4b0a      	ldr	r3, [pc, #40]	; (8002d60 <HAL_I2C_MspInit+0xbc>)
 8002d38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d3a:	4b09      	ldr	r3, [pc, #36]	; (8002d60 <HAL_I2C_MspInit+0xbc>)
 8002d3c:	2180      	movs	r1, #128	; 0x80
 8002d3e:	0389      	lsls	r1, r1, #14
 8002d40:	430a      	orrs	r2, r1
 8002d42:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d44:	4b06      	ldr	r3, [pc, #24]	; (8002d60 <HAL_I2C_MspInit+0xbc>)
 8002d46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d48:	2380      	movs	r3, #128	; 0x80
 8002d4a:	039b      	lsls	r3, r3, #14
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	60bb      	str	r3, [r7, #8]
 8002d50:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002d52:	46c0      	nop			; (mov r8, r8)
 8002d54:	46bd      	mov	sp, r7
 8002d56:	b017      	add	sp, #92	; 0x5c
 8002d58:	bd90      	pop	{r4, r7, pc}
 8002d5a:	46c0      	nop			; (mov r8, r8)
 8002d5c:	40005400 	.word	0x40005400
 8002d60:	40021000 	.word	0x40021000
 8002d64:	50000400 	.word	0x50000400

08002d68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a0d      	ldr	r2, [pc, #52]	; (8002dac <HAL_TIM_Base_MspInit+0x44>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d113      	bne.n	8002da2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002d7a:	4b0d      	ldr	r3, [pc, #52]	; (8002db0 <HAL_TIM_Base_MspInit+0x48>)
 8002d7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d7e:	4b0c      	ldr	r3, [pc, #48]	; (8002db0 <HAL_TIM_Base_MspInit+0x48>)
 8002d80:	2110      	movs	r1, #16
 8002d82:	430a      	orrs	r2, r1
 8002d84:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d86:	4b0a      	ldr	r3, [pc, #40]	; (8002db0 <HAL_TIM_Base_MspInit+0x48>)
 8002d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d8a:	2210      	movs	r2, #16
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 8002d92:	2200      	movs	r2, #0
 8002d94:	2100      	movs	r1, #0
 8002d96:	2011      	movs	r0, #17
 8002d98:	f000 fb84 	bl	80034a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8002d9c:	2011      	movs	r0, #17
 8002d9e:	f000 fb96 	bl	80034ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002da2:	46c0      	nop			; (mov r8, r8)
 8002da4:	46bd      	mov	sp, r7
 8002da6:	b004      	add	sp, #16
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	46c0      	nop			; (mov r8, r8)
 8002dac:	40001000 	.word	0x40001000
 8002db0:	40021000 	.word	0x40021000

08002db4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002db4:	b590      	push	{r4, r7, lr}
 8002db6:	b09b      	sub	sp, #108	; 0x6c
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dbc:	2354      	movs	r3, #84	; 0x54
 8002dbe:	18fb      	adds	r3, r7, r3
 8002dc0:	0018      	movs	r0, r3
 8002dc2:	2314      	movs	r3, #20
 8002dc4:	001a      	movs	r2, r3
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	f005 fb34 	bl	8008434 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dcc:	2420      	movs	r4, #32
 8002dce:	193b      	adds	r3, r7, r4
 8002dd0:	0018      	movs	r0, r3
 8002dd2:	2334      	movs	r3, #52	; 0x34
 8002dd4:	001a      	movs	r2, r3
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	f005 fb2c 	bl	8008434 <memset>
  if(huart->Instance==USART1)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a61      	ldr	r2, [pc, #388]	; (8002f68 <HAL_UART_MspInit+0x1b4>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d140      	bne.n	8002e68 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002de6:	193b      	adds	r3, r7, r4
 8002de8:	2201      	movs	r2, #1
 8002dea:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002dec:	193b      	adds	r3, r7, r4
 8002dee:	2200      	movs	r2, #0
 8002df0:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002df2:	193b      	adds	r3, r7, r4
 8002df4:	0018      	movs	r0, r3
 8002df6:	f001 fc17 	bl	8004628 <HAL_RCCEx_PeriphCLKConfig>
 8002dfa:	1e03      	subs	r3, r0, #0
 8002dfc:	d001      	beq.n	8002e02 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002dfe:	f7ff ff27 	bl	8002c50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e02:	4b5a      	ldr	r3, [pc, #360]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002e04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e06:	4b59      	ldr	r3, [pc, #356]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002e08:	2180      	movs	r1, #128	; 0x80
 8002e0a:	01c9      	lsls	r1, r1, #7
 8002e0c:	430a      	orrs	r2, r1
 8002e0e:	641a      	str	r2, [r3, #64]	; 0x40
 8002e10:	4b56      	ldr	r3, [pc, #344]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002e12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e14:	2380      	movs	r3, #128	; 0x80
 8002e16:	01db      	lsls	r3, r3, #7
 8002e18:	4013      	ands	r3, r2
 8002e1a:	61fb      	str	r3, [r7, #28]
 8002e1c:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e1e:	4b53      	ldr	r3, [pc, #332]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002e20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e22:	4b52      	ldr	r3, [pc, #328]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002e24:	2101      	movs	r1, #1
 8002e26:	430a      	orrs	r2, r1
 8002e28:	635a      	str	r2, [r3, #52]	; 0x34
 8002e2a:	4b50      	ldr	r3, [pc, #320]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e2e:	2201      	movs	r2, #1
 8002e30:	4013      	ands	r3, r2
 8002e32:	61bb      	str	r3, [r7, #24]
 8002e34:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ASTRO_TXD_Pin|ASTRO_RXD_Pin;
 8002e36:	2154      	movs	r1, #84	; 0x54
 8002e38:	187b      	adds	r3, r7, r1
 8002e3a:	22c0      	movs	r2, #192	; 0xc0
 8002e3c:	00d2      	lsls	r2, r2, #3
 8002e3e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e40:	187b      	adds	r3, r7, r1
 8002e42:	2202      	movs	r2, #2
 8002e44:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e46:	187b      	adds	r3, r7, r1
 8002e48:	2200      	movs	r2, #0
 8002e4a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e4c:	187b      	adds	r3, r7, r1
 8002e4e:	2200      	movs	r2, #0
 8002e50:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002e52:	187b      	adds	r3, r7, r1
 8002e54:	2201      	movs	r2, #1
 8002e56:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e58:	187a      	adds	r2, r7, r1
 8002e5a:	23a0      	movs	r3, #160	; 0xa0
 8002e5c:	05db      	lsls	r3, r3, #23
 8002e5e:	0011      	movs	r1, r2
 8002e60:	0018      	movs	r0, r3
 8002e62:	f000 fb51 	bl	8003508 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002e66:	e07b      	b.n	8002f60 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART2)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a40      	ldr	r2, [pc, #256]	; (8002f70 <HAL_UART_MspInit+0x1bc>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d140      	bne.n	8002ef4 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002e72:	2120      	movs	r1, #32
 8002e74:	187b      	adds	r3, r7, r1
 8002e76:	2202      	movs	r2, #2
 8002e78:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002e7a:	187b      	adds	r3, r7, r1
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e80:	187b      	adds	r3, r7, r1
 8002e82:	0018      	movs	r0, r3
 8002e84:	f001 fbd0 	bl	8004628 <HAL_RCCEx_PeriphCLKConfig>
 8002e88:	1e03      	subs	r3, r0, #0
 8002e8a:	d001      	beq.n	8002e90 <HAL_UART_MspInit+0xdc>
      Error_Handler();
 8002e8c:	f7ff fee0 	bl	8002c50 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e90:	4b36      	ldr	r3, [pc, #216]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002e92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e94:	4b35      	ldr	r3, [pc, #212]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002e96:	2180      	movs	r1, #128	; 0x80
 8002e98:	0289      	lsls	r1, r1, #10
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	63da      	str	r2, [r3, #60]	; 0x3c
 8002e9e:	4b33      	ldr	r3, [pc, #204]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002ea0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ea2:	2380      	movs	r3, #128	; 0x80
 8002ea4:	029b      	lsls	r3, r3, #10
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	617b      	str	r3, [r7, #20]
 8002eaa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eac:	4b2f      	ldr	r3, [pc, #188]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002eae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002eb0:	4b2e      	ldr	r3, [pc, #184]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002eb2:	2101      	movs	r1, #1
 8002eb4:	430a      	orrs	r2, r1
 8002eb6:	635a      	str	r2, [r3, #52]	; 0x34
 8002eb8:	4b2c      	ldr	r3, [pc, #176]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002eba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	613b      	str	r3, [r7, #16]
 8002ec2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DBG_TXD_Pin|DBG_RXD_Pin;
 8002ec4:	2154      	movs	r1, #84	; 0x54
 8002ec6:	187b      	adds	r3, r7, r1
 8002ec8:	220c      	movs	r2, #12
 8002eca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ecc:	187b      	adds	r3, r7, r1
 8002ece:	2202      	movs	r2, #2
 8002ed0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ed2:	187b      	adds	r3, r7, r1
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ed8:	187b      	adds	r3, r7, r1
 8002eda:	2200      	movs	r2, #0
 8002edc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002ede:	187b      	adds	r3, r7, r1
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ee4:	187a      	adds	r2, r7, r1
 8002ee6:	23a0      	movs	r3, #160	; 0xa0
 8002ee8:	05db      	lsls	r3, r3, #23
 8002eea:	0011      	movs	r1, r2
 8002eec:	0018      	movs	r0, r3
 8002eee:	f000 fb0b 	bl	8003508 <HAL_GPIO_Init>
}
 8002ef2:	e035      	b.n	8002f60 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART3)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a1e      	ldr	r2, [pc, #120]	; (8002f74 <HAL_UART_MspInit+0x1c0>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d130      	bne.n	8002f60 <HAL_UART_MspInit+0x1ac>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002efe:	4b1b      	ldr	r3, [pc, #108]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002f00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f02:	4b1a      	ldr	r3, [pc, #104]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002f04:	2180      	movs	r1, #128	; 0x80
 8002f06:	02c9      	lsls	r1, r1, #11
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	63da      	str	r2, [r3, #60]	; 0x3c
 8002f0c:	4b17      	ldr	r3, [pc, #92]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002f0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f10:	2380      	movs	r3, #128	; 0x80
 8002f12:	02db      	lsls	r3, r3, #11
 8002f14:	4013      	ands	r3, r2
 8002f16:	60fb      	str	r3, [r7, #12]
 8002f18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f1a:	4b14      	ldr	r3, [pc, #80]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002f1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f1e:	4b13      	ldr	r3, [pc, #76]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002f20:	2104      	movs	r1, #4
 8002f22:	430a      	orrs	r2, r1
 8002f24:	635a      	str	r2, [r3, #52]	; 0x34
 8002f26:	4b11      	ldr	r3, [pc, #68]	; (8002f6c <HAL_UART_MspInit+0x1b8>)
 8002f28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f2a:	2204      	movs	r2, #4
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	60bb      	str	r3, [r7, #8]
 8002f30:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = L86_RXD_Pin|L86_TXD_Pin;
 8002f32:	2154      	movs	r1, #84	; 0x54
 8002f34:	187b      	adds	r3, r7, r1
 8002f36:	22c0      	movs	r2, #192	; 0xc0
 8002f38:	0112      	lsls	r2, r2, #4
 8002f3a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3c:	187b      	adds	r3, r7, r1
 8002f3e:	2202      	movs	r2, #2
 8002f40:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f42:	187b      	adds	r3, r7, r1
 8002f44:	2200      	movs	r2, #0
 8002f46:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f48:	187b      	adds	r3, r7, r1
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 8002f4e:	187b      	adds	r3, r7, r1
 8002f50:	2200      	movs	r2, #0
 8002f52:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f54:	187b      	adds	r3, r7, r1
 8002f56:	4a08      	ldr	r2, [pc, #32]	; (8002f78 <HAL_UART_MspInit+0x1c4>)
 8002f58:	0019      	movs	r1, r3
 8002f5a:	0010      	movs	r0, r2
 8002f5c:	f000 fad4 	bl	8003508 <HAL_GPIO_Init>
}
 8002f60:	46c0      	nop			; (mov r8, r8)
 8002f62:	46bd      	mov	sp, r7
 8002f64:	b01b      	add	sp, #108	; 0x6c
 8002f66:	bd90      	pop	{r4, r7, pc}
 8002f68:	40013800 	.word	0x40013800
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	40004400 	.word	0x40004400
 8002f74:	40004800 	.word	0x40004800
 8002f78:	50000800 	.word	0x50000800

08002f7c <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a1c      	ldr	r2, [pc, #112]	; (8002ffc <HAL_UART_MspDeInit+0x80>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d10e      	bne.n	8002fac <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002f8e:	4b1c      	ldr	r3, [pc, #112]	; (8003000 <HAL_UART_MspDeInit+0x84>)
 8002f90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f92:	4b1b      	ldr	r3, [pc, #108]	; (8003000 <HAL_UART_MspDeInit+0x84>)
 8002f94:	491b      	ldr	r1, [pc, #108]	; (8003004 <HAL_UART_MspDeInit+0x88>)
 8002f96:	400a      	ands	r2, r1
 8002f98:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, ASTRO_TXD_Pin|ASTRO_RXD_Pin);
 8002f9a:	23c0      	movs	r3, #192	; 0xc0
 8002f9c:	00da      	lsls	r2, r3, #3
 8002f9e:	23a0      	movs	r3, #160	; 0xa0
 8002fa0:	05db      	lsls	r3, r3, #23
 8002fa2:	0011      	movs	r1, r2
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	f000 fc13 	bl	80037d0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 8002faa:	e023      	b.n	8002ff4 <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART2)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a15      	ldr	r2, [pc, #84]	; (8003008 <HAL_UART_MspDeInit+0x8c>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d10c      	bne.n	8002fd0 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 8002fb6:	4b12      	ldr	r3, [pc, #72]	; (8003000 <HAL_UART_MspDeInit+0x84>)
 8002fb8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fba:	4b11      	ldr	r3, [pc, #68]	; (8003000 <HAL_UART_MspDeInit+0x84>)
 8002fbc:	4913      	ldr	r1, [pc, #76]	; (800300c <HAL_UART_MspDeInit+0x90>)
 8002fbe:	400a      	ands	r2, r1
 8002fc0:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TXD_Pin|DBG_RXD_Pin);
 8002fc2:	23a0      	movs	r3, #160	; 0xa0
 8002fc4:	05db      	lsls	r3, r3, #23
 8002fc6:	210c      	movs	r1, #12
 8002fc8:	0018      	movs	r0, r3
 8002fca:	f000 fc01 	bl	80037d0 <HAL_GPIO_DeInit>
}
 8002fce:	e011      	b.n	8002ff4 <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART3)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a0e      	ldr	r2, [pc, #56]	; (8003010 <HAL_UART_MspDeInit+0x94>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d10c      	bne.n	8002ff4 <HAL_UART_MspDeInit+0x78>
    __HAL_RCC_USART3_CLK_DISABLE();
 8002fda:	4b09      	ldr	r3, [pc, #36]	; (8003000 <HAL_UART_MspDeInit+0x84>)
 8002fdc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fde:	4b08      	ldr	r3, [pc, #32]	; (8003000 <HAL_UART_MspDeInit+0x84>)
 8002fe0:	490c      	ldr	r1, [pc, #48]	; (8003014 <HAL_UART_MspDeInit+0x98>)
 8002fe2:	400a      	ands	r2, r1
 8002fe4:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOC, L86_RXD_Pin|L86_TXD_Pin);
 8002fe6:	23c0      	movs	r3, #192	; 0xc0
 8002fe8:	011b      	lsls	r3, r3, #4
 8002fea:	4a0b      	ldr	r2, [pc, #44]	; (8003018 <HAL_UART_MspDeInit+0x9c>)
 8002fec:	0019      	movs	r1, r3
 8002fee:	0010      	movs	r0, r2
 8002ff0:	f000 fbee 	bl	80037d0 <HAL_GPIO_DeInit>
}
 8002ff4:	46c0      	nop			; (mov r8, r8)
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	b002      	add	sp, #8
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	40013800 	.word	0x40013800
 8003000:	40021000 	.word	0x40021000
 8003004:	ffffbfff 	.word	0xffffbfff
 8003008:	40004400 	.word	0x40004400
 800300c:	fffdffff 	.word	0xfffdffff
 8003010:	40004800 	.word	0x40004800
 8003014:	fffbffff 	.word	0xfffbffff
 8003018:	50000800 	.word	0x50000800

0800301c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003020:	e7fe      	b.n	8003020 <NMI_Handler+0x4>

08003022 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003026:	e7fe      	b.n	8003026 <HardFault_Handler+0x4>

08003028 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800302c:	46c0      	nop			; (mov r8, r8)
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}

08003032 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003032:	b580      	push	{r7, lr}
 8003034:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003036:	46c0      	nop			; (mov r8, r8)
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003040:	f000 f968 	bl	8003314 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003044:	46c0      	nop			; (mov r8, r8)
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
	...

0800304c <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003050:	4b03      	ldr	r3, [pc, #12]	; (8003060 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8003052:	0018      	movs	r0, r3
 8003054:	f001 fd82 	bl	8004b5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8003058:	46c0      	nop			; (mov r8, r8)
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	46c0      	nop			; (mov r8, r8)
 8003060:	20000258 	.word	0x20000258

08003064 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  return 1;
 8003068:	2301      	movs	r3, #1
}
 800306a:	0018      	movs	r0, r3
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <_kill>:

int _kill(int pid, int sig)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800307a:	f005 fa83 	bl	8008584 <__errno>
 800307e:	0003      	movs	r3, r0
 8003080:	2216      	movs	r2, #22
 8003082:	601a      	str	r2, [r3, #0]
  return -1;
 8003084:	2301      	movs	r3, #1
 8003086:	425b      	negs	r3, r3
}
 8003088:	0018      	movs	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	b002      	add	sp, #8
 800308e:	bd80      	pop	{r7, pc}

08003090 <_exit>:

void _exit (int status)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003098:	2301      	movs	r3, #1
 800309a:	425a      	negs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	0011      	movs	r1, r2
 80030a0:	0018      	movs	r0, r3
 80030a2:	f7ff ffe5 	bl	8003070 <_kill>
  while (1) {}    /* Make sure we hang here */
 80030a6:	e7fe      	b.n	80030a6 <_exit+0x16>

080030a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b086      	sub	sp, #24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	60f8      	str	r0, [r7, #12]
 80030b0:	60b9      	str	r1, [r7, #8]
 80030b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030b4:	2300      	movs	r3, #0
 80030b6:	617b      	str	r3, [r7, #20]
 80030b8:	e00a      	b.n	80030d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80030ba:	e000      	b.n	80030be <_read+0x16>
 80030bc:	bf00      	nop
 80030be:	0001      	movs	r1, r0
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	1c5a      	adds	r2, r3, #1
 80030c4:	60ba      	str	r2, [r7, #8]
 80030c6:	b2ca      	uxtb	r2, r1
 80030c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	3301      	adds	r3, #1
 80030ce:	617b      	str	r3, [r7, #20]
 80030d0:	697a      	ldr	r2, [r7, #20]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	dbf0      	blt.n	80030ba <_read+0x12>
  }

  return len;
 80030d8:	687b      	ldr	r3, [r7, #4]
}
 80030da:	0018      	movs	r0, r3
 80030dc:	46bd      	mov	sp, r7
 80030de:	b006      	add	sp, #24
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b086      	sub	sp, #24
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	60f8      	str	r0, [r7, #12]
 80030ea:	60b9      	str	r1, [r7, #8]
 80030ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ee:	2300      	movs	r3, #0
 80030f0:	617b      	str	r3, [r7, #20]
 80030f2:	e009      	b.n	8003108 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	1c5a      	adds	r2, r3, #1
 80030f8:	60ba      	str	r2, [r7, #8]
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	0018      	movs	r0, r3
 80030fe:	e000      	b.n	8003102 <_write+0x20>
 8003100:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	3301      	adds	r3, #1
 8003106:	617b      	str	r3, [r7, #20]
 8003108:	697a      	ldr	r2, [r7, #20]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	429a      	cmp	r2, r3
 800310e:	dbf1      	blt.n	80030f4 <_write+0x12>
  }
  return len;
 8003110:	687b      	ldr	r3, [r7, #4]
}
 8003112:	0018      	movs	r0, r3
 8003114:	46bd      	mov	sp, r7
 8003116:	b006      	add	sp, #24
 8003118:	bd80      	pop	{r7, pc}

0800311a <_close>:

int _close(int file)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	b082      	sub	sp, #8
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003122:	2301      	movs	r3, #1
 8003124:	425b      	negs	r3, r3
}
 8003126:	0018      	movs	r0, r3
 8003128:	46bd      	mov	sp, r7
 800312a:	b002      	add	sp, #8
 800312c:	bd80      	pop	{r7, pc}

0800312e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800312e:	b580      	push	{r7, lr}
 8003130:	b082      	sub	sp, #8
 8003132:	af00      	add	r7, sp, #0
 8003134:	6078      	str	r0, [r7, #4]
 8003136:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	2280      	movs	r2, #128	; 0x80
 800313c:	0192      	lsls	r2, r2, #6
 800313e:	605a      	str	r2, [r3, #4]
  return 0;
 8003140:	2300      	movs	r3, #0
}
 8003142:	0018      	movs	r0, r3
 8003144:	46bd      	mov	sp, r7
 8003146:	b002      	add	sp, #8
 8003148:	bd80      	pop	{r7, pc}

0800314a <_isatty>:

int _isatty(int file)
{
 800314a:	b580      	push	{r7, lr}
 800314c:	b082      	sub	sp, #8
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003152:	2301      	movs	r3, #1
}
 8003154:	0018      	movs	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	b002      	add	sp, #8
 800315a:	bd80      	pop	{r7, pc}

0800315c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b084      	sub	sp, #16
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003168:	2300      	movs	r3, #0
}
 800316a:	0018      	movs	r0, r3
 800316c:	46bd      	mov	sp, r7
 800316e:	b004      	add	sp, #16
 8003170:	bd80      	pop	{r7, pc}
	...

08003174 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b086      	sub	sp, #24
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800317c:	4a14      	ldr	r2, [pc, #80]	; (80031d0 <_sbrk+0x5c>)
 800317e:	4b15      	ldr	r3, [pc, #84]	; (80031d4 <_sbrk+0x60>)
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003188:	4b13      	ldr	r3, [pc, #76]	; (80031d8 <_sbrk+0x64>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d102      	bne.n	8003196 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003190:	4b11      	ldr	r3, [pc, #68]	; (80031d8 <_sbrk+0x64>)
 8003192:	4a12      	ldr	r2, [pc, #72]	; (80031dc <_sbrk+0x68>)
 8003194:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003196:	4b10      	ldr	r3, [pc, #64]	; (80031d8 <_sbrk+0x64>)
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	18d3      	adds	r3, r2, r3
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d207      	bcs.n	80031b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031a4:	f005 f9ee 	bl	8008584 <__errno>
 80031a8:	0003      	movs	r3, r0
 80031aa:	220c      	movs	r2, #12
 80031ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031ae:	2301      	movs	r3, #1
 80031b0:	425b      	negs	r3, r3
 80031b2:	e009      	b.n	80031c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031b4:	4b08      	ldr	r3, [pc, #32]	; (80031d8 <_sbrk+0x64>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031ba:	4b07      	ldr	r3, [pc, #28]	; (80031d8 <_sbrk+0x64>)
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	18d2      	adds	r2, r2, r3
 80031c2:	4b05      	ldr	r3, [pc, #20]	; (80031d8 <_sbrk+0x64>)
 80031c4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80031c6:	68fb      	ldr	r3, [r7, #12]
}
 80031c8:	0018      	movs	r0, r3
 80031ca:	46bd      	mov	sp, r7
 80031cc:	b006      	add	sp, #24
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	20009000 	.word	0x20009000
 80031d4:	00000400 	.word	0x00000400
 80031d8:	20000634 	.word	0x20000634
 80031dc:	20000788 	.word	0x20000788

080031e0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031e4:	46c0      	nop			; (mov r8, r8)
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
	...

080031ec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80031ec:	480d      	ldr	r0, [pc, #52]	; (8003224 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80031ee:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80031f0:	f7ff fff6 	bl	80031e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031f4:	480c      	ldr	r0, [pc, #48]	; (8003228 <LoopForever+0x6>)
  ldr r1, =_edata
 80031f6:	490d      	ldr	r1, [pc, #52]	; (800322c <LoopForever+0xa>)
  ldr r2, =_sidata
 80031f8:	4a0d      	ldr	r2, [pc, #52]	; (8003230 <LoopForever+0xe>)
  movs r3, #0
 80031fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031fc:	e002      	b.n	8003204 <LoopCopyDataInit>

080031fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003200:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003202:	3304      	adds	r3, #4

08003204 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003204:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003206:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003208:	d3f9      	bcc.n	80031fe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800320a:	4a0a      	ldr	r2, [pc, #40]	; (8003234 <LoopForever+0x12>)
  ldr r4, =_ebss
 800320c:	4c0a      	ldr	r4, [pc, #40]	; (8003238 <LoopForever+0x16>)
  movs r3, #0
 800320e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003210:	e001      	b.n	8003216 <LoopFillZerobss>

08003212 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003212:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003214:	3204      	adds	r2, #4

08003216 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003216:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003218:	d3fb      	bcc.n	8003212 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800321a:	f005 f9b9 	bl	8008590 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800321e:	f7ff f995 	bl	800254c <main>

08003222 <LoopForever>:

LoopForever:
  b LoopForever
 8003222:	e7fe      	b.n	8003222 <LoopForever>
  ldr   r0, =_estack
 8003224:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8003228:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800322c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8003230:	0800be24 	.word	0x0800be24
  ldr r2, =_sbss
 8003234:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8003238:	20000788 	.word	0x20000788

0800323c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800323c:	e7fe      	b.n	800323c <ADC1_COMP_IRQHandler>
	...

08003240 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003246:	1dfb      	adds	r3, r7, #7
 8003248:	2200      	movs	r2, #0
 800324a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800324c:	4b0b      	ldr	r3, [pc, #44]	; (800327c <HAL_Init+0x3c>)
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	4b0a      	ldr	r3, [pc, #40]	; (800327c <HAL_Init+0x3c>)
 8003252:	2180      	movs	r1, #128	; 0x80
 8003254:	0049      	lsls	r1, r1, #1
 8003256:	430a      	orrs	r2, r1
 8003258:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800325a:	2000      	movs	r0, #0
 800325c:	f000 f810 	bl	8003280 <HAL_InitTick>
 8003260:	1e03      	subs	r3, r0, #0
 8003262:	d003      	beq.n	800326c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003264:	1dfb      	adds	r3, r7, #7
 8003266:	2201      	movs	r2, #1
 8003268:	701a      	strb	r2, [r3, #0]
 800326a:	e001      	b.n	8003270 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800326c:	f7ff fcf6 	bl	8002c5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003270:	1dfb      	adds	r3, r7, #7
 8003272:	781b      	ldrb	r3, [r3, #0]
}
 8003274:	0018      	movs	r0, r3
 8003276:	46bd      	mov	sp, r7
 8003278:	b002      	add	sp, #8
 800327a:	bd80      	pop	{r7, pc}
 800327c:	40022000 	.word	0x40022000

08003280 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003280:	b590      	push	{r4, r7, lr}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003288:	230f      	movs	r3, #15
 800328a:	18fb      	adds	r3, r7, r3
 800328c:	2200      	movs	r2, #0
 800328e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003290:	4b1d      	ldr	r3, [pc, #116]	; (8003308 <HAL_InitTick+0x88>)
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d02b      	beq.n	80032f0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003298:	4b1c      	ldr	r3, [pc, #112]	; (800330c <HAL_InitTick+0x8c>)
 800329a:	681c      	ldr	r4, [r3, #0]
 800329c:	4b1a      	ldr	r3, [pc, #104]	; (8003308 <HAL_InitTick+0x88>)
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	0019      	movs	r1, r3
 80032a2:	23fa      	movs	r3, #250	; 0xfa
 80032a4:	0098      	lsls	r0, r3, #2
 80032a6:	f7fc ff49 	bl	800013c <__udivsi3>
 80032aa:	0003      	movs	r3, r0
 80032ac:	0019      	movs	r1, r3
 80032ae:	0020      	movs	r0, r4
 80032b0:	f7fc ff44 	bl	800013c <__udivsi3>
 80032b4:	0003      	movs	r3, r0
 80032b6:	0018      	movs	r0, r3
 80032b8:	f000 f919 	bl	80034ee <HAL_SYSTICK_Config>
 80032bc:	1e03      	subs	r3, r0, #0
 80032be:	d112      	bne.n	80032e6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2b03      	cmp	r3, #3
 80032c4:	d80a      	bhi.n	80032dc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032c6:	6879      	ldr	r1, [r7, #4]
 80032c8:	2301      	movs	r3, #1
 80032ca:	425b      	negs	r3, r3
 80032cc:	2200      	movs	r2, #0
 80032ce:	0018      	movs	r0, r3
 80032d0:	f000 f8e8 	bl	80034a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80032d4:	4b0e      	ldr	r3, [pc, #56]	; (8003310 <HAL_InitTick+0x90>)
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	601a      	str	r2, [r3, #0]
 80032da:	e00d      	b.n	80032f8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80032dc:	230f      	movs	r3, #15
 80032de:	18fb      	adds	r3, r7, r3
 80032e0:	2201      	movs	r2, #1
 80032e2:	701a      	strb	r2, [r3, #0]
 80032e4:	e008      	b.n	80032f8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80032e6:	230f      	movs	r3, #15
 80032e8:	18fb      	adds	r3, r7, r3
 80032ea:	2201      	movs	r2, #1
 80032ec:	701a      	strb	r2, [r3, #0]
 80032ee:	e003      	b.n	80032f8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80032f0:	230f      	movs	r3, #15
 80032f2:	18fb      	adds	r3, r7, r3
 80032f4:	2201      	movs	r2, #1
 80032f6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80032f8:	230f      	movs	r3, #15
 80032fa:	18fb      	adds	r3, r7, r3
 80032fc:	781b      	ldrb	r3, [r3, #0]
}
 80032fe:	0018      	movs	r0, r3
 8003300:	46bd      	mov	sp, r7
 8003302:	b005      	add	sp, #20
 8003304:	bd90      	pop	{r4, r7, pc}
 8003306:	46c0      	nop			; (mov r8, r8)
 8003308:	20000018 	.word	0x20000018
 800330c:	20000010 	.word	0x20000010
 8003310:	20000014 	.word	0x20000014

08003314 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003318:	4b05      	ldr	r3, [pc, #20]	; (8003330 <HAL_IncTick+0x1c>)
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	001a      	movs	r2, r3
 800331e:	4b05      	ldr	r3, [pc, #20]	; (8003334 <HAL_IncTick+0x20>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	18d2      	adds	r2, r2, r3
 8003324:	4b03      	ldr	r3, [pc, #12]	; (8003334 <HAL_IncTick+0x20>)
 8003326:	601a      	str	r2, [r3, #0]
}
 8003328:	46c0      	nop			; (mov r8, r8)
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	46c0      	nop			; (mov r8, r8)
 8003330:	20000018 	.word	0x20000018
 8003334:	20000638 	.word	0x20000638

08003338 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
  return uwTick;
 800333c:	4b02      	ldr	r3, [pc, #8]	; (8003348 <HAL_GetTick+0x10>)
 800333e:	681b      	ldr	r3, [r3, #0]
}
 8003340:	0018      	movs	r0, r3
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	46c0      	nop			; (mov r8, r8)
 8003348:	20000638 	.word	0x20000638

0800334c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	0002      	movs	r2, r0
 8003354:	1dfb      	adds	r3, r7, #7
 8003356:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003358:	1dfb      	adds	r3, r7, #7
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	2b7f      	cmp	r3, #127	; 0x7f
 800335e:	d809      	bhi.n	8003374 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003360:	1dfb      	adds	r3, r7, #7
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	001a      	movs	r2, r3
 8003366:	231f      	movs	r3, #31
 8003368:	401a      	ands	r2, r3
 800336a:	4b04      	ldr	r3, [pc, #16]	; (800337c <__NVIC_EnableIRQ+0x30>)
 800336c:	2101      	movs	r1, #1
 800336e:	4091      	lsls	r1, r2
 8003370:	000a      	movs	r2, r1
 8003372:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003374:	46c0      	nop			; (mov r8, r8)
 8003376:	46bd      	mov	sp, r7
 8003378:	b002      	add	sp, #8
 800337a:	bd80      	pop	{r7, pc}
 800337c:	e000e100 	.word	0xe000e100

08003380 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003380:	b590      	push	{r4, r7, lr}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	0002      	movs	r2, r0
 8003388:	6039      	str	r1, [r7, #0]
 800338a:	1dfb      	adds	r3, r7, #7
 800338c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800338e:	1dfb      	adds	r3, r7, #7
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	2b7f      	cmp	r3, #127	; 0x7f
 8003394:	d828      	bhi.n	80033e8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003396:	4a2f      	ldr	r2, [pc, #188]	; (8003454 <__NVIC_SetPriority+0xd4>)
 8003398:	1dfb      	adds	r3, r7, #7
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	b25b      	sxtb	r3, r3
 800339e:	089b      	lsrs	r3, r3, #2
 80033a0:	33c0      	adds	r3, #192	; 0xc0
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	589b      	ldr	r3, [r3, r2]
 80033a6:	1dfa      	adds	r2, r7, #7
 80033a8:	7812      	ldrb	r2, [r2, #0]
 80033aa:	0011      	movs	r1, r2
 80033ac:	2203      	movs	r2, #3
 80033ae:	400a      	ands	r2, r1
 80033b0:	00d2      	lsls	r2, r2, #3
 80033b2:	21ff      	movs	r1, #255	; 0xff
 80033b4:	4091      	lsls	r1, r2
 80033b6:	000a      	movs	r2, r1
 80033b8:	43d2      	mvns	r2, r2
 80033ba:	401a      	ands	r2, r3
 80033bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	019b      	lsls	r3, r3, #6
 80033c2:	22ff      	movs	r2, #255	; 0xff
 80033c4:	401a      	ands	r2, r3
 80033c6:	1dfb      	adds	r3, r7, #7
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	0018      	movs	r0, r3
 80033cc:	2303      	movs	r3, #3
 80033ce:	4003      	ands	r3, r0
 80033d0:	00db      	lsls	r3, r3, #3
 80033d2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033d4:	481f      	ldr	r0, [pc, #124]	; (8003454 <__NVIC_SetPriority+0xd4>)
 80033d6:	1dfb      	adds	r3, r7, #7
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	b25b      	sxtb	r3, r3
 80033dc:	089b      	lsrs	r3, r3, #2
 80033de:	430a      	orrs	r2, r1
 80033e0:	33c0      	adds	r3, #192	; 0xc0
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80033e6:	e031      	b.n	800344c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033e8:	4a1b      	ldr	r2, [pc, #108]	; (8003458 <__NVIC_SetPriority+0xd8>)
 80033ea:	1dfb      	adds	r3, r7, #7
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	0019      	movs	r1, r3
 80033f0:	230f      	movs	r3, #15
 80033f2:	400b      	ands	r3, r1
 80033f4:	3b08      	subs	r3, #8
 80033f6:	089b      	lsrs	r3, r3, #2
 80033f8:	3306      	adds	r3, #6
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	18d3      	adds	r3, r2, r3
 80033fe:	3304      	adds	r3, #4
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	1dfa      	adds	r2, r7, #7
 8003404:	7812      	ldrb	r2, [r2, #0]
 8003406:	0011      	movs	r1, r2
 8003408:	2203      	movs	r2, #3
 800340a:	400a      	ands	r2, r1
 800340c:	00d2      	lsls	r2, r2, #3
 800340e:	21ff      	movs	r1, #255	; 0xff
 8003410:	4091      	lsls	r1, r2
 8003412:	000a      	movs	r2, r1
 8003414:	43d2      	mvns	r2, r2
 8003416:	401a      	ands	r2, r3
 8003418:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	019b      	lsls	r3, r3, #6
 800341e:	22ff      	movs	r2, #255	; 0xff
 8003420:	401a      	ands	r2, r3
 8003422:	1dfb      	adds	r3, r7, #7
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	0018      	movs	r0, r3
 8003428:	2303      	movs	r3, #3
 800342a:	4003      	ands	r3, r0
 800342c:	00db      	lsls	r3, r3, #3
 800342e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003430:	4809      	ldr	r0, [pc, #36]	; (8003458 <__NVIC_SetPriority+0xd8>)
 8003432:	1dfb      	adds	r3, r7, #7
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	001c      	movs	r4, r3
 8003438:	230f      	movs	r3, #15
 800343a:	4023      	ands	r3, r4
 800343c:	3b08      	subs	r3, #8
 800343e:	089b      	lsrs	r3, r3, #2
 8003440:	430a      	orrs	r2, r1
 8003442:	3306      	adds	r3, #6
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	18c3      	adds	r3, r0, r3
 8003448:	3304      	adds	r3, #4
 800344a:	601a      	str	r2, [r3, #0]
}
 800344c:	46c0      	nop			; (mov r8, r8)
 800344e:	46bd      	mov	sp, r7
 8003450:	b003      	add	sp, #12
 8003452:	bd90      	pop	{r4, r7, pc}
 8003454:	e000e100 	.word	0xe000e100
 8003458:	e000ed00 	.word	0xe000ed00

0800345c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	1e5a      	subs	r2, r3, #1
 8003468:	2380      	movs	r3, #128	; 0x80
 800346a:	045b      	lsls	r3, r3, #17
 800346c:	429a      	cmp	r2, r3
 800346e:	d301      	bcc.n	8003474 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003470:	2301      	movs	r3, #1
 8003472:	e010      	b.n	8003496 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003474:	4b0a      	ldr	r3, [pc, #40]	; (80034a0 <SysTick_Config+0x44>)
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	3a01      	subs	r2, #1
 800347a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800347c:	2301      	movs	r3, #1
 800347e:	425b      	negs	r3, r3
 8003480:	2103      	movs	r1, #3
 8003482:	0018      	movs	r0, r3
 8003484:	f7ff ff7c 	bl	8003380 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003488:	4b05      	ldr	r3, [pc, #20]	; (80034a0 <SysTick_Config+0x44>)
 800348a:	2200      	movs	r2, #0
 800348c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800348e:	4b04      	ldr	r3, [pc, #16]	; (80034a0 <SysTick_Config+0x44>)
 8003490:	2207      	movs	r2, #7
 8003492:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003494:	2300      	movs	r3, #0
}
 8003496:	0018      	movs	r0, r3
 8003498:	46bd      	mov	sp, r7
 800349a:	b002      	add	sp, #8
 800349c:	bd80      	pop	{r7, pc}
 800349e:	46c0      	nop			; (mov r8, r8)
 80034a0:	e000e010 	.word	0xe000e010

080034a4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60b9      	str	r1, [r7, #8]
 80034ac:	607a      	str	r2, [r7, #4]
 80034ae:	210f      	movs	r1, #15
 80034b0:	187b      	adds	r3, r7, r1
 80034b2:	1c02      	adds	r2, r0, #0
 80034b4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80034b6:	68ba      	ldr	r2, [r7, #8]
 80034b8:	187b      	adds	r3, r7, r1
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	b25b      	sxtb	r3, r3
 80034be:	0011      	movs	r1, r2
 80034c0:	0018      	movs	r0, r3
 80034c2:	f7ff ff5d 	bl	8003380 <__NVIC_SetPriority>
}
 80034c6:	46c0      	nop			; (mov r8, r8)
 80034c8:	46bd      	mov	sp, r7
 80034ca:	b004      	add	sp, #16
 80034cc:	bd80      	pop	{r7, pc}

080034ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ce:	b580      	push	{r7, lr}
 80034d0:	b082      	sub	sp, #8
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	0002      	movs	r2, r0
 80034d6:	1dfb      	adds	r3, r7, #7
 80034d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034da:	1dfb      	adds	r3, r7, #7
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	b25b      	sxtb	r3, r3
 80034e0:	0018      	movs	r0, r3
 80034e2:	f7ff ff33 	bl	800334c <__NVIC_EnableIRQ>
}
 80034e6:	46c0      	nop			; (mov r8, r8)
 80034e8:	46bd      	mov	sp, r7
 80034ea:	b002      	add	sp, #8
 80034ec:	bd80      	pop	{r7, pc}

080034ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034ee:	b580      	push	{r7, lr}
 80034f0:	b082      	sub	sp, #8
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	0018      	movs	r0, r3
 80034fa:	f7ff ffaf 	bl	800345c <SysTick_Config>
 80034fe:	0003      	movs	r3, r0
}
 8003500:	0018      	movs	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	b002      	add	sp, #8
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b086      	sub	sp, #24
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003512:	2300      	movs	r3, #0
 8003514:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003516:	e147      	b.n	80037a8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2101      	movs	r1, #1
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	4091      	lsls	r1, r2
 8003522:	000a      	movs	r2, r1
 8003524:	4013      	ands	r3, r2
 8003526:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d100      	bne.n	8003530 <HAL_GPIO_Init+0x28>
 800352e:	e138      	b.n	80037a2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	2203      	movs	r2, #3
 8003536:	4013      	ands	r3, r2
 8003538:	2b01      	cmp	r3, #1
 800353a:	d005      	beq.n	8003548 <HAL_GPIO_Init+0x40>
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	2203      	movs	r2, #3
 8003542:	4013      	ands	r3, r2
 8003544:	2b02      	cmp	r3, #2
 8003546:	d130      	bne.n	80035aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	2203      	movs	r2, #3
 8003554:	409a      	lsls	r2, r3
 8003556:	0013      	movs	r3, r2
 8003558:	43da      	mvns	r2, r3
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	4013      	ands	r3, r2
 800355e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	68da      	ldr	r2, [r3, #12]
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	409a      	lsls	r2, r3
 800356a:	0013      	movs	r3, r2
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	4313      	orrs	r3, r2
 8003570:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800357e:	2201      	movs	r2, #1
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	409a      	lsls	r2, r3
 8003584:	0013      	movs	r3, r2
 8003586:	43da      	mvns	r2, r3
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	4013      	ands	r3, r2
 800358c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	091b      	lsrs	r3, r3, #4
 8003594:	2201      	movs	r2, #1
 8003596:	401a      	ands	r2, r3
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	409a      	lsls	r2, r3
 800359c:	0013      	movs	r3, r2
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	693a      	ldr	r2, [r7, #16]
 80035a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	2203      	movs	r2, #3
 80035b0:	4013      	ands	r3, r2
 80035b2:	2b03      	cmp	r3, #3
 80035b4:	d017      	beq.n	80035e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	2203      	movs	r2, #3
 80035c2:	409a      	lsls	r2, r3
 80035c4:	0013      	movs	r3, r2
 80035c6:	43da      	mvns	r2, r3
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	4013      	ands	r3, r2
 80035cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	689a      	ldr	r2, [r3, #8]
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	005b      	lsls	r3, r3, #1
 80035d6:	409a      	lsls	r2, r3
 80035d8:	0013      	movs	r3, r2
 80035da:	693a      	ldr	r2, [r7, #16]
 80035dc:	4313      	orrs	r3, r2
 80035de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	693a      	ldr	r2, [r7, #16]
 80035e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2203      	movs	r2, #3
 80035ec:	4013      	ands	r3, r2
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d123      	bne.n	800363a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	08da      	lsrs	r2, r3, #3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	3208      	adds	r2, #8
 80035fa:	0092      	lsls	r2, r2, #2
 80035fc:	58d3      	ldr	r3, [r2, r3]
 80035fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	2207      	movs	r2, #7
 8003604:	4013      	ands	r3, r2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	220f      	movs	r2, #15
 800360a:	409a      	lsls	r2, r3
 800360c:	0013      	movs	r3, r2
 800360e:	43da      	mvns	r2, r3
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	4013      	ands	r3, r2
 8003614:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	691a      	ldr	r2, [r3, #16]
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	2107      	movs	r1, #7
 800361e:	400b      	ands	r3, r1
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	409a      	lsls	r2, r3
 8003624:	0013      	movs	r3, r2
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	4313      	orrs	r3, r2
 800362a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	08da      	lsrs	r2, r3, #3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	3208      	adds	r2, #8
 8003634:	0092      	lsls	r2, r2, #2
 8003636:	6939      	ldr	r1, [r7, #16]
 8003638:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	2203      	movs	r2, #3
 8003646:	409a      	lsls	r2, r3
 8003648:	0013      	movs	r3, r2
 800364a:	43da      	mvns	r2, r3
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	4013      	ands	r3, r2
 8003650:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	2203      	movs	r2, #3
 8003658:	401a      	ands	r2, r3
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	409a      	lsls	r2, r3
 8003660:	0013      	movs	r3, r2
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	4313      	orrs	r3, r2
 8003666:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	23c0      	movs	r3, #192	; 0xc0
 8003674:	029b      	lsls	r3, r3, #10
 8003676:	4013      	ands	r3, r2
 8003678:	d100      	bne.n	800367c <HAL_GPIO_Init+0x174>
 800367a:	e092      	b.n	80037a2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800367c:	4a50      	ldr	r2, [pc, #320]	; (80037c0 <HAL_GPIO_Init+0x2b8>)
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	089b      	lsrs	r3, r3, #2
 8003682:	3318      	adds	r3, #24
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	589b      	ldr	r3, [r3, r2]
 8003688:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	2203      	movs	r2, #3
 800368e:	4013      	ands	r3, r2
 8003690:	00db      	lsls	r3, r3, #3
 8003692:	220f      	movs	r2, #15
 8003694:	409a      	lsls	r2, r3
 8003696:	0013      	movs	r3, r2
 8003698:	43da      	mvns	r2, r3
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	4013      	ands	r3, r2
 800369e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	23a0      	movs	r3, #160	; 0xa0
 80036a4:	05db      	lsls	r3, r3, #23
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d013      	beq.n	80036d2 <HAL_GPIO_Init+0x1ca>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a45      	ldr	r2, [pc, #276]	; (80037c4 <HAL_GPIO_Init+0x2bc>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d00d      	beq.n	80036ce <HAL_GPIO_Init+0x1c6>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a44      	ldr	r2, [pc, #272]	; (80037c8 <HAL_GPIO_Init+0x2c0>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d007      	beq.n	80036ca <HAL_GPIO_Init+0x1c2>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a43      	ldr	r2, [pc, #268]	; (80037cc <HAL_GPIO_Init+0x2c4>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d101      	bne.n	80036c6 <HAL_GPIO_Init+0x1be>
 80036c2:	2303      	movs	r3, #3
 80036c4:	e006      	b.n	80036d4 <HAL_GPIO_Init+0x1cc>
 80036c6:	2305      	movs	r3, #5
 80036c8:	e004      	b.n	80036d4 <HAL_GPIO_Init+0x1cc>
 80036ca:	2302      	movs	r3, #2
 80036cc:	e002      	b.n	80036d4 <HAL_GPIO_Init+0x1cc>
 80036ce:	2301      	movs	r3, #1
 80036d0:	e000      	b.n	80036d4 <HAL_GPIO_Init+0x1cc>
 80036d2:	2300      	movs	r3, #0
 80036d4:	697a      	ldr	r2, [r7, #20]
 80036d6:	2103      	movs	r1, #3
 80036d8:	400a      	ands	r2, r1
 80036da:	00d2      	lsls	r2, r2, #3
 80036dc:	4093      	lsls	r3, r2
 80036de:	693a      	ldr	r2, [r7, #16]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80036e4:	4936      	ldr	r1, [pc, #216]	; (80037c0 <HAL_GPIO_Init+0x2b8>)
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	089b      	lsrs	r3, r3, #2
 80036ea:	3318      	adds	r3, #24
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80036f2:	4b33      	ldr	r3, [pc, #204]	; (80037c0 <HAL_GPIO_Init+0x2b8>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	43da      	mvns	r2, r3
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	4013      	ands	r3, r2
 8003700:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	2380      	movs	r3, #128	; 0x80
 8003708:	035b      	lsls	r3, r3, #13
 800370a:	4013      	ands	r3, r2
 800370c:	d003      	beq.n	8003716 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800370e:	693a      	ldr	r2, [r7, #16]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	4313      	orrs	r3, r2
 8003714:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003716:	4b2a      	ldr	r3, [pc, #168]	; (80037c0 <HAL_GPIO_Init+0x2b8>)
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800371c:	4b28      	ldr	r3, [pc, #160]	; (80037c0 <HAL_GPIO_Init+0x2b8>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	43da      	mvns	r2, r3
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	4013      	ands	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685a      	ldr	r2, [r3, #4]
 8003730:	2380      	movs	r3, #128	; 0x80
 8003732:	039b      	lsls	r3, r3, #14
 8003734:	4013      	ands	r3, r2
 8003736:	d003      	beq.n	8003740 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003738:	693a      	ldr	r2, [r7, #16]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	4313      	orrs	r3, r2
 800373e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003740:	4b1f      	ldr	r3, [pc, #124]	; (80037c0 <HAL_GPIO_Init+0x2b8>)
 8003742:	693a      	ldr	r2, [r7, #16]
 8003744:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003746:	4a1e      	ldr	r2, [pc, #120]	; (80037c0 <HAL_GPIO_Init+0x2b8>)
 8003748:	2384      	movs	r3, #132	; 0x84
 800374a:	58d3      	ldr	r3, [r2, r3]
 800374c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	43da      	mvns	r2, r3
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	4013      	ands	r3, r2
 8003756:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	685a      	ldr	r2, [r3, #4]
 800375c:	2380      	movs	r3, #128	; 0x80
 800375e:	029b      	lsls	r3, r3, #10
 8003760:	4013      	ands	r3, r2
 8003762:	d003      	beq.n	800376c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003764:	693a      	ldr	r2, [r7, #16]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	4313      	orrs	r3, r2
 800376a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800376c:	4914      	ldr	r1, [pc, #80]	; (80037c0 <HAL_GPIO_Init+0x2b8>)
 800376e:	2284      	movs	r2, #132	; 0x84
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003774:	4a12      	ldr	r2, [pc, #72]	; (80037c0 <HAL_GPIO_Init+0x2b8>)
 8003776:	2380      	movs	r3, #128	; 0x80
 8003778:	58d3      	ldr	r3, [r2, r3]
 800377a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	43da      	mvns	r2, r3
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	4013      	ands	r3, r2
 8003784:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685a      	ldr	r2, [r3, #4]
 800378a:	2380      	movs	r3, #128	; 0x80
 800378c:	025b      	lsls	r3, r3, #9
 800378e:	4013      	ands	r3, r2
 8003790:	d003      	beq.n	800379a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	4313      	orrs	r3, r2
 8003798:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800379a:	4909      	ldr	r1, [pc, #36]	; (80037c0 <HAL_GPIO_Init+0x2b8>)
 800379c:	2280      	movs	r2, #128	; 0x80
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	3301      	adds	r3, #1
 80037a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	40da      	lsrs	r2, r3
 80037b0:	1e13      	subs	r3, r2, #0
 80037b2:	d000      	beq.n	80037b6 <HAL_GPIO_Init+0x2ae>
 80037b4:	e6b0      	b.n	8003518 <HAL_GPIO_Init+0x10>
  }
}
 80037b6:	46c0      	nop			; (mov r8, r8)
 80037b8:	46c0      	nop			; (mov r8, r8)
 80037ba:	46bd      	mov	sp, r7
 80037bc:	b006      	add	sp, #24
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	40021800 	.word	0x40021800
 80037c4:	50000400 	.word	0x50000400
 80037c8:	50000800 	.word	0x50000800
 80037cc:	50000c00 	.word	0x50000c00

080037d0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b086      	sub	sp, #24
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80037da:	2300      	movs	r3, #0
 80037dc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80037de:	e0b4      	b.n	800394a <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80037e0:	2201      	movs	r2, #1
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	409a      	lsls	r2, r3
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	4013      	ands	r3, r2
 80037ea:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d100      	bne.n	80037f4 <HAL_GPIO_DeInit+0x24>
 80037f2:	e0a7      	b.n	8003944 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 80037f4:	4a5a      	ldr	r2, [pc, #360]	; (8003960 <HAL_GPIO_DeInit+0x190>)
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	089b      	lsrs	r3, r3, #2
 80037fa:	3318      	adds	r3, #24
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	589b      	ldr	r3, [r3, r2]
 8003800:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	2203      	movs	r2, #3
 8003806:	4013      	ands	r3, r2
 8003808:	00db      	lsls	r3, r3, #3
 800380a:	220f      	movs	r2, #15
 800380c:	409a      	lsls	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	4013      	ands	r3, r2
 8003812:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	23a0      	movs	r3, #160	; 0xa0
 8003818:	05db      	lsls	r3, r3, #23
 800381a:	429a      	cmp	r2, r3
 800381c:	d013      	beq.n	8003846 <HAL_GPIO_DeInit+0x76>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a50      	ldr	r2, [pc, #320]	; (8003964 <HAL_GPIO_DeInit+0x194>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d00d      	beq.n	8003842 <HAL_GPIO_DeInit+0x72>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a4f      	ldr	r2, [pc, #316]	; (8003968 <HAL_GPIO_DeInit+0x198>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d007      	beq.n	800383e <HAL_GPIO_DeInit+0x6e>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a4e      	ldr	r2, [pc, #312]	; (800396c <HAL_GPIO_DeInit+0x19c>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d101      	bne.n	800383a <HAL_GPIO_DeInit+0x6a>
 8003836:	2303      	movs	r3, #3
 8003838:	e006      	b.n	8003848 <HAL_GPIO_DeInit+0x78>
 800383a:	2305      	movs	r3, #5
 800383c:	e004      	b.n	8003848 <HAL_GPIO_DeInit+0x78>
 800383e:	2302      	movs	r3, #2
 8003840:	e002      	b.n	8003848 <HAL_GPIO_DeInit+0x78>
 8003842:	2301      	movs	r3, #1
 8003844:	e000      	b.n	8003848 <HAL_GPIO_DeInit+0x78>
 8003846:	2300      	movs	r3, #0
 8003848:	697a      	ldr	r2, [r7, #20]
 800384a:	2103      	movs	r1, #3
 800384c:	400a      	ands	r2, r1
 800384e:	00d2      	lsls	r2, r2, #3
 8003850:	4093      	lsls	r3, r2
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	429a      	cmp	r2, r3
 8003856:	d136      	bne.n	80038c6 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003858:	4a41      	ldr	r2, [pc, #260]	; (8003960 <HAL_GPIO_DeInit+0x190>)
 800385a:	2380      	movs	r3, #128	; 0x80
 800385c:	58d3      	ldr	r3, [r2, r3]
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	43d2      	mvns	r2, r2
 8003862:	493f      	ldr	r1, [pc, #252]	; (8003960 <HAL_GPIO_DeInit+0x190>)
 8003864:	4013      	ands	r3, r2
 8003866:	2280      	movs	r2, #128	; 0x80
 8003868:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 800386a:	4a3d      	ldr	r2, [pc, #244]	; (8003960 <HAL_GPIO_DeInit+0x190>)
 800386c:	2384      	movs	r3, #132	; 0x84
 800386e:	58d3      	ldr	r3, [r2, r3]
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	43d2      	mvns	r2, r2
 8003874:	493a      	ldr	r1, [pc, #232]	; (8003960 <HAL_GPIO_DeInit+0x190>)
 8003876:	4013      	ands	r3, r2
 8003878:	2284      	movs	r2, #132	; 0x84
 800387a:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800387c:	4b38      	ldr	r3, [pc, #224]	; (8003960 <HAL_GPIO_DeInit+0x190>)
 800387e:	685a      	ldr	r2, [r3, #4]
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	43d9      	mvns	r1, r3
 8003884:	4b36      	ldr	r3, [pc, #216]	; (8003960 <HAL_GPIO_DeInit+0x190>)
 8003886:	400a      	ands	r2, r1
 8003888:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800388a:	4b35      	ldr	r3, [pc, #212]	; (8003960 <HAL_GPIO_DeInit+0x190>)
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	43d9      	mvns	r1, r3
 8003892:	4b33      	ldr	r3, [pc, #204]	; (8003960 <HAL_GPIO_DeInit+0x190>)
 8003894:	400a      	ands	r2, r1
 8003896:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	2203      	movs	r2, #3
 800389c:	4013      	ands	r3, r2
 800389e:	00db      	lsls	r3, r3, #3
 80038a0:	220f      	movs	r2, #15
 80038a2:	409a      	lsls	r2, r3
 80038a4:	0013      	movs	r3, r2
 80038a6:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 80038a8:	4a2d      	ldr	r2, [pc, #180]	; (8003960 <HAL_GPIO_DeInit+0x190>)
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	089b      	lsrs	r3, r3, #2
 80038ae:	3318      	adds	r3, #24
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	589a      	ldr	r2, [r3, r2]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	43d9      	mvns	r1, r3
 80038b8:	4829      	ldr	r0, [pc, #164]	; (8003960 <HAL_GPIO_DeInit+0x190>)
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	089b      	lsrs	r3, r3, #2
 80038be:	400a      	ands	r2, r1
 80038c0:	3318      	adds	r3, #24
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	005b      	lsls	r3, r3, #1
 80038ce:	2103      	movs	r1, #3
 80038d0:	4099      	lsls	r1, r3
 80038d2:	000b      	movs	r3, r1
 80038d4:	431a      	orrs	r2, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	08da      	lsrs	r2, r3, #3
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	3208      	adds	r2, #8
 80038e2:	0092      	lsls	r2, r2, #2
 80038e4:	58d3      	ldr	r3, [r2, r3]
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	2107      	movs	r1, #7
 80038ea:	400a      	ands	r2, r1
 80038ec:	0092      	lsls	r2, r2, #2
 80038ee:	210f      	movs	r1, #15
 80038f0:	4091      	lsls	r1, r2
 80038f2:	000a      	movs	r2, r1
 80038f4:	43d1      	mvns	r1, r2
 80038f6:	697a      	ldr	r2, [r7, #20]
 80038f8:	08d2      	lsrs	r2, r2, #3
 80038fa:	4019      	ands	r1, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	3208      	adds	r2, #8
 8003900:	0092      	lsls	r2, r2, #2
 8003902:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	0052      	lsls	r2, r2, #1
 800390c:	2103      	movs	r1, #3
 800390e:	4091      	lsls	r1, r2
 8003910:	000a      	movs	r2, r1
 8003912:	43d2      	mvns	r2, r2
 8003914:	401a      	ands	r2, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	2101      	movs	r1, #1
 8003920:	697a      	ldr	r2, [r7, #20]
 8003922:	4091      	lsls	r1, r2
 8003924:	000a      	movs	r2, r1
 8003926:	43d2      	mvns	r2, r2
 8003928:	401a      	ands	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	697a      	ldr	r2, [r7, #20]
 8003934:	0052      	lsls	r2, r2, #1
 8003936:	2103      	movs	r1, #3
 8003938:	4091      	lsls	r1, r2
 800393a:	000a      	movs	r2, r1
 800393c:	43d2      	mvns	r2, r2
 800393e:	401a      	ands	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	3301      	adds	r3, #1
 8003948:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	40da      	lsrs	r2, r3
 8003950:	1e13      	subs	r3, r2, #0
 8003952:	d000      	beq.n	8003956 <HAL_GPIO_DeInit+0x186>
 8003954:	e744      	b.n	80037e0 <HAL_GPIO_DeInit+0x10>
  }
}
 8003956:	46c0      	nop			; (mov r8, r8)
 8003958:	46c0      	nop			; (mov r8, r8)
 800395a:	46bd      	mov	sp, r7
 800395c:	b006      	add	sp, #24
 800395e:	bd80      	pop	{r7, pc}
 8003960:	40021800 	.word	0x40021800
 8003964:	50000400 	.word	0x50000400
 8003968:	50000800 	.word	0x50000800
 800396c:	50000c00 	.word	0x50000c00

08003970 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	0008      	movs	r0, r1
 800397a:	0011      	movs	r1, r2
 800397c:	1cbb      	adds	r3, r7, #2
 800397e:	1c02      	adds	r2, r0, #0
 8003980:	801a      	strh	r2, [r3, #0]
 8003982:	1c7b      	adds	r3, r7, #1
 8003984:	1c0a      	adds	r2, r1, #0
 8003986:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003988:	1c7b      	adds	r3, r7, #1
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d004      	beq.n	800399a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003990:	1cbb      	adds	r3, r7, #2
 8003992:	881a      	ldrh	r2, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003998:	e003      	b.n	80039a2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800399a:	1cbb      	adds	r3, r7, #2
 800399c:	881a      	ldrh	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80039a2:	46c0      	nop			; (mov r8, r8)
 80039a4:	46bd      	mov	sp, r7
 80039a6:	b002      	add	sp, #8
 80039a8:	bd80      	pop	{r7, pc}
	...

080039ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d101      	bne.n	80039be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e082      	b.n	8003ac4 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2241      	movs	r2, #65	; 0x41
 80039c2:	5c9b      	ldrb	r3, [r3, r2]
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d107      	bne.n	80039da <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2240      	movs	r2, #64	; 0x40
 80039ce:	2100      	movs	r1, #0
 80039d0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	0018      	movs	r0, r3
 80039d6:	f7ff f965 	bl	8002ca4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2241      	movs	r2, #65	; 0x41
 80039de:	2124      	movs	r1, #36	; 0x24
 80039e0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2101      	movs	r1, #1
 80039ee:	438a      	bics	r2, r1
 80039f0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685a      	ldr	r2, [r3, #4]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4934      	ldr	r1, [pc, #208]	; (8003acc <HAL_I2C_Init+0x120>)
 80039fc:	400a      	ands	r2, r1
 80039fe:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	689a      	ldr	r2, [r3, #8]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4931      	ldr	r1, [pc, #196]	; (8003ad0 <HAL_I2C_Init+0x124>)
 8003a0c:	400a      	ands	r2, r1
 8003a0e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d108      	bne.n	8003a2a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689a      	ldr	r2, [r3, #8]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2180      	movs	r1, #128	; 0x80
 8003a22:	0209      	lsls	r1, r1, #8
 8003a24:	430a      	orrs	r2, r1
 8003a26:	609a      	str	r2, [r3, #8]
 8003a28:	e007      	b.n	8003a3a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	689a      	ldr	r2, [r3, #8]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2184      	movs	r1, #132	; 0x84
 8003a34:	0209      	lsls	r1, r1, #8
 8003a36:	430a      	orrs	r2, r1
 8003a38:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d104      	bne.n	8003a4c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2280      	movs	r2, #128	; 0x80
 8003a48:	0112      	lsls	r2, r2, #4
 8003a4a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685a      	ldr	r2, [r3, #4]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	491f      	ldr	r1, [pc, #124]	; (8003ad4 <HAL_I2C_Init+0x128>)
 8003a58:	430a      	orrs	r2, r1
 8003a5a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	68da      	ldr	r2, [r3, #12]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	491a      	ldr	r1, [pc, #104]	; (8003ad0 <HAL_I2C_Init+0x124>)
 8003a68:	400a      	ands	r2, r1
 8003a6a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	691a      	ldr	r2, [r3, #16]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	695b      	ldr	r3, [r3, #20]
 8003a74:	431a      	orrs	r2, r3
 8003a76:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	699b      	ldr	r3, [r3, #24]
 8003a7c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	69d9      	ldr	r1, [r3, #28]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a1a      	ldr	r2, [r3, #32]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2101      	movs	r1, #1
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2241      	movs	r2, #65	; 0x41
 8003ab0:	2120      	movs	r1, #32
 8003ab2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2242      	movs	r2, #66	; 0x42
 8003abe:	2100      	movs	r1, #0
 8003ac0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	0018      	movs	r0, r3
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	b002      	add	sp, #8
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	f0ffffff 	.word	0xf0ffffff
 8003ad0:	ffff7fff 	.word	0xffff7fff
 8003ad4:	02008000 	.word	0x02008000

08003ad8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2241      	movs	r2, #65	; 0x41
 8003ae6:	5c9b      	ldrb	r3, [r3, r2]
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b20      	cmp	r3, #32
 8003aec:	d138      	bne.n	8003b60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2240      	movs	r2, #64	; 0x40
 8003af2:	5c9b      	ldrb	r3, [r3, r2]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d101      	bne.n	8003afc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003af8:	2302      	movs	r3, #2
 8003afa:	e032      	b.n	8003b62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2240      	movs	r2, #64	; 0x40
 8003b00:	2101      	movs	r1, #1
 8003b02:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2241      	movs	r2, #65	; 0x41
 8003b08:	2124      	movs	r1, #36	; 0x24
 8003b0a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2101      	movs	r1, #1
 8003b18:	438a      	bics	r2, r1
 8003b1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4911      	ldr	r1, [pc, #68]	; (8003b6c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003b28:	400a      	ands	r2, r1
 8003b2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6819      	ldr	r1, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2101      	movs	r1, #1
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2241      	movs	r2, #65	; 0x41
 8003b50:	2120      	movs	r1, #32
 8003b52:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2240      	movs	r2, #64	; 0x40
 8003b58:	2100      	movs	r1, #0
 8003b5a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	e000      	b.n	8003b62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b60:	2302      	movs	r3, #2
  }
}
 8003b62:	0018      	movs	r0, r3
 8003b64:	46bd      	mov	sp, r7
 8003b66:	b002      	add	sp, #8
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	46c0      	nop			; (mov r8, r8)
 8003b6c:	ffffefff 	.word	0xffffefff

08003b70 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2241      	movs	r2, #65	; 0x41
 8003b7e:	5c9b      	ldrb	r3, [r3, r2]
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	2b20      	cmp	r3, #32
 8003b84:	d139      	bne.n	8003bfa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2240      	movs	r2, #64	; 0x40
 8003b8a:	5c9b      	ldrb	r3, [r3, r2]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d101      	bne.n	8003b94 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003b90:	2302      	movs	r3, #2
 8003b92:	e033      	b.n	8003bfc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2240      	movs	r2, #64	; 0x40
 8003b98:	2101      	movs	r1, #1
 8003b9a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2241      	movs	r2, #65	; 0x41
 8003ba0:	2124      	movs	r1, #36	; 0x24
 8003ba2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2101      	movs	r1, #1
 8003bb0:	438a      	bics	r2, r1
 8003bb2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	4a11      	ldr	r2, [pc, #68]	; (8003c04 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	021b      	lsls	r3, r3, #8
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	68fa      	ldr	r2, [r7, #12]
 8003bd4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2101      	movs	r1, #1
 8003be2:	430a      	orrs	r2, r1
 8003be4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2241      	movs	r2, #65	; 0x41
 8003bea:	2120      	movs	r1, #32
 8003bec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2240      	movs	r2, #64	; 0x40
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e000      	b.n	8003bfc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003bfa:	2302      	movs	r3, #2
  }
}
 8003bfc:	0018      	movs	r0, r3
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	b004      	add	sp, #16
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	fffff0ff 	.word	0xfffff0ff

08003c08 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003c10:	4b19      	ldr	r3, [pc, #100]	; (8003c78 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a19      	ldr	r2, [pc, #100]	; (8003c7c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003c16:	4013      	ands	r3, r2
 8003c18:	0019      	movs	r1, r3
 8003c1a:	4b17      	ldr	r3, [pc, #92]	; (8003c78 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	2380      	movs	r3, #128	; 0x80
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d11f      	bne.n	8003c6c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003c2c:	4b14      	ldr	r3, [pc, #80]	; (8003c80 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	0013      	movs	r3, r2
 8003c32:	005b      	lsls	r3, r3, #1
 8003c34:	189b      	adds	r3, r3, r2
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	4912      	ldr	r1, [pc, #72]	; (8003c84 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003c3a:	0018      	movs	r0, r3
 8003c3c:	f7fc fa7e 	bl	800013c <__udivsi3>
 8003c40:	0003      	movs	r3, r0
 8003c42:	3301      	adds	r3, #1
 8003c44:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c46:	e008      	b.n	8003c5a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d003      	beq.n	8003c56 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	3b01      	subs	r3, #1
 8003c52:	60fb      	str	r3, [r7, #12]
 8003c54:	e001      	b.n	8003c5a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e009      	b.n	8003c6e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c5a:	4b07      	ldr	r3, [pc, #28]	; (8003c78 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003c5c:	695a      	ldr	r2, [r3, #20]
 8003c5e:	2380      	movs	r3, #128	; 0x80
 8003c60:	00db      	lsls	r3, r3, #3
 8003c62:	401a      	ands	r2, r3
 8003c64:	2380      	movs	r3, #128	; 0x80
 8003c66:	00db      	lsls	r3, r3, #3
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d0ed      	beq.n	8003c48 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	0018      	movs	r0, r3
 8003c70:	46bd      	mov	sp, r7
 8003c72:	b004      	add	sp, #16
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	46c0      	nop			; (mov r8, r8)
 8003c78:	40007000 	.word	0x40007000
 8003c7c:	fffff9ff 	.word	0xfffff9ff
 8003c80:	20000010 	.word	0x20000010
 8003c84:	000f4240 	.word	0x000f4240

08003c88 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003c8c:	4b03      	ldr	r3, [pc, #12]	; (8003c9c <LL_RCC_GetAPB1Prescaler+0x14>)
 8003c8e:	689a      	ldr	r2, [r3, #8]
 8003c90:	23e0      	movs	r3, #224	; 0xe0
 8003c92:	01db      	lsls	r3, r3, #7
 8003c94:	4013      	ands	r3, r2
}
 8003c96:	0018      	movs	r0, r3
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	40021000 	.word	0x40021000

08003ca0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b088      	sub	sp, #32
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d101      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e2fe      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	4013      	ands	r3, r2
 8003cba:	d100      	bne.n	8003cbe <HAL_RCC_OscConfig+0x1e>
 8003cbc:	e07c      	b.n	8003db8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cbe:	4bc3      	ldr	r3, [pc, #780]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	2238      	movs	r2, #56	; 0x38
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cc8:	4bc0      	ldr	r3, [pc, #768]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	2203      	movs	r2, #3
 8003cce:	4013      	ands	r3, r2
 8003cd0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	2b10      	cmp	r3, #16
 8003cd6:	d102      	bne.n	8003cde <HAL_RCC_OscConfig+0x3e>
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	2b03      	cmp	r3, #3
 8003cdc:	d002      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	2b08      	cmp	r3, #8
 8003ce2:	d10b      	bne.n	8003cfc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ce4:	4bb9      	ldr	r3, [pc, #740]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	2380      	movs	r3, #128	; 0x80
 8003cea:	029b      	lsls	r3, r3, #10
 8003cec:	4013      	ands	r3, r2
 8003cee:	d062      	beq.n	8003db6 <HAL_RCC_OscConfig+0x116>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d15e      	bne.n	8003db6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e2d9      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685a      	ldr	r2, [r3, #4]
 8003d00:	2380      	movs	r3, #128	; 0x80
 8003d02:	025b      	lsls	r3, r3, #9
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d107      	bne.n	8003d18 <HAL_RCC_OscConfig+0x78>
 8003d08:	4bb0      	ldr	r3, [pc, #704]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	4baf      	ldr	r3, [pc, #700]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003d0e:	2180      	movs	r1, #128	; 0x80
 8003d10:	0249      	lsls	r1, r1, #9
 8003d12:	430a      	orrs	r2, r1
 8003d14:	601a      	str	r2, [r3, #0]
 8003d16:	e020      	b.n	8003d5a <HAL_RCC_OscConfig+0xba>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685a      	ldr	r2, [r3, #4]
 8003d1c:	23a0      	movs	r3, #160	; 0xa0
 8003d1e:	02db      	lsls	r3, r3, #11
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d10e      	bne.n	8003d42 <HAL_RCC_OscConfig+0xa2>
 8003d24:	4ba9      	ldr	r3, [pc, #676]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	4ba8      	ldr	r3, [pc, #672]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003d2a:	2180      	movs	r1, #128	; 0x80
 8003d2c:	02c9      	lsls	r1, r1, #11
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	601a      	str	r2, [r3, #0]
 8003d32:	4ba6      	ldr	r3, [pc, #664]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	4ba5      	ldr	r3, [pc, #660]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003d38:	2180      	movs	r1, #128	; 0x80
 8003d3a:	0249      	lsls	r1, r1, #9
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	601a      	str	r2, [r3, #0]
 8003d40:	e00b      	b.n	8003d5a <HAL_RCC_OscConfig+0xba>
 8003d42:	4ba2      	ldr	r3, [pc, #648]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	4ba1      	ldr	r3, [pc, #644]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003d48:	49a1      	ldr	r1, [pc, #644]	; (8003fd0 <HAL_RCC_OscConfig+0x330>)
 8003d4a:	400a      	ands	r2, r1
 8003d4c:	601a      	str	r2, [r3, #0]
 8003d4e:	4b9f      	ldr	r3, [pc, #636]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	4b9e      	ldr	r3, [pc, #632]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003d54:	499f      	ldr	r1, [pc, #636]	; (8003fd4 <HAL_RCC_OscConfig+0x334>)
 8003d56:	400a      	ands	r2, r1
 8003d58:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d014      	beq.n	8003d8c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d62:	f7ff fae9 	bl	8003338 <HAL_GetTick>
 8003d66:	0003      	movs	r3, r0
 8003d68:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d6a:	e008      	b.n	8003d7e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d6c:	f7ff fae4 	bl	8003338 <HAL_GetTick>
 8003d70:	0002      	movs	r2, r0
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b64      	cmp	r3, #100	; 0x64
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e298      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d7e:	4b93      	ldr	r3, [pc, #588]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	2380      	movs	r3, #128	; 0x80
 8003d84:	029b      	lsls	r3, r3, #10
 8003d86:	4013      	ands	r3, r2
 8003d88:	d0f0      	beq.n	8003d6c <HAL_RCC_OscConfig+0xcc>
 8003d8a:	e015      	b.n	8003db8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d8c:	f7ff fad4 	bl	8003338 <HAL_GetTick>
 8003d90:	0003      	movs	r3, r0
 8003d92:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d94:	e008      	b.n	8003da8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d96:	f7ff facf 	bl	8003338 <HAL_GetTick>
 8003d9a:	0002      	movs	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b64      	cmp	r3, #100	; 0x64
 8003da2:	d901      	bls.n	8003da8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e283      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003da8:	4b88      	ldr	r3, [pc, #544]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	2380      	movs	r3, #128	; 0x80
 8003dae:	029b      	lsls	r3, r3, #10
 8003db0:	4013      	ands	r3, r2
 8003db2:	d1f0      	bne.n	8003d96 <HAL_RCC_OscConfig+0xf6>
 8003db4:	e000      	b.n	8003db8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003db6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2202      	movs	r2, #2
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	d100      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x124>
 8003dc2:	e099      	b.n	8003ef8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dc4:	4b81      	ldr	r3, [pc, #516]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	2238      	movs	r2, #56	; 0x38
 8003dca:	4013      	ands	r3, r2
 8003dcc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dce:	4b7f      	ldr	r3, [pc, #508]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	2203      	movs	r2, #3
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	2b10      	cmp	r3, #16
 8003ddc:	d102      	bne.n	8003de4 <HAL_RCC_OscConfig+0x144>
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d002      	beq.n	8003dea <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d135      	bne.n	8003e56 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003dea:	4b78      	ldr	r3, [pc, #480]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	2380      	movs	r3, #128	; 0x80
 8003df0:	00db      	lsls	r3, r3, #3
 8003df2:	4013      	ands	r3, r2
 8003df4:	d005      	beq.n	8003e02 <HAL_RCC_OscConfig+0x162>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d101      	bne.n	8003e02 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e256      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e02:	4b72      	ldr	r3, [pc, #456]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	4a74      	ldr	r2, [pc, #464]	; (8003fd8 <HAL_RCC_OscConfig+0x338>)
 8003e08:	4013      	ands	r3, r2
 8003e0a:	0019      	movs	r1, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	695b      	ldr	r3, [r3, #20]
 8003e10:	021a      	lsls	r2, r3, #8
 8003e12:	4b6e      	ldr	r3, [pc, #440]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003e14:	430a      	orrs	r2, r1
 8003e16:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e18:	69bb      	ldr	r3, [r7, #24]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d112      	bne.n	8003e44 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003e1e:	4b6b      	ldr	r3, [pc, #428]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a6e      	ldr	r2, [pc, #440]	; (8003fdc <HAL_RCC_OscConfig+0x33c>)
 8003e24:	4013      	ands	r3, r2
 8003e26:	0019      	movs	r1, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	691a      	ldr	r2, [r3, #16]
 8003e2c:	4b67      	ldr	r3, [pc, #412]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003e32:	4b66      	ldr	r3, [pc, #408]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	0adb      	lsrs	r3, r3, #11
 8003e38:	2207      	movs	r2, #7
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	4a68      	ldr	r2, [pc, #416]	; (8003fe0 <HAL_RCC_OscConfig+0x340>)
 8003e3e:	40da      	lsrs	r2, r3
 8003e40:	4b68      	ldr	r3, [pc, #416]	; (8003fe4 <HAL_RCC_OscConfig+0x344>)
 8003e42:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003e44:	4b68      	ldr	r3, [pc, #416]	; (8003fe8 <HAL_RCC_OscConfig+0x348>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	0018      	movs	r0, r3
 8003e4a:	f7ff fa19 	bl	8003280 <HAL_InitTick>
 8003e4e:	1e03      	subs	r3, r0, #0
 8003e50:	d051      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e22c      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d030      	beq.n	8003ec0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003e5e:	4b5b      	ldr	r3, [pc, #364]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a5e      	ldr	r2, [pc, #376]	; (8003fdc <HAL_RCC_OscConfig+0x33c>)
 8003e64:	4013      	ands	r3, r2
 8003e66:	0019      	movs	r1, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	691a      	ldr	r2, [r3, #16]
 8003e6c:	4b57      	ldr	r3, [pc, #348]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003e72:	4b56      	ldr	r3, [pc, #344]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	4b55      	ldr	r3, [pc, #340]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003e78:	2180      	movs	r1, #128	; 0x80
 8003e7a:	0049      	lsls	r1, r1, #1
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e80:	f7ff fa5a 	bl	8003338 <HAL_GetTick>
 8003e84:	0003      	movs	r3, r0
 8003e86:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e88:	e008      	b.n	8003e9c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e8a:	f7ff fa55 	bl	8003338 <HAL_GetTick>
 8003e8e:	0002      	movs	r2, r0
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d901      	bls.n	8003e9c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e209      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e9c:	4b4b      	ldr	r3, [pc, #300]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	2380      	movs	r3, #128	; 0x80
 8003ea2:	00db      	lsls	r3, r3, #3
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	d0f0      	beq.n	8003e8a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ea8:	4b48      	ldr	r3, [pc, #288]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	4a4a      	ldr	r2, [pc, #296]	; (8003fd8 <HAL_RCC_OscConfig+0x338>)
 8003eae:	4013      	ands	r3, r2
 8003eb0:	0019      	movs	r1, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	021a      	lsls	r2, r3, #8
 8003eb8:	4b44      	ldr	r3, [pc, #272]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	605a      	str	r2, [r3, #4]
 8003ebe:	e01b      	b.n	8003ef8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003ec0:	4b42      	ldr	r3, [pc, #264]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	4b41      	ldr	r3, [pc, #260]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003ec6:	4949      	ldr	r1, [pc, #292]	; (8003fec <HAL_RCC_OscConfig+0x34c>)
 8003ec8:	400a      	ands	r2, r1
 8003eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ecc:	f7ff fa34 	bl	8003338 <HAL_GetTick>
 8003ed0:	0003      	movs	r3, r0
 8003ed2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ed4:	e008      	b.n	8003ee8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ed6:	f7ff fa2f 	bl	8003338 <HAL_GetTick>
 8003eda:	0002      	movs	r2, r0
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d901      	bls.n	8003ee8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e1e3      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ee8:	4b38      	ldr	r3, [pc, #224]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	2380      	movs	r3, #128	; 0x80
 8003eee:	00db      	lsls	r3, r3, #3
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	d1f0      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x236>
 8003ef4:	e000      	b.n	8003ef8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ef6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2208      	movs	r2, #8
 8003efe:	4013      	ands	r3, r2
 8003f00:	d047      	beq.n	8003f92 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003f02:	4b32      	ldr	r3, [pc, #200]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	2238      	movs	r2, #56	; 0x38
 8003f08:	4013      	ands	r3, r2
 8003f0a:	2b18      	cmp	r3, #24
 8003f0c:	d10a      	bne.n	8003f24 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003f0e:	4b2f      	ldr	r3, [pc, #188]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003f10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f12:	2202      	movs	r2, #2
 8003f14:	4013      	ands	r3, r2
 8003f16:	d03c      	beq.n	8003f92 <HAL_RCC_OscConfig+0x2f2>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d138      	bne.n	8003f92 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e1c5      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	699b      	ldr	r3, [r3, #24]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d019      	beq.n	8003f60 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003f2c:	4b27      	ldr	r3, [pc, #156]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003f2e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f30:	4b26      	ldr	r3, [pc, #152]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003f32:	2101      	movs	r1, #1
 8003f34:	430a      	orrs	r2, r1
 8003f36:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f38:	f7ff f9fe 	bl	8003338 <HAL_GetTick>
 8003f3c:	0003      	movs	r3, r0
 8003f3e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f40:	e008      	b.n	8003f54 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f42:	f7ff f9f9 	bl	8003338 <HAL_GetTick>
 8003f46:	0002      	movs	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e1ad      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f54:	4b1d      	ldr	r3, [pc, #116]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003f56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f58:	2202      	movs	r2, #2
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	d0f1      	beq.n	8003f42 <HAL_RCC_OscConfig+0x2a2>
 8003f5e:	e018      	b.n	8003f92 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003f60:	4b1a      	ldr	r3, [pc, #104]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003f62:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f64:	4b19      	ldr	r3, [pc, #100]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003f66:	2101      	movs	r1, #1
 8003f68:	438a      	bics	r2, r1
 8003f6a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f6c:	f7ff f9e4 	bl	8003338 <HAL_GetTick>
 8003f70:	0003      	movs	r3, r0
 8003f72:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f74:	e008      	b.n	8003f88 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f76:	f7ff f9df 	bl	8003338 <HAL_GetTick>
 8003f7a:	0002      	movs	r2, r0
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d901      	bls.n	8003f88 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e193      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f88:	4b10      	ldr	r3, [pc, #64]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003f8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f8c:	2202      	movs	r2, #2
 8003f8e:	4013      	ands	r3, r2
 8003f90:	d1f1      	bne.n	8003f76 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2204      	movs	r2, #4
 8003f98:	4013      	ands	r3, r2
 8003f9a:	d100      	bne.n	8003f9e <HAL_RCC_OscConfig+0x2fe>
 8003f9c:	e0c6      	b.n	800412c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f9e:	231f      	movs	r3, #31
 8003fa0:	18fb      	adds	r3, r7, r3
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003fa6:	4b09      	ldr	r3, [pc, #36]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	2238      	movs	r2, #56	; 0x38
 8003fac:	4013      	ands	r3, r2
 8003fae:	2b20      	cmp	r3, #32
 8003fb0:	d11e      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003fb2:	4b06      	ldr	r3, [pc, #24]	; (8003fcc <HAL_RCC_OscConfig+0x32c>)
 8003fb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fb6:	2202      	movs	r2, #2
 8003fb8:	4013      	ands	r3, r2
 8003fba:	d100      	bne.n	8003fbe <HAL_RCC_OscConfig+0x31e>
 8003fbc:	e0b6      	b.n	800412c <HAL_RCC_OscConfig+0x48c>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d000      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x328>
 8003fc6:	e0b1      	b.n	800412c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e171      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	fffeffff 	.word	0xfffeffff
 8003fd4:	fffbffff 	.word	0xfffbffff
 8003fd8:	ffff80ff 	.word	0xffff80ff
 8003fdc:	ffffc7ff 	.word	0xffffc7ff
 8003fe0:	00f42400 	.word	0x00f42400
 8003fe4:	20000010 	.word	0x20000010
 8003fe8:	20000014 	.word	0x20000014
 8003fec:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ff0:	4bb1      	ldr	r3, [pc, #708]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8003ff2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ff4:	2380      	movs	r3, #128	; 0x80
 8003ff6:	055b      	lsls	r3, r3, #21
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	d101      	bne.n	8004000 <HAL_RCC_OscConfig+0x360>
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e000      	b.n	8004002 <HAL_RCC_OscConfig+0x362>
 8004000:	2300      	movs	r3, #0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d011      	beq.n	800402a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004006:	4bac      	ldr	r3, [pc, #688]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004008:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800400a:	4bab      	ldr	r3, [pc, #684]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 800400c:	2180      	movs	r1, #128	; 0x80
 800400e:	0549      	lsls	r1, r1, #21
 8004010:	430a      	orrs	r2, r1
 8004012:	63da      	str	r2, [r3, #60]	; 0x3c
 8004014:	4ba8      	ldr	r3, [pc, #672]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004016:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004018:	2380      	movs	r3, #128	; 0x80
 800401a:	055b      	lsls	r3, r3, #21
 800401c:	4013      	ands	r3, r2
 800401e:	60fb      	str	r3, [r7, #12]
 8004020:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004022:	231f      	movs	r3, #31
 8004024:	18fb      	adds	r3, r7, r3
 8004026:	2201      	movs	r2, #1
 8004028:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800402a:	4ba4      	ldr	r3, [pc, #656]	; (80042bc <HAL_RCC_OscConfig+0x61c>)
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	2380      	movs	r3, #128	; 0x80
 8004030:	005b      	lsls	r3, r3, #1
 8004032:	4013      	ands	r3, r2
 8004034:	d11a      	bne.n	800406c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004036:	4ba1      	ldr	r3, [pc, #644]	; (80042bc <HAL_RCC_OscConfig+0x61c>)
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	4ba0      	ldr	r3, [pc, #640]	; (80042bc <HAL_RCC_OscConfig+0x61c>)
 800403c:	2180      	movs	r1, #128	; 0x80
 800403e:	0049      	lsls	r1, r1, #1
 8004040:	430a      	orrs	r2, r1
 8004042:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004044:	f7ff f978 	bl	8003338 <HAL_GetTick>
 8004048:	0003      	movs	r3, r0
 800404a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800404c:	e008      	b.n	8004060 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800404e:	f7ff f973 	bl	8003338 <HAL_GetTick>
 8004052:	0002      	movs	r2, r0
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	2b02      	cmp	r3, #2
 800405a:	d901      	bls.n	8004060 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800405c:	2303      	movs	r3, #3
 800405e:	e127      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004060:	4b96      	ldr	r3, [pc, #600]	; (80042bc <HAL_RCC_OscConfig+0x61c>)
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	2380      	movs	r3, #128	; 0x80
 8004066:	005b      	lsls	r3, r3, #1
 8004068:	4013      	ands	r3, r2
 800406a:	d0f0      	beq.n	800404e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d106      	bne.n	8004082 <HAL_RCC_OscConfig+0x3e2>
 8004074:	4b90      	ldr	r3, [pc, #576]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004076:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004078:	4b8f      	ldr	r3, [pc, #572]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 800407a:	2101      	movs	r1, #1
 800407c:	430a      	orrs	r2, r1
 800407e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004080:	e01c      	b.n	80040bc <HAL_RCC_OscConfig+0x41c>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	2b05      	cmp	r3, #5
 8004088:	d10c      	bne.n	80040a4 <HAL_RCC_OscConfig+0x404>
 800408a:	4b8b      	ldr	r3, [pc, #556]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 800408c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800408e:	4b8a      	ldr	r3, [pc, #552]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004090:	2104      	movs	r1, #4
 8004092:	430a      	orrs	r2, r1
 8004094:	65da      	str	r2, [r3, #92]	; 0x5c
 8004096:	4b88      	ldr	r3, [pc, #544]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004098:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800409a:	4b87      	ldr	r3, [pc, #540]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 800409c:	2101      	movs	r1, #1
 800409e:	430a      	orrs	r2, r1
 80040a0:	65da      	str	r2, [r3, #92]	; 0x5c
 80040a2:	e00b      	b.n	80040bc <HAL_RCC_OscConfig+0x41c>
 80040a4:	4b84      	ldr	r3, [pc, #528]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 80040a6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80040a8:	4b83      	ldr	r3, [pc, #524]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 80040aa:	2101      	movs	r1, #1
 80040ac:	438a      	bics	r2, r1
 80040ae:	65da      	str	r2, [r3, #92]	; 0x5c
 80040b0:	4b81      	ldr	r3, [pc, #516]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 80040b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80040b4:	4b80      	ldr	r3, [pc, #512]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 80040b6:	2104      	movs	r1, #4
 80040b8:	438a      	bics	r2, r1
 80040ba:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d014      	beq.n	80040ee <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c4:	f7ff f938 	bl	8003338 <HAL_GetTick>
 80040c8:	0003      	movs	r3, r0
 80040ca:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040cc:	e009      	b.n	80040e2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ce:	f7ff f933 	bl	8003338 <HAL_GetTick>
 80040d2:	0002      	movs	r2, r0
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	4a79      	ldr	r2, [pc, #484]	; (80042c0 <HAL_RCC_OscConfig+0x620>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e0e6      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040e2:	4b75      	ldr	r3, [pc, #468]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 80040e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040e6:	2202      	movs	r2, #2
 80040e8:	4013      	ands	r3, r2
 80040ea:	d0f0      	beq.n	80040ce <HAL_RCC_OscConfig+0x42e>
 80040ec:	e013      	b.n	8004116 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ee:	f7ff f923 	bl	8003338 <HAL_GetTick>
 80040f2:	0003      	movs	r3, r0
 80040f4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040f6:	e009      	b.n	800410c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040f8:	f7ff f91e 	bl	8003338 <HAL_GetTick>
 80040fc:	0002      	movs	r2, r0
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	4a6f      	ldr	r2, [pc, #444]	; (80042c0 <HAL_RCC_OscConfig+0x620>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d901      	bls.n	800410c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e0d1      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800410c:	4b6a      	ldr	r3, [pc, #424]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 800410e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004110:	2202      	movs	r2, #2
 8004112:	4013      	ands	r3, r2
 8004114:	d1f0      	bne.n	80040f8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004116:	231f      	movs	r3, #31
 8004118:	18fb      	adds	r3, r7, r3
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	2b01      	cmp	r3, #1
 800411e:	d105      	bne.n	800412c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004120:	4b65      	ldr	r3, [pc, #404]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004122:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004124:	4b64      	ldr	r3, [pc, #400]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004126:	4967      	ldr	r1, [pc, #412]	; (80042c4 <HAL_RCC_OscConfig+0x624>)
 8004128:	400a      	ands	r2, r1
 800412a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	69db      	ldr	r3, [r3, #28]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d100      	bne.n	8004136 <HAL_RCC_OscConfig+0x496>
 8004134:	e0bb      	b.n	80042ae <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004136:	4b60      	ldr	r3, [pc, #384]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	2238      	movs	r2, #56	; 0x38
 800413c:	4013      	ands	r3, r2
 800413e:	2b10      	cmp	r3, #16
 8004140:	d100      	bne.n	8004144 <HAL_RCC_OscConfig+0x4a4>
 8004142:	e07b      	b.n	800423c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	69db      	ldr	r3, [r3, #28]
 8004148:	2b02      	cmp	r3, #2
 800414a:	d156      	bne.n	80041fa <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800414c:	4b5a      	ldr	r3, [pc, #360]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	4b59      	ldr	r3, [pc, #356]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004152:	495d      	ldr	r1, [pc, #372]	; (80042c8 <HAL_RCC_OscConfig+0x628>)
 8004154:	400a      	ands	r2, r1
 8004156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004158:	f7ff f8ee 	bl	8003338 <HAL_GetTick>
 800415c:	0003      	movs	r3, r0
 800415e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004160:	e008      	b.n	8004174 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004162:	f7ff f8e9 	bl	8003338 <HAL_GetTick>
 8004166:	0002      	movs	r2, r0
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	2b02      	cmp	r3, #2
 800416e:	d901      	bls.n	8004174 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e09d      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004174:	4b50      	ldr	r3, [pc, #320]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	2380      	movs	r3, #128	; 0x80
 800417a:	049b      	lsls	r3, r3, #18
 800417c:	4013      	ands	r3, r2
 800417e:	d1f0      	bne.n	8004162 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004180:	4b4d      	ldr	r3, [pc, #308]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	4a51      	ldr	r2, [pc, #324]	; (80042cc <HAL_RCC_OscConfig+0x62c>)
 8004186:	4013      	ands	r3, r2
 8004188:	0019      	movs	r1, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a1a      	ldr	r2, [r3, #32]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004192:	431a      	orrs	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004198:	021b      	lsls	r3, r3, #8
 800419a:	431a      	orrs	r2, r3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a0:	431a      	orrs	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a6:	431a      	orrs	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ac:	431a      	orrs	r2, r3
 80041ae:	4b42      	ldr	r3, [pc, #264]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 80041b0:	430a      	orrs	r2, r1
 80041b2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041b4:	4b40      	ldr	r3, [pc, #256]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	4b3f      	ldr	r3, [pc, #252]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 80041ba:	2180      	movs	r1, #128	; 0x80
 80041bc:	0449      	lsls	r1, r1, #17
 80041be:	430a      	orrs	r2, r1
 80041c0:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80041c2:	4b3d      	ldr	r3, [pc, #244]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 80041c4:	68da      	ldr	r2, [r3, #12]
 80041c6:	4b3c      	ldr	r3, [pc, #240]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 80041c8:	2180      	movs	r1, #128	; 0x80
 80041ca:	0549      	lsls	r1, r1, #21
 80041cc:	430a      	orrs	r2, r1
 80041ce:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d0:	f7ff f8b2 	bl	8003338 <HAL_GetTick>
 80041d4:	0003      	movs	r3, r0
 80041d6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041d8:	e008      	b.n	80041ec <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041da:	f7ff f8ad 	bl	8003338 <HAL_GetTick>
 80041de:	0002      	movs	r2, r0
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d901      	bls.n	80041ec <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80041e8:	2303      	movs	r3, #3
 80041ea:	e061      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041ec:	4b32      	ldr	r3, [pc, #200]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	2380      	movs	r3, #128	; 0x80
 80041f2:	049b      	lsls	r3, r3, #18
 80041f4:	4013      	ands	r3, r2
 80041f6:	d0f0      	beq.n	80041da <HAL_RCC_OscConfig+0x53a>
 80041f8:	e059      	b.n	80042ae <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041fa:	4b2f      	ldr	r3, [pc, #188]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	4b2e      	ldr	r3, [pc, #184]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004200:	4931      	ldr	r1, [pc, #196]	; (80042c8 <HAL_RCC_OscConfig+0x628>)
 8004202:	400a      	ands	r2, r1
 8004204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004206:	f7ff f897 	bl	8003338 <HAL_GetTick>
 800420a:	0003      	movs	r3, r0
 800420c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800420e:	e008      	b.n	8004222 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004210:	f7ff f892 	bl	8003338 <HAL_GetTick>
 8004214:	0002      	movs	r2, r0
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	2b02      	cmp	r3, #2
 800421c:	d901      	bls.n	8004222 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	e046      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004222:	4b25      	ldr	r3, [pc, #148]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	2380      	movs	r3, #128	; 0x80
 8004228:	049b      	lsls	r3, r3, #18
 800422a:	4013      	ands	r3, r2
 800422c:	d1f0      	bne.n	8004210 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800422e:	4b22      	ldr	r3, [pc, #136]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004230:	68da      	ldr	r2, [r3, #12]
 8004232:	4b21      	ldr	r3, [pc, #132]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 8004234:	4926      	ldr	r1, [pc, #152]	; (80042d0 <HAL_RCC_OscConfig+0x630>)
 8004236:	400a      	ands	r2, r1
 8004238:	60da      	str	r2, [r3, #12]
 800423a:	e038      	b.n	80042ae <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	69db      	ldr	r3, [r3, #28]
 8004240:	2b01      	cmp	r3, #1
 8004242:	d101      	bne.n	8004248 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e033      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004248:	4b1b      	ldr	r3, [pc, #108]	; (80042b8 <HAL_RCC_OscConfig+0x618>)
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	2203      	movs	r2, #3
 8004252:	401a      	ands	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	429a      	cmp	r2, r3
 800425a:	d126      	bne.n	80042aa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	2270      	movs	r2, #112	; 0x70
 8004260:	401a      	ands	r2, r3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004266:	429a      	cmp	r2, r3
 8004268:	d11f      	bne.n	80042aa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	23fe      	movs	r3, #254	; 0xfe
 800426e:	01db      	lsls	r3, r3, #7
 8004270:	401a      	ands	r2, r3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004276:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004278:	429a      	cmp	r2, r3
 800427a:	d116      	bne.n	80042aa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800427c:	697a      	ldr	r2, [r7, #20]
 800427e:	23f8      	movs	r3, #248	; 0xf8
 8004280:	039b      	lsls	r3, r3, #14
 8004282:	401a      	ands	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004288:	429a      	cmp	r2, r3
 800428a:	d10e      	bne.n	80042aa <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	23e0      	movs	r3, #224	; 0xe0
 8004290:	051b      	lsls	r3, r3, #20
 8004292:	401a      	ands	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004298:	429a      	cmp	r2, r3
 800429a:	d106      	bne.n	80042aa <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	0f5b      	lsrs	r3, r3, #29
 80042a0:	075a      	lsls	r2, r3, #29
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d001      	beq.n	80042ae <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e000      	b.n	80042b0 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80042ae:	2300      	movs	r3, #0
}
 80042b0:	0018      	movs	r0, r3
 80042b2:	46bd      	mov	sp, r7
 80042b4:	b008      	add	sp, #32
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	40021000 	.word	0x40021000
 80042bc:	40007000 	.word	0x40007000
 80042c0:	00001388 	.word	0x00001388
 80042c4:	efffffff 	.word	0xefffffff
 80042c8:	feffffff 	.word	0xfeffffff
 80042cc:	11c1808c 	.word	0x11c1808c
 80042d0:	eefefffc 	.word	0xeefefffc

080042d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d101      	bne.n	80042e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e0e9      	b.n	80044bc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042e8:	4b76      	ldr	r3, [pc, #472]	; (80044c4 <HAL_RCC_ClockConfig+0x1f0>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2207      	movs	r2, #7
 80042ee:	4013      	ands	r3, r2
 80042f0:	683a      	ldr	r2, [r7, #0]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d91e      	bls.n	8004334 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042f6:	4b73      	ldr	r3, [pc, #460]	; (80044c4 <HAL_RCC_ClockConfig+0x1f0>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	2207      	movs	r2, #7
 80042fc:	4393      	bics	r3, r2
 80042fe:	0019      	movs	r1, r3
 8004300:	4b70      	ldr	r3, [pc, #448]	; (80044c4 <HAL_RCC_ClockConfig+0x1f0>)
 8004302:	683a      	ldr	r2, [r7, #0]
 8004304:	430a      	orrs	r2, r1
 8004306:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004308:	f7ff f816 	bl	8003338 <HAL_GetTick>
 800430c:	0003      	movs	r3, r0
 800430e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004310:	e009      	b.n	8004326 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004312:	f7ff f811 	bl	8003338 <HAL_GetTick>
 8004316:	0002      	movs	r2, r0
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	4a6a      	ldr	r2, [pc, #424]	; (80044c8 <HAL_RCC_ClockConfig+0x1f4>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e0ca      	b.n	80044bc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004326:	4b67      	ldr	r3, [pc, #412]	; (80044c4 <HAL_RCC_ClockConfig+0x1f0>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2207      	movs	r2, #7
 800432c:	4013      	ands	r3, r2
 800432e:	683a      	ldr	r2, [r7, #0]
 8004330:	429a      	cmp	r2, r3
 8004332:	d1ee      	bne.n	8004312 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2202      	movs	r2, #2
 800433a:	4013      	ands	r3, r2
 800433c:	d015      	beq.n	800436a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2204      	movs	r2, #4
 8004344:	4013      	ands	r3, r2
 8004346:	d006      	beq.n	8004356 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004348:	4b60      	ldr	r3, [pc, #384]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 800434a:	689a      	ldr	r2, [r3, #8]
 800434c:	4b5f      	ldr	r3, [pc, #380]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 800434e:	21e0      	movs	r1, #224	; 0xe0
 8004350:	01c9      	lsls	r1, r1, #7
 8004352:	430a      	orrs	r2, r1
 8004354:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004356:	4b5d      	ldr	r3, [pc, #372]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	4a5d      	ldr	r2, [pc, #372]	; (80044d0 <HAL_RCC_ClockConfig+0x1fc>)
 800435c:	4013      	ands	r3, r2
 800435e:	0019      	movs	r1, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689a      	ldr	r2, [r3, #8]
 8004364:	4b59      	ldr	r3, [pc, #356]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 8004366:	430a      	orrs	r2, r1
 8004368:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	2201      	movs	r2, #1
 8004370:	4013      	ands	r3, r2
 8004372:	d057      	beq.n	8004424 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	2b01      	cmp	r3, #1
 800437a:	d107      	bne.n	800438c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800437c:	4b53      	ldr	r3, [pc, #332]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	2380      	movs	r3, #128	; 0x80
 8004382:	029b      	lsls	r3, r3, #10
 8004384:	4013      	ands	r3, r2
 8004386:	d12b      	bne.n	80043e0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e097      	b.n	80044bc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	2b02      	cmp	r3, #2
 8004392:	d107      	bne.n	80043a4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004394:	4b4d      	ldr	r3, [pc, #308]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	2380      	movs	r3, #128	; 0x80
 800439a:	049b      	lsls	r3, r3, #18
 800439c:	4013      	ands	r3, r2
 800439e:	d11f      	bne.n	80043e0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e08b      	b.n	80044bc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d107      	bne.n	80043bc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043ac:	4b47      	ldr	r3, [pc, #284]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	2380      	movs	r3, #128	; 0x80
 80043b2:	00db      	lsls	r3, r3, #3
 80043b4:	4013      	ands	r3, r2
 80043b6:	d113      	bne.n	80043e0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e07f      	b.n	80044bc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	2b03      	cmp	r3, #3
 80043c2:	d106      	bne.n	80043d2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043c4:	4b41      	ldr	r3, [pc, #260]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 80043c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043c8:	2202      	movs	r2, #2
 80043ca:	4013      	ands	r3, r2
 80043cc:	d108      	bne.n	80043e0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e074      	b.n	80044bc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043d2:	4b3e      	ldr	r3, [pc, #248]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 80043d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043d6:	2202      	movs	r2, #2
 80043d8:	4013      	ands	r3, r2
 80043da:	d101      	bne.n	80043e0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e06d      	b.n	80044bc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80043e0:	4b3a      	ldr	r3, [pc, #232]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	2207      	movs	r2, #7
 80043e6:	4393      	bics	r3, r2
 80043e8:	0019      	movs	r1, r3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685a      	ldr	r2, [r3, #4]
 80043ee:	4b37      	ldr	r3, [pc, #220]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 80043f0:	430a      	orrs	r2, r1
 80043f2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043f4:	f7fe ffa0 	bl	8003338 <HAL_GetTick>
 80043f8:	0003      	movs	r3, r0
 80043fa:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043fc:	e009      	b.n	8004412 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043fe:	f7fe ff9b 	bl	8003338 <HAL_GetTick>
 8004402:	0002      	movs	r2, r0
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	4a2f      	ldr	r2, [pc, #188]	; (80044c8 <HAL_RCC_ClockConfig+0x1f4>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d901      	bls.n	8004412 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e054      	b.n	80044bc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004412:	4b2e      	ldr	r3, [pc, #184]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	2238      	movs	r2, #56	; 0x38
 8004418:	401a      	ands	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	00db      	lsls	r3, r3, #3
 8004420:	429a      	cmp	r2, r3
 8004422:	d1ec      	bne.n	80043fe <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004424:	4b27      	ldr	r3, [pc, #156]	; (80044c4 <HAL_RCC_ClockConfig+0x1f0>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2207      	movs	r2, #7
 800442a:	4013      	ands	r3, r2
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	429a      	cmp	r2, r3
 8004430:	d21e      	bcs.n	8004470 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004432:	4b24      	ldr	r3, [pc, #144]	; (80044c4 <HAL_RCC_ClockConfig+0x1f0>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2207      	movs	r2, #7
 8004438:	4393      	bics	r3, r2
 800443a:	0019      	movs	r1, r3
 800443c:	4b21      	ldr	r3, [pc, #132]	; (80044c4 <HAL_RCC_ClockConfig+0x1f0>)
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	430a      	orrs	r2, r1
 8004442:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004444:	f7fe ff78 	bl	8003338 <HAL_GetTick>
 8004448:	0003      	movs	r3, r0
 800444a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800444c:	e009      	b.n	8004462 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800444e:	f7fe ff73 	bl	8003338 <HAL_GetTick>
 8004452:	0002      	movs	r2, r0
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	4a1b      	ldr	r2, [pc, #108]	; (80044c8 <HAL_RCC_ClockConfig+0x1f4>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d901      	bls.n	8004462 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e02c      	b.n	80044bc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004462:	4b18      	ldr	r3, [pc, #96]	; (80044c4 <HAL_RCC_ClockConfig+0x1f0>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	2207      	movs	r2, #7
 8004468:	4013      	ands	r3, r2
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	429a      	cmp	r2, r3
 800446e:	d1ee      	bne.n	800444e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2204      	movs	r2, #4
 8004476:	4013      	ands	r3, r2
 8004478:	d009      	beq.n	800448e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800447a:	4b14      	ldr	r3, [pc, #80]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	4a15      	ldr	r2, [pc, #84]	; (80044d4 <HAL_RCC_ClockConfig+0x200>)
 8004480:	4013      	ands	r3, r2
 8004482:	0019      	movs	r1, r3
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	68da      	ldr	r2, [r3, #12]
 8004488:	4b10      	ldr	r3, [pc, #64]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 800448a:	430a      	orrs	r2, r1
 800448c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800448e:	f000 f829 	bl	80044e4 <HAL_RCC_GetSysClockFreq>
 8004492:	0001      	movs	r1, r0
 8004494:	4b0d      	ldr	r3, [pc, #52]	; (80044cc <HAL_RCC_ClockConfig+0x1f8>)
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	0a1b      	lsrs	r3, r3, #8
 800449a:	220f      	movs	r2, #15
 800449c:	401a      	ands	r2, r3
 800449e:	4b0e      	ldr	r3, [pc, #56]	; (80044d8 <HAL_RCC_ClockConfig+0x204>)
 80044a0:	0092      	lsls	r2, r2, #2
 80044a2:	58d3      	ldr	r3, [r2, r3]
 80044a4:	221f      	movs	r2, #31
 80044a6:	4013      	ands	r3, r2
 80044a8:	000a      	movs	r2, r1
 80044aa:	40da      	lsrs	r2, r3
 80044ac:	4b0b      	ldr	r3, [pc, #44]	; (80044dc <HAL_RCC_ClockConfig+0x208>)
 80044ae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80044b0:	4b0b      	ldr	r3, [pc, #44]	; (80044e0 <HAL_RCC_ClockConfig+0x20c>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	0018      	movs	r0, r3
 80044b6:	f7fe fee3 	bl	8003280 <HAL_InitTick>
 80044ba:	0003      	movs	r3, r0
}
 80044bc:	0018      	movs	r0, r3
 80044be:	46bd      	mov	sp, r7
 80044c0:	b004      	add	sp, #16
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	40022000 	.word	0x40022000
 80044c8:	00001388 	.word	0x00001388
 80044cc:	40021000 	.word	0x40021000
 80044d0:	fffff0ff 	.word	0xfffff0ff
 80044d4:	ffff8fff 	.word	0xffff8fff
 80044d8:	0800b948 	.word	0x0800b948
 80044dc:	20000010 	.word	0x20000010
 80044e0:	20000014 	.word	0x20000014

080044e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b086      	sub	sp, #24
 80044e8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044ea:	4b3c      	ldr	r3, [pc, #240]	; (80045dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	2238      	movs	r2, #56	; 0x38
 80044f0:	4013      	ands	r3, r2
 80044f2:	d10f      	bne.n	8004514 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80044f4:	4b39      	ldr	r3, [pc, #228]	; (80045dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	0adb      	lsrs	r3, r3, #11
 80044fa:	2207      	movs	r2, #7
 80044fc:	4013      	ands	r3, r2
 80044fe:	2201      	movs	r2, #1
 8004500:	409a      	lsls	r2, r3
 8004502:	0013      	movs	r3, r2
 8004504:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004506:	6839      	ldr	r1, [r7, #0]
 8004508:	4835      	ldr	r0, [pc, #212]	; (80045e0 <HAL_RCC_GetSysClockFreq+0xfc>)
 800450a:	f7fb fe17 	bl	800013c <__udivsi3>
 800450e:	0003      	movs	r3, r0
 8004510:	613b      	str	r3, [r7, #16]
 8004512:	e05d      	b.n	80045d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004514:	4b31      	ldr	r3, [pc, #196]	; (80045dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	2238      	movs	r2, #56	; 0x38
 800451a:	4013      	ands	r3, r2
 800451c:	2b08      	cmp	r3, #8
 800451e:	d102      	bne.n	8004526 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004520:	4b30      	ldr	r3, [pc, #192]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x100>)
 8004522:	613b      	str	r3, [r7, #16]
 8004524:	e054      	b.n	80045d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004526:	4b2d      	ldr	r3, [pc, #180]	; (80045dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	2238      	movs	r2, #56	; 0x38
 800452c:	4013      	ands	r3, r2
 800452e:	2b10      	cmp	r3, #16
 8004530:	d138      	bne.n	80045a4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004532:	4b2a      	ldr	r3, [pc, #168]	; (80045dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	2203      	movs	r2, #3
 8004538:	4013      	ands	r3, r2
 800453a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800453c:	4b27      	ldr	r3, [pc, #156]	; (80045dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	091b      	lsrs	r3, r3, #4
 8004542:	2207      	movs	r2, #7
 8004544:	4013      	ands	r3, r2
 8004546:	3301      	adds	r3, #1
 8004548:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2b03      	cmp	r3, #3
 800454e:	d10d      	bne.n	800456c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004550:	68b9      	ldr	r1, [r7, #8]
 8004552:	4824      	ldr	r0, [pc, #144]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x100>)
 8004554:	f7fb fdf2 	bl	800013c <__udivsi3>
 8004558:	0003      	movs	r3, r0
 800455a:	0019      	movs	r1, r3
 800455c:	4b1f      	ldr	r3, [pc, #124]	; (80045dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	0a1b      	lsrs	r3, r3, #8
 8004562:	227f      	movs	r2, #127	; 0x7f
 8004564:	4013      	ands	r3, r2
 8004566:	434b      	muls	r3, r1
 8004568:	617b      	str	r3, [r7, #20]
        break;
 800456a:	e00d      	b.n	8004588 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800456c:	68b9      	ldr	r1, [r7, #8]
 800456e:	481c      	ldr	r0, [pc, #112]	; (80045e0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004570:	f7fb fde4 	bl	800013c <__udivsi3>
 8004574:	0003      	movs	r3, r0
 8004576:	0019      	movs	r1, r3
 8004578:	4b18      	ldr	r3, [pc, #96]	; (80045dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	0a1b      	lsrs	r3, r3, #8
 800457e:	227f      	movs	r2, #127	; 0x7f
 8004580:	4013      	ands	r3, r2
 8004582:	434b      	muls	r3, r1
 8004584:	617b      	str	r3, [r7, #20]
        break;
 8004586:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004588:	4b14      	ldr	r3, [pc, #80]	; (80045dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	0f5b      	lsrs	r3, r3, #29
 800458e:	2207      	movs	r2, #7
 8004590:	4013      	ands	r3, r2
 8004592:	3301      	adds	r3, #1
 8004594:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004596:	6879      	ldr	r1, [r7, #4]
 8004598:	6978      	ldr	r0, [r7, #20]
 800459a:	f7fb fdcf 	bl	800013c <__udivsi3>
 800459e:	0003      	movs	r3, r0
 80045a0:	613b      	str	r3, [r7, #16]
 80045a2:	e015      	b.n	80045d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80045a4:	4b0d      	ldr	r3, [pc, #52]	; (80045dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	2238      	movs	r2, #56	; 0x38
 80045aa:	4013      	ands	r3, r2
 80045ac:	2b20      	cmp	r3, #32
 80045ae:	d103      	bne.n	80045b8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80045b0:	2380      	movs	r3, #128	; 0x80
 80045b2:	021b      	lsls	r3, r3, #8
 80045b4:	613b      	str	r3, [r7, #16]
 80045b6:	e00b      	b.n	80045d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80045b8:	4b08      	ldr	r3, [pc, #32]	; (80045dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	2238      	movs	r2, #56	; 0x38
 80045be:	4013      	ands	r3, r2
 80045c0:	2b18      	cmp	r3, #24
 80045c2:	d103      	bne.n	80045cc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80045c4:	23fa      	movs	r3, #250	; 0xfa
 80045c6:	01db      	lsls	r3, r3, #7
 80045c8:	613b      	str	r3, [r7, #16]
 80045ca:	e001      	b.n	80045d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80045cc:	2300      	movs	r3, #0
 80045ce:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80045d0:	693b      	ldr	r3, [r7, #16]
}
 80045d2:	0018      	movs	r0, r3
 80045d4:	46bd      	mov	sp, r7
 80045d6:	b006      	add	sp, #24
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	46c0      	nop			; (mov r8, r8)
 80045dc:	40021000 	.word	0x40021000
 80045e0:	00f42400 	.word	0x00f42400
 80045e4:	007a1200 	.word	0x007a1200

080045e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045ec:	4b02      	ldr	r3, [pc, #8]	; (80045f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80045ee:	681b      	ldr	r3, [r3, #0]
}
 80045f0:	0018      	movs	r0, r3
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	46c0      	nop			; (mov r8, r8)
 80045f8:	20000010 	.word	0x20000010

080045fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045fc:	b5b0      	push	{r4, r5, r7, lr}
 80045fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004600:	f7ff fff2 	bl	80045e8 <HAL_RCC_GetHCLKFreq>
 8004604:	0004      	movs	r4, r0
 8004606:	f7ff fb3f 	bl	8003c88 <LL_RCC_GetAPB1Prescaler>
 800460a:	0003      	movs	r3, r0
 800460c:	0b1a      	lsrs	r2, r3, #12
 800460e:	4b05      	ldr	r3, [pc, #20]	; (8004624 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004610:	0092      	lsls	r2, r2, #2
 8004612:	58d3      	ldr	r3, [r2, r3]
 8004614:	221f      	movs	r2, #31
 8004616:	4013      	ands	r3, r2
 8004618:	40dc      	lsrs	r4, r3
 800461a:	0023      	movs	r3, r4
}
 800461c:	0018      	movs	r0, r3
 800461e:	46bd      	mov	sp, r7
 8004620:	bdb0      	pop	{r4, r5, r7, pc}
 8004622:	46c0      	nop			; (mov r8, r8)
 8004624:	0800b988 	.word	0x0800b988

08004628 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b086      	sub	sp, #24
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004630:	2313      	movs	r3, #19
 8004632:	18fb      	adds	r3, r7, r3
 8004634:	2200      	movs	r2, #0
 8004636:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004638:	2312      	movs	r3, #18
 800463a:	18fb      	adds	r3, r7, r3
 800463c:	2200      	movs	r2, #0
 800463e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	2380      	movs	r3, #128	; 0x80
 8004646:	029b      	lsls	r3, r3, #10
 8004648:	4013      	ands	r3, r2
 800464a:	d100      	bne.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800464c:	e0a3      	b.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800464e:	2011      	movs	r0, #17
 8004650:	183b      	adds	r3, r7, r0
 8004652:	2200      	movs	r2, #0
 8004654:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004656:	4bc3      	ldr	r3, [pc, #780]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004658:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800465a:	2380      	movs	r3, #128	; 0x80
 800465c:	055b      	lsls	r3, r3, #21
 800465e:	4013      	ands	r3, r2
 8004660:	d110      	bne.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004662:	4bc0      	ldr	r3, [pc, #768]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004664:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004666:	4bbf      	ldr	r3, [pc, #764]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004668:	2180      	movs	r1, #128	; 0x80
 800466a:	0549      	lsls	r1, r1, #21
 800466c:	430a      	orrs	r2, r1
 800466e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004670:	4bbc      	ldr	r3, [pc, #752]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004672:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004674:	2380      	movs	r3, #128	; 0x80
 8004676:	055b      	lsls	r3, r3, #21
 8004678:	4013      	ands	r3, r2
 800467a:	60bb      	str	r3, [r7, #8]
 800467c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800467e:	183b      	adds	r3, r7, r0
 8004680:	2201      	movs	r2, #1
 8004682:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004684:	4bb8      	ldr	r3, [pc, #736]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	4bb7      	ldr	r3, [pc, #732]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800468a:	2180      	movs	r1, #128	; 0x80
 800468c:	0049      	lsls	r1, r1, #1
 800468e:	430a      	orrs	r2, r1
 8004690:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004692:	f7fe fe51 	bl	8003338 <HAL_GetTick>
 8004696:	0003      	movs	r3, r0
 8004698:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800469a:	e00b      	b.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800469c:	f7fe fe4c 	bl	8003338 <HAL_GetTick>
 80046a0:	0002      	movs	r2, r0
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d904      	bls.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80046aa:	2313      	movs	r3, #19
 80046ac:	18fb      	adds	r3, r7, r3
 80046ae:	2203      	movs	r2, #3
 80046b0:	701a      	strb	r2, [r3, #0]
        break;
 80046b2:	e005      	b.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046b4:	4bac      	ldr	r3, [pc, #688]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	2380      	movs	r3, #128	; 0x80
 80046ba:	005b      	lsls	r3, r3, #1
 80046bc:	4013      	ands	r3, r2
 80046be:	d0ed      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80046c0:	2313      	movs	r3, #19
 80046c2:	18fb      	adds	r3, r7, r3
 80046c4:	781b      	ldrb	r3, [r3, #0]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d154      	bne.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80046ca:	4ba6      	ldr	r3, [pc, #664]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80046cc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80046ce:	23c0      	movs	r3, #192	; 0xc0
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	4013      	ands	r3, r2
 80046d4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d019      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e0:	697a      	ldr	r2, [r7, #20]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d014      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80046e6:	4b9f      	ldr	r3, [pc, #636]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80046e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046ea:	4aa0      	ldr	r2, [pc, #640]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80046ec:	4013      	ands	r3, r2
 80046ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80046f0:	4b9c      	ldr	r3, [pc, #624]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80046f2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80046f4:	4b9b      	ldr	r3, [pc, #620]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80046f6:	2180      	movs	r1, #128	; 0x80
 80046f8:	0249      	lsls	r1, r1, #9
 80046fa:	430a      	orrs	r2, r1
 80046fc:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80046fe:	4b99      	ldr	r3, [pc, #612]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004700:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004702:	4b98      	ldr	r3, [pc, #608]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004704:	499a      	ldr	r1, [pc, #616]	; (8004970 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004706:	400a      	ands	r2, r1
 8004708:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800470a:	4b96      	ldr	r3, [pc, #600]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800470c:	697a      	ldr	r2, [r7, #20]
 800470e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	2201      	movs	r2, #1
 8004714:	4013      	ands	r3, r2
 8004716:	d016      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004718:	f7fe fe0e 	bl	8003338 <HAL_GetTick>
 800471c:	0003      	movs	r3, r0
 800471e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004720:	e00c      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004722:	f7fe fe09 	bl	8003338 <HAL_GetTick>
 8004726:	0002      	movs	r2, r0
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	4a91      	ldr	r2, [pc, #580]	; (8004974 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d904      	bls.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004732:	2313      	movs	r3, #19
 8004734:	18fb      	adds	r3, r7, r3
 8004736:	2203      	movs	r2, #3
 8004738:	701a      	strb	r2, [r3, #0]
            break;
 800473a:	e004      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800473c:	4b89      	ldr	r3, [pc, #548]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800473e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004740:	2202      	movs	r2, #2
 8004742:	4013      	ands	r3, r2
 8004744:	d0ed      	beq.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004746:	2313      	movs	r3, #19
 8004748:	18fb      	adds	r3, r7, r3
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d10a      	bne.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004750:	4b84      	ldr	r3, [pc, #528]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004754:	4a85      	ldr	r2, [pc, #532]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004756:	4013      	ands	r3, r2
 8004758:	0019      	movs	r1, r3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800475e:	4b81      	ldr	r3, [pc, #516]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004760:	430a      	orrs	r2, r1
 8004762:	65da      	str	r2, [r3, #92]	; 0x5c
 8004764:	e00c      	b.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004766:	2312      	movs	r3, #18
 8004768:	18fb      	adds	r3, r7, r3
 800476a:	2213      	movs	r2, #19
 800476c:	18ba      	adds	r2, r7, r2
 800476e:	7812      	ldrb	r2, [r2, #0]
 8004770:	701a      	strb	r2, [r3, #0]
 8004772:	e005      	b.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004774:	2312      	movs	r3, #18
 8004776:	18fb      	adds	r3, r7, r3
 8004778:	2213      	movs	r2, #19
 800477a:	18ba      	adds	r2, r7, r2
 800477c:	7812      	ldrb	r2, [r2, #0]
 800477e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004780:	2311      	movs	r3, #17
 8004782:	18fb      	adds	r3, r7, r3
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d105      	bne.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800478a:	4b76      	ldr	r3, [pc, #472]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800478c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800478e:	4b75      	ldr	r3, [pc, #468]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004790:	4979      	ldr	r1, [pc, #484]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8004792:	400a      	ands	r2, r1
 8004794:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2201      	movs	r2, #1
 800479c:	4013      	ands	r3, r2
 800479e:	d009      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047a0:	4b70      	ldr	r3, [pc, #448]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047a4:	2203      	movs	r2, #3
 80047a6:	4393      	bics	r3, r2
 80047a8:	0019      	movs	r1, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	685a      	ldr	r2, [r3, #4]
 80047ae:	4b6d      	ldr	r3, [pc, #436]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047b0:	430a      	orrs	r2, r1
 80047b2:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2202      	movs	r2, #2
 80047ba:	4013      	ands	r3, r2
 80047bc:	d009      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80047be:	4b69      	ldr	r3, [pc, #420]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047c2:	220c      	movs	r2, #12
 80047c4:	4393      	bics	r3, r2
 80047c6:	0019      	movs	r1, r3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	689a      	ldr	r2, [r3, #8]
 80047cc:	4b65      	ldr	r3, [pc, #404]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047ce:	430a      	orrs	r2, r1
 80047d0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2210      	movs	r2, #16
 80047d8:	4013      	ands	r3, r2
 80047da:	d009      	beq.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047dc:	4b61      	ldr	r3, [pc, #388]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047e0:	4a66      	ldr	r2, [pc, #408]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80047e2:	4013      	ands	r3, r2
 80047e4:	0019      	movs	r1, r3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	68da      	ldr	r2, [r3, #12]
 80047ea:	4b5e      	ldr	r3, [pc, #376]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047ec:	430a      	orrs	r2, r1
 80047ee:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	2380      	movs	r3, #128	; 0x80
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	4013      	ands	r3, r2
 80047fa:	d009      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047fc:	4b59      	ldr	r3, [pc, #356]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80047fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004800:	4a5f      	ldr	r2, [pc, #380]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004802:	4013      	ands	r3, r2
 8004804:	0019      	movs	r1, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	699a      	ldr	r2, [r3, #24]
 800480a:	4b56      	ldr	r3, [pc, #344]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800480c:	430a      	orrs	r2, r1
 800480e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	2380      	movs	r3, #128	; 0x80
 8004816:	00db      	lsls	r3, r3, #3
 8004818:	4013      	ands	r3, r2
 800481a:	d009      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800481c:	4b51      	ldr	r3, [pc, #324]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800481e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004820:	4a58      	ldr	r2, [pc, #352]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004822:	4013      	ands	r3, r2
 8004824:	0019      	movs	r1, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	69da      	ldr	r2, [r3, #28]
 800482a:	4b4e      	ldr	r3, [pc, #312]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800482c:	430a      	orrs	r2, r1
 800482e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2220      	movs	r2, #32
 8004836:	4013      	ands	r3, r2
 8004838:	d009      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800483a:	4b4a      	ldr	r3, [pc, #296]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800483c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800483e:	4a52      	ldr	r2, [pc, #328]	; (8004988 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8004840:	4013      	ands	r3, r2
 8004842:	0019      	movs	r1, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	691a      	ldr	r2, [r3, #16]
 8004848:	4b46      	ldr	r3, [pc, #280]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800484a:	430a      	orrs	r2, r1
 800484c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	2380      	movs	r3, #128	; 0x80
 8004854:	01db      	lsls	r3, r3, #7
 8004856:	4013      	ands	r3, r2
 8004858:	d015      	beq.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800485a:	4b42      	ldr	r3, [pc, #264]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800485c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	0899      	lsrs	r1, r3, #2
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1a      	ldr	r2, [r3, #32]
 8004866:	4b3f      	ldr	r3, [pc, #252]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004868:	430a      	orrs	r2, r1
 800486a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6a1a      	ldr	r2, [r3, #32]
 8004870:	2380      	movs	r3, #128	; 0x80
 8004872:	05db      	lsls	r3, r3, #23
 8004874:	429a      	cmp	r2, r3
 8004876:	d106      	bne.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004878:	4b3a      	ldr	r3, [pc, #232]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800487a:	68da      	ldr	r2, [r3, #12]
 800487c:	4b39      	ldr	r3, [pc, #228]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800487e:	2180      	movs	r1, #128	; 0x80
 8004880:	0249      	lsls	r1, r1, #9
 8004882:	430a      	orrs	r2, r1
 8004884:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	2380      	movs	r3, #128	; 0x80
 800488c:	031b      	lsls	r3, r3, #12
 800488e:	4013      	ands	r3, r2
 8004890:	d009      	beq.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004892:	4b34      	ldr	r3, [pc, #208]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004896:	2240      	movs	r2, #64	; 0x40
 8004898:	4393      	bics	r3, r2
 800489a:	0019      	movs	r1, r3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048a0:	4b30      	ldr	r3, [pc, #192]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048a2:	430a      	orrs	r2, r1
 80048a4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	2380      	movs	r3, #128	; 0x80
 80048ac:	039b      	lsls	r3, r3, #14
 80048ae:	4013      	ands	r3, r2
 80048b0:	d016      	beq.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80048b2:	4b2c      	ldr	r3, [pc, #176]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048b6:	4a35      	ldr	r2, [pc, #212]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80048b8:	4013      	ands	r3, r2
 80048ba:	0019      	movs	r1, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80048c0:	4b28      	ldr	r3, [pc, #160]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048c2:	430a      	orrs	r2, r1
 80048c4:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80048ca:	2380      	movs	r3, #128	; 0x80
 80048cc:	03db      	lsls	r3, r3, #15
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d106      	bne.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80048d2:	4b24      	ldr	r3, [pc, #144]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048d4:	68da      	ldr	r2, [r3, #12]
 80048d6:	4b23      	ldr	r3, [pc, #140]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048d8:	2180      	movs	r1, #128	; 0x80
 80048da:	0449      	lsls	r1, r1, #17
 80048dc:	430a      	orrs	r2, r1
 80048de:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	2380      	movs	r3, #128	; 0x80
 80048e6:	03db      	lsls	r3, r3, #15
 80048e8:	4013      	ands	r3, r2
 80048ea:	d016      	beq.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80048ec:	4b1d      	ldr	r3, [pc, #116]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048f0:	4a27      	ldr	r2, [pc, #156]	; (8004990 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80048f2:	4013      	ands	r3, r2
 80048f4:	0019      	movs	r1, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048fa:	4b1a      	ldr	r3, [pc, #104]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048fc:	430a      	orrs	r2, r1
 80048fe:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004904:	2380      	movs	r3, #128	; 0x80
 8004906:	045b      	lsls	r3, r3, #17
 8004908:	429a      	cmp	r2, r3
 800490a:	d106      	bne.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800490c:	4b15      	ldr	r3, [pc, #84]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800490e:	68da      	ldr	r2, [r3, #12]
 8004910:	4b14      	ldr	r3, [pc, #80]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004912:	2180      	movs	r1, #128	; 0x80
 8004914:	0449      	lsls	r1, r1, #17
 8004916:	430a      	orrs	r2, r1
 8004918:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	2380      	movs	r3, #128	; 0x80
 8004920:	011b      	lsls	r3, r3, #4
 8004922:	4013      	ands	r3, r2
 8004924:	d016      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004926:	4b0f      	ldr	r3, [pc, #60]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004928:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800492a:	4a1a      	ldr	r2, [pc, #104]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800492c:	4013      	ands	r3, r2
 800492e:	0019      	movs	r1, r3
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	695a      	ldr	r2, [r3, #20]
 8004934:	4b0b      	ldr	r3, [pc, #44]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004936:	430a      	orrs	r2, r1
 8004938:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	695a      	ldr	r2, [r3, #20]
 800493e:	2380      	movs	r3, #128	; 0x80
 8004940:	01db      	lsls	r3, r3, #7
 8004942:	429a      	cmp	r2, r3
 8004944:	d106      	bne.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004946:	4b07      	ldr	r3, [pc, #28]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004948:	68da      	ldr	r2, [r3, #12]
 800494a:	4b06      	ldr	r3, [pc, #24]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800494c:	2180      	movs	r1, #128	; 0x80
 800494e:	0249      	lsls	r1, r1, #9
 8004950:	430a      	orrs	r2, r1
 8004952:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004954:	2312      	movs	r3, #18
 8004956:	18fb      	adds	r3, r7, r3
 8004958:	781b      	ldrb	r3, [r3, #0]
}
 800495a:	0018      	movs	r0, r3
 800495c:	46bd      	mov	sp, r7
 800495e:	b006      	add	sp, #24
 8004960:	bd80      	pop	{r7, pc}
 8004962:	46c0      	nop			; (mov r8, r8)
 8004964:	40021000 	.word	0x40021000
 8004968:	40007000 	.word	0x40007000
 800496c:	fffffcff 	.word	0xfffffcff
 8004970:	fffeffff 	.word	0xfffeffff
 8004974:	00001388 	.word	0x00001388
 8004978:	efffffff 	.word	0xefffffff
 800497c:	fffff3ff 	.word	0xfffff3ff
 8004980:	fff3ffff 	.word	0xfff3ffff
 8004984:	ffcfffff 	.word	0xffcfffff
 8004988:	ffffcfff 	.word	0xffffcfff
 800498c:	ffbfffff 	.word	0xffbfffff
 8004990:	feffffff 	.word	0xfeffffff
 8004994:	ffff3fff 	.word	0xffff3fff

08004998 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e04a      	b.n	8004a40 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	223d      	movs	r2, #61	; 0x3d
 80049ae:	5c9b      	ldrb	r3, [r3, r2]
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d107      	bne.n	80049c6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	223c      	movs	r2, #60	; 0x3c
 80049ba:	2100      	movs	r1, #0
 80049bc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	0018      	movs	r0, r3
 80049c2:	f7fe f9d1 	bl	8002d68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	223d      	movs	r2, #61	; 0x3d
 80049ca:	2102      	movs	r1, #2
 80049cc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	3304      	adds	r3, #4
 80049d6:	0019      	movs	r1, r3
 80049d8:	0010      	movs	r0, r2
 80049da:	f000 fa11 	bl	8004e00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2248      	movs	r2, #72	; 0x48
 80049e2:	2101      	movs	r1, #1
 80049e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	223e      	movs	r2, #62	; 0x3e
 80049ea:	2101      	movs	r1, #1
 80049ec:	5499      	strb	r1, [r3, r2]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	223f      	movs	r2, #63	; 0x3f
 80049f2:	2101      	movs	r1, #1
 80049f4:	5499      	strb	r1, [r3, r2]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2240      	movs	r2, #64	; 0x40
 80049fa:	2101      	movs	r1, #1
 80049fc:	5499      	strb	r1, [r3, r2]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2241      	movs	r2, #65	; 0x41
 8004a02:	2101      	movs	r1, #1
 8004a04:	5499      	strb	r1, [r3, r2]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2242      	movs	r2, #66	; 0x42
 8004a0a:	2101      	movs	r1, #1
 8004a0c:	5499      	strb	r1, [r3, r2]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2243      	movs	r2, #67	; 0x43
 8004a12:	2101      	movs	r1, #1
 8004a14:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2244      	movs	r2, #68	; 0x44
 8004a1a:	2101      	movs	r1, #1
 8004a1c:	5499      	strb	r1, [r3, r2]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2245      	movs	r2, #69	; 0x45
 8004a22:	2101      	movs	r1, #1
 8004a24:	5499      	strb	r1, [r3, r2]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2246      	movs	r2, #70	; 0x46
 8004a2a:	2101      	movs	r1, #1
 8004a2c:	5499      	strb	r1, [r3, r2]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2247      	movs	r2, #71	; 0x47
 8004a32:	2101      	movs	r1, #1
 8004a34:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	223d      	movs	r2, #61	; 0x3d
 8004a3a:	2101      	movs	r1, #1
 8004a3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	0018      	movs	r0, r3
 8004a42:	46bd      	mov	sp, r7
 8004a44:	b002      	add	sp, #8
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	223d      	movs	r2, #61	; 0x3d
 8004a54:	5c9b      	ldrb	r3, [r3, r2]
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d001      	beq.n	8004a60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e042      	b.n	8004ae6 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	223d      	movs	r2, #61	; 0x3d
 8004a64:	2102      	movs	r1, #2
 8004a66:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	68da      	ldr	r2, [r3, #12]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2101      	movs	r1, #1
 8004a74:	430a      	orrs	r2, r1
 8004a76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a1c      	ldr	r2, [pc, #112]	; (8004af0 <HAL_TIM_Base_Start_IT+0xa8>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d00f      	beq.n	8004aa2 <HAL_TIM_Base_Start_IT+0x5a>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	2380      	movs	r3, #128	; 0x80
 8004a88:	05db      	lsls	r3, r3, #23
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d009      	beq.n	8004aa2 <HAL_TIM_Base_Start_IT+0x5a>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a18      	ldr	r2, [pc, #96]	; (8004af4 <HAL_TIM_Base_Start_IT+0xac>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d004      	beq.n	8004aa2 <HAL_TIM_Base_Start_IT+0x5a>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a16      	ldr	r2, [pc, #88]	; (8004af8 <HAL_TIM_Base_Start_IT+0xb0>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d116      	bne.n	8004ad0 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	4a14      	ldr	r2, [pc, #80]	; (8004afc <HAL_TIM_Base_Start_IT+0xb4>)
 8004aaa:	4013      	ands	r3, r2
 8004aac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2b06      	cmp	r3, #6
 8004ab2:	d016      	beq.n	8004ae2 <HAL_TIM_Base_Start_IT+0x9a>
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	2380      	movs	r3, #128	; 0x80
 8004ab8:	025b      	lsls	r3, r3, #9
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d011      	beq.n	8004ae2 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2101      	movs	r1, #1
 8004aca:	430a      	orrs	r2, r1
 8004acc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ace:	e008      	b.n	8004ae2 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2101      	movs	r1, #1
 8004adc:	430a      	orrs	r2, r1
 8004ade:	601a      	str	r2, [r3, #0]
 8004ae0:	e000      	b.n	8004ae4 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ae2:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	0018      	movs	r0, r3
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	b004      	add	sp, #16
 8004aec:	bd80      	pop	{r7, pc}
 8004aee:	46c0      	nop			; (mov r8, r8)
 8004af0:	40012c00 	.word	0x40012c00
 8004af4:	40000400 	.word	0x40000400
 8004af8:	40014000 	.word	0x40014000
 8004afc:	00010007 	.word	0x00010007

08004b00 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b082      	sub	sp, #8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68da      	ldr	r2, [r3, #12]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2101      	movs	r1, #1
 8004b14:	438a      	bics	r2, r1
 8004b16:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	6a1b      	ldr	r3, [r3, #32]
 8004b1e:	4a0d      	ldr	r2, [pc, #52]	; (8004b54 <HAL_TIM_Base_Stop_IT+0x54>)
 8004b20:	4013      	ands	r3, r2
 8004b22:	d10d      	bne.n	8004b40 <HAL_TIM_Base_Stop_IT+0x40>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6a1b      	ldr	r3, [r3, #32]
 8004b2a:	4a0b      	ldr	r2, [pc, #44]	; (8004b58 <HAL_TIM_Base_Stop_IT+0x58>)
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	d107      	bne.n	8004b40 <HAL_TIM_Base_Stop_IT+0x40>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2101      	movs	r1, #1
 8004b3c:	438a      	bics	r2, r1
 8004b3e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	223d      	movs	r2, #61	; 0x3d
 8004b44:	2101      	movs	r1, #1
 8004b46:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	0018      	movs	r0, r3
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	b002      	add	sp, #8
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	46c0      	nop			; (mov r8, r8)
 8004b54:	00001111 	.word	0x00001111
 8004b58:	00000444 	.word	0x00000444

08004b5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	691b      	ldr	r3, [r3, #16]
 8004b6a:	2202      	movs	r2, #2
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	2b02      	cmp	r3, #2
 8004b70:	d124      	bne.n	8004bbc <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	2202      	movs	r2, #2
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d11d      	bne.n	8004bbc <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2203      	movs	r2, #3
 8004b86:	4252      	negs	r2, r2
 8004b88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	699b      	ldr	r3, [r3, #24]
 8004b96:	2203      	movs	r2, #3
 8004b98:	4013      	ands	r3, r2
 8004b9a:	d004      	beq.n	8004ba6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	0018      	movs	r0, r3
 8004ba0:	f000 f916 	bl	8004dd0 <HAL_TIM_IC_CaptureCallback>
 8004ba4:	e007      	b.n	8004bb6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	0018      	movs	r0, r3
 8004baa:	f000 f909 	bl	8004dc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	0018      	movs	r0, r3
 8004bb2:	f000 f915 	bl	8004de0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	691b      	ldr	r3, [r3, #16]
 8004bc2:	2204      	movs	r2, #4
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	d125      	bne.n	8004c16 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	2204      	movs	r2, #4
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	2b04      	cmp	r3, #4
 8004bd6:	d11e      	bne.n	8004c16 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2205      	movs	r2, #5
 8004bde:	4252      	negs	r2, r2
 8004be0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2202      	movs	r2, #2
 8004be6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	699a      	ldr	r2, [r3, #24]
 8004bee:	23c0      	movs	r3, #192	; 0xc0
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	d004      	beq.n	8004c00 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	0018      	movs	r0, r3
 8004bfa:	f000 f8e9 	bl	8004dd0 <HAL_TIM_IC_CaptureCallback>
 8004bfe:	e007      	b.n	8004c10 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	0018      	movs	r0, r3
 8004c04:	f000 f8dc 	bl	8004dc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	0018      	movs	r0, r3
 8004c0c:	f000 f8e8 	bl	8004de0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	2208      	movs	r2, #8
 8004c1e:	4013      	ands	r3, r2
 8004c20:	2b08      	cmp	r3, #8
 8004c22:	d124      	bne.n	8004c6e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	2208      	movs	r2, #8
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	2b08      	cmp	r3, #8
 8004c30:	d11d      	bne.n	8004c6e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	2209      	movs	r2, #9
 8004c38:	4252      	negs	r2, r2
 8004c3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2204      	movs	r2, #4
 8004c40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	69db      	ldr	r3, [r3, #28]
 8004c48:	2203      	movs	r2, #3
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	d004      	beq.n	8004c58 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	0018      	movs	r0, r3
 8004c52:	f000 f8bd 	bl	8004dd0 <HAL_TIM_IC_CaptureCallback>
 8004c56:	e007      	b.n	8004c68 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	0018      	movs	r0, r3
 8004c5c:	f000 f8b0 	bl	8004dc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	0018      	movs	r0, r3
 8004c64:	f000 f8bc 	bl	8004de0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	2210      	movs	r2, #16
 8004c76:	4013      	ands	r3, r2
 8004c78:	2b10      	cmp	r3, #16
 8004c7a:	d125      	bne.n	8004cc8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	2210      	movs	r2, #16
 8004c84:	4013      	ands	r3, r2
 8004c86:	2b10      	cmp	r3, #16
 8004c88:	d11e      	bne.n	8004cc8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2211      	movs	r2, #17
 8004c90:	4252      	negs	r2, r2
 8004c92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2208      	movs	r2, #8
 8004c98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	69da      	ldr	r2, [r3, #28]
 8004ca0:	23c0      	movs	r3, #192	; 0xc0
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	d004      	beq.n	8004cb2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	0018      	movs	r0, r3
 8004cac:	f000 f890 	bl	8004dd0 <HAL_TIM_IC_CaptureCallback>
 8004cb0:	e007      	b.n	8004cc2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	0018      	movs	r0, r3
 8004cb6:	f000 f883 	bl	8004dc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	0018      	movs	r0, r3
 8004cbe:	f000 f88f 	bl	8004de0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d10f      	bne.n	8004cf6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	2201      	movs	r2, #1
 8004cde:	4013      	ands	r3, r2
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d108      	bne.n	8004cf6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2202      	movs	r2, #2
 8004cea:	4252      	negs	r2, r2
 8004cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	f7fd ff95 	bl	8002c20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	2280      	movs	r2, #128	; 0x80
 8004cfe:	4013      	ands	r3, r2
 8004d00:	2b80      	cmp	r3, #128	; 0x80
 8004d02:	d10f      	bne.n	8004d24 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	2280      	movs	r2, #128	; 0x80
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	2b80      	cmp	r3, #128	; 0x80
 8004d10:	d108      	bne.n	8004d24 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	2281      	movs	r2, #129	; 0x81
 8004d18:	4252      	negs	r2, r2
 8004d1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	0018      	movs	r0, r3
 8004d20:	f000 f964 	bl	8004fec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	691a      	ldr	r2, [r3, #16]
 8004d2a:	2380      	movs	r3, #128	; 0x80
 8004d2c:	005b      	lsls	r3, r3, #1
 8004d2e:	401a      	ands	r2, r3
 8004d30:	2380      	movs	r3, #128	; 0x80
 8004d32:	005b      	lsls	r3, r3, #1
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d10e      	bne.n	8004d56 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	2280      	movs	r2, #128	; 0x80
 8004d40:	4013      	ands	r3, r2
 8004d42:	2b80      	cmp	r3, #128	; 0x80
 8004d44:	d107      	bne.n	8004d56 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a1c      	ldr	r2, [pc, #112]	; (8004dbc <HAL_TIM_IRQHandler+0x260>)
 8004d4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	0018      	movs	r0, r3
 8004d52:	f000 f953 	bl	8004ffc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	691b      	ldr	r3, [r3, #16]
 8004d5c:	2240      	movs	r2, #64	; 0x40
 8004d5e:	4013      	ands	r3, r2
 8004d60:	2b40      	cmp	r3, #64	; 0x40
 8004d62:	d10f      	bne.n	8004d84 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	2240      	movs	r2, #64	; 0x40
 8004d6c:	4013      	ands	r3, r2
 8004d6e:	2b40      	cmp	r3, #64	; 0x40
 8004d70:	d108      	bne.n	8004d84 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2241      	movs	r2, #65	; 0x41
 8004d78:	4252      	negs	r2, r2
 8004d7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	0018      	movs	r0, r3
 8004d80:	f000 f836 	bl	8004df0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	691b      	ldr	r3, [r3, #16]
 8004d8a:	2220      	movs	r2, #32
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	2b20      	cmp	r3, #32
 8004d90:	d10f      	bne.n	8004db2 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	2220      	movs	r2, #32
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	2b20      	cmp	r3, #32
 8004d9e:	d108      	bne.n	8004db2 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	2221      	movs	r2, #33	; 0x21
 8004da6:	4252      	negs	r2, r2
 8004da8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	0018      	movs	r0, r3
 8004dae:	f000 f915 	bl	8004fdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004db2:	46c0      	nop			; (mov r8, r8)
 8004db4:	46bd      	mov	sp, r7
 8004db6:	b002      	add	sp, #8
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	46c0      	nop			; (mov r8, r8)
 8004dbc:	fffffeff 	.word	0xfffffeff

08004dc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dc8:	46c0      	nop			; (mov r8, r8)
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	b002      	add	sp, #8
 8004dce:	bd80      	pop	{r7, pc}

08004dd0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004dd8:	46c0      	nop			; (mov r8, r8)
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	b002      	add	sp, #8
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004de8:	46c0      	nop			; (mov r8, r8)
 8004dea:	46bd      	mov	sp, r7
 8004dec:	b002      	add	sp, #8
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b082      	sub	sp, #8
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004df8:	46c0      	nop			; (mov r8, r8)
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	b002      	add	sp, #8
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4a34      	ldr	r2, [pc, #208]	; (8004ee4 <TIM_Base_SetConfig+0xe4>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d008      	beq.n	8004e2a <TIM_Base_SetConfig+0x2a>
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	2380      	movs	r3, #128	; 0x80
 8004e1c:	05db      	lsls	r3, r3, #23
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d003      	beq.n	8004e2a <TIM_Base_SetConfig+0x2a>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a30      	ldr	r2, [pc, #192]	; (8004ee8 <TIM_Base_SetConfig+0xe8>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d108      	bne.n	8004e3c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2270      	movs	r2, #112	; 0x70
 8004e2e:	4393      	bics	r3, r2
 8004e30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a29      	ldr	r2, [pc, #164]	; (8004ee4 <TIM_Base_SetConfig+0xe4>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d018      	beq.n	8004e76 <TIM_Base_SetConfig+0x76>
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	2380      	movs	r3, #128	; 0x80
 8004e48:	05db      	lsls	r3, r3, #23
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d013      	beq.n	8004e76 <TIM_Base_SetConfig+0x76>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a25      	ldr	r2, [pc, #148]	; (8004ee8 <TIM_Base_SetConfig+0xe8>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d00f      	beq.n	8004e76 <TIM_Base_SetConfig+0x76>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a24      	ldr	r2, [pc, #144]	; (8004eec <TIM_Base_SetConfig+0xec>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d00b      	beq.n	8004e76 <TIM_Base_SetConfig+0x76>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a23      	ldr	r2, [pc, #140]	; (8004ef0 <TIM_Base_SetConfig+0xf0>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d007      	beq.n	8004e76 <TIM_Base_SetConfig+0x76>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a22      	ldr	r2, [pc, #136]	; (8004ef4 <TIM_Base_SetConfig+0xf4>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d003      	beq.n	8004e76 <TIM_Base_SetConfig+0x76>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a21      	ldr	r2, [pc, #132]	; (8004ef8 <TIM_Base_SetConfig+0xf8>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d108      	bne.n	8004e88 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	4a20      	ldr	r2, [pc, #128]	; (8004efc <TIM_Base_SetConfig+0xfc>)
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	68fa      	ldr	r2, [r7, #12]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2280      	movs	r2, #128	; 0x80
 8004e8c:	4393      	bics	r3, r2
 8004e8e:	001a      	movs	r2, r3
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	695b      	ldr	r3, [r3, #20]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	689a      	ldr	r2, [r3, #8]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a0c      	ldr	r2, [pc, #48]	; (8004ee4 <TIM_Base_SetConfig+0xe4>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d00b      	beq.n	8004ece <TIM_Base_SetConfig+0xce>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4a0d      	ldr	r2, [pc, #52]	; (8004ef0 <TIM_Base_SetConfig+0xf0>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d007      	beq.n	8004ece <TIM_Base_SetConfig+0xce>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a0c      	ldr	r2, [pc, #48]	; (8004ef4 <TIM_Base_SetConfig+0xf4>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d003      	beq.n	8004ece <TIM_Base_SetConfig+0xce>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a0b      	ldr	r2, [pc, #44]	; (8004ef8 <TIM_Base_SetConfig+0xf8>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d103      	bne.n	8004ed6 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	691a      	ldr	r2, [r3, #16]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2201      	movs	r2, #1
 8004eda:	615a      	str	r2, [r3, #20]
}
 8004edc:	46c0      	nop			; (mov r8, r8)
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	b004      	add	sp, #16
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	40012c00 	.word	0x40012c00
 8004ee8:	40000400 	.word	0x40000400
 8004eec:	40002000 	.word	0x40002000
 8004ef0:	40014000 	.word	0x40014000
 8004ef4:	40014400 	.word	0x40014400
 8004ef8:	40014800 	.word	0x40014800
 8004efc:	fffffcff 	.word	0xfffffcff

08004f00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	223c      	movs	r2, #60	; 0x3c
 8004f0e:	5c9b      	ldrb	r3, [r3, r2]
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d101      	bne.n	8004f18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f14:	2302      	movs	r3, #2
 8004f16:	e055      	b.n	8004fc4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	223c      	movs	r2, #60	; 0x3c
 8004f1c:	2101      	movs	r1, #1
 8004f1e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	223d      	movs	r2, #61	; 0x3d
 8004f24:	2102      	movs	r1, #2
 8004f26:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a23      	ldr	r2, [pc, #140]	; (8004fcc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d108      	bne.n	8004f54 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	4a22      	ldr	r2, [pc, #136]	; (8004fd0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f46:	4013      	ands	r3, r2
 8004f48:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	68fa      	ldr	r2, [r7, #12]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2270      	movs	r2, #112	; 0x70
 8004f58:	4393      	bics	r3, r2
 8004f5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a16      	ldr	r2, [pc, #88]	; (8004fcc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d00f      	beq.n	8004f98 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	2380      	movs	r3, #128	; 0x80
 8004f7e:	05db      	lsls	r3, r3, #23
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d009      	beq.n	8004f98 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a12      	ldr	r2, [pc, #72]	; (8004fd4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d004      	beq.n	8004f98 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a11      	ldr	r2, [pc, #68]	; (8004fd8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d10c      	bne.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	2280      	movs	r2, #128	; 0x80
 8004f9c:	4393      	bics	r3, r2
 8004f9e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	68ba      	ldr	r2, [r7, #8]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68ba      	ldr	r2, [r7, #8]
 8004fb0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	223d      	movs	r2, #61	; 0x3d
 8004fb6:	2101      	movs	r1, #1
 8004fb8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	223c      	movs	r2, #60	; 0x3c
 8004fbe:	2100      	movs	r1, #0
 8004fc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004fc2:	2300      	movs	r3, #0
}
 8004fc4:	0018      	movs	r0, r3
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	b004      	add	sp, #16
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	40012c00 	.word	0x40012c00
 8004fd0:	ff0fffff 	.word	0xff0fffff
 8004fd4:	40000400 	.word	0x40000400
 8004fd8:	40014000 	.word	0x40014000

08004fdc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004fe4:	46c0      	nop			; (mov r8, r8)
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	b002      	add	sp, #8
 8004fea:	bd80      	pop	{r7, pc}

08004fec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ff4:	46c0      	nop			; (mov r8, r8)
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	b002      	add	sp, #8
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005004:	46c0      	nop			; (mov r8, r8)
 8005006:	46bd      	mov	sp, r7
 8005008:	b002      	add	sp, #8
 800500a:	bd80      	pop	{r7, pc}

0800500c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e046      	b.n	80050ac <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2288      	movs	r2, #136	; 0x88
 8005022:	589b      	ldr	r3, [r3, r2]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d107      	bne.n	8005038 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2284      	movs	r2, #132	; 0x84
 800502c:	2100      	movs	r1, #0
 800502e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	0018      	movs	r0, r3
 8005034:	f7fd febe 	bl	8002db4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2288      	movs	r2, #136	; 0x88
 800503c:	2124      	movs	r1, #36	; 0x24
 800503e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2101      	movs	r1, #1
 800504c:	438a      	bics	r2, r1
 800504e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	0018      	movs	r0, r3
 8005054:	f000 f9ee 	bl	8005434 <UART_SetConfig>
 8005058:	0003      	movs	r3, r0
 800505a:	2b01      	cmp	r3, #1
 800505c:	d101      	bne.n	8005062 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e024      	b.n	80050ac <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005066:	2b00      	cmp	r3, #0
 8005068:	d003      	beq.n	8005072 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	0018      	movs	r0, r3
 800506e:	f000 fc9f 	bl	80059b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	685a      	ldr	r2, [r3, #4]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	490d      	ldr	r1, [pc, #52]	; (80050b4 <HAL_UART_Init+0xa8>)
 800507e:	400a      	ands	r2, r1
 8005080:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	689a      	ldr	r2, [r3, #8]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	212a      	movs	r1, #42	; 0x2a
 800508e:	438a      	bics	r2, r1
 8005090:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2101      	movs	r1, #1
 800509e:	430a      	orrs	r2, r1
 80050a0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	0018      	movs	r0, r3
 80050a6:	f000 fd37 	bl	8005b18 <UART_CheckIdleState>
 80050aa:	0003      	movs	r3, r0
}
 80050ac:	0018      	movs	r0, r3
 80050ae:	46bd      	mov	sp, r7
 80050b0:	b002      	add	sp, #8
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	ffffb7ff 	.word	0xffffb7ff

080050b8 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d101      	bne.n	80050ca <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e032      	b.n	8005130 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2288      	movs	r2, #136	; 0x88
 80050ce:	2124      	movs	r1, #36	; 0x24
 80050d0:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2101      	movs	r1, #1
 80050de:	438a      	bics	r2, r1
 80050e0:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2200      	movs	r2, #0
 80050e8:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	2200      	movs	r2, #0
 80050f0:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2200      	movs	r2, #0
 80050f8:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	0018      	movs	r0, r3
 80050fe:	f7fd ff3d 	bl	8002f7c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2290      	movs	r2, #144	; 0x90
 8005106:	2100      	movs	r1, #0
 8005108:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2288      	movs	r2, #136	; 0x88
 800510e:	2100      	movs	r1, #0
 8005110:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	228c      	movs	r2, #140	; 0x8c
 8005116:	2100      	movs	r1, #0
 8005118:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2284      	movs	r2, #132	; 0x84
 800512a:	2100      	movs	r1, #0
 800512c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800512e:	2300      	movs	r3, #0
}
 8005130:	0018      	movs	r0, r3
 8005132:	46bd      	mov	sp, r7
 8005134:	b002      	add	sp, #8
 8005136:	bd80      	pop	{r7, pc}

08005138 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b08a      	sub	sp, #40	; 0x28
 800513c:	af02      	add	r7, sp, #8
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	603b      	str	r3, [r7, #0]
 8005144:	1dbb      	adds	r3, r7, #6
 8005146:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2288      	movs	r2, #136	; 0x88
 800514c:	589b      	ldr	r3, [r3, r2]
 800514e:	2b20      	cmp	r3, #32
 8005150:	d000      	beq.n	8005154 <HAL_UART_Transmit+0x1c>
 8005152:	e088      	b.n	8005266 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d003      	beq.n	8005162 <HAL_UART_Transmit+0x2a>
 800515a:	1dbb      	adds	r3, r7, #6
 800515c:	881b      	ldrh	r3, [r3, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d101      	bne.n	8005166 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e080      	b.n	8005268 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	689a      	ldr	r2, [r3, #8]
 800516a:	2380      	movs	r3, #128	; 0x80
 800516c:	015b      	lsls	r3, r3, #5
 800516e:	429a      	cmp	r2, r3
 8005170:	d109      	bne.n	8005186 <HAL_UART_Transmit+0x4e>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d105      	bne.n	8005186 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	2201      	movs	r2, #1
 800517e:	4013      	ands	r3, r2
 8005180:	d001      	beq.n	8005186 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e070      	b.n	8005268 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2290      	movs	r2, #144	; 0x90
 800518a:	2100      	movs	r1, #0
 800518c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2288      	movs	r2, #136	; 0x88
 8005192:	2121      	movs	r1, #33	; 0x21
 8005194:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005196:	f7fe f8cf 	bl	8003338 <HAL_GetTick>
 800519a:	0003      	movs	r3, r0
 800519c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	1dba      	adds	r2, r7, #6
 80051a2:	2154      	movs	r1, #84	; 0x54
 80051a4:	8812      	ldrh	r2, [r2, #0]
 80051a6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	1dba      	adds	r2, r7, #6
 80051ac:	2156      	movs	r1, #86	; 0x56
 80051ae:	8812      	ldrh	r2, [r2, #0]
 80051b0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	689a      	ldr	r2, [r3, #8]
 80051b6:	2380      	movs	r3, #128	; 0x80
 80051b8:	015b      	lsls	r3, r3, #5
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d108      	bne.n	80051d0 <HAL_UART_Transmit+0x98>
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	691b      	ldr	r3, [r3, #16]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d104      	bne.n	80051d0 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80051c6:	2300      	movs	r3, #0
 80051c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	61bb      	str	r3, [r7, #24]
 80051ce:	e003      	b.n	80051d8 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051d4:	2300      	movs	r3, #0
 80051d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80051d8:	e02c      	b.n	8005234 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051da:	697a      	ldr	r2, [r7, #20]
 80051dc:	68f8      	ldr	r0, [r7, #12]
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	9300      	str	r3, [sp, #0]
 80051e2:	0013      	movs	r3, r2
 80051e4:	2200      	movs	r2, #0
 80051e6:	2180      	movs	r1, #128	; 0x80
 80051e8:	f000 fce4 	bl	8005bb4 <UART_WaitOnFlagUntilTimeout>
 80051ec:	1e03      	subs	r3, r0, #0
 80051ee:	d001      	beq.n	80051f4 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 80051f0:	2303      	movs	r3, #3
 80051f2:	e039      	b.n	8005268 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d10b      	bne.n	8005212 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	881b      	ldrh	r3, [r3, #0]
 80051fe:	001a      	movs	r2, r3
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	05d2      	lsls	r2, r2, #23
 8005206:	0dd2      	lsrs	r2, r2, #23
 8005208:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	3302      	adds	r3, #2
 800520e:	61bb      	str	r3, [r7, #24]
 8005210:	e007      	b.n	8005222 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	781a      	ldrb	r2, [r3, #0]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800521c:	69fb      	ldr	r3, [r7, #28]
 800521e:	3301      	adds	r3, #1
 8005220:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2256      	movs	r2, #86	; 0x56
 8005226:	5a9b      	ldrh	r3, [r3, r2]
 8005228:	b29b      	uxth	r3, r3
 800522a:	3b01      	subs	r3, #1
 800522c:	b299      	uxth	r1, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2256      	movs	r2, #86	; 0x56
 8005232:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2256      	movs	r2, #86	; 0x56
 8005238:	5a9b      	ldrh	r3, [r3, r2]
 800523a:	b29b      	uxth	r3, r3
 800523c:	2b00      	cmp	r3, #0
 800523e:	d1cc      	bne.n	80051da <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005240:	697a      	ldr	r2, [r7, #20]
 8005242:	68f8      	ldr	r0, [r7, #12]
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	9300      	str	r3, [sp, #0]
 8005248:	0013      	movs	r3, r2
 800524a:	2200      	movs	r2, #0
 800524c:	2140      	movs	r1, #64	; 0x40
 800524e:	f000 fcb1 	bl	8005bb4 <UART_WaitOnFlagUntilTimeout>
 8005252:	1e03      	subs	r3, r0, #0
 8005254:	d001      	beq.n	800525a <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e006      	b.n	8005268 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2288      	movs	r2, #136	; 0x88
 800525e:	2120      	movs	r1, #32
 8005260:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005262:	2300      	movs	r3, #0
 8005264:	e000      	b.n	8005268 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8005266:	2302      	movs	r3, #2
  }
}
 8005268:	0018      	movs	r0, r3
 800526a:	46bd      	mov	sp, r7
 800526c:	b008      	add	sp, #32
 800526e:	bd80      	pop	{r7, pc}

08005270 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b08a      	sub	sp, #40	; 0x28
 8005274:	af02      	add	r7, sp, #8
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	603b      	str	r3, [r7, #0]
 800527c:	1dbb      	adds	r3, r7, #6
 800527e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	228c      	movs	r2, #140	; 0x8c
 8005284:	589b      	ldr	r3, [r3, r2]
 8005286:	2b20      	cmp	r3, #32
 8005288:	d000      	beq.n	800528c <HAL_UART_Receive+0x1c>
 800528a:	e0cc      	b.n	8005426 <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d003      	beq.n	800529a <HAL_UART_Receive+0x2a>
 8005292:	1dbb      	adds	r3, r7, #6
 8005294:	881b      	ldrh	r3, [r3, #0]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d101      	bne.n	800529e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e0c4      	b.n	8005428 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	689a      	ldr	r2, [r3, #8]
 80052a2:	2380      	movs	r3, #128	; 0x80
 80052a4:	015b      	lsls	r3, r3, #5
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d109      	bne.n	80052be <HAL_UART_Receive+0x4e>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d105      	bne.n	80052be <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	2201      	movs	r2, #1
 80052b6:	4013      	ands	r3, r2
 80052b8:	d001      	beq.n	80052be <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e0b4      	b.n	8005428 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2290      	movs	r2, #144	; 0x90
 80052c2:	2100      	movs	r1, #0
 80052c4:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	228c      	movs	r2, #140	; 0x8c
 80052ca:	2122      	movs	r1, #34	; 0x22
 80052cc:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052d4:	f7fe f830 	bl	8003338 <HAL_GetTick>
 80052d8:	0003      	movs	r3, r0
 80052da:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	1dba      	adds	r2, r7, #6
 80052e0:	215c      	movs	r1, #92	; 0x5c
 80052e2:	8812      	ldrh	r2, [r2, #0]
 80052e4:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	1dba      	adds	r2, r7, #6
 80052ea:	215e      	movs	r1, #94	; 0x5e
 80052ec:	8812      	ldrh	r2, [r2, #0]
 80052ee:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	689a      	ldr	r2, [r3, #8]
 80052f4:	2380      	movs	r3, #128	; 0x80
 80052f6:	015b      	lsls	r3, r3, #5
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d10d      	bne.n	8005318 <HAL_UART_Receive+0xa8>
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	691b      	ldr	r3, [r3, #16]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d104      	bne.n	800530e <HAL_UART_Receive+0x9e>
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2260      	movs	r2, #96	; 0x60
 8005308:	4949      	ldr	r1, [pc, #292]	; (8005430 <HAL_UART_Receive+0x1c0>)
 800530a:	5299      	strh	r1, [r3, r2]
 800530c:	e02e      	b.n	800536c <HAL_UART_Receive+0xfc>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2260      	movs	r2, #96	; 0x60
 8005312:	21ff      	movs	r1, #255	; 0xff
 8005314:	5299      	strh	r1, [r3, r2]
 8005316:	e029      	b.n	800536c <HAL_UART_Receive+0xfc>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d10d      	bne.n	800533c <HAL_UART_Receive+0xcc>
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	691b      	ldr	r3, [r3, #16]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d104      	bne.n	8005332 <HAL_UART_Receive+0xc2>
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2260      	movs	r2, #96	; 0x60
 800532c:	21ff      	movs	r1, #255	; 0xff
 800532e:	5299      	strh	r1, [r3, r2]
 8005330:	e01c      	b.n	800536c <HAL_UART_Receive+0xfc>
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2260      	movs	r2, #96	; 0x60
 8005336:	217f      	movs	r1, #127	; 0x7f
 8005338:	5299      	strh	r1, [r3, r2]
 800533a:	e017      	b.n	800536c <HAL_UART_Receive+0xfc>
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	689a      	ldr	r2, [r3, #8]
 8005340:	2380      	movs	r3, #128	; 0x80
 8005342:	055b      	lsls	r3, r3, #21
 8005344:	429a      	cmp	r2, r3
 8005346:	d10d      	bne.n	8005364 <HAL_UART_Receive+0xf4>
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	691b      	ldr	r3, [r3, #16]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d104      	bne.n	800535a <HAL_UART_Receive+0xea>
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2260      	movs	r2, #96	; 0x60
 8005354:	217f      	movs	r1, #127	; 0x7f
 8005356:	5299      	strh	r1, [r3, r2]
 8005358:	e008      	b.n	800536c <HAL_UART_Receive+0xfc>
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2260      	movs	r2, #96	; 0x60
 800535e:	213f      	movs	r1, #63	; 0x3f
 8005360:	5299      	strh	r1, [r3, r2]
 8005362:	e003      	b.n	800536c <HAL_UART_Receive+0xfc>
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2260      	movs	r2, #96	; 0x60
 8005368:	2100      	movs	r1, #0
 800536a:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800536c:	2312      	movs	r3, #18
 800536e:	18fb      	adds	r3, r7, r3
 8005370:	68fa      	ldr	r2, [r7, #12]
 8005372:	2160      	movs	r1, #96	; 0x60
 8005374:	5a52      	ldrh	r2, [r2, r1]
 8005376:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	689a      	ldr	r2, [r3, #8]
 800537c:	2380      	movs	r3, #128	; 0x80
 800537e:	015b      	lsls	r3, r3, #5
 8005380:	429a      	cmp	r2, r3
 8005382:	d108      	bne.n	8005396 <HAL_UART_Receive+0x126>
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d104      	bne.n	8005396 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 800538c:	2300      	movs	r3, #0
 800538e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	61bb      	str	r3, [r7, #24]
 8005394:	e003      	b.n	800539e <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800539a:	2300      	movs	r3, #0
 800539c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800539e:	e036      	b.n	800540e <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80053a0:	697a      	ldr	r2, [r7, #20]
 80053a2:	68f8      	ldr	r0, [r7, #12]
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	9300      	str	r3, [sp, #0]
 80053a8:	0013      	movs	r3, r2
 80053aa:	2200      	movs	r2, #0
 80053ac:	2120      	movs	r1, #32
 80053ae:	f000 fc01 	bl	8005bb4 <UART_WaitOnFlagUntilTimeout>
 80053b2:	1e03      	subs	r3, r0, #0
 80053b4:	d001      	beq.n	80053ba <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e036      	b.n	8005428 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 80053ba:	69fb      	ldr	r3, [r7, #28]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d10e      	bne.n	80053de <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	2212      	movs	r2, #18
 80053ca:	18ba      	adds	r2, r7, r2
 80053cc:	8812      	ldrh	r2, [r2, #0]
 80053ce:	4013      	ands	r3, r2
 80053d0:	b29a      	uxth	r2, r3
 80053d2:	69bb      	ldr	r3, [r7, #24]
 80053d4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	3302      	adds	r3, #2
 80053da:	61bb      	str	r3, [r7, #24]
 80053dc:	e00e      	b.n	80053fc <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	2212      	movs	r2, #18
 80053e8:	18ba      	adds	r2, r7, r2
 80053ea:	8812      	ldrh	r2, [r2, #0]
 80053ec:	b2d2      	uxtb	r2, r2
 80053ee:	4013      	ands	r3, r2
 80053f0:	b2da      	uxtb	r2, r3
 80053f2:	69fb      	ldr	r3, [r7, #28]
 80053f4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	3301      	adds	r3, #1
 80053fa:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	225e      	movs	r2, #94	; 0x5e
 8005400:	5a9b      	ldrh	r3, [r3, r2]
 8005402:	b29b      	uxth	r3, r3
 8005404:	3b01      	subs	r3, #1
 8005406:	b299      	uxth	r1, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	225e      	movs	r2, #94	; 0x5e
 800540c:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	225e      	movs	r2, #94	; 0x5e
 8005412:	5a9b      	ldrh	r3, [r3, r2]
 8005414:	b29b      	uxth	r3, r3
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1c2      	bne.n	80053a0 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	228c      	movs	r2, #140	; 0x8c
 800541e:	2120      	movs	r1, #32
 8005420:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005422:	2300      	movs	r3, #0
 8005424:	e000      	b.n	8005428 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 8005426:	2302      	movs	r3, #2
  }
}
 8005428:	0018      	movs	r0, r3
 800542a:	46bd      	mov	sp, r7
 800542c:	b008      	add	sp, #32
 800542e:	bd80      	pop	{r7, pc}
 8005430:	000001ff 	.word	0x000001ff

08005434 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005434:	b5b0      	push	{r4, r5, r7, lr}
 8005436:	b090      	sub	sp, #64	; 0x40
 8005438:	af00      	add	r7, sp, #0
 800543a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800543c:	231a      	movs	r3, #26
 800543e:	2220      	movs	r2, #32
 8005440:	189b      	adds	r3, r3, r2
 8005442:	19db      	adds	r3, r3, r7
 8005444:	2200      	movs	r2, #0
 8005446:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544a:	689a      	ldr	r2, [r3, #8]
 800544c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	431a      	orrs	r2, r3
 8005452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005454:	695b      	ldr	r3, [r3, #20]
 8005456:	431a      	orrs	r2, r3
 8005458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545a:	69db      	ldr	r3, [r3, #28]
 800545c:	4313      	orrs	r3, r2
 800545e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4aaf      	ldr	r2, [pc, #700]	; (8005724 <UART_SetConfig+0x2f0>)
 8005468:	4013      	ands	r3, r2
 800546a:	0019      	movs	r1, r3
 800546c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005472:	430b      	orrs	r3, r1
 8005474:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	4aaa      	ldr	r2, [pc, #680]	; (8005728 <UART_SetConfig+0x2f4>)
 800547e:	4013      	ands	r3, r2
 8005480:	0018      	movs	r0, r3
 8005482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005484:	68d9      	ldr	r1, [r3, #12]
 8005486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	0003      	movs	r3, r0
 800548c:	430b      	orrs	r3, r1
 800548e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4aa4      	ldr	r2, [pc, #656]	; (800572c <UART_SetConfig+0x2f8>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d004      	beq.n	80054aa <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80054a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a2:	6a1b      	ldr	r3, [r3, #32]
 80054a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80054a6:	4313      	orrs	r3, r2
 80054a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80054aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	4a9f      	ldr	r2, [pc, #636]	; (8005730 <UART_SetConfig+0x2fc>)
 80054b2:	4013      	ands	r3, r2
 80054b4:	0019      	movs	r1, r3
 80054b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054bc:	430b      	orrs	r3, r1
 80054be:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80054c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054c6:	220f      	movs	r2, #15
 80054c8:	4393      	bics	r3, r2
 80054ca:	0018      	movs	r0, r3
 80054cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ce:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80054d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	0003      	movs	r3, r0
 80054d6:	430b      	orrs	r3, r1
 80054d8:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a95      	ldr	r2, [pc, #596]	; (8005734 <UART_SetConfig+0x300>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d131      	bne.n	8005548 <UART_SetConfig+0x114>
 80054e4:	4b94      	ldr	r3, [pc, #592]	; (8005738 <UART_SetConfig+0x304>)
 80054e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054e8:	2203      	movs	r2, #3
 80054ea:	4013      	ands	r3, r2
 80054ec:	2b03      	cmp	r3, #3
 80054ee:	d01d      	beq.n	800552c <UART_SetConfig+0xf8>
 80054f0:	d823      	bhi.n	800553a <UART_SetConfig+0x106>
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d00c      	beq.n	8005510 <UART_SetConfig+0xdc>
 80054f6:	d820      	bhi.n	800553a <UART_SetConfig+0x106>
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d002      	beq.n	8005502 <UART_SetConfig+0xce>
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d00e      	beq.n	800551e <UART_SetConfig+0xea>
 8005500:	e01b      	b.n	800553a <UART_SetConfig+0x106>
 8005502:	231b      	movs	r3, #27
 8005504:	2220      	movs	r2, #32
 8005506:	189b      	adds	r3, r3, r2
 8005508:	19db      	adds	r3, r3, r7
 800550a:	2200      	movs	r2, #0
 800550c:	701a      	strb	r2, [r3, #0]
 800550e:	e0b4      	b.n	800567a <UART_SetConfig+0x246>
 8005510:	231b      	movs	r3, #27
 8005512:	2220      	movs	r2, #32
 8005514:	189b      	adds	r3, r3, r2
 8005516:	19db      	adds	r3, r3, r7
 8005518:	2202      	movs	r2, #2
 800551a:	701a      	strb	r2, [r3, #0]
 800551c:	e0ad      	b.n	800567a <UART_SetConfig+0x246>
 800551e:	231b      	movs	r3, #27
 8005520:	2220      	movs	r2, #32
 8005522:	189b      	adds	r3, r3, r2
 8005524:	19db      	adds	r3, r3, r7
 8005526:	2204      	movs	r2, #4
 8005528:	701a      	strb	r2, [r3, #0]
 800552a:	e0a6      	b.n	800567a <UART_SetConfig+0x246>
 800552c:	231b      	movs	r3, #27
 800552e:	2220      	movs	r2, #32
 8005530:	189b      	adds	r3, r3, r2
 8005532:	19db      	adds	r3, r3, r7
 8005534:	2208      	movs	r2, #8
 8005536:	701a      	strb	r2, [r3, #0]
 8005538:	e09f      	b.n	800567a <UART_SetConfig+0x246>
 800553a:	231b      	movs	r3, #27
 800553c:	2220      	movs	r2, #32
 800553e:	189b      	adds	r3, r3, r2
 8005540:	19db      	adds	r3, r3, r7
 8005542:	2210      	movs	r2, #16
 8005544:	701a      	strb	r2, [r3, #0]
 8005546:	e098      	b.n	800567a <UART_SetConfig+0x246>
 8005548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a7b      	ldr	r2, [pc, #492]	; (800573c <UART_SetConfig+0x308>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d131      	bne.n	80055b6 <UART_SetConfig+0x182>
 8005552:	4b79      	ldr	r3, [pc, #484]	; (8005738 <UART_SetConfig+0x304>)
 8005554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005556:	220c      	movs	r2, #12
 8005558:	4013      	ands	r3, r2
 800555a:	2b0c      	cmp	r3, #12
 800555c:	d01d      	beq.n	800559a <UART_SetConfig+0x166>
 800555e:	d823      	bhi.n	80055a8 <UART_SetConfig+0x174>
 8005560:	2b08      	cmp	r3, #8
 8005562:	d00c      	beq.n	800557e <UART_SetConfig+0x14a>
 8005564:	d820      	bhi.n	80055a8 <UART_SetConfig+0x174>
 8005566:	2b00      	cmp	r3, #0
 8005568:	d002      	beq.n	8005570 <UART_SetConfig+0x13c>
 800556a:	2b04      	cmp	r3, #4
 800556c:	d00e      	beq.n	800558c <UART_SetConfig+0x158>
 800556e:	e01b      	b.n	80055a8 <UART_SetConfig+0x174>
 8005570:	231b      	movs	r3, #27
 8005572:	2220      	movs	r2, #32
 8005574:	189b      	adds	r3, r3, r2
 8005576:	19db      	adds	r3, r3, r7
 8005578:	2200      	movs	r2, #0
 800557a:	701a      	strb	r2, [r3, #0]
 800557c:	e07d      	b.n	800567a <UART_SetConfig+0x246>
 800557e:	231b      	movs	r3, #27
 8005580:	2220      	movs	r2, #32
 8005582:	189b      	adds	r3, r3, r2
 8005584:	19db      	adds	r3, r3, r7
 8005586:	2202      	movs	r2, #2
 8005588:	701a      	strb	r2, [r3, #0]
 800558a:	e076      	b.n	800567a <UART_SetConfig+0x246>
 800558c:	231b      	movs	r3, #27
 800558e:	2220      	movs	r2, #32
 8005590:	189b      	adds	r3, r3, r2
 8005592:	19db      	adds	r3, r3, r7
 8005594:	2204      	movs	r2, #4
 8005596:	701a      	strb	r2, [r3, #0]
 8005598:	e06f      	b.n	800567a <UART_SetConfig+0x246>
 800559a:	231b      	movs	r3, #27
 800559c:	2220      	movs	r2, #32
 800559e:	189b      	adds	r3, r3, r2
 80055a0:	19db      	adds	r3, r3, r7
 80055a2:	2208      	movs	r2, #8
 80055a4:	701a      	strb	r2, [r3, #0]
 80055a6:	e068      	b.n	800567a <UART_SetConfig+0x246>
 80055a8:	231b      	movs	r3, #27
 80055aa:	2220      	movs	r2, #32
 80055ac:	189b      	adds	r3, r3, r2
 80055ae:	19db      	adds	r3, r3, r7
 80055b0:	2210      	movs	r2, #16
 80055b2:	701a      	strb	r2, [r3, #0]
 80055b4:	e061      	b.n	800567a <UART_SetConfig+0x246>
 80055b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a61      	ldr	r2, [pc, #388]	; (8005740 <UART_SetConfig+0x30c>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d106      	bne.n	80055ce <UART_SetConfig+0x19a>
 80055c0:	231b      	movs	r3, #27
 80055c2:	2220      	movs	r2, #32
 80055c4:	189b      	adds	r3, r3, r2
 80055c6:	19db      	adds	r3, r3, r7
 80055c8:	2200      	movs	r2, #0
 80055ca:	701a      	strb	r2, [r3, #0]
 80055cc:	e055      	b.n	800567a <UART_SetConfig+0x246>
 80055ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a5c      	ldr	r2, [pc, #368]	; (8005744 <UART_SetConfig+0x310>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d106      	bne.n	80055e6 <UART_SetConfig+0x1b2>
 80055d8:	231b      	movs	r3, #27
 80055da:	2220      	movs	r2, #32
 80055dc:	189b      	adds	r3, r3, r2
 80055de:	19db      	adds	r3, r3, r7
 80055e0:	2200      	movs	r2, #0
 80055e2:	701a      	strb	r2, [r3, #0]
 80055e4:	e049      	b.n	800567a <UART_SetConfig+0x246>
 80055e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a50      	ldr	r2, [pc, #320]	; (800572c <UART_SetConfig+0x2f8>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d13e      	bne.n	800566e <UART_SetConfig+0x23a>
 80055f0:	4b51      	ldr	r3, [pc, #324]	; (8005738 <UART_SetConfig+0x304>)
 80055f2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80055f4:	23c0      	movs	r3, #192	; 0xc0
 80055f6:	011b      	lsls	r3, r3, #4
 80055f8:	4013      	ands	r3, r2
 80055fa:	22c0      	movs	r2, #192	; 0xc0
 80055fc:	0112      	lsls	r2, r2, #4
 80055fe:	4293      	cmp	r3, r2
 8005600:	d027      	beq.n	8005652 <UART_SetConfig+0x21e>
 8005602:	22c0      	movs	r2, #192	; 0xc0
 8005604:	0112      	lsls	r2, r2, #4
 8005606:	4293      	cmp	r3, r2
 8005608:	d82a      	bhi.n	8005660 <UART_SetConfig+0x22c>
 800560a:	2280      	movs	r2, #128	; 0x80
 800560c:	0112      	lsls	r2, r2, #4
 800560e:	4293      	cmp	r3, r2
 8005610:	d011      	beq.n	8005636 <UART_SetConfig+0x202>
 8005612:	2280      	movs	r2, #128	; 0x80
 8005614:	0112      	lsls	r2, r2, #4
 8005616:	4293      	cmp	r3, r2
 8005618:	d822      	bhi.n	8005660 <UART_SetConfig+0x22c>
 800561a:	2b00      	cmp	r3, #0
 800561c:	d004      	beq.n	8005628 <UART_SetConfig+0x1f4>
 800561e:	2280      	movs	r2, #128	; 0x80
 8005620:	00d2      	lsls	r2, r2, #3
 8005622:	4293      	cmp	r3, r2
 8005624:	d00e      	beq.n	8005644 <UART_SetConfig+0x210>
 8005626:	e01b      	b.n	8005660 <UART_SetConfig+0x22c>
 8005628:	231b      	movs	r3, #27
 800562a:	2220      	movs	r2, #32
 800562c:	189b      	adds	r3, r3, r2
 800562e:	19db      	adds	r3, r3, r7
 8005630:	2200      	movs	r2, #0
 8005632:	701a      	strb	r2, [r3, #0]
 8005634:	e021      	b.n	800567a <UART_SetConfig+0x246>
 8005636:	231b      	movs	r3, #27
 8005638:	2220      	movs	r2, #32
 800563a:	189b      	adds	r3, r3, r2
 800563c:	19db      	adds	r3, r3, r7
 800563e:	2202      	movs	r2, #2
 8005640:	701a      	strb	r2, [r3, #0]
 8005642:	e01a      	b.n	800567a <UART_SetConfig+0x246>
 8005644:	231b      	movs	r3, #27
 8005646:	2220      	movs	r2, #32
 8005648:	189b      	adds	r3, r3, r2
 800564a:	19db      	adds	r3, r3, r7
 800564c:	2204      	movs	r2, #4
 800564e:	701a      	strb	r2, [r3, #0]
 8005650:	e013      	b.n	800567a <UART_SetConfig+0x246>
 8005652:	231b      	movs	r3, #27
 8005654:	2220      	movs	r2, #32
 8005656:	189b      	adds	r3, r3, r2
 8005658:	19db      	adds	r3, r3, r7
 800565a:	2208      	movs	r2, #8
 800565c:	701a      	strb	r2, [r3, #0]
 800565e:	e00c      	b.n	800567a <UART_SetConfig+0x246>
 8005660:	231b      	movs	r3, #27
 8005662:	2220      	movs	r2, #32
 8005664:	189b      	adds	r3, r3, r2
 8005666:	19db      	adds	r3, r3, r7
 8005668:	2210      	movs	r2, #16
 800566a:	701a      	strb	r2, [r3, #0]
 800566c:	e005      	b.n	800567a <UART_SetConfig+0x246>
 800566e:	231b      	movs	r3, #27
 8005670:	2220      	movs	r2, #32
 8005672:	189b      	adds	r3, r3, r2
 8005674:	19db      	adds	r3, r3, r7
 8005676:	2210      	movs	r2, #16
 8005678:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800567a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a2b      	ldr	r2, [pc, #172]	; (800572c <UART_SetConfig+0x2f8>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d000      	beq.n	8005686 <UART_SetConfig+0x252>
 8005684:	e0a9      	b.n	80057da <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005686:	231b      	movs	r3, #27
 8005688:	2220      	movs	r2, #32
 800568a:	189b      	adds	r3, r3, r2
 800568c:	19db      	adds	r3, r3, r7
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	2b08      	cmp	r3, #8
 8005692:	d015      	beq.n	80056c0 <UART_SetConfig+0x28c>
 8005694:	dc18      	bgt.n	80056c8 <UART_SetConfig+0x294>
 8005696:	2b04      	cmp	r3, #4
 8005698:	d00d      	beq.n	80056b6 <UART_SetConfig+0x282>
 800569a:	dc15      	bgt.n	80056c8 <UART_SetConfig+0x294>
 800569c:	2b00      	cmp	r3, #0
 800569e:	d002      	beq.n	80056a6 <UART_SetConfig+0x272>
 80056a0:	2b02      	cmp	r3, #2
 80056a2:	d005      	beq.n	80056b0 <UART_SetConfig+0x27c>
 80056a4:	e010      	b.n	80056c8 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056a6:	f7fe ffa9 	bl	80045fc <HAL_RCC_GetPCLK1Freq>
 80056aa:	0003      	movs	r3, r0
 80056ac:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80056ae:	e014      	b.n	80056da <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056b0:	4b25      	ldr	r3, [pc, #148]	; (8005748 <UART_SetConfig+0x314>)
 80056b2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80056b4:	e011      	b.n	80056da <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056b6:	f7fe ff15 	bl	80044e4 <HAL_RCC_GetSysClockFreq>
 80056ba:	0003      	movs	r3, r0
 80056bc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80056be:	e00c      	b.n	80056da <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056c0:	2380      	movs	r3, #128	; 0x80
 80056c2:	021b      	lsls	r3, r3, #8
 80056c4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80056c6:	e008      	b.n	80056da <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80056c8:	2300      	movs	r3, #0
 80056ca:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80056cc:	231a      	movs	r3, #26
 80056ce:	2220      	movs	r2, #32
 80056d0:	189b      	adds	r3, r3, r2
 80056d2:	19db      	adds	r3, r3, r7
 80056d4:	2201      	movs	r2, #1
 80056d6:	701a      	strb	r2, [r3, #0]
        break;
 80056d8:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80056da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d100      	bne.n	80056e2 <UART_SetConfig+0x2ae>
 80056e0:	e14b      	b.n	800597a <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80056e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056e6:	4b19      	ldr	r3, [pc, #100]	; (800574c <UART_SetConfig+0x318>)
 80056e8:	0052      	lsls	r2, r2, #1
 80056ea:	5ad3      	ldrh	r3, [r2, r3]
 80056ec:	0019      	movs	r1, r3
 80056ee:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80056f0:	f7fa fd24 	bl	800013c <__udivsi3>
 80056f4:	0003      	movs	r3, r0
 80056f6:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80056f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fa:	685a      	ldr	r2, [r3, #4]
 80056fc:	0013      	movs	r3, r2
 80056fe:	005b      	lsls	r3, r3, #1
 8005700:	189b      	adds	r3, r3, r2
 8005702:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005704:	429a      	cmp	r2, r3
 8005706:	d305      	bcc.n	8005714 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800570e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005710:	429a      	cmp	r2, r3
 8005712:	d91d      	bls.n	8005750 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8005714:	231a      	movs	r3, #26
 8005716:	2220      	movs	r2, #32
 8005718:	189b      	adds	r3, r3, r2
 800571a:	19db      	adds	r3, r3, r7
 800571c:	2201      	movs	r2, #1
 800571e:	701a      	strb	r2, [r3, #0]
 8005720:	e12b      	b.n	800597a <UART_SetConfig+0x546>
 8005722:	46c0      	nop			; (mov r8, r8)
 8005724:	cfff69f3 	.word	0xcfff69f3
 8005728:	ffffcfff 	.word	0xffffcfff
 800572c:	40008000 	.word	0x40008000
 8005730:	11fff4ff 	.word	0x11fff4ff
 8005734:	40013800 	.word	0x40013800
 8005738:	40021000 	.word	0x40021000
 800573c:	40004400 	.word	0x40004400
 8005740:	40004800 	.word	0x40004800
 8005744:	40004c00 	.word	0x40004c00
 8005748:	00f42400 	.word	0x00f42400
 800574c:	0800b9a8 	.word	0x0800b9a8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005750:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005752:	61bb      	str	r3, [r7, #24]
 8005754:	2300      	movs	r3, #0
 8005756:	61fb      	str	r3, [r7, #28]
 8005758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800575c:	4b92      	ldr	r3, [pc, #584]	; (80059a8 <UART_SetConfig+0x574>)
 800575e:	0052      	lsls	r2, r2, #1
 8005760:	5ad3      	ldrh	r3, [r2, r3]
 8005762:	613b      	str	r3, [r7, #16]
 8005764:	2300      	movs	r3, #0
 8005766:	617b      	str	r3, [r7, #20]
 8005768:	693a      	ldr	r2, [r7, #16]
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	69b8      	ldr	r0, [r7, #24]
 800576e:	69f9      	ldr	r1, [r7, #28]
 8005770:	f7fa fe98 	bl	80004a4 <__aeabi_uldivmod>
 8005774:	0002      	movs	r2, r0
 8005776:	000b      	movs	r3, r1
 8005778:	0e11      	lsrs	r1, r2, #24
 800577a:	021d      	lsls	r5, r3, #8
 800577c:	430d      	orrs	r5, r1
 800577e:	0214      	lsls	r4, r2, #8
 8005780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	085b      	lsrs	r3, r3, #1
 8005786:	60bb      	str	r3, [r7, #8]
 8005788:	2300      	movs	r3, #0
 800578a:	60fb      	str	r3, [r7, #12]
 800578c:	68b8      	ldr	r0, [r7, #8]
 800578e:	68f9      	ldr	r1, [r7, #12]
 8005790:	1900      	adds	r0, r0, r4
 8005792:	4169      	adcs	r1, r5
 8005794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	603b      	str	r3, [r7, #0]
 800579a:	2300      	movs	r3, #0
 800579c:	607b      	str	r3, [r7, #4]
 800579e:	683a      	ldr	r2, [r7, #0]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f7fa fe7f 	bl	80004a4 <__aeabi_uldivmod>
 80057a6:	0002      	movs	r2, r0
 80057a8:	000b      	movs	r3, r1
 80057aa:	0013      	movs	r3, r2
 80057ac:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80057ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057b0:	23c0      	movs	r3, #192	; 0xc0
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d309      	bcc.n	80057cc <UART_SetConfig+0x398>
 80057b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057ba:	2380      	movs	r3, #128	; 0x80
 80057bc:	035b      	lsls	r3, r3, #13
 80057be:	429a      	cmp	r2, r3
 80057c0:	d204      	bcs.n	80057cc <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80057c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057c8:	60da      	str	r2, [r3, #12]
 80057ca:	e0d6      	b.n	800597a <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80057cc:	231a      	movs	r3, #26
 80057ce:	2220      	movs	r2, #32
 80057d0:	189b      	adds	r3, r3, r2
 80057d2:	19db      	adds	r3, r3, r7
 80057d4:	2201      	movs	r2, #1
 80057d6:	701a      	strb	r2, [r3, #0]
 80057d8:	e0cf      	b.n	800597a <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057dc:	69da      	ldr	r2, [r3, #28]
 80057de:	2380      	movs	r3, #128	; 0x80
 80057e0:	021b      	lsls	r3, r3, #8
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d000      	beq.n	80057e8 <UART_SetConfig+0x3b4>
 80057e6:	e070      	b.n	80058ca <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80057e8:	231b      	movs	r3, #27
 80057ea:	2220      	movs	r2, #32
 80057ec:	189b      	adds	r3, r3, r2
 80057ee:	19db      	adds	r3, r3, r7
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	2b08      	cmp	r3, #8
 80057f4:	d015      	beq.n	8005822 <UART_SetConfig+0x3ee>
 80057f6:	dc18      	bgt.n	800582a <UART_SetConfig+0x3f6>
 80057f8:	2b04      	cmp	r3, #4
 80057fa:	d00d      	beq.n	8005818 <UART_SetConfig+0x3e4>
 80057fc:	dc15      	bgt.n	800582a <UART_SetConfig+0x3f6>
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d002      	beq.n	8005808 <UART_SetConfig+0x3d4>
 8005802:	2b02      	cmp	r3, #2
 8005804:	d005      	beq.n	8005812 <UART_SetConfig+0x3de>
 8005806:	e010      	b.n	800582a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005808:	f7fe fef8 	bl	80045fc <HAL_RCC_GetPCLK1Freq>
 800580c:	0003      	movs	r3, r0
 800580e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005810:	e014      	b.n	800583c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005812:	4b66      	ldr	r3, [pc, #408]	; (80059ac <UART_SetConfig+0x578>)
 8005814:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005816:	e011      	b.n	800583c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005818:	f7fe fe64 	bl	80044e4 <HAL_RCC_GetSysClockFreq>
 800581c:	0003      	movs	r3, r0
 800581e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005820:	e00c      	b.n	800583c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005822:	2380      	movs	r3, #128	; 0x80
 8005824:	021b      	lsls	r3, r3, #8
 8005826:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005828:	e008      	b.n	800583c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800582a:	2300      	movs	r3, #0
 800582c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800582e:	231a      	movs	r3, #26
 8005830:	2220      	movs	r2, #32
 8005832:	189b      	adds	r3, r3, r2
 8005834:	19db      	adds	r3, r3, r7
 8005836:	2201      	movs	r2, #1
 8005838:	701a      	strb	r2, [r3, #0]
        break;
 800583a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800583c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800583e:	2b00      	cmp	r3, #0
 8005840:	d100      	bne.n	8005844 <UART_SetConfig+0x410>
 8005842:	e09a      	b.n	800597a <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005846:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005848:	4b57      	ldr	r3, [pc, #348]	; (80059a8 <UART_SetConfig+0x574>)
 800584a:	0052      	lsls	r2, r2, #1
 800584c:	5ad3      	ldrh	r3, [r2, r3]
 800584e:	0019      	movs	r1, r3
 8005850:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005852:	f7fa fc73 	bl	800013c <__udivsi3>
 8005856:	0003      	movs	r3, r0
 8005858:	005a      	lsls	r2, r3, #1
 800585a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	085b      	lsrs	r3, r3, #1
 8005860:	18d2      	adds	r2, r2, r3
 8005862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	0019      	movs	r1, r3
 8005868:	0010      	movs	r0, r2
 800586a:	f7fa fc67 	bl	800013c <__udivsi3>
 800586e:	0003      	movs	r3, r0
 8005870:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005874:	2b0f      	cmp	r3, #15
 8005876:	d921      	bls.n	80058bc <UART_SetConfig+0x488>
 8005878:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800587a:	2380      	movs	r3, #128	; 0x80
 800587c:	025b      	lsls	r3, r3, #9
 800587e:	429a      	cmp	r2, r3
 8005880:	d21c      	bcs.n	80058bc <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005884:	b29a      	uxth	r2, r3
 8005886:	200e      	movs	r0, #14
 8005888:	2420      	movs	r4, #32
 800588a:	1903      	adds	r3, r0, r4
 800588c:	19db      	adds	r3, r3, r7
 800588e:	210f      	movs	r1, #15
 8005890:	438a      	bics	r2, r1
 8005892:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005896:	085b      	lsrs	r3, r3, #1
 8005898:	b29b      	uxth	r3, r3
 800589a:	2207      	movs	r2, #7
 800589c:	4013      	ands	r3, r2
 800589e:	b299      	uxth	r1, r3
 80058a0:	1903      	adds	r3, r0, r4
 80058a2:	19db      	adds	r3, r3, r7
 80058a4:	1902      	adds	r2, r0, r4
 80058a6:	19d2      	adds	r2, r2, r7
 80058a8:	8812      	ldrh	r2, [r2, #0]
 80058aa:	430a      	orrs	r2, r1
 80058ac:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80058ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	1902      	adds	r2, r0, r4
 80058b4:	19d2      	adds	r2, r2, r7
 80058b6:	8812      	ldrh	r2, [r2, #0]
 80058b8:	60da      	str	r2, [r3, #12]
 80058ba:	e05e      	b.n	800597a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80058bc:	231a      	movs	r3, #26
 80058be:	2220      	movs	r2, #32
 80058c0:	189b      	adds	r3, r3, r2
 80058c2:	19db      	adds	r3, r3, r7
 80058c4:	2201      	movs	r2, #1
 80058c6:	701a      	strb	r2, [r3, #0]
 80058c8:	e057      	b.n	800597a <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80058ca:	231b      	movs	r3, #27
 80058cc:	2220      	movs	r2, #32
 80058ce:	189b      	adds	r3, r3, r2
 80058d0:	19db      	adds	r3, r3, r7
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	2b08      	cmp	r3, #8
 80058d6:	d015      	beq.n	8005904 <UART_SetConfig+0x4d0>
 80058d8:	dc18      	bgt.n	800590c <UART_SetConfig+0x4d8>
 80058da:	2b04      	cmp	r3, #4
 80058dc:	d00d      	beq.n	80058fa <UART_SetConfig+0x4c6>
 80058de:	dc15      	bgt.n	800590c <UART_SetConfig+0x4d8>
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d002      	beq.n	80058ea <UART_SetConfig+0x4b6>
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d005      	beq.n	80058f4 <UART_SetConfig+0x4c0>
 80058e8:	e010      	b.n	800590c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058ea:	f7fe fe87 	bl	80045fc <HAL_RCC_GetPCLK1Freq>
 80058ee:	0003      	movs	r3, r0
 80058f0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80058f2:	e014      	b.n	800591e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058f4:	4b2d      	ldr	r3, [pc, #180]	; (80059ac <UART_SetConfig+0x578>)
 80058f6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80058f8:	e011      	b.n	800591e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058fa:	f7fe fdf3 	bl	80044e4 <HAL_RCC_GetSysClockFreq>
 80058fe:	0003      	movs	r3, r0
 8005900:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005902:	e00c      	b.n	800591e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005904:	2380      	movs	r3, #128	; 0x80
 8005906:	021b      	lsls	r3, r3, #8
 8005908:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800590a:	e008      	b.n	800591e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 800590c:	2300      	movs	r3, #0
 800590e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005910:	231a      	movs	r3, #26
 8005912:	2220      	movs	r2, #32
 8005914:	189b      	adds	r3, r3, r2
 8005916:	19db      	adds	r3, r3, r7
 8005918:	2201      	movs	r2, #1
 800591a:	701a      	strb	r2, [r3, #0]
        break;
 800591c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800591e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005920:	2b00      	cmp	r3, #0
 8005922:	d02a      	beq.n	800597a <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005926:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005928:	4b1f      	ldr	r3, [pc, #124]	; (80059a8 <UART_SetConfig+0x574>)
 800592a:	0052      	lsls	r2, r2, #1
 800592c:	5ad3      	ldrh	r3, [r2, r3]
 800592e:	0019      	movs	r1, r3
 8005930:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005932:	f7fa fc03 	bl	800013c <__udivsi3>
 8005936:	0003      	movs	r3, r0
 8005938:	001a      	movs	r2, r3
 800593a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	085b      	lsrs	r3, r3, #1
 8005940:	18d2      	adds	r2, r2, r3
 8005942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	0019      	movs	r1, r3
 8005948:	0010      	movs	r0, r2
 800594a:	f7fa fbf7 	bl	800013c <__udivsi3>
 800594e:	0003      	movs	r3, r0
 8005950:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005954:	2b0f      	cmp	r3, #15
 8005956:	d90a      	bls.n	800596e <UART_SetConfig+0x53a>
 8005958:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800595a:	2380      	movs	r3, #128	; 0x80
 800595c:	025b      	lsls	r3, r3, #9
 800595e:	429a      	cmp	r2, r3
 8005960:	d205      	bcs.n	800596e <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005964:	b29a      	uxth	r2, r3
 8005966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	60da      	str	r2, [r3, #12]
 800596c:	e005      	b.n	800597a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800596e:	231a      	movs	r3, #26
 8005970:	2220      	movs	r2, #32
 8005972:	189b      	adds	r3, r3, r2
 8005974:	19db      	adds	r3, r3, r7
 8005976:	2201      	movs	r2, #1
 8005978:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800597a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597c:	226a      	movs	r2, #106	; 0x6a
 800597e:	2101      	movs	r1, #1
 8005980:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8005982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005984:	2268      	movs	r2, #104	; 0x68
 8005986:	2101      	movs	r1, #1
 8005988:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800598a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800598c:	2200      	movs	r2, #0
 800598e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005992:	2200      	movs	r2, #0
 8005994:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005996:	231a      	movs	r3, #26
 8005998:	2220      	movs	r2, #32
 800599a:	189b      	adds	r3, r3, r2
 800599c:	19db      	adds	r3, r3, r7
 800599e:	781b      	ldrb	r3, [r3, #0]
}
 80059a0:	0018      	movs	r0, r3
 80059a2:	46bd      	mov	sp, r7
 80059a4:	b010      	add	sp, #64	; 0x40
 80059a6:	bdb0      	pop	{r4, r5, r7, pc}
 80059a8:	0800b9a8 	.word	0x0800b9a8
 80059ac:	00f42400 	.word	0x00f42400

080059b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059bc:	2201      	movs	r2, #1
 80059be:	4013      	ands	r3, r2
 80059c0:	d00b      	beq.n	80059da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	4a4a      	ldr	r2, [pc, #296]	; (8005af4 <UART_AdvFeatureConfig+0x144>)
 80059ca:	4013      	ands	r3, r2
 80059cc:	0019      	movs	r1, r3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	430a      	orrs	r2, r1
 80059d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059de:	2202      	movs	r2, #2
 80059e0:	4013      	ands	r3, r2
 80059e2:	d00b      	beq.n	80059fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	4a43      	ldr	r2, [pc, #268]	; (8005af8 <UART_AdvFeatureConfig+0x148>)
 80059ec:	4013      	ands	r3, r2
 80059ee:	0019      	movs	r1, r3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	430a      	orrs	r2, r1
 80059fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a00:	2204      	movs	r2, #4
 8005a02:	4013      	ands	r3, r2
 8005a04:	d00b      	beq.n	8005a1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	4a3b      	ldr	r2, [pc, #236]	; (8005afc <UART_AdvFeatureConfig+0x14c>)
 8005a0e:	4013      	ands	r3, r2
 8005a10:	0019      	movs	r1, r3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a22:	2208      	movs	r2, #8
 8005a24:	4013      	ands	r3, r2
 8005a26:	d00b      	beq.n	8005a40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	4a34      	ldr	r2, [pc, #208]	; (8005b00 <UART_AdvFeatureConfig+0x150>)
 8005a30:	4013      	ands	r3, r2
 8005a32:	0019      	movs	r1, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a44:	2210      	movs	r2, #16
 8005a46:	4013      	ands	r3, r2
 8005a48:	d00b      	beq.n	8005a62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	4a2c      	ldr	r2, [pc, #176]	; (8005b04 <UART_AdvFeatureConfig+0x154>)
 8005a52:	4013      	ands	r3, r2
 8005a54:	0019      	movs	r1, r3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	430a      	orrs	r2, r1
 8005a60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a66:	2220      	movs	r2, #32
 8005a68:	4013      	ands	r3, r2
 8005a6a:	d00b      	beq.n	8005a84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	4a25      	ldr	r2, [pc, #148]	; (8005b08 <UART_AdvFeatureConfig+0x158>)
 8005a74:	4013      	ands	r3, r2
 8005a76:	0019      	movs	r1, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	430a      	orrs	r2, r1
 8005a82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a88:	2240      	movs	r2, #64	; 0x40
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	d01d      	beq.n	8005aca <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	4a1d      	ldr	r2, [pc, #116]	; (8005b0c <UART_AdvFeatureConfig+0x15c>)
 8005a96:	4013      	ands	r3, r2
 8005a98:	0019      	movs	r1, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	430a      	orrs	r2, r1
 8005aa4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005aaa:	2380      	movs	r3, #128	; 0x80
 8005aac:	035b      	lsls	r3, r3, #13
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d10b      	bne.n	8005aca <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	4a15      	ldr	r2, [pc, #84]	; (8005b10 <UART_AdvFeatureConfig+0x160>)
 8005aba:	4013      	ands	r3, r2
 8005abc:	0019      	movs	r1, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ace:	2280      	movs	r2, #128	; 0x80
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	d00b      	beq.n	8005aec <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	4a0e      	ldr	r2, [pc, #56]	; (8005b14 <UART_AdvFeatureConfig+0x164>)
 8005adc:	4013      	ands	r3, r2
 8005ade:	0019      	movs	r1, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	605a      	str	r2, [r3, #4]
  }
}
 8005aec:	46c0      	nop			; (mov r8, r8)
 8005aee:	46bd      	mov	sp, r7
 8005af0:	b002      	add	sp, #8
 8005af2:	bd80      	pop	{r7, pc}
 8005af4:	fffdffff 	.word	0xfffdffff
 8005af8:	fffeffff 	.word	0xfffeffff
 8005afc:	fffbffff 	.word	0xfffbffff
 8005b00:	ffff7fff 	.word	0xffff7fff
 8005b04:	ffffefff 	.word	0xffffefff
 8005b08:	ffffdfff 	.word	0xffffdfff
 8005b0c:	ffefffff 	.word	0xffefffff
 8005b10:	ff9fffff 	.word	0xff9fffff
 8005b14:	fff7ffff 	.word	0xfff7ffff

08005b18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b086      	sub	sp, #24
 8005b1c:	af02      	add	r7, sp, #8
 8005b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2290      	movs	r2, #144	; 0x90
 8005b24:	2100      	movs	r1, #0
 8005b26:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b28:	f7fd fc06 	bl	8003338 <HAL_GetTick>
 8005b2c:	0003      	movs	r3, r0
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	2208      	movs	r2, #8
 8005b38:	4013      	ands	r3, r2
 8005b3a:	2b08      	cmp	r3, #8
 8005b3c:	d10c      	bne.n	8005b58 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2280      	movs	r2, #128	; 0x80
 8005b42:	0391      	lsls	r1, r2, #14
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	4a1a      	ldr	r2, [pc, #104]	; (8005bb0 <UART_CheckIdleState+0x98>)
 8005b48:	9200      	str	r2, [sp, #0]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f000 f832 	bl	8005bb4 <UART_WaitOnFlagUntilTimeout>
 8005b50:	1e03      	subs	r3, r0, #0
 8005b52:	d001      	beq.n	8005b58 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b54:	2303      	movs	r3, #3
 8005b56:	e026      	b.n	8005ba6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	2204      	movs	r2, #4
 8005b60:	4013      	ands	r3, r2
 8005b62:	2b04      	cmp	r3, #4
 8005b64:	d10c      	bne.n	8005b80 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2280      	movs	r2, #128	; 0x80
 8005b6a:	03d1      	lsls	r1, r2, #15
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	4a10      	ldr	r2, [pc, #64]	; (8005bb0 <UART_CheckIdleState+0x98>)
 8005b70:	9200      	str	r2, [sp, #0]
 8005b72:	2200      	movs	r2, #0
 8005b74:	f000 f81e 	bl	8005bb4 <UART_WaitOnFlagUntilTimeout>
 8005b78:	1e03      	subs	r3, r0, #0
 8005b7a:	d001      	beq.n	8005b80 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b7c:	2303      	movs	r3, #3
 8005b7e:	e012      	b.n	8005ba6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2288      	movs	r2, #136	; 0x88
 8005b84:	2120      	movs	r1, #32
 8005b86:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	228c      	movs	r2, #140	; 0x8c
 8005b8c:	2120      	movs	r1, #32
 8005b8e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2284      	movs	r2, #132	; 0x84
 8005ba0:	2100      	movs	r1, #0
 8005ba2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ba4:	2300      	movs	r3, #0
}
 8005ba6:	0018      	movs	r0, r3
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	b004      	add	sp, #16
 8005bac:	bd80      	pop	{r7, pc}
 8005bae:	46c0      	nop			; (mov r8, r8)
 8005bb0:	01ffffff 	.word	0x01ffffff

08005bb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b094      	sub	sp, #80	; 0x50
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	603b      	str	r3, [r7, #0]
 8005bc0:	1dfb      	adds	r3, r7, #7
 8005bc2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bc4:	e0a7      	b.n	8005d16 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bc6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005bc8:	3301      	adds	r3, #1
 8005bca:	d100      	bne.n	8005bce <UART_WaitOnFlagUntilTimeout+0x1a>
 8005bcc:	e0a3      	b.n	8005d16 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bce:	f7fd fbb3 	bl	8003338 <HAL_GetTick>
 8005bd2:	0002      	movs	r2, r0
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d302      	bcc.n	8005be4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005bde:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d13f      	bne.n	8005c64 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005be4:	f3ef 8310 	mrs	r3, PRIMASK
 8005be8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005bec:	647b      	str	r3, [r7, #68]	; 0x44
 8005bee:	2301      	movs	r3, #1
 8005bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bf4:	f383 8810 	msr	PRIMASK, r3
}
 8005bf8:	46c0      	nop			; (mov r8, r8)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	494e      	ldr	r1, [pc, #312]	; (8005d40 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8005c06:	400a      	ands	r2, r1
 8005c08:	601a      	str	r2, [r3, #0]
 8005c0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c0c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c10:	f383 8810 	msr	PRIMASK, r3
}
 8005c14:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c16:	f3ef 8310 	mrs	r3, PRIMASK
 8005c1a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005c1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c1e:	643b      	str	r3, [r7, #64]	; 0x40
 8005c20:	2301      	movs	r3, #1
 8005c22:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c26:	f383 8810 	msr	PRIMASK, r3
}
 8005c2a:	46c0      	nop			; (mov r8, r8)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689a      	ldr	r2, [r3, #8]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	2101      	movs	r1, #1
 8005c38:	438a      	bics	r2, r1
 8005c3a:	609a      	str	r2, [r3, #8]
 8005c3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c42:	f383 8810 	msr	PRIMASK, r3
}
 8005c46:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2288      	movs	r2, #136	; 0x88
 8005c4c:	2120      	movs	r1, #32
 8005c4e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	228c      	movs	r2, #140	; 0x8c
 8005c54:	2120      	movs	r1, #32
 8005c56:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2284      	movs	r2, #132	; 0x84
 8005c5c:	2100      	movs	r1, #0
 8005c5e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005c60:	2303      	movs	r3, #3
 8005c62:	e069      	b.n	8005d38 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	2204      	movs	r2, #4
 8005c6c:	4013      	ands	r3, r2
 8005c6e:	d052      	beq.n	8005d16 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	69da      	ldr	r2, [r3, #28]
 8005c76:	2380      	movs	r3, #128	; 0x80
 8005c78:	011b      	lsls	r3, r3, #4
 8005c7a:	401a      	ands	r2, r3
 8005c7c:	2380      	movs	r3, #128	; 0x80
 8005c7e:	011b      	lsls	r3, r3, #4
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d148      	bne.n	8005d16 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2280      	movs	r2, #128	; 0x80
 8005c8a:	0112      	lsls	r2, r2, #4
 8005c8c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c8e:	f3ef 8310 	mrs	r3, PRIMASK
 8005c92:	613b      	str	r3, [r7, #16]
  return(result);
 8005c94:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005c96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c98:	2301      	movs	r3, #1
 8005c9a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	f383 8810 	msr	PRIMASK, r3
}
 8005ca2:	46c0      	nop			; (mov r8, r8)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4924      	ldr	r1, [pc, #144]	; (8005d40 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8005cb0:	400a      	ands	r2, r1
 8005cb2:	601a      	str	r2, [r3, #0]
 8005cb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cb6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cb8:	69bb      	ldr	r3, [r7, #24]
 8005cba:	f383 8810 	msr	PRIMASK, r3
}
 8005cbe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cc0:	f3ef 8310 	mrs	r3, PRIMASK
 8005cc4:	61fb      	str	r3, [r7, #28]
  return(result);
 8005cc6:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cc8:	64bb      	str	r3, [r7, #72]	; 0x48
 8005cca:	2301      	movs	r3, #1
 8005ccc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cce:	6a3b      	ldr	r3, [r7, #32]
 8005cd0:	f383 8810 	msr	PRIMASK, r3
}
 8005cd4:	46c0      	nop			; (mov r8, r8)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	689a      	ldr	r2, [r3, #8]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2101      	movs	r1, #1
 8005ce2:	438a      	bics	r2, r1
 8005ce4:	609a      	str	r2, [r3, #8]
 8005ce6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ce8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cec:	f383 8810 	msr	PRIMASK, r3
}
 8005cf0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2288      	movs	r2, #136	; 0x88
 8005cf6:	2120      	movs	r1, #32
 8005cf8:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	228c      	movs	r2, #140	; 0x8c
 8005cfe:	2120      	movs	r1, #32
 8005d00:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2290      	movs	r2, #144	; 0x90
 8005d06:	2120      	movs	r1, #32
 8005d08:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2284      	movs	r2, #132	; 0x84
 8005d0e:	2100      	movs	r1, #0
 8005d10:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e010      	b.n	8005d38 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	69db      	ldr	r3, [r3, #28]
 8005d1c:	68ba      	ldr	r2, [r7, #8]
 8005d1e:	4013      	ands	r3, r2
 8005d20:	68ba      	ldr	r2, [r7, #8]
 8005d22:	1ad3      	subs	r3, r2, r3
 8005d24:	425a      	negs	r2, r3
 8005d26:	4153      	adcs	r3, r2
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	001a      	movs	r2, r3
 8005d2c:	1dfb      	adds	r3, r7, #7
 8005d2e:	781b      	ldrb	r3, [r3, #0]
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d100      	bne.n	8005d36 <UART_WaitOnFlagUntilTimeout+0x182>
 8005d34:	e747      	b.n	8005bc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	0018      	movs	r0, r3
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	b014      	add	sp, #80	; 0x50
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	fffffe5f 	.word	0xfffffe5f

08005d44 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b084      	sub	sp, #16
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2284      	movs	r2, #132	; 0x84
 8005d50:	5c9b      	ldrb	r3, [r3, r2]
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	d101      	bne.n	8005d5a <HAL_UARTEx_DisableFifoMode+0x16>
 8005d56:	2302      	movs	r3, #2
 8005d58:	e027      	b.n	8005daa <HAL_UARTEx_DisableFifoMode+0x66>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2284      	movs	r2, #132	; 0x84
 8005d5e:	2101      	movs	r1, #1
 8005d60:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2288      	movs	r2, #136	; 0x88
 8005d66:	2124      	movs	r1, #36	; 0x24
 8005d68:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2101      	movs	r1, #1
 8005d7e:	438a      	bics	r2, r1
 8005d80:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	4a0b      	ldr	r2, [pc, #44]	; (8005db4 <HAL_UARTEx_DisableFifoMode+0x70>)
 8005d86:	4013      	ands	r3, r2
 8005d88:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68fa      	ldr	r2, [r7, #12]
 8005d96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2288      	movs	r2, #136	; 0x88
 8005d9c:	2120      	movs	r1, #32
 8005d9e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2284      	movs	r2, #132	; 0x84
 8005da4:	2100      	movs	r1, #0
 8005da6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	0018      	movs	r0, r3
 8005dac:	46bd      	mov	sp, r7
 8005dae:	b004      	add	sp, #16
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	46c0      	nop			; (mov r8, r8)
 8005db4:	dfffffff 	.word	0xdfffffff

08005db8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b084      	sub	sp, #16
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2284      	movs	r2, #132	; 0x84
 8005dc6:	5c9b      	ldrb	r3, [r3, r2]
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	d101      	bne.n	8005dd0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005dcc:	2302      	movs	r3, #2
 8005dce:	e02e      	b.n	8005e2e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2284      	movs	r2, #132	; 0x84
 8005dd4:	2101      	movs	r1, #1
 8005dd6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2288      	movs	r2, #136	; 0x88
 8005ddc:	2124      	movs	r1, #36	; 0x24
 8005dde:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2101      	movs	r1, #1
 8005df4:	438a      	bics	r2, r1
 8005df6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	00db      	lsls	r3, r3, #3
 8005e00:	08d9      	lsrs	r1, r3, #3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	683a      	ldr	r2, [r7, #0]
 8005e08:	430a      	orrs	r2, r1
 8005e0a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	0018      	movs	r0, r3
 8005e10:	f000 f854 	bl	8005ebc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	68fa      	ldr	r2, [r7, #12]
 8005e1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2288      	movs	r2, #136	; 0x88
 8005e20:	2120      	movs	r1, #32
 8005e22:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2284      	movs	r2, #132	; 0x84
 8005e28:	2100      	movs	r1, #0
 8005e2a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	0018      	movs	r0, r3
 8005e30:	46bd      	mov	sp, r7
 8005e32:	b004      	add	sp, #16
 8005e34:	bd80      	pop	{r7, pc}
	...

08005e38 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b084      	sub	sp, #16
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2284      	movs	r2, #132	; 0x84
 8005e46:	5c9b      	ldrb	r3, [r3, r2]
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d101      	bne.n	8005e50 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005e4c:	2302      	movs	r3, #2
 8005e4e:	e02f      	b.n	8005eb0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2284      	movs	r2, #132	; 0x84
 8005e54:	2101      	movs	r1, #1
 8005e56:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2288      	movs	r2, #136	; 0x88
 8005e5c:	2124      	movs	r1, #36	; 0x24
 8005e5e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	2101      	movs	r1, #1
 8005e74:	438a      	bics	r2, r1
 8005e76:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	4a0e      	ldr	r2, [pc, #56]	; (8005eb8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005e80:	4013      	ands	r3, r2
 8005e82:	0019      	movs	r1, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	430a      	orrs	r2, r1
 8005e8c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	0018      	movs	r0, r3
 8005e92:	f000 f813 	bl	8005ebc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68fa      	ldr	r2, [r7, #12]
 8005e9c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2288      	movs	r2, #136	; 0x88
 8005ea2:	2120      	movs	r1, #32
 8005ea4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2284      	movs	r2, #132	; 0x84
 8005eaa:	2100      	movs	r1, #0
 8005eac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005eae:	2300      	movs	r3, #0
}
 8005eb0:	0018      	movs	r0, r3
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	b004      	add	sp, #16
 8005eb6:	bd80      	pop	{r7, pc}
 8005eb8:	f1ffffff 	.word	0xf1ffffff

08005ebc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ebe:	b085      	sub	sp, #20
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d108      	bne.n	8005ede <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	226a      	movs	r2, #106	; 0x6a
 8005ed0:	2101      	movs	r1, #1
 8005ed2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2268      	movs	r2, #104	; 0x68
 8005ed8:	2101      	movs	r1, #1
 8005eda:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005edc:	e043      	b.n	8005f66 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005ede:	260f      	movs	r6, #15
 8005ee0:	19bb      	adds	r3, r7, r6
 8005ee2:	2208      	movs	r2, #8
 8005ee4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005ee6:	200e      	movs	r0, #14
 8005ee8:	183b      	adds	r3, r7, r0
 8005eea:	2208      	movs	r2, #8
 8005eec:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	0e5b      	lsrs	r3, r3, #25
 8005ef6:	b2da      	uxtb	r2, r3
 8005ef8:	240d      	movs	r4, #13
 8005efa:	193b      	adds	r3, r7, r4
 8005efc:	2107      	movs	r1, #7
 8005efe:	400a      	ands	r2, r1
 8005f00:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	0f5b      	lsrs	r3, r3, #29
 8005f0a:	b2da      	uxtb	r2, r3
 8005f0c:	250c      	movs	r5, #12
 8005f0e:	197b      	adds	r3, r7, r5
 8005f10:	2107      	movs	r1, #7
 8005f12:	400a      	ands	r2, r1
 8005f14:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f16:	183b      	adds	r3, r7, r0
 8005f18:	781b      	ldrb	r3, [r3, #0]
 8005f1a:	197a      	adds	r2, r7, r5
 8005f1c:	7812      	ldrb	r2, [r2, #0]
 8005f1e:	4914      	ldr	r1, [pc, #80]	; (8005f70 <UARTEx_SetNbDataToProcess+0xb4>)
 8005f20:	5c8a      	ldrb	r2, [r1, r2]
 8005f22:	435a      	muls	r2, r3
 8005f24:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8005f26:	197b      	adds	r3, r7, r5
 8005f28:	781b      	ldrb	r3, [r3, #0]
 8005f2a:	4a12      	ldr	r2, [pc, #72]	; (8005f74 <UARTEx_SetNbDataToProcess+0xb8>)
 8005f2c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f2e:	0019      	movs	r1, r3
 8005f30:	f7fa f98e 	bl	8000250 <__divsi3>
 8005f34:	0003      	movs	r3, r0
 8005f36:	b299      	uxth	r1, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	226a      	movs	r2, #106	; 0x6a
 8005f3c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f3e:	19bb      	adds	r3, r7, r6
 8005f40:	781b      	ldrb	r3, [r3, #0]
 8005f42:	193a      	adds	r2, r7, r4
 8005f44:	7812      	ldrb	r2, [r2, #0]
 8005f46:	490a      	ldr	r1, [pc, #40]	; (8005f70 <UARTEx_SetNbDataToProcess+0xb4>)
 8005f48:	5c8a      	ldrb	r2, [r1, r2]
 8005f4a:	435a      	muls	r2, r3
 8005f4c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8005f4e:	193b      	adds	r3, r7, r4
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	4a08      	ldr	r2, [pc, #32]	; (8005f74 <UARTEx_SetNbDataToProcess+0xb8>)
 8005f54:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f56:	0019      	movs	r1, r3
 8005f58:	f7fa f97a 	bl	8000250 <__divsi3>
 8005f5c:	0003      	movs	r3, r0
 8005f5e:	b299      	uxth	r1, r3
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2268      	movs	r2, #104	; 0x68
 8005f64:	5299      	strh	r1, [r3, r2]
}
 8005f66:	46c0      	nop			; (mov r8, r8)
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	b005      	add	sp, #20
 8005f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f6e:	46c0      	nop			; (mov r8, r8)
 8005f70:	0800b9c0 	.word	0x0800b9c0
 8005f74:	0800b9c8 	.word	0x0800b9c8

08005f78 <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b084      	sub	sp, #16
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2100      	movs	r1, #0
 8005f84:	0018      	movs	r0, r3
 8005f86:	f001 f99d 	bl	80072c4 <strtod>
 8005f8a:	0002      	movs	r2, r0
 8005f8c:	000b      	movs	r3, r1
 8005f8e:	60ba      	str	r2, [r7, #8]
 8005f90:	60fb      	str	r3, [r7, #12]
    return d ;
 8005f92:	68ba      	ldr	r2, [r7, #8]
 8005f94:	68fb      	ldr	r3, [r7, #12]
}
 8005f96:	0010      	movs	r0, r2
 8005f98:	0019      	movs	r1, r3
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	b004      	add	sp, #16
 8005f9e:	bd80      	pop	{r7, pc}

08005fa0 <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b084      	sub	sp, #16
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	0008      	movs	r0, r1
 8005faa:	0011      	movs	r1, r2
 8005fac:	1cfb      	adds	r3, r7, #3
 8005fae:	1c02      	adds	r2, r0, #0
 8005fb0:	701a      	strb	r2, [r3, #0]
 8005fb2:	1cbb      	adds	r3, r7, #2
 8005fb4:	1c0a      	adds	r2, r1, #0
 8005fb6:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 8005fb8:	230f      	movs	r3, #15
 8005fba:	18fb      	adds	r3, r7, r3
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 8005fc0:	230e      	movs	r3, #14
 8005fc2:	18fb      	adds	r3, r7, r3
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 8005fc8:	e01c      	b.n	8006004 <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 8005fca:	230f      	movs	r3, #15
 8005fcc:	18fb      	adds	r3, r7, r3
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	18d3      	adds	r3, r2, r3
 8005fd4:	781b      	ldrb	r3, [r3, #0]
 8005fd6:	1cfa      	adds	r2, r7, #3
 8005fd8:	7812      	ldrb	r2, [r2, #0]
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d105      	bne.n	8005fea <my_find_char_position+0x4a>
			p++ ;
 8005fde:	210e      	movs	r1, #14
 8005fe0:	187b      	adds	r3, r7, r1
 8005fe2:	781a      	ldrb	r2, [r3, #0]
 8005fe4:	187b      	adds	r3, r7, r1
 8005fe6:	3201      	adds	r2, #1
 8005fe8:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 8005fea:	230e      	movs	r3, #14
 8005fec:	18fa      	adds	r2, r7, r3
 8005fee:	1cbb      	adds	r3, r7, #2
 8005ff0:	7812      	ldrb	r2, [r2, #0]
 8005ff2:	781b      	ldrb	r3, [r3, #0]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d00e      	beq.n	8006016 <my_find_char_position+0x76>
			break ;
		i++ ;
 8005ff8:	210f      	movs	r1, #15
 8005ffa:	187b      	adds	r3, r7, r1
 8005ffc:	781a      	ldrb	r2, [r3, #0]
 8005ffe:	187b      	adds	r3, r7, r1
 8006000:	3201      	adds	r2, #1
 8006002:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 8006004:	230f      	movs	r3, #15
 8006006:	18fb      	adds	r3, r7, r3
 8006008:	781b      	ldrb	r3, [r3, #0]
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	18d3      	adds	r3, r2, r3
 800600e:	781b      	ldrb	r3, [r3, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d1da      	bne.n	8005fca <my_find_char_position+0x2a>
 8006014:	e000      	b.n	8006018 <my_find_char_position+0x78>
			break ;
 8006016:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 8006018:	230f      	movs	r3, #15
 800601a:	18fb      	adds	r3, r7, r3
 800601c:	781b      	ldrb	r3, [r3, #0]
}
 800601e:	0018      	movs	r0, r3
 8006020:	46bd      	mov	sp, r7
 8006022:	b004      	add	sp, #16
 8006024:	bd80      	pop	{r7, pc}

08006026 <my_nmea_message>:
    }
    return -1 ;
}
*/
int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b084      	sub	sp, #16
 800602a:	af00      	add	r7, sp, #0
 800602c:	60f8      	str	r0, [r7, #12]
 800602e:	60b9      	str	r1, [r7, #8]
 8006030:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	2b24      	cmp	r3, #36	; 0x24
 8006038:	d117      	bne.n	800606a <my_nmea_message+0x44>
    {
        *i = 0 ;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	781b      	ldrb	r3, [r3, #0]
 8006044:	1c5a      	adds	r2, r3, #1
 8006046:	b2d1      	uxtb	r1, r2
 8006048:	687a      	ldr	r2, [r7, #4]
 800604a:	7011      	strb	r1, [r2, #0]
 800604c:	001a      	movs	r2, r3
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	189b      	adds	r3, r3, r2
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	7812      	ldrb	r2, [r2, #0]
 8006056:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	781b      	ldrb	r3, [r3, #0]
 800605c:	001a      	movs	r2, r3
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	189b      	adds	r3, r3, r2
 8006062:	2200      	movs	r2, #0
 8006064:	701a      	strb	r2, [r3, #0]
        return 0 ;
 8006066:	2300      	movs	r3, #0
 8006068:	e045      	b.n	80060f6 <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	781b      	ldrb	r3, [r3, #0]
 800606e:	2b1f      	cmp	r3, #31
 8006070:	d907      	bls.n	8006082 <my_nmea_message+0x5c>
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	781b      	ldrb	r3, [r3, #0]
 8006076:	2b7e      	cmp	r3, #126	; 0x7e
 8006078:	d803      	bhi.n	8006082 <my_nmea_message+0x5c>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	781b      	ldrb	r3, [r3, #0]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d103      	bne.n	800608a <my_nmea_message+0x64>
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	781b      	ldrb	r3, [r3, #0]
 8006086:	2b0d      	cmp	r3, #13
 8006088:	d114      	bne.n	80060b4 <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	1c5a      	adds	r2, r3, #1
 8006090:	b2d1      	uxtb	r1, r2
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	7011      	strb	r1, [r2, #0]
 8006096:	001a      	movs	r2, r3
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	189b      	adds	r3, r3, r2
 800609c:	68fa      	ldr	r2, [r7, #12]
 800609e:	7812      	ldrb	r2, [r2, #0]
 80060a0:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	781b      	ldrb	r3, [r3, #0]
 80060a6:	001a      	movs	r2, r3
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	189b      	adds	r3, r3, r2
 80060ac:	2200      	movs	r2, #0
 80060ae:	701a      	strb	r2, [r3, #0]
        return 1 ;
 80060b0:	2301      	movs	r3, #1
 80060b2:	e020      	b.n	80060f6 <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	781b      	ldrb	r3, [r3, #0]
 80060b8:	2b0a      	cmp	r3, #10
 80060ba:	d11a      	bne.n	80060f2 <my_nmea_message+0xcc>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	781b      	ldrb	r3, [r3, #0]
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d916      	bls.n	80060f2 <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	781b      	ldrb	r3, [r3, #0]
 80060c8:	3b01      	subs	r3, #1
 80060ca:	b2da      	uxtb	r2, r3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	701a      	strb	r2, [r3, #0]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	781b      	ldrb	r3, [r3, #0]
 80060d4:	001a      	movs	r2, r3
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	189b      	adds	r3, r3, r2
 80060da:	781b      	ldrb	r3, [r3, #0]
 80060dc:	2b0d      	cmp	r3, #13
 80060de:	d108      	bne.n	80060f2 <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	781b      	ldrb	r3, [r3, #0]
 80060e4:	001a      	movs	r2, r3
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	189b      	adds	r3, r3, r2
 80060ea:	2200      	movs	r2, #0
 80060ec:	701a      	strb	r2, [r3, #0]
            return 2 ;
 80060ee:	2302      	movs	r3, #2
 80060f0:	e001      	b.n	80060f6 <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 80060f2:	2301      	movs	r3, #1
 80060f4:	425b      	negs	r3, r3
}
 80060f6:	0018      	movs	r0, r3
 80060f8:	46bd      	mov	sp, r7
 80060fa:	b004      	add	sp, #16
 80060fc:	bd80      	pop	{r7, pc}

080060fe <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 80060fe:	b580      	push	{r7, lr}
 8006100:	b082      	sub	sp, #8
 8006102:	af00      	add	r7, sp, #0
 8006104:	6078      	str	r0, [r7, #4]
	return m[9] ;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	3309      	adds	r3, #9
 800610a:	781b      	ldrb	r3, [r3, #0]
}
 800610c:	0018      	movs	r0, r3
 800610e:	46bd      	mov	sp, r7
 8006110:	b002      	add	sp, #8
 8006112:	bd80      	pop	{r7, pc}

08006114 <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 8006114:	b5b0      	push	{r4, r5, r7, lr}
 8006116:	b086      	sub	sp, #24
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	220f      	movs	r2, #15
 8006120:	212c      	movs	r1, #44	; 0x2c
 8006122:	0018      	movs	r0, r3
 8006124:	f7ff ff3c 	bl	8005fa0 <my_find_char_position>
 8006128:	0003      	movs	r3, r0
 800612a:	001a      	movs	r2, r3
 800612c:	2517      	movs	r5, #23
 800612e:	197b      	adds	r3, r7, r5
 8006130:	3201      	adds	r2, #1
 8006132:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2210      	movs	r2, #16
 8006138:	212c      	movs	r1, #44	; 0x2c
 800613a:	0018      	movs	r0, r3
 800613c:	f7ff ff30 	bl	8005fa0 <my_find_char_position>
 8006140:	0003      	movs	r3, r0
 8006142:	0019      	movs	r1, r3
 8006144:	2416      	movs	r4, #22
 8006146:	193b      	adds	r3, r7, r4
 8006148:	197a      	adds	r2, r7, r5
 800614a:	7812      	ldrb	r2, [r2, #0]
 800614c:	1a8a      	subs	r2, r1, r2
 800614e:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 8006150:	193b      	adds	r3, r7, r4
 8006152:	781b      	ldrb	r3, [r3, #0]
 8006154:	3301      	adds	r3, #1
 8006156:	0018      	movs	r0, r3
 8006158:	f000 f9c2 	bl	80064e0 <malloc>
 800615c:	0003      	movs	r3, r0
 800615e:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu acucha
 8006160:	197b      	adds	r3, r7, r5
 8006162:	781b      	ldrb	r3, [r3, #0]
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	18d1      	adds	r1, r2, r3
 8006168:	193b      	adds	r3, r7, r4
 800616a:	781a      	ldrb	r2, [r3, #0]
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	0018      	movs	r0, r3
 8006170:	f002 f979 	bl	8008466 <strncpy>
	pdop_s[pdop_length] = '\0';
 8006174:	193b      	adds	r3, r7, r4
 8006176:	781b      	ldrb	r3, [r3, #0]
 8006178:	693a      	ldr	r2, [r7, #16]
 800617a:	18d3      	adds	r3, r2, r3
 800617c:	2200      	movs	r2, #0
 800617e:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	0018      	movs	r0, r3
 8006184:	f7ff fef8 	bl	8005f78 <my_string2double_conv>
 8006188:	0002      	movs	r2, r0
 800618a:	000b      	movs	r3, r1
 800618c:	60ba      	str	r2, [r7, #8]
 800618e:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	0018      	movs	r0, r3
 8006194:	f000 f9ae 	bl	80064f4 <free>
	return pdop ; // przed zwrceniem zaokrglij do 2 miejsc po przecinku
 8006198:	68ba      	ldr	r2, [r7, #8]
 800619a:	68fb      	ldr	r3, [r7, #12]
}
 800619c:	0010      	movs	r0, r2
 800619e:	0019      	movs	r1, r3
 80061a0:	46bd      	mov	sp, r7
 80061a2:	b006      	add	sp, #24
 80061a4:	bdb0      	pop	{r4, r5, r7, pc}

080061a6 <is_my_nmea_checksum_ok>:

bool is_my_nmea_checksum_ok ( const char* s )
{
 80061a6:	b590      	push	{r4, r7, lr}
 80061a8:	b085      	sub	sp, #20
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 80061ae:	230f      	movs	r3, #15
 80061b0:	18fb      	adds	r3, r7, r3
 80061b2:	2200      	movs	r2, #0
 80061b4:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 80061b6:	230e      	movs	r3, #14
 80061b8:	18fb      	adds	r3, r7, r3
 80061ba:	2201      	movs	r2, #1
 80061bc:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 80061be:	e00f      	b.n	80061e0 <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 80061c0:	220e      	movs	r2, #14
 80061c2:	18bb      	adds	r3, r7, r2
 80061c4:	781b      	ldrb	r3, [r3, #0]
 80061c6:	18ba      	adds	r2, r7, r2
 80061c8:	1c59      	adds	r1, r3, #1
 80061ca:	7011      	strb	r1, [r2, #0]
 80061cc:	001a      	movs	r2, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	189b      	adds	r3, r3, r2
 80061d2:	7819      	ldrb	r1, [r3, #0]
 80061d4:	220f      	movs	r2, #15
 80061d6:	18bb      	adds	r3, r7, r2
 80061d8:	18ba      	adds	r2, r7, r2
 80061da:	7812      	ldrb	r2, [r2, #0]
 80061dc:	404a      	eors	r2, r1
 80061de:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 80061e0:	210e      	movs	r1, #14
 80061e2:	187b      	adds	r3, r7, r1
 80061e4:	781b      	ldrb	r3, [r3, #0]
 80061e6:	687a      	ldr	r2, [r7, #4]
 80061e8:	18d3      	adds	r3, r2, r3
 80061ea:	781b      	ldrb	r3, [r3, #0]
 80061ec:	2b2a      	cmp	r3, #42	; 0x2a
 80061ee:	d00a      	beq.n	8006206 <is_my_nmea_checksum_ok+0x60>
 80061f0:	187b      	adds	r3, r7, r1
 80061f2:	781b      	ldrb	r3, [r3, #0]
 80061f4:	687a      	ldr	r2, [r7, #4]
 80061f6:	18d3      	adds	r3, r2, r3
 80061f8:	781b      	ldrb	r3, [r3, #0]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d003      	beq.n	8006206 <is_my_nmea_checksum_ok+0x60>
 80061fe:	187b      	adds	r3, r7, r1
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1dc      	bne.n	80061c0 <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 8006206:	230f      	movs	r3, #15
 8006208:	18fb      	adds	r3, r7, r3
 800620a:	781c      	ldrb	r4, [r3, #0]
 800620c:	210e      	movs	r1, #14
 800620e:	187b      	adds	r3, r7, r1
 8006210:	187a      	adds	r2, r7, r1
 8006212:	7812      	ldrb	r2, [r2, #0]
 8006214:	3201      	adds	r2, #1
 8006216:	701a      	strb	r2, [r3, #0]
 8006218:	187b      	adds	r3, r7, r1
 800621a:	781b      	ldrb	r3, [r3, #0]
 800621c:	687a      	ldr	r2, [r7, #4]
 800621e:	18d3      	adds	r3, r2, r3
 8006220:	2210      	movs	r2, #16
 8006222:	2100      	movs	r1, #0
 8006224:	0018      	movs	r0, r3
 8006226:	f001 f8e5 	bl	80073f4 <strtol>
 800622a:	0003      	movs	r3, r0
 800622c:	1ae3      	subs	r3, r4, r3
 800622e:	425a      	negs	r2, r3
 8006230:	4153      	adcs	r3, r2
 8006232:	b2db      	uxtb	r3, r3
}
 8006234:	0018      	movs	r0, r3
 8006236:	46bd      	mov	sp, r7
 8006238:	b005      	add	sp, #20
 800623a:	bd90      	pop	{r4, r7, pc}

0800623c <nmea2decimal>:
double nmea2decimal ( const char *coord , char dir )
{
 800623c:	b5b0      	push	{r4, r5, r7, lr}
 800623e:	b086      	sub	sp, #24
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	000a      	movs	r2, r1
 8006246:	1cfb      	adds	r3, r7, #3
 8006248:	701a      	strb	r2, [r3, #0]
    double deg , min ;
    sscanf ( coord , "%lf" , &deg ) ;
 800624a:	2308      	movs	r3, #8
 800624c:	18fa      	adds	r2, r7, r3
 800624e:	492f      	ldr	r1, [pc, #188]	; (800630c <nmea2decimal+0xd0>)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	0018      	movs	r0, r3
 8006254:	f002 f878 	bl	8008348 <siscanf>
    min = deg / 100 ;
 8006258:	68b8      	ldr	r0, [r7, #8]
 800625a:	68f9      	ldr	r1, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	4b2c      	ldr	r3, [pc, #176]	; (8006310 <nmea2decimal+0xd4>)
 8006260:	f7fa fddc 	bl	8000e1c <__aeabi_ddiv>
 8006264:	0002      	movs	r2, r0
 8006266:	000b      	movs	r3, r1
 8006268:	613a      	str	r2, [r7, #16]
 800626a:	617b      	str	r3, [r7, #20]
    deg = (int) min ;
 800626c:	6938      	ldr	r0, [r7, #16]
 800626e:	6979      	ldr	r1, [r7, #20]
 8006270:	f7fc f830 	bl	80022d4 <__aeabi_d2iz>
 8006274:	0003      	movs	r3, r0
 8006276:	0018      	movs	r0, r3
 8006278:	f7fc f862 	bl	8002340 <__aeabi_i2d>
 800627c:	0002      	movs	r2, r0
 800627e:	000b      	movs	r3, r1
 8006280:	60ba      	str	r2, [r7, #8]
 8006282:	60fb      	str	r3, [r7, #12]
    min = ( min - deg ) * 10 ;
 8006284:	68ba      	ldr	r2, [r7, #8]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6938      	ldr	r0, [r7, #16]
 800628a:	6979      	ldr	r1, [r7, #20]
 800628c:	f7fb fc82 	bl	8001b94 <__aeabi_dsub>
 8006290:	0002      	movs	r2, r0
 8006292:	000b      	movs	r3, r1
 8006294:	0010      	movs	r0, r2
 8006296:	0019      	movs	r1, r3
 8006298:	2200      	movs	r2, #0
 800629a:	4b1e      	ldr	r3, [pc, #120]	; (8006314 <nmea2decimal+0xd8>)
 800629c:	f7fb f9b8 	bl	8001610 <__aeabi_dmul>
 80062a0:	0002      	movs	r2, r0
 80062a2:	000b      	movs	r3, r1
 80062a4:	613a      	str	r2, [r7, #16]
 80062a6:	617b      	str	r3, [r7, #20]
    min = min / 6 ;
 80062a8:	2200      	movs	r2, #0
 80062aa:	4b1b      	ldr	r3, [pc, #108]	; (8006318 <nmea2decimal+0xdc>)
 80062ac:	6938      	ldr	r0, [r7, #16]
 80062ae:	6979      	ldr	r1, [r7, #20]
 80062b0:	f7fa fdb4 	bl	8000e1c <__aeabi_ddiv>
 80062b4:	0002      	movs	r2, r0
 80062b6:	000b      	movs	r3, r1
 80062b8:	613a      	str	r2, [r7, #16]
 80062ba:	617b      	str	r3, [r7, #20]
    //double c = deg + min ;
    if ( dir == 'S' || dir == 'W' )
 80062bc:	1cfb      	adds	r3, r7, #3
 80062be:	781b      	ldrb	r3, [r3, #0]
 80062c0:	2b53      	cmp	r3, #83	; 0x53
 80062c2:	d003      	beq.n	80062cc <nmea2decimal+0x90>
 80062c4:	1cfb      	adds	r3, r7, #3
 80062c6:	781b      	ldrb	r3, [r3, #0]
 80062c8:	2b57      	cmp	r3, #87	; 0x57
 80062ca:	d10e      	bne.n	80062ea <nmea2decimal+0xae>
    	return ( deg + min ) * -1 ;
 80062cc:	68b8      	ldr	r0, [r7, #8]
 80062ce:	68f9      	ldr	r1, [r7, #12]
 80062d0:	693a      	ldr	r2, [r7, #16]
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	f7fa fa42 	bl	800075c <__aeabi_dadd>
 80062d8:	0002      	movs	r2, r0
 80062da:	000b      	movs	r3, r1
 80062dc:	0011      	movs	r1, r2
 80062de:	000c      	movs	r4, r1
 80062e0:	2180      	movs	r1, #128	; 0x80
 80062e2:	0609      	lsls	r1, r1, #24
 80062e4:	4059      	eors	r1, r3
 80062e6:	000d      	movs	r5, r1
 80062e8:	e009      	b.n	80062fe <nmea2decimal+0xc2>
    else
    	return deg + min ;
 80062ea:	68b8      	ldr	r0, [r7, #8]
 80062ec:	68f9      	ldr	r1, [r7, #12]
 80062ee:	693a      	ldr	r2, [r7, #16]
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	f7fa fa33 	bl	800075c <__aeabi_dadd>
 80062f6:	0002      	movs	r2, r0
 80062f8:	000b      	movs	r3, r1
 80062fa:	0014      	movs	r4, r2
 80062fc:	001d      	movs	r5, r3
}
 80062fe:	0022      	movs	r2, r4
 8006300:	002b      	movs	r3, r5
 8006302:	0010      	movs	r0, r2
 8006304:	0019      	movs	r1, r3
 8006306:	46bd      	mov	sp, r7
 8006308:	b006      	add	sp, #24
 800630a:	bdb0      	pop	{r4, r5, r7, pc}
 800630c:	0800b8f0 	.word	0x0800b8f0
 8006310:	40590000 	.word	0x40590000
 8006314:	40240000 	.word	0x40240000
 8006318:	40180000 	.word	0x40180000

0800631c <get_my_nmea_gngll_coordinates_s>:
    //double c = ( deg + min / 0.6 ) * ( ( dir == 'S' || dir == 'W' ) ? -1 : 1 ) ;
    //return ( deg + min / 0.6 ) * ( ( dir == 'S' || dir == 'W' ) ? -1 : 1 ) ;
}
*/
void get_my_nmea_gngll_coordinates_s ( const char* m , char* latitude , char* longitude )
{
 800631c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800631e:	b091      	sub	sp, #68	; 0x44
 8006320:	af02      	add	r7, sp, #8
 8006322:	60f8      	str	r0, [r7, #12]
 8006324:	60b9      	str	r1, [r7, #8]
 8006326:	607a      	str	r2, [r7, #4]
	char direction ;

	//Latitude part
	uint8_t coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION ) + 1 ;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2201      	movs	r2, #1
 800632c:	212c      	movs	r1, #44	; 0x2c
 800632e:	0018      	movs	r0, r3
 8006330:	f7ff fe36 	bl	8005fa0 <my_find_char_position>
 8006334:	0003      	movs	r3, r0
 8006336:	001a      	movs	r2, r3
 8006338:	2537      	movs	r5, #55	; 0x37
 800633a:	197b      	adds	r3, r7, r5
 800633c:	3201      	adds	r2, #1
 800633e:	701a      	strb	r2, [r3, #0]
	uint8_t coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2202      	movs	r2, #2
 8006344:	212c      	movs	r1, #44	; 0x2c
 8006346:	0018      	movs	r0, r3
 8006348:	f7ff fe2a 	bl	8005fa0 <my_find_char_position>
 800634c:	0003      	movs	r3, r0
 800634e:	0019      	movs	r1, r3
 8006350:	2436      	movs	r4, #54	; 0x36
 8006352:	193b      	adds	r3, r7, r4
 8006354:	197a      	adds	r2, r7, r5
 8006356:	7812      	ldrb	r2, [r2, #0]
 8006358:	1a8a      	subs	r2, r1, r2
 800635a:	701a      	strb	r2, [r3, #0]

	char* latitude_s = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800635c:	193b      	adds	r3, r7, r4
 800635e:	781b      	ldrb	r3, [r3, #0]
 8006360:	3301      	adds	r3, #1
 8006362:	0018      	movs	r0, r3
 8006364:	f000 f8bc 	bl	80064e0 <malloc>
 8006368:	0003      	movs	r3, r0
 800636a:	633b      	str	r3, [r7, #48]	; 0x30
	strncpy ( latitude_s , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 800636c:	197b      	adds	r3, r7, r5
 800636e:	781b      	ldrb	r3, [r3, #0]
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	18d1      	adds	r1, r2, r3
 8006374:	193b      	adds	r3, r7, r4
 8006376:	781a      	ldrb	r2, [r3, #0]
 8006378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800637a:	0018      	movs	r0, r3
 800637c:	f002 f873 	bl	8008466 <strncpy>
	latitude_s[coordinate_length] = '\0';
 8006380:	193b      	adds	r3, r7, r4
 8006382:	781b      	ldrb	r3, [r3, #0]
 8006384:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006386:	18d3      	adds	r3, r2, r3
 8006388:	2200      	movs	r2, #0
 800638a:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800638c:	197b      	adds	r3, r7, r5
 800638e:	781a      	ldrb	r2, [r3, #0]
 8006390:	193b      	adds	r3, r7, r4
 8006392:	781b      	ldrb	r3, [r3, #0]
 8006394:	18d3      	adds	r3, r2, r3
 8006396:	3301      	adds	r3, #1
 8006398:	68fa      	ldr	r2, [r7, #12]
 800639a:	18d2      	adds	r2, r2, r3
 800639c:	262f      	movs	r6, #47	; 0x2f
 800639e:	19bb      	adds	r3, r7, r6
 80063a0:	7812      	ldrb	r2, [r2, #0]
 80063a2:	701a      	strb	r2, [r3, #0]
	double latitude_d = nmea2decimal ( latitude_s , direction ) ;
 80063a4:	19bb      	adds	r3, r7, r6
 80063a6:	781a      	ldrb	r2, [r3, #0]
 80063a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063aa:	0011      	movs	r1, r2
 80063ac:	0018      	movs	r0, r3
 80063ae:	f7ff ff45 	bl	800623c <nmea2decimal>
 80063b2:	0002      	movs	r2, r0
 80063b4:	000b      	movs	r3, r1
 80063b6:	623a      	str	r2, [r7, #32]
 80063b8:	627b      	str	r3, [r7, #36]	; 0x24
	free ( latitude_s ) ;
 80063ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063bc:	0018      	movs	r0, r3
 80063be:	f000 f899 	bl	80064f4 <free>
	latitude_d = round ( latitude_d * 1e6 ) / 1e6 ;
 80063c2:	2200      	movs	r2, #0
 80063c4:	4b44      	ldr	r3, [pc, #272]	; (80064d8 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 80063c6:	6a38      	ldr	r0, [r7, #32]
 80063c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80063ca:	f7fb f921 	bl	8001610 <__aeabi_dmul>
 80063ce:	0002      	movs	r2, r0
 80063d0:	000b      	movs	r3, r1
 80063d2:	0010      	movs	r0, r2
 80063d4:	0019      	movs	r1, r3
 80063d6:	f005 f9e9 	bl	800b7ac <round>
 80063da:	2200      	movs	r2, #0
 80063dc:	4b3e      	ldr	r3, [pc, #248]	; (80064d8 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 80063de:	f7fa fd1d 	bl	8000e1c <__aeabi_ddiv>
 80063e2:	0002      	movs	r2, r0
 80063e4:	000b      	movs	r3, r1
 80063e6:	623a      	str	r2, [r7, #32]
 80063e8:	627b      	str	r3, [r7, #36]	; 0x24
	snprintf ( latitude , 12 , "%.6lf" , latitude_d ) ;
 80063ea:	493c      	ldr	r1, [pc, #240]	; (80064dc <get_my_nmea_gngll_coordinates_s+0x1c0>)
 80063ec:	68b8      	ldr	r0, [r7, #8]
 80063ee:	6a3a      	ldr	r2, [r7, #32]
 80063f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f2:	9200      	str	r2, [sp, #0]
 80063f4:	9301      	str	r3, [sp, #4]
 80063f6:	000a      	movs	r2, r1
 80063f8:	210c      	movs	r1, #12
 80063fa:	f001 ff51 	bl	80082a0 <sniprintf>

	//Longitude part
	coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2) + 1 ;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2203      	movs	r2, #3
 8006402:	212c      	movs	r1, #44	; 0x2c
 8006404:	0018      	movs	r0, r3
 8006406:	f7ff fdcb 	bl	8005fa0 <my_find_char_position>
 800640a:	0003      	movs	r3, r0
 800640c:	001a      	movs	r2, r3
 800640e:	197b      	adds	r3, r7, r5
 8006410:	3201      	adds	r2, #1
 8006412:	701a      	strb	r2, [r3, #0]
	//coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
	coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2 + 1 ) - coordinate_position ;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2204      	movs	r2, #4
 8006418:	212c      	movs	r1, #44	; 0x2c
 800641a:	0018      	movs	r0, r3
 800641c:	f7ff fdc0 	bl	8005fa0 <my_find_char_position>
 8006420:	0003      	movs	r3, r0
 8006422:	0019      	movs	r1, r3
 8006424:	193b      	adds	r3, r7, r4
 8006426:	197a      	adds	r2, r7, r5
 8006428:	7812      	ldrb	r2, [r2, #0]
 800642a:	1a8a      	subs	r2, r1, r2
 800642c:	701a      	strb	r2, [r3, #0]

	char* longitude_s = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800642e:	193b      	adds	r3, r7, r4
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	3301      	adds	r3, #1
 8006434:	0018      	movs	r0, r3
 8006436:	f000 f853 	bl	80064e0 <malloc>
 800643a:	0003      	movs	r3, r0
 800643c:	61fb      	str	r3, [r7, #28]
	strncpy ( longitude_s , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 800643e:	197b      	adds	r3, r7, r5
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	18d1      	adds	r1, r2, r3
 8006446:	193b      	adds	r3, r7, r4
 8006448:	781a      	ldrb	r2, [r3, #0]
 800644a:	69fb      	ldr	r3, [r7, #28]
 800644c:	0018      	movs	r0, r3
 800644e:	f002 f80a 	bl	8008466 <strncpy>
	longitude_s[coordinate_length] = '\0';
 8006452:	193b      	adds	r3, r7, r4
 8006454:	781b      	ldrb	r3, [r3, #0]
 8006456:	69fa      	ldr	r2, [r7, #28]
 8006458:	18d3      	adds	r3, r2, r3
 800645a:	2200      	movs	r2, #0
 800645c:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800645e:	197b      	adds	r3, r7, r5
 8006460:	781a      	ldrb	r2, [r3, #0]
 8006462:	193b      	adds	r3, r7, r4
 8006464:	781b      	ldrb	r3, [r3, #0]
 8006466:	18d3      	adds	r3, r2, r3
 8006468:	3301      	adds	r3, #1
 800646a:	68fa      	ldr	r2, [r7, #12]
 800646c:	18d2      	adds	r2, r2, r3
 800646e:	19bb      	adds	r3, r7, r6
 8006470:	7812      	ldrb	r2, [r2, #0]
 8006472:	701a      	strb	r2, [r3, #0]
	double longitude_d = nmea2decimal ( longitude_s , direction ) ;
 8006474:	19bb      	adds	r3, r7, r6
 8006476:	781a      	ldrb	r2, [r3, #0]
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	0011      	movs	r1, r2
 800647c:	0018      	movs	r0, r3
 800647e:	f7ff fedd 	bl	800623c <nmea2decimal>
 8006482:	0002      	movs	r2, r0
 8006484:	000b      	movs	r3, r1
 8006486:	613a      	str	r2, [r7, #16]
 8006488:	617b      	str	r3, [r7, #20]
	free ( longitude_s ) ;
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	0018      	movs	r0, r3
 800648e:	f000 f831 	bl	80064f4 <free>
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
 8006492:	2200      	movs	r2, #0
 8006494:	4b10      	ldr	r3, [pc, #64]	; (80064d8 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 8006496:	6938      	ldr	r0, [r7, #16]
 8006498:	6979      	ldr	r1, [r7, #20]
 800649a:	f7fb f8b9 	bl	8001610 <__aeabi_dmul>
 800649e:	0002      	movs	r2, r0
 80064a0:	000b      	movs	r3, r1
 80064a2:	0010      	movs	r0, r2
 80064a4:	0019      	movs	r1, r3
 80064a6:	f005 f981 	bl	800b7ac <round>
 80064aa:	2200      	movs	r2, #0
 80064ac:	4b0a      	ldr	r3, [pc, #40]	; (80064d8 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 80064ae:	f7fa fcb5 	bl	8000e1c <__aeabi_ddiv>
 80064b2:	0002      	movs	r2, r0
 80064b4:	000b      	movs	r3, r1
 80064b6:	613a      	str	r2, [r7, #16]
 80064b8:	617b      	str	r3, [r7, #20]
	snprintf ( longitude , 12 , "%.6lf" , longitude_d ) ;
 80064ba:	4908      	ldr	r1, [pc, #32]	; (80064dc <get_my_nmea_gngll_coordinates_s+0x1c0>)
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	693a      	ldr	r2, [r7, #16]
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	9200      	str	r2, [sp, #0]
 80064c4:	9301      	str	r3, [sp, #4]
 80064c6:	000a      	movs	r2, r1
 80064c8:	210c      	movs	r1, #12
 80064ca:	f001 fee9 	bl	80082a0 <sniprintf>
}
 80064ce:	46c0      	nop			; (mov r8, r8)
 80064d0:	46bd      	mov	sp, r7
 80064d2:	b00f      	add	sp, #60	; 0x3c
 80064d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064d6:	46c0      	nop			; (mov r8, r8)
 80064d8:	412e8480 	.word	0x412e8480
 80064dc:	0800b8f4 	.word	0x0800b8f4

080064e0 <malloc>:
 80064e0:	b510      	push	{r4, lr}
 80064e2:	4b03      	ldr	r3, [pc, #12]	; (80064f0 <malloc+0x10>)
 80064e4:	0001      	movs	r1, r0
 80064e6:	6818      	ldr	r0, [r3, #0]
 80064e8:	f000 f830 	bl	800654c <_malloc_r>
 80064ec:	bd10      	pop	{r4, pc}
 80064ee:	46c0      	nop			; (mov r8, r8)
 80064f0:	200001e0 	.word	0x200001e0

080064f4 <free>:
 80064f4:	b510      	push	{r4, lr}
 80064f6:	4b03      	ldr	r3, [pc, #12]	; (8006504 <free+0x10>)
 80064f8:	0001      	movs	r1, r0
 80064fa:	6818      	ldr	r0, [r3, #0]
 80064fc:	f002 ff2c 	bl	8009358 <_free_r>
 8006500:	bd10      	pop	{r4, pc}
 8006502:	46c0      	nop			; (mov r8, r8)
 8006504:	200001e0 	.word	0x200001e0

08006508 <sbrk_aligned>:
 8006508:	b570      	push	{r4, r5, r6, lr}
 800650a:	4e0f      	ldr	r6, [pc, #60]	; (8006548 <sbrk_aligned+0x40>)
 800650c:	000d      	movs	r5, r1
 800650e:	6831      	ldr	r1, [r6, #0]
 8006510:	0004      	movs	r4, r0
 8006512:	2900      	cmp	r1, #0
 8006514:	d102      	bne.n	800651c <sbrk_aligned+0x14>
 8006516:	f002 f80f 	bl	8008538 <_sbrk_r>
 800651a:	6030      	str	r0, [r6, #0]
 800651c:	0029      	movs	r1, r5
 800651e:	0020      	movs	r0, r4
 8006520:	f002 f80a 	bl	8008538 <_sbrk_r>
 8006524:	1c43      	adds	r3, r0, #1
 8006526:	d00a      	beq.n	800653e <sbrk_aligned+0x36>
 8006528:	2303      	movs	r3, #3
 800652a:	1cc5      	adds	r5, r0, #3
 800652c:	439d      	bics	r5, r3
 800652e:	42a8      	cmp	r0, r5
 8006530:	d007      	beq.n	8006542 <sbrk_aligned+0x3a>
 8006532:	1a29      	subs	r1, r5, r0
 8006534:	0020      	movs	r0, r4
 8006536:	f001 ffff 	bl	8008538 <_sbrk_r>
 800653a:	3001      	adds	r0, #1
 800653c:	d101      	bne.n	8006542 <sbrk_aligned+0x3a>
 800653e:	2501      	movs	r5, #1
 8006540:	426d      	negs	r5, r5
 8006542:	0028      	movs	r0, r5
 8006544:	bd70      	pop	{r4, r5, r6, pc}
 8006546:	46c0      	nop			; (mov r8, r8)
 8006548:	20000640 	.word	0x20000640

0800654c <_malloc_r>:
 800654c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800654e:	2203      	movs	r2, #3
 8006550:	1ccb      	adds	r3, r1, #3
 8006552:	4393      	bics	r3, r2
 8006554:	3308      	adds	r3, #8
 8006556:	0006      	movs	r6, r0
 8006558:	001f      	movs	r7, r3
 800655a:	2b0c      	cmp	r3, #12
 800655c:	d238      	bcs.n	80065d0 <_malloc_r+0x84>
 800655e:	270c      	movs	r7, #12
 8006560:	42b9      	cmp	r1, r7
 8006562:	d837      	bhi.n	80065d4 <_malloc_r+0x88>
 8006564:	0030      	movs	r0, r6
 8006566:	f000 f873 	bl	8006650 <__malloc_lock>
 800656a:	4b38      	ldr	r3, [pc, #224]	; (800664c <_malloc_r+0x100>)
 800656c:	9300      	str	r3, [sp, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	001c      	movs	r4, r3
 8006572:	2c00      	cmp	r4, #0
 8006574:	d133      	bne.n	80065de <_malloc_r+0x92>
 8006576:	0039      	movs	r1, r7
 8006578:	0030      	movs	r0, r6
 800657a:	f7ff ffc5 	bl	8006508 <sbrk_aligned>
 800657e:	0004      	movs	r4, r0
 8006580:	1c43      	adds	r3, r0, #1
 8006582:	d15e      	bne.n	8006642 <_malloc_r+0xf6>
 8006584:	9b00      	ldr	r3, [sp, #0]
 8006586:	681c      	ldr	r4, [r3, #0]
 8006588:	0025      	movs	r5, r4
 800658a:	2d00      	cmp	r5, #0
 800658c:	d14e      	bne.n	800662c <_malloc_r+0xe0>
 800658e:	2c00      	cmp	r4, #0
 8006590:	d051      	beq.n	8006636 <_malloc_r+0xea>
 8006592:	6823      	ldr	r3, [r4, #0]
 8006594:	0029      	movs	r1, r5
 8006596:	18e3      	adds	r3, r4, r3
 8006598:	0030      	movs	r0, r6
 800659a:	9301      	str	r3, [sp, #4]
 800659c:	f001 ffcc 	bl	8008538 <_sbrk_r>
 80065a0:	9b01      	ldr	r3, [sp, #4]
 80065a2:	4283      	cmp	r3, r0
 80065a4:	d147      	bne.n	8006636 <_malloc_r+0xea>
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	0030      	movs	r0, r6
 80065aa:	1aff      	subs	r7, r7, r3
 80065ac:	0039      	movs	r1, r7
 80065ae:	f7ff ffab 	bl	8006508 <sbrk_aligned>
 80065b2:	3001      	adds	r0, #1
 80065b4:	d03f      	beq.n	8006636 <_malloc_r+0xea>
 80065b6:	6823      	ldr	r3, [r4, #0]
 80065b8:	19db      	adds	r3, r3, r7
 80065ba:	6023      	str	r3, [r4, #0]
 80065bc:	9b00      	ldr	r3, [sp, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d040      	beq.n	8006646 <_malloc_r+0xfa>
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	42a2      	cmp	r2, r4
 80065c8:	d133      	bne.n	8006632 <_malloc_r+0xe6>
 80065ca:	2200      	movs	r2, #0
 80065cc:	605a      	str	r2, [r3, #4]
 80065ce:	e014      	b.n	80065fa <_malloc_r+0xae>
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	dac5      	bge.n	8006560 <_malloc_r+0x14>
 80065d4:	230c      	movs	r3, #12
 80065d6:	2500      	movs	r5, #0
 80065d8:	6033      	str	r3, [r6, #0]
 80065da:	0028      	movs	r0, r5
 80065dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80065de:	6821      	ldr	r1, [r4, #0]
 80065e0:	1bc9      	subs	r1, r1, r7
 80065e2:	d420      	bmi.n	8006626 <_malloc_r+0xda>
 80065e4:	290b      	cmp	r1, #11
 80065e6:	d918      	bls.n	800661a <_malloc_r+0xce>
 80065e8:	19e2      	adds	r2, r4, r7
 80065ea:	6027      	str	r7, [r4, #0]
 80065ec:	42a3      	cmp	r3, r4
 80065ee:	d112      	bne.n	8006616 <_malloc_r+0xca>
 80065f0:	9b00      	ldr	r3, [sp, #0]
 80065f2:	601a      	str	r2, [r3, #0]
 80065f4:	6863      	ldr	r3, [r4, #4]
 80065f6:	6011      	str	r1, [r2, #0]
 80065f8:	6053      	str	r3, [r2, #4]
 80065fa:	0030      	movs	r0, r6
 80065fc:	0025      	movs	r5, r4
 80065fe:	f000 f82f 	bl	8006660 <__malloc_unlock>
 8006602:	2207      	movs	r2, #7
 8006604:	350b      	adds	r5, #11
 8006606:	1d23      	adds	r3, r4, #4
 8006608:	4395      	bics	r5, r2
 800660a:	1aea      	subs	r2, r5, r3
 800660c:	429d      	cmp	r5, r3
 800660e:	d0e4      	beq.n	80065da <_malloc_r+0x8e>
 8006610:	1b5b      	subs	r3, r3, r5
 8006612:	50a3      	str	r3, [r4, r2]
 8006614:	e7e1      	b.n	80065da <_malloc_r+0x8e>
 8006616:	605a      	str	r2, [r3, #4]
 8006618:	e7ec      	b.n	80065f4 <_malloc_r+0xa8>
 800661a:	6862      	ldr	r2, [r4, #4]
 800661c:	42a3      	cmp	r3, r4
 800661e:	d1d5      	bne.n	80065cc <_malloc_r+0x80>
 8006620:	9b00      	ldr	r3, [sp, #0]
 8006622:	601a      	str	r2, [r3, #0]
 8006624:	e7e9      	b.n	80065fa <_malloc_r+0xae>
 8006626:	0023      	movs	r3, r4
 8006628:	6864      	ldr	r4, [r4, #4]
 800662a:	e7a2      	b.n	8006572 <_malloc_r+0x26>
 800662c:	002c      	movs	r4, r5
 800662e:	686d      	ldr	r5, [r5, #4]
 8006630:	e7ab      	b.n	800658a <_malloc_r+0x3e>
 8006632:	0013      	movs	r3, r2
 8006634:	e7c4      	b.n	80065c0 <_malloc_r+0x74>
 8006636:	230c      	movs	r3, #12
 8006638:	0030      	movs	r0, r6
 800663a:	6033      	str	r3, [r6, #0]
 800663c:	f000 f810 	bl	8006660 <__malloc_unlock>
 8006640:	e7cb      	b.n	80065da <_malloc_r+0x8e>
 8006642:	6027      	str	r7, [r4, #0]
 8006644:	e7d9      	b.n	80065fa <_malloc_r+0xae>
 8006646:	605b      	str	r3, [r3, #4]
 8006648:	deff      	udf	#255	; 0xff
 800664a:	46c0      	nop			; (mov r8, r8)
 800664c:	2000063c 	.word	0x2000063c

08006650 <__malloc_lock>:
 8006650:	b510      	push	{r4, lr}
 8006652:	4802      	ldr	r0, [pc, #8]	; (800665c <__malloc_lock+0xc>)
 8006654:	f001 ffc1 	bl	80085da <__retarget_lock_acquire_recursive>
 8006658:	bd10      	pop	{r4, pc}
 800665a:	46c0      	nop			; (mov r8, r8)
 800665c:	20000784 	.word	0x20000784

08006660 <__malloc_unlock>:
 8006660:	b510      	push	{r4, lr}
 8006662:	4802      	ldr	r0, [pc, #8]	; (800666c <__malloc_unlock+0xc>)
 8006664:	f001 ffba 	bl	80085dc <__retarget_lock_release_recursive>
 8006668:	bd10      	pop	{r4, pc}
 800666a:	46c0      	nop			; (mov r8, r8)
 800666c:	20000784 	.word	0x20000784

08006670 <sulp>:
 8006670:	b570      	push	{r4, r5, r6, lr}
 8006672:	0016      	movs	r6, r2
 8006674:	000d      	movs	r5, r1
 8006676:	f003 fdad 	bl	800a1d4 <__ulp>
 800667a:	2e00      	cmp	r6, #0
 800667c:	d00d      	beq.n	800669a <sulp+0x2a>
 800667e:	236b      	movs	r3, #107	; 0x6b
 8006680:	006a      	lsls	r2, r5, #1
 8006682:	0d52      	lsrs	r2, r2, #21
 8006684:	1a9b      	subs	r3, r3, r2
 8006686:	2b00      	cmp	r3, #0
 8006688:	dd07      	ble.n	800669a <sulp+0x2a>
 800668a:	2400      	movs	r4, #0
 800668c:	4a03      	ldr	r2, [pc, #12]	; (800669c <sulp+0x2c>)
 800668e:	051b      	lsls	r3, r3, #20
 8006690:	189d      	adds	r5, r3, r2
 8006692:	002b      	movs	r3, r5
 8006694:	0022      	movs	r2, r4
 8006696:	f7fa ffbb 	bl	8001610 <__aeabi_dmul>
 800669a:	bd70      	pop	{r4, r5, r6, pc}
 800669c:	3ff00000 	.word	0x3ff00000

080066a0 <_strtod_l>:
 80066a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066a2:	b0a1      	sub	sp, #132	; 0x84
 80066a4:	9219      	str	r2, [sp, #100]	; 0x64
 80066a6:	2200      	movs	r2, #0
 80066a8:	2600      	movs	r6, #0
 80066aa:	2700      	movs	r7, #0
 80066ac:	9004      	str	r0, [sp, #16]
 80066ae:	9107      	str	r1, [sp, #28]
 80066b0:	921c      	str	r2, [sp, #112]	; 0x70
 80066b2:	911b      	str	r1, [sp, #108]	; 0x6c
 80066b4:	780a      	ldrb	r2, [r1, #0]
 80066b6:	2a2b      	cmp	r2, #43	; 0x2b
 80066b8:	d055      	beq.n	8006766 <_strtod_l+0xc6>
 80066ba:	d841      	bhi.n	8006740 <_strtod_l+0xa0>
 80066bc:	2a0d      	cmp	r2, #13
 80066be:	d83b      	bhi.n	8006738 <_strtod_l+0x98>
 80066c0:	2a08      	cmp	r2, #8
 80066c2:	d83b      	bhi.n	800673c <_strtod_l+0x9c>
 80066c4:	2a00      	cmp	r2, #0
 80066c6:	d044      	beq.n	8006752 <_strtod_l+0xb2>
 80066c8:	2200      	movs	r2, #0
 80066ca:	920f      	str	r2, [sp, #60]	; 0x3c
 80066cc:	2100      	movs	r1, #0
 80066ce:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80066d0:	9109      	str	r1, [sp, #36]	; 0x24
 80066d2:	782a      	ldrb	r2, [r5, #0]
 80066d4:	2a30      	cmp	r2, #48	; 0x30
 80066d6:	d000      	beq.n	80066da <_strtod_l+0x3a>
 80066d8:	e085      	b.n	80067e6 <_strtod_l+0x146>
 80066da:	786a      	ldrb	r2, [r5, #1]
 80066dc:	3120      	adds	r1, #32
 80066de:	438a      	bics	r2, r1
 80066e0:	2a58      	cmp	r2, #88	; 0x58
 80066e2:	d000      	beq.n	80066e6 <_strtod_l+0x46>
 80066e4:	e075      	b.n	80067d2 <_strtod_l+0x132>
 80066e6:	9302      	str	r3, [sp, #8]
 80066e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80066ea:	4a97      	ldr	r2, [pc, #604]	; (8006948 <_strtod_l+0x2a8>)
 80066ec:	9301      	str	r3, [sp, #4]
 80066ee:	ab1c      	add	r3, sp, #112	; 0x70
 80066f0:	9300      	str	r3, [sp, #0]
 80066f2:	9804      	ldr	r0, [sp, #16]
 80066f4:	ab1d      	add	r3, sp, #116	; 0x74
 80066f6:	a91b      	add	r1, sp, #108	; 0x6c
 80066f8:	f002 fee2 	bl	80094c0 <__gethex>
 80066fc:	230f      	movs	r3, #15
 80066fe:	0002      	movs	r2, r0
 8006700:	401a      	ands	r2, r3
 8006702:	0004      	movs	r4, r0
 8006704:	9205      	str	r2, [sp, #20]
 8006706:	4218      	tst	r0, r3
 8006708:	d005      	beq.n	8006716 <_strtod_l+0x76>
 800670a:	2a06      	cmp	r2, #6
 800670c:	d12d      	bne.n	800676a <_strtod_l+0xca>
 800670e:	1c6b      	adds	r3, r5, #1
 8006710:	931b      	str	r3, [sp, #108]	; 0x6c
 8006712:	2300      	movs	r3, #0
 8006714:	930f      	str	r3, [sp, #60]	; 0x3c
 8006716:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006718:	2b00      	cmp	r3, #0
 800671a:	d002      	beq.n	8006722 <_strtod_l+0x82>
 800671c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800671e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006720:	6013      	str	r3, [r2, #0]
 8006722:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006724:	2b00      	cmp	r3, #0
 8006726:	d01b      	beq.n	8006760 <_strtod_l+0xc0>
 8006728:	2380      	movs	r3, #128	; 0x80
 800672a:	0032      	movs	r2, r6
 800672c:	061b      	lsls	r3, r3, #24
 800672e:	18fb      	adds	r3, r7, r3
 8006730:	0010      	movs	r0, r2
 8006732:	0019      	movs	r1, r3
 8006734:	b021      	add	sp, #132	; 0x84
 8006736:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006738:	2a20      	cmp	r2, #32
 800673a:	d1c5      	bne.n	80066c8 <_strtod_l+0x28>
 800673c:	3101      	adds	r1, #1
 800673e:	e7b8      	b.n	80066b2 <_strtod_l+0x12>
 8006740:	2a2d      	cmp	r2, #45	; 0x2d
 8006742:	d1c1      	bne.n	80066c8 <_strtod_l+0x28>
 8006744:	3a2c      	subs	r2, #44	; 0x2c
 8006746:	920f      	str	r2, [sp, #60]	; 0x3c
 8006748:	1c4a      	adds	r2, r1, #1
 800674a:	921b      	str	r2, [sp, #108]	; 0x6c
 800674c:	784a      	ldrb	r2, [r1, #1]
 800674e:	2a00      	cmp	r2, #0
 8006750:	d1bc      	bne.n	80066cc <_strtod_l+0x2c>
 8006752:	9b07      	ldr	r3, [sp, #28]
 8006754:	931b      	str	r3, [sp, #108]	; 0x6c
 8006756:	2300      	movs	r3, #0
 8006758:	930f      	str	r3, [sp, #60]	; 0x3c
 800675a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800675c:	2b00      	cmp	r3, #0
 800675e:	d1dd      	bne.n	800671c <_strtod_l+0x7c>
 8006760:	0032      	movs	r2, r6
 8006762:	003b      	movs	r3, r7
 8006764:	e7e4      	b.n	8006730 <_strtod_l+0x90>
 8006766:	2200      	movs	r2, #0
 8006768:	e7ed      	b.n	8006746 <_strtod_l+0xa6>
 800676a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800676c:	2a00      	cmp	r2, #0
 800676e:	d007      	beq.n	8006780 <_strtod_l+0xe0>
 8006770:	2135      	movs	r1, #53	; 0x35
 8006772:	a81e      	add	r0, sp, #120	; 0x78
 8006774:	f003 fe1f 	bl	800a3b6 <__copybits>
 8006778:	991c      	ldr	r1, [sp, #112]	; 0x70
 800677a:	9804      	ldr	r0, [sp, #16]
 800677c:	f003 f9e8 	bl	8009b50 <_Bfree>
 8006780:	9805      	ldr	r0, [sp, #20]
 8006782:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006784:	3801      	subs	r0, #1
 8006786:	2804      	cmp	r0, #4
 8006788:	d806      	bhi.n	8006798 <_strtod_l+0xf8>
 800678a:	f7f9 fcc3 	bl	8000114 <__gnu_thumb1_case_uqi>
 800678e:	0312      	.short	0x0312
 8006790:	1e1c      	.short	0x1e1c
 8006792:	12          	.byte	0x12
 8006793:	00          	.byte	0x00
 8006794:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8006796:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 8006798:	05e4      	lsls	r4, r4, #23
 800679a:	d502      	bpl.n	80067a2 <_strtod_l+0x102>
 800679c:	2380      	movs	r3, #128	; 0x80
 800679e:	061b      	lsls	r3, r3, #24
 80067a0:	431f      	orrs	r7, r3
 80067a2:	4b6a      	ldr	r3, [pc, #424]	; (800694c <_strtod_l+0x2ac>)
 80067a4:	423b      	tst	r3, r7
 80067a6:	d1b6      	bne.n	8006716 <_strtod_l+0x76>
 80067a8:	f001 feec 	bl	8008584 <__errno>
 80067ac:	2322      	movs	r3, #34	; 0x22
 80067ae:	6003      	str	r3, [r0, #0]
 80067b0:	e7b1      	b.n	8006716 <_strtod_l+0x76>
 80067b2:	4967      	ldr	r1, [pc, #412]	; (8006950 <_strtod_l+0x2b0>)
 80067b4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80067b6:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80067b8:	400a      	ands	r2, r1
 80067ba:	4966      	ldr	r1, [pc, #408]	; (8006954 <_strtod_l+0x2b4>)
 80067bc:	185b      	adds	r3, r3, r1
 80067be:	051b      	lsls	r3, r3, #20
 80067c0:	431a      	orrs	r2, r3
 80067c2:	0017      	movs	r7, r2
 80067c4:	e7e8      	b.n	8006798 <_strtod_l+0xf8>
 80067c6:	4f61      	ldr	r7, [pc, #388]	; (800694c <_strtod_l+0x2ac>)
 80067c8:	e7e6      	b.n	8006798 <_strtod_l+0xf8>
 80067ca:	2601      	movs	r6, #1
 80067cc:	4f62      	ldr	r7, [pc, #392]	; (8006958 <_strtod_l+0x2b8>)
 80067ce:	4276      	negs	r6, r6
 80067d0:	e7e2      	b.n	8006798 <_strtod_l+0xf8>
 80067d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80067d4:	1c5a      	adds	r2, r3, #1
 80067d6:	921b      	str	r2, [sp, #108]	; 0x6c
 80067d8:	785b      	ldrb	r3, [r3, #1]
 80067da:	2b30      	cmp	r3, #48	; 0x30
 80067dc:	d0f9      	beq.n	80067d2 <_strtod_l+0x132>
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d099      	beq.n	8006716 <_strtod_l+0x76>
 80067e2:	2301      	movs	r3, #1
 80067e4:	9309      	str	r3, [sp, #36]	; 0x24
 80067e6:	2500      	movs	r5, #0
 80067e8:	220a      	movs	r2, #10
 80067ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80067ec:	950d      	str	r5, [sp, #52]	; 0x34
 80067ee:	9310      	str	r3, [sp, #64]	; 0x40
 80067f0:	9508      	str	r5, [sp, #32]
 80067f2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80067f4:	7804      	ldrb	r4, [r0, #0]
 80067f6:	0023      	movs	r3, r4
 80067f8:	3b30      	subs	r3, #48	; 0x30
 80067fa:	b2d9      	uxtb	r1, r3
 80067fc:	2909      	cmp	r1, #9
 80067fe:	d927      	bls.n	8006850 <_strtod_l+0x1b0>
 8006800:	2201      	movs	r2, #1
 8006802:	4956      	ldr	r1, [pc, #344]	; (800695c <_strtod_l+0x2bc>)
 8006804:	f001 fe1e 	bl	8008444 <strncmp>
 8006808:	2800      	cmp	r0, #0
 800680a:	d031      	beq.n	8006870 <_strtod_l+0x1d0>
 800680c:	2000      	movs	r0, #0
 800680e:	0023      	movs	r3, r4
 8006810:	4684      	mov	ip, r0
 8006812:	9a08      	ldr	r2, [sp, #32]
 8006814:	900c      	str	r0, [sp, #48]	; 0x30
 8006816:	9205      	str	r2, [sp, #20]
 8006818:	2220      	movs	r2, #32
 800681a:	0019      	movs	r1, r3
 800681c:	4391      	bics	r1, r2
 800681e:	000a      	movs	r2, r1
 8006820:	2100      	movs	r1, #0
 8006822:	9106      	str	r1, [sp, #24]
 8006824:	2a45      	cmp	r2, #69	; 0x45
 8006826:	d000      	beq.n	800682a <_strtod_l+0x18a>
 8006828:	e0c2      	b.n	80069b0 <_strtod_l+0x310>
 800682a:	9b05      	ldr	r3, [sp, #20]
 800682c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800682e:	4303      	orrs	r3, r0
 8006830:	4313      	orrs	r3, r2
 8006832:	428b      	cmp	r3, r1
 8006834:	d08d      	beq.n	8006752 <_strtod_l+0xb2>
 8006836:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006838:	9307      	str	r3, [sp, #28]
 800683a:	3301      	adds	r3, #1
 800683c:	931b      	str	r3, [sp, #108]	; 0x6c
 800683e:	9b07      	ldr	r3, [sp, #28]
 8006840:	785b      	ldrb	r3, [r3, #1]
 8006842:	2b2b      	cmp	r3, #43	; 0x2b
 8006844:	d071      	beq.n	800692a <_strtod_l+0x28a>
 8006846:	000c      	movs	r4, r1
 8006848:	2b2d      	cmp	r3, #45	; 0x2d
 800684a:	d174      	bne.n	8006936 <_strtod_l+0x296>
 800684c:	2401      	movs	r4, #1
 800684e:	e06d      	b.n	800692c <_strtod_l+0x28c>
 8006850:	9908      	ldr	r1, [sp, #32]
 8006852:	2908      	cmp	r1, #8
 8006854:	dc09      	bgt.n	800686a <_strtod_l+0x1ca>
 8006856:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006858:	4351      	muls	r1, r2
 800685a:	185b      	adds	r3, r3, r1
 800685c:	930d      	str	r3, [sp, #52]	; 0x34
 800685e:	9b08      	ldr	r3, [sp, #32]
 8006860:	3001      	adds	r0, #1
 8006862:	3301      	adds	r3, #1
 8006864:	9308      	str	r3, [sp, #32]
 8006866:	901b      	str	r0, [sp, #108]	; 0x6c
 8006868:	e7c3      	b.n	80067f2 <_strtod_l+0x152>
 800686a:	4355      	muls	r5, r2
 800686c:	195d      	adds	r5, r3, r5
 800686e:	e7f6      	b.n	800685e <_strtod_l+0x1be>
 8006870:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006872:	1c5a      	adds	r2, r3, #1
 8006874:	921b      	str	r2, [sp, #108]	; 0x6c
 8006876:	9a08      	ldr	r2, [sp, #32]
 8006878:	785b      	ldrb	r3, [r3, #1]
 800687a:	2a00      	cmp	r2, #0
 800687c:	d03a      	beq.n	80068f4 <_strtod_l+0x254>
 800687e:	900c      	str	r0, [sp, #48]	; 0x30
 8006880:	9205      	str	r2, [sp, #20]
 8006882:	001a      	movs	r2, r3
 8006884:	3a30      	subs	r2, #48	; 0x30
 8006886:	2a09      	cmp	r2, #9
 8006888:	d912      	bls.n	80068b0 <_strtod_l+0x210>
 800688a:	2201      	movs	r2, #1
 800688c:	4694      	mov	ip, r2
 800688e:	e7c3      	b.n	8006818 <_strtod_l+0x178>
 8006890:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006892:	3001      	adds	r0, #1
 8006894:	1c5a      	adds	r2, r3, #1
 8006896:	921b      	str	r2, [sp, #108]	; 0x6c
 8006898:	785b      	ldrb	r3, [r3, #1]
 800689a:	2b30      	cmp	r3, #48	; 0x30
 800689c:	d0f8      	beq.n	8006890 <_strtod_l+0x1f0>
 800689e:	001a      	movs	r2, r3
 80068a0:	3a31      	subs	r2, #49	; 0x31
 80068a2:	2a08      	cmp	r2, #8
 80068a4:	d83c      	bhi.n	8006920 <_strtod_l+0x280>
 80068a6:	900c      	str	r0, [sp, #48]	; 0x30
 80068a8:	2000      	movs	r0, #0
 80068aa:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80068ac:	9005      	str	r0, [sp, #20]
 80068ae:	9210      	str	r2, [sp, #64]	; 0x40
 80068b0:	001a      	movs	r2, r3
 80068b2:	1c41      	adds	r1, r0, #1
 80068b4:	3a30      	subs	r2, #48	; 0x30
 80068b6:	2b30      	cmp	r3, #48	; 0x30
 80068b8:	d016      	beq.n	80068e8 <_strtod_l+0x248>
 80068ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068bc:	185b      	adds	r3, r3, r1
 80068be:	930c      	str	r3, [sp, #48]	; 0x30
 80068c0:	9b05      	ldr	r3, [sp, #20]
 80068c2:	210a      	movs	r1, #10
 80068c4:	469c      	mov	ip, r3
 80068c6:	4484      	add	ip, r0
 80068c8:	4563      	cmp	r3, ip
 80068ca:	d115      	bne.n	80068f8 <_strtod_l+0x258>
 80068cc:	9905      	ldr	r1, [sp, #20]
 80068ce:	9b05      	ldr	r3, [sp, #20]
 80068d0:	3101      	adds	r1, #1
 80068d2:	1809      	adds	r1, r1, r0
 80068d4:	181b      	adds	r3, r3, r0
 80068d6:	9105      	str	r1, [sp, #20]
 80068d8:	2b08      	cmp	r3, #8
 80068da:	dc19      	bgt.n	8006910 <_strtod_l+0x270>
 80068dc:	230a      	movs	r3, #10
 80068de:	990d      	ldr	r1, [sp, #52]	; 0x34
 80068e0:	434b      	muls	r3, r1
 80068e2:	2100      	movs	r1, #0
 80068e4:	18d3      	adds	r3, r2, r3
 80068e6:	930d      	str	r3, [sp, #52]	; 0x34
 80068e8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80068ea:	0008      	movs	r0, r1
 80068ec:	1c5a      	adds	r2, r3, #1
 80068ee:	921b      	str	r2, [sp, #108]	; 0x6c
 80068f0:	785b      	ldrb	r3, [r3, #1]
 80068f2:	e7c6      	b.n	8006882 <_strtod_l+0x1e2>
 80068f4:	9808      	ldr	r0, [sp, #32]
 80068f6:	e7d0      	b.n	800689a <_strtod_l+0x1fa>
 80068f8:	1c5c      	adds	r4, r3, #1
 80068fa:	2b08      	cmp	r3, #8
 80068fc:	dc04      	bgt.n	8006908 <_strtod_l+0x268>
 80068fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006900:	434b      	muls	r3, r1
 8006902:	930d      	str	r3, [sp, #52]	; 0x34
 8006904:	0023      	movs	r3, r4
 8006906:	e7df      	b.n	80068c8 <_strtod_l+0x228>
 8006908:	2c10      	cmp	r4, #16
 800690a:	dcfb      	bgt.n	8006904 <_strtod_l+0x264>
 800690c:	434d      	muls	r5, r1
 800690e:	e7f9      	b.n	8006904 <_strtod_l+0x264>
 8006910:	9b05      	ldr	r3, [sp, #20]
 8006912:	2100      	movs	r1, #0
 8006914:	2b10      	cmp	r3, #16
 8006916:	dce7      	bgt.n	80068e8 <_strtod_l+0x248>
 8006918:	230a      	movs	r3, #10
 800691a:	435d      	muls	r5, r3
 800691c:	1955      	adds	r5, r2, r5
 800691e:	e7e3      	b.n	80068e8 <_strtod_l+0x248>
 8006920:	2200      	movs	r2, #0
 8006922:	920c      	str	r2, [sp, #48]	; 0x30
 8006924:	9205      	str	r2, [sp, #20]
 8006926:	3201      	adds	r2, #1
 8006928:	e7b0      	b.n	800688c <_strtod_l+0x1ec>
 800692a:	2400      	movs	r4, #0
 800692c:	9b07      	ldr	r3, [sp, #28]
 800692e:	3302      	adds	r3, #2
 8006930:	931b      	str	r3, [sp, #108]	; 0x6c
 8006932:	9b07      	ldr	r3, [sp, #28]
 8006934:	789b      	ldrb	r3, [r3, #2]
 8006936:	001a      	movs	r2, r3
 8006938:	3a30      	subs	r2, #48	; 0x30
 800693a:	2a09      	cmp	r2, #9
 800693c:	d914      	bls.n	8006968 <_strtod_l+0x2c8>
 800693e:	9a07      	ldr	r2, [sp, #28]
 8006940:	921b      	str	r2, [sp, #108]	; 0x6c
 8006942:	2200      	movs	r2, #0
 8006944:	e033      	b.n	80069ae <_strtod_l+0x30e>
 8006946:	46c0      	nop			; (mov r8, r8)
 8006948:	0800b9d4 	.word	0x0800b9d4
 800694c:	7ff00000 	.word	0x7ff00000
 8006950:	ffefffff 	.word	0xffefffff
 8006954:	00000433 	.word	0x00000433
 8006958:	7fffffff 	.word	0x7fffffff
 800695c:	0800b9d0 	.word	0x0800b9d0
 8006960:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006962:	1c5a      	adds	r2, r3, #1
 8006964:	921b      	str	r2, [sp, #108]	; 0x6c
 8006966:	785b      	ldrb	r3, [r3, #1]
 8006968:	2b30      	cmp	r3, #48	; 0x30
 800696a:	d0f9      	beq.n	8006960 <_strtod_l+0x2c0>
 800696c:	2200      	movs	r2, #0
 800696e:	9206      	str	r2, [sp, #24]
 8006970:	001a      	movs	r2, r3
 8006972:	3a31      	subs	r2, #49	; 0x31
 8006974:	2a08      	cmp	r2, #8
 8006976:	d81b      	bhi.n	80069b0 <_strtod_l+0x310>
 8006978:	3b30      	subs	r3, #48	; 0x30
 800697a:	930e      	str	r3, [sp, #56]	; 0x38
 800697c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800697e:	9306      	str	r3, [sp, #24]
 8006980:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006982:	1c59      	adds	r1, r3, #1
 8006984:	911b      	str	r1, [sp, #108]	; 0x6c
 8006986:	785b      	ldrb	r3, [r3, #1]
 8006988:	001a      	movs	r2, r3
 800698a:	3a30      	subs	r2, #48	; 0x30
 800698c:	2a09      	cmp	r2, #9
 800698e:	d93a      	bls.n	8006a06 <_strtod_l+0x366>
 8006990:	9a06      	ldr	r2, [sp, #24]
 8006992:	1a8a      	subs	r2, r1, r2
 8006994:	49b2      	ldr	r1, [pc, #712]	; (8006c60 <_strtod_l+0x5c0>)
 8006996:	9106      	str	r1, [sp, #24]
 8006998:	2a08      	cmp	r2, #8
 800699a:	dc04      	bgt.n	80069a6 <_strtod_l+0x306>
 800699c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800699e:	9206      	str	r2, [sp, #24]
 80069a0:	428a      	cmp	r2, r1
 80069a2:	dd00      	ble.n	80069a6 <_strtod_l+0x306>
 80069a4:	9106      	str	r1, [sp, #24]
 80069a6:	2c00      	cmp	r4, #0
 80069a8:	d002      	beq.n	80069b0 <_strtod_l+0x310>
 80069aa:	9a06      	ldr	r2, [sp, #24]
 80069ac:	4252      	negs	r2, r2
 80069ae:	9206      	str	r2, [sp, #24]
 80069b0:	9a05      	ldr	r2, [sp, #20]
 80069b2:	2a00      	cmp	r2, #0
 80069b4:	d14d      	bne.n	8006a52 <_strtod_l+0x3b2>
 80069b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069b8:	4310      	orrs	r0, r2
 80069ba:	d000      	beq.n	80069be <_strtod_l+0x31e>
 80069bc:	e6ab      	b.n	8006716 <_strtod_l+0x76>
 80069be:	4662      	mov	r2, ip
 80069c0:	2a00      	cmp	r2, #0
 80069c2:	d000      	beq.n	80069c6 <_strtod_l+0x326>
 80069c4:	e6c5      	b.n	8006752 <_strtod_l+0xb2>
 80069c6:	2b69      	cmp	r3, #105	; 0x69
 80069c8:	d027      	beq.n	8006a1a <_strtod_l+0x37a>
 80069ca:	dc23      	bgt.n	8006a14 <_strtod_l+0x374>
 80069cc:	2b49      	cmp	r3, #73	; 0x49
 80069ce:	d024      	beq.n	8006a1a <_strtod_l+0x37a>
 80069d0:	2b4e      	cmp	r3, #78	; 0x4e
 80069d2:	d000      	beq.n	80069d6 <_strtod_l+0x336>
 80069d4:	e6bd      	b.n	8006752 <_strtod_l+0xb2>
 80069d6:	49a3      	ldr	r1, [pc, #652]	; (8006c64 <_strtod_l+0x5c4>)
 80069d8:	a81b      	add	r0, sp, #108	; 0x6c
 80069da:	f002 ffa7 	bl	800992c <__match>
 80069de:	2800      	cmp	r0, #0
 80069e0:	d100      	bne.n	80069e4 <_strtod_l+0x344>
 80069e2:	e6b6      	b.n	8006752 <_strtod_l+0xb2>
 80069e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	2b28      	cmp	r3, #40	; 0x28
 80069ea:	d12c      	bne.n	8006a46 <_strtod_l+0x3a6>
 80069ec:	499e      	ldr	r1, [pc, #632]	; (8006c68 <_strtod_l+0x5c8>)
 80069ee:	aa1e      	add	r2, sp, #120	; 0x78
 80069f0:	a81b      	add	r0, sp, #108	; 0x6c
 80069f2:	f002 ffaf 	bl	8009954 <__hexnan>
 80069f6:	2805      	cmp	r0, #5
 80069f8:	d125      	bne.n	8006a46 <_strtod_l+0x3a6>
 80069fa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80069fc:	4a9b      	ldr	r2, [pc, #620]	; (8006c6c <_strtod_l+0x5cc>)
 80069fe:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8006a00:	431a      	orrs	r2, r3
 8006a02:	0017      	movs	r7, r2
 8006a04:	e687      	b.n	8006716 <_strtod_l+0x76>
 8006a06:	220a      	movs	r2, #10
 8006a08:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006a0a:	434a      	muls	r2, r1
 8006a0c:	18d2      	adds	r2, r2, r3
 8006a0e:	3a30      	subs	r2, #48	; 0x30
 8006a10:	920e      	str	r2, [sp, #56]	; 0x38
 8006a12:	e7b5      	b.n	8006980 <_strtod_l+0x2e0>
 8006a14:	2b6e      	cmp	r3, #110	; 0x6e
 8006a16:	d0de      	beq.n	80069d6 <_strtod_l+0x336>
 8006a18:	e69b      	b.n	8006752 <_strtod_l+0xb2>
 8006a1a:	4995      	ldr	r1, [pc, #596]	; (8006c70 <_strtod_l+0x5d0>)
 8006a1c:	a81b      	add	r0, sp, #108	; 0x6c
 8006a1e:	f002 ff85 	bl	800992c <__match>
 8006a22:	2800      	cmp	r0, #0
 8006a24:	d100      	bne.n	8006a28 <_strtod_l+0x388>
 8006a26:	e694      	b.n	8006752 <_strtod_l+0xb2>
 8006a28:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006a2a:	4992      	ldr	r1, [pc, #584]	; (8006c74 <_strtod_l+0x5d4>)
 8006a2c:	3b01      	subs	r3, #1
 8006a2e:	a81b      	add	r0, sp, #108	; 0x6c
 8006a30:	931b      	str	r3, [sp, #108]	; 0x6c
 8006a32:	f002 ff7b 	bl	800992c <__match>
 8006a36:	2800      	cmp	r0, #0
 8006a38:	d102      	bne.n	8006a40 <_strtod_l+0x3a0>
 8006a3a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006a40:	2600      	movs	r6, #0
 8006a42:	4f8a      	ldr	r7, [pc, #552]	; (8006c6c <_strtod_l+0x5cc>)
 8006a44:	e667      	b.n	8006716 <_strtod_l+0x76>
 8006a46:	488c      	ldr	r0, [pc, #560]	; (8006c78 <_strtod_l+0x5d8>)
 8006a48:	f001 fdde 	bl	8008608 <nan>
 8006a4c:	0006      	movs	r6, r0
 8006a4e:	000f      	movs	r7, r1
 8006a50:	e661      	b.n	8006716 <_strtod_l+0x76>
 8006a52:	9b06      	ldr	r3, [sp, #24]
 8006a54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a56:	1a9b      	subs	r3, r3, r2
 8006a58:	9309      	str	r3, [sp, #36]	; 0x24
 8006a5a:	9b08      	ldr	r3, [sp, #32]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d101      	bne.n	8006a64 <_strtod_l+0x3c4>
 8006a60:	9b05      	ldr	r3, [sp, #20]
 8006a62:	9308      	str	r3, [sp, #32]
 8006a64:	9c05      	ldr	r4, [sp, #20]
 8006a66:	2c10      	cmp	r4, #16
 8006a68:	dd00      	ble.n	8006a6c <_strtod_l+0x3cc>
 8006a6a:	2410      	movs	r4, #16
 8006a6c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006a6e:	f7fb fc97 	bl	80023a0 <__aeabi_ui2d>
 8006a72:	9b05      	ldr	r3, [sp, #20]
 8006a74:	0006      	movs	r6, r0
 8006a76:	000f      	movs	r7, r1
 8006a78:	2b09      	cmp	r3, #9
 8006a7a:	dd15      	ble.n	8006aa8 <_strtod_l+0x408>
 8006a7c:	0022      	movs	r2, r4
 8006a7e:	4b7f      	ldr	r3, [pc, #508]	; (8006c7c <_strtod_l+0x5dc>)
 8006a80:	3a09      	subs	r2, #9
 8006a82:	00d2      	lsls	r2, r2, #3
 8006a84:	189b      	adds	r3, r3, r2
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	f7fa fdc1 	bl	8001610 <__aeabi_dmul>
 8006a8e:	0006      	movs	r6, r0
 8006a90:	0028      	movs	r0, r5
 8006a92:	000f      	movs	r7, r1
 8006a94:	f7fb fc84 	bl	80023a0 <__aeabi_ui2d>
 8006a98:	0002      	movs	r2, r0
 8006a9a:	000b      	movs	r3, r1
 8006a9c:	0030      	movs	r0, r6
 8006a9e:	0039      	movs	r1, r7
 8006aa0:	f7f9 fe5c 	bl	800075c <__aeabi_dadd>
 8006aa4:	0006      	movs	r6, r0
 8006aa6:	000f      	movs	r7, r1
 8006aa8:	9b05      	ldr	r3, [sp, #20]
 8006aaa:	2b0f      	cmp	r3, #15
 8006aac:	dc39      	bgt.n	8006b22 <_strtod_l+0x482>
 8006aae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d100      	bne.n	8006ab6 <_strtod_l+0x416>
 8006ab4:	e62f      	b.n	8006716 <_strtod_l+0x76>
 8006ab6:	dd24      	ble.n	8006b02 <_strtod_l+0x462>
 8006ab8:	2b16      	cmp	r3, #22
 8006aba:	dc09      	bgt.n	8006ad0 <_strtod_l+0x430>
 8006abc:	496f      	ldr	r1, [pc, #444]	; (8006c7c <_strtod_l+0x5dc>)
 8006abe:	00db      	lsls	r3, r3, #3
 8006ac0:	18c9      	adds	r1, r1, r3
 8006ac2:	0032      	movs	r2, r6
 8006ac4:	6808      	ldr	r0, [r1, #0]
 8006ac6:	6849      	ldr	r1, [r1, #4]
 8006ac8:	003b      	movs	r3, r7
 8006aca:	f7fa fda1 	bl	8001610 <__aeabi_dmul>
 8006ace:	e7bd      	b.n	8006a4c <_strtod_l+0x3ac>
 8006ad0:	2325      	movs	r3, #37	; 0x25
 8006ad2:	9a05      	ldr	r2, [sp, #20]
 8006ad4:	1a9b      	subs	r3, r3, r2
 8006ad6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	db22      	blt.n	8006b22 <_strtod_l+0x482>
 8006adc:	240f      	movs	r4, #15
 8006ade:	9b05      	ldr	r3, [sp, #20]
 8006ae0:	4d66      	ldr	r5, [pc, #408]	; (8006c7c <_strtod_l+0x5dc>)
 8006ae2:	1ae4      	subs	r4, r4, r3
 8006ae4:	00e1      	lsls	r1, r4, #3
 8006ae6:	1869      	adds	r1, r5, r1
 8006ae8:	0032      	movs	r2, r6
 8006aea:	6808      	ldr	r0, [r1, #0]
 8006aec:	6849      	ldr	r1, [r1, #4]
 8006aee:	003b      	movs	r3, r7
 8006af0:	f7fa fd8e 	bl	8001610 <__aeabi_dmul>
 8006af4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006af6:	1b1c      	subs	r4, r3, r4
 8006af8:	00e4      	lsls	r4, r4, #3
 8006afa:	192d      	adds	r5, r5, r4
 8006afc:	682a      	ldr	r2, [r5, #0]
 8006afe:	686b      	ldr	r3, [r5, #4]
 8006b00:	e7e3      	b.n	8006aca <_strtod_l+0x42a>
 8006b02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b04:	3316      	adds	r3, #22
 8006b06:	db0c      	blt.n	8006b22 <_strtod_l+0x482>
 8006b08:	9906      	ldr	r1, [sp, #24]
 8006b0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b0c:	4b5b      	ldr	r3, [pc, #364]	; (8006c7c <_strtod_l+0x5dc>)
 8006b0e:	1a52      	subs	r2, r2, r1
 8006b10:	00d2      	lsls	r2, r2, #3
 8006b12:	189b      	adds	r3, r3, r2
 8006b14:	0030      	movs	r0, r6
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	0039      	movs	r1, r7
 8006b1c:	f7fa f97e 	bl	8000e1c <__aeabi_ddiv>
 8006b20:	e794      	b.n	8006a4c <_strtod_l+0x3ac>
 8006b22:	9b05      	ldr	r3, [sp, #20]
 8006b24:	1b1c      	subs	r4, r3, r4
 8006b26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b28:	18e4      	adds	r4, r4, r3
 8006b2a:	2c00      	cmp	r4, #0
 8006b2c:	dd72      	ble.n	8006c14 <_strtod_l+0x574>
 8006b2e:	220f      	movs	r2, #15
 8006b30:	0023      	movs	r3, r4
 8006b32:	4013      	ands	r3, r2
 8006b34:	4214      	tst	r4, r2
 8006b36:	d00a      	beq.n	8006b4e <_strtod_l+0x4ae>
 8006b38:	4950      	ldr	r1, [pc, #320]	; (8006c7c <_strtod_l+0x5dc>)
 8006b3a:	00db      	lsls	r3, r3, #3
 8006b3c:	18c9      	adds	r1, r1, r3
 8006b3e:	0032      	movs	r2, r6
 8006b40:	6808      	ldr	r0, [r1, #0]
 8006b42:	6849      	ldr	r1, [r1, #4]
 8006b44:	003b      	movs	r3, r7
 8006b46:	f7fa fd63 	bl	8001610 <__aeabi_dmul>
 8006b4a:	0006      	movs	r6, r0
 8006b4c:	000f      	movs	r7, r1
 8006b4e:	230f      	movs	r3, #15
 8006b50:	439c      	bics	r4, r3
 8006b52:	d04a      	beq.n	8006bea <_strtod_l+0x54a>
 8006b54:	3326      	adds	r3, #38	; 0x26
 8006b56:	33ff      	adds	r3, #255	; 0xff
 8006b58:	429c      	cmp	r4, r3
 8006b5a:	dd22      	ble.n	8006ba2 <_strtod_l+0x502>
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	9305      	str	r3, [sp, #20]
 8006b60:	9306      	str	r3, [sp, #24]
 8006b62:	930d      	str	r3, [sp, #52]	; 0x34
 8006b64:	9308      	str	r3, [sp, #32]
 8006b66:	2322      	movs	r3, #34	; 0x22
 8006b68:	2600      	movs	r6, #0
 8006b6a:	9a04      	ldr	r2, [sp, #16]
 8006b6c:	4f3f      	ldr	r7, [pc, #252]	; (8006c6c <_strtod_l+0x5cc>)
 8006b6e:	6013      	str	r3, [r2, #0]
 8006b70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b72:	42b3      	cmp	r3, r6
 8006b74:	d100      	bne.n	8006b78 <_strtod_l+0x4d8>
 8006b76:	e5ce      	b.n	8006716 <_strtod_l+0x76>
 8006b78:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006b7a:	9804      	ldr	r0, [sp, #16]
 8006b7c:	f002 ffe8 	bl	8009b50 <_Bfree>
 8006b80:	9908      	ldr	r1, [sp, #32]
 8006b82:	9804      	ldr	r0, [sp, #16]
 8006b84:	f002 ffe4 	bl	8009b50 <_Bfree>
 8006b88:	9906      	ldr	r1, [sp, #24]
 8006b8a:	9804      	ldr	r0, [sp, #16]
 8006b8c:	f002 ffe0 	bl	8009b50 <_Bfree>
 8006b90:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006b92:	9804      	ldr	r0, [sp, #16]
 8006b94:	f002 ffdc 	bl	8009b50 <_Bfree>
 8006b98:	9905      	ldr	r1, [sp, #20]
 8006b9a:	9804      	ldr	r0, [sp, #16]
 8006b9c:	f002 ffd8 	bl	8009b50 <_Bfree>
 8006ba0:	e5b9      	b.n	8006716 <_strtod_l+0x76>
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	0030      	movs	r0, r6
 8006ba6:	0039      	movs	r1, r7
 8006ba8:	4d35      	ldr	r5, [pc, #212]	; (8006c80 <_strtod_l+0x5e0>)
 8006baa:	1124      	asrs	r4, r4, #4
 8006bac:	9307      	str	r3, [sp, #28]
 8006bae:	2c01      	cmp	r4, #1
 8006bb0:	dc1e      	bgt.n	8006bf0 <_strtod_l+0x550>
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d001      	beq.n	8006bba <_strtod_l+0x51a>
 8006bb6:	0006      	movs	r6, r0
 8006bb8:	000f      	movs	r7, r1
 8006bba:	4b32      	ldr	r3, [pc, #200]	; (8006c84 <_strtod_l+0x5e4>)
 8006bbc:	9a07      	ldr	r2, [sp, #28]
 8006bbe:	18ff      	adds	r7, r7, r3
 8006bc0:	4b2f      	ldr	r3, [pc, #188]	; (8006c80 <_strtod_l+0x5e0>)
 8006bc2:	00d2      	lsls	r2, r2, #3
 8006bc4:	189d      	adds	r5, r3, r2
 8006bc6:	6828      	ldr	r0, [r5, #0]
 8006bc8:	6869      	ldr	r1, [r5, #4]
 8006bca:	0032      	movs	r2, r6
 8006bcc:	003b      	movs	r3, r7
 8006bce:	f7fa fd1f 	bl	8001610 <__aeabi_dmul>
 8006bd2:	4b26      	ldr	r3, [pc, #152]	; (8006c6c <_strtod_l+0x5cc>)
 8006bd4:	4a2c      	ldr	r2, [pc, #176]	; (8006c88 <_strtod_l+0x5e8>)
 8006bd6:	0006      	movs	r6, r0
 8006bd8:	400b      	ands	r3, r1
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d8be      	bhi.n	8006b5c <_strtod_l+0x4bc>
 8006bde:	4a2b      	ldr	r2, [pc, #172]	; (8006c8c <_strtod_l+0x5ec>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d913      	bls.n	8006c0c <_strtod_l+0x56c>
 8006be4:	2601      	movs	r6, #1
 8006be6:	4f2a      	ldr	r7, [pc, #168]	; (8006c90 <_strtod_l+0x5f0>)
 8006be8:	4276      	negs	r6, r6
 8006bea:	2300      	movs	r3, #0
 8006bec:	9307      	str	r3, [sp, #28]
 8006bee:	e088      	b.n	8006d02 <_strtod_l+0x662>
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	4214      	tst	r4, r2
 8006bf4:	d004      	beq.n	8006c00 <_strtod_l+0x560>
 8006bf6:	682a      	ldr	r2, [r5, #0]
 8006bf8:	686b      	ldr	r3, [r5, #4]
 8006bfa:	f7fa fd09 	bl	8001610 <__aeabi_dmul>
 8006bfe:	2301      	movs	r3, #1
 8006c00:	9a07      	ldr	r2, [sp, #28]
 8006c02:	1064      	asrs	r4, r4, #1
 8006c04:	3201      	adds	r2, #1
 8006c06:	9207      	str	r2, [sp, #28]
 8006c08:	3508      	adds	r5, #8
 8006c0a:	e7d0      	b.n	8006bae <_strtod_l+0x50e>
 8006c0c:	23d4      	movs	r3, #212	; 0xd4
 8006c0e:	049b      	lsls	r3, r3, #18
 8006c10:	18cf      	adds	r7, r1, r3
 8006c12:	e7ea      	b.n	8006bea <_strtod_l+0x54a>
 8006c14:	2c00      	cmp	r4, #0
 8006c16:	d0e8      	beq.n	8006bea <_strtod_l+0x54a>
 8006c18:	4264      	negs	r4, r4
 8006c1a:	230f      	movs	r3, #15
 8006c1c:	0022      	movs	r2, r4
 8006c1e:	401a      	ands	r2, r3
 8006c20:	421c      	tst	r4, r3
 8006c22:	d00a      	beq.n	8006c3a <_strtod_l+0x59a>
 8006c24:	4b15      	ldr	r3, [pc, #84]	; (8006c7c <_strtod_l+0x5dc>)
 8006c26:	00d2      	lsls	r2, r2, #3
 8006c28:	189b      	adds	r3, r3, r2
 8006c2a:	0030      	movs	r0, r6
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	0039      	movs	r1, r7
 8006c32:	f7fa f8f3 	bl	8000e1c <__aeabi_ddiv>
 8006c36:	0006      	movs	r6, r0
 8006c38:	000f      	movs	r7, r1
 8006c3a:	1124      	asrs	r4, r4, #4
 8006c3c:	d0d5      	beq.n	8006bea <_strtod_l+0x54a>
 8006c3e:	2c1f      	cmp	r4, #31
 8006c40:	dd28      	ble.n	8006c94 <_strtod_l+0x5f4>
 8006c42:	2300      	movs	r3, #0
 8006c44:	9305      	str	r3, [sp, #20]
 8006c46:	9306      	str	r3, [sp, #24]
 8006c48:	930d      	str	r3, [sp, #52]	; 0x34
 8006c4a:	9308      	str	r3, [sp, #32]
 8006c4c:	2322      	movs	r3, #34	; 0x22
 8006c4e:	9a04      	ldr	r2, [sp, #16]
 8006c50:	2600      	movs	r6, #0
 8006c52:	6013      	str	r3, [r2, #0]
 8006c54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c56:	2700      	movs	r7, #0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d18d      	bne.n	8006b78 <_strtod_l+0x4d8>
 8006c5c:	e55b      	b.n	8006716 <_strtod_l+0x76>
 8006c5e:	46c0      	nop			; (mov r8, r8)
 8006c60:	00004e1f 	.word	0x00004e1f
 8006c64:	0800bb36 	.word	0x0800bb36
 8006c68:	0800b9e8 	.word	0x0800b9e8
 8006c6c:	7ff00000 	.word	0x7ff00000
 8006c70:	0800bb2e 	.word	0x0800bb2e
 8006c74:	0800bb6b 	.word	0x0800bb6b
 8006c78:	0800be13 	.word	0x0800be13
 8006c7c:	0800bcd8 	.word	0x0800bcd8
 8006c80:	0800bcb0 	.word	0x0800bcb0
 8006c84:	fcb00000 	.word	0xfcb00000
 8006c88:	7ca00000 	.word	0x7ca00000
 8006c8c:	7c900000 	.word	0x7c900000
 8006c90:	7fefffff 	.word	0x7fefffff
 8006c94:	2310      	movs	r3, #16
 8006c96:	0022      	movs	r2, r4
 8006c98:	401a      	ands	r2, r3
 8006c9a:	9207      	str	r2, [sp, #28]
 8006c9c:	421c      	tst	r4, r3
 8006c9e:	d001      	beq.n	8006ca4 <_strtod_l+0x604>
 8006ca0:	335a      	adds	r3, #90	; 0x5a
 8006ca2:	9307      	str	r3, [sp, #28]
 8006ca4:	0030      	movs	r0, r6
 8006ca6:	0039      	movs	r1, r7
 8006ca8:	2300      	movs	r3, #0
 8006caa:	4dc4      	ldr	r5, [pc, #784]	; (8006fbc <_strtod_l+0x91c>)
 8006cac:	2201      	movs	r2, #1
 8006cae:	4214      	tst	r4, r2
 8006cb0:	d004      	beq.n	8006cbc <_strtod_l+0x61c>
 8006cb2:	682a      	ldr	r2, [r5, #0]
 8006cb4:	686b      	ldr	r3, [r5, #4]
 8006cb6:	f7fa fcab 	bl	8001610 <__aeabi_dmul>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	1064      	asrs	r4, r4, #1
 8006cbe:	3508      	adds	r5, #8
 8006cc0:	2c00      	cmp	r4, #0
 8006cc2:	d1f3      	bne.n	8006cac <_strtod_l+0x60c>
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d001      	beq.n	8006ccc <_strtod_l+0x62c>
 8006cc8:	0006      	movs	r6, r0
 8006cca:	000f      	movs	r7, r1
 8006ccc:	9b07      	ldr	r3, [sp, #28]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d00f      	beq.n	8006cf2 <_strtod_l+0x652>
 8006cd2:	236b      	movs	r3, #107	; 0x6b
 8006cd4:	007a      	lsls	r2, r7, #1
 8006cd6:	0d52      	lsrs	r2, r2, #21
 8006cd8:	0039      	movs	r1, r7
 8006cda:	1a9b      	subs	r3, r3, r2
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	dd08      	ble.n	8006cf2 <_strtod_l+0x652>
 8006ce0:	2b1f      	cmp	r3, #31
 8006ce2:	dc00      	bgt.n	8006ce6 <_strtod_l+0x646>
 8006ce4:	e121      	b.n	8006f2a <_strtod_l+0x88a>
 8006ce6:	2600      	movs	r6, #0
 8006ce8:	2b34      	cmp	r3, #52	; 0x34
 8006cea:	dc00      	bgt.n	8006cee <_strtod_l+0x64e>
 8006cec:	e116      	b.n	8006f1c <_strtod_l+0x87c>
 8006cee:	27dc      	movs	r7, #220	; 0xdc
 8006cf0:	04bf      	lsls	r7, r7, #18
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	0030      	movs	r0, r6
 8006cf8:	0039      	movs	r1, r7
 8006cfa:	f7f9 fba5 	bl	8000448 <__aeabi_dcmpeq>
 8006cfe:	2800      	cmp	r0, #0
 8006d00:	d19f      	bne.n	8006c42 <_strtod_l+0x5a2>
 8006d02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d04:	9a08      	ldr	r2, [sp, #32]
 8006d06:	9300      	str	r3, [sp, #0]
 8006d08:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006d0a:	9b05      	ldr	r3, [sp, #20]
 8006d0c:	9804      	ldr	r0, [sp, #16]
 8006d0e:	f002 ff87 	bl	8009c20 <__s2b>
 8006d12:	900d      	str	r0, [sp, #52]	; 0x34
 8006d14:	2800      	cmp	r0, #0
 8006d16:	d100      	bne.n	8006d1a <_strtod_l+0x67a>
 8006d18:	e720      	b.n	8006b5c <_strtod_l+0x4bc>
 8006d1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d1c:	9906      	ldr	r1, [sp, #24]
 8006d1e:	17da      	asrs	r2, r3, #31
 8006d20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d22:	1a5b      	subs	r3, r3, r1
 8006d24:	401a      	ands	r2, r3
 8006d26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d28:	9215      	str	r2, [sp, #84]	; 0x54
 8006d2a:	43db      	mvns	r3, r3
 8006d2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d2e:	17db      	asrs	r3, r3, #31
 8006d30:	401a      	ands	r2, r3
 8006d32:	2300      	movs	r3, #0
 8006d34:	9218      	str	r2, [sp, #96]	; 0x60
 8006d36:	9305      	str	r3, [sp, #20]
 8006d38:	9306      	str	r3, [sp, #24]
 8006d3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d3c:	9804      	ldr	r0, [sp, #16]
 8006d3e:	6859      	ldr	r1, [r3, #4]
 8006d40:	f002 fec2 	bl	8009ac8 <_Balloc>
 8006d44:	9008      	str	r0, [sp, #32]
 8006d46:	2800      	cmp	r0, #0
 8006d48:	d100      	bne.n	8006d4c <_strtod_l+0x6ac>
 8006d4a:	e70c      	b.n	8006b66 <_strtod_l+0x4c6>
 8006d4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d4e:	300c      	adds	r0, #12
 8006d50:	0019      	movs	r1, r3
 8006d52:	691a      	ldr	r2, [r3, #16]
 8006d54:	310c      	adds	r1, #12
 8006d56:	3202      	adds	r2, #2
 8006d58:	0092      	lsls	r2, r2, #2
 8006d5a:	f001 fc4b 	bl	80085f4 <memcpy>
 8006d5e:	ab1e      	add	r3, sp, #120	; 0x78
 8006d60:	9301      	str	r3, [sp, #4]
 8006d62:	ab1d      	add	r3, sp, #116	; 0x74
 8006d64:	9300      	str	r3, [sp, #0]
 8006d66:	0032      	movs	r2, r6
 8006d68:	003b      	movs	r3, r7
 8006d6a:	9804      	ldr	r0, [sp, #16]
 8006d6c:	9610      	str	r6, [sp, #64]	; 0x40
 8006d6e:	9711      	str	r7, [sp, #68]	; 0x44
 8006d70:	f003 fa98 	bl	800a2a4 <__d2b>
 8006d74:	901c      	str	r0, [sp, #112]	; 0x70
 8006d76:	2800      	cmp	r0, #0
 8006d78:	d100      	bne.n	8006d7c <_strtod_l+0x6dc>
 8006d7a:	e6f4      	b.n	8006b66 <_strtod_l+0x4c6>
 8006d7c:	2101      	movs	r1, #1
 8006d7e:	9804      	ldr	r0, [sp, #16]
 8006d80:	f002 ffe2 	bl	8009d48 <__i2b>
 8006d84:	9006      	str	r0, [sp, #24]
 8006d86:	2800      	cmp	r0, #0
 8006d88:	d100      	bne.n	8006d8c <_strtod_l+0x6ec>
 8006d8a:	e6ec      	b.n	8006b66 <_strtod_l+0x4c6>
 8006d8c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d8e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006d90:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006d92:	1ad4      	subs	r4, r2, r3
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	db01      	blt.n	8006d9c <_strtod_l+0x6fc>
 8006d98:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8006d9a:	195d      	adds	r5, r3, r5
 8006d9c:	9907      	ldr	r1, [sp, #28]
 8006d9e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006da0:	1a5b      	subs	r3, r3, r1
 8006da2:	2136      	movs	r1, #54	; 0x36
 8006da4:	189b      	adds	r3, r3, r2
 8006da6:	1a8a      	subs	r2, r1, r2
 8006da8:	4985      	ldr	r1, [pc, #532]	; (8006fc0 <_strtod_l+0x920>)
 8006daa:	2001      	movs	r0, #1
 8006dac:	468c      	mov	ip, r1
 8006dae:	2100      	movs	r1, #0
 8006db0:	3b01      	subs	r3, #1
 8006db2:	9114      	str	r1, [sp, #80]	; 0x50
 8006db4:	9012      	str	r0, [sp, #72]	; 0x48
 8006db6:	4563      	cmp	r3, ip
 8006db8:	da07      	bge.n	8006dca <_strtod_l+0x72a>
 8006dba:	4661      	mov	r1, ip
 8006dbc:	1ac9      	subs	r1, r1, r3
 8006dbe:	1a52      	subs	r2, r2, r1
 8006dc0:	291f      	cmp	r1, #31
 8006dc2:	dd00      	ble.n	8006dc6 <_strtod_l+0x726>
 8006dc4:	e0b6      	b.n	8006f34 <_strtod_l+0x894>
 8006dc6:	4088      	lsls	r0, r1
 8006dc8:	9012      	str	r0, [sp, #72]	; 0x48
 8006dca:	18ab      	adds	r3, r5, r2
 8006dcc:	930c      	str	r3, [sp, #48]	; 0x30
 8006dce:	18a4      	adds	r4, r4, r2
 8006dd0:	9b07      	ldr	r3, [sp, #28]
 8006dd2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006dd4:	191c      	adds	r4, r3, r4
 8006dd6:	002b      	movs	r3, r5
 8006dd8:	4295      	cmp	r5, r2
 8006dda:	dd00      	ble.n	8006dde <_strtod_l+0x73e>
 8006ddc:	0013      	movs	r3, r2
 8006dde:	42a3      	cmp	r3, r4
 8006de0:	dd00      	ble.n	8006de4 <_strtod_l+0x744>
 8006de2:	0023      	movs	r3, r4
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	dd04      	ble.n	8006df2 <_strtod_l+0x752>
 8006de8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006dea:	1ae4      	subs	r4, r4, r3
 8006dec:	1ad2      	subs	r2, r2, r3
 8006dee:	920c      	str	r2, [sp, #48]	; 0x30
 8006df0:	1aed      	subs	r5, r5, r3
 8006df2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	dd17      	ble.n	8006e28 <_strtod_l+0x788>
 8006df8:	001a      	movs	r2, r3
 8006dfa:	9906      	ldr	r1, [sp, #24]
 8006dfc:	9804      	ldr	r0, [sp, #16]
 8006dfe:	f003 f86b 	bl	8009ed8 <__pow5mult>
 8006e02:	9006      	str	r0, [sp, #24]
 8006e04:	2800      	cmp	r0, #0
 8006e06:	d100      	bne.n	8006e0a <_strtod_l+0x76a>
 8006e08:	e6ad      	b.n	8006b66 <_strtod_l+0x4c6>
 8006e0a:	0001      	movs	r1, r0
 8006e0c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006e0e:	9804      	ldr	r0, [sp, #16]
 8006e10:	f002 ffb2 	bl	8009d78 <__multiply>
 8006e14:	900e      	str	r0, [sp, #56]	; 0x38
 8006e16:	2800      	cmp	r0, #0
 8006e18:	d100      	bne.n	8006e1c <_strtod_l+0x77c>
 8006e1a:	e6a4      	b.n	8006b66 <_strtod_l+0x4c6>
 8006e1c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006e1e:	9804      	ldr	r0, [sp, #16]
 8006e20:	f002 fe96 	bl	8009b50 <_Bfree>
 8006e24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e26:	931c      	str	r3, [sp, #112]	; 0x70
 8006e28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	dd00      	ble.n	8006e30 <_strtod_l+0x790>
 8006e2e:	e087      	b.n	8006f40 <_strtod_l+0x8a0>
 8006e30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	dd08      	ble.n	8006e48 <_strtod_l+0x7a8>
 8006e36:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006e38:	9908      	ldr	r1, [sp, #32]
 8006e3a:	9804      	ldr	r0, [sp, #16]
 8006e3c:	f003 f84c 	bl	8009ed8 <__pow5mult>
 8006e40:	9008      	str	r0, [sp, #32]
 8006e42:	2800      	cmp	r0, #0
 8006e44:	d100      	bne.n	8006e48 <_strtod_l+0x7a8>
 8006e46:	e68e      	b.n	8006b66 <_strtod_l+0x4c6>
 8006e48:	2c00      	cmp	r4, #0
 8006e4a:	dd08      	ble.n	8006e5e <_strtod_l+0x7be>
 8006e4c:	0022      	movs	r2, r4
 8006e4e:	9908      	ldr	r1, [sp, #32]
 8006e50:	9804      	ldr	r0, [sp, #16]
 8006e52:	f003 f89d 	bl	8009f90 <__lshift>
 8006e56:	9008      	str	r0, [sp, #32]
 8006e58:	2800      	cmp	r0, #0
 8006e5a:	d100      	bne.n	8006e5e <_strtod_l+0x7be>
 8006e5c:	e683      	b.n	8006b66 <_strtod_l+0x4c6>
 8006e5e:	2d00      	cmp	r5, #0
 8006e60:	dd08      	ble.n	8006e74 <_strtod_l+0x7d4>
 8006e62:	002a      	movs	r2, r5
 8006e64:	9906      	ldr	r1, [sp, #24]
 8006e66:	9804      	ldr	r0, [sp, #16]
 8006e68:	f003 f892 	bl	8009f90 <__lshift>
 8006e6c:	9006      	str	r0, [sp, #24]
 8006e6e:	2800      	cmp	r0, #0
 8006e70:	d100      	bne.n	8006e74 <_strtod_l+0x7d4>
 8006e72:	e678      	b.n	8006b66 <_strtod_l+0x4c6>
 8006e74:	9a08      	ldr	r2, [sp, #32]
 8006e76:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006e78:	9804      	ldr	r0, [sp, #16]
 8006e7a:	f003 f913 	bl	800a0a4 <__mdiff>
 8006e7e:	9005      	str	r0, [sp, #20]
 8006e80:	2800      	cmp	r0, #0
 8006e82:	d100      	bne.n	8006e86 <_strtod_l+0x7e6>
 8006e84:	e66f      	b.n	8006b66 <_strtod_l+0x4c6>
 8006e86:	2200      	movs	r2, #0
 8006e88:	68c3      	ldr	r3, [r0, #12]
 8006e8a:	9906      	ldr	r1, [sp, #24]
 8006e8c:	60c2      	str	r2, [r0, #12]
 8006e8e:	930c      	str	r3, [sp, #48]	; 0x30
 8006e90:	f003 f8ec 	bl	800a06c <__mcmp>
 8006e94:	2800      	cmp	r0, #0
 8006e96:	da5d      	bge.n	8006f54 <_strtod_l+0x8b4>
 8006e98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e9a:	4333      	orrs	r3, r6
 8006e9c:	d000      	beq.n	8006ea0 <_strtod_l+0x800>
 8006e9e:	e088      	b.n	8006fb2 <_strtod_l+0x912>
 8006ea0:	033b      	lsls	r3, r7, #12
 8006ea2:	d000      	beq.n	8006ea6 <_strtod_l+0x806>
 8006ea4:	e085      	b.n	8006fb2 <_strtod_l+0x912>
 8006ea6:	22d6      	movs	r2, #214	; 0xd6
 8006ea8:	4b46      	ldr	r3, [pc, #280]	; (8006fc4 <_strtod_l+0x924>)
 8006eaa:	04d2      	lsls	r2, r2, #19
 8006eac:	403b      	ands	r3, r7
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d97f      	bls.n	8006fb2 <_strtod_l+0x912>
 8006eb2:	9b05      	ldr	r3, [sp, #20]
 8006eb4:	695b      	ldr	r3, [r3, #20]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d103      	bne.n	8006ec2 <_strtod_l+0x822>
 8006eba:	9b05      	ldr	r3, [sp, #20]
 8006ebc:	691b      	ldr	r3, [r3, #16]
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	dd77      	ble.n	8006fb2 <_strtod_l+0x912>
 8006ec2:	9905      	ldr	r1, [sp, #20]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	9804      	ldr	r0, [sp, #16]
 8006ec8:	f003 f862 	bl	8009f90 <__lshift>
 8006ecc:	9906      	ldr	r1, [sp, #24]
 8006ece:	9005      	str	r0, [sp, #20]
 8006ed0:	f003 f8cc 	bl	800a06c <__mcmp>
 8006ed4:	2800      	cmp	r0, #0
 8006ed6:	dd6c      	ble.n	8006fb2 <_strtod_l+0x912>
 8006ed8:	9907      	ldr	r1, [sp, #28]
 8006eda:	003b      	movs	r3, r7
 8006edc:	4a39      	ldr	r2, [pc, #228]	; (8006fc4 <_strtod_l+0x924>)
 8006ede:	2900      	cmp	r1, #0
 8006ee0:	d100      	bne.n	8006ee4 <_strtod_l+0x844>
 8006ee2:	e094      	b.n	800700e <_strtod_l+0x96e>
 8006ee4:	0011      	movs	r1, r2
 8006ee6:	20d6      	movs	r0, #214	; 0xd6
 8006ee8:	4039      	ands	r1, r7
 8006eea:	04c0      	lsls	r0, r0, #19
 8006eec:	4281      	cmp	r1, r0
 8006eee:	dd00      	ble.n	8006ef2 <_strtod_l+0x852>
 8006ef0:	e08d      	b.n	800700e <_strtod_l+0x96e>
 8006ef2:	23dc      	movs	r3, #220	; 0xdc
 8006ef4:	049b      	lsls	r3, r3, #18
 8006ef6:	4299      	cmp	r1, r3
 8006ef8:	dc00      	bgt.n	8006efc <_strtod_l+0x85c>
 8006efa:	e6a7      	b.n	8006c4c <_strtod_l+0x5ac>
 8006efc:	0030      	movs	r0, r6
 8006efe:	0039      	movs	r1, r7
 8006f00:	4b31      	ldr	r3, [pc, #196]	; (8006fc8 <_strtod_l+0x928>)
 8006f02:	2200      	movs	r2, #0
 8006f04:	f7fa fb84 	bl	8001610 <__aeabi_dmul>
 8006f08:	4b2e      	ldr	r3, [pc, #184]	; (8006fc4 <_strtod_l+0x924>)
 8006f0a:	0006      	movs	r6, r0
 8006f0c:	000f      	movs	r7, r1
 8006f0e:	420b      	tst	r3, r1
 8006f10:	d000      	beq.n	8006f14 <_strtod_l+0x874>
 8006f12:	e631      	b.n	8006b78 <_strtod_l+0x4d8>
 8006f14:	2322      	movs	r3, #34	; 0x22
 8006f16:	9a04      	ldr	r2, [sp, #16]
 8006f18:	6013      	str	r3, [r2, #0]
 8006f1a:	e62d      	b.n	8006b78 <_strtod_l+0x4d8>
 8006f1c:	234b      	movs	r3, #75	; 0x4b
 8006f1e:	1a9a      	subs	r2, r3, r2
 8006f20:	3b4c      	subs	r3, #76	; 0x4c
 8006f22:	4093      	lsls	r3, r2
 8006f24:	4019      	ands	r1, r3
 8006f26:	000f      	movs	r7, r1
 8006f28:	e6e3      	b.n	8006cf2 <_strtod_l+0x652>
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	4252      	negs	r2, r2
 8006f2e:	409a      	lsls	r2, r3
 8006f30:	4016      	ands	r6, r2
 8006f32:	e6de      	b.n	8006cf2 <_strtod_l+0x652>
 8006f34:	4925      	ldr	r1, [pc, #148]	; (8006fcc <_strtod_l+0x92c>)
 8006f36:	1acb      	subs	r3, r1, r3
 8006f38:	0001      	movs	r1, r0
 8006f3a:	4099      	lsls	r1, r3
 8006f3c:	9114      	str	r1, [sp, #80]	; 0x50
 8006f3e:	e743      	b.n	8006dc8 <_strtod_l+0x728>
 8006f40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f42:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006f44:	9804      	ldr	r0, [sp, #16]
 8006f46:	f003 f823 	bl	8009f90 <__lshift>
 8006f4a:	901c      	str	r0, [sp, #112]	; 0x70
 8006f4c:	2800      	cmp	r0, #0
 8006f4e:	d000      	beq.n	8006f52 <_strtod_l+0x8b2>
 8006f50:	e76e      	b.n	8006e30 <_strtod_l+0x790>
 8006f52:	e608      	b.n	8006b66 <_strtod_l+0x4c6>
 8006f54:	970e      	str	r7, [sp, #56]	; 0x38
 8006f56:	2800      	cmp	r0, #0
 8006f58:	d177      	bne.n	800704a <_strtod_l+0x9aa>
 8006f5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f5c:	033b      	lsls	r3, r7, #12
 8006f5e:	0b1b      	lsrs	r3, r3, #12
 8006f60:	2a00      	cmp	r2, #0
 8006f62:	d039      	beq.n	8006fd8 <_strtod_l+0x938>
 8006f64:	4a1a      	ldr	r2, [pc, #104]	; (8006fd0 <_strtod_l+0x930>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d139      	bne.n	8006fde <_strtod_l+0x93e>
 8006f6a:	2101      	movs	r1, #1
 8006f6c:	9b07      	ldr	r3, [sp, #28]
 8006f6e:	4249      	negs	r1, r1
 8006f70:	0032      	movs	r2, r6
 8006f72:	0008      	movs	r0, r1
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d00b      	beq.n	8006f90 <_strtod_l+0x8f0>
 8006f78:	24d4      	movs	r4, #212	; 0xd4
 8006f7a:	4b12      	ldr	r3, [pc, #72]	; (8006fc4 <_strtod_l+0x924>)
 8006f7c:	0008      	movs	r0, r1
 8006f7e:	403b      	ands	r3, r7
 8006f80:	04e4      	lsls	r4, r4, #19
 8006f82:	42a3      	cmp	r3, r4
 8006f84:	d804      	bhi.n	8006f90 <_strtod_l+0x8f0>
 8006f86:	306c      	adds	r0, #108	; 0x6c
 8006f88:	0d1b      	lsrs	r3, r3, #20
 8006f8a:	1ac3      	subs	r3, r0, r3
 8006f8c:	4099      	lsls	r1, r3
 8006f8e:	0008      	movs	r0, r1
 8006f90:	4282      	cmp	r2, r0
 8006f92:	d124      	bne.n	8006fde <_strtod_l+0x93e>
 8006f94:	4b0f      	ldr	r3, [pc, #60]	; (8006fd4 <_strtod_l+0x934>)
 8006f96:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006f98:	4299      	cmp	r1, r3
 8006f9a:	d102      	bne.n	8006fa2 <_strtod_l+0x902>
 8006f9c:	3201      	adds	r2, #1
 8006f9e:	d100      	bne.n	8006fa2 <_strtod_l+0x902>
 8006fa0:	e5e1      	b.n	8006b66 <_strtod_l+0x4c6>
 8006fa2:	4b08      	ldr	r3, [pc, #32]	; (8006fc4 <_strtod_l+0x924>)
 8006fa4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006fa6:	2600      	movs	r6, #0
 8006fa8:	401a      	ands	r2, r3
 8006faa:	0013      	movs	r3, r2
 8006fac:	2280      	movs	r2, #128	; 0x80
 8006fae:	0352      	lsls	r2, r2, #13
 8006fb0:	189f      	adds	r7, r3, r2
 8006fb2:	9b07      	ldr	r3, [sp, #28]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d1a1      	bne.n	8006efc <_strtod_l+0x85c>
 8006fb8:	e5de      	b.n	8006b78 <_strtod_l+0x4d8>
 8006fba:	46c0      	nop			; (mov r8, r8)
 8006fbc:	0800ba00 	.word	0x0800ba00
 8006fc0:	fffffc02 	.word	0xfffffc02
 8006fc4:	7ff00000 	.word	0x7ff00000
 8006fc8:	39500000 	.word	0x39500000
 8006fcc:	fffffbe2 	.word	0xfffffbe2
 8006fd0:	000fffff 	.word	0x000fffff
 8006fd4:	7fefffff 	.word	0x7fefffff
 8006fd8:	4333      	orrs	r3, r6
 8006fda:	d100      	bne.n	8006fde <_strtod_l+0x93e>
 8006fdc:	e77c      	b.n	8006ed8 <_strtod_l+0x838>
 8006fde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d01d      	beq.n	8007020 <_strtod_l+0x980>
 8006fe4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006fe6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006fe8:	4213      	tst	r3, r2
 8006fea:	d0e2      	beq.n	8006fb2 <_strtod_l+0x912>
 8006fec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fee:	0030      	movs	r0, r6
 8006ff0:	0039      	movs	r1, r7
 8006ff2:	9a07      	ldr	r2, [sp, #28]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d017      	beq.n	8007028 <_strtod_l+0x988>
 8006ff8:	f7ff fb3a 	bl	8006670 <sulp>
 8006ffc:	0002      	movs	r2, r0
 8006ffe:	000b      	movs	r3, r1
 8007000:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007002:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007004:	f7f9 fbaa 	bl	800075c <__aeabi_dadd>
 8007008:	0006      	movs	r6, r0
 800700a:	000f      	movs	r7, r1
 800700c:	e7d1      	b.n	8006fb2 <_strtod_l+0x912>
 800700e:	2601      	movs	r6, #1
 8007010:	4013      	ands	r3, r2
 8007012:	4a98      	ldr	r2, [pc, #608]	; (8007274 <_strtod_l+0xbd4>)
 8007014:	4276      	negs	r6, r6
 8007016:	189b      	adds	r3, r3, r2
 8007018:	4a97      	ldr	r2, [pc, #604]	; (8007278 <_strtod_l+0xbd8>)
 800701a:	431a      	orrs	r2, r3
 800701c:	0017      	movs	r7, r2
 800701e:	e7c8      	b.n	8006fb2 <_strtod_l+0x912>
 8007020:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007022:	4233      	tst	r3, r6
 8007024:	d0c5      	beq.n	8006fb2 <_strtod_l+0x912>
 8007026:	e7e1      	b.n	8006fec <_strtod_l+0x94c>
 8007028:	f7ff fb22 	bl	8006670 <sulp>
 800702c:	0002      	movs	r2, r0
 800702e:	000b      	movs	r3, r1
 8007030:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007032:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007034:	f7fa fdae 	bl	8001b94 <__aeabi_dsub>
 8007038:	2200      	movs	r2, #0
 800703a:	2300      	movs	r3, #0
 800703c:	0006      	movs	r6, r0
 800703e:	000f      	movs	r7, r1
 8007040:	f7f9 fa02 	bl	8000448 <__aeabi_dcmpeq>
 8007044:	2800      	cmp	r0, #0
 8007046:	d0b4      	beq.n	8006fb2 <_strtod_l+0x912>
 8007048:	e600      	b.n	8006c4c <_strtod_l+0x5ac>
 800704a:	9906      	ldr	r1, [sp, #24]
 800704c:	9805      	ldr	r0, [sp, #20]
 800704e:	f003 f989 	bl	800a364 <__ratio>
 8007052:	2380      	movs	r3, #128	; 0x80
 8007054:	2200      	movs	r2, #0
 8007056:	05db      	lsls	r3, r3, #23
 8007058:	0004      	movs	r4, r0
 800705a:	000d      	movs	r5, r1
 800705c:	f7f9 fa04 	bl	8000468 <__aeabi_dcmple>
 8007060:	2800      	cmp	r0, #0
 8007062:	d06d      	beq.n	8007140 <_strtod_l+0xaa0>
 8007064:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007066:	2b00      	cmp	r3, #0
 8007068:	d000      	beq.n	800706c <_strtod_l+0x9cc>
 800706a:	e07e      	b.n	800716a <_strtod_l+0xaca>
 800706c:	2e00      	cmp	r6, #0
 800706e:	d158      	bne.n	8007122 <_strtod_l+0xa82>
 8007070:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007072:	031b      	lsls	r3, r3, #12
 8007074:	d000      	beq.n	8007078 <_strtod_l+0x9d8>
 8007076:	e07f      	b.n	8007178 <_strtod_l+0xad8>
 8007078:	2200      	movs	r2, #0
 800707a:	0020      	movs	r0, r4
 800707c:	0029      	movs	r1, r5
 800707e:	4b7f      	ldr	r3, [pc, #508]	; (800727c <_strtod_l+0xbdc>)
 8007080:	f7f9 f9e8 	bl	8000454 <__aeabi_dcmplt>
 8007084:	2800      	cmp	r0, #0
 8007086:	d158      	bne.n	800713a <_strtod_l+0xa9a>
 8007088:	0020      	movs	r0, r4
 800708a:	0029      	movs	r1, r5
 800708c:	2200      	movs	r2, #0
 800708e:	4b7c      	ldr	r3, [pc, #496]	; (8007280 <_strtod_l+0xbe0>)
 8007090:	f7fa fabe 	bl	8001610 <__aeabi_dmul>
 8007094:	0004      	movs	r4, r0
 8007096:	000d      	movs	r5, r1
 8007098:	2380      	movs	r3, #128	; 0x80
 800709a:	061b      	lsls	r3, r3, #24
 800709c:	940a      	str	r4, [sp, #40]	; 0x28
 800709e:	18eb      	adds	r3, r5, r3
 80070a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80070a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070a6:	9212      	str	r2, [sp, #72]	; 0x48
 80070a8:	9313      	str	r3, [sp, #76]	; 0x4c
 80070aa:	4a76      	ldr	r2, [pc, #472]	; (8007284 <_strtod_l+0xbe4>)
 80070ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070ae:	4013      	ands	r3, r2
 80070b0:	9314      	str	r3, [sp, #80]	; 0x50
 80070b2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80070b4:	4b74      	ldr	r3, [pc, #464]	; (8007288 <_strtod_l+0xbe8>)
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d000      	beq.n	80070bc <_strtod_l+0xa1c>
 80070ba:	e091      	b.n	80071e0 <_strtod_l+0xb40>
 80070bc:	4a73      	ldr	r2, [pc, #460]	; (800728c <_strtod_l+0xbec>)
 80070be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070c0:	4694      	mov	ip, r2
 80070c2:	4463      	add	r3, ip
 80070c4:	001f      	movs	r7, r3
 80070c6:	0030      	movs	r0, r6
 80070c8:	0019      	movs	r1, r3
 80070ca:	f003 f883 	bl	800a1d4 <__ulp>
 80070ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070d2:	f7fa fa9d 	bl	8001610 <__aeabi_dmul>
 80070d6:	0032      	movs	r2, r6
 80070d8:	003b      	movs	r3, r7
 80070da:	f7f9 fb3f 	bl	800075c <__aeabi_dadd>
 80070de:	4a69      	ldr	r2, [pc, #420]	; (8007284 <_strtod_l+0xbe4>)
 80070e0:	4b6b      	ldr	r3, [pc, #428]	; (8007290 <_strtod_l+0xbf0>)
 80070e2:	0006      	movs	r6, r0
 80070e4:	400a      	ands	r2, r1
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d949      	bls.n	800717e <_strtod_l+0xade>
 80070ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80070ec:	4b69      	ldr	r3, [pc, #420]	; (8007294 <_strtod_l+0xbf4>)
 80070ee:	429a      	cmp	r2, r3
 80070f0:	d103      	bne.n	80070fa <_strtod_l+0xa5a>
 80070f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80070f4:	3301      	adds	r3, #1
 80070f6:	d100      	bne.n	80070fa <_strtod_l+0xa5a>
 80070f8:	e535      	b.n	8006b66 <_strtod_l+0x4c6>
 80070fa:	2601      	movs	r6, #1
 80070fc:	4f65      	ldr	r7, [pc, #404]	; (8007294 <_strtod_l+0xbf4>)
 80070fe:	4276      	negs	r6, r6
 8007100:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007102:	9804      	ldr	r0, [sp, #16]
 8007104:	f002 fd24 	bl	8009b50 <_Bfree>
 8007108:	9908      	ldr	r1, [sp, #32]
 800710a:	9804      	ldr	r0, [sp, #16]
 800710c:	f002 fd20 	bl	8009b50 <_Bfree>
 8007110:	9906      	ldr	r1, [sp, #24]
 8007112:	9804      	ldr	r0, [sp, #16]
 8007114:	f002 fd1c 	bl	8009b50 <_Bfree>
 8007118:	9905      	ldr	r1, [sp, #20]
 800711a:	9804      	ldr	r0, [sp, #16]
 800711c:	f002 fd18 	bl	8009b50 <_Bfree>
 8007120:	e60b      	b.n	8006d3a <_strtod_l+0x69a>
 8007122:	2e01      	cmp	r6, #1
 8007124:	d103      	bne.n	800712e <_strtod_l+0xa8e>
 8007126:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007128:	2b00      	cmp	r3, #0
 800712a:	d100      	bne.n	800712e <_strtod_l+0xa8e>
 800712c:	e58e      	b.n	8006c4c <_strtod_l+0x5ac>
 800712e:	2300      	movs	r3, #0
 8007130:	4c59      	ldr	r4, [pc, #356]	; (8007298 <_strtod_l+0xbf8>)
 8007132:	930a      	str	r3, [sp, #40]	; 0x28
 8007134:	940b      	str	r4, [sp, #44]	; 0x2c
 8007136:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8007138:	e01c      	b.n	8007174 <_strtod_l+0xad4>
 800713a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800713c:	4d50      	ldr	r5, [pc, #320]	; (8007280 <_strtod_l+0xbe0>)
 800713e:	e7ab      	b.n	8007098 <_strtod_l+0x9f8>
 8007140:	2200      	movs	r2, #0
 8007142:	0020      	movs	r0, r4
 8007144:	0029      	movs	r1, r5
 8007146:	4b4e      	ldr	r3, [pc, #312]	; (8007280 <_strtod_l+0xbe0>)
 8007148:	f7fa fa62 	bl	8001610 <__aeabi_dmul>
 800714c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800714e:	0004      	movs	r4, r0
 8007150:	000b      	movs	r3, r1
 8007152:	000d      	movs	r5, r1
 8007154:	2a00      	cmp	r2, #0
 8007156:	d104      	bne.n	8007162 <_strtod_l+0xac2>
 8007158:	2280      	movs	r2, #128	; 0x80
 800715a:	0612      	lsls	r2, r2, #24
 800715c:	900a      	str	r0, [sp, #40]	; 0x28
 800715e:	188b      	adds	r3, r1, r2
 8007160:	e79e      	b.n	80070a0 <_strtod_l+0xa00>
 8007162:	0002      	movs	r2, r0
 8007164:	920a      	str	r2, [sp, #40]	; 0x28
 8007166:	930b      	str	r3, [sp, #44]	; 0x2c
 8007168:	e79b      	b.n	80070a2 <_strtod_l+0xa02>
 800716a:	2300      	movs	r3, #0
 800716c:	4c43      	ldr	r4, [pc, #268]	; (800727c <_strtod_l+0xbdc>)
 800716e:	930a      	str	r3, [sp, #40]	; 0x28
 8007170:	940b      	str	r4, [sp, #44]	; 0x2c
 8007172:	2400      	movs	r4, #0
 8007174:	4d41      	ldr	r5, [pc, #260]	; (800727c <_strtod_l+0xbdc>)
 8007176:	e794      	b.n	80070a2 <_strtod_l+0xa02>
 8007178:	2300      	movs	r3, #0
 800717a:	4c47      	ldr	r4, [pc, #284]	; (8007298 <_strtod_l+0xbf8>)
 800717c:	e7f7      	b.n	800716e <_strtod_l+0xace>
 800717e:	23d4      	movs	r3, #212	; 0xd4
 8007180:	049b      	lsls	r3, r3, #18
 8007182:	18cf      	adds	r7, r1, r3
 8007184:	9b07      	ldr	r3, [sp, #28]
 8007186:	970e      	str	r7, [sp, #56]	; 0x38
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1b9      	bne.n	8007100 <_strtod_l+0xa60>
 800718c:	4b3d      	ldr	r3, [pc, #244]	; (8007284 <_strtod_l+0xbe4>)
 800718e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007190:	403b      	ands	r3, r7
 8007192:	429a      	cmp	r2, r3
 8007194:	d1b4      	bne.n	8007100 <_strtod_l+0xa60>
 8007196:	0020      	movs	r0, r4
 8007198:	0029      	movs	r1, r5
 800719a:	f7f9 f9c1 	bl	8000520 <__aeabi_d2lz>
 800719e:	f7f9 f9fb 	bl	8000598 <__aeabi_l2d>
 80071a2:	0002      	movs	r2, r0
 80071a4:	000b      	movs	r3, r1
 80071a6:	0020      	movs	r0, r4
 80071a8:	0029      	movs	r1, r5
 80071aa:	f7fa fcf3 	bl	8001b94 <__aeabi_dsub>
 80071ae:	033b      	lsls	r3, r7, #12
 80071b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80071b2:	0b1b      	lsrs	r3, r3, #12
 80071b4:	4333      	orrs	r3, r6
 80071b6:	4313      	orrs	r3, r2
 80071b8:	0004      	movs	r4, r0
 80071ba:	000d      	movs	r5, r1
 80071bc:	4a37      	ldr	r2, [pc, #220]	; (800729c <_strtod_l+0xbfc>)
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d054      	beq.n	800726c <_strtod_l+0xbcc>
 80071c2:	4b37      	ldr	r3, [pc, #220]	; (80072a0 <_strtod_l+0xc00>)
 80071c4:	f7f9 f946 	bl	8000454 <__aeabi_dcmplt>
 80071c8:	2800      	cmp	r0, #0
 80071ca:	d000      	beq.n	80071ce <_strtod_l+0xb2e>
 80071cc:	e4d4      	b.n	8006b78 <_strtod_l+0x4d8>
 80071ce:	0020      	movs	r0, r4
 80071d0:	0029      	movs	r1, r5
 80071d2:	4a34      	ldr	r2, [pc, #208]	; (80072a4 <_strtod_l+0xc04>)
 80071d4:	4b2a      	ldr	r3, [pc, #168]	; (8007280 <_strtod_l+0xbe0>)
 80071d6:	f7f9 f951 	bl	800047c <__aeabi_dcmpgt>
 80071da:	2800      	cmp	r0, #0
 80071dc:	d090      	beq.n	8007100 <_strtod_l+0xa60>
 80071de:	e4cb      	b.n	8006b78 <_strtod_l+0x4d8>
 80071e0:	9b07      	ldr	r3, [sp, #28]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d02b      	beq.n	800723e <_strtod_l+0xb9e>
 80071e6:	23d4      	movs	r3, #212	; 0xd4
 80071e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80071ea:	04db      	lsls	r3, r3, #19
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d826      	bhi.n	800723e <_strtod_l+0xb9e>
 80071f0:	0020      	movs	r0, r4
 80071f2:	0029      	movs	r1, r5
 80071f4:	4a2c      	ldr	r2, [pc, #176]	; (80072a8 <_strtod_l+0xc08>)
 80071f6:	4b2d      	ldr	r3, [pc, #180]	; (80072ac <_strtod_l+0xc0c>)
 80071f8:	f7f9 f936 	bl	8000468 <__aeabi_dcmple>
 80071fc:	2800      	cmp	r0, #0
 80071fe:	d017      	beq.n	8007230 <_strtod_l+0xb90>
 8007200:	0020      	movs	r0, r4
 8007202:	0029      	movs	r1, r5
 8007204:	f7f9 f96e 	bl	80004e4 <__aeabi_d2uiz>
 8007208:	2800      	cmp	r0, #0
 800720a:	d100      	bne.n	800720e <_strtod_l+0xb6e>
 800720c:	3001      	adds	r0, #1
 800720e:	f7fb f8c7 	bl	80023a0 <__aeabi_ui2d>
 8007212:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007214:	0004      	movs	r4, r0
 8007216:	000b      	movs	r3, r1
 8007218:	000d      	movs	r5, r1
 800721a:	2a00      	cmp	r2, #0
 800721c:	d122      	bne.n	8007264 <_strtod_l+0xbc4>
 800721e:	2280      	movs	r2, #128	; 0x80
 8007220:	0612      	lsls	r2, r2, #24
 8007222:	188b      	adds	r3, r1, r2
 8007224:	9016      	str	r0, [sp, #88]	; 0x58
 8007226:	9317      	str	r3, [sp, #92]	; 0x5c
 8007228:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800722a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800722c:	9212      	str	r2, [sp, #72]	; 0x48
 800722e:	9313      	str	r3, [sp, #76]	; 0x4c
 8007230:	22d6      	movs	r2, #214	; 0xd6
 8007232:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007234:	04d2      	lsls	r2, r2, #19
 8007236:	189b      	adds	r3, r3, r2
 8007238:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800723a:	1a9b      	subs	r3, r3, r2
 800723c:	9313      	str	r3, [sp, #76]	; 0x4c
 800723e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007240:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007242:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8007244:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8007246:	f002 ffc5 	bl	800a1d4 <__ulp>
 800724a:	0002      	movs	r2, r0
 800724c:	000b      	movs	r3, r1
 800724e:	0030      	movs	r0, r6
 8007250:	0039      	movs	r1, r7
 8007252:	f7fa f9dd 	bl	8001610 <__aeabi_dmul>
 8007256:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007258:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800725a:	f7f9 fa7f 	bl	800075c <__aeabi_dadd>
 800725e:	0006      	movs	r6, r0
 8007260:	000f      	movs	r7, r1
 8007262:	e78f      	b.n	8007184 <_strtod_l+0xae4>
 8007264:	0002      	movs	r2, r0
 8007266:	9216      	str	r2, [sp, #88]	; 0x58
 8007268:	9317      	str	r3, [sp, #92]	; 0x5c
 800726a:	e7dd      	b.n	8007228 <_strtod_l+0xb88>
 800726c:	4b10      	ldr	r3, [pc, #64]	; (80072b0 <_strtod_l+0xc10>)
 800726e:	f7f9 f8f1 	bl	8000454 <__aeabi_dcmplt>
 8007272:	e7b2      	b.n	80071da <_strtod_l+0xb3a>
 8007274:	fff00000 	.word	0xfff00000
 8007278:	000fffff 	.word	0x000fffff
 800727c:	3ff00000 	.word	0x3ff00000
 8007280:	3fe00000 	.word	0x3fe00000
 8007284:	7ff00000 	.word	0x7ff00000
 8007288:	7fe00000 	.word	0x7fe00000
 800728c:	fcb00000 	.word	0xfcb00000
 8007290:	7c9fffff 	.word	0x7c9fffff
 8007294:	7fefffff 	.word	0x7fefffff
 8007298:	bff00000 	.word	0xbff00000
 800729c:	94a03595 	.word	0x94a03595
 80072a0:	3fdfffff 	.word	0x3fdfffff
 80072a4:	35afe535 	.word	0x35afe535
 80072a8:	ffc00000 	.word	0xffc00000
 80072ac:	41dfffff 	.word	0x41dfffff
 80072b0:	3fcfffff 	.word	0x3fcfffff

080072b4 <_strtod_r>:
 80072b4:	b510      	push	{r4, lr}
 80072b6:	4b02      	ldr	r3, [pc, #8]	; (80072c0 <_strtod_r+0xc>)
 80072b8:	f7ff f9f2 	bl	80066a0 <_strtod_l>
 80072bc:	bd10      	pop	{r4, pc}
 80072be:	46c0      	nop			; (mov r8, r8)
 80072c0:	20000028 	.word	0x20000028

080072c4 <strtod>:
 80072c4:	b510      	push	{r4, lr}
 80072c6:	4c04      	ldr	r4, [pc, #16]	; (80072d8 <strtod+0x14>)
 80072c8:	000a      	movs	r2, r1
 80072ca:	0001      	movs	r1, r0
 80072cc:	4b03      	ldr	r3, [pc, #12]	; (80072dc <strtod+0x18>)
 80072ce:	6820      	ldr	r0, [r4, #0]
 80072d0:	f7ff f9e6 	bl	80066a0 <_strtod_l>
 80072d4:	bd10      	pop	{r4, pc}
 80072d6:	46c0      	nop			; (mov r8, r8)
 80072d8:	200001e0 	.word	0x200001e0
 80072dc:	20000028 	.word	0x20000028

080072e0 <_strtol_l.constprop.0>:
 80072e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072e2:	b087      	sub	sp, #28
 80072e4:	001e      	movs	r6, r3
 80072e6:	9005      	str	r0, [sp, #20]
 80072e8:	9101      	str	r1, [sp, #4]
 80072ea:	9202      	str	r2, [sp, #8]
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d048      	beq.n	8007382 <_strtol_l.constprop.0+0xa2>
 80072f0:	000b      	movs	r3, r1
 80072f2:	2e24      	cmp	r6, #36	; 0x24
 80072f4:	d845      	bhi.n	8007382 <_strtol_l.constprop.0+0xa2>
 80072f6:	4a3b      	ldr	r2, [pc, #236]	; (80073e4 <_strtol_l.constprop.0+0x104>)
 80072f8:	2108      	movs	r1, #8
 80072fa:	4694      	mov	ip, r2
 80072fc:	001a      	movs	r2, r3
 80072fe:	4660      	mov	r0, ip
 8007300:	7814      	ldrb	r4, [r2, #0]
 8007302:	3301      	adds	r3, #1
 8007304:	5d00      	ldrb	r0, [r0, r4]
 8007306:	001d      	movs	r5, r3
 8007308:	0007      	movs	r7, r0
 800730a:	400f      	ands	r7, r1
 800730c:	4208      	tst	r0, r1
 800730e:	d1f5      	bne.n	80072fc <_strtol_l.constprop.0+0x1c>
 8007310:	2c2d      	cmp	r4, #45	; 0x2d
 8007312:	d13d      	bne.n	8007390 <_strtol_l.constprop.0+0xb0>
 8007314:	2701      	movs	r7, #1
 8007316:	781c      	ldrb	r4, [r3, #0]
 8007318:	1c95      	adds	r5, r2, #2
 800731a:	2e00      	cmp	r6, #0
 800731c:	d05e      	beq.n	80073dc <_strtol_l.constprop.0+0xfc>
 800731e:	2e10      	cmp	r6, #16
 8007320:	d109      	bne.n	8007336 <_strtol_l.constprop.0+0x56>
 8007322:	2c30      	cmp	r4, #48	; 0x30
 8007324:	d107      	bne.n	8007336 <_strtol_l.constprop.0+0x56>
 8007326:	2220      	movs	r2, #32
 8007328:	782b      	ldrb	r3, [r5, #0]
 800732a:	4393      	bics	r3, r2
 800732c:	2b58      	cmp	r3, #88	; 0x58
 800732e:	d150      	bne.n	80073d2 <_strtol_l.constprop.0+0xf2>
 8007330:	2610      	movs	r6, #16
 8007332:	786c      	ldrb	r4, [r5, #1]
 8007334:	3502      	adds	r5, #2
 8007336:	4b2c      	ldr	r3, [pc, #176]	; (80073e8 <_strtol_l.constprop.0+0x108>)
 8007338:	0031      	movs	r1, r6
 800733a:	18fb      	adds	r3, r7, r3
 800733c:	0018      	movs	r0, r3
 800733e:	9303      	str	r3, [sp, #12]
 8007340:	f7f8 ff82 	bl	8000248 <__aeabi_uidivmod>
 8007344:	2200      	movs	r2, #0
 8007346:	9104      	str	r1, [sp, #16]
 8007348:	2101      	movs	r1, #1
 800734a:	4684      	mov	ip, r0
 800734c:	0010      	movs	r0, r2
 800734e:	4249      	negs	r1, r1
 8007350:	0023      	movs	r3, r4
 8007352:	3b30      	subs	r3, #48	; 0x30
 8007354:	2b09      	cmp	r3, #9
 8007356:	d903      	bls.n	8007360 <_strtol_l.constprop.0+0x80>
 8007358:	3b11      	subs	r3, #17
 800735a:	2b19      	cmp	r3, #25
 800735c:	d81d      	bhi.n	800739a <_strtol_l.constprop.0+0xba>
 800735e:	330a      	adds	r3, #10
 8007360:	429e      	cmp	r6, r3
 8007362:	dd1e      	ble.n	80073a2 <_strtol_l.constprop.0+0xc2>
 8007364:	1c54      	adds	r4, r2, #1
 8007366:	d009      	beq.n	800737c <_strtol_l.constprop.0+0x9c>
 8007368:	000a      	movs	r2, r1
 800736a:	4584      	cmp	ip, r0
 800736c:	d306      	bcc.n	800737c <_strtol_l.constprop.0+0x9c>
 800736e:	d102      	bne.n	8007376 <_strtol_l.constprop.0+0x96>
 8007370:	9c04      	ldr	r4, [sp, #16]
 8007372:	429c      	cmp	r4, r3
 8007374:	db02      	blt.n	800737c <_strtol_l.constprop.0+0x9c>
 8007376:	2201      	movs	r2, #1
 8007378:	4370      	muls	r0, r6
 800737a:	1818      	adds	r0, r3, r0
 800737c:	782c      	ldrb	r4, [r5, #0]
 800737e:	3501      	adds	r5, #1
 8007380:	e7e6      	b.n	8007350 <_strtol_l.constprop.0+0x70>
 8007382:	f001 f8ff 	bl	8008584 <__errno>
 8007386:	2316      	movs	r3, #22
 8007388:	6003      	str	r3, [r0, #0]
 800738a:	2000      	movs	r0, #0
 800738c:	b007      	add	sp, #28
 800738e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007390:	2c2b      	cmp	r4, #43	; 0x2b
 8007392:	d1c2      	bne.n	800731a <_strtol_l.constprop.0+0x3a>
 8007394:	781c      	ldrb	r4, [r3, #0]
 8007396:	1c95      	adds	r5, r2, #2
 8007398:	e7bf      	b.n	800731a <_strtol_l.constprop.0+0x3a>
 800739a:	0023      	movs	r3, r4
 800739c:	3b61      	subs	r3, #97	; 0x61
 800739e:	2b19      	cmp	r3, #25
 80073a0:	d9dd      	bls.n	800735e <_strtol_l.constprop.0+0x7e>
 80073a2:	1c53      	adds	r3, r2, #1
 80073a4:	d109      	bne.n	80073ba <_strtol_l.constprop.0+0xda>
 80073a6:	2322      	movs	r3, #34	; 0x22
 80073a8:	9a05      	ldr	r2, [sp, #20]
 80073aa:	9803      	ldr	r0, [sp, #12]
 80073ac:	6013      	str	r3, [r2, #0]
 80073ae:	9b02      	ldr	r3, [sp, #8]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d0eb      	beq.n	800738c <_strtol_l.constprop.0+0xac>
 80073b4:	1e6b      	subs	r3, r5, #1
 80073b6:	9301      	str	r3, [sp, #4]
 80073b8:	e007      	b.n	80073ca <_strtol_l.constprop.0+0xea>
 80073ba:	2f00      	cmp	r7, #0
 80073bc:	d000      	beq.n	80073c0 <_strtol_l.constprop.0+0xe0>
 80073be:	4240      	negs	r0, r0
 80073c0:	9b02      	ldr	r3, [sp, #8]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d0e2      	beq.n	800738c <_strtol_l.constprop.0+0xac>
 80073c6:	2a00      	cmp	r2, #0
 80073c8:	d1f4      	bne.n	80073b4 <_strtol_l.constprop.0+0xd4>
 80073ca:	9b02      	ldr	r3, [sp, #8]
 80073cc:	9a01      	ldr	r2, [sp, #4]
 80073ce:	601a      	str	r2, [r3, #0]
 80073d0:	e7dc      	b.n	800738c <_strtol_l.constprop.0+0xac>
 80073d2:	2430      	movs	r4, #48	; 0x30
 80073d4:	2e00      	cmp	r6, #0
 80073d6:	d1ae      	bne.n	8007336 <_strtol_l.constprop.0+0x56>
 80073d8:	3608      	adds	r6, #8
 80073da:	e7ac      	b.n	8007336 <_strtol_l.constprop.0+0x56>
 80073dc:	2c30      	cmp	r4, #48	; 0x30
 80073de:	d0a2      	beq.n	8007326 <_strtol_l.constprop.0+0x46>
 80073e0:	260a      	movs	r6, #10
 80073e2:	e7a8      	b.n	8007336 <_strtol_l.constprop.0+0x56>
 80073e4:	0800ba29 	.word	0x0800ba29
 80073e8:	7fffffff 	.word	0x7fffffff

080073ec <_strtol_r>:
 80073ec:	b510      	push	{r4, lr}
 80073ee:	f7ff ff77 	bl	80072e0 <_strtol_l.constprop.0>
 80073f2:	bd10      	pop	{r4, pc}

080073f4 <strtol>:
 80073f4:	b510      	push	{r4, lr}
 80073f6:	4c04      	ldr	r4, [pc, #16]	; (8007408 <strtol+0x14>)
 80073f8:	0013      	movs	r3, r2
 80073fa:	000a      	movs	r2, r1
 80073fc:	0001      	movs	r1, r0
 80073fe:	6820      	ldr	r0, [r4, #0]
 8007400:	f7ff ff6e 	bl	80072e0 <_strtol_l.constprop.0>
 8007404:	bd10      	pop	{r4, pc}
 8007406:	46c0      	nop			; (mov r8, r8)
 8007408:	200001e0 	.word	0x200001e0

0800740c <__cvt>:
 800740c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800740e:	001e      	movs	r6, r3
 8007410:	2300      	movs	r3, #0
 8007412:	0014      	movs	r4, r2
 8007414:	b08b      	sub	sp, #44	; 0x2c
 8007416:	429e      	cmp	r6, r3
 8007418:	da04      	bge.n	8007424 <__cvt+0x18>
 800741a:	2180      	movs	r1, #128	; 0x80
 800741c:	0609      	lsls	r1, r1, #24
 800741e:	1873      	adds	r3, r6, r1
 8007420:	001e      	movs	r6, r3
 8007422:	232d      	movs	r3, #45	; 0x2d
 8007424:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007426:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007428:	7013      	strb	r3, [r2, #0]
 800742a:	2320      	movs	r3, #32
 800742c:	2203      	movs	r2, #3
 800742e:	439f      	bics	r7, r3
 8007430:	2f46      	cmp	r7, #70	; 0x46
 8007432:	d007      	beq.n	8007444 <__cvt+0x38>
 8007434:	003b      	movs	r3, r7
 8007436:	3b45      	subs	r3, #69	; 0x45
 8007438:	4259      	negs	r1, r3
 800743a:	414b      	adcs	r3, r1
 800743c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800743e:	3a01      	subs	r2, #1
 8007440:	18cb      	adds	r3, r1, r3
 8007442:	9310      	str	r3, [sp, #64]	; 0x40
 8007444:	ab09      	add	r3, sp, #36	; 0x24
 8007446:	9304      	str	r3, [sp, #16]
 8007448:	ab08      	add	r3, sp, #32
 800744a:	9303      	str	r3, [sp, #12]
 800744c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800744e:	9200      	str	r2, [sp, #0]
 8007450:	9302      	str	r3, [sp, #8]
 8007452:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007454:	0022      	movs	r2, r4
 8007456:	9301      	str	r3, [sp, #4]
 8007458:	0033      	movs	r3, r6
 800745a:	f001 f96f 	bl	800873c <_dtoa_r>
 800745e:	0005      	movs	r5, r0
 8007460:	2f47      	cmp	r7, #71	; 0x47
 8007462:	d102      	bne.n	800746a <__cvt+0x5e>
 8007464:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007466:	07db      	lsls	r3, r3, #31
 8007468:	d528      	bpl.n	80074bc <__cvt+0xb0>
 800746a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800746c:	18eb      	adds	r3, r5, r3
 800746e:	9307      	str	r3, [sp, #28]
 8007470:	2f46      	cmp	r7, #70	; 0x46
 8007472:	d114      	bne.n	800749e <__cvt+0x92>
 8007474:	782b      	ldrb	r3, [r5, #0]
 8007476:	2b30      	cmp	r3, #48	; 0x30
 8007478:	d10c      	bne.n	8007494 <__cvt+0x88>
 800747a:	2200      	movs	r2, #0
 800747c:	2300      	movs	r3, #0
 800747e:	0020      	movs	r0, r4
 8007480:	0031      	movs	r1, r6
 8007482:	f7f8 ffe1 	bl	8000448 <__aeabi_dcmpeq>
 8007486:	2800      	cmp	r0, #0
 8007488:	d104      	bne.n	8007494 <__cvt+0x88>
 800748a:	2301      	movs	r3, #1
 800748c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800748e:	1a9b      	subs	r3, r3, r2
 8007490:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007492:	6013      	str	r3, [r2, #0]
 8007494:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007496:	9a07      	ldr	r2, [sp, #28]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	18d3      	adds	r3, r2, r3
 800749c:	9307      	str	r3, [sp, #28]
 800749e:	2200      	movs	r2, #0
 80074a0:	2300      	movs	r3, #0
 80074a2:	0020      	movs	r0, r4
 80074a4:	0031      	movs	r1, r6
 80074a6:	f7f8 ffcf 	bl	8000448 <__aeabi_dcmpeq>
 80074aa:	2800      	cmp	r0, #0
 80074ac:	d001      	beq.n	80074b2 <__cvt+0xa6>
 80074ae:	9b07      	ldr	r3, [sp, #28]
 80074b0:	9309      	str	r3, [sp, #36]	; 0x24
 80074b2:	2230      	movs	r2, #48	; 0x30
 80074b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074b6:	9907      	ldr	r1, [sp, #28]
 80074b8:	428b      	cmp	r3, r1
 80074ba:	d306      	bcc.n	80074ca <__cvt+0xbe>
 80074bc:	0028      	movs	r0, r5
 80074be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80074c2:	1b5b      	subs	r3, r3, r5
 80074c4:	6013      	str	r3, [r2, #0]
 80074c6:	b00b      	add	sp, #44	; 0x2c
 80074c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074ca:	1c59      	adds	r1, r3, #1
 80074cc:	9109      	str	r1, [sp, #36]	; 0x24
 80074ce:	701a      	strb	r2, [r3, #0]
 80074d0:	e7f0      	b.n	80074b4 <__cvt+0xa8>

080074d2 <__exponent>:
 80074d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074d4:	1c83      	adds	r3, r0, #2
 80074d6:	b087      	sub	sp, #28
 80074d8:	9303      	str	r3, [sp, #12]
 80074da:	0005      	movs	r5, r0
 80074dc:	000c      	movs	r4, r1
 80074de:	232b      	movs	r3, #43	; 0x2b
 80074e0:	7002      	strb	r2, [r0, #0]
 80074e2:	2900      	cmp	r1, #0
 80074e4:	da01      	bge.n	80074ea <__exponent+0x18>
 80074e6:	424c      	negs	r4, r1
 80074e8:	3302      	adds	r3, #2
 80074ea:	706b      	strb	r3, [r5, #1]
 80074ec:	2c09      	cmp	r4, #9
 80074ee:	dd2f      	ble.n	8007550 <__exponent+0x7e>
 80074f0:	270a      	movs	r7, #10
 80074f2:	ab04      	add	r3, sp, #16
 80074f4:	1dde      	adds	r6, r3, #7
 80074f6:	0020      	movs	r0, r4
 80074f8:	0039      	movs	r1, r7
 80074fa:	9601      	str	r6, [sp, #4]
 80074fc:	f7f8 ff8e 	bl	800041c <__aeabi_idivmod>
 8007500:	3e01      	subs	r6, #1
 8007502:	3130      	adds	r1, #48	; 0x30
 8007504:	0020      	movs	r0, r4
 8007506:	7031      	strb	r1, [r6, #0]
 8007508:	0039      	movs	r1, r7
 800750a:	9402      	str	r4, [sp, #8]
 800750c:	f7f8 fea0 	bl	8000250 <__divsi3>
 8007510:	9b02      	ldr	r3, [sp, #8]
 8007512:	0004      	movs	r4, r0
 8007514:	2b63      	cmp	r3, #99	; 0x63
 8007516:	dcee      	bgt.n	80074f6 <__exponent+0x24>
 8007518:	9b01      	ldr	r3, [sp, #4]
 800751a:	3430      	adds	r4, #48	; 0x30
 800751c:	1e9a      	subs	r2, r3, #2
 800751e:	0013      	movs	r3, r2
 8007520:	9903      	ldr	r1, [sp, #12]
 8007522:	7014      	strb	r4, [r2, #0]
 8007524:	a804      	add	r0, sp, #16
 8007526:	3007      	adds	r0, #7
 8007528:	4298      	cmp	r0, r3
 800752a:	d80c      	bhi.n	8007546 <__exponent+0x74>
 800752c:	2300      	movs	r3, #0
 800752e:	4282      	cmp	r2, r0
 8007530:	d804      	bhi.n	800753c <__exponent+0x6a>
 8007532:	aa04      	add	r2, sp, #16
 8007534:	3309      	adds	r3, #9
 8007536:	189b      	adds	r3, r3, r2
 8007538:	9a01      	ldr	r2, [sp, #4]
 800753a:	1a9b      	subs	r3, r3, r2
 800753c:	9a03      	ldr	r2, [sp, #12]
 800753e:	18d3      	adds	r3, r2, r3
 8007540:	1b58      	subs	r0, r3, r5
 8007542:	b007      	add	sp, #28
 8007544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007546:	7818      	ldrb	r0, [r3, #0]
 8007548:	3301      	adds	r3, #1
 800754a:	7008      	strb	r0, [r1, #0]
 800754c:	3101      	adds	r1, #1
 800754e:	e7e9      	b.n	8007524 <__exponent+0x52>
 8007550:	2330      	movs	r3, #48	; 0x30
 8007552:	3430      	adds	r4, #48	; 0x30
 8007554:	70ab      	strb	r3, [r5, #2]
 8007556:	70ec      	strb	r4, [r5, #3]
 8007558:	1d2b      	adds	r3, r5, #4
 800755a:	e7f1      	b.n	8007540 <__exponent+0x6e>

0800755c <_printf_float>:
 800755c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800755e:	b095      	sub	sp, #84	; 0x54
 8007560:	000c      	movs	r4, r1
 8007562:	9208      	str	r2, [sp, #32]
 8007564:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8007566:	9309      	str	r3, [sp, #36]	; 0x24
 8007568:	0007      	movs	r7, r0
 800756a:	f000 ffa7 	bl	80084bc <_localeconv_r>
 800756e:	6803      	ldr	r3, [r0, #0]
 8007570:	0018      	movs	r0, r3
 8007572:	930c      	str	r3, [sp, #48]	; 0x30
 8007574:	f7f8 fdc6 	bl	8000104 <strlen>
 8007578:	2300      	movs	r3, #0
 800757a:	9312      	str	r3, [sp, #72]	; 0x48
 800757c:	7e23      	ldrb	r3, [r4, #24]
 800757e:	2207      	movs	r2, #7
 8007580:	930a      	str	r3, [sp, #40]	; 0x28
 8007582:	6823      	ldr	r3, [r4, #0]
 8007584:	900d      	str	r0, [sp, #52]	; 0x34
 8007586:	930b      	str	r3, [sp, #44]	; 0x2c
 8007588:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800758a:	682b      	ldr	r3, [r5, #0]
 800758c:	05c9      	lsls	r1, r1, #23
 800758e:	d547      	bpl.n	8007620 <_printf_float+0xc4>
 8007590:	189b      	adds	r3, r3, r2
 8007592:	4393      	bics	r3, r2
 8007594:	001a      	movs	r2, r3
 8007596:	3208      	adds	r2, #8
 8007598:	602a      	str	r2, [r5, #0]
 800759a:	681e      	ldr	r6, [r3, #0]
 800759c:	685d      	ldr	r5, [r3, #4]
 800759e:	0032      	movs	r2, r6
 80075a0:	002b      	movs	r3, r5
 80075a2:	64a2      	str	r2, [r4, #72]	; 0x48
 80075a4:	64e3      	str	r3, [r4, #76]	; 0x4c
 80075a6:	2201      	movs	r2, #1
 80075a8:	006b      	lsls	r3, r5, #1
 80075aa:	085b      	lsrs	r3, r3, #1
 80075ac:	930e      	str	r3, [sp, #56]	; 0x38
 80075ae:	0030      	movs	r0, r6
 80075b0:	4bab      	ldr	r3, [pc, #684]	; (8007860 <_printf_float+0x304>)
 80075b2:	990e      	ldr	r1, [sp, #56]	; 0x38
 80075b4:	4252      	negs	r2, r2
 80075b6:	f7fa fe6f 	bl	8002298 <__aeabi_dcmpun>
 80075ba:	2800      	cmp	r0, #0
 80075bc:	d132      	bne.n	8007624 <_printf_float+0xc8>
 80075be:	2201      	movs	r2, #1
 80075c0:	0030      	movs	r0, r6
 80075c2:	4ba7      	ldr	r3, [pc, #668]	; (8007860 <_printf_float+0x304>)
 80075c4:	990e      	ldr	r1, [sp, #56]	; 0x38
 80075c6:	4252      	negs	r2, r2
 80075c8:	f7f8 ff4e 	bl	8000468 <__aeabi_dcmple>
 80075cc:	2800      	cmp	r0, #0
 80075ce:	d129      	bne.n	8007624 <_printf_float+0xc8>
 80075d0:	2200      	movs	r2, #0
 80075d2:	2300      	movs	r3, #0
 80075d4:	0030      	movs	r0, r6
 80075d6:	0029      	movs	r1, r5
 80075d8:	f7f8 ff3c 	bl	8000454 <__aeabi_dcmplt>
 80075dc:	2800      	cmp	r0, #0
 80075de:	d003      	beq.n	80075e8 <_printf_float+0x8c>
 80075e0:	0023      	movs	r3, r4
 80075e2:	222d      	movs	r2, #45	; 0x2d
 80075e4:	3343      	adds	r3, #67	; 0x43
 80075e6:	701a      	strb	r2, [r3, #0]
 80075e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075ea:	4d9e      	ldr	r5, [pc, #632]	; (8007864 <_printf_float+0x308>)
 80075ec:	2b47      	cmp	r3, #71	; 0x47
 80075ee:	d900      	bls.n	80075f2 <_printf_float+0x96>
 80075f0:	4d9d      	ldr	r5, [pc, #628]	; (8007868 <_printf_float+0x30c>)
 80075f2:	2303      	movs	r3, #3
 80075f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80075f6:	6123      	str	r3, [r4, #16]
 80075f8:	3301      	adds	r3, #1
 80075fa:	439a      	bics	r2, r3
 80075fc:	2300      	movs	r3, #0
 80075fe:	6022      	str	r2, [r4, #0]
 8007600:	930b      	str	r3, [sp, #44]	; 0x2c
 8007602:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007604:	0021      	movs	r1, r4
 8007606:	9300      	str	r3, [sp, #0]
 8007608:	0038      	movs	r0, r7
 800760a:	9b08      	ldr	r3, [sp, #32]
 800760c:	aa13      	add	r2, sp, #76	; 0x4c
 800760e:	f000 f9fb 	bl	8007a08 <_printf_common>
 8007612:	3001      	adds	r0, #1
 8007614:	d000      	beq.n	8007618 <_printf_float+0xbc>
 8007616:	e0a3      	b.n	8007760 <_printf_float+0x204>
 8007618:	2001      	movs	r0, #1
 800761a:	4240      	negs	r0, r0
 800761c:	b015      	add	sp, #84	; 0x54
 800761e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007620:	3307      	adds	r3, #7
 8007622:	e7b6      	b.n	8007592 <_printf_float+0x36>
 8007624:	0032      	movs	r2, r6
 8007626:	002b      	movs	r3, r5
 8007628:	0030      	movs	r0, r6
 800762a:	0029      	movs	r1, r5
 800762c:	f7fa fe34 	bl	8002298 <__aeabi_dcmpun>
 8007630:	2800      	cmp	r0, #0
 8007632:	d00b      	beq.n	800764c <_printf_float+0xf0>
 8007634:	2d00      	cmp	r5, #0
 8007636:	da03      	bge.n	8007640 <_printf_float+0xe4>
 8007638:	0023      	movs	r3, r4
 800763a:	222d      	movs	r2, #45	; 0x2d
 800763c:	3343      	adds	r3, #67	; 0x43
 800763e:	701a      	strb	r2, [r3, #0]
 8007640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007642:	4d8a      	ldr	r5, [pc, #552]	; (800786c <_printf_float+0x310>)
 8007644:	2b47      	cmp	r3, #71	; 0x47
 8007646:	d9d4      	bls.n	80075f2 <_printf_float+0x96>
 8007648:	4d89      	ldr	r5, [pc, #548]	; (8007870 <_printf_float+0x314>)
 800764a:	e7d2      	b.n	80075f2 <_printf_float+0x96>
 800764c:	2220      	movs	r2, #32
 800764e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007650:	6863      	ldr	r3, [r4, #4]
 8007652:	4391      	bics	r1, r2
 8007654:	910e      	str	r1, [sp, #56]	; 0x38
 8007656:	1c5a      	adds	r2, r3, #1
 8007658:	d14a      	bne.n	80076f0 <_printf_float+0x194>
 800765a:	3307      	adds	r3, #7
 800765c:	6063      	str	r3, [r4, #4]
 800765e:	2380      	movs	r3, #128	; 0x80
 8007660:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007662:	00db      	lsls	r3, r3, #3
 8007664:	4313      	orrs	r3, r2
 8007666:	2200      	movs	r2, #0
 8007668:	9206      	str	r2, [sp, #24]
 800766a:	aa12      	add	r2, sp, #72	; 0x48
 800766c:	9205      	str	r2, [sp, #20]
 800766e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007670:	6023      	str	r3, [r4, #0]
 8007672:	9204      	str	r2, [sp, #16]
 8007674:	aa11      	add	r2, sp, #68	; 0x44
 8007676:	9203      	str	r2, [sp, #12]
 8007678:	2223      	movs	r2, #35	; 0x23
 800767a:	a908      	add	r1, sp, #32
 800767c:	9301      	str	r3, [sp, #4]
 800767e:	6863      	ldr	r3, [r4, #4]
 8007680:	1852      	adds	r2, r2, r1
 8007682:	9202      	str	r2, [sp, #8]
 8007684:	9300      	str	r3, [sp, #0]
 8007686:	0032      	movs	r2, r6
 8007688:	002b      	movs	r3, r5
 800768a:	0038      	movs	r0, r7
 800768c:	f7ff febe 	bl	800740c <__cvt>
 8007690:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007692:	0005      	movs	r5, r0
 8007694:	2b47      	cmp	r3, #71	; 0x47
 8007696:	d109      	bne.n	80076ac <_printf_float+0x150>
 8007698:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800769a:	1cda      	adds	r2, r3, #3
 800769c:	db02      	blt.n	80076a4 <_printf_float+0x148>
 800769e:	6862      	ldr	r2, [r4, #4]
 80076a0:	4293      	cmp	r3, r2
 80076a2:	dd49      	ble.n	8007738 <_printf_float+0x1dc>
 80076a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076a6:	3b02      	subs	r3, #2
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	930a      	str	r3, [sp, #40]	; 0x28
 80076ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076ae:	9911      	ldr	r1, [sp, #68]	; 0x44
 80076b0:	2b65      	cmp	r3, #101	; 0x65
 80076b2:	d824      	bhi.n	80076fe <_printf_float+0x1a2>
 80076b4:	0020      	movs	r0, r4
 80076b6:	001a      	movs	r2, r3
 80076b8:	3901      	subs	r1, #1
 80076ba:	3050      	adds	r0, #80	; 0x50
 80076bc:	9111      	str	r1, [sp, #68]	; 0x44
 80076be:	f7ff ff08 	bl	80074d2 <__exponent>
 80076c2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80076c4:	900b      	str	r0, [sp, #44]	; 0x2c
 80076c6:	1813      	adds	r3, r2, r0
 80076c8:	6123      	str	r3, [r4, #16]
 80076ca:	2a01      	cmp	r2, #1
 80076cc:	dc02      	bgt.n	80076d4 <_printf_float+0x178>
 80076ce:	6822      	ldr	r2, [r4, #0]
 80076d0:	07d2      	lsls	r2, r2, #31
 80076d2:	d501      	bpl.n	80076d8 <_printf_float+0x17c>
 80076d4:	3301      	adds	r3, #1
 80076d6:	6123      	str	r3, [r4, #16]
 80076d8:	2323      	movs	r3, #35	; 0x23
 80076da:	aa08      	add	r2, sp, #32
 80076dc:	189b      	adds	r3, r3, r2
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d100      	bne.n	80076e6 <_printf_float+0x18a>
 80076e4:	e78d      	b.n	8007602 <_printf_float+0xa6>
 80076e6:	0023      	movs	r3, r4
 80076e8:	222d      	movs	r2, #45	; 0x2d
 80076ea:	3343      	adds	r3, #67	; 0x43
 80076ec:	701a      	strb	r2, [r3, #0]
 80076ee:	e788      	b.n	8007602 <_printf_float+0xa6>
 80076f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80076f2:	2a47      	cmp	r2, #71	; 0x47
 80076f4:	d1b3      	bne.n	800765e <_printf_float+0x102>
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d1b1      	bne.n	800765e <_printf_float+0x102>
 80076fa:	3301      	adds	r3, #1
 80076fc:	e7ae      	b.n	800765c <_printf_float+0x100>
 80076fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007700:	2b66      	cmp	r3, #102	; 0x66
 8007702:	d11b      	bne.n	800773c <_printf_float+0x1e0>
 8007704:	6863      	ldr	r3, [r4, #4]
 8007706:	2900      	cmp	r1, #0
 8007708:	dd09      	ble.n	800771e <_printf_float+0x1c2>
 800770a:	6121      	str	r1, [r4, #16]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d102      	bne.n	8007716 <_printf_float+0x1ba>
 8007710:	6822      	ldr	r2, [r4, #0]
 8007712:	07d2      	lsls	r2, r2, #31
 8007714:	d50b      	bpl.n	800772e <_printf_float+0x1d2>
 8007716:	3301      	adds	r3, #1
 8007718:	185b      	adds	r3, r3, r1
 800771a:	6123      	str	r3, [r4, #16]
 800771c:	e007      	b.n	800772e <_printf_float+0x1d2>
 800771e:	2b00      	cmp	r3, #0
 8007720:	d103      	bne.n	800772a <_printf_float+0x1ce>
 8007722:	2201      	movs	r2, #1
 8007724:	6821      	ldr	r1, [r4, #0]
 8007726:	4211      	tst	r1, r2
 8007728:	d000      	beq.n	800772c <_printf_float+0x1d0>
 800772a:	1c9a      	adds	r2, r3, #2
 800772c:	6122      	str	r2, [r4, #16]
 800772e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007730:	65a3      	str	r3, [r4, #88]	; 0x58
 8007732:	2300      	movs	r3, #0
 8007734:	930b      	str	r3, [sp, #44]	; 0x2c
 8007736:	e7cf      	b.n	80076d8 <_printf_float+0x17c>
 8007738:	2367      	movs	r3, #103	; 0x67
 800773a:	930a      	str	r3, [sp, #40]	; 0x28
 800773c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800773e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007740:	4299      	cmp	r1, r3
 8007742:	db06      	blt.n	8007752 <_printf_float+0x1f6>
 8007744:	6823      	ldr	r3, [r4, #0]
 8007746:	6121      	str	r1, [r4, #16]
 8007748:	07db      	lsls	r3, r3, #31
 800774a:	d5f0      	bpl.n	800772e <_printf_float+0x1d2>
 800774c:	3101      	adds	r1, #1
 800774e:	6121      	str	r1, [r4, #16]
 8007750:	e7ed      	b.n	800772e <_printf_float+0x1d2>
 8007752:	2201      	movs	r2, #1
 8007754:	2900      	cmp	r1, #0
 8007756:	dc01      	bgt.n	800775c <_printf_float+0x200>
 8007758:	1892      	adds	r2, r2, r2
 800775a:	1a52      	subs	r2, r2, r1
 800775c:	189b      	adds	r3, r3, r2
 800775e:	e7dc      	b.n	800771a <_printf_float+0x1be>
 8007760:	6822      	ldr	r2, [r4, #0]
 8007762:	0553      	lsls	r3, r2, #21
 8007764:	d408      	bmi.n	8007778 <_printf_float+0x21c>
 8007766:	6923      	ldr	r3, [r4, #16]
 8007768:	002a      	movs	r2, r5
 800776a:	0038      	movs	r0, r7
 800776c:	9908      	ldr	r1, [sp, #32]
 800776e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007770:	47a8      	blx	r5
 8007772:	3001      	adds	r0, #1
 8007774:	d12a      	bne.n	80077cc <_printf_float+0x270>
 8007776:	e74f      	b.n	8007618 <_printf_float+0xbc>
 8007778:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800777a:	2b65      	cmp	r3, #101	; 0x65
 800777c:	d800      	bhi.n	8007780 <_printf_float+0x224>
 800777e:	e0ec      	b.n	800795a <_printf_float+0x3fe>
 8007780:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007782:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007784:	2200      	movs	r2, #0
 8007786:	2300      	movs	r3, #0
 8007788:	f7f8 fe5e 	bl	8000448 <__aeabi_dcmpeq>
 800778c:	2800      	cmp	r0, #0
 800778e:	d034      	beq.n	80077fa <_printf_float+0x29e>
 8007790:	2301      	movs	r3, #1
 8007792:	0038      	movs	r0, r7
 8007794:	4a37      	ldr	r2, [pc, #220]	; (8007874 <_printf_float+0x318>)
 8007796:	9908      	ldr	r1, [sp, #32]
 8007798:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800779a:	47a8      	blx	r5
 800779c:	3001      	adds	r0, #1
 800779e:	d100      	bne.n	80077a2 <_printf_float+0x246>
 80077a0:	e73a      	b.n	8007618 <_printf_float+0xbc>
 80077a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80077a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80077a6:	429a      	cmp	r2, r3
 80077a8:	db02      	blt.n	80077b0 <_printf_float+0x254>
 80077aa:	6823      	ldr	r3, [r4, #0]
 80077ac:	07db      	lsls	r3, r3, #31
 80077ae:	d50d      	bpl.n	80077cc <_printf_float+0x270>
 80077b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80077b2:	0038      	movs	r0, r7
 80077b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80077b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80077b8:	9908      	ldr	r1, [sp, #32]
 80077ba:	47a8      	blx	r5
 80077bc:	2500      	movs	r5, #0
 80077be:	3001      	adds	r0, #1
 80077c0:	d100      	bne.n	80077c4 <_printf_float+0x268>
 80077c2:	e729      	b.n	8007618 <_printf_float+0xbc>
 80077c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80077c6:	3b01      	subs	r3, #1
 80077c8:	42ab      	cmp	r3, r5
 80077ca:	dc0a      	bgt.n	80077e2 <_printf_float+0x286>
 80077cc:	6823      	ldr	r3, [r4, #0]
 80077ce:	079b      	lsls	r3, r3, #30
 80077d0:	d500      	bpl.n	80077d4 <_printf_float+0x278>
 80077d2:	e116      	b.n	8007a02 <_printf_float+0x4a6>
 80077d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80077d6:	68e0      	ldr	r0, [r4, #12]
 80077d8:	4298      	cmp	r0, r3
 80077da:	db00      	blt.n	80077de <_printf_float+0x282>
 80077dc:	e71e      	b.n	800761c <_printf_float+0xc0>
 80077de:	0018      	movs	r0, r3
 80077e0:	e71c      	b.n	800761c <_printf_float+0xc0>
 80077e2:	0022      	movs	r2, r4
 80077e4:	2301      	movs	r3, #1
 80077e6:	0038      	movs	r0, r7
 80077e8:	9908      	ldr	r1, [sp, #32]
 80077ea:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80077ec:	321a      	adds	r2, #26
 80077ee:	47b0      	blx	r6
 80077f0:	3001      	adds	r0, #1
 80077f2:	d100      	bne.n	80077f6 <_printf_float+0x29a>
 80077f4:	e710      	b.n	8007618 <_printf_float+0xbc>
 80077f6:	3501      	adds	r5, #1
 80077f8:	e7e4      	b.n	80077c4 <_printf_float+0x268>
 80077fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	dc3b      	bgt.n	8007878 <_printf_float+0x31c>
 8007800:	2301      	movs	r3, #1
 8007802:	0038      	movs	r0, r7
 8007804:	4a1b      	ldr	r2, [pc, #108]	; (8007874 <_printf_float+0x318>)
 8007806:	9908      	ldr	r1, [sp, #32]
 8007808:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800780a:	47b0      	blx	r6
 800780c:	3001      	adds	r0, #1
 800780e:	d100      	bne.n	8007812 <_printf_float+0x2b6>
 8007810:	e702      	b.n	8007618 <_printf_float+0xbc>
 8007812:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007814:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007816:	4313      	orrs	r3, r2
 8007818:	d102      	bne.n	8007820 <_printf_float+0x2c4>
 800781a:	6823      	ldr	r3, [r4, #0]
 800781c:	07db      	lsls	r3, r3, #31
 800781e:	d5d5      	bpl.n	80077cc <_printf_float+0x270>
 8007820:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007822:	0038      	movs	r0, r7
 8007824:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007826:	9908      	ldr	r1, [sp, #32]
 8007828:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800782a:	47b0      	blx	r6
 800782c:	2300      	movs	r3, #0
 800782e:	3001      	adds	r0, #1
 8007830:	d100      	bne.n	8007834 <_printf_float+0x2d8>
 8007832:	e6f1      	b.n	8007618 <_printf_float+0xbc>
 8007834:	930a      	str	r3, [sp, #40]	; 0x28
 8007836:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007838:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800783a:	425b      	negs	r3, r3
 800783c:	4293      	cmp	r3, r2
 800783e:	dc01      	bgt.n	8007844 <_printf_float+0x2e8>
 8007840:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007842:	e791      	b.n	8007768 <_printf_float+0x20c>
 8007844:	0022      	movs	r2, r4
 8007846:	2301      	movs	r3, #1
 8007848:	0038      	movs	r0, r7
 800784a:	9908      	ldr	r1, [sp, #32]
 800784c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800784e:	321a      	adds	r2, #26
 8007850:	47b0      	blx	r6
 8007852:	3001      	adds	r0, #1
 8007854:	d100      	bne.n	8007858 <_printf_float+0x2fc>
 8007856:	e6df      	b.n	8007618 <_printf_float+0xbc>
 8007858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800785a:	3301      	adds	r3, #1
 800785c:	e7ea      	b.n	8007834 <_printf_float+0x2d8>
 800785e:	46c0      	nop			; (mov r8, r8)
 8007860:	7fefffff 	.word	0x7fefffff
 8007864:	0800bb29 	.word	0x0800bb29
 8007868:	0800bb2d 	.word	0x0800bb2d
 800786c:	0800bb31 	.word	0x0800bb31
 8007870:	0800bb35 	.word	0x0800bb35
 8007874:	0800bdd3 	.word	0x0800bdd3
 8007878:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800787a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800787c:	920a      	str	r2, [sp, #40]	; 0x28
 800787e:	429a      	cmp	r2, r3
 8007880:	dd00      	ble.n	8007884 <_printf_float+0x328>
 8007882:	930a      	str	r3, [sp, #40]	; 0x28
 8007884:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007886:	2b00      	cmp	r3, #0
 8007888:	dc3d      	bgt.n	8007906 <_printf_float+0x3aa>
 800788a:	2300      	movs	r3, #0
 800788c:	930e      	str	r3, [sp, #56]	; 0x38
 800788e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007890:	43db      	mvns	r3, r3
 8007892:	17db      	asrs	r3, r3, #31
 8007894:	930f      	str	r3, [sp, #60]	; 0x3c
 8007896:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007898:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800789a:	930b      	str	r3, [sp, #44]	; 0x2c
 800789c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800789e:	4013      	ands	r3, r2
 80078a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80078a2:	1ad3      	subs	r3, r2, r3
 80078a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80078a6:	4293      	cmp	r3, r2
 80078a8:	dc36      	bgt.n	8007918 <_printf_float+0x3bc>
 80078aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80078ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80078ae:	429a      	cmp	r2, r3
 80078b0:	db40      	blt.n	8007934 <_printf_float+0x3d8>
 80078b2:	6823      	ldr	r3, [r4, #0]
 80078b4:	07db      	lsls	r3, r3, #31
 80078b6:	d43d      	bmi.n	8007934 <_printf_float+0x3d8>
 80078b8:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80078ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80078bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078be:	1af3      	subs	r3, r6, r3
 80078c0:	1ab6      	subs	r6, r6, r2
 80078c2:	429e      	cmp	r6, r3
 80078c4:	dd00      	ble.n	80078c8 <_printf_float+0x36c>
 80078c6:	001e      	movs	r6, r3
 80078c8:	2e00      	cmp	r6, #0
 80078ca:	dc3c      	bgt.n	8007946 <_printf_float+0x3ea>
 80078cc:	2300      	movs	r3, #0
 80078ce:	930a      	str	r3, [sp, #40]	; 0x28
 80078d0:	43f3      	mvns	r3, r6
 80078d2:	17db      	asrs	r3, r3, #31
 80078d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80078d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80078d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80078da:	1a9b      	subs	r3, r3, r2
 80078dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80078de:	4032      	ands	r2, r6
 80078e0:	1a9b      	subs	r3, r3, r2
 80078e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80078e4:	4293      	cmp	r3, r2
 80078e6:	dc00      	bgt.n	80078ea <_printf_float+0x38e>
 80078e8:	e770      	b.n	80077cc <_printf_float+0x270>
 80078ea:	0022      	movs	r2, r4
 80078ec:	2301      	movs	r3, #1
 80078ee:	0038      	movs	r0, r7
 80078f0:	9908      	ldr	r1, [sp, #32]
 80078f2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80078f4:	321a      	adds	r2, #26
 80078f6:	47a8      	blx	r5
 80078f8:	3001      	adds	r0, #1
 80078fa:	d100      	bne.n	80078fe <_printf_float+0x3a2>
 80078fc:	e68c      	b.n	8007618 <_printf_float+0xbc>
 80078fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007900:	3301      	adds	r3, #1
 8007902:	930a      	str	r3, [sp, #40]	; 0x28
 8007904:	e7e7      	b.n	80078d6 <_printf_float+0x37a>
 8007906:	002a      	movs	r2, r5
 8007908:	0038      	movs	r0, r7
 800790a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800790c:	9908      	ldr	r1, [sp, #32]
 800790e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007910:	47b0      	blx	r6
 8007912:	3001      	adds	r0, #1
 8007914:	d1b9      	bne.n	800788a <_printf_float+0x32e>
 8007916:	e67f      	b.n	8007618 <_printf_float+0xbc>
 8007918:	0022      	movs	r2, r4
 800791a:	2301      	movs	r3, #1
 800791c:	0038      	movs	r0, r7
 800791e:	9908      	ldr	r1, [sp, #32]
 8007920:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007922:	321a      	adds	r2, #26
 8007924:	47b0      	blx	r6
 8007926:	3001      	adds	r0, #1
 8007928:	d100      	bne.n	800792c <_printf_float+0x3d0>
 800792a:	e675      	b.n	8007618 <_printf_float+0xbc>
 800792c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800792e:	3301      	adds	r3, #1
 8007930:	930e      	str	r3, [sp, #56]	; 0x38
 8007932:	e7b0      	b.n	8007896 <_printf_float+0x33a>
 8007934:	0038      	movs	r0, r7
 8007936:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007938:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800793a:	9908      	ldr	r1, [sp, #32]
 800793c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800793e:	47b0      	blx	r6
 8007940:	3001      	adds	r0, #1
 8007942:	d1b9      	bne.n	80078b8 <_printf_float+0x35c>
 8007944:	e668      	b.n	8007618 <_printf_float+0xbc>
 8007946:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007948:	0038      	movs	r0, r7
 800794a:	18ea      	adds	r2, r5, r3
 800794c:	9908      	ldr	r1, [sp, #32]
 800794e:	0033      	movs	r3, r6
 8007950:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007952:	47a8      	blx	r5
 8007954:	3001      	adds	r0, #1
 8007956:	d1b9      	bne.n	80078cc <_printf_float+0x370>
 8007958:	e65e      	b.n	8007618 <_printf_float+0xbc>
 800795a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800795c:	2b01      	cmp	r3, #1
 800795e:	dc02      	bgt.n	8007966 <_printf_float+0x40a>
 8007960:	2301      	movs	r3, #1
 8007962:	421a      	tst	r2, r3
 8007964:	d03a      	beq.n	80079dc <_printf_float+0x480>
 8007966:	2301      	movs	r3, #1
 8007968:	002a      	movs	r2, r5
 800796a:	0038      	movs	r0, r7
 800796c:	9908      	ldr	r1, [sp, #32]
 800796e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007970:	47b0      	blx	r6
 8007972:	3001      	adds	r0, #1
 8007974:	d100      	bne.n	8007978 <_printf_float+0x41c>
 8007976:	e64f      	b.n	8007618 <_printf_float+0xbc>
 8007978:	0038      	movs	r0, r7
 800797a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800797c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800797e:	9908      	ldr	r1, [sp, #32]
 8007980:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007982:	47b0      	blx	r6
 8007984:	3001      	adds	r0, #1
 8007986:	d100      	bne.n	800798a <_printf_float+0x42e>
 8007988:	e646      	b.n	8007618 <_printf_float+0xbc>
 800798a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800798c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800798e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007990:	2200      	movs	r2, #0
 8007992:	001e      	movs	r6, r3
 8007994:	2300      	movs	r3, #0
 8007996:	f7f8 fd57 	bl	8000448 <__aeabi_dcmpeq>
 800799a:	2800      	cmp	r0, #0
 800799c:	d11c      	bne.n	80079d8 <_printf_float+0x47c>
 800799e:	0033      	movs	r3, r6
 80079a0:	1c6a      	adds	r2, r5, #1
 80079a2:	3b01      	subs	r3, #1
 80079a4:	0038      	movs	r0, r7
 80079a6:	9908      	ldr	r1, [sp, #32]
 80079a8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80079aa:	47a8      	blx	r5
 80079ac:	3001      	adds	r0, #1
 80079ae:	d10f      	bne.n	80079d0 <_printf_float+0x474>
 80079b0:	e632      	b.n	8007618 <_printf_float+0xbc>
 80079b2:	0022      	movs	r2, r4
 80079b4:	2301      	movs	r3, #1
 80079b6:	0038      	movs	r0, r7
 80079b8:	9908      	ldr	r1, [sp, #32]
 80079ba:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80079bc:	321a      	adds	r2, #26
 80079be:	47b0      	blx	r6
 80079c0:	3001      	adds	r0, #1
 80079c2:	d100      	bne.n	80079c6 <_printf_float+0x46a>
 80079c4:	e628      	b.n	8007618 <_printf_float+0xbc>
 80079c6:	3501      	adds	r5, #1
 80079c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80079ca:	3b01      	subs	r3, #1
 80079cc:	42ab      	cmp	r3, r5
 80079ce:	dcf0      	bgt.n	80079b2 <_printf_float+0x456>
 80079d0:	0022      	movs	r2, r4
 80079d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079d4:	3250      	adds	r2, #80	; 0x50
 80079d6:	e6c8      	b.n	800776a <_printf_float+0x20e>
 80079d8:	2500      	movs	r5, #0
 80079da:	e7f5      	b.n	80079c8 <_printf_float+0x46c>
 80079dc:	002a      	movs	r2, r5
 80079de:	e7e1      	b.n	80079a4 <_printf_float+0x448>
 80079e0:	0022      	movs	r2, r4
 80079e2:	2301      	movs	r3, #1
 80079e4:	0038      	movs	r0, r7
 80079e6:	9908      	ldr	r1, [sp, #32]
 80079e8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80079ea:	3219      	adds	r2, #25
 80079ec:	47b0      	blx	r6
 80079ee:	3001      	adds	r0, #1
 80079f0:	d100      	bne.n	80079f4 <_printf_float+0x498>
 80079f2:	e611      	b.n	8007618 <_printf_float+0xbc>
 80079f4:	3501      	adds	r5, #1
 80079f6:	68e3      	ldr	r3, [r4, #12]
 80079f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80079fa:	1a9b      	subs	r3, r3, r2
 80079fc:	42ab      	cmp	r3, r5
 80079fe:	dcef      	bgt.n	80079e0 <_printf_float+0x484>
 8007a00:	e6e8      	b.n	80077d4 <_printf_float+0x278>
 8007a02:	2500      	movs	r5, #0
 8007a04:	e7f7      	b.n	80079f6 <_printf_float+0x49a>
 8007a06:	46c0      	nop			; (mov r8, r8)

08007a08 <_printf_common>:
 8007a08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a0a:	0016      	movs	r6, r2
 8007a0c:	9301      	str	r3, [sp, #4]
 8007a0e:	688a      	ldr	r2, [r1, #8]
 8007a10:	690b      	ldr	r3, [r1, #16]
 8007a12:	000c      	movs	r4, r1
 8007a14:	9000      	str	r0, [sp, #0]
 8007a16:	4293      	cmp	r3, r2
 8007a18:	da00      	bge.n	8007a1c <_printf_common+0x14>
 8007a1a:	0013      	movs	r3, r2
 8007a1c:	0022      	movs	r2, r4
 8007a1e:	6033      	str	r3, [r6, #0]
 8007a20:	3243      	adds	r2, #67	; 0x43
 8007a22:	7812      	ldrb	r2, [r2, #0]
 8007a24:	2a00      	cmp	r2, #0
 8007a26:	d001      	beq.n	8007a2c <_printf_common+0x24>
 8007a28:	3301      	adds	r3, #1
 8007a2a:	6033      	str	r3, [r6, #0]
 8007a2c:	6823      	ldr	r3, [r4, #0]
 8007a2e:	069b      	lsls	r3, r3, #26
 8007a30:	d502      	bpl.n	8007a38 <_printf_common+0x30>
 8007a32:	6833      	ldr	r3, [r6, #0]
 8007a34:	3302      	adds	r3, #2
 8007a36:	6033      	str	r3, [r6, #0]
 8007a38:	6822      	ldr	r2, [r4, #0]
 8007a3a:	2306      	movs	r3, #6
 8007a3c:	0015      	movs	r5, r2
 8007a3e:	401d      	ands	r5, r3
 8007a40:	421a      	tst	r2, r3
 8007a42:	d027      	beq.n	8007a94 <_printf_common+0x8c>
 8007a44:	0023      	movs	r3, r4
 8007a46:	3343      	adds	r3, #67	; 0x43
 8007a48:	781b      	ldrb	r3, [r3, #0]
 8007a4a:	1e5a      	subs	r2, r3, #1
 8007a4c:	4193      	sbcs	r3, r2
 8007a4e:	6822      	ldr	r2, [r4, #0]
 8007a50:	0692      	lsls	r2, r2, #26
 8007a52:	d430      	bmi.n	8007ab6 <_printf_common+0xae>
 8007a54:	0022      	movs	r2, r4
 8007a56:	9901      	ldr	r1, [sp, #4]
 8007a58:	9800      	ldr	r0, [sp, #0]
 8007a5a:	9d08      	ldr	r5, [sp, #32]
 8007a5c:	3243      	adds	r2, #67	; 0x43
 8007a5e:	47a8      	blx	r5
 8007a60:	3001      	adds	r0, #1
 8007a62:	d025      	beq.n	8007ab0 <_printf_common+0xa8>
 8007a64:	2206      	movs	r2, #6
 8007a66:	6823      	ldr	r3, [r4, #0]
 8007a68:	2500      	movs	r5, #0
 8007a6a:	4013      	ands	r3, r2
 8007a6c:	2b04      	cmp	r3, #4
 8007a6e:	d105      	bne.n	8007a7c <_printf_common+0x74>
 8007a70:	6833      	ldr	r3, [r6, #0]
 8007a72:	68e5      	ldr	r5, [r4, #12]
 8007a74:	1aed      	subs	r5, r5, r3
 8007a76:	43eb      	mvns	r3, r5
 8007a78:	17db      	asrs	r3, r3, #31
 8007a7a:	401d      	ands	r5, r3
 8007a7c:	68a3      	ldr	r3, [r4, #8]
 8007a7e:	6922      	ldr	r2, [r4, #16]
 8007a80:	4293      	cmp	r3, r2
 8007a82:	dd01      	ble.n	8007a88 <_printf_common+0x80>
 8007a84:	1a9b      	subs	r3, r3, r2
 8007a86:	18ed      	adds	r5, r5, r3
 8007a88:	2600      	movs	r6, #0
 8007a8a:	42b5      	cmp	r5, r6
 8007a8c:	d120      	bne.n	8007ad0 <_printf_common+0xc8>
 8007a8e:	2000      	movs	r0, #0
 8007a90:	e010      	b.n	8007ab4 <_printf_common+0xac>
 8007a92:	3501      	adds	r5, #1
 8007a94:	68e3      	ldr	r3, [r4, #12]
 8007a96:	6832      	ldr	r2, [r6, #0]
 8007a98:	1a9b      	subs	r3, r3, r2
 8007a9a:	42ab      	cmp	r3, r5
 8007a9c:	ddd2      	ble.n	8007a44 <_printf_common+0x3c>
 8007a9e:	0022      	movs	r2, r4
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	9901      	ldr	r1, [sp, #4]
 8007aa4:	9800      	ldr	r0, [sp, #0]
 8007aa6:	9f08      	ldr	r7, [sp, #32]
 8007aa8:	3219      	adds	r2, #25
 8007aaa:	47b8      	blx	r7
 8007aac:	3001      	adds	r0, #1
 8007aae:	d1f0      	bne.n	8007a92 <_printf_common+0x8a>
 8007ab0:	2001      	movs	r0, #1
 8007ab2:	4240      	negs	r0, r0
 8007ab4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007ab6:	2030      	movs	r0, #48	; 0x30
 8007ab8:	18e1      	adds	r1, r4, r3
 8007aba:	3143      	adds	r1, #67	; 0x43
 8007abc:	7008      	strb	r0, [r1, #0]
 8007abe:	0021      	movs	r1, r4
 8007ac0:	1c5a      	adds	r2, r3, #1
 8007ac2:	3145      	adds	r1, #69	; 0x45
 8007ac4:	7809      	ldrb	r1, [r1, #0]
 8007ac6:	18a2      	adds	r2, r4, r2
 8007ac8:	3243      	adds	r2, #67	; 0x43
 8007aca:	3302      	adds	r3, #2
 8007acc:	7011      	strb	r1, [r2, #0]
 8007ace:	e7c1      	b.n	8007a54 <_printf_common+0x4c>
 8007ad0:	0022      	movs	r2, r4
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	9901      	ldr	r1, [sp, #4]
 8007ad6:	9800      	ldr	r0, [sp, #0]
 8007ad8:	9f08      	ldr	r7, [sp, #32]
 8007ada:	321a      	adds	r2, #26
 8007adc:	47b8      	blx	r7
 8007ade:	3001      	adds	r0, #1
 8007ae0:	d0e6      	beq.n	8007ab0 <_printf_common+0xa8>
 8007ae2:	3601      	adds	r6, #1
 8007ae4:	e7d1      	b.n	8007a8a <_printf_common+0x82>
	...

08007ae8 <_printf_i>:
 8007ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007aea:	b08b      	sub	sp, #44	; 0x2c
 8007aec:	9206      	str	r2, [sp, #24]
 8007aee:	000a      	movs	r2, r1
 8007af0:	3243      	adds	r2, #67	; 0x43
 8007af2:	9307      	str	r3, [sp, #28]
 8007af4:	9005      	str	r0, [sp, #20]
 8007af6:	9204      	str	r2, [sp, #16]
 8007af8:	7e0a      	ldrb	r2, [r1, #24]
 8007afa:	000c      	movs	r4, r1
 8007afc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007afe:	2a78      	cmp	r2, #120	; 0x78
 8007b00:	d809      	bhi.n	8007b16 <_printf_i+0x2e>
 8007b02:	2a62      	cmp	r2, #98	; 0x62
 8007b04:	d80b      	bhi.n	8007b1e <_printf_i+0x36>
 8007b06:	2a00      	cmp	r2, #0
 8007b08:	d100      	bne.n	8007b0c <_printf_i+0x24>
 8007b0a:	e0be      	b.n	8007c8a <_printf_i+0x1a2>
 8007b0c:	497c      	ldr	r1, [pc, #496]	; (8007d00 <_printf_i+0x218>)
 8007b0e:	9103      	str	r1, [sp, #12]
 8007b10:	2a58      	cmp	r2, #88	; 0x58
 8007b12:	d100      	bne.n	8007b16 <_printf_i+0x2e>
 8007b14:	e093      	b.n	8007c3e <_printf_i+0x156>
 8007b16:	0026      	movs	r6, r4
 8007b18:	3642      	adds	r6, #66	; 0x42
 8007b1a:	7032      	strb	r2, [r6, #0]
 8007b1c:	e022      	b.n	8007b64 <_printf_i+0x7c>
 8007b1e:	0010      	movs	r0, r2
 8007b20:	3863      	subs	r0, #99	; 0x63
 8007b22:	2815      	cmp	r0, #21
 8007b24:	d8f7      	bhi.n	8007b16 <_printf_i+0x2e>
 8007b26:	f7f8 faff 	bl	8000128 <__gnu_thumb1_case_shi>
 8007b2a:	0016      	.short	0x0016
 8007b2c:	fff6001f 	.word	0xfff6001f
 8007b30:	fff6fff6 	.word	0xfff6fff6
 8007b34:	001ffff6 	.word	0x001ffff6
 8007b38:	fff6fff6 	.word	0xfff6fff6
 8007b3c:	fff6fff6 	.word	0xfff6fff6
 8007b40:	003600a3 	.word	0x003600a3
 8007b44:	fff60083 	.word	0xfff60083
 8007b48:	00b4fff6 	.word	0x00b4fff6
 8007b4c:	0036fff6 	.word	0x0036fff6
 8007b50:	fff6fff6 	.word	0xfff6fff6
 8007b54:	0087      	.short	0x0087
 8007b56:	0026      	movs	r6, r4
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	3642      	adds	r6, #66	; 0x42
 8007b5c:	1d11      	adds	r1, r2, #4
 8007b5e:	6019      	str	r1, [r3, #0]
 8007b60:	6813      	ldr	r3, [r2, #0]
 8007b62:	7033      	strb	r3, [r6, #0]
 8007b64:	2301      	movs	r3, #1
 8007b66:	e0a2      	b.n	8007cae <_printf_i+0x1c6>
 8007b68:	6818      	ldr	r0, [r3, #0]
 8007b6a:	6809      	ldr	r1, [r1, #0]
 8007b6c:	1d02      	adds	r2, r0, #4
 8007b6e:	060d      	lsls	r5, r1, #24
 8007b70:	d50b      	bpl.n	8007b8a <_printf_i+0xa2>
 8007b72:	6805      	ldr	r5, [r0, #0]
 8007b74:	601a      	str	r2, [r3, #0]
 8007b76:	2d00      	cmp	r5, #0
 8007b78:	da03      	bge.n	8007b82 <_printf_i+0x9a>
 8007b7a:	232d      	movs	r3, #45	; 0x2d
 8007b7c:	9a04      	ldr	r2, [sp, #16]
 8007b7e:	426d      	negs	r5, r5
 8007b80:	7013      	strb	r3, [r2, #0]
 8007b82:	4b5f      	ldr	r3, [pc, #380]	; (8007d00 <_printf_i+0x218>)
 8007b84:	270a      	movs	r7, #10
 8007b86:	9303      	str	r3, [sp, #12]
 8007b88:	e01b      	b.n	8007bc2 <_printf_i+0xda>
 8007b8a:	6805      	ldr	r5, [r0, #0]
 8007b8c:	601a      	str	r2, [r3, #0]
 8007b8e:	0649      	lsls	r1, r1, #25
 8007b90:	d5f1      	bpl.n	8007b76 <_printf_i+0x8e>
 8007b92:	b22d      	sxth	r5, r5
 8007b94:	e7ef      	b.n	8007b76 <_printf_i+0x8e>
 8007b96:	680d      	ldr	r5, [r1, #0]
 8007b98:	6819      	ldr	r1, [r3, #0]
 8007b9a:	1d08      	adds	r0, r1, #4
 8007b9c:	6018      	str	r0, [r3, #0]
 8007b9e:	062e      	lsls	r6, r5, #24
 8007ba0:	d501      	bpl.n	8007ba6 <_printf_i+0xbe>
 8007ba2:	680d      	ldr	r5, [r1, #0]
 8007ba4:	e003      	b.n	8007bae <_printf_i+0xc6>
 8007ba6:	066d      	lsls	r5, r5, #25
 8007ba8:	d5fb      	bpl.n	8007ba2 <_printf_i+0xba>
 8007baa:	680d      	ldr	r5, [r1, #0]
 8007bac:	b2ad      	uxth	r5, r5
 8007bae:	4b54      	ldr	r3, [pc, #336]	; (8007d00 <_printf_i+0x218>)
 8007bb0:	2708      	movs	r7, #8
 8007bb2:	9303      	str	r3, [sp, #12]
 8007bb4:	2a6f      	cmp	r2, #111	; 0x6f
 8007bb6:	d000      	beq.n	8007bba <_printf_i+0xd2>
 8007bb8:	3702      	adds	r7, #2
 8007bba:	0023      	movs	r3, r4
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	3343      	adds	r3, #67	; 0x43
 8007bc0:	701a      	strb	r2, [r3, #0]
 8007bc2:	6863      	ldr	r3, [r4, #4]
 8007bc4:	60a3      	str	r3, [r4, #8]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	db03      	blt.n	8007bd2 <_printf_i+0xea>
 8007bca:	2104      	movs	r1, #4
 8007bcc:	6822      	ldr	r2, [r4, #0]
 8007bce:	438a      	bics	r2, r1
 8007bd0:	6022      	str	r2, [r4, #0]
 8007bd2:	2d00      	cmp	r5, #0
 8007bd4:	d102      	bne.n	8007bdc <_printf_i+0xf4>
 8007bd6:	9e04      	ldr	r6, [sp, #16]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d00c      	beq.n	8007bf6 <_printf_i+0x10e>
 8007bdc:	9e04      	ldr	r6, [sp, #16]
 8007bde:	0028      	movs	r0, r5
 8007be0:	0039      	movs	r1, r7
 8007be2:	f7f8 fb31 	bl	8000248 <__aeabi_uidivmod>
 8007be6:	9b03      	ldr	r3, [sp, #12]
 8007be8:	3e01      	subs	r6, #1
 8007bea:	5c5b      	ldrb	r3, [r3, r1]
 8007bec:	7033      	strb	r3, [r6, #0]
 8007bee:	002b      	movs	r3, r5
 8007bf0:	0005      	movs	r5, r0
 8007bf2:	429f      	cmp	r7, r3
 8007bf4:	d9f3      	bls.n	8007bde <_printf_i+0xf6>
 8007bf6:	2f08      	cmp	r7, #8
 8007bf8:	d109      	bne.n	8007c0e <_printf_i+0x126>
 8007bfa:	6823      	ldr	r3, [r4, #0]
 8007bfc:	07db      	lsls	r3, r3, #31
 8007bfe:	d506      	bpl.n	8007c0e <_printf_i+0x126>
 8007c00:	6862      	ldr	r2, [r4, #4]
 8007c02:	6923      	ldr	r3, [r4, #16]
 8007c04:	429a      	cmp	r2, r3
 8007c06:	dc02      	bgt.n	8007c0e <_printf_i+0x126>
 8007c08:	2330      	movs	r3, #48	; 0x30
 8007c0a:	3e01      	subs	r6, #1
 8007c0c:	7033      	strb	r3, [r6, #0]
 8007c0e:	9b04      	ldr	r3, [sp, #16]
 8007c10:	1b9b      	subs	r3, r3, r6
 8007c12:	6123      	str	r3, [r4, #16]
 8007c14:	9b07      	ldr	r3, [sp, #28]
 8007c16:	0021      	movs	r1, r4
 8007c18:	9300      	str	r3, [sp, #0]
 8007c1a:	9805      	ldr	r0, [sp, #20]
 8007c1c:	9b06      	ldr	r3, [sp, #24]
 8007c1e:	aa09      	add	r2, sp, #36	; 0x24
 8007c20:	f7ff fef2 	bl	8007a08 <_printf_common>
 8007c24:	3001      	adds	r0, #1
 8007c26:	d147      	bne.n	8007cb8 <_printf_i+0x1d0>
 8007c28:	2001      	movs	r0, #1
 8007c2a:	4240      	negs	r0, r0
 8007c2c:	b00b      	add	sp, #44	; 0x2c
 8007c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c30:	2220      	movs	r2, #32
 8007c32:	6809      	ldr	r1, [r1, #0]
 8007c34:	430a      	orrs	r2, r1
 8007c36:	6022      	str	r2, [r4, #0]
 8007c38:	2278      	movs	r2, #120	; 0x78
 8007c3a:	4932      	ldr	r1, [pc, #200]	; (8007d04 <_printf_i+0x21c>)
 8007c3c:	9103      	str	r1, [sp, #12]
 8007c3e:	0021      	movs	r1, r4
 8007c40:	3145      	adds	r1, #69	; 0x45
 8007c42:	700a      	strb	r2, [r1, #0]
 8007c44:	6819      	ldr	r1, [r3, #0]
 8007c46:	6822      	ldr	r2, [r4, #0]
 8007c48:	c920      	ldmia	r1!, {r5}
 8007c4a:	0610      	lsls	r0, r2, #24
 8007c4c:	d402      	bmi.n	8007c54 <_printf_i+0x16c>
 8007c4e:	0650      	lsls	r0, r2, #25
 8007c50:	d500      	bpl.n	8007c54 <_printf_i+0x16c>
 8007c52:	b2ad      	uxth	r5, r5
 8007c54:	6019      	str	r1, [r3, #0]
 8007c56:	07d3      	lsls	r3, r2, #31
 8007c58:	d502      	bpl.n	8007c60 <_printf_i+0x178>
 8007c5a:	2320      	movs	r3, #32
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	6023      	str	r3, [r4, #0]
 8007c60:	2710      	movs	r7, #16
 8007c62:	2d00      	cmp	r5, #0
 8007c64:	d1a9      	bne.n	8007bba <_printf_i+0xd2>
 8007c66:	2220      	movs	r2, #32
 8007c68:	6823      	ldr	r3, [r4, #0]
 8007c6a:	4393      	bics	r3, r2
 8007c6c:	6023      	str	r3, [r4, #0]
 8007c6e:	e7a4      	b.n	8007bba <_printf_i+0xd2>
 8007c70:	681a      	ldr	r2, [r3, #0]
 8007c72:	680d      	ldr	r5, [r1, #0]
 8007c74:	1d10      	adds	r0, r2, #4
 8007c76:	6949      	ldr	r1, [r1, #20]
 8007c78:	6018      	str	r0, [r3, #0]
 8007c7a:	6813      	ldr	r3, [r2, #0]
 8007c7c:	062e      	lsls	r6, r5, #24
 8007c7e:	d501      	bpl.n	8007c84 <_printf_i+0x19c>
 8007c80:	6019      	str	r1, [r3, #0]
 8007c82:	e002      	b.n	8007c8a <_printf_i+0x1a2>
 8007c84:	066d      	lsls	r5, r5, #25
 8007c86:	d5fb      	bpl.n	8007c80 <_printf_i+0x198>
 8007c88:	8019      	strh	r1, [r3, #0]
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	9e04      	ldr	r6, [sp, #16]
 8007c8e:	6123      	str	r3, [r4, #16]
 8007c90:	e7c0      	b.n	8007c14 <_printf_i+0x12c>
 8007c92:	681a      	ldr	r2, [r3, #0]
 8007c94:	1d11      	adds	r1, r2, #4
 8007c96:	6019      	str	r1, [r3, #0]
 8007c98:	6816      	ldr	r6, [r2, #0]
 8007c9a:	2100      	movs	r1, #0
 8007c9c:	0030      	movs	r0, r6
 8007c9e:	6862      	ldr	r2, [r4, #4]
 8007ca0:	f000 fc9d 	bl	80085de <memchr>
 8007ca4:	2800      	cmp	r0, #0
 8007ca6:	d001      	beq.n	8007cac <_printf_i+0x1c4>
 8007ca8:	1b80      	subs	r0, r0, r6
 8007caa:	6060      	str	r0, [r4, #4]
 8007cac:	6863      	ldr	r3, [r4, #4]
 8007cae:	6123      	str	r3, [r4, #16]
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	9a04      	ldr	r2, [sp, #16]
 8007cb4:	7013      	strb	r3, [r2, #0]
 8007cb6:	e7ad      	b.n	8007c14 <_printf_i+0x12c>
 8007cb8:	0032      	movs	r2, r6
 8007cba:	6923      	ldr	r3, [r4, #16]
 8007cbc:	9906      	ldr	r1, [sp, #24]
 8007cbe:	9805      	ldr	r0, [sp, #20]
 8007cc0:	9d07      	ldr	r5, [sp, #28]
 8007cc2:	47a8      	blx	r5
 8007cc4:	3001      	adds	r0, #1
 8007cc6:	d0af      	beq.n	8007c28 <_printf_i+0x140>
 8007cc8:	6823      	ldr	r3, [r4, #0]
 8007cca:	079b      	lsls	r3, r3, #30
 8007ccc:	d415      	bmi.n	8007cfa <_printf_i+0x212>
 8007cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cd0:	68e0      	ldr	r0, [r4, #12]
 8007cd2:	4298      	cmp	r0, r3
 8007cd4:	daaa      	bge.n	8007c2c <_printf_i+0x144>
 8007cd6:	0018      	movs	r0, r3
 8007cd8:	e7a8      	b.n	8007c2c <_printf_i+0x144>
 8007cda:	0022      	movs	r2, r4
 8007cdc:	2301      	movs	r3, #1
 8007cde:	9906      	ldr	r1, [sp, #24]
 8007ce0:	9805      	ldr	r0, [sp, #20]
 8007ce2:	9e07      	ldr	r6, [sp, #28]
 8007ce4:	3219      	adds	r2, #25
 8007ce6:	47b0      	blx	r6
 8007ce8:	3001      	adds	r0, #1
 8007cea:	d09d      	beq.n	8007c28 <_printf_i+0x140>
 8007cec:	3501      	adds	r5, #1
 8007cee:	68e3      	ldr	r3, [r4, #12]
 8007cf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cf2:	1a9b      	subs	r3, r3, r2
 8007cf4:	42ab      	cmp	r3, r5
 8007cf6:	dcf0      	bgt.n	8007cda <_printf_i+0x1f2>
 8007cf8:	e7e9      	b.n	8007cce <_printf_i+0x1e6>
 8007cfa:	2500      	movs	r5, #0
 8007cfc:	e7f7      	b.n	8007cee <_printf_i+0x206>
 8007cfe:	46c0      	nop			; (mov r8, r8)
 8007d00:	0800bb39 	.word	0x0800bb39
 8007d04:	0800bb4a 	.word	0x0800bb4a

08007d08 <_scanf_float>:
 8007d08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d0a:	b08b      	sub	sp, #44	; 0x2c
 8007d0c:	0016      	movs	r6, r2
 8007d0e:	9002      	str	r0, [sp, #8]
 8007d10:	22ae      	movs	r2, #174	; 0xae
 8007d12:	2000      	movs	r0, #0
 8007d14:	9307      	str	r3, [sp, #28]
 8007d16:	688b      	ldr	r3, [r1, #8]
 8007d18:	000f      	movs	r7, r1
 8007d1a:	1e59      	subs	r1, r3, #1
 8007d1c:	0052      	lsls	r2, r2, #1
 8007d1e:	9006      	str	r0, [sp, #24]
 8007d20:	4291      	cmp	r1, r2
 8007d22:	d905      	bls.n	8007d30 <_scanf_float+0x28>
 8007d24:	3b5e      	subs	r3, #94	; 0x5e
 8007d26:	3bff      	subs	r3, #255	; 0xff
 8007d28:	9306      	str	r3, [sp, #24]
 8007d2a:	235e      	movs	r3, #94	; 0x5e
 8007d2c:	33ff      	adds	r3, #255	; 0xff
 8007d2e:	60bb      	str	r3, [r7, #8]
 8007d30:	23f0      	movs	r3, #240	; 0xf0
 8007d32:	683a      	ldr	r2, [r7, #0]
 8007d34:	00db      	lsls	r3, r3, #3
 8007d36:	4313      	orrs	r3, r2
 8007d38:	603b      	str	r3, [r7, #0]
 8007d3a:	003b      	movs	r3, r7
 8007d3c:	2400      	movs	r4, #0
 8007d3e:	331c      	adds	r3, #28
 8007d40:	001d      	movs	r5, r3
 8007d42:	9304      	str	r3, [sp, #16]
 8007d44:	9403      	str	r4, [sp, #12]
 8007d46:	9409      	str	r4, [sp, #36]	; 0x24
 8007d48:	9408      	str	r4, [sp, #32]
 8007d4a:	9401      	str	r4, [sp, #4]
 8007d4c:	9405      	str	r4, [sp, #20]
 8007d4e:	68ba      	ldr	r2, [r7, #8]
 8007d50:	2a00      	cmp	r2, #0
 8007d52:	d00a      	beq.n	8007d6a <_scanf_float+0x62>
 8007d54:	6833      	ldr	r3, [r6, #0]
 8007d56:	781b      	ldrb	r3, [r3, #0]
 8007d58:	2b4e      	cmp	r3, #78	; 0x4e
 8007d5a:	d844      	bhi.n	8007de6 <_scanf_float+0xde>
 8007d5c:	0018      	movs	r0, r3
 8007d5e:	2b40      	cmp	r3, #64	; 0x40
 8007d60:	d82c      	bhi.n	8007dbc <_scanf_float+0xb4>
 8007d62:	382b      	subs	r0, #43	; 0x2b
 8007d64:	b2c1      	uxtb	r1, r0
 8007d66:	290e      	cmp	r1, #14
 8007d68:	d92a      	bls.n	8007dc0 <_scanf_float+0xb8>
 8007d6a:	9b01      	ldr	r3, [sp, #4]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d003      	beq.n	8007d78 <_scanf_float+0x70>
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	4aa3      	ldr	r2, [pc, #652]	; (8008000 <_scanf_float+0x2f8>)
 8007d74:	4013      	ands	r3, r2
 8007d76:	603b      	str	r3, [r7, #0]
 8007d78:	9b03      	ldr	r3, [sp, #12]
 8007d7a:	3b01      	subs	r3, #1
 8007d7c:	2b01      	cmp	r3, #1
 8007d7e:	d900      	bls.n	8007d82 <_scanf_float+0x7a>
 8007d80:	e0f9      	b.n	8007f76 <_scanf_float+0x26e>
 8007d82:	24be      	movs	r4, #190	; 0xbe
 8007d84:	0064      	lsls	r4, r4, #1
 8007d86:	9b04      	ldr	r3, [sp, #16]
 8007d88:	429d      	cmp	r5, r3
 8007d8a:	d900      	bls.n	8007d8e <_scanf_float+0x86>
 8007d8c:	e0e9      	b.n	8007f62 <_scanf_float+0x25a>
 8007d8e:	2301      	movs	r3, #1
 8007d90:	9303      	str	r3, [sp, #12]
 8007d92:	e183      	b.n	800809c <_scanf_float+0x394>
 8007d94:	0018      	movs	r0, r3
 8007d96:	3861      	subs	r0, #97	; 0x61
 8007d98:	280d      	cmp	r0, #13
 8007d9a:	d8e6      	bhi.n	8007d6a <_scanf_float+0x62>
 8007d9c:	f7f8 f9c4 	bl	8000128 <__gnu_thumb1_case_shi>
 8007da0:	ffe50083 	.word	0xffe50083
 8007da4:	ffe5ffe5 	.word	0xffe5ffe5
 8007da8:	00a200b6 	.word	0x00a200b6
 8007dac:	ffe5ffe5 	.word	0xffe5ffe5
 8007db0:	ffe50089 	.word	0xffe50089
 8007db4:	ffe5ffe5 	.word	0xffe5ffe5
 8007db8:	0065ffe5 	.word	0x0065ffe5
 8007dbc:	3841      	subs	r0, #65	; 0x41
 8007dbe:	e7eb      	b.n	8007d98 <_scanf_float+0x90>
 8007dc0:	280e      	cmp	r0, #14
 8007dc2:	d8d2      	bhi.n	8007d6a <_scanf_float+0x62>
 8007dc4:	f7f8 f9b0 	bl	8000128 <__gnu_thumb1_case_shi>
 8007dc8:	ffd1004b 	.word	0xffd1004b
 8007dcc:	0098004b 	.word	0x0098004b
 8007dd0:	0020ffd1 	.word	0x0020ffd1
 8007dd4:	00400040 	.word	0x00400040
 8007dd8:	00400040 	.word	0x00400040
 8007ddc:	00400040 	.word	0x00400040
 8007de0:	00400040 	.word	0x00400040
 8007de4:	0040      	.short	0x0040
 8007de6:	2b6e      	cmp	r3, #110	; 0x6e
 8007de8:	d809      	bhi.n	8007dfe <_scanf_float+0xf6>
 8007dea:	2b60      	cmp	r3, #96	; 0x60
 8007dec:	d8d2      	bhi.n	8007d94 <_scanf_float+0x8c>
 8007dee:	2b54      	cmp	r3, #84	; 0x54
 8007df0:	d07d      	beq.n	8007eee <_scanf_float+0x1e6>
 8007df2:	2b59      	cmp	r3, #89	; 0x59
 8007df4:	d1b9      	bne.n	8007d6a <_scanf_float+0x62>
 8007df6:	2c07      	cmp	r4, #7
 8007df8:	d1b7      	bne.n	8007d6a <_scanf_float+0x62>
 8007dfa:	2408      	movs	r4, #8
 8007dfc:	e02c      	b.n	8007e58 <_scanf_float+0x150>
 8007dfe:	2b74      	cmp	r3, #116	; 0x74
 8007e00:	d075      	beq.n	8007eee <_scanf_float+0x1e6>
 8007e02:	2b79      	cmp	r3, #121	; 0x79
 8007e04:	d0f7      	beq.n	8007df6 <_scanf_float+0xee>
 8007e06:	e7b0      	b.n	8007d6a <_scanf_float+0x62>
 8007e08:	6839      	ldr	r1, [r7, #0]
 8007e0a:	05c8      	lsls	r0, r1, #23
 8007e0c:	d51c      	bpl.n	8007e48 <_scanf_float+0x140>
 8007e0e:	2380      	movs	r3, #128	; 0x80
 8007e10:	4399      	bics	r1, r3
 8007e12:	9b01      	ldr	r3, [sp, #4]
 8007e14:	6039      	str	r1, [r7, #0]
 8007e16:	3301      	adds	r3, #1
 8007e18:	9301      	str	r3, [sp, #4]
 8007e1a:	9b06      	ldr	r3, [sp, #24]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d003      	beq.n	8007e28 <_scanf_float+0x120>
 8007e20:	3b01      	subs	r3, #1
 8007e22:	3201      	adds	r2, #1
 8007e24:	9306      	str	r3, [sp, #24]
 8007e26:	60ba      	str	r2, [r7, #8]
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	3b01      	subs	r3, #1
 8007e2c:	60bb      	str	r3, [r7, #8]
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	3301      	adds	r3, #1
 8007e32:	613b      	str	r3, [r7, #16]
 8007e34:	6873      	ldr	r3, [r6, #4]
 8007e36:	3b01      	subs	r3, #1
 8007e38:	6073      	str	r3, [r6, #4]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	dc00      	bgt.n	8007e40 <_scanf_float+0x138>
 8007e3e:	e086      	b.n	8007f4e <_scanf_float+0x246>
 8007e40:	6833      	ldr	r3, [r6, #0]
 8007e42:	3301      	adds	r3, #1
 8007e44:	6033      	str	r3, [r6, #0]
 8007e46:	e782      	b.n	8007d4e <_scanf_float+0x46>
 8007e48:	9a03      	ldr	r2, [sp, #12]
 8007e4a:	1912      	adds	r2, r2, r4
 8007e4c:	2a00      	cmp	r2, #0
 8007e4e:	d18c      	bne.n	8007d6a <_scanf_float+0x62>
 8007e50:	683a      	ldr	r2, [r7, #0]
 8007e52:	496c      	ldr	r1, [pc, #432]	; (8008004 <_scanf_float+0x2fc>)
 8007e54:	400a      	ands	r2, r1
 8007e56:	603a      	str	r2, [r7, #0]
 8007e58:	702b      	strb	r3, [r5, #0]
 8007e5a:	3501      	adds	r5, #1
 8007e5c:	e7e4      	b.n	8007e28 <_scanf_float+0x120>
 8007e5e:	2180      	movs	r1, #128	; 0x80
 8007e60:	683a      	ldr	r2, [r7, #0]
 8007e62:	420a      	tst	r2, r1
 8007e64:	d081      	beq.n	8007d6a <_scanf_float+0x62>
 8007e66:	438a      	bics	r2, r1
 8007e68:	e7f5      	b.n	8007e56 <_scanf_float+0x14e>
 8007e6a:	9a03      	ldr	r2, [sp, #12]
 8007e6c:	2a00      	cmp	r2, #0
 8007e6e:	d10f      	bne.n	8007e90 <_scanf_float+0x188>
 8007e70:	9a01      	ldr	r2, [sp, #4]
 8007e72:	2a00      	cmp	r2, #0
 8007e74:	d10f      	bne.n	8007e96 <_scanf_float+0x18e>
 8007e76:	683a      	ldr	r2, [r7, #0]
 8007e78:	21e0      	movs	r1, #224	; 0xe0
 8007e7a:	0010      	movs	r0, r2
 8007e7c:	00c9      	lsls	r1, r1, #3
 8007e7e:	4008      	ands	r0, r1
 8007e80:	4288      	cmp	r0, r1
 8007e82:	d108      	bne.n	8007e96 <_scanf_float+0x18e>
 8007e84:	4960      	ldr	r1, [pc, #384]	; (8008008 <_scanf_float+0x300>)
 8007e86:	400a      	ands	r2, r1
 8007e88:	603a      	str	r2, [r7, #0]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	9203      	str	r2, [sp, #12]
 8007e8e:	e7e3      	b.n	8007e58 <_scanf_float+0x150>
 8007e90:	9a03      	ldr	r2, [sp, #12]
 8007e92:	2a02      	cmp	r2, #2
 8007e94:	d059      	beq.n	8007f4a <_scanf_float+0x242>
 8007e96:	2c01      	cmp	r4, #1
 8007e98:	d002      	beq.n	8007ea0 <_scanf_float+0x198>
 8007e9a:	2c04      	cmp	r4, #4
 8007e9c:	d000      	beq.n	8007ea0 <_scanf_float+0x198>
 8007e9e:	e764      	b.n	8007d6a <_scanf_float+0x62>
 8007ea0:	3401      	adds	r4, #1
 8007ea2:	b2e4      	uxtb	r4, r4
 8007ea4:	e7d8      	b.n	8007e58 <_scanf_float+0x150>
 8007ea6:	9a03      	ldr	r2, [sp, #12]
 8007ea8:	2a01      	cmp	r2, #1
 8007eaa:	d000      	beq.n	8007eae <_scanf_float+0x1a6>
 8007eac:	e75d      	b.n	8007d6a <_scanf_float+0x62>
 8007eae:	2202      	movs	r2, #2
 8007eb0:	e7ec      	b.n	8007e8c <_scanf_float+0x184>
 8007eb2:	2c00      	cmp	r4, #0
 8007eb4:	d110      	bne.n	8007ed8 <_scanf_float+0x1d0>
 8007eb6:	9a01      	ldr	r2, [sp, #4]
 8007eb8:	2a00      	cmp	r2, #0
 8007eba:	d000      	beq.n	8007ebe <_scanf_float+0x1b6>
 8007ebc:	e758      	b.n	8007d70 <_scanf_float+0x68>
 8007ebe:	683a      	ldr	r2, [r7, #0]
 8007ec0:	21e0      	movs	r1, #224	; 0xe0
 8007ec2:	0010      	movs	r0, r2
 8007ec4:	00c9      	lsls	r1, r1, #3
 8007ec6:	4008      	ands	r0, r1
 8007ec8:	4288      	cmp	r0, r1
 8007eca:	d000      	beq.n	8007ece <_scanf_float+0x1c6>
 8007ecc:	e754      	b.n	8007d78 <_scanf_float+0x70>
 8007ece:	494e      	ldr	r1, [pc, #312]	; (8008008 <_scanf_float+0x300>)
 8007ed0:	3401      	adds	r4, #1
 8007ed2:	400a      	ands	r2, r1
 8007ed4:	603a      	str	r2, [r7, #0]
 8007ed6:	e7bf      	b.n	8007e58 <_scanf_float+0x150>
 8007ed8:	21fd      	movs	r1, #253	; 0xfd
 8007eda:	1ee2      	subs	r2, r4, #3
 8007edc:	420a      	tst	r2, r1
 8007ede:	d000      	beq.n	8007ee2 <_scanf_float+0x1da>
 8007ee0:	e743      	b.n	8007d6a <_scanf_float+0x62>
 8007ee2:	e7dd      	b.n	8007ea0 <_scanf_float+0x198>
 8007ee4:	2c02      	cmp	r4, #2
 8007ee6:	d000      	beq.n	8007eea <_scanf_float+0x1e2>
 8007ee8:	e73f      	b.n	8007d6a <_scanf_float+0x62>
 8007eea:	2403      	movs	r4, #3
 8007eec:	e7b4      	b.n	8007e58 <_scanf_float+0x150>
 8007eee:	2c06      	cmp	r4, #6
 8007ef0:	d000      	beq.n	8007ef4 <_scanf_float+0x1ec>
 8007ef2:	e73a      	b.n	8007d6a <_scanf_float+0x62>
 8007ef4:	2407      	movs	r4, #7
 8007ef6:	e7af      	b.n	8007e58 <_scanf_float+0x150>
 8007ef8:	683a      	ldr	r2, [r7, #0]
 8007efa:	0591      	lsls	r1, r2, #22
 8007efc:	d400      	bmi.n	8007f00 <_scanf_float+0x1f8>
 8007efe:	e734      	b.n	8007d6a <_scanf_float+0x62>
 8007f00:	4942      	ldr	r1, [pc, #264]	; (800800c <_scanf_float+0x304>)
 8007f02:	400a      	ands	r2, r1
 8007f04:	603a      	str	r2, [r7, #0]
 8007f06:	9a01      	ldr	r2, [sp, #4]
 8007f08:	9205      	str	r2, [sp, #20]
 8007f0a:	e7a5      	b.n	8007e58 <_scanf_float+0x150>
 8007f0c:	21a0      	movs	r1, #160	; 0xa0
 8007f0e:	2080      	movs	r0, #128	; 0x80
 8007f10:	683a      	ldr	r2, [r7, #0]
 8007f12:	00c9      	lsls	r1, r1, #3
 8007f14:	4011      	ands	r1, r2
 8007f16:	00c0      	lsls	r0, r0, #3
 8007f18:	4281      	cmp	r1, r0
 8007f1a:	d006      	beq.n	8007f2a <_scanf_float+0x222>
 8007f1c:	4202      	tst	r2, r0
 8007f1e:	d100      	bne.n	8007f22 <_scanf_float+0x21a>
 8007f20:	e723      	b.n	8007d6a <_scanf_float+0x62>
 8007f22:	9901      	ldr	r1, [sp, #4]
 8007f24:	2900      	cmp	r1, #0
 8007f26:	d100      	bne.n	8007f2a <_scanf_float+0x222>
 8007f28:	e726      	b.n	8007d78 <_scanf_float+0x70>
 8007f2a:	0591      	lsls	r1, r2, #22
 8007f2c:	d404      	bmi.n	8007f38 <_scanf_float+0x230>
 8007f2e:	9901      	ldr	r1, [sp, #4]
 8007f30:	9805      	ldr	r0, [sp, #20]
 8007f32:	9509      	str	r5, [sp, #36]	; 0x24
 8007f34:	1a09      	subs	r1, r1, r0
 8007f36:	9108      	str	r1, [sp, #32]
 8007f38:	4933      	ldr	r1, [pc, #204]	; (8008008 <_scanf_float+0x300>)
 8007f3a:	400a      	ands	r2, r1
 8007f3c:	21c0      	movs	r1, #192	; 0xc0
 8007f3e:	0049      	lsls	r1, r1, #1
 8007f40:	430a      	orrs	r2, r1
 8007f42:	603a      	str	r2, [r7, #0]
 8007f44:	2200      	movs	r2, #0
 8007f46:	9201      	str	r2, [sp, #4]
 8007f48:	e786      	b.n	8007e58 <_scanf_float+0x150>
 8007f4a:	2203      	movs	r2, #3
 8007f4c:	e79e      	b.n	8007e8c <_scanf_float+0x184>
 8007f4e:	23c0      	movs	r3, #192	; 0xc0
 8007f50:	005b      	lsls	r3, r3, #1
 8007f52:	0031      	movs	r1, r6
 8007f54:	58fb      	ldr	r3, [r7, r3]
 8007f56:	9802      	ldr	r0, [sp, #8]
 8007f58:	4798      	blx	r3
 8007f5a:	2800      	cmp	r0, #0
 8007f5c:	d100      	bne.n	8007f60 <_scanf_float+0x258>
 8007f5e:	e6f6      	b.n	8007d4e <_scanf_float+0x46>
 8007f60:	e703      	b.n	8007d6a <_scanf_float+0x62>
 8007f62:	3d01      	subs	r5, #1
 8007f64:	593b      	ldr	r3, [r7, r4]
 8007f66:	0032      	movs	r2, r6
 8007f68:	7829      	ldrb	r1, [r5, #0]
 8007f6a:	9802      	ldr	r0, [sp, #8]
 8007f6c:	4798      	blx	r3
 8007f6e:	693b      	ldr	r3, [r7, #16]
 8007f70:	3b01      	subs	r3, #1
 8007f72:	613b      	str	r3, [r7, #16]
 8007f74:	e707      	b.n	8007d86 <_scanf_float+0x7e>
 8007f76:	1e63      	subs	r3, r4, #1
 8007f78:	2b06      	cmp	r3, #6
 8007f7a:	d80e      	bhi.n	8007f9a <_scanf_float+0x292>
 8007f7c:	9503      	str	r5, [sp, #12]
 8007f7e:	2c02      	cmp	r4, #2
 8007f80:	d920      	bls.n	8007fc4 <_scanf_float+0x2bc>
 8007f82:	1b63      	subs	r3, r4, r5
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	9306      	str	r3, [sp, #24]
 8007f88:	9b03      	ldr	r3, [sp, #12]
 8007f8a:	9a06      	ldr	r2, [sp, #24]
 8007f8c:	189b      	adds	r3, r3, r2
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	2b03      	cmp	r3, #3
 8007f92:	d827      	bhi.n	8007fe4 <_scanf_float+0x2dc>
 8007f94:	3c03      	subs	r4, #3
 8007f96:	b2e4      	uxtb	r4, r4
 8007f98:	1b2d      	subs	r5, r5, r4
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	05da      	lsls	r2, r3, #23
 8007f9e:	d552      	bpl.n	8008046 <_scanf_float+0x33e>
 8007fa0:	055b      	lsls	r3, r3, #21
 8007fa2:	d535      	bpl.n	8008010 <_scanf_float+0x308>
 8007fa4:	24be      	movs	r4, #190	; 0xbe
 8007fa6:	0064      	lsls	r4, r4, #1
 8007fa8:	9b04      	ldr	r3, [sp, #16]
 8007faa:	429d      	cmp	r5, r3
 8007fac:	d800      	bhi.n	8007fb0 <_scanf_float+0x2a8>
 8007fae:	e6ee      	b.n	8007d8e <_scanf_float+0x86>
 8007fb0:	3d01      	subs	r5, #1
 8007fb2:	593b      	ldr	r3, [r7, r4]
 8007fb4:	0032      	movs	r2, r6
 8007fb6:	7829      	ldrb	r1, [r5, #0]
 8007fb8:	9802      	ldr	r0, [sp, #8]
 8007fba:	4798      	blx	r3
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	3b01      	subs	r3, #1
 8007fc0:	613b      	str	r3, [r7, #16]
 8007fc2:	e7f1      	b.n	8007fa8 <_scanf_float+0x2a0>
 8007fc4:	24be      	movs	r4, #190	; 0xbe
 8007fc6:	0064      	lsls	r4, r4, #1
 8007fc8:	9b04      	ldr	r3, [sp, #16]
 8007fca:	429d      	cmp	r5, r3
 8007fcc:	d800      	bhi.n	8007fd0 <_scanf_float+0x2c8>
 8007fce:	e6de      	b.n	8007d8e <_scanf_float+0x86>
 8007fd0:	3d01      	subs	r5, #1
 8007fd2:	593b      	ldr	r3, [r7, r4]
 8007fd4:	0032      	movs	r2, r6
 8007fd6:	7829      	ldrb	r1, [r5, #0]
 8007fd8:	9802      	ldr	r0, [sp, #8]
 8007fda:	4798      	blx	r3
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	3b01      	subs	r3, #1
 8007fe0:	613b      	str	r3, [r7, #16]
 8007fe2:	e7f1      	b.n	8007fc8 <_scanf_float+0x2c0>
 8007fe4:	9b03      	ldr	r3, [sp, #12]
 8007fe6:	0032      	movs	r2, r6
 8007fe8:	3b01      	subs	r3, #1
 8007fea:	7819      	ldrb	r1, [r3, #0]
 8007fec:	9303      	str	r3, [sp, #12]
 8007fee:	23be      	movs	r3, #190	; 0xbe
 8007ff0:	005b      	lsls	r3, r3, #1
 8007ff2:	58fb      	ldr	r3, [r7, r3]
 8007ff4:	9802      	ldr	r0, [sp, #8]
 8007ff6:	4798      	blx	r3
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	3b01      	subs	r3, #1
 8007ffc:	613b      	str	r3, [r7, #16]
 8007ffe:	e7c3      	b.n	8007f88 <_scanf_float+0x280>
 8008000:	fffffeff 	.word	0xfffffeff
 8008004:	fffffe7f 	.word	0xfffffe7f
 8008008:	fffff87f 	.word	0xfffff87f
 800800c:	fffffd7f 	.word	0xfffffd7f
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	1e6c      	subs	r4, r5, #1
 8008014:	7821      	ldrb	r1, [r4, #0]
 8008016:	3b01      	subs	r3, #1
 8008018:	613b      	str	r3, [r7, #16]
 800801a:	2965      	cmp	r1, #101	; 0x65
 800801c:	d00c      	beq.n	8008038 <_scanf_float+0x330>
 800801e:	2945      	cmp	r1, #69	; 0x45
 8008020:	d00a      	beq.n	8008038 <_scanf_float+0x330>
 8008022:	23be      	movs	r3, #190	; 0xbe
 8008024:	005b      	lsls	r3, r3, #1
 8008026:	58fb      	ldr	r3, [r7, r3]
 8008028:	0032      	movs	r2, r6
 800802a:	9802      	ldr	r0, [sp, #8]
 800802c:	4798      	blx	r3
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	1eac      	subs	r4, r5, #2
 8008032:	3b01      	subs	r3, #1
 8008034:	7821      	ldrb	r1, [r4, #0]
 8008036:	613b      	str	r3, [r7, #16]
 8008038:	23be      	movs	r3, #190	; 0xbe
 800803a:	005b      	lsls	r3, r3, #1
 800803c:	0032      	movs	r2, r6
 800803e:	58fb      	ldr	r3, [r7, r3]
 8008040:	9802      	ldr	r0, [sp, #8]
 8008042:	4798      	blx	r3
 8008044:	0025      	movs	r5, r4
 8008046:	683a      	ldr	r2, [r7, #0]
 8008048:	2310      	movs	r3, #16
 800804a:	0011      	movs	r1, r2
 800804c:	4019      	ands	r1, r3
 800804e:	9103      	str	r1, [sp, #12]
 8008050:	421a      	tst	r2, r3
 8008052:	d15b      	bne.n	800810c <_scanf_float+0x404>
 8008054:	22c0      	movs	r2, #192	; 0xc0
 8008056:	7029      	strb	r1, [r5, #0]
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	00d2      	lsls	r2, r2, #3
 800805c:	4013      	ands	r3, r2
 800805e:	2280      	movs	r2, #128	; 0x80
 8008060:	00d2      	lsls	r2, r2, #3
 8008062:	4293      	cmp	r3, r2
 8008064:	d11d      	bne.n	80080a2 <_scanf_float+0x39a>
 8008066:	9b05      	ldr	r3, [sp, #20]
 8008068:	9a01      	ldr	r2, [sp, #4]
 800806a:	9901      	ldr	r1, [sp, #4]
 800806c:	1a9a      	subs	r2, r3, r2
 800806e:	428b      	cmp	r3, r1
 8008070:	d124      	bne.n	80080bc <_scanf_float+0x3b4>
 8008072:	2200      	movs	r2, #0
 8008074:	9904      	ldr	r1, [sp, #16]
 8008076:	9802      	ldr	r0, [sp, #8]
 8008078:	f7ff f91c 	bl	80072b4 <_strtod_r>
 800807c:	9b07      	ldr	r3, [sp, #28]
 800807e:	683a      	ldr	r2, [r7, #0]
 8008080:	0004      	movs	r4, r0
 8008082:	000d      	movs	r5, r1
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	0791      	lsls	r1, r2, #30
 8008088:	d525      	bpl.n	80080d6 <_scanf_float+0x3ce>
 800808a:	9907      	ldr	r1, [sp, #28]
 800808c:	1d1a      	adds	r2, r3, #4
 800808e:	600a      	str	r2, [r1, #0]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	601c      	str	r4, [r3, #0]
 8008094:	605d      	str	r5, [r3, #4]
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	3301      	adds	r3, #1
 800809a:	60fb      	str	r3, [r7, #12]
 800809c:	9803      	ldr	r0, [sp, #12]
 800809e:	b00b      	add	sp, #44	; 0x2c
 80080a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080a2:	9b08      	ldr	r3, [sp, #32]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d0e4      	beq.n	8008072 <_scanf_float+0x36a>
 80080a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080aa:	9a03      	ldr	r2, [sp, #12]
 80080ac:	1c59      	adds	r1, r3, #1
 80080ae:	9802      	ldr	r0, [sp, #8]
 80080b0:	230a      	movs	r3, #10
 80080b2:	f7ff f99b 	bl	80073ec <_strtol_r>
 80080b6:	9b08      	ldr	r3, [sp, #32]
 80080b8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80080ba:	1ac2      	subs	r2, r0, r3
 80080bc:	003b      	movs	r3, r7
 80080be:	3370      	adds	r3, #112	; 0x70
 80080c0:	33ff      	adds	r3, #255	; 0xff
 80080c2:	429d      	cmp	r5, r3
 80080c4:	d302      	bcc.n	80080cc <_scanf_float+0x3c4>
 80080c6:	003d      	movs	r5, r7
 80080c8:	356f      	adds	r5, #111	; 0x6f
 80080ca:	35ff      	adds	r5, #255	; 0xff
 80080cc:	0028      	movs	r0, r5
 80080ce:	4910      	ldr	r1, [pc, #64]	; (8008110 <_scanf_float+0x408>)
 80080d0:	f000 f91a 	bl	8008308 <siprintf>
 80080d4:	e7cd      	b.n	8008072 <_scanf_float+0x36a>
 80080d6:	1d19      	adds	r1, r3, #4
 80080d8:	0752      	lsls	r2, r2, #29
 80080da:	d502      	bpl.n	80080e2 <_scanf_float+0x3da>
 80080dc:	9a07      	ldr	r2, [sp, #28]
 80080de:	6011      	str	r1, [r2, #0]
 80080e0:	e7d6      	b.n	8008090 <_scanf_float+0x388>
 80080e2:	9a07      	ldr	r2, [sp, #28]
 80080e4:	0020      	movs	r0, r4
 80080e6:	6011      	str	r1, [r2, #0]
 80080e8:	681e      	ldr	r6, [r3, #0]
 80080ea:	0022      	movs	r2, r4
 80080ec:	002b      	movs	r3, r5
 80080ee:	0029      	movs	r1, r5
 80080f0:	f7fa f8d2 	bl	8002298 <__aeabi_dcmpun>
 80080f4:	2800      	cmp	r0, #0
 80080f6:	d004      	beq.n	8008102 <_scanf_float+0x3fa>
 80080f8:	4806      	ldr	r0, [pc, #24]	; (8008114 <_scanf_float+0x40c>)
 80080fa:	f000 fa8b 	bl	8008614 <nanf>
 80080fe:	6030      	str	r0, [r6, #0]
 8008100:	e7c9      	b.n	8008096 <_scanf_float+0x38e>
 8008102:	0020      	movs	r0, r4
 8008104:	0029      	movs	r1, r5
 8008106:	f7fa f971 	bl	80023ec <__aeabi_d2f>
 800810a:	e7f8      	b.n	80080fe <_scanf_float+0x3f6>
 800810c:	2300      	movs	r3, #0
 800810e:	e63f      	b.n	8007d90 <_scanf_float+0x88>
 8008110:	0800bb5b 	.word	0x0800bb5b
 8008114:	0800be13 	.word	0x0800be13

08008118 <std>:
 8008118:	2300      	movs	r3, #0
 800811a:	b510      	push	{r4, lr}
 800811c:	0004      	movs	r4, r0
 800811e:	6003      	str	r3, [r0, #0]
 8008120:	6043      	str	r3, [r0, #4]
 8008122:	6083      	str	r3, [r0, #8]
 8008124:	8181      	strh	r1, [r0, #12]
 8008126:	6643      	str	r3, [r0, #100]	; 0x64
 8008128:	81c2      	strh	r2, [r0, #14]
 800812a:	6103      	str	r3, [r0, #16]
 800812c:	6143      	str	r3, [r0, #20]
 800812e:	6183      	str	r3, [r0, #24]
 8008130:	0019      	movs	r1, r3
 8008132:	2208      	movs	r2, #8
 8008134:	305c      	adds	r0, #92	; 0x5c
 8008136:	f000 f97d 	bl	8008434 <memset>
 800813a:	4b0b      	ldr	r3, [pc, #44]	; (8008168 <std+0x50>)
 800813c:	6224      	str	r4, [r4, #32]
 800813e:	6263      	str	r3, [r4, #36]	; 0x24
 8008140:	4b0a      	ldr	r3, [pc, #40]	; (800816c <std+0x54>)
 8008142:	62a3      	str	r3, [r4, #40]	; 0x28
 8008144:	4b0a      	ldr	r3, [pc, #40]	; (8008170 <std+0x58>)
 8008146:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008148:	4b0a      	ldr	r3, [pc, #40]	; (8008174 <std+0x5c>)
 800814a:	6323      	str	r3, [r4, #48]	; 0x30
 800814c:	4b0a      	ldr	r3, [pc, #40]	; (8008178 <std+0x60>)
 800814e:	429c      	cmp	r4, r3
 8008150:	d005      	beq.n	800815e <std+0x46>
 8008152:	4b0a      	ldr	r3, [pc, #40]	; (800817c <std+0x64>)
 8008154:	429c      	cmp	r4, r3
 8008156:	d002      	beq.n	800815e <std+0x46>
 8008158:	4b09      	ldr	r3, [pc, #36]	; (8008180 <std+0x68>)
 800815a:	429c      	cmp	r4, r3
 800815c:	d103      	bne.n	8008166 <std+0x4e>
 800815e:	0020      	movs	r0, r4
 8008160:	3058      	adds	r0, #88	; 0x58
 8008162:	f000 fa39 	bl	80085d8 <__retarget_lock_init_recursive>
 8008166:	bd10      	pop	{r4, pc}
 8008168:	08008399 	.word	0x08008399
 800816c:	080083c5 	.word	0x080083c5
 8008170:	080083fd 	.word	0x080083fd
 8008174:	08008429 	.word	0x08008429
 8008178:	20000644 	.word	0x20000644
 800817c:	200006ac 	.word	0x200006ac
 8008180:	20000714 	.word	0x20000714

08008184 <stdio_exit_handler>:
 8008184:	b510      	push	{r4, lr}
 8008186:	4a03      	ldr	r2, [pc, #12]	; (8008194 <stdio_exit_handler+0x10>)
 8008188:	4903      	ldr	r1, [pc, #12]	; (8008198 <stdio_exit_handler+0x14>)
 800818a:	4804      	ldr	r0, [pc, #16]	; (800819c <stdio_exit_handler+0x18>)
 800818c:	f000 f86c 	bl	8008268 <_fwalk_sglue>
 8008190:	bd10      	pop	{r4, pc}
 8008192:	46c0      	nop			; (mov r8, r8)
 8008194:	2000001c 	.word	0x2000001c
 8008198:	0800ae81 	.word	0x0800ae81
 800819c:	20000194 	.word	0x20000194

080081a0 <cleanup_stdio>:
 80081a0:	6841      	ldr	r1, [r0, #4]
 80081a2:	4b0b      	ldr	r3, [pc, #44]	; (80081d0 <cleanup_stdio+0x30>)
 80081a4:	b510      	push	{r4, lr}
 80081a6:	0004      	movs	r4, r0
 80081a8:	4299      	cmp	r1, r3
 80081aa:	d001      	beq.n	80081b0 <cleanup_stdio+0x10>
 80081ac:	f002 fe68 	bl	800ae80 <_fflush_r>
 80081b0:	68a1      	ldr	r1, [r4, #8]
 80081b2:	4b08      	ldr	r3, [pc, #32]	; (80081d4 <cleanup_stdio+0x34>)
 80081b4:	4299      	cmp	r1, r3
 80081b6:	d002      	beq.n	80081be <cleanup_stdio+0x1e>
 80081b8:	0020      	movs	r0, r4
 80081ba:	f002 fe61 	bl	800ae80 <_fflush_r>
 80081be:	68e1      	ldr	r1, [r4, #12]
 80081c0:	4b05      	ldr	r3, [pc, #20]	; (80081d8 <cleanup_stdio+0x38>)
 80081c2:	4299      	cmp	r1, r3
 80081c4:	d002      	beq.n	80081cc <cleanup_stdio+0x2c>
 80081c6:	0020      	movs	r0, r4
 80081c8:	f002 fe5a 	bl	800ae80 <_fflush_r>
 80081cc:	bd10      	pop	{r4, pc}
 80081ce:	46c0      	nop			; (mov r8, r8)
 80081d0:	20000644 	.word	0x20000644
 80081d4:	200006ac 	.word	0x200006ac
 80081d8:	20000714 	.word	0x20000714

080081dc <global_stdio_init.part.0>:
 80081dc:	b510      	push	{r4, lr}
 80081de:	4b09      	ldr	r3, [pc, #36]	; (8008204 <global_stdio_init.part.0+0x28>)
 80081e0:	4a09      	ldr	r2, [pc, #36]	; (8008208 <global_stdio_init.part.0+0x2c>)
 80081e2:	2104      	movs	r1, #4
 80081e4:	601a      	str	r2, [r3, #0]
 80081e6:	4809      	ldr	r0, [pc, #36]	; (800820c <global_stdio_init.part.0+0x30>)
 80081e8:	2200      	movs	r2, #0
 80081ea:	f7ff ff95 	bl	8008118 <std>
 80081ee:	2201      	movs	r2, #1
 80081f0:	2109      	movs	r1, #9
 80081f2:	4807      	ldr	r0, [pc, #28]	; (8008210 <global_stdio_init.part.0+0x34>)
 80081f4:	f7ff ff90 	bl	8008118 <std>
 80081f8:	2202      	movs	r2, #2
 80081fa:	2112      	movs	r1, #18
 80081fc:	4805      	ldr	r0, [pc, #20]	; (8008214 <global_stdio_init.part.0+0x38>)
 80081fe:	f7ff ff8b 	bl	8008118 <std>
 8008202:	bd10      	pop	{r4, pc}
 8008204:	2000077c 	.word	0x2000077c
 8008208:	08008185 	.word	0x08008185
 800820c:	20000644 	.word	0x20000644
 8008210:	200006ac 	.word	0x200006ac
 8008214:	20000714 	.word	0x20000714

08008218 <__sfp_lock_acquire>:
 8008218:	b510      	push	{r4, lr}
 800821a:	4802      	ldr	r0, [pc, #8]	; (8008224 <__sfp_lock_acquire+0xc>)
 800821c:	f000 f9dd 	bl	80085da <__retarget_lock_acquire_recursive>
 8008220:	bd10      	pop	{r4, pc}
 8008222:	46c0      	nop			; (mov r8, r8)
 8008224:	20000785 	.word	0x20000785

08008228 <__sfp_lock_release>:
 8008228:	b510      	push	{r4, lr}
 800822a:	4802      	ldr	r0, [pc, #8]	; (8008234 <__sfp_lock_release+0xc>)
 800822c:	f000 f9d6 	bl	80085dc <__retarget_lock_release_recursive>
 8008230:	bd10      	pop	{r4, pc}
 8008232:	46c0      	nop			; (mov r8, r8)
 8008234:	20000785 	.word	0x20000785

08008238 <__sinit>:
 8008238:	b510      	push	{r4, lr}
 800823a:	0004      	movs	r4, r0
 800823c:	f7ff ffec 	bl	8008218 <__sfp_lock_acquire>
 8008240:	6a23      	ldr	r3, [r4, #32]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d002      	beq.n	800824c <__sinit+0x14>
 8008246:	f7ff ffef 	bl	8008228 <__sfp_lock_release>
 800824a:	bd10      	pop	{r4, pc}
 800824c:	4b04      	ldr	r3, [pc, #16]	; (8008260 <__sinit+0x28>)
 800824e:	6223      	str	r3, [r4, #32]
 8008250:	4b04      	ldr	r3, [pc, #16]	; (8008264 <__sinit+0x2c>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d1f6      	bne.n	8008246 <__sinit+0xe>
 8008258:	f7ff ffc0 	bl	80081dc <global_stdio_init.part.0>
 800825c:	e7f3      	b.n	8008246 <__sinit+0xe>
 800825e:	46c0      	nop			; (mov r8, r8)
 8008260:	080081a1 	.word	0x080081a1
 8008264:	2000077c 	.word	0x2000077c

08008268 <_fwalk_sglue>:
 8008268:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800826a:	0014      	movs	r4, r2
 800826c:	2600      	movs	r6, #0
 800826e:	9000      	str	r0, [sp, #0]
 8008270:	9101      	str	r1, [sp, #4]
 8008272:	68a5      	ldr	r5, [r4, #8]
 8008274:	6867      	ldr	r7, [r4, #4]
 8008276:	3f01      	subs	r7, #1
 8008278:	d504      	bpl.n	8008284 <_fwalk_sglue+0x1c>
 800827a:	6824      	ldr	r4, [r4, #0]
 800827c:	2c00      	cmp	r4, #0
 800827e:	d1f8      	bne.n	8008272 <_fwalk_sglue+0xa>
 8008280:	0030      	movs	r0, r6
 8008282:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008284:	89ab      	ldrh	r3, [r5, #12]
 8008286:	2b01      	cmp	r3, #1
 8008288:	d908      	bls.n	800829c <_fwalk_sglue+0x34>
 800828a:	220e      	movs	r2, #14
 800828c:	5eab      	ldrsh	r3, [r5, r2]
 800828e:	3301      	adds	r3, #1
 8008290:	d004      	beq.n	800829c <_fwalk_sglue+0x34>
 8008292:	0029      	movs	r1, r5
 8008294:	9800      	ldr	r0, [sp, #0]
 8008296:	9b01      	ldr	r3, [sp, #4]
 8008298:	4798      	blx	r3
 800829a:	4306      	orrs	r6, r0
 800829c:	3568      	adds	r5, #104	; 0x68
 800829e:	e7ea      	b.n	8008276 <_fwalk_sglue+0xe>

080082a0 <sniprintf>:
 80082a0:	b40c      	push	{r2, r3}
 80082a2:	b530      	push	{r4, r5, lr}
 80082a4:	4b17      	ldr	r3, [pc, #92]	; (8008304 <sniprintf+0x64>)
 80082a6:	000c      	movs	r4, r1
 80082a8:	681d      	ldr	r5, [r3, #0]
 80082aa:	b09d      	sub	sp, #116	; 0x74
 80082ac:	2900      	cmp	r1, #0
 80082ae:	da08      	bge.n	80082c2 <sniprintf+0x22>
 80082b0:	238b      	movs	r3, #139	; 0x8b
 80082b2:	2001      	movs	r0, #1
 80082b4:	602b      	str	r3, [r5, #0]
 80082b6:	4240      	negs	r0, r0
 80082b8:	b01d      	add	sp, #116	; 0x74
 80082ba:	bc30      	pop	{r4, r5}
 80082bc:	bc08      	pop	{r3}
 80082be:	b002      	add	sp, #8
 80082c0:	4718      	bx	r3
 80082c2:	2382      	movs	r3, #130	; 0x82
 80082c4:	466a      	mov	r2, sp
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	8293      	strh	r3, [r2, #20]
 80082ca:	2300      	movs	r3, #0
 80082cc:	9002      	str	r0, [sp, #8]
 80082ce:	9006      	str	r0, [sp, #24]
 80082d0:	4299      	cmp	r1, r3
 80082d2:	d000      	beq.n	80082d6 <sniprintf+0x36>
 80082d4:	1e4b      	subs	r3, r1, #1
 80082d6:	9304      	str	r3, [sp, #16]
 80082d8:	9307      	str	r3, [sp, #28]
 80082da:	2301      	movs	r3, #1
 80082dc:	466a      	mov	r2, sp
 80082de:	425b      	negs	r3, r3
 80082e0:	82d3      	strh	r3, [r2, #22]
 80082e2:	0028      	movs	r0, r5
 80082e4:	ab21      	add	r3, sp, #132	; 0x84
 80082e6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80082e8:	a902      	add	r1, sp, #8
 80082ea:	9301      	str	r3, [sp, #4]
 80082ec:	f002 f916 	bl	800a51c <_svfiprintf_r>
 80082f0:	1c43      	adds	r3, r0, #1
 80082f2:	da01      	bge.n	80082f8 <sniprintf+0x58>
 80082f4:	238b      	movs	r3, #139	; 0x8b
 80082f6:	602b      	str	r3, [r5, #0]
 80082f8:	2c00      	cmp	r4, #0
 80082fa:	d0dd      	beq.n	80082b8 <sniprintf+0x18>
 80082fc:	2200      	movs	r2, #0
 80082fe:	9b02      	ldr	r3, [sp, #8]
 8008300:	701a      	strb	r2, [r3, #0]
 8008302:	e7d9      	b.n	80082b8 <sniprintf+0x18>
 8008304:	200001e0 	.word	0x200001e0

08008308 <siprintf>:
 8008308:	b40e      	push	{r1, r2, r3}
 800830a:	b500      	push	{lr}
 800830c:	490b      	ldr	r1, [pc, #44]	; (800833c <siprintf+0x34>)
 800830e:	b09c      	sub	sp, #112	; 0x70
 8008310:	ab1d      	add	r3, sp, #116	; 0x74
 8008312:	9002      	str	r0, [sp, #8]
 8008314:	9006      	str	r0, [sp, #24]
 8008316:	9107      	str	r1, [sp, #28]
 8008318:	9104      	str	r1, [sp, #16]
 800831a:	4809      	ldr	r0, [pc, #36]	; (8008340 <siprintf+0x38>)
 800831c:	4909      	ldr	r1, [pc, #36]	; (8008344 <siprintf+0x3c>)
 800831e:	cb04      	ldmia	r3!, {r2}
 8008320:	9105      	str	r1, [sp, #20]
 8008322:	6800      	ldr	r0, [r0, #0]
 8008324:	a902      	add	r1, sp, #8
 8008326:	9301      	str	r3, [sp, #4]
 8008328:	f002 f8f8 	bl	800a51c <_svfiprintf_r>
 800832c:	2200      	movs	r2, #0
 800832e:	9b02      	ldr	r3, [sp, #8]
 8008330:	701a      	strb	r2, [r3, #0]
 8008332:	b01c      	add	sp, #112	; 0x70
 8008334:	bc08      	pop	{r3}
 8008336:	b003      	add	sp, #12
 8008338:	4718      	bx	r3
 800833a:	46c0      	nop			; (mov r8, r8)
 800833c:	7fffffff 	.word	0x7fffffff
 8008340:	200001e0 	.word	0x200001e0
 8008344:	ffff0208 	.word	0xffff0208

08008348 <siscanf>:
 8008348:	b40e      	push	{r1, r2, r3}
 800834a:	b530      	push	{r4, r5, lr}
 800834c:	2381      	movs	r3, #129	; 0x81
 800834e:	b09c      	sub	sp, #112	; 0x70
 8008350:	466a      	mov	r2, sp
 8008352:	ac1f      	add	r4, sp, #124	; 0x7c
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	cc20      	ldmia	r4!, {r5}
 8008358:	8293      	strh	r3, [r2, #20]
 800835a:	9002      	str	r0, [sp, #8]
 800835c:	9006      	str	r0, [sp, #24]
 800835e:	f7f7 fed1 	bl	8000104 <strlen>
 8008362:	4b0b      	ldr	r3, [pc, #44]	; (8008390 <siscanf+0x48>)
 8008364:	466a      	mov	r2, sp
 8008366:	930b      	str	r3, [sp, #44]	; 0x2c
 8008368:	2300      	movs	r3, #0
 800836a:	9003      	str	r0, [sp, #12]
 800836c:	9007      	str	r0, [sp, #28]
 800836e:	4809      	ldr	r0, [pc, #36]	; (8008394 <siscanf+0x4c>)
 8008370:	930f      	str	r3, [sp, #60]	; 0x3c
 8008372:	9314      	str	r3, [sp, #80]	; 0x50
 8008374:	3b01      	subs	r3, #1
 8008376:	82d3      	strh	r3, [r2, #22]
 8008378:	a902      	add	r1, sp, #8
 800837a:	0023      	movs	r3, r4
 800837c:	002a      	movs	r2, r5
 800837e:	6800      	ldr	r0, [r0, #0]
 8008380:	9401      	str	r4, [sp, #4]
 8008382:	f002 fa27 	bl	800a7d4 <__ssvfiscanf_r>
 8008386:	b01c      	add	sp, #112	; 0x70
 8008388:	bc30      	pop	{r4, r5}
 800838a:	bc08      	pop	{r3}
 800838c:	b003      	add	sp, #12
 800838e:	4718      	bx	r3
 8008390:	080083c1 	.word	0x080083c1
 8008394:	200001e0 	.word	0x200001e0

08008398 <__sread>:
 8008398:	b570      	push	{r4, r5, r6, lr}
 800839a:	000c      	movs	r4, r1
 800839c:	250e      	movs	r5, #14
 800839e:	5f49      	ldrsh	r1, [r1, r5]
 80083a0:	f000 f8b6 	bl	8008510 <_read_r>
 80083a4:	2800      	cmp	r0, #0
 80083a6:	db03      	blt.n	80083b0 <__sread+0x18>
 80083a8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80083aa:	181b      	adds	r3, r3, r0
 80083ac:	6563      	str	r3, [r4, #84]	; 0x54
 80083ae:	bd70      	pop	{r4, r5, r6, pc}
 80083b0:	89a3      	ldrh	r3, [r4, #12]
 80083b2:	4a02      	ldr	r2, [pc, #8]	; (80083bc <__sread+0x24>)
 80083b4:	4013      	ands	r3, r2
 80083b6:	81a3      	strh	r3, [r4, #12]
 80083b8:	e7f9      	b.n	80083ae <__sread+0x16>
 80083ba:	46c0      	nop			; (mov r8, r8)
 80083bc:	ffffefff 	.word	0xffffefff

080083c0 <__seofread>:
 80083c0:	2000      	movs	r0, #0
 80083c2:	4770      	bx	lr

080083c4 <__swrite>:
 80083c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083c6:	001f      	movs	r7, r3
 80083c8:	898b      	ldrh	r3, [r1, #12]
 80083ca:	0005      	movs	r5, r0
 80083cc:	000c      	movs	r4, r1
 80083ce:	0016      	movs	r6, r2
 80083d0:	05db      	lsls	r3, r3, #23
 80083d2:	d505      	bpl.n	80083e0 <__swrite+0x1c>
 80083d4:	230e      	movs	r3, #14
 80083d6:	5ec9      	ldrsh	r1, [r1, r3]
 80083d8:	2200      	movs	r2, #0
 80083da:	2302      	movs	r3, #2
 80083dc:	f000 f884 	bl	80084e8 <_lseek_r>
 80083e0:	89a3      	ldrh	r3, [r4, #12]
 80083e2:	4a05      	ldr	r2, [pc, #20]	; (80083f8 <__swrite+0x34>)
 80083e4:	0028      	movs	r0, r5
 80083e6:	4013      	ands	r3, r2
 80083e8:	81a3      	strh	r3, [r4, #12]
 80083ea:	0032      	movs	r2, r6
 80083ec:	230e      	movs	r3, #14
 80083ee:	5ee1      	ldrsh	r1, [r4, r3]
 80083f0:	003b      	movs	r3, r7
 80083f2:	f000 f8b3 	bl	800855c <_write_r>
 80083f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083f8:	ffffefff 	.word	0xffffefff

080083fc <__sseek>:
 80083fc:	b570      	push	{r4, r5, r6, lr}
 80083fe:	000c      	movs	r4, r1
 8008400:	250e      	movs	r5, #14
 8008402:	5f49      	ldrsh	r1, [r1, r5]
 8008404:	f000 f870 	bl	80084e8 <_lseek_r>
 8008408:	89a3      	ldrh	r3, [r4, #12]
 800840a:	1c42      	adds	r2, r0, #1
 800840c:	d103      	bne.n	8008416 <__sseek+0x1a>
 800840e:	4a05      	ldr	r2, [pc, #20]	; (8008424 <__sseek+0x28>)
 8008410:	4013      	ands	r3, r2
 8008412:	81a3      	strh	r3, [r4, #12]
 8008414:	bd70      	pop	{r4, r5, r6, pc}
 8008416:	2280      	movs	r2, #128	; 0x80
 8008418:	0152      	lsls	r2, r2, #5
 800841a:	4313      	orrs	r3, r2
 800841c:	81a3      	strh	r3, [r4, #12]
 800841e:	6560      	str	r0, [r4, #84]	; 0x54
 8008420:	e7f8      	b.n	8008414 <__sseek+0x18>
 8008422:	46c0      	nop			; (mov r8, r8)
 8008424:	ffffefff 	.word	0xffffefff

08008428 <__sclose>:
 8008428:	b510      	push	{r4, lr}
 800842a:	230e      	movs	r3, #14
 800842c:	5ec9      	ldrsh	r1, [r1, r3]
 800842e:	f000 f849 	bl	80084c4 <_close_r>
 8008432:	bd10      	pop	{r4, pc}

08008434 <memset>:
 8008434:	0003      	movs	r3, r0
 8008436:	1882      	adds	r2, r0, r2
 8008438:	4293      	cmp	r3, r2
 800843a:	d100      	bne.n	800843e <memset+0xa>
 800843c:	4770      	bx	lr
 800843e:	7019      	strb	r1, [r3, #0]
 8008440:	3301      	adds	r3, #1
 8008442:	e7f9      	b.n	8008438 <memset+0x4>

08008444 <strncmp>:
 8008444:	b530      	push	{r4, r5, lr}
 8008446:	0005      	movs	r5, r0
 8008448:	1e10      	subs	r0, r2, #0
 800844a:	d00b      	beq.n	8008464 <strncmp+0x20>
 800844c:	2400      	movs	r4, #0
 800844e:	3a01      	subs	r2, #1
 8008450:	5d2b      	ldrb	r3, [r5, r4]
 8008452:	5d08      	ldrb	r0, [r1, r4]
 8008454:	4283      	cmp	r3, r0
 8008456:	d104      	bne.n	8008462 <strncmp+0x1e>
 8008458:	42a2      	cmp	r2, r4
 800845a:	d002      	beq.n	8008462 <strncmp+0x1e>
 800845c:	3401      	adds	r4, #1
 800845e:	2b00      	cmp	r3, #0
 8008460:	d1f6      	bne.n	8008450 <strncmp+0xc>
 8008462:	1a18      	subs	r0, r3, r0
 8008464:	bd30      	pop	{r4, r5, pc}

08008466 <strncpy>:
 8008466:	0003      	movs	r3, r0
 8008468:	b530      	push	{r4, r5, lr}
 800846a:	001d      	movs	r5, r3
 800846c:	2a00      	cmp	r2, #0
 800846e:	d006      	beq.n	800847e <strncpy+0x18>
 8008470:	780c      	ldrb	r4, [r1, #0]
 8008472:	3a01      	subs	r2, #1
 8008474:	3301      	adds	r3, #1
 8008476:	702c      	strb	r4, [r5, #0]
 8008478:	3101      	adds	r1, #1
 800847a:	2c00      	cmp	r4, #0
 800847c:	d1f5      	bne.n	800846a <strncpy+0x4>
 800847e:	2100      	movs	r1, #0
 8008480:	189a      	adds	r2, r3, r2
 8008482:	4293      	cmp	r3, r2
 8008484:	d100      	bne.n	8008488 <strncpy+0x22>
 8008486:	bd30      	pop	{r4, r5, pc}
 8008488:	7019      	strb	r1, [r3, #0]
 800848a:	3301      	adds	r3, #1
 800848c:	e7f9      	b.n	8008482 <strncpy+0x1c>

0800848e <strstr>:
 800848e:	780a      	ldrb	r2, [r1, #0]
 8008490:	b530      	push	{r4, r5, lr}
 8008492:	2a00      	cmp	r2, #0
 8008494:	d10c      	bne.n	80084b0 <strstr+0x22>
 8008496:	bd30      	pop	{r4, r5, pc}
 8008498:	429a      	cmp	r2, r3
 800849a:	d108      	bne.n	80084ae <strstr+0x20>
 800849c:	2301      	movs	r3, #1
 800849e:	5ccc      	ldrb	r4, [r1, r3]
 80084a0:	2c00      	cmp	r4, #0
 80084a2:	d0f8      	beq.n	8008496 <strstr+0x8>
 80084a4:	5cc5      	ldrb	r5, [r0, r3]
 80084a6:	42a5      	cmp	r5, r4
 80084a8:	d101      	bne.n	80084ae <strstr+0x20>
 80084aa:	3301      	adds	r3, #1
 80084ac:	e7f7      	b.n	800849e <strstr+0x10>
 80084ae:	3001      	adds	r0, #1
 80084b0:	7803      	ldrb	r3, [r0, #0]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d1f0      	bne.n	8008498 <strstr+0xa>
 80084b6:	0018      	movs	r0, r3
 80084b8:	e7ed      	b.n	8008496 <strstr+0x8>
	...

080084bc <_localeconv_r>:
 80084bc:	4800      	ldr	r0, [pc, #0]	; (80084c0 <_localeconv_r+0x4>)
 80084be:	4770      	bx	lr
 80084c0:	20000118 	.word	0x20000118

080084c4 <_close_r>:
 80084c4:	2300      	movs	r3, #0
 80084c6:	b570      	push	{r4, r5, r6, lr}
 80084c8:	4d06      	ldr	r5, [pc, #24]	; (80084e4 <_close_r+0x20>)
 80084ca:	0004      	movs	r4, r0
 80084cc:	0008      	movs	r0, r1
 80084ce:	602b      	str	r3, [r5, #0]
 80084d0:	f7fa fe23 	bl	800311a <_close>
 80084d4:	1c43      	adds	r3, r0, #1
 80084d6:	d103      	bne.n	80084e0 <_close_r+0x1c>
 80084d8:	682b      	ldr	r3, [r5, #0]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d000      	beq.n	80084e0 <_close_r+0x1c>
 80084de:	6023      	str	r3, [r4, #0]
 80084e0:	bd70      	pop	{r4, r5, r6, pc}
 80084e2:	46c0      	nop			; (mov r8, r8)
 80084e4:	20000780 	.word	0x20000780

080084e8 <_lseek_r>:
 80084e8:	b570      	push	{r4, r5, r6, lr}
 80084ea:	0004      	movs	r4, r0
 80084ec:	0008      	movs	r0, r1
 80084ee:	0011      	movs	r1, r2
 80084f0:	001a      	movs	r2, r3
 80084f2:	2300      	movs	r3, #0
 80084f4:	4d05      	ldr	r5, [pc, #20]	; (800850c <_lseek_r+0x24>)
 80084f6:	602b      	str	r3, [r5, #0]
 80084f8:	f7fa fe30 	bl	800315c <_lseek>
 80084fc:	1c43      	adds	r3, r0, #1
 80084fe:	d103      	bne.n	8008508 <_lseek_r+0x20>
 8008500:	682b      	ldr	r3, [r5, #0]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d000      	beq.n	8008508 <_lseek_r+0x20>
 8008506:	6023      	str	r3, [r4, #0]
 8008508:	bd70      	pop	{r4, r5, r6, pc}
 800850a:	46c0      	nop			; (mov r8, r8)
 800850c:	20000780 	.word	0x20000780

08008510 <_read_r>:
 8008510:	b570      	push	{r4, r5, r6, lr}
 8008512:	0004      	movs	r4, r0
 8008514:	0008      	movs	r0, r1
 8008516:	0011      	movs	r1, r2
 8008518:	001a      	movs	r2, r3
 800851a:	2300      	movs	r3, #0
 800851c:	4d05      	ldr	r5, [pc, #20]	; (8008534 <_read_r+0x24>)
 800851e:	602b      	str	r3, [r5, #0]
 8008520:	f7fa fdc2 	bl	80030a8 <_read>
 8008524:	1c43      	adds	r3, r0, #1
 8008526:	d103      	bne.n	8008530 <_read_r+0x20>
 8008528:	682b      	ldr	r3, [r5, #0]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d000      	beq.n	8008530 <_read_r+0x20>
 800852e:	6023      	str	r3, [r4, #0]
 8008530:	bd70      	pop	{r4, r5, r6, pc}
 8008532:	46c0      	nop			; (mov r8, r8)
 8008534:	20000780 	.word	0x20000780

08008538 <_sbrk_r>:
 8008538:	2300      	movs	r3, #0
 800853a:	b570      	push	{r4, r5, r6, lr}
 800853c:	4d06      	ldr	r5, [pc, #24]	; (8008558 <_sbrk_r+0x20>)
 800853e:	0004      	movs	r4, r0
 8008540:	0008      	movs	r0, r1
 8008542:	602b      	str	r3, [r5, #0]
 8008544:	f7fa fe16 	bl	8003174 <_sbrk>
 8008548:	1c43      	adds	r3, r0, #1
 800854a:	d103      	bne.n	8008554 <_sbrk_r+0x1c>
 800854c:	682b      	ldr	r3, [r5, #0]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d000      	beq.n	8008554 <_sbrk_r+0x1c>
 8008552:	6023      	str	r3, [r4, #0]
 8008554:	bd70      	pop	{r4, r5, r6, pc}
 8008556:	46c0      	nop			; (mov r8, r8)
 8008558:	20000780 	.word	0x20000780

0800855c <_write_r>:
 800855c:	b570      	push	{r4, r5, r6, lr}
 800855e:	0004      	movs	r4, r0
 8008560:	0008      	movs	r0, r1
 8008562:	0011      	movs	r1, r2
 8008564:	001a      	movs	r2, r3
 8008566:	2300      	movs	r3, #0
 8008568:	4d05      	ldr	r5, [pc, #20]	; (8008580 <_write_r+0x24>)
 800856a:	602b      	str	r3, [r5, #0]
 800856c:	f7fa fdb9 	bl	80030e2 <_write>
 8008570:	1c43      	adds	r3, r0, #1
 8008572:	d103      	bne.n	800857c <_write_r+0x20>
 8008574:	682b      	ldr	r3, [r5, #0]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d000      	beq.n	800857c <_write_r+0x20>
 800857a:	6023      	str	r3, [r4, #0]
 800857c:	bd70      	pop	{r4, r5, r6, pc}
 800857e:	46c0      	nop			; (mov r8, r8)
 8008580:	20000780 	.word	0x20000780

08008584 <__errno>:
 8008584:	4b01      	ldr	r3, [pc, #4]	; (800858c <__errno+0x8>)
 8008586:	6818      	ldr	r0, [r3, #0]
 8008588:	4770      	bx	lr
 800858a:	46c0      	nop			; (mov r8, r8)
 800858c:	200001e0 	.word	0x200001e0

08008590 <__libc_init_array>:
 8008590:	b570      	push	{r4, r5, r6, lr}
 8008592:	2600      	movs	r6, #0
 8008594:	4c0c      	ldr	r4, [pc, #48]	; (80085c8 <__libc_init_array+0x38>)
 8008596:	4d0d      	ldr	r5, [pc, #52]	; (80085cc <__libc_init_array+0x3c>)
 8008598:	1b64      	subs	r4, r4, r5
 800859a:	10a4      	asrs	r4, r4, #2
 800859c:	42a6      	cmp	r6, r4
 800859e:	d109      	bne.n	80085b4 <__libc_init_array+0x24>
 80085a0:	2600      	movs	r6, #0
 80085a2:	f003 f94f 	bl	800b844 <_init>
 80085a6:	4c0a      	ldr	r4, [pc, #40]	; (80085d0 <__libc_init_array+0x40>)
 80085a8:	4d0a      	ldr	r5, [pc, #40]	; (80085d4 <__libc_init_array+0x44>)
 80085aa:	1b64      	subs	r4, r4, r5
 80085ac:	10a4      	asrs	r4, r4, #2
 80085ae:	42a6      	cmp	r6, r4
 80085b0:	d105      	bne.n	80085be <__libc_init_array+0x2e>
 80085b2:	bd70      	pop	{r4, r5, r6, pc}
 80085b4:	00b3      	lsls	r3, r6, #2
 80085b6:	58eb      	ldr	r3, [r5, r3]
 80085b8:	4798      	blx	r3
 80085ba:	3601      	adds	r6, #1
 80085bc:	e7ee      	b.n	800859c <__libc_init_array+0xc>
 80085be:	00b3      	lsls	r3, r6, #2
 80085c0:	58eb      	ldr	r3, [r5, r3]
 80085c2:	4798      	blx	r3
 80085c4:	3601      	adds	r6, #1
 80085c6:	e7f2      	b.n	80085ae <__libc_init_array+0x1e>
 80085c8:	0800be1c 	.word	0x0800be1c
 80085cc:	0800be1c 	.word	0x0800be1c
 80085d0:	0800be20 	.word	0x0800be20
 80085d4:	0800be1c 	.word	0x0800be1c

080085d8 <__retarget_lock_init_recursive>:
 80085d8:	4770      	bx	lr

080085da <__retarget_lock_acquire_recursive>:
 80085da:	4770      	bx	lr

080085dc <__retarget_lock_release_recursive>:
 80085dc:	4770      	bx	lr

080085de <memchr>:
 80085de:	b2c9      	uxtb	r1, r1
 80085e0:	1882      	adds	r2, r0, r2
 80085e2:	4290      	cmp	r0, r2
 80085e4:	d101      	bne.n	80085ea <memchr+0xc>
 80085e6:	2000      	movs	r0, #0
 80085e8:	4770      	bx	lr
 80085ea:	7803      	ldrb	r3, [r0, #0]
 80085ec:	428b      	cmp	r3, r1
 80085ee:	d0fb      	beq.n	80085e8 <memchr+0xa>
 80085f0:	3001      	adds	r0, #1
 80085f2:	e7f6      	b.n	80085e2 <memchr+0x4>

080085f4 <memcpy>:
 80085f4:	2300      	movs	r3, #0
 80085f6:	b510      	push	{r4, lr}
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d100      	bne.n	80085fe <memcpy+0xa>
 80085fc:	bd10      	pop	{r4, pc}
 80085fe:	5ccc      	ldrb	r4, [r1, r3]
 8008600:	54c4      	strb	r4, [r0, r3]
 8008602:	3301      	adds	r3, #1
 8008604:	e7f8      	b.n	80085f8 <memcpy+0x4>
	...

08008608 <nan>:
 8008608:	2000      	movs	r0, #0
 800860a:	4901      	ldr	r1, [pc, #4]	; (8008610 <nan+0x8>)
 800860c:	4770      	bx	lr
 800860e:	46c0      	nop			; (mov r8, r8)
 8008610:	7ff80000 	.word	0x7ff80000

08008614 <nanf>:
 8008614:	4800      	ldr	r0, [pc, #0]	; (8008618 <nanf+0x4>)
 8008616:	4770      	bx	lr
 8008618:	7fc00000 	.word	0x7fc00000

0800861c <quorem>:
 800861c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800861e:	6902      	ldr	r2, [r0, #16]
 8008620:	690b      	ldr	r3, [r1, #16]
 8008622:	b089      	sub	sp, #36	; 0x24
 8008624:	0007      	movs	r7, r0
 8008626:	9104      	str	r1, [sp, #16]
 8008628:	2000      	movs	r0, #0
 800862a:	429a      	cmp	r2, r3
 800862c:	db69      	blt.n	8008702 <quorem+0xe6>
 800862e:	3b01      	subs	r3, #1
 8008630:	009c      	lsls	r4, r3, #2
 8008632:	9301      	str	r3, [sp, #4]
 8008634:	000b      	movs	r3, r1
 8008636:	3314      	adds	r3, #20
 8008638:	9306      	str	r3, [sp, #24]
 800863a:	191b      	adds	r3, r3, r4
 800863c:	9305      	str	r3, [sp, #20]
 800863e:	003b      	movs	r3, r7
 8008640:	3314      	adds	r3, #20
 8008642:	9303      	str	r3, [sp, #12]
 8008644:	191c      	adds	r4, r3, r4
 8008646:	9b05      	ldr	r3, [sp, #20]
 8008648:	6826      	ldr	r6, [r4, #0]
 800864a:	681d      	ldr	r5, [r3, #0]
 800864c:	0030      	movs	r0, r6
 800864e:	3501      	adds	r5, #1
 8008650:	0029      	movs	r1, r5
 8008652:	f7f7 fd73 	bl	800013c <__udivsi3>
 8008656:	9002      	str	r0, [sp, #8]
 8008658:	42ae      	cmp	r6, r5
 800865a:	d329      	bcc.n	80086b0 <quorem+0x94>
 800865c:	9b06      	ldr	r3, [sp, #24]
 800865e:	2600      	movs	r6, #0
 8008660:	469c      	mov	ip, r3
 8008662:	9d03      	ldr	r5, [sp, #12]
 8008664:	9606      	str	r6, [sp, #24]
 8008666:	4662      	mov	r2, ip
 8008668:	ca08      	ldmia	r2!, {r3}
 800866a:	6828      	ldr	r0, [r5, #0]
 800866c:	4694      	mov	ip, r2
 800866e:	9a02      	ldr	r2, [sp, #8]
 8008670:	b299      	uxth	r1, r3
 8008672:	4351      	muls	r1, r2
 8008674:	0c1b      	lsrs	r3, r3, #16
 8008676:	4353      	muls	r3, r2
 8008678:	1989      	adds	r1, r1, r6
 800867a:	0c0a      	lsrs	r2, r1, #16
 800867c:	189b      	adds	r3, r3, r2
 800867e:	9307      	str	r3, [sp, #28]
 8008680:	0c1e      	lsrs	r6, r3, #16
 8008682:	9b06      	ldr	r3, [sp, #24]
 8008684:	b282      	uxth	r2, r0
 8008686:	18d2      	adds	r2, r2, r3
 8008688:	466b      	mov	r3, sp
 800868a:	b289      	uxth	r1, r1
 800868c:	8b9b      	ldrh	r3, [r3, #28]
 800868e:	1a52      	subs	r2, r2, r1
 8008690:	0c01      	lsrs	r1, r0, #16
 8008692:	1ac9      	subs	r1, r1, r3
 8008694:	1413      	asrs	r3, r2, #16
 8008696:	18cb      	adds	r3, r1, r3
 8008698:	1419      	asrs	r1, r3, #16
 800869a:	b292      	uxth	r2, r2
 800869c:	041b      	lsls	r3, r3, #16
 800869e:	4313      	orrs	r3, r2
 80086a0:	c508      	stmia	r5!, {r3}
 80086a2:	9b05      	ldr	r3, [sp, #20]
 80086a4:	9106      	str	r1, [sp, #24]
 80086a6:	4563      	cmp	r3, ip
 80086a8:	d2dd      	bcs.n	8008666 <quorem+0x4a>
 80086aa:	6823      	ldr	r3, [r4, #0]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d030      	beq.n	8008712 <quorem+0xf6>
 80086b0:	0038      	movs	r0, r7
 80086b2:	9904      	ldr	r1, [sp, #16]
 80086b4:	f001 fcda 	bl	800a06c <__mcmp>
 80086b8:	2800      	cmp	r0, #0
 80086ba:	db21      	blt.n	8008700 <quorem+0xe4>
 80086bc:	0038      	movs	r0, r7
 80086be:	2600      	movs	r6, #0
 80086c0:	9b02      	ldr	r3, [sp, #8]
 80086c2:	9c04      	ldr	r4, [sp, #16]
 80086c4:	3301      	adds	r3, #1
 80086c6:	9302      	str	r3, [sp, #8]
 80086c8:	3014      	adds	r0, #20
 80086ca:	3414      	adds	r4, #20
 80086cc:	6803      	ldr	r3, [r0, #0]
 80086ce:	cc02      	ldmia	r4!, {r1}
 80086d0:	b29d      	uxth	r5, r3
 80086d2:	19ad      	adds	r5, r5, r6
 80086d4:	b28a      	uxth	r2, r1
 80086d6:	1aaa      	subs	r2, r5, r2
 80086d8:	0c09      	lsrs	r1, r1, #16
 80086da:	0c1b      	lsrs	r3, r3, #16
 80086dc:	1a5b      	subs	r3, r3, r1
 80086de:	1411      	asrs	r1, r2, #16
 80086e0:	185b      	adds	r3, r3, r1
 80086e2:	141e      	asrs	r6, r3, #16
 80086e4:	b292      	uxth	r2, r2
 80086e6:	041b      	lsls	r3, r3, #16
 80086e8:	4313      	orrs	r3, r2
 80086ea:	c008      	stmia	r0!, {r3}
 80086ec:	9b05      	ldr	r3, [sp, #20]
 80086ee:	42a3      	cmp	r3, r4
 80086f0:	d2ec      	bcs.n	80086cc <quorem+0xb0>
 80086f2:	9b01      	ldr	r3, [sp, #4]
 80086f4:	9a03      	ldr	r2, [sp, #12]
 80086f6:	009b      	lsls	r3, r3, #2
 80086f8:	18d3      	adds	r3, r2, r3
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	2a00      	cmp	r2, #0
 80086fe:	d015      	beq.n	800872c <quorem+0x110>
 8008700:	9802      	ldr	r0, [sp, #8]
 8008702:	b009      	add	sp, #36	; 0x24
 8008704:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008706:	6823      	ldr	r3, [r4, #0]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d106      	bne.n	800871a <quorem+0xfe>
 800870c:	9b01      	ldr	r3, [sp, #4]
 800870e:	3b01      	subs	r3, #1
 8008710:	9301      	str	r3, [sp, #4]
 8008712:	9b03      	ldr	r3, [sp, #12]
 8008714:	3c04      	subs	r4, #4
 8008716:	42a3      	cmp	r3, r4
 8008718:	d3f5      	bcc.n	8008706 <quorem+0xea>
 800871a:	9b01      	ldr	r3, [sp, #4]
 800871c:	613b      	str	r3, [r7, #16]
 800871e:	e7c7      	b.n	80086b0 <quorem+0x94>
 8008720:	681a      	ldr	r2, [r3, #0]
 8008722:	2a00      	cmp	r2, #0
 8008724:	d106      	bne.n	8008734 <quorem+0x118>
 8008726:	9a01      	ldr	r2, [sp, #4]
 8008728:	3a01      	subs	r2, #1
 800872a:	9201      	str	r2, [sp, #4]
 800872c:	9a03      	ldr	r2, [sp, #12]
 800872e:	3b04      	subs	r3, #4
 8008730:	429a      	cmp	r2, r3
 8008732:	d3f5      	bcc.n	8008720 <quorem+0x104>
 8008734:	9b01      	ldr	r3, [sp, #4]
 8008736:	613b      	str	r3, [r7, #16]
 8008738:	e7e2      	b.n	8008700 <quorem+0xe4>
	...

0800873c <_dtoa_r>:
 800873c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800873e:	0014      	movs	r4, r2
 8008740:	001d      	movs	r5, r3
 8008742:	69c6      	ldr	r6, [r0, #28]
 8008744:	b09d      	sub	sp, #116	; 0x74
 8008746:	9408      	str	r4, [sp, #32]
 8008748:	9509      	str	r5, [sp, #36]	; 0x24
 800874a:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800874c:	9004      	str	r0, [sp, #16]
 800874e:	2e00      	cmp	r6, #0
 8008750:	d10f      	bne.n	8008772 <_dtoa_r+0x36>
 8008752:	2010      	movs	r0, #16
 8008754:	f7fd fec4 	bl	80064e0 <malloc>
 8008758:	9b04      	ldr	r3, [sp, #16]
 800875a:	1e02      	subs	r2, r0, #0
 800875c:	61d8      	str	r0, [r3, #28]
 800875e:	d104      	bne.n	800876a <_dtoa_r+0x2e>
 8008760:	21ef      	movs	r1, #239	; 0xef
 8008762:	4bc6      	ldr	r3, [pc, #792]	; (8008a7c <_dtoa_r+0x340>)
 8008764:	48c6      	ldr	r0, [pc, #792]	; (8008a80 <_dtoa_r+0x344>)
 8008766:	f002 fc45 	bl	800aff4 <__assert_func>
 800876a:	6046      	str	r6, [r0, #4]
 800876c:	6086      	str	r6, [r0, #8]
 800876e:	6006      	str	r6, [r0, #0]
 8008770:	60c6      	str	r6, [r0, #12]
 8008772:	9b04      	ldr	r3, [sp, #16]
 8008774:	69db      	ldr	r3, [r3, #28]
 8008776:	6819      	ldr	r1, [r3, #0]
 8008778:	2900      	cmp	r1, #0
 800877a:	d00b      	beq.n	8008794 <_dtoa_r+0x58>
 800877c:	685a      	ldr	r2, [r3, #4]
 800877e:	2301      	movs	r3, #1
 8008780:	4093      	lsls	r3, r2
 8008782:	604a      	str	r2, [r1, #4]
 8008784:	608b      	str	r3, [r1, #8]
 8008786:	9804      	ldr	r0, [sp, #16]
 8008788:	f001 f9e2 	bl	8009b50 <_Bfree>
 800878c:	2200      	movs	r2, #0
 800878e:	9b04      	ldr	r3, [sp, #16]
 8008790:	69db      	ldr	r3, [r3, #28]
 8008792:	601a      	str	r2, [r3, #0]
 8008794:	2d00      	cmp	r5, #0
 8008796:	da1e      	bge.n	80087d6 <_dtoa_r+0x9a>
 8008798:	2301      	movs	r3, #1
 800879a:	603b      	str	r3, [r7, #0]
 800879c:	006b      	lsls	r3, r5, #1
 800879e:	085b      	lsrs	r3, r3, #1
 80087a0:	9309      	str	r3, [sp, #36]	; 0x24
 80087a2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80087a4:	4bb7      	ldr	r3, [pc, #732]	; (8008a84 <_dtoa_r+0x348>)
 80087a6:	4ab7      	ldr	r2, [pc, #732]	; (8008a84 <_dtoa_r+0x348>)
 80087a8:	403b      	ands	r3, r7
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d116      	bne.n	80087dc <_dtoa_r+0xa0>
 80087ae:	4bb6      	ldr	r3, [pc, #728]	; (8008a88 <_dtoa_r+0x34c>)
 80087b0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80087b2:	6013      	str	r3, [r2, #0]
 80087b4:	033b      	lsls	r3, r7, #12
 80087b6:	0b1b      	lsrs	r3, r3, #12
 80087b8:	4323      	orrs	r3, r4
 80087ba:	d101      	bne.n	80087c0 <_dtoa_r+0x84>
 80087bc:	f000 fdb5 	bl	800932a <_dtoa_r+0xbee>
 80087c0:	4bb2      	ldr	r3, [pc, #712]	; (8008a8c <_dtoa_r+0x350>)
 80087c2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80087c4:	9306      	str	r3, [sp, #24]
 80087c6:	2a00      	cmp	r2, #0
 80087c8:	d002      	beq.n	80087d0 <_dtoa_r+0x94>
 80087ca:	4bb1      	ldr	r3, [pc, #708]	; (8008a90 <_dtoa_r+0x354>)
 80087cc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80087ce:	6013      	str	r3, [r2, #0]
 80087d0:	9806      	ldr	r0, [sp, #24]
 80087d2:	b01d      	add	sp, #116	; 0x74
 80087d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087d6:	2300      	movs	r3, #0
 80087d8:	603b      	str	r3, [r7, #0]
 80087da:	e7e2      	b.n	80087a2 <_dtoa_r+0x66>
 80087dc:	9a08      	ldr	r2, [sp, #32]
 80087de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087e0:	9210      	str	r2, [sp, #64]	; 0x40
 80087e2:	9311      	str	r3, [sp, #68]	; 0x44
 80087e4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80087e6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80087e8:	2200      	movs	r2, #0
 80087ea:	2300      	movs	r3, #0
 80087ec:	f7f7 fe2c 	bl	8000448 <__aeabi_dcmpeq>
 80087f0:	1e06      	subs	r6, r0, #0
 80087f2:	d009      	beq.n	8008808 <_dtoa_r+0xcc>
 80087f4:	2301      	movs	r3, #1
 80087f6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80087f8:	6013      	str	r3, [r2, #0]
 80087fa:	4ba6      	ldr	r3, [pc, #664]	; (8008a94 <_dtoa_r+0x358>)
 80087fc:	9306      	str	r3, [sp, #24]
 80087fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008800:	2b00      	cmp	r3, #0
 8008802:	d0e5      	beq.n	80087d0 <_dtoa_r+0x94>
 8008804:	4ba4      	ldr	r3, [pc, #656]	; (8008a98 <_dtoa_r+0x35c>)
 8008806:	e7e1      	b.n	80087cc <_dtoa_r+0x90>
 8008808:	ab1a      	add	r3, sp, #104	; 0x68
 800880a:	9301      	str	r3, [sp, #4]
 800880c:	ab1b      	add	r3, sp, #108	; 0x6c
 800880e:	9300      	str	r3, [sp, #0]
 8008810:	9804      	ldr	r0, [sp, #16]
 8008812:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008814:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008816:	f001 fd45 	bl	800a2a4 <__d2b>
 800881a:	007a      	lsls	r2, r7, #1
 800881c:	9005      	str	r0, [sp, #20]
 800881e:	0d52      	lsrs	r2, r2, #21
 8008820:	d100      	bne.n	8008824 <_dtoa_r+0xe8>
 8008822:	e07b      	b.n	800891c <_dtoa_r+0x1e0>
 8008824:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008826:	9617      	str	r6, [sp, #92]	; 0x5c
 8008828:	0319      	lsls	r1, r3, #12
 800882a:	4b9c      	ldr	r3, [pc, #624]	; (8008a9c <_dtoa_r+0x360>)
 800882c:	0b09      	lsrs	r1, r1, #12
 800882e:	430b      	orrs	r3, r1
 8008830:	499b      	ldr	r1, [pc, #620]	; (8008aa0 <_dtoa_r+0x364>)
 8008832:	1857      	adds	r7, r2, r1
 8008834:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008836:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008838:	0019      	movs	r1, r3
 800883a:	2200      	movs	r2, #0
 800883c:	4b99      	ldr	r3, [pc, #612]	; (8008aa4 <_dtoa_r+0x368>)
 800883e:	f7f9 f9a9 	bl	8001b94 <__aeabi_dsub>
 8008842:	4a99      	ldr	r2, [pc, #612]	; (8008aa8 <_dtoa_r+0x36c>)
 8008844:	4b99      	ldr	r3, [pc, #612]	; (8008aac <_dtoa_r+0x370>)
 8008846:	f7f8 fee3 	bl	8001610 <__aeabi_dmul>
 800884a:	4a99      	ldr	r2, [pc, #612]	; (8008ab0 <_dtoa_r+0x374>)
 800884c:	4b99      	ldr	r3, [pc, #612]	; (8008ab4 <_dtoa_r+0x378>)
 800884e:	f7f7 ff85 	bl	800075c <__aeabi_dadd>
 8008852:	0004      	movs	r4, r0
 8008854:	0038      	movs	r0, r7
 8008856:	000d      	movs	r5, r1
 8008858:	f7f9 fd72 	bl	8002340 <__aeabi_i2d>
 800885c:	4a96      	ldr	r2, [pc, #600]	; (8008ab8 <_dtoa_r+0x37c>)
 800885e:	4b97      	ldr	r3, [pc, #604]	; (8008abc <_dtoa_r+0x380>)
 8008860:	f7f8 fed6 	bl	8001610 <__aeabi_dmul>
 8008864:	0002      	movs	r2, r0
 8008866:	000b      	movs	r3, r1
 8008868:	0020      	movs	r0, r4
 800886a:	0029      	movs	r1, r5
 800886c:	f7f7 ff76 	bl	800075c <__aeabi_dadd>
 8008870:	0004      	movs	r4, r0
 8008872:	000d      	movs	r5, r1
 8008874:	f7f9 fd2e 	bl	80022d4 <__aeabi_d2iz>
 8008878:	2200      	movs	r2, #0
 800887a:	9003      	str	r0, [sp, #12]
 800887c:	2300      	movs	r3, #0
 800887e:	0020      	movs	r0, r4
 8008880:	0029      	movs	r1, r5
 8008882:	f7f7 fde7 	bl	8000454 <__aeabi_dcmplt>
 8008886:	2800      	cmp	r0, #0
 8008888:	d00b      	beq.n	80088a2 <_dtoa_r+0x166>
 800888a:	9803      	ldr	r0, [sp, #12]
 800888c:	f7f9 fd58 	bl	8002340 <__aeabi_i2d>
 8008890:	002b      	movs	r3, r5
 8008892:	0022      	movs	r2, r4
 8008894:	f7f7 fdd8 	bl	8000448 <__aeabi_dcmpeq>
 8008898:	4243      	negs	r3, r0
 800889a:	4158      	adcs	r0, r3
 800889c:	9b03      	ldr	r3, [sp, #12]
 800889e:	1a1b      	subs	r3, r3, r0
 80088a0:	9303      	str	r3, [sp, #12]
 80088a2:	2301      	movs	r3, #1
 80088a4:	9316      	str	r3, [sp, #88]	; 0x58
 80088a6:	9b03      	ldr	r3, [sp, #12]
 80088a8:	2b16      	cmp	r3, #22
 80088aa:	d810      	bhi.n	80088ce <_dtoa_r+0x192>
 80088ac:	9810      	ldr	r0, [sp, #64]	; 0x40
 80088ae:	9911      	ldr	r1, [sp, #68]	; 0x44
 80088b0:	9a03      	ldr	r2, [sp, #12]
 80088b2:	4b83      	ldr	r3, [pc, #524]	; (8008ac0 <_dtoa_r+0x384>)
 80088b4:	00d2      	lsls	r2, r2, #3
 80088b6:	189b      	adds	r3, r3, r2
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	f7f7 fdca 	bl	8000454 <__aeabi_dcmplt>
 80088c0:	2800      	cmp	r0, #0
 80088c2:	d047      	beq.n	8008954 <_dtoa_r+0x218>
 80088c4:	9b03      	ldr	r3, [sp, #12]
 80088c6:	3b01      	subs	r3, #1
 80088c8:	9303      	str	r3, [sp, #12]
 80088ca:	2300      	movs	r3, #0
 80088cc:	9316      	str	r3, [sp, #88]	; 0x58
 80088ce:	2200      	movs	r2, #0
 80088d0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80088d2:	920a      	str	r2, [sp, #40]	; 0x28
 80088d4:	1bdb      	subs	r3, r3, r7
 80088d6:	1e5a      	subs	r2, r3, #1
 80088d8:	d53e      	bpl.n	8008958 <_dtoa_r+0x21c>
 80088da:	2201      	movs	r2, #1
 80088dc:	1ad3      	subs	r3, r2, r3
 80088de:	930a      	str	r3, [sp, #40]	; 0x28
 80088e0:	2300      	movs	r3, #0
 80088e2:	930c      	str	r3, [sp, #48]	; 0x30
 80088e4:	9b03      	ldr	r3, [sp, #12]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	db38      	blt.n	800895c <_dtoa_r+0x220>
 80088ea:	9a03      	ldr	r2, [sp, #12]
 80088ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088ee:	4694      	mov	ip, r2
 80088f0:	4463      	add	r3, ip
 80088f2:	930c      	str	r3, [sp, #48]	; 0x30
 80088f4:	2300      	movs	r3, #0
 80088f6:	9213      	str	r2, [sp, #76]	; 0x4c
 80088f8:	930d      	str	r3, [sp, #52]	; 0x34
 80088fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80088fc:	2401      	movs	r4, #1
 80088fe:	2b09      	cmp	r3, #9
 8008900:	d867      	bhi.n	80089d2 <_dtoa_r+0x296>
 8008902:	2b05      	cmp	r3, #5
 8008904:	dd02      	ble.n	800890c <_dtoa_r+0x1d0>
 8008906:	2400      	movs	r4, #0
 8008908:	3b04      	subs	r3, #4
 800890a:	9322      	str	r3, [sp, #136]	; 0x88
 800890c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800890e:	1e98      	subs	r0, r3, #2
 8008910:	2803      	cmp	r0, #3
 8008912:	d867      	bhi.n	80089e4 <_dtoa_r+0x2a8>
 8008914:	f7f7 fbfe 	bl	8000114 <__gnu_thumb1_case_uqi>
 8008918:	5b383a2b 	.word	0x5b383a2b
 800891c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800891e:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8008920:	18f6      	adds	r6, r6, r3
 8008922:	4b68      	ldr	r3, [pc, #416]	; (8008ac4 <_dtoa_r+0x388>)
 8008924:	18f2      	adds	r2, r6, r3
 8008926:	2a20      	cmp	r2, #32
 8008928:	dd0f      	ble.n	800894a <_dtoa_r+0x20e>
 800892a:	2340      	movs	r3, #64	; 0x40
 800892c:	1a9b      	subs	r3, r3, r2
 800892e:	409f      	lsls	r7, r3
 8008930:	4b65      	ldr	r3, [pc, #404]	; (8008ac8 <_dtoa_r+0x38c>)
 8008932:	0038      	movs	r0, r7
 8008934:	18f3      	adds	r3, r6, r3
 8008936:	40dc      	lsrs	r4, r3
 8008938:	4320      	orrs	r0, r4
 800893a:	f7f9 fd31 	bl	80023a0 <__aeabi_ui2d>
 800893e:	2201      	movs	r2, #1
 8008940:	4b62      	ldr	r3, [pc, #392]	; (8008acc <_dtoa_r+0x390>)
 8008942:	1e77      	subs	r7, r6, #1
 8008944:	18cb      	adds	r3, r1, r3
 8008946:	9217      	str	r2, [sp, #92]	; 0x5c
 8008948:	e776      	b.n	8008838 <_dtoa_r+0xfc>
 800894a:	2320      	movs	r3, #32
 800894c:	0020      	movs	r0, r4
 800894e:	1a9b      	subs	r3, r3, r2
 8008950:	4098      	lsls	r0, r3
 8008952:	e7f2      	b.n	800893a <_dtoa_r+0x1fe>
 8008954:	9016      	str	r0, [sp, #88]	; 0x58
 8008956:	e7ba      	b.n	80088ce <_dtoa_r+0x192>
 8008958:	920c      	str	r2, [sp, #48]	; 0x30
 800895a:	e7c3      	b.n	80088e4 <_dtoa_r+0x1a8>
 800895c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800895e:	9a03      	ldr	r2, [sp, #12]
 8008960:	1a9b      	subs	r3, r3, r2
 8008962:	930a      	str	r3, [sp, #40]	; 0x28
 8008964:	4253      	negs	r3, r2
 8008966:	930d      	str	r3, [sp, #52]	; 0x34
 8008968:	2300      	movs	r3, #0
 800896a:	9313      	str	r3, [sp, #76]	; 0x4c
 800896c:	e7c5      	b.n	80088fa <_dtoa_r+0x1be>
 800896e:	2300      	movs	r3, #0
 8008970:	930f      	str	r3, [sp, #60]	; 0x3c
 8008972:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008974:	930b      	str	r3, [sp, #44]	; 0x2c
 8008976:	9307      	str	r3, [sp, #28]
 8008978:	2b00      	cmp	r3, #0
 800897a:	dc13      	bgt.n	80089a4 <_dtoa_r+0x268>
 800897c:	2301      	movs	r3, #1
 800897e:	001a      	movs	r2, r3
 8008980:	930b      	str	r3, [sp, #44]	; 0x2c
 8008982:	9307      	str	r3, [sp, #28]
 8008984:	9223      	str	r2, [sp, #140]	; 0x8c
 8008986:	e00d      	b.n	80089a4 <_dtoa_r+0x268>
 8008988:	2301      	movs	r3, #1
 800898a:	e7f1      	b.n	8008970 <_dtoa_r+0x234>
 800898c:	2300      	movs	r3, #0
 800898e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008990:	930f      	str	r3, [sp, #60]	; 0x3c
 8008992:	4694      	mov	ip, r2
 8008994:	9b03      	ldr	r3, [sp, #12]
 8008996:	4463      	add	r3, ip
 8008998:	930b      	str	r3, [sp, #44]	; 0x2c
 800899a:	3301      	adds	r3, #1
 800899c:	9307      	str	r3, [sp, #28]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	dc00      	bgt.n	80089a4 <_dtoa_r+0x268>
 80089a2:	2301      	movs	r3, #1
 80089a4:	9a04      	ldr	r2, [sp, #16]
 80089a6:	2100      	movs	r1, #0
 80089a8:	69d0      	ldr	r0, [r2, #28]
 80089aa:	2204      	movs	r2, #4
 80089ac:	0015      	movs	r5, r2
 80089ae:	3514      	adds	r5, #20
 80089b0:	429d      	cmp	r5, r3
 80089b2:	d91b      	bls.n	80089ec <_dtoa_r+0x2b0>
 80089b4:	6041      	str	r1, [r0, #4]
 80089b6:	9804      	ldr	r0, [sp, #16]
 80089b8:	f001 f886 	bl	8009ac8 <_Balloc>
 80089bc:	9006      	str	r0, [sp, #24]
 80089be:	2800      	cmp	r0, #0
 80089c0:	d117      	bne.n	80089f2 <_dtoa_r+0x2b6>
 80089c2:	21b0      	movs	r1, #176	; 0xb0
 80089c4:	4b42      	ldr	r3, [pc, #264]	; (8008ad0 <_dtoa_r+0x394>)
 80089c6:	482e      	ldr	r0, [pc, #184]	; (8008a80 <_dtoa_r+0x344>)
 80089c8:	9a06      	ldr	r2, [sp, #24]
 80089ca:	31ff      	adds	r1, #255	; 0xff
 80089cc:	e6cb      	b.n	8008766 <_dtoa_r+0x2a>
 80089ce:	2301      	movs	r3, #1
 80089d0:	e7dd      	b.n	800898e <_dtoa_r+0x252>
 80089d2:	2300      	movs	r3, #0
 80089d4:	940f      	str	r4, [sp, #60]	; 0x3c
 80089d6:	9322      	str	r3, [sp, #136]	; 0x88
 80089d8:	3b01      	subs	r3, #1
 80089da:	930b      	str	r3, [sp, #44]	; 0x2c
 80089dc:	9307      	str	r3, [sp, #28]
 80089de:	2200      	movs	r2, #0
 80089e0:	3313      	adds	r3, #19
 80089e2:	e7cf      	b.n	8008984 <_dtoa_r+0x248>
 80089e4:	2301      	movs	r3, #1
 80089e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80089e8:	3b02      	subs	r3, #2
 80089ea:	e7f6      	b.n	80089da <_dtoa_r+0x29e>
 80089ec:	3101      	adds	r1, #1
 80089ee:	0052      	lsls	r2, r2, #1
 80089f0:	e7dc      	b.n	80089ac <_dtoa_r+0x270>
 80089f2:	9b04      	ldr	r3, [sp, #16]
 80089f4:	9a06      	ldr	r2, [sp, #24]
 80089f6:	69db      	ldr	r3, [r3, #28]
 80089f8:	601a      	str	r2, [r3, #0]
 80089fa:	9b07      	ldr	r3, [sp, #28]
 80089fc:	2b0e      	cmp	r3, #14
 80089fe:	d900      	bls.n	8008a02 <_dtoa_r+0x2c6>
 8008a00:	e0e5      	b.n	8008bce <_dtoa_r+0x492>
 8008a02:	2c00      	cmp	r4, #0
 8008a04:	d100      	bne.n	8008a08 <_dtoa_r+0x2cc>
 8008a06:	e0e2      	b.n	8008bce <_dtoa_r+0x492>
 8008a08:	9b03      	ldr	r3, [sp, #12]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	dd64      	ble.n	8008ad8 <_dtoa_r+0x39c>
 8008a0e:	210f      	movs	r1, #15
 8008a10:	9a03      	ldr	r2, [sp, #12]
 8008a12:	4b2b      	ldr	r3, [pc, #172]	; (8008ac0 <_dtoa_r+0x384>)
 8008a14:	400a      	ands	r2, r1
 8008a16:	00d2      	lsls	r2, r2, #3
 8008a18:	189b      	adds	r3, r3, r2
 8008a1a:	681e      	ldr	r6, [r3, #0]
 8008a1c:	685f      	ldr	r7, [r3, #4]
 8008a1e:	9b03      	ldr	r3, [sp, #12]
 8008a20:	2402      	movs	r4, #2
 8008a22:	111d      	asrs	r5, r3, #4
 8008a24:	05db      	lsls	r3, r3, #23
 8008a26:	d50a      	bpl.n	8008a3e <_dtoa_r+0x302>
 8008a28:	4b2a      	ldr	r3, [pc, #168]	; (8008ad4 <_dtoa_r+0x398>)
 8008a2a:	400d      	ands	r5, r1
 8008a2c:	6a1a      	ldr	r2, [r3, #32]
 8008a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a30:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008a32:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008a34:	f7f8 f9f2 	bl	8000e1c <__aeabi_ddiv>
 8008a38:	9008      	str	r0, [sp, #32]
 8008a3a:	9109      	str	r1, [sp, #36]	; 0x24
 8008a3c:	3401      	adds	r4, #1
 8008a3e:	4b25      	ldr	r3, [pc, #148]	; (8008ad4 <_dtoa_r+0x398>)
 8008a40:	930e      	str	r3, [sp, #56]	; 0x38
 8008a42:	2d00      	cmp	r5, #0
 8008a44:	d108      	bne.n	8008a58 <_dtoa_r+0x31c>
 8008a46:	9808      	ldr	r0, [sp, #32]
 8008a48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a4a:	0032      	movs	r2, r6
 8008a4c:	003b      	movs	r3, r7
 8008a4e:	f7f8 f9e5 	bl	8000e1c <__aeabi_ddiv>
 8008a52:	9008      	str	r0, [sp, #32]
 8008a54:	9109      	str	r1, [sp, #36]	; 0x24
 8008a56:	e05a      	b.n	8008b0e <_dtoa_r+0x3d2>
 8008a58:	2301      	movs	r3, #1
 8008a5a:	421d      	tst	r5, r3
 8008a5c:	d009      	beq.n	8008a72 <_dtoa_r+0x336>
 8008a5e:	18e4      	adds	r4, r4, r3
 8008a60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a62:	0030      	movs	r0, r6
 8008a64:	681a      	ldr	r2, [r3, #0]
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	0039      	movs	r1, r7
 8008a6a:	f7f8 fdd1 	bl	8001610 <__aeabi_dmul>
 8008a6e:	0006      	movs	r6, r0
 8008a70:	000f      	movs	r7, r1
 8008a72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a74:	106d      	asrs	r5, r5, #1
 8008a76:	3308      	adds	r3, #8
 8008a78:	e7e2      	b.n	8008a40 <_dtoa_r+0x304>
 8008a7a:	46c0      	nop			; (mov r8, r8)
 8008a7c:	0800bb75 	.word	0x0800bb75
 8008a80:	0800bb8c 	.word	0x0800bb8c
 8008a84:	7ff00000 	.word	0x7ff00000
 8008a88:	0000270f 	.word	0x0000270f
 8008a8c:	0800bb71 	.word	0x0800bb71
 8008a90:	0800bb74 	.word	0x0800bb74
 8008a94:	0800bdd3 	.word	0x0800bdd3
 8008a98:	0800bdd4 	.word	0x0800bdd4
 8008a9c:	3ff00000 	.word	0x3ff00000
 8008aa0:	fffffc01 	.word	0xfffffc01
 8008aa4:	3ff80000 	.word	0x3ff80000
 8008aa8:	636f4361 	.word	0x636f4361
 8008aac:	3fd287a7 	.word	0x3fd287a7
 8008ab0:	8b60c8b3 	.word	0x8b60c8b3
 8008ab4:	3fc68a28 	.word	0x3fc68a28
 8008ab8:	509f79fb 	.word	0x509f79fb
 8008abc:	3fd34413 	.word	0x3fd34413
 8008ac0:	0800bcd8 	.word	0x0800bcd8
 8008ac4:	00000432 	.word	0x00000432
 8008ac8:	00000412 	.word	0x00000412
 8008acc:	fe100000 	.word	0xfe100000
 8008ad0:	0800bbe4 	.word	0x0800bbe4
 8008ad4:	0800bcb0 	.word	0x0800bcb0
 8008ad8:	9b03      	ldr	r3, [sp, #12]
 8008ada:	2402      	movs	r4, #2
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d016      	beq.n	8008b0e <_dtoa_r+0x3d2>
 8008ae0:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008ae2:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008ae4:	220f      	movs	r2, #15
 8008ae6:	425d      	negs	r5, r3
 8008ae8:	402a      	ands	r2, r5
 8008aea:	4bdd      	ldr	r3, [pc, #884]	; (8008e60 <_dtoa_r+0x724>)
 8008aec:	00d2      	lsls	r2, r2, #3
 8008aee:	189b      	adds	r3, r3, r2
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	685b      	ldr	r3, [r3, #4]
 8008af4:	f7f8 fd8c 	bl	8001610 <__aeabi_dmul>
 8008af8:	2701      	movs	r7, #1
 8008afa:	2300      	movs	r3, #0
 8008afc:	9008      	str	r0, [sp, #32]
 8008afe:	9109      	str	r1, [sp, #36]	; 0x24
 8008b00:	4ed8      	ldr	r6, [pc, #864]	; (8008e64 <_dtoa_r+0x728>)
 8008b02:	112d      	asrs	r5, r5, #4
 8008b04:	2d00      	cmp	r5, #0
 8008b06:	d000      	beq.n	8008b0a <_dtoa_r+0x3ce>
 8008b08:	e091      	b.n	8008c2e <_dtoa_r+0x4f2>
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d1a1      	bne.n	8008a52 <_dtoa_r+0x316>
 8008b0e:	9e08      	ldr	r6, [sp, #32]
 8008b10:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008b12:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d100      	bne.n	8008b1a <_dtoa_r+0x3de>
 8008b18:	e094      	b.n	8008c44 <_dtoa_r+0x508>
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	0030      	movs	r0, r6
 8008b1e:	0039      	movs	r1, r7
 8008b20:	4bd1      	ldr	r3, [pc, #836]	; (8008e68 <_dtoa_r+0x72c>)
 8008b22:	f7f7 fc97 	bl	8000454 <__aeabi_dcmplt>
 8008b26:	2800      	cmp	r0, #0
 8008b28:	d100      	bne.n	8008b2c <_dtoa_r+0x3f0>
 8008b2a:	e08b      	b.n	8008c44 <_dtoa_r+0x508>
 8008b2c:	9b07      	ldr	r3, [sp, #28]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d100      	bne.n	8008b34 <_dtoa_r+0x3f8>
 8008b32:	e087      	b.n	8008c44 <_dtoa_r+0x508>
 8008b34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	dd45      	ble.n	8008bc6 <_dtoa_r+0x48a>
 8008b3a:	9b03      	ldr	r3, [sp, #12]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	3b01      	subs	r3, #1
 8008b40:	930e      	str	r3, [sp, #56]	; 0x38
 8008b42:	0030      	movs	r0, r6
 8008b44:	4bc9      	ldr	r3, [pc, #804]	; (8008e6c <_dtoa_r+0x730>)
 8008b46:	0039      	movs	r1, r7
 8008b48:	f7f8 fd62 	bl	8001610 <__aeabi_dmul>
 8008b4c:	9008      	str	r0, [sp, #32]
 8008b4e:	9109      	str	r1, [sp, #36]	; 0x24
 8008b50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b52:	3401      	adds	r4, #1
 8008b54:	0020      	movs	r0, r4
 8008b56:	9e08      	ldr	r6, [sp, #32]
 8008b58:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008b5a:	9312      	str	r3, [sp, #72]	; 0x48
 8008b5c:	f7f9 fbf0 	bl	8002340 <__aeabi_i2d>
 8008b60:	0032      	movs	r2, r6
 8008b62:	003b      	movs	r3, r7
 8008b64:	f7f8 fd54 	bl	8001610 <__aeabi_dmul>
 8008b68:	2200      	movs	r2, #0
 8008b6a:	4bc1      	ldr	r3, [pc, #772]	; (8008e70 <_dtoa_r+0x734>)
 8008b6c:	f7f7 fdf6 	bl	800075c <__aeabi_dadd>
 8008b70:	4ac0      	ldr	r2, [pc, #768]	; (8008e74 <_dtoa_r+0x738>)
 8008b72:	9014      	str	r0, [sp, #80]	; 0x50
 8008b74:	9115      	str	r1, [sp, #84]	; 0x54
 8008b76:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008b78:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8008b7a:	4694      	mov	ip, r2
 8008b7c:	9308      	str	r3, [sp, #32]
 8008b7e:	9409      	str	r4, [sp, #36]	; 0x24
 8008b80:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b82:	4463      	add	r3, ip
 8008b84:	9318      	str	r3, [sp, #96]	; 0x60
 8008b86:	9309      	str	r3, [sp, #36]	; 0x24
 8008b88:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d15e      	bne.n	8008c4c <_dtoa_r+0x510>
 8008b8e:	2200      	movs	r2, #0
 8008b90:	4bb9      	ldr	r3, [pc, #740]	; (8008e78 <_dtoa_r+0x73c>)
 8008b92:	0030      	movs	r0, r6
 8008b94:	0039      	movs	r1, r7
 8008b96:	f7f8 fffd 	bl	8001b94 <__aeabi_dsub>
 8008b9a:	9a08      	ldr	r2, [sp, #32]
 8008b9c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008b9e:	0004      	movs	r4, r0
 8008ba0:	000d      	movs	r5, r1
 8008ba2:	f7f7 fc6b 	bl	800047c <__aeabi_dcmpgt>
 8008ba6:	2800      	cmp	r0, #0
 8008ba8:	d000      	beq.n	8008bac <_dtoa_r+0x470>
 8008baa:	e2b3      	b.n	8009114 <_dtoa_r+0x9d8>
 8008bac:	48b3      	ldr	r0, [pc, #716]	; (8008e7c <_dtoa_r+0x740>)
 8008bae:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008bb0:	4684      	mov	ip, r0
 8008bb2:	4461      	add	r1, ip
 8008bb4:	000b      	movs	r3, r1
 8008bb6:	0020      	movs	r0, r4
 8008bb8:	0029      	movs	r1, r5
 8008bba:	9a08      	ldr	r2, [sp, #32]
 8008bbc:	f7f7 fc4a 	bl	8000454 <__aeabi_dcmplt>
 8008bc0:	2800      	cmp	r0, #0
 8008bc2:	d000      	beq.n	8008bc6 <_dtoa_r+0x48a>
 8008bc4:	e2a3      	b.n	800910e <_dtoa_r+0x9d2>
 8008bc6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008bc8:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8008bca:	9308      	str	r3, [sp, #32]
 8008bcc:	9409      	str	r4, [sp, #36]	; 0x24
 8008bce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	da00      	bge.n	8008bd6 <_dtoa_r+0x49a>
 8008bd4:	e179      	b.n	8008eca <_dtoa_r+0x78e>
 8008bd6:	9a03      	ldr	r2, [sp, #12]
 8008bd8:	2a0e      	cmp	r2, #14
 8008bda:	dd00      	ble.n	8008bde <_dtoa_r+0x4a2>
 8008bdc:	e175      	b.n	8008eca <_dtoa_r+0x78e>
 8008bde:	4ba0      	ldr	r3, [pc, #640]	; (8008e60 <_dtoa_r+0x724>)
 8008be0:	00d2      	lsls	r2, r2, #3
 8008be2:	189b      	adds	r3, r3, r2
 8008be4:	681e      	ldr	r6, [r3, #0]
 8008be6:	685f      	ldr	r7, [r3, #4]
 8008be8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	db00      	blt.n	8008bf0 <_dtoa_r+0x4b4>
 8008bee:	e0e5      	b.n	8008dbc <_dtoa_r+0x680>
 8008bf0:	9b07      	ldr	r3, [sp, #28]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	dd00      	ble.n	8008bf8 <_dtoa_r+0x4bc>
 8008bf6:	e0e1      	b.n	8008dbc <_dtoa_r+0x680>
 8008bf8:	d000      	beq.n	8008bfc <_dtoa_r+0x4c0>
 8008bfa:	e288      	b.n	800910e <_dtoa_r+0x9d2>
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	0030      	movs	r0, r6
 8008c00:	0039      	movs	r1, r7
 8008c02:	4b9d      	ldr	r3, [pc, #628]	; (8008e78 <_dtoa_r+0x73c>)
 8008c04:	f7f8 fd04 	bl	8001610 <__aeabi_dmul>
 8008c08:	9a08      	ldr	r2, [sp, #32]
 8008c0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c0c:	f7f7 fc40 	bl	8000490 <__aeabi_dcmpge>
 8008c10:	9e07      	ldr	r6, [sp, #28]
 8008c12:	0037      	movs	r7, r6
 8008c14:	2800      	cmp	r0, #0
 8008c16:	d000      	beq.n	8008c1a <_dtoa_r+0x4de>
 8008c18:	e25f      	b.n	80090da <_dtoa_r+0x99e>
 8008c1a:	9b06      	ldr	r3, [sp, #24]
 8008c1c:	9a06      	ldr	r2, [sp, #24]
 8008c1e:	3301      	adds	r3, #1
 8008c20:	9308      	str	r3, [sp, #32]
 8008c22:	2331      	movs	r3, #49	; 0x31
 8008c24:	7013      	strb	r3, [r2, #0]
 8008c26:	9b03      	ldr	r3, [sp, #12]
 8008c28:	3301      	adds	r3, #1
 8008c2a:	9303      	str	r3, [sp, #12]
 8008c2c:	e25a      	b.n	80090e4 <_dtoa_r+0x9a8>
 8008c2e:	423d      	tst	r5, r7
 8008c30:	d005      	beq.n	8008c3e <_dtoa_r+0x502>
 8008c32:	6832      	ldr	r2, [r6, #0]
 8008c34:	6873      	ldr	r3, [r6, #4]
 8008c36:	f7f8 fceb 	bl	8001610 <__aeabi_dmul>
 8008c3a:	003b      	movs	r3, r7
 8008c3c:	3401      	adds	r4, #1
 8008c3e:	106d      	asrs	r5, r5, #1
 8008c40:	3608      	adds	r6, #8
 8008c42:	e75f      	b.n	8008b04 <_dtoa_r+0x3c8>
 8008c44:	9b03      	ldr	r3, [sp, #12]
 8008c46:	930e      	str	r3, [sp, #56]	; 0x38
 8008c48:	9b07      	ldr	r3, [sp, #28]
 8008c4a:	e783      	b.n	8008b54 <_dtoa_r+0x418>
 8008c4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008c4e:	4b84      	ldr	r3, [pc, #528]	; (8008e60 <_dtoa_r+0x724>)
 8008c50:	3a01      	subs	r2, #1
 8008c52:	00d2      	lsls	r2, r2, #3
 8008c54:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008c56:	189b      	adds	r3, r3, r2
 8008c58:	9c08      	ldr	r4, [sp, #32]
 8008c5a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008c5c:	681a      	ldr	r2, [r3, #0]
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	2900      	cmp	r1, #0
 8008c62:	d051      	beq.n	8008d08 <_dtoa_r+0x5cc>
 8008c64:	2000      	movs	r0, #0
 8008c66:	4986      	ldr	r1, [pc, #536]	; (8008e80 <_dtoa_r+0x744>)
 8008c68:	f7f8 f8d8 	bl	8000e1c <__aeabi_ddiv>
 8008c6c:	0022      	movs	r2, r4
 8008c6e:	002b      	movs	r3, r5
 8008c70:	f7f8 ff90 	bl	8001b94 <__aeabi_dsub>
 8008c74:	9a06      	ldr	r2, [sp, #24]
 8008c76:	0004      	movs	r4, r0
 8008c78:	4694      	mov	ip, r2
 8008c7a:	000d      	movs	r5, r1
 8008c7c:	9b06      	ldr	r3, [sp, #24]
 8008c7e:	9314      	str	r3, [sp, #80]	; 0x50
 8008c80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c82:	4463      	add	r3, ip
 8008c84:	9318      	str	r3, [sp, #96]	; 0x60
 8008c86:	0039      	movs	r1, r7
 8008c88:	0030      	movs	r0, r6
 8008c8a:	f7f9 fb23 	bl	80022d4 <__aeabi_d2iz>
 8008c8e:	9012      	str	r0, [sp, #72]	; 0x48
 8008c90:	f7f9 fb56 	bl	8002340 <__aeabi_i2d>
 8008c94:	0002      	movs	r2, r0
 8008c96:	000b      	movs	r3, r1
 8008c98:	0030      	movs	r0, r6
 8008c9a:	0039      	movs	r1, r7
 8008c9c:	f7f8 ff7a 	bl	8001b94 <__aeabi_dsub>
 8008ca0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ca2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ca4:	3301      	adds	r3, #1
 8008ca6:	9308      	str	r3, [sp, #32]
 8008ca8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008caa:	0006      	movs	r6, r0
 8008cac:	3330      	adds	r3, #48	; 0x30
 8008cae:	7013      	strb	r3, [r2, #0]
 8008cb0:	0022      	movs	r2, r4
 8008cb2:	002b      	movs	r3, r5
 8008cb4:	000f      	movs	r7, r1
 8008cb6:	f7f7 fbcd 	bl	8000454 <__aeabi_dcmplt>
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	d174      	bne.n	8008da8 <_dtoa_r+0x66c>
 8008cbe:	0032      	movs	r2, r6
 8008cc0:	003b      	movs	r3, r7
 8008cc2:	2000      	movs	r0, #0
 8008cc4:	4968      	ldr	r1, [pc, #416]	; (8008e68 <_dtoa_r+0x72c>)
 8008cc6:	f7f8 ff65 	bl	8001b94 <__aeabi_dsub>
 8008cca:	0022      	movs	r2, r4
 8008ccc:	002b      	movs	r3, r5
 8008cce:	f7f7 fbc1 	bl	8000454 <__aeabi_dcmplt>
 8008cd2:	2800      	cmp	r0, #0
 8008cd4:	d000      	beq.n	8008cd8 <_dtoa_r+0x59c>
 8008cd6:	e0d7      	b.n	8008e88 <_dtoa_r+0x74c>
 8008cd8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008cda:	9a08      	ldr	r2, [sp, #32]
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d100      	bne.n	8008ce2 <_dtoa_r+0x5a6>
 8008ce0:	e771      	b.n	8008bc6 <_dtoa_r+0x48a>
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	0020      	movs	r0, r4
 8008ce6:	0029      	movs	r1, r5
 8008ce8:	4b60      	ldr	r3, [pc, #384]	; (8008e6c <_dtoa_r+0x730>)
 8008cea:	f7f8 fc91 	bl	8001610 <__aeabi_dmul>
 8008cee:	4b5f      	ldr	r3, [pc, #380]	; (8008e6c <_dtoa_r+0x730>)
 8008cf0:	0004      	movs	r4, r0
 8008cf2:	000d      	movs	r5, r1
 8008cf4:	0030      	movs	r0, r6
 8008cf6:	0039      	movs	r1, r7
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	f7f8 fc89 	bl	8001610 <__aeabi_dmul>
 8008cfe:	9b08      	ldr	r3, [sp, #32]
 8008d00:	0006      	movs	r6, r0
 8008d02:	000f      	movs	r7, r1
 8008d04:	9314      	str	r3, [sp, #80]	; 0x50
 8008d06:	e7be      	b.n	8008c86 <_dtoa_r+0x54a>
 8008d08:	0020      	movs	r0, r4
 8008d0a:	0029      	movs	r1, r5
 8008d0c:	f7f8 fc80 	bl	8001610 <__aeabi_dmul>
 8008d10:	9a06      	ldr	r2, [sp, #24]
 8008d12:	9b06      	ldr	r3, [sp, #24]
 8008d14:	4694      	mov	ip, r2
 8008d16:	9308      	str	r3, [sp, #32]
 8008d18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d1a:	9014      	str	r0, [sp, #80]	; 0x50
 8008d1c:	9115      	str	r1, [sp, #84]	; 0x54
 8008d1e:	4463      	add	r3, ip
 8008d20:	9319      	str	r3, [sp, #100]	; 0x64
 8008d22:	0030      	movs	r0, r6
 8008d24:	0039      	movs	r1, r7
 8008d26:	f7f9 fad5 	bl	80022d4 <__aeabi_d2iz>
 8008d2a:	9018      	str	r0, [sp, #96]	; 0x60
 8008d2c:	f7f9 fb08 	bl	8002340 <__aeabi_i2d>
 8008d30:	0002      	movs	r2, r0
 8008d32:	000b      	movs	r3, r1
 8008d34:	0030      	movs	r0, r6
 8008d36:	0039      	movs	r1, r7
 8008d38:	f7f8 ff2c 	bl	8001b94 <__aeabi_dsub>
 8008d3c:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8008d3e:	9b08      	ldr	r3, [sp, #32]
 8008d40:	3630      	adds	r6, #48	; 0x30
 8008d42:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008d44:	701e      	strb	r6, [r3, #0]
 8008d46:	3301      	adds	r3, #1
 8008d48:	0004      	movs	r4, r0
 8008d4a:	000d      	movs	r5, r1
 8008d4c:	9308      	str	r3, [sp, #32]
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d12d      	bne.n	8008dae <_dtoa_r+0x672>
 8008d52:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008d54:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008d56:	9a06      	ldr	r2, [sp, #24]
 8008d58:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d5a:	4694      	mov	ip, r2
 8008d5c:	4463      	add	r3, ip
 8008d5e:	2200      	movs	r2, #0
 8008d60:	9308      	str	r3, [sp, #32]
 8008d62:	4b47      	ldr	r3, [pc, #284]	; (8008e80 <_dtoa_r+0x744>)
 8008d64:	f7f7 fcfa 	bl	800075c <__aeabi_dadd>
 8008d68:	0002      	movs	r2, r0
 8008d6a:	000b      	movs	r3, r1
 8008d6c:	0020      	movs	r0, r4
 8008d6e:	0029      	movs	r1, r5
 8008d70:	f7f7 fb84 	bl	800047c <__aeabi_dcmpgt>
 8008d74:	2800      	cmp	r0, #0
 8008d76:	d000      	beq.n	8008d7a <_dtoa_r+0x63e>
 8008d78:	e086      	b.n	8008e88 <_dtoa_r+0x74c>
 8008d7a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d7e:	2000      	movs	r0, #0
 8008d80:	493f      	ldr	r1, [pc, #252]	; (8008e80 <_dtoa_r+0x744>)
 8008d82:	f7f8 ff07 	bl	8001b94 <__aeabi_dsub>
 8008d86:	0002      	movs	r2, r0
 8008d88:	000b      	movs	r3, r1
 8008d8a:	0020      	movs	r0, r4
 8008d8c:	0029      	movs	r1, r5
 8008d8e:	f7f7 fb61 	bl	8000454 <__aeabi_dcmplt>
 8008d92:	2800      	cmp	r0, #0
 8008d94:	d100      	bne.n	8008d98 <_dtoa_r+0x65c>
 8008d96:	e716      	b.n	8008bc6 <_dtoa_r+0x48a>
 8008d98:	9b08      	ldr	r3, [sp, #32]
 8008d9a:	001a      	movs	r2, r3
 8008d9c:	3a01      	subs	r2, #1
 8008d9e:	9208      	str	r2, [sp, #32]
 8008da0:	7812      	ldrb	r2, [r2, #0]
 8008da2:	2a30      	cmp	r2, #48	; 0x30
 8008da4:	d0f8      	beq.n	8008d98 <_dtoa_r+0x65c>
 8008da6:	9308      	str	r3, [sp, #32]
 8008da8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008daa:	9303      	str	r3, [sp, #12]
 8008dac:	e046      	b.n	8008e3c <_dtoa_r+0x700>
 8008dae:	2200      	movs	r2, #0
 8008db0:	4b2e      	ldr	r3, [pc, #184]	; (8008e6c <_dtoa_r+0x730>)
 8008db2:	f7f8 fc2d 	bl	8001610 <__aeabi_dmul>
 8008db6:	0006      	movs	r6, r0
 8008db8:	000f      	movs	r7, r1
 8008dba:	e7b2      	b.n	8008d22 <_dtoa_r+0x5e6>
 8008dbc:	9b06      	ldr	r3, [sp, #24]
 8008dbe:	9a06      	ldr	r2, [sp, #24]
 8008dc0:	930a      	str	r3, [sp, #40]	; 0x28
 8008dc2:	9b07      	ldr	r3, [sp, #28]
 8008dc4:	9c08      	ldr	r4, [sp, #32]
 8008dc6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008dc8:	3b01      	subs	r3, #1
 8008dca:	189b      	adds	r3, r3, r2
 8008dcc:	930b      	str	r3, [sp, #44]	; 0x2c
 8008dce:	0032      	movs	r2, r6
 8008dd0:	003b      	movs	r3, r7
 8008dd2:	0020      	movs	r0, r4
 8008dd4:	0029      	movs	r1, r5
 8008dd6:	f7f8 f821 	bl	8000e1c <__aeabi_ddiv>
 8008dda:	f7f9 fa7b 	bl	80022d4 <__aeabi_d2iz>
 8008dde:	9007      	str	r0, [sp, #28]
 8008de0:	f7f9 faae 	bl	8002340 <__aeabi_i2d>
 8008de4:	0032      	movs	r2, r6
 8008de6:	003b      	movs	r3, r7
 8008de8:	f7f8 fc12 	bl	8001610 <__aeabi_dmul>
 8008dec:	0002      	movs	r2, r0
 8008dee:	000b      	movs	r3, r1
 8008df0:	0020      	movs	r0, r4
 8008df2:	0029      	movs	r1, r5
 8008df4:	f7f8 fece 	bl	8001b94 <__aeabi_dsub>
 8008df8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dfa:	001a      	movs	r2, r3
 8008dfc:	3201      	adds	r2, #1
 8008dfe:	920a      	str	r2, [sp, #40]	; 0x28
 8008e00:	9208      	str	r2, [sp, #32]
 8008e02:	9a07      	ldr	r2, [sp, #28]
 8008e04:	3230      	adds	r2, #48	; 0x30
 8008e06:	701a      	strb	r2, [r3, #0]
 8008e08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d14f      	bne.n	8008eae <_dtoa_r+0x772>
 8008e0e:	0002      	movs	r2, r0
 8008e10:	000b      	movs	r3, r1
 8008e12:	f7f7 fca3 	bl	800075c <__aeabi_dadd>
 8008e16:	0032      	movs	r2, r6
 8008e18:	003b      	movs	r3, r7
 8008e1a:	0004      	movs	r4, r0
 8008e1c:	000d      	movs	r5, r1
 8008e1e:	f7f7 fb2d 	bl	800047c <__aeabi_dcmpgt>
 8008e22:	2800      	cmp	r0, #0
 8008e24:	d12e      	bne.n	8008e84 <_dtoa_r+0x748>
 8008e26:	0032      	movs	r2, r6
 8008e28:	003b      	movs	r3, r7
 8008e2a:	0020      	movs	r0, r4
 8008e2c:	0029      	movs	r1, r5
 8008e2e:	f7f7 fb0b 	bl	8000448 <__aeabi_dcmpeq>
 8008e32:	2800      	cmp	r0, #0
 8008e34:	d002      	beq.n	8008e3c <_dtoa_r+0x700>
 8008e36:	9b07      	ldr	r3, [sp, #28]
 8008e38:	07de      	lsls	r6, r3, #31
 8008e3a:	d423      	bmi.n	8008e84 <_dtoa_r+0x748>
 8008e3c:	9905      	ldr	r1, [sp, #20]
 8008e3e:	9804      	ldr	r0, [sp, #16]
 8008e40:	f000 fe86 	bl	8009b50 <_Bfree>
 8008e44:	2300      	movs	r3, #0
 8008e46:	9a08      	ldr	r2, [sp, #32]
 8008e48:	7013      	strb	r3, [r2, #0]
 8008e4a:	9b03      	ldr	r3, [sp, #12]
 8008e4c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008e4e:	3301      	adds	r3, #1
 8008e50:	6013      	str	r3, [r2, #0]
 8008e52:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d100      	bne.n	8008e5a <_dtoa_r+0x71e>
 8008e58:	e4ba      	b.n	80087d0 <_dtoa_r+0x94>
 8008e5a:	9a08      	ldr	r2, [sp, #32]
 8008e5c:	601a      	str	r2, [r3, #0]
 8008e5e:	e4b7      	b.n	80087d0 <_dtoa_r+0x94>
 8008e60:	0800bcd8 	.word	0x0800bcd8
 8008e64:	0800bcb0 	.word	0x0800bcb0
 8008e68:	3ff00000 	.word	0x3ff00000
 8008e6c:	40240000 	.word	0x40240000
 8008e70:	401c0000 	.word	0x401c0000
 8008e74:	fcc00000 	.word	0xfcc00000
 8008e78:	40140000 	.word	0x40140000
 8008e7c:	7cc00000 	.word	0x7cc00000
 8008e80:	3fe00000 	.word	0x3fe00000
 8008e84:	9b03      	ldr	r3, [sp, #12]
 8008e86:	930e      	str	r3, [sp, #56]	; 0x38
 8008e88:	9b08      	ldr	r3, [sp, #32]
 8008e8a:	9308      	str	r3, [sp, #32]
 8008e8c:	3b01      	subs	r3, #1
 8008e8e:	781a      	ldrb	r2, [r3, #0]
 8008e90:	2a39      	cmp	r2, #57	; 0x39
 8008e92:	d108      	bne.n	8008ea6 <_dtoa_r+0x76a>
 8008e94:	9a06      	ldr	r2, [sp, #24]
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d1f7      	bne.n	8008e8a <_dtoa_r+0x74e>
 8008e9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008e9c:	9906      	ldr	r1, [sp, #24]
 8008e9e:	3201      	adds	r2, #1
 8008ea0:	920e      	str	r2, [sp, #56]	; 0x38
 8008ea2:	2230      	movs	r2, #48	; 0x30
 8008ea4:	700a      	strb	r2, [r1, #0]
 8008ea6:	781a      	ldrb	r2, [r3, #0]
 8008ea8:	3201      	adds	r2, #1
 8008eaa:	701a      	strb	r2, [r3, #0]
 8008eac:	e77c      	b.n	8008da8 <_dtoa_r+0x66c>
 8008eae:	2200      	movs	r2, #0
 8008eb0:	4ba9      	ldr	r3, [pc, #676]	; (8009158 <_dtoa_r+0xa1c>)
 8008eb2:	f7f8 fbad 	bl	8001610 <__aeabi_dmul>
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	2300      	movs	r3, #0
 8008eba:	0004      	movs	r4, r0
 8008ebc:	000d      	movs	r5, r1
 8008ebe:	f7f7 fac3 	bl	8000448 <__aeabi_dcmpeq>
 8008ec2:	2800      	cmp	r0, #0
 8008ec4:	d100      	bne.n	8008ec8 <_dtoa_r+0x78c>
 8008ec6:	e782      	b.n	8008dce <_dtoa_r+0x692>
 8008ec8:	e7b8      	b.n	8008e3c <_dtoa_r+0x700>
 8008eca:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8008ecc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008ece:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008ed0:	2f00      	cmp	r7, #0
 8008ed2:	d012      	beq.n	8008efa <_dtoa_r+0x7be>
 8008ed4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008ed6:	2a01      	cmp	r2, #1
 8008ed8:	dc6e      	bgt.n	8008fb8 <_dtoa_r+0x87c>
 8008eda:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008edc:	2a00      	cmp	r2, #0
 8008ede:	d065      	beq.n	8008fac <_dtoa_r+0x870>
 8008ee0:	4a9e      	ldr	r2, [pc, #632]	; (800915c <_dtoa_r+0xa20>)
 8008ee2:	189b      	adds	r3, r3, r2
 8008ee4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ee6:	2101      	movs	r1, #1
 8008ee8:	18d2      	adds	r2, r2, r3
 8008eea:	920a      	str	r2, [sp, #40]	; 0x28
 8008eec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008eee:	9804      	ldr	r0, [sp, #16]
 8008ef0:	18d3      	adds	r3, r2, r3
 8008ef2:	930c      	str	r3, [sp, #48]	; 0x30
 8008ef4:	f000 ff28 	bl	8009d48 <__i2b>
 8008ef8:	0007      	movs	r7, r0
 8008efa:	2c00      	cmp	r4, #0
 8008efc:	d00e      	beq.n	8008f1c <_dtoa_r+0x7e0>
 8008efe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	dd0b      	ble.n	8008f1c <_dtoa_r+0x7e0>
 8008f04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f06:	0023      	movs	r3, r4
 8008f08:	4294      	cmp	r4, r2
 8008f0a:	dd00      	ble.n	8008f0e <_dtoa_r+0x7d2>
 8008f0c:	0013      	movs	r3, r2
 8008f0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f10:	1ae4      	subs	r4, r4, r3
 8008f12:	1ad2      	subs	r2, r2, r3
 8008f14:	920a      	str	r2, [sp, #40]	; 0x28
 8008f16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f18:	1ad3      	subs	r3, r2, r3
 8008f1a:	930c      	str	r3, [sp, #48]	; 0x30
 8008f1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d01e      	beq.n	8008f60 <_dtoa_r+0x824>
 8008f22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d05c      	beq.n	8008fe2 <_dtoa_r+0x8a6>
 8008f28:	2d00      	cmp	r5, #0
 8008f2a:	dd10      	ble.n	8008f4e <_dtoa_r+0x812>
 8008f2c:	0039      	movs	r1, r7
 8008f2e:	002a      	movs	r2, r5
 8008f30:	9804      	ldr	r0, [sp, #16]
 8008f32:	f000 ffd1 	bl	8009ed8 <__pow5mult>
 8008f36:	9a05      	ldr	r2, [sp, #20]
 8008f38:	0001      	movs	r1, r0
 8008f3a:	0007      	movs	r7, r0
 8008f3c:	9804      	ldr	r0, [sp, #16]
 8008f3e:	f000 ff1b 	bl	8009d78 <__multiply>
 8008f42:	0006      	movs	r6, r0
 8008f44:	9905      	ldr	r1, [sp, #20]
 8008f46:	9804      	ldr	r0, [sp, #16]
 8008f48:	f000 fe02 	bl	8009b50 <_Bfree>
 8008f4c:	9605      	str	r6, [sp, #20]
 8008f4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f50:	1b5a      	subs	r2, r3, r5
 8008f52:	42ab      	cmp	r3, r5
 8008f54:	d004      	beq.n	8008f60 <_dtoa_r+0x824>
 8008f56:	9905      	ldr	r1, [sp, #20]
 8008f58:	9804      	ldr	r0, [sp, #16]
 8008f5a:	f000 ffbd 	bl	8009ed8 <__pow5mult>
 8008f5e:	9005      	str	r0, [sp, #20]
 8008f60:	2101      	movs	r1, #1
 8008f62:	9804      	ldr	r0, [sp, #16]
 8008f64:	f000 fef0 	bl	8009d48 <__i2b>
 8008f68:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008f6a:	0006      	movs	r6, r0
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	dd3a      	ble.n	8008fe6 <_dtoa_r+0x8aa>
 8008f70:	001a      	movs	r2, r3
 8008f72:	0001      	movs	r1, r0
 8008f74:	9804      	ldr	r0, [sp, #16]
 8008f76:	f000 ffaf 	bl	8009ed8 <__pow5mult>
 8008f7a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f7c:	0006      	movs	r6, r0
 8008f7e:	2500      	movs	r5, #0
 8008f80:	2b01      	cmp	r3, #1
 8008f82:	dc38      	bgt.n	8008ff6 <_dtoa_r+0x8ba>
 8008f84:	2500      	movs	r5, #0
 8008f86:	9b08      	ldr	r3, [sp, #32]
 8008f88:	42ab      	cmp	r3, r5
 8008f8a:	d130      	bne.n	8008fee <_dtoa_r+0x8b2>
 8008f8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f8e:	031b      	lsls	r3, r3, #12
 8008f90:	42ab      	cmp	r3, r5
 8008f92:	d12c      	bne.n	8008fee <_dtoa_r+0x8b2>
 8008f94:	4b72      	ldr	r3, [pc, #456]	; (8009160 <_dtoa_r+0xa24>)
 8008f96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f98:	4213      	tst	r3, r2
 8008f9a:	d028      	beq.n	8008fee <_dtoa_r+0x8b2>
 8008f9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f9e:	3501      	adds	r5, #1
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	930a      	str	r3, [sp, #40]	; 0x28
 8008fa4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	930c      	str	r3, [sp, #48]	; 0x30
 8008faa:	e020      	b.n	8008fee <_dtoa_r+0x8b2>
 8008fac:	2336      	movs	r3, #54	; 0x36
 8008fae:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008fb0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008fb2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008fb4:	1a9b      	subs	r3, r3, r2
 8008fb6:	e795      	b.n	8008ee4 <_dtoa_r+0x7a8>
 8008fb8:	9b07      	ldr	r3, [sp, #28]
 8008fba:	1e5d      	subs	r5, r3, #1
 8008fbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fbe:	42ab      	cmp	r3, r5
 8008fc0:	db07      	blt.n	8008fd2 <_dtoa_r+0x896>
 8008fc2:	1b5d      	subs	r5, r3, r5
 8008fc4:	9b07      	ldr	r3, [sp, #28]
 8008fc6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	da8b      	bge.n	8008ee4 <_dtoa_r+0x7a8>
 8008fcc:	1ae4      	subs	r4, r4, r3
 8008fce:	2300      	movs	r3, #0
 8008fd0:	e788      	b.n	8008ee4 <_dtoa_r+0x7a8>
 8008fd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fd4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008fd6:	1aeb      	subs	r3, r5, r3
 8008fd8:	18d3      	adds	r3, r2, r3
 8008fda:	950d      	str	r5, [sp, #52]	; 0x34
 8008fdc:	9313      	str	r3, [sp, #76]	; 0x4c
 8008fde:	2500      	movs	r5, #0
 8008fe0:	e7f0      	b.n	8008fc4 <_dtoa_r+0x888>
 8008fe2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008fe4:	e7b7      	b.n	8008f56 <_dtoa_r+0x81a>
 8008fe6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008fe8:	2500      	movs	r5, #0
 8008fea:	2b01      	cmp	r3, #1
 8008fec:	ddca      	ble.n	8008f84 <_dtoa_r+0x848>
 8008fee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008ff0:	2001      	movs	r0, #1
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d008      	beq.n	8009008 <_dtoa_r+0x8cc>
 8008ff6:	6933      	ldr	r3, [r6, #16]
 8008ff8:	3303      	adds	r3, #3
 8008ffa:	009b      	lsls	r3, r3, #2
 8008ffc:	18f3      	adds	r3, r6, r3
 8008ffe:	6858      	ldr	r0, [r3, #4]
 8009000:	f000 fe5a 	bl	8009cb8 <__hi0bits>
 8009004:	2320      	movs	r3, #32
 8009006:	1a18      	subs	r0, r3, r0
 8009008:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800900a:	1818      	adds	r0, r3, r0
 800900c:	0002      	movs	r2, r0
 800900e:	231f      	movs	r3, #31
 8009010:	401a      	ands	r2, r3
 8009012:	4218      	tst	r0, r3
 8009014:	d047      	beq.n	80090a6 <_dtoa_r+0x96a>
 8009016:	3301      	adds	r3, #1
 8009018:	1a9b      	subs	r3, r3, r2
 800901a:	2b04      	cmp	r3, #4
 800901c:	dd3f      	ble.n	800909e <_dtoa_r+0x962>
 800901e:	231c      	movs	r3, #28
 8009020:	1a9b      	subs	r3, r3, r2
 8009022:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009024:	18e4      	adds	r4, r4, r3
 8009026:	18d2      	adds	r2, r2, r3
 8009028:	920a      	str	r2, [sp, #40]	; 0x28
 800902a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800902c:	18d3      	adds	r3, r2, r3
 800902e:	930c      	str	r3, [sp, #48]	; 0x30
 8009030:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009032:	2b00      	cmp	r3, #0
 8009034:	dd05      	ble.n	8009042 <_dtoa_r+0x906>
 8009036:	001a      	movs	r2, r3
 8009038:	9905      	ldr	r1, [sp, #20]
 800903a:	9804      	ldr	r0, [sp, #16]
 800903c:	f000 ffa8 	bl	8009f90 <__lshift>
 8009040:	9005      	str	r0, [sp, #20]
 8009042:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009044:	2b00      	cmp	r3, #0
 8009046:	dd05      	ble.n	8009054 <_dtoa_r+0x918>
 8009048:	0031      	movs	r1, r6
 800904a:	001a      	movs	r2, r3
 800904c:	9804      	ldr	r0, [sp, #16]
 800904e:	f000 ff9f 	bl	8009f90 <__lshift>
 8009052:	0006      	movs	r6, r0
 8009054:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009056:	2b00      	cmp	r3, #0
 8009058:	d027      	beq.n	80090aa <_dtoa_r+0x96e>
 800905a:	0031      	movs	r1, r6
 800905c:	9805      	ldr	r0, [sp, #20]
 800905e:	f001 f805 	bl	800a06c <__mcmp>
 8009062:	2800      	cmp	r0, #0
 8009064:	da21      	bge.n	80090aa <_dtoa_r+0x96e>
 8009066:	9b03      	ldr	r3, [sp, #12]
 8009068:	220a      	movs	r2, #10
 800906a:	3b01      	subs	r3, #1
 800906c:	9303      	str	r3, [sp, #12]
 800906e:	9905      	ldr	r1, [sp, #20]
 8009070:	2300      	movs	r3, #0
 8009072:	9804      	ldr	r0, [sp, #16]
 8009074:	f000 fd90 	bl	8009b98 <__multadd>
 8009078:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800907a:	9005      	str	r0, [sp, #20]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d100      	bne.n	8009082 <_dtoa_r+0x946>
 8009080:	e15d      	b.n	800933e <_dtoa_r+0xc02>
 8009082:	2300      	movs	r3, #0
 8009084:	0039      	movs	r1, r7
 8009086:	220a      	movs	r2, #10
 8009088:	9804      	ldr	r0, [sp, #16]
 800908a:	f000 fd85 	bl	8009b98 <__multadd>
 800908e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009090:	0007      	movs	r7, r0
 8009092:	2b00      	cmp	r3, #0
 8009094:	dc49      	bgt.n	800912a <_dtoa_r+0x9ee>
 8009096:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009098:	2b02      	cmp	r3, #2
 800909a:	dc0e      	bgt.n	80090ba <_dtoa_r+0x97e>
 800909c:	e045      	b.n	800912a <_dtoa_r+0x9ee>
 800909e:	2b04      	cmp	r3, #4
 80090a0:	d0c6      	beq.n	8009030 <_dtoa_r+0x8f4>
 80090a2:	331c      	adds	r3, #28
 80090a4:	e7bd      	b.n	8009022 <_dtoa_r+0x8e6>
 80090a6:	0013      	movs	r3, r2
 80090a8:	e7fb      	b.n	80090a2 <_dtoa_r+0x966>
 80090aa:	9b07      	ldr	r3, [sp, #28]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	dc36      	bgt.n	800911e <_dtoa_r+0x9e2>
 80090b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80090b2:	2b02      	cmp	r3, #2
 80090b4:	dd33      	ble.n	800911e <_dtoa_r+0x9e2>
 80090b6:	9b07      	ldr	r3, [sp, #28]
 80090b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80090ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d10c      	bne.n	80090da <_dtoa_r+0x99e>
 80090c0:	0031      	movs	r1, r6
 80090c2:	2205      	movs	r2, #5
 80090c4:	9804      	ldr	r0, [sp, #16]
 80090c6:	f000 fd67 	bl	8009b98 <__multadd>
 80090ca:	0006      	movs	r6, r0
 80090cc:	0001      	movs	r1, r0
 80090ce:	9805      	ldr	r0, [sp, #20]
 80090d0:	f000 ffcc 	bl	800a06c <__mcmp>
 80090d4:	2800      	cmp	r0, #0
 80090d6:	dd00      	ble.n	80090da <_dtoa_r+0x99e>
 80090d8:	e59f      	b.n	8008c1a <_dtoa_r+0x4de>
 80090da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80090dc:	43db      	mvns	r3, r3
 80090de:	9303      	str	r3, [sp, #12]
 80090e0:	9b06      	ldr	r3, [sp, #24]
 80090e2:	9308      	str	r3, [sp, #32]
 80090e4:	2500      	movs	r5, #0
 80090e6:	0031      	movs	r1, r6
 80090e8:	9804      	ldr	r0, [sp, #16]
 80090ea:	f000 fd31 	bl	8009b50 <_Bfree>
 80090ee:	2f00      	cmp	r7, #0
 80090f0:	d100      	bne.n	80090f4 <_dtoa_r+0x9b8>
 80090f2:	e6a3      	b.n	8008e3c <_dtoa_r+0x700>
 80090f4:	2d00      	cmp	r5, #0
 80090f6:	d005      	beq.n	8009104 <_dtoa_r+0x9c8>
 80090f8:	42bd      	cmp	r5, r7
 80090fa:	d003      	beq.n	8009104 <_dtoa_r+0x9c8>
 80090fc:	0029      	movs	r1, r5
 80090fe:	9804      	ldr	r0, [sp, #16]
 8009100:	f000 fd26 	bl	8009b50 <_Bfree>
 8009104:	0039      	movs	r1, r7
 8009106:	9804      	ldr	r0, [sp, #16]
 8009108:	f000 fd22 	bl	8009b50 <_Bfree>
 800910c:	e696      	b.n	8008e3c <_dtoa_r+0x700>
 800910e:	2600      	movs	r6, #0
 8009110:	0037      	movs	r7, r6
 8009112:	e7e2      	b.n	80090da <_dtoa_r+0x99e>
 8009114:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009116:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8009118:	9303      	str	r3, [sp, #12]
 800911a:	0037      	movs	r7, r6
 800911c:	e57d      	b.n	8008c1a <_dtoa_r+0x4de>
 800911e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009120:	2b00      	cmp	r3, #0
 8009122:	d100      	bne.n	8009126 <_dtoa_r+0x9ea>
 8009124:	e0c3      	b.n	80092ae <_dtoa_r+0xb72>
 8009126:	9b07      	ldr	r3, [sp, #28]
 8009128:	930b      	str	r3, [sp, #44]	; 0x2c
 800912a:	2c00      	cmp	r4, #0
 800912c:	dd05      	ble.n	800913a <_dtoa_r+0x9fe>
 800912e:	0039      	movs	r1, r7
 8009130:	0022      	movs	r2, r4
 8009132:	9804      	ldr	r0, [sp, #16]
 8009134:	f000 ff2c 	bl	8009f90 <__lshift>
 8009138:	0007      	movs	r7, r0
 800913a:	0038      	movs	r0, r7
 800913c:	2d00      	cmp	r5, #0
 800913e:	d024      	beq.n	800918a <_dtoa_r+0xa4e>
 8009140:	6879      	ldr	r1, [r7, #4]
 8009142:	9804      	ldr	r0, [sp, #16]
 8009144:	f000 fcc0 	bl	8009ac8 <_Balloc>
 8009148:	1e04      	subs	r4, r0, #0
 800914a:	d111      	bne.n	8009170 <_dtoa_r+0xa34>
 800914c:	0022      	movs	r2, r4
 800914e:	4b05      	ldr	r3, [pc, #20]	; (8009164 <_dtoa_r+0xa28>)
 8009150:	4805      	ldr	r0, [pc, #20]	; (8009168 <_dtoa_r+0xa2c>)
 8009152:	4906      	ldr	r1, [pc, #24]	; (800916c <_dtoa_r+0xa30>)
 8009154:	f7ff fb07 	bl	8008766 <_dtoa_r+0x2a>
 8009158:	40240000 	.word	0x40240000
 800915c:	00000433 	.word	0x00000433
 8009160:	7ff00000 	.word	0x7ff00000
 8009164:	0800bbe4 	.word	0x0800bbe4
 8009168:	0800bb8c 	.word	0x0800bb8c
 800916c:	000002ef 	.word	0x000002ef
 8009170:	0039      	movs	r1, r7
 8009172:	693a      	ldr	r2, [r7, #16]
 8009174:	310c      	adds	r1, #12
 8009176:	3202      	adds	r2, #2
 8009178:	0092      	lsls	r2, r2, #2
 800917a:	300c      	adds	r0, #12
 800917c:	f7ff fa3a 	bl	80085f4 <memcpy>
 8009180:	2201      	movs	r2, #1
 8009182:	0021      	movs	r1, r4
 8009184:	9804      	ldr	r0, [sp, #16]
 8009186:	f000 ff03 	bl	8009f90 <__lshift>
 800918a:	9b06      	ldr	r3, [sp, #24]
 800918c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800918e:	9307      	str	r3, [sp, #28]
 8009190:	3b01      	subs	r3, #1
 8009192:	189b      	adds	r3, r3, r2
 8009194:	2201      	movs	r2, #1
 8009196:	003d      	movs	r5, r7
 8009198:	0007      	movs	r7, r0
 800919a:	930e      	str	r3, [sp, #56]	; 0x38
 800919c:	9b08      	ldr	r3, [sp, #32]
 800919e:	4013      	ands	r3, r2
 80091a0:	930d      	str	r3, [sp, #52]	; 0x34
 80091a2:	0031      	movs	r1, r6
 80091a4:	9805      	ldr	r0, [sp, #20]
 80091a6:	f7ff fa39 	bl	800861c <quorem>
 80091aa:	0029      	movs	r1, r5
 80091ac:	0004      	movs	r4, r0
 80091ae:	900b      	str	r0, [sp, #44]	; 0x2c
 80091b0:	9805      	ldr	r0, [sp, #20]
 80091b2:	f000 ff5b 	bl	800a06c <__mcmp>
 80091b6:	003a      	movs	r2, r7
 80091b8:	900c      	str	r0, [sp, #48]	; 0x30
 80091ba:	0031      	movs	r1, r6
 80091bc:	9804      	ldr	r0, [sp, #16]
 80091be:	f000 ff71 	bl	800a0a4 <__mdiff>
 80091c2:	2201      	movs	r2, #1
 80091c4:	68c3      	ldr	r3, [r0, #12]
 80091c6:	3430      	adds	r4, #48	; 0x30
 80091c8:	9008      	str	r0, [sp, #32]
 80091ca:	920a      	str	r2, [sp, #40]	; 0x28
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d104      	bne.n	80091da <_dtoa_r+0xa9e>
 80091d0:	0001      	movs	r1, r0
 80091d2:	9805      	ldr	r0, [sp, #20]
 80091d4:	f000 ff4a 	bl	800a06c <__mcmp>
 80091d8:	900a      	str	r0, [sp, #40]	; 0x28
 80091da:	9908      	ldr	r1, [sp, #32]
 80091dc:	9804      	ldr	r0, [sp, #16]
 80091de:	f000 fcb7 	bl	8009b50 <_Bfree>
 80091e2:	9b07      	ldr	r3, [sp, #28]
 80091e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80091e6:	3301      	adds	r3, #1
 80091e8:	9308      	str	r3, [sp, #32]
 80091ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091ec:	4313      	orrs	r3, r2
 80091ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091f0:	4313      	orrs	r3, r2
 80091f2:	d109      	bne.n	8009208 <_dtoa_r+0xacc>
 80091f4:	2c39      	cmp	r4, #57	; 0x39
 80091f6:	d022      	beq.n	800923e <_dtoa_r+0xb02>
 80091f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	dd01      	ble.n	8009202 <_dtoa_r+0xac6>
 80091fe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009200:	3431      	adds	r4, #49	; 0x31
 8009202:	9b07      	ldr	r3, [sp, #28]
 8009204:	701c      	strb	r4, [r3, #0]
 8009206:	e76e      	b.n	80090e6 <_dtoa_r+0x9aa>
 8009208:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800920a:	2b00      	cmp	r3, #0
 800920c:	db04      	blt.n	8009218 <_dtoa_r+0xadc>
 800920e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009210:	4313      	orrs	r3, r2
 8009212:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009214:	4313      	orrs	r3, r2
 8009216:	d11e      	bne.n	8009256 <_dtoa_r+0xb1a>
 8009218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800921a:	2b00      	cmp	r3, #0
 800921c:	ddf1      	ble.n	8009202 <_dtoa_r+0xac6>
 800921e:	9905      	ldr	r1, [sp, #20]
 8009220:	2201      	movs	r2, #1
 8009222:	9804      	ldr	r0, [sp, #16]
 8009224:	f000 feb4 	bl	8009f90 <__lshift>
 8009228:	0031      	movs	r1, r6
 800922a:	9005      	str	r0, [sp, #20]
 800922c:	f000 ff1e 	bl	800a06c <__mcmp>
 8009230:	2800      	cmp	r0, #0
 8009232:	dc02      	bgt.n	800923a <_dtoa_r+0xafe>
 8009234:	d1e5      	bne.n	8009202 <_dtoa_r+0xac6>
 8009236:	07e3      	lsls	r3, r4, #31
 8009238:	d5e3      	bpl.n	8009202 <_dtoa_r+0xac6>
 800923a:	2c39      	cmp	r4, #57	; 0x39
 800923c:	d1df      	bne.n	80091fe <_dtoa_r+0xac2>
 800923e:	2339      	movs	r3, #57	; 0x39
 8009240:	9a07      	ldr	r2, [sp, #28]
 8009242:	7013      	strb	r3, [r2, #0]
 8009244:	9b08      	ldr	r3, [sp, #32]
 8009246:	9308      	str	r3, [sp, #32]
 8009248:	3b01      	subs	r3, #1
 800924a:	781a      	ldrb	r2, [r3, #0]
 800924c:	2a39      	cmp	r2, #57	; 0x39
 800924e:	d063      	beq.n	8009318 <_dtoa_r+0xbdc>
 8009250:	3201      	adds	r2, #1
 8009252:	701a      	strb	r2, [r3, #0]
 8009254:	e747      	b.n	80090e6 <_dtoa_r+0x9aa>
 8009256:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009258:	2b00      	cmp	r3, #0
 800925a:	dd03      	ble.n	8009264 <_dtoa_r+0xb28>
 800925c:	2c39      	cmp	r4, #57	; 0x39
 800925e:	d0ee      	beq.n	800923e <_dtoa_r+0xb02>
 8009260:	3401      	adds	r4, #1
 8009262:	e7ce      	b.n	8009202 <_dtoa_r+0xac6>
 8009264:	9b07      	ldr	r3, [sp, #28]
 8009266:	9a07      	ldr	r2, [sp, #28]
 8009268:	701c      	strb	r4, [r3, #0]
 800926a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800926c:	4293      	cmp	r3, r2
 800926e:	d03e      	beq.n	80092ee <_dtoa_r+0xbb2>
 8009270:	2300      	movs	r3, #0
 8009272:	220a      	movs	r2, #10
 8009274:	9905      	ldr	r1, [sp, #20]
 8009276:	9804      	ldr	r0, [sp, #16]
 8009278:	f000 fc8e 	bl	8009b98 <__multadd>
 800927c:	2300      	movs	r3, #0
 800927e:	9005      	str	r0, [sp, #20]
 8009280:	220a      	movs	r2, #10
 8009282:	0029      	movs	r1, r5
 8009284:	9804      	ldr	r0, [sp, #16]
 8009286:	42bd      	cmp	r5, r7
 8009288:	d106      	bne.n	8009298 <_dtoa_r+0xb5c>
 800928a:	f000 fc85 	bl	8009b98 <__multadd>
 800928e:	0005      	movs	r5, r0
 8009290:	0007      	movs	r7, r0
 8009292:	9b08      	ldr	r3, [sp, #32]
 8009294:	9307      	str	r3, [sp, #28]
 8009296:	e784      	b.n	80091a2 <_dtoa_r+0xa66>
 8009298:	f000 fc7e 	bl	8009b98 <__multadd>
 800929c:	0039      	movs	r1, r7
 800929e:	0005      	movs	r5, r0
 80092a0:	2300      	movs	r3, #0
 80092a2:	220a      	movs	r2, #10
 80092a4:	9804      	ldr	r0, [sp, #16]
 80092a6:	f000 fc77 	bl	8009b98 <__multadd>
 80092aa:	0007      	movs	r7, r0
 80092ac:	e7f1      	b.n	8009292 <_dtoa_r+0xb56>
 80092ae:	9b07      	ldr	r3, [sp, #28]
 80092b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80092b2:	2500      	movs	r5, #0
 80092b4:	0031      	movs	r1, r6
 80092b6:	9805      	ldr	r0, [sp, #20]
 80092b8:	f7ff f9b0 	bl	800861c <quorem>
 80092bc:	9b06      	ldr	r3, [sp, #24]
 80092be:	3030      	adds	r0, #48	; 0x30
 80092c0:	5558      	strb	r0, [r3, r5]
 80092c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092c4:	3501      	adds	r5, #1
 80092c6:	0004      	movs	r4, r0
 80092c8:	42ab      	cmp	r3, r5
 80092ca:	dd07      	ble.n	80092dc <_dtoa_r+0xba0>
 80092cc:	2300      	movs	r3, #0
 80092ce:	220a      	movs	r2, #10
 80092d0:	9905      	ldr	r1, [sp, #20]
 80092d2:	9804      	ldr	r0, [sp, #16]
 80092d4:	f000 fc60 	bl	8009b98 <__multadd>
 80092d8:	9005      	str	r0, [sp, #20]
 80092da:	e7eb      	b.n	80092b4 <_dtoa_r+0xb78>
 80092dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80092de:	2301      	movs	r3, #1
 80092e0:	2a00      	cmp	r2, #0
 80092e2:	dd00      	ble.n	80092e6 <_dtoa_r+0xbaa>
 80092e4:	0013      	movs	r3, r2
 80092e6:	2500      	movs	r5, #0
 80092e8:	9a06      	ldr	r2, [sp, #24]
 80092ea:	18d3      	adds	r3, r2, r3
 80092ec:	9308      	str	r3, [sp, #32]
 80092ee:	9905      	ldr	r1, [sp, #20]
 80092f0:	2201      	movs	r2, #1
 80092f2:	9804      	ldr	r0, [sp, #16]
 80092f4:	f000 fe4c 	bl	8009f90 <__lshift>
 80092f8:	0031      	movs	r1, r6
 80092fa:	9005      	str	r0, [sp, #20]
 80092fc:	f000 feb6 	bl	800a06c <__mcmp>
 8009300:	2800      	cmp	r0, #0
 8009302:	dc9f      	bgt.n	8009244 <_dtoa_r+0xb08>
 8009304:	d101      	bne.n	800930a <_dtoa_r+0xbce>
 8009306:	07e4      	lsls	r4, r4, #31
 8009308:	d49c      	bmi.n	8009244 <_dtoa_r+0xb08>
 800930a:	9b08      	ldr	r3, [sp, #32]
 800930c:	9308      	str	r3, [sp, #32]
 800930e:	3b01      	subs	r3, #1
 8009310:	781a      	ldrb	r2, [r3, #0]
 8009312:	2a30      	cmp	r2, #48	; 0x30
 8009314:	d0fa      	beq.n	800930c <_dtoa_r+0xbd0>
 8009316:	e6e6      	b.n	80090e6 <_dtoa_r+0x9aa>
 8009318:	9a06      	ldr	r2, [sp, #24]
 800931a:	429a      	cmp	r2, r3
 800931c:	d193      	bne.n	8009246 <_dtoa_r+0xb0a>
 800931e:	9b03      	ldr	r3, [sp, #12]
 8009320:	3301      	adds	r3, #1
 8009322:	9303      	str	r3, [sp, #12]
 8009324:	2331      	movs	r3, #49	; 0x31
 8009326:	7013      	strb	r3, [r2, #0]
 8009328:	e6dd      	b.n	80090e6 <_dtoa_r+0x9aa>
 800932a:	4b09      	ldr	r3, [pc, #36]	; (8009350 <_dtoa_r+0xc14>)
 800932c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800932e:	9306      	str	r3, [sp, #24]
 8009330:	4b08      	ldr	r3, [pc, #32]	; (8009354 <_dtoa_r+0xc18>)
 8009332:	2a00      	cmp	r2, #0
 8009334:	d001      	beq.n	800933a <_dtoa_r+0xbfe>
 8009336:	f7ff fa49 	bl	80087cc <_dtoa_r+0x90>
 800933a:	f7ff fa49 	bl	80087d0 <_dtoa_r+0x94>
 800933e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009340:	2b00      	cmp	r3, #0
 8009342:	dcb6      	bgt.n	80092b2 <_dtoa_r+0xb76>
 8009344:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009346:	2b02      	cmp	r3, #2
 8009348:	dd00      	ble.n	800934c <_dtoa_r+0xc10>
 800934a:	e6b6      	b.n	80090ba <_dtoa_r+0x97e>
 800934c:	e7b1      	b.n	80092b2 <_dtoa_r+0xb76>
 800934e:	46c0      	nop			; (mov r8, r8)
 8009350:	0800bb68 	.word	0x0800bb68
 8009354:	0800bb70 	.word	0x0800bb70

08009358 <_free_r>:
 8009358:	b570      	push	{r4, r5, r6, lr}
 800935a:	0005      	movs	r5, r0
 800935c:	2900      	cmp	r1, #0
 800935e:	d010      	beq.n	8009382 <_free_r+0x2a>
 8009360:	1f0c      	subs	r4, r1, #4
 8009362:	6823      	ldr	r3, [r4, #0]
 8009364:	2b00      	cmp	r3, #0
 8009366:	da00      	bge.n	800936a <_free_r+0x12>
 8009368:	18e4      	adds	r4, r4, r3
 800936a:	0028      	movs	r0, r5
 800936c:	f7fd f970 	bl	8006650 <__malloc_lock>
 8009370:	4a1d      	ldr	r2, [pc, #116]	; (80093e8 <_free_r+0x90>)
 8009372:	6813      	ldr	r3, [r2, #0]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d105      	bne.n	8009384 <_free_r+0x2c>
 8009378:	6063      	str	r3, [r4, #4]
 800937a:	6014      	str	r4, [r2, #0]
 800937c:	0028      	movs	r0, r5
 800937e:	f7fd f96f 	bl	8006660 <__malloc_unlock>
 8009382:	bd70      	pop	{r4, r5, r6, pc}
 8009384:	42a3      	cmp	r3, r4
 8009386:	d908      	bls.n	800939a <_free_r+0x42>
 8009388:	6820      	ldr	r0, [r4, #0]
 800938a:	1821      	adds	r1, r4, r0
 800938c:	428b      	cmp	r3, r1
 800938e:	d1f3      	bne.n	8009378 <_free_r+0x20>
 8009390:	6819      	ldr	r1, [r3, #0]
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	1809      	adds	r1, r1, r0
 8009396:	6021      	str	r1, [r4, #0]
 8009398:	e7ee      	b.n	8009378 <_free_r+0x20>
 800939a:	001a      	movs	r2, r3
 800939c:	685b      	ldr	r3, [r3, #4]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d001      	beq.n	80093a6 <_free_r+0x4e>
 80093a2:	42a3      	cmp	r3, r4
 80093a4:	d9f9      	bls.n	800939a <_free_r+0x42>
 80093a6:	6811      	ldr	r1, [r2, #0]
 80093a8:	1850      	adds	r0, r2, r1
 80093aa:	42a0      	cmp	r0, r4
 80093ac:	d10b      	bne.n	80093c6 <_free_r+0x6e>
 80093ae:	6820      	ldr	r0, [r4, #0]
 80093b0:	1809      	adds	r1, r1, r0
 80093b2:	1850      	adds	r0, r2, r1
 80093b4:	6011      	str	r1, [r2, #0]
 80093b6:	4283      	cmp	r3, r0
 80093b8:	d1e0      	bne.n	800937c <_free_r+0x24>
 80093ba:	6818      	ldr	r0, [r3, #0]
 80093bc:	685b      	ldr	r3, [r3, #4]
 80093be:	1841      	adds	r1, r0, r1
 80093c0:	6011      	str	r1, [r2, #0]
 80093c2:	6053      	str	r3, [r2, #4]
 80093c4:	e7da      	b.n	800937c <_free_r+0x24>
 80093c6:	42a0      	cmp	r0, r4
 80093c8:	d902      	bls.n	80093d0 <_free_r+0x78>
 80093ca:	230c      	movs	r3, #12
 80093cc:	602b      	str	r3, [r5, #0]
 80093ce:	e7d5      	b.n	800937c <_free_r+0x24>
 80093d0:	6820      	ldr	r0, [r4, #0]
 80093d2:	1821      	adds	r1, r4, r0
 80093d4:	428b      	cmp	r3, r1
 80093d6:	d103      	bne.n	80093e0 <_free_r+0x88>
 80093d8:	6819      	ldr	r1, [r3, #0]
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	1809      	adds	r1, r1, r0
 80093de:	6021      	str	r1, [r4, #0]
 80093e0:	6063      	str	r3, [r4, #4]
 80093e2:	6054      	str	r4, [r2, #4]
 80093e4:	e7ca      	b.n	800937c <_free_r+0x24>
 80093e6:	46c0      	nop			; (mov r8, r8)
 80093e8:	2000063c 	.word	0x2000063c

080093ec <rshift>:
 80093ec:	0002      	movs	r2, r0
 80093ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80093f0:	6904      	ldr	r4, [r0, #16]
 80093f2:	114b      	asrs	r3, r1, #5
 80093f4:	b085      	sub	sp, #20
 80093f6:	3214      	adds	r2, #20
 80093f8:	9302      	str	r3, [sp, #8]
 80093fa:	114d      	asrs	r5, r1, #5
 80093fc:	0013      	movs	r3, r2
 80093fe:	42ac      	cmp	r4, r5
 8009400:	dd32      	ble.n	8009468 <rshift+0x7c>
 8009402:	261f      	movs	r6, #31
 8009404:	000f      	movs	r7, r1
 8009406:	114b      	asrs	r3, r1, #5
 8009408:	009b      	lsls	r3, r3, #2
 800940a:	00a5      	lsls	r5, r4, #2
 800940c:	18d3      	adds	r3, r2, r3
 800940e:	4037      	ands	r7, r6
 8009410:	1955      	adds	r5, r2, r5
 8009412:	9300      	str	r3, [sp, #0]
 8009414:	9701      	str	r7, [sp, #4]
 8009416:	4231      	tst	r1, r6
 8009418:	d10d      	bne.n	8009436 <rshift+0x4a>
 800941a:	0016      	movs	r6, r2
 800941c:	0019      	movs	r1, r3
 800941e:	428d      	cmp	r5, r1
 8009420:	d836      	bhi.n	8009490 <rshift+0xa4>
 8009422:	9900      	ldr	r1, [sp, #0]
 8009424:	2300      	movs	r3, #0
 8009426:	3903      	subs	r1, #3
 8009428:	428d      	cmp	r5, r1
 800942a:	d302      	bcc.n	8009432 <rshift+0x46>
 800942c:	9b02      	ldr	r3, [sp, #8]
 800942e:	1ae4      	subs	r4, r4, r3
 8009430:	00a3      	lsls	r3, r4, #2
 8009432:	18d3      	adds	r3, r2, r3
 8009434:	e018      	b.n	8009468 <rshift+0x7c>
 8009436:	2120      	movs	r1, #32
 8009438:	9e01      	ldr	r6, [sp, #4]
 800943a:	9f01      	ldr	r7, [sp, #4]
 800943c:	1b89      	subs	r1, r1, r6
 800943e:	9e00      	ldr	r6, [sp, #0]
 8009440:	9103      	str	r1, [sp, #12]
 8009442:	ce02      	ldmia	r6!, {r1}
 8009444:	4694      	mov	ip, r2
 8009446:	40f9      	lsrs	r1, r7
 8009448:	42b5      	cmp	r5, r6
 800944a:	d816      	bhi.n	800947a <rshift+0x8e>
 800944c:	9e00      	ldr	r6, [sp, #0]
 800944e:	2300      	movs	r3, #0
 8009450:	3601      	adds	r6, #1
 8009452:	42b5      	cmp	r5, r6
 8009454:	d303      	bcc.n	800945e <rshift+0x72>
 8009456:	9b02      	ldr	r3, [sp, #8]
 8009458:	1ae3      	subs	r3, r4, r3
 800945a:	009b      	lsls	r3, r3, #2
 800945c:	3b04      	subs	r3, #4
 800945e:	18d3      	adds	r3, r2, r3
 8009460:	6019      	str	r1, [r3, #0]
 8009462:	2900      	cmp	r1, #0
 8009464:	d000      	beq.n	8009468 <rshift+0x7c>
 8009466:	3304      	adds	r3, #4
 8009468:	1a99      	subs	r1, r3, r2
 800946a:	1089      	asrs	r1, r1, #2
 800946c:	6101      	str	r1, [r0, #16]
 800946e:	4293      	cmp	r3, r2
 8009470:	d101      	bne.n	8009476 <rshift+0x8a>
 8009472:	2300      	movs	r3, #0
 8009474:	6143      	str	r3, [r0, #20]
 8009476:	b005      	add	sp, #20
 8009478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800947a:	6837      	ldr	r7, [r6, #0]
 800947c:	9b03      	ldr	r3, [sp, #12]
 800947e:	409f      	lsls	r7, r3
 8009480:	430f      	orrs	r7, r1
 8009482:	4661      	mov	r1, ip
 8009484:	c180      	stmia	r1!, {r7}
 8009486:	468c      	mov	ip, r1
 8009488:	9b01      	ldr	r3, [sp, #4]
 800948a:	ce02      	ldmia	r6!, {r1}
 800948c:	40d9      	lsrs	r1, r3
 800948e:	e7db      	b.n	8009448 <rshift+0x5c>
 8009490:	c980      	ldmia	r1!, {r7}
 8009492:	c680      	stmia	r6!, {r7}
 8009494:	e7c3      	b.n	800941e <rshift+0x32>

08009496 <__hexdig_fun>:
 8009496:	0002      	movs	r2, r0
 8009498:	3a30      	subs	r2, #48	; 0x30
 800949a:	0003      	movs	r3, r0
 800949c:	2a09      	cmp	r2, #9
 800949e:	d802      	bhi.n	80094a6 <__hexdig_fun+0x10>
 80094a0:	3b20      	subs	r3, #32
 80094a2:	b2d8      	uxtb	r0, r3
 80094a4:	4770      	bx	lr
 80094a6:	0002      	movs	r2, r0
 80094a8:	3a61      	subs	r2, #97	; 0x61
 80094aa:	2a05      	cmp	r2, #5
 80094ac:	d801      	bhi.n	80094b2 <__hexdig_fun+0x1c>
 80094ae:	3b47      	subs	r3, #71	; 0x47
 80094b0:	e7f7      	b.n	80094a2 <__hexdig_fun+0xc>
 80094b2:	001a      	movs	r2, r3
 80094b4:	3a41      	subs	r2, #65	; 0x41
 80094b6:	2000      	movs	r0, #0
 80094b8:	2a05      	cmp	r2, #5
 80094ba:	d8f3      	bhi.n	80094a4 <__hexdig_fun+0xe>
 80094bc:	3b27      	subs	r3, #39	; 0x27
 80094be:	e7f0      	b.n	80094a2 <__hexdig_fun+0xc>

080094c0 <__gethex>:
 80094c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094c2:	b089      	sub	sp, #36	; 0x24
 80094c4:	9307      	str	r3, [sp, #28]
 80094c6:	2302      	movs	r3, #2
 80094c8:	9201      	str	r2, [sp, #4]
 80094ca:	680a      	ldr	r2, [r1, #0]
 80094cc:	425b      	negs	r3, r3
 80094ce:	9003      	str	r0, [sp, #12]
 80094d0:	9106      	str	r1, [sp, #24]
 80094d2:	1c96      	adds	r6, r2, #2
 80094d4:	1a9b      	subs	r3, r3, r2
 80094d6:	199a      	adds	r2, r3, r6
 80094d8:	9600      	str	r6, [sp, #0]
 80094da:	9205      	str	r2, [sp, #20]
 80094dc:	9a00      	ldr	r2, [sp, #0]
 80094de:	3601      	adds	r6, #1
 80094e0:	7810      	ldrb	r0, [r2, #0]
 80094e2:	2830      	cmp	r0, #48	; 0x30
 80094e4:	d0f7      	beq.n	80094d6 <__gethex+0x16>
 80094e6:	f7ff ffd6 	bl	8009496 <__hexdig_fun>
 80094ea:	2300      	movs	r3, #0
 80094ec:	001d      	movs	r5, r3
 80094ee:	9302      	str	r3, [sp, #8]
 80094f0:	4298      	cmp	r0, r3
 80094f2:	d11d      	bne.n	8009530 <__gethex+0x70>
 80094f4:	2201      	movs	r2, #1
 80094f6:	49a6      	ldr	r1, [pc, #664]	; (8009790 <__gethex+0x2d0>)
 80094f8:	9800      	ldr	r0, [sp, #0]
 80094fa:	f7fe ffa3 	bl	8008444 <strncmp>
 80094fe:	0007      	movs	r7, r0
 8009500:	42a8      	cmp	r0, r5
 8009502:	d169      	bne.n	80095d8 <__gethex+0x118>
 8009504:	9b00      	ldr	r3, [sp, #0]
 8009506:	0034      	movs	r4, r6
 8009508:	7858      	ldrb	r0, [r3, #1]
 800950a:	f7ff ffc4 	bl	8009496 <__hexdig_fun>
 800950e:	2301      	movs	r3, #1
 8009510:	9302      	str	r3, [sp, #8]
 8009512:	42a8      	cmp	r0, r5
 8009514:	d02f      	beq.n	8009576 <__gethex+0xb6>
 8009516:	9600      	str	r6, [sp, #0]
 8009518:	9b00      	ldr	r3, [sp, #0]
 800951a:	7818      	ldrb	r0, [r3, #0]
 800951c:	2830      	cmp	r0, #48	; 0x30
 800951e:	d009      	beq.n	8009534 <__gethex+0x74>
 8009520:	f7ff ffb9 	bl	8009496 <__hexdig_fun>
 8009524:	4242      	negs	r2, r0
 8009526:	4142      	adcs	r2, r0
 8009528:	2301      	movs	r3, #1
 800952a:	0035      	movs	r5, r6
 800952c:	9202      	str	r2, [sp, #8]
 800952e:	9305      	str	r3, [sp, #20]
 8009530:	9c00      	ldr	r4, [sp, #0]
 8009532:	e004      	b.n	800953e <__gethex+0x7e>
 8009534:	9b00      	ldr	r3, [sp, #0]
 8009536:	3301      	adds	r3, #1
 8009538:	9300      	str	r3, [sp, #0]
 800953a:	e7ed      	b.n	8009518 <__gethex+0x58>
 800953c:	3401      	adds	r4, #1
 800953e:	7820      	ldrb	r0, [r4, #0]
 8009540:	f7ff ffa9 	bl	8009496 <__hexdig_fun>
 8009544:	1e07      	subs	r7, r0, #0
 8009546:	d1f9      	bne.n	800953c <__gethex+0x7c>
 8009548:	2201      	movs	r2, #1
 800954a:	0020      	movs	r0, r4
 800954c:	4990      	ldr	r1, [pc, #576]	; (8009790 <__gethex+0x2d0>)
 800954e:	f7fe ff79 	bl	8008444 <strncmp>
 8009552:	2800      	cmp	r0, #0
 8009554:	d10d      	bne.n	8009572 <__gethex+0xb2>
 8009556:	2d00      	cmp	r5, #0
 8009558:	d106      	bne.n	8009568 <__gethex+0xa8>
 800955a:	3401      	adds	r4, #1
 800955c:	0025      	movs	r5, r4
 800955e:	7820      	ldrb	r0, [r4, #0]
 8009560:	f7ff ff99 	bl	8009496 <__hexdig_fun>
 8009564:	2800      	cmp	r0, #0
 8009566:	d102      	bne.n	800956e <__gethex+0xae>
 8009568:	1b2d      	subs	r5, r5, r4
 800956a:	00af      	lsls	r7, r5, #2
 800956c:	e003      	b.n	8009576 <__gethex+0xb6>
 800956e:	3401      	adds	r4, #1
 8009570:	e7f5      	b.n	800955e <__gethex+0x9e>
 8009572:	2d00      	cmp	r5, #0
 8009574:	d1f8      	bne.n	8009568 <__gethex+0xa8>
 8009576:	2220      	movs	r2, #32
 8009578:	7823      	ldrb	r3, [r4, #0]
 800957a:	0026      	movs	r6, r4
 800957c:	4393      	bics	r3, r2
 800957e:	2b50      	cmp	r3, #80	; 0x50
 8009580:	d11d      	bne.n	80095be <__gethex+0xfe>
 8009582:	7863      	ldrb	r3, [r4, #1]
 8009584:	2b2b      	cmp	r3, #43	; 0x2b
 8009586:	d02c      	beq.n	80095e2 <__gethex+0x122>
 8009588:	2b2d      	cmp	r3, #45	; 0x2d
 800958a:	d02e      	beq.n	80095ea <__gethex+0x12a>
 800958c:	2300      	movs	r3, #0
 800958e:	1c66      	adds	r6, r4, #1
 8009590:	9304      	str	r3, [sp, #16]
 8009592:	7830      	ldrb	r0, [r6, #0]
 8009594:	f7ff ff7f 	bl	8009496 <__hexdig_fun>
 8009598:	1e43      	subs	r3, r0, #1
 800959a:	b2db      	uxtb	r3, r3
 800959c:	2b18      	cmp	r3, #24
 800959e:	d82b      	bhi.n	80095f8 <__gethex+0x138>
 80095a0:	3810      	subs	r0, #16
 80095a2:	0005      	movs	r5, r0
 80095a4:	7870      	ldrb	r0, [r6, #1]
 80095a6:	f7ff ff76 	bl	8009496 <__hexdig_fun>
 80095aa:	1e43      	subs	r3, r0, #1
 80095ac:	b2db      	uxtb	r3, r3
 80095ae:	3601      	adds	r6, #1
 80095b0:	2b18      	cmp	r3, #24
 80095b2:	d91c      	bls.n	80095ee <__gethex+0x12e>
 80095b4:	9b04      	ldr	r3, [sp, #16]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d000      	beq.n	80095bc <__gethex+0xfc>
 80095ba:	426d      	negs	r5, r5
 80095bc:	197f      	adds	r7, r7, r5
 80095be:	9b06      	ldr	r3, [sp, #24]
 80095c0:	601e      	str	r6, [r3, #0]
 80095c2:	9b02      	ldr	r3, [sp, #8]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d019      	beq.n	80095fc <__gethex+0x13c>
 80095c8:	2600      	movs	r6, #0
 80095ca:	9b05      	ldr	r3, [sp, #20]
 80095cc:	42b3      	cmp	r3, r6
 80095ce:	d100      	bne.n	80095d2 <__gethex+0x112>
 80095d0:	3606      	adds	r6, #6
 80095d2:	0030      	movs	r0, r6
 80095d4:	b009      	add	sp, #36	; 0x24
 80095d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095d8:	2301      	movs	r3, #1
 80095da:	2700      	movs	r7, #0
 80095dc:	9c00      	ldr	r4, [sp, #0]
 80095de:	9302      	str	r3, [sp, #8]
 80095e0:	e7c9      	b.n	8009576 <__gethex+0xb6>
 80095e2:	2300      	movs	r3, #0
 80095e4:	9304      	str	r3, [sp, #16]
 80095e6:	1ca6      	adds	r6, r4, #2
 80095e8:	e7d3      	b.n	8009592 <__gethex+0xd2>
 80095ea:	2301      	movs	r3, #1
 80095ec:	e7fa      	b.n	80095e4 <__gethex+0x124>
 80095ee:	230a      	movs	r3, #10
 80095f0:	435d      	muls	r5, r3
 80095f2:	182d      	adds	r5, r5, r0
 80095f4:	3d10      	subs	r5, #16
 80095f6:	e7d5      	b.n	80095a4 <__gethex+0xe4>
 80095f8:	0026      	movs	r6, r4
 80095fa:	e7e0      	b.n	80095be <__gethex+0xfe>
 80095fc:	9b00      	ldr	r3, [sp, #0]
 80095fe:	9902      	ldr	r1, [sp, #8]
 8009600:	1ae3      	subs	r3, r4, r3
 8009602:	3b01      	subs	r3, #1
 8009604:	2b07      	cmp	r3, #7
 8009606:	dc0a      	bgt.n	800961e <__gethex+0x15e>
 8009608:	9803      	ldr	r0, [sp, #12]
 800960a:	f000 fa5d 	bl	8009ac8 <_Balloc>
 800960e:	1e05      	subs	r5, r0, #0
 8009610:	d108      	bne.n	8009624 <__gethex+0x164>
 8009612:	002a      	movs	r2, r5
 8009614:	21e4      	movs	r1, #228	; 0xe4
 8009616:	4b5f      	ldr	r3, [pc, #380]	; (8009794 <__gethex+0x2d4>)
 8009618:	485f      	ldr	r0, [pc, #380]	; (8009798 <__gethex+0x2d8>)
 800961a:	f001 fceb 	bl	800aff4 <__assert_func>
 800961e:	3101      	adds	r1, #1
 8009620:	105b      	asrs	r3, r3, #1
 8009622:	e7ef      	b.n	8009604 <__gethex+0x144>
 8009624:	0003      	movs	r3, r0
 8009626:	3314      	adds	r3, #20
 8009628:	9302      	str	r3, [sp, #8]
 800962a:	9305      	str	r3, [sp, #20]
 800962c:	2300      	movs	r3, #0
 800962e:	001e      	movs	r6, r3
 8009630:	9304      	str	r3, [sp, #16]
 8009632:	9b00      	ldr	r3, [sp, #0]
 8009634:	42a3      	cmp	r3, r4
 8009636:	d33f      	bcc.n	80096b8 <__gethex+0x1f8>
 8009638:	9c05      	ldr	r4, [sp, #20]
 800963a:	9b02      	ldr	r3, [sp, #8]
 800963c:	c440      	stmia	r4!, {r6}
 800963e:	1ae4      	subs	r4, r4, r3
 8009640:	10a4      	asrs	r4, r4, #2
 8009642:	0030      	movs	r0, r6
 8009644:	612c      	str	r4, [r5, #16]
 8009646:	f000 fb37 	bl	8009cb8 <__hi0bits>
 800964a:	9b01      	ldr	r3, [sp, #4]
 800964c:	0164      	lsls	r4, r4, #5
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	1a26      	subs	r6, r4, r0
 8009652:	9300      	str	r3, [sp, #0]
 8009654:	429e      	cmp	r6, r3
 8009656:	dd51      	ble.n	80096fc <__gethex+0x23c>
 8009658:	1af6      	subs	r6, r6, r3
 800965a:	0031      	movs	r1, r6
 800965c:	0028      	movs	r0, r5
 800965e:	f000 fecb 	bl	800a3f8 <__any_on>
 8009662:	1e04      	subs	r4, r0, #0
 8009664:	d016      	beq.n	8009694 <__gethex+0x1d4>
 8009666:	2401      	movs	r4, #1
 8009668:	231f      	movs	r3, #31
 800966a:	0020      	movs	r0, r4
 800966c:	1e72      	subs	r2, r6, #1
 800966e:	4013      	ands	r3, r2
 8009670:	4098      	lsls	r0, r3
 8009672:	0003      	movs	r3, r0
 8009674:	1151      	asrs	r1, r2, #5
 8009676:	9802      	ldr	r0, [sp, #8]
 8009678:	0089      	lsls	r1, r1, #2
 800967a:	5809      	ldr	r1, [r1, r0]
 800967c:	4219      	tst	r1, r3
 800967e:	d009      	beq.n	8009694 <__gethex+0x1d4>
 8009680:	42a2      	cmp	r2, r4
 8009682:	dd06      	ble.n	8009692 <__gethex+0x1d2>
 8009684:	0028      	movs	r0, r5
 8009686:	1eb1      	subs	r1, r6, #2
 8009688:	f000 feb6 	bl	800a3f8 <__any_on>
 800968c:	3402      	adds	r4, #2
 800968e:	2800      	cmp	r0, #0
 8009690:	d100      	bne.n	8009694 <__gethex+0x1d4>
 8009692:	2402      	movs	r4, #2
 8009694:	0031      	movs	r1, r6
 8009696:	0028      	movs	r0, r5
 8009698:	f7ff fea8 	bl	80093ec <rshift>
 800969c:	19bf      	adds	r7, r7, r6
 800969e:	9b01      	ldr	r3, [sp, #4]
 80096a0:	689b      	ldr	r3, [r3, #8]
 80096a2:	42bb      	cmp	r3, r7
 80096a4:	da3a      	bge.n	800971c <__gethex+0x25c>
 80096a6:	0029      	movs	r1, r5
 80096a8:	9803      	ldr	r0, [sp, #12]
 80096aa:	f000 fa51 	bl	8009b50 <_Bfree>
 80096ae:	2300      	movs	r3, #0
 80096b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80096b2:	26a3      	movs	r6, #163	; 0xa3
 80096b4:	6013      	str	r3, [r2, #0]
 80096b6:	e78c      	b.n	80095d2 <__gethex+0x112>
 80096b8:	3c01      	subs	r4, #1
 80096ba:	7823      	ldrb	r3, [r4, #0]
 80096bc:	2b2e      	cmp	r3, #46	; 0x2e
 80096be:	d012      	beq.n	80096e6 <__gethex+0x226>
 80096c0:	9b04      	ldr	r3, [sp, #16]
 80096c2:	2b20      	cmp	r3, #32
 80096c4:	d104      	bne.n	80096d0 <__gethex+0x210>
 80096c6:	9b05      	ldr	r3, [sp, #20]
 80096c8:	c340      	stmia	r3!, {r6}
 80096ca:	2600      	movs	r6, #0
 80096cc:	9305      	str	r3, [sp, #20]
 80096ce:	9604      	str	r6, [sp, #16]
 80096d0:	7820      	ldrb	r0, [r4, #0]
 80096d2:	f7ff fee0 	bl	8009496 <__hexdig_fun>
 80096d6:	230f      	movs	r3, #15
 80096d8:	4018      	ands	r0, r3
 80096da:	9b04      	ldr	r3, [sp, #16]
 80096dc:	4098      	lsls	r0, r3
 80096de:	3304      	adds	r3, #4
 80096e0:	4306      	orrs	r6, r0
 80096e2:	9304      	str	r3, [sp, #16]
 80096e4:	e7a5      	b.n	8009632 <__gethex+0x172>
 80096e6:	9b00      	ldr	r3, [sp, #0]
 80096e8:	42a3      	cmp	r3, r4
 80096ea:	d8e9      	bhi.n	80096c0 <__gethex+0x200>
 80096ec:	2201      	movs	r2, #1
 80096ee:	0020      	movs	r0, r4
 80096f0:	4927      	ldr	r1, [pc, #156]	; (8009790 <__gethex+0x2d0>)
 80096f2:	f7fe fea7 	bl	8008444 <strncmp>
 80096f6:	2800      	cmp	r0, #0
 80096f8:	d1e2      	bne.n	80096c0 <__gethex+0x200>
 80096fa:	e79a      	b.n	8009632 <__gethex+0x172>
 80096fc:	9b00      	ldr	r3, [sp, #0]
 80096fe:	2400      	movs	r4, #0
 8009700:	429e      	cmp	r6, r3
 8009702:	dacc      	bge.n	800969e <__gethex+0x1de>
 8009704:	1b9e      	subs	r6, r3, r6
 8009706:	0029      	movs	r1, r5
 8009708:	0032      	movs	r2, r6
 800970a:	9803      	ldr	r0, [sp, #12]
 800970c:	f000 fc40 	bl	8009f90 <__lshift>
 8009710:	0003      	movs	r3, r0
 8009712:	3314      	adds	r3, #20
 8009714:	0005      	movs	r5, r0
 8009716:	1bbf      	subs	r7, r7, r6
 8009718:	9302      	str	r3, [sp, #8]
 800971a:	e7c0      	b.n	800969e <__gethex+0x1de>
 800971c:	9b01      	ldr	r3, [sp, #4]
 800971e:	685e      	ldr	r6, [r3, #4]
 8009720:	42be      	cmp	r6, r7
 8009722:	dd70      	ble.n	8009806 <__gethex+0x346>
 8009724:	9b00      	ldr	r3, [sp, #0]
 8009726:	1bf6      	subs	r6, r6, r7
 8009728:	42b3      	cmp	r3, r6
 800972a:	dc37      	bgt.n	800979c <__gethex+0x2dc>
 800972c:	9b01      	ldr	r3, [sp, #4]
 800972e:	68db      	ldr	r3, [r3, #12]
 8009730:	2b02      	cmp	r3, #2
 8009732:	d024      	beq.n	800977e <__gethex+0x2be>
 8009734:	2b03      	cmp	r3, #3
 8009736:	d026      	beq.n	8009786 <__gethex+0x2c6>
 8009738:	2b01      	cmp	r3, #1
 800973a:	d117      	bne.n	800976c <__gethex+0x2ac>
 800973c:	9b00      	ldr	r3, [sp, #0]
 800973e:	42b3      	cmp	r3, r6
 8009740:	d114      	bne.n	800976c <__gethex+0x2ac>
 8009742:	2b01      	cmp	r3, #1
 8009744:	d10b      	bne.n	800975e <__gethex+0x29e>
 8009746:	9b01      	ldr	r3, [sp, #4]
 8009748:	9a07      	ldr	r2, [sp, #28]
 800974a:	685b      	ldr	r3, [r3, #4]
 800974c:	2662      	movs	r6, #98	; 0x62
 800974e:	6013      	str	r3, [r2, #0]
 8009750:	2301      	movs	r3, #1
 8009752:	9a02      	ldr	r2, [sp, #8]
 8009754:	612b      	str	r3, [r5, #16]
 8009756:	6013      	str	r3, [r2, #0]
 8009758:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800975a:	601d      	str	r5, [r3, #0]
 800975c:	e739      	b.n	80095d2 <__gethex+0x112>
 800975e:	9900      	ldr	r1, [sp, #0]
 8009760:	0028      	movs	r0, r5
 8009762:	3901      	subs	r1, #1
 8009764:	f000 fe48 	bl	800a3f8 <__any_on>
 8009768:	2800      	cmp	r0, #0
 800976a:	d1ec      	bne.n	8009746 <__gethex+0x286>
 800976c:	0029      	movs	r1, r5
 800976e:	9803      	ldr	r0, [sp, #12]
 8009770:	f000 f9ee 	bl	8009b50 <_Bfree>
 8009774:	2300      	movs	r3, #0
 8009776:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009778:	2650      	movs	r6, #80	; 0x50
 800977a:	6013      	str	r3, [r2, #0]
 800977c:	e729      	b.n	80095d2 <__gethex+0x112>
 800977e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009780:	2b00      	cmp	r3, #0
 8009782:	d1f3      	bne.n	800976c <__gethex+0x2ac>
 8009784:	e7df      	b.n	8009746 <__gethex+0x286>
 8009786:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009788:	2b00      	cmp	r3, #0
 800978a:	d1dc      	bne.n	8009746 <__gethex+0x286>
 800978c:	e7ee      	b.n	800976c <__gethex+0x2ac>
 800978e:	46c0      	nop			; (mov r8, r8)
 8009790:	0800b9d0 	.word	0x0800b9d0
 8009794:	0800bbe4 	.word	0x0800bbe4
 8009798:	0800bbf5 	.word	0x0800bbf5
 800979c:	1e77      	subs	r7, r6, #1
 800979e:	2c00      	cmp	r4, #0
 80097a0:	d12f      	bne.n	8009802 <__gethex+0x342>
 80097a2:	2f00      	cmp	r7, #0
 80097a4:	d004      	beq.n	80097b0 <__gethex+0x2f0>
 80097a6:	0039      	movs	r1, r7
 80097a8:	0028      	movs	r0, r5
 80097aa:	f000 fe25 	bl	800a3f8 <__any_on>
 80097ae:	0004      	movs	r4, r0
 80097b0:	231f      	movs	r3, #31
 80097b2:	117a      	asrs	r2, r7, #5
 80097b4:	401f      	ands	r7, r3
 80097b6:	3b1e      	subs	r3, #30
 80097b8:	40bb      	lsls	r3, r7
 80097ba:	9902      	ldr	r1, [sp, #8]
 80097bc:	0092      	lsls	r2, r2, #2
 80097be:	5852      	ldr	r2, [r2, r1]
 80097c0:	421a      	tst	r2, r3
 80097c2:	d001      	beq.n	80097c8 <__gethex+0x308>
 80097c4:	2302      	movs	r3, #2
 80097c6:	431c      	orrs	r4, r3
 80097c8:	9b00      	ldr	r3, [sp, #0]
 80097ca:	0031      	movs	r1, r6
 80097cc:	1b9b      	subs	r3, r3, r6
 80097ce:	2602      	movs	r6, #2
 80097d0:	0028      	movs	r0, r5
 80097d2:	9300      	str	r3, [sp, #0]
 80097d4:	f7ff fe0a 	bl	80093ec <rshift>
 80097d8:	9b01      	ldr	r3, [sp, #4]
 80097da:	685f      	ldr	r7, [r3, #4]
 80097dc:	2c00      	cmp	r4, #0
 80097de:	d041      	beq.n	8009864 <__gethex+0x3a4>
 80097e0:	9b01      	ldr	r3, [sp, #4]
 80097e2:	68db      	ldr	r3, [r3, #12]
 80097e4:	2b02      	cmp	r3, #2
 80097e6:	d010      	beq.n	800980a <__gethex+0x34a>
 80097e8:	2b03      	cmp	r3, #3
 80097ea:	d012      	beq.n	8009812 <__gethex+0x352>
 80097ec:	2b01      	cmp	r3, #1
 80097ee:	d106      	bne.n	80097fe <__gethex+0x33e>
 80097f0:	07a2      	lsls	r2, r4, #30
 80097f2:	d504      	bpl.n	80097fe <__gethex+0x33e>
 80097f4:	9a02      	ldr	r2, [sp, #8]
 80097f6:	6812      	ldr	r2, [r2, #0]
 80097f8:	4314      	orrs	r4, r2
 80097fa:	421c      	tst	r4, r3
 80097fc:	d10c      	bne.n	8009818 <__gethex+0x358>
 80097fe:	2310      	movs	r3, #16
 8009800:	e02f      	b.n	8009862 <__gethex+0x3a2>
 8009802:	2401      	movs	r4, #1
 8009804:	e7d4      	b.n	80097b0 <__gethex+0x2f0>
 8009806:	2601      	movs	r6, #1
 8009808:	e7e8      	b.n	80097dc <__gethex+0x31c>
 800980a:	2301      	movs	r3, #1
 800980c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800980e:	1a9b      	subs	r3, r3, r2
 8009810:	930f      	str	r3, [sp, #60]	; 0x3c
 8009812:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009814:	2b00      	cmp	r3, #0
 8009816:	d0f2      	beq.n	80097fe <__gethex+0x33e>
 8009818:	692b      	ldr	r3, [r5, #16]
 800981a:	2000      	movs	r0, #0
 800981c:	9302      	str	r3, [sp, #8]
 800981e:	009b      	lsls	r3, r3, #2
 8009820:	9304      	str	r3, [sp, #16]
 8009822:	002b      	movs	r3, r5
 8009824:	9a04      	ldr	r2, [sp, #16]
 8009826:	3314      	adds	r3, #20
 8009828:	1899      	adds	r1, r3, r2
 800982a:	681a      	ldr	r2, [r3, #0]
 800982c:	1c54      	adds	r4, r2, #1
 800982e:	d01e      	beq.n	800986e <__gethex+0x3ae>
 8009830:	3201      	adds	r2, #1
 8009832:	601a      	str	r2, [r3, #0]
 8009834:	002b      	movs	r3, r5
 8009836:	3314      	adds	r3, #20
 8009838:	2e02      	cmp	r6, #2
 800983a:	d141      	bne.n	80098c0 <__gethex+0x400>
 800983c:	9a01      	ldr	r2, [sp, #4]
 800983e:	9900      	ldr	r1, [sp, #0]
 8009840:	6812      	ldr	r2, [r2, #0]
 8009842:	3a01      	subs	r2, #1
 8009844:	428a      	cmp	r2, r1
 8009846:	d10b      	bne.n	8009860 <__gethex+0x3a0>
 8009848:	221f      	movs	r2, #31
 800984a:	9800      	ldr	r0, [sp, #0]
 800984c:	1149      	asrs	r1, r1, #5
 800984e:	4002      	ands	r2, r0
 8009850:	2001      	movs	r0, #1
 8009852:	0004      	movs	r4, r0
 8009854:	4094      	lsls	r4, r2
 8009856:	0089      	lsls	r1, r1, #2
 8009858:	58cb      	ldr	r3, [r1, r3]
 800985a:	4223      	tst	r3, r4
 800985c:	d000      	beq.n	8009860 <__gethex+0x3a0>
 800985e:	2601      	movs	r6, #1
 8009860:	2320      	movs	r3, #32
 8009862:	431e      	orrs	r6, r3
 8009864:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009866:	601d      	str	r5, [r3, #0]
 8009868:	9b07      	ldr	r3, [sp, #28]
 800986a:	601f      	str	r7, [r3, #0]
 800986c:	e6b1      	b.n	80095d2 <__gethex+0x112>
 800986e:	c301      	stmia	r3!, {r0}
 8009870:	4299      	cmp	r1, r3
 8009872:	d8da      	bhi.n	800982a <__gethex+0x36a>
 8009874:	68ab      	ldr	r3, [r5, #8]
 8009876:	9a02      	ldr	r2, [sp, #8]
 8009878:	429a      	cmp	r2, r3
 800987a:	db18      	blt.n	80098ae <__gethex+0x3ee>
 800987c:	6869      	ldr	r1, [r5, #4]
 800987e:	9803      	ldr	r0, [sp, #12]
 8009880:	3101      	adds	r1, #1
 8009882:	f000 f921 	bl	8009ac8 <_Balloc>
 8009886:	1e04      	subs	r4, r0, #0
 8009888:	d104      	bne.n	8009894 <__gethex+0x3d4>
 800988a:	0022      	movs	r2, r4
 800988c:	2184      	movs	r1, #132	; 0x84
 800988e:	4b1c      	ldr	r3, [pc, #112]	; (8009900 <__gethex+0x440>)
 8009890:	481c      	ldr	r0, [pc, #112]	; (8009904 <__gethex+0x444>)
 8009892:	e6c2      	b.n	800961a <__gethex+0x15a>
 8009894:	0029      	movs	r1, r5
 8009896:	692a      	ldr	r2, [r5, #16]
 8009898:	310c      	adds	r1, #12
 800989a:	3202      	adds	r2, #2
 800989c:	0092      	lsls	r2, r2, #2
 800989e:	300c      	adds	r0, #12
 80098a0:	f7fe fea8 	bl	80085f4 <memcpy>
 80098a4:	0029      	movs	r1, r5
 80098a6:	9803      	ldr	r0, [sp, #12]
 80098a8:	f000 f952 	bl	8009b50 <_Bfree>
 80098ac:	0025      	movs	r5, r4
 80098ae:	692b      	ldr	r3, [r5, #16]
 80098b0:	1c5a      	adds	r2, r3, #1
 80098b2:	612a      	str	r2, [r5, #16]
 80098b4:	2201      	movs	r2, #1
 80098b6:	3304      	adds	r3, #4
 80098b8:	009b      	lsls	r3, r3, #2
 80098ba:	18eb      	adds	r3, r5, r3
 80098bc:	605a      	str	r2, [r3, #4]
 80098be:	e7b9      	b.n	8009834 <__gethex+0x374>
 80098c0:	692a      	ldr	r2, [r5, #16]
 80098c2:	9902      	ldr	r1, [sp, #8]
 80098c4:	428a      	cmp	r2, r1
 80098c6:	dd09      	ble.n	80098dc <__gethex+0x41c>
 80098c8:	2101      	movs	r1, #1
 80098ca:	0028      	movs	r0, r5
 80098cc:	f7ff fd8e 	bl	80093ec <rshift>
 80098d0:	9b01      	ldr	r3, [sp, #4]
 80098d2:	3701      	adds	r7, #1
 80098d4:	689b      	ldr	r3, [r3, #8]
 80098d6:	42bb      	cmp	r3, r7
 80098d8:	dac1      	bge.n	800985e <__gethex+0x39e>
 80098da:	e6e4      	b.n	80096a6 <__gethex+0x1e6>
 80098dc:	221f      	movs	r2, #31
 80098de:	9c00      	ldr	r4, [sp, #0]
 80098e0:	9900      	ldr	r1, [sp, #0]
 80098e2:	2601      	movs	r6, #1
 80098e4:	4014      	ands	r4, r2
 80098e6:	4211      	tst	r1, r2
 80098e8:	d0ba      	beq.n	8009860 <__gethex+0x3a0>
 80098ea:	9a04      	ldr	r2, [sp, #16]
 80098ec:	189b      	adds	r3, r3, r2
 80098ee:	3b04      	subs	r3, #4
 80098f0:	6818      	ldr	r0, [r3, #0]
 80098f2:	f000 f9e1 	bl	8009cb8 <__hi0bits>
 80098f6:	2320      	movs	r3, #32
 80098f8:	1b1b      	subs	r3, r3, r4
 80098fa:	4298      	cmp	r0, r3
 80098fc:	dbe4      	blt.n	80098c8 <__gethex+0x408>
 80098fe:	e7af      	b.n	8009860 <__gethex+0x3a0>
 8009900:	0800bbe4 	.word	0x0800bbe4
 8009904:	0800bbf5 	.word	0x0800bbf5

08009908 <L_shift>:
 8009908:	2308      	movs	r3, #8
 800990a:	b570      	push	{r4, r5, r6, lr}
 800990c:	2520      	movs	r5, #32
 800990e:	1a9a      	subs	r2, r3, r2
 8009910:	0092      	lsls	r2, r2, #2
 8009912:	1aad      	subs	r5, r5, r2
 8009914:	6843      	ldr	r3, [r0, #4]
 8009916:	6804      	ldr	r4, [r0, #0]
 8009918:	001e      	movs	r6, r3
 800991a:	40ae      	lsls	r6, r5
 800991c:	40d3      	lsrs	r3, r2
 800991e:	4334      	orrs	r4, r6
 8009920:	6004      	str	r4, [r0, #0]
 8009922:	6043      	str	r3, [r0, #4]
 8009924:	3004      	adds	r0, #4
 8009926:	4288      	cmp	r0, r1
 8009928:	d3f4      	bcc.n	8009914 <L_shift+0xc>
 800992a:	bd70      	pop	{r4, r5, r6, pc}

0800992c <__match>:
 800992c:	b530      	push	{r4, r5, lr}
 800992e:	6803      	ldr	r3, [r0, #0]
 8009930:	780c      	ldrb	r4, [r1, #0]
 8009932:	3301      	adds	r3, #1
 8009934:	2c00      	cmp	r4, #0
 8009936:	d102      	bne.n	800993e <__match+0x12>
 8009938:	6003      	str	r3, [r0, #0]
 800993a:	2001      	movs	r0, #1
 800993c:	bd30      	pop	{r4, r5, pc}
 800993e:	781a      	ldrb	r2, [r3, #0]
 8009940:	0015      	movs	r5, r2
 8009942:	3d41      	subs	r5, #65	; 0x41
 8009944:	2d19      	cmp	r5, #25
 8009946:	d800      	bhi.n	800994a <__match+0x1e>
 8009948:	3220      	adds	r2, #32
 800994a:	3101      	adds	r1, #1
 800994c:	42a2      	cmp	r2, r4
 800994e:	d0ef      	beq.n	8009930 <__match+0x4>
 8009950:	2000      	movs	r0, #0
 8009952:	e7f3      	b.n	800993c <__match+0x10>

08009954 <__hexnan>:
 8009954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009956:	680b      	ldr	r3, [r1, #0]
 8009958:	b08b      	sub	sp, #44	; 0x2c
 800995a:	9201      	str	r2, [sp, #4]
 800995c:	9901      	ldr	r1, [sp, #4]
 800995e:	115a      	asrs	r2, r3, #5
 8009960:	0092      	lsls	r2, r2, #2
 8009962:	188a      	adds	r2, r1, r2
 8009964:	9202      	str	r2, [sp, #8]
 8009966:	0019      	movs	r1, r3
 8009968:	221f      	movs	r2, #31
 800996a:	4011      	ands	r1, r2
 800996c:	9008      	str	r0, [sp, #32]
 800996e:	9106      	str	r1, [sp, #24]
 8009970:	4213      	tst	r3, r2
 8009972:	d002      	beq.n	800997a <__hexnan+0x26>
 8009974:	9b02      	ldr	r3, [sp, #8]
 8009976:	3304      	adds	r3, #4
 8009978:	9302      	str	r3, [sp, #8]
 800997a:	9b02      	ldr	r3, [sp, #8]
 800997c:	2500      	movs	r5, #0
 800997e:	1f1f      	subs	r7, r3, #4
 8009980:	003e      	movs	r6, r7
 8009982:	003c      	movs	r4, r7
 8009984:	9b08      	ldr	r3, [sp, #32]
 8009986:	603d      	str	r5, [r7, #0]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	9507      	str	r5, [sp, #28]
 800998c:	9305      	str	r3, [sp, #20]
 800998e:	9503      	str	r5, [sp, #12]
 8009990:	9b05      	ldr	r3, [sp, #20]
 8009992:	3301      	adds	r3, #1
 8009994:	9309      	str	r3, [sp, #36]	; 0x24
 8009996:	9b05      	ldr	r3, [sp, #20]
 8009998:	785b      	ldrb	r3, [r3, #1]
 800999a:	9304      	str	r3, [sp, #16]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d028      	beq.n	80099f2 <__hexnan+0x9e>
 80099a0:	9804      	ldr	r0, [sp, #16]
 80099a2:	f7ff fd78 	bl	8009496 <__hexdig_fun>
 80099a6:	2800      	cmp	r0, #0
 80099a8:	d154      	bne.n	8009a54 <__hexnan+0x100>
 80099aa:	9b04      	ldr	r3, [sp, #16]
 80099ac:	2b20      	cmp	r3, #32
 80099ae:	d819      	bhi.n	80099e4 <__hexnan+0x90>
 80099b0:	9b03      	ldr	r3, [sp, #12]
 80099b2:	9a07      	ldr	r2, [sp, #28]
 80099b4:	4293      	cmp	r3, r2
 80099b6:	dd12      	ble.n	80099de <__hexnan+0x8a>
 80099b8:	42b4      	cmp	r4, r6
 80099ba:	d206      	bcs.n	80099ca <__hexnan+0x76>
 80099bc:	2d07      	cmp	r5, #7
 80099be:	dc04      	bgt.n	80099ca <__hexnan+0x76>
 80099c0:	002a      	movs	r2, r5
 80099c2:	0031      	movs	r1, r6
 80099c4:	0020      	movs	r0, r4
 80099c6:	f7ff ff9f 	bl	8009908 <L_shift>
 80099ca:	9b01      	ldr	r3, [sp, #4]
 80099cc:	2508      	movs	r5, #8
 80099ce:	429c      	cmp	r4, r3
 80099d0:	d905      	bls.n	80099de <__hexnan+0x8a>
 80099d2:	1f26      	subs	r6, r4, #4
 80099d4:	2500      	movs	r5, #0
 80099d6:	0034      	movs	r4, r6
 80099d8:	9b03      	ldr	r3, [sp, #12]
 80099da:	6035      	str	r5, [r6, #0]
 80099dc:	9307      	str	r3, [sp, #28]
 80099de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099e0:	9305      	str	r3, [sp, #20]
 80099e2:	e7d5      	b.n	8009990 <__hexnan+0x3c>
 80099e4:	9b04      	ldr	r3, [sp, #16]
 80099e6:	2b29      	cmp	r3, #41	; 0x29
 80099e8:	d159      	bne.n	8009a9e <__hexnan+0x14a>
 80099ea:	9b05      	ldr	r3, [sp, #20]
 80099ec:	9a08      	ldr	r2, [sp, #32]
 80099ee:	3302      	adds	r3, #2
 80099f0:	6013      	str	r3, [r2, #0]
 80099f2:	9b03      	ldr	r3, [sp, #12]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d052      	beq.n	8009a9e <__hexnan+0x14a>
 80099f8:	42b4      	cmp	r4, r6
 80099fa:	d206      	bcs.n	8009a0a <__hexnan+0xb6>
 80099fc:	2d07      	cmp	r5, #7
 80099fe:	dc04      	bgt.n	8009a0a <__hexnan+0xb6>
 8009a00:	002a      	movs	r2, r5
 8009a02:	0031      	movs	r1, r6
 8009a04:	0020      	movs	r0, r4
 8009a06:	f7ff ff7f 	bl	8009908 <L_shift>
 8009a0a:	9b01      	ldr	r3, [sp, #4]
 8009a0c:	429c      	cmp	r4, r3
 8009a0e:	d935      	bls.n	8009a7c <__hexnan+0x128>
 8009a10:	001a      	movs	r2, r3
 8009a12:	0023      	movs	r3, r4
 8009a14:	cb02      	ldmia	r3!, {r1}
 8009a16:	c202      	stmia	r2!, {r1}
 8009a18:	429f      	cmp	r7, r3
 8009a1a:	d2fb      	bcs.n	8009a14 <__hexnan+0xc0>
 8009a1c:	9b02      	ldr	r3, [sp, #8]
 8009a1e:	1c62      	adds	r2, r4, #1
 8009a20:	1ed9      	subs	r1, r3, #3
 8009a22:	2304      	movs	r3, #4
 8009a24:	4291      	cmp	r1, r2
 8009a26:	d305      	bcc.n	8009a34 <__hexnan+0xe0>
 8009a28:	9b02      	ldr	r3, [sp, #8]
 8009a2a:	3b04      	subs	r3, #4
 8009a2c:	1b1b      	subs	r3, r3, r4
 8009a2e:	089b      	lsrs	r3, r3, #2
 8009a30:	3301      	adds	r3, #1
 8009a32:	009b      	lsls	r3, r3, #2
 8009a34:	9a01      	ldr	r2, [sp, #4]
 8009a36:	18d3      	adds	r3, r2, r3
 8009a38:	2200      	movs	r2, #0
 8009a3a:	c304      	stmia	r3!, {r2}
 8009a3c:	429f      	cmp	r7, r3
 8009a3e:	d2fc      	bcs.n	8009a3a <__hexnan+0xe6>
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d104      	bne.n	8009a50 <__hexnan+0xfc>
 8009a46:	9b01      	ldr	r3, [sp, #4]
 8009a48:	429f      	cmp	r7, r3
 8009a4a:	d126      	bne.n	8009a9a <__hexnan+0x146>
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	603b      	str	r3, [r7, #0]
 8009a50:	2005      	movs	r0, #5
 8009a52:	e025      	b.n	8009aa0 <__hexnan+0x14c>
 8009a54:	9b03      	ldr	r3, [sp, #12]
 8009a56:	3501      	adds	r5, #1
 8009a58:	3301      	adds	r3, #1
 8009a5a:	9303      	str	r3, [sp, #12]
 8009a5c:	2d08      	cmp	r5, #8
 8009a5e:	dd06      	ble.n	8009a6e <__hexnan+0x11a>
 8009a60:	9b01      	ldr	r3, [sp, #4]
 8009a62:	429c      	cmp	r4, r3
 8009a64:	d9bb      	bls.n	80099de <__hexnan+0x8a>
 8009a66:	2300      	movs	r3, #0
 8009a68:	2501      	movs	r5, #1
 8009a6a:	3c04      	subs	r4, #4
 8009a6c:	6023      	str	r3, [r4, #0]
 8009a6e:	220f      	movs	r2, #15
 8009a70:	6823      	ldr	r3, [r4, #0]
 8009a72:	4010      	ands	r0, r2
 8009a74:	011b      	lsls	r3, r3, #4
 8009a76:	4303      	orrs	r3, r0
 8009a78:	6023      	str	r3, [r4, #0]
 8009a7a:	e7b0      	b.n	80099de <__hexnan+0x8a>
 8009a7c:	9b06      	ldr	r3, [sp, #24]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d0de      	beq.n	8009a40 <__hexnan+0xec>
 8009a82:	2320      	movs	r3, #32
 8009a84:	9a06      	ldr	r2, [sp, #24]
 8009a86:	9902      	ldr	r1, [sp, #8]
 8009a88:	1a9b      	subs	r3, r3, r2
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	4252      	negs	r2, r2
 8009a8e:	40da      	lsrs	r2, r3
 8009a90:	3904      	subs	r1, #4
 8009a92:	680b      	ldr	r3, [r1, #0]
 8009a94:	4013      	ands	r3, r2
 8009a96:	600b      	str	r3, [r1, #0]
 8009a98:	e7d2      	b.n	8009a40 <__hexnan+0xec>
 8009a9a:	3f04      	subs	r7, #4
 8009a9c:	e7d0      	b.n	8009a40 <__hexnan+0xec>
 8009a9e:	2004      	movs	r0, #4
 8009aa0:	b00b      	add	sp, #44	; 0x2c
 8009aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009aa4 <__ascii_mbtowc>:
 8009aa4:	b082      	sub	sp, #8
 8009aa6:	2900      	cmp	r1, #0
 8009aa8:	d100      	bne.n	8009aac <__ascii_mbtowc+0x8>
 8009aaa:	a901      	add	r1, sp, #4
 8009aac:	1e10      	subs	r0, r2, #0
 8009aae:	d006      	beq.n	8009abe <__ascii_mbtowc+0x1a>
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d006      	beq.n	8009ac2 <__ascii_mbtowc+0x1e>
 8009ab4:	7813      	ldrb	r3, [r2, #0]
 8009ab6:	600b      	str	r3, [r1, #0]
 8009ab8:	7810      	ldrb	r0, [r2, #0]
 8009aba:	1e43      	subs	r3, r0, #1
 8009abc:	4198      	sbcs	r0, r3
 8009abe:	b002      	add	sp, #8
 8009ac0:	4770      	bx	lr
 8009ac2:	2002      	movs	r0, #2
 8009ac4:	4240      	negs	r0, r0
 8009ac6:	e7fa      	b.n	8009abe <__ascii_mbtowc+0x1a>

08009ac8 <_Balloc>:
 8009ac8:	b570      	push	{r4, r5, r6, lr}
 8009aca:	69c5      	ldr	r5, [r0, #28]
 8009acc:	0006      	movs	r6, r0
 8009ace:	000c      	movs	r4, r1
 8009ad0:	2d00      	cmp	r5, #0
 8009ad2:	d10e      	bne.n	8009af2 <_Balloc+0x2a>
 8009ad4:	2010      	movs	r0, #16
 8009ad6:	f7fc fd03 	bl	80064e0 <malloc>
 8009ada:	1e02      	subs	r2, r0, #0
 8009adc:	61f0      	str	r0, [r6, #28]
 8009ade:	d104      	bne.n	8009aea <_Balloc+0x22>
 8009ae0:	216b      	movs	r1, #107	; 0x6b
 8009ae2:	4b19      	ldr	r3, [pc, #100]	; (8009b48 <_Balloc+0x80>)
 8009ae4:	4819      	ldr	r0, [pc, #100]	; (8009b4c <_Balloc+0x84>)
 8009ae6:	f001 fa85 	bl	800aff4 <__assert_func>
 8009aea:	6045      	str	r5, [r0, #4]
 8009aec:	6085      	str	r5, [r0, #8]
 8009aee:	6005      	str	r5, [r0, #0]
 8009af0:	60c5      	str	r5, [r0, #12]
 8009af2:	69f5      	ldr	r5, [r6, #28]
 8009af4:	68eb      	ldr	r3, [r5, #12]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d013      	beq.n	8009b22 <_Balloc+0x5a>
 8009afa:	69f3      	ldr	r3, [r6, #28]
 8009afc:	00a2      	lsls	r2, r4, #2
 8009afe:	68db      	ldr	r3, [r3, #12]
 8009b00:	189b      	adds	r3, r3, r2
 8009b02:	6818      	ldr	r0, [r3, #0]
 8009b04:	2800      	cmp	r0, #0
 8009b06:	d118      	bne.n	8009b3a <_Balloc+0x72>
 8009b08:	2101      	movs	r1, #1
 8009b0a:	000d      	movs	r5, r1
 8009b0c:	40a5      	lsls	r5, r4
 8009b0e:	1d6a      	adds	r2, r5, #5
 8009b10:	0030      	movs	r0, r6
 8009b12:	0092      	lsls	r2, r2, #2
 8009b14:	f001 fa8c 	bl	800b030 <_calloc_r>
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	d00c      	beq.n	8009b36 <_Balloc+0x6e>
 8009b1c:	6044      	str	r4, [r0, #4]
 8009b1e:	6085      	str	r5, [r0, #8]
 8009b20:	e00d      	b.n	8009b3e <_Balloc+0x76>
 8009b22:	2221      	movs	r2, #33	; 0x21
 8009b24:	2104      	movs	r1, #4
 8009b26:	0030      	movs	r0, r6
 8009b28:	f001 fa82 	bl	800b030 <_calloc_r>
 8009b2c:	69f3      	ldr	r3, [r6, #28]
 8009b2e:	60e8      	str	r0, [r5, #12]
 8009b30:	68db      	ldr	r3, [r3, #12]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d1e1      	bne.n	8009afa <_Balloc+0x32>
 8009b36:	2000      	movs	r0, #0
 8009b38:	bd70      	pop	{r4, r5, r6, pc}
 8009b3a:	6802      	ldr	r2, [r0, #0]
 8009b3c:	601a      	str	r2, [r3, #0]
 8009b3e:	2300      	movs	r3, #0
 8009b40:	6103      	str	r3, [r0, #16]
 8009b42:	60c3      	str	r3, [r0, #12]
 8009b44:	e7f8      	b.n	8009b38 <_Balloc+0x70>
 8009b46:	46c0      	nop			; (mov r8, r8)
 8009b48:	0800bb75 	.word	0x0800bb75
 8009b4c:	0800bc55 	.word	0x0800bc55

08009b50 <_Bfree>:
 8009b50:	b570      	push	{r4, r5, r6, lr}
 8009b52:	69c6      	ldr	r6, [r0, #28]
 8009b54:	0005      	movs	r5, r0
 8009b56:	000c      	movs	r4, r1
 8009b58:	2e00      	cmp	r6, #0
 8009b5a:	d10e      	bne.n	8009b7a <_Bfree+0x2a>
 8009b5c:	2010      	movs	r0, #16
 8009b5e:	f7fc fcbf 	bl	80064e0 <malloc>
 8009b62:	1e02      	subs	r2, r0, #0
 8009b64:	61e8      	str	r0, [r5, #28]
 8009b66:	d104      	bne.n	8009b72 <_Bfree+0x22>
 8009b68:	218f      	movs	r1, #143	; 0x8f
 8009b6a:	4b09      	ldr	r3, [pc, #36]	; (8009b90 <_Bfree+0x40>)
 8009b6c:	4809      	ldr	r0, [pc, #36]	; (8009b94 <_Bfree+0x44>)
 8009b6e:	f001 fa41 	bl	800aff4 <__assert_func>
 8009b72:	6046      	str	r6, [r0, #4]
 8009b74:	6086      	str	r6, [r0, #8]
 8009b76:	6006      	str	r6, [r0, #0]
 8009b78:	60c6      	str	r6, [r0, #12]
 8009b7a:	2c00      	cmp	r4, #0
 8009b7c:	d007      	beq.n	8009b8e <_Bfree+0x3e>
 8009b7e:	69eb      	ldr	r3, [r5, #28]
 8009b80:	6862      	ldr	r2, [r4, #4]
 8009b82:	68db      	ldr	r3, [r3, #12]
 8009b84:	0092      	lsls	r2, r2, #2
 8009b86:	189b      	adds	r3, r3, r2
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	6022      	str	r2, [r4, #0]
 8009b8c:	601c      	str	r4, [r3, #0]
 8009b8e:	bd70      	pop	{r4, r5, r6, pc}
 8009b90:	0800bb75 	.word	0x0800bb75
 8009b94:	0800bc55 	.word	0x0800bc55

08009b98 <__multadd>:
 8009b98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b9a:	000e      	movs	r6, r1
 8009b9c:	9001      	str	r0, [sp, #4]
 8009b9e:	000c      	movs	r4, r1
 8009ba0:	001d      	movs	r5, r3
 8009ba2:	2000      	movs	r0, #0
 8009ba4:	690f      	ldr	r7, [r1, #16]
 8009ba6:	3614      	adds	r6, #20
 8009ba8:	6833      	ldr	r3, [r6, #0]
 8009baa:	3001      	adds	r0, #1
 8009bac:	b299      	uxth	r1, r3
 8009bae:	4351      	muls	r1, r2
 8009bb0:	0c1b      	lsrs	r3, r3, #16
 8009bb2:	4353      	muls	r3, r2
 8009bb4:	1949      	adds	r1, r1, r5
 8009bb6:	0c0d      	lsrs	r5, r1, #16
 8009bb8:	195b      	adds	r3, r3, r5
 8009bba:	0c1d      	lsrs	r5, r3, #16
 8009bbc:	b289      	uxth	r1, r1
 8009bbe:	041b      	lsls	r3, r3, #16
 8009bc0:	185b      	adds	r3, r3, r1
 8009bc2:	c608      	stmia	r6!, {r3}
 8009bc4:	4287      	cmp	r7, r0
 8009bc6:	dcef      	bgt.n	8009ba8 <__multadd+0x10>
 8009bc8:	2d00      	cmp	r5, #0
 8009bca:	d022      	beq.n	8009c12 <__multadd+0x7a>
 8009bcc:	68a3      	ldr	r3, [r4, #8]
 8009bce:	42bb      	cmp	r3, r7
 8009bd0:	dc19      	bgt.n	8009c06 <__multadd+0x6e>
 8009bd2:	6861      	ldr	r1, [r4, #4]
 8009bd4:	9801      	ldr	r0, [sp, #4]
 8009bd6:	3101      	adds	r1, #1
 8009bd8:	f7ff ff76 	bl	8009ac8 <_Balloc>
 8009bdc:	1e06      	subs	r6, r0, #0
 8009bde:	d105      	bne.n	8009bec <__multadd+0x54>
 8009be0:	0032      	movs	r2, r6
 8009be2:	21ba      	movs	r1, #186	; 0xba
 8009be4:	4b0c      	ldr	r3, [pc, #48]	; (8009c18 <__multadd+0x80>)
 8009be6:	480d      	ldr	r0, [pc, #52]	; (8009c1c <__multadd+0x84>)
 8009be8:	f001 fa04 	bl	800aff4 <__assert_func>
 8009bec:	0021      	movs	r1, r4
 8009bee:	6922      	ldr	r2, [r4, #16]
 8009bf0:	310c      	adds	r1, #12
 8009bf2:	3202      	adds	r2, #2
 8009bf4:	0092      	lsls	r2, r2, #2
 8009bf6:	300c      	adds	r0, #12
 8009bf8:	f7fe fcfc 	bl	80085f4 <memcpy>
 8009bfc:	0021      	movs	r1, r4
 8009bfe:	9801      	ldr	r0, [sp, #4]
 8009c00:	f7ff ffa6 	bl	8009b50 <_Bfree>
 8009c04:	0034      	movs	r4, r6
 8009c06:	1d3b      	adds	r3, r7, #4
 8009c08:	009b      	lsls	r3, r3, #2
 8009c0a:	18e3      	adds	r3, r4, r3
 8009c0c:	605d      	str	r5, [r3, #4]
 8009c0e:	1c7b      	adds	r3, r7, #1
 8009c10:	6123      	str	r3, [r4, #16]
 8009c12:	0020      	movs	r0, r4
 8009c14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009c16:	46c0      	nop			; (mov r8, r8)
 8009c18:	0800bbe4 	.word	0x0800bbe4
 8009c1c:	0800bc55 	.word	0x0800bc55

08009c20 <__s2b>:
 8009c20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c22:	0006      	movs	r6, r0
 8009c24:	0018      	movs	r0, r3
 8009c26:	000c      	movs	r4, r1
 8009c28:	3008      	adds	r0, #8
 8009c2a:	2109      	movs	r1, #9
 8009c2c:	9301      	str	r3, [sp, #4]
 8009c2e:	0015      	movs	r5, r2
 8009c30:	f7f6 fb0e 	bl	8000250 <__divsi3>
 8009c34:	2301      	movs	r3, #1
 8009c36:	2100      	movs	r1, #0
 8009c38:	4283      	cmp	r3, r0
 8009c3a:	db0a      	blt.n	8009c52 <__s2b+0x32>
 8009c3c:	0030      	movs	r0, r6
 8009c3e:	f7ff ff43 	bl	8009ac8 <_Balloc>
 8009c42:	1e01      	subs	r1, r0, #0
 8009c44:	d108      	bne.n	8009c58 <__s2b+0x38>
 8009c46:	000a      	movs	r2, r1
 8009c48:	4b19      	ldr	r3, [pc, #100]	; (8009cb0 <__s2b+0x90>)
 8009c4a:	481a      	ldr	r0, [pc, #104]	; (8009cb4 <__s2b+0x94>)
 8009c4c:	31d3      	adds	r1, #211	; 0xd3
 8009c4e:	f001 f9d1 	bl	800aff4 <__assert_func>
 8009c52:	005b      	lsls	r3, r3, #1
 8009c54:	3101      	adds	r1, #1
 8009c56:	e7ef      	b.n	8009c38 <__s2b+0x18>
 8009c58:	9b08      	ldr	r3, [sp, #32]
 8009c5a:	6143      	str	r3, [r0, #20]
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	6103      	str	r3, [r0, #16]
 8009c60:	2d09      	cmp	r5, #9
 8009c62:	dd18      	ble.n	8009c96 <__s2b+0x76>
 8009c64:	0023      	movs	r3, r4
 8009c66:	3309      	adds	r3, #9
 8009c68:	001f      	movs	r7, r3
 8009c6a:	9300      	str	r3, [sp, #0]
 8009c6c:	1964      	adds	r4, r4, r5
 8009c6e:	783b      	ldrb	r3, [r7, #0]
 8009c70:	220a      	movs	r2, #10
 8009c72:	0030      	movs	r0, r6
 8009c74:	3b30      	subs	r3, #48	; 0x30
 8009c76:	f7ff ff8f 	bl	8009b98 <__multadd>
 8009c7a:	3701      	adds	r7, #1
 8009c7c:	0001      	movs	r1, r0
 8009c7e:	42a7      	cmp	r7, r4
 8009c80:	d1f5      	bne.n	8009c6e <__s2b+0x4e>
 8009c82:	002c      	movs	r4, r5
 8009c84:	9b00      	ldr	r3, [sp, #0]
 8009c86:	3c08      	subs	r4, #8
 8009c88:	191c      	adds	r4, r3, r4
 8009c8a:	002f      	movs	r7, r5
 8009c8c:	9b01      	ldr	r3, [sp, #4]
 8009c8e:	429f      	cmp	r7, r3
 8009c90:	db04      	blt.n	8009c9c <__s2b+0x7c>
 8009c92:	0008      	movs	r0, r1
 8009c94:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009c96:	2509      	movs	r5, #9
 8009c98:	340a      	adds	r4, #10
 8009c9a:	e7f6      	b.n	8009c8a <__s2b+0x6a>
 8009c9c:	1b63      	subs	r3, r4, r5
 8009c9e:	5ddb      	ldrb	r3, [r3, r7]
 8009ca0:	220a      	movs	r2, #10
 8009ca2:	0030      	movs	r0, r6
 8009ca4:	3b30      	subs	r3, #48	; 0x30
 8009ca6:	f7ff ff77 	bl	8009b98 <__multadd>
 8009caa:	3701      	adds	r7, #1
 8009cac:	0001      	movs	r1, r0
 8009cae:	e7ed      	b.n	8009c8c <__s2b+0x6c>
 8009cb0:	0800bbe4 	.word	0x0800bbe4
 8009cb4:	0800bc55 	.word	0x0800bc55

08009cb8 <__hi0bits>:
 8009cb8:	0003      	movs	r3, r0
 8009cba:	0c02      	lsrs	r2, r0, #16
 8009cbc:	2000      	movs	r0, #0
 8009cbe:	4282      	cmp	r2, r0
 8009cc0:	d101      	bne.n	8009cc6 <__hi0bits+0xe>
 8009cc2:	041b      	lsls	r3, r3, #16
 8009cc4:	3010      	adds	r0, #16
 8009cc6:	0e1a      	lsrs	r2, r3, #24
 8009cc8:	d101      	bne.n	8009cce <__hi0bits+0x16>
 8009cca:	3008      	adds	r0, #8
 8009ccc:	021b      	lsls	r3, r3, #8
 8009cce:	0f1a      	lsrs	r2, r3, #28
 8009cd0:	d101      	bne.n	8009cd6 <__hi0bits+0x1e>
 8009cd2:	3004      	adds	r0, #4
 8009cd4:	011b      	lsls	r3, r3, #4
 8009cd6:	0f9a      	lsrs	r2, r3, #30
 8009cd8:	d101      	bne.n	8009cde <__hi0bits+0x26>
 8009cda:	3002      	adds	r0, #2
 8009cdc:	009b      	lsls	r3, r3, #2
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	db03      	blt.n	8009cea <__hi0bits+0x32>
 8009ce2:	3001      	adds	r0, #1
 8009ce4:	005b      	lsls	r3, r3, #1
 8009ce6:	d400      	bmi.n	8009cea <__hi0bits+0x32>
 8009ce8:	2020      	movs	r0, #32
 8009cea:	4770      	bx	lr

08009cec <__lo0bits>:
 8009cec:	6803      	ldr	r3, [r0, #0]
 8009cee:	0001      	movs	r1, r0
 8009cf0:	2207      	movs	r2, #7
 8009cf2:	0018      	movs	r0, r3
 8009cf4:	4010      	ands	r0, r2
 8009cf6:	4213      	tst	r3, r2
 8009cf8:	d00d      	beq.n	8009d16 <__lo0bits+0x2a>
 8009cfa:	3a06      	subs	r2, #6
 8009cfc:	2000      	movs	r0, #0
 8009cfe:	4213      	tst	r3, r2
 8009d00:	d105      	bne.n	8009d0e <__lo0bits+0x22>
 8009d02:	3002      	adds	r0, #2
 8009d04:	4203      	tst	r3, r0
 8009d06:	d003      	beq.n	8009d10 <__lo0bits+0x24>
 8009d08:	40d3      	lsrs	r3, r2
 8009d0a:	0010      	movs	r0, r2
 8009d0c:	600b      	str	r3, [r1, #0]
 8009d0e:	4770      	bx	lr
 8009d10:	089b      	lsrs	r3, r3, #2
 8009d12:	600b      	str	r3, [r1, #0]
 8009d14:	e7fb      	b.n	8009d0e <__lo0bits+0x22>
 8009d16:	b29a      	uxth	r2, r3
 8009d18:	2a00      	cmp	r2, #0
 8009d1a:	d101      	bne.n	8009d20 <__lo0bits+0x34>
 8009d1c:	2010      	movs	r0, #16
 8009d1e:	0c1b      	lsrs	r3, r3, #16
 8009d20:	b2da      	uxtb	r2, r3
 8009d22:	2a00      	cmp	r2, #0
 8009d24:	d101      	bne.n	8009d2a <__lo0bits+0x3e>
 8009d26:	3008      	adds	r0, #8
 8009d28:	0a1b      	lsrs	r3, r3, #8
 8009d2a:	071a      	lsls	r2, r3, #28
 8009d2c:	d101      	bne.n	8009d32 <__lo0bits+0x46>
 8009d2e:	3004      	adds	r0, #4
 8009d30:	091b      	lsrs	r3, r3, #4
 8009d32:	079a      	lsls	r2, r3, #30
 8009d34:	d101      	bne.n	8009d3a <__lo0bits+0x4e>
 8009d36:	3002      	adds	r0, #2
 8009d38:	089b      	lsrs	r3, r3, #2
 8009d3a:	07da      	lsls	r2, r3, #31
 8009d3c:	d4e9      	bmi.n	8009d12 <__lo0bits+0x26>
 8009d3e:	3001      	adds	r0, #1
 8009d40:	085b      	lsrs	r3, r3, #1
 8009d42:	d1e6      	bne.n	8009d12 <__lo0bits+0x26>
 8009d44:	2020      	movs	r0, #32
 8009d46:	e7e2      	b.n	8009d0e <__lo0bits+0x22>

08009d48 <__i2b>:
 8009d48:	b510      	push	{r4, lr}
 8009d4a:	000c      	movs	r4, r1
 8009d4c:	2101      	movs	r1, #1
 8009d4e:	f7ff febb 	bl	8009ac8 <_Balloc>
 8009d52:	2800      	cmp	r0, #0
 8009d54:	d107      	bne.n	8009d66 <__i2b+0x1e>
 8009d56:	2146      	movs	r1, #70	; 0x46
 8009d58:	4c05      	ldr	r4, [pc, #20]	; (8009d70 <__i2b+0x28>)
 8009d5a:	0002      	movs	r2, r0
 8009d5c:	4b05      	ldr	r3, [pc, #20]	; (8009d74 <__i2b+0x2c>)
 8009d5e:	0020      	movs	r0, r4
 8009d60:	31ff      	adds	r1, #255	; 0xff
 8009d62:	f001 f947 	bl	800aff4 <__assert_func>
 8009d66:	2301      	movs	r3, #1
 8009d68:	6144      	str	r4, [r0, #20]
 8009d6a:	6103      	str	r3, [r0, #16]
 8009d6c:	bd10      	pop	{r4, pc}
 8009d6e:	46c0      	nop			; (mov r8, r8)
 8009d70:	0800bc55 	.word	0x0800bc55
 8009d74:	0800bbe4 	.word	0x0800bbe4

08009d78 <__multiply>:
 8009d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d7a:	0015      	movs	r5, r2
 8009d7c:	690a      	ldr	r2, [r1, #16]
 8009d7e:	692b      	ldr	r3, [r5, #16]
 8009d80:	000c      	movs	r4, r1
 8009d82:	b08b      	sub	sp, #44	; 0x2c
 8009d84:	429a      	cmp	r2, r3
 8009d86:	da01      	bge.n	8009d8c <__multiply+0x14>
 8009d88:	002c      	movs	r4, r5
 8009d8a:	000d      	movs	r5, r1
 8009d8c:	6927      	ldr	r7, [r4, #16]
 8009d8e:	692e      	ldr	r6, [r5, #16]
 8009d90:	6861      	ldr	r1, [r4, #4]
 8009d92:	19bb      	adds	r3, r7, r6
 8009d94:	9303      	str	r3, [sp, #12]
 8009d96:	68a3      	ldr	r3, [r4, #8]
 8009d98:	19ba      	adds	r2, r7, r6
 8009d9a:	4293      	cmp	r3, r2
 8009d9c:	da00      	bge.n	8009da0 <__multiply+0x28>
 8009d9e:	3101      	adds	r1, #1
 8009da0:	f7ff fe92 	bl	8009ac8 <_Balloc>
 8009da4:	9002      	str	r0, [sp, #8]
 8009da6:	2800      	cmp	r0, #0
 8009da8:	d106      	bne.n	8009db8 <__multiply+0x40>
 8009daa:	21b1      	movs	r1, #177	; 0xb1
 8009dac:	4b48      	ldr	r3, [pc, #288]	; (8009ed0 <__multiply+0x158>)
 8009dae:	4849      	ldr	r0, [pc, #292]	; (8009ed4 <__multiply+0x15c>)
 8009db0:	9a02      	ldr	r2, [sp, #8]
 8009db2:	0049      	lsls	r1, r1, #1
 8009db4:	f001 f91e 	bl	800aff4 <__assert_func>
 8009db8:	9b02      	ldr	r3, [sp, #8]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	3314      	adds	r3, #20
 8009dbe:	469c      	mov	ip, r3
 8009dc0:	19bb      	adds	r3, r7, r6
 8009dc2:	009b      	lsls	r3, r3, #2
 8009dc4:	4463      	add	r3, ip
 8009dc6:	9304      	str	r3, [sp, #16]
 8009dc8:	4663      	mov	r3, ip
 8009dca:	9904      	ldr	r1, [sp, #16]
 8009dcc:	428b      	cmp	r3, r1
 8009dce:	d32a      	bcc.n	8009e26 <__multiply+0xae>
 8009dd0:	0023      	movs	r3, r4
 8009dd2:	00bf      	lsls	r7, r7, #2
 8009dd4:	3314      	adds	r3, #20
 8009dd6:	3514      	adds	r5, #20
 8009dd8:	9308      	str	r3, [sp, #32]
 8009dda:	00b6      	lsls	r6, r6, #2
 8009ddc:	19db      	adds	r3, r3, r7
 8009dde:	9305      	str	r3, [sp, #20]
 8009de0:	19ab      	adds	r3, r5, r6
 8009de2:	9309      	str	r3, [sp, #36]	; 0x24
 8009de4:	2304      	movs	r3, #4
 8009de6:	9306      	str	r3, [sp, #24]
 8009de8:	0023      	movs	r3, r4
 8009dea:	9a05      	ldr	r2, [sp, #20]
 8009dec:	3315      	adds	r3, #21
 8009dee:	9501      	str	r5, [sp, #4]
 8009df0:	429a      	cmp	r2, r3
 8009df2:	d305      	bcc.n	8009e00 <__multiply+0x88>
 8009df4:	1b13      	subs	r3, r2, r4
 8009df6:	3b15      	subs	r3, #21
 8009df8:	089b      	lsrs	r3, r3, #2
 8009dfa:	3301      	adds	r3, #1
 8009dfc:	009b      	lsls	r3, r3, #2
 8009dfe:	9306      	str	r3, [sp, #24]
 8009e00:	9b01      	ldr	r3, [sp, #4]
 8009e02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d310      	bcc.n	8009e2a <__multiply+0xb2>
 8009e08:	9b03      	ldr	r3, [sp, #12]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	dd05      	ble.n	8009e1a <__multiply+0xa2>
 8009e0e:	9b04      	ldr	r3, [sp, #16]
 8009e10:	3b04      	subs	r3, #4
 8009e12:	9304      	str	r3, [sp, #16]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d056      	beq.n	8009ec8 <__multiply+0x150>
 8009e1a:	9b02      	ldr	r3, [sp, #8]
 8009e1c:	9a03      	ldr	r2, [sp, #12]
 8009e1e:	0018      	movs	r0, r3
 8009e20:	611a      	str	r2, [r3, #16]
 8009e22:	b00b      	add	sp, #44	; 0x2c
 8009e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e26:	c304      	stmia	r3!, {r2}
 8009e28:	e7cf      	b.n	8009dca <__multiply+0x52>
 8009e2a:	9b01      	ldr	r3, [sp, #4]
 8009e2c:	6818      	ldr	r0, [r3, #0]
 8009e2e:	b280      	uxth	r0, r0
 8009e30:	2800      	cmp	r0, #0
 8009e32:	d01e      	beq.n	8009e72 <__multiply+0xfa>
 8009e34:	4667      	mov	r7, ip
 8009e36:	2500      	movs	r5, #0
 8009e38:	9e08      	ldr	r6, [sp, #32]
 8009e3a:	ce02      	ldmia	r6!, {r1}
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	9307      	str	r3, [sp, #28]
 8009e40:	b28b      	uxth	r3, r1
 8009e42:	4343      	muls	r3, r0
 8009e44:	001a      	movs	r2, r3
 8009e46:	466b      	mov	r3, sp
 8009e48:	8b9b      	ldrh	r3, [r3, #28]
 8009e4a:	18d3      	adds	r3, r2, r3
 8009e4c:	195b      	adds	r3, r3, r5
 8009e4e:	0c0d      	lsrs	r5, r1, #16
 8009e50:	4345      	muls	r5, r0
 8009e52:	9a07      	ldr	r2, [sp, #28]
 8009e54:	0c11      	lsrs	r1, r2, #16
 8009e56:	1869      	adds	r1, r5, r1
 8009e58:	0c1a      	lsrs	r2, r3, #16
 8009e5a:	188a      	adds	r2, r1, r2
 8009e5c:	b29b      	uxth	r3, r3
 8009e5e:	0c15      	lsrs	r5, r2, #16
 8009e60:	0412      	lsls	r2, r2, #16
 8009e62:	431a      	orrs	r2, r3
 8009e64:	9b05      	ldr	r3, [sp, #20]
 8009e66:	c704      	stmia	r7!, {r2}
 8009e68:	42b3      	cmp	r3, r6
 8009e6a:	d8e6      	bhi.n	8009e3a <__multiply+0xc2>
 8009e6c:	4663      	mov	r3, ip
 8009e6e:	9a06      	ldr	r2, [sp, #24]
 8009e70:	509d      	str	r5, [r3, r2]
 8009e72:	9b01      	ldr	r3, [sp, #4]
 8009e74:	6818      	ldr	r0, [r3, #0]
 8009e76:	0c00      	lsrs	r0, r0, #16
 8009e78:	d020      	beq.n	8009ebc <__multiply+0x144>
 8009e7a:	4663      	mov	r3, ip
 8009e7c:	0025      	movs	r5, r4
 8009e7e:	4661      	mov	r1, ip
 8009e80:	2700      	movs	r7, #0
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	3514      	adds	r5, #20
 8009e86:	682a      	ldr	r2, [r5, #0]
 8009e88:	680e      	ldr	r6, [r1, #0]
 8009e8a:	b292      	uxth	r2, r2
 8009e8c:	4342      	muls	r2, r0
 8009e8e:	0c36      	lsrs	r6, r6, #16
 8009e90:	1992      	adds	r2, r2, r6
 8009e92:	19d2      	adds	r2, r2, r7
 8009e94:	0416      	lsls	r6, r2, #16
 8009e96:	b29b      	uxth	r3, r3
 8009e98:	431e      	orrs	r6, r3
 8009e9a:	600e      	str	r6, [r1, #0]
 8009e9c:	cd40      	ldmia	r5!, {r6}
 8009e9e:	684b      	ldr	r3, [r1, #4]
 8009ea0:	0c36      	lsrs	r6, r6, #16
 8009ea2:	4346      	muls	r6, r0
 8009ea4:	b29b      	uxth	r3, r3
 8009ea6:	0c12      	lsrs	r2, r2, #16
 8009ea8:	18f3      	adds	r3, r6, r3
 8009eaa:	189b      	adds	r3, r3, r2
 8009eac:	9a05      	ldr	r2, [sp, #20]
 8009eae:	0c1f      	lsrs	r7, r3, #16
 8009eb0:	3104      	adds	r1, #4
 8009eb2:	42aa      	cmp	r2, r5
 8009eb4:	d8e7      	bhi.n	8009e86 <__multiply+0x10e>
 8009eb6:	4662      	mov	r2, ip
 8009eb8:	9906      	ldr	r1, [sp, #24]
 8009eba:	5053      	str	r3, [r2, r1]
 8009ebc:	9b01      	ldr	r3, [sp, #4]
 8009ebe:	3304      	adds	r3, #4
 8009ec0:	9301      	str	r3, [sp, #4]
 8009ec2:	2304      	movs	r3, #4
 8009ec4:	449c      	add	ip, r3
 8009ec6:	e79b      	b.n	8009e00 <__multiply+0x88>
 8009ec8:	9b03      	ldr	r3, [sp, #12]
 8009eca:	3b01      	subs	r3, #1
 8009ecc:	9303      	str	r3, [sp, #12]
 8009ece:	e79b      	b.n	8009e08 <__multiply+0x90>
 8009ed0:	0800bbe4 	.word	0x0800bbe4
 8009ed4:	0800bc55 	.word	0x0800bc55

08009ed8 <__pow5mult>:
 8009ed8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009eda:	2303      	movs	r3, #3
 8009edc:	0015      	movs	r5, r2
 8009ede:	0007      	movs	r7, r0
 8009ee0:	000e      	movs	r6, r1
 8009ee2:	401a      	ands	r2, r3
 8009ee4:	421d      	tst	r5, r3
 8009ee6:	d008      	beq.n	8009efa <__pow5mult+0x22>
 8009ee8:	4925      	ldr	r1, [pc, #148]	; (8009f80 <__pow5mult+0xa8>)
 8009eea:	3a01      	subs	r2, #1
 8009eec:	0092      	lsls	r2, r2, #2
 8009eee:	5852      	ldr	r2, [r2, r1]
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	0031      	movs	r1, r6
 8009ef4:	f7ff fe50 	bl	8009b98 <__multadd>
 8009ef8:	0006      	movs	r6, r0
 8009efa:	10ad      	asrs	r5, r5, #2
 8009efc:	d03d      	beq.n	8009f7a <__pow5mult+0xa2>
 8009efe:	69fc      	ldr	r4, [r7, #28]
 8009f00:	2c00      	cmp	r4, #0
 8009f02:	d10f      	bne.n	8009f24 <__pow5mult+0x4c>
 8009f04:	2010      	movs	r0, #16
 8009f06:	f7fc faeb 	bl	80064e0 <malloc>
 8009f0a:	1e02      	subs	r2, r0, #0
 8009f0c:	61f8      	str	r0, [r7, #28]
 8009f0e:	d105      	bne.n	8009f1c <__pow5mult+0x44>
 8009f10:	21b4      	movs	r1, #180	; 0xb4
 8009f12:	4b1c      	ldr	r3, [pc, #112]	; (8009f84 <__pow5mult+0xac>)
 8009f14:	481c      	ldr	r0, [pc, #112]	; (8009f88 <__pow5mult+0xb0>)
 8009f16:	31ff      	adds	r1, #255	; 0xff
 8009f18:	f001 f86c 	bl	800aff4 <__assert_func>
 8009f1c:	6044      	str	r4, [r0, #4]
 8009f1e:	6084      	str	r4, [r0, #8]
 8009f20:	6004      	str	r4, [r0, #0]
 8009f22:	60c4      	str	r4, [r0, #12]
 8009f24:	69fb      	ldr	r3, [r7, #28]
 8009f26:	689c      	ldr	r4, [r3, #8]
 8009f28:	9301      	str	r3, [sp, #4]
 8009f2a:	2c00      	cmp	r4, #0
 8009f2c:	d108      	bne.n	8009f40 <__pow5mult+0x68>
 8009f2e:	0038      	movs	r0, r7
 8009f30:	4916      	ldr	r1, [pc, #88]	; (8009f8c <__pow5mult+0xb4>)
 8009f32:	f7ff ff09 	bl	8009d48 <__i2b>
 8009f36:	9b01      	ldr	r3, [sp, #4]
 8009f38:	0004      	movs	r4, r0
 8009f3a:	6098      	str	r0, [r3, #8]
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	6003      	str	r3, [r0, #0]
 8009f40:	2301      	movs	r3, #1
 8009f42:	421d      	tst	r5, r3
 8009f44:	d00a      	beq.n	8009f5c <__pow5mult+0x84>
 8009f46:	0031      	movs	r1, r6
 8009f48:	0022      	movs	r2, r4
 8009f4a:	0038      	movs	r0, r7
 8009f4c:	f7ff ff14 	bl	8009d78 <__multiply>
 8009f50:	0031      	movs	r1, r6
 8009f52:	9001      	str	r0, [sp, #4]
 8009f54:	0038      	movs	r0, r7
 8009f56:	f7ff fdfb 	bl	8009b50 <_Bfree>
 8009f5a:	9e01      	ldr	r6, [sp, #4]
 8009f5c:	106d      	asrs	r5, r5, #1
 8009f5e:	d00c      	beq.n	8009f7a <__pow5mult+0xa2>
 8009f60:	6820      	ldr	r0, [r4, #0]
 8009f62:	2800      	cmp	r0, #0
 8009f64:	d107      	bne.n	8009f76 <__pow5mult+0x9e>
 8009f66:	0022      	movs	r2, r4
 8009f68:	0021      	movs	r1, r4
 8009f6a:	0038      	movs	r0, r7
 8009f6c:	f7ff ff04 	bl	8009d78 <__multiply>
 8009f70:	2300      	movs	r3, #0
 8009f72:	6020      	str	r0, [r4, #0]
 8009f74:	6003      	str	r3, [r0, #0]
 8009f76:	0004      	movs	r4, r0
 8009f78:	e7e2      	b.n	8009f40 <__pow5mult+0x68>
 8009f7a:	0030      	movs	r0, r6
 8009f7c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009f7e:	46c0      	nop			; (mov r8, r8)
 8009f80:	0800bda0 	.word	0x0800bda0
 8009f84:	0800bb75 	.word	0x0800bb75
 8009f88:	0800bc55 	.word	0x0800bc55
 8009f8c:	00000271 	.word	0x00000271

08009f90 <__lshift>:
 8009f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f92:	000c      	movs	r4, r1
 8009f94:	0017      	movs	r7, r2
 8009f96:	6923      	ldr	r3, [r4, #16]
 8009f98:	1155      	asrs	r5, r2, #5
 8009f9a:	b087      	sub	sp, #28
 8009f9c:	18eb      	adds	r3, r5, r3
 8009f9e:	9302      	str	r3, [sp, #8]
 8009fa0:	3301      	adds	r3, #1
 8009fa2:	9301      	str	r3, [sp, #4]
 8009fa4:	6849      	ldr	r1, [r1, #4]
 8009fa6:	68a3      	ldr	r3, [r4, #8]
 8009fa8:	9004      	str	r0, [sp, #16]
 8009faa:	9a01      	ldr	r2, [sp, #4]
 8009fac:	4293      	cmp	r3, r2
 8009fae:	db10      	blt.n	8009fd2 <__lshift+0x42>
 8009fb0:	9804      	ldr	r0, [sp, #16]
 8009fb2:	f7ff fd89 	bl	8009ac8 <_Balloc>
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	0002      	movs	r2, r0
 8009fba:	0006      	movs	r6, r0
 8009fbc:	0019      	movs	r1, r3
 8009fbe:	3214      	adds	r2, #20
 8009fc0:	4298      	cmp	r0, r3
 8009fc2:	d10c      	bne.n	8009fde <__lshift+0x4e>
 8009fc4:	31df      	adds	r1, #223	; 0xdf
 8009fc6:	0032      	movs	r2, r6
 8009fc8:	4b26      	ldr	r3, [pc, #152]	; (800a064 <__lshift+0xd4>)
 8009fca:	4827      	ldr	r0, [pc, #156]	; (800a068 <__lshift+0xd8>)
 8009fcc:	31ff      	adds	r1, #255	; 0xff
 8009fce:	f001 f811 	bl	800aff4 <__assert_func>
 8009fd2:	3101      	adds	r1, #1
 8009fd4:	005b      	lsls	r3, r3, #1
 8009fd6:	e7e8      	b.n	8009faa <__lshift+0x1a>
 8009fd8:	0098      	lsls	r0, r3, #2
 8009fda:	5011      	str	r1, [r2, r0]
 8009fdc:	3301      	adds	r3, #1
 8009fde:	42ab      	cmp	r3, r5
 8009fe0:	dbfa      	blt.n	8009fd8 <__lshift+0x48>
 8009fe2:	43eb      	mvns	r3, r5
 8009fe4:	17db      	asrs	r3, r3, #31
 8009fe6:	401d      	ands	r5, r3
 8009fe8:	211f      	movs	r1, #31
 8009fea:	0023      	movs	r3, r4
 8009fec:	0038      	movs	r0, r7
 8009fee:	00ad      	lsls	r5, r5, #2
 8009ff0:	1955      	adds	r5, r2, r5
 8009ff2:	6922      	ldr	r2, [r4, #16]
 8009ff4:	3314      	adds	r3, #20
 8009ff6:	0092      	lsls	r2, r2, #2
 8009ff8:	4008      	ands	r0, r1
 8009ffa:	4684      	mov	ip, r0
 8009ffc:	189a      	adds	r2, r3, r2
 8009ffe:	420f      	tst	r7, r1
 800a000:	d02a      	beq.n	800a058 <__lshift+0xc8>
 800a002:	3101      	adds	r1, #1
 800a004:	1a09      	subs	r1, r1, r0
 800a006:	9105      	str	r1, [sp, #20]
 800a008:	2100      	movs	r1, #0
 800a00a:	9503      	str	r5, [sp, #12]
 800a00c:	4667      	mov	r7, ip
 800a00e:	6818      	ldr	r0, [r3, #0]
 800a010:	40b8      	lsls	r0, r7
 800a012:	4308      	orrs	r0, r1
 800a014:	9903      	ldr	r1, [sp, #12]
 800a016:	c101      	stmia	r1!, {r0}
 800a018:	9103      	str	r1, [sp, #12]
 800a01a:	9805      	ldr	r0, [sp, #20]
 800a01c:	cb02      	ldmia	r3!, {r1}
 800a01e:	40c1      	lsrs	r1, r0
 800a020:	429a      	cmp	r2, r3
 800a022:	d8f3      	bhi.n	800a00c <__lshift+0x7c>
 800a024:	0020      	movs	r0, r4
 800a026:	3015      	adds	r0, #21
 800a028:	2304      	movs	r3, #4
 800a02a:	4282      	cmp	r2, r0
 800a02c:	d304      	bcc.n	800a038 <__lshift+0xa8>
 800a02e:	1b13      	subs	r3, r2, r4
 800a030:	3b15      	subs	r3, #21
 800a032:	089b      	lsrs	r3, r3, #2
 800a034:	3301      	adds	r3, #1
 800a036:	009b      	lsls	r3, r3, #2
 800a038:	50e9      	str	r1, [r5, r3]
 800a03a:	2900      	cmp	r1, #0
 800a03c:	d002      	beq.n	800a044 <__lshift+0xb4>
 800a03e:	9b02      	ldr	r3, [sp, #8]
 800a040:	3302      	adds	r3, #2
 800a042:	9301      	str	r3, [sp, #4]
 800a044:	9b01      	ldr	r3, [sp, #4]
 800a046:	9804      	ldr	r0, [sp, #16]
 800a048:	3b01      	subs	r3, #1
 800a04a:	0021      	movs	r1, r4
 800a04c:	6133      	str	r3, [r6, #16]
 800a04e:	f7ff fd7f 	bl	8009b50 <_Bfree>
 800a052:	0030      	movs	r0, r6
 800a054:	b007      	add	sp, #28
 800a056:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a058:	cb02      	ldmia	r3!, {r1}
 800a05a:	c502      	stmia	r5!, {r1}
 800a05c:	429a      	cmp	r2, r3
 800a05e:	d8fb      	bhi.n	800a058 <__lshift+0xc8>
 800a060:	e7f0      	b.n	800a044 <__lshift+0xb4>
 800a062:	46c0      	nop			; (mov r8, r8)
 800a064:	0800bbe4 	.word	0x0800bbe4
 800a068:	0800bc55 	.word	0x0800bc55

0800a06c <__mcmp>:
 800a06c:	b530      	push	{r4, r5, lr}
 800a06e:	690b      	ldr	r3, [r1, #16]
 800a070:	6904      	ldr	r4, [r0, #16]
 800a072:	0002      	movs	r2, r0
 800a074:	1ae0      	subs	r0, r4, r3
 800a076:	429c      	cmp	r4, r3
 800a078:	d10e      	bne.n	800a098 <__mcmp+0x2c>
 800a07a:	3214      	adds	r2, #20
 800a07c:	009b      	lsls	r3, r3, #2
 800a07e:	3114      	adds	r1, #20
 800a080:	0014      	movs	r4, r2
 800a082:	18c9      	adds	r1, r1, r3
 800a084:	18d2      	adds	r2, r2, r3
 800a086:	3a04      	subs	r2, #4
 800a088:	3904      	subs	r1, #4
 800a08a:	6815      	ldr	r5, [r2, #0]
 800a08c:	680b      	ldr	r3, [r1, #0]
 800a08e:	429d      	cmp	r5, r3
 800a090:	d003      	beq.n	800a09a <__mcmp+0x2e>
 800a092:	2001      	movs	r0, #1
 800a094:	429d      	cmp	r5, r3
 800a096:	d303      	bcc.n	800a0a0 <__mcmp+0x34>
 800a098:	bd30      	pop	{r4, r5, pc}
 800a09a:	4294      	cmp	r4, r2
 800a09c:	d3f3      	bcc.n	800a086 <__mcmp+0x1a>
 800a09e:	e7fb      	b.n	800a098 <__mcmp+0x2c>
 800a0a0:	4240      	negs	r0, r0
 800a0a2:	e7f9      	b.n	800a098 <__mcmp+0x2c>

0800a0a4 <__mdiff>:
 800a0a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0a6:	000e      	movs	r6, r1
 800a0a8:	0007      	movs	r7, r0
 800a0aa:	0011      	movs	r1, r2
 800a0ac:	0030      	movs	r0, r6
 800a0ae:	b087      	sub	sp, #28
 800a0b0:	0014      	movs	r4, r2
 800a0b2:	f7ff ffdb 	bl	800a06c <__mcmp>
 800a0b6:	1e05      	subs	r5, r0, #0
 800a0b8:	d110      	bne.n	800a0dc <__mdiff+0x38>
 800a0ba:	0001      	movs	r1, r0
 800a0bc:	0038      	movs	r0, r7
 800a0be:	f7ff fd03 	bl	8009ac8 <_Balloc>
 800a0c2:	1e02      	subs	r2, r0, #0
 800a0c4:	d104      	bne.n	800a0d0 <__mdiff+0x2c>
 800a0c6:	4b3f      	ldr	r3, [pc, #252]	; (800a1c4 <__mdiff+0x120>)
 800a0c8:	483f      	ldr	r0, [pc, #252]	; (800a1c8 <__mdiff+0x124>)
 800a0ca:	4940      	ldr	r1, [pc, #256]	; (800a1cc <__mdiff+0x128>)
 800a0cc:	f000 ff92 	bl	800aff4 <__assert_func>
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	6145      	str	r5, [r0, #20]
 800a0d4:	6103      	str	r3, [r0, #16]
 800a0d6:	0010      	movs	r0, r2
 800a0d8:	b007      	add	sp, #28
 800a0da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0dc:	2301      	movs	r3, #1
 800a0de:	9301      	str	r3, [sp, #4]
 800a0e0:	2800      	cmp	r0, #0
 800a0e2:	db04      	blt.n	800a0ee <__mdiff+0x4a>
 800a0e4:	0023      	movs	r3, r4
 800a0e6:	0034      	movs	r4, r6
 800a0e8:	001e      	movs	r6, r3
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	9301      	str	r3, [sp, #4]
 800a0ee:	0038      	movs	r0, r7
 800a0f0:	6861      	ldr	r1, [r4, #4]
 800a0f2:	f7ff fce9 	bl	8009ac8 <_Balloc>
 800a0f6:	1e02      	subs	r2, r0, #0
 800a0f8:	d103      	bne.n	800a102 <__mdiff+0x5e>
 800a0fa:	4b32      	ldr	r3, [pc, #200]	; (800a1c4 <__mdiff+0x120>)
 800a0fc:	4832      	ldr	r0, [pc, #200]	; (800a1c8 <__mdiff+0x124>)
 800a0fe:	4934      	ldr	r1, [pc, #208]	; (800a1d0 <__mdiff+0x12c>)
 800a100:	e7e4      	b.n	800a0cc <__mdiff+0x28>
 800a102:	9b01      	ldr	r3, [sp, #4]
 800a104:	2700      	movs	r7, #0
 800a106:	60c3      	str	r3, [r0, #12]
 800a108:	6920      	ldr	r0, [r4, #16]
 800a10a:	3414      	adds	r4, #20
 800a10c:	0083      	lsls	r3, r0, #2
 800a10e:	18e3      	adds	r3, r4, r3
 800a110:	0021      	movs	r1, r4
 800a112:	9401      	str	r4, [sp, #4]
 800a114:	0034      	movs	r4, r6
 800a116:	9302      	str	r3, [sp, #8]
 800a118:	6933      	ldr	r3, [r6, #16]
 800a11a:	3414      	adds	r4, #20
 800a11c:	009b      	lsls	r3, r3, #2
 800a11e:	18e3      	adds	r3, r4, r3
 800a120:	9303      	str	r3, [sp, #12]
 800a122:	0013      	movs	r3, r2
 800a124:	3314      	adds	r3, #20
 800a126:	469c      	mov	ip, r3
 800a128:	9305      	str	r3, [sp, #20]
 800a12a:	9104      	str	r1, [sp, #16]
 800a12c:	9b04      	ldr	r3, [sp, #16]
 800a12e:	cc02      	ldmia	r4!, {r1}
 800a130:	cb20      	ldmia	r3!, {r5}
 800a132:	9304      	str	r3, [sp, #16]
 800a134:	b2ab      	uxth	r3, r5
 800a136:	19df      	adds	r7, r3, r7
 800a138:	b28b      	uxth	r3, r1
 800a13a:	1afb      	subs	r3, r7, r3
 800a13c:	0c09      	lsrs	r1, r1, #16
 800a13e:	0c2d      	lsrs	r5, r5, #16
 800a140:	1a6d      	subs	r5, r5, r1
 800a142:	1419      	asrs	r1, r3, #16
 800a144:	1869      	adds	r1, r5, r1
 800a146:	b29b      	uxth	r3, r3
 800a148:	140f      	asrs	r7, r1, #16
 800a14a:	0409      	lsls	r1, r1, #16
 800a14c:	4319      	orrs	r1, r3
 800a14e:	4663      	mov	r3, ip
 800a150:	c302      	stmia	r3!, {r1}
 800a152:	469c      	mov	ip, r3
 800a154:	9b03      	ldr	r3, [sp, #12]
 800a156:	42a3      	cmp	r3, r4
 800a158:	d8e8      	bhi.n	800a12c <__mdiff+0x88>
 800a15a:	0031      	movs	r1, r6
 800a15c:	9c03      	ldr	r4, [sp, #12]
 800a15e:	3115      	adds	r1, #21
 800a160:	2304      	movs	r3, #4
 800a162:	428c      	cmp	r4, r1
 800a164:	d304      	bcc.n	800a170 <__mdiff+0xcc>
 800a166:	1ba3      	subs	r3, r4, r6
 800a168:	3b15      	subs	r3, #21
 800a16a:	089b      	lsrs	r3, r3, #2
 800a16c:	3301      	adds	r3, #1
 800a16e:	009b      	lsls	r3, r3, #2
 800a170:	9901      	ldr	r1, [sp, #4]
 800a172:	18cd      	adds	r5, r1, r3
 800a174:	9905      	ldr	r1, [sp, #20]
 800a176:	002e      	movs	r6, r5
 800a178:	18cb      	adds	r3, r1, r3
 800a17a:	469c      	mov	ip, r3
 800a17c:	9902      	ldr	r1, [sp, #8]
 800a17e:	428e      	cmp	r6, r1
 800a180:	d310      	bcc.n	800a1a4 <__mdiff+0x100>
 800a182:	9e02      	ldr	r6, [sp, #8]
 800a184:	1ee9      	subs	r1, r5, #3
 800a186:	2400      	movs	r4, #0
 800a188:	428e      	cmp	r6, r1
 800a18a:	d304      	bcc.n	800a196 <__mdiff+0xf2>
 800a18c:	0031      	movs	r1, r6
 800a18e:	3103      	adds	r1, #3
 800a190:	1b49      	subs	r1, r1, r5
 800a192:	0889      	lsrs	r1, r1, #2
 800a194:	008c      	lsls	r4, r1, #2
 800a196:	191b      	adds	r3, r3, r4
 800a198:	3b04      	subs	r3, #4
 800a19a:	6819      	ldr	r1, [r3, #0]
 800a19c:	2900      	cmp	r1, #0
 800a19e:	d00f      	beq.n	800a1c0 <__mdiff+0x11c>
 800a1a0:	6110      	str	r0, [r2, #16]
 800a1a2:	e798      	b.n	800a0d6 <__mdiff+0x32>
 800a1a4:	ce02      	ldmia	r6!, {r1}
 800a1a6:	b28c      	uxth	r4, r1
 800a1a8:	19e4      	adds	r4, r4, r7
 800a1aa:	0c0f      	lsrs	r7, r1, #16
 800a1ac:	1421      	asrs	r1, r4, #16
 800a1ae:	1879      	adds	r1, r7, r1
 800a1b0:	b2a4      	uxth	r4, r4
 800a1b2:	140f      	asrs	r7, r1, #16
 800a1b4:	0409      	lsls	r1, r1, #16
 800a1b6:	4321      	orrs	r1, r4
 800a1b8:	4664      	mov	r4, ip
 800a1ba:	c402      	stmia	r4!, {r1}
 800a1bc:	46a4      	mov	ip, r4
 800a1be:	e7dd      	b.n	800a17c <__mdiff+0xd8>
 800a1c0:	3801      	subs	r0, #1
 800a1c2:	e7e9      	b.n	800a198 <__mdiff+0xf4>
 800a1c4:	0800bbe4 	.word	0x0800bbe4
 800a1c8:	0800bc55 	.word	0x0800bc55
 800a1cc:	00000237 	.word	0x00000237
 800a1d0:	00000245 	.word	0x00000245

0800a1d4 <__ulp>:
 800a1d4:	2000      	movs	r0, #0
 800a1d6:	4b0b      	ldr	r3, [pc, #44]	; (800a204 <__ulp+0x30>)
 800a1d8:	4019      	ands	r1, r3
 800a1da:	4b0b      	ldr	r3, [pc, #44]	; (800a208 <__ulp+0x34>)
 800a1dc:	18c9      	adds	r1, r1, r3
 800a1de:	4281      	cmp	r1, r0
 800a1e0:	dc06      	bgt.n	800a1f0 <__ulp+0x1c>
 800a1e2:	4249      	negs	r1, r1
 800a1e4:	150b      	asrs	r3, r1, #20
 800a1e6:	2b13      	cmp	r3, #19
 800a1e8:	dc03      	bgt.n	800a1f2 <__ulp+0x1e>
 800a1ea:	2180      	movs	r1, #128	; 0x80
 800a1ec:	0309      	lsls	r1, r1, #12
 800a1ee:	4119      	asrs	r1, r3
 800a1f0:	4770      	bx	lr
 800a1f2:	3b14      	subs	r3, #20
 800a1f4:	2001      	movs	r0, #1
 800a1f6:	2b1e      	cmp	r3, #30
 800a1f8:	dc02      	bgt.n	800a200 <__ulp+0x2c>
 800a1fa:	2080      	movs	r0, #128	; 0x80
 800a1fc:	0600      	lsls	r0, r0, #24
 800a1fe:	40d8      	lsrs	r0, r3
 800a200:	2100      	movs	r1, #0
 800a202:	e7f5      	b.n	800a1f0 <__ulp+0x1c>
 800a204:	7ff00000 	.word	0x7ff00000
 800a208:	fcc00000 	.word	0xfcc00000

0800a20c <__b2d>:
 800a20c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a20e:	0006      	movs	r6, r0
 800a210:	6903      	ldr	r3, [r0, #16]
 800a212:	3614      	adds	r6, #20
 800a214:	009b      	lsls	r3, r3, #2
 800a216:	18f3      	adds	r3, r6, r3
 800a218:	1f1d      	subs	r5, r3, #4
 800a21a:	682c      	ldr	r4, [r5, #0]
 800a21c:	000f      	movs	r7, r1
 800a21e:	0020      	movs	r0, r4
 800a220:	9301      	str	r3, [sp, #4]
 800a222:	f7ff fd49 	bl	8009cb8 <__hi0bits>
 800a226:	2220      	movs	r2, #32
 800a228:	1a12      	subs	r2, r2, r0
 800a22a:	603a      	str	r2, [r7, #0]
 800a22c:	0003      	movs	r3, r0
 800a22e:	4a1c      	ldr	r2, [pc, #112]	; (800a2a0 <__b2d+0x94>)
 800a230:	280a      	cmp	r0, #10
 800a232:	dc15      	bgt.n	800a260 <__b2d+0x54>
 800a234:	210b      	movs	r1, #11
 800a236:	0027      	movs	r7, r4
 800a238:	1a09      	subs	r1, r1, r0
 800a23a:	40cf      	lsrs	r7, r1
 800a23c:	433a      	orrs	r2, r7
 800a23e:	468c      	mov	ip, r1
 800a240:	0011      	movs	r1, r2
 800a242:	2200      	movs	r2, #0
 800a244:	42ae      	cmp	r6, r5
 800a246:	d202      	bcs.n	800a24e <__b2d+0x42>
 800a248:	9a01      	ldr	r2, [sp, #4]
 800a24a:	3a08      	subs	r2, #8
 800a24c:	6812      	ldr	r2, [r2, #0]
 800a24e:	3315      	adds	r3, #21
 800a250:	409c      	lsls	r4, r3
 800a252:	4663      	mov	r3, ip
 800a254:	0027      	movs	r7, r4
 800a256:	40da      	lsrs	r2, r3
 800a258:	4317      	orrs	r7, r2
 800a25a:	0038      	movs	r0, r7
 800a25c:	b003      	add	sp, #12
 800a25e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a260:	2700      	movs	r7, #0
 800a262:	42ae      	cmp	r6, r5
 800a264:	d202      	bcs.n	800a26c <__b2d+0x60>
 800a266:	9d01      	ldr	r5, [sp, #4]
 800a268:	3d08      	subs	r5, #8
 800a26a:	682f      	ldr	r7, [r5, #0]
 800a26c:	210b      	movs	r1, #11
 800a26e:	4249      	negs	r1, r1
 800a270:	468c      	mov	ip, r1
 800a272:	449c      	add	ip, r3
 800a274:	2b0b      	cmp	r3, #11
 800a276:	d010      	beq.n	800a29a <__b2d+0x8e>
 800a278:	4661      	mov	r1, ip
 800a27a:	2320      	movs	r3, #32
 800a27c:	408c      	lsls	r4, r1
 800a27e:	1a5b      	subs	r3, r3, r1
 800a280:	0039      	movs	r1, r7
 800a282:	40d9      	lsrs	r1, r3
 800a284:	430c      	orrs	r4, r1
 800a286:	4322      	orrs	r2, r4
 800a288:	0011      	movs	r1, r2
 800a28a:	2200      	movs	r2, #0
 800a28c:	42b5      	cmp	r5, r6
 800a28e:	d901      	bls.n	800a294 <__b2d+0x88>
 800a290:	3d04      	subs	r5, #4
 800a292:	682a      	ldr	r2, [r5, #0]
 800a294:	4664      	mov	r4, ip
 800a296:	40a7      	lsls	r7, r4
 800a298:	e7dd      	b.n	800a256 <__b2d+0x4a>
 800a29a:	4322      	orrs	r2, r4
 800a29c:	0011      	movs	r1, r2
 800a29e:	e7dc      	b.n	800a25a <__b2d+0x4e>
 800a2a0:	3ff00000 	.word	0x3ff00000

0800a2a4 <__d2b>:
 800a2a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2a6:	2101      	movs	r1, #1
 800a2a8:	0014      	movs	r4, r2
 800a2aa:	001d      	movs	r5, r3
 800a2ac:	9f08      	ldr	r7, [sp, #32]
 800a2ae:	f7ff fc0b 	bl	8009ac8 <_Balloc>
 800a2b2:	1e06      	subs	r6, r0, #0
 800a2b4:	d105      	bne.n	800a2c2 <__d2b+0x1e>
 800a2b6:	0032      	movs	r2, r6
 800a2b8:	4b24      	ldr	r3, [pc, #144]	; (800a34c <__d2b+0xa8>)
 800a2ba:	4825      	ldr	r0, [pc, #148]	; (800a350 <__d2b+0xac>)
 800a2bc:	4925      	ldr	r1, [pc, #148]	; (800a354 <__d2b+0xb0>)
 800a2be:	f000 fe99 	bl	800aff4 <__assert_func>
 800a2c2:	032b      	lsls	r3, r5, #12
 800a2c4:	006d      	lsls	r5, r5, #1
 800a2c6:	0b1b      	lsrs	r3, r3, #12
 800a2c8:	0d6d      	lsrs	r5, r5, #21
 800a2ca:	d125      	bne.n	800a318 <__d2b+0x74>
 800a2cc:	9301      	str	r3, [sp, #4]
 800a2ce:	2c00      	cmp	r4, #0
 800a2d0:	d028      	beq.n	800a324 <__d2b+0x80>
 800a2d2:	4668      	mov	r0, sp
 800a2d4:	9400      	str	r4, [sp, #0]
 800a2d6:	f7ff fd09 	bl	8009cec <__lo0bits>
 800a2da:	9b01      	ldr	r3, [sp, #4]
 800a2dc:	9900      	ldr	r1, [sp, #0]
 800a2de:	2800      	cmp	r0, #0
 800a2e0:	d01e      	beq.n	800a320 <__d2b+0x7c>
 800a2e2:	2220      	movs	r2, #32
 800a2e4:	001c      	movs	r4, r3
 800a2e6:	1a12      	subs	r2, r2, r0
 800a2e8:	4094      	lsls	r4, r2
 800a2ea:	0022      	movs	r2, r4
 800a2ec:	40c3      	lsrs	r3, r0
 800a2ee:	430a      	orrs	r2, r1
 800a2f0:	6172      	str	r2, [r6, #20]
 800a2f2:	9301      	str	r3, [sp, #4]
 800a2f4:	9c01      	ldr	r4, [sp, #4]
 800a2f6:	61b4      	str	r4, [r6, #24]
 800a2f8:	1e63      	subs	r3, r4, #1
 800a2fa:	419c      	sbcs	r4, r3
 800a2fc:	3401      	adds	r4, #1
 800a2fe:	6134      	str	r4, [r6, #16]
 800a300:	2d00      	cmp	r5, #0
 800a302:	d017      	beq.n	800a334 <__d2b+0x90>
 800a304:	2435      	movs	r4, #53	; 0x35
 800a306:	4b14      	ldr	r3, [pc, #80]	; (800a358 <__d2b+0xb4>)
 800a308:	18ed      	adds	r5, r5, r3
 800a30a:	182d      	adds	r5, r5, r0
 800a30c:	603d      	str	r5, [r7, #0]
 800a30e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a310:	1a24      	subs	r4, r4, r0
 800a312:	601c      	str	r4, [r3, #0]
 800a314:	0030      	movs	r0, r6
 800a316:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a318:	2280      	movs	r2, #128	; 0x80
 800a31a:	0352      	lsls	r2, r2, #13
 800a31c:	4313      	orrs	r3, r2
 800a31e:	e7d5      	b.n	800a2cc <__d2b+0x28>
 800a320:	6171      	str	r1, [r6, #20]
 800a322:	e7e7      	b.n	800a2f4 <__d2b+0x50>
 800a324:	a801      	add	r0, sp, #4
 800a326:	f7ff fce1 	bl	8009cec <__lo0bits>
 800a32a:	9b01      	ldr	r3, [sp, #4]
 800a32c:	2401      	movs	r4, #1
 800a32e:	6173      	str	r3, [r6, #20]
 800a330:	3020      	adds	r0, #32
 800a332:	e7e4      	b.n	800a2fe <__d2b+0x5a>
 800a334:	4b09      	ldr	r3, [pc, #36]	; (800a35c <__d2b+0xb8>)
 800a336:	18c0      	adds	r0, r0, r3
 800a338:	4b09      	ldr	r3, [pc, #36]	; (800a360 <__d2b+0xbc>)
 800a33a:	6038      	str	r0, [r7, #0]
 800a33c:	18e3      	adds	r3, r4, r3
 800a33e:	009b      	lsls	r3, r3, #2
 800a340:	18f3      	adds	r3, r6, r3
 800a342:	6958      	ldr	r0, [r3, #20]
 800a344:	f7ff fcb8 	bl	8009cb8 <__hi0bits>
 800a348:	0164      	lsls	r4, r4, #5
 800a34a:	e7e0      	b.n	800a30e <__d2b+0x6a>
 800a34c:	0800bbe4 	.word	0x0800bbe4
 800a350:	0800bc55 	.word	0x0800bc55
 800a354:	0000030f 	.word	0x0000030f
 800a358:	fffffbcd 	.word	0xfffffbcd
 800a35c:	fffffbce 	.word	0xfffffbce
 800a360:	3fffffff 	.word	0x3fffffff

0800a364 <__ratio>:
 800a364:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a366:	b087      	sub	sp, #28
 800a368:	000f      	movs	r7, r1
 800a36a:	a904      	add	r1, sp, #16
 800a36c:	0006      	movs	r6, r0
 800a36e:	f7ff ff4d 	bl	800a20c <__b2d>
 800a372:	9000      	str	r0, [sp, #0]
 800a374:	9101      	str	r1, [sp, #4]
 800a376:	9c00      	ldr	r4, [sp, #0]
 800a378:	9d01      	ldr	r5, [sp, #4]
 800a37a:	0038      	movs	r0, r7
 800a37c:	a905      	add	r1, sp, #20
 800a37e:	f7ff ff45 	bl	800a20c <__b2d>
 800a382:	9002      	str	r0, [sp, #8]
 800a384:	9103      	str	r1, [sp, #12]
 800a386:	9a02      	ldr	r2, [sp, #8]
 800a388:	9b03      	ldr	r3, [sp, #12]
 800a38a:	6930      	ldr	r0, [r6, #16]
 800a38c:	6939      	ldr	r1, [r7, #16]
 800a38e:	9e04      	ldr	r6, [sp, #16]
 800a390:	1a40      	subs	r0, r0, r1
 800a392:	9905      	ldr	r1, [sp, #20]
 800a394:	0140      	lsls	r0, r0, #5
 800a396:	1a71      	subs	r1, r6, r1
 800a398:	1841      	adds	r1, r0, r1
 800a39a:	0508      	lsls	r0, r1, #20
 800a39c:	2900      	cmp	r1, #0
 800a39e:	dd07      	ble.n	800a3b0 <__ratio+0x4c>
 800a3a0:	9901      	ldr	r1, [sp, #4]
 800a3a2:	1845      	adds	r5, r0, r1
 800a3a4:	0020      	movs	r0, r4
 800a3a6:	0029      	movs	r1, r5
 800a3a8:	f7f6 fd38 	bl	8000e1c <__aeabi_ddiv>
 800a3ac:	b007      	add	sp, #28
 800a3ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3b0:	9903      	ldr	r1, [sp, #12]
 800a3b2:	1a0b      	subs	r3, r1, r0
 800a3b4:	e7f6      	b.n	800a3a4 <__ratio+0x40>

0800a3b6 <__copybits>:
 800a3b6:	b570      	push	{r4, r5, r6, lr}
 800a3b8:	0014      	movs	r4, r2
 800a3ba:	0005      	movs	r5, r0
 800a3bc:	3901      	subs	r1, #1
 800a3be:	6913      	ldr	r3, [r2, #16]
 800a3c0:	1149      	asrs	r1, r1, #5
 800a3c2:	3101      	adds	r1, #1
 800a3c4:	0089      	lsls	r1, r1, #2
 800a3c6:	3414      	adds	r4, #20
 800a3c8:	009b      	lsls	r3, r3, #2
 800a3ca:	1841      	adds	r1, r0, r1
 800a3cc:	18e3      	adds	r3, r4, r3
 800a3ce:	42a3      	cmp	r3, r4
 800a3d0:	d80d      	bhi.n	800a3ee <__copybits+0x38>
 800a3d2:	0014      	movs	r4, r2
 800a3d4:	3411      	adds	r4, #17
 800a3d6:	2500      	movs	r5, #0
 800a3d8:	429c      	cmp	r4, r3
 800a3da:	d803      	bhi.n	800a3e4 <__copybits+0x2e>
 800a3dc:	1a9b      	subs	r3, r3, r2
 800a3de:	3b11      	subs	r3, #17
 800a3e0:	089b      	lsrs	r3, r3, #2
 800a3e2:	009d      	lsls	r5, r3, #2
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	1940      	adds	r0, r0, r5
 800a3e8:	4281      	cmp	r1, r0
 800a3ea:	d803      	bhi.n	800a3f4 <__copybits+0x3e>
 800a3ec:	bd70      	pop	{r4, r5, r6, pc}
 800a3ee:	cc40      	ldmia	r4!, {r6}
 800a3f0:	c540      	stmia	r5!, {r6}
 800a3f2:	e7ec      	b.n	800a3ce <__copybits+0x18>
 800a3f4:	c008      	stmia	r0!, {r3}
 800a3f6:	e7f7      	b.n	800a3e8 <__copybits+0x32>

0800a3f8 <__any_on>:
 800a3f8:	0002      	movs	r2, r0
 800a3fa:	6900      	ldr	r0, [r0, #16]
 800a3fc:	b510      	push	{r4, lr}
 800a3fe:	3214      	adds	r2, #20
 800a400:	114b      	asrs	r3, r1, #5
 800a402:	4298      	cmp	r0, r3
 800a404:	db13      	blt.n	800a42e <__any_on+0x36>
 800a406:	dd0c      	ble.n	800a422 <__any_on+0x2a>
 800a408:	241f      	movs	r4, #31
 800a40a:	0008      	movs	r0, r1
 800a40c:	4020      	ands	r0, r4
 800a40e:	4221      	tst	r1, r4
 800a410:	d007      	beq.n	800a422 <__any_on+0x2a>
 800a412:	0099      	lsls	r1, r3, #2
 800a414:	588c      	ldr	r4, [r1, r2]
 800a416:	0021      	movs	r1, r4
 800a418:	40c1      	lsrs	r1, r0
 800a41a:	4081      	lsls	r1, r0
 800a41c:	2001      	movs	r0, #1
 800a41e:	428c      	cmp	r4, r1
 800a420:	d104      	bne.n	800a42c <__any_on+0x34>
 800a422:	009b      	lsls	r3, r3, #2
 800a424:	18d3      	adds	r3, r2, r3
 800a426:	4293      	cmp	r3, r2
 800a428:	d803      	bhi.n	800a432 <__any_on+0x3a>
 800a42a:	2000      	movs	r0, #0
 800a42c:	bd10      	pop	{r4, pc}
 800a42e:	0003      	movs	r3, r0
 800a430:	e7f7      	b.n	800a422 <__any_on+0x2a>
 800a432:	3b04      	subs	r3, #4
 800a434:	6819      	ldr	r1, [r3, #0]
 800a436:	2900      	cmp	r1, #0
 800a438:	d0f5      	beq.n	800a426 <__any_on+0x2e>
 800a43a:	2001      	movs	r0, #1
 800a43c:	e7f6      	b.n	800a42c <__any_on+0x34>

0800a43e <__ascii_wctomb>:
 800a43e:	0003      	movs	r3, r0
 800a440:	1e08      	subs	r0, r1, #0
 800a442:	d005      	beq.n	800a450 <__ascii_wctomb+0x12>
 800a444:	2aff      	cmp	r2, #255	; 0xff
 800a446:	d904      	bls.n	800a452 <__ascii_wctomb+0x14>
 800a448:	228a      	movs	r2, #138	; 0x8a
 800a44a:	2001      	movs	r0, #1
 800a44c:	601a      	str	r2, [r3, #0]
 800a44e:	4240      	negs	r0, r0
 800a450:	4770      	bx	lr
 800a452:	2001      	movs	r0, #1
 800a454:	700a      	strb	r2, [r1, #0]
 800a456:	e7fb      	b.n	800a450 <__ascii_wctomb+0x12>

0800a458 <__ssputs_r>:
 800a458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a45a:	b085      	sub	sp, #20
 800a45c:	9301      	str	r3, [sp, #4]
 800a45e:	9203      	str	r2, [sp, #12]
 800a460:	688e      	ldr	r6, [r1, #8]
 800a462:	9a01      	ldr	r2, [sp, #4]
 800a464:	0007      	movs	r7, r0
 800a466:	000c      	movs	r4, r1
 800a468:	680b      	ldr	r3, [r1, #0]
 800a46a:	4296      	cmp	r6, r2
 800a46c:	d831      	bhi.n	800a4d2 <__ssputs_r+0x7a>
 800a46e:	898a      	ldrh	r2, [r1, #12]
 800a470:	2190      	movs	r1, #144	; 0x90
 800a472:	00c9      	lsls	r1, r1, #3
 800a474:	420a      	tst	r2, r1
 800a476:	d029      	beq.n	800a4cc <__ssputs_r+0x74>
 800a478:	2003      	movs	r0, #3
 800a47a:	6921      	ldr	r1, [r4, #16]
 800a47c:	1a5b      	subs	r3, r3, r1
 800a47e:	9302      	str	r3, [sp, #8]
 800a480:	6963      	ldr	r3, [r4, #20]
 800a482:	4343      	muls	r3, r0
 800a484:	0fdd      	lsrs	r5, r3, #31
 800a486:	18ed      	adds	r5, r5, r3
 800a488:	9b01      	ldr	r3, [sp, #4]
 800a48a:	9802      	ldr	r0, [sp, #8]
 800a48c:	3301      	adds	r3, #1
 800a48e:	181b      	adds	r3, r3, r0
 800a490:	106d      	asrs	r5, r5, #1
 800a492:	42ab      	cmp	r3, r5
 800a494:	d900      	bls.n	800a498 <__ssputs_r+0x40>
 800a496:	001d      	movs	r5, r3
 800a498:	0552      	lsls	r2, r2, #21
 800a49a:	d529      	bpl.n	800a4f0 <__ssputs_r+0x98>
 800a49c:	0029      	movs	r1, r5
 800a49e:	0038      	movs	r0, r7
 800a4a0:	f7fc f854 	bl	800654c <_malloc_r>
 800a4a4:	1e06      	subs	r6, r0, #0
 800a4a6:	d02d      	beq.n	800a504 <__ssputs_r+0xac>
 800a4a8:	9a02      	ldr	r2, [sp, #8]
 800a4aa:	6921      	ldr	r1, [r4, #16]
 800a4ac:	f7fe f8a2 	bl	80085f4 <memcpy>
 800a4b0:	89a2      	ldrh	r2, [r4, #12]
 800a4b2:	4b19      	ldr	r3, [pc, #100]	; (800a518 <__ssputs_r+0xc0>)
 800a4b4:	401a      	ands	r2, r3
 800a4b6:	2380      	movs	r3, #128	; 0x80
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	81a3      	strh	r3, [r4, #12]
 800a4bc:	9b02      	ldr	r3, [sp, #8]
 800a4be:	6126      	str	r6, [r4, #16]
 800a4c0:	18f6      	adds	r6, r6, r3
 800a4c2:	6026      	str	r6, [r4, #0]
 800a4c4:	6165      	str	r5, [r4, #20]
 800a4c6:	9e01      	ldr	r6, [sp, #4]
 800a4c8:	1aed      	subs	r5, r5, r3
 800a4ca:	60a5      	str	r5, [r4, #8]
 800a4cc:	9b01      	ldr	r3, [sp, #4]
 800a4ce:	429e      	cmp	r6, r3
 800a4d0:	d900      	bls.n	800a4d4 <__ssputs_r+0x7c>
 800a4d2:	9e01      	ldr	r6, [sp, #4]
 800a4d4:	0032      	movs	r2, r6
 800a4d6:	9903      	ldr	r1, [sp, #12]
 800a4d8:	6820      	ldr	r0, [r4, #0]
 800a4da:	f000 fd77 	bl	800afcc <memmove>
 800a4de:	2000      	movs	r0, #0
 800a4e0:	68a3      	ldr	r3, [r4, #8]
 800a4e2:	1b9b      	subs	r3, r3, r6
 800a4e4:	60a3      	str	r3, [r4, #8]
 800a4e6:	6823      	ldr	r3, [r4, #0]
 800a4e8:	199b      	adds	r3, r3, r6
 800a4ea:	6023      	str	r3, [r4, #0]
 800a4ec:	b005      	add	sp, #20
 800a4ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4f0:	002a      	movs	r2, r5
 800a4f2:	0038      	movs	r0, r7
 800a4f4:	f000 fdc9 	bl	800b08a <_realloc_r>
 800a4f8:	1e06      	subs	r6, r0, #0
 800a4fa:	d1df      	bne.n	800a4bc <__ssputs_r+0x64>
 800a4fc:	0038      	movs	r0, r7
 800a4fe:	6921      	ldr	r1, [r4, #16]
 800a500:	f7fe ff2a 	bl	8009358 <_free_r>
 800a504:	230c      	movs	r3, #12
 800a506:	2001      	movs	r0, #1
 800a508:	603b      	str	r3, [r7, #0]
 800a50a:	89a2      	ldrh	r2, [r4, #12]
 800a50c:	3334      	adds	r3, #52	; 0x34
 800a50e:	4313      	orrs	r3, r2
 800a510:	81a3      	strh	r3, [r4, #12]
 800a512:	4240      	negs	r0, r0
 800a514:	e7ea      	b.n	800a4ec <__ssputs_r+0x94>
 800a516:	46c0      	nop			; (mov r8, r8)
 800a518:	fffffb7f 	.word	0xfffffb7f

0800a51c <_svfiprintf_r>:
 800a51c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a51e:	b0a1      	sub	sp, #132	; 0x84
 800a520:	9003      	str	r0, [sp, #12]
 800a522:	001d      	movs	r5, r3
 800a524:	898b      	ldrh	r3, [r1, #12]
 800a526:	000f      	movs	r7, r1
 800a528:	0016      	movs	r6, r2
 800a52a:	061b      	lsls	r3, r3, #24
 800a52c:	d511      	bpl.n	800a552 <_svfiprintf_r+0x36>
 800a52e:	690b      	ldr	r3, [r1, #16]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d10e      	bne.n	800a552 <_svfiprintf_r+0x36>
 800a534:	2140      	movs	r1, #64	; 0x40
 800a536:	f7fc f809 	bl	800654c <_malloc_r>
 800a53a:	6038      	str	r0, [r7, #0]
 800a53c:	6138      	str	r0, [r7, #16]
 800a53e:	2800      	cmp	r0, #0
 800a540:	d105      	bne.n	800a54e <_svfiprintf_r+0x32>
 800a542:	230c      	movs	r3, #12
 800a544:	9a03      	ldr	r2, [sp, #12]
 800a546:	3801      	subs	r0, #1
 800a548:	6013      	str	r3, [r2, #0]
 800a54a:	b021      	add	sp, #132	; 0x84
 800a54c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a54e:	2340      	movs	r3, #64	; 0x40
 800a550:	617b      	str	r3, [r7, #20]
 800a552:	2300      	movs	r3, #0
 800a554:	ac08      	add	r4, sp, #32
 800a556:	6163      	str	r3, [r4, #20]
 800a558:	3320      	adds	r3, #32
 800a55a:	7663      	strb	r3, [r4, #25]
 800a55c:	3310      	adds	r3, #16
 800a55e:	76a3      	strb	r3, [r4, #26]
 800a560:	9507      	str	r5, [sp, #28]
 800a562:	0035      	movs	r5, r6
 800a564:	782b      	ldrb	r3, [r5, #0]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d001      	beq.n	800a56e <_svfiprintf_r+0x52>
 800a56a:	2b25      	cmp	r3, #37	; 0x25
 800a56c:	d148      	bne.n	800a600 <_svfiprintf_r+0xe4>
 800a56e:	1bab      	subs	r3, r5, r6
 800a570:	9305      	str	r3, [sp, #20]
 800a572:	42b5      	cmp	r5, r6
 800a574:	d00b      	beq.n	800a58e <_svfiprintf_r+0x72>
 800a576:	0032      	movs	r2, r6
 800a578:	0039      	movs	r1, r7
 800a57a:	9803      	ldr	r0, [sp, #12]
 800a57c:	f7ff ff6c 	bl	800a458 <__ssputs_r>
 800a580:	3001      	adds	r0, #1
 800a582:	d100      	bne.n	800a586 <_svfiprintf_r+0x6a>
 800a584:	e0af      	b.n	800a6e6 <_svfiprintf_r+0x1ca>
 800a586:	6963      	ldr	r3, [r4, #20]
 800a588:	9a05      	ldr	r2, [sp, #20]
 800a58a:	189b      	adds	r3, r3, r2
 800a58c:	6163      	str	r3, [r4, #20]
 800a58e:	782b      	ldrb	r3, [r5, #0]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d100      	bne.n	800a596 <_svfiprintf_r+0x7a>
 800a594:	e0a7      	b.n	800a6e6 <_svfiprintf_r+0x1ca>
 800a596:	2201      	movs	r2, #1
 800a598:	2300      	movs	r3, #0
 800a59a:	4252      	negs	r2, r2
 800a59c:	6062      	str	r2, [r4, #4]
 800a59e:	a904      	add	r1, sp, #16
 800a5a0:	3254      	adds	r2, #84	; 0x54
 800a5a2:	1852      	adds	r2, r2, r1
 800a5a4:	1c6e      	adds	r6, r5, #1
 800a5a6:	6023      	str	r3, [r4, #0]
 800a5a8:	60e3      	str	r3, [r4, #12]
 800a5aa:	60a3      	str	r3, [r4, #8]
 800a5ac:	7013      	strb	r3, [r2, #0]
 800a5ae:	65a3      	str	r3, [r4, #88]	; 0x58
 800a5b0:	4b55      	ldr	r3, [pc, #340]	; (800a708 <_svfiprintf_r+0x1ec>)
 800a5b2:	2205      	movs	r2, #5
 800a5b4:	0018      	movs	r0, r3
 800a5b6:	7831      	ldrb	r1, [r6, #0]
 800a5b8:	9305      	str	r3, [sp, #20]
 800a5ba:	f7fe f810 	bl	80085de <memchr>
 800a5be:	1c75      	adds	r5, r6, #1
 800a5c0:	2800      	cmp	r0, #0
 800a5c2:	d11f      	bne.n	800a604 <_svfiprintf_r+0xe8>
 800a5c4:	6822      	ldr	r2, [r4, #0]
 800a5c6:	06d3      	lsls	r3, r2, #27
 800a5c8:	d504      	bpl.n	800a5d4 <_svfiprintf_r+0xb8>
 800a5ca:	2353      	movs	r3, #83	; 0x53
 800a5cc:	a904      	add	r1, sp, #16
 800a5ce:	185b      	adds	r3, r3, r1
 800a5d0:	2120      	movs	r1, #32
 800a5d2:	7019      	strb	r1, [r3, #0]
 800a5d4:	0713      	lsls	r3, r2, #28
 800a5d6:	d504      	bpl.n	800a5e2 <_svfiprintf_r+0xc6>
 800a5d8:	2353      	movs	r3, #83	; 0x53
 800a5da:	a904      	add	r1, sp, #16
 800a5dc:	185b      	adds	r3, r3, r1
 800a5de:	212b      	movs	r1, #43	; 0x2b
 800a5e0:	7019      	strb	r1, [r3, #0]
 800a5e2:	7833      	ldrb	r3, [r6, #0]
 800a5e4:	2b2a      	cmp	r3, #42	; 0x2a
 800a5e6:	d016      	beq.n	800a616 <_svfiprintf_r+0xfa>
 800a5e8:	0035      	movs	r5, r6
 800a5ea:	2100      	movs	r1, #0
 800a5ec:	200a      	movs	r0, #10
 800a5ee:	68e3      	ldr	r3, [r4, #12]
 800a5f0:	782a      	ldrb	r2, [r5, #0]
 800a5f2:	1c6e      	adds	r6, r5, #1
 800a5f4:	3a30      	subs	r2, #48	; 0x30
 800a5f6:	2a09      	cmp	r2, #9
 800a5f8:	d94e      	bls.n	800a698 <_svfiprintf_r+0x17c>
 800a5fa:	2900      	cmp	r1, #0
 800a5fc:	d111      	bne.n	800a622 <_svfiprintf_r+0x106>
 800a5fe:	e017      	b.n	800a630 <_svfiprintf_r+0x114>
 800a600:	3501      	adds	r5, #1
 800a602:	e7af      	b.n	800a564 <_svfiprintf_r+0x48>
 800a604:	9b05      	ldr	r3, [sp, #20]
 800a606:	6822      	ldr	r2, [r4, #0]
 800a608:	1ac0      	subs	r0, r0, r3
 800a60a:	2301      	movs	r3, #1
 800a60c:	4083      	lsls	r3, r0
 800a60e:	4313      	orrs	r3, r2
 800a610:	002e      	movs	r6, r5
 800a612:	6023      	str	r3, [r4, #0]
 800a614:	e7cc      	b.n	800a5b0 <_svfiprintf_r+0x94>
 800a616:	9b07      	ldr	r3, [sp, #28]
 800a618:	1d19      	adds	r1, r3, #4
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	9107      	str	r1, [sp, #28]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	db01      	blt.n	800a626 <_svfiprintf_r+0x10a>
 800a622:	930b      	str	r3, [sp, #44]	; 0x2c
 800a624:	e004      	b.n	800a630 <_svfiprintf_r+0x114>
 800a626:	425b      	negs	r3, r3
 800a628:	60e3      	str	r3, [r4, #12]
 800a62a:	2302      	movs	r3, #2
 800a62c:	4313      	orrs	r3, r2
 800a62e:	6023      	str	r3, [r4, #0]
 800a630:	782b      	ldrb	r3, [r5, #0]
 800a632:	2b2e      	cmp	r3, #46	; 0x2e
 800a634:	d10a      	bne.n	800a64c <_svfiprintf_r+0x130>
 800a636:	786b      	ldrb	r3, [r5, #1]
 800a638:	2b2a      	cmp	r3, #42	; 0x2a
 800a63a:	d135      	bne.n	800a6a8 <_svfiprintf_r+0x18c>
 800a63c:	9b07      	ldr	r3, [sp, #28]
 800a63e:	3502      	adds	r5, #2
 800a640:	1d1a      	adds	r2, r3, #4
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	9207      	str	r2, [sp, #28]
 800a646:	2b00      	cmp	r3, #0
 800a648:	db2b      	blt.n	800a6a2 <_svfiprintf_r+0x186>
 800a64a:	9309      	str	r3, [sp, #36]	; 0x24
 800a64c:	4e2f      	ldr	r6, [pc, #188]	; (800a70c <_svfiprintf_r+0x1f0>)
 800a64e:	2203      	movs	r2, #3
 800a650:	0030      	movs	r0, r6
 800a652:	7829      	ldrb	r1, [r5, #0]
 800a654:	f7fd ffc3 	bl	80085de <memchr>
 800a658:	2800      	cmp	r0, #0
 800a65a:	d006      	beq.n	800a66a <_svfiprintf_r+0x14e>
 800a65c:	2340      	movs	r3, #64	; 0x40
 800a65e:	1b80      	subs	r0, r0, r6
 800a660:	4083      	lsls	r3, r0
 800a662:	6822      	ldr	r2, [r4, #0]
 800a664:	3501      	adds	r5, #1
 800a666:	4313      	orrs	r3, r2
 800a668:	6023      	str	r3, [r4, #0]
 800a66a:	7829      	ldrb	r1, [r5, #0]
 800a66c:	2206      	movs	r2, #6
 800a66e:	4828      	ldr	r0, [pc, #160]	; (800a710 <_svfiprintf_r+0x1f4>)
 800a670:	1c6e      	adds	r6, r5, #1
 800a672:	7621      	strb	r1, [r4, #24]
 800a674:	f7fd ffb3 	bl	80085de <memchr>
 800a678:	2800      	cmp	r0, #0
 800a67a:	d03c      	beq.n	800a6f6 <_svfiprintf_r+0x1da>
 800a67c:	4b25      	ldr	r3, [pc, #148]	; (800a714 <_svfiprintf_r+0x1f8>)
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d125      	bne.n	800a6ce <_svfiprintf_r+0x1b2>
 800a682:	2207      	movs	r2, #7
 800a684:	9b07      	ldr	r3, [sp, #28]
 800a686:	3307      	adds	r3, #7
 800a688:	4393      	bics	r3, r2
 800a68a:	3308      	adds	r3, #8
 800a68c:	9307      	str	r3, [sp, #28]
 800a68e:	6963      	ldr	r3, [r4, #20]
 800a690:	9a04      	ldr	r2, [sp, #16]
 800a692:	189b      	adds	r3, r3, r2
 800a694:	6163      	str	r3, [r4, #20]
 800a696:	e764      	b.n	800a562 <_svfiprintf_r+0x46>
 800a698:	4343      	muls	r3, r0
 800a69a:	0035      	movs	r5, r6
 800a69c:	2101      	movs	r1, #1
 800a69e:	189b      	adds	r3, r3, r2
 800a6a0:	e7a6      	b.n	800a5f0 <_svfiprintf_r+0xd4>
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	425b      	negs	r3, r3
 800a6a6:	e7d0      	b.n	800a64a <_svfiprintf_r+0x12e>
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	200a      	movs	r0, #10
 800a6ac:	001a      	movs	r2, r3
 800a6ae:	3501      	adds	r5, #1
 800a6b0:	6063      	str	r3, [r4, #4]
 800a6b2:	7829      	ldrb	r1, [r5, #0]
 800a6b4:	1c6e      	adds	r6, r5, #1
 800a6b6:	3930      	subs	r1, #48	; 0x30
 800a6b8:	2909      	cmp	r1, #9
 800a6ba:	d903      	bls.n	800a6c4 <_svfiprintf_r+0x1a8>
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d0c5      	beq.n	800a64c <_svfiprintf_r+0x130>
 800a6c0:	9209      	str	r2, [sp, #36]	; 0x24
 800a6c2:	e7c3      	b.n	800a64c <_svfiprintf_r+0x130>
 800a6c4:	4342      	muls	r2, r0
 800a6c6:	0035      	movs	r5, r6
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	1852      	adds	r2, r2, r1
 800a6cc:	e7f1      	b.n	800a6b2 <_svfiprintf_r+0x196>
 800a6ce:	aa07      	add	r2, sp, #28
 800a6d0:	9200      	str	r2, [sp, #0]
 800a6d2:	0021      	movs	r1, r4
 800a6d4:	003a      	movs	r2, r7
 800a6d6:	4b10      	ldr	r3, [pc, #64]	; (800a718 <_svfiprintf_r+0x1fc>)
 800a6d8:	9803      	ldr	r0, [sp, #12]
 800a6da:	f7fc ff3f 	bl	800755c <_printf_float>
 800a6de:	9004      	str	r0, [sp, #16]
 800a6e0:	9b04      	ldr	r3, [sp, #16]
 800a6e2:	3301      	adds	r3, #1
 800a6e4:	d1d3      	bne.n	800a68e <_svfiprintf_r+0x172>
 800a6e6:	89bb      	ldrh	r3, [r7, #12]
 800a6e8:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a6ea:	065b      	lsls	r3, r3, #25
 800a6ec:	d400      	bmi.n	800a6f0 <_svfiprintf_r+0x1d4>
 800a6ee:	e72c      	b.n	800a54a <_svfiprintf_r+0x2e>
 800a6f0:	2001      	movs	r0, #1
 800a6f2:	4240      	negs	r0, r0
 800a6f4:	e729      	b.n	800a54a <_svfiprintf_r+0x2e>
 800a6f6:	aa07      	add	r2, sp, #28
 800a6f8:	9200      	str	r2, [sp, #0]
 800a6fa:	0021      	movs	r1, r4
 800a6fc:	003a      	movs	r2, r7
 800a6fe:	4b06      	ldr	r3, [pc, #24]	; (800a718 <_svfiprintf_r+0x1fc>)
 800a700:	9803      	ldr	r0, [sp, #12]
 800a702:	f7fd f9f1 	bl	8007ae8 <_printf_i>
 800a706:	e7ea      	b.n	800a6de <_svfiprintf_r+0x1c2>
 800a708:	0800bdac 	.word	0x0800bdac
 800a70c:	0800bdb2 	.word	0x0800bdb2
 800a710:	0800bdb6 	.word	0x0800bdb6
 800a714:	0800755d 	.word	0x0800755d
 800a718:	0800a459 	.word	0x0800a459

0800a71c <_sungetc_r>:
 800a71c:	b570      	push	{r4, r5, r6, lr}
 800a71e:	0014      	movs	r4, r2
 800a720:	1c4b      	adds	r3, r1, #1
 800a722:	d103      	bne.n	800a72c <_sungetc_r+0x10>
 800a724:	2501      	movs	r5, #1
 800a726:	426d      	negs	r5, r5
 800a728:	0028      	movs	r0, r5
 800a72a:	bd70      	pop	{r4, r5, r6, pc}
 800a72c:	8993      	ldrh	r3, [r2, #12]
 800a72e:	2220      	movs	r2, #32
 800a730:	4393      	bics	r3, r2
 800a732:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800a734:	81a3      	strh	r3, [r4, #12]
 800a736:	b2ce      	uxtb	r6, r1
 800a738:	6863      	ldr	r3, [r4, #4]
 800a73a:	b2cd      	uxtb	r5, r1
 800a73c:	2a00      	cmp	r2, #0
 800a73e:	d010      	beq.n	800a762 <_sungetc_r+0x46>
 800a740:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800a742:	429a      	cmp	r2, r3
 800a744:	dd07      	ble.n	800a756 <_sungetc_r+0x3a>
 800a746:	6823      	ldr	r3, [r4, #0]
 800a748:	3b01      	subs	r3, #1
 800a74a:	6023      	str	r3, [r4, #0]
 800a74c:	701e      	strb	r6, [r3, #0]
 800a74e:	6863      	ldr	r3, [r4, #4]
 800a750:	3301      	adds	r3, #1
 800a752:	6063      	str	r3, [r4, #4]
 800a754:	e7e8      	b.n	800a728 <_sungetc_r+0xc>
 800a756:	0021      	movs	r1, r4
 800a758:	f000 fbfa 	bl	800af50 <__submore>
 800a75c:	2800      	cmp	r0, #0
 800a75e:	d0f2      	beq.n	800a746 <_sungetc_r+0x2a>
 800a760:	e7e0      	b.n	800a724 <_sungetc_r+0x8>
 800a762:	6921      	ldr	r1, [r4, #16]
 800a764:	6822      	ldr	r2, [r4, #0]
 800a766:	2900      	cmp	r1, #0
 800a768:	d007      	beq.n	800a77a <_sungetc_r+0x5e>
 800a76a:	4291      	cmp	r1, r2
 800a76c:	d205      	bcs.n	800a77a <_sungetc_r+0x5e>
 800a76e:	1e51      	subs	r1, r2, #1
 800a770:	7808      	ldrb	r0, [r1, #0]
 800a772:	42a8      	cmp	r0, r5
 800a774:	d101      	bne.n	800a77a <_sungetc_r+0x5e>
 800a776:	6021      	str	r1, [r4, #0]
 800a778:	e7ea      	b.n	800a750 <_sungetc_r+0x34>
 800a77a:	6423      	str	r3, [r4, #64]	; 0x40
 800a77c:	0023      	movs	r3, r4
 800a77e:	3344      	adds	r3, #68	; 0x44
 800a780:	6363      	str	r3, [r4, #52]	; 0x34
 800a782:	2303      	movs	r3, #3
 800a784:	63a3      	str	r3, [r4, #56]	; 0x38
 800a786:	0023      	movs	r3, r4
 800a788:	3346      	adds	r3, #70	; 0x46
 800a78a:	63e2      	str	r2, [r4, #60]	; 0x3c
 800a78c:	701e      	strb	r6, [r3, #0]
 800a78e:	6023      	str	r3, [r4, #0]
 800a790:	2301      	movs	r3, #1
 800a792:	e7de      	b.n	800a752 <_sungetc_r+0x36>

0800a794 <__ssrefill_r>:
 800a794:	b510      	push	{r4, lr}
 800a796:	000c      	movs	r4, r1
 800a798:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a79a:	2900      	cmp	r1, #0
 800a79c:	d00e      	beq.n	800a7bc <__ssrefill_r+0x28>
 800a79e:	0023      	movs	r3, r4
 800a7a0:	3344      	adds	r3, #68	; 0x44
 800a7a2:	4299      	cmp	r1, r3
 800a7a4:	d001      	beq.n	800a7aa <__ssrefill_r+0x16>
 800a7a6:	f7fe fdd7 	bl	8009358 <_free_r>
 800a7aa:	2000      	movs	r0, #0
 800a7ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a7ae:	6360      	str	r0, [r4, #52]	; 0x34
 800a7b0:	6063      	str	r3, [r4, #4]
 800a7b2:	4283      	cmp	r3, r0
 800a7b4:	d002      	beq.n	800a7bc <__ssrefill_r+0x28>
 800a7b6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a7b8:	6023      	str	r3, [r4, #0]
 800a7ba:	bd10      	pop	{r4, pc}
 800a7bc:	6923      	ldr	r3, [r4, #16]
 800a7be:	2001      	movs	r0, #1
 800a7c0:	6023      	str	r3, [r4, #0]
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	89a2      	ldrh	r2, [r4, #12]
 800a7c6:	6063      	str	r3, [r4, #4]
 800a7c8:	3320      	adds	r3, #32
 800a7ca:	4313      	orrs	r3, r2
 800a7cc:	81a3      	strh	r3, [r4, #12]
 800a7ce:	4240      	negs	r0, r0
 800a7d0:	e7f3      	b.n	800a7ba <__ssrefill_r+0x26>
	...

0800a7d4 <__ssvfiscanf_r>:
 800a7d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a7d6:	4cae      	ldr	r4, [pc, #696]	; (800aa90 <__ssvfiscanf_r+0x2bc>)
 800a7d8:	0006      	movs	r6, r0
 800a7da:	44a5      	add	sp, r4
 800a7dc:	000c      	movs	r4, r1
 800a7de:	2100      	movs	r1, #0
 800a7e0:	20be      	movs	r0, #190	; 0xbe
 800a7e2:	9146      	str	r1, [sp, #280]	; 0x118
 800a7e4:	9147      	str	r1, [sp, #284]	; 0x11c
 800a7e6:	a903      	add	r1, sp, #12
 800a7e8:	9148      	str	r1, [sp, #288]	; 0x120
 800a7ea:	49aa      	ldr	r1, [pc, #680]	; (800aa94 <__ssvfiscanf_r+0x2c0>)
 800a7ec:	0040      	lsls	r0, r0, #1
 800a7ee:	ad43      	add	r5, sp, #268	; 0x10c
 800a7f0:	5029      	str	r1, [r5, r0]
 800a7f2:	25c0      	movs	r5, #192	; 0xc0
 800a7f4:	49a8      	ldr	r1, [pc, #672]	; (800aa98 <__ssvfiscanf_r+0x2c4>)
 800a7f6:	006d      	lsls	r5, r5, #1
 800a7f8:	a843      	add	r0, sp, #268	; 0x10c
 800a7fa:	5141      	str	r1, [r0, r5]
 800a7fc:	9302      	str	r3, [sp, #8]
 800a7fe:	7815      	ldrb	r5, [r2, #0]
 800a800:	2d00      	cmp	r5, #0
 800a802:	d100      	bne.n	800a806 <__ssvfiscanf_r+0x32>
 800a804:	e141      	b.n	800aa8a <__ssvfiscanf_r+0x2b6>
 800a806:	4ba5      	ldr	r3, [pc, #660]	; (800aa9c <__ssvfiscanf_r+0x2c8>)
 800a808:	2008      	movs	r0, #8
 800a80a:	5d59      	ldrb	r1, [r3, r5]
 800a80c:	9300      	str	r3, [sp, #0]
 800a80e:	2308      	movs	r3, #8
 800a810:	1c57      	adds	r7, r2, #1
 800a812:	400b      	ands	r3, r1
 800a814:	4201      	tst	r1, r0
 800a816:	d01e      	beq.n	800a856 <__ssvfiscanf_r+0x82>
 800a818:	6863      	ldr	r3, [r4, #4]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	dd11      	ble.n	800a842 <__ssvfiscanf_r+0x6e>
 800a81e:	6823      	ldr	r3, [r4, #0]
 800a820:	9900      	ldr	r1, [sp, #0]
 800a822:	781a      	ldrb	r2, [r3, #0]
 800a824:	5c8a      	ldrb	r2, [r1, r2]
 800a826:	2108      	movs	r1, #8
 800a828:	420a      	tst	r2, r1
 800a82a:	d101      	bne.n	800a830 <__ssvfiscanf_r+0x5c>
 800a82c:	003a      	movs	r2, r7
 800a82e:	e7e6      	b.n	800a7fe <__ssvfiscanf_r+0x2a>
 800a830:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800a832:	3301      	adds	r3, #1
 800a834:	3201      	adds	r2, #1
 800a836:	9247      	str	r2, [sp, #284]	; 0x11c
 800a838:	6862      	ldr	r2, [r4, #4]
 800a83a:	6023      	str	r3, [r4, #0]
 800a83c:	3a01      	subs	r2, #1
 800a83e:	6062      	str	r2, [r4, #4]
 800a840:	e7ea      	b.n	800a818 <__ssvfiscanf_r+0x44>
 800a842:	22c0      	movs	r2, #192	; 0xc0
 800a844:	ab43      	add	r3, sp, #268	; 0x10c
 800a846:	0052      	lsls	r2, r2, #1
 800a848:	0021      	movs	r1, r4
 800a84a:	0030      	movs	r0, r6
 800a84c:	589b      	ldr	r3, [r3, r2]
 800a84e:	4798      	blx	r3
 800a850:	2800      	cmp	r0, #0
 800a852:	d0e4      	beq.n	800a81e <__ssvfiscanf_r+0x4a>
 800a854:	e7ea      	b.n	800a82c <__ssvfiscanf_r+0x58>
 800a856:	2d25      	cmp	r5, #37	; 0x25
 800a858:	d162      	bne.n	800a920 <__ssvfiscanf_r+0x14c>
 800a85a:	9345      	str	r3, [sp, #276]	; 0x114
 800a85c:	9343      	str	r3, [sp, #268]	; 0x10c
 800a85e:	7853      	ldrb	r3, [r2, #1]
 800a860:	2b2a      	cmp	r3, #42	; 0x2a
 800a862:	d102      	bne.n	800a86a <__ssvfiscanf_r+0x96>
 800a864:	3b1a      	subs	r3, #26
 800a866:	9343      	str	r3, [sp, #268]	; 0x10c
 800a868:	1c97      	adds	r7, r2, #2
 800a86a:	003d      	movs	r5, r7
 800a86c:	220a      	movs	r2, #10
 800a86e:	7829      	ldrb	r1, [r5, #0]
 800a870:	1c6b      	adds	r3, r5, #1
 800a872:	9301      	str	r3, [sp, #4]
 800a874:	000b      	movs	r3, r1
 800a876:	3b30      	subs	r3, #48	; 0x30
 800a878:	2b09      	cmp	r3, #9
 800a87a:	d91e      	bls.n	800a8ba <__ssvfiscanf_r+0xe6>
 800a87c:	4f88      	ldr	r7, [pc, #544]	; (800aaa0 <__ssvfiscanf_r+0x2cc>)
 800a87e:	2203      	movs	r2, #3
 800a880:	0038      	movs	r0, r7
 800a882:	f7fd feac 	bl	80085de <memchr>
 800a886:	2800      	cmp	r0, #0
 800a888:	d006      	beq.n	800a898 <__ssvfiscanf_r+0xc4>
 800a88a:	2301      	movs	r3, #1
 800a88c:	1bc0      	subs	r0, r0, r7
 800a88e:	4083      	lsls	r3, r0
 800a890:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800a892:	9d01      	ldr	r5, [sp, #4]
 800a894:	4313      	orrs	r3, r2
 800a896:	9343      	str	r3, [sp, #268]	; 0x10c
 800a898:	1c6f      	adds	r7, r5, #1
 800a89a:	782d      	ldrb	r5, [r5, #0]
 800a89c:	2d78      	cmp	r5, #120	; 0x78
 800a89e:	d807      	bhi.n	800a8b0 <__ssvfiscanf_r+0xdc>
 800a8a0:	2d57      	cmp	r5, #87	; 0x57
 800a8a2:	d811      	bhi.n	800a8c8 <__ssvfiscanf_r+0xf4>
 800a8a4:	2d25      	cmp	r5, #37	; 0x25
 800a8a6:	d03b      	beq.n	800a920 <__ssvfiscanf_r+0x14c>
 800a8a8:	d835      	bhi.n	800a916 <__ssvfiscanf_r+0x142>
 800a8aa:	2d00      	cmp	r5, #0
 800a8ac:	d100      	bne.n	800a8b0 <__ssvfiscanf_r+0xdc>
 800a8ae:	e0e9      	b.n	800aa84 <__ssvfiscanf_r+0x2b0>
 800a8b0:	2303      	movs	r3, #3
 800a8b2:	9349      	str	r3, [sp, #292]	; 0x124
 800a8b4:	3307      	adds	r3, #7
 800a8b6:	9344      	str	r3, [sp, #272]	; 0x110
 800a8b8:	e06d      	b.n	800a996 <__ssvfiscanf_r+0x1c2>
 800a8ba:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a8bc:	9d01      	ldr	r5, [sp, #4]
 800a8be:	4353      	muls	r3, r2
 800a8c0:	3b30      	subs	r3, #48	; 0x30
 800a8c2:	185b      	adds	r3, r3, r1
 800a8c4:	9345      	str	r3, [sp, #276]	; 0x114
 800a8c6:	e7d2      	b.n	800a86e <__ssvfiscanf_r+0x9a>
 800a8c8:	0028      	movs	r0, r5
 800a8ca:	3858      	subs	r0, #88	; 0x58
 800a8cc:	2820      	cmp	r0, #32
 800a8ce:	d8ef      	bhi.n	800a8b0 <__ssvfiscanf_r+0xdc>
 800a8d0:	f7f5 fc2a 	bl	8000128 <__gnu_thumb1_case_shi>
 800a8d4:	ffee004d 	.word	0xffee004d
 800a8d8:	007fffee 	.word	0x007fffee
 800a8dc:	ffeeffee 	.word	0xffeeffee
 800a8e0:	ffeeffee 	.word	0xffeeffee
 800a8e4:	ffeeffee 	.word	0xffeeffee
 800a8e8:	008affee 	.word	0x008affee
 800a8ec:	0024007d 	.word	0x0024007d
 800a8f0:	00240024 	.word	0x00240024
 800a8f4:	0059ffee 	.word	0x0059ffee
 800a8f8:	ffeeffee 	.word	0xffeeffee
 800a8fc:	ffeeffee 	.word	0xffeeffee
 800a900:	005d0092 	.word	0x005d0092
 800a904:	ffee0049 	.word	0xffee0049
 800a908:	0090ffee 	.word	0x0090ffee
 800a90c:	007dffee 	.word	0x007dffee
 800a910:	ffeeffee 	.word	0xffeeffee
 800a914:	004d      	.short	0x004d
 800a916:	3d45      	subs	r5, #69	; 0x45
 800a918:	2d02      	cmp	r5, #2
 800a91a:	d8c9      	bhi.n	800a8b0 <__ssvfiscanf_r+0xdc>
 800a91c:	2305      	movs	r3, #5
 800a91e:	e039      	b.n	800a994 <__ssvfiscanf_r+0x1c0>
 800a920:	6863      	ldr	r3, [r4, #4]
 800a922:	2b00      	cmp	r3, #0
 800a924:	dd0d      	ble.n	800a942 <__ssvfiscanf_r+0x16e>
 800a926:	6823      	ldr	r3, [r4, #0]
 800a928:	781a      	ldrb	r2, [r3, #0]
 800a92a:	42aa      	cmp	r2, r5
 800a92c:	d000      	beq.n	800a930 <__ssvfiscanf_r+0x15c>
 800a92e:	e0ac      	b.n	800aa8a <__ssvfiscanf_r+0x2b6>
 800a930:	3301      	adds	r3, #1
 800a932:	6862      	ldr	r2, [r4, #4]
 800a934:	6023      	str	r3, [r4, #0]
 800a936:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a938:	3a01      	subs	r2, #1
 800a93a:	3301      	adds	r3, #1
 800a93c:	6062      	str	r2, [r4, #4]
 800a93e:	9347      	str	r3, [sp, #284]	; 0x11c
 800a940:	e774      	b.n	800a82c <__ssvfiscanf_r+0x58>
 800a942:	22c0      	movs	r2, #192	; 0xc0
 800a944:	ab43      	add	r3, sp, #268	; 0x10c
 800a946:	0052      	lsls	r2, r2, #1
 800a948:	0021      	movs	r1, r4
 800a94a:	0030      	movs	r0, r6
 800a94c:	589b      	ldr	r3, [r3, r2]
 800a94e:	4798      	blx	r3
 800a950:	2800      	cmp	r0, #0
 800a952:	d0e8      	beq.n	800a926 <__ssvfiscanf_r+0x152>
 800a954:	9846      	ldr	r0, [sp, #280]	; 0x118
 800a956:	2800      	cmp	r0, #0
 800a958:	d000      	beq.n	800a95c <__ssvfiscanf_r+0x188>
 800a95a:	e08f      	b.n	800aa7c <__ssvfiscanf_r+0x2a8>
 800a95c:	3801      	subs	r0, #1
 800a95e:	23a5      	movs	r3, #165	; 0xa5
 800a960:	009b      	lsls	r3, r3, #2
 800a962:	449d      	add	sp, r3
 800a964:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a966:	2320      	movs	r3, #32
 800a968:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800a96a:	4313      	orrs	r3, r2
 800a96c:	9343      	str	r3, [sp, #268]	; 0x10c
 800a96e:	2380      	movs	r3, #128	; 0x80
 800a970:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800a972:	009b      	lsls	r3, r3, #2
 800a974:	4313      	orrs	r3, r2
 800a976:	9343      	str	r3, [sp, #268]	; 0x10c
 800a978:	2310      	movs	r3, #16
 800a97a:	9344      	str	r3, [sp, #272]	; 0x110
 800a97c:	236e      	movs	r3, #110	; 0x6e
 800a97e:	42ab      	cmp	r3, r5
 800a980:	419b      	sbcs	r3, r3
 800a982:	425b      	negs	r3, r3
 800a984:	e001      	b.n	800a98a <__ssvfiscanf_r+0x1b6>
 800a986:	2300      	movs	r3, #0
 800a988:	9344      	str	r3, [sp, #272]	; 0x110
 800a98a:	3303      	adds	r3, #3
 800a98c:	e002      	b.n	800a994 <__ssvfiscanf_r+0x1c0>
 800a98e:	2308      	movs	r3, #8
 800a990:	9344      	str	r3, [sp, #272]	; 0x110
 800a992:	3b04      	subs	r3, #4
 800a994:	9349      	str	r3, [sp, #292]	; 0x124
 800a996:	6863      	ldr	r3, [r4, #4]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	dd3c      	ble.n	800aa16 <__ssvfiscanf_r+0x242>
 800a99c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a99e:	065b      	lsls	r3, r3, #25
 800a9a0:	d406      	bmi.n	800a9b0 <__ssvfiscanf_r+0x1dc>
 800a9a2:	6823      	ldr	r3, [r4, #0]
 800a9a4:	9900      	ldr	r1, [sp, #0]
 800a9a6:	781a      	ldrb	r2, [r3, #0]
 800a9a8:	5c8a      	ldrb	r2, [r1, r2]
 800a9aa:	2108      	movs	r1, #8
 800a9ac:	420a      	tst	r2, r1
 800a9ae:	d13c      	bne.n	800aa2a <__ssvfiscanf_r+0x256>
 800a9b0:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800a9b2:	2b02      	cmp	r3, #2
 800a9b4:	dc4e      	bgt.n	800aa54 <__ssvfiscanf_r+0x280>
 800a9b6:	0022      	movs	r2, r4
 800a9b8:	0030      	movs	r0, r6
 800a9ba:	ab02      	add	r3, sp, #8
 800a9bc:	a943      	add	r1, sp, #268	; 0x10c
 800a9be:	f000 f873 	bl	800aaa8 <_scanf_chars>
 800a9c2:	2801      	cmp	r0, #1
 800a9c4:	d061      	beq.n	800aa8a <__ssvfiscanf_r+0x2b6>
 800a9c6:	2802      	cmp	r0, #2
 800a9c8:	d000      	beq.n	800a9cc <__ssvfiscanf_r+0x1f8>
 800a9ca:	e72f      	b.n	800a82c <__ssvfiscanf_r+0x58>
 800a9cc:	e7c2      	b.n	800a954 <__ssvfiscanf_r+0x180>
 800a9ce:	230a      	movs	r3, #10
 800a9d0:	e7d3      	b.n	800a97a <__ssvfiscanf_r+0x1a6>
 800a9d2:	0039      	movs	r1, r7
 800a9d4:	a803      	add	r0, sp, #12
 800a9d6:	f000 fa7e 	bl	800aed6 <__sccl>
 800a9da:	2340      	movs	r3, #64	; 0x40
 800a9dc:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800a9de:	0007      	movs	r7, r0
 800a9e0:	4313      	orrs	r3, r2
 800a9e2:	9343      	str	r3, [sp, #268]	; 0x10c
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	e7d5      	b.n	800a994 <__ssvfiscanf_r+0x1c0>
 800a9e8:	2340      	movs	r3, #64	; 0x40
 800a9ea:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800a9ec:	4313      	orrs	r3, r2
 800a9ee:	9343      	str	r3, [sp, #268]	; 0x10c
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	e7cf      	b.n	800a994 <__ssvfiscanf_r+0x1c0>
 800a9f4:	2302      	movs	r3, #2
 800a9f6:	e7cd      	b.n	800a994 <__ssvfiscanf_r+0x1c0>
 800a9f8:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800a9fa:	06d3      	lsls	r3, r2, #27
 800a9fc:	d500      	bpl.n	800aa00 <__ssvfiscanf_r+0x22c>
 800a9fe:	e715      	b.n	800a82c <__ssvfiscanf_r+0x58>
 800aa00:	9b02      	ldr	r3, [sp, #8]
 800aa02:	9947      	ldr	r1, [sp, #284]	; 0x11c
 800aa04:	1d18      	adds	r0, r3, #4
 800aa06:	9002      	str	r0, [sp, #8]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	07d5      	lsls	r5, r2, #31
 800aa0c:	d501      	bpl.n	800aa12 <__ssvfiscanf_r+0x23e>
 800aa0e:	8019      	strh	r1, [r3, #0]
 800aa10:	e70c      	b.n	800a82c <__ssvfiscanf_r+0x58>
 800aa12:	6019      	str	r1, [r3, #0]
 800aa14:	e70a      	b.n	800a82c <__ssvfiscanf_r+0x58>
 800aa16:	22c0      	movs	r2, #192	; 0xc0
 800aa18:	ab43      	add	r3, sp, #268	; 0x10c
 800aa1a:	0052      	lsls	r2, r2, #1
 800aa1c:	0021      	movs	r1, r4
 800aa1e:	0030      	movs	r0, r6
 800aa20:	589b      	ldr	r3, [r3, r2]
 800aa22:	4798      	blx	r3
 800aa24:	2800      	cmp	r0, #0
 800aa26:	d0b9      	beq.n	800a99c <__ssvfiscanf_r+0x1c8>
 800aa28:	e794      	b.n	800a954 <__ssvfiscanf_r+0x180>
 800aa2a:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800aa2c:	3201      	adds	r2, #1
 800aa2e:	9247      	str	r2, [sp, #284]	; 0x11c
 800aa30:	6862      	ldr	r2, [r4, #4]
 800aa32:	3a01      	subs	r2, #1
 800aa34:	6062      	str	r2, [r4, #4]
 800aa36:	2a00      	cmp	r2, #0
 800aa38:	dd02      	ble.n	800aa40 <__ssvfiscanf_r+0x26c>
 800aa3a:	3301      	adds	r3, #1
 800aa3c:	6023      	str	r3, [r4, #0]
 800aa3e:	e7b0      	b.n	800a9a2 <__ssvfiscanf_r+0x1ce>
 800aa40:	22c0      	movs	r2, #192	; 0xc0
 800aa42:	ab43      	add	r3, sp, #268	; 0x10c
 800aa44:	0052      	lsls	r2, r2, #1
 800aa46:	0021      	movs	r1, r4
 800aa48:	0030      	movs	r0, r6
 800aa4a:	589b      	ldr	r3, [r3, r2]
 800aa4c:	4798      	blx	r3
 800aa4e:	2800      	cmp	r0, #0
 800aa50:	d0a7      	beq.n	800a9a2 <__ssvfiscanf_r+0x1ce>
 800aa52:	e77f      	b.n	800a954 <__ssvfiscanf_r+0x180>
 800aa54:	2b04      	cmp	r3, #4
 800aa56:	dc06      	bgt.n	800aa66 <__ssvfiscanf_r+0x292>
 800aa58:	0022      	movs	r2, r4
 800aa5a:	0030      	movs	r0, r6
 800aa5c:	ab02      	add	r3, sp, #8
 800aa5e:	a943      	add	r1, sp, #268	; 0x10c
 800aa60:	f000 f880 	bl	800ab64 <_scanf_i>
 800aa64:	e7ad      	b.n	800a9c2 <__ssvfiscanf_r+0x1ee>
 800aa66:	4b0f      	ldr	r3, [pc, #60]	; (800aaa4 <__ssvfiscanf_r+0x2d0>)
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d100      	bne.n	800aa6e <__ssvfiscanf_r+0x29a>
 800aa6c:	e6de      	b.n	800a82c <__ssvfiscanf_r+0x58>
 800aa6e:	0022      	movs	r2, r4
 800aa70:	0030      	movs	r0, r6
 800aa72:	ab02      	add	r3, sp, #8
 800aa74:	a943      	add	r1, sp, #268	; 0x10c
 800aa76:	f7fd f947 	bl	8007d08 <_scanf_float>
 800aa7a:	e7a2      	b.n	800a9c2 <__ssvfiscanf_r+0x1ee>
 800aa7c:	89a3      	ldrh	r3, [r4, #12]
 800aa7e:	065b      	lsls	r3, r3, #25
 800aa80:	d400      	bmi.n	800aa84 <__ssvfiscanf_r+0x2b0>
 800aa82:	e76c      	b.n	800a95e <__ssvfiscanf_r+0x18a>
 800aa84:	2001      	movs	r0, #1
 800aa86:	4240      	negs	r0, r0
 800aa88:	e769      	b.n	800a95e <__ssvfiscanf_r+0x18a>
 800aa8a:	9846      	ldr	r0, [sp, #280]	; 0x118
 800aa8c:	e767      	b.n	800a95e <__ssvfiscanf_r+0x18a>
 800aa8e:	46c0      	nop			; (mov r8, r8)
 800aa90:	fffffd6c 	.word	0xfffffd6c
 800aa94:	0800a71d 	.word	0x0800a71d
 800aa98:	0800a795 	.word	0x0800a795
 800aa9c:	0800ba29 	.word	0x0800ba29
 800aaa0:	0800bdb2 	.word	0x0800bdb2
 800aaa4:	08007d09 	.word	0x08007d09

0800aaa8 <_scanf_chars>:
 800aaa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aaaa:	0015      	movs	r5, r2
 800aaac:	688a      	ldr	r2, [r1, #8]
 800aaae:	000c      	movs	r4, r1
 800aab0:	9001      	str	r0, [sp, #4]
 800aab2:	2a00      	cmp	r2, #0
 800aab4:	d105      	bne.n	800aac2 <_scanf_chars+0x1a>
 800aab6:	6989      	ldr	r1, [r1, #24]
 800aab8:	3201      	adds	r2, #1
 800aaba:	2900      	cmp	r1, #0
 800aabc:	d000      	beq.n	800aac0 <_scanf_chars+0x18>
 800aabe:	3a02      	subs	r2, #2
 800aac0:	60a2      	str	r2, [r4, #8]
 800aac2:	6822      	ldr	r2, [r4, #0]
 800aac4:	06d2      	lsls	r2, r2, #27
 800aac6:	d403      	bmi.n	800aad0 <_scanf_chars+0x28>
 800aac8:	681a      	ldr	r2, [r3, #0]
 800aaca:	1d11      	adds	r1, r2, #4
 800aacc:	6019      	str	r1, [r3, #0]
 800aace:	6817      	ldr	r7, [r2, #0]
 800aad0:	2600      	movs	r6, #0
 800aad2:	69a0      	ldr	r0, [r4, #24]
 800aad4:	2800      	cmp	r0, #0
 800aad6:	d013      	beq.n	800ab00 <_scanf_chars+0x58>
 800aad8:	2801      	cmp	r0, #1
 800aada:	d108      	bne.n	800aaee <_scanf_chars+0x46>
 800aadc:	682b      	ldr	r3, [r5, #0]
 800aade:	6962      	ldr	r2, [r4, #20]
 800aae0:	781b      	ldrb	r3, [r3, #0]
 800aae2:	5cd3      	ldrb	r3, [r2, r3]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d10b      	bne.n	800ab00 <_scanf_chars+0x58>
 800aae8:	2e00      	cmp	r6, #0
 800aaea:	d038      	beq.n	800ab5e <_scanf_chars+0xb6>
 800aaec:	e026      	b.n	800ab3c <_scanf_chars+0x94>
 800aaee:	2802      	cmp	r0, #2
 800aaf0:	d124      	bne.n	800ab3c <_scanf_chars+0x94>
 800aaf2:	682b      	ldr	r3, [r5, #0]
 800aaf4:	4a1a      	ldr	r2, [pc, #104]	; (800ab60 <_scanf_chars+0xb8>)
 800aaf6:	781b      	ldrb	r3, [r3, #0]
 800aaf8:	5cd3      	ldrb	r3, [r2, r3]
 800aafa:	2208      	movs	r2, #8
 800aafc:	4213      	tst	r3, r2
 800aafe:	d11d      	bne.n	800ab3c <_scanf_chars+0x94>
 800ab00:	2210      	movs	r2, #16
 800ab02:	6823      	ldr	r3, [r4, #0]
 800ab04:	3601      	adds	r6, #1
 800ab06:	4213      	tst	r3, r2
 800ab08:	d103      	bne.n	800ab12 <_scanf_chars+0x6a>
 800ab0a:	682b      	ldr	r3, [r5, #0]
 800ab0c:	781b      	ldrb	r3, [r3, #0]
 800ab0e:	703b      	strb	r3, [r7, #0]
 800ab10:	3701      	adds	r7, #1
 800ab12:	682a      	ldr	r2, [r5, #0]
 800ab14:	686b      	ldr	r3, [r5, #4]
 800ab16:	3201      	adds	r2, #1
 800ab18:	602a      	str	r2, [r5, #0]
 800ab1a:	68a2      	ldr	r2, [r4, #8]
 800ab1c:	3b01      	subs	r3, #1
 800ab1e:	3a01      	subs	r2, #1
 800ab20:	606b      	str	r3, [r5, #4]
 800ab22:	60a2      	str	r2, [r4, #8]
 800ab24:	2a00      	cmp	r2, #0
 800ab26:	d009      	beq.n	800ab3c <_scanf_chars+0x94>
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	dcd2      	bgt.n	800aad2 <_scanf_chars+0x2a>
 800ab2c:	23c0      	movs	r3, #192	; 0xc0
 800ab2e:	005b      	lsls	r3, r3, #1
 800ab30:	0029      	movs	r1, r5
 800ab32:	58e3      	ldr	r3, [r4, r3]
 800ab34:	9801      	ldr	r0, [sp, #4]
 800ab36:	4798      	blx	r3
 800ab38:	2800      	cmp	r0, #0
 800ab3a:	d0ca      	beq.n	800aad2 <_scanf_chars+0x2a>
 800ab3c:	6822      	ldr	r2, [r4, #0]
 800ab3e:	2310      	movs	r3, #16
 800ab40:	0011      	movs	r1, r2
 800ab42:	4019      	ands	r1, r3
 800ab44:	421a      	tst	r2, r3
 800ab46:	d106      	bne.n	800ab56 <_scanf_chars+0xae>
 800ab48:	68e3      	ldr	r3, [r4, #12]
 800ab4a:	3301      	adds	r3, #1
 800ab4c:	60e3      	str	r3, [r4, #12]
 800ab4e:	69a3      	ldr	r3, [r4, #24]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d000      	beq.n	800ab56 <_scanf_chars+0xae>
 800ab54:	7039      	strb	r1, [r7, #0]
 800ab56:	2000      	movs	r0, #0
 800ab58:	6923      	ldr	r3, [r4, #16]
 800ab5a:	199b      	adds	r3, r3, r6
 800ab5c:	6123      	str	r3, [r4, #16]
 800ab5e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ab60:	0800ba29 	.word	0x0800ba29

0800ab64 <_scanf_i>:
 800ab64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab66:	b08b      	sub	sp, #44	; 0x2c
 800ab68:	9301      	str	r3, [sp, #4]
 800ab6a:	4b7a      	ldr	r3, [pc, #488]	; (800ad54 <_scanf_i+0x1f0>)
 800ab6c:	0016      	movs	r6, r2
 800ab6e:	9004      	str	r0, [sp, #16]
 800ab70:	aa07      	add	r2, sp, #28
 800ab72:	cba1      	ldmia	r3!, {r0, r5, r7}
 800ab74:	c2a1      	stmia	r2!, {r0, r5, r7}
 800ab76:	4a78      	ldr	r2, [pc, #480]	; (800ad58 <_scanf_i+0x1f4>)
 800ab78:	698b      	ldr	r3, [r1, #24]
 800ab7a:	000c      	movs	r4, r1
 800ab7c:	9205      	str	r2, [sp, #20]
 800ab7e:	2b03      	cmp	r3, #3
 800ab80:	d001      	beq.n	800ab86 <_scanf_i+0x22>
 800ab82:	4b76      	ldr	r3, [pc, #472]	; (800ad5c <_scanf_i+0x1f8>)
 800ab84:	9305      	str	r3, [sp, #20]
 800ab86:	22ae      	movs	r2, #174	; 0xae
 800ab88:	2000      	movs	r0, #0
 800ab8a:	68a3      	ldr	r3, [r4, #8]
 800ab8c:	0052      	lsls	r2, r2, #1
 800ab8e:	1e59      	subs	r1, r3, #1
 800ab90:	9003      	str	r0, [sp, #12]
 800ab92:	4291      	cmp	r1, r2
 800ab94:	d905      	bls.n	800aba2 <_scanf_i+0x3e>
 800ab96:	3b5e      	subs	r3, #94	; 0x5e
 800ab98:	3bff      	subs	r3, #255	; 0xff
 800ab9a:	9303      	str	r3, [sp, #12]
 800ab9c:	235e      	movs	r3, #94	; 0x5e
 800ab9e:	33ff      	adds	r3, #255	; 0xff
 800aba0:	60a3      	str	r3, [r4, #8]
 800aba2:	0023      	movs	r3, r4
 800aba4:	331c      	adds	r3, #28
 800aba6:	9300      	str	r3, [sp, #0]
 800aba8:	23d0      	movs	r3, #208	; 0xd0
 800abaa:	2700      	movs	r7, #0
 800abac:	6822      	ldr	r2, [r4, #0]
 800abae:	011b      	lsls	r3, r3, #4
 800abb0:	4313      	orrs	r3, r2
 800abb2:	6023      	str	r3, [r4, #0]
 800abb4:	9b00      	ldr	r3, [sp, #0]
 800abb6:	9302      	str	r3, [sp, #8]
 800abb8:	6833      	ldr	r3, [r6, #0]
 800abba:	a807      	add	r0, sp, #28
 800abbc:	7819      	ldrb	r1, [r3, #0]
 800abbe:	00bb      	lsls	r3, r7, #2
 800abc0:	2202      	movs	r2, #2
 800abc2:	5818      	ldr	r0, [r3, r0]
 800abc4:	f7fd fd0b 	bl	80085de <memchr>
 800abc8:	2800      	cmp	r0, #0
 800abca:	d02a      	beq.n	800ac22 <_scanf_i+0xbe>
 800abcc:	2f01      	cmp	r7, #1
 800abce:	d161      	bne.n	800ac94 <_scanf_i+0x130>
 800abd0:	6863      	ldr	r3, [r4, #4]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d106      	bne.n	800abe4 <_scanf_i+0x80>
 800abd6:	3308      	adds	r3, #8
 800abd8:	6822      	ldr	r2, [r4, #0]
 800abda:	6063      	str	r3, [r4, #4]
 800abdc:	33f9      	adds	r3, #249	; 0xf9
 800abde:	33ff      	adds	r3, #255	; 0xff
 800abe0:	4313      	orrs	r3, r2
 800abe2:	6023      	str	r3, [r4, #0]
 800abe4:	6823      	ldr	r3, [r4, #0]
 800abe6:	4a5e      	ldr	r2, [pc, #376]	; (800ad60 <_scanf_i+0x1fc>)
 800abe8:	4013      	ands	r3, r2
 800abea:	6023      	str	r3, [r4, #0]
 800abec:	68a3      	ldr	r3, [r4, #8]
 800abee:	1e5a      	subs	r2, r3, #1
 800abf0:	60a2      	str	r2, [r4, #8]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d015      	beq.n	800ac22 <_scanf_i+0xbe>
 800abf6:	6833      	ldr	r3, [r6, #0]
 800abf8:	1c5a      	adds	r2, r3, #1
 800abfa:	6032      	str	r2, [r6, #0]
 800abfc:	781b      	ldrb	r3, [r3, #0]
 800abfe:	9a02      	ldr	r2, [sp, #8]
 800ac00:	7013      	strb	r3, [r2, #0]
 800ac02:	6873      	ldr	r3, [r6, #4]
 800ac04:	1c55      	adds	r5, r2, #1
 800ac06:	3b01      	subs	r3, #1
 800ac08:	6073      	str	r3, [r6, #4]
 800ac0a:	9502      	str	r5, [sp, #8]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	dc08      	bgt.n	800ac22 <_scanf_i+0xbe>
 800ac10:	23c0      	movs	r3, #192	; 0xc0
 800ac12:	005b      	lsls	r3, r3, #1
 800ac14:	0031      	movs	r1, r6
 800ac16:	58e3      	ldr	r3, [r4, r3]
 800ac18:	9804      	ldr	r0, [sp, #16]
 800ac1a:	4798      	blx	r3
 800ac1c:	2800      	cmp	r0, #0
 800ac1e:	d000      	beq.n	800ac22 <_scanf_i+0xbe>
 800ac20:	e080      	b.n	800ad24 <_scanf_i+0x1c0>
 800ac22:	3701      	adds	r7, #1
 800ac24:	2f03      	cmp	r7, #3
 800ac26:	d1c7      	bne.n	800abb8 <_scanf_i+0x54>
 800ac28:	6863      	ldr	r3, [r4, #4]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d101      	bne.n	800ac32 <_scanf_i+0xce>
 800ac2e:	330a      	adds	r3, #10
 800ac30:	6063      	str	r3, [r4, #4]
 800ac32:	2110      	movs	r1, #16
 800ac34:	2700      	movs	r7, #0
 800ac36:	6863      	ldr	r3, [r4, #4]
 800ac38:	6960      	ldr	r0, [r4, #20]
 800ac3a:	1ac9      	subs	r1, r1, r3
 800ac3c:	4b49      	ldr	r3, [pc, #292]	; (800ad64 <_scanf_i+0x200>)
 800ac3e:	18c9      	adds	r1, r1, r3
 800ac40:	f000 f949 	bl	800aed6 <__sccl>
 800ac44:	9d02      	ldr	r5, [sp, #8]
 800ac46:	68a3      	ldr	r3, [r4, #8]
 800ac48:	6820      	ldr	r0, [r4, #0]
 800ac4a:	9302      	str	r3, [sp, #8]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d040      	beq.n	800acd2 <_scanf_i+0x16e>
 800ac50:	6831      	ldr	r1, [r6, #0]
 800ac52:	6963      	ldr	r3, [r4, #20]
 800ac54:	780a      	ldrb	r2, [r1, #0]
 800ac56:	5c9b      	ldrb	r3, [r3, r2]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d03a      	beq.n	800acd2 <_scanf_i+0x16e>
 800ac5c:	2a30      	cmp	r2, #48	; 0x30
 800ac5e:	d129      	bne.n	800acb4 <_scanf_i+0x150>
 800ac60:	2380      	movs	r3, #128	; 0x80
 800ac62:	011b      	lsls	r3, r3, #4
 800ac64:	4218      	tst	r0, r3
 800ac66:	d025      	beq.n	800acb4 <_scanf_i+0x150>
 800ac68:	9b03      	ldr	r3, [sp, #12]
 800ac6a:	3701      	adds	r7, #1
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d005      	beq.n	800ac7c <_scanf_i+0x118>
 800ac70:	001a      	movs	r2, r3
 800ac72:	9b02      	ldr	r3, [sp, #8]
 800ac74:	3a01      	subs	r2, #1
 800ac76:	3301      	adds	r3, #1
 800ac78:	9203      	str	r2, [sp, #12]
 800ac7a:	60a3      	str	r3, [r4, #8]
 800ac7c:	6873      	ldr	r3, [r6, #4]
 800ac7e:	3b01      	subs	r3, #1
 800ac80:	6073      	str	r3, [r6, #4]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	dd1d      	ble.n	800acc2 <_scanf_i+0x15e>
 800ac86:	6833      	ldr	r3, [r6, #0]
 800ac88:	3301      	adds	r3, #1
 800ac8a:	6033      	str	r3, [r6, #0]
 800ac8c:	68a3      	ldr	r3, [r4, #8]
 800ac8e:	3b01      	subs	r3, #1
 800ac90:	60a3      	str	r3, [r4, #8]
 800ac92:	e7d8      	b.n	800ac46 <_scanf_i+0xe2>
 800ac94:	2f02      	cmp	r7, #2
 800ac96:	d1a9      	bne.n	800abec <_scanf_i+0x88>
 800ac98:	21c0      	movs	r1, #192	; 0xc0
 800ac9a:	2380      	movs	r3, #128	; 0x80
 800ac9c:	6822      	ldr	r2, [r4, #0]
 800ac9e:	00c9      	lsls	r1, r1, #3
 800aca0:	4011      	ands	r1, r2
 800aca2:	009b      	lsls	r3, r3, #2
 800aca4:	4299      	cmp	r1, r3
 800aca6:	d1bf      	bne.n	800ac28 <_scanf_i+0xc4>
 800aca8:	3bf1      	subs	r3, #241	; 0xf1
 800acaa:	3bff      	subs	r3, #255	; 0xff
 800acac:	6063      	str	r3, [r4, #4]
 800acae:	33f0      	adds	r3, #240	; 0xf0
 800acb0:	4313      	orrs	r3, r2
 800acb2:	e79a      	b.n	800abea <_scanf_i+0x86>
 800acb4:	4b2c      	ldr	r3, [pc, #176]	; (800ad68 <_scanf_i+0x204>)
 800acb6:	4003      	ands	r3, r0
 800acb8:	6023      	str	r3, [r4, #0]
 800acba:	780b      	ldrb	r3, [r1, #0]
 800acbc:	702b      	strb	r3, [r5, #0]
 800acbe:	3501      	adds	r5, #1
 800acc0:	e7dc      	b.n	800ac7c <_scanf_i+0x118>
 800acc2:	23c0      	movs	r3, #192	; 0xc0
 800acc4:	005b      	lsls	r3, r3, #1
 800acc6:	0031      	movs	r1, r6
 800acc8:	58e3      	ldr	r3, [r4, r3]
 800acca:	9804      	ldr	r0, [sp, #16]
 800accc:	4798      	blx	r3
 800acce:	2800      	cmp	r0, #0
 800acd0:	d0dc      	beq.n	800ac8c <_scanf_i+0x128>
 800acd2:	6823      	ldr	r3, [r4, #0]
 800acd4:	05db      	lsls	r3, r3, #23
 800acd6:	d50e      	bpl.n	800acf6 <_scanf_i+0x192>
 800acd8:	9b00      	ldr	r3, [sp, #0]
 800acda:	429d      	cmp	r5, r3
 800acdc:	d907      	bls.n	800acee <_scanf_i+0x18a>
 800acde:	23be      	movs	r3, #190	; 0xbe
 800ace0:	3d01      	subs	r5, #1
 800ace2:	005b      	lsls	r3, r3, #1
 800ace4:	0032      	movs	r2, r6
 800ace6:	7829      	ldrb	r1, [r5, #0]
 800ace8:	58e3      	ldr	r3, [r4, r3]
 800acea:	9804      	ldr	r0, [sp, #16]
 800acec:	4798      	blx	r3
 800acee:	9b00      	ldr	r3, [sp, #0]
 800acf0:	2001      	movs	r0, #1
 800acf2:	429d      	cmp	r5, r3
 800acf4:	d029      	beq.n	800ad4a <_scanf_i+0x1e6>
 800acf6:	6821      	ldr	r1, [r4, #0]
 800acf8:	2310      	movs	r3, #16
 800acfa:	000a      	movs	r2, r1
 800acfc:	401a      	ands	r2, r3
 800acfe:	4219      	tst	r1, r3
 800ad00:	d11c      	bne.n	800ad3c <_scanf_i+0x1d8>
 800ad02:	702a      	strb	r2, [r5, #0]
 800ad04:	6863      	ldr	r3, [r4, #4]
 800ad06:	9900      	ldr	r1, [sp, #0]
 800ad08:	9804      	ldr	r0, [sp, #16]
 800ad0a:	9e05      	ldr	r6, [sp, #20]
 800ad0c:	47b0      	blx	r6
 800ad0e:	9b01      	ldr	r3, [sp, #4]
 800ad10:	6822      	ldr	r2, [r4, #0]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	0691      	lsls	r1, r2, #26
 800ad16:	d507      	bpl.n	800ad28 <_scanf_i+0x1c4>
 800ad18:	9901      	ldr	r1, [sp, #4]
 800ad1a:	1d1a      	adds	r2, r3, #4
 800ad1c:	600a      	str	r2, [r1, #0]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	6018      	str	r0, [r3, #0]
 800ad22:	e008      	b.n	800ad36 <_scanf_i+0x1d2>
 800ad24:	2700      	movs	r7, #0
 800ad26:	e7d4      	b.n	800acd2 <_scanf_i+0x16e>
 800ad28:	1d19      	adds	r1, r3, #4
 800ad2a:	07d6      	lsls	r6, r2, #31
 800ad2c:	d50f      	bpl.n	800ad4e <_scanf_i+0x1ea>
 800ad2e:	9a01      	ldr	r2, [sp, #4]
 800ad30:	6011      	str	r1, [r2, #0]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	8018      	strh	r0, [r3, #0]
 800ad36:	68e3      	ldr	r3, [r4, #12]
 800ad38:	3301      	adds	r3, #1
 800ad3a:	60e3      	str	r3, [r4, #12]
 800ad3c:	2000      	movs	r0, #0
 800ad3e:	9b00      	ldr	r3, [sp, #0]
 800ad40:	1aed      	subs	r5, r5, r3
 800ad42:	6923      	ldr	r3, [r4, #16]
 800ad44:	19ed      	adds	r5, r5, r7
 800ad46:	195b      	adds	r3, r3, r5
 800ad48:	6123      	str	r3, [r4, #16]
 800ad4a:	b00b      	add	sp, #44	; 0x2c
 800ad4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad4e:	9a01      	ldr	r2, [sp, #4]
 800ad50:	6011      	str	r1, [r2, #0]
 800ad52:	e7e4      	b.n	800ad1e <_scanf_i+0x1ba>
 800ad54:	0800b8fc 	.word	0x0800b8fc
 800ad58:	080073ed 	.word	0x080073ed
 800ad5c:	0800b1ed 	.word	0x0800b1ed
 800ad60:	fffffaff 	.word	0xfffffaff
 800ad64:	0800bdbd 	.word	0x0800bdbd
 800ad68:	fffff6ff 	.word	0xfffff6ff

0800ad6c <__sflush_r>:
 800ad6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad6e:	898b      	ldrh	r3, [r1, #12]
 800ad70:	0005      	movs	r5, r0
 800ad72:	000c      	movs	r4, r1
 800ad74:	071a      	lsls	r2, r3, #28
 800ad76:	d45c      	bmi.n	800ae32 <__sflush_r+0xc6>
 800ad78:	684a      	ldr	r2, [r1, #4]
 800ad7a:	2a00      	cmp	r2, #0
 800ad7c:	dc04      	bgt.n	800ad88 <__sflush_r+0x1c>
 800ad7e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800ad80:	2a00      	cmp	r2, #0
 800ad82:	dc01      	bgt.n	800ad88 <__sflush_r+0x1c>
 800ad84:	2000      	movs	r0, #0
 800ad86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ad88:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ad8a:	2f00      	cmp	r7, #0
 800ad8c:	d0fa      	beq.n	800ad84 <__sflush_r+0x18>
 800ad8e:	2200      	movs	r2, #0
 800ad90:	2080      	movs	r0, #128	; 0x80
 800ad92:	682e      	ldr	r6, [r5, #0]
 800ad94:	602a      	str	r2, [r5, #0]
 800ad96:	001a      	movs	r2, r3
 800ad98:	0140      	lsls	r0, r0, #5
 800ad9a:	6a21      	ldr	r1, [r4, #32]
 800ad9c:	4002      	ands	r2, r0
 800ad9e:	4203      	tst	r3, r0
 800ada0:	d034      	beq.n	800ae0c <__sflush_r+0xa0>
 800ada2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ada4:	89a3      	ldrh	r3, [r4, #12]
 800ada6:	075b      	lsls	r3, r3, #29
 800ada8:	d506      	bpl.n	800adb8 <__sflush_r+0x4c>
 800adaa:	6863      	ldr	r3, [r4, #4]
 800adac:	1ac0      	subs	r0, r0, r3
 800adae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d001      	beq.n	800adb8 <__sflush_r+0x4c>
 800adb4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800adb6:	1ac0      	subs	r0, r0, r3
 800adb8:	0002      	movs	r2, r0
 800adba:	2300      	movs	r3, #0
 800adbc:	0028      	movs	r0, r5
 800adbe:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800adc0:	6a21      	ldr	r1, [r4, #32]
 800adc2:	47b8      	blx	r7
 800adc4:	89a2      	ldrh	r2, [r4, #12]
 800adc6:	1c43      	adds	r3, r0, #1
 800adc8:	d106      	bne.n	800add8 <__sflush_r+0x6c>
 800adca:	6829      	ldr	r1, [r5, #0]
 800adcc:	291d      	cmp	r1, #29
 800adce:	d82c      	bhi.n	800ae2a <__sflush_r+0xbe>
 800add0:	4b2a      	ldr	r3, [pc, #168]	; (800ae7c <__sflush_r+0x110>)
 800add2:	410b      	asrs	r3, r1
 800add4:	07db      	lsls	r3, r3, #31
 800add6:	d428      	bmi.n	800ae2a <__sflush_r+0xbe>
 800add8:	2300      	movs	r3, #0
 800adda:	6063      	str	r3, [r4, #4]
 800addc:	6923      	ldr	r3, [r4, #16]
 800adde:	6023      	str	r3, [r4, #0]
 800ade0:	04d2      	lsls	r2, r2, #19
 800ade2:	d505      	bpl.n	800adf0 <__sflush_r+0x84>
 800ade4:	1c43      	adds	r3, r0, #1
 800ade6:	d102      	bne.n	800adee <__sflush_r+0x82>
 800ade8:	682b      	ldr	r3, [r5, #0]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d100      	bne.n	800adf0 <__sflush_r+0x84>
 800adee:	6560      	str	r0, [r4, #84]	; 0x54
 800adf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800adf2:	602e      	str	r6, [r5, #0]
 800adf4:	2900      	cmp	r1, #0
 800adf6:	d0c5      	beq.n	800ad84 <__sflush_r+0x18>
 800adf8:	0023      	movs	r3, r4
 800adfa:	3344      	adds	r3, #68	; 0x44
 800adfc:	4299      	cmp	r1, r3
 800adfe:	d002      	beq.n	800ae06 <__sflush_r+0x9a>
 800ae00:	0028      	movs	r0, r5
 800ae02:	f7fe faa9 	bl	8009358 <_free_r>
 800ae06:	2000      	movs	r0, #0
 800ae08:	6360      	str	r0, [r4, #52]	; 0x34
 800ae0a:	e7bc      	b.n	800ad86 <__sflush_r+0x1a>
 800ae0c:	2301      	movs	r3, #1
 800ae0e:	0028      	movs	r0, r5
 800ae10:	47b8      	blx	r7
 800ae12:	1c43      	adds	r3, r0, #1
 800ae14:	d1c6      	bne.n	800ada4 <__sflush_r+0x38>
 800ae16:	682b      	ldr	r3, [r5, #0]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d0c3      	beq.n	800ada4 <__sflush_r+0x38>
 800ae1c:	2b1d      	cmp	r3, #29
 800ae1e:	d001      	beq.n	800ae24 <__sflush_r+0xb8>
 800ae20:	2b16      	cmp	r3, #22
 800ae22:	d101      	bne.n	800ae28 <__sflush_r+0xbc>
 800ae24:	602e      	str	r6, [r5, #0]
 800ae26:	e7ad      	b.n	800ad84 <__sflush_r+0x18>
 800ae28:	89a2      	ldrh	r2, [r4, #12]
 800ae2a:	2340      	movs	r3, #64	; 0x40
 800ae2c:	4313      	orrs	r3, r2
 800ae2e:	81a3      	strh	r3, [r4, #12]
 800ae30:	e7a9      	b.n	800ad86 <__sflush_r+0x1a>
 800ae32:	690e      	ldr	r6, [r1, #16]
 800ae34:	2e00      	cmp	r6, #0
 800ae36:	d0a5      	beq.n	800ad84 <__sflush_r+0x18>
 800ae38:	680f      	ldr	r7, [r1, #0]
 800ae3a:	600e      	str	r6, [r1, #0]
 800ae3c:	1bba      	subs	r2, r7, r6
 800ae3e:	9201      	str	r2, [sp, #4]
 800ae40:	2200      	movs	r2, #0
 800ae42:	079b      	lsls	r3, r3, #30
 800ae44:	d100      	bne.n	800ae48 <__sflush_r+0xdc>
 800ae46:	694a      	ldr	r2, [r1, #20]
 800ae48:	60a2      	str	r2, [r4, #8]
 800ae4a:	9b01      	ldr	r3, [sp, #4]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	dd99      	ble.n	800ad84 <__sflush_r+0x18>
 800ae50:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ae52:	0032      	movs	r2, r6
 800ae54:	001f      	movs	r7, r3
 800ae56:	0028      	movs	r0, r5
 800ae58:	9b01      	ldr	r3, [sp, #4]
 800ae5a:	6a21      	ldr	r1, [r4, #32]
 800ae5c:	47b8      	blx	r7
 800ae5e:	2800      	cmp	r0, #0
 800ae60:	dc06      	bgt.n	800ae70 <__sflush_r+0x104>
 800ae62:	2340      	movs	r3, #64	; 0x40
 800ae64:	2001      	movs	r0, #1
 800ae66:	89a2      	ldrh	r2, [r4, #12]
 800ae68:	4240      	negs	r0, r0
 800ae6a:	4313      	orrs	r3, r2
 800ae6c:	81a3      	strh	r3, [r4, #12]
 800ae6e:	e78a      	b.n	800ad86 <__sflush_r+0x1a>
 800ae70:	9b01      	ldr	r3, [sp, #4]
 800ae72:	1836      	adds	r6, r6, r0
 800ae74:	1a1b      	subs	r3, r3, r0
 800ae76:	9301      	str	r3, [sp, #4]
 800ae78:	e7e7      	b.n	800ae4a <__sflush_r+0xde>
 800ae7a:	46c0      	nop			; (mov r8, r8)
 800ae7c:	dfbffffe 	.word	0xdfbffffe

0800ae80 <_fflush_r>:
 800ae80:	690b      	ldr	r3, [r1, #16]
 800ae82:	b570      	push	{r4, r5, r6, lr}
 800ae84:	0005      	movs	r5, r0
 800ae86:	000c      	movs	r4, r1
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d102      	bne.n	800ae92 <_fflush_r+0x12>
 800ae8c:	2500      	movs	r5, #0
 800ae8e:	0028      	movs	r0, r5
 800ae90:	bd70      	pop	{r4, r5, r6, pc}
 800ae92:	2800      	cmp	r0, #0
 800ae94:	d004      	beq.n	800aea0 <_fflush_r+0x20>
 800ae96:	6a03      	ldr	r3, [r0, #32]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d101      	bne.n	800aea0 <_fflush_r+0x20>
 800ae9c:	f7fd f9cc 	bl	8008238 <__sinit>
 800aea0:	220c      	movs	r2, #12
 800aea2:	5ea3      	ldrsh	r3, [r4, r2]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d0f1      	beq.n	800ae8c <_fflush_r+0xc>
 800aea8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aeaa:	07d2      	lsls	r2, r2, #31
 800aeac:	d404      	bmi.n	800aeb8 <_fflush_r+0x38>
 800aeae:	059b      	lsls	r3, r3, #22
 800aeb0:	d402      	bmi.n	800aeb8 <_fflush_r+0x38>
 800aeb2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aeb4:	f7fd fb91 	bl	80085da <__retarget_lock_acquire_recursive>
 800aeb8:	0028      	movs	r0, r5
 800aeba:	0021      	movs	r1, r4
 800aebc:	f7ff ff56 	bl	800ad6c <__sflush_r>
 800aec0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aec2:	0005      	movs	r5, r0
 800aec4:	07db      	lsls	r3, r3, #31
 800aec6:	d4e2      	bmi.n	800ae8e <_fflush_r+0xe>
 800aec8:	89a3      	ldrh	r3, [r4, #12]
 800aeca:	059b      	lsls	r3, r3, #22
 800aecc:	d4df      	bmi.n	800ae8e <_fflush_r+0xe>
 800aece:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aed0:	f7fd fb84 	bl	80085dc <__retarget_lock_release_recursive>
 800aed4:	e7db      	b.n	800ae8e <_fflush_r+0xe>

0800aed6 <__sccl>:
 800aed6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aed8:	780b      	ldrb	r3, [r1, #0]
 800aeda:	0004      	movs	r4, r0
 800aedc:	2b5e      	cmp	r3, #94	; 0x5e
 800aede:	d019      	beq.n	800af14 <__sccl+0x3e>
 800aee0:	2200      	movs	r2, #0
 800aee2:	1c4d      	adds	r5, r1, #1
 800aee4:	0021      	movs	r1, r4
 800aee6:	1c60      	adds	r0, r4, #1
 800aee8:	30ff      	adds	r0, #255	; 0xff
 800aeea:	700a      	strb	r2, [r1, #0]
 800aeec:	3101      	adds	r1, #1
 800aeee:	4281      	cmp	r1, r0
 800aef0:	d1fb      	bne.n	800aeea <__sccl+0x14>
 800aef2:	1e68      	subs	r0, r5, #1
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d00c      	beq.n	800af12 <__sccl+0x3c>
 800aef8:	2101      	movs	r1, #1
 800aefa:	262d      	movs	r6, #45	; 0x2d
 800aefc:	404a      	eors	r2, r1
 800aefe:	0028      	movs	r0, r5
 800af00:	54e2      	strb	r2, [r4, r3]
 800af02:	7801      	ldrb	r1, [r0, #0]
 800af04:	1c45      	adds	r5, r0, #1
 800af06:	292d      	cmp	r1, #45	; 0x2d
 800af08:	d00c      	beq.n	800af24 <__sccl+0x4e>
 800af0a:	295d      	cmp	r1, #93	; 0x5d
 800af0c:	d01d      	beq.n	800af4a <__sccl+0x74>
 800af0e:	2900      	cmp	r1, #0
 800af10:	d104      	bne.n	800af1c <__sccl+0x46>
 800af12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af14:	2201      	movs	r2, #1
 800af16:	784b      	ldrb	r3, [r1, #1]
 800af18:	1c8d      	adds	r5, r1, #2
 800af1a:	e7e3      	b.n	800aee4 <__sccl+0xe>
 800af1c:	000b      	movs	r3, r1
 800af1e:	e7ee      	b.n	800aefe <__sccl+0x28>
 800af20:	0033      	movs	r3, r6
 800af22:	e7ec      	b.n	800aefe <__sccl+0x28>
 800af24:	7841      	ldrb	r1, [r0, #1]
 800af26:	295d      	cmp	r1, #93	; 0x5d
 800af28:	d0fa      	beq.n	800af20 <__sccl+0x4a>
 800af2a:	428b      	cmp	r3, r1
 800af2c:	dcf8      	bgt.n	800af20 <__sccl+0x4a>
 800af2e:	001d      	movs	r5, r3
 800af30:	3002      	adds	r0, #2
 800af32:	3501      	adds	r5, #1
 800af34:	5562      	strb	r2, [r4, r5]
 800af36:	42a9      	cmp	r1, r5
 800af38:	dcfb      	bgt.n	800af32 <__sccl+0x5c>
 800af3a:	2500      	movs	r5, #0
 800af3c:	1c5f      	adds	r7, r3, #1
 800af3e:	428b      	cmp	r3, r1
 800af40:	da01      	bge.n	800af46 <__sccl+0x70>
 800af42:	1acd      	subs	r5, r1, r3
 800af44:	3d01      	subs	r5, #1
 800af46:	197b      	adds	r3, r7, r5
 800af48:	e7db      	b.n	800af02 <__sccl+0x2c>
 800af4a:	0028      	movs	r0, r5
 800af4c:	e7e1      	b.n	800af12 <__sccl+0x3c>
	...

0800af50 <__submore>:
 800af50:	000b      	movs	r3, r1
 800af52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af54:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 800af56:	3344      	adds	r3, #68	; 0x44
 800af58:	000c      	movs	r4, r1
 800af5a:	429d      	cmp	r5, r3
 800af5c:	d11c      	bne.n	800af98 <__submore+0x48>
 800af5e:	2680      	movs	r6, #128	; 0x80
 800af60:	00f6      	lsls	r6, r6, #3
 800af62:	0031      	movs	r1, r6
 800af64:	f7fb faf2 	bl	800654c <_malloc_r>
 800af68:	2800      	cmp	r0, #0
 800af6a:	d102      	bne.n	800af72 <__submore+0x22>
 800af6c:	2001      	movs	r0, #1
 800af6e:	4240      	negs	r0, r0
 800af70:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800af72:	0023      	movs	r3, r4
 800af74:	6360      	str	r0, [r4, #52]	; 0x34
 800af76:	63a6      	str	r6, [r4, #56]	; 0x38
 800af78:	3346      	adds	r3, #70	; 0x46
 800af7a:	781a      	ldrb	r2, [r3, #0]
 800af7c:	4b10      	ldr	r3, [pc, #64]	; (800afc0 <__submore+0x70>)
 800af7e:	54c2      	strb	r2, [r0, r3]
 800af80:	0023      	movs	r3, r4
 800af82:	3345      	adds	r3, #69	; 0x45
 800af84:	781a      	ldrb	r2, [r3, #0]
 800af86:	4b0f      	ldr	r3, [pc, #60]	; (800afc4 <__submore+0x74>)
 800af88:	54c2      	strb	r2, [r0, r3]
 800af8a:	782a      	ldrb	r2, [r5, #0]
 800af8c:	4b0e      	ldr	r3, [pc, #56]	; (800afc8 <__submore+0x78>)
 800af8e:	54c2      	strb	r2, [r0, r3]
 800af90:	18c0      	adds	r0, r0, r3
 800af92:	6020      	str	r0, [r4, #0]
 800af94:	2000      	movs	r0, #0
 800af96:	e7eb      	b.n	800af70 <__submore+0x20>
 800af98:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 800af9a:	0029      	movs	r1, r5
 800af9c:	0073      	lsls	r3, r6, #1
 800af9e:	001a      	movs	r2, r3
 800afa0:	9301      	str	r3, [sp, #4]
 800afa2:	f000 f872 	bl	800b08a <_realloc_r>
 800afa6:	1e05      	subs	r5, r0, #0
 800afa8:	d0e0      	beq.n	800af6c <__submore+0x1c>
 800afaa:	1987      	adds	r7, r0, r6
 800afac:	0001      	movs	r1, r0
 800afae:	0032      	movs	r2, r6
 800afb0:	0038      	movs	r0, r7
 800afb2:	f7fd fb1f 	bl	80085f4 <memcpy>
 800afb6:	9b01      	ldr	r3, [sp, #4]
 800afb8:	6027      	str	r7, [r4, #0]
 800afba:	6365      	str	r5, [r4, #52]	; 0x34
 800afbc:	63a3      	str	r3, [r4, #56]	; 0x38
 800afbe:	e7e9      	b.n	800af94 <__submore+0x44>
 800afc0:	000003ff 	.word	0x000003ff
 800afc4:	000003fe 	.word	0x000003fe
 800afc8:	000003fd 	.word	0x000003fd

0800afcc <memmove>:
 800afcc:	b510      	push	{r4, lr}
 800afce:	4288      	cmp	r0, r1
 800afd0:	d902      	bls.n	800afd8 <memmove+0xc>
 800afd2:	188b      	adds	r3, r1, r2
 800afd4:	4298      	cmp	r0, r3
 800afd6:	d303      	bcc.n	800afe0 <memmove+0x14>
 800afd8:	2300      	movs	r3, #0
 800afda:	e007      	b.n	800afec <memmove+0x20>
 800afdc:	5c8b      	ldrb	r3, [r1, r2]
 800afde:	5483      	strb	r3, [r0, r2]
 800afe0:	3a01      	subs	r2, #1
 800afe2:	d2fb      	bcs.n	800afdc <memmove+0x10>
 800afe4:	bd10      	pop	{r4, pc}
 800afe6:	5ccc      	ldrb	r4, [r1, r3]
 800afe8:	54c4      	strb	r4, [r0, r3]
 800afea:	3301      	adds	r3, #1
 800afec:	429a      	cmp	r2, r3
 800afee:	d1fa      	bne.n	800afe6 <memmove+0x1a>
 800aff0:	e7f8      	b.n	800afe4 <memmove+0x18>
	...

0800aff4 <__assert_func>:
 800aff4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800aff6:	0014      	movs	r4, r2
 800aff8:	001a      	movs	r2, r3
 800affa:	4b09      	ldr	r3, [pc, #36]	; (800b020 <__assert_func+0x2c>)
 800affc:	0005      	movs	r5, r0
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	000e      	movs	r6, r1
 800b002:	68d8      	ldr	r0, [r3, #12]
 800b004:	4b07      	ldr	r3, [pc, #28]	; (800b024 <__assert_func+0x30>)
 800b006:	2c00      	cmp	r4, #0
 800b008:	d101      	bne.n	800b00e <__assert_func+0x1a>
 800b00a:	4b07      	ldr	r3, [pc, #28]	; (800b028 <__assert_func+0x34>)
 800b00c:	001c      	movs	r4, r3
 800b00e:	4907      	ldr	r1, [pc, #28]	; (800b02c <__assert_func+0x38>)
 800b010:	9301      	str	r3, [sp, #4]
 800b012:	9402      	str	r4, [sp, #8]
 800b014:	002b      	movs	r3, r5
 800b016:	9600      	str	r6, [sp, #0]
 800b018:	f000 f8ec 	bl	800b1f4 <fiprintf>
 800b01c:	f000 f8fa 	bl	800b214 <abort>
 800b020:	200001e0 	.word	0x200001e0
 800b024:	0800bdd8 	.word	0x0800bdd8
 800b028:	0800be13 	.word	0x0800be13
 800b02c:	0800bde5 	.word	0x0800bde5

0800b030 <_calloc_r>:
 800b030:	b570      	push	{r4, r5, r6, lr}
 800b032:	0c0b      	lsrs	r3, r1, #16
 800b034:	0c15      	lsrs	r5, r2, #16
 800b036:	2b00      	cmp	r3, #0
 800b038:	d11e      	bne.n	800b078 <_calloc_r+0x48>
 800b03a:	2d00      	cmp	r5, #0
 800b03c:	d10c      	bne.n	800b058 <_calloc_r+0x28>
 800b03e:	b289      	uxth	r1, r1
 800b040:	b294      	uxth	r4, r2
 800b042:	434c      	muls	r4, r1
 800b044:	0021      	movs	r1, r4
 800b046:	f7fb fa81 	bl	800654c <_malloc_r>
 800b04a:	1e05      	subs	r5, r0, #0
 800b04c:	d01b      	beq.n	800b086 <_calloc_r+0x56>
 800b04e:	0022      	movs	r2, r4
 800b050:	2100      	movs	r1, #0
 800b052:	f7fd f9ef 	bl	8008434 <memset>
 800b056:	e016      	b.n	800b086 <_calloc_r+0x56>
 800b058:	1c2b      	adds	r3, r5, #0
 800b05a:	1c0c      	adds	r4, r1, #0
 800b05c:	b289      	uxth	r1, r1
 800b05e:	b292      	uxth	r2, r2
 800b060:	434a      	muls	r2, r1
 800b062:	b2a1      	uxth	r1, r4
 800b064:	b29c      	uxth	r4, r3
 800b066:	434c      	muls	r4, r1
 800b068:	0c13      	lsrs	r3, r2, #16
 800b06a:	18e4      	adds	r4, r4, r3
 800b06c:	0c23      	lsrs	r3, r4, #16
 800b06e:	d107      	bne.n	800b080 <_calloc_r+0x50>
 800b070:	0424      	lsls	r4, r4, #16
 800b072:	b292      	uxth	r2, r2
 800b074:	4314      	orrs	r4, r2
 800b076:	e7e5      	b.n	800b044 <_calloc_r+0x14>
 800b078:	2d00      	cmp	r5, #0
 800b07a:	d101      	bne.n	800b080 <_calloc_r+0x50>
 800b07c:	1c14      	adds	r4, r2, #0
 800b07e:	e7ed      	b.n	800b05c <_calloc_r+0x2c>
 800b080:	230c      	movs	r3, #12
 800b082:	2500      	movs	r5, #0
 800b084:	6003      	str	r3, [r0, #0]
 800b086:	0028      	movs	r0, r5
 800b088:	bd70      	pop	{r4, r5, r6, pc}

0800b08a <_realloc_r>:
 800b08a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b08c:	0007      	movs	r7, r0
 800b08e:	000e      	movs	r6, r1
 800b090:	0014      	movs	r4, r2
 800b092:	2900      	cmp	r1, #0
 800b094:	d105      	bne.n	800b0a2 <_realloc_r+0x18>
 800b096:	0011      	movs	r1, r2
 800b098:	f7fb fa58 	bl	800654c <_malloc_r>
 800b09c:	0005      	movs	r5, r0
 800b09e:	0028      	movs	r0, r5
 800b0a0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b0a2:	2a00      	cmp	r2, #0
 800b0a4:	d103      	bne.n	800b0ae <_realloc_r+0x24>
 800b0a6:	f7fe f957 	bl	8009358 <_free_r>
 800b0aa:	0025      	movs	r5, r4
 800b0ac:	e7f7      	b.n	800b09e <_realloc_r+0x14>
 800b0ae:	f000 f8b8 	bl	800b222 <_malloc_usable_size_r>
 800b0b2:	9001      	str	r0, [sp, #4]
 800b0b4:	4284      	cmp	r4, r0
 800b0b6:	d803      	bhi.n	800b0c0 <_realloc_r+0x36>
 800b0b8:	0035      	movs	r5, r6
 800b0ba:	0843      	lsrs	r3, r0, #1
 800b0bc:	42a3      	cmp	r3, r4
 800b0be:	d3ee      	bcc.n	800b09e <_realloc_r+0x14>
 800b0c0:	0021      	movs	r1, r4
 800b0c2:	0038      	movs	r0, r7
 800b0c4:	f7fb fa42 	bl	800654c <_malloc_r>
 800b0c8:	1e05      	subs	r5, r0, #0
 800b0ca:	d0e8      	beq.n	800b09e <_realloc_r+0x14>
 800b0cc:	9b01      	ldr	r3, [sp, #4]
 800b0ce:	0022      	movs	r2, r4
 800b0d0:	429c      	cmp	r4, r3
 800b0d2:	d900      	bls.n	800b0d6 <_realloc_r+0x4c>
 800b0d4:	001a      	movs	r2, r3
 800b0d6:	0031      	movs	r1, r6
 800b0d8:	0028      	movs	r0, r5
 800b0da:	f7fd fa8b 	bl	80085f4 <memcpy>
 800b0de:	0031      	movs	r1, r6
 800b0e0:	0038      	movs	r0, r7
 800b0e2:	f7fe f939 	bl	8009358 <_free_r>
 800b0e6:	e7da      	b.n	800b09e <_realloc_r+0x14>

0800b0e8 <_strtoul_l.constprop.0>:
 800b0e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0ea:	b087      	sub	sp, #28
 800b0ec:	9202      	str	r2, [sp, #8]
 800b0ee:	4a3e      	ldr	r2, [pc, #248]	; (800b1e8 <_strtoul_l.constprop.0+0x100>)
 800b0f0:	001e      	movs	r6, r3
 800b0f2:	9101      	str	r1, [sp, #4]
 800b0f4:	000b      	movs	r3, r1
 800b0f6:	4694      	mov	ip, r2
 800b0f8:	2108      	movs	r1, #8
 800b0fa:	9005      	str	r0, [sp, #20]
 800b0fc:	001a      	movs	r2, r3
 800b0fe:	4660      	mov	r0, ip
 800b100:	7814      	ldrb	r4, [r2, #0]
 800b102:	3301      	adds	r3, #1
 800b104:	5d00      	ldrb	r0, [r0, r4]
 800b106:	001d      	movs	r5, r3
 800b108:	0007      	movs	r7, r0
 800b10a:	400f      	ands	r7, r1
 800b10c:	4208      	tst	r0, r1
 800b10e:	d1f5      	bne.n	800b0fc <_strtoul_l.constprop.0+0x14>
 800b110:	2c2d      	cmp	r4, #45	; 0x2d
 800b112:	d13d      	bne.n	800b190 <_strtoul_l.constprop.0+0xa8>
 800b114:	2701      	movs	r7, #1
 800b116:	781c      	ldrb	r4, [r3, #0]
 800b118:	1c95      	adds	r5, r2, #2
 800b11a:	2e00      	cmp	r6, #0
 800b11c:	d05f      	beq.n	800b1de <_strtoul_l.constprop.0+0xf6>
 800b11e:	2e10      	cmp	r6, #16
 800b120:	d109      	bne.n	800b136 <_strtoul_l.constprop.0+0x4e>
 800b122:	2c30      	cmp	r4, #48	; 0x30
 800b124:	d107      	bne.n	800b136 <_strtoul_l.constprop.0+0x4e>
 800b126:	2220      	movs	r2, #32
 800b128:	782b      	ldrb	r3, [r5, #0]
 800b12a:	4393      	bics	r3, r2
 800b12c:	2b58      	cmp	r3, #88	; 0x58
 800b12e:	d151      	bne.n	800b1d4 <_strtoul_l.constprop.0+0xec>
 800b130:	2610      	movs	r6, #16
 800b132:	786c      	ldrb	r4, [r5, #1]
 800b134:	3502      	adds	r5, #2
 800b136:	2001      	movs	r0, #1
 800b138:	0031      	movs	r1, r6
 800b13a:	4240      	negs	r0, r0
 800b13c:	f7f4 fffe 	bl	800013c <__udivsi3>
 800b140:	9003      	str	r0, [sp, #12]
 800b142:	2001      	movs	r0, #1
 800b144:	0031      	movs	r1, r6
 800b146:	4240      	negs	r0, r0
 800b148:	f7f5 f87e 	bl	8000248 <__aeabi_uidivmod>
 800b14c:	2300      	movs	r3, #0
 800b14e:	2201      	movs	r2, #1
 800b150:	9104      	str	r1, [sp, #16]
 800b152:	2101      	movs	r1, #1
 800b154:	0018      	movs	r0, r3
 800b156:	4694      	mov	ip, r2
 800b158:	4249      	negs	r1, r1
 800b15a:	0022      	movs	r2, r4
 800b15c:	3a30      	subs	r2, #48	; 0x30
 800b15e:	2a09      	cmp	r2, #9
 800b160:	d903      	bls.n	800b16a <_strtoul_l.constprop.0+0x82>
 800b162:	3a11      	subs	r2, #17
 800b164:	2a19      	cmp	r2, #25
 800b166:	d818      	bhi.n	800b19a <_strtoul_l.constprop.0+0xb2>
 800b168:	320a      	adds	r2, #10
 800b16a:	4296      	cmp	r6, r2
 800b16c:	dd19      	ble.n	800b1a2 <_strtoul_l.constprop.0+0xba>
 800b16e:	1c5c      	adds	r4, r3, #1
 800b170:	d00b      	beq.n	800b18a <_strtoul_l.constprop.0+0xa2>
 800b172:	9c03      	ldr	r4, [sp, #12]
 800b174:	000b      	movs	r3, r1
 800b176:	4284      	cmp	r4, r0
 800b178:	d307      	bcc.n	800b18a <_strtoul_l.constprop.0+0xa2>
 800b17a:	d103      	bne.n	800b184 <_strtoul_l.constprop.0+0x9c>
 800b17c:	9c04      	ldr	r4, [sp, #16]
 800b17e:	000b      	movs	r3, r1
 800b180:	4294      	cmp	r4, r2
 800b182:	db02      	blt.n	800b18a <_strtoul_l.constprop.0+0xa2>
 800b184:	4663      	mov	r3, ip
 800b186:	4370      	muls	r0, r6
 800b188:	1810      	adds	r0, r2, r0
 800b18a:	782c      	ldrb	r4, [r5, #0]
 800b18c:	3501      	adds	r5, #1
 800b18e:	e7e4      	b.n	800b15a <_strtoul_l.constprop.0+0x72>
 800b190:	2c2b      	cmp	r4, #43	; 0x2b
 800b192:	d1c2      	bne.n	800b11a <_strtoul_l.constprop.0+0x32>
 800b194:	781c      	ldrb	r4, [r3, #0]
 800b196:	1c95      	adds	r5, r2, #2
 800b198:	e7bf      	b.n	800b11a <_strtoul_l.constprop.0+0x32>
 800b19a:	0022      	movs	r2, r4
 800b19c:	3a61      	subs	r2, #97	; 0x61
 800b19e:	2a19      	cmp	r2, #25
 800b1a0:	d9e2      	bls.n	800b168 <_strtoul_l.constprop.0+0x80>
 800b1a2:	1c5a      	adds	r2, r3, #1
 800b1a4:	d108      	bne.n	800b1b8 <_strtoul_l.constprop.0+0xd0>
 800b1a6:	2222      	movs	r2, #34	; 0x22
 800b1a8:	9905      	ldr	r1, [sp, #20]
 800b1aa:	0018      	movs	r0, r3
 800b1ac:	600a      	str	r2, [r1, #0]
 800b1ae:	9a02      	ldr	r2, [sp, #8]
 800b1b0:	2a00      	cmp	r2, #0
 800b1b2:	d109      	bne.n	800b1c8 <_strtoul_l.constprop.0+0xe0>
 800b1b4:	b007      	add	sp, #28
 800b1b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1b8:	2f00      	cmp	r7, #0
 800b1ba:	d000      	beq.n	800b1be <_strtoul_l.constprop.0+0xd6>
 800b1bc:	4240      	negs	r0, r0
 800b1be:	9a02      	ldr	r2, [sp, #8]
 800b1c0:	2a00      	cmp	r2, #0
 800b1c2:	d0f7      	beq.n	800b1b4 <_strtoul_l.constprop.0+0xcc>
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d001      	beq.n	800b1cc <_strtoul_l.constprop.0+0xe4>
 800b1c8:	1e6b      	subs	r3, r5, #1
 800b1ca:	9301      	str	r3, [sp, #4]
 800b1cc:	9b02      	ldr	r3, [sp, #8]
 800b1ce:	9a01      	ldr	r2, [sp, #4]
 800b1d0:	601a      	str	r2, [r3, #0]
 800b1d2:	e7ef      	b.n	800b1b4 <_strtoul_l.constprop.0+0xcc>
 800b1d4:	2430      	movs	r4, #48	; 0x30
 800b1d6:	2e00      	cmp	r6, #0
 800b1d8:	d1ad      	bne.n	800b136 <_strtoul_l.constprop.0+0x4e>
 800b1da:	3608      	adds	r6, #8
 800b1dc:	e7ab      	b.n	800b136 <_strtoul_l.constprop.0+0x4e>
 800b1de:	2c30      	cmp	r4, #48	; 0x30
 800b1e0:	d0a1      	beq.n	800b126 <_strtoul_l.constprop.0+0x3e>
 800b1e2:	260a      	movs	r6, #10
 800b1e4:	e7a7      	b.n	800b136 <_strtoul_l.constprop.0+0x4e>
 800b1e6:	46c0      	nop			; (mov r8, r8)
 800b1e8:	0800ba29 	.word	0x0800ba29

0800b1ec <_strtoul_r>:
 800b1ec:	b510      	push	{r4, lr}
 800b1ee:	f7ff ff7b 	bl	800b0e8 <_strtoul_l.constprop.0>
 800b1f2:	bd10      	pop	{r4, pc}

0800b1f4 <fiprintf>:
 800b1f4:	b40e      	push	{r1, r2, r3}
 800b1f6:	b517      	push	{r0, r1, r2, r4, lr}
 800b1f8:	4c05      	ldr	r4, [pc, #20]	; (800b210 <fiprintf+0x1c>)
 800b1fa:	ab05      	add	r3, sp, #20
 800b1fc:	cb04      	ldmia	r3!, {r2}
 800b1fe:	0001      	movs	r1, r0
 800b200:	6820      	ldr	r0, [r4, #0]
 800b202:	9301      	str	r3, [sp, #4]
 800b204:	f000 f83c 	bl	800b280 <_vfiprintf_r>
 800b208:	bc1e      	pop	{r1, r2, r3, r4}
 800b20a:	bc08      	pop	{r3}
 800b20c:	b003      	add	sp, #12
 800b20e:	4718      	bx	r3
 800b210:	200001e0 	.word	0x200001e0

0800b214 <abort>:
 800b214:	2006      	movs	r0, #6
 800b216:	b510      	push	{r4, lr}
 800b218:	f000 fa1e 	bl	800b658 <raise>
 800b21c:	2001      	movs	r0, #1
 800b21e:	f7f7 ff37 	bl	8003090 <_exit>

0800b222 <_malloc_usable_size_r>:
 800b222:	1f0b      	subs	r3, r1, #4
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	1f18      	subs	r0, r3, #4
 800b228:	2b00      	cmp	r3, #0
 800b22a:	da01      	bge.n	800b230 <_malloc_usable_size_r+0xe>
 800b22c:	580b      	ldr	r3, [r1, r0]
 800b22e:	18c0      	adds	r0, r0, r3
 800b230:	4770      	bx	lr

0800b232 <__sfputc_r>:
 800b232:	6893      	ldr	r3, [r2, #8]
 800b234:	b510      	push	{r4, lr}
 800b236:	3b01      	subs	r3, #1
 800b238:	6093      	str	r3, [r2, #8]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	da04      	bge.n	800b248 <__sfputc_r+0x16>
 800b23e:	6994      	ldr	r4, [r2, #24]
 800b240:	42a3      	cmp	r3, r4
 800b242:	db07      	blt.n	800b254 <__sfputc_r+0x22>
 800b244:	290a      	cmp	r1, #10
 800b246:	d005      	beq.n	800b254 <__sfputc_r+0x22>
 800b248:	6813      	ldr	r3, [r2, #0]
 800b24a:	1c58      	adds	r0, r3, #1
 800b24c:	6010      	str	r0, [r2, #0]
 800b24e:	7019      	strb	r1, [r3, #0]
 800b250:	0008      	movs	r0, r1
 800b252:	bd10      	pop	{r4, pc}
 800b254:	f000 f930 	bl	800b4b8 <__swbuf_r>
 800b258:	0001      	movs	r1, r0
 800b25a:	e7f9      	b.n	800b250 <__sfputc_r+0x1e>

0800b25c <__sfputs_r>:
 800b25c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b25e:	0006      	movs	r6, r0
 800b260:	000f      	movs	r7, r1
 800b262:	0014      	movs	r4, r2
 800b264:	18d5      	adds	r5, r2, r3
 800b266:	42ac      	cmp	r4, r5
 800b268:	d101      	bne.n	800b26e <__sfputs_r+0x12>
 800b26a:	2000      	movs	r0, #0
 800b26c:	e007      	b.n	800b27e <__sfputs_r+0x22>
 800b26e:	7821      	ldrb	r1, [r4, #0]
 800b270:	003a      	movs	r2, r7
 800b272:	0030      	movs	r0, r6
 800b274:	f7ff ffdd 	bl	800b232 <__sfputc_r>
 800b278:	3401      	adds	r4, #1
 800b27a:	1c43      	adds	r3, r0, #1
 800b27c:	d1f3      	bne.n	800b266 <__sfputs_r+0xa>
 800b27e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b280 <_vfiprintf_r>:
 800b280:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b282:	b0a1      	sub	sp, #132	; 0x84
 800b284:	000f      	movs	r7, r1
 800b286:	0015      	movs	r5, r2
 800b288:	001e      	movs	r6, r3
 800b28a:	9003      	str	r0, [sp, #12]
 800b28c:	2800      	cmp	r0, #0
 800b28e:	d004      	beq.n	800b29a <_vfiprintf_r+0x1a>
 800b290:	6a03      	ldr	r3, [r0, #32]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d101      	bne.n	800b29a <_vfiprintf_r+0x1a>
 800b296:	f7fc ffcf 	bl	8008238 <__sinit>
 800b29a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b29c:	07db      	lsls	r3, r3, #31
 800b29e:	d405      	bmi.n	800b2ac <_vfiprintf_r+0x2c>
 800b2a0:	89bb      	ldrh	r3, [r7, #12]
 800b2a2:	059b      	lsls	r3, r3, #22
 800b2a4:	d402      	bmi.n	800b2ac <_vfiprintf_r+0x2c>
 800b2a6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b2a8:	f7fd f997 	bl	80085da <__retarget_lock_acquire_recursive>
 800b2ac:	89bb      	ldrh	r3, [r7, #12]
 800b2ae:	071b      	lsls	r3, r3, #28
 800b2b0:	d502      	bpl.n	800b2b8 <_vfiprintf_r+0x38>
 800b2b2:	693b      	ldr	r3, [r7, #16]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d113      	bne.n	800b2e0 <_vfiprintf_r+0x60>
 800b2b8:	0039      	movs	r1, r7
 800b2ba:	9803      	ldr	r0, [sp, #12]
 800b2bc:	f000 f93e 	bl	800b53c <__swsetup_r>
 800b2c0:	2800      	cmp	r0, #0
 800b2c2:	d00d      	beq.n	800b2e0 <_vfiprintf_r+0x60>
 800b2c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b2c6:	07db      	lsls	r3, r3, #31
 800b2c8:	d503      	bpl.n	800b2d2 <_vfiprintf_r+0x52>
 800b2ca:	2001      	movs	r0, #1
 800b2cc:	4240      	negs	r0, r0
 800b2ce:	b021      	add	sp, #132	; 0x84
 800b2d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2d2:	89bb      	ldrh	r3, [r7, #12]
 800b2d4:	059b      	lsls	r3, r3, #22
 800b2d6:	d4f8      	bmi.n	800b2ca <_vfiprintf_r+0x4a>
 800b2d8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b2da:	f7fd f97f 	bl	80085dc <__retarget_lock_release_recursive>
 800b2de:	e7f4      	b.n	800b2ca <_vfiprintf_r+0x4a>
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	ac08      	add	r4, sp, #32
 800b2e4:	6163      	str	r3, [r4, #20]
 800b2e6:	3320      	adds	r3, #32
 800b2e8:	7663      	strb	r3, [r4, #25]
 800b2ea:	3310      	adds	r3, #16
 800b2ec:	76a3      	strb	r3, [r4, #26]
 800b2ee:	9607      	str	r6, [sp, #28]
 800b2f0:	002e      	movs	r6, r5
 800b2f2:	7833      	ldrb	r3, [r6, #0]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d001      	beq.n	800b2fc <_vfiprintf_r+0x7c>
 800b2f8:	2b25      	cmp	r3, #37	; 0x25
 800b2fa:	d148      	bne.n	800b38e <_vfiprintf_r+0x10e>
 800b2fc:	1b73      	subs	r3, r6, r5
 800b2fe:	9305      	str	r3, [sp, #20]
 800b300:	42ae      	cmp	r6, r5
 800b302:	d00b      	beq.n	800b31c <_vfiprintf_r+0x9c>
 800b304:	002a      	movs	r2, r5
 800b306:	0039      	movs	r1, r7
 800b308:	9803      	ldr	r0, [sp, #12]
 800b30a:	f7ff ffa7 	bl	800b25c <__sfputs_r>
 800b30e:	3001      	adds	r0, #1
 800b310:	d100      	bne.n	800b314 <_vfiprintf_r+0x94>
 800b312:	e0af      	b.n	800b474 <_vfiprintf_r+0x1f4>
 800b314:	6963      	ldr	r3, [r4, #20]
 800b316:	9a05      	ldr	r2, [sp, #20]
 800b318:	189b      	adds	r3, r3, r2
 800b31a:	6163      	str	r3, [r4, #20]
 800b31c:	7833      	ldrb	r3, [r6, #0]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d100      	bne.n	800b324 <_vfiprintf_r+0xa4>
 800b322:	e0a7      	b.n	800b474 <_vfiprintf_r+0x1f4>
 800b324:	2201      	movs	r2, #1
 800b326:	2300      	movs	r3, #0
 800b328:	4252      	negs	r2, r2
 800b32a:	6062      	str	r2, [r4, #4]
 800b32c:	a904      	add	r1, sp, #16
 800b32e:	3254      	adds	r2, #84	; 0x54
 800b330:	1852      	adds	r2, r2, r1
 800b332:	1c75      	adds	r5, r6, #1
 800b334:	6023      	str	r3, [r4, #0]
 800b336:	60e3      	str	r3, [r4, #12]
 800b338:	60a3      	str	r3, [r4, #8]
 800b33a:	7013      	strb	r3, [r2, #0]
 800b33c:	65a3      	str	r3, [r4, #88]	; 0x58
 800b33e:	4b59      	ldr	r3, [pc, #356]	; (800b4a4 <_vfiprintf_r+0x224>)
 800b340:	2205      	movs	r2, #5
 800b342:	0018      	movs	r0, r3
 800b344:	7829      	ldrb	r1, [r5, #0]
 800b346:	9305      	str	r3, [sp, #20]
 800b348:	f7fd f949 	bl	80085de <memchr>
 800b34c:	1c6e      	adds	r6, r5, #1
 800b34e:	2800      	cmp	r0, #0
 800b350:	d11f      	bne.n	800b392 <_vfiprintf_r+0x112>
 800b352:	6822      	ldr	r2, [r4, #0]
 800b354:	06d3      	lsls	r3, r2, #27
 800b356:	d504      	bpl.n	800b362 <_vfiprintf_r+0xe2>
 800b358:	2353      	movs	r3, #83	; 0x53
 800b35a:	a904      	add	r1, sp, #16
 800b35c:	185b      	adds	r3, r3, r1
 800b35e:	2120      	movs	r1, #32
 800b360:	7019      	strb	r1, [r3, #0]
 800b362:	0713      	lsls	r3, r2, #28
 800b364:	d504      	bpl.n	800b370 <_vfiprintf_r+0xf0>
 800b366:	2353      	movs	r3, #83	; 0x53
 800b368:	a904      	add	r1, sp, #16
 800b36a:	185b      	adds	r3, r3, r1
 800b36c:	212b      	movs	r1, #43	; 0x2b
 800b36e:	7019      	strb	r1, [r3, #0]
 800b370:	782b      	ldrb	r3, [r5, #0]
 800b372:	2b2a      	cmp	r3, #42	; 0x2a
 800b374:	d016      	beq.n	800b3a4 <_vfiprintf_r+0x124>
 800b376:	002e      	movs	r6, r5
 800b378:	2100      	movs	r1, #0
 800b37a:	200a      	movs	r0, #10
 800b37c:	68e3      	ldr	r3, [r4, #12]
 800b37e:	7832      	ldrb	r2, [r6, #0]
 800b380:	1c75      	adds	r5, r6, #1
 800b382:	3a30      	subs	r2, #48	; 0x30
 800b384:	2a09      	cmp	r2, #9
 800b386:	d94e      	bls.n	800b426 <_vfiprintf_r+0x1a6>
 800b388:	2900      	cmp	r1, #0
 800b38a:	d111      	bne.n	800b3b0 <_vfiprintf_r+0x130>
 800b38c:	e017      	b.n	800b3be <_vfiprintf_r+0x13e>
 800b38e:	3601      	adds	r6, #1
 800b390:	e7af      	b.n	800b2f2 <_vfiprintf_r+0x72>
 800b392:	9b05      	ldr	r3, [sp, #20]
 800b394:	6822      	ldr	r2, [r4, #0]
 800b396:	1ac0      	subs	r0, r0, r3
 800b398:	2301      	movs	r3, #1
 800b39a:	4083      	lsls	r3, r0
 800b39c:	4313      	orrs	r3, r2
 800b39e:	0035      	movs	r5, r6
 800b3a0:	6023      	str	r3, [r4, #0]
 800b3a2:	e7cc      	b.n	800b33e <_vfiprintf_r+0xbe>
 800b3a4:	9b07      	ldr	r3, [sp, #28]
 800b3a6:	1d19      	adds	r1, r3, #4
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	9107      	str	r1, [sp, #28]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	db01      	blt.n	800b3b4 <_vfiprintf_r+0x134>
 800b3b0:	930b      	str	r3, [sp, #44]	; 0x2c
 800b3b2:	e004      	b.n	800b3be <_vfiprintf_r+0x13e>
 800b3b4:	425b      	negs	r3, r3
 800b3b6:	60e3      	str	r3, [r4, #12]
 800b3b8:	2302      	movs	r3, #2
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	6023      	str	r3, [r4, #0]
 800b3be:	7833      	ldrb	r3, [r6, #0]
 800b3c0:	2b2e      	cmp	r3, #46	; 0x2e
 800b3c2:	d10a      	bne.n	800b3da <_vfiprintf_r+0x15a>
 800b3c4:	7873      	ldrb	r3, [r6, #1]
 800b3c6:	2b2a      	cmp	r3, #42	; 0x2a
 800b3c8:	d135      	bne.n	800b436 <_vfiprintf_r+0x1b6>
 800b3ca:	9b07      	ldr	r3, [sp, #28]
 800b3cc:	3602      	adds	r6, #2
 800b3ce:	1d1a      	adds	r2, r3, #4
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	9207      	str	r2, [sp, #28]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	db2b      	blt.n	800b430 <_vfiprintf_r+0x1b0>
 800b3d8:	9309      	str	r3, [sp, #36]	; 0x24
 800b3da:	4d33      	ldr	r5, [pc, #204]	; (800b4a8 <_vfiprintf_r+0x228>)
 800b3dc:	2203      	movs	r2, #3
 800b3de:	0028      	movs	r0, r5
 800b3e0:	7831      	ldrb	r1, [r6, #0]
 800b3e2:	f7fd f8fc 	bl	80085de <memchr>
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	d006      	beq.n	800b3f8 <_vfiprintf_r+0x178>
 800b3ea:	2340      	movs	r3, #64	; 0x40
 800b3ec:	1b40      	subs	r0, r0, r5
 800b3ee:	4083      	lsls	r3, r0
 800b3f0:	6822      	ldr	r2, [r4, #0]
 800b3f2:	3601      	adds	r6, #1
 800b3f4:	4313      	orrs	r3, r2
 800b3f6:	6023      	str	r3, [r4, #0]
 800b3f8:	7831      	ldrb	r1, [r6, #0]
 800b3fa:	2206      	movs	r2, #6
 800b3fc:	482b      	ldr	r0, [pc, #172]	; (800b4ac <_vfiprintf_r+0x22c>)
 800b3fe:	1c75      	adds	r5, r6, #1
 800b400:	7621      	strb	r1, [r4, #24]
 800b402:	f7fd f8ec 	bl	80085de <memchr>
 800b406:	2800      	cmp	r0, #0
 800b408:	d043      	beq.n	800b492 <_vfiprintf_r+0x212>
 800b40a:	4b29      	ldr	r3, [pc, #164]	; (800b4b0 <_vfiprintf_r+0x230>)
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d125      	bne.n	800b45c <_vfiprintf_r+0x1dc>
 800b410:	2207      	movs	r2, #7
 800b412:	9b07      	ldr	r3, [sp, #28]
 800b414:	3307      	adds	r3, #7
 800b416:	4393      	bics	r3, r2
 800b418:	3308      	adds	r3, #8
 800b41a:	9307      	str	r3, [sp, #28]
 800b41c:	6963      	ldr	r3, [r4, #20]
 800b41e:	9a04      	ldr	r2, [sp, #16]
 800b420:	189b      	adds	r3, r3, r2
 800b422:	6163      	str	r3, [r4, #20]
 800b424:	e764      	b.n	800b2f0 <_vfiprintf_r+0x70>
 800b426:	4343      	muls	r3, r0
 800b428:	002e      	movs	r6, r5
 800b42a:	2101      	movs	r1, #1
 800b42c:	189b      	adds	r3, r3, r2
 800b42e:	e7a6      	b.n	800b37e <_vfiprintf_r+0xfe>
 800b430:	2301      	movs	r3, #1
 800b432:	425b      	negs	r3, r3
 800b434:	e7d0      	b.n	800b3d8 <_vfiprintf_r+0x158>
 800b436:	2300      	movs	r3, #0
 800b438:	200a      	movs	r0, #10
 800b43a:	001a      	movs	r2, r3
 800b43c:	3601      	adds	r6, #1
 800b43e:	6063      	str	r3, [r4, #4]
 800b440:	7831      	ldrb	r1, [r6, #0]
 800b442:	1c75      	adds	r5, r6, #1
 800b444:	3930      	subs	r1, #48	; 0x30
 800b446:	2909      	cmp	r1, #9
 800b448:	d903      	bls.n	800b452 <_vfiprintf_r+0x1d2>
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d0c5      	beq.n	800b3da <_vfiprintf_r+0x15a>
 800b44e:	9209      	str	r2, [sp, #36]	; 0x24
 800b450:	e7c3      	b.n	800b3da <_vfiprintf_r+0x15a>
 800b452:	4342      	muls	r2, r0
 800b454:	002e      	movs	r6, r5
 800b456:	2301      	movs	r3, #1
 800b458:	1852      	adds	r2, r2, r1
 800b45a:	e7f1      	b.n	800b440 <_vfiprintf_r+0x1c0>
 800b45c:	aa07      	add	r2, sp, #28
 800b45e:	9200      	str	r2, [sp, #0]
 800b460:	0021      	movs	r1, r4
 800b462:	003a      	movs	r2, r7
 800b464:	4b13      	ldr	r3, [pc, #76]	; (800b4b4 <_vfiprintf_r+0x234>)
 800b466:	9803      	ldr	r0, [sp, #12]
 800b468:	f7fc f878 	bl	800755c <_printf_float>
 800b46c:	9004      	str	r0, [sp, #16]
 800b46e:	9b04      	ldr	r3, [sp, #16]
 800b470:	3301      	adds	r3, #1
 800b472:	d1d3      	bne.n	800b41c <_vfiprintf_r+0x19c>
 800b474:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b476:	07db      	lsls	r3, r3, #31
 800b478:	d405      	bmi.n	800b486 <_vfiprintf_r+0x206>
 800b47a:	89bb      	ldrh	r3, [r7, #12]
 800b47c:	059b      	lsls	r3, r3, #22
 800b47e:	d402      	bmi.n	800b486 <_vfiprintf_r+0x206>
 800b480:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b482:	f7fd f8ab 	bl	80085dc <__retarget_lock_release_recursive>
 800b486:	89bb      	ldrh	r3, [r7, #12]
 800b488:	065b      	lsls	r3, r3, #25
 800b48a:	d500      	bpl.n	800b48e <_vfiprintf_r+0x20e>
 800b48c:	e71d      	b.n	800b2ca <_vfiprintf_r+0x4a>
 800b48e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b490:	e71d      	b.n	800b2ce <_vfiprintf_r+0x4e>
 800b492:	aa07      	add	r2, sp, #28
 800b494:	9200      	str	r2, [sp, #0]
 800b496:	0021      	movs	r1, r4
 800b498:	003a      	movs	r2, r7
 800b49a:	4b06      	ldr	r3, [pc, #24]	; (800b4b4 <_vfiprintf_r+0x234>)
 800b49c:	9803      	ldr	r0, [sp, #12]
 800b49e:	f7fc fb23 	bl	8007ae8 <_printf_i>
 800b4a2:	e7e3      	b.n	800b46c <_vfiprintf_r+0x1ec>
 800b4a4:	0800bdac 	.word	0x0800bdac
 800b4a8:	0800bdb2 	.word	0x0800bdb2
 800b4ac:	0800bdb6 	.word	0x0800bdb6
 800b4b0:	0800755d 	.word	0x0800755d
 800b4b4:	0800b25d 	.word	0x0800b25d

0800b4b8 <__swbuf_r>:
 800b4b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ba:	0006      	movs	r6, r0
 800b4bc:	000d      	movs	r5, r1
 800b4be:	0014      	movs	r4, r2
 800b4c0:	2800      	cmp	r0, #0
 800b4c2:	d004      	beq.n	800b4ce <__swbuf_r+0x16>
 800b4c4:	6a03      	ldr	r3, [r0, #32]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d101      	bne.n	800b4ce <__swbuf_r+0x16>
 800b4ca:	f7fc feb5 	bl	8008238 <__sinit>
 800b4ce:	69a3      	ldr	r3, [r4, #24]
 800b4d0:	60a3      	str	r3, [r4, #8]
 800b4d2:	89a3      	ldrh	r3, [r4, #12]
 800b4d4:	071b      	lsls	r3, r3, #28
 800b4d6:	d528      	bpl.n	800b52a <__swbuf_r+0x72>
 800b4d8:	6923      	ldr	r3, [r4, #16]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d025      	beq.n	800b52a <__swbuf_r+0x72>
 800b4de:	6923      	ldr	r3, [r4, #16]
 800b4e0:	6820      	ldr	r0, [r4, #0]
 800b4e2:	b2ef      	uxtb	r7, r5
 800b4e4:	1ac0      	subs	r0, r0, r3
 800b4e6:	6963      	ldr	r3, [r4, #20]
 800b4e8:	b2ed      	uxtb	r5, r5
 800b4ea:	4283      	cmp	r3, r0
 800b4ec:	dc05      	bgt.n	800b4fa <__swbuf_r+0x42>
 800b4ee:	0021      	movs	r1, r4
 800b4f0:	0030      	movs	r0, r6
 800b4f2:	f7ff fcc5 	bl	800ae80 <_fflush_r>
 800b4f6:	2800      	cmp	r0, #0
 800b4f8:	d11d      	bne.n	800b536 <__swbuf_r+0x7e>
 800b4fa:	68a3      	ldr	r3, [r4, #8]
 800b4fc:	3001      	adds	r0, #1
 800b4fe:	3b01      	subs	r3, #1
 800b500:	60a3      	str	r3, [r4, #8]
 800b502:	6823      	ldr	r3, [r4, #0]
 800b504:	1c5a      	adds	r2, r3, #1
 800b506:	6022      	str	r2, [r4, #0]
 800b508:	701f      	strb	r7, [r3, #0]
 800b50a:	6963      	ldr	r3, [r4, #20]
 800b50c:	4283      	cmp	r3, r0
 800b50e:	d004      	beq.n	800b51a <__swbuf_r+0x62>
 800b510:	89a3      	ldrh	r3, [r4, #12]
 800b512:	07db      	lsls	r3, r3, #31
 800b514:	d507      	bpl.n	800b526 <__swbuf_r+0x6e>
 800b516:	2d0a      	cmp	r5, #10
 800b518:	d105      	bne.n	800b526 <__swbuf_r+0x6e>
 800b51a:	0021      	movs	r1, r4
 800b51c:	0030      	movs	r0, r6
 800b51e:	f7ff fcaf 	bl	800ae80 <_fflush_r>
 800b522:	2800      	cmp	r0, #0
 800b524:	d107      	bne.n	800b536 <__swbuf_r+0x7e>
 800b526:	0028      	movs	r0, r5
 800b528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b52a:	0021      	movs	r1, r4
 800b52c:	0030      	movs	r0, r6
 800b52e:	f000 f805 	bl	800b53c <__swsetup_r>
 800b532:	2800      	cmp	r0, #0
 800b534:	d0d3      	beq.n	800b4de <__swbuf_r+0x26>
 800b536:	2501      	movs	r5, #1
 800b538:	426d      	negs	r5, r5
 800b53a:	e7f4      	b.n	800b526 <__swbuf_r+0x6e>

0800b53c <__swsetup_r>:
 800b53c:	4b30      	ldr	r3, [pc, #192]	; (800b600 <__swsetup_r+0xc4>)
 800b53e:	b570      	push	{r4, r5, r6, lr}
 800b540:	0005      	movs	r5, r0
 800b542:	6818      	ldr	r0, [r3, #0]
 800b544:	000c      	movs	r4, r1
 800b546:	2800      	cmp	r0, #0
 800b548:	d004      	beq.n	800b554 <__swsetup_r+0x18>
 800b54a:	6a03      	ldr	r3, [r0, #32]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d101      	bne.n	800b554 <__swsetup_r+0x18>
 800b550:	f7fc fe72 	bl	8008238 <__sinit>
 800b554:	230c      	movs	r3, #12
 800b556:	5ee2      	ldrsh	r2, [r4, r3]
 800b558:	b293      	uxth	r3, r2
 800b55a:	0711      	lsls	r1, r2, #28
 800b55c:	d423      	bmi.n	800b5a6 <__swsetup_r+0x6a>
 800b55e:	06d9      	lsls	r1, r3, #27
 800b560:	d407      	bmi.n	800b572 <__swsetup_r+0x36>
 800b562:	2309      	movs	r3, #9
 800b564:	2001      	movs	r0, #1
 800b566:	602b      	str	r3, [r5, #0]
 800b568:	3337      	adds	r3, #55	; 0x37
 800b56a:	4313      	orrs	r3, r2
 800b56c:	81a3      	strh	r3, [r4, #12]
 800b56e:	4240      	negs	r0, r0
 800b570:	bd70      	pop	{r4, r5, r6, pc}
 800b572:	075b      	lsls	r3, r3, #29
 800b574:	d513      	bpl.n	800b59e <__swsetup_r+0x62>
 800b576:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b578:	2900      	cmp	r1, #0
 800b57a:	d008      	beq.n	800b58e <__swsetup_r+0x52>
 800b57c:	0023      	movs	r3, r4
 800b57e:	3344      	adds	r3, #68	; 0x44
 800b580:	4299      	cmp	r1, r3
 800b582:	d002      	beq.n	800b58a <__swsetup_r+0x4e>
 800b584:	0028      	movs	r0, r5
 800b586:	f7fd fee7 	bl	8009358 <_free_r>
 800b58a:	2300      	movs	r3, #0
 800b58c:	6363      	str	r3, [r4, #52]	; 0x34
 800b58e:	2224      	movs	r2, #36	; 0x24
 800b590:	89a3      	ldrh	r3, [r4, #12]
 800b592:	4393      	bics	r3, r2
 800b594:	81a3      	strh	r3, [r4, #12]
 800b596:	2300      	movs	r3, #0
 800b598:	6063      	str	r3, [r4, #4]
 800b59a:	6923      	ldr	r3, [r4, #16]
 800b59c:	6023      	str	r3, [r4, #0]
 800b59e:	2308      	movs	r3, #8
 800b5a0:	89a2      	ldrh	r2, [r4, #12]
 800b5a2:	4313      	orrs	r3, r2
 800b5a4:	81a3      	strh	r3, [r4, #12]
 800b5a6:	6923      	ldr	r3, [r4, #16]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d10b      	bne.n	800b5c4 <__swsetup_r+0x88>
 800b5ac:	21a0      	movs	r1, #160	; 0xa0
 800b5ae:	2280      	movs	r2, #128	; 0x80
 800b5b0:	89a3      	ldrh	r3, [r4, #12]
 800b5b2:	0089      	lsls	r1, r1, #2
 800b5b4:	0092      	lsls	r2, r2, #2
 800b5b6:	400b      	ands	r3, r1
 800b5b8:	4293      	cmp	r3, r2
 800b5ba:	d003      	beq.n	800b5c4 <__swsetup_r+0x88>
 800b5bc:	0021      	movs	r1, r4
 800b5be:	0028      	movs	r0, r5
 800b5c0:	f000 f892 	bl	800b6e8 <__smakebuf_r>
 800b5c4:	220c      	movs	r2, #12
 800b5c6:	5ea3      	ldrsh	r3, [r4, r2]
 800b5c8:	2001      	movs	r0, #1
 800b5ca:	001a      	movs	r2, r3
 800b5cc:	b299      	uxth	r1, r3
 800b5ce:	4002      	ands	r2, r0
 800b5d0:	4203      	tst	r3, r0
 800b5d2:	d00f      	beq.n	800b5f4 <__swsetup_r+0xb8>
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	60a2      	str	r2, [r4, #8]
 800b5d8:	6962      	ldr	r2, [r4, #20]
 800b5da:	4252      	negs	r2, r2
 800b5dc:	61a2      	str	r2, [r4, #24]
 800b5de:	2000      	movs	r0, #0
 800b5e0:	6922      	ldr	r2, [r4, #16]
 800b5e2:	4282      	cmp	r2, r0
 800b5e4:	d1c4      	bne.n	800b570 <__swsetup_r+0x34>
 800b5e6:	0609      	lsls	r1, r1, #24
 800b5e8:	d5c2      	bpl.n	800b570 <__swsetup_r+0x34>
 800b5ea:	2240      	movs	r2, #64	; 0x40
 800b5ec:	4313      	orrs	r3, r2
 800b5ee:	81a3      	strh	r3, [r4, #12]
 800b5f0:	3801      	subs	r0, #1
 800b5f2:	e7bd      	b.n	800b570 <__swsetup_r+0x34>
 800b5f4:	0788      	lsls	r0, r1, #30
 800b5f6:	d400      	bmi.n	800b5fa <__swsetup_r+0xbe>
 800b5f8:	6962      	ldr	r2, [r4, #20]
 800b5fa:	60a2      	str	r2, [r4, #8]
 800b5fc:	e7ef      	b.n	800b5de <__swsetup_r+0xa2>
 800b5fe:	46c0      	nop			; (mov r8, r8)
 800b600:	200001e0 	.word	0x200001e0

0800b604 <_raise_r>:
 800b604:	b570      	push	{r4, r5, r6, lr}
 800b606:	0004      	movs	r4, r0
 800b608:	000d      	movs	r5, r1
 800b60a:	291f      	cmp	r1, #31
 800b60c:	d904      	bls.n	800b618 <_raise_r+0x14>
 800b60e:	2316      	movs	r3, #22
 800b610:	6003      	str	r3, [r0, #0]
 800b612:	2001      	movs	r0, #1
 800b614:	4240      	negs	r0, r0
 800b616:	bd70      	pop	{r4, r5, r6, pc}
 800b618:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d004      	beq.n	800b628 <_raise_r+0x24>
 800b61e:	008a      	lsls	r2, r1, #2
 800b620:	189b      	adds	r3, r3, r2
 800b622:	681a      	ldr	r2, [r3, #0]
 800b624:	2a00      	cmp	r2, #0
 800b626:	d108      	bne.n	800b63a <_raise_r+0x36>
 800b628:	0020      	movs	r0, r4
 800b62a:	f000 f831 	bl	800b690 <_getpid_r>
 800b62e:	002a      	movs	r2, r5
 800b630:	0001      	movs	r1, r0
 800b632:	0020      	movs	r0, r4
 800b634:	f000 f81a 	bl	800b66c <_kill_r>
 800b638:	e7ed      	b.n	800b616 <_raise_r+0x12>
 800b63a:	2000      	movs	r0, #0
 800b63c:	2a01      	cmp	r2, #1
 800b63e:	d0ea      	beq.n	800b616 <_raise_r+0x12>
 800b640:	1c51      	adds	r1, r2, #1
 800b642:	d103      	bne.n	800b64c <_raise_r+0x48>
 800b644:	2316      	movs	r3, #22
 800b646:	3001      	adds	r0, #1
 800b648:	6023      	str	r3, [r4, #0]
 800b64a:	e7e4      	b.n	800b616 <_raise_r+0x12>
 800b64c:	2400      	movs	r4, #0
 800b64e:	0028      	movs	r0, r5
 800b650:	601c      	str	r4, [r3, #0]
 800b652:	4790      	blx	r2
 800b654:	0020      	movs	r0, r4
 800b656:	e7de      	b.n	800b616 <_raise_r+0x12>

0800b658 <raise>:
 800b658:	b510      	push	{r4, lr}
 800b65a:	4b03      	ldr	r3, [pc, #12]	; (800b668 <raise+0x10>)
 800b65c:	0001      	movs	r1, r0
 800b65e:	6818      	ldr	r0, [r3, #0]
 800b660:	f7ff ffd0 	bl	800b604 <_raise_r>
 800b664:	bd10      	pop	{r4, pc}
 800b666:	46c0      	nop			; (mov r8, r8)
 800b668:	200001e0 	.word	0x200001e0

0800b66c <_kill_r>:
 800b66c:	2300      	movs	r3, #0
 800b66e:	b570      	push	{r4, r5, r6, lr}
 800b670:	4d06      	ldr	r5, [pc, #24]	; (800b68c <_kill_r+0x20>)
 800b672:	0004      	movs	r4, r0
 800b674:	0008      	movs	r0, r1
 800b676:	0011      	movs	r1, r2
 800b678:	602b      	str	r3, [r5, #0]
 800b67a:	f7f7 fcf9 	bl	8003070 <_kill>
 800b67e:	1c43      	adds	r3, r0, #1
 800b680:	d103      	bne.n	800b68a <_kill_r+0x1e>
 800b682:	682b      	ldr	r3, [r5, #0]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d000      	beq.n	800b68a <_kill_r+0x1e>
 800b688:	6023      	str	r3, [r4, #0]
 800b68a:	bd70      	pop	{r4, r5, r6, pc}
 800b68c:	20000780 	.word	0x20000780

0800b690 <_getpid_r>:
 800b690:	b510      	push	{r4, lr}
 800b692:	f7f7 fce7 	bl	8003064 <_getpid>
 800b696:	bd10      	pop	{r4, pc}

0800b698 <__swhatbuf_r>:
 800b698:	b570      	push	{r4, r5, r6, lr}
 800b69a:	000e      	movs	r6, r1
 800b69c:	001d      	movs	r5, r3
 800b69e:	230e      	movs	r3, #14
 800b6a0:	5ec9      	ldrsh	r1, [r1, r3]
 800b6a2:	0014      	movs	r4, r2
 800b6a4:	b096      	sub	sp, #88	; 0x58
 800b6a6:	2900      	cmp	r1, #0
 800b6a8:	da0c      	bge.n	800b6c4 <__swhatbuf_r+0x2c>
 800b6aa:	89b2      	ldrh	r2, [r6, #12]
 800b6ac:	2380      	movs	r3, #128	; 0x80
 800b6ae:	0011      	movs	r1, r2
 800b6b0:	4019      	ands	r1, r3
 800b6b2:	421a      	tst	r2, r3
 800b6b4:	d013      	beq.n	800b6de <__swhatbuf_r+0x46>
 800b6b6:	2100      	movs	r1, #0
 800b6b8:	3b40      	subs	r3, #64	; 0x40
 800b6ba:	2000      	movs	r0, #0
 800b6bc:	6029      	str	r1, [r5, #0]
 800b6be:	6023      	str	r3, [r4, #0]
 800b6c0:	b016      	add	sp, #88	; 0x58
 800b6c2:	bd70      	pop	{r4, r5, r6, pc}
 800b6c4:	466a      	mov	r2, sp
 800b6c6:	f000 f84d 	bl	800b764 <_fstat_r>
 800b6ca:	2800      	cmp	r0, #0
 800b6cc:	dbed      	blt.n	800b6aa <__swhatbuf_r+0x12>
 800b6ce:	23f0      	movs	r3, #240	; 0xf0
 800b6d0:	9901      	ldr	r1, [sp, #4]
 800b6d2:	021b      	lsls	r3, r3, #8
 800b6d4:	4019      	ands	r1, r3
 800b6d6:	4b03      	ldr	r3, [pc, #12]	; (800b6e4 <__swhatbuf_r+0x4c>)
 800b6d8:	18c9      	adds	r1, r1, r3
 800b6da:	424b      	negs	r3, r1
 800b6dc:	4159      	adcs	r1, r3
 800b6de:	2380      	movs	r3, #128	; 0x80
 800b6e0:	00db      	lsls	r3, r3, #3
 800b6e2:	e7ea      	b.n	800b6ba <__swhatbuf_r+0x22>
 800b6e4:	ffffe000 	.word	0xffffe000

0800b6e8 <__smakebuf_r>:
 800b6e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b6ea:	2602      	movs	r6, #2
 800b6ec:	898b      	ldrh	r3, [r1, #12]
 800b6ee:	0005      	movs	r5, r0
 800b6f0:	000c      	movs	r4, r1
 800b6f2:	4233      	tst	r3, r6
 800b6f4:	d006      	beq.n	800b704 <__smakebuf_r+0x1c>
 800b6f6:	0023      	movs	r3, r4
 800b6f8:	3347      	adds	r3, #71	; 0x47
 800b6fa:	6023      	str	r3, [r4, #0]
 800b6fc:	6123      	str	r3, [r4, #16]
 800b6fe:	2301      	movs	r3, #1
 800b700:	6163      	str	r3, [r4, #20]
 800b702:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800b704:	466a      	mov	r2, sp
 800b706:	ab01      	add	r3, sp, #4
 800b708:	f7ff ffc6 	bl	800b698 <__swhatbuf_r>
 800b70c:	9900      	ldr	r1, [sp, #0]
 800b70e:	0007      	movs	r7, r0
 800b710:	0028      	movs	r0, r5
 800b712:	f7fa ff1b 	bl	800654c <_malloc_r>
 800b716:	2800      	cmp	r0, #0
 800b718:	d108      	bne.n	800b72c <__smakebuf_r+0x44>
 800b71a:	220c      	movs	r2, #12
 800b71c:	5ea3      	ldrsh	r3, [r4, r2]
 800b71e:	059a      	lsls	r2, r3, #22
 800b720:	d4ef      	bmi.n	800b702 <__smakebuf_r+0x1a>
 800b722:	2203      	movs	r2, #3
 800b724:	4393      	bics	r3, r2
 800b726:	431e      	orrs	r6, r3
 800b728:	81a6      	strh	r6, [r4, #12]
 800b72a:	e7e4      	b.n	800b6f6 <__smakebuf_r+0xe>
 800b72c:	2380      	movs	r3, #128	; 0x80
 800b72e:	89a2      	ldrh	r2, [r4, #12]
 800b730:	6020      	str	r0, [r4, #0]
 800b732:	4313      	orrs	r3, r2
 800b734:	81a3      	strh	r3, [r4, #12]
 800b736:	9b00      	ldr	r3, [sp, #0]
 800b738:	6120      	str	r0, [r4, #16]
 800b73a:	6163      	str	r3, [r4, #20]
 800b73c:	9b01      	ldr	r3, [sp, #4]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d00c      	beq.n	800b75c <__smakebuf_r+0x74>
 800b742:	0028      	movs	r0, r5
 800b744:	230e      	movs	r3, #14
 800b746:	5ee1      	ldrsh	r1, [r4, r3]
 800b748:	f000 f81e 	bl	800b788 <_isatty_r>
 800b74c:	2800      	cmp	r0, #0
 800b74e:	d005      	beq.n	800b75c <__smakebuf_r+0x74>
 800b750:	2303      	movs	r3, #3
 800b752:	89a2      	ldrh	r2, [r4, #12]
 800b754:	439a      	bics	r2, r3
 800b756:	3b02      	subs	r3, #2
 800b758:	4313      	orrs	r3, r2
 800b75a:	81a3      	strh	r3, [r4, #12]
 800b75c:	89a3      	ldrh	r3, [r4, #12]
 800b75e:	433b      	orrs	r3, r7
 800b760:	81a3      	strh	r3, [r4, #12]
 800b762:	e7ce      	b.n	800b702 <__smakebuf_r+0x1a>

0800b764 <_fstat_r>:
 800b764:	2300      	movs	r3, #0
 800b766:	b570      	push	{r4, r5, r6, lr}
 800b768:	4d06      	ldr	r5, [pc, #24]	; (800b784 <_fstat_r+0x20>)
 800b76a:	0004      	movs	r4, r0
 800b76c:	0008      	movs	r0, r1
 800b76e:	0011      	movs	r1, r2
 800b770:	602b      	str	r3, [r5, #0]
 800b772:	f7f7 fcdc 	bl	800312e <_fstat>
 800b776:	1c43      	adds	r3, r0, #1
 800b778:	d103      	bne.n	800b782 <_fstat_r+0x1e>
 800b77a:	682b      	ldr	r3, [r5, #0]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d000      	beq.n	800b782 <_fstat_r+0x1e>
 800b780:	6023      	str	r3, [r4, #0]
 800b782:	bd70      	pop	{r4, r5, r6, pc}
 800b784:	20000780 	.word	0x20000780

0800b788 <_isatty_r>:
 800b788:	2300      	movs	r3, #0
 800b78a:	b570      	push	{r4, r5, r6, lr}
 800b78c:	4d06      	ldr	r5, [pc, #24]	; (800b7a8 <_isatty_r+0x20>)
 800b78e:	0004      	movs	r4, r0
 800b790:	0008      	movs	r0, r1
 800b792:	602b      	str	r3, [r5, #0]
 800b794:	f7f7 fcd9 	bl	800314a <_isatty>
 800b798:	1c43      	adds	r3, r0, #1
 800b79a:	d103      	bne.n	800b7a4 <_isatty_r+0x1c>
 800b79c:	682b      	ldr	r3, [r5, #0]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d000      	beq.n	800b7a4 <_isatty_r+0x1c>
 800b7a2:	6023      	str	r3, [r4, #0]
 800b7a4:	bd70      	pop	{r4, r5, r6, pc}
 800b7a6:	46c0      	nop			; (mov r8, r8)
 800b7a8:	20000780 	.word	0x20000780

0800b7ac <round>:
 800b7ac:	b570      	push	{r4, r5, r6, lr}
 800b7ae:	004a      	lsls	r2, r1, #1
 800b7b0:	000d      	movs	r5, r1
 800b7b2:	4920      	ldr	r1, [pc, #128]	; (800b834 <round+0x88>)
 800b7b4:	0d52      	lsrs	r2, r2, #21
 800b7b6:	1851      	adds	r1, r2, r1
 800b7b8:	0006      	movs	r6, r0
 800b7ba:	2913      	cmp	r1, #19
 800b7bc:	dc18      	bgt.n	800b7f0 <round+0x44>
 800b7be:	2900      	cmp	r1, #0
 800b7c0:	da09      	bge.n	800b7d6 <round+0x2a>
 800b7c2:	0feb      	lsrs	r3, r5, #31
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	07db      	lsls	r3, r3, #31
 800b7c8:	3101      	adds	r1, #1
 800b7ca:	d101      	bne.n	800b7d0 <round+0x24>
 800b7cc:	491a      	ldr	r1, [pc, #104]	; (800b838 <round+0x8c>)
 800b7ce:	430b      	orrs	r3, r1
 800b7d0:	0019      	movs	r1, r3
 800b7d2:	0010      	movs	r0, r2
 800b7d4:	e017      	b.n	800b806 <round+0x5a>
 800b7d6:	4c19      	ldr	r4, [pc, #100]	; (800b83c <round+0x90>)
 800b7d8:	410c      	asrs	r4, r1
 800b7da:	0022      	movs	r2, r4
 800b7dc:	402a      	ands	r2, r5
 800b7de:	4302      	orrs	r2, r0
 800b7e0:	d013      	beq.n	800b80a <round+0x5e>
 800b7e2:	2280      	movs	r2, #128	; 0x80
 800b7e4:	0312      	lsls	r2, r2, #12
 800b7e6:	410a      	asrs	r2, r1
 800b7e8:	1953      	adds	r3, r2, r5
 800b7ea:	43a3      	bics	r3, r4
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	e7ef      	b.n	800b7d0 <round+0x24>
 800b7f0:	2933      	cmp	r1, #51	; 0x33
 800b7f2:	dd0d      	ble.n	800b810 <round+0x64>
 800b7f4:	2380      	movs	r3, #128	; 0x80
 800b7f6:	00db      	lsls	r3, r3, #3
 800b7f8:	4299      	cmp	r1, r3
 800b7fa:	d106      	bne.n	800b80a <round+0x5e>
 800b7fc:	0002      	movs	r2, r0
 800b7fe:	002b      	movs	r3, r5
 800b800:	0029      	movs	r1, r5
 800b802:	f7f4 ffab 	bl	800075c <__aeabi_dadd>
 800b806:	0006      	movs	r6, r0
 800b808:	000d      	movs	r5, r1
 800b80a:	0030      	movs	r0, r6
 800b80c:	0029      	movs	r1, r5
 800b80e:	bd70      	pop	{r4, r5, r6, pc}
 800b810:	4c0b      	ldr	r4, [pc, #44]	; (800b840 <round+0x94>)
 800b812:	1912      	adds	r2, r2, r4
 800b814:	2401      	movs	r4, #1
 800b816:	4264      	negs	r4, r4
 800b818:	40d4      	lsrs	r4, r2
 800b81a:	4220      	tst	r0, r4
 800b81c:	d0f5      	beq.n	800b80a <round+0x5e>
 800b81e:	2233      	movs	r2, #51	; 0x33
 800b820:	1a51      	subs	r1, r2, r1
 800b822:	3a32      	subs	r2, #50	; 0x32
 800b824:	408a      	lsls	r2, r1
 800b826:	1812      	adds	r2, r2, r0
 800b828:	4282      	cmp	r2, r0
 800b82a:	4180      	sbcs	r0, r0
 800b82c:	4240      	negs	r0, r0
 800b82e:	182b      	adds	r3, r5, r0
 800b830:	43a2      	bics	r2, r4
 800b832:	e7cd      	b.n	800b7d0 <round+0x24>
 800b834:	fffffc01 	.word	0xfffffc01
 800b838:	3ff00000 	.word	0x3ff00000
 800b83c:	000fffff 	.word	0x000fffff
 800b840:	fffffbed 	.word	0xfffffbed

0800b844 <_init>:
 800b844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b846:	46c0      	nop			; (mov r8, r8)
 800b848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b84a:	bc08      	pop	{r3}
 800b84c:	469e      	mov	lr, r3
 800b84e:	4770      	bx	lr

0800b850 <_fini>:
 800b850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b852:	46c0      	nop			; (mov r8, r8)
 800b854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b856:	bc08      	pop	{r3}
 800b858:	469e      	mov	lr, r3
 800b85a:	4770      	bx	lr
