verilog xil_defaultlib --include "../../../../project.gen/sources_1/ip/vio_0_1/hdl/verilog" --include "../../../../project.gen/sources_1/ip/vio_0_1/hdl" \
"../../../../project.gen/sources_1/ip/vio_0_1/sim/vio_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
