ARM GAS  /tmp/cc555iLt.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32e10x_adc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.adc_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	adc_deinit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	adc_deinit:
  27              	.LVL0:
  28              	.LFB116:
  29              		.file 1 "../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c"
   1:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
   2:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \file  gd32e10x_adc.c
   3:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief ADC driver
   4:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     
   5:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \version 2017-12-26, V1.0.0, firmware for GD32E10x
   6:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
   7:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
   8:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*
   9:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     Copyright (c) 2017, GigaDevice Semiconductor Inc.
  10:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
  11:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     All rights reserved.
  12:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
  13:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  14:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** are permitted provided that the following conditions are met:
  15:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
  16:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  17:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****        list of conditions and the following disclaimer.
  18:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  19:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****        this list of conditions and the following disclaimer in the documentation 
  20:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****        and/or other materials provided with the distribution.
  21:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  22:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****        may be used to endorse or promote products derived from this software without 
  23:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****        specific prior written permission.
  24:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
  25:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  26:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  27:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  28:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  29:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
ARM GAS  /tmp/cc555iLt.s 			page 2


  30:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  31:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  32:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  33:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  34:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** OF SUCH DAMAGE.
  35:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
  36:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
  37:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** #include "gd32e10x_adc.h"
  38:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
  39:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /* discontinuous mode macro*/
  40:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** #define  ADC_CHANNEL_LENGTH_SUBTRACT_ONE            ((uint8_t)1U)
  41:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
  42:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /* ADC regular channel macro */
  43:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** #define  ADC_REGULAR_CHANNEL_RANK_SIX               ((uint8_t)6U)
  44:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** #define  ADC_REGULAR_CHANNEL_RANK_TWELVE            ((uint8_t)12U)
  45:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** #define  ADC_REGULAR_CHANNEL_RANK_SIXTEEN           ((uint8_t)16U)
  46:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** #define  ADC_REGULAR_CHANNEL_RANK_LENGTH            ((uint8_t)5U)
  47:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
  48:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /* ADC sampling time macro */
  49:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** #define  ADC_CHANNEL_SAMPLE_TEN                     ((uint8_t)10U)
  50:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** #define  ADC_CHANNEL_SAMPLE_EIGHTEEN                ((uint8_t)18U)
  51:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** #define  ADC_CHANNEL_SAMPLE_LENGTH                  ((uint8_t)3U)
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
  53:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /* ADC inserted channel macro */
  54:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** #define  ADC_INSERTED_CHANNEL_RANK_LENGTH           ((uint8_t)5U)
  55:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** #define  ADC_INSERTED_CHANNEL_SHIFT_LENGTH          ((uint8_t)15U)
  56:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
  57:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /* ADC inserted channel offset macro */
  58:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** #define  ADC_OFFSET_LENGTH                          ((uint8_t)3U)
  59:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** #define  ADC_OFFSET_SHIFT_LENGTH                    ((uint8_t)4U)
  60:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
  61:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      reset ADC 
  63:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
  64:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_deinit(uint32_t adc_periph)
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
  30              		.loc 1 68 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 68 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     switch(adc_periph){
  39              		.loc 1 69 5 is_stmt 1 view .LVU2
  40 0002 0D4B     		ldr	r3, .L6
  41 0004 9842     		cmp	r0, r3
  42 0006 04D0     		beq	.L2
  43 0008 03F58063 		add	r3, r3, #1024
  44 000c 9842     		cmp	r0, r3
  45 000e 09D0     		beq	.L3
  46              	.LVL1:
ARM GAS  /tmp/cc555iLt.s 			page 3


  47              	.L1:
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC0:
  71:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* reset ADC0 */
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rcu_periph_reset_enable(RCU_ADC0RST);
  73:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC0RST);
  74:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
  75:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC1:
  76:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* reset ADC1 */
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rcu_periph_reset_enable(RCU_ADC1RST);
  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC1RST);
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;   
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     default:
  81:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;      
  82:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
  83:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
  48              		.loc 1 83 1 is_stmt 0 view .LVU3
  49 0010 08BD     		pop	{r3, pc}
  50              	.LVL2:
  51              	.L2:
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC0RST);
  52              		.loc 1 72 9 is_stmt 1 view .LVU4
  53 0012 40F20930 		movw	r0, #777
  54              	.LVL3:
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC0RST);
  55              		.loc 1 72 9 is_stmt 0 view .LVU5
  56 0016 FFF7FEFF 		bl	rcu_periph_reset_enable
  57              	.LVL4:
  73:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
  58              		.loc 1 73 9 is_stmt 1 view .LVU6
  59 001a 40F20930 		movw	r0, #777
  60 001e FFF7FEFF 		bl	rcu_periph_reset_disable
  61              	.LVL5:
  74:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC1:
  62              		.loc 1 74 9 view .LVU7
  63 0022 F5E7     		b	.L1
  64              	.LVL6:
  65              	.L3:
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC1RST);
  66              		.loc 1 77 9 view .LVU8
  67 0024 40F20A30 		movw	r0, #778
  68              	.LVL7:
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC1RST);
  69              		.loc 1 77 9 is_stmt 0 view .LVU9
  70 0028 FFF7FEFF 		bl	rcu_periph_reset_enable
  71              	.LVL8:
  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;   
  72              		.loc 1 78 9 is_stmt 1 view .LVU10
  73 002c 40F20A30 		movw	r0, #778
  74 0030 FFF7FEFF 		bl	rcu_periph_reset_disable
  75              	.LVL9:
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     default:
  76              		.loc 1 79 9 view .LVU11
  77              		.loc 1 83 1 is_stmt 0 view .LVU12
  78 0034 ECE7     		b	.L1
  79              	.L7:
  80 0036 00BF     		.align	2
  81              	.L6:
ARM GAS  /tmp/cc555iLt.s 			page 4


  82 0038 00240140 		.word	1073816576
  83              		.cfi_endproc
  84              	.LFE116:
  86              		.section	.text.adc_mode_config,"ax",%progbits
  87              		.align	1
  88              		.global	adc_mode_config
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  92              		.fpu fpv4-sp-d16
  94              	adc_mode_config:
  95              	.LVL10:
  96              	.LFB117:
  84:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
  86:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      configure the ADC sync mode
  87:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  mode: ADC mode
  88:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
  89:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_MODE_FREE: all the ADCs work independently
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_DAUL_REGULAL_PARALLEL_INSERTED_PARALLEL: ADC0 and ADC1 work in combined regul
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_DAUL_REGULAL_PARALLEL_INSERTED_ROTATION: ADC0 and ADC1 work in combined regul
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_DAUL_INSERTED_PARALLEL_REGULAL_FOLLOWUP_FAST: ADC0 and ADC1 work in combined 
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_DAUL_INSERTED_PARALLEL_REGULAL_FOLLOWUP_SLOW: ADC0 and ADC1 work in combined 
  94:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_DAUL_INSERTED_PARALLEL: ADC0 and ADC1 work in inserted parallel mode only
  95:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_DAUL_REGULAL_PARALLEL: ADC0 and ADC1 work in regular parallel mode only
  96:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_DAUL_REGULAL_FOLLOWUP_FAST: ADC0 and ADC1 work in follow-up fast mode only
  97:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_DAUL_REGULAL_FOLLOWUP_SLOW: ADC0 and ADC1 work in follow-up slow mode only
  98:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_DAUL_INSERTED_TRIGGER_ROTATION: ADC0 and ADC1 work in trigger rotation mode o
  99:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_mode_config(uint32_t mode)
 103:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
  97              		.loc 1 103 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 104:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL0(ADC0) &= ~(ADC_CTL0_SYNCM);
 102              		.loc 1 104 5 view .LVU14
 103              		.loc 1 104 20 is_stmt 0 view .LVU15
 104 0000 064B     		ldr	r3, .L9
 105 0002 D3F80414 		ldr	r1, [r3, #1028]
 106 0006 21F47021 		bic	r1, r1, #983040
 107 000a C3F80414 		str	r1, [r3, #1028]
 105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL0(ADC0) |= mode;
 108              		.loc 1 105 5 is_stmt 1 view .LVU16
 109              		.loc 1 105 20 is_stmt 0 view .LVU17
 110 000e D3F80424 		ldr	r2, [r3, #1028]
 111 0012 0243     		orrs	r2, r2, r0
 112 0014 C3F80424 		str	r2, [r3, #1028]
 106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 113              		.loc 1 106 1 view .LVU18
 114 0018 7047     		bx	lr
 115              	.L10:
 116 001a 00BF     		.align	2
 117              	.L9:
ARM GAS  /tmp/cc555iLt.s 			page 5


 118 001c 00200140 		.word	1073815552
 119              		.cfi_endproc
 120              	.LFE117:
 122              		.section	.text.adc_special_function_config,"ax",%progbits
 123              		.align	1
 124              		.global	adc_special_function_config
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 128              		.fpu fpv4-sp-d16
 130              	adc_special_function_config:
 131              	.LVL11:
 132              	.LFB118:
 107:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 108:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      enable or disable ADC special function
 110:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 111:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  function: the function to config
 112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SCAN_MODE: scan mode select
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_AUTO: inserted channel group convert automatically
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_CONTINUOUS_MODE: continuous mode select
 116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_special_function_config(uint32_t adc_periph , uint32_t function , ControlStatus newvalue)
 121:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 133              		.loc 1 121 1 is_stmt 1 view -0
 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 0
 136              		@ frame_needed = 0, uses_anonymous_args = 0
 137              		@ link register save eliminated.
 122:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(newvalue){
 138              		.loc 1 122 5 view .LVU20
 139              		.loc 1 122 7 is_stmt 0 view .LVU21
 140 0000 AAB1     		cbz	r2, .L12
 123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         if(0U != (function & ADC_SCAN_MODE)){
 141              		.loc 1 123 9 is_stmt 1 view .LVU22
 142              		.loc 1 123 11 is_stmt 0 view .LVU23
 143 0002 11F4807F 		tst	r1, #256
 144 0006 03D0     		beq	.L13
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             /* enable scan mode */
 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             ADC_CTL0(adc_periph) |= ADC_SCAN_MODE;
 145              		.loc 1 125 13 is_stmt 1 view .LVU24
 146              		.loc 1 125 34 is_stmt 0 view .LVU25
 147 0008 4368     		ldr	r3, [r0, #4]
 148 000a 43F48073 		orr	r3, r3, #256
 149 000e 4360     		str	r3, [r0, #4]
 150              	.L13:
 126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         }
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         if(0U != (function & ADC_INSERTED_CHANNEL_AUTO)){
 151              		.loc 1 127 9 is_stmt 1 view .LVU26
 152              		.loc 1 127 11 is_stmt 0 view .LVU27
 153 0010 11F4806F 		tst	r1, #1024
 154 0014 03D0     		beq	.L14
 128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             /* enable inserted channel group convert automatically */
ARM GAS  /tmp/cc555iLt.s 			page 6


 129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             ADC_CTL0(adc_periph) |= ADC_INSERTED_CHANNEL_AUTO;
 155              		.loc 1 129 13 is_stmt 1 view .LVU28
 156              		.loc 1 129 34 is_stmt 0 view .LVU29
 157 0016 4368     		ldr	r3, [r0, #4]
 158 0018 43F48063 		orr	r3, r3, #1024
 159 001c 4360     		str	r3, [r0, #4]
 160              	.L14:
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         } 
 131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         if(0U != (function & ADC_CONTINUOUS_MODE)){
 161              		.loc 1 131 9 is_stmt 1 view .LVU30
 162              		.loc 1 131 11 is_stmt 0 view .LVU31
 163 001e 11F0020F 		tst	r1, #2
 164 0022 19D0     		beq	.L11
 132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             /* enable continuous mode */
 133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CONTINUOUS_MODE;
 165              		.loc 1 133 13 is_stmt 1 view .LVU32
 166              		.loc 1 133 34 is_stmt 0 view .LVU33
 167 0024 8368     		ldr	r3, [r0, #8]
 168 0026 43F00203 		orr	r3, r3, #2
 169 002a 8360     		str	r3, [r0, #8]
 170 002c 7047     		bx	lr
 171              	.L12:
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         }        
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else{
 136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         if(0U != (function & ADC_SCAN_MODE)){
 172              		.loc 1 136 9 is_stmt 1 view .LVU34
 173              		.loc 1 136 11 is_stmt 0 view .LVU35
 174 002e 11F4807F 		tst	r1, #256
 175 0032 03D0     		beq	.L16
 137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             /* disable scan mode */
 138:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_SCAN_MODE;
 176              		.loc 1 138 13 is_stmt 1 view .LVU36
 177              		.loc 1 138 34 is_stmt 0 view .LVU37
 178 0034 4368     		ldr	r3, [r0, #4]
 179 0036 23F48073 		bic	r3, r3, #256
 180 003a 4360     		str	r3, [r0, #4]
 181              	.L16:
 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         }
 140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         if(0U != (function & ADC_INSERTED_CHANNEL_AUTO)){
 182              		.loc 1 140 9 is_stmt 1 view .LVU38
 183              		.loc 1 140 11 is_stmt 0 view .LVU39
 184 003c 11F4806F 		tst	r1, #1024
 185 0040 03D0     		beq	.L17
 141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             /* disable inserted channel group convert automatically */
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_INSERTED_CHANNEL_AUTO;
 186              		.loc 1 142 13 is_stmt 1 view .LVU40
 187              		.loc 1 142 34 is_stmt 0 view .LVU41
 188 0042 4368     		ldr	r3, [r0, #4]
 189 0044 23F48063 		bic	r3, r3, #1024
 190 0048 4360     		str	r3, [r0, #4]
 191              	.L17:
 143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         } 
 144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         if(0U != (function & ADC_CONTINUOUS_MODE)){
 192              		.loc 1 144 9 is_stmt 1 view .LVU42
 193              		.loc 1 144 11 is_stmt 0 view .LVU43
 194 004a 11F0020F 		tst	r1, #2
 195 004e 03D0     		beq	.L11
ARM GAS  /tmp/cc555iLt.s 			page 7


 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             /* disable continuous mode */
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CONTINUOUS_MODE;
 196              		.loc 1 146 13 is_stmt 1 view .LVU44
 197              		.loc 1 146 34 is_stmt 0 view .LVU45
 198 0050 8368     		ldr	r3, [r0, #8]
 199 0052 23F00203 		bic	r3, r3, #2
 200 0056 8360     		str	r3, [r0, #8]
 201              	.L11:
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         }       
 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 202              		.loc 1 149 1 view .LVU46
 203 0058 7047     		bx	lr
 204              		.cfi_endproc
 205              	.LFE118:
 207              		.section	.text.adc_data_alignment_config,"ax",%progbits
 208              		.align	1
 209              		.global	adc_data_alignment_config
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 213              		.fpu fpv4-sp-d16
 215              	adc_data_alignment_config:
 216              	.LVL12:
 217              	.LFB119:
 150:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 151:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      configure ADC data alignment 
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  data_alignment: data alignment select
 155:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_DATAALIGN_RIGHT: LSB alignment
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_DATAALIGN_LEFT: MSB alignment
 158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 160:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_data_alignment_config(uint32_t adc_periph , uint32_t data_alignment)
 162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 218              		.loc 1 162 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		@ link register save eliminated.
 163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(ADC_DATAALIGN_RIGHT != data_alignment){
 223              		.loc 1 163 5 view .LVU48
 224              		.loc 1 163 7 is_stmt 0 view .LVU49
 225 0000 21B1     		cbz	r1, .L19
 164:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* MSB alignment */
 165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_DAL;
 226              		.loc 1 165 9 is_stmt 1 view .LVU50
 227              		.loc 1 165 30 is_stmt 0 view .LVU51
 228 0002 8368     		ldr	r3, [r0, #8]
 229 0004 43F40063 		orr	r3, r3, #2048
 230 0008 8360     		str	r3, [r0, #8]
 231 000a 7047     		bx	lr
 232              	.L19:
 166:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else{
ARM GAS  /tmp/cc555iLt.s 			page 8


 167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* LSB alignment */
 168:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DAL);
 233              		.loc 1 168 9 is_stmt 1 view .LVU52
 234              		.loc 1 168 30 is_stmt 0 view .LVU53
 235 000c 8368     		ldr	r3, [r0, #8]
 236 000e 23F40063 		bic	r3, r3, #2048
 237 0012 8360     		str	r3, [r0, #8]
 169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 170:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 238              		.loc 1 170 1 view .LVU54
 239 0014 7047     		bx	lr
 240              		.cfi_endproc
 241              	.LFE119:
 243              		.section	.text.adc_enable,"ax",%progbits
 244              		.align	1
 245              		.global	adc_enable
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 249              		.fpu fpv4-sp-d16
 251              	adc_enable:
 252              	.LVL13:
 253              	.LFB120:
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      enable ADC interface
 174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_enable(uint32_t adc_periph)
 179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 254              		.loc 1 179 1 is_stmt 1 view -0
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 0
 257              		@ frame_needed = 0, uses_anonymous_args = 0
 258              		@ link register save eliminated.
 180:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(RESET == (ADC_CTL1(adc_periph) & ADC_CTL1_ADCON)){
 259              		.loc 1 180 5 view .LVU56
 260              		.loc 1 180 18 is_stmt 0 view .LVU57
 261 0000 8368     		ldr	r3, [r0, #8]
 262              		.loc 1 180 7 view .LVU58
 263 0002 13F0010F 		tst	r3, #1
 264 0006 03D1     		bne	.L21
 181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* enable ADC */
 182:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)ADC_CTL1_ADCON;
 265              		.loc 1 182 9 is_stmt 1 view .LVU59
 266              		.loc 1 182 30 is_stmt 0 view .LVU60
 267 0008 8368     		ldr	r3, [r0, #8]
 268 000a 43F00103 		orr	r3, r3, #1
 269 000e 8360     		str	r3, [r0, #8]
 270              	.L21:
 183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }       
 184:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 271              		.loc 1 184 1 view .LVU61
 272 0010 7047     		bx	lr
 273              		.cfi_endproc
ARM GAS  /tmp/cc555iLt.s 			page 9


 274              	.LFE120:
 276              		.section	.text.adc_disable,"ax",%progbits
 277              		.align	1
 278              		.global	adc_disable
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 282              		.fpu fpv4-sp-d16
 284              	adc_disable:
 285              	.LVL14:
 286              	.LFB121:
 185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 187:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      disable ADC interface
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_disable(uint32_t adc_periph)
 193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 287              		.loc 1 193 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* disable ADC */
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ADCON);
 292              		.loc 1 195 5 view .LVU63
 293              		.loc 1 195 26 is_stmt 0 view .LVU64
 294 0000 8368     		ldr	r3, [r0, #8]
 295 0002 23F00103 		bic	r3, r3, #1
 296 0006 8360     		str	r3, [r0, #8]
 196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 297              		.loc 1 196 1 view .LVU65
 298 0008 7047     		bx	lr
 299              		.cfi_endproc
 300              	.LFE121:
 302              		.section	.text.adc_calibration_enable,"ax",%progbits
 303              		.align	1
 304              		.global	adc_calibration_enable
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 308              		.fpu fpv4-sp-d16
 310              	adc_calibration_enable:
 311              	.LVL15:
 312              	.LFB122:
 197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 198:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      ADC calibration and reset calibration
 200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_calibration_enable(uint32_t adc_periph)
 205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 313              		.loc 1 205 1 is_stmt 1 view -0
ARM GAS  /tmp/cc555iLt.s 			page 10


 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 0
 316              		@ frame_needed = 0, uses_anonymous_args = 0
 317              		@ link register save eliminated.
 206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* reset the selected ADC calibration registers */
 207:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t) ADC_CTL1_RSTCLB;
 318              		.loc 1 207 5 view .LVU67
 319              		.loc 1 207 26 is_stmt 0 view .LVU68
 320 0000 00F10803 		add	r3, r0, #8
 321 0004 8268     		ldr	r2, [r0, #8]
 322 0006 42F00802 		orr	r2, r2, #8
 323 000a 8260     		str	r2, [r0, #8]
 208:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* check the RSTCLB bit state */
 209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     while(RESET != (ADC_CTL1(adc_periph) & ADC_CTL1_RSTCLB)){
 324              		.loc 1 209 5 is_stmt 1 view .LVU69
 325              	.L25:
 210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 326              		.loc 1 210 5 discriminator 1 view .LVU70
 209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 327              		.loc 1 209 10 discriminator 1 view .LVU71
 209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 328              		.loc 1 209 21 is_stmt 0 discriminator 1 view .LVU72
 329 000c 1A68     		ldr	r2, [r3]
 209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 330              		.loc 1 209 10 discriminator 1 view .LVU73
 331 000e 12F0080F 		tst	r2, #8
 332 0012 FBD1     		bne	.L25
 211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* enable ADC calibration process */
 212:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL1(adc_periph) |= ADC_CTL1_CLB;
 333              		.loc 1 212 5 is_stmt 1 view .LVU74
 334              		.loc 1 212 26 is_stmt 0 view .LVU75
 335 0014 8268     		ldr	r2, [r0, #8]
 336 0016 42F00402 		orr	r2, r2, #4
 337 001a 8260     		str	r2, [r0, #8]
 213:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* check the CLB bit state */
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     while(RESET != (ADC_CTL1(adc_periph) & ADC_CTL1_CLB)){
 338              		.loc 1 214 5 is_stmt 1 view .LVU76
 339              	.L26:
 215:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 340              		.loc 1 215 5 discriminator 1 view .LVU77
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 341              		.loc 1 214 10 discriminator 1 view .LVU78
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 342              		.loc 1 214 21 is_stmt 0 discriminator 1 view .LVU79
 343 001c 1A68     		ldr	r2, [r3]
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 344              		.loc 1 214 10 discriminator 1 view .LVU80
 345 001e 12F0040F 		tst	r2, #4
 346 0022 FBD1     		bne	.L26
 216:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 347              		.loc 1 216 1 view .LVU81
 348 0024 7047     		bx	lr
 349              		.cfi_endproc
 350              	.LFE122:
 352              		.section	.text.adc_tempsensor_vrefint_enable,"ax",%progbits
 353              		.align	1
 354              		.global	adc_tempsensor_vrefint_enable
ARM GAS  /tmp/cc555iLt.s 			page 11


 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 358              		.fpu fpv4-sp-d16
 360              	adc_tempsensor_vrefint_enable:
 361              	.LFB123:
 217:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 218:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 219:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      enable the temperature sensor and Vrefint channel
 220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  none
 221:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 222:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 224:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_tempsensor_vrefint_enable(void)
 225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 362              		.loc 1 225 1 is_stmt 1 view -0
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 0
 365              		@ frame_needed = 0, uses_anonymous_args = 0
 366              		@ link register save eliminated.
 226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* enable the temperature sensor and Vrefint channel */
 227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL1(ADC0) |= ADC_CTL1_TSVREN;
 367              		.loc 1 227 5 view .LVU83
 368              		.loc 1 227 20 is_stmt 0 view .LVU84
 369 0000 034A     		ldr	r2, .L30
 370 0002 D2F80834 		ldr	r3, [r2, #1032]
 371 0006 43F40003 		orr	r3, r3, #8388608
 372 000a C2F80834 		str	r3, [r2, #1032]
 228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 373              		.loc 1 228 1 view .LVU85
 374 000e 7047     		bx	lr
 375              	.L31:
 376              		.align	2
 377              	.L30:
 378 0010 00200140 		.word	1073815552
 379              		.cfi_endproc
 380              	.LFE123:
 382              		.section	.text.adc_tempsensor_vrefint_disable,"ax",%progbits
 383              		.align	1
 384              		.global	adc_tempsensor_vrefint_disable
 385              		.syntax unified
 386              		.thumb
 387              		.thumb_func
 388              		.fpu fpv4-sp-d16
 390              	adc_tempsensor_vrefint_disable:
 391              	.LFB124:
 229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 231:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      disable the temperature sensor and Vrefint channel
 232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  none
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 234:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 236:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_tempsensor_vrefint_disable(void)
 237:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 392              		.loc 1 237 1 is_stmt 1 view -0
 393              		.cfi_startproc
ARM GAS  /tmp/cc555iLt.s 			page 12


 394              		@ args = 0, pretend = 0, frame = 0
 395              		@ frame_needed = 0, uses_anonymous_args = 0
 396              		@ link register save eliminated.
 238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* disable the temperature sensor and Vrefint channel */
 239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL1(ADC0) &= ~ADC_CTL1_TSVREN;
 397              		.loc 1 239 5 view .LVU87
 398              		.loc 1 239 20 is_stmt 0 view .LVU88
 399 0000 034A     		ldr	r2, .L33
 400 0002 D2F80834 		ldr	r3, [r2, #1032]
 401 0006 23F40003 		bic	r3, r3, #8388608
 402 000a C2F80834 		str	r3, [r2, #1032]
 240:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 403              		.loc 1 240 1 view .LVU89
 404 000e 7047     		bx	lr
 405              	.L34:
 406              		.align	2
 407              	.L33:
 408 0010 00200140 		.word	1073815552
 409              		.cfi_endproc
 410              	.LFE124:
 412              		.section	.text.adc_resolution_config,"ax",%progbits
 413              		.align	1
 414              		.global	adc_resolution_config
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 418              		.fpu fpv4-sp-d16
 420              	adc_resolution_config:
 421              	.LVL16:
 422              	.LFB125:
 241:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 242:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      configure ADC resolution 
 244:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  resolution: ADC resolution
 246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 247:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_RESOLUTION_12B: 12-bit ADC resolution
 248:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_RESOLUTION_10B: 10-bit ADC resolution
 249:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_RESOLUTION_8B: 8-bit ADC resolution
 250:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_RESOLUTION_6B: 6-bit ADC resolution
 251:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 253:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 254:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_resolution_config(uint32_t adc_periph , uint32_t resolution)
 255:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 423              		.loc 1 255 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		@ link register save eliminated.
 256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_DRES);
 428              		.loc 1 256 5 view .LVU91
 429              		.loc 1 256 31 is_stmt 0 view .LVU92
 430 0000 D0F88020 		ldr	r2, [r0, #128]
 431 0004 22F44052 		bic	r2, r2, #12288
 432 0008 C0F88020 		str	r2, [r0, #128]
 257:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= (uint32_t)resolution;
ARM GAS  /tmp/cc555iLt.s 			page 13


 433              		.loc 1 257 5 is_stmt 1 view .LVU93
 434              		.loc 1 257 31 is_stmt 0 view .LVU94
 435 000c D0F88030 		ldr	r3, [r0, #128]
 436 0010 0B43     		orrs	r3, r3, r1
 437 0012 C0F88030 		str	r3, [r0, #128]
 258:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 438              		.loc 1 258 1 view .LVU95
 439 0016 7047     		bx	lr
 440              		.cfi_endproc
 441              	.LFE125:
 443              		.section	.text.adc_oversample_mode_config,"ax",%progbits
 444              		.align	1
 445              		.global	adc_oversample_mode_config
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 449              		.fpu fpv4-sp-d16
 451              	adc_oversample_mode_config:
 452              	.LVL17:
 453              	.LFB126:
 259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 260:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      configure ADC oversample mode 
 262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  mode: ADC oversampling mode
 264:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_ALL_CONVERT: all oversampled conversions for a channel are done 
 266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_ONE_CONVERT: each oversampled conversion for a channel needs a t
 267:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  shift: ADC oversampling shift
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_NONE: no oversampling shift
 270:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_1B: 1-bit oversampling shift
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_2B: 2-bit oversampling shift
 272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_3B: 3-bit oversampling shift
 273:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_4B: 3-bit oversampling shift
 274:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_5B: 5-bit oversampling shift
 275:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_6B: 6-bit oversampling shift
 276:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_7B: 7-bit oversampling shift
 277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_8B: 8-bit oversampling shift
 278:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  ratio: ADC oversampling ratio
 279:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 280:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL2: oversampling ratio multiple 2
 281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL4: oversampling ratio multiple 4
 282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL8: oversampling ratio multiple 8
 283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL16: oversampling ratio multiple 16
 284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL32: oversampling ratio multiple 32
 285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL64: oversampling ratio multiple 64
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL128: oversampling ratio multiple 128
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL256: oversampling ratio multiple 256
 288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_oversample_mode_config(uint32_t adc_periph, uint32_t mode, uint16_t shift, uint8_t ratio)
 292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 454              		.loc 1 292 1 is_stmt 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc555iLt.s 			page 14


 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458              		@ link register save eliminated.
 293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(ADC_OVERSAMPLING_ONE_CONVERT == mode){
 459              		.loc 1 293 5 view .LVU97
 460              		.loc 1 293 7 is_stmt 0 view .LVU98
 461 0000 B1F5007F 		cmp	r1, #512
 294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_OVSAMPCTL(adc_periph) |= (uint32_t)ADC_OVSAMPCTL_TOVS;
 462              		.loc 1 294 9 is_stmt 1 view .LVU99
 463              		.loc 1 294 35 is_stmt 0 view .LVU100
 464 0004 D0F88010 		ldr	r1, [r0, #128]
 465              	.LVL18:
 466              		.loc 1 294 35 view .LVU101
 467 0008 0CBF     		ite	eq
 468 000a 41F40071 		orreq	r1, r1, #512
 295:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else{
 296:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_TOVS);
 469              		.loc 1 296 9 is_stmt 1 view .LVU102
 470              		.loc 1 296 35 is_stmt 0 view .LVU103
 471 000e 21F40071 		bicne	r1, r1, #512
 472 0012 C0F88010 		str	r1, [r0, #128]
 297:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 298:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* config the shift and ratio */
 299:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)(ADC_OVSAMPCTL_OVSR | ADC_OVSAMPCTL_OVSS));
 473              		.loc 1 299 5 is_stmt 1 view .LVU104
 474              		.loc 1 299 31 is_stmt 0 view .LVU105
 475 0016 D0F88010 		ldr	r1, [r0, #128]
 476 001a 21F4FE71 		bic	r1, r1, #508
 477 001e C0F88010 		str	r1, [r0, #128]
 300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= ((uint32_t)shift | (uint32_t)ratio);
 478              		.loc 1 300 5 is_stmt 1 view .LVU106
 479              		.loc 1 300 31 is_stmt 0 view .LVU107
 480 0022 D0F88010 		ldr	r1, [r0, #128]
 481              		.loc 1 300 51 view .LVU108
 482 0026 1A43     		orrs	r2, r2, r3
 483              	.LVL19:
 484              		.loc 1 300 31 view .LVU109
 485 0028 0A43     		orrs	r2, r2, r1
 486 002a C0F88020 		str	r2, [r0, #128]
 301:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 487              		.loc 1 301 1 view .LVU110
 488 002e 7047     		bx	lr
 489              		.cfi_endproc
 490              	.LFE126:
 492              		.section	.text.adc_oversample_mode_enable,"ax",%progbits
 493              		.align	1
 494              		.global	adc_oversample_mode_enable
 495              		.syntax unified
 496              		.thumb
 497              		.thumb_func
 498              		.fpu fpv4-sp-d16
 500              	adc_oversample_mode_enable:
 501              	.LVL20:
 502              	.LFB127:
 302:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 303:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      enable ADC oversample mode 
 305:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
ARM GAS  /tmp/cc555iLt.s 			page 15


 306:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 309:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_oversample_mode_enable(uint32_t adc_periph)
 310:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 503              		.loc 1 310 1 is_stmt 1 view -0
 504              		.cfi_startproc
 505              		@ args = 0, pretend = 0, frame = 0
 506              		@ frame_needed = 0, uses_anonymous_args = 0
 507              		@ link register save eliminated.
 311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= ADC_OVSAMPCTL_OVSEN;
 508              		.loc 1 311 5 view .LVU112
 509              		.loc 1 311 31 is_stmt 0 view .LVU113
 510 0000 D0F88030 		ldr	r3, [r0, #128]
 511 0004 43F00103 		orr	r3, r3, #1
 512 0008 C0F88030 		str	r3, [r0, #128]
 312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 513              		.loc 1 312 1 view .LVU114
 514 000c 7047     		bx	lr
 515              		.cfi_endproc
 516              	.LFE127:
 518              		.section	.text.adc_oversample_mode_disable,"ax",%progbits
 519              		.align	1
 520              		.global	adc_oversample_mode_disable
 521              		.syntax unified
 522              		.thumb
 523              		.thumb_func
 524              		.fpu fpv4-sp-d16
 526              	adc_oversample_mode_disable:
 527              	.LVL21:
 528              	.LFB128:
 313:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 314:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 315:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      disable ADC oversample mode 
 316:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 317:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 318:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 319:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_oversample_mode_disable(uint32_t adc_periph)
 321:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 529              		.loc 1 321 1 is_stmt 1 view -0
 530              		.cfi_startproc
 531              		@ args = 0, pretend = 0, frame = 0
 532              		@ frame_needed = 0, uses_anonymous_args = 0
 533              		@ link register save eliminated.
 322:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_OVSEN);
 534              		.loc 1 322 5 view .LVU116
 535              		.loc 1 322 31 is_stmt 0 view .LVU117
 536 0000 D0F88030 		ldr	r3, [r0, #128]
 537 0004 23F00103 		bic	r3, r3, #1
 538 0008 C0F88030 		str	r3, [r0, #128]
 323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 539              		.loc 1 323 1 view .LVU118
 540 000c 7047     		bx	lr
 541              		.cfi_endproc
 542              	.LFE128:
 544              		.section	.text.adc_dma_mode_enable,"ax",%progbits
ARM GAS  /tmp/cc555iLt.s 			page 16


 545              		.align	1
 546              		.global	adc_dma_mode_enable
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 550              		.fpu fpv4-sp-d16
 552              	adc_dma_mode_enable:
 553              	.LVL22:
 554              	.LFB129:
 324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 325:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 326:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      enable DMA request 
 327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 330:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 331:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_dma_mode_enable(uint32_t adc_periph)
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 555              		.loc 1 332 1 is_stmt 1 view -0
 556              		.cfi_startproc
 557              		@ args = 0, pretend = 0, frame = 0
 558              		@ frame_needed = 0, uses_anonymous_args = 0
 559              		@ link register save eliminated.
 333:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* enable DMA request */
 334:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t)(ADC_CTL1_DMA);
 560              		.loc 1 334 5 view .LVU120
 561              		.loc 1 334 26 is_stmt 0 view .LVU121
 562 0000 8368     		ldr	r3, [r0, #8]
 563 0002 43F48073 		orr	r3, r3, #256
 564 0006 8360     		str	r3, [r0, #8]
 335:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 565              		.loc 1 335 1 view .LVU122
 566 0008 7047     		bx	lr
 567              		.cfi_endproc
 568              	.LFE129:
 570              		.section	.text.adc_dma_mode_disable,"ax",%progbits
 571              		.align	1
 572              		.global	adc_dma_mode_disable
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 576              		.fpu fpv4-sp-d16
 578              	adc_dma_mode_disable:
 579              	.LVL23:
 580              	.LFB130:
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 337:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 338:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      disable DMA request 
 339:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 340:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 341:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 342:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 343:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_dma_mode_disable(uint32_t adc_periph)
 344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 581              		.loc 1 344 1 is_stmt 1 view -0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc555iLt.s 			page 17


 584              		@ frame_needed = 0, uses_anonymous_args = 0
 585              		@ link register save eliminated.
 345:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* disable DMA request */
 346:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DMA);
 586              		.loc 1 346 5 view .LVU124
 587              		.loc 1 346 26 is_stmt 0 view .LVU125
 588 0000 8368     		ldr	r3, [r0, #8]
 589 0002 23F48073 		bic	r3, r3, #256
 590 0006 8360     		str	r3, [r0, #8]
 347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 591              		.loc 1 347 1 view .LVU126
 592 0008 7047     		bx	lr
 593              		.cfi_endproc
 594              	.LFE130:
 596              		.section	.text.adc_discontinuous_mode_config,"ax",%progbits
 597              		.align	1
 598              		.global	adc_discontinuous_mode_config
 599              		.syntax unified
 600              		.thumb
 601              		.thumb_func
 602              		.fpu fpv4-sp-d16
 604              	adc_discontinuous_mode_config:
 605              	.LVL24:
 606              	.LFB131:
 348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      configure ADC discontinuous mode 
 351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 353:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 354:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 356:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_CHANNEL_DISCON_DISABLE: disable discontinuous mode of regular & inserted chan
 357:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  length: number of conversions in discontinuous mode,the number can be 1..8
 358:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                         for regular channel ,the number has no effect for inserted channel
 359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 360:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 361:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_discontinuous_mode_config(uint32_t adc_periph, uint8_t adc_channel_group, uint8_t length)
 363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 607              		.loc 1 363 1 is_stmt 1 view -0
 608              		.cfi_startproc
 609              		@ args = 0, pretend = 0, frame = 0
 610              		@ frame_needed = 0, uses_anonymous_args = 0
 611              		@ link register save eliminated.
 364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* disable discontinuous mode of regular & inserted channel */
 365:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)(ADC_CTL0_DISRC | ADC_CTL0_DISIC));
 612              		.loc 1 365 5 view .LVU128
 613              		.loc 1 365 26 is_stmt 0 view .LVU129
 614 0000 4368     		ldr	r3, [r0, #4]
 615 0002 23F4C053 		bic	r3, r3, #6144
 616 0006 4360     		str	r3, [r0, #4]
 366:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     switch(adc_channel_group){
 617              		.loc 1 366 5 is_stmt 1 view .LVU130
 618 0008 0129     		cmp	r1, #1
 619 000a 02D0     		beq	.L44
 620 000c 0229     		cmp	r1, #2
ARM GAS  /tmp/cc555iLt.s 			page 18


 621 000e 0FD0     		beq	.L45
 622 0010 7047     		bx	lr
 623              	.L44:
 367:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_REGULAR_CHANNEL:
 368:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* config the number of conversions in discontinuous mode */
 369:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_DISNUM);
 624              		.loc 1 369 9 view .LVU131
 625              		.loc 1 369 30 is_stmt 0 view .LVU132
 626 0012 4368     		ldr	r3, [r0, #4]
 627 0014 23F46043 		bic	r3, r3, #57344
 628 0018 4360     		str	r3, [r0, #4]
 370:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL0(adc_periph) |= CTL0_DISNUM(((uint32_t)length - ADC_CHANNEL_LENGTH_SUBTRACT_ONE));
 629              		.loc 1 370 9 is_stmt 1 view .LVU133
 630              		.loc 1 370 30 is_stmt 0 view .LVU134
 631 001a 4368     		ldr	r3, [r0, #4]
 632              		.loc 1 370 33 view .LVU135
 633 001c 013A     		subs	r2, r2, #1
 634              	.LVL25:
 635              		.loc 1 370 33 view .LVU136
 636 001e 5203     		lsls	r2, r2, #13
 637 0020 92B2     		uxth	r2, r2
 638              		.loc 1 370 30 view .LVU137
 639 0022 1A43     		orrs	r2, r2, r3
 640 0024 4260     		str	r2, [r0, #4]
 371:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* enable regular channel group discontinuous mode */
 372:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)ADC_CTL0_DISRC;
 641              		.loc 1 372 9 is_stmt 1 view .LVU138
 642              		.loc 1 372 30 is_stmt 0 view .LVU139
 643 0026 4368     		ldr	r3, [r0, #4]
 644 0028 43F40063 		orr	r3, r3, #2048
 645 002c 4360     		str	r3, [r0, #4]
 373:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 646              		.loc 1 373 9 is_stmt 1 view .LVU140
 647 002e 7047     		bx	lr
 648              	.LVL26:
 649              	.L45:
 374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INSERTED_CHANNEL:
 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* enable inserted channel group discontinuous mode */
 376:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)ADC_CTL0_DISIC;
 650              		.loc 1 376 9 view .LVU141
 651              		.loc 1 376 30 is_stmt 0 view .LVU142
 652 0030 4368     		ldr	r3, [r0, #4]
 653 0032 43F48053 		orr	r3, r3, #4096
 654 0036 4360     		str	r3, [r0, #4]
 377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 655              		.loc 1 377 9 is_stmt 1 view .LVU143
 378:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_CHANNEL_DISCON_DISABLE:
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* disable discontinuous mode of regular & inserted channel */
 380:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     default:
 381:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 656              		.loc 1 383 1 is_stmt 0 view .LVU144
 657 0038 7047     		bx	lr
 658              		.cfi_endproc
 659              	.LFE131:
 661              		.section	.text.adc_channel_length_config,"ax",%progbits
ARM GAS  /tmp/cc555iLt.s 			page 19


 662              		.align	1
 663              		.global	adc_channel_length_config
 664              		.syntax unified
 665              		.thumb
 666              		.thumb_func
 667              		.fpu fpv4-sp-d16
 669              	adc_channel_length_config:
 670              	.LVL27:
 671              	.LFB132:
 384:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 386:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      configure the length of regular channel group or inserted channel group
 387:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 388:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 389:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 390:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 391:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 392:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  length: the length of the channel
 393:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                         regular channel 1-16
 394:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                         inserted channel 1-4
 395:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 396:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 397:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 398:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_channel_length_config(uint32_t adc_periph, uint8_t adc_channel_group, uint32_t length)
 399:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 672              		.loc 1 399 1 is_stmt 1 view -0
 673              		.cfi_startproc
 674              		@ args = 0, pretend = 0, frame = 0
 675              		@ frame_needed = 0, uses_anonymous_args = 0
 676              		@ link register save eliminated.
 400:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     switch(adc_channel_group){
 677              		.loc 1 400 5 view .LVU146
 678 0000 0129     		cmp	r1, #1
 679 0002 02D0     		beq	.L48
 680 0004 0229     		cmp	r1, #2
 681 0006 0CD0     		beq	.L49
 682 0008 7047     		bx	lr
 683              	.L48:
 401:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_REGULAR_CHANNEL:
 402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* configure the length of regular channel group */
 403:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_RSQ0(adc_periph) &= ~((uint32_t)ADC_RSQ0_RL);
 684              		.loc 1 403 9 view .LVU147
 685              		.loc 1 403 30 is_stmt 0 view .LVU148
 686 000a C36A     		ldr	r3, [r0, #44]
 687 000c 23F47003 		bic	r3, r3, #15728640
 688 0010 C362     		str	r3, [r0, #44]
 404:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_RSQ0(adc_periph) |= RSQ0_RL((uint32_t)(length-ADC_CHANNEL_LENGTH_SUBTRACT_ONE));
 689              		.loc 1 404 9 is_stmt 1 view .LVU149
 690              		.loc 1 404 30 is_stmt 0 view .LVU150
 691 0012 C36A     		ldr	r3, [r0, #44]
 692              		.loc 1 404 33 view .LVU151
 693 0014 013A     		subs	r2, r2, #1
 694              	.LVL28:
 695              		.loc 1 404 33 view .LVU152
 696 0016 1205     		lsls	r2, r2, #20
 697              	.LVL29:
 698              		.loc 1 404 33 view .LVU153
ARM GAS  /tmp/cc555iLt.s 			page 20


 699 0018 02F47002 		and	r2, r2, #15728640
 700              		.loc 1 404 30 view .LVU154
 701 001c 1A43     		orrs	r2, r2, r3
 702 001e C262     		str	r2, [r0, #44]
 405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 703              		.loc 1 405 9 is_stmt 1 view .LVU155
 704 0020 7047     		bx	lr
 705              	.LVL30:
 706              	.L49:
 406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INSERTED_CHANNEL:
 407:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* configure the length of inserted channel group */
 408:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_ISQ(adc_periph) &= ~((uint32_t)ADC_ISQ_IL);
 707              		.loc 1 408 9 view .LVU156
 708              		.loc 1 408 29 is_stmt 0 view .LVU157
 709 0022 836B     		ldr	r3, [r0, #56]
 710 0024 23F44013 		bic	r3, r3, #3145728
 711 0028 8363     		str	r3, [r0, #56]
 409:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_ISQ(adc_periph) |= ISQ_IL((uint32_t)(length-ADC_CHANNEL_LENGTH_SUBTRACT_ONE));
 712              		.loc 1 409 9 is_stmt 1 view .LVU158
 713              		.loc 1 409 29 is_stmt 0 view .LVU159
 714 002a 836B     		ldr	r3, [r0, #56]
 715              		.loc 1 409 32 view .LVU160
 716 002c 013A     		subs	r2, r2, #1
 717              	.LVL31:
 718              		.loc 1 409 32 view .LVU161
 719 002e 1205     		lsls	r2, r2, #20
 720              	.LVL32:
 721              		.loc 1 409 32 view .LVU162
 722 0030 02F44012 		and	r2, r2, #3145728
 723              		.loc 1 409 29 view .LVU163
 724 0034 1A43     		orrs	r2, r2, r3
 725 0036 8263     		str	r2, [r0, #56]
 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 726              		.loc 1 410 9 is_stmt 1 view .LVU164
 411:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     default:
 412:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 727              		.loc 1 414 1 is_stmt 0 view .LVU165
 728 0038 7047     		bx	lr
 729              		.cfi_endproc
 730              	.LFE132:
 732              		.section	.text.adc_regular_channel_config,"ax",%progbits
 733              		.align	1
 734              		.global	adc_regular_channel_config
 735              		.syntax unified
 736              		.thumb
 737              		.thumb_func
 738              		.fpu fpv4-sp-d16
 740              	adc_regular_channel_config:
 741              	.LVL33:
 742              	.LFB133:
 415:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 416:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 417:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      configure ADC regular channel 
 418:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 419:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  rank: the regular group sequence rank,this parameter must be between 0 to 15
ARM GAS  /tmp/cc555iLt.s 			page 21


 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 421:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 422:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_CHANNEL_x(x=0..17)(x=16 and x=17 are only for ADC0): ADC Channelx 
 423:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  sample_time: the sample time value
 424:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 425:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_1POINT5: 1.5 cycles
 426:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_7POINT5: 7.5 cycles
 427:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_13POINT5: 13.5 cycles
 428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_28POINT5: 28.5 cycles
 429:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_41POINT5: 41.5 cycles
 430:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_55POINT5: 55.5 cycles
 431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_71POINT5: 71.5 cycles
 432:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
 433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 434:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_regular_channel_config(uint32_t adc_periph , uint8_t rank , uint8_t adc_channel , uint32_t
 437:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 743              		.loc 1 437 1 is_stmt 1 view -0
 744              		.cfi_startproc
 745              		@ args = 0, pretend = 0, frame = 0
 746              		@ frame_needed = 0, uses_anonymous_args = 0
 747              		@ link register save eliminated.
 748              		.loc 1 437 1 is_stmt 0 view .LVU167
 749 0000 10B4     		push	{r4}
 750              		.cfi_def_cfa_offset 4
 751              		.cfi_offset 4, -4
 438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t rsq,sampt;
 752              		.loc 1 438 5 is_stmt 1 view .LVU168
 439:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     
 440:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* ADC regular sequence config */
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(rank < ADC_REGULAR_CHANNEL_RANK_SIX){
 753              		.loc 1 441 5 view .LVU169
 754              		.loc 1 441 7 is_stmt 0 view .LVU170
 755 0002 0529     		cmp	r1, #5
 756 0004 1FD8     		bhi	.L52
 442:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the regular group sequence rank is smaller than six */
 443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rsq = ADC_RSQ2(adc_periph);
 757              		.loc 1 443 9 is_stmt 1 view .LVU171
 758              		.loc 1 443 13 is_stmt 0 view .LVU172
 759 0006 446B     		ldr	r4, [r0, #52]
 760              	.LVL34:
 444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rsq &=  ~((uint32_t)(ADC_RSQX_RSQN << (ADC_REGULAR_CHANNEL_RANK_LENGTH*rank)));
 761              		.loc 1 444 9 is_stmt 1 view .LVU173
 762              		.loc 1 444 79 is_stmt 0 view .LVU174
 763 0008 01EB8101 		add	r1, r1, r1, lsl #2
 764              	.LVL35:
 765              		.loc 1 444 19 view .LVU175
 766 000c 4FF01F0C 		mov	ip, #31
 767 0010 0CFA01FC 		lsl	ip, ip, r1
 768              		.loc 1 444 13 view .LVU176
 769 0014 24EA0C0C 		bic	ip, r4, ip
 770              	.LVL36:
 445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 446:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_REGULAR_CHANNEL_RANK_LENGTH*rank));
 771              		.loc 1 446 9 is_stmt 1 view .LVU177
 772              		.loc 1 446 39 is_stmt 0 view .LVU178
ARM GAS  /tmp/cc555iLt.s 			page 22


 773 0018 02FA01F1 		lsl	r1, r2, r1
 774              		.loc 1 446 13 view .LVU179
 775 001c 41EA0C01 		orr	r1, r1, ip
 776              	.LVL37:
 447:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_RSQ2(adc_periph) = rsq;
 777              		.loc 1 447 9 is_stmt 1 view .LVU180
 778              		.loc 1 447 30 is_stmt 0 view .LVU181
 779 0020 4163     		str	r1, [r0, #52]
 780              	.LVL38:
 781              	.L53:
 448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else if(rank < ADC_REGULAR_CHANNEL_RANK_TWELVE){
 449:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the regular group sequence rank is smaller than twelve */
 450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rsq = ADC_RSQ1(adc_periph);
 451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHA
 452:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 453:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHANNEL
 454:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else if(rank < ADC_REGULAR_CHANNEL_RANK_SIXTEEN){
 456:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the regular group sequence rank is smaller than sixteen */
 457:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rsq = ADC_RSQ0(adc_periph);
 458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHA
 459:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHANNEL
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 462:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else{
 463:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 782              		.loc 1 463 5 is_stmt 1 view .LVU182
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     
 465:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* ADC sampling time config */
 466:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(adc_channel < ADC_CHANNEL_SAMPLE_TEN){
 783              		.loc 1 466 5 view .LVU183
 784              		.loc 1 466 7 is_stmt 0 view .LVU184
 785 0022 092A     		cmp	r2, #9
 786 0024 31D8     		bhi	.L55
 467:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the regular group sequence rank is smaller than ten */
 468:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt = ADC_SAMPT1(adc_periph);
 787              		.loc 1 468 9 is_stmt 1 view .LVU185
 788              		.loc 1 468 15 is_stmt 0 view .LVU186
 789 0026 0169     		ldr	r1, [r0, #16]
 790              	.LVL39:
 469:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*adc_channel)));
 791              		.loc 1 469 9 is_stmt 1 view .LVU187
 792              		.loc 1 469 76 is_stmt 0 view .LVU188
 793 0028 02EB4202 		add	r2, r2, r2, lsl #1
 794              	.LVL40:
 795              		.loc 1 469 20 view .LVU189
 796 002c 4FF0070C 		mov	ip, #7
 797 0030 0CFA02FC 		lsl	ip, ip, r2
 798              		.loc 1 469 15 view .LVU190
 799 0034 21EA0C01 		bic	r1, r1, ip
 800              	.LVL41:
 470:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* channel sample time set*/
 471:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt |= (uint32_t)(sample_time << (ADC_CHANNEL_SAMPLE_LENGTH*adc_channel));
 801              		.loc 1 471 9 is_stmt 1 view .LVU191
 802              		.loc 1 471 41 is_stmt 0 view .LVU192
 803 0038 03FA02F2 		lsl	r2, r3, r2
 804              		.loc 1 471 15 view .LVU193
ARM GAS  /tmp/cc555iLt.s 			page 23


 805 003c 0A43     		orrs	r2, r2, r1
 806              	.LVL42:
 472:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_SAMPT1(adc_periph) = sampt;
 807              		.loc 1 472 9 is_stmt 1 view .LVU194
 808              		.loc 1 472 32 is_stmt 0 view .LVU195
 809 003e 0261     		str	r2, [r0, #16]
 810              	.LVL43:
 811              	.L51:
 473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else if(adc_channel < ADC_CHANNEL_SAMPLE_EIGHTEEN){
 474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the regular group sequence rank is smaller than eighteen */
 475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNE
 477:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* channel sample time set*/
 478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt |= (uint32_t)(sample_time << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNEL_SAMP
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else{
 481:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 482:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 812              		.loc 1 482 1 view .LVU196
 813 0040 5DF8044B 		ldr	r4, [sp], #4
 814              		.cfi_remember_state
 815              		.cfi_restore 4
 816              		.cfi_def_cfa_offset 0
 817 0044 7047     		bx	lr
 818              	.LVL44:
 819              	.L52:
 820              		.cfi_restore_state
 448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the regular group sequence rank is smaller than twelve */
 821              		.loc 1 448 11 is_stmt 1 view .LVU197
 448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the regular group sequence rank is smaller than twelve */
 822              		.loc 1 448 13 is_stmt 0 view .LVU198
 823 0046 0B29     		cmp	r1, #11
 824 0048 0ED8     		bhi	.L54
 450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHA
 825              		.loc 1 450 9 is_stmt 1 view .LVU199
 450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHA
 826              		.loc 1 450 13 is_stmt 0 view .LVU200
 827 004a 046B     		ldr	r4, [r0, #48]
 828              	.LVL45:
 451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 829              		.loc 1 451 9 is_stmt 1 view .LVU201
 451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 830              		.loc 1 451 84 is_stmt 0 view .LVU202
 831 004c 0639     		subs	r1, r1, #6
 832              	.LVL46:
 451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 833              		.loc 1 451 78 view .LVU203
 834 004e 01EB8101 		add	r1, r1, r1, lsl #2
 451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 835              		.loc 1 451 18 view .LVU204
 836 0052 4FF01F0C 		mov	ip, #31
 837 0056 0CFA01FC 		lsl	ip, ip, r1
 451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 838              		.loc 1 451 13 view .LVU205
 839 005a 24EA0C04 		bic	r4, r4, ip
 840              	.LVL47:
 453:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
ARM GAS  /tmp/cc555iLt.s 			page 24


 841              		.loc 1 453 9 is_stmt 1 view .LVU206
 453:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 842              		.loc 1 453 39 is_stmt 0 view .LVU207
 843 005e 02FA01F1 		lsl	r1, r2, r1
 453:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 844              		.loc 1 453 13 view .LVU208
 845 0062 2143     		orrs	r1, r1, r4
 846              	.LVL48:
 454:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else if(rank < ADC_REGULAR_CHANNEL_RANK_SIXTEEN){
 847              		.loc 1 454 9 is_stmt 1 view .LVU209
 454:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else if(rank < ADC_REGULAR_CHANNEL_RANK_SIXTEEN){
 848              		.loc 1 454 30 is_stmt 0 view .LVU210
 849 0064 0163     		str	r1, [r0, #48]
 850 0066 DCE7     		b	.L53
 851              	.LVL49:
 852              	.L54:
 455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the regular group sequence rank is smaller than sixteen */
 853              		.loc 1 455 11 is_stmt 1 view .LVU211
 455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the regular group sequence rank is smaller than sixteen */
 854              		.loc 1 455 13 is_stmt 0 view .LVU212
 855 0068 0F29     		cmp	r1, #15
 856 006a DAD8     		bhi	.L53
 457:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHA
 857              		.loc 1 457 9 is_stmt 1 view .LVU213
 457:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHA
 858              		.loc 1 457 13 is_stmt 0 view .LVU214
 859 006c C46A     		ldr	r4, [r0, #44]
 860              	.LVL50:
 458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 861              		.loc 1 458 9 is_stmt 1 view .LVU215
 458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 862              		.loc 1 458 84 is_stmt 0 view .LVU216
 863 006e 0C39     		subs	r1, r1, #12
 864              	.LVL51:
 458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 865              		.loc 1 458 78 view .LVU217
 866 0070 01EB8101 		add	r1, r1, r1, lsl #2
 458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 867              		.loc 1 458 18 view .LVU218
 868 0074 4FF01F0C 		mov	ip, #31
 869 0078 0CFA01FC 		lsl	ip, ip, r1
 458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 870              		.loc 1 458 13 view .LVU219
 871 007c 24EA0C04 		bic	r4, r4, ip
 872              	.LVL52:
 460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 873              		.loc 1 460 9 is_stmt 1 view .LVU220
 460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 874              		.loc 1 460 39 is_stmt 0 view .LVU221
 875 0080 02FA01F1 		lsl	r1, r2, r1
 460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 876              		.loc 1 460 13 view .LVU222
 877 0084 2143     		orrs	r1, r1, r4
 878              	.LVL53:
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else{
 879              		.loc 1 461 9 is_stmt 1 view .LVU223
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else{
ARM GAS  /tmp/cc555iLt.s 			page 25


 880              		.loc 1 461 30 is_stmt 0 view .LVU224
 881 0086 C162     		str	r1, [r0, #44]
 882 0088 CBE7     		b	.L53
 883              	.LVL54:
 884              	.L55:
 473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the regular group sequence rank is smaller than eighteen */
 885              		.loc 1 473 11 is_stmt 1 view .LVU225
 473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the regular group sequence rank is smaller than eighteen */
 886              		.loc 1 473 13 is_stmt 0 view .LVU226
 887 008a 112A     		cmp	r2, #17
 888 008c D8D8     		bhi	.L51
 475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNE
 889              		.loc 1 475 9 is_stmt 1 view .LVU227
 475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNE
 890              		.loc 1 475 15 is_stmt 0 view .LVU228
 891 008e C168     		ldr	r1, [r0, #12]
 892              	.LVL55:
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* channel sample time set*/
 893              		.loc 1 476 9 is_stmt 1 view .LVU229
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* channel sample time set*/
 894              		.loc 1 476 89 is_stmt 0 view .LVU230
 895 0090 0A3A     		subs	r2, r2, #10
 896              	.LVL56:
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* channel sample time set*/
 897              		.loc 1 476 76 view .LVU231
 898 0092 02EB4202 		add	r2, r2, r2, lsl #1
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* channel sample time set*/
 899              		.loc 1 476 20 view .LVU232
 900 0096 0724     		movs	r4, #7
 901 0098 9440     		lsls	r4, r4, r2
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* channel sample time set*/
 902              		.loc 1 476 15 view .LVU233
 903 009a 21EA0401 		bic	r1, r1, r4
 904              	.LVL57:
 478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 905              		.loc 1 478 9 is_stmt 1 view .LVU234
 478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 906              		.loc 1 478 41 is_stmt 0 view .LVU235
 907 009e 9340     		lsls	r3, r3, r2
 908              	.LVL58:
 478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 909              		.loc 1 478 15 view .LVU236
 910 00a0 0B43     		orrs	r3, r3, r1
 911              	.LVL59:
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else{
 912              		.loc 1 479 9 is_stmt 1 view .LVU237
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else{
 913              		.loc 1 479 32 is_stmt 0 view .LVU238
 914 00a2 C360     		str	r3, [r0, #12]
 481:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 915              		.loc 1 481 5 is_stmt 1 view .LVU239
 916              		.loc 1 482 1 is_stmt 0 view .LVU240
 917 00a4 CCE7     		b	.L51
 918              		.cfi_endproc
 919              	.LFE133:
 921              		.section	.text.adc_inserted_channel_config,"ax",%progbits
 922              		.align	1
ARM GAS  /tmp/cc555iLt.s 			page 26


 923              		.global	adc_inserted_channel_config
 924              		.syntax unified
 925              		.thumb
 926              		.thumb_func
 927              		.fpu fpv4-sp-d16
 929              	adc_inserted_channel_config:
 930              	.LVL60:
 931              	.LFB134:
 483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 484:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 485:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      configure ADC inserted channel 
 486:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 487:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  rank: the inserted group sequencer rank,this parameter must be between 0 to 3
 488:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 489:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 490:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_CHANNEL_x(x=0..17)(x=16 and x=17 are only for ADC0): ADC Channelx
 491:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  sample_time: The sample time value
 492:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 493:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_1POINT5: 1.5 cycles
 494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_7POINT5: 7.5 cycles
 495:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_13POINT5: 13.5 cycles
 496:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_28POINT5: 28.5 cycles
 497:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_41POINT5: 41.5 cycles
 498:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_55POINT5: 55.5 cycles
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_71POINT5: 71.5 cycles
 500:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
 501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_inserted_channel_config(uint32_t adc_periph , uint8_t rank , uint8_t adc_channel , uint32_
 505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 932              		.loc 1 505 1 is_stmt 1 view -0
 933              		.cfi_startproc
 934              		@ args = 0, pretend = 0, frame = 0
 935              		@ frame_needed = 0, uses_anonymous_args = 0
 936              		@ link register save eliminated.
 937              		.loc 1 505 1 is_stmt 0 view .LVU242
 938 0000 30B4     		push	{r4, r5}
 939              		.cfi_def_cfa_offset 8
 940              		.cfi_offset 4, -8
 941              		.cfi_offset 5, -4
 506:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint8_t inserted_length;
 942              		.loc 1 506 5 is_stmt 1 view .LVU243
 507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t isq,sampt;
 943              		.loc 1 507 5 view .LVU244
 508:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     
 509:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* get inserted channel group length */
 510:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ(adc_periph) , 20U , 21U);
 944              		.loc 1 510 5 view .LVU245
 945              		.loc 1 510 32 is_stmt 0 view .LVU246
 946 0002 856B     		ldr	r5, [r0, #56]
 947              	.LVL61:
 511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* the channel number is written to these bits to select a channel as the nth conversion in the
 512:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     isq = ADC_ISQ(adc_periph);
 948              		.loc 1 512 5 is_stmt 1 view .LVU247
 949              		.loc 1 512 9 is_stmt 0 view .LVU248
 950 0004 846B     		ldr	r4, [r0, #56]
ARM GAS  /tmp/cc555iLt.s 			page 27


 951              	.LVL62:
 513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     isq &= ~((uint32_t)(ADC_ISQ_ISQN << (5U * ((3 + rank) - inserted_length))));
 952              		.loc 1 513 5 is_stmt 1 view .LVU249
 953              		.loc 1 513 51 is_stmt 0 view .LVU250
 954 0006 0331     		adds	r1, r1, #3
 955              	.LVL63:
 956              		.loc 1 513 59 view .LVU251
 957 0008 C5F30155 		ubfx	r5, r5, #20, #2
 958              	.LVL64:
 959              		.loc 1 513 59 view .LVU252
 960 000c 491B     		subs	r1, r1, r5
 961              		.loc 1 513 45 view .LVU253
 962 000e 01EB8101 		add	r1, r1, r1, lsl #2
 963              		.loc 1 513 14 view .LVU254
 964 0012 4FF01F0C 		mov	ip, #31
 965 0016 0CFA01FC 		lsl	ip, ip, r1
 966              		.loc 1 513 9 view .LVU255
 967 001a 24EA0C04 		bic	r4, r4, ip
 968              	.LVL65:
 514:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     isq |= ((uint32_t)adc_channel << (5U * ((3 + rank) - inserted_length)));
 969              		.loc 1 514 5 is_stmt 1 view .LVU256
 970              		.loc 1 514 35 is_stmt 0 view .LVU257
 971 001e 02FA01F1 		lsl	r1, r2, r1
 972              		.loc 1 514 9 view .LVU258
 973 0022 2143     		orrs	r1, r1, r4
 974              	.LVL66:
 515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_ISQ(adc_periph) = isq;
 975              		.loc 1 515 5 is_stmt 1 view .LVU259
 976              		.loc 1 515 25 is_stmt 0 view .LVU260
 977 0024 8163     		str	r1, [r0, #56]
 516:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 517:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* ADC sampling time config */  
 518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(adc_channel < ADC_CHANNEL_SAMPLE_TEN){
 978              		.loc 1 518 5 is_stmt 1 view .LVU261
 979              		.loc 1 518 7 is_stmt 0 view .LVU262
 980 0026 092A     		cmp	r2, #9
 981 0028 0CD8     		bhi	.L59
 519:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the inserted group sequence rank is smaller than ten */
 520:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt = ADC_SAMPT1(adc_periph);
 982              		.loc 1 520 9 is_stmt 1 view .LVU263
 983              		.loc 1 520 15 is_stmt 0 view .LVU264
 984 002a 0169     		ldr	r1, [r0, #16]
 985              	.LVL67:
 521:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*adc_channel)));
 986              		.loc 1 521 9 is_stmt 1 view .LVU265
 987              		.loc 1 521 76 is_stmt 0 view .LVU266
 988 002c 02EB4202 		add	r2, r2, r2, lsl #1
 989              	.LVL68:
 990              		.loc 1 521 20 view .LVU267
 991 0030 0724     		movs	r4, #7
 992 0032 9440     		lsls	r4, r4, r2
 993              		.loc 1 521 15 view .LVU268
 994 0034 21EA0401 		bic	r1, r1, r4
 995              	.LVL69:
 522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* channel sample time set*/
 523:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt |= (uint32_t) sample_time << (ADC_CHANNEL_SAMPLE_LENGTH*adc_channel);
 996              		.loc 1 523 9 is_stmt 1 view .LVU269
ARM GAS  /tmp/cc555iLt.s 			page 28


 997              		.loc 1 523 41 is_stmt 0 view .LVU270
 998 0038 03FA02F2 		lsl	r2, r3, r2
 999              		.loc 1 523 15 view .LVU271
 1000 003c 0A43     		orrs	r2, r2, r1
 1001              	.LVL70:
 524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_SAMPT1(adc_periph) = sampt;
 1002              		.loc 1 524 9 is_stmt 1 view .LVU272
 1003              		.loc 1 524 32 is_stmt 0 view .LVU273
 1004 003e 0261     		str	r2, [r0, #16]
 1005              	.LVL71:
 1006              	.L58:
 525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else if(adc_channel < ADC_CHANNEL_SAMPLE_EIGHTEEN){
 526:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* the inserted group sequence rank is smaller than eighteen */
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNE
 529:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* channel sample time set*/
 530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt |= ((uint32_t)sample_time << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNEL_SAMP
 531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 532:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else{
 533:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1007              		.loc 1 534 1 view .LVU274
 1008 0040 30BC     		pop	{r4, r5}
 1009              		.cfi_remember_state
 1010              		.cfi_restore 5
 1011              		.cfi_restore 4
 1012              		.cfi_def_cfa_offset 0
 1013 0042 7047     		bx	lr
 1014              	.LVL72:
 1015              	.L59:
 1016              		.cfi_restore_state
 525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else if(adc_channel < ADC_CHANNEL_SAMPLE_EIGHTEEN){
 1017              		.loc 1 525 11 is_stmt 1 view .LVU275
 525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else if(adc_channel < ADC_CHANNEL_SAMPLE_EIGHTEEN){
 1018              		.loc 1 525 13 is_stmt 0 view .LVU276
 1019 0044 112A     		cmp	r2, #17
 1020 0046 FBD8     		bhi	.L58
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNE
 1021              		.loc 1 527 9 is_stmt 1 view .LVU277
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNE
 1022              		.loc 1 527 15 is_stmt 0 view .LVU278
 1023 0048 C168     		ldr	r1, [r0, #12]
 1024              	.LVL73:
 528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* channel sample time set*/
 1025              		.loc 1 528 9 is_stmt 1 view .LVU279
 528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* channel sample time set*/
 1026              		.loc 1 528 89 is_stmt 0 view .LVU280
 1027 004a 0A3A     		subs	r2, r2, #10
 1028              	.LVL74:
 528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* channel sample time set*/
 1029              		.loc 1 528 76 view .LVU281
 1030 004c 02EB4202 		add	r2, r2, r2, lsl #1
 528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* channel sample time set*/
 1031              		.loc 1 528 20 view .LVU282
 1032 0050 0724     		movs	r4, #7
 1033 0052 9440     		lsls	r4, r4, r2
 528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* channel sample time set*/
ARM GAS  /tmp/cc555iLt.s 			page 29


 1034              		.loc 1 528 15 view .LVU283
 1035 0054 21EA0401 		bic	r1, r1, r4
 1036              	.LVL75:
 530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1037              		.loc 1 530 9 is_stmt 1 view .LVU284
 530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1038              		.loc 1 530 41 is_stmt 0 view .LVU285
 1039 0058 9340     		lsls	r3, r3, r2
 1040              	.LVL76:
 530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1041              		.loc 1 530 15 view .LVU286
 1042 005a 0B43     		orrs	r3, r3, r1
 1043              	.LVL77:
 531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else{
 1044              		.loc 1 531 9 is_stmt 1 view .LVU287
 531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else{
 1045              		.loc 1 531 32 is_stmt 0 view .LVU288
 1046 005c C360     		str	r3, [r0, #12]
 1047              	.LVL78:
 533:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1048              		.loc 1 533 5 is_stmt 1 view .LVU289
 1049              		.loc 1 534 1 is_stmt 0 view .LVU290
 1050 005e EFE7     		b	.L58
 1051              		.cfi_endproc
 1052              	.LFE134:
 1054              		.section	.text.adc_inserted_channel_offset_config,"ax",%progbits
 1055              		.align	1
 1056              		.global	adc_inserted_channel_offset_config
 1057              		.syntax unified
 1058              		.thumb
 1059              		.thumb_func
 1060              		.fpu fpv4-sp-d16
 1062              	adc_inserted_channel_offset_config:
 1063              	.LVL79:
 1064              	.LFB135:
 535:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 537:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      configure ADC inserted channel offset 
 538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 539:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  inserted_channel : insert channel select
 540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_0: inserted channel0
 542:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_1: inserted channel1
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_2: inserted channel2
 544:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_3: inserted channel3
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  offset : the offset data
 546:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 549:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_inserted_channel_offset_config(uint32_t adc_periph , uint8_t inserted_channel , uint16_t o
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1065              		.loc 1 550 1 is_stmt 1 view -0
 1066              		.cfi_startproc
 1067              		@ args = 0, pretend = 0, frame = 0
 1068              		@ frame_needed = 0, uses_anonymous_args = 0
 1069              		@ link register save eliminated.
 551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint8_t inserted_length;
ARM GAS  /tmp/cc555iLt.s 			page 30


 1070              		.loc 1 551 5 view .LVU292
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t num = 0U;
 1071              		.loc 1 552 5 view .LVU293
 553:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     
 554:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ(adc_periph) , 20U , 21U);
 1072              		.loc 1 554 5 view .LVU294
 1073              		.loc 1 554 32 is_stmt 0 view .LVU295
 1074 0000 836B     		ldr	r3, [r0, #56]
 1075              	.LVL80:
 555:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     num = ((uint32_t)ADC_OFFSET_LENGTH - ((uint32_t)inserted_length - (uint32_t)inserted_channel));
 1076              		.loc 1 555 5 is_stmt 1 view .LVU296
 1077              		.loc 1 555 9 is_stmt 0 view .LVU297
 1078 0002 0331     		adds	r1, r1, #3
 1079              	.LVL81:
 1080              		.loc 1 555 43 view .LVU298
 1081 0004 C3F30153 		ubfx	r3, r3, #20, #2
 1082              	.LVL82:
 1083              		.loc 1 555 9 view .LVU299
 1084 0008 C91A     		subs	r1, r1, r3
 1085              	.LVL83:
 556:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     
 557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(num <= ADC_OFFSET_LENGTH){
 1086              		.loc 1 557 5 is_stmt 1 view .LVU300
 1087              		.loc 1 557 7 is_stmt 0 view .LVU301
 1088 000a 0329     		cmp	r1, #3
 1089 000c 04D8     		bhi	.L62
 558:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* calculate the offset of the register */
 559:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         num = num * ADC_OFFSET_SHIFT_LENGTH;
 1090              		.loc 1 559 9 is_stmt 1 view .LVU302
 1091              	.LVL84:
 560:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* config the offset of the selected channels */
 561:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         REG32((adc_periph) + 0x14U + num) = IOFFX_IOFF((uint32_t)offset);
 1092              		.loc 1 561 9 view .LVU303
 1093 000e 1430     		adds	r0, r0, #20
 1094              	.LVL85:
 1095              		.loc 1 561 45 is_stmt 0 view .LVU304
 1096 0010 C2F30B02 		ubfx	r2, r2, #0, #12
 1097              	.LVL86:
 1098              		.loc 1 561 43 view .LVU305
 1099 0014 40F82120 		str	r2, [r0, r1, lsl #2]
 1100              	.LVL87:
 1101              	.L62:
 562:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }  
 563:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1102              		.loc 1 563 1 view .LVU306
 1103 0018 7047     		bx	lr
 1104              		.cfi_endproc
 1105              	.LFE135:
 1107              		.section	.text.adc_external_trigger_source_config,"ax",%progbits
 1108              		.align	1
 1109              		.global	adc_external_trigger_source_config
 1110              		.syntax unified
 1111              		.thumb
 1112              		.thumb_func
 1113              		.fpu fpv4-sp-d16
 1115              	adc_external_trigger_source_config:
 1116              	.LVL88:
ARM GAS  /tmp/cc555iLt.s 			page 31


 1117              	.LFB136:
 564:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 565:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 566:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      configure ADC external trigger source 
 567:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 568:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 569:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 570:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 572:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  external_trigger_source: regular or inserted group trigger source
 573:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 574:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 for regular channel:
 575:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T0_CH0: timer 0 CC0 event select 
 576:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T0_CH1: timer 0 CC1 event select 
 577:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T0_CH2: timer 0 CC2 event select 
 578:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T1_CH1: timer 1 CC1 event select 
 579:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T2_TRGO: timer 2 TRGO event select 
 580:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T3_CH3: timer 3 CC3 event select 
 581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T7_TRGO: timer 7 TRGO event select 
 582:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_EXTI_11 : external interrupt line 11 
 583:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_NONE: software trigger      
 584:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 for inserted channel:
 585:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T0_TRGO: timer 0 TRGO event select 
 586:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T0_CH3: timer 0 CC3 event select 
 587:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T1_TRGO: timer 1 TRGO event select 
 588:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T1_CH0: timer 1 CC0 event select 
 589:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T2_CH3: timer 2 CC3 event select 
 590:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T3_TRGO: timer 3 TRGO event select 
 591:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_EXTI_15: external interrupt line 15 
 592:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T7_CH3: timer 7 CC3 event select 
 593:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_NONE: software trigger      
 594:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 595:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 596:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 597:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_external_trigger_source_config(uint32_t adc_periph, uint8_t adc_channel_group, uint32_t ex
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {   
 1118              		.loc 1 598 1 is_stmt 1 view -0
 1119              		.cfi_startproc
 1120              		@ args = 0, pretend = 0, frame = 0
 1121              		@ frame_needed = 0, uses_anonymous_args = 0
 1122              		@ link register save eliminated.
 599:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     switch(adc_channel_group){
 1123              		.loc 1 599 5 view .LVU308
 1124 0000 0129     		cmp	r1, #1
 1125 0002 02D0     		beq	.L65
 1126 0004 0229     		cmp	r1, #2
 1127 0006 08D0     		beq	.L66
 1128 0008 7047     		bx	lr
 1129              	.L65:
 600:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_REGULAR_CHANNEL:
 601:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* configure ADC regular group external trigger source */
 602:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETSRC);
 1130              		.loc 1 602 9 view .LVU309
 1131              		.loc 1 602 30 is_stmt 0 view .LVU310
 1132 000a 8368     		ldr	r3, [r0, #8]
 1133 000c 23F46023 		bic	r3, r3, #917504
 1134 0010 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/cc555iLt.s 			page 32


 603:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 1135              		.loc 1 603 9 is_stmt 1 view .LVU311
 1136              		.loc 1 603 30 is_stmt 0 view .LVU312
 1137 0012 8368     		ldr	r3, [r0, #8]
 1138 0014 1A43     		orrs	r2, r2, r3
 1139              	.LVL89:
 1140              		.loc 1 603 30 view .LVU313
 1141 0016 8260     		str	r2, [r0, #8]
 604:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1142              		.loc 1 604 9 is_stmt 1 view .LVU314
 1143 0018 7047     		bx	lr
 1144              	.LVL90:
 1145              	.L66:
 605:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INSERTED_CHANNEL:
 606:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* configure ADC inserted group external trigger source */
 607:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETSIC);
 1146              		.loc 1 607 9 view .LVU315
 1147              		.loc 1 607 30 is_stmt 0 view .LVU316
 1148 001a 8368     		ldr	r3, [r0, #8]
 1149 001c 23F4E043 		bic	r3, r3, #28672
 1150 0020 8360     		str	r3, [r0, #8]
 608:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 1151              		.loc 1 608 9 is_stmt 1 view .LVU317
 1152              		.loc 1 608 30 is_stmt 0 view .LVU318
 1153 0022 8368     		ldr	r3, [r0, #8]
 1154 0024 1A43     		orrs	r2, r2, r3
 1155              	.LVL91:
 1156              		.loc 1 608 30 view .LVU319
 1157 0026 8260     		str	r2, [r0, #8]
 609:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1158              		.loc 1 609 9 is_stmt 1 view .LVU320
 610:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     default:
 611:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 612:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 613:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1159              		.loc 1 613 1 is_stmt 0 view .LVU321
 1160 0028 7047     		bx	lr
 1161              		.cfi_endproc
 1162              	.LFE136:
 1164              		.section	.text.adc_external_trigger_config,"ax",%progbits
 1165              		.align	1
 1166              		.global	adc_external_trigger_config
 1167              		.syntax unified
 1168              		.thumb
 1169              		.thumb_func
 1170              		.fpu fpv4-sp-d16
 1172              	adc_external_trigger_config:
 1173              	.LVL92:
 1174              	.LFB137:
 614:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 615:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 616:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      enable ADC external trigger 
 617:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 618:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 619:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 one or more parameters can be selected which are shown as below:
 620:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 621:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
ARM GAS  /tmp/cc555iLt.s 			page 33


 622:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 624:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 625:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 626:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_external_trigger_config(uint32_t adc_periph, uint8_t adc_channel_group, ControlStatus newv
 627:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1175              		.loc 1 627 1 is_stmt 1 view -0
 1176              		.cfi_startproc
 1177              		@ args = 0, pretend = 0, frame = 0
 1178              		@ frame_needed = 0, uses_anonymous_args = 0
 1179              		@ link register save eliminated.
 628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(newvalue){
 1180              		.loc 1 628 5 view .LVU323
 1181              		.loc 1 628 7 is_stmt 0 view .LVU324
 1182 0000 72B1     		cbz	r2, .L69
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         if(0U != (adc_channel_group & ADC_REGULAR_CHANNEL)){
 1183              		.loc 1 629 9 is_stmt 1 view .LVU325
 1184              		.loc 1 629 11 is_stmt 0 view .LVU326
 1185 0002 11F0010F 		tst	r1, #1
 1186 0006 03D0     		beq	.L70
 630:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             /* enable ADC regular channel group external trigger */
 631:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CTL1_ETERC;
 1187              		.loc 1 631 13 is_stmt 1 view .LVU327
 1188              		.loc 1 631 34 is_stmt 0 view .LVU328
 1189 0008 8368     		ldr	r3, [r0, #8]
 1190 000a 43F48013 		orr	r3, r3, #1048576
 1191 000e 8360     		str	r3, [r0, #8]
 1192              	.L70:
 632:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         }
 633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         if(0U != (adc_channel_group & ADC_INSERTED_CHANNEL)){
 1193              		.loc 1 633 9 is_stmt 1 view .LVU329
 1194              		.loc 1 633 11 is_stmt 0 view .LVU330
 1195 0010 11F0020F 		tst	r1, #2
 1196 0014 12D0     		beq	.L68
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             /* enable ADC inserted channel group external trigger */
 635:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CTL1_ETEIC;
 1197              		.loc 1 635 13 is_stmt 1 view .LVU331
 1198              		.loc 1 635 34 is_stmt 0 view .LVU332
 1199 0016 8368     		ldr	r3, [r0, #8]
 1200 0018 43F40043 		orr	r3, r3, #32768
 1201 001c 8360     		str	r3, [r0, #8]
 1202 001e 7047     		bx	lr
 1203              	.L69:
 636:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         }        
 637:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }else{
 638:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         if(0U != (adc_channel_group & ADC_REGULAR_CHANNEL)){
 1204              		.loc 1 638 9 is_stmt 1 view .LVU333
 1205              		.loc 1 638 11 is_stmt 0 view .LVU334
 1206 0020 11F0010F 		tst	r1, #1
 1207 0024 03D0     		beq	.L72
 639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             /* disable ADC regular channel group external trigger */
 640:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CTL1_ETERC;
 1208              		.loc 1 640 13 is_stmt 1 view .LVU335
 1209              		.loc 1 640 34 is_stmt 0 view .LVU336
 1210 0026 8368     		ldr	r3, [r0, #8]
 1211 0028 23F48013 		bic	r3, r3, #1048576
 1212 002c 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/cc555iLt.s 			page 34


 1213              	.L72:
 641:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         }
 642:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         if(0U != (adc_channel_group & ADC_INSERTED_CHANNEL)){
 1214              		.loc 1 642 9 is_stmt 1 view .LVU337
 1215              		.loc 1 642 11 is_stmt 0 view .LVU338
 1216 002e 11F0020F 		tst	r1, #2
 1217 0032 03D0     		beq	.L68
 643:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             /* disable ADC regular channel group external trigger */
 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CTL1_ETEIC;
 1218              		.loc 1 644 13 is_stmt 1 view .LVU339
 1219              		.loc 1 644 34 is_stmt 0 view .LVU340
 1220 0034 8368     		ldr	r3, [r0, #8]
 1221 0036 23F40043 		bic	r3, r3, #32768
 1222 003a 8360     		str	r3, [r0, #8]
 1223              	.L68:
 645:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         }      
 646:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 647:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1224              		.loc 1 647 1 view .LVU341
 1225 003c 7047     		bx	lr
 1226              		.cfi_endproc
 1227              	.LFE137:
 1229              		.section	.text.adc_software_trigger_enable,"ax",%progbits
 1230              		.align	1
 1231              		.global	adc_software_trigger_enable
 1232              		.syntax unified
 1233              		.thumb
 1234              		.thumb_func
 1235              		.fpu fpv4-sp-d16
 1237              	adc_software_trigger_enable:
 1238              	.LVL93:
 1239              	.LFB138:
 648:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 650:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      enable ADC software trigger 
 651:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 652:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 653:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 one or more parameters can be selected which are shown as below:
 654:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 655:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 656:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 657:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 658:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 659:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_software_trigger_enable(uint32_t adc_periph , uint8_t adc_channel_group)
 660:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1240              		.loc 1 660 1 is_stmt 1 view -0
 1241              		.cfi_startproc
 1242              		@ args = 0, pretend = 0, frame = 0
 1243              		@ frame_needed = 0, uses_anonymous_args = 0
 1244              		@ link register save eliminated.
 661:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(0U != (adc_channel_group & ADC_REGULAR_CHANNEL)){
 1245              		.loc 1 661 5 view .LVU343
 1246              		.loc 1 661 7 is_stmt 0 view .LVU344
 1247 0000 11F0010F 		tst	r1, #1
 1248 0004 03D0     		beq	.L74
 662:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* enable ADC regular channel group software trigger */
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_SWRCST;
ARM GAS  /tmp/cc555iLt.s 			page 35


 1249              		.loc 1 663 9 is_stmt 1 view .LVU345
 1250              		.loc 1 663 30 is_stmt 0 view .LVU346
 1251 0006 8368     		ldr	r3, [r0, #8]
 1252 0008 43F48003 		orr	r3, r3, #4194304
 1253 000c 8360     		str	r3, [r0, #8]
 1254              	.L74:
 664:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 665:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(0U != (adc_channel_group & ADC_INSERTED_CHANNEL)){
 1255              		.loc 1 665 5 is_stmt 1 view .LVU347
 1256              		.loc 1 665 7 is_stmt 0 view .LVU348
 1257 000e 11F0020F 		tst	r1, #2
 1258 0012 03D0     		beq	.L73
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* enable ADC inserted channel group software trigger */
 667:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_SWICST;
 1259              		.loc 1 667 9 is_stmt 1 view .LVU349
 1260              		.loc 1 667 30 is_stmt 0 view .LVU350
 1261 0014 8368     		ldr	r3, [r0, #8]
 1262 0016 43F40013 		orr	r3, r3, #2097152
 1263 001a 8360     		str	r3, [r0, #8]
 1264              	.L73:
 668:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 669:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1265              		.loc 1 669 1 view .LVU351
 1266 001c 7047     		bx	lr
 1267              		.cfi_endproc
 1268              	.LFE138:
 1270              		.section	.text.adc_regular_data_read,"ax",%progbits
 1271              		.align	1
 1272              		.global	adc_regular_data_read
 1273              		.syntax unified
 1274              		.thumb
 1275              		.thumb_func
 1276              		.fpu fpv4-sp-d16
 1278              	adc_regular_data_read:
 1279              	.LVL94:
 1280              	.LFB139:
 670:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 671:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 672:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      read ADC regular group data register 
 673:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 674:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  none
 675:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 676:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     the conversion value
 677:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 678:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** uint16_t adc_regular_data_read(uint32_t adc_periph)
 679:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1281              		.loc 1 679 1 is_stmt 1 view -0
 1282              		.cfi_startproc
 1283              		@ args = 0, pretend = 0, frame = 0
 1284              		@ frame_needed = 0, uses_anonymous_args = 0
 1285              		@ link register save eliminated.
 680:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     return (uint16_t)(ADC_RDATA(adc_periph));
 1286              		.loc 1 680 5 view .LVU353
 1287              		.loc 1 680 23 is_stmt 0 view .LVU354
 1288 0000 C06C     		ldr	r0, [r0, #76]
 1289              	.LVL95:
 681:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
ARM GAS  /tmp/cc555iLt.s 			page 36


 1290              		.loc 1 681 1 view .LVU355
 1291 0002 80B2     		uxth	r0, r0
 1292 0004 7047     		bx	lr
 1293              		.cfi_endproc
 1294              	.LFE139:
 1296              		.section	.text.adc_inserted_data_read,"ax",%progbits
 1297              		.align	1
 1298              		.global	adc_inserted_data_read
 1299              		.syntax unified
 1300              		.thumb
 1301              		.thumb_func
 1302              		.fpu fpv4-sp-d16
 1304              	adc_inserted_data_read:
 1305              	.LVL96:
 1306              	.LFB140:
 682:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 683:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 684:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      read ADC inserted group data register 
 685:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 686:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  inserted_channel : insert channel select
 687:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 688:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_0: inserted Channel0
 689:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_1: inserted channel1
 690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_2: inserted Channel2
 691:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_3: inserted Channel3
 692:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 693:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     the conversion value
 694:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 695:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** uint16_t adc_inserted_data_read(uint32_t adc_periph , uint8_t inserted_channel)
 696:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1307              		.loc 1 696 1 is_stmt 1 view -0
 1308              		.cfi_startproc
 1309              		@ args = 0, pretend = 0, frame = 0
 1310              		@ frame_needed = 0, uses_anonymous_args = 0
 1311              		@ link register save eliminated.
 697:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t idata;
 1312              		.loc 1 697 5 view .LVU357
 698:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* read the data of the selected channel */
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     switch(inserted_channel){
 1313              		.loc 1 699 5 view .LVU358
 1314 0000 0329     		cmp	r1, #3
 1315 0002 0CD8     		bhi	.L84
 1316 0004 DFE801F0 		tbb	[pc, r1]
 1317              	.L80:
 1318 0008 02       		.byte	(.L83-.L80)/2
 1319 0009 05       		.byte	(.L82-.L80)/2
 1320 000a 07       		.byte	(.L81-.L80)/2
 1321 000b 09       		.byte	(.L79-.L80)/2
 1322              		.p2align 1
 1323              	.L83:
 700:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 701:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* read the data of channel 0 */
 702:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         idata = ADC_IDATA0(adc_periph);
 1324              		.loc 1 702 9 view .LVU359
 1325              		.loc 1 702 15 is_stmt 0 view .LVU360
 1326 000c C06B     		ldr	r0, [r0, #60]
 1327              	.LVL97:
ARM GAS  /tmp/cc555iLt.s 			page 37


 703:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1328              		.loc 1 703 9 is_stmt 1 view .LVU361
 1329              	.L78:
 704:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INSERTED_CHANNEL_1:
 705:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* read the data of channel 1 */
 706:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         idata = ADC_IDATA1(adc_periph);
 707:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 708:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 709:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* read the data of channel 2 */
 710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         idata = ADC_IDATA2(adc_periph);
 711:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 712:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* read the data of channel 3 */
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         idata = ADC_IDATA3(adc_periph);
 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 716:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     default:
 717:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         idata = 0U;
 718:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 719:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 720:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     return (uint16_t)idata;
 1330              		.loc 1 720 5 view .LVU362
 721:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1331              		.loc 1 721 1 is_stmt 0 view .LVU363
 1332 000e 80B2     		uxth	r0, r0
 1333              	.LVL98:
 1334              		.loc 1 721 1 view .LVU364
 1335 0010 7047     		bx	lr
 1336              	.LVL99:
 1337              	.L82:
 706:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1338              		.loc 1 706 9 is_stmt 1 view .LVU365
 706:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1339              		.loc 1 706 15 is_stmt 0 view .LVU366
 1340 0012 006C     		ldr	r0, [r0, #64]
 1341              	.LVL100:
 707:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 1342              		.loc 1 707 9 is_stmt 1 view .LVU367
 1343 0014 FBE7     		b	.L78
 1344              	.LVL101:
 1345              	.L81:
 710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1346              		.loc 1 710 9 view .LVU368
 710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1347              		.loc 1 710 15 is_stmt 0 view .LVU369
 1348 0016 406C     		ldr	r0, [r0, #68]
 1349              	.LVL102:
 711:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 1350              		.loc 1 711 9 is_stmt 1 view .LVU370
 1351 0018 F9E7     		b	.L78
 1352              	.LVL103:
 1353              	.L79:
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1354              		.loc 1 714 9 view .LVU371
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1355              		.loc 1 714 15 is_stmt 0 view .LVU372
 1356 001a 806C     		ldr	r0, [r0, #72]
 1357              	.LVL104:
ARM GAS  /tmp/cc555iLt.s 			page 38


 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     default:
 1358              		.loc 1 715 9 is_stmt 1 view .LVU373
 1359 001c F7E7     		b	.L78
 1360              	.LVL105:
 1361              	.L84:
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 1362              		.loc 1 699 5 is_stmt 0 view .LVU374
 1363 001e 0020     		movs	r0, #0
 1364              	.LVL106:
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 1365              		.loc 1 699 5 view .LVU375
 1366 0020 F5E7     		b	.L78
 1367              		.cfi_endproc
 1368              	.LFE140:
 1370              		.section	.text.adc_sync_mode_convert_value_read,"ax",%progbits
 1371              		.align	1
 1372              		.global	adc_sync_mode_convert_value_read
 1373              		.syntax unified
 1374              		.thumb
 1375              		.thumb_func
 1376              		.fpu fpv4-sp-d16
 1378              	adc_sync_mode_convert_value_read:
 1379              	.LFB141:
 722:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 723:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 724:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      read the last ADC0 and ADC1 conversion result data in sync mode
 725:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  none
 726:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     the conversion value
 728:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** uint32_t adc_sync_mode_convert_value_read(void)
 730:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1380              		.loc 1 730 1 is_stmt 1 view -0
 1381              		.cfi_startproc
 1382              		@ args = 0, pretend = 0, frame = 0
 1383              		@ frame_needed = 0, uses_anonymous_args = 0
 1384              		@ link register save eliminated.
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* return conversion value */
 732:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     return ADC_RDATA(ADC0);
 1385              		.loc 1 732 5 view .LVU377
 1386              		.loc 1 732 12 is_stmt 0 view .LVU378
 1387 0000 014B     		ldr	r3, .L86
 1388 0002 D3F84C04 		ldr	r0, [r3, #1100]
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1389              		.loc 1 733 1 view .LVU379
 1390 0006 7047     		bx	lr
 1391              	.L87:
 1392              		.align	2
 1393              	.L86:
 1394 0008 00200140 		.word	1073815552
 1395              		.cfi_endproc
 1396              	.LFE141:
 1398              		.section	.text.adc_watchdog_single_channel_enable,"ax",%progbits
 1399              		.align	1
 1400              		.global	adc_watchdog_single_channel_enable
 1401              		.syntax unified
 1402              		.thumb
ARM GAS  /tmp/cc555iLt.s 			page 39


 1403              		.thumb_func
 1404              		.fpu fpv4-sp-d16
 1406              	adc_watchdog_single_channel_enable:
 1407              	.LVL107:
 1408              	.LFB142:
 734:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 735:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 736:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      configure ADC analog watchdog single channel 
 737:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 738:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 739:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 740:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_CHANNEL_x: ADC Channelx(x=0..17)(x=16 and x=17 are only for ADC0)
 741:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 742:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 743:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 744:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_watchdog_single_channel_enable(uint32_t adc_periph, uint8_t adc_channel)
 745:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1409              		.loc 1 745 1 is_stmt 1 view -0
 1410              		.cfi_startproc
 1411              		@ args = 0, pretend = 0, frame = 0
 1412              		@ frame_needed = 0, uses_anonymous_args = 0
 1413              		@ link register save eliminated.
 746:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL0(adc_periph) &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC | ADC_CTL0_
 1414              		.loc 1 746 5 view .LVU381
 1415              		.loc 1 746 26 is_stmt 0 view .LVU382
 1416 0000 4268     		ldr	r2, [r0, #4]
 1417 0002 064B     		ldr	r3, .L89
 1418 0004 1340     		ands	r3, r3, r2
 1419 0006 4360     		str	r3, [r0, #4]
 747:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* analog watchdog channel select */
 748:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t)adc_channel;
 1420              		.loc 1 748 5 is_stmt 1 view .LVU383
 1421              		.loc 1 748 26 is_stmt 0 view .LVU384
 1422 0008 4368     		ldr	r3, [r0, #4]
 1423 000a 1943     		orrs	r1, r1, r3
 1424              	.LVL108:
 1425              		.loc 1 748 26 view .LVU385
 1426 000c 4160     		str	r1, [r0, #4]
 749:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC);
 1427              		.loc 1 749 5 is_stmt 1 view .LVU386
 1428              		.loc 1 749 26 is_stmt 0 view .LVU387
 1429 000e 4368     		ldr	r3, [r0, #4]
 1430 0010 43F44003 		orr	r3, r3, #12582912
 1431 0014 43F40073 		orr	r3, r3, #512
 1432 0018 4360     		str	r3, [r0, #4]
 750:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1433              		.loc 1 750 1 view .LVU388
 1434 001a 7047     		bx	lr
 1435              	.L90:
 1436              		.align	2
 1437              	.L89:
 1438 001c E0FD3FFF 		.word	-12583456
 1439              		.cfi_endproc
 1440              	.LFE142:
 1442              		.section	.text.adc_watchdog_group_channel_enable,"ax",%progbits
 1443              		.align	1
 1444              		.global	adc_watchdog_group_channel_enable
ARM GAS  /tmp/cc555iLt.s 			page 40


 1445              		.syntax unified
 1446              		.thumb
 1447              		.thumb_func
 1448              		.fpu fpv4-sp-d16
 1450              	adc_watchdog_group_channel_enable:
 1451              	.LVL109:
 1452              	.LFB143:
 751:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 752:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 753:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      configure ADC analog watchdog group channel 
 754:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 755:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_channel_group: the channel group use analog watchdog
 756:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below: 
 757:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 758:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 759:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_REGULAR_INSERTED_CHANNEL: both regular and inserted group
 760:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 761:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 762:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 763:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_watchdog_group_channel_enable(uint32_t adc_periph, uint8_t adc_channel_group)
 764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1453              		.loc 1 764 1 is_stmt 1 view -0
 1454              		.cfi_startproc
 1455              		@ args = 0, pretend = 0, frame = 0
 1456              		@ frame_needed = 0, uses_anonymous_args = 0
 1457              		@ link register save eliminated.
 765:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL0(adc_periph) &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC);
 1458              		.loc 1 765 5 view .LVU390
 1459              		.loc 1 765 26 is_stmt 0 view .LVU391
 1460 0000 4368     		ldr	r3, [r0, #4]
 1461 0002 23F44003 		bic	r3, r3, #12582912
 1462 0006 23F40073 		bic	r3, r3, #512
 1463 000a 4360     		str	r3, [r0, #4]
 766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* select the group */
 767:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     switch(adc_channel_group){
 1464              		.loc 1 767 5 is_stmt 1 view .LVU392
 1465 000c 0229     		cmp	r1, #2
 1466 000e 09D0     		beq	.L92
 1467 0010 0329     		cmp	r1, #3
 1468 0012 0CD0     		beq	.L93
 1469 0014 0129     		cmp	r1, #1
 1470 0016 00D0     		beq	.L95
 1471              	.L91:
 768:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_REGULAR_CHANNEL:
 769:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* regular channel analog watchdog enable */
 770:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_RWDEN;
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INSERTED_CHANNEL:
 773:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* inserted channel analog watchdog enable */
 774:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_IWDEN;
 775:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 776:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_REGULAR_INSERTED_CHANNEL:
 777:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* regular and inserted channel analog watchdog enable */
 778:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN);
 779:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 780:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     default:
 781:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
ARM GAS  /tmp/cc555iLt.s 			page 41


 782:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 783:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1472              		.loc 1 783 1 is_stmt 0 view .LVU393
 1473 0018 7047     		bx	lr
 1474              	.L95:
 770:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1475              		.loc 1 770 9 is_stmt 1 view .LVU394
 770:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1476              		.loc 1 770 30 is_stmt 0 view .LVU395
 1477 001a 4368     		ldr	r3, [r0, #4]
 1478 001c 43F40003 		orr	r3, r3, #8388608
 1479 0020 4360     		str	r3, [r0, #4]
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INSERTED_CHANNEL:
 1480              		.loc 1 771 9 is_stmt 1 view .LVU396
 1481 0022 7047     		bx	lr
 1482              	.L92:
 774:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1483              		.loc 1 774 9 view .LVU397
 774:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1484              		.loc 1 774 30 is_stmt 0 view .LVU398
 1485 0024 4368     		ldr	r3, [r0, #4]
 1486 0026 43F48003 		orr	r3, r3, #4194304
 1487 002a 4360     		str	r3, [r0, #4]
 775:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_REGULAR_INSERTED_CHANNEL:
 1488              		.loc 1 775 9 is_stmt 1 view .LVU399
 1489 002c 7047     		bx	lr
 1490              	.L93:
 778:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1491              		.loc 1 778 9 view .LVU400
 778:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 1492              		.loc 1 778 30 is_stmt 0 view .LVU401
 1493 002e 4368     		ldr	r3, [r0, #4]
 1494 0030 43F44003 		orr	r3, r3, #12582912
 1495 0034 4360     		str	r3, [r0, #4]
 779:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     default:
 1496              		.loc 1 779 9 is_stmt 1 view .LVU402
 1497              		.loc 1 783 1 is_stmt 0 view .LVU403
 1498 0036 EFE7     		b	.L91
 1499              		.cfi_endproc
 1500              	.LFE143:
 1502              		.section	.text.adc_watchdog_disable,"ax",%progbits
 1503              		.align	1
 1504              		.global	adc_watchdog_disable
 1505              		.syntax unified
 1506              		.thumb
 1507              		.thumb_func
 1508              		.fpu fpv4-sp-d16
 1510              	adc_watchdog_disable:
 1511              	.LVL110:
 1512              	.LFB144:
 784:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 785:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 786:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      disable ADC analog watchdog 
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 788:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 789:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
ARM GAS  /tmp/cc555iLt.s 			page 42


 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_watchdog_disable(uint32_t adc_periph)
 792:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1513              		.loc 1 792 1 is_stmt 1 view -0
 1514              		.cfi_startproc
 1515              		@ args = 0, pretend = 0, frame = 0
 1516              		@ frame_needed = 0, uses_anonymous_args = 0
 1517              		@ link register save eliminated.
 793:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_CTL0(adc_periph) &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC | ADC_CTL0_
 1518              		.loc 1 793 5 view .LVU405
 1519              		.loc 1 793 26 is_stmt 0 view .LVU406
 1520 0000 4268     		ldr	r2, [r0, #4]
 1521 0002 024B     		ldr	r3, .L97
 1522 0004 1340     		ands	r3, r3, r2
 1523 0006 4360     		str	r3, [r0, #4]
 794:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1524              		.loc 1 794 1 view .LVU407
 1525 0008 7047     		bx	lr
 1526              	.L98:
 1527 000a 00BF     		.align	2
 1528              	.L97:
 1529 000c E0FD3FFF 		.word	-12583456
 1530              		.cfi_endproc
 1531              	.LFE144:
 1533              		.section	.text.adc_watchdog_threshold_config,"ax",%progbits
 1534              		.align	1
 1535              		.global	adc_watchdog_threshold_config
 1536              		.syntax unified
 1537              		.thumb
 1538              		.thumb_func
 1539              		.fpu fpv4-sp-d16
 1541              	adc_watchdog_threshold_config:
 1542              	.LVL111:
 1543              	.LFB145:
 795:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 796:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 797:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      configure ADC analog watchdog threshold 
 798:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 799:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  low_threshold: analog watchdog low threshold,0..4095
 800:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  high_threshold: analog watchdog high threshold,0..4095
 801:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 802:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 803:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 804:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_watchdog_threshold_config(uint32_t adc_periph , uint16_t low_threshold , uint16_t high_thr
 805:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1544              		.loc 1 805 1 is_stmt 1 view -0
 1545              		.cfi_startproc
 1546              		@ args = 0, pretend = 0, frame = 0
 1547              		@ frame_needed = 0, uses_anonymous_args = 0
 1548              		@ link register save eliminated.
 806:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_WDLT(adc_periph) = (uint32_t)WDLT_WDLT(low_threshold);
 1549              		.loc 1 806 5 view .LVU409
 1550              		.loc 1 806 28 is_stmt 0 view .LVU410
 1551 0000 C1F30B01 		ubfx	r1, r1, #0, #12
 1552              	.LVL112:
 1553              		.loc 1 806 26 view .LVU411
 1554 0004 8162     		str	r1, [r0, #40]
 807:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_WDHT(adc_periph) = (uint32_t)WDHT_WDHT(high_threshold);
ARM GAS  /tmp/cc555iLt.s 			page 43


 1555              		.loc 1 807 5 is_stmt 1 view .LVU412
 1556              		.loc 1 807 28 is_stmt 0 view .LVU413
 1557 0006 C2F30B02 		ubfx	r2, r2, #0, #12
 1558              	.LVL113:
 1559              		.loc 1 807 26 view .LVU414
 1560 000a 4262     		str	r2, [r0, #36]
 808:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1561              		.loc 1 808 1 view .LVU415
 1562 000c 7047     		bx	lr
 1563              		.cfi_endproc
 1564              	.LFE145:
 1566              		.section	.text.adc_flag_get,"ax",%progbits
 1567              		.align	1
 1568              		.global	adc_flag_get
 1569              		.syntax unified
 1570              		.thumb
 1571              		.thumb_func
 1572              		.fpu fpv4-sp-d16
 1574              	adc_flag_get:
 1575              	.LVL114:
 1576              	.LFB146:
 809:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 811:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      get the ADC flag bits
 812:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 813:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_flag: the adc flag bits
 814:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 815:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_FLAG_WDE: analog watchdog event flag
 816:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_FLAG_EOC: end of group conversion flag
 817:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_FLAG_EOIC: end of inserted group conversion flag
 818:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_FLAG_STIC: start flag of inserted channel group
 819:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_FLAG_STRC: start flag of regular channel group
 820:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 821:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     FlagStatus: SET or RESET
 822:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** FlagStatus adc_flag_get(uint32_t adc_periph , uint32_t adc_flag)
 824:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1577              		.loc 1 824 1 is_stmt 1 view -0
 1578              		.cfi_startproc
 1579              		@ args = 0, pretend = 0, frame = 0
 1580              		@ frame_needed = 0, uses_anonymous_args = 0
 1581              		@ link register save eliminated.
 825:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     FlagStatus reval = RESET;
 1582              		.loc 1 825 5 view .LVU417
 826:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(ADC_STAT(adc_periph) & adc_flag){
 1583              		.loc 1 826 5 view .LVU418
 1584              		.loc 1 826 8 is_stmt 0 view .LVU419
 1585 0000 0368     		ldr	r3, [r0]
 1586              	.LVL115:
 827:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         reval = SET;
 828:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 829:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     return reval;
 1587              		.loc 1 829 5 is_stmt 1 view .LVU420
 826:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(ADC_STAT(adc_periph) & adc_flag){
 1588              		.loc 1 826 7 is_stmt 0 view .LVU421
 1589 0002 0B42     		tst	r3, r1
 830:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
ARM GAS  /tmp/cc555iLt.s 			page 44


 1590              		.loc 1 830 1 view .LVU422
 1591 0004 14BF     		ite	ne
 1592 0006 0120     		movne	r0, #1
 1593              	.LVL116:
 1594              		.loc 1 830 1 view .LVU423
 1595 0008 0020     		moveq	r0, #0
 1596 000a 7047     		bx	lr
 1597              		.cfi_endproc
 1598              	.LFE146:
 1600              		.section	.text.adc_flag_clear,"ax",%progbits
 1601              		.align	1
 1602              		.global	adc_flag_clear
 1603              		.syntax unified
 1604              		.thumb
 1605              		.thumb_func
 1606              		.fpu fpv4-sp-d16
 1608              	adc_flag_clear:
 1609              	.LVL117:
 1610              	.LFB147:
 831:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 832:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 833:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      clear the ADC flag bits
 834:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 835:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_flag: the adc flag bits
 836:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 one or more parameters can be selected which are shown as below:
 837:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_FLAG_WDE: analog watchdog event flag
 838:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_FLAG_EOC: end of group conversion flag
 839:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_FLAG_EOIC: end of inserted group conversion flag
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_FLAG_STIC: start flag of inserted channel group
 841:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_FLAG_STRC: start flag of regular channel group
 842:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 843:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 844:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 845:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_flag_clear(uint32_t adc_periph , uint32_t adc_flag)
 846:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1611              		.loc 1 846 1 is_stmt 1 view -0
 1612              		.cfi_startproc
 1613              		@ args = 0, pretend = 0, frame = 0
 1614              		@ frame_needed = 0, uses_anonymous_args = 0
 1615              		@ link register save eliminated.
 847:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_STAT(adc_periph) &= ~((uint32_t)adc_flag);
 1616              		.loc 1 847 5 view .LVU425
 1617              		.loc 1 847 26 is_stmt 0 view .LVU426
 1618 0000 0368     		ldr	r3, [r0]
 1619 0002 23EA0103 		bic	r3, r3, r1
 1620 0006 0360     		str	r3, [r0]
 848:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1621              		.loc 1 848 1 view .LVU427
 1622 0008 7047     		bx	lr
 1623              		.cfi_endproc
 1624              	.LFE147:
 1626              		.section	.text.adc_regular_software_startconv_flag_get,"ax",%progbits
 1627              		.align	1
 1628              		.global	adc_regular_software_startconv_flag_get
 1629              		.syntax unified
 1630              		.thumb
 1631              		.thumb_func
ARM GAS  /tmp/cc555iLt.s 			page 45


 1632              		.fpu fpv4-sp-d16
 1634              	adc_regular_software_startconv_flag_get:
 1635              	.LVL118:
 1636              	.LFB148:
 849:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 851:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      get the bit state of ADCx software start conversion
 852:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1, only one among these parameters can be selected
 853:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  none
 854:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 855:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     FlagStatus: SET or RESET
 856:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 857:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** FlagStatus adc_regular_software_startconv_flag_get(uint32_t adc_periph)
 858:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1637              		.loc 1 858 1 is_stmt 1 view -0
 1638              		.cfi_startproc
 1639              		@ args = 0, pretend = 0, frame = 0
 1640              		@ frame_needed = 0, uses_anonymous_args = 0
 1641              		@ link register save eliminated.
 859:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     FlagStatus reval = RESET;
 1642              		.loc 1 859 5 view .LVU429
 860:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if((uint32_t)RESET != (ADC_STAT(adc_periph) & ADC_STAT_STRC)){
 1643              		.loc 1 860 5 view .LVU430
 1644              		.loc 1 860 28 is_stmt 0 view .LVU431
 1645 0000 0068     		ldr	r0, [r0]
 1646              	.LVL119:
 861:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         reval = SET;
 862:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 863:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     return reval;
 1647              		.loc 1 863 5 is_stmt 1 view .LVU432
 864:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1648              		.loc 1 864 1 is_stmt 0 view .LVU433
 1649 0002 C0F30010 		ubfx	r0, r0, #4, #1
 1650              	.LVL120:
 1651              		.loc 1 864 1 view .LVU434
 1652 0006 7047     		bx	lr
 1653              		.cfi_endproc
 1654              	.LFE148:
 1656              		.section	.text.adc_inserted_software_startconv_flag_get,"ax",%progbits
 1657              		.align	1
 1658              		.global	adc_inserted_software_startconv_flag_get
 1659              		.syntax unified
 1660              		.thumb
 1661              		.thumb_func
 1662              		.fpu fpv4-sp-d16
 1664              	adc_inserted_software_startconv_flag_get:
 1665              	.LVL121:
 1666              	.LFB149:
 865:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 866:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 867:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      get the bit state of ADCx software inserted channel start conversion
 868:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1 only one among these parameters can be selected
 869:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  none
 870:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 871:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     FlagStatus: SET or RESET
 872:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 873:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** FlagStatus adc_inserted_software_startconv_flag_get(uint32_t adc_periph)
ARM GAS  /tmp/cc555iLt.s 			page 46


 874:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1667              		.loc 1 874 1 is_stmt 1 view -0
 1668              		.cfi_startproc
 1669              		@ args = 0, pretend = 0, frame = 0
 1670              		@ frame_needed = 0, uses_anonymous_args = 0
 1671              		@ link register save eliminated.
 875:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     FlagStatus reval = RESET;
 1672              		.loc 1 875 5 view .LVU436
 876:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if((uint32_t)RESET != (ADC_STAT(adc_periph) & ADC_STAT_STIC)){
 1673              		.loc 1 876 5 view .LVU437
 1674              		.loc 1 876 28 is_stmt 0 view .LVU438
 1675 0000 0068     		ldr	r0, [r0]
 1676              	.LVL122:
 877:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         reval = SET;
 878:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 879:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     return reval;
 1677              		.loc 1 879 5 is_stmt 1 view .LVU439
 880:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1678              		.loc 1 880 1 is_stmt 0 view .LVU440
 1679 0002 C0F3C000 		ubfx	r0, r0, #3, #1
 1680              	.LVL123:
 1681              		.loc 1 880 1 view .LVU441
 1682 0006 7047     		bx	lr
 1683              		.cfi_endproc
 1684              	.LFE149:
 1686              		.section	.text.adc_interrupt_flag_get,"ax",%progbits
 1687              		.align	1
 1688              		.global	adc_interrupt_flag_get
 1689              		.syntax unified
 1690              		.thumb
 1691              		.thumb_func
 1692              		.fpu fpv4-sp-d16
 1694              	adc_interrupt_flag_get:
 1695              	.LVL124:
 1696              	.LFB150:
 881:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 882:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 883:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      get the ADC interrupt bits
 884:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 885:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_interrupt: the adc interrupt bits
 886:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 only one parameter can be selected which is shown as below:
 887:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt
 888:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INT_FLAG_EOC: end of group conversion interrupt
 889:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INT_FLAG_EOIC: end of inserted group conversion interrupt
 890:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 891:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     FlagStatus: SET or RESET
 892:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 893:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** FlagStatus adc_interrupt_flag_get(uint32_t adc_periph , uint32_t adc_interrupt)
 894:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1697              		.loc 1 894 1 is_stmt 1 view -0
 1698              		.cfi_startproc
 1699              		@ args = 0, pretend = 0, frame = 0
 1700              		@ frame_needed = 0, uses_anonymous_args = 0
 1701              		@ link register save eliminated.
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     FlagStatus interrupt_flag = RESET;
 1702              		.loc 1 895 5 view .LVU443
 896:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t state;
ARM GAS  /tmp/cc555iLt.s 			page 47


 1703              		.loc 1 896 5 view .LVU444
 897:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* check the interrupt bits */
 898:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     switch(adc_interrupt){
 1704              		.loc 1 898 5 view .LVU445
 1705 0000 0229     		cmp	r1, #2
 1706 0002 0DD0     		beq	.L105
 1707 0004 0429     		cmp	r1, #4
 1708 0006 13D0     		beq	.L106
 1709 0008 0129     		cmp	r1, #1
 1710 000a 01D0     		beq	.L112
 1711 000c 0020     		movs	r0, #0
 1712              	.LVL125:
 1713              		.loc 1 898 5 is_stmt 0 view .LVU446
 1714 000e 7047     		bx	lr
 1715              	.LVL126:
 1716              	.L112:
 899:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INT_FLAG_WDE:
 900:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* get the ADC analog watchdog interrupt bits */
 901:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_WDE;
 1717              		.loc 1 901 9 is_stmt 1 view .LVU447
 1718              		.loc 1 901 17 is_stmt 0 view .LVU448
 1719 0010 0368     		ldr	r3, [r0]
 1720              	.LVL127:
 902:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_WDEIE) && state){
 1721              		.loc 1 902 9 is_stmt 1 view .LVU449
 1722              		.loc 1 902 13 is_stmt 0 view .LVU450
 1723 0012 4268     		ldr	r2, [r0, #4]
 1724              		.loc 1 902 11 view .LVU451
 1725 0014 12F0400F 		tst	r2, #64
 1726 0018 12D0     		beq	.L109
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t state;
 1727              		.loc 1 895 16 discriminator 1 view .LVU452
 1728 001a 03F00100 		and	r0, r3, #1
 1729              	.LVL128:
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t state;
 1730              		.loc 1 895 16 discriminator 1 view .LVU453
 1731 001e 7047     		bx	lr
 1732              	.LVL129:
 1733              	.L105:
 903:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****           interrupt_flag = SET;
 904:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         }
 905:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 906:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INT_FLAG_EOC:
 907:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* get the ADC end of group conversion interrupt bits */
 908:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_EOC;
 1734              		.loc 1 908 9 is_stmt 1 view .LVU454
 1735              		.loc 1 908 17 is_stmt 0 view .LVU455
 1736 0020 0368     		ldr	r3, [r0]
 1737              	.LVL130:
 909:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****           if((ADC_CTL0(adc_periph) & ADC_CTL0_EOCIE) && state){
 1738              		.loc 1 909 11 is_stmt 1 view .LVU456
 1739              		.loc 1 909 15 is_stmt 0 view .LVU457
 1740 0022 4268     		ldr	r2, [r0, #4]
 1741              		.loc 1 909 13 view .LVU458
 1742 0024 12F0200F 		tst	r2, #32
 1743 0028 0CD0     		beq	.L110
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t state;
ARM GAS  /tmp/cc555iLt.s 			page 48


 1744              		.loc 1 895 16 discriminator 1 view .LVU459
 1745 002a C3F34000 		ubfx	r0, r3, #1, #1
 1746              	.LVL131:
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t state;
 1747              		.loc 1 895 16 discriminator 1 view .LVU460
 1748 002e 7047     		bx	lr
 1749              	.LVL132:
 1750              	.L106:
 910:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             interrupt_flag = SET;
 911:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****           }
 912:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 913:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     case ADC_INT_FLAG_EOIC:
 914:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         /* get the ADC end of inserted group conversion interrupt bits */
 915:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_EOIC;
 1751              		.loc 1 915 9 is_stmt 1 view .LVU461
 1752              		.loc 1 915 17 is_stmt 0 view .LVU462
 1753 0030 0368     		ldr	r3, [r0]
 1754              	.LVL133:
 916:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOICIE) && state){
 1755              		.loc 1 916 9 is_stmt 1 view .LVU463
 1756              		.loc 1 916 13 is_stmt 0 view .LVU464
 1757 0032 4268     		ldr	r2, [r0, #4]
 1758              		.loc 1 916 11 view .LVU465
 1759 0034 12F0800F 		tst	r2, #128
 1760 0038 06D0     		beq	.L111
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t state;
 1761              		.loc 1 895 16 discriminator 1 view .LVU466
 1762 003a C3F38000 		ubfx	r0, r3, #2, #1
 1763              	.LVL134:
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t state;
 1764              		.loc 1 895 16 discriminator 1 view .LVU467
 1765 003e 7047     		bx	lr
 1766              	.LVL135:
 1767              	.L109:
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t state;
 1768              		.loc 1 895 16 view .LVU468
 1769 0040 0020     		movs	r0, #0
 1770              	.LVL136:
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t state;
 1771              		.loc 1 895 16 view .LVU469
 1772 0042 7047     		bx	lr
 1773              	.LVL137:
 1774              	.L110:
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t state;
 1775              		.loc 1 895 16 view .LVU470
 1776 0044 0020     		movs	r0, #0
 1777              	.LVL138:
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t state;
 1778              		.loc 1 895 16 view .LVU471
 1779 0046 7047     		bx	lr
 1780              	.LVL139:
 1781              	.L111:
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     uint32_t state;
 1782              		.loc 1 895 16 view .LVU472
 1783 0048 0020     		movs	r0, #0
 1784              	.LVL140:
 917:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****             interrupt_flag = SET;
ARM GAS  /tmp/cc555iLt.s 			page 49


 918:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         }
 919:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 920:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     default:
 921:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         break;
 922:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 923:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     return interrupt_flag;
 1785              		.loc 1 923 5 is_stmt 1 view .LVU473
 924:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1786              		.loc 1 924 1 is_stmt 0 view .LVU474
 1787 004a 7047     		bx	lr
 1788              		.cfi_endproc
 1789              	.LFE150:
 1791              		.section	.text.adc_interrupt_flag_clear,"ax",%progbits
 1792              		.align	1
 1793              		.global	adc_interrupt_flag_clear
 1794              		.syntax unified
 1795              		.thumb
 1796              		.thumb_func
 1797              		.fpu fpv4-sp-d16
 1799              	adc_interrupt_flag_clear:
 1800              	.LVL141:
 1801              	.LFB151:
 925:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 926:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 927:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      clear the ADC flag
 928:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 929:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_interrupt: the adc status flag
 930:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 one or more parameters can be selected which are shown as below:
 931:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt
 932:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INT_FLAG_EOC: end of group conversion interrupt
 933:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INT_FLAG_EOIC: end of inserted group conversion interrupt
 934:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 935:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 936:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 937:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_interrupt_flag_clear(uint32_t adc_periph , uint32_t adc_interrupt)
 938:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1802              		.loc 1 938 1 is_stmt 1 view -0
 1803              		.cfi_startproc
 1804              		@ args = 0, pretend = 0, frame = 0
 1805              		@ frame_needed = 0, uses_anonymous_args = 0
 1806              		@ link register save eliminated.
 939:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     ADC_STAT(adc_periph) &= ~((uint32_t)adc_interrupt);
 1807              		.loc 1 939 5 view .LVU476
 1808              		.loc 1 939 26 is_stmt 0 view .LVU477
 1809 0000 0368     		ldr	r3, [r0]
 1810 0002 23EA0103 		bic	r3, r3, r1
 1811 0006 0360     		str	r3, [r0]
 940:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1812              		.loc 1 940 1 view .LVU478
 1813 0008 7047     		bx	lr
 1814              		.cfi_endproc
 1815              	.LFE151:
 1817              		.section	.text.adc_interrupt_enable,"ax",%progbits
 1818              		.align	1
 1819              		.global	adc_interrupt_enable
 1820              		.syntax unified
 1821              		.thumb
ARM GAS  /tmp/cc555iLt.s 			page 50


 1822              		.thumb_func
 1823              		.fpu fpv4-sp-d16
 1825              	adc_interrupt_enable:
 1826              	.LVL142:
 1827              	.LFB152:
 941:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 942:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 943:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      enable ADC interrupt 
 944:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_interrupt: the adc interrupt
 946:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 one or more parameters can be selected which are shown as below:
 947:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INT_WDE: analog watchdog interrupt flag
 948:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INT_EOC: end of group conversion interrupt flag
 949:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INT_EOIC: end of inserted group conversion interrupt flag
 950:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 951:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 952:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 953:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_interrupt_enable(uint32_t adc_periph , uint32_t adc_interrupt)
 954:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {
 1828              		.loc 1 954 1 is_stmt 1 view -0
 1829              		.cfi_startproc
 1830              		@ args = 0, pretend = 0, frame = 0
 1831              		@ frame_needed = 0, uses_anonymous_args = 0
 1832              		@ link register save eliminated.
 955:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* enable ADC analog watchdog interrupt */
 956:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_WDE)){
 1833              		.loc 1 956 5 view .LVU480
 1834              		.loc 1 956 7 is_stmt 0 view .LVU481
 1835 0000 11F0010F 		tst	r1, #1
 1836 0004 03D0     		beq	.L115
 957:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_WDEIE;
 1837              		.loc 1 957 9 is_stmt 1 view .LVU482
 1838              		.loc 1 957 30 is_stmt 0 view .LVU483
 1839 0006 4368     		ldr	r3, [r0, #4]
 1840 0008 43F04003 		orr	r3, r3, #64
 1841 000c 4360     		str	r3, [r0, #4]
 1842              	.L115:
 958:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }  
 959:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* enable ADC end of group conversion interrupt */
 960:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOC)){      
 1843              		.loc 1 960 5 is_stmt 1 view .LVU484
 1844              		.loc 1 960 7 is_stmt 0 view .LVU485
 1845 000e 11F0020F 		tst	r1, #2
 1846 0012 03D0     		beq	.L116
 961:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_EOCIE;
 1847              		.loc 1 961 9 is_stmt 1 view .LVU486
 1848              		.loc 1 961 30 is_stmt 0 view .LVU487
 1849 0014 4368     		ldr	r3, [r0, #4]
 1850 0016 43F02003 		orr	r3, r3, #32
 1851 001a 4360     		str	r3, [r0, #4]
 1852              	.L116:
 962:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }  
 963:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* enable ADC end of inserted group conversion interrupt */
 964:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOIC)){      
 1853              		.loc 1 964 5 is_stmt 1 view .LVU488
 1854              		.loc 1 964 7 is_stmt 0 view .LVU489
 1855 001c 11F0040F 		tst	r1, #4
ARM GAS  /tmp/cc555iLt.s 			page 51


 1856 0020 03D0     		beq	.L114
 965:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_EOICIE;
 1857              		.loc 1 965 9 is_stmt 1 view .LVU490
 1858              		.loc 1 965 30 is_stmt 0 view .LVU491
 1859 0022 4368     		ldr	r3, [r0, #4]
 1860 0024 43F08003 		orr	r3, r3, #128
 1861 0028 4360     		str	r3, [r0, #4]
 1862              	.L114:
 966:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 967:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1863              		.loc 1 967 1 view .LVU492
 1864 002a 7047     		bx	lr
 1865              		.cfi_endproc
 1866              	.LFE152:
 1868              		.section	.text.adc_interrupt_disable,"ax",%progbits
 1869              		.align	1
 1870              		.global	adc_interrupt_disable
 1871              		.syntax unified
 1872              		.thumb
 1873              		.thumb_func
 1874              		.fpu fpv4-sp-d16
 1876              	adc_interrupt_disable:
 1877              	.LVL143:
 1878              	.LFB153:
 968:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** 
 969:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** /*!
 970:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \brief      disable ADC interrupt 
 971:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1
 972:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[in]  adc_interrupt: the adc interrupt flag
 973:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****                 one or more parameters can be selected which are shown as below:
 974:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INT_WDE: analog watchdog interrupt flag
 975:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INT_EOC: end of group conversion interrupt flag
 976:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****       \arg        ADC_INT_EOIC: end of inserted group conversion interrupt flag
 977:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \param[out] none
 978:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     \retval     none
 979:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** */
 980:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** void adc_interrupt_disable(uint32_t adc_periph, uint32_t adc_interrupt)
 981:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** {  
 1879              		.loc 1 981 1 is_stmt 1 view -0
 1880              		.cfi_startproc
 1881              		@ args = 0, pretend = 0, frame = 0
 1882              		@ frame_needed = 0, uses_anonymous_args = 0
 1883              		@ link register save eliminated.
 982:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* disable ADC analog watchdog interrupt */
 983:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_WDE)){  
 1884              		.loc 1 983 5 view .LVU494
 1885              		.loc 1 983 7 is_stmt 0 view .LVU495
 1886 0000 11F0010F 		tst	r1, #1
 1887 0004 03D0     		beq	.L119
 984:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL0(adc_periph) &= ~(uint32_t) ADC_CTL0_WDEIE;
 1888              		.loc 1 984 9 is_stmt 1 view .LVU496
 1889              		.loc 1 984 30 is_stmt 0 view .LVU497
 1890 0006 4368     		ldr	r3, [r0, #4]
 1891 0008 23F04003 		bic	r3, r3, #64
 1892 000c 4360     		str	r3, [r0, #4]
 1893              	.L119:
 985:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }  
ARM GAS  /tmp/cc555iLt.s 			page 52


 986:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* disable ADC end of group conversion interrupt */
 987:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOC)){      
 1894              		.loc 1 987 5 is_stmt 1 view .LVU498
 1895              		.loc 1 987 7 is_stmt 0 view .LVU499
 1896 000e 11F0020F 		tst	r1, #2
 1897 0012 03D0     		beq	.L120
 988:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL0(adc_periph) &= ~(uint32_t) ADC_CTL0_EOCIE;
 1898              		.loc 1 988 9 is_stmt 1 view .LVU500
 1899              		.loc 1 988 30 is_stmt 0 view .LVU501
 1900 0014 4368     		ldr	r3, [r0, #4]
 1901 0016 23F02003 		bic	r3, r3, #32
 1902 001a 4360     		str	r3, [r0, #4]
 1903              	.L120:
 989:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }  
 990:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     /* disable ADC end of inserted group conversion interrupt */
 991:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOIC)){      
 1904              		.loc 1 991 5 is_stmt 1 view .LVU502
 1905              		.loc 1 991 7 is_stmt 0 view .LVU503
 1906 001c 11F0040F 		tst	r1, #4
 1907 0020 03D0     		beq	.L118
 992:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****         ADC_CTL0(adc_periph) &= ~(uint32_t) ADC_CTL0_EOICIE;
 1908              		.loc 1 992 9 is_stmt 1 view .LVU504
 1909              		.loc 1 992 30 is_stmt 0 view .LVU505
 1910 0022 4368     		ldr	r3, [r0, #4]
 1911 0024 23F08003 		bic	r3, r3, #128
 1912 0028 4360     		str	r3, [r0, #4]
 1913              	.L118:
 993:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c ****     }
 994:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_adc.c **** }
 1914              		.loc 1 994 1 view .LVU506
 1915 002a 7047     		bx	lr
 1916              		.cfi_endproc
 1917              	.LFE153:
 1919              		.text
 1920              	.Letext0:
 1921              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1922              		.file 3 "../../../../Firmware/CMSIS/GD/GD32E10x/Include/gd32e10x.h"
 1923              		.file 4 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_rcu.h"
ARM GAS  /tmp/cc555iLt.s 			page 53


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32e10x_adc.c
     /tmp/cc555iLt.s:18     .text.adc_deinit:0000000000000000 $t
     /tmp/cc555iLt.s:26     .text.adc_deinit:0000000000000000 adc_deinit
     /tmp/cc555iLt.s:82     .text.adc_deinit:0000000000000038 $d
     /tmp/cc555iLt.s:87     .text.adc_mode_config:0000000000000000 $t
     /tmp/cc555iLt.s:94     .text.adc_mode_config:0000000000000000 adc_mode_config
     /tmp/cc555iLt.s:118    .text.adc_mode_config:000000000000001c $d
     /tmp/cc555iLt.s:123    .text.adc_special_function_config:0000000000000000 $t
     /tmp/cc555iLt.s:130    .text.adc_special_function_config:0000000000000000 adc_special_function_config
     /tmp/cc555iLt.s:208    .text.adc_data_alignment_config:0000000000000000 $t
     /tmp/cc555iLt.s:215    .text.adc_data_alignment_config:0000000000000000 adc_data_alignment_config
     /tmp/cc555iLt.s:244    .text.adc_enable:0000000000000000 $t
     /tmp/cc555iLt.s:251    .text.adc_enable:0000000000000000 adc_enable
     /tmp/cc555iLt.s:277    .text.adc_disable:0000000000000000 $t
     /tmp/cc555iLt.s:284    .text.adc_disable:0000000000000000 adc_disable
     /tmp/cc555iLt.s:303    .text.adc_calibration_enable:0000000000000000 $t
     /tmp/cc555iLt.s:310    .text.adc_calibration_enable:0000000000000000 adc_calibration_enable
     /tmp/cc555iLt.s:353    .text.adc_tempsensor_vrefint_enable:0000000000000000 $t
     /tmp/cc555iLt.s:360    .text.adc_tempsensor_vrefint_enable:0000000000000000 adc_tempsensor_vrefint_enable
     /tmp/cc555iLt.s:378    .text.adc_tempsensor_vrefint_enable:0000000000000010 $d
     /tmp/cc555iLt.s:383    .text.adc_tempsensor_vrefint_disable:0000000000000000 $t
     /tmp/cc555iLt.s:390    .text.adc_tempsensor_vrefint_disable:0000000000000000 adc_tempsensor_vrefint_disable
     /tmp/cc555iLt.s:408    .text.adc_tempsensor_vrefint_disable:0000000000000010 $d
     /tmp/cc555iLt.s:413    .text.adc_resolution_config:0000000000000000 $t
     /tmp/cc555iLt.s:420    .text.adc_resolution_config:0000000000000000 adc_resolution_config
     /tmp/cc555iLt.s:444    .text.adc_oversample_mode_config:0000000000000000 $t
     /tmp/cc555iLt.s:451    .text.adc_oversample_mode_config:0000000000000000 adc_oversample_mode_config
     /tmp/cc555iLt.s:493    .text.adc_oversample_mode_enable:0000000000000000 $t
     /tmp/cc555iLt.s:500    .text.adc_oversample_mode_enable:0000000000000000 adc_oversample_mode_enable
     /tmp/cc555iLt.s:519    .text.adc_oversample_mode_disable:0000000000000000 $t
     /tmp/cc555iLt.s:526    .text.adc_oversample_mode_disable:0000000000000000 adc_oversample_mode_disable
     /tmp/cc555iLt.s:545    .text.adc_dma_mode_enable:0000000000000000 $t
     /tmp/cc555iLt.s:552    .text.adc_dma_mode_enable:0000000000000000 adc_dma_mode_enable
     /tmp/cc555iLt.s:571    .text.adc_dma_mode_disable:0000000000000000 $t
     /tmp/cc555iLt.s:578    .text.adc_dma_mode_disable:0000000000000000 adc_dma_mode_disable
     /tmp/cc555iLt.s:597    .text.adc_discontinuous_mode_config:0000000000000000 $t
     /tmp/cc555iLt.s:604    .text.adc_discontinuous_mode_config:0000000000000000 adc_discontinuous_mode_config
     /tmp/cc555iLt.s:662    .text.adc_channel_length_config:0000000000000000 $t
     /tmp/cc555iLt.s:669    .text.adc_channel_length_config:0000000000000000 adc_channel_length_config
     /tmp/cc555iLt.s:733    .text.adc_regular_channel_config:0000000000000000 $t
     /tmp/cc555iLt.s:740    .text.adc_regular_channel_config:0000000000000000 adc_regular_channel_config
     /tmp/cc555iLt.s:922    .text.adc_inserted_channel_config:0000000000000000 $t
     /tmp/cc555iLt.s:929    .text.adc_inserted_channel_config:0000000000000000 adc_inserted_channel_config
     /tmp/cc555iLt.s:1055   .text.adc_inserted_channel_offset_config:0000000000000000 $t
     /tmp/cc555iLt.s:1062   .text.adc_inserted_channel_offset_config:0000000000000000 adc_inserted_channel_offset_config
     /tmp/cc555iLt.s:1108   .text.adc_external_trigger_source_config:0000000000000000 $t
     /tmp/cc555iLt.s:1115   .text.adc_external_trigger_source_config:0000000000000000 adc_external_trigger_source_config
     /tmp/cc555iLt.s:1165   .text.adc_external_trigger_config:0000000000000000 $t
     /tmp/cc555iLt.s:1172   .text.adc_external_trigger_config:0000000000000000 adc_external_trigger_config
     /tmp/cc555iLt.s:1230   .text.adc_software_trigger_enable:0000000000000000 $t
     /tmp/cc555iLt.s:1237   .text.adc_software_trigger_enable:0000000000000000 adc_software_trigger_enable
     /tmp/cc555iLt.s:1271   .text.adc_regular_data_read:0000000000000000 $t
     /tmp/cc555iLt.s:1278   .text.adc_regular_data_read:0000000000000000 adc_regular_data_read
     /tmp/cc555iLt.s:1297   .text.adc_inserted_data_read:0000000000000000 $t
     /tmp/cc555iLt.s:1304   .text.adc_inserted_data_read:0000000000000000 adc_inserted_data_read
     /tmp/cc555iLt.s:1318   .text.adc_inserted_data_read:0000000000000008 $d
ARM GAS  /tmp/cc555iLt.s 			page 54


     /tmp/cc555iLt.s:1322   .text.adc_inserted_data_read:000000000000000c $t
     /tmp/cc555iLt.s:1371   .text.adc_sync_mode_convert_value_read:0000000000000000 $t
     /tmp/cc555iLt.s:1378   .text.adc_sync_mode_convert_value_read:0000000000000000 adc_sync_mode_convert_value_read
     /tmp/cc555iLt.s:1394   .text.adc_sync_mode_convert_value_read:0000000000000008 $d
     /tmp/cc555iLt.s:1399   .text.adc_watchdog_single_channel_enable:0000000000000000 $t
     /tmp/cc555iLt.s:1406   .text.adc_watchdog_single_channel_enable:0000000000000000 adc_watchdog_single_channel_enable
     /tmp/cc555iLt.s:1438   .text.adc_watchdog_single_channel_enable:000000000000001c $d
     /tmp/cc555iLt.s:1443   .text.adc_watchdog_group_channel_enable:0000000000000000 $t
     /tmp/cc555iLt.s:1450   .text.adc_watchdog_group_channel_enable:0000000000000000 adc_watchdog_group_channel_enable
     /tmp/cc555iLt.s:1503   .text.adc_watchdog_disable:0000000000000000 $t
     /tmp/cc555iLt.s:1510   .text.adc_watchdog_disable:0000000000000000 adc_watchdog_disable
     /tmp/cc555iLt.s:1529   .text.adc_watchdog_disable:000000000000000c $d
     /tmp/cc555iLt.s:1534   .text.adc_watchdog_threshold_config:0000000000000000 $t
     /tmp/cc555iLt.s:1541   .text.adc_watchdog_threshold_config:0000000000000000 adc_watchdog_threshold_config
     /tmp/cc555iLt.s:1567   .text.adc_flag_get:0000000000000000 $t
     /tmp/cc555iLt.s:1574   .text.adc_flag_get:0000000000000000 adc_flag_get
     /tmp/cc555iLt.s:1601   .text.adc_flag_clear:0000000000000000 $t
     /tmp/cc555iLt.s:1608   .text.adc_flag_clear:0000000000000000 adc_flag_clear
     /tmp/cc555iLt.s:1627   .text.adc_regular_software_startconv_flag_get:0000000000000000 $t
     /tmp/cc555iLt.s:1634   .text.adc_regular_software_startconv_flag_get:0000000000000000 adc_regular_software_startconv_flag_get
     /tmp/cc555iLt.s:1657   .text.adc_inserted_software_startconv_flag_get:0000000000000000 $t
     /tmp/cc555iLt.s:1664   .text.adc_inserted_software_startconv_flag_get:0000000000000000 adc_inserted_software_startconv_flag_get
     /tmp/cc555iLt.s:1687   .text.adc_interrupt_flag_get:0000000000000000 $t
     /tmp/cc555iLt.s:1694   .text.adc_interrupt_flag_get:0000000000000000 adc_interrupt_flag_get
     /tmp/cc555iLt.s:1792   .text.adc_interrupt_flag_clear:0000000000000000 $t
     /tmp/cc555iLt.s:1799   .text.adc_interrupt_flag_clear:0000000000000000 adc_interrupt_flag_clear
     /tmp/cc555iLt.s:1818   .text.adc_interrupt_enable:0000000000000000 $t
     /tmp/cc555iLt.s:1825   .text.adc_interrupt_enable:0000000000000000 adc_interrupt_enable
     /tmp/cc555iLt.s:1869   .text.adc_interrupt_disable:0000000000000000 $t
     /tmp/cc555iLt.s:1876   .text.adc_interrupt_disable:0000000000000000 adc_interrupt_disable

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
