
main_board_rev2_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014804  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002098  08014aa8  08014aa8  00024aa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016b40  08016b40  00030204  2**0
                  CONTENTS
  4 .ARM          00000008  08016b40  08016b40  00026b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016b48  08016b48  00030204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016b48  08016b48  00026b48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016b4c  08016b4c  00026b4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  24000000  08016b50  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00022448  24000204  08016d54  00030204  2**2
                  ALLOC
 10 ._user_heap_stack 00001304  2402264c  08016d54  0003264c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00030204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0008c2a3  00000000  00000000  00030232  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000e28b  00000000  00000000  000bc4d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0002987e  00000000  00000000  000ca760  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00002c20  00000000  00000000  000f3fe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00004480  00000000  00000000  000f6c00  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0004d8a0  00000000  00000000  000fb080  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00040fd5  00000000  00000000  00148920  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0019f8c6  00000000  00000000  001898f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  003291bb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008f18  00000000  00000000  00329238  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000204 	.word	0x24000204
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08014a8c 	.word	0x08014a8c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000208 	.word	0x24000208
 80002dc:	08014a8c 	.word	0x08014a8c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b972 	b.w	800068c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9e08      	ldr	r6, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	4688      	mov	r8, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14b      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4615      	mov	r5, r2
 80003d2:	d967      	bls.n	80004a4 <__udivmoddi4+0xe4>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0720 	rsb	r7, r2, #32
 80003de:	fa01 f302 	lsl.w	r3, r1, r2
 80003e2:	fa20 f707 	lsr.w	r7, r0, r7
 80003e6:	4095      	lsls	r5, r2
 80003e8:	ea47 0803 	orr.w	r8, r7, r3
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80003f8:	fa1f fc85 	uxth.w	ip, r5
 80003fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000400:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000404:	fb07 f10c 	mul.w	r1, r7, ip
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18eb      	adds	r3, r5, r3
 800040e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000412:	f080 811b 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8118 	bls.w	800064c <__udivmoddi4+0x28c>
 800041c:	3f02      	subs	r7, #2
 800041e:	442b      	add	r3, r5
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0fe 	udiv	r0, r3, lr
 8000428:	fb0e 3310 	mls	r3, lr, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fc0c 	mul.w	ip, r0, ip
 8000434:	45a4      	cmp	ip, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	192c      	adds	r4, r5, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8107 	bcs.w	8000650 <__udivmoddi4+0x290>
 8000442:	45a4      	cmp	ip, r4
 8000444:	f240 8104 	bls.w	8000650 <__udivmoddi4+0x290>
 8000448:	3802      	subs	r0, #2
 800044a:	442c      	add	r4, r5
 800044c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000450:	eba4 040c 	sub.w	r4, r4, ip
 8000454:	2700      	movs	r7, #0
 8000456:	b11e      	cbz	r6, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c6 4300 	strd	r4, r3, [r6]
 8000460:	4639      	mov	r1, r7
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0xbe>
 800046a:	2e00      	cmp	r6, #0
 800046c:	f000 80eb 	beq.w	8000646 <__udivmoddi4+0x286>
 8000470:	2700      	movs	r7, #0
 8000472:	e9c6 0100 	strd	r0, r1, [r6]
 8000476:	4638      	mov	r0, r7
 8000478:	4639      	mov	r1, r7
 800047a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047e:	fab3 f783 	clz	r7, r3
 8000482:	2f00      	cmp	r7, #0
 8000484:	d147      	bne.n	8000516 <__udivmoddi4+0x156>
 8000486:	428b      	cmp	r3, r1
 8000488:	d302      	bcc.n	8000490 <__udivmoddi4+0xd0>
 800048a:	4282      	cmp	r2, r0
 800048c:	f200 80fa 	bhi.w	8000684 <__udivmoddi4+0x2c4>
 8000490:	1a84      	subs	r4, r0, r2
 8000492:	eb61 0303 	sbc.w	r3, r1, r3
 8000496:	2001      	movs	r0, #1
 8000498:	4698      	mov	r8, r3
 800049a:	2e00      	cmp	r6, #0
 800049c:	d0e0      	beq.n	8000460 <__udivmoddi4+0xa0>
 800049e:	e9c6 4800 	strd	r4, r8, [r6]
 80004a2:	e7dd      	b.n	8000460 <__udivmoddi4+0xa0>
 80004a4:	b902      	cbnz	r2, 80004a8 <__udivmoddi4+0xe8>
 80004a6:	deff      	udf	#255	; 0xff
 80004a8:	fab2 f282 	clz	r2, r2
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f040 808f 	bne.w	80005d0 <__udivmoddi4+0x210>
 80004b2:	1b49      	subs	r1, r1, r5
 80004b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004b8:	fa1f f885 	uxth.w	r8, r5
 80004bc:	2701      	movs	r7, #1
 80004be:	fbb1 fcfe 	udiv	ip, r1, lr
 80004c2:	0c23      	lsrs	r3, r4, #16
 80004c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80004c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004cc:	fb08 f10c 	mul.w	r1, r8, ip
 80004d0:	4299      	cmp	r1, r3
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x124>
 80004d4:	18eb      	adds	r3, r5, r3
 80004d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004da:	d202      	bcs.n	80004e2 <__udivmoddi4+0x122>
 80004dc:	4299      	cmp	r1, r3
 80004de:	f200 80cd 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004e2:	4684      	mov	ip, r0
 80004e4:	1a59      	subs	r1, r3, r1
 80004e6:	b2a3      	uxth	r3, r4
 80004e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80004f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80004f4:	fb08 f800 	mul.w	r8, r8, r0
 80004f8:	45a0      	cmp	r8, r4
 80004fa:	d907      	bls.n	800050c <__udivmoddi4+0x14c>
 80004fc:	192c      	adds	r4, r5, r4
 80004fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x14a>
 8000504:	45a0      	cmp	r8, r4
 8000506:	f200 80b6 	bhi.w	8000676 <__udivmoddi4+0x2b6>
 800050a:	4618      	mov	r0, r3
 800050c:	eba4 0408 	sub.w	r4, r4, r8
 8000510:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000514:	e79f      	b.n	8000456 <__udivmoddi4+0x96>
 8000516:	f1c7 0c20 	rsb	ip, r7, #32
 800051a:	40bb      	lsls	r3, r7
 800051c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000520:	ea4e 0e03 	orr.w	lr, lr, r3
 8000524:	fa01 f407 	lsl.w	r4, r1, r7
 8000528:	fa20 f50c 	lsr.w	r5, r0, ip
 800052c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000530:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000534:	4325      	orrs	r5, r4
 8000536:	fbb3 f9f8 	udiv	r9, r3, r8
 800053a:	0c2c      	lsrs	r4, r5, #16
 800053c:	fb08 3319 	mls	r3, r8, r9, r3
 8000540:	fa1f fa8e 	uxth.w	sl, lr
 8000544:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000548:	fb09 f40a 	mul.w	r4, r9, sl
 800054c:	429c      	cmp	r4, r3
 800054e:	fa02 f207 	lsl.w	r2, r2, r7
 8000552:	fa00 f107 	lsl.w	r1, r0, r7
 8000556:	d90b      	bls.n	8000570 <__udivmoddi4+0x1b0>
 8000558:	eb1e 0303 	adds.w	r3, lr, r3
 800055c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000560:	f080 8087 	bcs.w	8000672 <__udivmoddi4+0x2b2>
 8000564:	429c      	cmp	r4, r3
 8000566:	f240 8084 	bls.w	8000672 <__udivmoddi4+0x2b2>
 800056a:	f1a9 0902 	sub.w	r9, r9, #2
 800056e:	4473      	add	r3, lr
 8000570:	1b1b      	subs	r3, r3, r4
 8000572:	b2ad      	uxth	r5, r5
 8000574:	fbb3 f0f8 	udiv	r0, r3, r8
 8000578:	fb08 3310 	mls	r3, r8, r0, r3
 800057c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000580:	fb00 fa0a 	mul.w	sl, r0, sl
 8000584:	45a2      	cmp	sl, r4
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x1da>
 8000588:	eb1e 0404 	adds.w	r4, lr, r4
 800058c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000590:	d26b      	bcs.n	800066a <__udivmoddi4+0x2aa>
 8000592:	45a2      	cmp	sl, r4
 8000594:	d969      	bls.n	800066a <__udivmoddi4+0x2aa>
 8000596:	3802      	subs	r0, #2
 8000598:	4474      	add	r4, lr
 800059a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800059e:	fba0 8902 	umull	r8, r9, r0, r2
 80005a2:	eba4 040a 	sub.w	r4, r4, sl
 80005a6:	454c      	cmp	r4, r9
 80005a8:	46c2      	mov	sl, r8
 80005aa:	464b      	mov	r3, r9
 80005ac:	d354      	bcc.n	8000658 <__udivmoddi4+0x298>
 80005ae:	d051      	beq.n	8000654 <__udivmoddi4+0x294>
 80005b0:	2e00      	cmp	r6, #0
 80005b2:	d069      	beq.n	8000688 <__udivmoddi4+0x2c8>
 80005b4:	ebb1 050a 	subs.w	r5, r1, sl
 80005b8:	eb64 0403 	sbc.w	r4, r4, r3
 80005bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005c0:	40fd      	lsrs	r5, r7
 80005c2:	40fc      	lsrs	r4, r7
 80005c4:	ea4c 0505 	orr.w	r5, ip, r5
 80005c8:	e9c6 5400 	strd	r5, r4, [r6]
 80005cc:	2700      	movs	r7, #0
 80005ce:	e747      	b.n	8000460 <__udivmoddi4+0xa0>
 80005d0:	f1c2 0320 	rsb	r3, r2, #32
 80005d4:	fa20 f703 	lsr.w	r7, r0, r3
 80005d8:	4095      	lsls	r5, r2
 80005da:	fa01 f002 	lsl.w	r0, r1, r2
 80005de:	fa21 f303 	lsr.w	r3, r1, r3
 80005e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80005e6:	4338      	orrs	r0, r7
 80005e8:	0c01      	lsrs	r1, r0, #16
 80005ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80005ee:	fa1f f885 	uxth.w	r8, r5
 80005f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80005f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005fa:	fb07 f308 	mul.w	r3, r7, r8
 80005fe:	428b      	cmp	r3, r1
 8000600:	fa04 f402 	lsl.w	r4, r4, r2
 8000604:	d907      	bls.n	8000616 <__udivmoddi4+0x256>
 8000606:	1869      	adds	r1, r5, r1
 8000608:	f107 3cff 	add.w	ip, r7, #4294967295
 800060c:	d22f      	bcs.n	800066e <__udivmoddi4+0x2ae>
 800060e:	428b      	cmp	r3, r1
 8000610:	d92d      	bls.n	800066e <__udivmoddi4+0x2ae>
 8000612:	3f02      	subs	r7, #2
 8000614:	4429      	add	r1, r5
 8000616:	1acb      	subs	r3, r1, r3
 8000618:	b281      	uxth	r1, r0
 800061a:	fbb3 f0fe 	udiv	r0, r3, lr
 800061e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000622:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000626:	fb00 f308 	mul.w	r3, r0, r8
 800062a:	428b      	cmp	r3, r1
 800062c:	d907      	bls.n	800063e <__udivmoddi4+0x27e>
 800062e:	1869      	adds	r1, r5, r1
 8000630:	f100 3cff 	add.w	ip, r0, #4294967295
 8000634:	d217      	bcs.n	8000666 <__udivmoddi4+0x2a6>
 8000636:	428b      	cmp	r3, r1
 8000638:	d915      	bls.n	8000666 <__udivmoddi4+0x2a6>
 800063a:	3802      	subs	r0, #2
 800063c:	4429      	add	r1, r5
 800063e:	1ac9      	subs	r1, r1, r3
 8000640:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000644:	e73b      	b.n	80004be <__udivmoddi4+0xfe>
 8000646:	4637      	mov	r7, r6
 8000648:	4630      	mov	r0, r6
 800064a:	e709      	b.n	8000460 <__udivmoddi4+0xa0>
 800064c:	4607      	mov	r7, r0
 800064e:	e6e7      	b.n	8000420 <__udivmoddi4+0x60>
 8000650:	4618      	mov	r0, r3
 8000652:	e6fb      	b.n	800044c <__udivmoddi4+0x8c>
 8000654:	4541      	cmp	r1, r8
 8000656:	d2ab      	bcs.n	80005b0 <__udivmoddi4+0x1f0>
 8000658:	ebb8 0a02 	subs.w	sl, r8, r2
 800065c:	eb69 020e 	sbc.w	r2, r9, lr
 8000660:	3801      	subs	r0, #1
 8000662:	4613      	mov	r3, r2
 8000664:	e7a4      	b.n	80005b0 <__udivmoddi4+0x1f0>
 8000666:	4660      	mov	r0, ip
 8000668:	e7e9      	b.n	800063e <__udivmoddi4+0x27e>
 800066a:	4618      	mov	r0, r3
 800066c:	e795      	b.n	800059a <__udivmoddi4+0x1da>
 800066e:	4667      	mov	r7, ip
 8000670:	e7d1      	b.n	8000616 <__udivmoddi4+0x256>
 8000672:	4681      	mov	r9, r0
 8000674:	e77c      	b.n	8000570 <__udivmoddi4+0x1b0>
 8000676:	3802      	subs	r0, #2
 8000678:	442c      	add	r4, r5
 800067a:	e747      	b.n	800050c <__udivmoddi4+0x14c>
 800067c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000680:	442b      	add	r3, r5
 8000682:	e72f      	b.n	80004e4 <__udivmoddi4+0x124>
 8000684:	4638      	mov	r0, r7
 8000686:	e708      	b.n	800049a <__udivmoddi4+0xda>
 8000688:	4637      	mov	r7, r6
 800068a:	e6e9      	b.n	8000460 <__udivmoddi4+0xa0>

0800068c <__aeabi_idiv0>:
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop

08000690 <calculateCRC>:
uint16_t calculateCRC(uint8_t *data, uint8_t len) {
	uint16_t shifter, c;
	uint16_t carry;
	uint16_t crc = 0;

	for (int i = 0; i < len + 2; i += 2) {
 8000690:	2200      	movs	r2, #0
 8000692:	f101 0c01 	add.w	ip, r1, #1
uint16_t calculateCRC(uint8_t *data, uint8_t len) {
 8000696:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t crc = 0;
 8000698:	4613      	mov	r3, r2
			carry = crc & 0x8000;
			crc <<= 1;
			if (c & shifter)
				crc++;
			if (carry)
				crc ^= 0x1021;
 800069a:	f241 0e21 	movw	lr, #4129	; 0x1021
	for (int i = 0; i < len + 2; i += 2) {
 800069e:	4594      	cmp	ip, r2
 80006a0:	da01      	bge.n	80006a6 <calculateCRC+0x16>
			shifter >>= 1;
		} while (shifter);
	}
	return crc;
}
 80006a2:	4618      	mov	r0, r3
 80006a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (i == len) {
 80006a6:	4291      	cmp	r1, r2
			c = 0;
 80006a8:	461f      	mov	r7, r3
 80006aa:	f44f 4600 	mov.w	r6, #32768	; 0x8000
			c = data[i + 1] << 8 | data[i];
 80006ae:	bf17      	itett	ne
 80006b0:	1884      	addne	r4, r0, r2
			c = 0;
 80006b2:	2400      	moveq	r4, #0
			c = data[i + 1] << 8 | data[i];
 80006b4:	7865      	ldrbne	r5, [r4, #1]
 80006b6:	5c84      	ldrbne	r4, [r0, r2]
 80006b8:	bf18      	it	ne
 80006ba:	ea44 2405 	orrne.w	r4, r4, r5, lsl #8
			c = 0;
 80006be:	2510      	movs	r5, #16
			crc <<= 1;
 80006c0:	005b      	lsls	r3, r3, #1
			if (c & shifter)
 80006c2:	4226      	tst	r6, r4
			shifter >>= 1;
 80006c4:	ea4f 0656 	mov.w	r6, r6, lsr #1
			crc <<= 1;
 80006c8:	b29b      	uxth	r3, r3
				crc++;
 80006ca:	bf1c      	itt	ne
 80006cc:	3301      	addne	r3, #1
 80006ce:	b29b      	uxthne	r3, r3
			if (carry)
 80006d0:	043f      	lsls	r7, r7, #16
				crc ^= 0x1021;
 80006d2:	bf48      	it	mi
 80006d4:	ea83 030e 	eormi.w	r3, r3, lr
		} while (shifter);
 80006d8:	3d01      	subs	r5, #1
 80006da:	d101      	bne.n	80006e0 <calculateCRC+0x50>
	for (int i = 0; i < len + 2; i += 2) {
 80006dc:	3202      	adds	r2, #2
 80006de:	e7de      	b.n	800069e <calculateCRC+0xe>
 80006e0:	461f      	mov	r7, r3
 80006e2:	e7ed      	b.n	80006c0 <calculateCRC+0x30>

080006e4 <WriteCommand>:

	return status;

}

osStatus_t WriteCommand(uint8_t *command, uint8_t *data, uint8_t *rx_buffer) {
 80006e4:	b570      	push	{r4, r5, r6, lr}
 80006e6:	b08c      	sub	sp, #48	; 0x30
 80006e8:	460d      	mov	r5, r1
	osStatus_t status = osError;

	uint8_t byte_stream_write[14] = { 0 };
 80006ea:	2100      	movs	r1, #0
osStatus_t WriteCommand(uint8_t *command, uint8_t *data, uint8_t *rx_buffer) {
 80006ec:	4606      	mov	r6, r0
 80006ee:	4614      	mov	r4, r2

	uint8_t dma_buffer[20] = { 0 };
 80006f0:	a807      	add	r0, sp, #28
 80006f2:	2214      	movs	r2, #20
	uint8_t byte_stream_write[14] = { 0 };
 80006f4:	f8cd 1012 	str.w	r1, [sp, #18]
 80006f8:	f8cd 1016 	str.w	r1, [sp, #22]
	uint8_t dma_buffer[20] = { 0 };
 80006fc:	f012 fd61 	bl	80131c2 <memset>

	byte_stream_write[0] = 0x90;			// DLE
 8000700:	4b2b      	ldr	r3, [pc, #172]	; (80007b0 <WriteCommand+0xcc>)
	byte_stream_write[10] = data[1];		// Data
	byte_stream_write[11] = data[0];		// Data - high byte

	/* CRC Calculation */
	uint8_t crc_data_array[10] = { 0 };
	memcpy(crc_data_array, &byte_stream_write[2],
 8000702:	aa0c      	add	r2, sp, #48	; 0x30
	byte_stream_write[0] = 0x90;			// DLE
 8000704:	9303      	str	r3, [sp, #12]
	byte_stream_write[3] = 0x04;			// Length of Data in Words
 8000706:	2301      	movs	r3, #1
 8000708:	f88d 3010 	strb.w	r3, [sp, #16]
	byte_stream_write[5] = command[1];		// Index Low Byte
 800070c:	7873      	ldrb	r3, [r6, #1]
 800070e:	f88d 3011 	strb.w	r3, [sp, #17]
	byte_stream_write[6] = command[0];		// Index High byte
 8000712:	7833      	ldrb	r3, [r6, #0]

	HAL_UART_DMAResume(&huart4);
	HAL_UART_Receive_DMA(&huart4, dma_buffer, 20);
	osDelay(5);
	HAL_UART_DMAStop(&huart4);
	memcpy(rx_buffer, dma_buffer, 20);
 8000714:	ae0b      	add	r6, sp, #44	; 0x2c
	byte_stream_write[6] = command[0];		// Index High byte
 8000716:	f88d 3012 	strb.w	r3, [sp, #18]
	byte_stream_write[8] = data[3];			// Data - low byte
 800071a:	78eb      	ldrb	r3, [r5, #3]
 800071c:	f88d 3014 	strb.w	r3, [sp, #20]
	byte_stream_write[9] = data[2];			// Data
 8000720:	78ab      	ldrb	r3, [r5, #2]
 8000722:	f88d 3015 	strb.w	r3, [sp, #21]
	byte_stream_write[10] = data[1];		// Data
 8000726:	786b      	ldrb	r3, [r5, #1]
 8000728:	f88d 3016 	strb.w	r3, [sp, #22]
	byte_stream_write[11] = data[0];		// Data - high byte
 800072c:	782b      	ldrb	r3, [r5, #0]
 800072e:	f88d 3017 	strb.w	r3, [sp, #23]
	memcpy(crc_data_array, &byte_stream_write[2],
 8000732:	466b      	mov	r3, sp
 8000734:	f852 0d22 	ldr.w	r0, [r2, #-34]!
 8000738:	6851      	ldr	r1, [r2, #4]
 800073a:	8912      	ldrh	r2, [r2, #8]
 800073c:	c303      	stmia	r3!, {r0, r1}
	crc_calc = calculateCRC(crc_data_array, 10);
 800073e:	210a      	movs	r1, #10
	memcpy(crc_data_array, &byte_stream_write[2],
 8000740:	801a      	strh	r2, [r3, #0]
	crc_calc = calculateCRC(crc_data_array, 10);
 8000742:	4668      	mov	r0, sp
 8000744:	f7ff ffa4 	bl	8000690 <calculateCRC>
	byte_stream_write[12] = crc_calc & 0xFF;
 8000748:	f88d 0018 	strb.w	r0, [sp, #24]
	byte_stream_write[13] = (crc_calc >> 8) & 0xFF;
 800074c:	0a00      	lsrs	r0, r0, #8
	HAL_UART_Transmit_DMA(&huart4, byte_stream_write, 14);
 800074e:	220e      	movs	r2, #14
 8000750:	a903      	add	r1, sp, #12
	byte_stream_write[13] = (crc_calc >> 8) & 0xFF;
 8000752:	f88d 0019 	strb.w	r0, [sp, #25]
	HAL_UART_Transmit_DMA(&huart4, byte_stream_write, 14);
 8000756:	4817      	ldr	r0, [pc, #92]	; (80007b4 <WriteCommand+0xd0>)
 8000758:	f00b f87e 	bl	800b858 <HAL_UART_Transmit_DMA>
	HAL_UART_DMAResume(&huart4);
 800075c:	4815      	ldr	r0, [pc, #84]	; (80007b4 <WriteCommand+0xd0>)
 800075e:	f00b f93f 	bl	800b9e0 <HAL_UART_DMAResume>
	HAL_UART_Receive_DMA(&huart4, dma_buffer, 20);
 8000762:	2214      	movs	r2, #20
 8000764:	a907      	add	r1, sp, #28
 8000766:	4813      	ldr	r0, [pc, #76]	; (80007b4 <WriteCommand+0xd0>)
 8000768:	f00b f8c0 	bl	800b8ec <HAL_UART_Receive_DMA>
	osDelay(5);
 800076c:	2005      	movs	r0, #5
 800076e:	f00f fa41 	bl	800fbf4 <osDelay>
	HAL_UART_DMAStop(&huart4);
 8000772:	4810      	ldr	r0, [pc, #64]	; (80007b4 <WriteCommand+0xd0>)
 8000774:	f00b f95e 	bl	800ba34 <HAL_UART_DMAStop>
	memcpy(rx_buffer, dma_buffer, 20);
 8000778:	ab07      	add	r3, sp, #28
 800077a:	4622      	mov	r2, r4
 800077c:	461d      	mov	r5, r3
 800077e:	3208      	adds	r2, #8
 8000780:	cd03      	ldmia	r5!, {r0, r1}
 8000782:	42b5      	cmp	r5, r6
 8000784:	f842 0c08 	str.w	r0, [r2, #-8]
 8000788:	f842 1c04 	str.w	r1, [r2, #-4]
 800078c:	462b      	mov	r3, r5
 800078e:	d1f5      	bne.n	800077c <WriteCommand+0x98>
 8000790:	6828      	ldr	r0, [r5, #0]
 8000792:	6010      	str	r0, [r2, #0]

	/* Check if we have an error code */
	if ((rx_buffer[7] | rx_buffer[6] | rx_buffer[5] | rx_buffer[4]) == 0) {
 8000794:	79a2      	ldrb	r2, [r4, #6]
 8000796:	79e3      	ldrb	r3, [r4, #7]
 8000798:	4313      	orrs	r3, r2
 800079a:	7962      	ldrb	r2, [r4, #5]
 800079c:	4313      	orrs	r3, r2
 800079e:	7922      	ldrb	r2, [r4, #4]
 80007a0:	4313      	orrs	r3, r2
		status = osOK;
	}

	return status;

}
 80007a2:	bf14      	ite	ne
 80007a4:	f04f 30ff 	movne.w	r0, #4294967295
 80007a8:	2000      	moveq	r0, #0
 80007aa:	b00c      	add	sp, #48	; 0x30
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	bf00      	nop
 80007b0:	04680290 	.word	0x04680290
 80007b4:	2401a674 	.word	0x2401a674

080007b8 <DisableMotor>:
osStatus_t DisableMotor() {
 80007b8:	b500      	push	{lr}
	command[0] = 0x60;
 80007ba:	f244 1360 	movw	r3, #16736	; 0x4160
osStatus_t DisableMotor() {
 80007be:	b089      	sub	sp, #36	; 0x24
	command[0] = 0x60;
 80007c0:	f8ad 3004 	strh.w	r3, [sp, #4]
	status = WriteCommand(command, data, rx_buffer_write);
 80007c4:	aa03      	add	r2, sp, #12
	data[0] = 0x00;
 80007c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	status = WriteCommand(command, data, rx_buffer_write);
 80007ca:	a902      	add	r1, sp, #8
 80007cc:	a801      	add	r0, sp, #4
	data[0] = 0x00;
 80007ce:	9302      	str	r3, [sp, #8]
	status = WriteCommand(command, data, rx_buffer_write);
 80007d0:	f7ff ff88 	bl	80006e4 <WriteCommand>
}
 80007d4:	b009      	add	sp, #36	; 0x24
 80007d6:	f85d fb04 	ldr.w	pc, [sp], #4

080007da <SetPositionMode>:
osStatus_t SetPositionMode(int8_t position_mode) {
 80007da:	b500      	push	{lr}
	command[0] = 0x60;
 80007dc:	f246 0360 	movw	r3, #24672	; 0x6060
osStatus_t SetPositionMode(int8_t position_mode) {
 80007e0:	b089      	sub	sp, #36	; 0x24
	command[0] = 0x60;
 80007e2:	f8ad 3004 	strh.w	r3, [sp, #4]
	status = WriteCommand(command, data, rx_buffer_write);
 80007e6:	aa03      	add	r2, sp, #12
	data[0] = 0x00;
 80007e8:	2300      	movs	r3, #0
	status = WriteCommand(command, data, rx_buffer_write);
 80007ea:	a902      	add	r1, sp, #8
	data[3] = position_mode;
 80007ec:	f88d 000b 	strb.w	r0, [sp, #11]
	status = WriteCommand(command, data, rx_buffer_write);
 80007f0:	a801      	add	r0, sp, #4
	data[0] = 0x00;
 80007f2:	f8ad 3008 	strh.w	r3, [sp, #8]
	data[1] = 0x00;
 80007f6:	f88d 300a 	strb.w	r3, [sp, #10]
	status = WriteCommand(command, data, rx_buffer_write);
 80007fa:	f7ff ff73 	bl	80006e4 <WriteCommand>
}
 80007fe:	b009      	add	sp, #36	; 0x24
 8000800:	f85d fb04 	ldr.w	pc, [sp], #4

08000804 <MoveToPositionPPM>:
osStatus_t MoveToPositionPPM(int32_t position) {
 8000804:	b510      	push	{r4, lr}
	command[0] = 0x60;
 8000806:	f647 2360 	movw	r3, #31328	; 0x7a60
osStatus_t MoveToPositionPPM(int32_t position) {
 800080a:	b088      	sub	sp, #32
	command[0] = 0x60;
 800080c:	f244 0460 	movw	r4, #16480	; 0x4060
	command[0] = 0x60;
 8000810:	f8ad 3004 	strh.w	r3, [sp, #4]
	data[0] = (position >> 24) & 0xFF;
 8000814:	0e03      	lsrs	r3, r0, #24
	data[3] = position & 0xFF;
 8000816:	f88d 000b 	strb.w	r0, [sp, #11]
	status = WriteCommand(command, data, rx_buffer_write);
 800081a:	aa03      	add	r2, sp, #12
	data[0] = (position >> 24) & 0xFF;
 800081c:	f88d 3008 	strb.w	r3, [sp, #8]
	data[1] = (position >> 16) & 0xFF;
 8000820:	1403      	asrs	r3, r0, #16
	status = WriteCommand(command, data, rx_buffer_write);
 8000822:	a902      	add	r1, sp, #8
	data[1] = (position >> 16) & 0xFF;
 8000824:	f88d 3009 	strb.w	r3, [sp, #9]
	data[2] = (position >> 8) & 0xFF;
 8000828:	1203      	asrs	r3, r0, #8
	status = WriteCommand(command, data, rx_buffer_write);
 800082a:	a801      	add	r0, sp, #4
	data[2] = (position >> 8) & 0xFF;
 800082c:	f88d 300a 	strb.w	r3, [sp, #10]
	status = WriteCommand(command, data, rx_buffer_write);
 8000830:	f7ff ff58 	bl	80006e4 <WriteCommand>
	data[0] = 0x00;
 8000834:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
	status = WriteCommand(command, data, rx_buffer_write);
 8000838:	aa03      	add	r2, sp, #12
 800083a:	a902      	add	r1, sp, #8
 800083c:	a801      	add	r0, sp, #4
	data[0] = 0x00;
 800083e:	9302      	str	r3, [sp, #8]
	command[0] = 0x60;
 8000840:	f8ad 4004 	strh.w	r4, [sp, #4]
	status = WriteCommand(command, data, rx_buffer_write);
 8000844:	f7ff ff4e 	bl	80006e4 <WriteCommand>
	data[0] = 0x00;
 8000848:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
	status = WriteCommand(command, data, rx_buffer_write);
 800084c:	aa03      	add	r2, sp, #12
 800084e:	a902      	add	r1, sp, #8
 8000850:	a801      	add	r0, sp, #4
	command[0] = 0x60;
 8000852:	f8ad 4004 	strh.w	r4, [sp, #4]
	data[0] = 0x00;
 8000856:	9302      	str	r3, [sp, #8]
	status = WriteCommand(command, data, rx_buffer_write);
 8000858:	f7ff ff44 	bl	80006e4 <WriteCommand>
}
 800085c:	b008      	add	sp, #32
 800085e:	bd10      	pop	{r4, pc}

08000860 <ConfigurePPM>:
		int32_t deceleration) {
 8000860:	b530      	push	{r4, r5, lr}
	command[0] = 0x60;
 8000862:	f248 1360 	movw	r3, #33120	; 0x8160
		int32_t deceleration) {
 8000866:	b089      	sub	sp, #36	; 0x24
 8000868:	460d      	mov	r5, r1
 800086a:	4614      	mov	r4, r2
	command[0] = 0x60;
 800086c:	f8ad 3004 	strh.w	r3, [sp, #4]
	data[0] = (velocity >> 24) & 0xFF;
 8000870:	0e03      	lsrs	r3, r0, #24
	data[3] = velocity & 0xFF;
 8000872:	f88d 000b 	strb.w	r0, [sp, #11]
	status = WriteCommand(command, data, rx_buffer_write);
 8000876:	aa03      	add	r2, sp, #12
	data[0] = (velocity >> 24) & 0xFF;
 8000878:	f88d 3008 	strb.w	r3, [sp, #8]
	data[1] = (velocity >> 16) & 0xFF;
 800087c:	1403      	asrs	r3, r0, #16
	status = WriteCommand(command, data, rx_buffer_write);
 800087e:	a902      	add	r1, sp, #8
	data[1] = (velocity >> 16) & 0xFF;
 8000880:	f88d 3009 	strb.w	r3, [sp, #9]
	data[2] = (velocity >> 8) & 0xFF;
 8000884:	1203      	asrs	r3, r0, #8
	status = WriteCommand(command, data, rx_buffer_write);
 8000886:	a801      	add	r0, sp, #4
	data[2] = (velocity >> 8) & 0xFF;
 8000888:	f88d 300a 	strb.w	r3, [sp, #10]
	status = WriteCommand(command, data, rx_buffer_write);
 800088c:	f7ff ff2a 	bl	80006e4 <WriteCommand>
	command[0] = 0x60;
 8000890:	f248 3360 	movw	r3, #33632	; 0x8360
	status = WriteCommand(command, data, rx_buffer_write);
 8000894:	aa03      	add	r2, sp, #12
 8000896:	a902      	add	r1, sp, #8
 8000898:	a801      	add	r0, sp, #4
	command[0] = 0x60;
 800089a:	f8ad 3004 	strh.w	r3, [sp, #4]
	data[0] = (acceleration >> 24) & 0xFF;
 800089e:	0e2b      	lsrs	r3, r5, #24
	data[3] = acceleration & 0xFF;
 80008a0:	f88d 500b 	strb.w	r5, [sp, #11]
	data[0] = (acceleration >> 24) & 0xFF;
 80008a4:	f88d 3008 	strb.w	r3, [sp, #8]
	data[1] = (acceleration >> 16) & 0xFF;
 80008a8:	142b      	asrs	r3, r5, #16
 80008aa:	f88d 3009 	strb.w	r3, [sp, #9]
	data[2] = (acceleration >> 8) & 0xFF;
 80008ae:	122b      	asrs	r3, r5, #8
 80008b0:	f88d 300a 	strb.w	r3, [sp, #10]
	status = WriteCommand(command, data, rx_buffer_write);
 80008b4:	f7ff ff16 	bl	80006e4 <WriteCommand>
	command[0] = 0x60;
 80008b8:	f248 4360 	movw	r3, #33888	; 0x8460
	status = WriteCommand(command, data, rx_buffer_write);
 80008bc:	aa03      	add	r2, sp, #12
 80008be:	a902      	add	r1, sp, #8
 80008c0:	a801      	add	r0, sp, #4
	command[0] = 0x60;
 80008c2:	f8ad 3004 	strh.w	r3, [sp, #4]
	data[0] = (deceleration >> 24) & 0xFF;
 80008c6:	0e23      	lsrs	r3, r4, #24
	data[3] = deceleration & 0xFF;
 80008c8:	f88d 400b 	strb.w	r4, [sp, #11]
	data[0] = (deceleration >> 24) & 0xFF;
 80008cc:	f88d 3008 	strb.w	r3, [sp, #8]
	data[1] = (deceleration >> 16) & 0xFF;
 80008d0:	1423      	asrs	r3, r4, #16
 80008d2:	f88d 3009 	strb.w	r3, [sp, #9]
	data[2] = (deceleration >> 8) & 0xFF;
 80008d6:	1223      	asrs	r3, r4, #8
 80008d8:	f88d 300a 	strb.w	r3, [sp, #10]
	status = WriteCommand(command, data, rx_buffer_write);
 80008dc:	f7ff ff02 	bl	80006e4 <WriteCommand>
}
 80008e0:	b009      	add	sp, #36	; 0x24
 80008e2:	bd30      	pop	{r4, r5, pc}

080008e4 <ReadCommand>:

osStatus_t ReadCommand(uint8_t *command, uint8_t *rx_buffer) {
 80008e4:	b570      	push	{r4, r5, r6, lr}
 80008e6:	b08e      	sub	sp, #56	; 0x38
 80008e8:	4605      	mov	r5, r0
	osStatus_t status = osError;

	uint8_t byte_stream_read[10];

	uint8_t dma_buffer[30] = { 0 };
 80008ea:	221e      	movs	r2, #30
osStatus_t ReadCommand(uint8_t *command, uint8_t *rx_buffer) {
 80008ec:	460c      	mov	r4, r1
	uint8_t dma_buffer[30] = { 0 };
 80008ee:	a806      	add	r0, sp, #24
 80008f0:	2100      	movs	r1, #0
 80008f2:	f012 fc66 	bl	80131c2 <memset>

	byte_stream_read[0] = 0x90;				// DLE
 80008f6:	4b26      	ldr	r3, [pc, #152]	; (8000990 <ReadCommand+0xac>)
	/* CRC data array */
	uint8_t crc_data_array[6] = { 0 };
	memcpy(crc_data_array, &byte_stream_read[2], 6 * sizeof(*byte_stream_read));

	uint16_t crc_calc = 0;
	crc_calc = calculateCRC(crc_data_array, 6);
 80008f8:	2106      	movs	r1, #6

	HAL_UART_DMAResume(&huart4);
	HAL_UART_Receive_DMA(&huart4, dma_buffer, 20);
	osDelay(5);
	HAL_UART_DMAStop(&huart4);
	memcpy(rx_buffer, dma_buffer, 20);
 80008fa:	ae0a      	add	r6, sp, #40	; 0x28
	byte_stream_read[0] = 0x90;				// DLE
 80008fc:	9303      	str	r3, [sp, #12]
	byte_stream_read[3] = 0x02;				// Length of stuff sent
 80008fe:	2301      	movs	r3, #1
 8000900:	f88d 3010 	strb.w	r3, [sp, #16]
	byte_stream_read[5] = command[1];		// Index Low Byte
 8000904:	786b      	ldrb	r3, [r5, #1]
 8000906:	f88d 3011 	strb.w	r3, [sp, #17]
	byte_stream_read[6] = command[0];		// Index High byte
 800090a:	782b      	ldrb	r3, [r5, #0]
 800090c:	f88d 3012 	strb.w	r3, [sp, #18]
	byte_stream_read[7] = 0x00;				// Subindex of object
 8000910:	2300      	movs	r3, #0
 8000912:	f88d 3013 	strb.w	r3, [sp, #19]
	memcpy(crc_data_array, &byte_stream_read[2], 6 * sizeof(*byte_stream_read));
 8000916:	ab0e      	add	r3, sp, #56	; 0x38
 8000918:	f853 0d2a 	ldr.w	r0, [r3, #-42]!
 800091c:	889b      	ldrh	r3, [r3, #4]
 800091e:	9001      	str	r0, [sp, #4]
	crc_calc = calculateCRC(crc_data_array, 6);
 8000920:	a801      	add	r0, sp, #4
	memcpy(crc_data_array, &byte_stream_read[2], 6 * sizeof(*byte_stream_read));
 8000922:	f8ad 3008 	strh.w	r3, [sp, #8]
	crc_calc = calculateCRC(crc_data_array, 6);
 8000926:	f7ff feb3 	bl	8000690 <calculateCRC>
	byte_stream_read[8] = crc_calc & 0xFF;
 800092a:	f88d 0014 	strb.w	r0, [sp, #20]
	byte_stream_read[9] = (crc_calc >> 8) & 0xFF;
 800092e:	0a00      	lsrs	r0, r0, #8
	HAL_UART_Transmit_DMA(&huart4, byte_stream_read, 10);
 8000930:	220a      	movs	r2, #10
 8000932:	a903      	add	r1, sp, #12
	byte_stream_read[9] = (crc_calc >> 8) & 0xFF;
 8000934:	f88d 0015 	strb.w	r0, [sp, #21]
	HAL_UART_Transmit_DMA(&huart4, byte_stream_read, 10);
 8000938:	4816      	ldr	r0, [pc, #88]	; (8000994 <ReadCommand+0xb0>)
 800093a:	f00a ff8d 	bl	800b858 <HAL_UART_Transmit_DMA>
	HAL_UART_DMAResume(&huart4);
 800093e:	4815      	ldr	r0, [pc, #84]	; (8000994 <ReadCommand+0xb0>)
 8000940:	f00b f84e 	bl	800b9e0 <HAL_UART_DMAResume>
	HAL_UART_Receive_DMA(&huart4, dma_buffer, 20);
 8000944:	2214      	movs	r2, #20
 8000946:	a906      	add	r1, sp, #24
 8000948:	4812      	ldr	r0, [pc, #72]	; (8000994 <ReadCommand+0xb0>)
 800094a:	f00a ffcf 	bl	800b8ec <HAL_UART_Receive_DMA>
	osDelay(5);
 800094e:	2005      	movs	r0, #5
 8000950:	f00f f950 	bl	800fbf4 <osDelay>
	HAL_UART_DMAStop(&huart4);
 8000954:	480f      	ldr	r0, [pc, #60]	; (8000994 <ReadCommand+0xb0>)
 8000956:	f00b f86d 	bl	800ba34 <HAL_UART_DMAStop>
	memcpy(rx_buffer, dma_buffer, 20);
 800095a:	ab06      	add	r3, sp, #24
 800095c:	4622      	mov	r2, r4
 800095e:	461d      	mov	r5, r3
 8000960:	3208      	adds	r2, #8
 8000962:	cd03      	ldmia	r5!, {r0, r1}
 8000964:	42b5      	cmp	r5, r6
 8000966:	f842 0c08 	str.w	r0, [r2, #-8]
 800096a:	f842 1c04 	str.w	r1, [r2, #-4]
 800096e:	462b      	mov	r3, r5
 8000970:	d1f5      	bne.n	800095e <ReadCommand+0x7a>
 8000972:	6828      	ldr	r0, [r5, #0]
 8000974:	6010      	str	r0, [r2, #0]

	/* check if we have an error code */
	if ((rx_buffer[7] | rx_buffer[6] | rx_buffer[5] | rx_buffer[4]) == 0) {
 8000976:	79a2      	ldrb	r2, [r4, #6]
 8000978:	79e3      	ldrb	r3, [r4, #7]
 800097a:	4313      	orrs	r3, r2
 800097c:	7962      	ldrb	r2, [r4, #5]
 800097e:	4313      	orrs	r3, r2
 8000980:	7922      	ldrb	r2, [r4, #4]
 8000982:	4313      	orrs	r3, r2
		status = osOK;
	}
	return status;

}
 8000984:	bf14      	ite	ne
 8000986:	f04f 30ff 	movne.w	r0, #4294967295
 800098a:	2000      	moveq	r0, #0
 800098c:	b00e      	add	sp, #56	; 0x38
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	02600290 	.word	0x02600290
 8000994:	2401a674 	.word	0x2401a674

08000998 <EnableMotor>:
osStatus_t EnableMotor() {
 8000998:	b510      	push	{r4, lr}
 800099a:	b08c      	sub	sp, #48	; 0x30
	data[0] = 0x00;
 800099c:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
	command[0] = 0x60;
 80009a0:	f244 0460 	movw	r4, #16480	; 0x4060
	status = WriteCommand(command, data, rx_buffer_write);
 80009a4:	aa02      	add	r2, sp, #8
 80009a6:	a901      	add	r1, sp, #4
 80009a8:	4668      	mov	r0, sp
	data[0] = 0x00;
 80009aa:	9301      	str	r3, [sp, #4]
	command[0] = 0x60;
 80009ac:	f8ad 4000 	strh.w	r4, [sp]
	status = WriteCommand(command, data, rx_buffer_write);
 80009b0:	f7ff fe98 	bl	80006e4 <WriteCommand>
	data[0] = 0x00;
 80009b4:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
	status = WriteCommand(command, data, rx_buffer_write);
 80009b8:	aa02      	add	r2, sp, #8
 80009ba:	a901      	add	r1, sp, #4
 80009bc:	4668      	mov	r0, sp
	data[0] = 0x00;
 80009be:	9301      	str	r3, [sp, #4]
	command[0] = 0x60;
 80009c0:	f8ad 4000 	strh.w	r4, [sp]
	status = WriteCommand(command, data, rx_buffer_write);
 80009c4:	f7ff fe8e 	bl	80006e4 <WriteCommand>
	command[0] = 0x60;
 80009c8:	f244 1360 	movw	r3, #16736	; 0x4160
	status = ReadCommand(command, rx_buffer_read);
 80009cc:	a907      	add	r1, sp, #28
 80009ce:	4668      	mov	r0, sp
	command[0] = 0x60;
 80009d0:	f8ad 3000 	strh.w	r3, [sp]
	status = ReadCommand(command, rx_buffer_read);
 80009d4:	f7ff ff86 	bl	80008e4 <ReadCommand>
	if (rx_buffer_read[8] == 0x37 && rx_buffer_read[9] == 0x04) {
 80009d8:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 80009dc:	2b37      	cmp	r3, #55	; 0x37
 80009de:	d104      	bne.n	80009ea <EnableMotor+0x52>
 80009e0:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 80009e4:	2b04      	cmp	r3, #4
		status = osOK;
 80009e6:	bf08      	it	eq
 80009e8:	2000      	moveq	r0, #0
}
 80009ea:	b00c      	add	sp, #48	; 0x30
 80009ec:	bd10      	pop	{r4, pc}

080009ee <GetPosition>:
osStatus_t GetPosition(int32_t *position) {
 80009ee:	b510      	push	{r4, lr}
 80009f0:	b086      	sub	sp, #24
	command[0] = 0x60;
 80009f2:	f246 4360 	movw	r3, #25696	; 0x6460
osStatus_t GetPosition(int32_t *position) {
 80009f6:	4604      	mov	r4, r0
	status = ReadCommand(command, rx_buffer_read);
 80009f8:	a901      	add	r1, sp, #4
 80009fa:	4668      	mov	r0, sp
	command[0] = 0x60;
 80009fc:	f8ad 3000 	strh.w	r3, [sp]
	status = ReadCommand(command, rx_buffer_read);
 8000a00:	f7ff ff70 	bl	80008e4 <ReadCommand>
	*position = rx_buffer_read[8] + (rx_buffer_read[9] << 8)
 8000a04:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8000a08:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8000a0c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
			+ (rx_buffer_read[10] << 16) + (rx_buffer_read[11] << 24);
 8000a10:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8000a14:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 8000a18:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8000a1c:	eb03 6302 	add.w	r3, r3, r2, lsl #24
	*position = rx_buffer_read[8] + (rx_buffer_read[9] << 8)
 8000a20:	6023      	str	r3, [r4, #0]
}
 8000a22:	b006      	add	sp, #24
 8000a24:	bd10      	pop	{r4, pc}

08000a26 <_gps_search_start>:

#include "GPS/gps.h"

const uint8_t ubxgga[HEADER_SIZE] = {'G','G','A'};

uint32_t _gps_search_start(uint8_t *arr){
 8000a26:	3001      	adds	r0, #1
	for(int i=3; i<BUFFER_SIZE-DATA_SIZE; i++)
 8000a28:	2303      	movs	r3, #3
 8000a2a:	f240 32a2 	movw	r2, #930	; 0x3a2
			{
			  if(arr[i-2] == ubxgga[0] && arr[i-1] == ubxgga[1] && arr[i] == ubxgga[2])
 8000a2e:	f810 1b01 	ldrb.w	r1, [r0], #1
 8000a32:	3301      	adds	r3, #1
 8000a34:	2947      	cmp	r1, #71	; 0x47
 8000a36:	d107      	bne.n	8000a48 <_gps_search_start+0x22>
 8000a38:	7801      	ldrb	r1, [r0, #0]
 8000a3a:	2947      	cmp	r1, #71	; 0x47
 8000a3c:	d104      	bne.n	8000a48 <_gps_search_start+0x22>
 8000a3e:	7841      	ldrb	r1, [r0, #1]
 8000a40:	2941      	cmp	r1, #65	; 0x41
 8000a42:	d101      	bne.n	8000a48 <_gps_search_start+0x22>
			    return i+1;
 8000a44:	4618      	mov	r0, r3
 8000a46:	4770      	bx	lr
	for(int i=3; i<BUFFER_SIZE-DATA_SIZE; i++)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d1f0      	bne.n	8000a2e <_gps_search_start+0x8>
			}
	return 0;
 8000a4c:	2000      	movs	r0, #0
}
 8000a4e:	4770      	bx	lr

08000a50 <_parse_data>:

uint8_t _parse_data (struct gps_device *dev, uint8_t* data){


	if (data[22] == 'N' || data[22] == 'S'){
 8000a50:	7d8b      	ldrb	r3, [r1, #22]
 8000a52:	2b4e      	cmp	r3, #78	; 0x4e
uint8_t _parse_data (struct gps_device *dev, uint8_t* data){
 8000a54:	b510      	push	{r4, lr}
 8000a56:	ed2d 8b0a 	vpush	{d8-d12}
	if (data[22] == 'N' || data[22] == 'S'){
 8000a5a:	f040 80dd 	bne.w	8000c18 <_parse_data+0x1c8>
 8000a5e:	1e4b      	subs	r3, r1, #1
 8000a60:	f101 0445 	add.w	r4, r1, #69	; 0x45

		// ASCII to decimal conversion
		for(int i = 0; i < DATA_SIZE; i++) data[i] = data[i]-48;
 8000a64:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8000a68:	3a30      	subs	r2, #48	; 0x30
 8000a6a:	42a3      	cmp	r3, r4
 8000a6c:	701a      	strb	r2, [r3, #0]
 8000a6e:	d1f9      	bne.n	8000a64 <_parse_data+0x14>


		dev->data.hour = data[1]*10 + data[2];
 8000a70:	788c      	ldrb	r4, [r1, #2]
 8000a72:	230a      	movs	r3, #10
 8000a74:	784a      	ldrb	r2, [r1, #1]
 8000a76:	fb13 4202 	smlabb	r2, r3, r2, r4
 8000a7a:	6082      	str	r2, [r0, #8]
		dev->data.minute = data[3]*10 + data[4];
 8000a7c:	790c      	ldrb	r4, [r1, #4]
 8000a7e:	78ca      	ldrb	r2, [r1, #3]
 8000a80:	fb13 4202 	smlabb	r2, r3, r2, r4
 8000a84:	60c2      	str	r2, [r0, #12]
		dev->data.second = data[5]*10 + data[6];
 8000a86:	798a      	ldrb	r2, [r1, #6]
 8000a88:	794c      	ldrb	r4, [r1, #5]
 8000a8a:	fb13 2304 	smlabb	r3, r3, r4, r2
 8000a8e:	6103      	str	r3, [r0, #16]

		dev->data.lat_deg = data[11]*10 +data[12];
 8000a90:	7acb      	ldrb	r3, [r1, #11]
 8000a92:	7b0a      	ldrb	r2, [r1, #12]
 8000a94:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000a98:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8000a9c:	7543      	strb	r3, [r0, #21]
		dev->data.lat_decimal = (data[13]*1e7 + data[14]*1e6 + data[16]*1e5 + data[17]*1e4 + data[18]*1e3 + data[19]*1e2 + data[20])/6;
 8000a9e:	7ccb      	ldrb	r3, [r1, #19]
 8000aa0:	ee05 3a10 	vmov	s10, r3
 8000aa4:	7c8b      	ldrb	r3, [r1, #18]
 8000aa6:	ee06 3a10 	vmov	s12, r3
 8000aaa:	7c4b      	ldrb	r3, [r1, #17]
 8000aac:	eeb8 5bc5 	vcvt.f64.s32	d5, s10
 8000ab0:	ee04 3a10 	vmov	s8, r3
 8000ab4:	7c0b      	ldrb	r3, [r1, #16]
 8000ab6:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8000aba:	ee03 3a10 	vmov	s6, r3
 8000abe:	7b4b      	ldrb	r3, [r1, #13]
 8000ac0:	eeb8 4bc4 	vcvt.f64.s32	d4, s8
 8000ac4:	ee02 3a10 	vmov	s4, r3
 8000ac8:	7b8b      	ldrb	r3, [r1, #14]
 8000aca:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 8000ace:	ee07 3a10 	vmov	s14, r3
 8000ad2:	eeb8 2bc2 	vcvt.f64.s32	d2, s4
 8000ad6:	7d0b      	ldrb	r3, [r1, #20]
 8000ad8:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8000adc:	ed9f ab52 	vldr	d10, [pc, #328]	; 8000c28 <_parse_data+0x1d8>
 8000ae0:	ed9f 9b53 	vldr	d9, [pc, #332]	; 8000c30 <_parse_data+0x1e0>
 8000ae4:	ed9f 8b54 	vldr	d8, [pc, #336]	; 8000c38 <_parse_data+0x1e8>
 8000ae8:	ee27 7b0a 	vmul.f64	d7, d7, d10
 8000aec:	ed9f 0b54 	vldr	d0, [pc, #336]	; 8000c40 <_parse_data+0x1f0>
 8000af0:	ed9f 1b55 	vldr	d1, [pc, #340]	; 8000c48 <_parse_data+0x1f8>
 8000af4:	eea2 7b09 	vfma.f64	d7, d2, d9
 8000af8:	ed9f 2b55 	vldr	d2, [pc, #340]	; 8000c50 <_parse_data+0x200>
 8000afc:	eea3 7b08 	vfma.f64	d7, d3, d8
 8000b00:	eeb1 3b08 	vmov.f64	d3, #24	; 0x40c00000  6.0
 8000b04:	eea4 7b00 	vfma.f64	d7, d4, d0
 8000b08:	eea6 7b01 	vfma.f64	d7, d6, d1
 8000b0c:	eea5 7b02 	vfma.f64	d7, d5, d2
 8000b10:	eeb0 6b47 	vmov.f64	d6, d7
 8000b14:	ee07 3a10 	vmov	s14, r3
 8000b18:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8000b1c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000b20:	ee87 6b03 	vdiv.f64	d6, d7, d3
 8000b24:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 8000b28:	ed80 6a06 	vstr	s12, [r0, #24]

		dev->data.lon_deg = data[25]*10 +data[26];
 8000b2c:	7e4b      	ldrb	r3, [r1, #25]
 8000b2e:	7e8a      	ldrb	r2, [r1, #26]
 8000b30:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000b34:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8000b38:	7703      	strb	r3, [r0, #28]
		dev->data.lon_decimal = (data[27]*1e7 + data[28]*1e6 + data[30]*1e5 + data[31]*1e4 + data[32]*1e3 + data[33]*1e2 + data[34])/6;
 8000b3a:	f891 3021 	ldrb.w	r3, [r1, #33]	; 0x21
 8000b3e:	ee0c 3a10 	vmov	s24, r3
 8000b42:	f891 3020 	ldrb.w	r3, [r1, #32]
 8000b46:	ee0b 3a10 	vmov	s22, r3
 8000b4a:	7fcb      	ldrb	r3, [r1, #31]
 8000b4c:	eeb8 cbcc 	vcvt.f64.s32	d12, s24
 8000b50:	ee06 3a10 	vmov	s12, r3
 8000b54:	7f8b      	ldrb	r3, [r1, #30]
 8000b56:	eeb8 bbcb 	vcvt.f64.s32	d11, s22
 8000b5a:	ee05 3a10 	vmov	s10, r3
 8000b5e:	7ecb      	ldrb	r3, [r1, #27]
 8000b60:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8000b64:	ee04 3a10 	vmov	s8, r3
 8000b68:	7f0b      	ldrb	r3, [r1, #28]
 8000b6a:	eeb8 5bc5 	vcvt.f64.s32	d5, s10
 8000b6e:	ee07 3a10 	vmov	s14, r3
 8000b72:	eeb8 4bc4 	vcvt.f64.s32	d4, s8
 8000b76:	f891 3022 	ldrb.w	r3, [r1, #34]	; 0x22
 8000b7a:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8000b7e:	ee27 7b0a 	vmul.f64	d7, d7, d10
 8000b82:	eea4 7b09 	vfma.f64	d7, d4, d9
 8000b86:	eea5 7b08 	vfma.f64	d7, d5, d8
 8000b8a:	eea6 7b00 	vfma.f64	d7, d6, d0
 8000b8e:	eeab 7b01 	vfma.f64	d7, d11, d1
 8000b92:	eeac 7b02 	vfma.f64	d7, d12, d2
 8000b96:	eeb0 ab47 	vmov.f64	d10, d7
 8000b9a:	ee07 3a10 	vmov	s14, r3
 8000b9e:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8000ba2:	ee3a 7b07 	vadd.f64	d7, d10, d7
 8000ba6:	ee87 6b03 	vdiv.f64	d6, d7, d3
 8000baa:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 8000bae:	ed80 6a08 	vstr	s12, [r0, #32]

		dev->data.fix = data[38];
 8000bb2:	f891 3026 	ldrb.w	r3, [r1, #38]	; 0x26
 8000bb6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24

		dev->data.satellite = data[40]*10 + data[41];
 8000bba:	f891 3028 	ldrb.w	r3, [r1, #40]	; 0x28
 8000bbe:	f891 2029 	ldrb.w	r2, [r1, #41]	; 0x29
 8000bc2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000bc6:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8000bca:	7503      	strb	r3, [r0, #20]

		dev->data.HDOP = data[43]*100+data[45]*10+data[46];
 8000bcc:	f891 302b 	ldrb.w	r3, [r1, #43]	; 0x2b
 8000bd0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000bd4:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8000bd8:	f891 302d 	ldrb.w	r3, [r1, #45]	; 0x2d
 8000bdc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000be0:	005b      	lsls	r3, r3, #1
 8000be2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000be6:	f891 202e 	ldrb.w	r2, [r1, #46]	; 0x2e
 8000bea:	4413      	add	r3, r2
 8000bec:	84c3      	strh	r3, [r0, #38]	; 0x26

		dev->data.altitude= data[48]*100+data[49]*10+data[50];
 8000bee:	f891 3030 	ldrb.w	r3, [r1, #48]	; 0x30
 8000bf2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000bf6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8000bfa:	f891 3031 	ldrb.w	r3, [r1, #49]	; 0x31
 8000bfe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000c02:	005b      	lsls	r3, r3, #1
 8000c04:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000c08:	f891 2032 	ldrb.w	r2, [r1, #50]	; 0x32
 8000c0c:	4413      	add	r3, r2
 8000c0e:	8503      	strh	r3, [r0, #40]	; 0x28
 8000c10:	2001      	movs	r0, #1
	else {
		dev->data.fix = 0;
		return 0;
	}
	return 1;
}
 8000c12:	ecbd 8b0a 	vpop	{d8-d12}
 8000c16:	bd10      	pop	{r4, pc}
	if (data[22] == 'N' || data[22] == 'S'){
 8000c18:	2b53      	cmp	r3, #83	; 0x53
 8000c1a:	f43f af20 	beq.w	8000a5e <_parse_data+0xe>
		dev->data.fix = 0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
		return 0;
 8000c24:	4618      	mov	r0, r3
 8000c26:	e7f4      	b.n	8000c12 <_parse_data+0x1c2>
 8000c28:	00000000 	.word	0x00000000
 8000c2c:	412e8480 	.word	0x412e8480
 8000c30:	00000000 	.word	0x00000000
 8000c34:	416312d0 	.word	0x416312d0
 8000c38:	00000000 	.word	0x00000000
 8000c3c:	40f86a00 	.word	0x40f86a00
 8000c40:	00000000 	.word	0x00000000
 8000c44:	40c38800 	.word	0x40c38800
 8000c48:	00000000 	.word	0x00000000
 8000c4c:	408f4000 	.word	0x408f4000
 8000c50:	00000000 	.word	0x00000000
 8000c54:	40590000 	.word	0x40590000

08000c58 <gps_dma_init>:


void gps_dma_init(struct gps_device *dev){
 8000c58:	b510      	push	{r4, lr}
 8000c5a:	4604      	mov	r4, r0
	HAL_UART_DMAStop(dev->uart_bus);
 8000c5c:	6840      	ldr	r0, [r0, #4]
 8000c5e:	f00a fee9 	bl	800ba34 <HAL_UART_DMAStop>

	HAL_UART_Receive_DMA(dev->uart_bus, gps_data[dev->id], BUFFER_SIZE);
 8000c62:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c66:	7821      	ldrb	r1, [r4, #0]
 8000c68:	4b05      	ldr	r3, [pc, #20]	; (8000c80 <gps_dma_init+0x28>)
 8000c6a:	6860      	ldr	r0, [r4, #4]
 8000c6c:	fb02 3101 	mla	r1, r2, r1, r3
 8000c70:	f00a fe3c 	bl	800b8ec <HAL_UART_Receive_DMA>

	HAL_UART_DMAResume(dev->uart_bus);
 8000c74:	6860      	ldr	r0, [r4, #4]
}
 8000c76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_DMAResume(dev->uart_bus);
 8000c7a:	f00a beb1 	b.w	800b9e0 <HAL_UART_DMAResume>
 8000c7e:	bf00      	nop
 8000c80:	24008ef2 	.word	0x24008ef2

08000c84 <gps_read_sensor>:



uint8_t gps_read_sensor (struct gps_device *dev){
 8000c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c86:	4604      	mov	r4, r0
	HAL_UART_DMAPause(dev->uart_bus);
 8000c88:	6840      	ldr	r0, [r0, #4]
 8000c8a:	f00a fe7b 	bl	800b984 <HAL_UART_DMAPause>

	uint32_t data_start = _gps_search_start(gps_data[dev->id]);
 8000c8e:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8000c92:	490d      	ldr	r1, [pc, #52]	; (8000cc8 <gps_read_sensor+0x44>)
 8000c94:	7827      	ldrb	r7, [r4, #0]
 8000c96:	4e0d      	ldr	r6, [pc, #52]	; (8000ccc <gps_read_sensor+0x48>)
 8000c98:	fb05 1507 	mla	r5, r5, r7, r1
 8000c9c:	4628      	mov	r0, r5
 8000c9e:	f7ff fec2 	bl	8000a26 <_gps_search_start>
	if (data_start > 0) memcpy(gps_gga[dev->id], gps_data[dev->id] + data_start, DATA_SIZE);
 8000ca2:	b128      	cbz	r0, 8000cb0 <gps_read_sensor+0x2c>
 8000ca4:	2246      	movs	r2, #70	; 0x46
 8000ca6:	1829      	adds	r1, r5, r0
 8000ca8:	fb07 6002 	mla	r0, r7, r2, r6
 8000cac:	f012 fa7e 	bl	80131ac <memcpy>

	HAL_UART_DMAResume(dev->uart_bus);
 8000cb0:	6860      	ldr	r0, [r4, #4]
 8000cb2:	f00a fe95 	bl	800b9e0 <HAL_UART_DMAResume>

	return _parse_data(dev, gps_gga[dev->id]);
 8000cb6:	7821      	ldrb	r1, [r4, #0]
 8000cb8:	2346      	movs	r3, #70	; 0x46
 8000cba:	4620      	mov	r0, r4
 8000cbc:	fb01 6103 	mla	r1, r1, r3, r6
}
 8000cc0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return _parse_data(dev, gps_gga[dev->id]);
 8000cc4:	f7ff bec4 	b.w	8000a50 <_parse_data>
 8000cc8:	24008ef2 	.word	0x24008ef2
 8000ccc:	24008e20 	.word	0x24008e20

08000cd0 <gps_reset>:
	dev->data.hour = 0;
	dev->data.minute = 0;
	dev->data.second = 0;

	dev->data.lat_deg = 0;
	dev->data.lat_decimal = 0;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	6183      	str	r3, [r0, #24]

	dev->data.lon_deg = 0;
 8000cd4:	7703      	strb	r3, [r0, #28]
	dev->data.lon_decimal = 0;
 8000cd6:	6203      	str	r3, [r0, #32]

	dev->data.fix = 0;
 8000cd8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	dev->data.minute = 0;
 8000cdc:	6103      	str	r3, [r0, #16]
	dev->data.second = 0;
 8000cde:	8283      	strh	r3, [r0, #20]

	dev->data.satellite = 0;

	dev->data.HDOP = 0;
 8000ce0:	84c3      	strh	r3, [r0, #38]	; 0x26

	dev->data.altitude= 0;
 8000ce2:	8503      	strh	r3, [r0, #40]	; 0x28
	dev->data.hour = 0;
 8000ce4:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
 8000ce8:	4770      	bx	lr
	...

08000cec <init_coeff>:

#include "Sim_Con/controller.h"

/* In this file, all the controller related function as the controller itself will be defined */

void init_coeff(control_data_t *control_data){
 8000cec:	b570      	push	{r4, r5, r6, lr}
    /* The coefficients are sorted in the following way: Gain 1, Gain 2, Gain 3, Optimal Trajectory*/
    const long double coeff0[POLY_DEG+1] = {-0.000000000000000000000000000000000000000000000000000000000000000000000000000000000000000868001509274695588003190560506144, 0.000000000000000000000000000000000000000000000000000000000000000000000000000000000006734144053942240645165763223097866695, -0.000000000000000000000000000000000000000000000000000000000000000000000000000000017943967053724527790526120972453756926449, 0.000000000000000000000000000000000000000000000000000000000000000000000000000011600941491935255106453433215669137342465324, 0.000000000000000000000000000000000000000000000000000000000000000000000000024003842653456406415201075555759650350223677265, -0.000000000000000000000000000000000000000000000000000000000000000000000018111809768284050761098616789038040361039057944148, -0.000000000000000000000000000000000000000000000000000000000000000000048626795322807690622140144022438412562738932905020920, 0.000000000000000000000000000000000000000000000000000000000000000007420489314715460137826453965576002362709190070801883230, 0.000000000000000000000000000000000000000000000000000000000000094912489417915252510561501393729204256289219371483064906746, 0.000000000000000000000000000000000000000000000000000000000052920131301064704984426808487039401202507286820178230977021240, -0.000000000000000000000000000000000000000000000000000000142328584943567111040099678669599125806190931530978604529693922433, -0.000000000000000000000000000000000000000000000000000206637043647508274878826573874873913387740240970744978496233572370358, 0.000000000000000000000000000000000000000000000000130334867334591797705159920212787647558817394492967999556852539610786702, 0.000000000000000000000000000000000000000000000490489866515998216867458404379428187117827265098035412660415750117880703074, 0.000000000000000000000000000000000000000000026867380644656436850000702522289482657478939067887135595991052719132239096434, -0.000000000000000000000000000000000000000958336406527050599461484506529266000580916845814498770483885341489941271723386135, -0.000000000000000000000000000000000000380110572500376264930409844941662974846208384219693874197621108524730596015191124200, 0.000000000000000000000000000000001846228870037127080708718400229324628612006979121258828532160962041221158639206452239598, 0.000000000000000000000000000000701063223175594818444883139638145152049380684396387992241048156796428280836621271983333248, -0.000000000000000000000000003903941552353450564236090389613619312482757597027505055531398063059663437746049652332658297382, 0.000000000000000000000000921341687636553511160316676520504205771478259592850755826738722497823430579444448085268959403038, 0.000000000000000000006947147284172662813389137056975705843499706683819221137788160747028598507313290610909461975097656250, -0.000000000000000011979567065868153518301726372320952852497657147544385392023968961439095437526702880859375000000000000000, 0.000000000000010700672963404348022988568119097284740871703703768424986719765001907944679260253906250000000000000000000000, -0.000000000006235098773362018059773535637897243634301946979547892624395899474620819091796875000000000000000000000000000000, 0.000000002525183589744375369531118971666051875590852660025120712816715240478515625000000000000000000000000000000000000000, -0.000000720864945346716686813465149036295187556788732763379812240600585937500000000000000000000000000000000000000000000000, 0.000142835180023407189121506521978233195113716647028923034667968750000000000000000000000000000000000000000000000000000000, -0.018733383728017274222343857559280877467244863510131835937500000000000000000000000000000000000000000000000000000000000000, 1.463511559528952288289360694761853665113449096679687500000000000000000000000000000000000000000000000000000000000000000000, -51.561961866915225982666015625000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000};
 8000cee:	24f8      	movs	r4, #248	; 0xf8
void init_coeff(control_data_t *control_data){
 8000cf0:	f5ad 7d78 	sub.w	sp, sp, #992	; 0x3e0
    const long double coeff0[POLY_DEG+1] = {-0.000000000000000000000000000000000000000000000000000000000000000000000000000000000000000868001509274695588003190560506144, 0.000000000000000000000000000000000000000000000000000000000000000000000000000000000006734144053942240645165763223097866695, -0.000000000000000000000000000000000000000000000000000000000000000000000000000000017943967053724527790526120972453756926449, 0.000000000000000000000000000000000000000000000000000000000000000000000000000011600941491935255106453433215669137342465324, 0.000000000000000000000000000000000000000000000000000000000000000000000000024003842653456406415201075555759650350223677265, -0.000000000000000000000000000000000000000000000000000000000000000000000018111809768284050761098616789038040361039057944148, -0.000000000000000000000000000000000000000000000000000000000000000000048626795322807690622140144022438412562738932905020920, 0.000000000000000000000000000000000000000000000000000000000000000007420489314715460137826453965576002362709190070801883230, 0.000000000000000000000000000000000000000000000000000000000000094912489417915252510561501393729204256289219371483064906746, 0.000000000000000000000000000000000000000000000000000000000052920131301064704984426808487039401202507286820178230977021240, -0.000000000000000000000000000000000000000000000000000000142328584943567111040099678669599125806190931530978604529693922433, -0.000000000000000000000000000000000000000000000000000206637043647508274878826573874873913387740240970744978496233572370358, 0.000000000000000000000000000000000000000000000000130334867334591797705159920212787647558817394492967999556852539610786702, 0.000000000000000000000000000000000000000000000490489866515998216867458404379428187117827265098035412660415750117880703074, 0.000000000000000000000000000000000000000000026867380644656436850000702522289482657478939067887135595991052719132239096434, -0.000000000000000000000000000000000000000958336406527050599461484506529266000580916845814498770483885341489941271723386135, -0.000000000000000000000000000000000000380110572500376264930409844941662974846208384219693874197621108524730596015191124200, 0.000000000000000000000000000000001846228870037127080708718400229324628612006979121258828532160962041221158639206452239598, 0.000000000000000000000000000000701063223175594818444883139638145152049380684396387992241048156796428280836621271983333248, -0.000000000000000000000000003903941552353450564236090389613619312482757597027505055531398063059663437746049652332658297382, 0.000000000000000000000000921341687636553511160316676520504205771478259592850755826738722497823430579444448085268959403038, 0.000000000000000000006947147284172662813389137056975705843499706683819221137788160747028598507313290610909461975097656250, -0.000000000000000011979567065868153518301726372320952852497657147544385392023968961439095437526702880859375000000000000000, 0.000000000000010700672963404348022988568119097284740871703703768424986719765001907944679260253906250000000000000000000000, -0.000000000006235098773362018059773535637897243634301946979547892624395899474620819091796875000000000000000000000000000000, 0.000000002525183589744375369531118971666051875590852660025120712816715240478515625000000000000000000000000000000000000000, -0.000000720864945346716686813465149036295187556788732763379812240600585937500000000000000000000000000000000000000000000000, 0.000142835180023407189121506521978233195113716647028923034667968750000000000000000000000000000000000000000000000000000000, -0.018733383728017274222343857559280877467244863510131835937500000000000000000000000000000000000000000000000000000000000000, 1.463511559528952288289360694761853665113449096679687500000000000000000000000000000000000000000000000000000000000000000000, -51.561961866915225982666015625000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000};
 8000cf4:	4e1a      	ldr	r6, [pc, #104]	; (8000d60 <init_coeff+0x74>)
void init_coeff(control_data_t *control_data){
 8000cf6:	4605      	mov	r5, r0
    const long double coeff0[POLY_DEG+1] = {-0.000000000000000000000000000000000000000000000000000000000000000000000000000000000000000868001509274695588003190560506144, 0.000000000000000000000000000000000000000000000000000000000000000000000000000000000006734144053942240645165763223097866695, -0.000000000000000000000000000000000000000000000000000000000000000000000000000000017943967053724527790526120972453756926449, 0.000000000000000000000000000000000000000000000000000000000000000000000000000011600941491935255106453433215669137342465324, 0.000000000000000000000000000000000000000000000000000000000000000000000000024003842653456406415201075555759650350223677265, -0.000000000000000000000000000000000000000000000000000000000000000000000018111809768284050761098616789038040361039057944148, -0.000000000000000000000000000000000000000000000000000000000000000000048626795322807690622140144022438412562738932905020920, 0.000000000000000000000000000000000000000000000000000000000000000007420489314715460137826453965576002362709190070801883230, 0.000000000000000000000000000000000000000000000000000000000000094912489417915252510561501393729204256289219371483064906746, 0.000000000000000000000000000000000000000000000000000000000052920131301064704984426808487039401202507286820178230977021240, -0.000000000000000000000000000000000000000000000000000000142328584943567111040099678669599125806190931530978604529693922433, -0.000000000000000000000000000000000000000000000000000206637043647508274878826573874873913387740240970744978496233572370358, 0.000000000000000000000000000000000000000000000000130334867334591797705159920212787647558817394492967999556852539610786702, 0.000000000000000000000000000000000000000000000490489866515998216867458404379428187117827265098035412660415750117880703074, 0.000000000000000000000000000000000000000000026867380644656436850000702522289482657478939067887135595991052719132239096434, -0.000000000000000000000000000000000000000958336406527050599461484506529266000580916845814498770483885341489941271723386135, -0.000000000000000000000000000000000000380110572500376264930409844941662974846208384219693874197621108524730596015191124200, 0.000000000000000000000000000000001846228870037127080708718400229324628612006979121258828532160962041221158639206452239598, 0.000000000000000000000000000000701063223175594818444883139638145152049380684396387992241048156796428280836621271983333248, -0.000000000000000000000000003903941552353450564236090389613619312482757597027505055531398063059663437746049652332658297382, 0.000000000000000000000000921341687636553511160316676520504205771478259592850755826738722497823430579444448085268959403038, 0.000000000000000000006947147284172662813389137056975705843499706683819221137788160747028598507313290610909461975097656250, -0.000000000000000011979567065868153518301726372320952852497657147544385392023968961439095437526702880859375000000000000000, 0.000000000000010700672963404348022988568119097284740871703703768424986719765001907944679260253906250000000000000000000000, -0.000000000006235098773362018059773535637897243634301946979547892624395899474620819091796875000000000000000000000000000000, 0.000000002525183589744375369531118971666051875590852660025120712816715240478515625000000000000000000000000000000000000000, -0.000000720864945346716686813465149036295187556788732763379812240600585937500000000000000000000000000000000000000000000000, 0.000142835180023407189121506521978233195113716647028923034667968750000000000000000000000000000000000000000000000000000000, -0.018733383728017274222343857559280877467244863510131835937500000000000000000000000000000000000000000000000000000000000000, 1.463511559528952288289360694761853665113449096679687500000000000000000000000000000000000000000000000000000000000000000000, -51.561961866915225982666015625000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000};
 8000cf8:	4622      	mov	r2, r4
 8000cfa:	4668      	mov	r0, sp
 8000cfc:	4631      	mov	r1, r6
 8000cfe:	f012 fa55 	bl	80131ac <memcpy>
    const long double coeff1[POLY_DEG+1] = {-0.000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006929894392832814071182538693, 0.000000000000000000000000000000000000000000000000000000000000000000000000000000000000000054425677379206007206037335008834, -0.000000000000000000000000000000000000000000000000000000000000000000000000000000000000147580672324172961966870355106702292, 0.000000000000000000000000000000000000000000000000000000000000000000000000000000000100331692340909445964638598038468649247, 0.000000000000000000000000000000000000000000000000000000000000000000000000000000195868243086689447120388856000378948300240, -0.000000000000000000000000000000000000000000000000000000000000000000000000000161598364605904502187147276156491869346168962, -0.000000000000000000000000000000000000000000000000000000000000000000000000404072398506676206515067526538909826666120859871, 0.000000000000000000000000000000000000000000000000000000000000000000000086490854091420275654937990622632139194420928381487, 0.000000000000000000000000000000000000000000000000000000000000000000813047409216016282255984718926471005315495292041528582, 0.000000000000000000000000000000000000000000000000000000000000000410718808596410661461492078666523948503802150600195847177, -0.000000000000000000000000000000000000000000000000000000000001265563730786173054911937688216365467163965080537859529660211, -0.000000000000000000000000000000000000000000000000000000001740635378171801234129210961440998689837149480322248674685895623, 0.000000000000000000000000000000000000000000000000000001234711655204579968125016756495673589077811760936878899602008173981, 0.000000000000000000000000000000000000000000000000004267072435751004784598937897887922322177137214767349212998926121809032, 0.000000000000000000000000000000000000000000000000072737015794085804779462677452271279489733627755267979893677017158952050, -0.000000000000000000000000000000000000000000008465297853135322357500736794828702651673582632361307947220712812542503981252, -0.000000000000000000000000000000000000000003160441360587192413989116722111570882906058797872118951189497610818218780290818, 0.000000000000000000000000000000000000016330368023997467734965921815608383294826089372673871764039991896698844445218994373, 0.000000000000000000000000000000000006056752556505611966406346547023851785773461950640659821300210634902311926982865525445, -0.000000000000000000000000000000034304097738976319704134761135101278459396491181269269149574300715087513313245211592911188, 0.000000000000000000000000000007851111829510705578820666495154013748892443112294765683215500413871004326292262973097102474, 0.000000000000000000000000060834564747988713024506535044725518125570556422575707177802432965138448167641271879801934119314, -0.000000000000000000000103516827878680129991824792754095721355430168204110044884511251592207337068884953623637557029724121, 0.000000000000000000091231816246328729567882113998767139710960376275921394255766228020831931644352152943611145019531250000, -0.000000000000000052429584971635806537466250536115653976870198260803665468721135312080150470137596130371093750000000000000, 0.000000000000020955153485969207809806340873026377406661670613208237057278893189504742622375488281250000000000000000000000, -0.000000000005914117074991405656726923411466880615115770947198825524537824094295501708984375000000000000000000000000000000, 0.000000001161718600379918641978872919208812253266671632445650175213813781738281250000000000000000000000000000000000000000, -0.000000151542782015878875821166026430231177357654814841225743293762207031250000000000000000000000000000000000000000000000, 0.000011817032803199593347996503023278336286239209584891796112060546875000000000000000000000000000000000000000000000000000, -0.000730571100922361459963083607505041072727181017398834228515625000000000000000000000000000000000000000000000000000000000};
 8000d02:	4622      	mov	r2, r4
 8000d04:	1931      	adds	r1, r6, r4
 8000d06:	eb0d 0004 	add.w	r0, sp, r4
 8000d0a:	f012 fa4f 	bl	80131ac <memcpy>
    const long double coeff2[POLY_DEG+1] = {-0.000000000000000000000000000000000000000000000000000000000000000000000000000000000000000043867245230357029103581055844633, 0.000000000000000000000000000000000000000000000000000000000000000000000000000000000000344490485188508716783274825893808887, -0.000000000000000000000000000000000000000000000000000000000000000000000000000000000934018022605933039216005802341479060134, 0.000000000000000000000000000000000000000000000000000000000000000000000000000000634836548104500665275673422521919117185366, 0.000000000000000000000000000000000000000000000000000000000000000000000000001239606407908012030174160563013339933812113437, -0.000000000000000000000000000000000000000000000000000000000000000000000001022381835686775337103413729710568651564362721281, -0.000000000000000000000000000000000000000000000000000000000000000000002556981976241690822393193246152569036255741229670767, 0.000000000000000000000000000000000000000000000000000000000000000000546923120911685786160327644613604987256548299448649168, 0.000000000000000000000000000000000000000000000000000000000000005144395586465708263248864187536114495172630520704805496922, 0.000000000000000000000000000000000000000000000000000000000002598957900626994707360105955074991240578447205580992140764591, -0.000000000000000000000000000000000000000000000000000000008007265198030915847867088324688936778103519504737222019995215541, -0.000000000000000000000000000000000000000000000000000011012596304547960875754063524467217261978623179507934965030092573136, 0.000000000000000000000000000000000000000000000000007813424460355518230137224758134701878337662411549720366986823781291171, 0.000000000000000000000000000000000000000000000026996785758019778790415605805228291744047528796217135257388883945860792112, 0.000000000000000000000000000000000000000000000453122545821515609722791732162586456301180955021948760347794437576693762049, -0.000000000000000000000000000000000000000053563190137796305881289862751094969744386557726456685402293821110980208963886471, -0.000000000000000000000000000000000000019976318126433723065385984554453131826161185132290324502967619645553667284221885352, 0.000000000000000000000000000000000103343166980282802940037853931717963151868718028719503570980165018475073893736139637379, 0.000000000000000000000000000000038273453233300523929121401279433260370520484136762154399274416415522512795413584342930219, -0.000000000000000000000000000217101763955207932149619711634519595537333220210248378142003358845087634086679084788329419098, 0.000000000000000000000000049810794839236377681158654986343728815733024177921737193721767596816998174835688928396848496050, 0.000000000000000000000384963770908737199535755590603621468013595183838185176183411054240401938386639812961220741271972656, -0.000000000000000000655353546691688177119597678067537473324012543609835661218010471884554135613143444061279296875000000000, 0.000000000000000577760672934951596605344964105868965680659371953603598015547504473943263292312622070312500000000000000000, -0.000000000000332123470617645369376961526212574756953752053156847523496253415942192077636718750000000000000000000000000000, 0.000000000132776890182980785371730039812513627511814107151622010860592126846313476562500000000000000000000000000000000000, -0.000000037481161968261776657794048621397120513165646116249263286590576171875000000000000000000000000000000000000000000000, 0.000007363662813423413138445849934754505738965235650539398193359375000000000000000000000000000000000000000000000000000000, -0.000960668634241035259042906790938332051155157387256622314453125000000000000000000000000000000000000000000000000000000000, 0.074914650496394216694362455655209487304091453552246093750000000000000000000000000000000000000000000000000000000000000000, -2.626833640295080929405457936809398233890533447265625000000000000000000000000000000000000000000000000000000000000000000000};
 8000d0e:	4622      	mov	r2, r4
 8000d10:	f506 71f8 	add.w	r1, r6, #496	; 0x1f0
 8000d14:	a87c      	add	r0, sp, #496	; 0x1f0
 8000d16:	f012 fa49 	bl	80131ac <memcpy>
    const long double coeff3[POLY_DEG+1] = {0.000000000000000000000000000000000000000000000000000000000000000000000000000000000000028201512266827400983745999323449956, -0.000000000000000000000000000000000000000000000000000000000000000000000000000000000169169587081394999722992574816736963843, 0.000000000000000000000000000000000000000000000000000000000000000000000000000000267806258884121013433549049474308717778795, 0.000000000000000000000000000000000000000000000000000000000000000000000000000156310056569105985899288991995874860995901209, -0.000000000000000000000000000000000000000000000000000000000000000000000000420781989593098999410481924748335586374112864584, -0.000000000000000000000000000000000000000000000000000000000000000000000572860174513895973807675225467011036256248527396007, 0.000000000000000000000000000000000000000000000000000000000000000000294721591265893008917159606265125757550845617787456478, 0.000000000000000000000000000000000000000000000000000000000000001462131385430680025992070570814816730592596720193171790698, 0.000000000000000000000000000000000000000000000000000000000001096110591600740018066629549842693785052522113398095235399306, -0.000000000000000000000000000000000000000000000000000000001725731829585179867490660389918973663538734923170165853320743282, -0.000000000000000000000000000000000000000000000000000004483521573247719904542525964273480990676345706714048874017774224721, -0.000000000000000000000000000000000000000000000000001828511307393350097984003197933791219521865641239921753135337682081073, 0.000000000000000000000000000000000000000000000007626773483327769523161411281655730244127601002639531677722015892685518214, 0.000000000000000000000000000000000000000000012890752715884498906150595465213574025309580078273577359118702478738492991177, -0.000000000000000000000000000000000000000003351196781005100066130584894030817234483816568341917229611562328192132993040491, -0.000000000000000000000000000000000000032688157782857599948097673837154255674109177866476450201429364646062551473687276756, -0.000000000000000000000000000000000018742040213220800120872136755681874910336266097597550445659810603981725103805983628575, 0.000000000000000000000000000000065362741029228002330069734823877649438166628309112796605973076331327593535511650537847550, 0.000000000000000000000000000068525746928614100606193437410123075133805238652851087043996671738078293740614038709324518095, -0.000000000000000000000000156682364783303998331950173525814289779487137972400167048695103917373486202002652589726494625211, -0.000000000000000000000107527358253817007694879944590430329595727063973756351966681605453191039600824296940118074417114258, 0.000000000000000000502656163258752008789341001009140755113277120360979919808097626798826240701600909233093261718750000000, -0.000000000000000610156719570548005951499611144859998469357957682351889516780829580966383218765258789062500000000000000000, 0.000000000000414126427426334024000398761411778465681317318303200636364636011421680450439453125000000000000000000000000000, -0.000000000177828483957205990623426351975619290335384192758283461444079875946044921875000000000000000000000000000000000000, 0.000000049665184343479100379224630513672056331131443585036322474479675292968750000000000000000000000000000000000000000000, -0.000008905405334945729625912083649019734821195015683770179748535156250000000000000000000000000000000000000000000000000000, 0.000985068911605107991671936851219015807146206498146057128906250000000000000000000000000000000000000000000000000000000000, -0.064843381998808694022251586375205079093575477600097656250000000000000000000000000000000000000000000000000000000000000000, 3.103069038794299849826074932934716343879699707031250000000000000000000000000000000000000000000000000000000000000000000000, 6.697333443398809649238501151558011770248413085937500000000000000000000000000000000000000000000000000000000000000000000000};
 8000d1a:	4622      	mov	r2, r4
 8000d1c:	f506 713a 	add.w	r1, r6, #744	; 0x2e8
 8000d20:	a8ba      	add	r0, sp, #744	; 0x2e8
 8000d22:	f012 fa43 	bl	80131ac <memcpy>

    memcpy(control_data->poly_coeff[0], coeff0, sizeof(coeff0));
 8000d26:	4622      	mov	r2, r4
 8000d28:	4669      	mov	r1, sp
 8000d2a:	f105 0040 	add.w	r0, r5, #64	; 0x40
 8000d2e:	f012 fa3d 	bl	80131ac <memcpy>
    memcpy(control_data->poly_coeff[1], coeff1, sizeof(coeff1));
 8000d32:	4622      	mov	r2, r4
 8000d34:	eb0d 0104 	add.w	r1, sp, r4
 8000d38:	f505 709c 	add.w	r0, r5, #312	; 0x138
 8000d3c:	f012 fa36 	bl	80131ac <memcpy>
    memcpy(control_data->poly_coeff[2], coeff2, sizeof(coeff2));
 8000d40:	4622      	mov	r2, r4
 8000d42:	a97c      	add	r1, sp, #496	; 0x1f0
 8000d44:	f505 700c 	add.w	r0, r5, #560	; 0x230
 8000d48:	f012 fa30 	bl	80131ac <memcpy>
    memcpy(control_data->poly_coeff[3], coeff3, sizeof(coeff3));
 8000d4c:	4622      	mov	r2, r4
 8000d4e:	a9ba      	add	r1, sp, #744	; 0x2e8
 8000d50:	f505 704a 	add.w	r0, r5, #808	; 0x328
 8000d54:	f012 fa2a 	bl	80131ac <memcpy>
}
 8000d58:	f50d 7d78 	add.w	sp, sp, #992	; 0x3e0
 8000d5c:	bd70      	pop	{r4, r5, r6, pc}
 8000d5e:	bf00      	nop
 8000d60:	08014aa8 	.word	0x08014aa8

08000d64 <control_data_init>:
    }
}


void control_data_reset(control_data_t *control_data){
    control_data->control_input = 0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	6003      	str	r3, [r0, #0]
    control_data->reference_error = 0;
 8000d68:	6043      	str	r3, [r0, #4]
    control_data->integrated_error = 0;
 8000d6a:	6083      	str	r3, [r0, #8]
}

void control_data_init(control_data_t *control_data){
    control_data_reset(control_data);

    control_data->lowerboundary_aw = 0;
 8000d6c:	6183      	str	r3, [r0, #24]
    control_data->upperboundary_aw = 0;
 8000d6e:	61c3      	str	r3, [r0, #28]

    control_data->safety_counter = 0;
 8000d70:	2300      	movs	r3, #0
void control_data_init(control_data_t *control_data){
 8000d72:	b510      	push	{r4, lr}
    control_data->safety_counter = 0;
 8000d74:	8403      	strh	r3, [r0, #32]
void control_data_init(control_data_t *control_data){
 8000d76:	4604      	mov	r4, r0
    control_data->apogee_approach_phase = false;
 8000d78:	f880 3022 	strb.w	r3, [r0, #34]	; 0x22

    init_coeff(control_data);
 8000d7c:	f7ff ffb6 	bl	8000cec <init_coeff>

    for(int i = 0; i < NUM_GAINS; i++){
        control_data->gains[i] = 0;
 8000d80:	2200      	movs	r2, #0
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
 8000d88:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
 8000d8c:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
    }
}
 8000d90:	bd10      	pop	{r4, pc}
 8000d92:	0000      	movs	r0, r0
 8000d94:	0000      	movs	r0, r0
	...

08000d98 <evaluate_polyfit>:

/* Does the Polynomial Calculation of the reference velocity */
void evaluate_polyfit(control_data_t *control_data) {
 8000d98:	b570      	push	{r4, r5, r6, lr}
 8000d9a:	ed2d 8b02 	vpush	{d8}
    /* For Speed */
    double x_placeholder = 0;

    /* Reset gains */
    for (int i = 0; i < NUM_GAINS; i++) {
        control_data->gains[i] = 0;
 8000d9e:	ed9f 8b1e 	vldr	d8, [pc, #120]	; 8000e18 <evaluate_polyfit+0x80>
void evaluate_polyfit(control_data_t *control_data) {
 8000da2:	4604      	mov	r4, r0
 8000da4:	f100 0540 	add.w	r5, r0, #64	; 0x40
        control_data->gains[i] = 0;
 8000da8:	261e      	movs	r6, #30
 8000daa:	ed80 8b0a 	vstr	d8, [r0, #40]	; 0x28
 8000dae:	ed80 8b0c 	vstr	d8, [r0, #48]	; 0x30
 8000db2:	ed80 8b0e 	vstr	d8, [r0, #56]	; 0x38
    /* Reset ref_velocity_placeholder*/
    double ref_velocity_placeholder = 0;

    /* For loop */
    for (int i = 0; i < POLY_DEG + 1; ++i) {
        x_placeholder = pow(control_data->sf_ref_altitude_AGL, (double)(POLY_DEG - i));
 8000db6:	ee07 6a90 	vmov	s15, r6
 8000dba:	ed94 0a03 	vldr	s0, [r4, #12]
 8000dbe:	eeb8 1be7 	vcvt.f64.s32	d1, s15
 8000dc2:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8000dc6:	f012 ff87 	bl	8013cd8 <pow>
    for (int i = 0; i < POLY_DEG + 1; ++i) {
 8000dca:	f116 36ff 	adds.w	r6, r6, #4294967295
        control_data->gains[0] += control_data->poly_coeff[0][i] * x_placeholder;
 8000dce:	ecb5 6b02 	vldmia	r5!, {d6}
 8000dd2:	ed94 7b0a 	vldr	d7, [r4, #40]	; 0x28
 8000dd6:	eea6 7b00 	vfma.f64	d7, d6, d0
 8000dda:	ed84 7b0a 	vstr	d7, [r4, #40]	; 0x28
        control_data->gains[1] += control_data->poly_coeff[1][i] * x_placeholder;
 8000dde:	ed94 7b0c 	vldr	d7, [r4, #48]	; 0x30
 8000de2:	ed95 6b3c 	vldr	d6, [r5, #240]	; 0xf0
 8000de6:	eea6 7b00 	vfma.f64	d7, d6, d0
 8000dea:	ed84 7b0c 	vstr	d7, [r4, #48]	; 0x30
        control_data->gains[2] += control_data->poly_coeff[2][i] * x_placeholder;
 8000dee:	ed94 7b0e 	vldr	d7, [r4, #56]	; 0x38
 8000df2:	ed95 6b7a 	vldr	d6, [r5, #488]	; 0x1e8
 8000df6:	eea6 7b00 	vfma.f64	d7, d6, d0
 8000dfa:	ed84 7b0e 	vstr	d7, [r4, #56]	; 0x38
        ref_velocity_placeholder += (control_data->poly_coeff[3][i] * x_placeholder);
 8000dfe:	ed95 7bb8 	vldr	d7, [r5, #736]	; 0x2e0
 8000e02:	eea7 8b00 	vfma.f64	d8, d7, d0
    for (int i = 0; i < POLY_DEG + 1; ++i) {
 8000e06:	d2d6      	bcs.n	8000db6 <evaluate_polyfit+0x1e>
    }

    control_data->ref_velocity = (float)ref_velocity_placeholder;
 8000e08:	eef7 7bc8 	vcvt.f32.f64	s15, d8
}
 8000e0c:	ecbd 8b02 	vpop	{d8}
    control_data->ref_velocity = (float)ref_velocity_placeholder;
 8000e10:	edc4 7a05 	vstr	s15, [r4, #20]
}
 8000e14:	bd70      	pop	{r4, r5, r6, pc}
 8000e16:	bf00      	nop
	...

08000e20 <compute_antiwindup_boundaries>:

void compute_antiwindup_boundaries(control_data_t *control_data) {
    control_data->upperboundary_aw = fmaxf(M_AW *
            (CONTROL_DEACTIVATION_ALTITUDE_AGL - control_data->sf_ref_altitude_AGL), MIN_BOUNDARAY_AW);
 8000e20:	ed90 6a03 	vldr	s12, [r0, #12]
 8000e24:	ed9f 5b10 	vldr	d5, [pc, #64]	; 8000e68 <compute_antiwindup_boundaries+0x48>
 8000e28:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
    control_data->upperboundary_aw = fmaxf(M_AW *
 8000e2c:	ed9f 4b10 	vldr	d4, [pc, #64]	; 8000e70 <compute_antiwindup_boundaries+0x50>
            (CONTROL_DEACTIVATION_ALTITUDE_AGL - control_data->sf_ref_altitude_AGL), MIN_BOUNDARAY_AW);
 8000e30:	ee35 7b46 	vsub.f64	d7, d5, d6
    if (CONTROL_DEACTIVATION_ALTITUDE_AGL < control_data->sf_ref_altitude_AGL) {
 8000e34:	eeb4 6bc5 	vcmpe.f64	d6, d5
    control_data->upperboundary_aw = fmaxf(M_AW *
 8000e38:	ee27 7b04 	vmul.f64	d7, d7, d4
    if (CONTROL_DEACTIVATION_ALTITUDE_AGL < control_data->sf_ref_altitude_AGL) {
 8000e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    control_data->upperboundary_aw = fmaxf(M_AW *
 8000e40:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
        control_data->upperboundary_aw = 0;
 8000e44:	bfc8      	it	gt
 8000e46:	2300      	movgt	r3, #0
    control_data->upperboundary_aw = fmaxf(M_AW *
 8000e48:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
        control_data->upperboundary_aw = 0;
 8000e4c:	bfc8      	it	gt
 8000e4e:	61c3      	strgt	r3, [r0, #28]
    control_data->upperboundary_aw = fmaxf(M_AW *
 8000e50:	fe87 7a27 	vmaxnm.f32	s14, s14, s15
 8000e54:	bfd8      	it	le
 8000e56:	ed80 7a07 	vstrle	s14, [r0, #28]
    }
    control_data->lowerboundary_aw = - control_data->upperboundary_aw;
 8000e5a:	edd0 7a07 	vldr	s15, [r0, #28]
 8000e5e:	eef1 7a67 	vneg.f32	s15, s15
 8000e62:	edc0 7a06 	vstr	s15, [r0, #24]
}
 8000e66:	4770      	bx	lr
 8000e68:	e7f5e611 	.word	0xe7f5e611
 8000e6c:	409598a1 	.word	0x409598a1
 8000e70:	47ae147b 	.word	0x47ae147b
 8000e74:	3f747ae1 	.word	0x3f747ae1

08000e78 <compute_reference_error>:

void compute_reference_error(control_data_t *control_data) {
    if (control_data->ref_velocity < 0) {
 8000e78:	ed90 7a05 	vldr	s14, [r0, #20]
 8000e7c:	edd0 7a04 	vldr	s15, [r0, #16]
 8000e80:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8000e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        control_data->reference_error = control_data->sf_velocity;
    }
    else{
        control_data->reference_error = control_data->sf_velocity - control_data->ref_velocity;
 8000e88:	bf58      	it	pl
 8000e8a:	ee77 7ac7 	vsubpl.f32	s15, s15, s14
 8000e8e:	edc0 7a01 	vstr	s15, [r0, #4]
    }
}
 8000e92:	4770      	bx	lr
 8000e94:	0000      	movs	r0, r0
	...

08000e98 <check_apogee_approach_phase>:

void check_apogee_approach_phase(control_data_t *control_data, flight_phase_detection_t *flight_phase_detection){
    /* if n positive samples are counted, the apogee approach phase is entered */
    if (flight_phase_detection->mach_number < CONTROL_DEACTIVATION_MACH_NUMBER) {
 8000e98:	ed91 7a01 	vldr	s14, [r1, #4]
 8000e9c:	ed9f 6b0a 	vldr	d6, [pc, #40]	; 8000ec8 <check_apogee_approach_phase+0x30>
 8000ea0:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8000ea4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8000ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        control_data->safety_counter += 1;
 8000eac:	bf42      	ittt	mi
 8000eae:	8c03      	ldrhmi	r3, [r0, #32]
 8000eb0:	3301      	addmi	r3, #1
 8000eb2:	8403      	strhmi	r3, [r0, #32]
    }

    /* Check if the apogee approach phase should be entered*/
    if (control_data->safety_counter >= SAFETY_COUNTER_THRESHOLD) {
 8000eb4:	8c03      	ldrh	r3, [r0, #32]
 8000eb6:	2b04      	cmp	r3, #4
        control_data->apogee_approach_phase = true;
 8000eb8:	bf84      	itt	hi
 8000eba:	2301      	movhi	r3, #1
 8000ebc:	f880 3022 	strbhi.w	r3, [r0, #34]	; 0x22
    }
}
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	f3af 8000 	nop.w
 8000ec8:	9999999a 	.word	0x9999999a
 8000ecc:	3fb99999 	.word	0x3fb99999

08000ed0 <compute_control_input>:
void compute_control_input(control_data_t *control_data, flight_phase_detection_t *flight_phase_detection){
 8000ed0:	b538      	push	{r3, r4, r5, lr}
    if ((flight_phase_detection->flight_phase == COASTING) &&
 8000ed2:	780b      	ldrb	r3, [r1, #0]
void compute_control_input(control_data_t *control_data, flight_phase_detection_t *flight_phase_detection){
 8000ed4:	4604      	mov	r4, r0
 8000ed6:	460d      	mov	r5, r1
 8000ed8:	f890 2022 	ldrb.w	r2, [r0, #34]	; 0x22
    if ((flight_phase_detection->flight_phase == COASTING) &&
 8000edc:	2b04      	cmp	r3, #4
void compute_control_input(control_data_t *control_data, flight_phase_detection_t *flight_phase_detection){
 8000ede:	ed2d 8b02 	vpush	{d8}
 8000ee2:	ed9f 8a3d 	vldr	s16, [pc, #244]	; 8000fd8 <compute_control_input+0x108>
    if ((flight_phase_detection->flight_phase == COASTING) &&
 8000ee6:	d158      	bne.n	8000f9a <compute_control_input+0xca>
        ((flight_phase_detection->mach_regime == SUBSONIC) || (flight_phase_detection->mach_regime == TRANSONIC)) &&
 8000ee8:	784b      	ldrb	r3, [r1, #1]
    if ((flight_phase_detection->flight_phase == COASTING) &&
 8000eea:	3b01      	subs	r3, #1
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d854      	bhi.n	8000f9a <compute_control_input+0xca>
        (flight_phase_detection->mach_number < CONTROL_ACTIVATION_MACH_NUMBER) && (!control_data->apogee_approach_phase)) {
 8000ef0:	ed91 7a01 	vldr	s14, [r1, #4]
        ((flight_phase_detection->mach_regime == SUBSONIC) || (flight_phase_detection->mach_regime == TRANSONIC)) &&
 8000ef4:	ed9f 6b34 	vldr	d6, [pc, #208]	; 8000fc8 <compute_control_input+0xf8>
        (flight_phase_detection->mach_number < CONTROL_ACTIVATION_MACH_NUMBER) && (!control_data->apogee_approach_phase)) {
 8000ef8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
        ((flight_phase_detection->mach_regime == SUBSONIC) || (flight_phase_detection->mach_regime == TRANSONIC)) &&
 8000efc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8000f00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f04:	d549      	bpl.n	8000f9a <compute_control_input+0xca>
        (flight_phase_detection->mach_number < CONTROL_ACTIVATION_MACH_NUMBER) && (!control_data->apogee_approach_phase)) {
 8000f06:	2a00      	cmp	r2, #0
 8000f08:	d147      	bne.n	8000f9a <compute_control_input+0xca>
        evaluate_polyfit(control_data);
 8000f0a:	f7ff ff45 	bl	8000d98 <evaluate_polyfit>
        compute_reference_error(control_data);
 8000f0e:	4620      	mov	r0, r4
 8000f10:	f7ff ffb2 	bl	8000e78 <compute_reference_error>
                - control_data->gains[2] * (control_data->control_input - OPT_TRAJ_CONTROL_INPUT)
 8000f14:	ed94 7a00 	vldr	s14, [r4]
 8000f18:	eeb7 6ac7 	vcvt.f64.f32	d6, s14
                - control_data->gains[1] * control_data->integrated_error
 8000f1c:	ed94 7a02 	vldr	s14, [r4, #8]
 8000f20:	ed94 3b0c 	vldr	d3, [r4, #48]	; 0x30
 8000f24:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
        control_data->control_input = (float)(-control_data->gains[0] * control_data->reference_error
 8000f28:	ed94 4b0a 	vldr	d4, [r4, #40]	; 0x28
                - control_data->gains[1] * control_data->integrated_error
 8000f2c:	ee23 7b47 	vnmul.f64	d7, d3, d7
        control_data->control_input = (float)(-control_data->gains[0] * control_data->reference_error
 8000f30:	ed94 3a01 	vldr	s6, [r4, #4]
 8000f34:	eeb7 3ac3 	vcvt.f64.f32	d3, s6
                - control_data->gains[2] * (control_data->control_input - OPT_TRAJ_CONTROL_INPUT)
 8000f38:	ed94 5b0e 	vldr	d5, [r4, #56]	; 0x38
                - control_data->gains[1] * control_data->integrated_error
 8000f3c:	eea4 7b43 	vfms.f64	d7, d4, d3
                - control_data->gains[2] * (control_data->control_input - OPT_TRAJ_CONTROL_INPUT)
 8000f40:	ed9f 4b23 	vldr	d4, [pc, #140]	; 8000fd0 <compute_control_input+0x100>
 8000f44:	ee36 4b44 	vsub.f64	d4, d6, d4
 8000f48:	eea5 7b44 	vfms.f64	d7, d5, d4
                + control_data->control_input);
 8000f4c:	ee37 7b06 	vadd.f64	d7, d7, d6
        control_data->control_input = (float)(-control_data->gains[0] * control_data->reference_error
 8000f50:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
        control_data->control_input = fmaxf(0, fminf(control_data->control_input, 1));
 8000f54:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8000f58:	fe87 7a67 	vminnm.f32	s14, s14, s15
 8000f5c:	fe88 7a07 	vmaxnm.f32	s14, s16, s14
 8000f60:	ed84 7a00 	vstr	s14, [r4]
        compute_antiwindup_boundaries(control_data);
 8000f64:	f7ff ff5c 	bl	8000e20 <compute_antiwindup_boundaries>
        control_data->integrated_error = fmaxf(control_data->lowerboundary_aw, fminf(control_data->integrated_error
 8000f68:	edd4 7a02 	vldr	s15, [r4, #8]
 8000f6c:	edd4 6a01 	vldr	s13, [r4, #4]
        check_apogee_approach_phase(control_data, flight_phase_detection);
 8000f70:	4629      	mov	r1, r5
        control_data->integrated_error = fmaxf(control_data->lowerboundary_aw, fminf(control_data->integrated_error
 8000f72:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8000fdc <compute_control_input+0x10c>
 8000f76:	eee6 7a87 	vfma.f32	s15, s13, s14
 8000f7a:	ed94 7a07 	vldr	s14, [r4, #28]
}
 8000f7e:	ecbd 8b02 	vpop	{d8}
        control_data->integrated_error = fmaxf(control_data->lowerboundary_aw, fminf(control_data->integrated_error
 8000f82:	fec7 7ac7 	vminnm.f32	s15, s15, s14
 8000f86:	ed94 7a06 	vldr	s14, [r4, #24]
 8000f8a:	fec7 7a27 	vmaxnm.f32	s15, s14, s15
 8000f8e:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8000f92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        check_apogee_approach_phase(control_data, flight_phase_detection);
 8000f96:	f7ff bf7f 	b.w	8000e98 <check_apogee_approach_phase>
    control_data->control_input = 0;
 8000f9a:	ed84 8a00 	vstr	s16, [r4]
    control_data->reference_error = 0;
 8000f9e:	ed84 8a01 	vstr	s16, [r4, #4]
    control_data->integrated_error = 0;
 8000fa2:	ed84 8a02 	vstr	s16, [r4, #8]
        if (control_data->apogee_approach_phase == true) {
 8000fa6:	b14a      	cbz	r2, 8000fbc <compute_control_input+0xec>
            evaluate_polyfit(control_data);
 8000fa8:	4620      	mov	r0, r4
 8000faa:	f7ff fef5 	bl	8000d98 <evaluate_polyfit>
            compute_reference_error(control_data);
 8000fae:	4620      	mov	r0, r4
}
 8000fb0:	ecbd 8b02 	vpop	{d8}
 8000fb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
            compute_reference_error(control_data);
 8000fb8:	f7ff bf5e 	b.w	8000e78 <compute_reference_error>
}
 8000fbc:	ecbd 8b02 	vpop	{d8}
 8000fc0:	bd38      	pop	{r3, r4, r5, pc}
 8000fc2:	bf00      	nop
 8000fc4:	f3af 8000 	nop.w
 8000fc8:	9999999a 	.word	0x9999999a
 8000fcc:	3fe19999 	.word	0x3fe19999
 8000fd0:	5fbf87db 	.word	0x5fbf87db
 8000fd4:	3fdfb4e1 	.word	0x3fdfb4e1
 8000fd8:	00000000 	.word	0x00000000
 8000fdc:	3c23d70a 	.word	0x3c23d70a

08000fe0 <calibrate_env>:
	calibrate_env(env, PRESSURE_REFERENCE, TEMPERATURE_REFERENCE);
	update_env(env, TEMPERATURE_REFERENCE);
}

void calibrate_env(env_t *env, float p_g, float T_g) {
	env->T_g = T_g + T_0; // input is temperature in C
 8000fe0:	eeb7 7ae0 	vcvt.f64.f32	d7, s1
	env->p_g = p_g; //
 8000fe4:	ed80 0a00 	vstr	s0, [r0]
	env->T_g = T_g + T_0; // input is temperature in C
 8000fe8:	ed9f 6b05 	vldr	d6, [pc, #20]	; 8001000 <calibrate_env+0x20>
 8000fec:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000ff0:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8000ff4:	ed80 7a01 	vstr	s14, [r0, #4]
}
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	f3af 8000 	nop.w
 8001000:	66666666 	.word	0x66666666
 8001004:	40711266 	.word	0x40711266

08001008 <update_env>:

void update_env(env_t *env, float T) {
	env->T = T + T_0; // input is temperature in C and property is temperature in K
 8001008:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 800100c:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8001040 <update_env+0x38>
	env->C = powf(GAMMA * R_0 * env->T, 0.5);
 8001010:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8001048 <update_env+0x40>
void update_env(env_t *env, float T) {
 8001014:	b510      	push	{r4, lr}
	env->T = T + T_0; // input is temperature in C and property is temperature in K
 8001016:	ee30 7b07 	vadd.f64	d7, d0, d7
void update_env(env_t *env, float T) {
 800101a:	4604      	mov	r4, r0
	env->C = powf(GAMMA * R_0 * env->T, 0.5);
 800101c:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
	env->T = T + T_0; // input is temperature in C and property is temperature in K
 8001020:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8001024:	ed80 7a02 	vstr	s14, [r0, #8]
	env->C = powf(GAMMA * R_0 * env->T, 0.5);
 8001028:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800102c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001030:	eeb7 0bc7 	vcvt.f32.f64	s0, d7
 8001034:	f012 fd10 	bl	8013a58 <powf>
 8001038:	ed84 0a03 	vstr	s0, [r4, #12]
}
 800103c:	bd10      	pop	{r4, pc}
 800103e:	bf00      	nop
 8001040:	66666666 	.word	0x66666666
 8001044:	40711266 	.word	0x40711266
 8001048:	8c1557b7 	.word	0x8c1557b7
 800104c:	40791e2f 	.word	0x40791e2f

08001050 <init_env>:
	env->T_g = T_g + T_0; // input is temperature in C
 8001050:	4a03      	ldr	r2, [pc, #12]	; (8001060 <init_env+0x10>)
	update_env(env, TEMPERATURE_REFERENCE);
 8001052:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
	env->T_g = T_g + T_0; // input is temperature in C
 8001056:	6042      	str	r2, [r0, #4]
	env->p_g = p_g; //
 8001058:	4a02      	ldr	r2, [pc, #8]	; (8001064 <init_env+0x14>)
 800105a:	6002      	str	r2, [r0, #0]
	update_env(env, TEMPERATURE_REFERENCE);
 800105c:	f7ff bfd4 	b.w	8001008 <update_env>
 8001060:	43901333 	.word	0x43901333
 8001064:	47c5e680 	.word	0x47c5e680

08001068 <mach_number>:

float mach_number(env_t *env, float V_x) {
	float mach_number = fabsf(V_x) / env->C;
 8001068:	eeb0 0ac0 	vabs.f32	s0, s0
 800106c:	edd0 7a03 	vldr	s15, [r0, #12]
	return mach_number;
}
 8001070:	ee80 0a27 	vdiv.f32	s0, s0, s15
 8001074:	4770      	bx	lr
	...

08001078 <pressure2altitudeAGL>:

void pressure2altitudeAGL(env_t *env, int n, float p[n], bool p_active[n], float h[n]) {
 8001078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800107c:	ed2d 8b06 	vpush	{d8-d10}
	for (int i = 0; i < n; i++) {
		if (p_active[i]) {
			/* original implementation */
			h[i] = env->T_g / T_GRAD * (1 - powf(p[i] / env->p_g, R_0 * T_GRAD / GRAVITATION));
 8001080:	ed9f 8b1b 	vldr	d8, [pc, #108]	; 80010f0 <pressure2altitudeAGL+0x78>
 8001084:	eef7 9a00 	vmov.f32	s19, #112	; 0x3f800000  1.0
void pressure2altitudeAGL(env_t *env, int n, float p[n], bool p_active[n], float h[n]) {
 8001088:	4607      	mov	r7, r0
 800108a:	4688      	mov	r8, r1
 800108c:	4691      	mov	r9, r2
 800108e:	469a      	mov	sl, r3
 8001090:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	for (int i = 0; i < n; i++) {
 8001092:	2400      	movs	r4, #0
			h[i] = env->T_g / T_GRAD * (1 - powf(p[i] / env->p_g, R_0 * T_GRAD / GRAVITATION));
 8001094:	ed9f 9a18 	vldr	s18, [pc, #96]	; 80010f8 <pressure2altitudeAGL+0x80>
	for (int i = 0; i < n; i++) {
 8001098:	4544      	cmp	r4, r8
 800109a:	db03      	blt.n	80010a4 <pressure2altitudeAGL+0x2c>
			/* adapted implementation which can possibly speed up calculation and should have the same results */
			// h[i] = env->T_g / T_GRAD * (1 - expf(logf(p[i] / env->p_g) * R_0 * env->T_grad / GRAVITATION);
		}
	}
}
 800109c:	ecbd 8b06 	vpop	{d8-d10}
 80010a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (p_active[i]) {
 80010a4:	f81a 3004 	ldrb.w	r3, [sl, r4]
 80010a8:	b1eb      	cbz	r3, 80010e6 <pressure2altitudeAGL+0x6e>
			h[i] = env->T_g / T_GRAD * (1 - powf(p[i] / env->p_g, R_0 * T_GRAD / GRAVITATION));
 80010aa:	ed97 7a01 	vldr	s14, [r7, #4]
 80010ae:	00a5      	lsls	r5, r4, #2
 80010b0:	eef0 0a49 	vmov.f32	s1, s18
 80010b4:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80010b8:	eb09 0305 	add.w	r3, r9, r5
 80010bc:	4435      	add	r5, r6
 80010be:	ed93 0a00 	vldr	s0, [r3]
 80010c2:	ee87 ab08 	vdiv.f64	d10, d7, d8
 80010c6:	edd7 7a00 	vldr	s15, [r7]
 80010ca:	ee80 0a27 	vdiv.f32	s0, s0, s15
 80010ce:	f012 fcc3 	bl	8013a58 <powf>
 80010d2:	ee39 0ac0 	vsub.f32	s0, s19, s0
 80010d6:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 80010da:	ee20 0b0a 	vmul.f64	d0, d0, d10
 80010de:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80010e2:	ed85 0a00 	vstr	s0, [r5]
	for (int i = 0; i < n; i++) {
 80010e6:	3401      	adds	r4, #1
 80010e8:	e7d6      	b.n	8001098 <pressure2altitudeAGL+0x20>
 80010ea:	bf00      	nop
 80010ec:	f3af 8000 	nop.w
 80010f0:	76c8b439 	.word	0x76c8b439
 80010f4:	3f7a9fbe 	.word	0x3f7a9fbe
 80010f8:	3e42c4dc 	.word	0x3e42c4dc
 80010fc:	00000000 	.word	0x00000000

08001100 <altitudeAGL2pressure>:

void altitudeAGL2pressure(env_t *env, int n, float h[n], bool h_active[n], float p[n]) {
 8001100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001104:	ed2d 8b06 	vpush	{d8-d10}
	for (int i = 0; i < n; i++) {
		if (h_active[i]) {
			/* original implementation */
			p[i] = env->p_g * powf((1 - T_GRAD * h[i] / env->T_g), GRAVITATION / (R_0 * T_GRAD));
 8001108:	ed9f 9b1b 	vldr	d9, [pc, #108]	; 8001178 <altitudeAGL2pressure+0x78>
 800110c:	eeb7 ab00 	vmov.f64	d10, #112	; 0x3f800000  1.0
void altitudeAGL2pressure(env_t *env, int n, float h[n], bool h_active[n], float p[n]) {
 8001110:	4607      	mov	r7, r0
 8001112:	4688      	mov	r8, r1
 8001114:	4691      	mov	r9, r2
 8001116:	469a      	mov	sl, r3
 8001118:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	for (int i = 0; i < n; i++) {
 800111a:	2400      	movs	r4, #0
			p[i] = env->p_g * powf((1 - T_GRAD * h[i] / env->T_g), GRAVITATION / (R_0 * T_GRAD));
 800111c:	eddf 8a18 	vldr	s17, [pc, #96]	; 8001180 <altitudeAGL2pressure+0x80>
	for (int i = 0; i < n; i++) {
 8001120:	4544      	cmp	r4, r8
 8001122:	db03      	blt.n	800112c <altitudeAGL2pressure+0x2c>
			/* adapted implementation which can possibly speed up calculation and should have the same results */
			// p[i] = env->p_g * expf(logf(1 - env->T_grad * h[i] / env->T_g) * GRAVITATION / (R_0 * env->T_grad));
		}
	}
}
 8001124:	ecbd 8b06 	vpop	{d8-d10}
 8001128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (h_active[i]) {
 800112c:	f81a 3004 	ldrb.w	r3, [sl, r4]
 8001130:	b1eb      	cbz	r3, 800116e <altitudeAGL2pressure+0x6e>
 8001132:	00a5      	lsls	r5, r4, #2
			p[i] = env->p_g * powf((1 - T_GRAD * h[i] / env->T_g), GRAVITATION / (R_0 * T_GRAD));
 8001134:	ed97 5a01 	vldr	s10, [r7, #4]
 8001138:	ed97 8a00 	vldr	s16, [r7]
 800113c:	eef0 0a68 	vmov.f32	s1, s17
 8001140:	eb09 0305 	add.w	r3, r9, r5
 8001144:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8001148:	4435      	add	r5, r6
 800114a:	ed93 7a00 	vldr	s14, [r3]
 800114e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001152:	ee27 7b09 	vmul.f64	d7, d7, d9
 8001156:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800115a:	ee3a 6b46 	vsub.f64	d6, d10, d6
 800115e:	eeb7 0bc6 	vcvt.f32.f64	s0, d6
 8001162:	f012 fc79 	bl	8013a58 <powf>
 8001166:	ee28 0a00 	vmul.f32	s0, s16, s0
 800116a:	ed85 0a00 	vstr	s0, [r5]
	for (int i = 0; i < n; i++) {
 800116e:	3401      	adds	r4, #1
 8001170:	e7d6      	b.n	8001120 <altitudeAGL2pressure+0x20>
 8001172:	bf00      	nop
 8001174:	f3af 8000 	nop.w
 8001178:	76c8b439 	.word	0x76c8b439
 800117c:	3f7a9fbe 	.word	0x3f7a9fbe
 8001180:	40a83d87 	.word	0x40a83d87
 8001184:	00000000 	.word	0x00000000

08001188 <altitude_gradient>:

float altitude_gradient(env_t *env, float p) {
	/* computes the altitude gradient per infitesimal change in pressure (dh/dp) at a specified pressure */
	/* original implementation */
	float h_grad = -R_0 * env->T_g / (GRAVITATION * env->p_g) * powf(p / env->p_g, R_0 * T_GRAD / GRAVITATION - 1);
 8001188:	ed90 7a01 	vldr	s14, [r0, #4]
 800118c:	edd0 5a00 	vldr	s11, [r0]
 8001190:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001194:	eddf 0a12 	vldr	s1, [pc, #72]	; 80011e0 <altitude_gradient+0x58>
 8001198:	ee80 0a25 	vdiv.f32	s0, s0, s11
 800119c:	ed9f 6b0c 	vldr	d6, [pc, #48]	; 80011d0 <altitude_gradient+0x48>
 80011a0:	ed9f 4b0d 	vldr	d4, [pc, #52]	; 80011d8 <altitude_gradient+0x50>
float altitude_gradient(env_t *env, float p) {
 80011a4:	b508      	push	{r3, lr}
	float h_grad = -R_0 * env->T_g / (GRAVITATION * env->p_g) * powf(p / env->p_g, R_0 * T_GRAD / GRAVITATION - 1);
 80011a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80011aa:	eeb7 6ae5 	vcvt.f64.f32	d6, s11
float altitude_gradient(env_t *env, float p) {
 80011ae:	ed2d 8b02 	vpush	{d8}
	float h_grad = -R_0 * env->T_g / (GRAVITATION * env->p_g) * powf(p / env->p_g, R_0 * T_GRAD / GRAVITATION - 1);
 80011b2:	ee26 6b04 	vmul.f64	d6, d6, d4
 80011b6:	ee87 8b06 	vdiv.f64	d8, d7, d6
 80011ba:	f012 fc4d 	bl	8013a58 <powf>
 80011be:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 80011c2:	ee20 0b08 	vmul.f64	d0, d0, d8
	/* adapted implementation which can possibly speed up calculation and should have the same results */
	// float h_grad = - R_0 * env->T_g / (GRAVITATION * env->p_g) * expf(logf(p / env->p_g) * (R_0 * env->T_grad / GRAVITATION - 1));
	return h_grad;
}
 80011c6:	ecbd 8b02 	vpop	{d8}
 80011ca:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80011ce:	bd08      	pop	{r3, pc}
 80011d0:	640f3ea7 	.word	0x640f3ea7
 80011d4:	c071f0fd 	.word	0xc071f0fd
 80011d8:	51eb851f 	.word	0x51eb851f
 80011dc:	40239eb8 	.word	0x40239eb8
 80011e0:	bf4f4ec9 	.word	0xbf4f4ec9
 80011e4:	00000000 	.word	0x00000000

080011e8 <detect_flight_phase>:

void detect_flight_phase(flight_phase_detection_t *flight_phase_detection,
		state_est_data_t *state_est_data, env_t *env) {

	/* determine state transition events */
	switch (flight_phase_detection->flight_phase) {
 80011e8:	7803      	ldrb	r3, [r0, #0]
 80011ea:	eddf 7a43 	vldr	s15, [pc, #268]	; 80012f8 <detect_flight_phase+0x110>
 80011ee:	3b01      	subs	r3, #1
		state_est_data_t *state_est_data, env_t *env) {
 80011f0:	b510      	push	{r4, lr}
 80011f2:	4604      	mov	r4, r0
	switch (flight_phase_detection->flight_phase) {
 80011f4:	2b04      	cmp	r3, #4
 80011f6:	d81b      	bhi.n	8001230 <detect_flight_phase+0x48>
 80011f8:	e8df f003 	tbb	[pc, r3]
 80011fc:	44311a03 	.word	0x44311a03
 8001200:	57          	.byte	0x57
 8001201:	00          	.byte	0x00
	case IDLE:
		if (((float) (state_est_data->acceleration_rocket[0])) / 1000 > 20) {
 8001202:	ed91 7a06 	vldr	s14, [r1, #24]
 8001206:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800120a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800120e:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001212:	eef4 6ac7 	vcmpe.f32	s13, s14
 8001216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800121a:	dd09      	ble.n	8001230 <detect_flight_phase+0x48>
			flight_phase_detection->num_samples_positive += 1;
 800121c:	7a23      	ldrb	r3, [r4, #8]
 800121e:	3301      	adds	r3, #1
 8001220:	b25b      	sxtb	r3, r3
			if (flight_phase_detection->num_samples_positive >= 4) {
 8001222:	2b03      	cmp	r3, #3
			flight_phase_detection->num_samples_positive += 1;
 8001224:	7223      	strb	r3, [r4, #8]
			if (flight_phase_detection->num_samples_positive >= 4) {
 8001226:	dd03      	ble.n	8001230 <detect_flight_phase+0x48>
				flight_phase_detection->flight_phase = THRUSTING;
 8001228:	2303      	movs	r3, #3

	case DESCENT:
		if (((float) (state_est_data->position_world[2])) / 1000 < 20) {
			flight_phase_detection->num_samples_positive += 1;
			if (flight_phase_detection->num_samples_positive >= 4) {
				flight_phase_detection->flight_phase = RECOVERY;
 800122a:	7023      	strb	r3, [r4, #0]
				flight_phase_detection->num_samples_positive = 0;
 800122c:	2300      	movs	r3, #0
 800122e:	7223      	strb	r3, [r4, #8]
	default:
		break;
	}

	flight_phase_detection->mach_number = mach_number(env,
			((float) state_est_data->velocity_rocket[0]) / 1000);
 8001230:	ed91 0a03 	vldr	s0, [r1, #12]
	flight_phase_detection->mach_number = mach_number(env,
 8001234:	4610      	mov	r0, r2
			((float) state_est_data->velocity_rocket[0]) / 1000);
 8001236:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
	flight_phase_detection->mach_number = mach_number(env,
 800123a:	ee80 0a27 	vdiv.f32	s0, s0, s15
 800123e:	f7ff ff13 	bl	8001068 <mach_number>
 8001242:	ed84 0a01 	vstr	s0, [r4, #4]

	/* determine the mach regime */
	if (flight_phase_detection->mach_number >= 1.3) {
 8001246:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 800124a:	ed9f 7b27 	vldr	d7, [pc, #156]	; 80012e8 <detect_flight_phase+0x100>
 800124e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8001252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001256:	db3d      	blt.n	80012d4 <detect_flight_phase+0xec>
		flight_phase_detection->mach_regime = SUPERSONIC;
 8001258:	2303      	movs	r3, #3
	} else if (flight_phase_detection->mach_number >= 0.8) {
		flight_phase_detection->mach_regime = TRANSONIC;
	} else {
		flight_phase_detection->mach_regime = SUBSONIC;
 800125a:	7063      	strb	r3, [r4, #1]
	}

}
 800125c:	bd10      	pop	{r4, pc}
		if (((float) (state_est_data->acceleration_rocket[0])) / 1000 < 0) {
 800125e:	ed91 7a06 	vldr	s14, [r1, #24]
 8001262:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001266:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800126a:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800126e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001272:	d5dd      	bpl.n	8001230 <detect_flight_phase+0x48>
			flight_phase_detection->num_samples_positive += 1;
 8001274:	7a23      	ldrb	r3, [r4, #8]
 8001276:	3301      	adds	r3, #1
 8001278:	b25b      	sxtb	r3, r3
			if (flight_phase_detection->num_samples_positive >= 4) {
 800127a:	2b03      	cmp	r3, #3
			flight_phase_detection->num_samples_positive += 1;
 800127c:	7223      	strb	r3, [r4, #8]
			if (flight_phase_detection->num_samples_positive >= 4) {
 800127e:	ddd7      	ble.n	8001230 <detect_flight_phase+0x48>
				flight_phase_detection->flight_phase = COASTING;
 8001280:	2304      	movs	r3, #4
 8001282:	e7d2      	b.n	800122a <detect_flight_phase+0x42>
		if (((float) (state_est_data->velocity_world[2])) / 1000 < 0) {
 8001284:	ed91 7a0b 	vldr	s14, [r1, #44]	; 0x2c
 8001288:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800128c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001290:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8001294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001298:	d5ca      	bpl.n	8001230 <detect_flight_phase+0x48>
			flight_phase_detection->num_samples_positive += 1;
 800129a:	7a23      	ldrb	r3, [r4, #8]
 800129c:	3301      	adds	r3, #1
 800129e:	b25b      	sxtb	r3, r3
			if (flight_phase_detection->num_samples_positive >= 4) {
 80012a0:	2b03      	cmp	r3, #3
			flight_phase_detection->num_samples_positive += 1;
 80012a2:	7223      	strb	r3, [r4, #8]
			if (flight_phase_detection->num_samples_positive >= 4) {
 80012a4:	ddc4      	ble.n	8001230 <detect_flight_phase+0x48>
				flight_phase_detection->flight_phase = DESCENT;
 80012a6:	2305      	movs	r3, #5
 80012a8:	e7bf      	b.n	800122a <detect_flight_phase+0x42>
		if (((float) (state_est_data->position_world[2])) / 1000 < 20) {
 80012aa:	ed91 7a02 	vldr	s14, [r1, #8]
 80012ae:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80012b2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80012b6:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80012ba:	eef4 6ac7 	vcmpe.f32	s13, s14
 80012be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c2:	d5b5      	bpl.n	8001230 <detect_flight_phase+0x48>
			flight_phase_detection->num_samples_positive += 1;
 80012c4:	7a23      	ldrb	r3, [r4, #8]
 80012c6:	3301      	adds	r3, #1
 80012c8:	b25b      	sxtb	r3, r3
			if (flight_phase_detection->num_samples_positive >= 4) {
 80012ca:	2b03      	cmp	r3, #3
			flight_phase_detection->num_samples_positive += 1;
 80012cc:	7223      	strb	r3, [r4, #8]
			if (flight_phase_detection->num_samples_positive >= 4) {
 80012ce:	ddaf      	ble.n	8001230 <detect_flight_phase+0x48>
				flight_phase_detection->flight_phase = RECOVERY;
 80012d0:	2306      	movs	r3, #6
 80012d2:	e7aa      	b.n	800122a <detect_flight_phase+0x42>
	} else if (flight_phase_detection->mach_number >= 0.8) {
 80012d4:	ed9f 7b06 	vldr	d7, [pc, #24]	; 80012f0 <detect_flight_phase+0x108>
 80012d8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80012dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		flight_phase_detection->mach_regime = TRANSONIC;
 80012e0:	bfac      	ite	ge
 80012e2:	2302      	movge	r3, #2
		flight_phase_detection->mach_regime = SUBSONIC;
 80012e4:	2301      	movlt	r3, #1
 80012e6:	e7b8      	b.n	800125a <detect_flight_phase+0x72>
 80012e8:	cccccccd 	.word	0xcccccccd
 80012ec:	3ff4cccc 	.word	0x3ff4cccc
 80012f0:	9999999a 	.word	0x9999999a
 80012f4:	3fe99999 	.word	0x3fe99999
 80012f8:	447a0000 	.word	0x447a0000

080012fc <reset_flight_phase_detection>:

void reset_flight_phase_detection(
		flight_phase_detection_t *flight_phase_detection) {
	flight_phase_detection->flight_phase = IDLE;
 80012fc:	2301      	movs	r3, #1
 80012fe:	7003      	strb	r3, [r0, #0]
	flight_phase_detection->mach_regime = SUBSONIC;
 8001300:	7043      	strb	r3, [r0, #1]
	flight_phase_detection->mach_number = 0.0;
 8001302:	2300      	movs	r3, #0
 8001304:	6043      	str	r3, [r0, #4]
	flight_phase_detection->num_samples_positive = 0;
 8001306:	2300      	movs	r3, #0
 8001308:	7203      	strb	r3, [r0, #8]
}
 800130a:	4770      	bx	lr

0800130c <reset_kf_state>:
#include "Sim_Con/kf.h"

void reset_kf_state(kf_state_t *kf_state){
 800130c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
        float G_init[NUMBER_STATES][NUMBER_PROCESS_NOISE] = {{1.25E-5}, {5.0E-3}, {0.0}};
        memcpy(kf_state->Ad, A_init, sizeof(kf_state->Ad));
        memcpy(kf_state->Bd, B_init, sizeof(kf_state->Bd));
        memcpy(kf_state->Gd, G_init, sizeof(kf_state->Gd));
    } else if (STATE_ESTIMATION_FREQUENCY == 100) { 
        float A_init[NUMBER_STATES][NUMBER_STATES] = {{1.0E-0, 1.0E-2, 5.0E-5}, {0, 1.0E-0, 1.0E-2}, {0.0, 0.0, 1.0E-0}};
 8001310:	4c3d      	ldr	r4, [pc, #244]	; (8001408 <reset_kf_state+0xfc>)
void reset_kf_state(kf_state_t *kf_state){
 8001312:	b090      	sub	sp, #64	; 0x40
 8001314:	4605      	mov	r5, r0
        float A_init[NUMBER_STATES][NUMBER_STATES] = {{1.0E-0, 1.0E-2, 5.0E-5}, {0, 1.0E-0, 1.0E-2}, {0.0, 0.0, 1.0E-0}};
 8001316:	ae07      	add	r6, sp, #28
        float B_init[NUMBER_STATES][NUMBER_INPUTS] = {{5.0E-5}, {1.0E-2}, {0.0}};
        float G_init[NUMBER_STATES][NUMBER_PROCESS_NOISE] = {{5.0E-5}, {1.0E-2}, {0.0}};
 8001318:	af04      	add	r7, sp, #16
        memcpy(kf_state->Ad, A_init, sizeof(kf_state->Ad));
 800131a:	f10d 0c3c 	add.w	ip, sp, #60	; 0x3c
        float A_init[NUMBER_STATES][NUMBER_STATES] = {{1.0E-0, 1.0E-2, 5.0E-5}, {0, 1.0E-0, 1.0E-2}, {0.0, 0.0, 1.0E-0}};
 800131e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001320:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001322:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001324:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001326:	f854 3b04 	ldr.w	r3, [r4], #4
        float B_init[NUMBER_STATES][NUMBER_INPUTS] = {{5.0E-5}, {1.0E-2}, {0.0}};
 800132a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
        float A_init[NUMBER_STATES][NUMBER_STATES] = {{1.0E-0, 1.0E-2, 5.0E-5}, {0, 1.0E-0, 1.0E-2}, {0.0, 0.0, 1.0E-0}};
 800132e:	6033      	str	r3, [r6, #0]
        memcpy(kf_state->Ad, A_init, sizeof(kf_state->Ad));
 8001330:	ac07      	add	r4, sp, #28
        float B_init[NUMBER_STATES][NUMBER_INPUTS] = {{5.0E-5}, {1.0E-2}, {0.0}};
 8001332:	ab01      	add	r3, sp, #4
 8001334:	46a6      	mov	lr, r4
 8001336:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        float G_init[NUMBER_STATES][NUMBER_PROCESS_NOISE] = {{5.0E-5}, {1.0E-2}, {0.0}};
 800133a:	e887 0007 	stmia.w	r7, {r0, r1, r2}
        memcpy(kf_state->Ad, A_init, sizeof(kf_state->Ad));
 800133e:	462a      	mov	r2, r5
 8001340:	4626      	mov	r6, r4
 8001342:	3208      	adds	r2, #8
 8001344:	ce03      	ldmia	r6!, {r0, r1}
 8001346:	4566      	cmp	r6, ip
 8001348:	f842 0c08 	str.w	r0, [r2, #-8]
 800134c:	f842 1c04 	str.w	r1, [r2, #-4]
 8001350:	4634      	mov	r4, r6
 8001352:	d1f5      	bne.n	8001340 <reset_kf_state+0x34>
 8001354:	6830      	ldr	r0, [r6, #0]
        memcpy(kf_state->Bd, B_init, sizeof(kf_state->Bd));
        memcpy(kf_state->Gd, G_init, sizeof(kf_state->Gd));
 8001356:	f105 0854 	add.w	r8, r5, #84	; 0x54
        memset(kf_state->Bd, 0, sizeof(kf_state->Bd));
        memset(kf_state->Gd, 0, sizeof(kf_state->Gd));
    }

	float x_est_init[NUMBER_STATES] = {0, 0, 0};
	float P_est_init[NUMBER_STATES][NUMBER_STATES] = {{1.0E-9, 0, 0}, {0, 1.0E-12, 0}, {0, 0, 0}};
 800135a:	4e2c      	ldr	r6, [pc, #176]	; (800140c <reset_kf_state+0x100>)
 800135c:	4674      	mov	r4, lr
        memcpy(kf_state->Ad, A_init, sizeof(kf_state->Ad));
 800135e:	6010      	str	r0, [r2, #0]
        memcpy(kf_state->Bd, B_init, sizeof(kf_state->Bd));
 8001360:	cb03      	ldmia	r3!, {r0, r1}
 8001362:	64a8      	str	r0, [r5, #72]	; 0x48
 8001364:	6818      	ldr	r0, [r3, #0]
        memcpy(kf_state->Gd, G_init, sizeof(kf_state->Gd));
 8001366:	463b      	mov	r3, r7
        memcpy(kf_state->Bd, B_init, sizeof(kf_state->Bd));
 8001368:	64e9      	str	r1, [r5, #76]	; 0x4c
 800136a:	6528      	str	r0, [r5, #80]	; 0x50
        memcpy(kf_state->Gd, G_init, sizeof(kf_state->Gd));
 800136c:	cb03      	ldmia	r3!, {r0, r1}
 800136e:	6568      	str	r0, [r5, #84]	; 0x54
 8001370:	6818      	ldr	r0, [r3, #0]
	float x_est_init[NUMBER_STATES] = {0, 0, 0};
 8001372:	2300      	movs	r3, #0
        memcpy(kf_state->Gd, G_init, sizeof(kf_state->Gd));
 8001374:	f8c8 1004 	str.w	r1, [r8, #4]
 8001378:	f8c8 0008 	str.w	r0, [r8, #8]
	float x_est_init[NUMBER_STATES] = {0, 0, 0};
 800137c:	9304      	str	r3, [sp, #16]
 800137e:	9305      	str	r3, [sp, #20]
 8001380:	9306      	str	r3, [sp, #24]
	float P_est_init[NUMBER_STATES][NUMBER_STATES] = {{1.0E-9, 0, 0}, {0, 1.0E-12, 0}, {0, 0, 0}};
 8001382:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001384:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001386:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001388:	c40f      	stmia	r4!, {r0, r1, r2, r3}

    memcpy(kf_state->x_est, x_est_init, sizeof(x_est_init));
 800138a:	cf03      	ldmia	r7!, {r0, r1}
	float P_est_init[NUMBER_STATES][NUMBER_STATES] = {{1.0E-9, 0, 0}, {0, 1.0E-12, 0}, {0, 0, 0}};
 800138c:	6833      	ldr	r3, [r6, #0]
    memcpy(kf_state->P_est, P_est_init, sizeof(P_est_init));
 800138e:	f505 7288 	add.w	r2, r5, #272	; 0x110
    memcpy(kf_state->x_est, x_est_init, sizeof(x_est_init));
 8001392:	f8c5 0104 	str.w	r0, [r5, #260]	; 0x104
 8001396:	2000      	movs	r0, #0
	float P_est_init[NUMBER_STATES][NUMBER_STATES] = {{1.0E-9, 0, 0}, {0, 1.0E-12, 0}, {0, 0, 0}};
 8001398:	6023      	str	r3, [r4, #0]
    memcpy(kf_state->P_est, P_est_init, sizeof(P_est_init));
 800139a:	4673      	mov	r3, lr
    memcpy(kf_state->x_est, x_est_init, sizeof(x_est_init));
 800139c:	f8c5 1108 	str.w	r1, [r5, #264]	; 0x108
 80013a0:	f8c5 010c 	str.w	r0, [r5, #268]	; 0x10c
    memcpy(kf_state->P_est, P_est_init, sizeof(P_est_init));
 80013a4:	461c      	mov	r4, r3
 80013a6:	3208      	adds	r2, #8
 80013a8:	cc03      	ldmia	r4!, {r0, r1}
 80013aa:	4564      	cmp	r4, ip
 80013ac:	f842 0c08 	str.w	r0, [r2, #-8]
 80013b0:	f842 1c04 	str.w	r1, [r2, #-4]
 80013b4:	4623      	mov	r3, r4
 80013b6:	d1f5      	bne.n	80013a4 <reset_kf_state+0x98>
 80013b8:	6820      	ldr	r0, [r4, #0]

    memset(kf_state->Q, 0, NUMBER_PROCESS_NOISE*NUMBER_PROCESS_NOISE*sizeof(kf_state->Q[0][0]));
 80013ba:	2400      	movs	r4, #0
    memcpy(kf_state->P_est, P_est_init, sizeof(P_est_init));
 80013bc:	6010      	str	r0, [r2, #0]
    memset(kf_state->R, 0, NUMBER_MEASUREMENTS*NUMBER_MEASUREMENTS*sizeof(kf_state->R[0][0]));
 80013be:	4621      	mov	r1, r4
    memset(kf_state->Q, 0, NUMBER_PROCESS_NOISE*NUMBER_PROCESS_NOISE*sizeof(kf_state->Q[0][0]));
 80013c0:	f8c5 40b4 	str.w	r4, [r5, #180]	; 0xb4
    memset(kf_state->R, 0, NUMBER_MEASUREMENTS*NUMBER_MEASUREMENTS*sizeof(kf_state->R[0][0]));
 80013c4:	2224      	movs	r2, #36	; 0x24
 80013c6:	f105 00b8 	add.w	r0, r5, #184	; 0xb8
 80013ca:	f011 fefa 	bl	80131c2 <memset>

    memset(kf_state->z, 0, NUMBER_MEASUREMENTS*sizeof(kf_state->z[0]));
    memset(kf_state->z_active, false, NUMBER_MEASUREMENTS*sizeof(kf_state->z_active[0]));
    kf_state->num_z_active = 0;

    transpose(NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->Ad_T);
 80013ce:	2103      	movs	r1, #3
 80013d0:	f105 0324 	add.w	r3, r5, #36	; 0x24
 80013d4:	462a      	mov	r2, r5
 80013d6:	4608      	mov	r0, r1
    memset(kf_state->z, 0, NUMBER_MEASUREMENTS*sizeof(kf_state->z[0]));
 80013d8:	f8c5 4188 	str.w	r4, [r5, #392]	; 0x188
 80013dc:	f8c5 418c 	str.w	r4, [r5, #396]	; 0x18c
 80013e0:	f8c5 4190 	str.w	r4, [r5, #400]	; 0x190
    memset(kf_state->z_active, false, NUMBER_MEASUREMENTS*sizeof(kf_state->z_active[0]));
 80013e4:	f8a5 420c 	strh.w	r4, [r5, #524]	; 0x20c
 80013e8:	f885 420e 	strb.w	r4, [r5, #526]	; 0x20e
    kf_state->num_z_active = 0;
 80013ec:	f8c5 4210 	str.w	r4, [r5, #528]	; 0x210
    transpose(NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->Ad_T);
 80013f0:	f000 faf3 	bl	80019da <transpose>
    transpose(NUMBER_STATES, NUMBER_PROCESS_NOISE, kf_state->Gd, kf_state->Gd_T);
 80013f4:	f105 0360 	add.w	r3, r5, #96	; 0x60
 80013f8:	4642      	mov	r2, r8
 80013fa:	2101      	movs	r1, #1
 80013fc:	2003      	movs	r0, #3
}
 80013fe:	b010      	add	sp, #64	; 0x40
 8001400:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    transpose(NUMBER_STATES, NUMBER_PROCESS_NOISE, kf_state->Gd, kf_state->Gd_T);
 8001404:	f000 bae9 	b.w	80019da <transpose>
 8001408:	08014e88 	.word	0x08014e88
 800140c:	08014eb8 	.word	0x08014eb8

08001410 <kf_prediction>:

void kf_prediction(kf_state_t *kf_state){
 8001410:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    /* Prediction Step */
    /* Calculation of x_priori */
    matvecprod(NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->x_est, kf_state->x_priori, true);
 8001414:	2103      	movs	r1, #3
void kf_prediction(kf_state_t *kf_state){
 8001416:	b085      	sub	sp, #20
    matvecprod(NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->x_est, kf_state->x_priori, true);
 8001418:	2501      	movs	r5, #1
 800141a:	f500 769a 	add.w	r6, r0, #308	; 0x134
void kf_prediction(kf_state_t *kf_state){
 800141e:	4604      	mov	r4, r0
    matvecprod(NUMBER_STATES, NUMBER_INPUTS, kf_state->Bd, kf_state->u, kf_state->x_priori, false);
 8001420:	f04f 0800 	mov.w	r8, #0
    matvecprod(NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->x_est, kf_state->x_priori, true);
 8001424:	f500 7382 	add.w	r3, r0, #260	; 0x104
 8001428:	4602      	mov	r2, r0
 800142a:	4608      	mov	r0, r1

    /* Calculation of P_priori */
    /* P_priori = Ad * P_est_prior * Ad_T + Gd * Q * Gd_T */
    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->P_est, kf_state->Placeholder_Ad_mult_P_est, true);
 800142c:	f504 7905 	add.w	r9, r4, #532	; 0x214
    matmul(NUMBER_STATES, NUMBER_PROCESS_NOISE, NUMBER_PROCESS_NOISE, kf_state->Gd, kf_state->Q, kf_state->Placeholder_Gd_mult_Q, true);

    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_STATES, kf_state->Placeholder_Ad_mult_P_est, kf_state->Ad_T, kf_state->P_priori, true);
 8001430:	f504 77a0 	add.w	r7, r4, #320	; 0x140
    matvecprod(NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->x_est, kf_state->x_priori, true);
 8001434:	e9cd 6500 	strd	r6, r5, [sp]
 8001438:	f000 fb8b 	bl	8001b52 <matvecprod>
    matvecprod(NUMBER_STATES, NUMBER_INPUTS, kf_state->Bd, kf_state->u, kf_state->x_priori, false);
 800143c:	f504 7380 	add.w	r3, r4, #256	; 0x100
 8001440:	f104 0248 	add.w	r2, r4, #72	; 0x48
 8001444:	4629      	mov	r1, r5
 8001446:	2003      	movs	r0, #3
 8001448:	e9cd 6800 	strd	r6, r8, [sp]
 800144c:	f000 fb81 	bl	8001b52 <matvecprod>
    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->P_est, kf_state->Placeholder_Ad_mult_P_est, true);
 8001450:	2203      	movs	r2, #3
 8001452:	f504 7388 	add.w	r3, r4, #272	; 0x110
    matmul(NUMBER_STATES, NUMBER_PROCESS_NOISE, NUMBER_PROCESS_NOISE, kf_state->Gd, kf_state->Q, kf_state->Placeholder_Gd_mult_Q, true);
 8001456:	f504 760e 	add.w	r6, r4, #568	; 0x238
    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->P_est, kf_state->Placeholder_Ad_mult_P_est, true);
 800145a:	4611      	mov	r1, r2
 800145c:	4610      	mov	r0, r2
 800145e:	9300      	str	r3, [sp, #0]
 8001460:	4623      	mov	r3, r4
 8001462:	e9cd 9501 	strd	r9, r5, [sp, #4]
 8001466:	f000 fb34 	bl	8001ad2 <matmul>
    matmul(NUMBER_STATES, NUMBER_PROCESS_NOISE, NUMBER_PROCESS_NOISE, kf_state->Gd, kf_state->Q, kf_state->Placeholder_Gd_mult_Q, true);
 800146a:	f104 03b4 	add.w	r3, r4, #180	; 0xb4
 800146e:	462a      	mov	r2, r5
 8001470:	4629      	mov	r1, r5
 8001472:	9300      	str	r3, [sp, #0]
 8001474:	2003      	movs	r0, #3
 8001476:	f104 0354 	add.w	r3, r4, #84	; 0x54
 800147a:	e9cd 6501 	strd	r6, r5, [sp, #4]
 800147e:	f000 fb28 	bl	8001ad2 <matmul>
    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_STATES, kf_state->Placeholder_Ad_mult_P_est, kf_state->Ad_T, kf_state->P_priori, true);
 8001482:	2203      	movs	r2, #3
 8001484:	f104 0324 	add.w	r3, r4, #36	; 0x24
    matmul(NUMBER_STATES, NUMBER_PROCESS_NOISE, NUMBER_STATES, kf_state->Placeholder_Gd_mult_Q, kf_state->Gd_T, kf_state->P_priori, false);
 8001488:	3460      	adds	r4, #96	; 0x60
    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_STATES, kf_state->Placeholder_Ad_mult_P_est, kf_state->Ad_T, kf_state->P_priori, true);
 800148a:	4611      	mov	r1, r2
 800148c:	4610      	mov	r0, r2
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	464b      	mov	r3, r9
 8001492:	e9cd 7501 	strd	r7, r5, [sp, #4]
 8001496:	f000 fb1c 	bl	8001ad2 <matmul>
    matmul(NUMBER_STATES, NUMBER_PROCESS_NOISE, NUMBER_STATES, kf_state->Placeholder_Gd_mult_Q, kf_state->Gd_T, kf_state->P_priori, false);
 800149a:	2203      	movs	r2, #3
 800149c:	4633      	mov	r3, r6
 800149e:	4629      	mov	r1, r5
 80014a0:	4610      	mov	r0, r2
 80014a2:	9400      	str	r4, [sp, #0]
 80014a4:	e9cd 7801 	strd	r7, r8, [sp, #4]
 80014a8:	f000 fb13 	bl	8001ad2 <matmul>
}
 80014ac:	b005      	add	sp, #20
 80014ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080014b2 <select_kf_observation_matrices>:

void select_kf_observation_matrices(kf_state_t *kf_state){
 80014b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    memset(kf_state->H, 0, NUMBER_MEASUREMENTS*NUMBER_STATES*sizeof(kf_state->H[0][0]));
 80014b6:	f100 056c 	add.w	r5, r0, #108	; 0x6c
void select_kf_observation_matrices(kf_state_t *kf_state){
 80014ba:	4604      	mov	r4, r0
    memset(kf_state->H, 0, NUMBER_MEASUREMENTS*NUMBER_STATES*sizeof(kf_state->H[0][0]));
 80014bc:	2224      	movs	r2, #36	; 0x24
 80014be:	2100      	movs	r1, #0
 80014c0:	4628      	mov	r0, r5
        if (kf_state->z_active[i]) {
             /* activate contribution of measurement in measurement matrix */
            kf_state->H[i][0] = 1;
        } else {
            /* set contributed measurement covariance to zero */
            kf_state->R[i][i] = 0;
 80014c2:	2600      	movs	r6, #0
    memset(kf_state->H, 0, NUMBER_MEASUREMENTS*NUMBER_STATES*sizeof(kf_state->H[0][0]));
 80014c4:	f011 fe7d 	bl	80131c2 <memset>
            kf_state->H[i][0] = 1;
 80014c8:	f04f 577e 	mov.w	r7, #1065353216	; 0x3f800000
 80014cc:	f504 7303 	add.w	r3, r4, #524	; 0x20c
 80014d0:	4621      	mov	r1, r4
 80014d2:	f204 200f 	addw	r0, r4, #527	; 0x20f
    memset(kf_state->H, 0, NUMBER_MEASUREMENTS*NUMBER_STATES*sizeof(kf_state->H[0][0]));
 80014d6:	4622      	mov	r2, r4
        if (kf_state->z_active[i]) {
 80014d8:	f813 cb01 	ldrb.w	ip, [r3], #1
 80014dc:	f1bc 0f00 	cmp.w	ip, #0
 80014e0:	d00f      	beq.n	8001502 <select_kf_observation_matrices+0x50>
            kf_state->H[i][0] = 1;
 80014e2:	66cf      	str	r7, [r1, #108]	; 0x6c
    for(int i = 0; i < NUMBER_MEASUREMENTS; i++){
 80014e4:	4283      	cmp	r3, r0
 80014e6:	f101 010c 	add.w	r1, r1, #12
 80014ea:	f102 0210 	add.w	r2, r2, #16
 80014ee:	d1f3      	bne.n	80014d8 <select_kf_observation_matrices+0x26>
        }
    }

    transpose(NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->H, kf_state->H_T);
 80014f0:	2103      	movs	r1, #3
 80014f2:	f104 0390 	add.w	r3, r4, #144	; 0x90
 80014f6:	462a      	mov	r2, r5
 80014f8:	4608      	mov	r0, r1
}
 80014fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    transpose(NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->H, kf_state->H_T);
 80014fe:	f000 ba6c 	b.w	80019da <transpose>
            kf_state->R[i][i] = 0;
 8001502:	f8c2 60b8 	str.w	r6, [r2, #184]	; 0xb8
 8001506:	e7ed      	b.n	80014e4 <select_kf_observation_matrices+0x32>

08001508 <kf_update>:

void kf_update(kf_state_t *kf_state) {
 8001508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    /* Update Step */
    /* y = z - H * x_priori */
    matvecprod(NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->H, kf_state->x_priori, kf_state->y, true);
 800150c:	2103      	movs	r1, #3
void kf_update(kf_state_t *kf_state) {
 800150e:	b087      	sub	sp, #28
    matvecprod(NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->H, kf_state->x_priori, kf_state->y, true);
 8001510:	2501      	movs	r5, #1
 8001512:	f500 76ca 	add.w	r6, r0, #404	; 0x194
 8001516:	f100 096c 	add.w	r9, r0, #108	; 0x6c
 800151a:	f500 7b9a 	add.w	fp, r0, #308	; 0x134
void kf_update(kf_state_t *kf_state) {
 800151e:	4604      	mov	r4, r0
    matvecprod(NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->H, kf_state->x_priori, kf_state->y, true);
 8001520:	4608      	mov	r0, r1
 8001522:	465b      	mov	r3, fp
 8001524:	464a      	mov	r2, r9
    vecsub(NUMBER_MEASUREMENTS, kf_state->z, kf_state->y, kf_state->y);

    /* S = H * P_priori * H_T + R */
    matmul(NUMBER_MEASUREMENTS, NUMBER_STATES, NUMBER_STATES, kf_state->H, kf_state->P_priori, kf_state->Placeholder_H_mult_P_priori, true);
 8001526:	f504 77a0 	add.w	r7, r4, #320	; 0x140
 800152a:	f504 7a11 	add.w	sl, r4, #580	; 0x244
    matmul(NUMBER_MEASUREMENTS, NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->Placeholder_H_mult_P_priori, kf_state->H_T, kf_state->S, true);
 800152e:	f504 78d0 	add.w	r8, r4, #416	; 0x1a0
    matvecprod(NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->H, kf_state->x_priori, kf_state->y, true);
 8001532:	e9cd 6500 	strd	r6, r5, [sp]
 8001536:	f000 fb0c 	bl	8001b52 <matvecprod>
    vecsub(NUMBER_MEASUREMENTS, kf_state->z, kf_state->y, kf_state->y);
 800153a:	4633      	mov	r3, r6
 800153c:	4632      	mov	r2, r6
 800153e:	f504 71c4 	add.w	r1, r4, #392	; 0x188
 8001542:	2003      	movs	r0, #3
 8001544:	f000 fa76 	bl	8001a34 <vecsub>
    matmul(NUMBER_MEASUREMENTS, NUMBER_STATES, NUMBER_STATES, kf_state->H, kf_state->P_priori, kf_state->Placeholder_H_mult_P_priori, true);
 8001548:	2203      	movs	r2, #3
 800154a:	464b      	mov	r3, r9
 800154c:	9700      	str	r7, [sp, #0]
 800154e:	4611      	mov	r1, r2
 8001550:	4610      	mov	r0, r2
 8001552:	e9cd a501 	strd	sl, r5, [sp, #4]
 8001556:	f000 fabc 	bl	8001ad2 <matmul>
    matmul(NUMBER_MEASUREMENTS, NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->Placeholder_H_mult_P_priori, kf_state->H_T, kf_state->S, true);
 800155a:	f104 0390 	add.w	r3, r4, #144	; 0x90
 800155e:	2203      	movs	r2, #3
 8001560:	9304      	str	r3, [sp, #16]
 8001562:	9300      	str	r3, [sp, #0]
 8001564:	4611      	mov	r1, r2
 8001566:	4653      	mov	r3, sl
 8001568:	4610      	mov	r0, r2
    matadd(NUMBER_MEASUREMENTS, NUMBER_MEASUREMENTS, kf_state->S, kf_state->R, kf_state->S);

    /* Calculate Pseudoinverse of covariance innovation */
    memset(kf_state->S_inv, 0, NUMBER_MEASUREMENTS*NUMBER_MEASUREMENTS*sizeof(kf_state->S_inv[0][0]));
 800156a:	f504 7ae2 	add.w	sl, r4, #452	; 0x1c4
    matmul(NUMBER_MEASUREMENTS, NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->Placeholder_H_mult_P_priori, kf_state->H_T, kf_state->S, true);
 800156e:	e9cd 8501 	strd	r8, r5, [sp, #4]
 8001572:	f000 faae 	bl	8001ad2 <matmul>
    matadd(NUMBER_MEASUREMENTS, NUMBER_MEASUREMENTS, kf_state->S, kf_state->R, kf_state->S);
 8001576:	2103      	movs	r1, #3
 8001578:	f104 03b8 	add.w	r3, r4, #184	; 0xb8
 800157c:	f8cd 8000 	str.w	r8, [sp]
 8001580:	4642      	mov	r2, r8
 8001582:	4608      	mov	r0, r1
 8001584:	f000 fa65 	bl	8001a52 <matadd>
    memset(kf_state->S_inv, 0, NUMBER_MEASUREMENTS*NUMBER_MEASUREMENTS*sizeof(kf_state->S_inv[0][0]));
 8001588:	2224      	movs	r2, #36	; 0x24
 800158a:	2100      	movs	r1, #0
 800158c:	4650      	mov	r0, sl
 800158e:	f011 fe18 	bl	80131c2 <memset>
        matmul(NUMBER_MEASUREMENTS, NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->Placeholder_S_inv_3, kf_state->Placeholder_H_T_mult_R_inv, kf_state->S_inv, true);
        matsub(NUMBER_MEASUREMENTS, NUMBER_MEASUREMENTS, kf_state->R_inv, kf_state->S_inv, kf_state->S_inv);
    } else {
        /* we use the regular inverse when the state dimension is larger than the number of measurements */
        /* the cholvesky inverse has a big O complexity of n^3 */
        cholesky_inverse(NUMBER_MEASUREMENTS, kf_state->S, kf_state->S_inv, LAMBDA);
 8001592:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8001644 <kf_update+0x13c>
 8001596:	4652      	mov	r2, sl
 8001598:	4641      	mov	r1, r8
 800159a:	2003      	movs	r0, #3
    }

    /* K  = P_priori * H_T * S_inv */
    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->P_priori, kf_state->H_T, kf_state->Placeholder_P_priori_mult_H_T, true);
    matmul(NUMBER_STATES, NUMBER_MEASUREMENTS, NUMBER_MEASUREMENTS, kf_state->Placeholder_P_priori_mult_H_T, kf_state->S_inv, kf_state->K, true);
 800159c:	f504 78f4 	add.w	r8, r4, #488	; 0x1e8
        cholesky_inverse(NUMBER_MEASUREMENTS, kf_state->S, kf_state->S_inv, LAMBDA);
 80015a0:	f000 fbae 	bl	8001d00 <cholesky_inverse>
    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->P_priori, kf_state->H_T, kf_state->Placeholder_P_priori_mult_H_T, true);
 80015a4:	f504 731a 	add.w	r3, r4, #616	; 0x268
 80015a8:	2203      	movs	r2, #3
 80015aa:	9305      	str	r3, [sp, #20]
 80015ac:	4611      	mov	r1, r2
 80015ae:	4610      	mov	r0, r2
 80015b0:	e9cd 3501 	strd	r3, r5, [sp, #4]
 80015b4:	9b04      	ldr	r3, [sp, #16]
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	463b      	mov	r3, r7
 80015ba:	f000 fa8a 	bl	8001ad2 <matmul>
    matmul(NUMBER_STATES, NUMBER_MEASUREMENTS, NUMBER_MEASUREMENTS, kf_state->Placeholder_P_priori_mult_H_T, kf_state->S_inv, kf_state->K, true);
 80015be:	2203      	movs	r2, #3
 80015c0:	f8cd a000 	str.w	sl, [sp]

    /* x_est = x_priori + K*y */
    matvecprod(NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->K, kf_state->y, kf_state->x_est, true);
 80015c4:	f504 7a82 	add.w	sl, r4, #260	; 0x104
    matmul(NUMBER_STATES, NUMBER_MEASUREMENTS, NUMBER_MEASUREMENTS, kf_state->Placeholder_P_priori_mult_H_T, kf_state->S_inv, kf_state->K, true);
 80015c8:	9b05      	ldr	r3, [sp, #20]
 80015ca:	4611      	mov	r1, r2
 80015cc:	4610      	mov	r0, r2
 80015ce:	e9cd 8501 	strd	r8, r5, [sp, #4]
 80015d2:	f000 fa7e 	bl	8001ad2 <matmul>
    matvecprod(NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->K, kf_state->y, kf_state->x_est, true);
 80015d6:	2103      	movs	r1, #3
 80015d8:	4633      	mov	r3, r6
 80015da:	4642      	mov	r2, r8
 80015dc:	4608      	mov	r0, r1


    /* P_est = (eye(NUMBER_STATES) - K*H)*P_priori */
    eye(NUMBER_STATES, kf_state->Placeholder_eye);
    matmul(NUMBER_STATES, NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->K, kf_state->H, kf_state->Placeholder_K_mult_H, true);
    matsub(NUMBER_STATES, NUMBER_STATES, kf_state->Placeholder_eye, kf_state->Placeholder_K_mult_H, kf_state->Placeholder_P_est);
 80015de:	f504 7623 	add.w	r6, r4, #652	; 0x28c
    matvecprod(NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->K, kf_state->y, kf_state->x_est, true);
 80015e2:	e9cd a500 	strd	sl, r5, [sp]
 80015e6:	f000 fab4 	bl	8001b52 <matvecprod>
    vecadd(NUMBER_STATES, kf_state->x_priori, kf_state->x_est, kf_state->x_est);
 80015ea:	4653      	mov	r3, sl
 80015ec:	4652      	mov	r2, sl
    eye(NUMBER_STATES, kf_state->Placeholder_eye);
 80015ee:	f504 7a2c 	add.w	sl, r4, #688	; 0x2b0
    vecadd(NUMBER_STATES, kf_state->x_priori, kf_state->x_est, kf_state->x_est);
 80015f2:	4659      	mov	r1, fp
 80015f4:	2003      	movs	r0, #3
 80015f6:	f000 fa0e 	bl	8001a16 <vecadd>
    eye(NUMBER_STATES, kf_state->Placeholder_eye);
 80015fa:	4651      	mov	r1, sl
 80015fc:	2003      	movs	r0, #3
    matmul(NUMBER_STATES, NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->K, kf_state->H, kf_state->Placeholder_K_mult_H, true);
 80015fe:	f504 7b35 	add.w	fp, r4, #724	; 0x2d4
    eye(NUMBER_STATES, kf_state->Placeholder_eye);
 8001602:	f000 f9cf 	bl	80019a4 <eye>
    matmul(NUMBER_STATES, NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->K, kf_state->H, kf_state->Placeholder_K_mult_H, true);
 8001606:	2203      	movs	r2, #3
 8001608:	4643      	mov	r3, r8
 800160a:	f8cd 9000 	str.w	r9, [sp]
 800160e:	4611      	mov	r1, r2
 8001610:	4610      	mov	r0, r2
    matmul(NUMBER_STATES, NUMBER_STATES,  NUMBER_STATES, kf_state->Placeholder_P_est, kf_state->P_priori, kf_state->P_est, true);
 8001612:	f504 7488 	add.w	r4, r4, #272	; 0x110
    matmul(NUMBER_STATES, NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->K, kf_state->H, kf_state->Placeholder_K_mult_H, true);
 8001616:	e9cd b501 	strd	fp, r5, [sp, #4]
 800161a:	f000 fa5a 	bl	8001ad2 <matmul>
    matsub(NUMBER_STATES, NUMBER_STATES, kf_state->Placeholder_eye, kf_state->Placeholder_K_mult_H, kf_state->Placeholder_P_est);
 800161e:	2103      	movs	r1, #3
 8001620:	465b      	mov	r3, fp
 8001622:	4652      	mov	r2, sl
 8001624:	4608      	mov	r0, r1
 8001626:	9600      	str	r6, [sp, #0]
 8001628:	f000 fa33 	bl	8001a92 <matsub>
    matmul(NUMBER_STATES, NUMBER_STATES,  NUMBER_STATES, kf_state->Placeholder_P_est, kf_state->P_priori, kf_state->P_est, true);
 800162c:	2203      	movs	r2, #3
 800162e:	4633      	mov	r3, r6
 8001630:	9502      	str	r5, [sp, #8]
 8001632:	4611      	mov	r1, r2
 8001634:	4610      	mov	r0, r2
 8001636:	e9cd 7400 	strd	r7, r4, [sp]
 800163a:	f000 fa4a 	bl	8001ad2 <matmul>
}
 800163e:	b007      	add	sp, #28
 8001640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001644:	38d1b717 	.word	0x38d1b717

08001648 <update_state_est_data>:
#include "Sim_Con\state_est.h"


void update_state_est_data(state_est_data_t *state_est_data, kf_state_t *kf_state) {
    state_est_data->position_world[2] = (int32_t)(kf_state->x_est[0] * 1000);
 8001648:	ed91 7a41 	vldr	s14, [r1, #260]	; 0x104
 800164c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001688 <update_state_est_data+0x40>
 8001650:	ee27 7a26 	vmul.f32	s14, s14, s13
 8001654:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8001658:	ed80 7a02 	vstr	s14, [r0, #8]
    state_est_data->velocity_rocket[0] = (int32_t)(kf_state->x_est[1] * 1000);
 800165c:	ed91 7a42 	vldr	s14, [r1, #264]	; 0x108
 8001660:	ee27 7a26 	vmul.f32	s14, s14, s13
 8001664:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8001668:	edc0 7a03 	vstr	s15, [r0, #12]
    state_est_data->velocity_world[2] = (int32_t)(kf_state->x_est[1] * 1000);
 800166c:	edc0 7a0b 	vstr	s15, [r0, #44]	; 0x2c
    state_est_data->acceleration_rocket[0] = (int32_t)(kf_state->u[0] * 1000);
 8001670:	edd1 7a40 	vldr	s15, [r1, #256]	; 0x100
 8001674:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001678:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800167c:	edc0 7a06 	vstr	s15, [r0, #24]
    state_est_data->acceleration_world[2] = (int32_t)(kf_state->u[0] * 1000);
 8001680:	edc0 7a0e 	vstr	s15, [r0, #56]	; 0x38
}
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	447a0000 	.word	0x447a0000

0800168c <select_noise_models>:
        update_env(env, temp_meas_mean);
    }
} 

void select_noise_models(kf_state_t *kf_state, flight_phase_detection_t *flight_phase_detection, env_t *env,
                        extrapolation_rolling_memory_t *baro_roll_mem){
 800168c:	b570      	push	{r4, r5, r6, lr}
 800168e:	461e      	mov	r6, r3
    float accelerometer_x_stdev;
    float barometer_stdev;

    // TODO @maxi: add different noise models for each mach regime
    switch (flight_phase_detection->flight_phase) {
 8001690:	780b      	ldrb	r3, [r1, #0]
                        extrapolation_rolling_memory_t *baro_roll_mem){
 8001692:	4604      	mov	r4, r0
 8001694:	4615      	mov	r5, r2
    switch (flight_phase_detection->flight_phase) {
 8001696:	3b01      	subs	r3, #1
                        extrapolation_rolling_memory_t *baro_roll_mem){
 8001698:	ed2d 8b02 	vpush	{d8}
 800169c:	b086      	sub	sp, #24
    switch (flight_phase_detection->flight_phase) {
 800169e:	2b05      	cmp	r3, #5
 80016a0:	d808      	bhi.n	80016b4 <select_noise_models+0x28>
 80016a2:	e8df f003 	tbb	[pc, r3]
 80016a6:	4141      	.short	0x4141
 80016a8:	413c3703 	.word	0x413c3703
            accelerometer_x_stdev = 0.0185409;
            barometer_stdev = 1.869;
        break;
        case THRUSTING:
            accelerometer_x_stdev = 1.250775;
            barometer_stdev = 13.000;
 80016ac:	eeb2 8a0a 	vmov.f32	s16, #42	; 0x41500000  13.0
            accelerometer_x_stdev = 1.250775;
 80016b0:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001734 <select_noise_models+0xa8>
            barometer_stdev = 3.896;
        break;
    }

    for(int i = 0; i < NUMBER_PROCESS_NOISE; i++){
        kf_state->Q[i][i] = pow(accelerometer_x_stdev, 2);
 80016b4:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
    }

    float p[1];
    float h[1] = {kf_state->x_est[0]};
 80016b8:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    bool h_active[1] = {true};
 80016bc:	2101      	movs	r1, #1
    altitudeAGL2pressure(env, 1, h, h_active, p);
 80016be:	aa04      	add	r2, sp, #16
    float h[1] = {kf_state->x_est[0]};
 80016c0:	9305      	str	r3, [sp, #20]
    bool h_active[1] = {true};
 80016c2:	ab06      	add	r3, sp, #24
        kf_state->Q[i][i] = pow(accelerometer_x_stdev, 2);
 80016c4:	ee27 7b07 	vmul.f64	d7, d7, d7
    altitudeAGL2pressure(env, 1, h, h_active, p);
 80016c8:	4628      	mov	r0, r5
    bool h_active[1] = {true};
 80016ca:	f803 1d0c 	strb.w	r1, [r3, #-12]!
    altitudeAGL2pressure(env, 1, h, h_active, p);
 80016ce:	9200      	str	r2, [sp, #0]
 80016d0:	aa05      	add	r2, sp, #20
        kf_state->Q[i][i] = pow(accelerometer_x_stdev, 2);
 80016d2:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 80016d6:	ed84 7a2d 	vstr	s14, [r4, #180]	; 0xb4
    altitudeAGL2pressure(env, 1, h, h_active, p);
 80016da:	f7ff fd11 	bl	8001100 <altitudeAGL2pressure>
    float h_grad = altitude_gradient(env, p[0]);
 80016de:	ed9d 0a04 	vldr	s0, [sp, #16]
 80016e2:	4628      	mov	r0, r5
 80016e4:	f7ff fd50 	bl	8001188 <altitude_gradient>
    float altitude_stdev = fabsf(barometer_stdev * h_grad);
 80016e8:	ee28 0a00 	vmul.f32	s0, s16, s0
 80016ec:	eeb0 0ac0 	vabs.f32	s0, s0

    for(int i = 0; i < NUMBER_MEASUREMENTS; i++){
        kf_state->R[i][i] = pow(altitude_stdev, 2);
 80016f0:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 80016f4:	ee20 0b00 	vmul.f64	d0, d0, d0
 80016f8:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80016fc:	ed84 0a2e 	vstr	s0, [r4, #184]	; 0xb8
 8001700:	ed84 0a32 	vstr	s0, [r4, #200]	; 0xc8
 8001704:	ed84 0a36 	vstr	s0, [r4, #216]	; 0xd8
    }

    baro_roll_mem->noise_stdev = barometer_stdev;
 8001708:	ed86 8a25 	vstr	s16, [r6, #148]	; 0x94
}
 800170c:	b006      	add	sp, #24
 800170e:	ecbd 8b02 	vpop	{d8}
 8001712:	bd70      	pop	{r4, r5, r6, pc}
            barometer_stdev = 7.380;
 8001714:	ed9f 8a08 	vldr	s16, [pc, #32]	; 8001738 <select_noise_models+0xac>
            accelerometer_x_stdev = 0.61803;
 8001718:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800173c <select_noise_models+0xb0>
        break;
 800171c:	e7ca      	b.n	80016b4 <select_noise_models+0x28>
            barometer_stdev = 3.896;
 800171e:	ed9f 8a08 	vldr	s16, [pc, #32]	; 8001740 <select_noise_models+0xb4>
            accelerometer_x_stdev = 1.955133;
 8001722:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001744 <select_noise_models+0xb8>
        break;
 8001726:	e7c5      	b.n	80016b4 <select_noise_models+0x28>
            barometer_stdev = 1.869;
 8001728:	ed9f 8a07 	vldr	s16, [pc, #28]	; 8001748 <select_noise_models+0xbc>
            accelerometer_x_stdev = 0.0185409;
 800172c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800174c <select_noise_models+0xc0>
 8001730:	e7c0      	b.n	80016b4 <select_noise_models+0x28>
 8001732:	bf00      	nop
 8001734:	3fa01965 	.word	0x3fa01965
 8001738:	40ec28f6 	.word	0x40ec28f6
 800173c:	3f1e3737 	.word	0x3f1e3737
 8001740:	40795810 	.word	0x40795810
 8001744:	3ffa41cc 	.word	0x3ffa41cc
 8001748:	3fef3b64 	.word	0x3fef3b64
 800174c:	3c97e316 	.word	0x3c97e316

08001750 <sensor_elimination_by_stdev>:

void sensor_elimination_by_stdev(int32_t n, float measurements[n], bool measurement_active[n]) {
 8001750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    /* calculate mean of the sample */
    int num_active = 0;
    float mean = 0;
    for (int i = 0; i < n; i++){
 8001752:	2400      	movs	r4, #0
void sensor_elimination_by_stdev(int32_t n, float measurements[n], bool measurement_active[n]) {
 8001754:	4606      	mov	r6, r0
 8001756:	460f      	mov	r7, r1
 8001758:	4615      	mov	r5, r2
    int num_active = 0;
 800175a:	4623      	mov	r3, r4
void sensor_elimination_by_stdev(int32_t n, float measurements[n], bool measurement_active[n]) {
 800175c:	ed2d 8b02 	vpush	{d8}
    float mean = 0;
 8001760:	ed9f 8a2c 	vldr	s16, [pc, #176]	; 8001814 <sensor_elimination_by_stdev+0xc4>
    for (int i = 0; i < n; i++){
 8001764:	42b4      	cmp	r4, r6
 8001766:	db1f      	blt.n	80017a8 <sensor_elimination_by_stdev+0x58>
        if (measurement_active[i]) {
            num_active += 1;
            mean += measurements[i];
        }
    }
    if (num_active > 0){
 8001768:	b12b      	cbz	r3, 8001776 <sensor_elimination_by_stdev+0x26>
        mean /= num_active;
 800176a:	ee07 3a90 	vmov	s15, r3
 800176e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001772:	ee88 8a27 	vdiv.f32	s16, s16, s15
    }

    /* calculate the standard deviation of the sample */
    float stdev = 0;
    for (int i = 0; i < n; ++i) {
 8001776:	2400      	movs	r4, #0
    float stdev = 0;
 8001778:	ed9f 0a26 	vldr	s0, [pc, #152]	; 8001814 <sensor_elimination_by_stdev+0xc4>
    for (int i = 0; i < n; ++i) {
 800177c:	42b4      	cmp	r4, r6
 800177e:	db1e      	blt.n	80017be <sensor_elimination_by_stdev+0x6e>
        if (measurement_active[i]) {
            stdev += pow(measurements[i] - mean, 2);
        }
    }
    if (num_active > 0){
 8001780:	b15b      	cbz	r3, 800179a <sensor_elimination_by_stdev+0x4a>
        stdev = sqrt(stdev / num_active);
 8001782:	ee07 3a90 	vmov	s15, r3
 8001786:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800178a:	ee80 7a27 	vdiv.f32	s14, s0, s15
 800178e:	eeb7 0ac7 	vcvt.f64.f32	d0, s14
 8001792:	f012 fbd1 	bl	8013f38 <sqrt>
 8001796:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
    }

    /* deactivate measurements if they are too far off the mean */
    for (int i = 0; i < n; ++i) {
 800179a:	2300      	movs	r3, #0
        if (measurement_active[i]) {
            if (fabsf(measurements[i] - mean) > 2.0 * stdev) {
                measurement_active[i] = false;
 800179c:	461a      	mov	r2, r3
    for (int i = 0; i < n; ++i) {
 800179e:	42b3      	cmp	r3, r6
 80017a0:	db1f      	blt.n	80017e2 <sensor_elimination_by_stdev+0x92>
            }
        }
    }
}
 80017a2:	ecbd 8b02 	vpop	{d8}
 80017a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (measurement_active[i]) {
 80017a8:	5d2a      	ldrb	r2, [r5, r4]
 80017aa:	b132      	cbz	r2, 80017ba <sensor_elimination_by_stdev+0x6a>
            mean += measurements[i];
 80017ac:	eb07 0284 	add.w	r2, r7, r4, lsl #2
            num_active += 1;
 80017b0:	3301      	adds	r3, #1
            mean += measurements[i];
 80017b2:	edd2 7a00 	vldr	s15, [r2]
 80017b6:	ee38 8a27 	vadd.f32	s16, s16, s15
    for (int i = 0; i < n; i++){
 80017ba:	3401      	adds	r4, #1
 80017bc:	e7d2      	b.n	8001764 <sensor_elimination_by_stdev+0x14>
        if (measurement_active[i]) {
 80017be:	5d2a      	ldrb	r2, [r5, r4]
 80017c0:	b16a      	cbz	r2, 80017de <sensor_elimination_by_stdev+0x8e>
            stdev += pow(measurements[i] - mean, 2);
 80017c2:	eb07 0284 	add.w	r2, r7, r4, lsl #2
 80017c6:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 80017ca:	ed92 7a00 	vldr	s14, [r2]
 80017ce:	ee37 7a48 	vsub.f32	s14, s14, s16
 80017d2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80017d6:	eea7 0b07 	vfma.f64	d0, d7, d7
 80017da:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
    for (int i = 0; i < n; ++i) {
 80017de:	3401      	adds	r4, #1
 80017e0:	e7cc      	b.n	800177c <sensor_elimination_by_stdev+0x2c>
        if (measurement_active[i]) {
 80017e2:	5ce9      	ldrb	r1, [r5, r3]
 80017e4:	b199      	cbz	r1, 800180e <sensor_elimination_by_stdev+0xbe>
            if (fabsf(measurements[i] - mean) > 2.0 * stdev) {
 80017e6:	eb07 0183 	add.w	r1, r7, r3, lsl #2
 80017ea:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 80017ee:	ed91 7a00 	vldr	s14, [r1]
 80017f2:	ee36 6b06 	vadd.f64	d6, d6, d6
 80017f6:	ee37 7a48 	vsub.f32	s14, s14, s16
 80017fa:	eeb0 7ac7 	vabs.f32	s14, s14
 80017fe:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001802:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                measurement_active[i] = false;
 800180a:	bfc8      	it	gt
 800180c:	54ea      	strbgt	r2, [r5, r3]
    for (int i = 0; i < n; ++i) {
 800180e:	3301      	adds	r3, #1
 8001810:	e7c5      	b.n	800179e <sensor_elimination_by_stdev+0x4e>
 8001812:	bf00      	nop
 8001814:	00000000 	.word	0x00000000

08001818 <process_measurements>:
                          env_t *env, extrapolation_rolling_memory_t *baro_roll_mem) {
 8001818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800181c:	460d      	mov	r5, r1
    for (int i = 0; i < NUM_SENSORBOARDS; i++){
 800181e:	2400      	movs	r4, #0
 8001820:	f501 71c4 	add.w	r1, r1, #392	; 0x188
                          env_t *env, extrapolation_rolling_memory_t *baro_roll_mem) {
 8001824:	4694      	mov	ip, r2
 8001826:	f04f 0b0c 	mov.w	fp, #12
            kf_state->z[i] = 0;
 800182a:	eddf 7a5d 	vldr	s15, [pc, #372]	; 80019a0 <process_measurements+0x188>
 800182e:	460f      	mov	r7, r1
            kf_state->z_active[i] = false;
 8001830:	46a6      	mov	lr, r4
            kf_state->z_active[i] = true;
 8001832:	f04f 0901 	mov.w	r9, #1
                          env_t *env, extrapolation_rolling_memory_t *baro_roll_mem) {
 8001836:	ed2d 8b02 	vpush	{d8}
 800183a:	b08d      	sub	sp, #52	; 0x34
 800183c:	f10d 0810 	add.w	r8, sp, #16
 8001840:	ae05      	add	r6, sp, #20
 8001842:	9303      	str	r3, [sp, #12]
 8001844:	9b03      	ldr	r3, [sp, #12]
 8001846:	fb0b 3a04 	mla	sl, fp, r4, r3
        if (state_est_meas->baro_data[i].ts > state_est_meas_prior->baro_data[i].ts) {
 800184a:	6893      	ldr	r3, [r2, #8]
 800184c:	f8da 0008 	ldr.w	r0, [sl, #8]
 8001850:	4283      	cmp	r3, r0
 8001852:	eb05 0004 	add.w	r0, r5, r4
 8001856:	f240 8093 	bls.w	8001980 <process_measurements+0x168>
            kf_state->z[i] = state_est_meas->baro_data[i].pressure;
 800185a:	ed92 7a00 	vldr	s14, [r2]
            temp_meas[i] = state_est_meas->baro_data[i].temperature;
 800185e:	ab06      	add	r3, sp, #24
            temp_meas_active[i] = true;
 8001860:	f808 9004 	strb.w	r9, [r8, r4]
            kf_state->z[i] = state_est_meas->baro_data[i].pressure;
 8001864:	ed81 7a00 	vstr	s14, [r1]
            kf_state->z_active[i] = true;
 8001868:	f880 920c 	strb.w	r9, [r0, #524]	; 0x20c
            temp_meas[i] = state_est_meas->baro_data[i].temperature;
 800186c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8001870:	ed92 7a01 	vldr	s14, [r2, #4]
 8001874:	ed80 7a00 	vstr	s14, [r0]
        if (state_est_meas->imu_data[i].ts > state_est_meas_prior->imu_data[i].ts) {
 8001878:	eb0a 1a04 	add.w	sl, sl, r4, lsl #4
 800187c:	f8dc 303c 	ldr.w	r3, [ip, #60]	; 0x3c
 8001880:	320c      	adds	r2, #12
 8001882:	f10c 0c1c 	add.w	ip, ip, #28
 8001886:	f8da 003c 	ldr.w	r0, [sl, #60]	; 0x3c
 800188a:	3104      	adds	r1, #4
 800188c:	4283      	cmp	r3, r0
 800188e:	ea4f 0084 	mov.w	r0, r4, lsl #2
            acc_x_meas[i] = state_est_meas->imu_data[i].acc_x;
 8001892:	ab09      	add	r3, sp, #36	; 0x24
 8001894:	bf88      	it	hi
 8001896:	f8dc a014 	ldrhi.w	sl, [ip, #20]
 800189a:	4418      	add	r0, r3
            acc_x_meas_active[i] = true;
 800189c:	bf8c      	ite	hi
 800189e:	f806 9004 	strbhi.w	r9, [r6, r4]
            acc_x_meas_active[i] = false;
 80018a2:	f806 e004 	strbls.w	lr, [r6, r4]
    for (int i = 0; i < NUM_SENSORBOARDS; i++){
 80018a6:	f104 0401 	add.w	r4, r4, #1
            acc_x_meas[i] = state_est_meas->imu_data[i].acc_x;
 80018aa:	bf8c      	ite	hi
 80018ac:	f8c0 a000 	strhi.w	sl, [r0]
            acc_x_meas[i] = 0;
 80018b0:	edc0 7a00 	vstrls	s15, [r0]
    for (int i = 0; i < NUM_SENSORBOARDS; i++){
 80018b4:	2c03      	cmp	r4, #3
 80018b6:	d1c5      	bne.n	8001844 <process_measurements+0x2c>
        sensor_elimination_by_stdev(NUMBER_MEASUREMENTS, kf_state->z, kf_state->z_active);
 80018b8:	f505 7903 	add.w	r9, r5, #524	; 0x20c
 80018bc:	4620      	mov	r0, r4
 80018be:	4639      	mov	r1, r7
    float temp_meas_mean = 0;
 80018c0:	ed9f 8a37 	vldr	s16, [pc, #220]	; 80019a0 <process_measurements+0x188>
        sensor_elimination_by_stdev(NUMBER_MEASUREMENTS, kf_state->z, kf_state->z_active);
 80018c4:	464a      	mov	r2, r9
 80018c6:	f7ff ff43 	bl	8001750 <sensor_elimination_by_stdev>
    sensor_elimination_by_stdev(NUMBER_MEASUREMENTS, temp_meas, temp_meas_active);
 80018ca:	4642      	mov	r2, r8
 80018cc:	4620      	mov	r0, r4
 80018ce:	a906      	add	r1, sp, #24
 80018d0:	f7ff ff3e 	bl	8001750 <sensor_elimination_by_stdev>
    sensor_elimination_by_stdev(NUMBER_MEASUREMENTS, acc_x_meas, acc_x_meas_active);
 80018d4:	4620      	mov	r0, r4
 80018d6:	4632      	mov	r2, r6
 80018d8:	a909      	add	r1, sp, #36	; 0x24
 80018da:	f7ff ff39 	bl	8001750 <sensor_elimination_by_stdev>
    kf_state->num_z_active = 0;
 80018de:	2100      	movs	r1, #0
    float u = 0;
 80018e0:	eef0 8a48 	vmov.f32	s17, s16
 80018e4:	4648      	mov	r0, r9
 80018e6:	aa06      	add	r2, sp, #24
    int num_temp_meas_active = 0;
 80018e8:	460c      	mov	r4, r1
    int num_acc_x_meas_active = 0;
 80018ea:	4688      	mov	r8, r1
    kf_state->num_z_active = 0;
 80018ec:	f8c5 1210 	str.w	r1, [r5, #528]	; 0x210
        if (kf_state->z_active[i]){
 80018f0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80018f4:	b123      	cbz	r3, 8001900 <process_measurements+0xe8>
            kf_state->num_z_active += 1;
 80018f6:	f8d5 3210 	ldr.w	r3, [r5, #528]	; 0x210
 80018fa:	3301      	adds	r3, #1
 80018fc:	f8c5 3210 	str.w	r3, [r5, #528]	; 0x210
        if (acc_x_meas_active[i]) {
 8001900:	5c73      	ldrb	r3, [r6, r1]
 8001902:	b143      	cbz	r3, 8001916 <process_measurements+0xfe>
            u += acc_x_meas[i];
 8001904:	ab09      	add	r3, sp, #36	; 0x24
            num_acc_x_meas_active += 1;
 8001906:	f108 0801 	add.w	r8, r8, #1
            u += acc_x_meas[i];
 800190a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800190e:	edd3 7a00 	vldr	s15, [r3]
 8001912:	ee78 8aa7 	vadd.f32	s17, s17, s15
        if (temp_meas[i]) {
 8001916:	ecf2 7a01 	vldmia	r2!, {s15}
    for (int i = 0; i < NUMBER_MEASUREMENTS; i++){
 800191a:	3101      	adds	r1, #1
        if (temp_meas[i]) {
 800191c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            temp_meas_mean += temp_meas[i];
 8001924:	bf1c      	itt	ne
 8001926:	ee38 8a27 	vaddne.f32	s16, s16, s15
            num_temp_meas_active += 1;
 800192a:	3401      	addne	r4, #1
    for (int i = 0; i < NUMBER_MEASUREMENTS; i++){
 800192c:	2903      	cmp	r1, #3
 800192e:	d1df      	bne.n	80018f0 <process_measurements+0xd8>
    pressure2altitudeAGL(env, NUMBER_MEASUREMENTS, kf_state->z, kf_state->z_active, kf_state->z);
 8001930:	9700      	str	r7, [sp, #0]
 8001932:	464b      	mov	r3, r9
 8001934:	463a      	mov	r2, r7
 8001936:	9818      	ldr	r0, [sp, #96]	; 0x60
 8001938:	f7ff fb9e 	bl	8001078 <pressure2altitudeAGL>
    if (num_acc_x_meas_active > 0){
 800193c:	f1b8 0f00 	cmp.w	r8, #0
 8001940:	d00f      	beq.n	8001962 <process_measurements+0x14a>
        u /= num_acc_x_meas_active;
 8001942:	ee07 8a90 	vmov	s15, r8
 8001946:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        kf_state->u[0] = u - GRAVITATION;
 800194a:	ed9f 6b13 	vldr	d6, [pc, #76]	; 8001998 <process_measurements+0x180>
        u /= num_acc_x_meas_active;
 800194e:	ee88 7aa7 	vdiv.f32	s14, s17, s15
        kf_state->u[0] = u - GRAVITATION;
 8001952:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001956:	ee37 7b46 	vsub.f64	d7, d7, d6
 800195a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 800195e:	ed85 7a40 	vstr	s14, [r5, #256]	; 0x100
    if (num_temp_meas_active > 0){
 8001962:	b144      	cbz	r4, 8001976 <process_measurements+0x15e>
        temp_meas_mean /= num_temp_meas_active;
 8001964:	ee07 4a90 	vmov	s15, r4
        update_env(env, temp_meas_mean);
 8001968:	9818      	ldr	r0, [sp, #96]	; 0x60
        temp_meas_mean /= num_temp_meas_active;
 800196a:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
        update_env(env, temp_meas_mean);
 800196e:	ee88 0a00 	vdiv.f32	s0, s16, s0
 8001972:	f7ff fb49 	bl	8001008 <update_env>
} 
 8001976:	b00d      	add	sp, #52	; 0x34
 8001978:	ecbd 8b02 	vpop	{d8}
 800197c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            temp_meas[i] = 0;
 8001980:	ab06      	add	r3, sp, #24
            kf_state->z[i] = 0;
 8001982:	edc1 7a00 	vstr	s15, [r1]
            kf_state->z_active[i] = false;
 8001986:	f880 e20c 	strb.w	lr, [r0, #524]	; 0x20c
            temp_meas[i] = 0;
 800198a:	eb03 0084 	add.w	r0, r3, r4, lsl #2
            temp_meas_active[i] = false;
 800198e:	f804 e008 	strb.w	lr, [r4, r8]
            temp_meas[i] = 0;
 8001992:	edc0 7a00 	vstr	s15, [r0]
 8001996:	e76f      	b.n	8001878 <process_measurements+0x60>
 8001998:	51eb851f 	.word	0x51eb851f
 800199c:	40239eb8 	.word	0x40239eb8
 80019a0:	00000000 	.word	0x00000000

080019a4 <eye>:
#include "Util/math_utils.h"


void eye(int32_t dim, float A[dim][dim]) {
 80019a4:	b5f0      	push	{r4, r5, r6, r7, lr}
	for(int i = 0; i < dim; i++){
 80019a6:	2300      	movs	r3, #0
 80019a8:	0085      	lsls	r5, r0, #2
        for(int j = 0; j < dim; j++){
            if (i == j){
				A[i][j] = 1;
			} else {
				A[i][j] = 0;
 80019aa:	2600      	movs	r6, #0
				A[i][j] = 1;
 80019ac:	f04f 577e 	mov.w	r7, #1065353216	; 0x3f800000
	for(int i = 0; i < dim; i++){
 80019b0:	4283      	cmp	r3, r0
 80019b2:	db0f      	blt.n	80019d4 <eye+0x30>
			}
        }
    }
}
 80019b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if (i == j){
 80019b6:	429a      	cmp	r2, r3
 80019b8:	f104 0404 	add.w	r4, r4, #4
        for(int j = 0; j < dim; j++){
 80019bc:	f102 0201 	add.w	r2, r2, #1
				A[i][j] = 1;
 80019c0:	bf0c      	ite	eq
 80019c2:	f844 7c04 	streq.w	r7, [r4, #-4]
				A[i][j] = 0;
 80019c6:	f844 6c04 	strne.w	r6, [r4, #-4]
        for(int j = 0; j < dim; j++){
 80019ca:	4282      	cmp	r2, r0
 80019cc:	d1f3      	bne.n	80019b6 <eye+0x12>
	for(int i = 0; i < dim; i++){
 80019ce:	3301      	adds	r3, #1
 80019d0:	4429      	add	r1, r5
 80019d2:	e7ed      	b.n	80019b0 <eye+0xc>
 80019d4:	460c      	mov	r4, r1
        for(int j = 0; j < dim; j++){
 80019d6:	2200      	movs	r2, #0
 80019d8:	e7f7      	b.n	80019ca <eye+0x26>

080019da <transpose>:

void transpose(int32_t m, int32_t n, float A[m][n], float A_T[n][m]) {
 80019da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80019de:	ea4f 0e81 	mov.w	lr, r1, lsl #2
	/* Get Transpose */
	for(int i = 0; i < m; i++){
 80019e2:	2400      	movs	r4, #0
 80019e4:	ea4f 0880 	mov.w	r8, r0, lsl #2
 80019e8:	4284      	cmp	r4, r0
 80019ea:	da12      	bge.n	8001a12 <transpose+0x38>
 80019ec:	461e      	mov	r6, r3
 80019ee:	4617      	mov	r7, r2
		for(int j = 0; j < n; j++){
 80019f0:	2500      	movs	r5, #0
			A_T[j][i] = A[i][j];
 80019f2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80019f6:	e007      	b.n	8001a08 <transpose+0x2e>
 80019f8:	eb0c 0906 	add.w	r9, ip, r6
 80019fc:	f857 ab04 	ldr.w	sl, [r7], #4
		for(int j = 0; j < n; j++){
 8001a00:	3501      	adds	r5, #1
 8001a02:	4446      	add	r6, r8
			A_T[j][i] = A[i][j];
 8001a04:	f8c9 a000 	str.w	sl, [r9]
		for(int j = 0; j < n; j++){
 8001a08:	42a9      	cmp	r1, r5
 8001a0a:	dcf5      	bgt.n	80019f8 <transpose+0x1e>
	for(int i = 0; i < m; i++){
 8001a0c:	3401      	adds	r4, #1
 8001a0e:	4472      	add	r2, lr
 8001a10:	e7ea      	b.n	80019e8 <transpose+0xe>
		}
	}
}
 8001a12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001a16 <vecadd>:

void vecadd(int32_t n, float a[n], float b[n], float c[n]) {
 8001a16:	b510      	push	{r4, lr}
	for(int i = 0; i < n; i++){
 8001a18:	2400      	movs	r4, #0
 8001a1a:	4284      	cmp	r4, r0
 8001a1c:	db00      	blt.n	8001a20 <vecadd+0xa>
		c[i] = a[i] + b[i];
	}
}
 8001a1e:	bd10      	pop	{r4, pc}
		c[i] = a[i] + b[i];
 8001a20:	ecf1 7a01 	vldmia	r1!, {s15}
	for(int i = 0; i < n; i++){
 8001a24:	3401      	adds	r4, #1
		c[i] = a[i] + b[i];
 8001a26:	ecb2 7a01 	vldmia	r2!, {s14}
 8001a2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a2e:	ece3 7a01 	vstmia	r3!, {s15}
 8001a32:	e7f2      	b.n	8001a1a <vecadd+0x4>

08001a34 <vecsub>:

void vecsub(int32_t n, float a[n], float b[n], float c[n]) {
 8001a34:	b510      	push	{r4, lr}
	for(int i = 0; i < n; i++){
 8001a36:	2400      	movs	r4, #0
 8001a38:	4284      	cmp	r4, r0
 8001a3a:	db00      	blt.n	8001a3e <vecsub+0xa>
		c[i] = a[i] - b[i];
	}
}
 8001a3c:	bd10      	pop	{r4, pc}
		c[i] = a[i] - b[i];
 8001a3e:	ecf1 7a01 	vldmia	r1!, {s15}
	for(int i = 0; i < n; i++){
 8001a42:	3401      	adds	r4, #1
		c[i] = a[i] - b[i];
 8001a44:	ecb2 7a01 	vldmia	r2!, {s14}
 8001a48:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a4c:	ece3 7a01 	vstmia	r3!, {s15}
 8001a50:	e7f2      	b.n	8001a38 <vecsub+0x4>

08001a52 <matadd>:

void matadd(int32_t m, int32_t n, float A[m][n], float B[m][n], float C[m][n]) {
 8001a52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for(int i = 0; i < m; i++){
 8001a56:	2400      	movs	r4, #0
 8001a58:	ea4f 0881 	mov.w	r8, r1, lsl #2
 8001a5c:	4626      	mov	r6, r4
 8001a5e:	4286      	cmp	r6, r0
 8001a60:	da15      	bge.n	8001a8e <matadd+0x3c>
 8001a62:	9d06      	ldr	r5, [sp, #24]
 8001a64:	eb02 0e04 	add.w	lr, r2, r4
 8001a68:	eb03 0c04 	add.w	ip, r3, r4
 8001a6c:	192f      	adds	r7, r5, r4
        for(int j = 0; j < n; j++){
 8001a6e:	2500      	movs	r5, #0
 8001a70:	e008      	b.n	8001a84 <matadd+0x32>
            C[i][j] =  A[i][j] + B[i][j];
 8001a72:	ecfe 7a01 	vldmia	lr!, {s15}
        for(int j = 0; j < n; j++){
 8001a76:	3501      	adds	r5, #1
            C[i][j] =  A[i][j] + B[i][j];
 8001a78:	ecbc 7a01 	vldmia	ip!, {s14}
 8001a7c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a80:	ece7 7a01 	vstmia	r7!, {s15}
        for(int j = 0; j < n; j++){
 8001a84:	42a9      	cmp	r1, r5
 8001a86:	dcf4      	bgt.n	8001a72 <matadd+0x20>
	for(int i = 0; i < m; i++){
 8001a88:	3601      	adds	r6, #1
 8001a8a:	4444      	add	r4, r8
 8001a8c:	e7e7      	b.n	8001a5e <matadd+0xc>
        }
    }
}
 8001a8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001a92 <matsub>:

void matsub(int32_t m, int32_t n, float A[m][n], float B[m][n], float C[m][n]) {
 8001a92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for(int i = 0; i < m; i++){
 8001a96:	2400      	movs	r4, #0
 8001a98:	ea4f 0881 	mov.w	r8, r1, lsl #2
 8001a9c:	4626      	mov	r6, r4
 8001a9e:	4286      	cmp	r6, r0
 8001aa0:	da15      	bge.n	8001ace <matsub+0x3c>
 8001aa2:	9d06      	ldr	r5, [sp, #24]
 8001aa4:	eb02 0e04 	add.w	lr, r2, r4
 8001aa8:	eb03 0c04 	add.w	ip, r3, r4
 8001aac:	192f      	adds	r7, r5, r4
        for(int j = 0; j < n; j++){
 8001aae:	2500      	movs	r5, #0
 8001ab0:	e008      	b.n	8001ac4 <matsub+0x32>
            C[i][j] =  A[i][j] - B[i][j];
 8001ab2:	ecfe 7a01 	vldmia	lr!, {s15}
        for(int j = 0; j < n; j++){
 8001ab6:	3501      	adds	r5, #1
            C[i][j] =  A[i][j] - B[i][j];
 8001ab8:	ecbc 7a01 	vldmia	ip!, {s14}
 8001abc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ac0:	ece7 7a01 	vstmia	r7!, {s15}
        for(int j = 0; j < n; j++){
 8001ac4:	42a9      	cmp	r1, r5
 8001ac6:	dcf4      	bgt.n	8001ab2 <matsub+0x20>
	for(int i = 0; i < m; i++){
 8001ac8:	3601      	adds	r6, #1
 8001aca:	4444      	add	r4, r8
 8001acc:	e7e7      	b.n	8001a9e <matsub+0xc>
        }
    }
}
 8001ace:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001ad2 <matmul>:

void matmul(int32_t m, int32_t n, int32_t o, float A[m][n], float B[n][o], float C[m][o], bool reset) {
 8001ad2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ad6:	461c      	mov	r4, r3
 8001ad8:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 8001adc:	4606      	mov	r6, r0
 8001ade:	460f      	mov	r7, r1
 8001ae0:	4615      	mov	r5, r2
	if (reset) {
 8001ae2:	b12b      	cbz	r3, 8001af0 <matmul+0x1e>
		memset(C, 0, m * o * sizeof(C[0][0]));
 8001ae4:	4342      	muls	r2, r0
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	980d      	ldr	r0, [sp, #52]	; 0x34
 8001aea:	0092      	lsls	r2, r2, #2
 8001aec:	f011 fb69 	bl	80131c2 <memset>
 8001af0:	00bb      	lsls	r3, r7, #2
 8001af2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001af4:	ea4f 0885 	mov.w	r8, r5, lsl #2
 8001af8:	9301      	str	r3, [sp, #4]
 8001afa:	4623      	mov	r3, r4
	}
	for(int i = 0; i < m; i++){
        for(int j = 0; j < o; j++){
 8001afc:	2400      	movs	r4, #0
	for(int i = 0; i < m; i++){
 8001afe:	42b4      	cmp	r4, r6
 8001b00:	db1f      	blt.n	8001b42 <matmul+0x70>
            for(int k = 0; k < n; k++){
                C[i][j] +=  A[i][k] * B[k][j];
            }
        }
    }
}
 8001b02:	b003      	add	sp, #12
 8001b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                C[i][j] +=  A[i][k] * B[k][j];
 8001b08:	eb0a 0b0e 	add.w	fp, sl, lr
 8001b0c:	ecf9 6a01 	vldmia	r9!, {s13}
 8001b10:	edd0 7a00 	vldr	s15, [r0]
            for(int k = 0; k < n; k++){
 8001b14:	f10c 0c01 	add.w	ip, ip, #1
                C[i][j] +=  A[i][k] * B[k][j];
 8001b18:	ed9b 7a00 	vldr	s14, [fp]
 8001b1c:	44c6      	add	lr, r8
 8001b1e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8001b22:	edc0 7a00 	vstr	s15, [r0]
            for(int k = 0; k < n; k++){
 8001b26:	4567      	cmp	r7, ip
 8001b28:	dcee      	bgt.n	8001b08 <matmul+0x36>
        for(int j = 0; j < o; j++){
 8001b2a:	3101      	adds	r1, #1
 8001b2c:	3004      	adds	r0, #4
 8001b2e:	42a9      	cmp	r1, r5
 8001b30:	da0a      	bge.n	8001b48 <matmul+0x76>
 8001b32:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 8001b36:	4699      	mov	r9, r3
            for(int k = 0; k < n; k++){
 8001b38:	f04f 0c00 	mov.w	ip, #0
                C[i][j] +=  A[i][k] * B[k][j];
 8001b3c:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 8001b40:	e7f1      	b.n	8001b26 <matmul+0x54>
 8001b42:	4610      	mov	r0, r2
        for(int j = 0; j < o; j++){
 8001b44:	2100      	movs	r1, #0
 8001b46:	e7f2      	b.n	8001b2e <matmul+0x5c>
 8001b48:	9901      	ldr	r1, [sp, #4]
	for(int i = 0; i < m; i++){
 8001b4a:	3401      	adds	r4, #1
 8001b4c:	4442      	add	r2, r8
 8001b4e:	440b      	add	r3, r1
 8001b50:	e7d5      	b.n	8001afe <matmul+0x2c>

08001b52 <matvecprod>:

void matvecprod(int32_t m, int32_t n, float A[m][n], float b[n], float c[m], bool reset) {
 8001b52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b56:	4698      	mov	r8, r3
 8001b58:	f89d 301c 	ldrb.w	r3, [sp, #28]
 8001b5c:	4606      	mov	r6, r0
 8001b5e:	460f      	mov	r7, r1
 8001b60:	4614      	mov	r4, r2
	if (reset) {
 8001b62:	b123      	cbz	r3, 8001b6e <matvecprod+0x1c>
		memset(c, 0, m * sizeof(c[0]));
 8001b64:	0082      	lsls	r2, r0, #2
 8001b66:	2100      	movs	r1, #0
 8001b68:	9806      	ldr	r0, [sp, #24]
 8001b6a:	f011 fb2a 	bl	80131c2 <memset>
 8001b6e:	4622      	mov	r2, r4
 8001b70:	ea4f 0c87 	mov.w	ip, r7, lsl #2
 8001b74:	9906      	ldr	r1, [sp, #24]
	}
	for(int i = 0; i < m; i++){
        for(int j = 0; j < n; j++){
 8001b76:	2400      	movs	r4, #0
	for(int i = 0; i < m; i++){
 8001b78:	42b4      	cmp	r4, r6
 8001b7a:	da14      	bge.n	8001ba6 <matvecprod+0x54>
 8001b7c:	4643      	mov	r3, r8
 8001b7e:	4615      	mov	r5, r2
        for(int j = 0; j < n; j++){
 8001b80:	2000      	movs	r0, #0
 8001b82:	e00a      	b.n	8001b9a <matvecprod+0x48>
            c[i] += A[i][j] * b[j];
 8001b84:	ecf5 6a01 	vldmia	r5!, {s13}
        for(int j = 0; j < n; j++){
 8001b88:	3001      	adds	r0, #1
            c[i] += A[i][j] * b[j];
 8001b8a:	ecb3 7a01 	vldmia	r3!, {s14}
 8001b8e:	edd1 7a00 	vldr	s15, [r1]
 8001b92:	eee6 7a87 	vfma.f32	s15, s13, s14
 8001b96:	edc1 7a00 	vstr	s15, [r1]
        for(int j = 0; j < n; j++){
 8001b9a:	42b8      	cmp	r0, r7
 8001b9c:	dbf2      	blt.n	8001b84 <matvecprod+0x32>
	for(int i = 0; i < m; i++){
 8001b9e:	3401      	adds	r4, #1
 8001ba0:	4462      	add	r2, ip
 8001ba2:	3104      	adds	r1, #4
 8001ba4:	e7e8      	b.n	8001b78 <matvecprod+0x26>
        }
    }
}
 8001ba6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08001bac <lower_triangular_inverse>:
   int32_t i, j, k;
   float *p_i, *p_j, *p_k;
   float sum;

    /* Invert the diagonal elements of the lower triangular matrix L. */
    for (k = 0, p_k = L; k < n; p_k += (n + 1), k++) {
 8001bac:	1c43      	adds	r3, r0, #1
        if (*p_k == 0.0) return -1;
        else *p_k = 1.0 / *p_k;
 8001bae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    for (k = 0, p_k = L; k < n; p_k += (n + 1), k++) {
 8001bb2:	460a      	mov	r2, r1
 8001bb4:	009b      	lsls	r3, r3, #2
int32_t lower_triangular_inverse(int32_t n, float *L) {
 8001bb6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    for (k = 0, p_k = L; k < n; p_k += (n + 1), k++) {
 8001bba:	2400      	movs	r4, #0
 8001bbc:	4284      	cmp	r4, r0
 8001bbe:	db0b      	blt.n	8001bd8 <lower_triangular_inverse+0x2c>
    }

    /* Invert the remaining lower triangular matrix L row by row. */
    for (i = 1, p_i = L + n; i < n; i++, p_i += n) {
 8001bc0:	f1a3 0c04 	sub.w	ip, r3, #4
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	eb01 050c 	add.w	r5, r1, ip
 8001bca:	46ae      	mov	lr, r5
 8001bcc:	4290      	cmp	r0, r2
 8001bce:	dd34      	ble.n	8001c3a <lower_triangular_inverse+0x8e>
 8001bd0:	462f      	mov	r7, r5
 8001bd2:	460e      	mov	r6, r1
        for (j = 0, p_j = L; j < i; p_j += n, j++) {
 8001bd4:	2400      	movs	r4, #0
 8001bd6:	e022      	b.n	8001c1e <lower_triangular_inverse+0x72>
        if (*p_k == 0.0) return -1;
 8001bd8:	edd2 7a00 	vldr	s15, [r2]
 8001bdc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be4:	d025      	beq.n	8001c32 <lower_triangular_inverse+0x86>
        else *p_k = 1.0 / *p_k;
 8001be6:	eec7 6a27 	vdiv.f32	s13, s14, s15
    for (k = 0, p_k = L; k < n; p_k += (n + 1), k++) {
 8001bea:	3401      	adds	r4, #1
        else *p_k = 1.0 / *p_k;
 8001bec:	edc2 6a00 	vstr	s13, [r2]
    for (k = 0, p_k = L; k < n; p_k += (n + 1), k++) {
 8001bf0:	441a      	add	r2, r3
 8001bf2:	e7e3      	b.n	8001bbc <lower_triangular_inverse+0x10>
            sum = 0.0;
            for (k = j, p_k = p_j; k < i; k++, p_k += n)
                sum += *(p_i + k) * *(p_k + j);
 8001bf4:	ed99 7a00 	vldr	s14, [r9]
            for (k = j, p_k = p_j; k < i; k++, p_k += n)
 8001bf8:	f108 0801 	add.w	r8, r8, #1
                sum += *(p_i + k) * *(p_k + j);
 8001bfc:	ecfa 6a01 	vldmia	sl!, {s13}
 8001c00:	44e1      	add	r9, ip
 8001c02:	eee6 7a87 	vfma.f32	s15, s13, s14
            for (k = j, p_k = p_j; k < i; k++, p_k += n)
 8001c06:	4590      	cmp	r8, r2
 8001c08:	dbf4      	blt.n	8001bf4 <lower_triangular_inverse+0x48>
            *(p_i + j) = - *(p_i + i) * sum;
 8001c0a:	ed9e 7a01 	vldr	s14, [lr, #4]
        for (j = 0, p_j = L; j < i; p_j += n, j++) {
 8001c0e:	3401      	adds	r4, #1
 8001c10:	441e      	add	r6, r3
            *(p_i + j) = - *(p_i + i) * sum;
 8001c12:	ee67 7a67 	vnmul.f32	s15, s14, s15
        for (j = 0, p_j = L; j < i; p_j += n, j++) {
 8001c16:	42a2      	cmp	r2, r4
            *(p_i + j) = - *(p_i + i) * sum;
 8001c18:	ece7 7a01 	vstmia	r7!, {s15}
        for (j = 0, p_j = L; j < i; p_j += n, j++) {
 8001c1c:	d005      	beq.n	8001c2a <lower_triangular_inverse+0x7e>
    for (k = 0, p_k = L; k < n; p_k += (n + 1), k++) {
 8001c1e:	46b1      	mov	r9, r6
 8001c20:	46ba      	mov	sl, r7
 8001c22:	46a0      	mov	r8, r4
            sum = 0.0;
 8001c24:	eddf 7a06 	vldr	s15, [pc, #24]	; 8001c40 <lower_triangular_inverse+0x94>
 8001c28:	e7ed      	b.n	8001c06 <lower_triangular_inverse+0x5a>
    for (i = 1, p_i = L + n; i < n; i++, p_i += n) {
 8001c2a:	3201      	adds	r2, #1
 8001c2c:	4465      	add	r5, ip
 8001c2e:	449e      	add	lr, r3
 8001c30:	e7cc      	b.n	8001bcc <lower_triangular_inverse+0x20>
        if (*p_k == 0.0) return -1;
 8001c32:	f04f 30ff 	mov.w	r0, #4294967295
        }
    }

    return 0;
}
 8001c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    for (i = 1, p_i = L + n; i < n; i++, p_i += n) {
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	e7fb      	b.n	8001c36 <lower_triangular_inverse+0x8a>
 8001c3e:	bf00      	nop
 8001c40:	00000000 	.word	0x00000000

08001c44 <cholesky>:

/* computes the cholesky decomposition */
/* https://rosettacode.org/wiki/Cholesky_decomposition#C */
void cholesky(int32_t n, float A[n][n], float L[n][n]) {
 8001c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c48:	4692      	mov	sl, r2
 8001c4a:	4681      	mov	r9, r0
    memset(L, 0, n * n * sizeof(L[0][0]));
 8001c4c:	fb00 f200 	mul.w	r2, r0, r0
    for (int i = 0; i < n; i++)
 8001c50:	2500      	movs	r5, #0
 8001c52:	ea4f 0b89 	mov.w	fp, r9, lsl #2
 8001c56:	4657      	mov	r7, sl
void cholesky(int32_t n, float A[n][n], float L[n][n]) {
 8001c58:	460c      	mov	r4, r1
    memset(L, 0, n * n * sizeof(L[0][0]));
 8001c5a:	0092      	lsls	r2, r2, #2
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	4650      	mov	r0, sl
void cholesky(int32_t n, float A[n][n], float L[n][n]) {
 8001c60:	ed2d 8b02 	vpush	{d8}
        for (int j = 0; j < (i+1); j++) {
            float s = 0;
            for (int k = 0; k < j; k++)
                s += L[i][k] * L[j][k];
            L[i][j] = (i == j) ? sqrtf(A[i][i] - s) : (1.0 / L[j][j] * (A[i][j] - s));
 8001c64:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
void cholesky(int32_t n, float A[n][n], float L[n][n]) {
 8001c68:	b083      	sub	sp, #12
    memset(L, 0, n * n * sizeof(L[0][0]));
 8001c6a:	f011 faaa 	bl	80131c2 <memset>
    for (int i = 0; i < n; i++)
 8001c6e:	454d      	cmp	r5, r9
 8001c70:	da3e      	bge.n	8001cf0 <cholesky+0xac>
            L[i][j] = (i == j) ? sqrtf(A[i][i] - s) : (1.0 / L[j][j] * (A[i][j] - s));
 8001c72:	46d0      	mov	r8, sl
 8001c74:	463a      	mov	r2, r7
        for (int j = 0; j < (i+1); j++) {
 8001c76:	2600      	movs	r6, #0
            L[i][j] = (i == j) ? sqrtf(A[i][i] - s) : (1.0 / L[j][j] * (A[i][j] - s));
 8001c78:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8001c7c:	e01a      	b.n	8001cb4 <cholesky+0x70>
                s += L[i][k] * L[j][k];
 8001c7e:	ecf0 6a01 	vldmia	r0!, {s13}
            for (int k = 0; k < j; k++)
 8001c82:	3301      	adds	r3, #1
                s += L[i][k] * L[j][k];
 8001c84:	ecbc 7a01 	vldmia	ip!, {s14}
 8001c88:	eee6 7a87 	vfma.f32	s15, s13, s14
            for (int k = 0; k < j; k++)
 8001c8c:	42b3      	cmp	r3, r6
 8001c8e:	d1f6      	bne.n	8001c7e <cholesky+0x3a>
            L[i][j] = (i == j) ? sqrtf(A[i][i] - s) : (1.0 / L[j][j] * (A[i][j] - s));
 8001c90:	42b5      	cmp	r5, r6
 8001c92:	d115      	bne.n	8001cc0 <cholesky+0x7c>
 8001c94:	ed91 0a00 	vldr	s0, [r1]
 8001c98:	9201      	str	r2, [sp, #4]
 8001c9a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8001c9e:	9100      	str	r1, [sp, #0]
 8001ca0:	f012 f996 	bl	8013fd0 <sqrtf>
 8001ca4:	e9dd 1200 	ldrd	r1, r2, [sp]
        for (int j = 0; j < (i+1); j++) {
 8001ca8:	3601      	adds	r6, #1
            L[i][j] = (i == j) ? sqrtf(A[i][i] - s) : (1.0 / L[j][j] * (A[i][j] - s));
 8001caa:	eca2 0a01 	vstmia	r2!, {s0}
 8001cae:	44d8      	add	r8, fp
        for (int j = 0; j < (i+1); j++) {
 8001cb0:	42b5      	cmp	r5, r6
 8001cb2:	db19      	blt.n	8001ce8 <cholesky+0xa4>
                s += L[i][k] * L[j][k];
 8001cb4:	46c4      	mov	ip, r8
 8001cb6:	4638      	mov	r0, r7
            for (int k = 0; k < j; k++)
 8001cb8:	2300      	movs	r3, #0
            float s = 0;
 8001cba:	eddf 7a10 	vldr	s15, [pc, #64]	; 8001cfc <cholesky+0xb8>
 8001cbe:	e7e5      	b.n	8001c8c <cholesky+0x48>
            L[i][j] = (i == j) ? sqrtf(A[i][i] - s) : (1.0 / L[j][j] * (A[i][j] - s));
 8001cc0:	00b3      	lsls	r3, r6, #2
 8001cc2:	18e0      	adds	r0, r4, r3
 8001cc4:	4443      	add	r3, r8
 8001cc6:	ed90 0a00 	vldr	s0, [r0]
 8001cca:	ed93 7a00 	vldr	s14, [r3]
 8001cce:	ee30 0a67 	vsub.f32	s0, s0, s15
 8001cd2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001cd6:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8001cda:	ee88 6b07 	vdiv.f64	d6, d8, d7
 8001cde:	ee20 0b06 	vmul.f64	d0, d0, d6
 8001ce2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8001ce6:	e7df      	b.n	8001ca8 <cholesky+0x64>
    for (int i = 0; i < n; i++)
 8001ce8:	3501      	adds	r5, #1
 8001cea:	445c      	add	r4, fp
 8001cec:	445f      	add	r7, fp
 8001cee:	e7be      	b.n	8001c6e <cholesky+0x2a>
        }
}
 8001cf0:	b003      	add	sp, #12
 8001cf2:	ecbd 8b02 	vpop	{d8}
 8001cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001cfa:	bf00      	nop
 8001cfc:	00000000 	.word	0x00000000

08001d00 <cholesky_inverse>:

/* computes the inverse of a Hermitian, positive-definite matrix of dimension n x n using cholesky decomposition*/
/* Krishnamoorthy, Aravindh, and Deepak Menon. "Matrix inversion using Cholesky decomposition." */
/* 2013 signal processing: Algorithms, architectures, arrangements, and applications (SPA). IEEE, 2013. */
/* the inverse has a big O complexity of n^3 */
void cholesky_inverse(int32_t n, float A[n][n], float inverse[n][n], float lambda) {
 8001d00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    /* add damping factor to avoid singularities. */
	/* if no damping is required set lambda to 0.0 */
	float A_dash[n][n];
 8001d04:	fb00 fa00 	mul.w	sl, r0, r0
void cholesky_inverse(int32_t n, float A[n][n], float inverse[n][n], float lambda) {
 8001d08:	ea4f 0880 	mov.w	r8, r0, lsl #2
 8001d0c:	4604      	mov	r4, r0
 8001d0e:	4615      	mov	r5, r2
	float A_dash[n][n];
 8001d10:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
    memcpy(A_dash, A, n * n * sizeof(A[0][0]));
    for (int i = 0; i < n; i++) {
        A_dash[i][i] = A_dash[i][i] + lambda * lambda;
 8001d14:	ea4f 0998 	mov.w	r9, r8, lsr #2
	float A_dash[n][n];
 8001d18:	f10a 060a 	add.w	r6, sl, #10
    memcpy(A_dash, A, n * n * sizeof(A[0][0]));
 8001d1c:	4652      	mov	r2, sl
	float A_dash[n][n];
 8001d1e:	f026 0307 	bic.w	r3, r6, #7
void cholesky_inverse(int32_t n, float A[n][n], float inverse[n][n], float lambda) {
 8001d22:	ed2d 8b02 	vpush	{d8}
 8001d26:	af00      	add	r7, sp, #0
	float A_dash[n][n];
 8001d28:	ebad 0d03 	sub.w	sp, sp, r3
void cholesky_inverse(int32_t n, float A[n][n], float inverse[n][n], float lambda) {
 8001d2c:	eeb0 8a40 	vmov.f32	s16, s0
	float A_dash[n][n];
 8001d30:	46eb      	mov	fp, sp
    memcpy(A_dash, A, n * n * sizeof(A[0][0]));
 8001d32:	4658      	mov	r0, fp
 8001d34:	f011 fa3a 	bl	80131ac <memcpy>
    for (int i = 0; i < n; i++) {
 8001d38:	2300      	movs	r3, #0
 8001d3a:	429c      	cmp	r4, r3
 8001d3c:	dc1a      	bgt.n	8001d74 <cholesky_inverse+0x74>
	}

    /* call cholesky decomposition to get lower triangular matrix L */
    float L[n][n];
 8001d3e:	f026 0607 	bic.w	r6, r6, #7
    cholesky(n, A_dash, L);
 8001d42:	4659      	mov	r1, fp
 8001d44:	4620      	mov	r0, r4
    float L[n][n];
 8001d46:	ebad 0d06 	sub.w	sp, sp, r6
 8001d4a:	466e      	mov	r6, sp
    cholesky(n, A_dash, L);
 8001d4c:	4632      	mov	r2, r6
 8001d4e:	f7ff ff79 	bl	8001c44 <cholesky>

    /* compute lower triangular inverse in-place */
    lower_triangular_inverse(n, &L[0][0]);
 8001d52:	4631      	mov	r1, r6
 8001d54:	4620      	mov	r0, r4
 8001d56:	f7ff ff29 	bl	8001bac <lower_triangular_inverse>

    /* compute matrix inverse A_inv = L_T^(-1) * L^(-1) */
    memset(inverse, 0, n * n * sizeof(inverse[0][0]));
 8001d5a:	4652      	mov	r2, sl
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	4628      	mov	r0, r5
 8001d60:	f011 fa2f 	bl	80131c2 <memset>
    for(int i = 0; i < n; i++){
 8001d64:	2200      	movs	r2, #0
 8001d66:	4294      	cmp	r4, r2
 8001d68:	dc10      	bgt.n	8001d8c <cholesky_inverse+0x8c>
            for(int k = max(i, j); k < n; k++){
                inverse[i][j] +=  L[k][i] * L[k][j];
            }
        }
    }
}
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	ecbd 8b02 	vpop	{d8}
 8001d70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        A_dash[i][i] = A_dash[i][i] + lambda * lambda;
 8001d74:	fb03 3209 	mla	r2, r3, r9, r3
    for (int i = 0; i < n; i++) {
 8001d78:	3301      	adds	r3, #1
        A_dash[i][i] = A_dash[i][i] + lambda * lambda;
 8001d7a:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 8001d7e:	edd2 7a00 	vldr	s15, [r2]
 8001d82:	eee8 7a08 	vfma.f32	s15, s16, s16
 8001d86:	edc2 7a00 	vstr	s15, [r2]
 8001d8a:	e7d6      	b.n	8001d3a <cholesky_inverse+0x3a>
 8001d8c:	4628      	mov	r0, r5
        for(int j = 0; j < n; j++){
 8001d8e:	2100      	movs	r1, #0
            for(int k = max(i, j); k < n; k++){
 8001d90:	428a      	cmp	r2, r1
 8001d92:	4694      	mov	ip, r2
 8001d94:	bfb8      	it	lt
 8001d96:	468c      	movlt	ip, r1
 8001d98:	4564      	cmp	r4, ip
 8001d9a:	dc06      	bgt.n	8001daa <cholesky_inverse+0xaa>
        for(int j = 0; j < n; j++){
 8001d9c:	3101      	adds	r1, #1
 8001d9e:	3004      	adds	r0, #4
 8001da0:	428c      	cmp	r4, r1
 8001da2:	d1f5      	bne.n	8001d90 <cholesky_inverse+0x90>
    for(int i = 0; i < n; i++){
 8001da4:	3201      	adds	r2, #1
 8001da6:	4445      	add	r5, r8
 8001da8:	e7dd      	b.n	8001d66 <cholesky_inverse+0x66>
                inverse[i][j] +=  L[k][i] * L[k][j];
 8001daa:	fb0c f309 	mul.w	r3, ip, r9
 8001dae:	edd0 7a00 	vldr	s15, [r0]
            for(int k = max(i, j); k < n; k++){
 8001db2:	f10c 0c01 	add.w	ip, ip, #1
                inverse[i][j] +=  L[k][i] * L[k][j];
 8001db6:	eb03 0e02 	add.w	lr, r3, r2
 8001dba:	440b      	add	r3, r1
 8001dbc:	eb06 0e8e 	add.w	lr, r6, lr, lsl #2
 8001dc0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8001dc4:	edde 6a00 	vldr	s13, [lr]
 8001dc8:	ed93 7a00 	vldr	s14, [r3]
 8001dcc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8001dd0:	edc0 7a00 	vstr	s15, [r0]
 8001dd4:	e7e0      	b.n	8001d98 <cholesky_inverse+0x98>

08001dd6 <AcquireMutex>:
 *  Created on: Jun 19, 2020
 *      Author: Jonas
 */
#include "Util/mutex.h"

osStatus_t AcquireMutex(custom_mutex_t *custom_mutex){
 8001dd6:	b510      	push	{r4, lr}
	osStatus_t status = osOK;
	status = osMutexAcquire(custom_mutex->mutex, 10);
 8001dd8:	210a      	movs	r1, #10
osStatus_t AcquireMutex(custom_mutex_t *custom_mutex){
 8001dda:	4604      	mov	r4, r0
	status = osMutexAcquire(custom_mutex->mutex, 10);
 8001ddc:	6800      	ldr	r0, [r0, #0]
 8001dde:	f00d ff89 	bl	800fcf4 <osMutexAcquire>
	if(status == osOK){
 8001de2:	b910      	cbnz	r0, 8001dea <AcquireMutex+0x14>
		custom_mutex->counter++;
 8001de4:	6863      	ldr	r3, [r4, #4]
 8001de6:	3301      	adds	r3, #1
 8001de8:	6063      	str	r3, [r4, #4]
	}

	return status;
}
 8001dea:	bd10      	pop	{r4, pc}

08001dec <ReleaseMutex>:

osStatus_t ReleaseMutex(custom_mutex_t *custom_mutex){
	return osMutexRelease(custom_mutex->mutex);
 8001dec:	6800      	ldr	r0, [r0, #0]
 8001dee:	f00d bfb1 	b.w	800fd54 <osMutexRelease>

08001df2 <ReadMutex>:
}

osStatus_t ReadMutex(custom_mutex_t *custom_mutex,void const* global_data, void* const local_data, int32_t size){
 8001df2:	b570      	push	{r4, r5, r6, lr}
 8001df4:	b09a      	sub	sp, #104	; 0x68
 8001df6:	461c      	mov	r4, r3
 8001df8:	460e      	mov	r6, r1
 8001dfa:	4615      	mov	r5, r2
	uint8_t buffer[100] = { 0 };
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	2264      	movs	r2, #100	; 0x64
 8001e00:	a801      	add	r0, sp, #4
 8001e02:	f011 f9de 	bl	80131c2 <memset>
	uint32_t counter = custom_mutex->counter;
	osStatus_t status = osError;
	for(int i = 0; i < 5; i++){
		memcpy(&buffer[0], global_data, size);
 8001e06:	4622      	mov	r2, r4
 8001e08:	4631      	mov	r1, r6
 8001e0a:	a801      	add	r0, sp, #4
 8001e0c:	f011 f9ce 	bl	80131ac <memcpy>
		if(custom_mutex->counter == counter){
			memcpy(local_data, buffer, size);
 8001e10:	4622      	mov	r2, r4
 8001e12:	a901      	add	r1, sp, #4
 8001e14:	4628      	mov	r0, r5
 8001e16:	f011 f9c9 	bl	80131ac <memcpy>
			break;
		}
		counter = custom_mutex->counter;
	}
	return status;
}
 8001e1a:	2000      	movs	r0, #0
 8001e1c:	b01a      	add	sp, #104	; 0x68
 8001e1e:	bd70      	pop	{r4, r5, r6, pc}

08001e20 <ReadMutexStateEst>:
		/* Write in Buffer */
		Placeholder_measurement[0] = (float) (baro->pressure);
		Placeholder_timestamps[0] = baro->ts;
		Placeholder_measurement[1] = ((float) (imu->acc_z)) / 1024;
		Placeholder_timestamps[1] = imu->ts;
		Placeholder_measurement[2] = ((float) (baro->temperature)) / 100;
 8001e20:	edd1 7a01 	vldr	s15, [r1, #4]
 8001e24:	ed9f 6a1a 	vldr	s12, [pc, #104]	; 8001e90 <ReadMutexStateEst+0x70>
 8001e28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
osStatus_t ReadMutexStateEst(custom_mutex_t *custom_mutex, baro_data_t *baro, imu_data_t *imu, state_est_meas_t *state, uint32_t sb_number){
 8001e2c:	b570      	push	{r4, r5, r6, lr}
		Placeholder_measurement[2] = ((float) (baro->temperature)) / 100;
 8001e2e:	eec7 6a86 	vdiv.f32	s13, s15, s12
		Placeholder_measurement[1] = ((float) (imu->acc_z)) / 1024;
 8001e32:	f9b2 400a 	ldrsh.w	r4, [r2, #10]
		Placeholder_measurement[0] = (float) (baro->pressure);
 8001e36:	edd1 7a00 	vldr	s15, [r1]
		Placeholder_measurement[1] = ((float) (imu->acc_z)) / 1024;
 8001e3a:	ee07 4a10 	vmov	s14, r4
osStatus_t ReadMutexStateEst(custom_mutex_t *custom_mutex, baro_data_t *baro, imu_data_t *imu, state_est_meas_t *state, uint32_t sb_number){
 8001e3e:	9804      	ldr	r0, [sp, #16]
 8001e40:	240c      	movs	r4, #12
		Placeholder_timestamps[1] = imu->ts;
 8001e42:	68d5      	ldr	r5, [r2, #12]

		/* Check if Mutex was aquired */
		if(custom_mutex->counter == counter){
			state->baro_data[sb_number-1].pressure = Placeholder_measurement[0];
 8001e44:	1e42      	subs	r2, r0, #1
		Placeholder_timestamps[0] = baro->ts;
 8001e46:	688e      	ldr	r6, [r1, #8]
		Placeholder_measurement[0] = (float) (baro->pressure);
 8001e48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e4c:	fb04 3000 	mla	r0, r4, r0, r3
		Placeholder_measurement[1] = ((float) (imu->acc_z)) / 1024;
 8001e50:	eeba 7acb 	vcvt.f32.s32	s14, s14, #10
			state->baro_data[sb_number-1].temperature = Placeholder_measurement[2];
			state->baro_data[sb_number-1].ts = Placeholder_timestamps[0];

			state->imu_data[sb_number-1].acc_x = Placeholder_measurement[1] * GRAVITATION;
 8001e54:	211c      	movs	r1, #28
			state->baro_data[sb_number-1].ts = Placeholder_timestamps[0];
 8001e56:	fb04 3402 	mla	r4, r4, r2, r3
		Placeholder_measurement[0] = (float) (baro->pressure);
 8001e5a:	ed40 7a03 	vstr	s15, [r0, #-12]
			state->imu_data[sb_number-1].acc_x = Placeholder_measurement[1] * GRAVITATION;
 8001e5e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001e62:	fb01 3302 	mla	r3, r1, r2, r3
			state->baro_data[sb_number-1].temperature = Placeholder_measurement[2];
 8001e66:	ed40 6a02 	vstr	s13, [r0, #-8]
		counter = custom_mutex->counter;
	}


	return status;
}
 8001e6a:	2000      	movs	r0, #0
			state->baro_data[sb_number-1].ts = Placeholder_timestamps[0];
 8001e6c:	60a6      	str	r6, [r4, #8]
			state->imu_data[sb_number-1].ts = Placeholder_timestamps[1];
 8001e6e:	63dd      	str	r5, [r3, #60]	; 0x3c
			state->imu_data[sb_number-1].acc_x = Placeholder_measurement[1] * GRAVITATION;
 8001e70:	ed9f 6b05 	vldr	d6, [pc, #20]	; 8001e88 <ReadMutexStateEst+0x68>
 8001e74:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001e78:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8001e7c:	ed83 7a0c 	vstr	s14, [r3, #48]	; 0x30
}
 8001e80:	bd70      	pop	{r4, r5, r6, pc}
 8001e82:	bf00      	nop
 8001e84:	f3af 8000 	nop.w
 8001e88:	51eb851f 	.word	0x51eb851f
 8001e8c:	40239eb8 	.word	0x40239eb8
 8001e90:	42c80000 	.word	0x42c80000

08001e94 <logSensor>:
 %%	print a percent sign
 \%	print a percent sign
 */

osStatus_t logSensor(timestamp_t ts, board_id_t sensor_board_id,
		sensor_type_e sensor_type, void *sensor_data) {
 8001e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e96:	b0b1      	sub	sp, #196	; 0xc4
 8001e98:	4615      	mov	r5, r2
 8001e9a:	4606      	mov	r6, r0
 8001e9c:	460f      	mov	r7, r1
	log_entry_t log_entry = { 0 };
 8001e9e:	2296      	movs	r2, #150	; 0x96
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	a80a      	add	r0, sp, #40	; 0x28
		sensor_type_e sensor_type, void *sensor_data) {
 8001ea4:	461c      	mov	r4, r3
	log_entry_t log_entry = { 0 };
 8001ea6:	f011 f98c 	bl	80131c2 <memset>

	snprintf(log_entry.str, LOG_BUFFER_LEN, "%lu;%d;%hi,%d,", ts, SENSOR,
 8001eaa:	2301      	movs	r3, #1
 8001eac:	4a3b      	ldr	r2, [pc, #236]	; (8001f9c <logSensor+0x108>)
 8001eae:	2196      	movs	r1, #150	; 0x96
 8001eb0:	9300      	str	r3, [sp, #0]
 8001eb2:	a80a      	add	r0, sp, #40	; 0x28
 8001eb4:	4633      	mov	r3, r6
 8001eb6:	e9cd 7501 	strd	r7, r5, [sp, #4]
			sensor_board_id, sensor_type);

	switch (sensor_type) {
 8001eba:	3d01      	subs	r5, #1
	snprintf(log_entry.str, LOG_BUFFER_LEN, "%lu;%d;%hi,%d,", ts, SENSOR,
 8001ebc:	f011 fa42 	bl	8013344 <sniprintf>
			battery_data->battery, battery_data->consumption,
			battery_data->current, battery_data->supply);
	}
		break;
	default:
		snprintf(log_entry.str + strlen(log_entry.str),
 8001ec0:	a80a      	add	r0, sp, #40	; 0x28
	switch (sensor_type) {
 8001ec2:	2d03      	cmp	r5, #3
 8001ec4:	d861      	bhi.n	8001f8a <logSensor+0xf6>
 8001ec6:	e8df f005 	tbb	[pc, r5]
 8001eca:	1802      	.short	0x1802
 8001ecc:	5034      	.short	0x5034
		snprintf(log_entry.str + strlen(log_entry.str),
 8001ece:	f7fe fa07 	bl	80002e0 <strlen>
 8001ed2:	68a3      	ldr	r3, [r4, #8]
 8001ed4:	4a32      	ldr	r2, [pc, #200]	; (8001fa0 <logSensor+0x10c>)
 8001ed6:	2196      	movs	r1, #150	; 0x96
 8001ed8:	9301      	str	r3, [sp, #4]
 8001eda:	6863      	ldr	r3, [r4, #4]
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	6823      	ldr	r3, [r4, #0]
 8001ee0:	ac0a      	add	r4, sp, #40	; 0x28
 8001ee2:	4420      	add	r0, r4
 8001ee4:	f011 fa2e 	bl	8013344 <sniprintf>
		LOG_BUFFER_LEN, "Unknown sensor type\n");
		break;
	}

	return osMessageQueuePut(log_queue, &log_entry, 0U, 0U);
 8001ee8:	2300      	movs	r3, #0
 8001eea:	482e      	ldr	r0, [pc, #184]	; (8001fa4 <logSensor+0x110>)
 8001eec:	a90a      	add	r1, sp, #40	; 0x28
 8001eee:	461a      	mov	r2, r3
 8001ef0:	6800      	ldr	r0, [r0, #0]
 8001ef2:	f00e f889 	bl	8010008 <osMessageQueuePut>
}
 8001ef6:	b031      	add	sp, #196	; 0xc4
 8001ef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		snprintf(log_entry.str + strlen(log_entry.str),
 8001efa:	f7fe f9f1 	bl	80002e0 <strlen>
 8001efe:	68e2      	ldr	r2, [r4, #12]
 8001f00:	f9b4 3006 	ldrsh.w	r3, [r4, #6]
 8001f04:	2196      	movs	r1, #150	; 0x96
 8001f06:	9205      	str	r2, [sp, #20]
 8001f08:	f9b4 2004 	ldrsh.w	r2, [r4, #4]
 8001f0c:	9204      	str	r2, [sp, #16]
 8001f0e:	f9b4 2002 	ldrsh.w	r2, [r4, #2]
 8001f12:	9203      	str	r2, [sp, #12]
 8001f14:	f9b4 2000 	ldrsh.w	r2, [r4]
 8001f18:	9202      	str	r2, [sp, #8]
 8001f1a:	f9b4 200a 	ldrsh.w	r2, [r4, #10]
 8001f1e:	9201      	str	r2, [sp, #4]
 8001f20:	f9b4 2008 	ldrsh.w	r2, [r4, #8]
 8001f24:	ac0a      	add	r4, sp, #40	; 0x28
 8001f26:	9200      	str	r2, [sp, #0]
 8001f28:	4420      	add	r0, r4
 8001f2a:	4a1f      	ldr	r2, [pc, #124]	; (8001fa8 <logSensor+0x114>)
 8001f2c:	f011 fa0a 	bl	8013344 <sniprintf>
		break;
 8001f30:	e7da      	b.n	8001ee8 <logSensor+0x54>
		snprintf(log_entry.str + strlen(log_entry.str),
 8001f32:	f7fe f9d5 	bl	80002e0 <strlen>
 8001f36:	8be3      	ldrh	r3, [r4, #30]
 8001f38:	4a1c      	ldr	r2, [pc, #112]	; (8001fac <logSensor+0x118>)
 8001f3a:	2196      	movs	r1, #150	; 0x96
 8001f3c:	9308      	str	r3, [sp, #32]
 8001f3e:	8c23      	ldrh	r3, [r4, #32]
 8001f40:	9307      	str	r3, [sp, #28]
 8001f42:	7b23      	ldrb	r3, [r4, #12]
 8001f44:	9306      	str	r3, [sp, #24]
 8001f46:	69a3      	ldr	r3, [r4, #24]
 8001f48:	9305      	str	r3, [sp, #20]
 8001f4a:	7d23      	ldrb	r3, [r4, #20]
 8001f4c:	9304      	str	r3, [sp, #16]
 8001f4e:	6923      	ldr	r3, [r4, #16]
 8001f50:	9303      	str	r3, [sp, #12]
 8001f52:	7b63      	ldrb	r3, [r4, #13]
 8001f54:	9302      	str	r3, [sp, #8]
 8001f56:	68a3      	ldr	r3, [r4, #8]
 8001f58:	9301      	str	r3, [sp, #4]
 8001f5a:	6863      	ldr	r3, [r4, #4]
 8001f5c:	9300      	str	r3, [sp, #0]
 8001f5e:	6823      	ldr	r3, [r4, #0]
 8001f60:	ac0a      	add	r4, sp, #40	; 0x28
 8001f62:	4420      	add	r0, r4
 8001f64:	f011 f9ee 	bl	8013344 <sniprintf>
		break;
 8001f68:	e7be      	b.n	8001ee8 <logSensor+0x54>
		snprintf(log_entry.str + strlen(log_entry.str),
 8001f6a:	f7fe f9b9 	bl	80002e0 <strlen>
 8001f6e:	8822      	ldrh	r2, [r4, #0]
 8001f70:	8863      	ldrh	r3, [r4, #2]
 8001f72:	2196      	movs	r1, #150	; 0x96
 8001f74:	9202      	str	r2, [sp, #8]
 8001f76:	88a2      	ldrh	r2, [r4, #4]
 8001f78:	9201      	str	r2, [sp, #4]
 8001f7a:	88e2      	ldrh	r2, [r4, #6]
 8001f7c:	ac0a      	add	r4, sp, #40	; 0x28
 8001f7e:	9200      	str	r2, [sp, #0]
 8001f80:	4420      	add	r0, r4
 8001f82:	4a0b      	ldr	r2, [pc, #44]	; (8001fb0 <logSensor+0x11c>)
 8001f84:	f011 f9de 	bl	8013344 <sniprintf>
		break;
 8001f88:	e7ae      	b.n	8001ee8 <logSensor+0x54>
		snprintf(log_entry.str + strlen(log_entry.str),
 8001f8a:	f7fe f9a9 	bl	80002e0 <strlen>
 8001f8e:	ab0a      	add	r3, sp, #40	; 0x28
 8001f90:	4908      	ldr	r1, [pc, #32]	; (8001fb4 <logSensor+0x120>)
 8001f92:	4418      	add	r0, r3
 8001f94:	f011 fa0a 	bl	80133ac <strcpy>
		break;
 8001f98:	e7a6      	b.n	8001ee8 <logSensor+0x54>
 8001f9a:	bf00      	nop
 8001f9c:	08014feb 	.word	0x08014feb
 8001fa0:	08014ffa 	.word	0x08014ffa
 8001fa4:	2401a78c 	.word	0x2401a78c
 8001fa8:	08015007 	.word	0x08015007
 8001fac:	08015024 	.word	0x08015024
 8001fb0:	0801504a 	.word	0x0801504a
 8001fb4:	0801505b 	.word	0x0801505b

08001fb8 <logRocketState>:

osStatus_t logRocketState(timestamp_t ts, flight_phase_detection_t flight_phase_detection) {
 8001fb8:	b530      	push	{r4, r5, lr}
 8001fba:	b0ad      	sub	sp, #180	; 0xb4
 8001fbc:	4605      	mov	r5, r0
	log_entry_t log_entry = { 0 };
 8001fbe:	2496      	movs	r4, #150	; 0x96
osStatus_t logRocketState(timestamp_t ts, flight_phase_detection_t flight_phase_detection) {
 8001fc0:	a803      	add	r0, sp, #12
 8001fc2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	log_entry_t log_entry = { 0 };
 8001fc6:	4622      	mov	r2, r4
 8001fc8:	2100      	movs	r1, #0
 8001fca:	a806      	add	r0, sp, #24
 8001fcc:	f011 f8f9 	bl	80131c2 <memset>

	snprintf(log_entry.str, LOG_BUFFER_LEN, "%lu;%d;%d\n", ts, STATE,
 8001fd0:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8001fd4:	4621      	mov	r1, r4
 8001fd6:	4a08      	ldr	r2, [pc, #32]	; (8001ff8 <logRocketState+0x40>)
 8001fd8:	9301      	str	r3, [sp, #4]
 8001fda:	2302      	movs	r3, #2
 8001fdc:	a806      	add	r0, sp, #24
 8001fde:	9300      	str	r3, [sp, #0]
 8001fe0:	462b      	mov	r3, r5
 8001fe2:	f011 f9af 	bl	8013344 <sniprintf>
			flight_phase_detection.flight_phase);

	return osMessageQueuePut(log_queue, &log_entry, 0U, 0U);
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	4804      	ldr	r0, [pc, #16]	; (8001ffc <logRocketState+0x44>)
 8001fea:	a906      	add	r1, sp, #24
 8001fec:	461a      	mov	r2, r3
 8001fee:	6800      	ldr	r0, [r0, #0]
 8001ff0:	f00e f80a 	bl	8010008 <osMessageQueuePut>
}
 8001ff4:	b02d      	add	sp, #180	; 0xb4
 8001ff6:	bd30      	pop	{r4, r5, pc}
 8001ff8:	08014fe0 	.word	0x08014fe0
 8001ffc:	2401a78c 	.word	0x2401a78c

08002000 <logEstimatorVar>:

osStatus_t logEstimatorVar(timestamp_t ts, state_est_data_t estimator_data) {
 8002000:	b084      	sub	sp, #16
 8002002:	b530      	push	{r4, r5, lr}
 8002004:	b0ab      	sub	sp, #172	; 0xac
 8002006:	4605      	mov	r5, r0
	log_entry_t log_entry = { 0 };
 8002008:	2496      	movs	r4, #150	; 0x96
osStatus_t logEstimatorVar(timestamp_t ts, state_est_data_t estimator_data) {
 800200a:	a82f      	add	r0, sp, #188	; 0xbc
 800200c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	log_entry_t log_entry = { 0 };
 8002010:	4622      	mov	r2, r4
 8002012:	2100      	movs	r1, #0
 8002014:	a804      	add	r0, sp, #16
 8002016:	f011 f8d4 	bl	80131c2 <memset>
	snprintf(log_entry.str, LOG_BUFFER_LEN, "%lu;%d;%ld,%ld,%ld\n", ts, ESTIMATOR_VAR,
 800201a:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 800201c:	4621      	mov	r1, r4
 800201e:	4a0c      	ldr	r2, [pc, #48]	; (8002050 <logEstimatorVar+0x50>)
 8002020:	9303      	str	r3, [sp, #12]
 8002022:	a804      	add	r0, sp, #16
 8002024:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8002026:	9302      	str	r3, [sp, #8]
 8002028:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800202a:	9301      	str	r3, [sp, #4]
 800202c:	2303      	movs	r3, #3
 800202e:	9300      	str	r3, [sp, #0]
 8002030:	462b      	mov	r3, r5
 8002032:	f011 f987 	bl	8013344 <sniprintf>
			estimator_data.position_world[2], estimator_data.velocity_rocket[0], estimator_data.acceleration_rocket[0]);

	return osMessageQueuePut(log_queue, &log_entry, 0U, 0U);
 8002036:	2300      	movs	r3, #0
 8002038:	4806      	ldr	r0, [pc, #24]	; (8002054 <logEstimatorVar+0x54>)
 800203a:	a904      	add	r1, sp, #16
 800203c:	461a      	mov	r2, r3
 800203e:	6800      	ldr	r0, [r0, #0]
 8002040:	f00d ffe2 	bl	8010008 <osMessageQueuePut>
}
 8002044:	b02b      	add	sp, #172	; 0xac
 8002046:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800204a:	b004      	add	sp, #16
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	08014fbc 	.word	0x08014fbc
 8002054:	2401a78c 	.word	0x2401a78c

08002058 <logControllerOutput>:

osStatus_t logControllerOutput(timestamp_t ts, int32_t controller_output, int32_t reference_error,
		int32_t integrated_error) {
 8002058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	log_entry_t log_entry = { 0 };
 800205c:	2496      	movs	r4, #150	; 0x96
		int32_t integrated_error) {
 800205e:	b0aa      	sub	sp, #168	; 0xa8
 8002060:	4605      	mov	r5, r0
 8002062:	460e      	mov	r6, r1
 8002064:	4617      	mov	r7, r2
	log_entry_t log_entry = { 0 };
 8002066:	2100      	movs	r1, #0
 8002068:	4622      	mov	r2, r4
 800206a:	a804      	add	r0, sp, #16
		int32_t integrated_error) {
 800206c:	4698      	mov	r8, r3
	log_entry_t log_entry = { 0 };
 800206e:	f011 f8a8 	bl	80131c2 <memset>
	snprintf(log_entry.str, LOG_BUFFER_LEN, "%lu;%d;%ld,%ld,%ld\n", ts, CONTROLLER_OUTPUT,
 8002072:	2304      	movs	r3, #4
 8002074:	4621      	mov	r1, r4
 8002076:	9601      	str	r6, [sp, #4]
 8002078:	a804      	add	r0, sp, #16
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	462b      	mov	r3, r5
 800207e:	4a07      	ldr	r2, [pc, #28]	; (800209c <logControllerOutput+0x44>)
 8002080:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8002084:	f011 f95e 	bl	8013344 <sniprintf>
			controller_output, reference_error, integrated_error);

	return osMessageQueuePut(log_queue, &log_entry, 0U, 0U);
 8002088:	2300      	movs	r3, #0
 800208a:	4805      	ldr	r0, [pc, #20]	; (80020a0 <logControllerOutput+0x48>)
 800208c:	a904      	add	r1, sp, #16
 800208e:	461a      	mov	r2, r3
 8002090:	6800      	ldr	r0, [r0, #0]
 8002092:	f00d ffb9 	bl	8010008 <osMessageQueuePut>
}
 8002096:	b02a      	add	sp, #168	; 0xa8
 8002098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800209c:	08014fbc 	.word	0x08014fbc
 80020a0:	2401a78c 	.word	0x2401a78c

080020a4 <logMotor>:

osStatus_t logMotor(timestamp_t ts, int32_t desired_position, int32_t actual_position) {
 80020a4:	b5f0      	push	{r4, r5, r6, r7, lr}
	log_entry_t log_entry = { 0 };
 80020a6:	2496      	movs	r4, #150	; 0x96
osStatus_t logMotor(timestamp_t ts, int32_t desired_position, int32_t actual_position) {
 80020a8:	b0ab      	sub	sp, #172	; 0xac
 80020aa:	4605      	mov	r5, r0
 80020ac:	460e      	mov	r6, r1
 80020ae:	4617      	mov	r7, r2
	log_entry_t log_entry = { 0 };
 80020b0:	2100      	movs	r1, #0
 80020b2:	4622      	mov	r2, r4
 80020b4:	a804      	add	r0, sp, #16
 80020b6:	f011 f884 	bl	80131c2 <memset>
	snprintf(log_entry.str, LOG_BUFFER_LEN, "%lu;%d;%ld,%ld\n", ts, MOTOR_POSITION,
 80020ba:	2305      	movs	r3, #5
 80020bc:	4621      	mov	r1, r4
 80020be:	4a08      	ldr	r2, [pc, #32]	; (80020e0 <logMotor+0x3c>)
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	a804      	add	r0, sp, #16
 80020c4:	462b      	mov	r3, r5
 80020c6:	e9cd 6701 	strd	r6, r7, [sp, #4]
 80020ca:	f011 f93b 	bl	8013344 <sniprintf>
			desired_position, actual_position);

	return osMessageQueuePut(log_queue, &log_entry, 0U, 0U);
 80020ce:	2300      	movs	r3, #0
 80020d0:	4804      	ldr	r0, [pc, #16]	; (80020e4 <logMotor+0x40>)
 80020d2:	a904      	add	r1, sp, #16
 80020d4:	461a      	mov	r2, r3
 80020d6:	6800      	ldr	r0, [r0, #0]
 80020d8:	f00d ff96 	bl	8010008 <osMessageQueuePut>
}
 80020dc:	b02b      	add	sp, #172	; 0xac
 80020de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020e0:	08014fd0 	.word	0x08014fd0
 80020e4:	2401a78c 	.word	0x2401a78c

080020e8 <UsbPrint>:
}


/** USB DEBUGGING SECTION **/

uint8_t UsbPrint(const char *format, ...) {
 80020e8:	b40f      	push	{r0, r1, r2, r3}
		ret = CDC_Transmit_FS((uint8_t*) print_buffer, strlen(print_buffer));
		osMutexRelease(print_mutex);
	}
#endif
	return ret;
}
 80020ea:	2001      	movs	r0, #1
 80020ec:	b004      	add	sp, #16
 80020ee:	4770      	bx	lr

080020f0 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 80020f0:	b508      	push	{r3, lr}
	/* init code for USB_DEVICE */
	MX_USB_DEVICE_Init();
 80020f2:	f010 fe03 	bl	8012cfc <MX_USB_DEVICE_Init>
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1000);
 80020f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80020fa:	f00d fd7b 	bl	800fbf4 <osDelay>
 80020fe:	e7fa      	b.n	80020f6 <StartDefaultTask+0x6>

08002100 <SystemClock_Config>:
void SystemClock_Config(void) {
 8002100:	b570      	push	{r4, r5, r6, lr}
 8002102:	b0cc      	sub	sp, #304	; 0x130
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002104:	224c      	movs	r2, #76	; 0x4c
 8002106:	2100      	movs	r1, #0
 8002108:	a80a      	add	r0, sp, #40	; 0x28
 800210a:	f011 f85a 	bl	80131c2 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800210e:	2220      	movs	r2, #32
 8002110:	2100      	movs	r1, #0
 8002112:	a802      	add	r0, sp, #8
 8002114:	f011 f855 	bl	80131c2 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8002118:	22bc      	movs	r2, #188	; 0xbc
 800211a:	2100      	movs	r1, #0
 800211c:	a81d      	add	r0, sp, #116	; 0x74
 800211e:	f011 f850 	bl	80131c2 <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002122:	2002      	movs	r0, #2
 8002124:	f006 fa3e 	bl	80085a4 <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002128:	2300      	movs	r3, #0
 800212a:	9301      	str	r3, [sp, #4]
 800212c:	4b31      	ldr	r3, [pc, #196]	; (80021f4 <SystemClock_Config+0xf4>)
 800212e:	699a      	ldr	r2, [r3, #24]
 8002130:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002134:	619a      	str	r2, [r3, #24]
 8002136:	699a      	ldr	r2, [r3, #24]
 8002138:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 800213c:	9201      	str	r2, [sp, #4]
 800213e:	4a2e      	ldr	r2, [pc, #184]	; (80021f8 <SystemClock_Config+0xf8>)
 8002140:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002142:	f041 0101 	orr.w	r1, r1, #1
 8002146:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002148:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800214a:	f002 0201 	and.w	r2, r2, #1
 800214e:	9201      	str	r2, [sp, #4]
 8002150:	9a01      	ldr	r2, [sp, #4]
	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8002152:	699a      	ldr	r2, [r3, #24]
 8002154:	0490      	lsls	r0, r2, #18
 8002156:	d5fc      	bpl.n	8002152 <SystemClock_Config+0x52>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002158:	4a28      	ldr	r2, [pc, #160]	; (80021fc <SystemClock_Config+0xfc>)
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800215a:	2601      	movs	r6, #1
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800215c:	2502      	movs	r5, #2
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800215e:	2400      	movs	r4, #0
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002160:	6a93      	ldr	r3, [r2, #40]	; 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002162:	a80a      	add	r0, sp, #40	; 0x28
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002164:	f023 0303 	bic.w	r3, r3, #3
 8002168:	f043 0302 	orr.w	r3, r3, #2
 800216c:	6293      	str	r3, [r2, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800216e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	RCC_OscInitStruct.PLL.PLLM = 1;
 8002172:	9615      	str	r6, [sp, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002174:	941c      	str	r4, [sp, #112]	; 0x70
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002176:	e9cd 630a 	strd	r6, r3, [sp, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLN = 120;
 800217a:	2378      	movs	r3, #120	; 0x78
	RCC_OscInitStruct.PLL.PLLP = 2;
 800217c:	e9cd 3516 	strd	r3, r5, [sp, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 20;
 8002180:	2314      	movs	r3, #20
	RCC_OscInitStruct.PLL.PLLR = 2;
 8002182:	e9cd 3518 	strd	r3, r5, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002186:	230c      	movs	r3, #12
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002188:	e9cd 5513 	strd	r5, r5, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800218c:	e9cd 341a 	strd	r3, r4, [sp, #104]	; 0x68
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002190:	f006 fa34 	bl	80085fc <HAL_RCC_OscConfig>
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002194:	223f      	movs	r2, #63	; 0x3f
 8002196:	2303      	movs	r3, #3
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8002198:	2104      	movs	r1, #4
 800219a:	a802      	add	r0, sp, #8
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800219c:	e9cd 2302 	strd	r2, r3, [sp, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV2;
 80021a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80021a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80021a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80021ac:	2340      	movs	r3, #64	; 0x40
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80021ae:	e9cd 2308 	strd	r2, r3, [sp, #32]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80021b2:	e9cd 3306 	strd	r3, r3, [sp, #24]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 80021b6:	f006 fd51 	bl	8008c5c <HAL_RCC_ClockConfig>
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3
 80021ba:	4b11      	ldr	r3, [pc, #68]	; (8002200 <SystemClock_Config+0x100>)
	PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80021bc:	21c0      	movs	r1, #192	; 0xc0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80021be:	a81d      	add	r0, sp, #116	; 0x74
	PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80021c0:	9425      	str	r4, [sp, #148]	; 0x94
	PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 80021c2:	9430      	str	r4, [sp, #192]	; 0xc0
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80021c4:	9445      	str	r4, [sp, #276]	; 0x114
	PeriphClkInitStruct.PLL2.PLL2M = 1;
 80021c6:	e9cd 361d 	strd	r3, r6, [sp, #116]	; 0x74
	PeriphClkInitStruct.PLL2.PLL2N = 19;
 80021ca:	2313      	movs	r3, #19
	PeriphClkInitStruct.PLL2.PLL2P = 1;
 80021cc:	e9cd 361f 	strd	r3, r6, [sp, #124]	; 0x7c
	PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80021d0:	2320      	movs	r3, #32
 80021d2:	e9cd 1323 	strd	r1, r3, [sp, #140]	; 0x8c
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80021d6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
	PeriphClkInitStruct.PLL2.PLL2R = 2;
 80021da:	e9cd 5521 	strd	r5, r5, [sp, #132]	; 0x84
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80021de:	933e      	str	r3, [sp, #248]	; 0xf8
	PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80021e0:	e9cd 4434 	strd	r4, r4, [sp, #208]	; 0xd0
	PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80021e4:	e9cd 443a 	strd	r4, r4, [sp, #232]	; 0xe8
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80021e8:	f006 ffbe 	bl	8009168 <HAL_RCCEx_PeriphCLKConfig>
	HAL_PWREx_EnableUSBVoltageDetector();
 80021ec:	f006 f9fe 	bl	80085ec <HAL_PWREx_EnableUSBVoltageDetector>
}
 80021f0:	b04c      	add	sp, #304	; 0x130
 80021f2:	bd70      	pop	{r4, r5, r6, pc}
 80021f4:	58024800 	.word	0x58024800
 80021f8:	58000400 	.word	0x58000400
 80021fc:	58024400 	.word	0x58024400
 8002200:	000d3003 	.word	0x000d3003

08002204 <main>:
int main(void) {
 8002204:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8002208:	b0bd      	sub	sp, #244	; 0xf4
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800220a:	4de6      	ldr	r5, [pc, #920]	; (80025a4 <main+0x3a0>)
	HAL_Init();
 800220c:	f003 fb64 	bl	80058d8 <HAL_Init>
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002210:	2400      	movs	r4, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002212:	ae35      	add	r6, sp, #212	; 0xd4
	SystemClock_Config();
 8002214:	f7ff ff74 	bl	8002100 <SystemClock_Config>
	init_env(&global_env);
 8002218:	48e3      	ldr	r0, [pc, #908]	; (80025a8 <main+0x3a4>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800221a:	2701      	movs	r7, #1
	init_env(&global_env);
 800221c:	f7fe ff18 	bl	8001050 <init_env>
	reset_flight_phase_detection(&global_flight_phase_detection);
 8002220:	48e2      	ldr	r0, [pc, #904]	; (80025ac <main+0x3a8>)
 8002222:	f7ff f86b 	bl	80012fc <reset_flight_phase_detection>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002226:	2214      	movs	r2, #20
 8002228:	2100      	movs	r1, #0
 800222a:	4630      	mov	r0, r6
 800222c:	f010 ffc9 	bl	80131c2 <memset>
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002230:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
	HAL_GPIO_WritePin(PW_HOLD_GPIO_Port, PW_HOLD_Pin, GPIO_PIN_RESET);
 8002234:	2200      	movs	r2, #0
 8002236:	2102      	movs	r1, #2
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002238:	f043 0310 	orr.w	r3, r3, #16
	HAL_GPIO_WritePin(PW_HOLD_GPIO_Port, PW_HOLD_Pin, GPIO_PIN_RESET);
 800223c:	48dc      	ldr	r0, [pc, #880]	; (80025b0 <main+0x3ac>)
	ADC_MultiModeTypeDef multimode = { 0 };
 800223e:	f10d 08c4 	add.w	r8, sp, #196	; 0xc4
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002242:	f04f 0a04 	mov.w	sl, #4
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002246:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800224a:	f44f 2980 	mov.w	r9, #262144	; 0x40000
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800224e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8002252:	f04f 6b80 	mov.w	fp, #67108864	; 0x4000000
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002256:	f003 0310 	and.w	r3, r3, #16
 800225a:	9303      	str	r3, [sp, #12]
 800225c:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800225e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8002262:	f043 0304 	orr.w	r3, r3, #4
 8002266:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800226a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800226e:	f003 0304 	and.w	r3, r3, #4
 8002272:	9304      	str	r3, [sp, #16]
 8002274:	9b04      	ldr	r3, [sp, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002276:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800227a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800227e:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8002282:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8002286:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800228a:	9305      	str	r3, [sp, #20]
 800228c:	9b05      	ldr	r3, [sp, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800228e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8002292:	f043 0301 	orr.w	r3, r3, #1
 8002296:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800229a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	9306      	str	r3, [sp, #24]
 80022a4:	9b06      	ldr	r3, [sp, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80022a6:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80022aa:	f043 0302 	orr.w	r3, r3, #2
 80022ae:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80022b2:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	9307      	str	r3, [sp, #28]
 80022bc:	9b07      	ldr	r3, [sp, #28]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80022be:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80022c2:	f043 0308 	orr.w	r3, r3, #8
 80022c6:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80022ca:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80022ce:	f003 0308 	and.w	r3, r3, #8
 80022d2:	9308      	str	r3, [sp, #32]
 80022d4:	9b08      	ldr	r3, [sp, #32]
	HAL_GPIO_WritePin(PW_HOLD_GPIO_Port, PW_HOLD_Pin, GPIO_PIN_RESET);
 80022d6:	f005 fc67 	bl	8007ba8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CAMERA1_Pin | CAMERA2_Pin, GPIO_PIN_RESET);
 80022da:	2200      	movs	r2, #0
 80022dc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80022e0:	48b4      	ldr	r0, [pc, #720]	; (80025b4 <main+0x3b0>)
 80022e2:	f005 fc61 	bl	8007ba8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD,
 80022e6:	2200      	movs	r2, #0
 80022e8:	f643 0103 	movw	r1, #14339	; 0x3803
 80022ec:	48b2      	ldr	r0, [pc, #712]	; (80025b8 <main+0x3b4>)
 80022ee:	f005 fc5b 	bl	8007ba8 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_GPIO_Init(SD_DET_GPIO_Port, &GPIO_InitStruct);
 80022f6:	4631      	mov	r1, r6
 80022f8:	48b0      	ldr	r0, [pc, #704]	; (80025bc <main+0x3b8>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fa:	9437      	str	r4, [sp, #220]	; 0xdc
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022fc:	e9cd 3435 	strd	r3, r4, [sp, #212]	; 0xd4
	HAL_GPIO_Init(SD_DET_GPIO_Port, &GPIO_InitStruct);
 8002300:	f005 fb62 	bl	80079c8 <HAL_GPIO_Init>
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002304:	2302      	movs	r3, #2
	HAL_GPIO_Init(PW_HOLD_GPIO_Port, &GPIO_InitStruct);
 8002306:	4631      	mov	r1, r6
 8002308:	48a9      	ldr	r0, [pc, #676]	; (80025b0 <main+0x3ac>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800230a:	e9cd 3735 	strd	r3, r7, [sp, #212]	; 0xd4
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230e:	e9cd 4437 	strd	r4, r4, [sp, #220]	; 0xdc
	HAL_GPIO_Init(PW_HOLD_GPIO_Port, &GPIO_InitStruct);
 8002312:	f005 fb59 	bl	80079c8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = CAMERA1_Pin | CAMERA2_Pin;
 8002316:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800231a:	4631      	mov	r1, r6
 800231c:	48a5      	ldr	r0, [pc, #660]	; (80025b4 <main+0x3b0>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800231e:	e9cd 3735 	strd	r3, r7, [sp, #212]	; 0xd4
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002322:	e9cd 4437 	strd	r4, r4, [sp, #220]	; 0xdc
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002326:	f005 fb4f 	bl	80079c8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin =
 800232a:	f643 0303 	movw	r3, #14339	; 0x3803
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800232e:	4631      	mov	r1, r6
 8002330:	48a1      	ldr	r0, [pc, #644]	; (80025b8 <main+0x3b4>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002332:	e9cd 3735 	strd	r3, r7, [sp, #212]	; 0xd4
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002336:	e9cd 4437 	strd	r4, r4, [sp, #220]	; 0xdc
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800233a:	f005 fb45 	bl	80079c8 <HAL_GPIO_Init>
	__HAL_RCC_DMA2_CLK_ENABLE();
 800233e:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8002342:	4622      	mov	r2, r4
 8002344:	2105      	movs	r1, #5
	__HAL_RCC_DMA2_CLK_ENABLE();
 8002346:	f043 0302 	orr.w	r3, r3, #2
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800234a:	200b      	movs	r0, #11
	__HAL_RCC_DMA2_CLK_ENABLE();
 800234c:	f8c5 30d8 	str.w	r3, [r5, #216]	; 0xd8
 8002350:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	9301      	str	r3, [sp, #4]
 800235a:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 800235c:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
 8002360:	433b      	orrs	r3, r7
 8002362:	f8c5 30d8 	str.w	r3, [r5, #216]	; 0xd8
 8002366:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
	hadc1.Instance = ADC1;
 800236a:	4d95      	ldr	r5, [pc, #596]	; (80025c0 <main+0x3bc>)
	__HAL_RCC_DMA1_CLK_ENABLE();
 800236c:	403b      	ands	r3, r7
 800236e:	9302      	str	r3, [sp, #8]
 8002370:	9b02      	ldr	r3, [sp, #8]
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8002372:	f004 f967 	bl	8006644 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002376:	200b      	movs	r0, #11
 8002378:	f004 f996 	bl	80066a8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 800237c:	4622      	mov	r2, r4
 800237e:	2105      	movs	r1, #5
 8002380:	200c      	movs	r0, #12
 8002382:	f004 f95f 	bl	8006644 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002386:	200c      	movs	r0, #12
 8002388:	f004 f98e 	bl	80066a8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800238c:	4622      	mov	r2, r4
 800238e:	2105      	movs	r1, #5
 8002390:	200d      	movs	r0, #13
 8002392:	f004 f957 	bl	8006644 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002396:	200d      	movs	r0, #13
 8002398:	f004 f986 	bl	80066a8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 800239c:	4622      	mov	r2, r4
 800239e:	2105      	movs	r1, #5
 80023a0:	200e      	movs	r0, #14
 80023a2:	f004 f94f 	bl	8006644 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80023a6:	200e      	movs	r0, #14
 80023a8:	f004 f97e 	bl	80066a8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 80023ac:	4622      	mov	r2, r4
 80023ae:	2105      	movs	r1, #5
 80023b0:	200f      	movs	r0, #15
 80023b2:	f004 f947 	bl	8006644 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80023b6:	200f      	movs	r0, #15
 80023b8:	f004 f976 	bl	80066a8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80023bc:	4622      	mov	r2, r4
 80023be:	2105      	movs	r1, #5
 80023c0:	2010      	movs	r0, #16
 80023c2:	f004 f93f 	bl	8006644 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80023c6:	2010      	movs	r0, #16
 80023c8:	f004 f96e 	bl	80066a8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80023cc:	4622      	mov	r2, r4
 80023ce:	2105      	movs	r1, #5
 80023d0:	2011      	movs	r0, #17
 80023d2:	f004 f937 	bl	8006644 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80023d6:	2011      	movs	r0, #17
 80023d8:	f004 f966 	bl	80066a8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 80023dc:	4622      	mov	r2, r4
 80023de:	4621      	mov	r1, r4
 80023e0:	202f      	movs	r0, #47	; 0x2f
 80023e2:	f004 f92f 	bl	8006644 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80023e6:	202f      	movs	r0, #47	; 0x2f
 80023e8:	f004 f95e 	bl	80066a8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80023ec:	4622      	mov	r2, r4
 80023ee:	2105      	movs	r1, #5
 80023f0:	2038      	movs	r0, #56	; 0x38
 80023f2:	f004 f927 	bl	8006644 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80023f6:	2038      	movs	r0, #56	; 0x38
 80023f8:	f004 f956 	bl	80066a8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80023fc:	4622      	mov	r2, r4
 80023fe:	2105      	movs	r1, #5
 8002400:	2039      	movs	r0, #57	; 0x39
 8002402:	f004 f91f 	bl	8006644 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002406:	2039      	movs	r0, #57	; 0x39
 8002408:	f004 f94e 	bl	80066a8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 800240c:	4622      	mov	r2, r4
 800240e:	2105      	movs	r1, #5
 8002410:	203c      	movs	r0, #60	; 0x3c
 8002412:	f004 f917 	bl	8006644 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8002416:	203c      	movs	r0, #60	; 0x3c
 8002418:	f004 f946 	bl	80066a8 <HAL_NVIC_EnableIRQ>
	ADC_ChannelConfTypeDef sConfig = { 0 };
 800241c:	4621      	mov	r1, r4
 800241e:	221c      	movs	r2, #28
 8002420:	4630      	mov	r0, r6
	ADC_MultiModeTypeDef multimode = { 0 };
 8002422:	9433      	str	r4, [sp, #204]	; 0xcc
 8002424:	e9cd 4431 	strd	r4, r4, [sp, #196]	; 0xc4
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002428:	f010 fecb 	bl	80131c2 <memset>
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800242c:	4a65      	ldr	r2, [pc, #404]	; (80025c4 <main+0x3c0>)
 800242e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8002432:	4628      	mov	r0, r5
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002434:	f8c5 a010 	str.w	sl, [r5, #16]
	hadc1.Init.NbrOfConversion = 4;
 8002438:	f8c5 a018 	str.w	sl, [r5, #24]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 800243c:	752c      	strb	r4, [r5, #20]
	hadc1.Init.ContinuousConvMode = ENABLE;
 800243e:	756f      	strb	r7, [r5, #21]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002440:	772c      	strb	r4, [r5, #28]
	hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002442:	636c      	str	r4, [r5, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 8002444:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8002448:	e9c5 2300 	strd	r2, r3, [r5]
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800244c:	e9c5 4702 	strd	r4, r7, [r5, #8]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002450:	e9c5 4409 	strd	r4, r4, [r5, #36]	; 0x24
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002454:	e9c5 440b 	strd	r4, r4, [r5, #44]	; 0x2c
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8002458:	f003 ff30 	bl	80062bc <HAL_ADC_Init>
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 800245c:	4641      	mov	r1, r8
 800245e:	4628      	mov	r0, r5
	multimode.Mode = ADC_MODE_INDEPENDENT;
 8002460:	9431      	str	r4, [sp, #196]	; 0xc4
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 8002462:	f004 f83f 	bl	80064e4 <HAL_ADCEx_MultiModeConfigChannel>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002466:	2306      	movs	r3, #6
 8002468:	4957      	ldr	r1, [pc, #348]	; (80025c8 <main+0x3c4>)
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800246a:	4628      	mov	r0, r5
	sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 800246c:	9337      	str	r3, [sp, #220]	; 0xdc
	sConfig.Offset = 0;
 800246e:	943a      	str	r4, [sp, #232]	; 0xe8
	sConfig.OffsetSignedSaturation = DISABLE;
 8002470:	f88d 40ed 	strb.w	r4, [sp, #237]	; 0xed
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002474:	e9cd 1335 	strd	r1, r3, [sp, #212]	; 0xd4
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002478:	f240 73ff 	movw	r3, #2047	; 0x7ff
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800247c:	4631      	mov	r1, r6
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800247e:	e9cd 3a38 	strd	r3, sl, [sp, #224]	; 0xe0
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002482:	f003 fae3 	bl	8005a4c <HAL_ADC_ConfigChannel>
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8002486:	f04f 0a0c 	mov.w	sl, #12
 800248a:	4b50      	ldr	r3, [pc, #320]	; (80025cc <main+0x3c8>)
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800248c:	4631      	mov	r1, r6
 800248e:	4628      	mov	r0, r5
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8002490:	e9cd 3a35 	strd	r3, sl, [sp, #212]	; 0xd4
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002494:	f003 fada 	bl	8005a4c <HAL_ADC_ConfigChannel>
	sConfig.Rank = ADC_REGULAR_RANK_3;
 8002498:	2312      	movs	r3, #18
 800249a:	484d      	ldr	r0, [pc, #308]	; (80025d0 <main+0x3cc>)
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800249c:	4631      	mov	r1, r6
	sConfig.Rank = ADC_REGULAR_RANK_3;
 800249e:	e9cd 0335 	strd	r0, r3, [sp, #212]	; 0xd4
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80024a2:	4628      	mov	r0, r5
 80024a4:	f003 fad2 	bl	8005a4c <HAL_ADC_ConfigChannel>
	sConfig.Rank = ADC_REGULAR_RANK_4;
 80024a8:	f8df c14c 	ldr.w	ip, [pc, #332]	; 80025f8 <main+0x3f4>
 80024ac:	2318      	movs	r3, #24
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80024ae:	4631      	mov	r1, r6
 80024b0:	4628      	mov	r0, r5
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80024b2:	2507      	movs	r5, #7
	sConfig.Rank = ADC_REGULAR_RANK_4;
 80024b4:	e9cd c335 	strd	ip, r3, [sp, #212]	; 0xd4
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80024b8:	f003 fac8 	bl	8005a4c <HAL_ADC_ConfigChannel>
	hsd1.Instance = SDMMC1;
 80024bc:	4b45      	ldr	r3, [pc, #276]	; (80025d4 <main+0x3d0>)
 80024be:	4a46      	ldr	r2, [pc, #280]	; (80025d8 <main+0x3d4>)
	hspi1.Instance = SPI1;
 80024c0:	4846      	ldr	r0, [pc, #280]	; (80025dc <main+0x3d8>)
	hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80024c2:	609c      	str	r4, [r3, #8]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80024c4:	f8c0 b018 	str.w	fp, [r0, #24]
	hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80024c8:	e9c3 2400 	strd	r2, r4, [r3]
	hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80024cc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
	hsd1.Init.TranceiverPresent = SDMMC_TRANSCEIVER_NOT_PRESENT;
 80024d0:	e9c3 4705 	strd	r4, r7, [r3, #20]
	hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80024d4:	e9c3 2403 	strd	r2, r4, [r3, #12]
	hspi1.Instance = SPI1;
 80024d8:	4b41      	ldr	r3, [pc, #260]	; (80025e0 <main+0x3dc>)
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80024da:	e9c0 9502 	strd	r9, r5, [r0, #8]
	hspi1.Init.Mode = SPI_MODE_SLAVE;
 80024de:	e9c0 3400 	strd	r3, r4, [r0]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024e2:	e9c0 4404 	strd	r4, r4, [r0, #16]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80024e6:	e9c0 4408 	strd	r4, r4, [r0, #32]
	hspi1.Init.CRCPolynomial = 0x0;
 80024ea:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
	hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80024ee:	e9c0 440d 	strd	r4, r4, [r0, #52]	; 0x34
	hspi1.Init.TxCRCInitializationPattern =
 80024f2:	e9c0 440f 	strd	r4, r4, [r0, #60]	; 0x3c
	hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80024f6:	e9c0 4411 	strd	r4, r4, [r0, #68]	; 0x44
	hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80024fa:	e9c0 4413 	strd	r4, r4, [r0, #76]	; 0x4c
	hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80024fe:	e9c0 4415 	strd	r4, r4, [r0, #84]	; 0x54
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8002502:	f008 fc0b 	bl	800ad1c <HAL_SPI_Init>
	hspi2.Instance = SPI2;
 8002506:	4837      	ldr	r0, [pc, #220]	; (80025e4 <main+0x3e0>)
 8002508:	4a37      	ldr	r2, [pc, #220]	; (80025e8 <main+0x3e4>)
	hspi2.Init.NSS = SPI_NSS_SOFT;
 800250a:	f8c0 b018 	str.w	fp, [r0, #24]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800250e:	e9c0 9502 	strd	r9, r5, [r0, #8]
	hspi2.Init.Mode = SPI_MODE_SLAVE;
 8002512:	e9c0 2400 	strd	r2, r4, [r0]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002516:	e9c0 4404 	strd	r4, r4, [r0, #16]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800251a:	e9c0 4408 	strd	r4, r4, [r0, #32]
	hspi2.Init.CRCPolynomial = 0x0;
 800251e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
	hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002522:	e9c0 440d 	strd	r4, r4, [r0, #52]	; 0x34
	hspi2.Init.TxCRCInitializationPattern =
 8002526:	e9c0 440f 	strd	r4, r4, [r0, #60]	; 0x3c
	hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800252a:	e9c0 4411 	strd	r4, r4, [r0, #68]	; 0x44
	hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800252e:	e9c0 4413 	strd	r4, r4, [r0, #76]	; 0x4c
	hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002532:	e9c0 4415 	strd	r4, r4, [r0, #84]	; 0x54
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8002536:	f008 fbf1 	bl	800ad1c <HAL_SPI_Init>
	hspi3.Instance = SPI3;
 800253a:	482c      	ldr	r0, [pc, #176]	; (80025ec <main+0x3e8>)
 800253c:	4a2c      	ldr	r2, [pc, #176]	; (80025f0 <main+0x3ec>)
	hspi3.Init.NSS = SPI_NSS_SOFT;
 800253e:	f8c0 b018 	str.w	fp, [r0, #24]
	huart4.Init.BaudRate = 115200;
 8002542:	f44f 3be1 	mov.w	fp, #115200	; 0x1c200
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002546:	e9c0 9502 	strd	r9, r5, [r0, #8]
	huart4.Instance = UART4;
 800254a:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 80025fc <main+0x3f8>
	hspi3.Init.Mode = SPI_MODE_SLAVE;
 800254e:	e9c0 2400 	strd	r2, r4, [r0]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002552:	e9c0 4404 	strd	r4, r4, [r0, #16]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002556:	e9c0 4408 	strd	r4, r4, [r0, #32]
	hspi3.Init.CRCPolynomial = 0x0;
 800255a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
	hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800255e:	e9c0 440d 	strd	r4, r4, [r0, #52]	; 0x34
	hspi3.Init.TxCRCInitializationPattern =
 8002562:	e9c0 440f 	strd	r4, r4, [r0, #60]	; 0x3c
	hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002566:	e9c0 4411 	strd	r4, r4, [r0, #68]	; 0x44
	hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800256a:	e9c0 4413 	strd	r4, r4, [r0, #76]	; 0x4c
	hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800256e:	e9c0 4415 	strd	r4, r4, [r0, #84]	; 0x54
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 8002572:	f008 fbd3 	bl	800ad1c <HAL_SPI_Init>
	huart4.Init.BaudRate = 115200;
 8002576:	4a1f      	ldr	r2, [pc, #124]	; (80025f4 <main+0x3f0>)
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 8002578:	4648      	mov	r0, r9
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800257a:	f8c9 4028 	str.w	r4, [r9, #40]	; 0x28
	huart4.Init.BaudRate = 115200;
 800257e:	e9c9 2b00 	strd	r2, fp, [r9]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8002582:	e9c9 4a04 	strd	r4, sl, [r9, #16]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8002586:	e9c9 4402 	strd	r4, r4, [r9, #8]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800258a:	e9c9 4406 	strd	r4, r4, [r9, #24]
	huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800258e:	e9c9 4408 	strd	r4, r4, [r9, #32]
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 8002592:	f009 fe8a 	bl	800c2aa <HAL_UART_Init>
	if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8)
 8002596:	4621      	mov	r1, r4
 8002598:	4648      	mov	r0, r9
 800259a:	f009 ff08 	bl	800c3ae <HAL_UARTEx_SetTxFifoThreshold>
	if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8)
 800259e:	4621      	mov	r1, r4
 80025a0:	4648      	mov	r0, r9
 80025a2:	e02d      	b.n	8002600 <main+0x3fc>
 80025a4:	58024400 	.word	0x58024400
 80025a8:	24000224 	.word	0x24000224
 80025ac:	24000234 	.word	0x24000234
 80025b0:	58020400 	.word	0x58020400
 80025b4:	58021000 	.word	0x58021000
 80025b8:	58020c00 	.word	0x58020c00
 80025bc:	58020800 	.word	0x58020800
 80025c0:	2400e188 	.word	0x2400e188
 80025c4:	40022000 	.word	0x40022000
 80025c8:	21800100 	.word	0x21800100
 80025cc:	25b00200 	.word	0x25b00200
 80025d0:	2a000400 	.word	0x2a000400
 80025d4:	2400bf78 	.word	0x2400bf78
 80025d8:	52007000 	.word	0x52007000
 80025dc:	2401a704 	.word	0x2401a704
 80025e0:	40013000 	.word	0x40013000
 80025e4:	24009bac 	.word	0x24009bac
 80025e8:	40003800 	.word	0x40003800
 80025ec:	2400e0f0 	.word	0x2400e0f0
 80025f0:	40003c00 	.word	0x40003c00
 80025f4:	40004c00 	.word	0x40004c00
 80025f8:	2e300800 	.word	0x2e300800
 80025fc:	2401a674 	.word	0x2401a674
 8002600:	f009 fef9 	bl	800c3f6 <HAL_UARTEx_SetRxFifoThreshold>
	if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK) {
 8002604:	4648      	mov	r0, r9
	huart7.Instance = UART7;
 8002606:	f8df 93f0 	ldr.w	r9, [pc, #1008]	; 80029f8 <main+0x7f4>
	if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK) {
 800260a:	f009 feb5 	bl	800c378 <HAL_UARTEx_DisableFifoMode>
	huart7.Instance = UART7;
 800260e:	4aca      	ldr	r2, [pc, #808]	; (8002938 <main+0x734>)
	if (HAL_UART_Init(&huart7) != HAL_OK) {
 8002610:	4648      	mov	r0, r9
	huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002612:	f8c9 4028 	str.w	r4, [r9, #40]	; 0x28
	huart7.Init.BaudRate = 115200;
 8002616:	e9c9 2b00 	strd	r2, fp, [r9]
	huart7.Init.Mode = UART_MODE_TX_RX;
 800261a:	e9c9 4a04 	strd	r4, sl, [r9, #16]
	huart7.Init.StopBits = UART_STOPBITS_1;
 800261e:	e9c9 4402 	strd	r4, r4, [r9, #8]
	huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8002622:	e9c9 4406 	strd	r4, r4, [r9, #24]
	huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002626:	e9c9 4408 	strd	r4, r4, [r9, #32]
	if (HAL_UART_Init(&huart7) != HAL_OK) {
 800262a:	f009 fe3e 	bl	800c2aa <HAL_UART_Init>
	if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8)
 800262e:	4621      	mov	r1, r4
 8002630:	4648      	mov	r0, r9
 8002632:	f009 febc 	bl	800c3ae <HAL_UARTEx_SetTxFifoThreshold>
	if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8)
 8002636:	4621      	mov	r1, r4
 8002638:	4648      	mov	r0, r9
 800263a:	f009 fedc 	bl	800c3f6 <HAL_UARTEx_SetRxFifoThreshold>
	if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK) {
 800263e:	4648      	mov	r0, r9
	huart1.Instance = USART1;
 8002640:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 80029fc <main+0x7f8>
	if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK) {
 8002644:	f009 fe98 	bl	800c378 <HAL_UARTEx_DisableFifoMode>
	huart1.Instance = USART1;
 8002648:	4abc      	ldr	r2, [pc, #752]	; (800293c <main+0x738>)
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 800264a:	4648      	mov	r0, r9
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800264c:	f8c9 4028 	str.w	r4, [r9, #40]	; 0x28
	huart1.Init.BaudRate = 115200;
 8002650:	e9c9 2b00 	strd	r2, fp, [r9]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002654:	e9c9 4a04 	strd	r4, sl, [r9, #16]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002658:	e9c9 4402 	strd	r4, r4, [r9, #8]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800265c:	e9c9 4406 	strd	r4, r4, [r9, #24]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002660:	e9c9 4408 	strd	r4, r4, [r9, #32]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8002664:	f009 fe21 	bl	800c2aa <HAL_UART_Init>
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8)
 8002668:	4621      	mov	r1, r4
 800266a:	4648      	mov	r0, r9
 800266c:	f009 fe9f 	bl	800c3ae <HAL_UARTEx_SetTxFifoThreshold>
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8)
 8002670:	4621      	mov	r1, r4
 8002672:	4648      	mov	r0, r9
 8002674:	f009 febf 	bl	800c3f6 <HAL_UARTEx_SetRxFifoThreshold>
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) {
 8002678:	4648      	mov	r0, r9
	huart2.Instance = USART2;
 800267a:	f8df 9384 	ldr.w	r9, [pc, #900]	; 8002a00 <main+0x7fc>
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) {
 800267e:	f009 fe7b 	bl	800c378 <HAL_UARTEx_DisableFifoMode>
	huart2.Instance = USART2;
 8002682:	4aaf      	ldr	r2, [pc, #700]	; (8002940 <main+0x73c>)
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8002684:	4648      	mov	r0, r9
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002686:	f8c9 4028 	str.w	r4, [r9, #40]	; 0x28
	huart2.Init.BaudRate = 115200;
 800268a:	e9c9 2b00 	strd	r2, fp, [r9]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800268e:	e9c9 4a04 	strd	r4, sl, [r9, #16]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002692:	e9c9 4402 	strd	r4, r4, [r9, #8]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002696:	e9c9 4406 	strd	r4, r4, [r9, #24]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800269a:	e9c9 4408 	strd	r4, r4, [r9, #32]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800269e:	f009 fe04 	bl	800c2aa <HAL_UART_Init>
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8)
 80026a2:	4621      	mov	r1, r4
 80026a4:	4648      	mov	r0, r9
 80026a6:	f009 fe82 	bl	800c3ae <HAL_UARTEx_SetTxFifoThreshold>
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8)
 80026aa:	4621      	mov	r1, r4
 80026ac:	4648      	mov	r0, r9
 80026ae:	f009 fea2 	bl	800c3f6 <HAL_UARTEx_SetRxFifoThreshold>
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK) {
 80026b2:	4648      	mov	r0, r9
	huart3.Instance = USART3;
 80026b4:	f8df 934c 	ldr.w	r9, [pc, #844]	; 8002a04 <main+0x800>
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK) {
 80026b8:	f009 fe5e 	bl	800c378 <HAL_UARTEx_DisableFifoMode>
	huart3.Instance = USART3;
 80026bc:	4aa1      	ldr	r2, [pc, #644]	; (8002944 <main+0x740>)
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 80026be:	4648      	mov	r0, r9
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026c0:	f8c9 4028 	str.w	r4, [r9, #40]	; 0x28
	huart3.Init.BaudRate = 115200;
 80026c4:	e9c9 2b00 	strd	r2, fp, [r9]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80026c8:	e9c9 4a04 	strd	r4, sl, [r9, #16]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80026cc:	e9c9 4402 	strd	r4, r4, [r9, #8]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80026d0:	e9c9 4406 	strd	r4, r4, [r9, #24]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80026d4:	e9c9 4408 	strd	r4, r4, [r9, #32]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 80026d8:	f009 fde7 	bl	800c2aa <HAL_UART_Init>
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8)
 80026dc:	4621      	mov	r1, r4
 80026de:	4648      	mov	r0, r9
	command_mutex_only = osMutexNew(&command_mutex_attr);
 80026e0:	f8df b324 	ldr.w	fp, [pc, #804]	; 8002a08 <main+0x804>
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8)
 80026e4:	f009 fe63 	bl	800c3ae <HAL_UARTEx_SetTxFifoThreshold>
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8)
 80026e8:	4621      	mov	r1, r4
 80026ea:	4648      	mov	r0, r9
	gps_mutex_only = osMutexNew(&gps_mutex_attr);
 80026ec:	f8df a31c 	ldr.w	sl, [pc, #796]	; 8002a0c <main+0x808>
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8)
 80026f0:	f009 fe81 	bl	800c3f6 <HAL_UARTEx_SetRxFifoThreshold>
	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK) {
 80026f4:	4648      	mov	r0, r9
 80026f6:	f009 fe3f 	bl	800c378 <HAL_UARTEx_DisableFifoMode>
	hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80026fa:	f04f 5900 	mov.w	r9, #536870912	; 0x20000000
	MX_FATFS_Init();
 80026fe:	f00a fef3 	bl	800d4e8 <MX_FATFS_Init>
	hspi4.Init.Mode = SPI_MODE_MASTER;
 8002702:	f8df e30c 	ldr.w	lr, [pc, #780]	; 8002a10 <main+0x80c>
	hspi4.Instance = SPI4;
 8002706:	4890      	ldr	r0, [pc, #576]	; (8002948 <main+0x744>)
	hspi4.Init.Mode = SPI_MODE_MASTER;
 8002708:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800270c:	e9c0 e300 	strd	lr, r3, [r0]
	hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002710:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002714:	e9c0 9306 	strd	r9, r3, [r0, #24]
	hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002718:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800271c:	e9c0 4502 	strd	r4, r5, [r0, #8]
	const osMutexAttr_t sb1_mutex_attr = { "sb1_mutex_only", // human readable mutex name
 8002720:	4d8a      	ldr	r5, [pc, #552]	; (800294c <main+0x748>)
	hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002722:	e9c0 340d 	strd	r3, r4, [r0, #52]	; 0x34
	hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002726:	e9c0 4404 	strd	r4, r4, [r0, #16]
	hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800272a:	e9c0 4408 	strd	r4, r4, [r0, #32]
	hspi4.Init.CRCPolynomial = 0x0;
 800272e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
	hspi4.Init.TxCRCInitializationPattern =
 8002732:	e9c0 440f 	strd	r4, r4, [r0, #60]	; 0x3c
	hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002736:	e9c0 4411 	strd	r4, r4, [r0, #68]	; 0x44
	hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800273a:	e9c0 4413 	strd	r4, r4, [r0, #76]	; 0x4c
	hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800273e:	e9c0 4415 	strd	r4, r4, [r0, #84]	; 0x54
	if (HAL_SPI_Init(&hspi4) != HAL_OK) {
 8002742:	f008 faeb 	bl	800ad1c <HAL_SPI_Init>
	MX_USB_DEVICE_Init();
 8002746:	f010 fad9 	bl	8012cfc <MX_USB_DEVICE_Init>
	vTraceEnable(TRC_START);
 800274a:	4638      	mov	r0, r7
 800274c:	f002 f904 	bl	8004958 <vTraceEnable>
	osKernelInitialize();
 8002750:	f00d f998 	bl	800fa84 <osKernelInitialize>
	const osMutexAttr_t sb1_mutex_attr = { "sb1_mutex_only", // human readable mutex name
 8002754:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
 8002758:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800275c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	sb1_mutex_only = osMutexNew(&sb1_mutex_attr);
 8002760:	4660      	mov	r0, ip
 8002762:	f00d fa85 	bl	800fc70 <osMutexNew>
 8002766:	4b7a      	ldr	r3, [pc, #488]	; (8002950 <main+0x74c>)
	const osMutexAttr_t sb2_mutex_attr = { "sb2_mutex_only", // human readable mutex name
 8002768:	f10d 0c34 	add.w	ip, sp, #52	; 0x34
	sb1_mutex_only = osMutexNew(&sb1_mutex_attr);
 800276c:	6018      	str	r0, [r3, #0]
	const osMutexAttr_t sb2_mutex_attr = { "sb2_mutex_only", // human readable mutex name
 800276e:	f105 0310 	add.w	r3, r5, #16
 8002772:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002774:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	sb2_mutex_only = osMutexNew(&sb2_mutex_attr);
 8002778:	4660      	mov	r0, ip
 800277a:	f00d fa79 	bl	800fc70 <osMutexNew>
 800277e:	4a75      	ldr	r2, [pc, #468]	; (8002954 <main+0x750>)
	const osMutexAttr_t sb3_mutex_attr = { "sb3_mutex_only", // human readable mutex name
 8002780:	f105 0320 	add.w	r3, r5, #32
 8002784:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
	sb2_mutex_only = osMutexNew(&sb2_mutex_attr);
 8002788:	6010      	str	r0, [r2, #0]
	const osMutexAttr_t sb3_mutex_attr = { "sb3_mutex_only", // human readable mutex name
 800278a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800278c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	sb3_mutex_only = osMutexNew(&sb3_mutex_attr);
 8002790:	4660      	mov	r0, ip
 8002792:	f00d fa6d 	bl	800fc70 <osMutexNew>
 8002796:	4970      	ldr	r1, [pc, #448]	; (8002958 <main+0x754>)
	const osMutexAttr_t state_est_mutex_attr = { "state_est_mutex_only", // human readable mutex name
 8002798:	f105 0330 	add.w	r3, r5, #48	; 0x30
 800279c:	f10d 0c54 	add.w	ip, sp, #84	; 0x54
	sb3_mutex_only = osMutexNew(&sb3_mutex_attr);
 80027a0:	6008      	str	r0, [r1, #0]
	const osMutexAttr_t state_est_mutex_attr = { "state_est_mutex_only", // human readable mutex name
 80027a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027a4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	state_est_mutex_only = osMutexNew(&state_est_mutex_attr);
 80027a8:	4660      	mov	r0, ip
 80027aa:	f00d fa61 	bl	800fc70 <osMutexNew>
 80027ae:	4b6b      	ldr	r3, [pc, #428]	; (800295c <main+0x758>)
	const osMutexAttr_t controller_mutex_attr = { "controller_mutex_only", // human readable mutex name
 80027b0:	f10d 0c64 	add.w	ip, sp, #100	; 0x64
	state_est_mutex_only = osMutexNew(&state_est_mutex_attr);
 80027b4:	6018      	str	r0, [r3, #0]
	const osMutexAttr_t controller_mutex_attr = { "controller_mutex_only", // human readable mutex name
 80027b6:	f105 0340 	add.w	r3, r5, #64	; 0x40
 80027ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027bc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	controller_mutex_only = osMutexNew(&controller_mutex_attr);
 80027c0:	4660      	mov	r0, ip
 80027c2:	f00d fa55 	bl	800fc70 <osMutexNew>
 80027c6:	4a66      	ldr	r2, [pc, #408]	; (8002960 <main+0x75c>)
	const osMutexAttr_t fsm_mutex_attr = { "fsm_mutex_only", // human readable mutex name
 80027c8:	f105 0350 	add.w	r3, r5, #80	; 0x50
 80027cc:	f10d 0c74 	add.w	ip, sp, #116	; 0x74
	controller_mutex_only = osMutexNew(&controller_mutex_attr);
 80027d0:	6010      	str	r0, [r2, #0]
	const osMutexAttr_t fsm_mutex_attr = { "fsm_mutex_only", // human readable mutex name
 80027d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027d4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	fsm_mutex_only = osMutexNew(&fsm_mutex_attr);
 80027d8:	4660      	mov	r0, ip
 80027da:	f00d fa49 	bl	800fc70 <osMutexNew>
 80027de:	4961      	ldr	r1, [pc, #388]	; (8002964 <main+0x760>)
	const osMutexAttr_t environment_mutex_attr = { "environment_mutex_only", // human readable mutex name
 80027e0:	f105 0360 	add.w	r3, r5, #96	; 0x60
 80027e4:	f10d 0c84 	add.w	ip, sp, #132	; 0x84
	fsm_mutex_only = osMutexNew(&fsm_mutex_attr);
 80027e8:	6008      	str	r0, [r1, #0]
	const osMutexAttr_t environment_mutex_attr = { "environment_mutex_only", // human readable mutex name
 80027ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027ec:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	environment_mutex_only = osMutexNew(&environment_mutex_attr);
 80027f0:	4660      	mov	r0, ip
 80027f2:	f00d fa3d 	bl	800fc70 <osMutexNew>
 80027f6:	4b5c      	ldr	r3, [pc, #368]	; (8002968 <main+0x764>)
	const osMutexAttr_t usb_data_mutex_attr = { "usb_data_mutex_only", // human readable mutex name
 80027f8:	f10d 0c94 	add.w	ip, sp, #148	; 0x94
	environment_mutex_only = osMutexNew(&environment_mutex_attr);
 80027fc:	6018      	str	r0, [r3, #0]
	const osMutexAttr_t usb_data_mutex_attr = { "usb_data_mutex_only", // human readable mutex name
 80027fe:	f105 0370 	add.w	r3, r5, #112	; 0x70
 8002802:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002804:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	usb_data_mutex_only = osMutexNew(&usb_data_mutex_attr);
 8002808:	4660      	mov	r0, ip
 800280a:	f00d fa31 	bl	800fc70 <osMutexNew>
 800280e:	4a57      	ldr	r2, [pc, #348]	; (800296c <main+0x768>)
	const osMutexAttr_t command_mutex_attr = { "command_mutex_only", // human readable mutex name
 8002810:	f105 0380 	add.w	r3, r5, #128	; 0x80
 8002814:	f10d 0ca4 	add.w	ip, sp, #164	; 0xa4
	usb_data_mutex_only = osMutexNew(&usb_data_mutex_attr);
 8002818:	6010      	str	r0, [r2, #0]
	const osMutexAttr_t command_mutex_attr = { "command_mutex_only", // human readable mutex name
 800281a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800281c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	command_mutex_only = osMutexNew(&command_mutex_attr);
 8002820:	4660      	mov	r0, ip
 8002822:	f00d fa25 	bl	800fc70 <osMutexNew>
	const osMutexAttr_t gps_mutex_attr = { "gps_mutex_only", // human readable mutex name
 8002826:	f105 0390 	add.w	r3, r5, #144	; 0x90
 800282a:	f10d 0cb4 	add.w	ip, sp, #180	; 0xb4
	command_mutex_only = osMutexNew(&command_mutex_attr);
 800282e:	f8cb 0000 	str.w	r0, [fp]
	const osMutexAttr_t gps_mutex_attr = { "gps_mutex_only", // human readable mutex name
 8002832:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002834:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	gps_mutex_only = osMutexNew(&gps_mutex_attr);
 8002838:	4660      	mov	r0, ip
 800283a:	f00d fa19 	bl	800fc70 <osMutexNew>
	const osMutexAttr_t battery_mutex_attr = { "battery_mutex_only", // human readable mutex name
 800283e:	f105 03a0 	add.w	r3, r5, #160	; 0xa0
	gps_mutex_only = osMutexNew(&gps_mutex_attr);
 8002842:	f8ca 0000 	str.w	r0, [sl]
	const osMutexAttr_t motor_mutex_attr = { "motor_mutex_only", // human readable mutex name
 8002846:	35b0      	adds	r5, #176	; 0xb0
	const osMutexAttr_t battery_mutex_attr = { "battery_mutex_only", // human readable mutex name
 8002848:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800284a:	e888 000f 	stmia.w	r8, {r0, r1, r2, r3}
	battery_mutex_only = osMutexNew(&battery_mutex_attr);
 800284e:	4640      	mov	r0, r8
 8002850:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002a14 <main+0x810>
 8002854:	f00d fa0c 	bl	800fc70 <osMutexNew>
 8002858:	f8c8 0000 	str.w	r0, [r8]
	const osMutexAttr_t motor_mutex_attr = { "motor_mutex_only", // human readable mutex name
 800285c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002860:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	motor_mutex_only = osMutexNew(&motor_mutex_attr);
 8002864:	4630      	mov	r0, r6
	env_mutex.mutex = environment_mutex_only;
 8002866:	4d40      	ldr	r5, [pc, #256]	; (8002968 <main+0x764>)
	motor_mutex_only = osMutexNew(&motor_mutex_attr);
 8002868:	f00d fa02 	bl	800fc70 <osMutexNew>
 800286c:	4b40      	ldr	r3, [pc, #256]	; (8002970 <main+0x76c>)
	sb3_mutex.mutex = sb3_mutex_only;
 800286e:	493a      	ldr	r1, [pc, #232]	; (8002958 <main+0x754>)
	motor_mutex_only = osMutexNew(&motor_mutex_attr);
 8002870:	6018      	str	r0, [r3, #0]
	sb1_mutex.mutex = sb1_mutex_only;
 8002872:	4b37      	ldr	r3, [pc, #220]	; (8002950 <main+0x74c>)
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	4b3f      	ldr	r3, [pc, #252]	; (8002974 <main+0x770>)
 8002878:	601a      	str	r2, [r3, #0]
	sb2_mutex.mutex = sb2_mutex_only;
 800287a:	4a36      	ldr	r2, [pc, #216]	; (8002954 <main+0x750>)
 800287c:	4b3e      	ldr	r3, [pc, #248]	; (8002978 <main+0x774>)
 800287e:	6812      	ldr	r2, [r2, #0]
 8002880:	601a      	str	r2, [r3, #0]
	sb3_mutex.mutex = sb3_mutex_only;
 8002882:	680a      	ldr	r2, [r1, #0]
 8002884:	4b3d      	ldr	r3, [pc, #244]	; (800297c <main+0x778>)
	fsm_mutex.mutex = fsm_mutex_only;
 8002886:	4937      	ldr	r1, [pc, #220]	; (8002964 <main+0x760>)
	sb3_mutex.mutex = sb3_mutex_only;
 8002888:	601a      	str	r2, [r3, #0]
	env_mutex.mutex = environment_mutex_only;
 800288a:	682a      	ldr	r2, [r5, #0]
 800288c:	4b3c      	ldr	r3, [pc, #240]	; (8002980 <main+0x77c>)
 800288e:	601a      	str	r2, [r3, #0]
	fsm_mutex.mutex = fsm_mutex_only;
 8002890:	680a      	ldr	r2, [r1, #0]
	log_queue = osMessageQueueNew(LOG_QUEUE_SIZE, sizeof(log_entry_t), NULL);
 8002892:	2196      	movs	r1, #150	; 0x96
	fsm_mutex.mutex = fsm_mutex_only;
 8002894:	4b3b      	ldr	r3, [pc, #236]	; (8002984 <main+0x780>)
 8002896:	601a      	str	r2, [r3, #0]
	controller_mutex.mutex = controller_mutex_only;
 8002898:	4a31      	ldr	r2, [pc, #196]	; (8002960 <main+0x75c>)
 800289a:	4b3b      	ldr	r3, [pc, #236]	; (8002988 <main+0x784>)
 800289c:	6812      	ldr	r2, [r2, #0]
 800289e:	601a      	str	r2, [r3, #0]
	state_est_mutex.mutex = state_est_mutex_only;
 80028a0:	4b2e      	ldr	r3, [pc, #184]	; (800295c <main+0x758>)
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	4b39      	ldr	r3, [pc, #228]	; (800298c <main+0x788>)
 80028a6:	601a      	str	r2, [r3, #0]
	usb_data_mutex.mutex = usb_data_mutex_only;
 80028a8:	4a30      	ldr	r2, [pc, #192]	; (800296c <main+0x768>)
 80028aa:	4b39      	ldr	r3, [pc, #228]	; (8002990 <main+0x78c>)
 80028ac:	6812      	ldr	r2, [r2, #0]
 80028ae:	601a      	str	r2, [r3, #0]
	command_mutex.mutex = command_mutex_only;
 80028b0:	f8db 2000 	ldr.w	r2, [fp]
 80028b4:	4b37      	ldr	r3, [pc, #220]	; (8002994 <main+0x790>)
 80028b6:	601a      	str	r2, [r3, #0]
	gps_mutex.mutex = gps_mutex_only;
 80028b8:	f8da 2000 	ldr.w	r2, [sl]
 80028bc:	4b36      	ldr	r3, [pc, #216]	; (8002998 <main+0x794>)
 80028be:	601a      	str	r2, [r3, #0]
	battery_mutex.mutex = battery_mutex_only;
 80028c0:	f8d8 2000 	ldr.w	r2, [r8]
 80028c4:	4b35      	ldr	r3, [pc, #212]	; (800299c <main+0x798>)
 80028c6:	601a      	str	r2, [r3, #0]
	global_telemetry_command = IDLE_COMMAND;
 80028c8:	229b      	movs	r2, #155	; 0x9b
	motor_mutex.mutex = motor_mutex_only;
 80028ca:	4b35      	ldr	r3, [pc, #212]	; (80029a0 <main+0x79c>)
 80028cc:	6018      	str	r0, [r3, #0]
	log_queue = osMessageQueueNew(LOG_QUEUE_SIZE, sizeof(log_entry_t), NULL);
 80028ce:	2080      	movs	r0, #128	; 0x80
	global_flight_phase_detection.flight_phase = IDLE;
 80028d0:	4b34      	ldr	r3, [pc, #208]	; (80029a4 <main+0x7a0>)
 80028d2:	701f      	strb	r7, [r3, #0]
	global_flight_phase_detection.mach_regime = SUBSONIC;
 80028d4:	705f      	strb	r7, [r3, #1]
	global_telemetry_command = IDLE_COMMAND;
 80028d6:	4b34      	ldr	r3, [pc, #208]	; (80029a8 <main+0x7a4>)
 80028d8:	701a      	strb	r2, [r3, #0]
	log_queue = osMessageQueueNew(LOG_QUEUE_SIZE, sizeof(log_entry_t), NULL);
 80028da:	4622      	mov	r2, r4
 80028dc:	f00d fb4e 	bl	800ff7c <osMessageQueueNew>
 80028e0:	4b32      	ldr	r3, [pc, #200]	; (80029ac <main+0x7a8>)
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 80028e2:	4a33      	ldr	r2, [pc, #204]	; (80029b0 <main+0x7ac>)
 80028e4:	4621      	mov	r1, r4
	log_queue = osMessageQueueNew(LOG_QUEUE_SIZE, sizeof(log_entry_t), NULL);
 80028e6:	6018      	str	r0, [r3, #0]
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 80028e8:	4832      	ldr	r0, [pc, #200]	; (80029b4 <main+0x7b0>)
 80028ea:	f00d f92d 	bl	800fb48 <osThreadNew>
 80028ee:	4b32      	ldr	r3, [pc, #200]	; (80029b8 <main+0x7b4>)
	task_state_estHandle = osThreadNew(vTaskStateEst, NULL,
 80028f0:	4a32      	ldr	r2, [pc, #200]	; (80029bc <main+0x7b8>)
 80028f2:	4621      	mov	r1, r4
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 80028f4:	6018      	str	r0, [r3, #0]
	task_state_estHandle = osThreadNew(vTaskStateEst, NULL,
 80028f6:	4832      	ldr	r0, [pc, #200]	; (80029c0 <main+0x7bc>)
 80028f8:	f00d f926 	bl	800fb48 <osThreadNew>
 80028fc:	4b31      	ldr	r3, [pc, #196]	; (80029c4 <main+0x7c0>)
	task_controllerHandle = osThreadNew(vTaskController, NULL,
 80028fe:	4a32      	ldr	r2, [pc, #200]	; (80029c8 <main+0x7c4>)
 8002900:	4621      	mov	r1, r4
	task_state_estHandle = osThreadNew(vTaskStateEst, NULL,
 8002902:	6018      	str	r0, [r3, #0]
	task_controllerHandle = osThreadNew(vTaskController, NULL,
 8002904:	4831      	ldr	r0, [pc, #196]	; (80029cc <main+0x7c8>)
 8002906:	f00d f91f 	bl	800fb48 <osThreadNew>
 800290a:	4b31      	ldr	r3, [pc, #196]	; (80029d0 <main+0x7cc>)
	task_sens_readHandle = osThreadNew(vTaskSensRead, NULL,
 800290c:	4a31      	ldr	r2, [pc, #196]	; (80029d4 <main+0x7d0>)
 800290e:	4621      	mov	r1, r4
	task_controllerHandle = osThreadNew(vTaskController, NULL,
 8002910:	6018      	str	r0, [r3, #0]
	task_sens_readHandle = osThreadNew(vTaskSensRead, NULL,
 8002912:	4831      	ldr	r0, [pc, #196]	; (80029d8 <main+0x7d4>)
 8002914:	f00d f918 	bl	800fb48 <osThreadNew>
 8002918:	4b30      	ldr	r3, [pc, #192]	; (80029dc <main+0x7d8>)
	task_sd_cardHandle = osThreadNew(vTaskSdCard, NULL,
 800291a:	4a31      	ldr	r2, [pc, #196]	; (80029e0 <main+0x7dc>)
 800291c:	4621      	mov	r1, r4
	task_sens_readHandle = osThreadNew(vTaskSensRead, NULL,
 800291e:	6018      	str	r0, [r3, #0]
	task_sd_cardHandle = osThreadNew(vTaskSdCard, NULL,
 8002920:	4830      	ldr	r0, [pc, #192]	; (80029e4 <main+0x7e0>)
 8002922:	f00d f911 	bl	800fb48 <osThreadNew>
 8002926:	4b30      	ldr	r3, [pc, #192]	; (80029e8 <main+0x7e4>)
	task_motor_contHandle = osThreadNew(vTaskMotorCont, NULL,
 8002928:	4a30      	ldr	r2, [pc, #192]	; (80029ec <main+0x7e8>)
 800292a:	4621      	mov	r1, r4
	task_sd_cardHandle = osThreadNew(vTaskSdCard, NULL,
 800292c:	6018      	str	r0, [r3, #0]
	task_motor_contHandle = osThreadNew(vTaskMotorCont, NULL,
 800292e:	4830      	ldr	r0, [pc, #192]	; (80029f0 <main+0x7ec>)
 8002930:	f00d f90a 	bl	800fb48 <osThreadNew>
 8002934:	4b2f      	ldr	r3, [pc, #188]	; (80029f4 <main+0x7f0>)
 8002936:	e06f      	b.n	8002a18 <main+0x814>
 8002938:	40007800 	.word	0x40007800
 800293c:	40011000 	.word	0x40011000
 8002940:	40004400 	.word	0x40004400
 8002944:	40004800 	.word	0x40004800
 8002948:	24012468 	.word	0x24012468
 800294c:	08014edc 	.word	0x08014edc
 8002950:	2401256c 	.word	0x2401256c
 8002954:	2401c790 	.word	0x2401c790
 8002958:	2400c05c 	.word	0x2400c05c
 800295c:	24012454 	.word	0x24012454
 8002960:	2401e9bc 	.word	0x2401e9bc
 8002964:	24012568 	.word	0x24012568
 8002968:	2401245c 	.word	0x2401245c
 800296c:	2400bff8 	.word	0x2400bff8
 8002970:	24014570 	.word	0x24014570
 8002974:	240102e4 	.word	0x240102e4
 8002978:	2401ea40 	.word	0x2401ea40
 800297c:	24012460 	.word	0x24012460
 8002980:	2400c0e4 	.word	0x2400c0e4
 8002984:	24009ba4 	.word	0x24009ba4
 8002988:	2400e178 	.word	0x2400e178
 800298c:	24016578 	.word	0x24016578
 8002990:	2400be98 	.word	0x2400be98
 8002994:	2400c0dc 	.word	0x2400c0dc
 8002998:	2401a60c 	.word	0x2401a60c
 800299c:	24009c34 	.word	0x24009c34
 80029a0:	24009d40 	.word	0x24009d40
 80029a4:	24000234 	.word	0x24000234
 80029a8:	240165a4 	.word	0x240165a4
 80029ac:	2401a78c 	.word	0x2401a78c
 80029b0:	08015070 	.word	0x08015070
 80029b4:	080020f1 	.word	0x080020f1
 80029b8:	24009b28 	.word	0x24009b28
 80029bc:	08015320 	.word	0x08015320
 80029c0:	08004301 	.word	0x08004301
 80029c4:	2400e268 	.word	0x2400e268
 80029c8:	08015224 	.word	0x08015224
 80029cc:	0800368d 	.word	0x0800368d
 80029d0:	2401ea3c 	.word	0x2401ea3c
 80029d4:	080152fc 	.word	0x080152fc
 80029d8:	080041c5 	.word	0x080041c5
 80029dc:	2400c0ec 	.word	0x2400c0ec
 80029e0:	080152d8 	.word	0x080152d8
 80029e4:	08003e1d 	.word	0x08003e1d
 80029e8:	24009e34 	.word	0x24009e34
 80029ec:	08015290 	.word	0x08015290
 80029f0:	08003ad1 	.word	0x08003ad1
 80029f4:	2400e264 	.word	0x2400e264
 80029f8:	24009c3c 	.word	0x24009c3c
 80029fc:	24010350 	.word	0x24010350
 8002a00:	2401c7f4 	.word	0x2401c7f4
 8002a04:	24009d48 	.word	0x24009d48
 8002a08:	2400c0d8 	.word	0x2400c0d8
 8002a0c:	24016574 	.word	0x24016574
 8002a10:	40013400 	.word	0x40013400
 8002a14:	24012458 	.word	0x24012458
	task_fsmHandle = osThreadNew(vTaskFsm, NULL, &task_fsm_attributes);
 8002a18:	4a13      	ldr	r2, [pc, #76]	; (8002a68 <main+0x864>)
 8002a1a:	4621      	mov	r1, r4
	task_motor_contHandle = osThreadNew(vTaskMotorCont, NULL,
 8002a1c:	6018      	str	r0, [r3, #0]
	task_fsmHandle = osThreadNew(vTaskFsm, NULL, &task_fsm_attributes);
 8002a1e:	4813      	ldr	r0, [pc, #76]	; (8002a6c <main+0x868>)
 8002a20:	f00d f892 	bl	800fb48 <osThreadNew>
 8002a24:	4b12      	ldr	r3, [pc, #72]	; (8002a70 <main+0x86c>)
	task_gpsHandle = osThreadNew(vTaskGps, NULL, &task_gps_attributes);
 8002a26:	4a13      	ldr	r2, [pc, #76]	; (8002a74 <main+0x870>)
 8002a28:	4621      	mov	r1, r4
	task_fsmHandle = osThreadNew(vTaskFsm, NULL, &task_fsm_attributes);
 8002a2a:	6018      	str	r0, [r3, #0]
	task_gpsHandle = osThreadNew(vTaskGps, NULL, &task_gps_attributes);
 8002a2c:	4812      	ldr	r0, [pc, #72]	; (8002a78 <main+0x874>)
 8002a2e:	f00d f88b 	bl	800fb48 <osThreadNew>
 8002a32:	4b12      	ldr	r3, [pc, #72]	; (8002a7c <main+0x878>)
	task_batteryHandle = osThreadNew(vTaskBattery, NULL,
 8002a34:	4a12      	ldr	r2, [pc, #72]	; (8002a80 <main+0x87c>)
 8002a36:	4621      	mov	r1, r4
	task_gpsHandle = osThreadNew(vTaskGps, NULL, &task_gps_attributes);
 8002a38:	6018      	str	r0, [r3, #0]
	task_batteryHandle = osThreadNew(vTaskBattery, NULL,
 8002a3a:	4812      	ldr	r0, [pc, #72]	; (8002a84 <main+0x880>)
 8002a3c:	f00d f884 	bl	800fb48 <osThreadNew>
 8002a40:	4b11      	ldr	r3, [pc, #68]	; (8002a88 <main+0x884>)
	task_xbeeHandle = osThreadNew(vTaskXbee, NULL, &task_xbee_attributes);
 8002a42:	4a12      	ldr	r2, [pc, #72]	; (8002a8c <main+0x888>)
 8002a44:	4621      	mov	r1, r4
	task_batteryHandle = osThreadNew(vTaskBattery, NULL,
 8002a46:	6018      	str	r0, [r3, #0]
	task_xbeeHandle = osThreadNew(vTaskXbee, NULL, &task_xbee_attributes);
 8002a48:	4811      	ldr	r0, [pc, #68]	; (8002a90 <main+0x88c>)
 8002a4a:	f00d f87d 	bl	800fb48 <osThreadNew>
 8002a4e:	4b11      	ldr	r3, [pc, #68]	; (8002a94 <main+0x890>)
	task_peripheralsHandle = osThreadNew(vTaskPeripherals, NULL,
 8002a50:	4a11      	ldr	r2, [pc, #68]	; (8002a98 <main+0x894>)
 8002a52:	4621      	mov	r1, r4
	task_xbeeHandle = osThreadNew(vTaskXbee, NULL, &task_xbee_attributes);
 8002a54:	6018      	str	r0, [r3, #0]
	task_peripheralsHandle = osThreadNew(vTaskPeripherals, NULL,
 8002a56:	4811      	ldr	r0, [pc, #68]	; (8002a9c <main+0x898>)
 8002a58:	f00d f876 	bl	800fb48 <osThreadNew>
 8002a5c:	4b10      	ldr	r3, [pc, #64]	; (8002aa0 <main+0x89c>)
 8002a5e:	6018      	str	r0, [r3, #0]
	osKernelStart();
 8002a60:	f00d f83a 	bl	800fad8 <osKernelStart>
 8002a64:	e7fe      	b.n	8002a64 <main+0x860>
 8002a66:	bf00      	nop
 8002a68:	08015248 	.word	0x08015248
 8002a6c:	08003791 	.word	0x08003791
 8002a70:	2401ea38 	.word	0x2401ea38
 8002a74:	0801526c 	.word	0x0801526c
 8002a78:	08003881 	.word	0x08003881
 8002a7c:	24009aac 	.word	0x24009aac
 8002a80:	08015200 	.word	0x08015200
 8002a84:	08003479 	.word	0x08003479
 8002a88:	2401e958 	.word	0x2401e958
 8002a8c:	08015344 	.word	0x08015344
 8002a90:	08004649 	.word	0x08004649
 8002a94:	2401a608 	.word	0x2401a608
 8002a98:	080152b4 	.word	0x080152b4
 8002a9c:	08003c6d 	.word	0x08003c6d
 8002aa0:	240102ec 	.word	0x240102ec

08002aa4 <HAL_TIM_PeriodElapsedCallback>:
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 8002aa4:	6802      	ldr	r2, [r0, #0]
 8002aa6:	4b03      	ldr	r3, [pc, #12]	; (8002ab4 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d101      	bne.n	8002ab0 <HAL_TIM_PeriodElapsedCallback+0xc>
		HAL_IncTick();
 8002aac:	f002 bf42 	b.w	8005934 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	40010000 	.word	0x40010000

08002ab8 <Error_Handler>:
void Error_Handler(void) {
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8002ab8:	4770      	bx	lr
	...

08002abc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002abc:	4b07      	ldr	r3, [pc, #28]	; (8002adc <HAL_MspInit+0x20>)
{
 8002abe:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ac0:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8002ac4:	f042 0202 	orr.w	r2, r2, #2
 8002ac8:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8002acc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002ad0:	f003 0302 	and.w	r3, r3, #2
 8002ad4:	9301      	str	r3, [sp, #4]
 8002ad6:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ad8:	b002      	add	sp, #8
 8002ada:	4770      	bx	lr
 8002adc:	58024400 	.word	0x58024400

08002ae0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ae0:	b570      	push	{r4, r5, r6, lr}
 8002ae2:	b088      	sub	sp, #32
 8002ae4:	4606      	mov	r6, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae6:	2214      	movs	r2, #20
 8002ae8:	2100      	movs	r1, #0
 8002aea:	a803      	add	r0, sp, #12
 8002aec:	f010 fb69 	bl	80131c2 <memset>
  if(hadc->Instance==ADC1)
 8002af0:	6832      	ldr	r2, [r6, #0]
 8002af2:	4b2c      	ldr	r3, [pc, #176]	; (8002ba4 <HAL_ADC_MspInit+0xc4>)
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d152      	bne.n	8002b9e <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002af8:	4b2b      	ldr	r3, [pc, #172]	; (8002ba8 <HAL_ADC_MspInit+0xc8>)
    PC1     ------> ADC1_INP11
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    */
    GPIO_InitStruct.Pin = VSENS3V3_Pin|VSENSBAT_Pin|CURRBAT1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002afa:	2403      	movs	r4, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002afc:	a903      	add	r1, sp, #12
 8002afe:	482b      	ldr	r0, [pc, #172]	; (8002bac <HAL_ADC_MspInit+0xcc>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002b00:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8

    GPIO_InitStruct.Pin = CURRBAT2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b04:	2500      	movs	r5, #0
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002b06:	f042 0220 	orr.w	r2, r2, #32
 8002b0a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8002b0e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002b12:	f002 0220 	and.w	r2, r2, #32
 8002b16:	9200      	str	r2, [sp, #0]
 8002b18:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b1a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002b1e:	f042 0204 	orr.w	r2, r2, #4
 8002b22:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002b26:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002b2a:	f002 0204 	and.w	r2, r2, #4
 8002b2e:	9201      	str	r2, [sp, #4]
 8002b30:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b32:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002b36:	f042 0202 	orr.w	r2, r2, #2
 8002b3a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002b3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b42:	f003 0302 	and.w	r3, r3, #2
 8002b46:	9302      	str	r3, [sp, #8]
 8002b48:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b4a:	2323      	movs	r3, #35	; 0x23
 8002b4c:	e9cd 3403 	strd	r3, r4, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b50:	f004 ff3a 	bl	80079c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = CURRBAT2_Pin;
 8002b54:	2301      	movs	r3, #1
    HAL_GPIO_Init(CURRBAT2_GPIO_Port, &GPIO_InitStruct);
 8002b56:	a903      	add	r1, sp, #12
 8002b58:	4815      	ldr	r0, [pc, #84]	; (8002bb0 <HAL_ADC_MspInit+0xd0>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5a:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b5c:	e9cd 3403 	strd	r3, r4, [sp, #12]
    HAL_GPIO_Init(CURRBAT2_GPIO_Port, &GPIO_InitStruct);
 8002b60:	f004 ff32 	bl	80079c8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8002b64:	4c13      	ldr	r4, [pc, #76]	; (8002bb4 <HAL_ADC_MspInit+0xd4>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002b66:	2309      	movs	r3, #9
 8002b68:	4a13      	ldr	r2, [pc, #76]	; (8002bb8 <HAL_ADC_MspInit+0xd8>)
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002b6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002b6e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002b72:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002b76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b7a:	e9c4 1304 	strd	r1, r3, [r4, #16]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002b7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b82:	e9c4 0306 	strd	r0, r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002b86:	4620      	mov	r0, r4
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b88:	e9c4 5502 	strd	r5, r5, [r4, #8]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b8c:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002b90:	f003 ff28 	bl	80069e4 <HAL_DMA_Init>
 8002b94:	b108      	cbz	r0, 8002b9a <HAL_ADC_MspInit+0xba>
    {
      Error_Handler();
 8002b96:	f7ff ff8f 	bl	8002ab8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002b9a:	64f4      	str	r4, [r6, #76]	; 0x4c
 8002b9c:	63a6      	str	r6, [r4, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002b9e:	b008      	add	sp, #32
 8002ba0:	bd70      	pop	{r4, r5, r6, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40022000 	.word	0x40022000
 8002ba8:	58024400 	.word	0x58024400
 8002bac:	58020800 	.word	0x58020800
 8002bb0:	58020400 	.word	0x58020400
 8002bb4:	240124f0 	.word	0x240124f0
 8002bb8:	40020470 	.word	0x40020470

08002bbc <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002bbc:	b570      	push	{r4, r5, r6, lr}
 8002bbe:	b088      	sub	sp, #32
 8002bc0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc2:	2214      	movs	r2, #20
 8002bc4:	2100      	movs	r1, #0
 8002bc6:	a803      	add	r0, sp, #12
 8002bc8:	f010 fafb 	bl	80131c2 <memset>
  if(hsd->Instance==SDMMC1)
 8002bcc:	6822      	ldr	r2, [r4, #0]
 8002bce:	4b26      	ldr	r3, [pc, #152]	; (8002c68 <HAL_SD_MspInit+0xac>)
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d146      	bne.n	8002c62 <HAL_SD_MspInit+0xa6>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002bd4:	4b25      	ldr	r3, [pc, #148]	; (8002c6c <HAL_SD_MspInit+0xb0>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8002bd6:	250c      	movs	r5, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd8:	2402      	movs	r4, #2
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8002bda:	2603      	movs	r6, #3
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002bdc:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002be0:	eb0d 0105 	add.w	r1, sp, r5
 8002be4:	4822      	ldr	r0, [pc, #136]	; (8002c70 <HAL_SD_MspInit+0xb4>)
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002be6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002bea:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8002bee:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8002bf2:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8002bf6:	9200      	str	r2, [sp, #0]
 8002bf8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bfa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002bfe:	f042 0204 	orr.w	r2, r2, #4
 8002c02:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002c06:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002c0a:	f002 0204 	and.w	r2, r2, #4
 8002c0e:	9201      	str	r2, [sp, #4]
 8002c10:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c12:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002c16:	f042 0208 	orr.w	r2, r2, #8
 8002c1a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002c1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c22:	f003 0308 	and.w	r3, r3, #8
 8002c26:	9302      	str	r3, [sp, #8]
 8002c28:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c2a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8002c2e:	e9cd 6506 	strd	r6, r5, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c32:	e9cd 3403 	strd	r3, r4, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c36:	f004 fec7 	bl	80079c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c3a:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c3c:	eb0d 0105 	add.w	r1, sp, r5
 8002c40:	480c      	ldr	r0, [pc, #48]	; (8002c74 <HAL_SD_MspInit+0xb8>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8002c42:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c44:	e9cd 3403 	strd	r3, r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c48:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c4a:	e9cd 4605 	strd	r4, r6, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c4e:	f004 febb 	bl	80079c8 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8002c52:	2031      	movs	r0, #49	; 0x31
 8002c54:	4622      	mov	r2, r4
 8002c56:	2105      	movs	r1, #5
 8002c58:	f003 fcf4 	bl	8006644 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8002c5c:	2031      	movs	r0, #49	; 0x31
 8002c5e:	f003 fd23 	bl	80066a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8002c62:	b008      	add	sp, #32
 8002c64:	bd70      	pop	{r4, r5, r6, pc}
 8002c66:	bf00      	nop
 8002c68:	52007000 	.word	0x52007000
 8002c6c:	58024400 	.word	0x58024400
 8002c70:	58020800 	.word	0x58020800
 8002c74:	58020c00 	.word	0x58020c00

08002c78 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c7c:	b08e      	sub	sp, #56	; 0x38
 8002c7e:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c80:	2214      	movs	r2, #20
 8002c82:	2100      	movs	r1, #0
 8002c84:	a809      	add	r0, sp, #36	; 0x24
 8002c86:	f010 fa9c 	bl	80131c2 <memset>
  if(hspi->Instance==SPI1)
 8002c8a:	682b      	ldr	r3, [r5, #0]
 8002c8c:	4abb      	ldr	r2, [pc, #748]	; (8002f7c <HAL_SPI_MspInit+0x304>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d155      	bne.n	8002d3e <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c92:	4bbb      	ldr	r3, [pc, #748]	; (8002f80 <HAL_SPI_MspInit+0x308>)
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA15 (JTDI)     ------> SPI1_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c94:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c96:	2405      	movs	r4, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c98:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c9a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c9e:	48b9      	ldr	r0, [pc, #740]	; (8002f84 <HAL_SPI_MspInit+0x30c>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002ca0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002ca4:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8002ca8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8002cac:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002cb0:	9200      	str	r2, [sp, #0]
 8002cb2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cb4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002cb8:	f042 0201 	orr.w	r2, r2, #1
 8002cbc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002cc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	9301      	str	r3, [sp, #4]
 8002cca:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ccc:	23a0      	movs	r3, #160	; 0xa0
 8002cce:	e9cd 3609 	strd	r3, r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cd8:	f004 fe76 	bl	80079c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002cdc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ce0:	48a8      	ldr	r0, [pc, #672]	; (8002f84 <HAL_SPI_MspInit+0x30c>)
 8002ce2:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ce4:	940d      	str	r4, [sp, #52]	; 0x34

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8002ce6:	4ca8      	ldr	r4, [pc, #672]	; (8002f88 <HAL_SPI_MspInit+0x310>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce8:	e9cd 3609 	strd	r3, r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cec:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cee:	e9cd 660b 	strd	r6, r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cf2:	f004 fe69 	bl	80079c8 <HAL_GPIO_Init>
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8002cf6:	2325      	movs	r3, #37	; 0x25
 8002cf8:	f8df e2c0 	ldr.w	lr, [pc, #704]	; 8002fbc <HAL_SPI_MspInit+0x344>
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002cfc:	4620      	mov	r0, r4
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cfe:	61a6      	str	r6, [r4, #24]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d00:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8002d02:	e9c4 e300 	strd	lr, r3, [r4]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d06:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d0a:	e9c4 3604 	strd	r3, r6, [r4, #16]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8002d0e:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d12:	e9c4 6602 	strd	r6, r6, [r4, #8]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d16:	e9c4 3607 	strd	r3, r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002d1a:	f003 fe63 	bl	80069e4 <HAL_DMA_Init>
 8002d1e:	b108      	cbz	r0, 8002d24 <HAL_SPI_MspInit+0xac>
    {
      Error_Handler();
 8002d20:	f7ff feca 	bl	8002ab8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8002d24:	2023      	movs	r0, #35	; 0x23
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002d26:	67ec      	str	r4, [r5, #124]	; 0x7c
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8002d28:	2200      	movs	r2, #0
 8002d2a:	2105      	movs	r1, #5
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002d2c:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8002d2e:	f003 fc89 	bl	8006644 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002d32:	2023      	movs	r0, #35	; 0x23

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8002d34:	f003 fcb8 	bl	80066a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8002d38:	b00e      	add	sp, #56	; 0x38
 8002d3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if(hspi->Instance==SPI2)
 8002d3e:	4a93      	ldr	r2, [pc, #588]	; (8002f8c <HAL_SPI_MspInit+0x314>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d151      	bne.n	8002de8 <HAL_SPI_MspInit+0x170>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d44:	4b8e      	ldr	r3, [pc, #568]	; (8002f80 <HAL_SPI_MspInit+0x308>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d46:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d48:	2405      	movs	r4, #5
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d4a:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d4c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d50:	488f      	ldr	r0, [pc, #572]	; (8002f90 <HAL_SPI_MspInit+0x318>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d56:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8002d5a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8002d5e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002d62:	9202      	str	r2, [sp, #8]
 8002d64:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d66:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002d6a:	f042 0202 	orr.w	r2, r2, #2
 8002d6e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d76:	940d      	str	r4, [sp, #52]	; 0x34
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d78:	f003 0302 	and.w	r3, r3, #2
 8002d7c:	9303      	str	r3, [sp, #12]
 8002d7e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d84:	e9cd 3609 	strd	r3, r6, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d88:	f004 fe1e 	bl	80079c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002d8c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d90:	487f      	ldr	r0, [pc, #508]	; (8002f90 <HAL_SPI_MspInit+0x318>)
 8002d92:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d94:	940d      	str	r4, [sp, #52]	; 0x34
    hdma_spi2_rx.Instance = DMA1_Stream1;
 8002d96:	4c7f      	ldr	r4, [pc, #508]	; (8002f94 <HAL_SPI_MspInit+0x31c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d98:	e9cd 3609 	strd	r3, r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d9c:	2600      	movs	r6, #0
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e9cd 630b 	strd	r6, r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002da4:	f004 fe10 	bl	80079c8 <HAL_GPIO_Init>
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8002da8:	2327      	movs	r3, #39	; 0x27
 8002daa:	f8df c214 	ldr.w	ip, [pc, #532]	; 8002fc0 <HAL_SPI_MspInit+0x348>
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002dae:	4620      	mov	r0, r4
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002db0:	61a6      	str	r6, [r4, #24]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002db2:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8002db4:	e9c4 c300 	strd	ip, r3, [r4]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002db8:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002dbc:	e9c4 3604 	strd	r3, r6, [r4, #16]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8002dc0:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dc4:	e9c4 6602 	strd	r6, r6, [r4, #8]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002dc8:	e9c4 3607 	strd	r3, r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002dcc:	f003 fe0a 	bl	80069e4 <HAL_DMA_Init>
 8002dd0:	b108      	cbz	r0, 8002dd6 <HAL_SPI_MspInit+0x15e>
      Error_Handler();
 8002dd2:	f7ff fe71 	bl	8002ab8 <Error_Handler>
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8002dd6:	2024      	movs	r0, #36	; 0x24
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002dd8:	67ec      	str	r4, [r5, #124]	; 0x7c
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8002dda:	2200      	movs	r2, #0
 8002ddc:	2105      	movs	r1, #5
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002dde:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8002de0:	f003 fc30 	bl	8006644 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002de4:	2024      	movs	r0, #36	; 0x24
 8002de6:	e7a5      	b.n	8002d34 <HAL_SPI_MspInit+0xbc>
  else if(hspi->Instance==SPI3)
 8002de8:	4a6b      	ldr	r2, [pc, #428]	; (8002f98 <HAL_SPI_MspInit+0x320>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d166      	bne.n	8002ebc <HAL_SPI_MspInit+0x244>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002dee:	4b64      	ldr	r3, [pc, #400]	; (8002f80 <HAL_SPI_MspInit+0x308>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df0:	2402      	movs	r4, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002df2:	2706      	movs	r7, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002df4:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002df6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002dfa:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dfc:	4861      	ldr	r0, [pc, #388]	; (8002f84 <HAL_SPI_MspInit+0x30c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002dfe:	f04f 0801 	mov.w	r8, #1
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002e02:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e06:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8002e0a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8002e0e:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8002e12:	9204      	str	r2, [sp, #16]
 8002e14:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e16:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002e1a:	f042 0201 	orr.w	r2, r2, #1
 8002e1e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002e22:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002e26:	f002 0201 	and.w	r2, r2, #1
 8002e2a:	9205      	str	r2, [sp, #20]
 8002e2c:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e2e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002e32:	f042 0202 	orr.w	r2, r2, #2
 8002e36:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002e3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002e3e:	970d      	str	r7, [sp, #52]	; 0x34
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	9306      	str	r3, [sp, #24]
 8002e46:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e48:	2310      	movs	r3, #16
 8002e4a:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e4e:	f004 fdbb 	bl	80079c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002e52:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e54:	a909      	add	r1, sp, #36	; 0x24
 8002e56:	484e      	ldr	r0, [pc, #312]	; (8002f90 <HAL_SPI_MspInit+0x318>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e58:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8002e5c:	2307      	movs	r3, #7
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002e5e:	e9cd 680b 	strd	r6, r8, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8002e62:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e64:	f004 fdb0 	bl	80079c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002e68:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e6a:	4849      	ldr	r0, [pc, #292]	; (8002f90 <HAL_SPI_MspInit+0x318>)
 8002e6c:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002e6e:	970d      	str	r7, [sp, #52]	; 0x34
    hdma_spi3_rx.Init.Request = DMA_REQUEST_SPI3_RX;
 8002e70:	4f4a      	ldr	r7, [pc, #296]	; (8002f9c <HAL_SPI_MspInit+0x324>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e72:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002e76:	e9cd 680b 	strd	r6, r8, [sp, #44]	; 0x2c
    hdma_spi3_rx.Instance = DMA1_Stream2;
 8002e7a:	4c49      	ldr	r4, [pc, #292]	; (8002fa0 <HAL_SPI_MspInit+0x328>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e7c:	f004 fda4 	bl	80079c8 <HAL_GPIO_Init>
    hdma_spi3_rx.Init.Request = DMA_REQUEST_SPI3_RX;
 8002e80:	233d      	movs	r3, #61	; 0x3d
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8002e82:	4620      	mov	r0, r4
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e84:	61a6      	str	r6, [r4, #24]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e86:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_spi3_rx.Init.Request = DMA_REQUEST_SPI3_RX;
 8002e88:	e9c4 7300 	strd	r7, r3, [r4]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e90:	e9c4 3604 	strd	r3, r6, [r4, #16]
    hdma_spi3_rx.Init.Mode = DMA_CIRCULAR;
 8002e94:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e98:	e9c4 6602 	strd	r6, r6, [r4, #8]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e9c:	e9c4 3607 	strd	r3, r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8002ea0:	f003 fda0 	bl	80069e4 <HAL_DMA_Init>
 8002ea4:	b108      	cbz	r0, 8002eaa <HAL_SPI_MspInit+0x232>
      Error_Handler();
 8002ea6:	f7ff fe07 	bl	8002ab8 <Error_Handler>
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8002eaa:	2033      	movs	r0, #51	; 0x33
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 8002eac:	67ec      	str	r4, [r5, #124]	; 0x7c
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8002eae:	2200      	movs	r2, #0
 8002eb0:	2105      	movs	r1, #5
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 8002eb2:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8002eb4:	f003 fbc6 	bl	8006644 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002eb8:	2033      	movs	r0, #51	; 0x33
 8002eba:	e73b      	b.n	8002d34 <HAL_SPI_MspInit+0xbc>
  else if(hspi->Instance==SPI4)
 8002ebc:	4a39      	ldr	r2, [pc, #228]	; (8002fa4 <HAL_SPI_MspInit+0x32c>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	f47f af3a 	bne.w	8002d38 <HAL_SPI_MspInit+0xc0>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002ec4:	4b2e      	ldr	r3, [pc, #184]	; (8002f80 <HAL_SPI_MspInit+0x308>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec6:	2074      	movs	r0, #116	; 0x74
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ec8:	a909      	add	r1, sp, #36	; 0x24
    hdma_spi4_rx.Instance = DMA2_Stream0;
 8002eca:	4c37      	ldr	r4, [pc, #220]	; (8002fa8 <HAL_SPI_MspInit+0x330>)
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002ecc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 8002ed0:	4e36      	ldr	r6, [pc, #216]	; (8002fac <HAL_SPI_MspInit+0x334>)
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002ed2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ed6:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8002eda:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8002ede:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002ee2:	9207      	str	r2, [sp, #28]
 8002ee4:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ee6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002eea:	f042 0210 	orr.w	r2, r2, #16
 8002eee:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002ef2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ef6:	f003 0310 	and.w	r3, r3, #16
 8002efa:	9308      	str	r3, [sp, #32]
 8002efc:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002efe:	2302      	movs	r3, #2
 8002f00:	e9cd 0309 	strd	r0, r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002f04:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f06:	482a      	ldr	r0, [pc, #168]	; (8002fb0 <HAL_SPI_MspInit+0x338>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002f08:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f0a:	f004 fd5d 	bl	80079c8 <HAL_GPIO_Init>
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 8002f0e:	2353      	movs	r3, #83	; 0x53
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f10:	f44f 6280 	mov.w	r2, #1024	; 0x400
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8002f14:	4620      	mov	r0, r4
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 8002f16:	e9c4 6300 	strd	r6, r3, [r4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f1a:	2300      	movs	r3, #0
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f1c:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f20:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 8002f24:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f28:	e9c4 3308 	strd	r3, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8002f2c:	f003 fd5a 	bl	80069e4 <HAL_DMA_Init>
 8002f30:	b108      	cbz	r0, 8002f36 <HAL_SPI_MspInit+0x2be>
      Error_Handler();
 8002f32:	f7ff fdc1 	bl	8002ab8 <Error_Handler>
    hdma_spi4_tx.Init.Request = DMA_REQUEST_SPI4_TX;
 8002f36:	4a1f      	ldr	r2, [pc, #124]	; (8002fb4 <HAL_SPI_MspInit+0x33c>)
 8002f38:	2354      	movs	r3, #84	; 0x54
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi4_rx);
 8002f3a:	67ec      	str	r4, [r5, #124]	; 0x7c
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f3c:	2140      	movs	r1, #64	; 0x40
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi4_rx);
 8002f3e:	63a5      	str	r5, [r4, #56]	; 0x38
    hdma_spi4_tx.Instance = DMA2_Stream1;
 8002f40:	4c1d      	ldr	r4, [pc, #116]	; (8002fb8 <HAL_SPI_MspInit+0x340>)
    hdma_spi4_tx.Init.Request = DMA_REQUEST_SPI4_TX;
 8002f42:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f46:	2300      	movs	r3, #0
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f48:	f44f 6280 	mov.w	r2, #1024	; 0x400
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 8002f4c:	4620      	mov	r0, r4
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f4e:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f52:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 8002f56:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f5a:	e9c4 3308 	strd	r3, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 8002f5e:	f003 fd41 	bl	80069e4 <HAL_DMA_Init>
 8002f62:	b108      	cbz	r0, 8002f68 <HAL_SPI_MspInit+0x2f0>
      Error_Handler();
 8002f64:	f7ff fda8 	bl	8002ab8 <Error_Handler>
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 8002f68:	2200      	movs	r2, #0
 8002f6a:	2054      	movs	r0, #84	; 0x54
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);
 8002f6c:	67ac      	str	r4, [r5, #120]	; 0x78
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 8002f6e:	4611      	mov	r1, r2
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);
 8002f70:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 8002f72:	f003 fb67 	bl	8006644 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8002f76:	2054      	movs	r0, #84	; 0x54
 8002f78:	e6dc      	b.n	8002d34 <HAL_SPI_MspInit+0xbc>
 8002f7a:	bf00      	nop
 8002f7c:	40013000 	.word	0x40013000
 8002f80:	58024400 	.word	0x58024400
 8002f84:	58020000 	.word	0x58020000
 8002f88:	2401c880 	.word	0x2401c880
 8002f8c:	40003800 	.word	0x40003800
 8002f90:	58020400 	.word	0x58020400
 8002f94:	2400bf00 	.word	0x2400bf00
 8002f98:	40003c00 	.word	0x40003c00
 8002f9c:	40020040 	.word	0x40020040
 8002fa0:	2401e9c0 	.word	0x2401e9c0
 8002fa4:	40013400 	.word	0x40013400
 8002fa8:	2400c060 	.word	0x2400c060
 8002fac:	40020410 	.word	0x40020410
 8002fb0:	58021000 	.word	0x58021000
 8002fb4:	40020428 	.word	0x40020428
 8002fb8:	240103dc 	.word	0x240103dc
 8002fbc:	40020010 	.word	0x40020010
 8002fc0:	40020028 	.word	0x40020028

08002fc4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fc4:	b530      	push	{r4, r5, lr}
 8002fc6:	b091      	sub	sp, #68	; 0x44
 8002fc8:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fca:	2214      	movs	r2, #20
 8002fcc:	2100      	movs	r1, #0
 8002fce:	a80b      	add	r0, sp, #44	; 0x2c
 8002fd0:	f010 f8f7 	bl	80131c2 <memset>
  if(huart->Instance==UART4)
 8002fd4:	682b      	ldr	r3, [r5, #0]
 8002fd6:	4a78      	ldr	r2, [pc, #480]	; (80031b8 <HAL_UART_MspInit+0x1f4>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d13d      	bne.n	8003058 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002fdc:	4b77      	ldr	r3, [pc, #476]	; (80031bc <HAL_UART_MspInit+0x1f8>)
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fde:	f04f 0c03 	mov.w	ip, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fe2:	a90b      	add	r1, sp, #44	; 0x2c
 8002fe4:	4876      	ldr	r0, [pc, #472]	; (80031c0 <HAL_UART_MspInit+0x1fc>)
    __HAL_RCC_UART4_CLK_ENABLE();
 8002fe6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream3;
 8002fea:	4c76      	ldr	r4, [pc, #472]	; (80031c4 <HAL_UART_MspInit+0x200>)
    __HAL_RCC_UART4_CLK_ENABLE();
 8002fec:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002ff0:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8002ff4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8002ff8:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8002ffc:	9201      	str	r2, [sp, #4]
 8002ffe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003000:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003004:	f042 0201 	orr.w	r2, r2, #1
 8003008:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800300c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003010:	f003 0301 	and.w	r3, r3, #1
 8003014:	9302      	str	r3, [sp, #8]
 8003016:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003018:	2302      	movs	r3, #2
 800301a:	e9cd c30b 	strd	ip, r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800301e:	2308      	movs	r3, #8
 8003020:	930f      	str	r3, [sp, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003022:	f004 fcd1 	bl	80079c8 <HAL_GPIO_Init>
    hdma_uart4_rx.Instance = DMA1_Stream3;
 8003026:	4b68      	ldr	r3, [pc, #416]	; (80031c8 <HAL_UART_MspInit+0x204>)
 8003028:	6023      	str	r3, [r4, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 800302a:	233f      	movs	r3, #63	; 0x3f
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream7;
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800302c:	6063      	str	r3, [r4, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800302e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003032:	2300      	movs	r3, #0
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003034:	4620      	mov	r0, r4
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003036:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800303a:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800303e:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003042:	e9c4 3308 	strd	r3, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003046:	f003 fccd 	bl	80069e4 <HAL_DMA_Init>
 800304a:	b108      	cbz	r0, 8003050 <HAL_UART_MspInit+0x8c>
    {
      Error_Handler();
 800304c:	f7ff fd34 	bl	8002ab8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003050:	67ac      	str	r4, [r5, #120]	; 0x78
 8003052:	63a5      	str	r5, [r4, #56]	; 0x38
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003054:	b011      	add	sp, #68	; 0x44
 8003056:	bd30      	pop	{r4, r5, pc}
  else if(huart->Instance==UART7)
 8003058:	4a5c      	ldr	r2, [pc, #368]	; (80031cc <HAL_UART_MspInit+0x208>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d128      	bne.n	80030b0 <HAL_UART_MspInit+0xec>
    __HAL_RCC_UART7_CLK_ENABLE();
 800305e:	4b57      	ldr	r3, [pc, #348]	; (80031bc <HAL_UART_MspInit+0x1f8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003060:	f44f 74c0 	mov.w	r4, #384	; 0x180
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003064:	a90b      	add	r1, sp, #44	; 0x2c
 8003066:	485a      	ldr	r0, [pc, #360]	; (80031d0 <HAL_UART_MspInit+0x20c>)
    __HAL_RCC_UART7_CLK_ENABLE();
 8003068:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800306c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003070:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003074:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003078:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800307c:	9203      	str	r2, [sp, #12]
 800307e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003080:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003084:	f042 0210 	orr.w	r2, r2, #16
 8003088:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800308c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003090:	f003 0310 	and.w	r3, r3, #16
 8003094:	9304      	str	r3, [sp, #16]
 8003096:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003098:	2302      	movs	r3, #2
 800309a:	e9cd 430b 	strd	r4, r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 800309e:	2307      	movs	r3, #7
    hdma_uart7_rx.Instance = DMA1_Stream4;
 80030a0:	4c4c      	ldr	r4, [pc, #304]	; (80031d4 <HAL_UART_MspInit+0x210>)
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 80030a2:	930f      	str	r3, [sp, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030a4:	f004 fc90 	bl	80079c8 <HAL_GPIO_Init>
    hdma_uart7_rx.Instance = DMA1_Stream4;
 80030a8:	4b4b      	ldr	r3, [pc, #300]	; (80031d8 <HAL_UART_MspInit+0x214>)
 80030aa:	6023      	str	r3, [r4, #0]
    hdma_uart7_rx.Init.Request = DMA_REQUEST_UART7_RX;
 80030ac:	234f      	movs	r3, #79	; 0x4f
 80030ae:	e7bd      	b.n	800302c <HAL_UART_MspInit+0x68>
  else if(huart->Instance==USART1)
 80030b0:	4a4a      	ldr	r2, [pc, #296]	; (80031dc <HAL_UART_MspInit+0x218>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d128      	bne.n	8003108 <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART1_CLK_ENABLE();
 80030b6:	4b41      	ldr	r3, [pc, #260]	; (80031bc <HAL_UART_MspInit+0x1f8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b8:	f44f 60c0 	mov.w	r0, #1536	; 0x600
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030bc:	a90b      	add	r1, sp, #44	; 0x2c
    hdma_usart1_rx.Instance = DMA1_Stream5;
 80030be:	4c48      	ldr	r4, [pc, #288]	; (80031e0 <HAL_UART_MspInit+0x21c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80030c0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80030c4:	f042 0210 	orr.w	r2, r2, #16
 80030c8:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 80030cc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80030d0:	f002 0210 	and.w	r2, r2, #16
 80030d4:	9205      	str	r2, [sp, #20]
 80030d6:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030d8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80030dc:	f042 0201 	orr.w	r2, r2, #1
 80030e0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80030e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030e8:	f003 0301 	and.w	r3, r3, #1
 80030ec:	9306      	str	r3, [sp, #24]
 80030ee:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f0:	2302      	movs	r3, #2
 80030f2:	e9cd 030b 	strd	r0, r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030f6:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030f8:	4831      	ldr	r0, [pc, #196]	; (80031c0 <HAL_UART_MspInit+0x1fc>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030fa:	930f      	str	r3, [sp, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030fc:	f004 fc64 	bl	80079c8 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream5;
 8003100:	4b38      	ldr	r3, [pc, #224]	; (80031e4 <HAL_UART_MspInit+0x220>)
 8003102:	6023      	str	r3, [r4, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003104:	2329      	movs	r3, #41	; 0x29
 8003106:	e791      	b.n	800302c <HAL_UART_MspInit+0x68>
  else if(huart->Instance==USART2)
 8003108:	4a37      	ldr	r2, [pc, #220]	; (80031e8 <HAL_UART_MspInit+0x224>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d127      	bne.n	800315e <HAL_UART_MspInit+0x19a>
    __HAL_RCC_USART2_CLK_ENABLE();
 800310e:	4b2b      	ldr	r3, [pc, #172]	; (80031bc <HAL_UART_MspInit+0x1f8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003110:	210c      	movs	r1, #12
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003112:	482b      	ldr	r0, [pc, #172]	; (80031c0 <HAL_UART_MspInit+0x1fc>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003114:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    hdma_usart2_rx.Instance = DMA1_Stream6;
 8003118:	4c34      	ldr	r4, [pc, #208]	; (80031ec <HAL_UART_MspInit+0x228>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800311a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800311e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003122:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003126:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800312a:	9207      	str	r2, [sp, #28]
 800312c:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800312e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003132:	f042 0201 	orr.w	r2, r2, #1
 8003136:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800313a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800313e:	f003 0301 	and.w	r3, r3, #1
 8003142:	9308      	str	r3, [sp, #32]
 8003144:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003146:	2302      	movs	r3, #2
 8003148:	e9cd 130b 	strd	r1, r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800314c:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800314e:	a90b      	add	r1, sp, #44	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003150:	930f      	str	r3, [sp, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003152:	f004 fc39 	bl	80079c8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream6;
 8003156:	4b26      	ldr	r3, [pc, #152]	; (80031f0 <HAL_UART_MspInit+0x22c>)
 8003158:	6023      	str	r3, [r4, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800315a:	232b      	movs	r3, #43	; 0x2b
 800315c:	e766      	b.n	800302c <HAL_UART_MspInit+0x68>
  else if(huart->Instance==USART3)
 800315e:	4a25      	ldr	r2, [pc, #148]	; (80031f4 <HAL_UART_MspInit+0x230>)
 8003160:	4293      	cmp	r3, r2
 8003162:	f47f af77 	bne.w	8003054 <HAL_UART_MspInit+0x90>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003166:	4b15      	ldr	r3, [pc, #84]	; (80031bc <HAL_UART_MspInit+0x1f8>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003168:	a90b      	add	r1, sp, #44	; 0x2c
 800316a:	4823      	ldr	r0, [pc, #140]	; (80031f8 <HAL_UART_MspInit+0x234>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800316c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    hdma_usart3_rx.Instance = DMA1_Stream7;
 8003170:	4c22      	ldr	r4, [pc, #136]	; (80031fc <HAL_UART_MspInit+0x238>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8003172:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003176:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 800317a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800317e:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8003182:	9209      	str	r2, [sp, #36]	; 0x24
 8003184:	9a09      	ldr	r2, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003186:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800318a:	f042 0208 	orr.w	r2, r2, #8
 800318e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003192:	f44f 7240 	mov.w	r2, #768	; 0x300
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003196:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800319a:	f003 0308 	and.w	r3, r3, #8
 800319e:	930a      	str	r3, [sp, #40]	; 0x28
 80031a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a2:	2302      	movs	r3, #2
 80031a4:	e9cd 230b 	strd	r2, r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80031a8:	2307      	movs	r3, #7
 80031aa:	930f      	str	r3, [sp, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031ac:	f004 fc0c 	bl	80079c8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream7;
 80031b0:	4b13      	ldr	r3, [pc, #76]	; (8003200 <HAL_UART_MspInit+0x23c>)
 80031b2:	6023      	str	r3, [r4, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80031b4:	232d      	movs	r3, #45	; 0x2d
 80031b6:	e739      	b.n	800302c <HAL_UART_MspInit+0x68>
 80031b8:	40004c00 	.word	0x40004c00
 80031bc:	58024400 	.word	0x58024400
 80031c0:	58020000 	.word	0x58020000
 80031c4:	24009ab0 	.word	0x24009ab0
 80031c8:	40020058 	.word	0x40020058
 80031cc:	40007800 	.word	0x40007800
 80031d0:	58021000 	.word	0x58021000
 80031d4:	2400e1ec 	.word	0x2400e1ec
 80031d8:	40020070 	.word	0x40020070
 80031dc:	40011000 	.word	0x40011000
 80031e0:	2400e26c 	.word	0x2400e26c
 80031e4:	40020088 	.word	0x40020088
 80031e8:	40004400 	.word	0x40004400
 80031ec:	24009b2c 	.word	0x24009b2c
 80031f0:	400200a0 	.word	0x400200a0
 80031f4:	40004800 	.word	0x40004800
 80031f8:	58020c00 	.word	0x58020c00
 80031fc:	24009cc8 	.word	0x24009cc8
 8003200:	400200b8 	.word	0x400200b8

08003204 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003204:	b510      	push	{r4, lr}
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8003206:	4601      	mov	r1, r0
{
 8003208:	b08a      	sub	sp, #40	; 0x28
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 800320a:	2200      	movs	r2, #0
 800320c:	2019      	movs	r0, #25
 800320e:	f003 fa19 	bl	8006644 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003212:	2019      	movs	r0, #25
 8003214:	f003 fa48 	bl	80066a8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003218:	4b16      	ldr	r3, [pc, #88]	; (8003274 <HAL_InitTick+0x70>)

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800321a:	4669      	mov	r1, sp
 800321c:	a802      	add	r0, sp, #8
  __HAL_RCC_TIM1_CLK_ENABLE();
 800321e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003222:	4c15      	ldr	r4, [pc, #84]	; (8003278 <HAL_InitTick+0x74>)
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003224:	f042 0201 	orr.w	r2, r2, #1
 8003228:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 800322c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	9301      	str	r3, [sp, #4]
 8003236:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003238:	f005 fe7c 	bl	8008f34 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800323c:	f005 fe68 	bl	8008f10 <HAL_RCC_GetPCLK2Freq>
  htim1.Instance = TIM1;
 8003240:	4b0e      	ldr	r3, [pc, #56]	; (800327c <HAL_InitTick+0x78>)
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8003242:	0040      	lsls	r0, r0, #1
  htim1.Instance = TIM1;
 8003244:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8003246:	f240 33e7 	movw	r3, #999	; 0x3e7
 800324a:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800324c:	4b0c      	ldr	r3, [pc, #48]	; (8003280 <HAL_InitTick+0x7c>)
 800324e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003252:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
  htim1.Init.ClockDivision = 0;
 8003254:	2300      	movs	r3, #0
  htim1.Init.Prescaler = uwPrescalerValue;
 8003256:	6060      	str	r0, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003258:	4620      	mov	r0, r4
  htim1.Init.ClockDivision = 0;
 800325a:	6123      	str	r3, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800325c:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800325e:	f008 fa3f 	bl	800b6e0 <HAL_TIM_Base_Init>
 8003262:	b920      	cbnz	r0, 800326e <HAL_InitTick+0x6a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8003264:	4620      	mov	r0, r4
 8003266:	f008 f903 	bl	800b470 <HAL_TIM_Base_Start_IT>
  }

  /* Return function status */
  return HAL_ERROR;
}
 800326a:	b00a      	add	sp, #40	; 0x28
 800326c:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 800326e:	2001      	movs	r0, #1
 8003270:	e7fb      	b.n	800326a <HAL_InitTick+0x66>
 8003272:	bf00      	nop
 8003274:	58024400 	.word	0x58024400
 8003278:	2401ea48 	.word	0x2401ea48
 800327c:	40010000 	.word	0x40010000
 8003280:	000f4240 	.word	0x000f4240

08003284 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003284:	4770      	bx	lr

08003286 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003286:	e7fe      	b.n	8003286 <HardFault_Handler>

08003288 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003288:	e7fe      	b.n	8003288 <MemManage_Handler>

0800328a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800328a:	e7fe      	b.n	800328a <BusFault_Handler>

0800328c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800328c:	e7fe      	b.n	800328c <UsageFault_Handler>

0800328e <DebugMon_Handler>:
 800328e:	4770      	bx	lr

08003290 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003290:	4801      	ldr	r0, [pc, #4]	; (8003298 <DMA1_Stream0_IRQHandler+0x8>)
 8003292:	f004 b8ef 	b.w	8007474 <HAL_DMA_IRQHandler>
 8003296:	bf00      	nop
 8003298:	2401c880 	.word	0x2401c880

0800329c <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800329c:	4801      	ldr	r0, [pc, #4]	; (80032a4 <DMA1_Stream1_IRQHandler+0x8>)
 800329e:	f004 b8e9 	b.w	8007474 <HAL_DMA_IRQHandler>
 80032a2:	bf00      	nop
 80032a4:	2400bf00 	.word	0x2400bf00

080032a8 <DMA1_Stream2_IRQHandler>:
void DMA1_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 80032a8:	4801      	ldr	r0, [pc, #4]	; (80032b0 <DMA1_Stream2_IRQHandler+0x8>)
 80032aa:	f004 b8e3 	b.w	8007474 <HAL_DMA_IRQHandler>
 80032ae:	bf00      	nop
 80032b0:	2401e9c0 	.word	0x2401e9c0

080032b4 <DMA1_Stream3_IRQHandler>:
void DMA1_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80032b4:	4801      	ldr	r0, [pc, #4]	; (80032bc <DMA1_Stream3_IRQHandler+0x8>)
 80032b6:	f004 b8dd 	b.w	8007474 <HAL_DMA_IRQHandler>
 80032ba:	bf00      	nop
 80032bc:	24009ab0 	.word	0x24009ab0

080032c0 <DMA1_Stream4_IRQHandler>:
void DMA1_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 80032c0:	4801      	ldr	r0, [pc, #4]	; (80032c8 <DMA1_Stream4_IRQHandler+0x8>)
 80032c2:	f004 b8d7 	b.w	8007474 <HAL_DMA_IRQHandler>
 80032c6:	bf00      	nop
 80032c8:	2400e1ec 	.word	0x2400e1ec

080032cc <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80032cc:	4801      	ldr	r0, [pc, #4]	; (80032d4 <DMA1_Stream5_IRQHandler+0x8>)
 80032ce:	f004 b8d1 	b.w	8007474 <HAL_DMA_IRQHandler>
 80032d2:	bf00      	nop
 80032d4:	2400e26c 	.word	0x2400e26c

080032d8 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80032d8:	4801      	ldr	r0, [pc, #4]	; (80032e0 <DMA1_Stream6_IRQHandler+0x8>)
 80032da:	f004 b8cb 	b.w	8007474 <HAL_DMA_IRQHandler>
 80032de:	bf00      	nop
 80032e0:	24009b2c 	.word	0x24009b2c

080032e4 <TIM1_UP_IRQHandler>:
void TIM1_UP_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80032e4:	4801      	ldr	r0, [pc, #4]	; (80032ec <TIM1_UP_IRQHandler+0x8>)
 80032e6:	f008 b8e5 	b.w	800b4b4 <HAL_TIM_IRQHandler>
 80032ea:	bf00      	nop
 80032ec:	2401ea48 	.word	0x2401ea48

080032f0 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80032f0:	4801      	ldr	r0, [pc, #4]	; (80032f8 <SPI1_IRQHandler+0x8>)
 80032f2:	f007 bf93 	b.w	800b21c <HAL_SPI_IRQHandler>
 80032f6:	bf00      	nop
 80032f8:	2401a704 	.word	0x2401a704

080032fc <SPI2_IRQHandler>:
void SPI2_IRQHandler(void)
{
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80032fc:	4801      	ldr	r0, [pc, #4]	; (8003304 <SPI2_IRQHandler+0x8>)
 80032fe:	f007 bf8d 	b.w	800b21c <HAL_SPI_IRQHandler>
 8003302:	bf00      	nop
 8003304:	24009bac 	.word	0x24009bac

08003308 <DMA1_Stream7_IRQHandler>:
void DMA1_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003308:	4801      	ldr	r0, [pc, #4]	; (8003310 <DMA1_Stream7_IRQHandler+0x8>)
 800330a:	f004 b8b3 	b.w	8007474 <HAL_DMA_IRQHandler>
 800330e:	bf00      	nop
 8003310:	24009cc8 	.word	0x24009cc8

08003314 <SDMMC1_IRQHandler>:
void SDMMC1_IRQHandler(void)
{
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8003314:	4801      	ldr	r0, [pc, #4]	; (800331c <SDMMC1_IRQHandler+0x8>)
 8003316:	f007 bb89 	b.w	800aa2c <HAL_SD_IRQHandler>
 800331a:	bf00      	nop
 800331c:	2400bf78 	.word	0x2400bf78

08003320 <SPI3_IRQHandler>:
void SPI3_IRQHandler(void)
{
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8003320:	4801      	ldr	r0, [pc, #4]	; (8003328 <SPI3_IRQHandler+0x8>)
 8003322:	f007 bf7b 	b.w	800b21c <HAL_SPI_IRQHandler>
 8003326:	bf00      	nop
 8003328:	2400e0f0 	.word	0x2400e0f0

0800332c <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 800332c:	4801      	ldr	r0, [pc, #4]	; (8003334 <DMA2_Stream0_IRQHandler+0x8>)
 800332e:	f004 b8a1 	b.w	8007474 <HAL_DMA_IRQHandler>
 8003332:	bf00      	nop
 8003334:	2400c060 	.word	0x2400c060

08003338 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 8003338:	4801      	ldr	r0, [pc, #4]	; (8003340 <DMA2_Stream1_IRQHandler+0x8>)
 800333a:	f004 b89b 	b.w	8007474 <HAL_DMA_IRQHandler>
 800333e:	bf00      	nop
 8003340:	240103dc 	.word	0x240103dc

08003344 <DMA2_Stream4_IRQHandler>:
void DMA2_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003344:	4801      	ldr	r0, [pc, #4]	; (800334c <DMA2_Stream4_IRQHandler+0x8>)
 8003346:	f004 b895 	b.w	8007474 <HAL_DMA_IRQHandler>
 800334a:	bf00      	nop
 800334c:	240124f0 	.word	0x240124f0

08003350 <SPI4_IRQHandler>:
void SPI4_IRQHandler(void)
{
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8003350:	4801      	ldr	r0, [pc, #4]	; (8003358 <SPI4_IRQHandler+0x8>)
 8003352:	f007 bf63 	b.w	800b21c <HAL_SPI_IRQHandler>
 8003356:	bf00      	nop
 8003358:	24012468 	.word	0x24012468

0800335c <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800335c:	4801      	ldr	r0, [pc, #4]	; (8003364 <OTG_FS_IRQHandler+0x8>)
 800335e:	f004 bcd9 	b.w	8007d14 <HAL_PCD_IRQHandler>
 8003362:	bf00      	nop
 8003364:	24022240 	.word	0x24022240

08003368 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003368:	4b0b      	ldr	r3, [pc, #44]	; (8003398 <_sbrk+0x30>)
{
 800336a:	4602      	mov	r2, r0
  if (NULL == __sbrk_heap_end)
 800336c:	6819      	ldr	r1, [r3, #0]
{
 800336e:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8003370:	b909      	cbnz	r1, 8003376 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8003372:	490a      	ldr	r1, [pc, #40]	; (800339c <_sbrk+0x34>)
 8003374:	6019      	str	r1, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003376:	6818      	ldr	r0, [r3, #0]
 8003378:	4909      	ldr	r1, [pc, #36]	; (80033a0 <_sbrk+0x38>)
 800337a:	4c0a      	ldr	r4, [pc, #40]	; (80033a4 <_sbrk+0x3c>)
 800337c:	4402      	add	r2, r0
 800337e:	1b09      	subs	r1, r1, r4
 8003380:	428a      	cmp	r2, r1
 8003382:	d906      	bls.n	8003392 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8003384:	f00f fed8 	bl	8013138 <__errno>
 8003388:	230c      	movs	r3, #12
 800338a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800338c:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8003390:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8003392:	601a      	str	r2, [r3, #0]
  return (void *)prev_heap_end;
 8003394:	e7fc      	b.n	8003390 <_sbrk+0x28>
 8003396:	bf00      	nop
 8003398:	240002d0 	.word	0x240002d0
 800339c:	24022650 	.word	0x24022650
 80033a0:	24080000 	.word	0x24080000
 80033a4:	00000f00 	.word	0x00000f00

080033a8 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80033a8:	4a28      	ldr	r2, [pc, #160]	; (800344c <SystemInit+0xa4>)
 80033aa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80033ae:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80033b2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80033b6:	4a26      	ldr	r2, [pc, #152]	; (8003450 <SystemInit+0xa8>)
 80033b8:	6813      	ldr	r3, [r2, #0]
 80033ba:	f003 030f 	and.w	r3, r3, #15
 80033be:	2b06      	cmp	r3, #6
 80033c0:	d805      	bhi.n	80033ce <SystemInit+0x26>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80033c2:	6813      	ldr	r3, [r2, #0]
 80033c4:	f023 030f 	bic.w	r3, r3, #15
 80033c8:	f043 0307 	orr.w	r3, r3, #7
 80033cc:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80033ce:	4b21      	ldr	r3, [pc, #132]	; (8003454 <SystemInit+0xac>)
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	f042 0201 	orr.w	r2, r2, #1
 80033d6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80033d8:	2200      	movs	r2, #0
 80033da:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80033dc:	4a1e      	ldr	r2, [pc, #120]	; (8003458 <SystemInit+0xb0>)
 80033de:	6819      	ldr	r1, [r3, #0]
 80033e0:	400a      	ands	r2, r1
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80033e2:	491b      	ldr	r1, [pc, #108]	; (8003450 <SystemInit+0xa8>)
  RCC->CR &= 0xEAF6ED7FU;
 80033e4:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80033e6:	680a      	ldr	r2, [r1, #0]
 80033e8:	f002 020f 	and.w	r2, r2, #15
 80033ec:	2a07      	cmp	r2, #7
 80033ee:	d905      	bls.n	80033fc <SystemInit+0x54>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80033f0:	680a      	ldr	r2, [r1, #0]
 80033f2:	f022 020f 	bic.w	r2, r2, #15
 80033f6:	f042 0207 	orr.w	r2, r2, #7
 80033fa:	600a      	str	r2, [r1, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80033fc:	2200      	movs	r2, #0

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80033fe:	4917      	ldr	r1, [pc, #92]	; (800345c <SystemInit+0xb4>)
  RCC->D1CFGR = 0x00000000;
 8003400:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8003402:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8003404:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8003406:	6299      	str	r1, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003408:	4915      	ldr	r1, [pc, #84]	; (8003460 <SystemInit+0xb8>)
 800340a:	62d9      	str	r1, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800340c:	4915      	ldr	r1, [pc, #84]	; (8003464 <SystemInit+0xbc>)
 800340e:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003410:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003412:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003414:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003416:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003418:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800341a:	6819      	ldr	r1, [r3, #0]
 800341c:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8003420:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003422:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003424:	4b10      	ldr	r3, [pc, #64]	; (8003468 <SystemInit+0xc0>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	0c1b      	lsrs	r3, r3, #16
 800342a:	041b      	lsls	r3, r3, #16
 800342c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003430:	d202      	bcs.n	8003438 <SystemInit+0x90>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003432:	4b0e      	ldr	r3, [pc, #56]	; (800346c <SystemInit+0xc4>)
 8003434:	2201      	movs	r2, #1
 8003436:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003438:	4b0d      	ldr	r3, [pc, #52]	; (8003470 <SystemInit+0xc8>)
 800343a:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800343e:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003440:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003444:	4b01      	ldr	r3, [pc, #4]	; (800344c <SystemInit+0xa4>)
 8003446:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	e000ed00 	.word	0xe000ed00
 8003450:	52002000 	.word	0x52002000
 8003454:	58024400 	.word	0x58024400
 8003458:	eaf6ed7f 	.word	0xeaf6ed7f
 800345c:	02020200 	.word	0x02020200
 8003460:	01ff0000 	.word	0x01ff0000
 8003464:	01010280 	.word	0x01010280
 8003468:	5c001000 	.word	0x5c001000
 800346c:	51008108 	.word	0x51008108
 8003470:	52004000 	.word	0x52004000
 8003474:	00000000 	.word	0x00000000

08003478 <vTaskBattery>:

#include "tasks/task_battery.h"

float get_temp(uint16_t adc_value);

void vTaskBattery(void *argument) {
 8003478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800347c:	ed2d 8b10 	vpush	{d8-d15}

	/* Initialise Variables */
	double mah;
	double curr = 0;
	double supp = 0;
	double bat = 0;
 8003480:	ed9f db6d 	vldr	d13, [pc, #436]	; 8003638 <vTaskBattery+0x1c0>
		tick_count += tick_update;

		double current2 = ((double) adc_value[0] * (2.5 / 4096.0)
				- (3.3 * 0.107)) / 0.264; // CURR2
		float supply_voltage = adc_value[1] * (2.5 / 4096) * 2; // 3V3
		float battery_voltage = adc_value[2] * (2.5 / 4096) * 5.2; // BAT
 8003484:	ed9f ab6e 	vldr	d10, [pc, #440]	; 8003640 <vTaskBattery+0x1c8>
void vTaskBattery(void *argument) {
 8003488:	b08a      	sub	sp, #40	; 0x28
	battery_data_t battery_data = { 0 };
 800348a:	2400      	movs	r4, #0
	tick_update = osKernelGetTickFreq() / BATTERY_SAMPLE_RATE;
 800348c:	2732      	movs	r7, #50	; 0x32
	double supp = 0;
 800348e:	eeb0 cb4d 	vmov.f64	d12, d13
	battery_data_t battery_data = { 0 };
 8003492:	f8ad 4010 	strh.w	r4, [sp, #16]
	double curr = 0;
 8003496:	eeb0 eb4d 	vmov.f64	d14, d13
 800349a:	eeb0 8b4a 	vmov.f64	d8, d10
	battery_data_t battery_data = { 0 };
 800349e:	e9cd 4402 	strd	r4, r4, [sp, #8]
		float battery_voltage = adc_value[2] * (2.5 / 4096) * 5.2; // BAT
 80034a2:	ed9f bb69 	vldr	d11, [pc, #420]	; 8003648 <vTaskBattery+0x1d0>
	tick_count = osKernelGetTickCount();
 80034a6:	f00c fb37 	bl	800fb18 <osKernelGetTickCount>
 80034aa:	4606      	mov	r6, r0
	tick_update = osKernelGetTickFreq() / BATTERY_SAMPLE_RATE;
 80034ac:	f00c fb48 	bl	800fb40 <osKernelGetTickFreq>
 80034b0:	fbb0 f7f7 	udiv	r7, r0, r7
	HAL_ADC_Stop_DMA(&hadc1);
 80034b4:	4870      	ldr	r0, [pc, #448]	; (8003678 <vTaskBattery+0x200>)
 80034b6:	f002 fe2a 	bl	800610e <HAL_ADC_Stop_DMA>
	HAL_ADC_Start_DMA(&hadc1, adc_value, 5);
 80034ba:	2205      	movs	r2, #5
 80034bc:	a905      	add	r1, sp, #20
 80034be:	486e      	ldr	r0, [pc, #440]	; (8003678 <vTaskBattery+0x200>)
 80034c0:	f002 fd62 	bl	8005f88 <HAL_ADC_Start_DMA>
	osDelay(500);
 80034c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80034c8:	f00c fb94 	bl	800fbf4 <osDelay>
		float battery_voltage = adc_value[2] * (2.5 / 4096) * 5.2; // BAT
 80034cc:	eddd 7a07 	vldr	s15, [sp, #28]
		tick_count += tick_update;
 80034d0:	443e      	add	r6, r7
		float battery_voltage = adc_value[2] * (2.5 / 4096) * 5.2; // BAT
 80034d2:	eeb8 fb67 	vcvt.f64.u32	d15, s15
		float supply_voltage = adc_value[1] * (2.5 / 4096) * 2; // 3V3
 80034d6:	e9dd 8505 	ldrd	r8, r5, [sp, #20]
		float battery_voltage = adc_value[2] * (2.5 / 4096) * 5.2; // BAT
 80034da:	ee2f fb0a 	vmul.f64	d15, d15, d10
		double current1 = ((double) adc_value[3] * (2.5 / 4096.0)
				- (3.3 * 0.107)) / 0.264; // CURR1
		get_temp(adc_value[4]); // temp

		if ((adc_value[0] | adc_value[1]) == 0) {
 80034de:	ea58 0305 	orrs.w	r3, r8, r5
		float battery_voltage = adc_value[2] * (2.5 / 4096) * 5.2; // BAT
 80034e2:	ee2f fb0b 	vmul.f64	d15, d15, d11
 80034e6:	eeb7 fbcf 	vcvt.f32.f64	s30, d15
		double current1 = ((double) adc_value[3] * (2.5 / 4096.0)
 80034ea:	eddd fa08 	vldr	s31, [sp, #32]
		if ((adc_value[0] | adc_value[1]) == 0) {
 80034ee:	d107      	bne.n	8003500 <vTaskBattery+0x88>
			HAL_ADC_Stop_DMA(&hadc1);
 80034f0:	4861      	ldr	r0, [pc, #388]	; (8003678 <vTaskBattery+0x200>)
 80034f2:	f002 fe0c 	bl	800610e <HAL_ADC_Stop_DMA>
			HAL_ADC_Start_DMA(&hadc1, adc_value, 5);
 80034f6:	2205      	movs	r2, #5
 80034f8:	a905      	add	r1, sp, #20
 80034fa:	485f      	ldr	r0, [pc, #380]	; (8003678 <vTaskBattery+0x200>)
 80034fc:	f002 fd44 	bl	8005f88 <HAL_ADC_Start_DMA>
		}
		// Filter adc values
		if (counter < 50) {
 8003500:	2c31      	cmp	r4, #49	; 0x31
 8003502:	dc2e      	bgt.n	8003562 <vTaskBattery+0xea>
		double current2 = ((double) adc_value[0] * (2.5 / 4096.0)
 8003504:	ee07 8a90 	vmov	s15, r8
			counter++;
 8003508:	3401      	adds	r4, #1
				- (3.3 * 0.107)) / 0.264; // CURR2
 800350a:	ed9f 6b51 	vldr	d6, [pc, #324]	; 8003650 <vTaskBattery+0x1d8>
		double current2 = ((double) adc_value[0] * (2.5 / 4096.0)
 800350e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
				- (3.3 * 0.107)) / 0.264; // CURR2
 8003512:	eeb0 4b46 	vmov.f64	d4, d6
		double current2 = ((double) adc_value[0] * (2.5 / 4096.0)
 8003516:	ed9f 3b50 	vldr	d3, [pc, #320]	; 8003658 <vTaskBattery+0x1e0>
				- (3.3 * 0.107)) / 0.264; // CURR2
 800351a:	eea7 4b08 	vfma.f64	d4, d7, d8
		float supply_voltage = adc_value[1] * (2.5 / 4096) * 2; // 3V3
 800351e:	ee07 5a90 	vmov	s15, r5
 8003522:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003526:	ee27 7b08 	vmul.f64	d7, d7, d8
		double current2 = ((double) adc_value[0] * (2.5 / 4096.0)
 800352a:	ee84 5b03 	vdiv.f64	d5, d4, d3
		double current1 = ((double) adc_value[3] * (2.5 / 4096.0)
 800352e:	eeb8 4b6f 	vcvt.f64.u32	d4, s31
		float supply_voltage = adc_value[1] * (2.5 / 4096) * 2; // 3V3
 8003532:	ee37 7b07 	vadd.f64	d7, d7, d7
			curr += current1 + current2;
			supp += supply_voltage;
			bat += battery_voltage;
 8003536:	eeb7 facf 	vcvt.f64.f32	d15, s30
				- (3.3 * 0.107)) / 0.264; // CURR1
 800353a:	eea4 6b08 	vfma.f64	d6, d4, d8
		float supply_voltage = adc_value[1] * (2.5 / 4096) * 2; // 3V3
 800353e:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			bat += battery_voltage;
 8003542:	ee3d db0f 	vadd.f64	d13, d13, d15
			supp += supply_voltage;
 8003546:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
		double current1 = ((double) adc_value[3] * (2.5 / 4096.0)
 800354a:	ee86 4b03 	vdiv.f64	d4, d6, d3
			supp += supply_voltage;
 800354e:	ee3c cb07 	vadd.f64	d12, d12, d7
			curr += current1 + current2;
 8003552:	ee35 5b04 	vadd.f64	d5, d5, d4
 8003556:	ee3e eb05 	vadd.f64	d14, d14, d5
				global_battery_data.current = battery_data.current;
				ReleaseMutex(&battery_mutex);
			}
		}
		/* Sleep */
		osDelayUntil(tick_count);
 800355a:	4630      	mov	r0, r6
 800355c:	f00c fb64 	bl	800fc28 <osDelayUntil>
	for (;;) {
 8003560:	e7b4      	b.n	80034cc <vTaskBattery+0x54>
			mah += (curr) / (BATTERY_SAMPLE_RATE * 3.6);
 8003562:	ed9f 6b3f 	vldr	d6, [pc, #252]	; 8003660 <vTaskBattery+0x1e8>
			battery_data.current = (uint16_t) (curr * 1000) / 50;
 8003566:	2232      	movs	r2, #50	; 0x32
			mah += (curr) / (BATTERY_SAMPLE_RATE * 3.6);
 8003568:	ee8e 7b06 	vdiv.f64	d7, d14, d6
			battery_data.power = (curr * 1000) / 50 * (battery_voltage / 50);
 800356c:	ed9f 6b3e 	vldr	d6, [pc, #248]	; 8003668 <vTaskBattery+0x1f0>
			mah += (curr) / (BATTERY_SAMPLE_RATE * 3.6);
 8003570:	ee39 9b07 	vadd.f64	d9, d9, d7
			battery_data.consumption = (uint16_t) mah;
 8003574:	eefc 7bc9 	vcvt.u32.f64	s15, d9
 8003578:	ee17 3a90 	vmov	r3, s15
			battery_data.current = (uint16_t) (curr * 1000) / 50;
 800357c:	ed9f 7b3c 	vldr	d7, [pc, #240]	; 8003670 <vTaskBattery+0x1f8>
			battery_data.consumption = (uint16_t) mah;
 8003580:	b29c      	uxth	r4, r3
			battery_data.current = (uint16_t) (curr * 1000) / 50;
 8003582:	ee2e eb07 	vmul.f64	d14, d14, d7
			battery_data.consumption = (uint16_t) mah;
 8003586:	f8ad 400e 	strh.w	r4, [sp, #14]
			battery_data.current = (uint16_t) (curr * 1000) / 50;
 800358a:	eefc 7bce 	vcvt.u32.f64	s15, d14
 800358e:	ee17 3a90 	vmov	r3, s15
			battery_data.power = (curr * 1000) / 50 * (battery_voltage / 50);
 8003592:	ee8e 7b06 	vdiv.f64	d7, d14, d6
 8003596:	eddf 6a39 	vldr	s13, [pc, #228]	; 800367c <vTaskBattery+0x204>
			battery_data.current = (uint16_t) (curr * 1000) / 50;
 800359a:	b29b      	uxth	r3, r3
			battery_data.power = (curr * 1000) / 50 * (battery_voltage / 50);
 800359c:	ee8f 6a26 	vdiv.f32	s12, s30, s13
			battery_data.current = (uint16_t) (curr * 1000) / 50;
 80035a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80035a4:	f8ad 300c 	strh.w	r3, [sp, #12]
			battery_data.power = (curr * 1000) / 50 * (battery_voltage / 50);
 80035a8:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 80035ac:	ee27 7b06 	vmul.f64	d7, d7, d6
 80035b0:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 80035b4:	ee17 2a10 	vmov	r2, s14
			battery_data.supply = (uint16_t) (supp * 20);
 80035b8:	eeb3 7b04 	vmov.f64	d7, #52	; 0x41a00000  20.0
			battery_data.power = (curr * 1000) / 50 * (battery_voltage / 50);
 80035bc:	b290      	uxth	r0, r2
			battery_data.supply = (uint16_t) (supp * 20);
 80035be:	ee2c cb07 	vmul.f64	d12, d12, d7
			battery_data.power = (curr * 1000) / 50 * (battery_voltage / 50);
 80035c2:	f8ad 0010 	strh.w	r0, [sp, #16]
			battery_data.battery = (uint16_t) (bat * 20);
 80035c6:	ee2d db07 	vmul.f64	d13, d13, d7
			battery_data.supply = (uint16_t) (supp * 20);
 80035ca:	eebc cbcc 	vcvt.u32.f64	s24, d12
			UsbPrint(
 80035ce:	e9cd 4000 	strd	r4, r0, [sp]
			battery_data.battery = (uint16_t) (bat * 20);
 80035d2:	eebc dbcd 	vcvt.u32.f64	s26, d13
			battery_data.supply = (uint16_t) (supp * 20);
 80035d6:	ee1c 2a10 	vmov	r2, s24
			UsbPrint(
 80035da:	4829      	ldr	r0, [pc, #164]	; (8003680 <vTaskBattery+0x208>)
			battery_data.supply = (uint16_t) (supp * 20);
 80035dc:	b291      	uxth	r1, r2
			battery_data.battery = (uint16_t) (bat * 20);
 80035de:	ee1d 2a10 	vmov	r2, s26
			battery_data.supply = (uint16_t) (supp * 20);
 80035e2:	f8ad 1008 	strh.w	r1, [sp, #8]
			battery_data.battery = (uint16_t) (bat * 20);
 80035e6:	b292      	uxth	r2, r2
 80035e8:	f8ad 200a 	strh.w	r2, [sp, #10]
			UsbPrint(
 80035ec:	f7fe fd7c 	bl	80020e8 <UsbPrint>
			logSensor(osKernelGetTickCount(), 1, BATTERY, &battery_data);
 80035f0:	f00c fa92 	bl	800fb18 <osKernelGetTickCount>
 80035f4:	ab02      	add	r3, sp, #8
 80035f6:	2204      	movs	r2, #4
 80035f8:	2101      	movs	r1, #1
 80035fa:	f7fe fc4b 	bl	8001e94 <logSensor>
			if (AcquireMutex(&battery_mutex) == osOK) {
 80035fe:	4821      	ldr	r0, [pc, #132]	; (8003684 <vTaskBattery+0x20c>)
 8003600:	f7fe fbe9 	bl	8001dd6 <AcquireMutex>
 8003604:	4604      	mov	r4, r0
 8003606:	b998      	cbnz	r0, 8003630 <vTaskBattery+0x1b8>
				global_battery_data.battery = battery_data.battery;
 8003608:	4b1f      	ldr	r3, [pc, #124]	; (8003688 <vTaskBattery+0x210>)
 800360a:	f8bd 200a 	ldrh.w	r2, [sp, #10]
				ReleaseMutex(&battery_mutex);
 800360e:	481d      	ldr	r0, [pc, #116]	; (8003684 <vTaskBattery+0x20c>)
				global_battery_data.battery = battery_data.battery;
 8003610:	801a      	strh	r2, [r3, #0]
				global_battery_data.consumption = battery_data.consumption;
 8003612:	f8bd 200e 	ldrh.w	r2, [sp, #14]
 8003616:	809a      	strh	r2, [r3, #4]
				global_battery_data.current = battery_data.current;
 8003618:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 800361c:	805a      	strh	r2, [r3, #2]
				ReleaseMutex(&battery_mutex);
 800361e:	f7fe fbe5 	bl	8001dec <ReleaseMutex>
			bat = 0;
 8003622:	ed9f db05 	vldr	d13, [pc, #20]	; 8003638 <vTaskBattery+0x1c0>
			supp = 0;
 8003626:	eeb0 cb4d 	vmov.f64	d12, d13
			curr = 0;
 800362a:	eeb0 eb4d 	vmov.f64	d14, d13
 800362e:	e794      	b.n	800355a <vTaskBattery+0xe2>
			counter = 0;
 8003630:	2400      	movs	r4, #0
 8003632:	e7f6      	b.n	8003622 <vTaskBattery+0x1aa>
 8003634:	f3af 8000 	nop.w
	...
 8003644:	3f440000 	.word	0x3f440000
 8003648:	cccccccd 	.word	0xcccccccd
 800364c:	4014cccc 	.word	0x4014cccc
 8003650:	be0ded28 	.word	0xbe0ded28
 8003654:	bfd69930 	.word	0xbfd69930
 8003658:	4189374c 	.word	0x4189374c
 800365c:	3fd0e560 	.word	0x3fd0e560
 8003660:	00000000 	.word	0x00000000
 8003664:	40668000 	.word	0x40668000
 8003668:	00000000 	.word	0x00000000
 800366c:	40490000 	.word	0x40490000
 8003670:	00000000 	.word	0x00000000
 8003674:	408f4000 	.word	0x408f4000
 8003678:	2400e188 	.word	0x2400e188
 800367c:	42480000 	.word	0x42480000
 8003680:	08015378 	.word	0x08015378
 8003684:	24009c34 	.word	0x24009c34
 8003688:	2400e180 	.word	0x2400e180

0800368c <vTaskController>:

#include "tasks/task_controller.h"

/* Abbreviation 'aw' is used to described everything related to the antiwindup */

void vTaskController(void *argument) {
 800368c:	b570      	push	{r4, r5, r6, lr}
 800368e:	ed2d 8b02 	vpush	{d8}
 8003692:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
	/* For periodic update */
	uint32_t tick_count, tick_update;

	state_est_data_t state_est_data_local;
	flight_phase_detection_t current_flight_phase_detection = { 0 };
 8003696:	2100      	movs	r1, #0

	/* Initialize the control_data struct */
	control_data_t control_data = { 0 };
 8003698:	f44f 6284 	mov.w	r2, #1056	; 0x420

	osDelay(1100);

	/* Infinite loop */
	tick_count = osKernelGetTickCount();
	tick_update = osKernelGetTickFreq() / CONTROLLER_SAMPLING_FREQ;
 800369c:	2564      	movs	r5, #100	; 0x64
	control_data_t control_data = { 0 };
 800369e:	a812      	add	r0, sp, #72	; 0x48
	flight_phase_detection_t current_flight_phase_detection = { 0 };
 80036a0:	9102      	str	r1, [sp, #8]
		/* Update Sensor Fusion Variables */
		ReadMutex(&state_est_mutex, &state_est_data_global,
				&state_est_data_local, sizeof(state_est_data_local));

		control_data.sf_ref_altitude_AGL =
				((float) state_est_data_global.position_world[2]) / 1000;
 80036a2:	ed9f 8a34 	vldr	s16, [pc, #208]	; 8003774 <vTaskController+0xe8>
		ReadMutex(&state_est_mutex, &state_est_data_global,
 80036a6:	4e34      	ldr	r6, [pc, #208]	; (8003778 <vTaskController+0xec>)
 80036a8:	eef0 8a48 	vmov.f32	s17, s16
	flight_phase_detection_t current_flight_phase_detection = { 0 };
 80036ac:	e9cd 1100 	strd	r1, r1, [sp]
	control_data_t control_data = { 0 };
 80036b0:	f00f fd87 	bl	80131c2 <memset>
	control_data_init(&control_data);
 80036b4:	a812      	add	r0, sp, #72	; 0x48
 80036b6:	f7fd fb55 	bl	8000d64 <control_data_init>
	osDelay(1100);
 80036ba:	f240 404c 	movw	r0, #1100	; 0x44c
 80036be:	f00c fa99 	bl	800fbf4 <osDelay>
	tick_count = osKernelGetTickCount();
 80036c2:	f00c fa29 	bl	800fb18 <osKernelGetTickCount>
 80036c6:	4604      	mov	r4, r0
	tick_update = osKernelGetTickFreq() / CONTROLLER_SAMPLING_FREQ;
 80036c8:	f00c fa3a 	bl	800fb40 <osKernelGetTickFreq>
 80036cc:	fbb0 f5f5 	udiv	r5, r0, r5
		ReadMutex(&state_est_mutex, &state_est_data_global,
 80036d0:	233c      	movs	r3, #60	; 0x3c
 80036d2:	aa03      	add	r2, sp, #12
 80036d4:	4928      	ldr	r1, [pc, #160]	; (8003778 <vTaskController+0xec>)
		tick_count += tick_update;
 80036d6:	442c      	add	r4, r5
		ReadMutex(&state_est_mutex, &state_est_data_global,
 80036d8:	4828      	ldr	r0, [pc, #160]	; (800377c <vTaskController+0xf0>)
 80036da:	f7fe fb8a 	bl	8001df2 <ReadMutex>
				((float) state_est_data_global.position_world[2]) / 1000;
 80036de:	edd6 7a02 	vldr	s15, [r6, #8]
		control_data.sf_velocity =
				((float) state_est_data_global.velocity_world[2]) / 1000;

		/* Update flight Phase */
		ReadMutex(&fsm_mutex, &global_flight_phase_detection,
 80036e2:	233c      	movs	r3, #60	; 0x3c
 80036e4:	466a      	mov	r2, sp
				((float) state_est_data_global.position_world[2]) / 1000;
 80036e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		ReadMutex(&fsm_mutex, &global_flight_phase_detection,
 80036ea:	4925      	ldr	r1, [pc, #148]	; (8003780 <vTaskController+0xf4>)
 80036ec:	4825      	ldr	r0, [pc, #148]	; (8003784 <vTaskController+0xf8>)
				((float) state_est_data_global.position_world[2]) / 1000;
 80036ee:	ee87 7a88 	vdiv.f32	s14, s15, s16
				((float) state_est_data_global.velocity_world[2]) / 1000;
 80036f2:	edd6 7a0b 	vldr	s15, [r6, #44]	; 0x2c
 80036f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		control_data.sf_ref_altitude_AGL =
 80036fa:	ed8d 7a15 	vstr	s14, [sp, #84]	; 0x54
				((float) state_est_data_global.velocity_world[2]) / 1000;
 80036fe:	ee87 7a88 	vdiv.f32	s14, s15, s16
		control_data.sf_velocity =
 8003702:	ed8d 7a16 	vstr	s14, [sp, #88]	; 0x58
		ReadMutex(&fsm_mutex, &global_flight_phase_detection,
 8003706:	f7fe fb74 	bl	8001df2 <ReadMutex>
				&current_flight_phase_detection, sizeof(state_est_data_local));

		/** MAKE SURE THE RIGHT CONTROLLER IS ACTIVE IS ACTIVE!!!!! **/
		if (LQR_ACTIVE) {
			compute_control_input(&control_data,
 800370a:	a812      	add	r0, sp, #72	; 0x48
 800370c:	4669      	mov	r1, sp
 800370e:	f7fd fbdf 	bl	8000ed0 <compute_control_input>
		} else {
			compute_test_control_input(&control_data);
		}

		/* Write Control Input into Global Variable */
		if (AcquireMutex(&controller_mutex) == osOK) {
 8003712:	481d      	ldr	r0, [pc, #116]	; (8003788 <vTaskController+0xfc>)
 8003714:	f7fe fb5f 	bl	8001dd6 <AcquireMutex>
 8003718:	b958      	cbnz	r0, 8003732 <vTaskController+0xa6>
			controller_output_global = (int32_t) (control_data.control_input
					* 1000);
 800371a:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
			controller_output_global = (int32_t) (control_data.control_input
 800371e:	4b1b      	ldr	r3, [pc, #108]	; (800378c <vTaskController+0x100>)
					* 1000);
 8003720:	ee67 7a88 	vmul.f32	s15, s15, s16
			ReleaseMutex(&controller_mutex);
 8003724:	4818      	ldr	r0, [pc, #96]	; (8003788 <vTaskController+0xfc>)
			controller_output_global = (int32_t) (control_data.control_input
 8003726:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800372a:	edc3 7a00 	vstr	s15, [r3]
			ReleaseMutex(&controller_mutex);
 800372e:	f7fe fb5d 	bl	8001dec <ReleaseMutex>
		}

		/* Log to SD Card */
		logControllerOutput(osKernelGetTickCount(),
 8003732:	f00c f9f1 	bl	800fb18 <osKernelGetTickCount>
				(int32_t) (control_data.control_input * 1000),
				(int32_t) (control_data.reference_error * 1000),
				(int32_t) (control_data.integrated_error * 1000));
 8003736:	eddd 6a14 	vldr	s13, [sp, #80]	; 0x50
				(int32_t) (control_data.reference_error * 1000),
 800373a:	ed9d 7a13 	vldr	s14, [sp, #76]	; 0x4c
				(int32_t) (control_data.control_input * 1000),
 800373e:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
				(int32_t) (control_data.integrated_error * 1000));
 8003742:	ee66 6aa8 	vmul.f32	s13, s13, s17
				(int32_t) (control_data.reference_error * 1000),
 8003746:	ee27 7a28 	vmul.f32	s14, s14, s17
				(int32_t) (control_data.control_input * 1000),
 800374a:	ee67 7aa8 	vmul.f32	s15, s15, s17
		logControllerOutput(osKernelGetTickCount(),
 800374e:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8003752:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8003756:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800375a:	ee16 3a90 	vmov	r3, s13
 800375e:	ee17 2a10 	vmov	r2, s14
 8003762:	ee17 1a90 	vmov	r1, s15
 8003766:	f7fe fc77 	bl	8002058 <logControllerOutput>

		/* Sleep */
		osDelayUntil(tick_count);
 800376a:	4620      	mov	r0, r4
 800376c:	f00c fa5c 	bl	800fc28 <osDelayUntil>
		tick_count += tick_update;
 8003770:	e7ae      	b.n	80036d0 <vTaskController+0x44>
 8003772:	bf00      	nop
 8003774:	447a0000 	.word	0x447a0000
 8003778:	24000294 	.word	0x24000294
 800377c:	24016578 	.word	0x24016578
 8003780:	24000234 	.word	0x24000234
 8003784:	24009ba4 	.word	0x24009ba4
 8003788:	2400e178 	.word	0x2400e178
 800378c:	24000220 	.word	0x24000220

08003790 <vTaskFsm>:
 *      Author: Jonas
 */

#include "tasks/task_fsm.h"

void vTaskFsm(void *argument) {
 8003790:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003794:	b09d      	sub	sp, #116	; 0x74
	/* For periodic update */
	uint32_t tick_count, tick_update;

	/* Phase detection struct */
	flight_phase_detection_t flight_phase_detection = { 0 };
 8003796:	2500      	movs	r5, #0

	osDelay(1000);

	/* Infinite loop */
	tick_count = osKernelGetTickCount();
	tick_update = osKernelGetTickFreq() / FSM_SAMPLING_FREQ;
 8003798:	2664      	movs	r6, #100	; 0x64
	while (1) {
		/* Tick Update */
		tick_count += tick_update;

		/* Read Telemetry Command */
		ReadMutex(&command_mutex, &global_telemetry_command, &telemetry_command,
 800379a:	4f31      	ldr	r7, [pc, #196]	; (8003860 <vTaskFsm+0xd0>)
	flight_phase_detection_t flight_phase_detection = { 0 };
 800379c:	ac02      	add	r4, sp, #8
 800379e:	9502      	str	r5, [sp, #8]
		ReadMutex(&command_mutex, &global_telemetry_command, &telemetry_command,
 80037a0:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8003878 <vTaskFsm+0xe8>
	reset_flight_phase_detection(&flight_phase_detection);
 80037a4:	4620      	mov	r0, r4
			reset_flight_phase_detection(&flight_phase_detection);
			telemetry_command = IDLE_COMMAND;
		}

		/* Update Local State Estimation Data */
		ReadMutex(&state_est_mutex, &state_est_data_global, &state_est_data_fsm,
 80037a6:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 800387c <vTaskFsm+0xec>
	flight_phase_detection_t flight_phase_detection = { 0 };
 80037aa:	e9c4 5501 	strd	r5, r5, [r4, #4]
	reset_flight_phase_detection(&flight_phase_detection);
 80037ae:	f7fd fda5 	bl	80012fc <reset_flight_phase_detection>
	state_est_data_t state_est_data_fsm = { 0 };
 80037b2:	4629      	mov	r1, r5
 80037b4:	223c      	movs	r2, #60	; 0x3c
 80037b6:	a80d      	add	r0, sp, #52	; 0x34
 80037b8:	f00f fd03 	bl	80131c2 <memset>
	init_env(&dummy_env);
 80037bc:	a809      	add	r0, sp, #36	; 0x24
 80037be:	f7fd fc47 	bl	8001050 <init_env>
	init_env(&environment);
 80037c2:	a805      	add	r0, sp, #20
 80037c4:	f7fd fc44 	bl	8001050 <init_env>
	command_e telemetry_command = IDLE_COMMAND;
 80037c8:	239b      	movs	r3, #155	; 0x9b
	osDelay(1000);
 80037ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	command_e telemetry_command = IDLE_COMMAND;
 80037ce:	f88d 3007 	strb.w	r3, [sp, #7]
	osDelay(1000);
 80037d2:	f00c fa0f 	bl	800fbf4 <osDelay>
	tick_count = osKernelGetTickCount();
 80037d6:	f00c f99f 	bl	800fb18 <osKernelGetTickCount>
 80037da:	4605      	mov	r5, r0
	tick_update = osKernelGetTickFreq() / FSM_SAMPLING_FREQ;
 80037dc:	f00c f9b0 	bl	800fb40 <osKernelGetTickFreq>
 80037e0:	fbb0 f6f6 	udiv	r6, r0, r6
		ReadMutex(&command_mutex, &global_telemetry_command, &telemetry_command,
 80037e4:	2301      	movs	r3, #1
 80037e6:	f10d 0207 	add.w	r2, sp, #7
 80037ea:	4639      	mov	r1, r7
 80037ec:	4640      	mov	r0, r8
 80037ee:	f7fe fb00 	bl	8001df2 <ReadMutex>
		if (telemetry_command == CALIBRATE_SENSORS
 80037f2:	f89d 3007 	ldrb.w	r3, [sp, #7]
		tick_count += tick_update;
 80037f6:	4435      	add	r5, r6
		if (telemetry_command == CALIBRATE_SENSORS
 80037f8:	2b49      	cmp	r3, #73	; 0x49
 80037fa:	d109      	bne.n	8003810 <vTaskFsm+0x80>
				&& flight_phase_detection.flight_phase == IDLE) {
 80037fc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003800:	2b01      	cmp	r3, #1
 8003802:	d105      	bne.n	8003810 <vTaskFsm+0x80>
			reset_flight_phase_detection(&flight_phase_detection);
 8003804:	4620      	mov	r0, r4
 8003806:	f7fd fd79 	bl	80012fc <reset_flight_phase_detection>
			telemetry_command = IDLE_COMMAND;
 800380a:	239b      	movs	r3, #155	; 0x9b
 800380c:	f88d 3007 	strb.w	r3, [sp, #7]
		ReadMutex(&state_est_mutex, &state_est_data_global, &state_est_data_fsm,
 8003810:	233c      	movs	r3, #60	; 0x3c
 8003812:	aa0d      	add	r2, sp, #52	; 0x34
 8003814:	4649      	mov	r1, r9
 8003816:	4813      	ldr	r0, [pc, #76]	; (8003864 <vTaskFsm+0xd4>)
 8003818:	f7fe faeb 	bl	8001df2 <ReadMutex>
				sizeof(state_est_data_global));

		/* Update Local Environment Data */
		ReadMutex(&env_mutex, &global_env, &environment, sizeof(global_env));
 800381c:	2310      	movs	r3, #16
 800381e:	aa05      	add	r2, sp, #20
 8003820:	4911      	ldr	r1, [pc, #68]	; (8003868 <vTaskFsm+0xd8>)
 8003822:	4812      	ldr	r0, [pc, #72]	; (800386c <vTaskFsm+0xdc>)
 8003824:	f7fe fae5 	bl	8001df2 <ReadMutex>

		/* get Flight Phase update */
		detect_flight_phase(&flight_phase_detection, &state_est_data_fsm,
 8003828:	4620      	mov	r0, r4
 800382a:	aa05      	add	r2, sp, #20
 800382c:	a90d      	add	r1, sp, #52	; 0x34
 800382e:	f7fd fcdb 	bl	80011e8 <detect_flight_phase>
				&environment);

		/* Write updated flight Phase detection */
		if (AcquireMutex(&fsm_mutex) == osOK) {
 8003832:	480f      	ldr	r0, [pc, #60]	; (8003870 <vTaskFsm+0xe0>)
 8003834:	f7fe facf 	bl	8001dd6 <AcquireMutex>
 8003838:	b938      	cbnz	r0, 800384a <vTaskFsm+0xba>
			global_flight_phase_detection = flight_phase_detection;
 800383a:	4b0e      	ldr	r3, [pc, #56]	; (8003874 <vTaskFsm+0xe4>)
 800383c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003840:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			ReleaseMutex(&fsm_mutex);
 8003844:	480a      	ldr	r0, [pc, #40]	; (8003870 <vTaskFsm+0xe0>)
 8003846:	f7fe fad1 	bl	8001dec <ReleaseMutex>
		}

		logRocketState(osKernelGetTickCount(), flight_phase_detection);
 800384a:	f00c f965 	bl	800fb18 <osKernelGetTickCount>
 800384e:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8003852:	f7fe fbb1 	bl	8001fb8 <logRocketState>

		/* Sleep */
		osDelayUntil(tick_count);
 8003856:	4628      	mov	r0, r5
 8003858:	f00c f9e6 	bl	800fc28 <osDelayUntil>
		tick_count += tick_update;
 800385c:	e7c2      	b.n	80037e4 <vTaskFsm+0x54>
 800385e:	bf00      	nop
 8003860:	240165a4 	.word	0x240165a4
 8003864:	24016578 	.word	0x24016578
 8003868:	24000224 	.word	0x24000224
 800386c:	2400c0e4 	.word	0x2400c0e4
 8003870:	24009ba4 	.word	0x24009ba4
 8003874:	24000234 	.word	0x24000234
 8003878:	2400c0dc 	.word	0x2400c0dc
 800387c:	24000294 	.word	0x24000294

08003880 <vTaskGps>:
 *      Author: Luca Jost
 */

#include "tasks/task_gps.h"

void vTaskGps(void *argument) {
 8003880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003884:	b0b3      	sub	sp, #204	; 0xcc

	UBLOX GPS1 = { 0, &huart1 };
 8003886:	222c      	movs	r2, #44	; 0x2c
 8003888:	2100      	movs	r1, #0
	UBLOX GPS2 = { 1, &huart2 };
 800388a:	2401      	movs	r4, #1
	UBLOX GPS1 = { 0, &huart1 };
 800388c:	a811      	add	r0, sp, #68	; 0x44
	UBLOX GPS3 = { 2, &huart3 };

	int timeout_counter1 = 0;
	int timeout_counter2 = 0;
	int timeout_counter3 = 0;
 800388e:	2500      	movs	r5, #0
	UBLOX GPS1 = { 0, &huart1 };
 8003890:	f00f fc97 	bl	80131c2 <memset>
 8003894:	4b80      	ldr	r3, [pc, #512]	; (8003a98 <vTaskGps+0x218>)
	UBLOX GPS2 = { 1, &huart2 };
 8003896:	222c      	movs	r2, #44	; 0x2c
 8003898:	2100      	movs	r1, #0
 800389a:	a81c      	add	r0, sp, #112	; 0x70
	UBLOX GPS1 = { 0, &huart1 };
 800389c:	9312      	str	r3, [sp, #72]	; 0x48
	UBLOX GPS2 = { 1, &huart2 };
 800389e:	f00f fc90 	bl	80131c2 <memset>
 80038a2:	4b7e      	ldr	r3, [pc, #504]	; (8003a9c <vTaskGps+0x21c>)
	UBLOX GPS3 = { 2, &huart3 };
 80038a4:	222c      	movs	r2, #44	; 0x2c
 80038a6:	2100      	movs	r1, #0
 80038a8:	a827      	add	r0, sp, #156	; 0x9c
	UBLOX GPS2 = { 1, &huart2 };
 80038aa:	931d      	str	r3, [sp, #116]	; 0x74
 80038ac:	f88d 4070 	strb.w	r4, [sp, #112]	; 0x70
	UBLOX GPS3 = { 2, &huart3 };
 80038b0:	f00f fc87 	bl	80131c2 <memset>
 80038b4:	2302      	movs	r3, #2
	int timeout_counter2 = 0;
 80038b6:	462f      	mov	r7, r5
	int timeout_counter1 = 0;
 80038b8:	462e      	mov	r6, r5
				gps_reset(&GPS3);
				timeout_counter3 = 0;
			}
		}

		UsbPrint(
 80038ba:	f8df a1f0 	ldr.w	sl, [pc, #496]	; 8003aac <vTaskGps+0x22c>
	UBLOX GPS3 = { 2, &huart3 };
 80038be:	f88d 309c 	strb.w	r3, [sp, #156]	; 0x9c
 80038c2:	4b77      	ldr	r3, [pc, #476]	; (8003aa0 <vTaskGps+0x220>)
				"[GPS1] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d, Alt: %d\n",
				GPS1.data.hour, GPS1.data.minute, GPS1.data.second,
				GPS1.data.lat_deg, GPS1.data.lat_decimal, GPS1.data.lon_deg,
				GPS1.data.lon_decimal, GPS1.data.satellite, GPS1.data.altitude);

		UsbPrint(
 80038c4:	f8df b1e8 	ldr.w	fp, [pc, #488]	; 8003ab0 <vTaskGps+0x230>
	UBLOX GPS3 = { 2, &huart3 };
 80038c8:	9328      	str	r3, [sp, #160]	; 0xa0
	tick_count = osKernelGetTickCount();
 80038ca:	f00c f925 	bl	800fb18 <osKernelGetTickCount>
 80038ce:	4680      	mov	r8, r0
	tick_update = osKernelGetTickFreq() / GPS_SAMPLE_RATE;
 80038d0:	f00c f936 	bl	800fb40 <osKernelGetTickFreq>
 80038d4:	fa20 f904 	lsr.w	r9, r0, r4
	osDelay(600);
 80038d8:	f44f 7016 	mov.w	r0, #600	; 0x258
 80038dc:	f00c f98a 	bl	800fbf4 <osDelay>
	gps_dma_init(&GPS1);
 80038e0:	a811      	add	r0, sp, #68	; 0x44
 80038e2:	f7fd f9b9 	bl	8000c58 <gps_dma_init>
	gps_dma_init(&GPS2);
 80038e6:	a81c      	add	r0, sp, #112	; 0x70
 80038e8:	f7fd f9b6 	bl	8000c58 <gps_dma_init>
	gps_dma_init(&GPS3);
 80038ec:	a827      	add	r0, sp, #156	; 0x9c
 80038ee:	f7fd f9b3 	bl	8000c58 <gps_dma_init>
		if (gps_read_sensor(&GPS1)) {
 80038f2:	a811      	add	r0, sp, #68	; 0x44
		tick_count += tick_update;
 80038f4:	44c8      	add	r8, r9
		if (gps_read_sensor(&GPS1)) {
 80038f6:	f7fd f9c5 	bl	8000c84 <gps_read_sensor>
 80038fa:	b930      	cbnz	r0, 800390a <vTaskGps+0x8a>
			timeout_counter1++;
 80038fc:	3601      	adds	r6, #1
			if (timeout_counter1 == 10) {
 80038fe:	2e0a      	cmp	r6, #10
 8003900:	d104      	bne.n	800390c <vTaskGps+0x8c>
 8003902:	9007      	str	r0, [sp, #28]
				gps_reset(&GPS1);
 8003904:	a811      	add	r0, sp, #68	; 0x44
 8003906:	f7fd f9e3 	bl	8000cd0 <gps_reset>
			timeout_counter1 = 0;
 800390a:	2600      	movs	r6, #0
		if (gps_read_sensor(&GPS2)) {
 800390c:	a81c      	add	r0, sp, #112	; 0x70
 800390e:	f7fd f9b9 	bl	8000c84 <gps_read_sensor>
 8003912:	b930      	cbnz	r0, 8003922 <vTaskGps+0xa2>
			timeout_counter2++;
 8003914:	3701      	adds	r7, #1
			if (timeout_counter2 == 10) {
 8003916:	2f0a      	cmp	r7, #10
 8003918:	d104      	bne.n	8003924 <vTaskGps+0xa4>
 800391a:	9007      	str	r0, [sp, #28]
				gps_reset(&GPS2);
 800391c:	a81c      	add	r0, sp, #112	; 0x70
 800391e:	f7fd f9d7 	bl	8000cd0 <gps_reset>
			timeout_counter2 = 0;
 8003922:	2700      	movs	r7, #0
		if (gps_read_sensor(&GPS3)) {
 8003924:	a827      	add	r0, sp, #156	; 0x9c
 8003926:	f7fd f9ad 	bl	8000c84 <gps_read_sensor>
 800392a:	b930      	cbnz	r0, 800393a <vTaskGps+0xba>
			timeout_counter3++;
 800392c:	3501      	adds	r5, #1
			if (timeout_counter3 == 10) {
 800392e:	2d0a      	cmp	r5, #10
 8003930:	d104      	bne.n	800393c <vTaskGps+0xbc>
 8003932:	9007      	str	r0, [sp, #28]
				gps_reset(&GPS3);
 8003934:	a827      	add	r0, sp, #156	; 0x9c
 8003936:	f7fd f9cb 	bl	8000cd0 <gps_reset>
			timeout_counter3 = 0;
 800393a:	2500      	movs	r5, #0
		UsbPrint(
 800393c:	f8bd 306c 	ldrh.w	r3, [sp, #108]	; 0x6c
 8003940:	4650      	mov	r0, sl
 8003942:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8003944:	9305      	str	r3, [sp, #20]
 8003946:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 800394a:	9304      	str	r3, [sp, #16]
 800394c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800394e:	9303      	str	r3, [sp, #12]
 8003950:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 8003954:	9302      	str	r3, [sp, #8]
 8003956:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003958:	9301      	str	r3, [sp, #4]
 800395a:	f89d 3059 	ldrb.w	r3, [sp, #89]	; 0x59
 800395e:	9300      	str	r3, [sp, #0]
 8003960:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8003964:	f7fe fbc0 	bl	80020e8 <UsbPrint>
		UsbPrint(
 8003968:	f8bd 3098 	ldrh.w	r3, [sp, #152]	; 0x98
 800396c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800396e:	4658      	mov	r0, fp
 8003970:	9305      	str	r3, [sp, #20]
 8003972:	f89d 3084 	ldrb.w	r3, [sp, #132]	; 0x84
 8003976:	9304      	str	r3, [sp, #16]
 8003978:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800397a:	9303      	str	r3, [sp, #12]
 800397c:	f89d 308c 	ldrb.w	r3, [sp, #140]	; 0x8c
 8003980:	9302      	str	r3, [sp, #8]
 8003982:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003984:	9301      	str	r3, [sp, #4]
 8003986:	f89d 3085 	ldrb.w	r3, [sp, #133]	; 0x85
 800398a:	9300      	str	r3, [sp, #0]
 800398c:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	; 0x7c
 8003990:	f7fe fbaa 	bl	80020e8 <UsbPrint>
				"[GPS2] Time: %d:%d.%d Lat: %d.%ld Lon: %d.%ld Sats: %d Alt: %d\n",
				GPS2.data.hour, GPS2.data.minute, GPS2.data.second,
				GPS2.data.lat_deg, GPS2.data.lat_decimal, GPS2.data.lon_deg,
				GPS2.data.lon_decimal, GPS2.data.satellite, GPS2.data.altitude);

		UsbPrint(
 8003994:	f8bd 30c4 	ldrh.w	r3, [sp, #196]	; 0xc4
 8003998:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800399a:	9305      	str	r3, [sp, #20]
 800399c:	f89d 30b0 	ldrb.w	r3, [sp, #176]	; 0xb0
 80039a0:	4840      	ldr	r0, [pc, #256]	; (8003aa4 <vTaskGps+0x224>)
 80039a2:	9304      	str	r3, [sp, #16]
 80039a4:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 80039a6:	9303      	str	r3, [sp, #12]
 80039a8:	f89d 30b8 	ldrb.w	r3, [sp, #184]	; 0xb8
 80039ac:	9302      	str	r3, [sp, #8]
 80039ae:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 80039b0:	9301      	str	r3, [sp, #4]
 80039b2:	f89d 30b1 	ldrb.w	r3, [sp, #177]	; 0xb1
 80039b6:	9300      	str	r3, [sp, #0]
 80039b8:	e9dd 232a 	ldrd	r2, r3, [sp, #168]	; 0xa8
 80039bc:	f7fe fb94 	bl	80020e8 <UsbPrint>
				GPS3.data.hour, GPS3.data.minute, GPS3.data.second,
				GPS3.data.lat_deg, GPS3.data.lat_decimal, GPS3.data.lon_deg,
				GPS3.data.lon_decimal, GPS3.data.satellite, GPS3.data.altitude);

		/* Write GPS to Log */
		logSensor(osKernelGetTickCount(), 1, GPS, &GPS1.data);
 80039c0:	f00c f8aa 	bl	800fb18 <osKernelGetTickCount>
 80039c4:	ab13      	add	r3, sp, #76	; 0x4c
 80039c6:	2203      	movs	r2, #3
 80039c8:	2101      	movs	r1, #1
 80039ca:	f7fe fa63 	bl	8001e94 <logSensor>
		logSensor(osKernelGetTickCount(), 2, GPS, &GPS2.data);
 80039ce:	f00c f8a3 	bl	800fb18 <osKernelGetTickCount>
 80039d2:	ab1e      	add	r3, sp, #120	; 0x78
 80039d4:	2203      	movs	r2, #3
 80039d6:	2102      	movs	r1, #2
 80039d8:	f7fe fa5c 	bl	8001e94 <logSensor>
		logSensor(osKernelGetTickCount(), 3, GPS, &GPS3.data);
 80039dc:	f00c f89c 	bl	800fb18 <osKernelGetTickCount>
 80039e0:	2203      	movs	r2, #3
 80039e2:	ab29      	add	r3, sp, #164	; 0xa4
 80039e4:	4611      	mov	r1, r2
 80039e6:	f7fe fa55 	bl	8001e94 <logSensor>

		/* get best possible GPS for Telemetry */

		if (GPS1.data.satellite >= GPS2.data.satellite) {
 80039ea:	f89d 2058 	ldrb.w	r2, [sp, #88]	; 0x58
 80039ee:	f89d 1084 	ldrb.w	r1, [sp, #132]	; 0x84
 80039f2:	f89d 30b0 	ldrb.w	r3, [sp, #176]	; 0xb0
 80039f6:	428a      	cmp	r2, r1
 80039f8:	d30f      	bcc.n	8003a1a <vTaskGps+0x19a>
			if (GPS1.data.satellite >= GPS3.data.satellite) {
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d913      	bls.n	8003a26 <vTaskGps+0x1a6>
//			gps_telemetry.lat_decimal = GPS2.data.lat_decimal;
//			gps_telemetry.lon_deg = GPS2.data.lon_deg;
//			gps_telemetry.lon_decimal = GPS2.data.lon_decimal;
//			gps_telemetry.satellite = GPS2.data.satellite;
		} else {
			gps_telemetry = GPS3.data;
 80039fe:	f10d 0ca4 	add.w	ip, sp, #164	; 0xa4
 8003a02:	ac08      	add	r4, sp, #32
 8003a04:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003a08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a0a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003a0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a10:	f8dc 3000 	ldr.w	r3, [ip]
 8003a14:	6023      	str	r3, [r4, #0]
 8003a16:	2403      	movs	r4, #3
 8003a18:	e012      	b.n	8003a40 <vTaskGps+0x1c0>
		} else if (GPS2.data.satellite >= GPS3.data.satellite) {
 8003a1a:	4299      	cmp	r1, r3
 8003a1c:	d22d      	bcs.n	8003a7a <vTaskGps+0x1fa>
		} else if (GPS3.data.satellite >= GPS1.data.satellite) {
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d9ed      	bls.n	80039fe <vTaskGps+0x17e>
		if (choose_GPS == 1) {
 8003a22:	2c01      	cmp	r4, #1
 8003a24:	d127      	bne.n	8003a76 <vTaskGps+0x1f6>
			gps_telemetry = GPS1.data;
 8003a26:	ac13      	add	r4, sp, #76	; 0x4c
 8003a28:	f10d 0c20 	add.w	ip, sp, #32
 8003a2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a2e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8003a32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a34:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8003a38:	6823      	ldr	r3, [r4, #0]
 8003a3a:	2401      	movs	r4, #1
 8003a3c:	f8cc 3000 	str.w	r3, [ip]
//			gps_telemetry.lon_deg = GPS3.data.lon_deg;
//			gps_telemetry.lon_decimal = GPS3.data.lon_decimal;
//			gps_telemetry.satellite = GPS3.data.satellite;
		}

		if (AcquireMutex(&gps_mutex) == osOK) {
 8003a40:	4819      	ldr	r0, [pc, #100]	; (8003aa8 <vTaskGps+0x228>)
 8003a42:	f7fe f9c8 	bl	8001dd6 <AcquireMutex>
 8003a46:	b990      	cbnz	r0, 8003a6e <vTaskGps+0x1ee>
			globalGPS = gps_telemetry;
 8003a48:	f10d 0e20 	add.w	lr, sp, #32
 8003a4c:	f8df c064 	ldr.w	ip, [pc, #100]	; 8003ab4 <vTaskGps+0x234>
 8003a50:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8003a54:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8003a58:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8003a5c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8003a60:	f8de 3000 	ldr.w	r3, [lr]
			ReleaseMutex(&gps_mutex);
 8003a64:	4810      	ldr	r0, [pc, #64]	; (8003aa8 <vTaskGps+0x228>)
			globalGPS = gps_telemetry;
 8003a66:	f8cc 3000 	str.w	r3, [ip]
			ReleaseMutex(&gps_mutex);
 8003a6a:	f7fe f9bf 	bl	8001dec <ReleaseMutex>
		}
		/* Sleep */
		osDelayUntil(tick_count);
 8003a6e:	4640      	mov	r0, r8
 8003a70:	f00c f8da 	bl	800fc28 <osDelayUntil>
		tick_count += tick_update;
 8003a74:	e73d      	b.n	80038f2 <vTaskGps+0x72>
		} else if (choose_GPS == 2) {
 8003a76:	2c02      	cmp	r4, #2
 8003a78:	d1c1      	bne.n	80039fe <vTaskGps+0x17e>
			gps_telemetry = GPS2.data;
 8003a7a:	ac1e      	add	r4, sp, #120	; 0x78
 8003a7c:	f10d 0c20 	add.w	ip, sp, #32
 8003a80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a82:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8003a86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a88:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8003a8c:	6823      	ldr	r3, [r4, #0]
 8003a8e:	2402      	movs	r4, #2
 8003a90:	f8cc 3000 	str.w	r3, [ip]
 8003a94:	e7d4      	b.n	8003a40 <vTaskGps+0x1c0>
 8003a96:	bf00      	nop
 8003a98:	24010350 	.word	0x24010350
 8003a9c:	2401c7f4 	.word	0x2401c7f4
 8003aa0:	24009d48 	.word	0x24009d48
 8003aa4:	08015449 	.word	0x08015449
 8003aa8:	2401a60c 	.word	0x2401a60c
 8003aac:	080153c8 	.word	0x080153c8
 8003ab0:	08015409 	.word	0x08015409
 8003ab4:	24016580 	.word	0x24016580

08003ab8 <testairbrakes>:

		osDelayUntil(tick_count);
	}
}

void testairbrakes(int32_t position) {
 8003ab8:	b508      	push	{r3, lr}
	MoveToPositionPPM(position);
 8003aba:	f7fc fea3 	bl	8000804 <MoveToPositionPPM>
	osDelay(100);
 8003abe:	2064      	movs	r0, #100	; 0x64
 8003ac0:	f00c f898 	bl	800fbf4 <osDelay>
	MoveToPositionPPM(2);
 8003ac4:	2002      	movs	r0, #2
}
 8003ac6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	MoveToPositionPPM(2);
 8003aca:	f7fc be9b 	b.w	8000804 <MoveToPositionPPM>
	...

08003ad0 <vTaskMotorCont>:
void vTaskMotorCont(void *argument) {
 8003ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	command_e telemetry_command = IDLE_COMMAND;
 8003ad4:	239b      	movs	r3, #155	; 0x9b
void vTaskMotorCont(void *argument) {
 8003ad6:	b086      	sub	sp, #24
	flight_phase_detection_t flight_phase_detection = { 0 };
 8003ad8:	2400      	movs	r4, #0
	osDelay(3000);
 8003ada:	f640 30b8 	movw	r0, #3000	; 0xbb8
	command_e telemetry_command = IDLE_COMMAND;
 8003ade:	f88d 3003 	strb.w	r3, [sp, #3]
	flight_phase_detection.flight_phase = IDLE;
 8003ae2:	2301      	movs	r3, #1
	flight_phase_detection_t flight_phase_detection = { 0 };
 8003ae4:	9403      	str	r4, [sp, #12]
	flight_phase_detection.flight_phase = IDLE;
 8003ae6:	f88d 300c 	strb.w	r3, [sp, #12]
	flight_phase_detection.mach_number = SUBSONIC;
 8003aea:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
	flight_phase_detection_t flight_phase_detection = { 0 };
 8003aee:	9405      	str	r4, [sp, #20]
	flight_phase_detection.mach_number = SUBSONIC;
 8003af0:	9304      	str	r3, [sp, #16]
	osDelay(3000);
 8003af2:	f00c f87f 	bl	800fbf4 <osDelay>
	int32_t measured_motor_position = 0;
 8003af6:	e9cd 4401 	strd	r4, r4, [sp, #4]
	while (EnableMotor() != osOK) {
 8003afa:	f7fc ff4d 	bl	8000998 <EnableMotor>
 8003afe:	2800      	cmp	r0, #0
 8003b00:	f040 8092 	bne.w	8003c28 <vTaskMotorCont+0x158>
	SetPositionMode(position_mode);
 8003b04:	2001      	movs	r0, #1
 8003b06:	f7fc fe68 	bl	80007da <SetPositionMode>
	while (SetPositionMode(position_mode) != osOK) {
 8003b0a:	2001      	movs	r0, #1
 8003b0c:	f7fc fe65 	bl	80007da <SetPositionMode>
 8003b10:	2800      	cmp	r0, #0
 8003b12:	f040 808e 	bne.w	8003c32 <vTaskMotorCont+0x162>
		motor_status = ConfigurePPM(PPM_velocity, PPM_acceleration,
 8003b16:	4a49      	ldr	r2, [pc, #292]	; (8003c3c <vTaskMotorCont+0x16c>)
	tick_update = osKernelGetTickFreq() / MOTOR_TASK_FREQUENCY;
 8003b18:	2619      	movs	r6, #25
		motor_status = ConfigurePPM(PPM_velocity, PPM_acceleration,
 8003b1a:	f242 7010 	movw	r0, #10000	; 0x2710
		ReadMutex(&command_mutex, &global_telemetry_command, &telemetry_command,
 8003b1e:	f8df 8140 	ldr.w	r8, [pc, #320]	; 8003c60 <vTaskMotorCont+0x190>
		motor_status = ConfigurePPM(PPM_velocity, PPM_acceleration,
 8003b22:	4611      	mov	r1, r2
		ReadMutex(&command_mutex, &global_telemetry_command, &telemetry_command,
 8003b24:	f8df 913c 	ldr.w	r9, [pc, #316]	; 8003c64 <vTaskMotorCont+0x194>
		motor_status = ConfigurePPM(PPM_velocity, PPM_acceleration,
 8003b28:	f7fc fe9a 	bl	8000860 <ConfigurePPM>
		UsbPrint("[MOTOR] Read Position:%d\n", measured_motor_position);
 8003b2c:	f8df a138 	ldr.w	sl, [pc, #312]	; 8003c68 <vTaskMotorCont+0x198>
	tick_count = osKernelGetTickCount();
 8003b30:	f00b fff2 	bl	800fb18 <osKernelGetTickCount>
 8003b34:	4605      	mov	r5, r0
	tick_update = osKernelGetTickFreq() / MOTOR_TASK_FREQUENCY;
 8003b36:	f00c f803 	bl	800fb40 <osKernelGetTickFreq>
 8003b3a:	fbb0 f6f6 	udiv	r6, r0, r6
		motor_status = GetPosition(&measured_motor_position);
 8003b3e:	a802      	add	r0, sp, #8
		tick_count += tick_update;
 8003b40:	4435      	add	r5, r6
		motor_status = GetPosition(&measured_motor_position);
 8003b42:	f7fc ff54 	bl	80009ee <GetPosition>
		ReadMutex(&command_mutex, &global_telemetry_command, &telemetry_command,
 8003b46:	2301      	movs	r3, #1
 8003b48:	f10d 0203 	add.w	r2, sp, #3
 8003b4c:	4641      	mov	r1, r8
 8003b4e:	4648      	mov	r0, r9
 8003b50:	f7fe f94f 	bl	8001df2 <ReadMutex>
		UsbPrint("[MOTOR] Read Position:%d\n", measured_motor_position);
 8003b54:	9902      	ldr	r1, [sp, #8]
 8003b56:	4650      	mov	r0, sl
 8003b58:	f7fe fac6 	bl	80020e8 <UsbPrint>
		ReadMutex(&fsm_mutex, &global_flight_phase_detection,
 8003b5c:	230c      	movs	r3, #12
 8003b5e:	4938      	ldr	r1, [pc, #224]	; (8003c40 <vTaskMotorCont+0x170>)
 8003b60:	eb0d 0203 	add.w	r2, sp, r3
 8003b64:	4837      	ldr	r0, [pc, #220]	; (8003c44 <vTaskMotorCont+0x174>)
 8003b66:	f7fe f944 	bl	8001df2 <ReadMutex>
		ReadMutex(&controller_mutex, &controller_output_global,
 8003b6a:	2304      	movs	r3, #4
 8003b6c:	4936      	ldr	r1, [pc, #216]	; (8003c48 <vTaskMotorCont+0x178>)
 8003b6e:	eb0d 0203 	add.w	r2, sp, r3
 8003b72:	4836      	ldr	r0, [pc, #216]	; (8003c4c <vTaskMotorCont+0x17c>)
 8003b74:	f7fe f93d 	bl	8001df2 <ReadMutex>
		desired_motor_position = (int32_t) (((float) controller_actuation)
 8003b78:	eddd 7a01 	vldr	s15, [sp, #4]
				/ 1000 * (-150));
 8003b7c:	eddf 6a34 	vldr	s13, [pc, #208]	; 8003c50 <vTaskMotorCont+0x180>
 8003b80:	f06f 0395 	mvn.w	r3, #149	; 0x95
		desired_motor_position = (int32_t) (((float) controller_actuation)
 8003b84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
				/ 1000 * (-150));
 8003b88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b8c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8003c54 <vTaskMotorCont+0x184>
 8003b90:	ee67 7a87 	vmul.f32	s15, s15, s14
		desired_motor_position = (int32_t) (((float) controller_actuation)
 8003b94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b98:	ee17 1a90 	vmov	r1, s15
 8003b9c:	4299      	cmp	r1, r3
 8003b9e:	bfb8      	it	lt
 8003ba0:	4619      	movlt	r1, r3
		if (flight_phase_detection.flight_phase == COASTING) {
 8003ba2:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8003ba6:	2902      	cmp	r1, #2
 8003ba8:	bfa8      	it	ge
 8003baa:	2102      	movge	r1, #2
 8003bac:	2b04      	cmp	r3, #4
			motor_status = MoveToPositionPPM(desired_motor_position);
 8003bae:	bf0c      	ite	eq
 8003bb0:	4608      	moveq	r0, r1
			motor_status = MoveToPositionPPM(2);
 8003bb2:	2002      	movne	r0, #2
 8003bb4:	460c      	mov	r4, r1
 8003bb6:	f7fc fe25 	bl	8000804 <MoveToPositionPPM>
		if (flight_phase_detection.flight_phase == IDLE
 8003bba:	f89d 300c 	ldrb.w	r3, [sp, #12]
			motor_status = MoveToPositionPPM(2);
 8003bbe:	4607      	mov	r7, r0
		if (flight_phase_detection.flight_phase == IDLE
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d110      	bne.n	8003be6 <vTaskMotorCont+0x116>
				&& telemetry_command == AIRBRAKE_TEST_COMMAND
 8003bc4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003bc8:	2bd9      	cmp	r3, #217	; 0xd9
 8003bca:	d10c      	bne.n	8003be6 <vTaskMotorCont+0x116>
				&& osKernelGetTickCount() < 60000) {
 8003bcc:	f00b ffa4 	bl	800fb18 <osKernelGetTickCount>
 8003bd0:	f64e 235f 	movw	r3, #59999	; 0xea5f
 8003bd4:	4298      	cmp	r0, r3
 8003bd6:	d806      	bhi.n	8003be6 <vTaskMotorCont+0x116>
			testairbrakes(-140);
 8003bd8:	f06f 008b 	mvn.w	r0, #139	; 0x8b
 8003bdc:	f7ff ff6c 	bl	8003ab8 <testairbrakes>
			telemetry_command = IDLE_COMMAND;
 8003be0:	239b      	movs	r3, #155	; 0x9b
 8003be2:	f88d 3003 	strb.w	r3, [sp, #3]
		logMotor(osKernelGetTickCount(), desired_motor_position,
 8003be6:	f00b ff97 	bl	800fb18 <osKernelGetTickCount>
 8003bea:	9a02      	ldr	r2, [sp, #8]
 8003bec:	4621      	mov	r1, r4
 8003bee:	f7fe fa59 	bl	80020a4 <logMotor>
		if (motor_status != osOK
 8003bf2:	b15f      	cbz	r7, 8003c0c <vTaskMotorCont+0x13c>
				&& flight_phase_detection.flight_phase == IDLE) {
 8003bf4:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d107      	bne.n	8003c0c <vTaskMotorCont+0x13c>
			DisableMotor();
 8003bfc:	f7fc fddc 	bl	80007b8 <DisableMotor>
			osDelay(1000);
 8003c00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c04:	f00b fff6 	bl	800fbf4 <osDelay>
			EnableMotor();
 8003c08:	f7fc fec6 	bl	8000998 <EnableMotor>
		if (AcquireMutex(&motor_mutex) == osOK) {
 8003c0c:	4812      	ldr	r0, [pc, #72]	; (8003c58 <vTaskMotorCont+0x188>)
 8003c0e:	f7fe f8e2 	bl	8001dd6 <AcquireMutex>
 8003c12:	b928      	cbnz	r0, 8003c20 <vTaskMotorCont+0x150>
			global_airbrake_extension = measured_motor_position;
 8003c14:	4b11      	ldr	r3, [pc, #68]	; (8003c5c <vTaskMotorCont+0x18c>)
 8003c16:	9a02      	ldr	r2, [sp, #8]
			ReleaseMutex(&motor_mutex);
 8003c18:	480f      	ldr	r0, [pc, #60]	; (8003c58 <vTaskMotorCont+0x188>)
			global_airbrake_extension = measured_motor_position;
 8003c1a:	601a      	str	r2, [r3, #0]
			ReleaseMutex(&motor_mutex);
 8003c1c:	f7fe f8e6 	bl	8001dec <ReleaseMutex>
		osDelayUntil(tick_count);
 8003c20:	4628      	mov	r0, r5
 8003c22:	f00c f801 	bl	800fc28 <osDelayUntil>
		tick_count += tick_update;
 8003c26:	e78a      	b.n	8003b3e <vTaskMotorCont+0x6e>
		osDelay(1000);
 8003c28:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c2c:	f00b ffe2 	bl	800fbf4 <osDelay>
 8003c30:	e763      	b.n	8003afa <vTaskMotorCont+0x2a>
		osDelay(1000);
 8003c32:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c36:	f00b ffdd 	bl	800fbf4 <osDelay>
 8003c3a:	e766      	b.n	8003b0a <vTaskMotorCont+0x3a>
 8003c3c:	000186a0 	.word	0x000186a0
 8003c40:	24000234 	.word	0x24000234
 8003c44:	24009ba4 	.word	0x24009ba4
 8003c48:	24000220 	.word	0x24000220
 8003c4c:	2400e178 	.word	0x2400e178
 8003c50:	447a0000 	.word	0x447a0000
 8003c54:	c3160000 	.word	0xc3160000
 8003c58:	24009d40 	.word	0x24009d40
 8003c5c:	2401a700 	.word	0x2401a700
 8003c60:	240165a4 	.word	0x240165a4
 8003c64:	2400c0dc 	.word	0x2400c0dc
 8003c68:	0801548a 	.word	0x0801548a

08003c6c <vTaskPeripherals>:
 *      Author: Jonas
 */

#include "tasks/task_peripherals.h"

void vTaskPeripherals(void *argument) {
 8003c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	/* For periodic update */
	uint32_t tick_count, tick_update;

	osDelay(1200);
 8003c70:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
void vTaskPeripherals(void *argument) {
 8003c74:	b087      	sub	sp, #28
	osDelay(1200);
 8003c76:	f00b ffbd 	bl	800fbf4 <osDelay>
	HAL_GPIO_WritePin(PW_HOLD_GPIO_Port, PW_HOLD_Pin, GPIO_PIN_SET);
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	2102      	movs	r1, #2
 8003c7e:	4860      	ldr	r0, [pc, #384]	; (8003e00 <vTaskPeripherals+0x194>)

	/* Telemetry Command */
	command_e telemetry_command = IDLE_COMMAND;

	/* Phase detection struct */
	flight_phase_detection_t flight_phase_detection = { 0 };
 8003c80:	2400      	movs	r4, #0
	HAL_GPIO_WritePin(PW_HOLD_GPIO_Port, PW_HOLD_Pin, GPIO_PIN_SET);
 8003c82:	f003 ff91 	bl	8007ba8 <HAL_GPIO_WritePin>
	command_e telemetry_command = IDLE_COMMAND;
 8003c86:	239b      	movs	r3, #155	; 0x9b
	reset_flight_phase_detection(&flight_phase_detection);
 8003c88:	a803      	add	r0, sp, #12
	flight_phase_detection_t flight_phase_detection = { 0 };
 8003c8a:	9405      	str	r4, [sp, #20]
	bool buzzer_on_telemetry = false;
 8003c8c:	46a2      	mov	sl, r4
	command_e telemetry_command = IDLE_COMMAND;
 8003c8e:	f88d 300b 	strb.w	r3, [sp, #11]
	bool buzzer_on_fsm = false;
 8003c92:	46a1      	mov	r9, r4
	bool camera_ready = false;
 8003c94:	4627      	mov	r7, r4
	bool camera_wait = false;
 8003c96:	4626      	mov	r6, r4
	uint32_t camera_counter = 0;
 8003c98:	4625      	mov	r5, r4
	flight_phase_detection_t flight_phase_detection = { 0 };
 8003c9a:	e9cd 4403 	strd	r4, r4, [sp, #12]
	reset_flight_phase_detection(&flight_phase_detection);
 8003c9e:	f7fd fb2d 	bl	80012fc <reset_flight_phase_detection>

	/* Infinite loop */

	tick_update = osKernelGetTickFreq() / PERIPHERALS_SAMPLING_FREQ;
 8003ca2:	f00b ff4d 	bl	800fb40 <osKernelGetTickFreq>
 8003ca6:	230a      	movs	r3, #10
 8003ca8:	fbb0 fbf3 	udiv	fp, r0, r3
	tick_count = osKernelGetTickCount();
 8003cac:	f00b ff34 	bl	800fb18 <osKernelGetTickCount>
 8003cb0:	4680      	mov	r8, r0
	bool camera_trigger = false;
 8003cb2:	9401      	str	r4, [sp, #4]
	bool camera_enabled = false;
 8003cb4:	9400      	str	r4, [sp, #0]
	while (1) {
		/* Tick Update */
		tick_count += tick_update;

		/* Read Telemetry Command */
		ReadMutex(&command_mutex, &global_telemetry_command, &telemetry_command,
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	f10d 020b 	add.w	r2, sp, #11
 8003cbc:	4951      	ldr	r1, [pc, #324]	; (8003e04 <vTaskPeripherals+0x198>)
		tick_count += tick_update;
 8003cbe:	44d8      	add	r8, fp
		ReadMutex(&command_mutex, &global_telemetry_command, &telemetry_command,
 8003cc0:	4851      	ldr	r0, [pc, #324]	; (8003e08 <vTaskPeripherals+0x19c>)
 8003cc2:	f7fe f896 	bl	8001df2 <ReadMutex>
				sizeof(global_telemetry_command));

		/* Read Flight Phase */
		ReadMutex(&fsm_mutex, &global_flight_phase_detection,
 8003cc6:	230c      	movs	r3, #12
 8003cc8:	4950      	ldr	r1, [pc, #320]	; (8003e0c <vTaskPeripherals+0x1a0>)
 8003cca:	eb0d 0203 	add.w	r2, sp, r3
 8003cce:	4850      	ldr	r0, [pc, #320]	; (8003e10 <vTaskPeripherals+0x1a4>)
 8003cd0:	f7fe f88f 	bl	8001df2 <ReadMutex>
				&flight_phase_detection, sizeof(global_flight_phase_detection));

		/* Enable Buzzer trough Telemetry */
		if (telemetry_command == ENABLE_BUZZER) {
 8003cd4:	f89d 300b 	ldrb.w	r3, [sp, #11]
			buzzer_on_telemetry = !buzzer_on_telemetry;
		}

		/* Enable Buzzer Trough FSM */
		if (flight_phase_detection.flight_phase == RECOVERY) {
 8003cd8:	f89d 200c 	ldrb.w	r2, [sp, #12]
		if (telemetry_command == ENABLE_BUZZER) {
 8003cdc:	2b71      	cmp	r3, #113	; 0x71
			buzzer_on_telemetry = !buzzer_on_telemetry;
 8003cde:	bf08      	it	eq
 8003ce0:	f08a 0a01 	eoreq.w	sl, sl, #1
			buzzer_on_fsm = true;
 8003ce4:	2a06      	cmp	r2, #6
 8003ce6:	bf08      	it	eq
 8003ce8:	f04f 0901 	moveq.w	r9, #1
		}

		/* Enable Self Power Hold */
		if (telemetry_command == TELEMETRY_HIGH_SAMPLING) {
 8003cec:	2b0d      	cmp	r3, #13
 8003cee:	d104      	bne.n	8003cfa <vTaskPeripherals+0x8e>
			HAL_GPIO_WritePin(PW_HOLD_GPIO_Port, PW_HOLD_Pin, GPIO_PIN_RESET);
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	2102      	movs	r1, #2
 8003cf4:	4842      	ldr	r0, [pc, #264]	; (8003e00 <vTaskPeripherals+0x194>)
 8003cf6:	f003 ff57 	bl	8007ba8 <HAL_GPIO_WritePin>
		}

		/* Disable Self Power Hold */
		if (telemetry_command == DISABLE_SELF_HOLD) {
 8003cfa:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8003cfe:	2bfb      	cmp	r3, #251	; 0xfb
 8003d00:	d104      	bne.n	8003d0c <vTaskPeripherals+0xa0>
			HAL_GPIO_WritePin(PW_HOLD_GPIO_Port, PW_HOLD_Pin, GPIO_PIN_SET);
 8003d02:	2201      	movs	r2, #1
 8003d04:	2102      	movs	r1, #2
 8003d06:	483e      	ldr	r0, [pc, #248]	; (8003e00 <vTaskPeripherals+0x194>)
 8003d08:	f003 ff4e 	bl	8007ba8 <HAL_GPIO_WritePin>
		}

		/* Start Enable Camera Sequence */
		if ((telemetry_command == ENABLE_CAMERA) && !camera_enabled) {
 8003d0c:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d113      	bne.n	8003d3c <vTaskPeripherals+0xd0>
 8003d14:	9b00      	ldr	r3, [sp, #0]
 8003d16:	b98b      	cbnz	r3, 8003d3c <vTaskPeripherals+0xd0>
			camera_enabled = true;
			HAL_GPIO_WritePin(CAMERA1_GPIO_Port, CAMERA1_Pin, GPIO_PIN_SET);
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003d1e:	483d      	ldr	r0, [pc, #244]	; (8003e14 <vTaskPeripherals+0x1a8>)
 8003d20:	f003 ff42 	bl	8007ba8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CAMERA2_GPIO_Port, CAMERA2_Pin, GPIO_PIN_SET);
 8003d24:	2201      	movs	r2, #1
 8003d26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d2a:	483a      	ldr	r0, [pc, #232]	; (8003e14 <vTaskPeripherals+0x1a8>)
 8003d2c:	f003 ff3c 	bl	8007ba8 <HAL_GPIO_WritePin>
			camera_counter = osKernelGetTickCount() + CAMERA_ON;
 8003d30:	f00b fef2 	bl	800fb18 <osKernelGetTickCount>
			camera_enabled = true;
 8003d34:	2301      	movs	r3, #1
			camera_counter = osKernelGetTickCount() + CAMERA_ON;
 8003d36:	f600 55ac 	addw	r5, r0, #3500	; 0xdac
			camera_enabled = true;
 8003d3a:	9300      	str	r3, [sp, #0]
		}

		if ((camera_counter > osKernelGetTickCount()) && !camera_wait) {
 8003d3c:	f00b feec 	bl	800fb18 <osKernelGetTickCount>
 8003d40:	42a8      	cmp	r0, r5
 8003d42:	d211      	bcs.n	8003d68 <vTaskPeripherals+0xfc>
 8003d44:	b986      	cbnz	r6, 8003d68 <vTaskPeripherals+0xfc>
			camera_wait = true;
			HAL_GPIO_WritePin(CAMERA1_GPIO_Port, CAMERA1_Pin, GPIO_PIN_RESET);
 8003d46:	4632      	mov	r2, r6
 8003d48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003d4c:	4831      	ldr	r0, [pc, #196]	; (8003e14 <vTaskPeripherals+0x1a8>)
 8003d4e:	f003 ff2b 	bl	8007ba8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CAMERA2_GPIO_Port, CAMERA2_Pin, GPIO_PIN_RESET);
 8003d52:	4632      	mov	r2, r6
 8003d54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d58:	482e      	ldr	r0, [pc, #184]	; (8003e14 <vTaskPeripherals+0x1a8>)
 8003d5a:	f003 ff25 	bl	8007ba8 <HAL_GPIO_WritePin>
			camera_wait = true;
 8003d5e:	2601      	movs	r6, #1
			camera_counter = osKernelGetTickCount() + CAMERA_WAIT;
 8003d60:	f00b feda 	bl	800fb18 <osKernelGetTickCount>
 8003d64:	f500 757a 	add.w	r5, r0, #1000	; 0x3e8
		}

		if ((camera_counter > osKernelGetTickCount()) && !camera_trigger) {
 8003d68:	f00b fed6 	bl	800fb18 <osKernelGetTickCount>
 8003d6c:	42a8      	cmp	r0, r5
 8003d6e:	d213      	bcs.n	8003d98 <vTaskPeripherals+0x12c>
 8003d70:	9b01      	ldr	r3, [sp, #4]
 8003d72:	b98b      	cbnz	r3, 8003d98 <vTaskPeripherals+0x12c>
			camera_trigger = true;
			HAL_GPIO_WritePin(CAMERA1_GPIO_Port, CAMERA1_Pin, GPIO_PIN_SET);
 8003d74:	2201      	movs	r2, #1
 8003d76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003d7a:	4826      	ldr	r0, [pc, #152]	; (8003e14 <vTaskPeripherals+0x1a8>)
 8003d7c:	f003 ff14 	bl	8007ba8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CAMERA2_GPIO_Port, CAMERA2_Pin, GPIO_PIN_SET);
 8003d80:	2201      	movs	r2, #1
 8003d82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d86:	4823      	ldr	r0, [pc, #140]	; (8003e14 <vTaskPeripherals+0x1a8>)
 8003d88:	f003 ff0e 	bl	8007ba8 <HAL_GPIO_WritePin>
			camera_counter = osKernelGetTickCount() + CAMERA_TRIGGER;
 8003d8c:	f00b fec4 	bl	800fb18 <osKernelGetTickCount>
			camera_trigger = true;
 8003d90:	2301      	movs	r3, #1
			camera_counter = osKernelGetTickCount() + CAMERA_TRIGGER;
 8003d92:	f100 05c8 	add.w	r5, r0, #200	; 0xc8
			camera_trigger = true;
 8003d96:	9301      	str	r3, [sp, #4]
		}

		if ((camera_counter > osKernelGetTickCount()) && !camera_ready) {
 8003d98:	f00b febe 	bl	800fb18 <osKernelGetTickCount>
 8003d9c:	42a8      	cmp	r0, r5
 8003d9e:	d20d      	bcs.n	8003dbc <vTaskPeripherals+0x150>
 8003da0:	b967      	cbnz	r7, 8003dbc <vTaskPeripherals+0x150>
			camera_ready = true;
			HAL_GPIO_WritePin(CAMERA1_GPIO_Port, CAMERA1_Pin, GPIO_PIN_RESET);
 8003da2:	463a      	mov	r2, r7
 8003da4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003da8:	481a      	ldr	r0, [pc, #104]	; (8003e14 <vTaskPeripherals+0x1a8>)
 8003daa:	f003 fefd 	bl	8007ba8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CAMERA2_GPIO_Port, CAMERA2_Pin, GPIO_PIN_RESET);
 8003dae:	463a      	mov	r2, r7
			camera_ready = true;
 8003db0:	2701      	movs	r7, #1
			HAL_GPIO_WritePin(CAMERA2_GPIO_Port, CAMERA2_Pin, GPIO_PIN_RESET);
 8003db2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003db6:	4817      	ldr	r0, [pc, #92]	; (8003e14 <vTaskPeripherals+0x1a8>)
 8003db8:	f003 fef6 	bl	8007ba8 <HAL_GPIO_WritePin>
		}

		/* Camera first enable for some time, then turn off and finally turn on again */

		/* Enable Buzzer */
		if (buzzer_on_fsm ^ buzzer_on_telemetry) {
 8003dbc:	45d1      	cmp	r9, sl
 8003dbe:	d011      	beq.n	8003de4 <vTaskPeripherals+0x178>
			if (buzzercounter > (400 / tick_update)) {
 8003dc0:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8003dc4:	fbb3 f3fb 	udiv	r3, r3, fp
 8003dc8:	429c      	cmp	r4, r3
 8003dca:	d905      	bls.n	8003dd8 <vTaskPeripherals+0x16c>
				HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
				buzzercounter = 0;
 8003dcc:	2400      	movs	r4, #0
				HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
 8003dce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003dd2:	4811      	ldr	r0, [pc, #68]	; (8003e18 <vTaskPeripherals+0x1ac>)
 8003dd4:	f003 feed 	bl	8007bb2 <HAL_GPIO_TogglePin>
		}

		else if (osKernelGetTickCount() > 5000) {
			HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
		}
		buzzercounter++;
 8003dd8:	3401      	adds	r4, #1

		/* Sleep */
		osDelayUntil(tick_count);
 8003dda:	4640      	mov	r0, r8
		buzzercounter++;
 8003ddc:	b2e4      	uxtb	r4, r4
		osDelayUntil(tick_count);
 8003dde:	f00b ff23 	bl	800fc28 <osDelayUntil>
		tick_count += tick_update;
 8003de2:	e768      	b.n	8003cb6 <vTaskPeripherals+0x4a>
		else if (osKernelGetTickCount() > 5000) {
 8003de4:	f00b fe98 	bl	800fb18 <osKernelGetTickCount>
 8003de8:	f241 3388 	movw	r3, #5000	; 0x1388
 8003dec:	4298      	cmp	r0, r3
 8003dee:	d9f3      	bls.n	8003dd8 <vTaskPeripherals+0x16c>
			HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8003df0:	2200      	movs	r2, #0
 8003df2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003df6:	4808      	ldr	r0, [pc, #32]	; (8003e18 <vTaskPeripherals+0x1ac>)
 8003df8:	f003 fed6 	bl	8007ba8 <HAL_GPIO_WritePin>
 8003dfc:	e7ec      	b.n	8003dd8 <vTaskPeripherals+0x16c>
 8003dfe:	bf00      	nop
 8003e00:	58020400 	.word	0x58020400
 8003e04:	240165a4 	.word	0x240165a4
 8003e08:	2400c0dc 	.word	0x2400c0dc
 8003e0c:	24000234 	.word	0x24000234
 8003e10:	24009ba4 	.word	0x24009ba4
 8003e14:	58021000 	.word	0x58021000
 8003e18:	58020c00 	.word	0x58020c00

08003e1c <vTaskSdCard>:
		break;
	}
	return 20;
}

void vTaskSdCard(void *argument) {
 8003e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	// Try everything forever;
	for (;;) {
		osDelay(100);
 8003e20:	2064      	movs	r0, #100	; 0x64
void vTaskSdCard(void *argument) {
 8003e22:	b0cd      	sub	sp, #308	; 0x134
		osDelay(100);
 8003e24:	f00b fee6 	bl	800fbf4 <osDelay>
		flight_phase_detection_t local_flight_phase;
		FRESULT res;
		char EULER_LOG_FILE_NAME[13] = "";
 8003e28:	2300      	movs	r3, #0
		UsbPrint("[STORAGE TASK] Starting SD Card Task..\n");
 8003e2a:	4890      	ldr	r0, [pc, #576]	; (800406c <vTaskSdCard+0x250>)
		char EULER_LOG_FILE_NAME[13] = "";
 8003e2c:	9309      	str	r3, [sp, #36]	; 0x24
 8003e2e:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		local_flight_phase.flight_phase = IDLE;
		resetSDCard: //UsbPrint("[STORAGE TASK] Mounting SD card\n");
		do {
			EULER_LOG_FILE_NAME[0] = 0;
			res = f_mount(&EULER_FatFS, "", 1);
 8003e32:	4c8f      	ldr	r4, [pc, #572]	; (8004070 <vTaskSdCard+0x254>)
 8003e34:	4d8f      	ldr	r5, [pc, #572]	; (8004074 <vTaskSdCard+0x258>)
			if (res != FR_OK) {
				UsbPrint("[STORAGE TASK] Failed mounting SD card: %d\n", res);
 8003e36:	4e90      	ldr	r6, [pc, #576]	; (8004078 <vTaskSdCard+0x25c>)
		char EULER_LOG_FILE_NAME[13] = "";
 8003e38:	e9cd 3307 	strd	r3, r3, [sp, #28]
		UsbPrint("[STORAGE TASK] Starting SD Card Task..\n");
 8003e3c:	f7fe f954 	bl	80020e8 <UsbPrint>
		local_flight_phase.flight_phase = IDLE;
 8003e40:	2301      	movs	r3, #1
 8003e42:	f88d 3010 	strb.w	r3, [sp, #16]
			EULER_LOG_FILE_NAME[0] = 0;
 8003e46:	2700      	movs	r7, #0
			res = f_mount(&EULER_FatFS, "", 1);
 8003e48:	4621      	mov	r1, r4
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	4628      	mov	r0, r5
			EULER_LOG_FILE_NAME[0] = 0;
 8003e4e:	f88d 701c 	strb.w	r7, [sp, #28]
			res = f_mount(&EULER_FatFS, "", 1);
 8003e52:	f00b f957 	bl	800f104 <f_mount>
			if (res != FR_OK) {
 8003e56:	4601      	mov	r1, r0
 8003e58:	2800      	cmp	r0, #0
 8003e5a:	d147      	bne.n	8003eec <vTaskSdCard+0xd0>
				osDelay(10);
			}
		} while (res != FR_OK);

		logToNewFile: if (!EULER_LOG_FILE_NAME[0]) {
			UsbPrint("[STORAGE TASK] Creating file name\n");
 8003e5c:	4f87      	ldr	r7, [pc, #540]	; (800407c <vTaskSdCard+0x260>)

			unsigned int file_number = 1;

			DIR dj;
			FILINFO fno;
			res = f_findfirst(&dj, &fno, "", "LOG_???.CSV");
 8003e5e:	f8df 8268 	ldr.w	r8, [pc, #616]	; 80040c8 <vTaskSdCard+0x2ac>
		logToNewFile: if (!EULER_LOG_FILE_NAME[0]) {
 8003e62:	f89d 301c 	ldrb.w	r3, [sp, #28]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d165      	bne.n	8003f36 <vTaskSdCard+0x11a>
			UsbPrint("[STORAGE TASK] Creating file name\n");
 8003e6a:	4638      	mov	r0, r7
			unsigned int file_number = 1;
 8003e6c:	f04f 0901 	mov.w	r9, #1
			while (res == FR_OK && fno.fname[0]) {
				unsigned int current_file_number = (fno.fname[4] - '0') * 100
 8003e70:	f04f 0a64 	mov.w	sl, #100	; 0x64
						+ (fno.fname[5] - '0') * 10 + (fno.fname[6] - '0');
 8003e74:	f04f 0b0a 	mov.w	fp, #10
			UsbPrint("[STORAGE TASK] Creating file name\n");
 8003e78:	f7fe f936 	bl	80020e8 <UsbPrint>
			res = f_findfirst(&dj, &fno, "", "LOG_???.CSV");
 8003e7c:	4643      	mov	r3, r8
 8003e7e:	4622      	mov	r2, r4
 8003e80:	a90b      	add	r1, sp, #44	; 0x2c
 8003e82:	a819      	add	r0, sp, #100	; 0x64
 8003e84:	f00b fd9f 	bl	800f9c6 <f_findfirst>
			while (res == FR_OK && fno.fname[0]) {
 8003e88:	2800      	cmp	r0, #0
 8003e8a:	f040 80eb 	bne.w	8004064 <vTaskSdCard+0x248>
 8003e8e:	f89d 3035 	ldrb.w	r3, [sp, #53]	; 0x35
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d139      	bne.n	8003f0a <vTaskSdCard+0xee>
						"[STORAGE TASK] Failed finding first or next file: %d\n",
						res);
				goto resetSDCard;
			}

			strcpy(EULER_LOG_FILE_NAME, "LOG_000.CSV");
 8003e96:	497a      	ldr	r1, [pc, #488]	; (8004080 <vTaskSdCard+0x264>)
 8003e98:	a807      	add	r0, sp, #28
 8003e9a:	f00f fa87 	bl	80133ac <strcpy>
			EULER_LOG_FILE_NAME[6] = '0' + file_number % 10;
 8003e9e:	230a      	movs	r3, #10
			EULER_LOG_FILE_NAME[5] = '0' + (file_number / 10) % 10;
			EULER_LOG_FILE_NAME[4] = '0' + (file_number / 100) % 10;

			UsbPrint("[STORAGE TASK] Using file name: %s\n",
 8003ea0:	4878      	ldr	r0, [pc, #480]	; (8004084 <vTaskSdCard+0x268>)
			EULER_LOG_FILE_NAME[6] = '0' + file_number % 10;
 8003ea2:	fbb9 f1f3 	udiv	r1, r9, r3
 8003ea6:	fb03 9211 	mls	r2, r3, r1, r9
 8003eaa:	3230      	adds	r2, #48	; 0x30
 8003eac:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
			EULER_LOG_FILE_NAME[5] = '0' + (file_number / 10) % 10;
 8003eb0:	fbb1 f2f3 	udiv	r2, r1, r3
 8003eb4:	fb03 1212 	mls	r2, r3, r2, r1
			UsbPrint("[STORAGE TASK] Using file name: %s\n",
 8003eb8:	a907      	add	r1, sp, #28
			EULER_LOG_FILE_NAME[5] = '0' + (file_number / 10) % 10;
 8003eba:	3230      	adds	r2, #48	; 0x30
 8003ebc:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
			EULER_LOG_FILE_NAME[4] = '0' + (file_number / 100) % 10;
 8003ec0:	2264      	movs	r2, #100	; 0x64
 8003ec2:	fbb9 f9f2 	udiv	r9, r9, r2
 8003ec6:	fbb9 f2f3 	udiv	r2, r9, r3
 8003eca:	fb03 9912 	mls	r9, r3, r2, r9
 8003ece:	f109 0930 	add.w	r9, r9, #48	; 0x30
 8003ed2:	f88d 9020 	strb.w	r9, [sp, #32]
			UsbPrint("[STORAGE TASK] Using file name: %s\n",
 8003ed6:	f7fe f907 	bl	80020e8 <UsbPrint>
					EULER_LOG_FILE_NAME);

			res = f_closedir(&dj);
 8003eda:	a819      	add	r0, sp, #100	; 0x64
 8003edc:	f00b fd1a 	bl	800f914 <f_closedir>
			if (res != FR_OK) {
 8003ee0:	4601      	mov	r1, r0
 8003ee2:	b340      	cbz	r0, 8003f36 <vTaskSdCard+0x11a>
				UsbPrint("[STORAGE TASK] Failed closing directory: %d\n", res);
 8003ee4:	4868      	ldr	r0, [pc, #416]	; (8004088 <vTaskSdCard+0x26c>)

					UsbPrint("[STORAGE TASK] Syncing file..\n");
					HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
					res = f_sync(&EULER_LOG_FILE);
					if (res != FR_OK) {
						UsbPrint("[STORAGE TASK] Failed syncing file: %d\n",
 8003ee6:	f7fe f8ff 	bl	80020e8 <UsbPrint>
								res);
						goto resetSDCard;
 8003eea:	e7ac      	b.n	8003e46 <vTaskSdCard+0x2a>
				UsbPrint("[STORAGE TASK] Failed mounting SD card: %d\n", res);
 8003eec:	4630      	mov	r0, r6
 8003eee:	f7fe f8fb 	bl	80020e8 <UsbPrint>
				disk.is_initialized[0] = 0;
 8003ef2:	4b66      	ldr	r3, [pc, #408]	; (800408c <vTaskSdCard+0x270>)
				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003efa:	4865      	ldr	r0, [pc, #404]	; (8004090 <vTaskSdCard+0x274>)
				disk.is_initialized[0] = 0;
 8003efc:	701f      	strb	r7, [r3, #0]
				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8003efe:	f003 fe53 	bl	8007ba8 <HAL_GPIO_WritePin>
				osDelay(10);
 8003f02:	200a      	movs	r0, #10
 8003f04:	f00b fe76 	bl	800fbf4 <osDelay>
 8003f08:	e79d      	b.n	8003e46 <vTaskSdCard+0x2a>
						+ (fno.fname[5] - '0') * 10 + (fno.fname[6] - '0');
 8003f0a:	f89d 203a 	ldrb.w	r2, [sp, #58]	; 0x3a
				res = f_findnext(&dj, &fno);
 8003f0e:	a90b      	add	r1, sp, #44	; 0x2c
				unsigned int current_file_number = (fno.fname[4] - '0') * 100
 8003f10:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
				res = f_findnext(&dj, &fno);
 8003f14:	a819      	add	r0, sp, #100	; 0x64
						+ (fno.fname[5] - '0') * 10 + (fno.fname[6] - '0');
 8003f16:	3a30      	subs	r2, #48	; 0x30
				unsigned int current_file_number = (fno.fname[4] - '0') * 100
 8003f18:	3b30      	subs	r3, #48	; 0x30
						+ (fno.fname[5] - '0') * 10 + (fno.fname[6] - '0');
 8003f1a:	fb0b f202 	mul.w	r2, fp, r2
 8003f1e:	fb0a 2303 	mla	r3, sl, r3, r2
 8003f22:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
 8003f26:	4413      	add	r3, r2
				if (current_file_number + 1 > file_number) {
 8003f28:	3b2f      	subs	r3, #47	; 0x2f
 8003f2a:	4599      	cmp	r9, r3
 8003f2c:	bf38      	it	cc
 8003f2e:	4699      	movcc	r9, r3
				res = f_findnext(&dj, &fno);
 8003f30:	f00b fd31 	bl	800f996 <f_findnext>
 8003f34:	e7a8      	b.n	8003e88 <vTaskSdCard+0x6c>
		res = f_open(&EULER_LOG_FILE, EULER_LOG_FILE_NAME,
 8003f36:	f8df 9174 	ldr.w	r9, [pc, #372]	; 80040ac <vTaskSdCard+0x290>
		UsbPrint("[STORAGE TASK] Opening log file\n");
 8003f3a:	4856      	ldr	r0, [pc, #344]	; (8004094 <vTaskSdCard+0x278>)
 8003f3c:	f7fe f8d4 	bl	80020e8 <UsbPrint>
		res = f_open(&EULER_LOG_FILE, EULER_LOG_FILE_NAME,
 8003f40:	a907      	add	r1, sp, #28
 8003f42:	2212      	movs	r2, #18
 8003f44:	4648      	mov	r0, r9
 8003f46:	f00b f927 	bl	800f198 <f_open>
		if (res != FR_OK) {
 8003f4a:	4601      	mov	r1, r0
 8003f4c:	b108      	cbz	r0, 8003f52 <vTaskSdCard+0x136>
			UsbPrint("[STORAGE TASK] Failed opening log file: %d\n", res);
 8003f4e:	4852      	ldr	r0, [pc, #328]	; (8004098 <vTaskSdCard+0x27c>)
 8003f50:	e7c9      	b.n	8003ee6 <vTaskSdCard+0xca>
		UsbPrint("[STORAGE TASK] Going to end of file\n");
 8003f52:	4852      	ldr	r0, [pc, #328]	; (800409c <vTaskSdCard+0x280>)
 8003f54:	f7fe f8c8 	bl	80020e8 <UsbPrint>
		res = f_lseek(&EULER_LOG_FILE, f_size(&EULER_LOG_FILE));
 8003f58:	f8d9 100c 	ldr.w	r1, [r9, #12]
 8003f5c:	4648      	mov	r0, r9
 8003f5e:	f00b fb6a 	bl	800f636 <f_lseek>
		if (res != FR_OK) {
 8003f62:	4601      	mov	r1, r0
 8003f64:	b108      	cbz	r0, 8003f6a <vTaskSdCard+0x14e>
			UsbPrint("[STORAGE TASK] Failed going to end of file: %d\n", res);
 8003f66:	484e      	ldr	r0, [pc, #312]	; (80040a0 <vTaskSdCard+0x284>)
 8003f68:	e7bd      	b.n	8003ee6 <vTaskSdCard+0xca>
		char log_header[32] = "Timestamp;Log Entry Type;Data\n";
 8003f6a:	4b4e      	ldr	r3, [pc, #312]	; (80040a4 <vTaskSdCard+0x288>)
 8003f6c:	aa11      	add	r2, sp, #68	; 0x44
		volatile int32_t msgCounter = 0;
 8003f6e:	9003      	str	r0, [sp, #12]
		char log_header[32] = "Timestamp;Log Entry Type;Data\n";
 8003f70:	f103 0e18 	add.w	lr, r3, #24
 8003f74:	4691      	mov	r9, r2
 8003f76:	6818      	ldr	r0, [r3, #0]
 8003f78:	3308      	adds	r3, #8
 8003f7a:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8003f7e:	4694      	mov	ip, r2
 8003f80:	4573      	cmp	r3, lr
 8003f82:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 8003f86:	4662      	mov	r2, ip
 8003f88:	d1f5      	bne.n	8003f76 <vTaskSdCard+0x15a>
 8003f8a:	8899      	ldrh	r1, [r3, #4]
 8003f8c:	6818      	ldr	r0, [r3, #0]
 8003f8e:	799b      	ldrb	r3, [r3, #6]
 8003f90:	f8cc 0000 	str.w	r0, [ip]
		res = f_write(&EULER_LOG_FILE, log_header, strlen(log_header),
 8003f94:	4648      	mov	r0, r9
		char log_header[32] = "Timestamp;Log Entry Type;Data\n";
 8003f96:	f88c 3006 	strb.w	r3, [ip, #6]
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	f8ac 1004 	strh.w	r1, [ip, #4]
 8003fa0:	f88d 3063 	strb.w	r3, [sp, #99]	; 0x63
		res = f_write(&EULER_LOG_FILE, log_header, strlen(log_header),
 8003fa4:	f7fc f99c 	bl	80002e0 <strlen>
 8003fa8:	4649      	mov	r1, r9
 8003faa:	4602      	mov	r2, r0
 8003fac:	4b3e      	ldr	r3, [pc, #248]	; (80040a8 <vTaskSdCard+0x28c>)
 8003fae:	483f      	ldr	r0, [pc, #252]	; (80040ac <vTaskSdCard+0x290>)
 8003fb0:	f00b fa02 	bl	800f3b8 <f_write>
		if (res != FR_OK) {
 8003fb4:	4681      	mov	r9, r0
 8003fb6:	b110      	cbz	r0, 8003fbe <vTaskSdCard+0x1a2>
			UsbPrint("[STORAGE TASK] Failed writing to file: %d\n", res);
 8003fb8:	4601      	mov	r1, r0
						UsbPrint("[STORAGE TASK] Failed writing to file: %d\n",
 8003fba:	483d      	ldr	r0, [pc, #244]	; (80040b0 <vTaskSdCard+0x294>)
 8003fbc:	e793      	b.n	8003ee6 <vTaskSdCard+0xca>
		log_entry_t log_entry = { 0 };
 8003fbe:	4601      	mov	r1, r0
 8003fc0:	2296      	movs	r2, #150	; 0x96
 8003fc2:	a826      	add	r0, sp, #152	; 0x98
			if (osMessageQueueGet(log_queue, &log_entry, NULL,
 8003fc4:	f8df a104 	ldr.w	sl, [pc, #260]	; 80040cc <vTaskSdCard+0x2b0>
		log_entry_t log_entry = { 0 };
 8003fc8:	f00f f8fb 	bl	80131c2 <memset>
					res = f_write(&EULER_LOG_FILE, log_entry.str, num_bytes,
 8003fcc:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 80040a8 <vTaskSdCard+0x28c>
		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8003fd0:	464a      	mov	r2, r9
					res = f_write(&EULER_LOG_FILE, log_entry.str, num_bytes,
 8003fd2:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 80040ac <vTaskSdCard+0x290>
		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8003fd6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003fda:	482d      	ldr	r0, [pc, #180]	; (8004090 <vTaskSdCard+0x274>)
 8003fdc:	f003 fde4 	bl	8007ba8 <HAL_GPIO_WritePin>
			if (osMessageQueueGet(log_queue, &log_entry, NULL,
 8003fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	a926      	add	r1, sp, #152	; 0x98
 8003fe8:	f8da 0000 	ldr.w	r0, [sl]
 8003fec:	f00c f84e 	bl	801008c <osMessageQueueGet>
 8003ff0:	2800      	cmp	r0, #0
 8003ff2:	d1f5      	bne.n	8003fe0 <vTaskSdCard+0x1c4>
				num_bytes = strlen(log_entry.str);
 8003ff4:	a826      	add	r0, sp, #152	; 0x98
 8003ff6:	f7fc f973 	bl	80002e0 <strlen>
				if (num_bytes > 0) {
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	b138      	cbz	r0, 800400e <vTaskSdCard+0x1f2>
					res = f_write(&EULER_LOG_FILE, log_entry.str, num_bytes,
 8003ffe:	a926      	add	r1, sp, #152	; 0x98
 8004000:	465b      	mov	r3, fp
 8004002:	4648      	mov	r0, r9
 8004004:	f00b f9d8 	bl	800f3b8 <f_write>
					if (res != FR_OK) {
 8004008:	4601      	mov	r1, r0
 800400a:	2800      	cmp	r0, #0
 800400c:	d1d5      	bne.n	8003fba <vTaskSdCard+0x19e>
				msgCounter++;
 800400e:	9b03      	ldr	r3, [sp, #12]
 8004010:	3301      	adds	r3, #1
 8004012:	9303      	str	r3, [sp, #12]
				if (msgCounter >= SYNC_AFTER_COUNT) {
 8004014:	9b03      	ldr	r3, [sp, #12]
 8004016:	2b7f      	cmp	r3, #127	; 0x7f
 8004018:	dde2      	ble.n	8003fe0 <vTaskSdCard+0x1c4>
					msgCounter = 0;
 800401a:	2300      	movs	r3, #0
					UsbPrint("[STORAGE TASK] Syncing file..\n");
 800401c:	4825      	ldr	r0, [pc, #148]	; (80040b4 <vTaskSdCard+0x298>)
					msgCounter = 0;
 800401e:	9303      	str	r3, [sp, #12]
					UsbPrint("[STORAGE TASK] Syncing file..\n");
 8004020:	f7fe f862 	bl	80020e8 <UsbPrint>
					HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8004024:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004028:	4819      	ldr	r0, [pc, #100]	; (8004090 <vTaskSdCard+0x274>)
 800402a:	f003 fdc2 	bl	8007bb2 <HAL_GPIO_TogglePin>
					res = f_sync(&EULER_LOG_FILE);
 800402e:	4648      	mov	r0, r9
 8004030:	f00b fa98 	bl	800f564 <f_sync>
					if (res != FR_OK) {
 8004034:	4601      	mov	r1, r0
 8004036:	b108      	cbz	r0, 800403c <vTaskSdCard+0x220>
						UsbPrint("[STORAGE TASK] Failed syncing file: %d\n",
 8004038:	481f      	ldr	r0, [pc, #124]	; (80040b8 <vTaskSdCard+0x29c>)
 800403a:	e754      	b.n	8003ee6 <vTaskSdCard+0xca>
					}

					;

					// if the rocket landed, create a new file and write to that one
					if (ReadMutex(&fsm_mutex, &global_flight_phase_detection,
 800403c:	230c      	movs	r3, #12
 800403e:	aa04      	add	r2, sp, #16
 8004040:	491e      	ldr	r1, [pc, #120]	; (80040bc <vTaskSdCard+0x2a0>)
 8004042:	481f      	ldr	r0, [pc, #124]	; (80040c0 <vTaskSdCard+0x2a4>)
 8004044:	f7fd fed5 	bl	8001df2 <ReadMutex>
 8004048:	2800      	cmp	r0, #0
 800404a:	d1c9      	bne.n	8003fe0 <vTaskSdCard+0x1c4>
							&local_flight_phase,
							sizeof(global_flight_phase_detection)) == osOK
							&& local_flight_phase.flight_phase == RECOVERY) {
 800404c:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8004050:	2a06      	cmp	r2, #6
 8004052:	d1c5      	bne.n	8003fe0 <vTaskSdCard+0x1c4>
 8004054:	9001      	str	r0, [sp, #4]
						f_close(&EULER_LOG_FILE);
 8004056:	4815      	ldr	r0, [pc, #84]	; (80040ac <vTaskSdCard+0x290>)
 8004058:	f00b fad4 	bl	800f604 <f_close>
						// "clean" current file name
						EULER_LOG_FILE_NAME[0] = 0;
 800405c:	9b01      	ldr	r3, [sp, #4]
 800405e:	f88d 301c 	strb.w	r3, [sp, #28]
						goto logToNewFile;
 8004062:	e6fe      	b.n	8003e62 <vTaskSdCard+0x46>
				UsbPrint(
 8004064:	4601      	mov	r1, r0
 8004066:	4817      	ldr	r0, [pc, #92]	; (80040c4 <vTaskSdCard+0x2a8>)
 8004068:	e73d      	b.n	8003ee6 <vTaskSdCard+0xca>
 800406a:	bf00      	nop
 800406c:	080154a4 	.word	0x080154a4
 8004070:	0801563f 	.word	0x0801563f
 8004074:	2401ecc4 	.word	0x2401ecc4
 8004078:	080154cc 	.word	0x080154cc
 800407c:	080154f8 	.word	0x080154f8
 8004080:	0801569e 	.word	0x0801569e
 8004084:	080156aa 	.word	0x080156aa
 8004088:	08015527 	.word	0x08015527
 800408c:	24000900 	.word	0x24000900
 8004090:	58020c00 	.word	0x58020c00
 8004094:	08015554 	.word	0x08015554
 8004098:	08015575 	.word	0x08015575
 800409c:	080155a1 	.word	0x080155a1
 80040a0:	080155c6 	.word	0x080155c6
 80040a4:	08014f9c 	.word	0x08014f9c
 80040a8:	2401eef8 	.word	0x2401eef8
 80040ac:	2401ea94 	.word	0x2401ea94
 80040b0:	080155f6 	.word	0x080155f6
 80040b4:	08015621 	.word	0x08015621
 80040b8:	08015640 	.word	0x08015640
 80040bc:	24000234 	.word	0x24000234
 80040c0:	24009ba4 	.word	0x24009ba4
 80040c4:	08015668 	.word	0x08015668
 80040c8:	0801551b 	.word	0x0801551b
 80040cc:	2401a78c 	.word	0x2401a78c

080040d0 <calculate_checksum_sb>:
	}
}

uint8_t calculate_checksum_sb(sb_data_t *sb_data) {

	return sb_data->baro.pressure + sb_data->baro.temperature
 80040d0:	e9d0 3200 	ldrd	r3, r2, [r0]
 80040d4:	4413      	add	r3, r2
			+ sb_data->imu.gyro_x + sb_data->imu.gyro_y + sb_data->imu.gyro_z
 80040d6:	7b02      	ldrb	r2, [r0, #12]
 80040d8:	4413      	add	r3, r2
 80040da:	7b82      	ldrb	r2, [r0, #14]
 80040dc:	4413      	add	r3, r2
 80040de:	7c02      	ldrb	r2, [r0, #16]
 80040e0:	4413      	add	r3, r2
			+ sb_data->imu.acc_x + sb_data->imu.acc_y + sb_data->imu.acc_z;
 80040e2:	7c82      	ldrb	r2, [r0, #18]
 80040e4:	4413      	add	r3, r2
 80040e6:	7d02      	ldrb	r2, [r0, #20]
 80040e8:	7d80      	ldrb	r0, [r0, #22]
 80040ea:	4413      	add	r3, r2
 80040ec:	4418      	add	r0, r3
}
 80040ee:	b2c0      	uxtb	r0, r0
 80040f0:	4770      	bx	lr
	...

080040f4 <ReadDataSB>:
void ReadDataSB(sb_data_t *sb1, sb_data_t *sb2, sb_data_t *sb3) {
 80040f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040f6:	4606      	mov	r6, r0
 80040f8:	460d      	mov	r5, r1
 80040fa:	4614      	mov	r4, r2
	checksum = calculate_checksum_sb(sb1);
 80040fc:	f7ff ffe8 	bl	80040d0 <calculate_checksum_sb>
	if (checksum == sb1->checksum) {
 8004100:	7f33      	ldrb	r3, [r6, #28]
 8004102:	4283      	cmp	r3, r0
 8004104:	d114      	bne.n	8004130 <ReadDataSB+0x3c>
		if (AcquireMutex(&sb1_mutex) == osOK) {
 8004106:	4826      	ldr	r0, [pc, #152]	; (80041a0 <ReadDataSB+0xac>)
 8004108:	f7fd fe65 	bl	8001dd6 <AcquireMutex>
 800410c:	b980      	cbnz	r0, 8004130 <ReadDataSB+0x3c>
			sb1_baro = sb1->baro;
 800410e:	4b25      	ldr	r3, [pc, #148]	; (80041a4 <ReadDataSB+0xb0>)
			sb1_imu = sb1->imu;
 8004110:	4f25      	ldr	r7, [pc, #148]	; (80041a8 <ReadDataSB+0xb4>)
			sb1_baro = sb1->baro;
 8004112:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
			sb1_imu = sb1->imu;
 8004116:	360c      	adds	r6, #12
			sb1_baro = sb1->baro;
 8004118:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			sb1_imu = sb1->imu;
 800411c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8004120:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
			ReleaseMutex(&sb1_mutex);
 8004124:	481e      	ldr	r0, [pc, #120]	; (80041a0 <ReadDataSB+0xac>)
 8004126:	f7fd fe61 	bl	8001dec <ReleaseMutex>
			sb1_imu.acc_z = -sb1_imu.acc_z;
 800412a:	897b      	ldrh	r3, [r7, #10]
 800412c:	425b      	negs	r3, r3
 800412e:	817b      	strh	r3, [r7, #10]
	checksum = calculate_checksum_sb(sb2);
 8004130:	4628      	mov	r0, r5
 8004132:	f7ff ffcd 	bl	80040d0 <calculate_checksum_sb>
	if (checksum == sb2->checksum) {
 8004136:	7f2b      	ldrb	r3, [r5, #28]
 8004138:	4283      	cmp	r3, r0
 800413a:	d114      	bne.n	8004166 <ReadDataSB+0x72>
		if (AcquireMutex(&sb2_mutex) == osOK) {
 800413c:	481b      	ldr	r0, [pc, #108]	; (80041ac <ReadDataSB+0xb8>)
 800413e:	f7fd fe4a 	bl	8001dd6 <AcquireMutex>
 8004142:	b980      	cbnz	r0, 8004166 <ReadDataSB+0x72>
			sb2_baro = sb2->baro;
 8004144:	4b1a      	ldr	r3, [pc, #104]	; (80041b0 <ReadDataSB+0xbc>)
			sb2_imu = sb2->imu;
 8004146:	4e1b      	ldr	r6, [pc, #108]	; (80041b4 <ReadDataSB+0xc0>)
			sb2_baro = sb2->baro;
 8004148:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
			sb2_imu = sb2->imu;
 800414c:	350c      	adds	r5, #12
			sb2_baro = sb2->baro;
 800414e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			sb2_imu = sb2->imu;
 8004152:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004156:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
			ReleaseMutex(&sb2_mutex);
 800415a:	4814      	ldr	r0, [pc, #80]	; (80041ac <ReadDataSB+0xb8>)
 800415c:	f7fd fe46 	bl	8001dec <ReleaseMutex>
			sb2_imu.acc_z = -sb2_imu.acc_z;
 8004160:	8973      	ldrh	r3, [r6, #10]
 8004162:	425b      	negs	r3, r3
 8004164:	8173      	strh	r3, [r6, #10]
	checksum = calculate_checksum_sb(sb3);
 8004166:	4620      	mov	r0, r4
 8004168:	f7ff ffb2 	bl	80040d0 <calculate_checksum_sb>
	if (checksum == sb3->checksum) {
 800416c:	7f23      	ldrb	r3, [r4, #28]
 800416e:	4283      	cmp	r3, r0
 8004170:	d114      	bne.n	800419c <ReadDataSB+0xa8>
		if (AcquireMutex(&sb3_mutex) == osOK) {
 8004172:	4811      	ldr	r0, [pc, #68]	; (80041b8 <ReadDataSB+0xc4>)
 8004174:	f7fd fe2f 	bl	8001dd6 <AcquireMutex>
 8004178:	b980      	cbnz	r0, 800419c <ReadDataSB+0xa8>
			sb3_baro = sb3->baro;
 800417a:	4b10      	ldr	r3, [pc, #64]	; (80041bc <ReadDataSB+0xc8>)
			sb3_imu = sb3->imu;
 800417c:	4d10      	ldr	r5, [pc, #64]	; (80041c0 <ReadDataSB+0xcc>)
			sb3_baro = sb3->baro;
 800417e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
			sb3_imu = sb3->imu;
 8004182:	340c      	adds	r4, #12
			sb3_baro = sb3->baro;
 8004184:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			sb3_imu = sb3->imu;
 8004188:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800418c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
			ReleaseMutex(&sb3_mutex);
 8004190:	4809      	ldr	r0, [pc, #36]	; (80041b8 <ReadDataSB+0xc4>)
 8004192:	f7fd fe2b 	bl	8001dec <ReleaseMutex>
			sb3_imu.acc_z = -sb3_imu.acc_z;
 8004196:	896b      	ldrh	r3, [r5, #10]
 8004198:	425b      	negs	r3, r3
 800419a:	816b      	strh	r3, [r5, #10]
}
 800419c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800419e:	bf00      	nop
 80041a0:	240102e4 	.word	0x240102e4
 80041a4:	24000240 	.word	0x24000240
 80041a8:	2400024c 	.word	0x2400024c
 80041ac:	2401ea40 	.word	0x2401ea40
 80041b0:	2400025c 	.word	0x2400025c
 80041b4:	24000268 	.word	0x24000268
 80041b8:	24012460 	.word	0x24012460
 80041bc:	24000278 	.word	0x24000278
 80041c0:	24000284 	.word	0x24000284

080041c4 <vTaskSensRead>:
void vTaskSensRead(void *argument) {
 80041c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	tick_update = osKernelGetTickFreq() / SENSOR_READ_FREQUENCY;
 80041c8:	2764      	movs	r7, #100	; 0x64
void vTaskSensRead(void *argument) {
 80041ca:	b088      	sub	sp, #32
	osDelay(800);
 80041cc:	f44f 7048 	mov.w	r0, #800	; 0x320
			ReadDataSB(&sb1_data, &sb2_data, &sb3_data);
 80041d0:	4d2c      	ldr	r5, [pc, #176]	; (8004284 <vTaskSensRead+0xc0>)
	osDelay(800);
 80041d2:	f00b fd0f 	bl	800fbf4 <osDelay>
			ReadDataSB(&sb1_data, &sb2_data, &sb3_data);
 80041d6:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 80042a0 <vTaskSensRead+0xdc>
	tick_count = osKernelGetTickCount();
 80041da:	f00b fc9d 	bl	800fb18 <osKernelGetTickCount>
 80041de:	4606      	mov	r6, r0
	tick_update = osKernelGetTickFreq() / SENSOR_READ_FREQUENCY;
 80041e0:	f00b fcae 	bl	800fb40 <osKernelGetTickFreq>
 80041e4:	fbb0 f7f7 	udiv	r7, r0, r7
			ReadDataSB(&sb1_data, &sb2_data, &sb3_data);
 80041e8:	4c27      	ldr	r4, [pc, #156]	; (8004288 <vTaskSensRead+0xc4>)
 80041ea:	4642      	mov	r2, r8
 80041ec:	4925      	ldr	r1, [pc, #148]	; (8004284 <vTaskSensRead+0xc0>)
		tick_count += tick_update;
 80041ee:	443e      	add	r6, r7
			ReadDataSB(&sb1_data, &sb2_data, &sb3_data);
 80041f0:	4620      	mov	r0, r4
 80041f2:	f7ff ff7f 	bl	80040f4 <ReadDataSB>
		UsbPrint(
 80041f6:	69a3      	ldr	r3, [r4, #24]
 80041f8:	6821      	ldr	r1, [r4, #0]
 80041fa:	9306      	str	r3, [sp, #24]
 80041fc:	f9b4 3016 	ldrsh.w	r3, [r4, #22]
 8004200:	4822      	ldr	r0, [pc, #136]	; (800428c <vTaskSensRead+0xc8>)
 8004202:	9305      	str	r3, [sp, #20]
 8004204:	f9b4 3014 	ldrsh.w	r3, [r4, #20]
 8004208:	9304      	str	r3, [sp, #16]
 800420a:	f9b4 3012 	ldrsh.w	r3, [r4, #18]
 800420e:	9303      	str	r3, [sp, #12]
 8004210:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
 8004214:	9302      	str	r3, [sp, #8]
 8004216:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800421a:	9301      	str	r3, [sp, #4]
 800421c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004220:	9300      	str	r3, [sp, #0]
 8004222:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8004226:	f7fd ff5f 	bl	80020e8 <UsbPrint>
		UsbPrint(
 800422a:	69ab      	ldr	r3, [r5, #24]
 800422c:	6829      	ldr	r1, [r5, #0]
 800422e:	9306      	str	r3, [sp, #24]
 8004230:	f9b5 3016 	ldrsh.w	r3, [r5, #22]
 8004234:	4816      	ldr	r0, [pc, #88]	; (8004290 <vTaskSensRead+0xcc>)
 8004236:	9305      	str	r3, [sp, #20]
 8004238:	f9b5 3014 	ldrsh.w	r3, [r5, #20]
 800423c:	9304      	str	r3, [sp, #16]
 800423e:	f9b5 3012 	ldrsh.w	r3, [r5, #18]
 8004242:	9303      	str	r3, [sp, #12]
 8004244:	f9b5 3010 	ldrsh.w	r3, [r5, #16]
 8004248:	9302      	str	r3, [sp, #8]
 800424a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800424e:	9301      	str	r3, [sp, #4]
 8004250:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 8004254:	9300      	str	r3, [sp, #0]
 8004256:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 800425a:	f7fd ff45 	bl	80020e8 <UsbPrint>
		HAL_SPI_Receive_DMA(&hspi1, (uint8_t*) &sb1_data, sizeof(sb1_data));
 800425e:	4621      	mov	r1, r4
 8004260:	2220      	movs	r2, #32
 8004262:	480c      	ldr	r0, [pc, #48]	; (8004294 <vTaskSensRead+0xd0>)
 8004264:	f006 fed0 	bl	800b008 <HAL_SPI_Receive_DMA>
		HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) &sb2_data, sizeof(sb2_data));
 8004268:	2220      	movs	r2, #32
 800426a:	4906      	ldr	r1, [pc, #24]	; (8004284 <vTaskSensRead+0xc0>)
 800426c:	480a      	ldr	r0, [pc, #40]	; (8004298 <vTaskSensRead+0xd4>)
 800426e:	f006 fecb 	bl	800b008 <HAL_SPI_Receive_DMA>
		HAL_SPI_Receive_DMA(&hspi3, (uint8_t*) &sb3_data, sizeof(sb3_data));
 8004272:	2220      	movs	r2, #32
 8004274:	4641      	mov	r1, r8
 8004276:	4809      	ldr	r0, [pc, #36]	; (800429c <vTaskSensRead+0xd8>)
 8004278:	f006 fec6 	bl	800b008 <HAL_SPI_Receive_DMA>
		osDelayUntil(tick_count);
 800427c:	4630      	mov	r0, r6
 800427e:	f00b fcd3 	bl	800fc28 <osDelayUntil>
 8004282:	e7b1      	b.n	80041e8 <vTaskSensRead+0x24>
 8004284:	240002f4 	.word	0x240002f4
 8004288:	240002d4 	.word	0x240002d4
 800428c:	080156ce 	.word	0x080156ce
 8004290:	08015724 	.word	0x08015724
 8004294:	2401a704 	.word	0x2401a704
 8004298:	24009bac 	.word	0x24009bac
 800429c:	2400e0f0 	.word	0x2400e0f0
 80042a0:	24000314 	.word	0x24000314

080042a4 <resetStateEstimation>:
}

void resetStateEstimation(kf_state_t *kf_state,
		flight_phase_detection_t *flight_phase_detection, env_t *environment,
		extrapolation_rolling_memory_t *extrapolation_rolling_memory,
		float pressure, float temperature) {
 80042a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042a8:	ed2d 8b02 	vpush	{d8}
 80042ac:	eeb0 8a60 	vmov.f32	s16, s1
 80042b0:	4614      	mov	r4, r2
 80042b2:	eef0 8a40 	vmov.f32	s17, s0
 80042b6:	4605      	mov	r5, r0
	reset_flight_phase_detection(flight_phase_detection);
 80042b8:	4608      	mov	r0, r1
		float pressure, float temperature) {
 80042ba:	461f      	mov	r7, r3
 80042bc:	460e      	mov	r6, r1
	reset_flight_phase_detection(flight_phase_detection);
 80042be:	f7fd f81d 	bl	80012fc <reset_flight_phase_detection>
	calibrate_env(environment, pressure, temperature);
 80042c2:	eef0 0a48 	vmov.f32	s1, s16
 80042c6:	4620      	mov	r0, r4
 80042c8:	eeb0 0a68 	vmov.f32	s0, s17
 80042cc:	f7fc fe88 	bl	8000fe0 <calibrate_env>
	update_env(environment, temperature);
 80042d0:	eeb0 0a48 	vmov.f32	s0, s16
 80042d4:	4620      	mov	r0, r4
 80042d6:	f7fc fe97 	bl	8001008 <update_env>
	reset_kf_state(kf_state);
 80042da:	4628      	mov	r0, r5
 80042dc:	f7fd f816 	bl	800130c <reset_kf_state>
	*extrapolation_rolling_memory = EMPTY_MEMORY;
 80042e0:	22b0      	movs	r2, #176	; 0xb0
 80042e2:	2100      	movs	r1, #0
 80042e4:	4638      	mov	r0, r7
 80042e6:	f00e ff6c 	bl	80131c2 <memset>
	select_noise_models(kf_state, flight_phase_detection, environment,
 80042ea:	463b      	mov	r3, r7
 80042ec:	4622      	mov	r2, r4
 80042ee:	4631      	mov	r1, r6
 80042f0:	4628      	mov	r0, r5
			extrapolation_rolling_memory);
}
 80042f2:	ecbd 8b02 	vpop	{d8}
 80042f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	select_noise_models(kf_state, flight_phase_detection, environment,
 80042fa:	f7fd b9c7 	b.w	800168c <select_noise_models>
	...

08004300 <vTaskStateEst>:
void vTaskStateEst(void *argument) {
 8004300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004304:	ed2d 8b04 	vpush	{d8-d9}
 8004308:	f2ad 5dac 	subw	sp, sp, #1452	; 0x5ac
	flight_phase_detection_t flight_phase_detection = { 0 };
 800430c:	2600      	movs	r6, #0
	float sum_press = 0;
 800430e:	ed9f 8a96 	vldr	s16, [pc, #600]	; 8004568 <vTaskStateEst+0x268>
	init_env(&env);
 8004312:	ad12      	add	r5, sp, #72	; 0x48
	uint16_t calibrate_count = 0;
 8004314:	4634      	mov	r4, r6
	float average_press = 0;
 8004316:	eef0 9a48 	vmov.f32	s19, s16
			update_state_est_data(&state_est_data_global, &kf_state);
 800431a:	f8df 8280 	ldr.w	r8, [pc, #640]	; 800459c <vTaskStateEst+0x29c>
	init_env(&env);
 800431e:	4628      	mov	r0, r5
	float sum_temp = 0;
 8004320:	eef0 8a48 	vmov.f32	s17, s16
	init_env(&env);
 8004324:	f7fc fe94 	bl	8001050 <init_env>
	state_est_meas_t state_est_meas = { 0 };
 8004328:	2278      	movs	r2, #120	; 0x78
 800432a:	2100      	movs	r1, #0
 800432c:	a816      	add	r0, sp, #88	; 0x58
 800432e:	f00e ff48 	bl	80131c2 <memset>
	state_est_meas_t state_est_meas_prior = { 0 };
 8004332:	2278      	movs	r2, #120	; 0x78
 8004334:	2100      	movs	r1, #0
 8004336:	a834      	add	r0, sp, #208	; 0xd0
 8004338:	f00e ff43 	bl	80131c2 <memset>
	reset_kf_state(&kf_state);
 800433c:	a87f      	add	r0, sp, #508	; 0x1fc
 800433e:	f7fc ffe5 	bl	800130c <reset_kf_state>
	extrapolation_rolling_memory_t extrapolation_rolling_memory = { 0 };
 8004342:	22b0      	movs	r2, #176	; 0xb0
 8004344:	2100      	movs	r1, #0
 8004346:	a852      	add	r0, sp, #328	; 0x148
 8004348:	f00e ff3b 	bl	80131c2 <memset>
	reset_flight_phase_detection(&flight_phase_detection);
 800434c:	a80f      	add	r0, sp, #60	; 0x3c
	flight_phase_detection_t flight_phase_detection = { 0 };
 800434e:	9611      	str	r6, [sp, #68]	; 0x44
	float average_temp = 0;
 8004350:	eeb0 9a48 	vmov.f32	s18, s16
	flight_phase_detection_t flight_phase_detection = { 0 };
 8004354:	e9cd 660f 	strd	r6, r6, [sp, #60]	; 0x3c
	reset_flight_phase_detection(&flight_phase_detection);
 8004358:	f7fc ffd0 	bl	80012fc <reset_flight_phase_detection>
	command_e telemetry_command = IDLE_COMMAND;
 800435c:	239b      	movs	r3, #155	; 0x9b
	select_noise_models(&kf_state, &flight_phase_detection, &env,
 800435e:	462a      	mov	r2, r5
 8004360:	a90f      	add	r1, sp, #60	; 0x3c
	command_e telemetry_command = IDLE_COMMAND;
 8004362:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
	select_noise_models(&kf_state, &flight_phase_detection, &env,
 8004366:	a87f      	add	r0, sp, #508	; 0x1fc
 8004368:	ab52      	add	r3, sp, #328	; 0x148
 800436a:	f7fd f98f 	bl	800168c <select_noise_models>
	osDelay(900);
 800436e:	f44f 7061 	mov.w	r0, #900	; 0x384
 8004372:	f00b fc3f 	bl	800fbf4 <osDelay>
	tick_count = osKernelGetTickCount();
 8004376:	f00b fbcf 	bl	800fb18 <osKernelGetTickCount>
 800437a:	4607      	mov	r7, r0
	tick_update = osKernelGetTickFreq() / STATE_ESTIMATION_FREQUENCY;
 800437c:	f00b fbe0 	bl	800fb40 <osKernelGetTickFreq>
 8004380:	2364      	movs	r3, #100	; 0x64
 8004382:	fbb0 f3f3 	udiv	r3, r0, r3
	uint32_t reset_counter = 0;
 8004386:	e9cd 630c 	strd	r6, r3, [sp, #48]	; 0x30
		tick_count += tick_update;
 800438a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
		ReadMutex(&command_mutex, &global_telemetry_command, &telemetry_command,
 800438c:	f10d 023b 	add.w	r2, sp, #59	; 0x3b
 8004390:	f8df 920c 	ldr.w	r9, [pc, #524]	; 80045a0 <vTaskStateEst+0x2a0>
		tick_count += tick_update;
 8004394:	441f      	add	r7, r3
		ReadMutex(&command_mutex, &global_telemetry_command, &telemetry_command,
 8004396:	4875      	ldr	r0, [pc, #468]	; (800456c <vTaskStateEst+0x26c>)
 8004398:	2301      	movs	r3, #1
 800439a:	4649      	mov	r1, r9
 800439c:	f7fd fd29 	bl	8001df2 <ReadMutex>
		if (flight_phase_detection.flight_phase == IDLE
 80043a0:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d10d      	bne.n	80043c4 <vTaskStateEst+0xc4>
				&& global_telemetry_command == CALIBRATE_SENSORS) {
 80043a8:	f899 3000 	ldrb.w	r3, [r9]
 80043ac:	2b49      	cmp	r3, #73	; 0x49
 80043ae:	d109      	bne.n	80043c4 <vTaskStateEst+0xc4>
			resetStateEstimation(&kf_state, &flight_phase_detection, &env,
 80043b0:	eef0 0a49 	vmov.f32	s1, s18
 80043b4:	ab52      	add	r3, sp, #328	; 0x148
 80043b6:	eeb0 0a69 	vmov.f32	s0, s19
 80043ba:	462a      	mov	r2, r5
 80043bc:	a90f      	add	r1, sp, #60	; 0x3c
 80043be:	a87f      	add	r0, sp, #508	; 0x1fc
 80043c0:	f7ff ff70 	bl	80042a4 <resetStateEstimation>
		if (reset_counter > 30 * STATE_ESTIMATION_FREQUENCY && !was_reset) {
 80043c4:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80043c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d90b      	bls.n	80043e6 <vTaskStateEst+0xe6>
 80043ce:	b956      	cbnz	r6, 80043e6 <vTaskStateEst+0xe6>
			was_reset = true;
 80043d0:	2601      	movs	r6, #1
			resetStateEstimation(&kf_state, &flight_phase_detection, &env,
 80043d2:	eef0 0a49 	vmov.f32	s1, s18
 80043d6:	eeb0 0a69 	vmov.f32	s0, s19
 80043da:	ab52      	add	r3, sp, #328	; 0x148
 80043dc:	462a      	mov	r2, r5
 80043de:	a90f      	add	r1, sp, #60	; 0x3c
 80043e0:	a87f      	add	r0, sp, #508	; 0x1fc
 80043e2:	f7ff ff5f 	bl	80042a4 <resetStateEstimation>
		reset_counter++;
 80043e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
		ReadMutexStateEst(&sb1_mutex, &sb1_baro, &sb1_imu, &state_est_meas, 1);
 80043e8:	f8df b1b8 	ldr.w	fp, [pc, #440]	; 80045a4 <vTaskStateEst+0x2a4>
		reset_counter++;
 80043ec:	3301      	adds	r3, #1
		ReadMutexStateEst(&sb1_mutex, &sb1_baro, &sb1_imu, &state_est_meas, 1);
 80043ee:	4a60      	ldr	r2, [pc, #384]	; (8004570 <vTaskStateEst+0x270>)
 80043f0:	4659      	mov	r1, fp
 80043f2:	4860      	ldr	r0, [pc, #384]	; (8004574 <vTaskStateEst+0x274>)
		reset_counter++;
 80043f4:	930c      	str	r3, [sp, #48]	; 0x30
		ReadMutexStateEst(&sb1_mutex, &sb1_baro, &sb1_imu, &state_est_meas, 1);
 80043f6:	2301      	movs	r3, #1
		ReadMutexStateEst(&sb2_mutex, &sb2_baro, &sb2_imu, &state_est_meas, 2);
 80043f8:	f8df a1ac 	ldr.w	sl, [pc, #428]	; 80045a8 <vTaskStateEst+0x2a8>
		ReadMutexStateEst(&sb1_mutex, &sb1_baro, &sb1_imu, &state_est_meas, 1);
 80043fc:	9300      	str	r3, [sp, #0]
 80043fe:	ab16      	add	r3, sp, #88	; 0x58
 8004400:	f7fd fd0e 	bl	8001e20 <ReadMutexStateEst>
		ReadMutexStateEst(&sb2_mutex, &sb2_baro, &sb2_imu, &state_est_meas, 2);
 8004404:	2302      	movs	r3, #2
 8004406:	4a5c      	ldr	r2, [pc, #368]	; (8004578 <vTaskStateEst+0x278>)
 8004408:	4651      	mov	r1, sl
 800440a:	9300      	str	r3, [sp, #0]
 800440c:	ab16      	add	r3, sp, #88	; 0x58
 800440e:	485b      	ldr	r0, [pc, #364]	; (800457c <vTaskStateEst+0x27c>)
 8004410:	f7fd fd06 	bl	8001e20 <ReadMutexStateEst>
		ReadMutexStateEst(&sb3_mutex, &sb3_baro, &sb3_imu, &state_est_meas, 3);
 8004414:	f8df 9194 	ldr.w	r9, [pc, #404]	; 80045ac <vTaskStateEst+0x2ac>
 8004418:	2303      	movs	r3, #3
 800441a:	4a59      	ldr	r2, [pc, #356]	; (8004580 <vTaskStateEst+0x280>)
 800441c:	4649      	mov	r1, r9
 800441e:	4859      	ldr	r0, [pc, #356]	; (8004584 <vTaskStateEst+0x284>)
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	ab16      	add	r3, sp, #88	; 0x58
 8004424:	f7fd fcfc 	bl	8001e20 <ReadMutexStateEst>
		if (flight_phase_detection.flight_phase == IDLE) {
 8004428:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 800442c:	2b01      	cmp	r3, #1
 800442e:	d130      	bne.n	8004492 <vTaskStateEst+0x192>
			sum_press += (float) (sb1_baro.pressure + sb2_baro.pressure
 8004430:	f8da 2000 	ldr.w	r2, [sl]
			calibrate_count += 3;
 8004434:	3403      	adds	r4, #3
			sum_press += (float) (sb1_baro.pressure + sb2_baro.pressure
 8004436:	f8db 3000 	ldr.w	r3, [fp]
					+ sb3_baro.temperature)) / 100;
 800443a:	eddf 6a53 	vldr	s13, [pc, #332]	; 8004588 <vTaskStateEst+0x288>
			calibrate_count += 3;
 800443e:	b2a4      	uxth	r4, r4
			sum_press += (float) (sb1_baro.pressure + sb2_baro.pressure
 8004440:	4413      	add	r3, r2
					+ sb3_baro.pressure);
 8004442:	f8d9 2000 	ldr.w	r2, [r9]
			if (calibrate_count > 150) {
 8004446:	2c96      	cmp	r4, #150	; 0x96
					+ sb3_baro.pressure);
 8004448:	4413      	add	r3, r2
			sum_temp += ((float) (sb1_baro.temperature + sb2_baro.temperature
 800444a:	f8da 2004 	ldr.w	r2, [sl, #4]
			sum_press += (float) (sb1_baro.pressure + sb2_baro.pressure
 800444e:	ee07 3a90 	vmov	s15, r3
			sum_temp += ((float) (sb1_baro.temperature + sb2_baro.temperature
 8004452:	f8db 3004 	ldr.w	r3, [fp, #4]
 8004456:	4413      	add	r3, r2
					+ sb3_baro.temperature)) / 100;
 8004458:	f8d9 2004 	ldr.w	r2, [r9, #4]
			sum_press += (float) (sb1_baro.pressure + sb2_baro.pressure
 800445c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
					+ sb3_baro.temperature)) / 100;
 8004460:	4413      	add	r3, r2
			sum_press += (float) (sb1_baro.pressure + sb2_baro.pressure
 8004462:	ee38 8a27 	vadd.f32	s16, s16, s15
			sum_temp += ((float) (sb1_baro.temperature + sb2_baro.temperature
 8004466:	ee07 3a90 	vmov	s15, r3
 800446a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
					+ sb3_baro.temperature)) / 100;
 800446e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
			sum_temp += ((float) (sb1_baro.temperature + sb2_baro.temperature
 8004472:	ee78 8a87 	vadd.f32	s17, s17, s14
			if (calibrate_count > 150) {
 8004476:	d90c      	bls.n	8004492 <vTaskStateEst+0x192>
				average_press = sum_press / (float) calibrate_count;
 8004478:	ee07 4a90 	vmov	s15, r4
				calibrate_count = 0;
 800447c:	2400      	movs	r4, #0
				average_press = sum_press / (float) calibrate_count;
 800447e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004482:	eec8 9a27 	vdiv.f32	s19, s16, s15
				sum_press = 0;
 8004486:	ed9f 8a38 	vldr	s16, [pc, #224]	; 8004568 <vTaskStateEst+0x268>
				average_temp = sum_temp / (float) calibrate_count;
 800448a:	ee88 9aa7 	vdiv.f32	s18, s17, s15
				sum_temp = 0;
 800448e:	eef0 8a48 	vmov.f32	s17, s16
		process_measurements(tick_count, &kf_state, &state_est_meas,
 8004492:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
		ReadMutex(&fsm_mutex, &global_flight_phase_detection,
 8004496:	230c      	movs	r3, #12
 8004498:	aa0f      	add	r2, sp, #60	; 0x3c
 800449a:	493c      	ldr	r1, [pc, #240]	; (800458c <vTaskStateEst+0x28c>)
 800449c:	483c      	ldr	r0, [pc, #240]	; (8004590 <vTaskStateEst+0x290>)
 800449e:	f7fd fca8 	bl	8001df2 <ReadMutex>
		process_measurements(tick_count, &kf_state, &state_est_meas,
 80044a2:	ab34      	add	r3, sp, #208	; 0xd0
 80044a4:	aa16      	add	r2, sp, #88	; 0x58
 80044a6:	a97f      	add	r1, sp, #508	; 0x1fc
 80044a8:	4638      	mov	r0, r7
 80044aa:	e9cd 5900 	strd	r5, r9, [sp]
 80044ae:	f7fd f9b3 	bl	8001818 <process_measurements>
		select_noise_models(&kf_state, &flight_phase_detection, &env,
 80044b2:	464b      	mov	r3, r9
 80044b4:	462a      	mov	r2, r5
 80044b6:	a90f      	add	r1, sp, #60	; 0x3c
 80044b8:	a87f      	add	r0, sp, #508	; 0x1fc
 80044ba:	f7fd f8e7 	bl	800168c <select_noise_models>
		kf_prediction(&kf_state);
 80044be:	a87f      	add	r0, sp, #508	; 0x1fc
 80044c0:	f7fc ffa6 	bl	8001410 <kf_prediction>
		if (kf_state.num_z_active > 0) {
 80044c4:	f8dd 340c 	ldr.w	r3, [sp, #1036]	; 0x40c
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	dd46      	ble.n	800455a <vTaskStateEst+0x25a>
			select_kf_observation_matrices(&kf_state);
 80044cc:	a87f      	add	r0, sp, #508	; 0x1fc
 80044ce:	f7fc fff0 	bl	80014b2 <select_kf_observation_matrices>
			kf_update(&kf_state);
 80044d2:	a87f      	add	r0, sp, #508	; 0x1fc
 80044d4:	f7fd f818 	bl	8001508 <kf_update>
		memcpy(&state_est_meas_prior, &state_est_meas, sizeof(state_est_meas));
 80044d8:	2278      	movs	r2, #120	; 0x78
 80044da:	a916      	add	r1, sp, #88	; 0x58
 80044dc:	a834      	add	r0, sp, #208	; 0xd0
 80044de:	f00e fe65 	bl	80131ac <memcpy>
		if (AcquireMutex(&state_est_mutex) == osOK) {
 80044e2:	482c      	ldr	r0, [pc, #176]	; (8004594 <vTaskStateEst+0x294>)
 80044e4:	f7fd fc77 	bl	8001dd6 <AcquireMutex>
 80044e8:	b930      	cbnz	r0, 80044f8 <vTaskStateEst+0x1f8>
			update_state_est_data(&state_est_data_global, &kf_state);
 80044ea:	4640      	mov	r0, r8
 80044ec:	a97f      	add	r1, sp, #508	; 0x1fc
 80044ee:	f7fd f8ab 	bl	8001648 <update_state_est_data>
			ReleaseMutex(&state_est_mutex);
 80044f2:	4828      	ldr	r0, [pc, #160]	; (8004594 <vTaskStateEst+0x294>)
 80044f4:	f7fd fc7a 	bl	8001dec <ReleaseMutex>
		UsbPrint("[DBG] Height: %d; Velocity: %d; t: %lu\n",
 80044f8:	463b      	mov	r3, r7
 80044fa:	f8d8 202c 	ldr.w	r2, [r8, #44]	; 0x2c
 80044fe:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8004502:	4825      	ldr	r0, [pc, #148]	; (8004598 <vTaskStateEst+0x298>)
 8004504:	f7fd fdf0 	bl	80020e8 <UsbPrint>
		if (AcquireMutex(&fsm_mutex) == osOK) {
 8004508:	4821      	ldr	r0, [pc, #132]	; (8004590 <vTaskStateEst+0x290>)
 800450a:	f7fd fc64 	bl	8001dd6 <AcquireMutex>
 800450e:	b940      	cbnz	r0, 8004522 <vTaskStateEst+0x222>
			global_env = env;
 8004510:	f8df c09c 	ldr.w	ip, [pc, #156]	; 80045b0 <vTaskStateEst+0x2b0>
 8004514:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004518:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
			ReleaseMutex(&fsm_mutex);
 800451c:	481c      	ldr	r0, [pc, #112]	; (8004590 <vTaskStateEst+0x290>)
 800451e:	f7fd fc65 	bl	8001dec <ReleaseMutex>
		logEstimatorVar(osKernelGetTickCount(), state_est_data_global);
 8004522:	f00b faf9 	bl	800fb18 <osKernelGetTickCount>
 8004526:	f8df e08c 	ldr.w	lr, [pc, #140]	; 80045b4 <vTaskStateEst+0x2b4>
 800452a:	4681      	mov	r9, r0
 800452c:	46ec      	mov	ip, sp
 800452e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8004532:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8004536:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800453a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800453e:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8004542:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8004546:	f1ae 032c 	sub.w	r3, lr, #44	; 0x2c
 800454a:	4648      	mov	r0, r9
 800454c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800454e:	f7fd fd57 	bl	8002000 <logEstimatorVar>
		osDelayUntil(tick_count);
 8004552:	4638      	mov	r0, r7
 8004554:	f00b fb68 	bl	800fc28 <osDelayUntil>
		tick_count += tick_update;
 8004558:	e717      	b.n	800438a <vTaskStateEst+0x8a>
			memcpy(kf_state.x_est, kf_state.x_priori,
 800455a:	aacc      	add	r2, sp, #816	; 0x330
 800455c:	abc0      	add	r3, sp, #768	; 0x300
 800455e:	ca07      	ldmia	r2, {r0, r1, r2}
 8004560:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004564:	e7b8      	b.n	80044d8 <vTaskStateEst+0x1d8>
 8004566:	bf00      	nop
 8004568:	00000000 	.word	0x00000000
 800456c:	2400c0dc 	.word	0x2400c0dc
 8004570:	2400024c 	.word	0x2400024c
 8004574:	240102e4 	.word	0x240102e4
 8004578:	24000268 	.word	0x24000268
 800457c:	2401ea40 	.word	0x2401ea40
 8004580:	24000284 	.word	0x24000284
 8004584:	24012460 	.word	0x24012460
 8004588:	42c80000 	.word	0x42c80000
 800458c:	24000234 	.word	0x24000234
 8004590:	24009ba4 	.word	0x24009ba4
 8004594:	24016578 	.word	0x24016578
 8004598:	0801577a 	.word	0x0801577a
 800459c:	24000294 	.word	0x24000294
 80045a0:	240165a4 	.word	0x240165a4
 80045a4:	24000240 	.word	0x24000240
 80045a8:	2400025c 	.word	0x2400025c
 80045ac:	24000278 	.word	0x24000278
 80045b0:	24000224 	.word	0x24000224
 80045b4:	240002a0 	.word	0x240002a0

080045b8 <HAL_UART_RxCpltCallback>:
		osDelayUntil(tick_count);
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
	if (huart == &huart7) {
 80045b8:	4b16      	ldr	r3, [pc, #88]	; (8004614 <HAL_UART_RxCpltCallback+0x5c>)
 80045ba:	4283      	cmp	r3, r0
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80045bc:	b430      	push	{r4, r5}
	if (huart == &huart7) {
 80045be:	d126      	bne.n	800460e <HAL_UART_RxCpltCallback+0x56>

		static uint8_t buffer[4];
		buffer[uart_counter] = local_command_rx;
 80045c0:	4915      	ldr	r1, [pc, #84]	; (8004618 <HAL_UART_RxCpltCallback+0x60>)
 80045c2:	4a16      	ldr	r2, [pc, #88]	; (800461c <HAL_UART_RxCpltCallback+0x64>)
 80045c4:	680b      	ldr	r3, [r1, #0]
 80045c6:	7814      	ldrb	r4, [r2, #0]
 80045c8:	4a15      	ldr	r2, [pc, #84]	; (8004620 <HAL_UART_RxCpltCallback+0x68>)
 80045ca:	54d4      	strb	r4, [r2, r3]
		uart_counter++;
 80045cc:	3301      	adds	r3, #1
		if (uart_counter == 4) {
 80045ce:	2b04      	cmp	r3, #4
		uart_counter++;
 80045d0:	600b      	str	r3, [r1, #0]
		if (uart_counter == 4) {
 80045d2:	d10e      	bne.n	80045f2 <HAL_UART_RxCpltCallback+0x3a>
			uint8_t succesful = 1;
			for (int i = 1; i < 4; i++)
				if (buffer[0] != buffer[i])
 80045d4:	7810      	ldrb	r0, [r2, #0]
 80045d6:	7853      	ldrb	r3, [r2, #1]
					succesful = 0;
 80045d8:	1a1d      	subs	r5, r3, r0
 80045da:	426b      	negs	r3, r5
 80045dc:	416b      	adcs	r3, r5
				if (buffer[0] != buffer[i])
 80045de:	7895      	ldrb	r5, [r2, #2]
 80045e0:	78d2      	ldrb	r2, [r2, #3]
					succesful = 0;
 80045e2:	4285      	cmp	r5, r0
 80045e4:	bf18      	it	ne
 80045e6:	2300      	movne	r3, #0
				if (buffer[0] != buffer[i])
 80045e8:	4282      	cmp	r2, r0
 80045ea:	f04f 0200 	mov.w	r2, #0
			uart_counter = 0;
 80045ee:	600a      	str	r2, [r1, #0]
				if (buffer[0] != buffer[i])
 80045f0:	d005      	beq.n	80045fe <HAL_UART_RxCpltCallback+0x46>
				new_command = true;
				local_command = local_command_rx;
			}
		}

		HAL_UART_Receive_IT(huart, (uint8_t*) &local_command_rx, 1);
 80045f2:	2201      	movs	r2, #1
 80045f4:	4909      	ldr	r1, [pc, #36]	; (800461c <HAL_UART_RxCpltCallback+0x64>)
 80045f6:	4807      	ldr	r0, [pc, #28]	; (8004614 <HAL_UART_RxCpltCallback+0x5c>)
	}
}
 80045f8:	bc30      	pop	{r4, r5}
		HAL_UART_Receive_IT(huart, (uint8_t*) &local_command_rx, 1);
 80045fa:	f007 b8b5 	b.w	800b768 <HAL_UART_Receive_IT>
			if (succesful) {
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d0f7      	beq.n	80045f2 <HAL_UART_RxCpltCallback+0x3a>
				new_command = true;
 8004602:	4b08      	ldr	r3, [pc, #32]	; (8004624 <HAL_UART_RxCpltCallback+0x6c>)
 8004604:	2201      	movs	r2, #1
 8004606:	701a      	strb	r2, [r3, #0]
				local_command = local_command_rx;
 8004608:	4b07      	ldr	r3, [pc, #28]	; (8004628 <HAL_UART_RxCpltCallback+0x70>)
 800460a:	701c      	strb	r4, [r3, #0]
 800460c:	e7f1      	b.n	80045f2 <HAL_UART_RxCpltCallback+0x3a>
}
 800460e:	bc30      	pop	{r4, r5}
 8004610:	4770      	bx	lr
 8004612:	bf00      	nop
 8004614:	24009c3c 	.word	0x24009c3c
 8004618:	2400033c 	.word	0x2400033c
 800461c:	2401eefd 	.word	0x2401eefd
 8004620:	24000334 	.word	0x24000334
 8004624:	24000338 	.word	0x24000338
 8004628:	2401eefc 	.word	0x2401eefc

0800462c <calculate_checksum>:

uint8_t calculate_checksum(telemetry_t *cnf) {
 800462c:	f100 025c 	add.w	r2, r0, #92	; 0x5c
	uint8_t cs = 0;
 8004630:	2300      	movs	r3, #0
	uint8_t *data;
	data = (uint8_t*) cnf;
	for (int i = 0; i < sizeof(telemetry_t); i++) {
 8004632:	4290      	cmp	r0, r2
 8004634:	d102      	bne.n	800463c <calculate_checksum+0x10>
		cs += *data++;
	}
	return (255 - cs);
 8004636:	43d8      	mvns	r0, r3
}
 8004638:	b2c0      	uxtb	r0, r0
 800463a:	4770      	bx	lr
		cs += *data++;
 800463c:	f810 1b01 	ldrb.w	r1, [r0], #1
 8004640:	440b      	add	r3, r1
 8004642:	b2db      	uxtb	r3, r3
 8004644:	e7f5      	b.n	8004632 <calculate_checksum+0x6>
	...

08004648 <vTaskXbee>:
void vTaskXbee(void *argument) {
 8004648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	telemetry_t telemetry_send = { 0 };
 800464c:	225c      	movs	r2, #92	; 0x5c
void vTaskXbee(void *argument) {
 800464e:	b0af      	sub	sp, #188	; 0xbc
	telemetry_t telemetry_send = { 0 };
 8004650:	2100      	movs	r1, #0
	local_command_rx = IDLE_COMMAND;
 8004652:	4f5b      	ldr	r7, [pc, #364]	; (80047c0 <vTaskXbee+0x178>)
	telemetry_t telemetry_send = { 0 };
 8004654:	eb0d 0002 	add.w	r0, sp, r2
	local_command = IDLE_COMMAND;
 8004658:	4c5a      	ldr	r4, [pc, #360]	; (80047c4 <vTaskXbee+0x17c>)
	telemetry_t telemetry_send = { 0 };
 800465a:	f00e fdb2 	bl	80131c2 <memset>
	telemetry_send.flight_phase = IDLE;
 800465e:	2301      	movs	r3, #1
	tick_update_slow = osKernelGetTickFreq() / XBEE_SAMPLING_FREQ;
 8004660:	f04f 080a 	mov.w	r8, #10
	tick_update_fast = osKernelGetTickFreq() / XBEE_SAMPLING_FREQ_HIGH;
 8004664:	f04f 0964 	mov.w	r9, #100	; 0x64
	telemetry_send.flight_phase = IDLE;
 8004668:	f88d 30ac 	strb.w	r3, [sp, #172]	; 0xac
	telemetry_send.startbyte = 0x17;
 800466c:	2317      	movs	r3, #23
	osDelay(700);
 800466e:	f44f 702f 	mov.w	r0, #700	; 0x2bc
	bool fast_sampling = false;
 8004672:	2500      	movs	r5, #0
	telemetry_send.startbyte = 0x17;
 8004674:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
	local_command_rx = IDLE_COMMAND;
 8004678:	239b      	movs	r3, #155	; 0x9b
		HAL_UART_Receive_IT(&huart7, (uint8_t*) &local_command_rx, 1);
 800467a:	f8df a190 	ldr.w	sl, [pc, #400]	; 800480c <vTaskXbee+0x1c4>
	local_command_rx = IDLE_COMMAND;
 800467e:	703b      	strb	r3, [r7, #0]
	local_command = IDLE_COMMAND;
 8004680:	7023      	strb	r3, [r4, #0]
	osDelay(700);
 8004682:	f00b fab7 	bl	800fbf4 <osDelay>
		ReadMutex(&sb1_mutex, &sb1_baro, &local_sb_data.baro, sizeof(sb1_baro));
 8004686:	f8df b188 	ldr.w	fp, [pc, #392]	; 8004810 <vTaskXbee+0x1c8>
	tick_update_slow = osKernelGetTickFreq() / XBEE_SAMPLING_FREQ;
 800468a:	f00b fa59 	bl	800fb40 <osKernelGetTickFreq>
 800468e:	fbb0 f8f8 	udiv	r8, r0, r8
	tick_update_fast = osKernelGetTickFreq() / XBEE_SAMPLING_FREQ_HIGH;
 8004692:	f00b fa55 	bl	800fb40 <osKernelGetTickFreq>
 8004696:	fbb0 f9f9 	udiv	r9, r0, r9
	tick_count = osKernelGetTickCount();
 800469a:	f00b fa3d 	bl	800fb18 <osKernelGetTickCount>
 800469e:	4606      	mov	r6, r0
		if (fast_sampling) {
 80046a0:	2d00      	cmp	r5, #0
 80046a2:	f000 8089 	beq.w	80047b8 <vTaskXbee+0x170>
			tick_count += tick_update_fast;
 80046a6:	444e      	add	r6, r9
		HAL_UART_Receive_IT(&huart7, (uint8_t*) &local_command_rx, 1);
 80046a8:	2201      	movs	r2, #1
 80046aa:	4945      	ldr	r1, [pc, #276]	; (80047c0 <vTaskXbee+0x178>)
 80046ac:	4650      	mov	r0, sl
 80046ae:	f007 f85b 	bl	800b768 <HAL_UART_Receive_IT>
		UsbPrint("[Telemetry] ts: %u, Received Commmand: %u, Rx_buffer; %u\n",
 80046b2:	783b      	ldrb	r3, [r7, #0]
 80046b4:	7822      	ldrb	r2, [r4, #0]
 80046b6:	992c      	ldr	r1, [sp, #176]	; 0xb0
 80046b8:	4843      	ldr	r0, [pc, #268]	; (80047c8 <vTaskXbee+0x180>)
 80046ba:	f7fd fd15 	bl	80020e8 <UsbPrint>
		if (AcquireMutex(&command_mutex) == osOK) {
 80046be:	4843      	ldr	r0, [pc, #268]	; (80047cc <vTaskXbee+0x184>)
 80046c0:	f7fd fb89 	bl	8001dd6 <AcquireMutex>
 80046c4:	b928      	cbnz	r0, 80046d2 <vTaskXbee+0x8a>
			global_telemetry_command = local_command;
 80046c6:	7822      	ldrb	r2, [r4, #0]
 80046c8:	4b41      	ldr	r3, [pc, #260]	; (80047d0 <vTaskXbee+0x188>)
			ReleaseMutex(&command_mutex);
 80046ca:	4840      	ldr	r0, [pc, #256]	; (80047cc <vTaskXbee+0x184>)
			global_telemetry_command = local_command;
 80046cc:	701a      	strb	r2, [r3, #0]
			ReleaseMutex(&command_mutex);
 80046ce:	f7fd fb8d 	bl	8001dec <ReleaseMutex>
		if (local_command == TELEMETRY_HIGH_SAMPLING) {
 80046d2:	7823      	ldrb	r3, [r4, #0]
 80046d4:	2b0d      	cmp	r3, #13
 80046d6:	d071      	beq.n	80047bc <vTaskXbee+0x174>
			fast_sampling = false;
 80046d8:	2bc5      	cmp	r3, #197	; 0xc5
 80046da:	bf08      	it	eq
 80046dc:	2500      	moveq	r5, #0
		if (telemetry_send.flight_phase == RECOVERY) {
 80046de:	f89d 30ac 	ldrb.w	r3, [sp, #172]	; 0xac
			fast_sampling = false;
 80046e2:	2b06      	cmp	r3, #6
		if (new_command) {
 80046e4:	4b3b      	ldr	r3, [pc, #236]	; (80047d4 <vTaskXbee+0x18c>)
 80046e6:	781a      	ldrb	r2, [r3, #0]
			fast_sampling = false;
 80046e8:	bf08      	it	eq
 80046ea:	2500      	moveq	r5, #0
		if (new_command) {
 80046ec:	b11a      	cbz	r2, 80046f6 <vTaskXbee+0xae>
			local_command = IDLE_COMMAND;
 80046ee:	229b      	movs	r2, #155	; 0x9b
 80046f0:	7022      	strb	r2, [r4, #0]
			new_command = false;
 80046f2:	2200      	movs	r2, #0
 80046f4:	701a      	strb	r2, [r3, #0]
		ReadMutex(&sb1_mutex, &sb1_baro, &local_sb_data.baro, sizeof(sb1_baro));
 80046f6:	466a      	mov	r2, sp
 80046f8:	230c      	movs	r3, #12
 80046fa:	4937      	ldr	r1, [pc, #220]	; (80047d8 <vTaskXbee+0x190>)
 80046fc:	4658      	mov	r0, fp
 80046fe:	f7fd fb78 	bl	8001df2 <ReadMutex>
		ReadMutex(&sb1_mutex, &sb1_imu, &local_sb_data.imu, sizeof(sb1_imu));
 8004702:	aa03      	add	r2, sp, #12
 8004704:	2310      	movs	r3, #16
 8004706:	4935      	ldr	r1, [pc, #212]	; (80047dc <vTaskXbee+0x194>)
 8004708:	4658      	mov	r0, fp
 800470a:	f7fd fb72 	bl	8001df2 <ReadMutex>
		telemetry_send.sb_data.pressure = local_sb_data.baro.pressure;
 800470e:	9b00      	ldr	r3, [sp, #0]
		ReadMutex(&state_est_mutex, &state_est_data_global, &state_est_data,
 8004710:	aa08      	add	r2, sp, #32
 8004712:	4933      	ldr	r1, [pc, #204]	; (80047e0 <vTaskXbee+0x198>)
		telemetry_send.sb_data.pressure = local_sb_data.baro.pressure;
 8004714:	9318      	str	r3, [sp, #96]	; 0x60
		telemetry_send.sb_data.temperature = local_sb_data.baro.temperature;
 8004716:	9b01      	ldr	r3, [sp, #4]
		ReadMutex(&state_est_mutex, &state_est_data_global, &state_est_data,
 8004718:	4832      	ldr	r0, [pc, #200]	; (80047e4 <vTaskXbee+0x19c>)
		telemetry_send.sb_data.temperature = local_sb_data.baro.temperature;
 800471a:	9319      	str	r3, [sp, #100]	; 0x64
		telemetry_send.sb_data.acc_x = local_sb_data.imu.acc_x;
 800471c:	f8bd 3012 	ldrh.w	r3, [sp, #18]
 8004720:	f8ad 306e 	strh.w	r3, [sp, #110]	; 0x6e
		telemetry_send.sb_data.acc_y = local_sb_data.imu.acc_y;
 8004724:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8004728:	f8ad 3070 	strh.w	r3, [sp, #112]	; 0x70
		telemetry_send.sb_data.acc_z = local_sb_data.imu.acc_z;
 800472c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8004730:	f8ad 3072 	strh.w	r3, [sp, #114]	; 0x72
		telemetry_send.sb_data.gyro_x = local_sb_data.imu.gyro_x;
 8004734:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8004738:	f8ad 3068 	strh.w	r3, [sp, #104]	; 0x68
		telemetry_send.sb_data.gyro_y = local_sb_data.imu.gyro_y;
 800473c:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 8004740:	f8ad 306a 	strh.w	r3, [sp, #106]	; 0x6a
		telemetry_send.sb_data.gyro_z = local_sb_data.imu.gyro_z;
 8004744:	f8bd 3010 	ldrh.w	r3, [sp, #16]
 8004748:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
		ReadMutex(&state_est_mutex, &state_est_data_global, &state_est_data,
 800474c:	233c      	movs	r3, #60	; 0x3c
 800474e:	f7fd fb50 	bl	8001df2 <ReadMutex>
		ReadMutex(&motor_mutex, &global_airbrake_extension,
 8004752:	aa2a      	add	r2, sp, #168	; 0xa8
 8004754:	2304      	movs	r3, #4
 8004756:	4924      	ldr	r1, [pc, #144]	; (80047e8 <vTaskXbee+0x1a0>)
 8004758:	4824      	ldr	r0, [pc, #144]	; (80047ec <vTaskXbee+0x1a4>)
 800475a:	f7fd fb4a 	bl	8001df2 <ReadMutex>
		ReadMutex(&fsm_mutex, &global_flight_phase_detection.flight_phase,
 800475e:	aa2b      	add	r2, sp, #172	; 0xac
 8004760:	2301      	movs	r3, #1
 8004762:	4923      	ldr	r1, [pc, #140]	; (80047f0 <vTaskXbee+0x1a8>)
 8004764:	4823      	ldr	r0, [pc, #140]	; (80047f4 <vTaskXbee+0x1ac>)
 8004766:	f7fd fb44 	bl	8001df2 <ReadMutex>
		ReadMutex(&gps_mutex, &globalGPS, &telemetry_send.gps,
 800476a:	aa1f      	add	r2, sp, #124	; 0x7c
 800476c:	2324      	movs	r3, #36	; 0x24
 800476e:	4922      	ldr	r1, [pc, #136]	; (80047f8 <vTaskXbee+0x1b0>)
 8004770:	4822      	ldr	r0, [pc, #136]	; (80047fc <vTaskXbee+0x1b4>)
 8004772:	f7fd fb3e 	bl	8001df2 <ReadMutex>
		ReadMutex(&battery_mutex, &global_battery_data, &telemetry_send.battery,
 8004776:	aa1d      	add	r2, sp, #116	; 0x74
 8004778:	4921      	ldr	r1, [pc, #132]	; (8004800 <vTaskXbee+0x1b8>)
 800477a:	2306      	movs	r3, #6
 800477c:	4821      	ldr	r0, [pc, #132]	; (8004804 <vTaskXbee+0x1bc>)
 800477e:	f7fd fb38 	bl	8001df2 <ReadMutex>
		telemetry_send.height = state_est_data.position_world[2];
 8004782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004784:	9328      	str	r3, [sp, #160]	; 0xa0
		telemetry_send.velocity = state_est_data.velocity_world[2];
 8004786:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004788:	9329      	str	r3, [sp, #164]	; 0xa4
		telemetry_send.ts = osKernelGetTickCount();
 800478a:	f00b f9c5 	bl	800fb18 <osKernelGetTickCount>
 800478e:	902c      	str	r0, [sp, #176]	; 0xb0
		telemetry_send.checksum = calculate_checksum(&telemetry_send);
 8004790:	a817      	add	r0, sp, #92	; 0x5c
 8004792:	f7ff ff4b 	bl	800462c <calculate_checksum>
		HAL_UART_Transmit_DMA(&huart7, (uint8_t*) &telemetry_send,
 8004796:	225c      	movs	r2, #92	; 0x5c
		telemetry_send.checksum = calculate_checksum(&telemetry_send);
 8004798:	f88d 00b4 	strb.w	r0, [sp, #180]	; 0xb4
		HAL_UART_Transmit_DMA(&huart7, (uint8_t*) &telemetry_send,
 800479c:	4650      	mov	r0, sl
 800479e:	eb0d 0102 	add.w	r1, sp, r2
 80047a2:	f007 f859 	bl	800b858 <HAL_UART_Transmit_DMA>
		telemetry_send.checksum = 0;
 80047a6:	2300      	movs	r3, #0
		uart_counter = 0;
 80047a8:	4a17      	ldr	r2, [pc, #92]	; (8004808 <vTaskXbee+0x1c0>)
		osDelayUntil(tick_count);
 80047aa:	4630      	mov	r0, r6
		telemetry_send.checksum = 0;
 80047ac:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
		uart_counter = 0;
 80047b0:	6013      	str	r3, [r2, #0]
		osDelayUntil(tick_count);
 80047b2:	f00b fa39 	bl	800fc28 <osDelayUntil>
		if (fast_sampling) {
 80047b6:	e773      	b.n	80046a0 <vTaskXbee+0x58>
			tick_count += tick_update_slow;
 80047b8:	4446      	add	r6, r8
 80047ba:	e775      	b.n	80046a8 <vTaskXbee+0x60>
			fast_sampling = true;
 80047bc:	2501      	movs	r5, #1
 80047be:	e78e      	b.n	80046de <vTaskXbee+0x96>
 80047c0:	2401eefd 	.word	0x2401eefd
 80047c4:	2401eefc 	.word	0x2401eefc
 80047c8:	080157a2 	.word	0x080157a2
 80047cc:	2400c0dc 	.word	0x2400c0dc
 80047d0:	240165a4 	.word	0x240165a4
 80047d4:	24000338 	.word	0x24000338
 80047d8:	24000240 	.word	0x24000240
 80047dc:	2400024c 	.word	0x2400024c
 80047e0:	24000294 	.word	0x24000294
 80047e4:	24016578 	.word	0x24016578
 80047e8:	2401a700 	.word	0x2401a700
 80047ec:	24009d40 	.word	0x24009d40
 80047f0:	24000234 	.word	0x24000234
 80047f4:	24009ba4 	.word	0x24009ba4
 80047f8:	24016580 	.word	0x24016580
 80047fc:	2401a60c 	.word	0x2401a60c
 8004800:	2400e180 	.word	0x2400e180
 8004804:	24009c34 	.word	0x24009c34
 8004808:	2400033c 	.word	0x2400033c
 800480c:	24009c3c 	.word	0x24009c3c
 8004810:	240102e4 	.word	0x240102e4

08004814 <prvTraceGetQueueType>:
#endif /* (TRC_CFG_FREERTOS_VERSION < TRC_FREERTOS_VERSION_8_X_X) */

uint8_t prvTraceGetQueueType(void* handle)
{
	// This is either declared in header file in FreeRTOS 8 and later, or as extern above
	return ucQueueGetQueueType(handle);
 8004814:	f00c bd90 	b.w	8011338 <ucQueueGetQueueType>

08004818 <prvTraceGetTaskNumberLow16>:
}

/* Tasks */
uint16_t prvTraceGetTaskNumberLow16(void* handle)
{
 8004818:	b508      	push	{r3, lr}
	return TRACE_GET_LOW16(uxTaskGetTaskNumber(handle));
 800481a:	f00d fc27 	bl	801206c <uxTaskGetTaskNumber>
}
 800481e:	b280      	uxth	r0, r0
 8004820:	bd08      	pop	{r3, pc}

08004822 <prvTraceGetTaskNumberHigh16>:

uint16_t prvTraceGetTaskNumberHigh16(void* handle)
{
 8004822:	b508      	push	{r3, lr}
	return TRACE_GET_HIGH16(uxTaskGetTaskNumber(handle));
 8004824:	f00d fc22 	bl	801206c <uxTaskGetTaskNumber>
}
 8004828:	0c00      	lsrs	r0, r0, #16
 800482a:	bd08      	pop	{r3, pc}

0800482c <prvTraceSetTaskNumberLow16>:

void prvTraceSetTaskNumberLow16(void* handle, uint16_t value)
{
 800482c:	b538      	push	{r3, r4, r5, lr}
 800482e:	4604      	mov	r4, r0
 8004830:	460d      	mov	r5, r1
	vTaskSetTaskNumber(handle, TRACE_SET_LOW16(uxTaskGetTaskNumber(handle), value));
 8004832:	f00d fc1b 	bl	801206c <uxTaskGetTaskNumber>
 8004836:	0c00      	lsrs	r0, r0, #16
 8004838:	0400      	lsls	r0, r0, #16
 800483a:	ea40 0105 	orr.w	r1, r0, r5
 800483e:	4620      	mov	r0, r4
}
 8004840:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	vTaskSetTaskNumber(handle, TRACE_SET_LOW16(uxTaskGetTaskNumber(handle), value));
 8004844:	f00d bc15 	b.w	8012072 <vTaskSetTaskNumber>

08004848 <prvTraceSetTaskNumberHigh16>:

void prvTraceSetTaskNumberHigh16(void* handle, uint16_t value)
{
 8004848:	b538      	push	{r3, r4, r5, lr}
 800484a:	4604      	mov	r4, r0
 800484c:	460d      	mov	r5, r1
	vTaskSetTaskNumber(handle, TRACE_SET_HIGH16(uxTaskGetTaskNumber(handle), value));
 800484e:	f00d fc0d 	bl	801206c <uxTaskGetTaskNumber>
 8004852:	b280      	uxth	r0, r0
 8004854:	ea40 4105 	orr.w	r1, r0, r5, lsl #16
 8004858:	4620      	mov	r0, r4
}
 800485a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	vTaskSetTaskNumber(handle, TRACE_SET_HIGH16(uxTaskGetTaskNumber(handle), value));
 800485e:	f00d bc08 	b.w	8012072 <vTaskSetTaskNumber>

08004862 <prvTraceGetQueueNumberLow16>:

uint16_t prvTraceGetQueueNumberLow16(void* handle)
{
 8004862:	b508      	push	{r3, lr}
	return (uint32_t)uxQueueGetQueueNumber(handle);
 8004864:	f00c fd64 	bl	8011330 <uxQueueGetQueueNumber>
	return TRACE_GET_LOW16(prvTraceGetQueueNumber(handle));
}
 8004868:	b280      	uxth	r0, r0
 800486a:	bd08      	pop	{r3, pc}

0800486c <prvTraceGetQueueNumberHigh16>:

uint16_t prvTraceGetQueueNumberHigh16(void* handle)
{
 800486c:	b508      	push	{r3, lr}
	return (uint32_t)uxQueueGetQueueNumber(handle);
 800486e:	f00c fd5f 	bl	8011330 <uxQueueGetQueueNumber>
	return TRACE_GET_HIGH16(prvTraceGetQueueNumber(handle));
}
 8004872:	0c00      	lsrs	r0, r0, #16
 8004874:	bd08      	pop	{r3, pc}

08004876 <prvTraceSetQueueNumberLow16>:

void prvTraceSetQueueNumberLow16(void* handle, uint16_t value)
{
 8004876:	b538      	push	{r3, r4, r5, lr}
 8004878:	4604      	mov	r4, r0
 800487a:	460d      	mov	r5, r1
	return (uint32_t)uxQueueGetQueueNumber(handle);
 800487c:	f00c fd58 	bl	8011330 <uxQueueGetQueueNumber>
	vQueueSetQueueNumber(handle, TRACE_SET_LOW16(prvTraceGetQueueNumber(handle), value));
 8004880:	0c00      	lsrs	r0, r0, #16
 8004882:	0400      	lsls	r0, r0, #16
 8004884:	ea40 0105 	orr.w	r1, r0, r5
 8004888:	4620      	mov	r0, r4
}
 800488a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	vQueueSetQueueNumber(handle, TRACE_SET_LOW16(prvTraceGetQueueNumber(handle), value));
 800488e:	f00c bd51 	b.w	8011334 <vQueueSetQueueNumber>

08004892 <prvTraceSetQueueNumberHigh16>:

void prvTraceSetQueueNumberHigh16(void* handle, uint16_t value)
{
 8004892:	b538      	push	{r3, r4, r5, lr}
 8004894:	4604      	mov	r4, r0
 8004896:	460d      	mov	r5, r1
	return (uint32_t)uxQueueGetQueueNumber(handle);
 8004898:	f00c fd4a 	bl	8011330 <uxQueueGetQueueNumber>
	vQueueSetQueueNumber(handle, TRACE_SET_HIGH16(prvTraceGetQueueNumber(handle), value));
 800489c:	b280      	uxth	r0, r0
 800489e:	ea40 4105 	orr.w	r1, r0, r5, lsl #16
 80048a2:	4620      	mov	r0, r4
}
 80048a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	vQueueSetQueueNumber(handle, TRACE_SET_HIGH16(prvTraceGetQueueNumber(handle), value));
 80048a8:	f00c bd44 	b.w	8011334 <vQueueSetQueueNumber>

080048ac <prvAddTaskToStackMonitor>:
{
	int i;
	int foundEmptySlot = 0;

	// find an empty slot
	for (i = 0; i < TRC_CFG_STACK_MONITOR_MAX_TASKS; i++)
 80048ac:	2300      	movs	r3, #0
	{
		if (tasksInStackMonitor[i].tcb == NULL)
 80048ae:	4a0a      	ldr	r2, [pc, #40]	; (80048d8 <prvAddTaskToStackMonitor+0x2c>)
{
 80048b0:	b510      	push	{r4, lr}
		if (tasksInStackMonitor[i].tcb == NULL)
 80048b2:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 80048b6:	00d9      	lsls	r1, r3, #3
 80048b8:	b934      	cbnz	r4, 80048c8 <prvAddTaskToStackMonitor+0x1c>
		{
			tasksInStackMonitor[i].tcb = task;
 80048ba:	f842 0033 	str.w	r0, [r2, r3, lsl #3]
			tasksInStackMonitor[i].uiPreviousLowMark = 0xFFFFFFFF;
 80048be:	440a      	add	r2, r1
 80048c0:	f04f 33ff 	mov.w	r3, #4294967295
 80048c4:	6053      	str	r3, [r2, #4]

	if (foundEmptySlot == 0)
	{
		tasksNotIncluded++;
	}
}
 80048c6:	bd10      	pop	{r4, pc}
	for (i = 0; i < TRC_CFG_STACK_MONITOR_MAX_TASKS; i++)
 80048c8:	3301      	adds	r3, #1
 80048ca:	2b0a      	cmp	r3, #10
 80048cc:	d1f1      	bne.n	80048b2 <prvAddTaskToStackMonitor+0x6>
		tasksNotIncluded++;
 80048ce:	4a03      	ldr	r2, [pc, #12]	; (80048dc <prvAddTaskToStackMonitor+0x30>)
 80048d0:	6813      	ldr	r3, [r2, #0]
 80048d2:	3301      	adds	r3, #1
 80048d4:	6013      	str	r3, [r2, #0]
}
 80048d6:	e7f6      	b.n	80048c6 <prvAddTaskToStackMonitor+0x1a>
 80048d8:	24000748 	.word	0x24000748
 80048dc:	24000798 	.word	0x24000798

080048e0 <prvReportStackUsage>:
		}
	}
}

void prvReportStackUsage()
{
 80048e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	static int i = 0;	/* Static index used to loop over the monitored tasks */
	int count = 0;		/* The number of generated reports */
	int initial = i;	/* Used to make sure we break if we are back at the inital value */
 80048e2:	4c15      	ldr	r4, [pc, #84]	; (8004938 <prvReportStackUsage+0x58>)
	
	do
	{
		/* Check the current spot */
		if (tasksInStackMonitor[i].tcb != NULL)
 80048e4:	4d15      	ldr	r5, [pc, #84]	; (800493c <prvReportStackUsage+0x5c>)
	int initial = i;	/* Used to make sure we break if we are back at the inital value */
 80048e6:	6827      	ldr	r7, [r4, #0]
 80048e8:	462e      	mov	r6, r5
		if (tasksInStackMonitor[i].tcb != NULL)
 80048ea:	6823      	ldr	r3, [r4, #0]
 80048ec:	f855 0033 	ldr.w	r0, [r5, r3, lsl #3]
 80048f0:	b1b0      	cbz	r0, 8004920 <prvReportStackUsage+0x40>
		{
			/* Get the amount of unused stack */
			uint32_t unusedStackSpace = uxTaskGetStackHighWaterMark((TaskType)tasksInStackMonitor[i].tcb);
 80048f2:	f00d fbc1 	bl	8012078 <uxTaskGetStackHighWaterMark>

			/* Store for later use */
			if (tasksInStackMonitor[i].uiPreviousLowMark > unusedStackSpace)
 80048f6:	6823      	ldr	r3, [r4, #0]
 80048f8:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 80048fc:	6851      	ldr	r1, [r2, #4]
 80048fe:	4281      	cmp	r1, r0
				tasksInStackMonitor[i].uiPreviousLowMark = unusedStackSpace;
 8004900:	bf88      	it	hi
 8004902:	6050      	strhi	r0, [r2, #4]
	return TRACE_GET_LOW16(uxTaskGetTaskNumber(handle));
 8004904:	f856 0033 	ldr.w	r0, [r6, r3, lsl #3]
 8004908:	f00d fbb0 	bl	801206c <uxTaskGetTaskNumber>

#if TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_SNAPSHOT
			prvTraceStoreKernelCallWithParam(TRACE_UNUSED_STACK, TRACE_CLASS_TASK, TRACE_GET_TASK_NUMBER(tasksInStackMonitor[i].tcb), tasksInStackMonitor[i].uiPreviousLowMark);
 800490c:	6823      	ldr	r3, [r4, #0]
 800490e:	b2c2      	uxtb	r2, r0
 8004910:	2103      	movs	r1, #3
 8004912:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 8004916:	20ea      	movs	r0, #234	; 0xea
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	f000 fe67 	bl	80055ec <prvTraceStoreKernelCallWithParam>
#else /* TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_SNAPSHOT */
			prvTraceStoreEvent2(PSF_EVENT_UNUSED_STACK, (uint32_t)tasksInStackMonitor[i].tcb, tasksInStackMonitor[i].uiPreviousLowMark);
#endif /* TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_SNAPSHOT */

			count++;
 800491e:	2001      	movs	r0, #1
		}

		i = (i + 1) % TRC_CFG_STACK_MONITOR_MAX_TASKS; // Move i beyond this task
 8004920:	6823      	ldr	r3, [r4, #0]
 8004922:	210a      	movs	r1, #10
 8004924:	1c5a      	adds	r2, r3, #1
 8004926:	fb92 f3f1 	sdiv	r3, r2, r1
 800492a:	fb01 2313 	mls	r3, r1, r3, r2
 800492e:	6023      	str	r3, [r4, #0]
	} while (count < TRC_CFG_STACK_MONITOR_MAX_REPORTS && i != initial);
 8004930:	b908      	cbnz	r0, 8004936 <prvReportStackUsage+0x56>
 8004932:	42bb      	cmp	r3, r7
 8004934:	d1d9      	bne.n	80048ea <prvReportStackUsage+0xa>
}
 8004936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004938:	24000344 	.word	0x24000344
 800493c:	24000748 	.word	0x24000748

08004940 <TzCtrl>:
* interface (assuming TRC_STREAM_PORT_USE_INTERNAL_BUFFER == 1) and for
* receiving commands from Tracealyzer. Also does some diagnostics.
******************************************************************************/
#if defined(TRC_CFG_ENABLE_STACK_MONITOR) && (TRC_CFG_ENABLE_STACK_MONITOR == 1) && (TRC_CFG_SCHEDULING_ONLY == 0)
static portTASK_FUNCTION(TzCtrl, pvParameters)
{
 8004940:	b508      	push	{r3, lr}
	(void)pvParameters;

	while (1)
	{
		if (xTraceIsRecordingEnabled())
 8004942:	f000 f929 	bl	8004b98 <xTraceIsRecordingEnabled>
 8004946:	b108      	cbz	r0, 800494c <TzCtrl+0xc>
		{
			prvReportStackUsage();
 8004948:	f7ff ffca 	bl	80048e0 <prvReportStackUsage>
		}

		vTaskDelay(TRC_CFG_CTRL_TASK_DELAY);
 800494c:	200a      	movs	r0, #10
 800494e:	f00d f9f1 	bl	8011d34 <vTaskDelay>
		if (xTraceIsRecordingEnabled())
 8004952:	e7f6      	b.n	8004942 <TzCtrl+0x2>

08004954 <prvTraceGetCurrentTaskHandle>:
	return xTaskGetCurrentTaskHandle();
 8004954:	f00d bba0 	b.w	8012098 <xTaskGetCurrentTaskHandle>

08004958 <vTraceEnable>:
{
 8004958:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800495a:	4604      	mov	r4, r0
	prvTraceInitTraceData();
 800495c:	f000 fc34 	bl	80051c8 <prvTraceInitTraceData>
	if (startOption == TRC_START)
 8004960:	2c01      	cmp	r4, #1
 8004962:	d113      	bne.n	800498c <vTraceEnable+0x34>
		vTraceStart();
 8004964:	f000 ff8c 	bl	8005880 <vTraceStart>
	if (HandleTzCtrl == NULL)
 8004968:	4c0d      	ldr	r4, [pc, #52]	; (80049a0 <vTraceEnable+0x48>)
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	b963      	cbnz	r3, 8004988 <vTraceEnable+0x30>
		HandleTzCtrl = xTaskCreateStatic(TzCtrl, STRING_CAST("TzCtrl"), TRC_CFG_CTRL_TASK_STACK_SIZE, NULL, TRC_CFG_CTRL_TASK_PRIORITY, stackTzCtrl, &tcbTzCtrl);
 800496e:	4a0d      	ldr	r2, [pc, #52]	; (80049a4 <vTraceEnable+0x4c>)
 8004970:	490d      	ldr	r1, [pc, #52]	; (80049a8 <vTraceEnable+0x50>)
 8004972:	9202      	str	r2, [sp, #8]
 8004974:	4a0d      	ldr	r2, [pc, #52]	; (80049ac <vTraceEnable+0x54>)
 8004976:	480e      	ldr	r0, [pc, #56]	; (80049b0 <vTraceEnable+0x58>)
 8004978:	9201      	str	r2, [sp, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	9200      	str	r2, [sp, #0]
 800497e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004982:	f00c ff5d 	bl	8011840 <xTaskCreateStatic>
 8004986:	6020      	str	r0, [r4, #0]
}
 8004988:	b004      	add	sp, #16
 800498a:	bd10      	pop	{r4, pc}
	else if (startOption == TRC_START_AWAIT_HOST)
 800498c:	2c02      	cmp	r4, #2
 800498e:	d103      	bne.n	8004998 <vTraceEnable+0x40>
		prvTraceError("vTraceEnable(TRC_START_AWAIT_HOST) not allowed in Snapshot mode");
 8004990:	4808      	ldr	r0, [pc, #32]	; (80049b4 <vTraceEnable+0x5c>)
		prvTraceError("Unexpected argument to vTraceEnable (snapshot mode)");
 8004992:	f000 f909 	bl	8004ba8 <prvTraceError>
 8004996:	e7e7      	b.n	8004968 <vTraceEnable+0x10>
	else if (startOption != TRC_INIT)
 8004998:	2c00      	cmp	r4, #0
 800499a:	d0e5      	beq.n	8004968 <vTraceEnable+0x10>
		prvTraceError("Unexpected argument to vTraceEnable (snapshot mode)");
 800499c:	4806      	ldr	r0, [pc, #24]	; (80049b8 <vTraceEnable+0x60>)
 800499e:	e7f8      	b.n	8004992 <vTraceEnable+0x3a>
 80049a0:	24000340 	.word	0x24000340
 80049a4:	2400079c 	.word	0x2400079c
 80049a8:	08015b66 	.word	0x08015b66
 80049ac:	24000348 	.word	0x24000348
 80049b0:	08004941 	.word	0x08004941
 80049b4:	08015af2 	.word	0x08015af2
 80049b8:	08015b32 	.word	0x08015b32

080049bc <vTraceInitObjectPropertyTable>:
#endif

/* Initialization of the object property table */
void vTraceInitObjectPropertyTable()
{
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectClasses = TRACE_NCLASSES;
 80049bc:	4b19      	ldr	r3, [pc, #100]	; (8004a24 <vTraceInitObjectPropertyTable+0x68>)
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[4] = TRC_CFG_NISR;
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[5] = TRC_CFG_NTIMER;
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[6] = TRC_CFG_NEVENTGROUP;
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[7] = TRC_CFG_NSTREAMBUFFER;
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[8] = TRC_CFG_NMESSAGEBUFFER;
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[0] = TRC_CFG_NAME_LEN_QUEUE;
 80049be:	f04f 320f 	mov.w	r2, #252645135	; 0xf0f0f0f
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[7] = TRC_CFG_NAME_LEN_STREAMBUFFER;
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[8] = TRC_CFG_NAME_LEN_MESSAGEBUFFER;
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[0] = PropertyTableSizeQueue;
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[1] = PropertyTableSizeSemaphore;
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[2] = PropertyTableSizeMutex;
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[3] = PropertyTableSizeTask;
 80049c2:	4919      	ldr	r1, [pc, #100]	; (8004a28 <vTraceInitObjectPropertyTable+0x6c>)
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[5] = PropertyTableSizeTimer;
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[6] = PropertyTableSizeEventGroup;
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[7] = PropertyTableSizeStreamBuffer;
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[8] = PropertyTableSizeMessageBuffer;
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[0] = StartIndexQueue;
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[1] = StartIndexSemaphore;
 80049c4:	f44f 0020 	mov.w	r0, #10485760	; 0xa00000
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectClasses = TRACE_NCLASSES;
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f04f 0c09 	mov.w	ip, #9
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[3] = TRC_CFG_NAME_LEN_TASK;
 80049ce:	e9c3 221c 	strd	r2, r2, [r3, #112]	; 0x70
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[7] = TRC_CFG_NAME_LEN_STREAMBUFFER;
 80049d2:	220f      	movs	r2, #15
 80049d4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[3] = PropertyTableSizeTask;
 80049d8:	4a14      	ldr	r2, [pc, #80]	; (8004a2c <vTraceInitObjectPropertyTable+0x70>)
 80049da:	e9c3 121f 	strd	r1, r2, [r3, #124]	; 0x7c
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[7] = PropertyTableSizeStreamBuffer;
 80049de:	2213      	movs	r2, #19
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[3] = TRC_CFG_NTASK;
 80049e0:	4913      	ldr	r1, [pc, #76]	; (8004a30 <vTraceInitObjectPropertyTable+0x74>)
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[7] = PropertyTableSizeStreamBuffer;
 80049e2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[1] = StartIndexSemaphore;
 80049e6:	4a13      	ldr	r2, [pc, #76]	; (8004a34 <vTraceInitObjectPropertyTable+0x78>)
 80049e8:	e9c3 0222 	strd	r0, r2, [r3, #136]	; 0x88
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[2] = StartIndexMutex;
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[3] = StartIndexTask;
 80049ec:	f102 72b9 	add.w	r2, r2, #24248320	; 0x1720000
 80049f0:	f202 225d 	addw	r2, r2, #605	; 0x25d
 80049f4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[4] = StartIndexISR;
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[5] = StartIndexTimer;
 80049f8:	f502 022f 	add.w	r2, r2, #11468800	; 0xaf0000
 80049fc:	32a5      	adds	r2, #165	; 0xa5
 80049fe:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[6] = StartIndexEventGroup;
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[7] = StartIndexStreamBuffer;
 8004a02:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8004a06:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectClasses = TRACE_NCLASSES;
 8004a0a:	f240 525f 	movw	r2, #1375	; 0x55f
 8004a0e:	e9c3 c217 	strd	ip, r2, [r3, #92]	; 0x5c
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[3] = TRC_CFG_NTASK;
 8004a12:	f04f 3205 	mov.w	r2, #84215045	; 0x5050505
 8004a16:	e9c3 1219 	strd	r1, r2, [r3, #100]	; 0x64
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[7] = TRC_CFG_NSTREAMBUFFER;
 8004a1a:	2205      	movs	r2, #5
 8004a1c:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[8] = StartIndexMessageBuffer;
	RecorderDataPtr->ObjectPropertyTable.ObjectPropertyTableSizeInBytes = TRACE_OBJECT_TABLE_SIZE;
}
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	240007fc 	.word	0x240007fc
 8004a28:	13101010 	.word	0x13101010
 8004a2c:	13131011 	.word	0x13131011
 8004a30:	0f140a0a 	.word	0x0f140a0a
 8004a34:	02800140 	.word	0x02800140

08004a38 <vTraceInitObjectHandleStack>:

/* Initialization of the handle mechanism, see e.g, prvTraceGetObjectHandle */
void vTraceInitObjectHandleStack()
{
	objectHandleStacks.indexOfNextAvailableHandle[0] = objectHandleStacks.lowestIndexOfClass[0] = 0;
 8004a38:	4b17      	ldr	r3, [pc, #92]	; (8004a98 <vTraceInitObjectHandleStack+0x60>)
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	825a      	strh	r2, [r3, #18]
 8004a3e:	801a      	strh	r2, [r3, #0]
	objectHandleStacks.indexOfNextAvailableHandle[1] = objectHandleStacks.lowestIndexOfClass[1] = (TRC_CFG_NQUEUE);
 8004a40:	220a      	movs	r2, #10
 8004a42:	829a      	strh	r2, [r3, #20]
 8004a44:	805a      	strh	r2, [r3, #2]
	objectHandleStacks.indexOfNextAvailableHandle[2] = objectHandleStacks.lowestIndexOfClass[2] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE);
 8004a46:	2214      	movs	r2, #20
 8004a48:	82da      	strh	r2, [r3, #22]
 8004a4a:	809a      	strh	r2, [r3, #4]
	objectHandleStacks.indexOfNextAvailableHandle[3] = objectHandleStacks.lowestIndexOfClass[3] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX);
 8004a4c:	2228      	movs	r2, #40	; 0x28
 8004a4e:	831a      	strh	r2, [r3, #24]
 8004a50:	80da      	strh	r2, [r3, #6]
	objectHandleStacks.indexOfNextAvailableHandle[4] = objectHandleStacks.lowestIndexOfClass[4] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK);
 8004a52:	2237      	movs	r2, #55	; 0x37
 8004a54:	835a      	strh	r2, [r3, #26]
 8004a56:	811a      	strh	r2, [r3, #8]
	objectHandleStacks.indexOfNextAvailableHandle[5] = objectHandleStacks.lowestIndexOfClass[5] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR);
 8004a58:	223c      	movs	r2, #60	; 0x3c
 8004a5a:	839a      	strh	r2, [r3, #28]
 8004a5c:	815a      	strh	r2, [r3, #10]
	objectHandleStacks.indexOfNextAvailableHandle[6] = objectHandleStacks.lowestIndexOfClass[6] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER);
 8004a5e:	2241      	movs	r2, #65	; 0x41
 8004a60:	83da      	strh	r2, [r3, #30]
 8004a62:	819a      	strh	r2, [r3, #12]
	objectHandleStacks.indexOfNextAvailableHandle[7] = objectHandleStacks.lowestIndexOfClass[7] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP);
 8004a64:	2246      	movs	r2, #70	; 0x46
 8004a66:	841a      	strh	r2, [r3, #32]
 8004a68:	81da      	strh	r2, [r3, #14]
	objectHandleStacks.indexOfNextAvailableHandle[8] = objectHandleStacks.lowestIndexOfClass[8] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) + (TRC_CFG_NSTREAMBUFFER);
 8004a6a:	224b      	movs	r2, #75	; 0x4b
 8004a6c:	845a      	strh	r2, [r3, #34]	; 0x22
 8004a6e:	821a      	strh	r2, [r3, #16]

	objectHandleStacks.highestIndexOfClass[0] = (TRC_CFG_NQUEUE) - 1;
 8004a70:	2209      	movs	r2, #9
 8004a72:	849a      	strh	r2, [r3, #36]	; 0x24
	objectHandleStacks.highestIndexOfClass[1] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) - 1;
 8004a74:	2213      	movs	r2, #19
 8004a76:	84da      	strh	r2, [r3, #38]	; 0x26
	objectHandleStacks.highestIndexOfClass[2] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) - 1;
 8004a78:	2227      	movs	r2, #39	; 0x27
 8004a7a:	851a      	strh	r2, [r3, #40]	; 0x28
	objectHandleStacks.highestIndexOfClass[3] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) - 1;
 8004a7c:	2236      	movs	r2, #54	; 0x36
 8004a7e:	855a      	strh	r2, [r3, #42]	; 0x2a
	objectHandleStacks.highestIndexOfClass[4] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) - 1;
 8004a80:	223b      	movs	r2, #59	; 0x3b
 8004a82:	859a      	strh	r2, [r3, #44]	; 0x2c
	objectHandleStacks.highestIndexOfClass[5] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) - 1;
 8004a84:	2240      	movs	r2, #64	; 0x40
 8004a86:	85da      	strh	r2, [r3, #46]	; 0x2e
	objectHandleStacks.highestIndexOfClass[6] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) - 1;
 8004a88:	2245      	movs	r2, #69	; 0x45
 8004a8a:	861a      	strh	r2, [r3, #48]	; 0x30
	objectHandleStacks.highestIndexOfClass[7] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) + (TRC_CFG_NSTREAMBUFFER) - 1;
 8004a8c:	224a      	movs	r2, #74	; 0x4a
 8004a8e:	865a      	strh	r2, [r3, #50]	; 0x32
	objectHandleStacks.highestIndexOfClass[8] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) + (TRC_CFG_NSTREAMBUFFER) + (TRC_CFG_NMESSAGEBUFFER) - 1;
 8004a90:	224f      	movs	r2, #79	; 0x4f
 8004a92:	869a      	strh	r2, [r3, #52]	; 0x34
}
 8004a94:	4770      	bx	lr
 8004a96:	bf00      	nop
 8004a98:	24000818 	.word	0x24000818

08004a9c <pszTraceGetErrorNotEnoughHandles>:

/* Returns the "Not enough handles" error message for this object class */
const char* pszTraceGetErrorNotEnoughHandles(traceObjectClass objectclass)
{
 8004a9c:	2808      	cmp	r0, #8
 8004a9e:	bf9a      	itte	ls
 8004aa0:	4b02      	ldrls	r3, [pc, #8]	; (8004aac <pszTraceGetErrorNotEnoughHandles+0x10>)
 8004aa2:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8004aa6:	4802      	ldrhi	r0, [pc, #8]	; (8004ab0 <pszTraceGetErrorNotEnoughHandles+0x14>)
	case TRACE_CLASS_MESSAGEBUFFER:
		return "Not enough MESSAGEBUFFER handles - increase TRC_CFG_NMESSAGEBUFFER in trcSnapshotConfig.h";
	default:
		return "pszTraceGetErrorHandles: Invalid objectclass!";
	}
}
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	080157dc 	.word	0x080157dc
 8004ab0:	08015800 	.word	0x08015800

08004ab4 <prvStrncpy>:
 * prvStrncpy
 *
 * Private string copy function, to improve portability between compilers.
 ******************************************************************************/
static void prvStrncpy(char* dst, const char* src, uint32_t maxLength)
{
 8004ab4:	3901      	subs	r1, #1
	uint32_t i;
	for (i = 0; i < maxLength; i++)
 8004ab6:	2300      	movs	r3, #0
{
 8004ab8:	b510      	push	{r4, lr}
	for (i = 0; i < maxLength; i++)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d100      	bne.n	8004ac0 <prvStrncpy+0xc>
	{
		dst[i] = src[i];
		if (src[i] == 0)
			break;
	}
}
 8004abe:	bd10      	pop	{r4, pc}
		dst[i] = src[i];
 8004ac0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004ac4:	54c4      	strb	r4, [r0, r3]
		if (src[i] == 0)
 8004ac6:	780c      	ldrb	r4, [r1, #0]
 8004ac8:	2c00      	cmp	r4, #0
 8004aca:	d0f8      	beq.n	8004abe <prvStrncpy+0xa>
	for (i = 0; i < maxLength; i++)
 8004acc:	3301      	adds	r3, #1
 8004ace:	e7f4      	b.n	8004aba <prvStrncpy+0x6>

08004ad0 <prvCheckDataToBeOverwrittenForMultiEntryEvents.part.1>:
 *
 * This is assumed to execute within a critical section...
 *****************************************************************************/

#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
void prvCheckDataToBeOverwrittenForMultiEntryEvents(uint8_t nofEntriesToCheck)
 8004ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
{
	/* Generic "int" type is desired - should be 16 bit variable on 16 bit HW */
	unsigned int i = 0;
 8004ad4:	2400      	movs	r4, #0
void prvCheckDataToBeOverwrittenForMultiEntryEvents(uint8_t nofEntriesToCheck)
 8004ad6:	4606      	mov	r6, r0
	TRACE_ASSERT(nofEntriesToCheck != 0, 
		"prvCheckDataToBeOverwrittenForMultiEntryEvents: nofEntriesToCheck == 0", TRC_UNUSED);

	while (i < nofEntriesToCheck)
	{
		e = RecorderDataPtr->nextFreeIndex + i;
 8004ad8:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8004b48 <prvCheckDataToBeOverwrittenForMultiEntryEvents.part.1+0x78>
 8004adc:	4625      	mov	r5, r4
	while (i < nofEntriesToCheck)
 8004ade:	42b4      	cmp	r4, r6
 8004ae0:	d301      	bcc.n	8004ae6 <prvCheckDataToBeOverwrittenForMultiEntryEvents.part.1+0x16>
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4);
			}
		}
		i++;
	}
}
 8004ae2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		e = RecorderDataPtr->nextFreeIndex + i;
 8004ae6:	f8d8 0000 	ldr.w	r0, [r8]
 8004aea:	69c3      	ldr	r3, [r0, #28]
 8004aec:	4423      	add	r3, r4
		if ((RecorderDataPtr->eventData[e*4] > USER_EVENT) &&
 8004aee:	0099      	lsls	r1, r3, #2
 8004af0:	1842      	adds	r2, r0, r1
 8004af2:	f892 2a08 	ldrb.w	r2, [r2, #2568]	; 0xa08
 8004af6:	f102 0c67 	add.w	ip, r2, #103	; 0x67
 8004afa:	fa5f fc8c 	uxtb.w	ip, ip
 8004afe:	f1bc 0f0e 	cmp.w	ip, #14
 8004b02:	d80f      	bhi.n	8004b24 <prvCheckDataToBeOverwrittenForMultiEntryEvents.part.1+0x54>
			uint8_t nDataEvents = (uint8_t)(RecorderDataPtr->eventData[e*4] - USER_EVENT);
 8004b04:	3268      	adds	r2, #104	; 0x68
			if ((e + nDataEvents) < RecorderDataPtr->maxEvents)
 8004b06:	6987      	ldr	r7, [r0, #24]
			uint8_t nDataEvents = (uint8_t)(RecorderDataPtr->eventData[e*4] - USER_EVENT);
 8004b08:	b2d2      	uxtb	r2, r2
			if ((e + nDataEvents) < RecorderDataPtr->maxEvents)
 8004b0a:	4413      	add	r3, r2
 8004b0c:	42bb      	cmp	r3, r7
 8004b0e:	d207      	bcs.n	8004b20 <prvCheckDataToBeOverwrittenForMultiEntryEvents.part.1+0x50>
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, (size_t) (4 + 4 * nDataEvents));
 8004b10:	f601 2308 	addw	r3, r1, #2568	; 0xa08
 8004b14:	3201      	adds	r2, #1
 8004b16:	2100      	movs	r1, #0
 8004b18:	0092      	lsls	r2, r2, #2
 8004b1a:	4418      	add	r0, r3
 8004b1c:	f00e fb51 	bl	80131c2 <memset>
		i++;
 8004b20:	3401      	adds	r4, #1
 8004b22:	e7dc      	b.n	8004ade <prvCheckDataToBeOverwrittenForMultiEntryEvents.part.1+0xe>
		else if (RecorderDataPtr->eventData[e*4] == DIV_XPS)
 8004b24:	2a01      	cmp	r2, #1
 8004b26:	d1fb      	bne.n	8004b20 <prvCheckDataToBeOverwrittenForMultiEntryEvents.part.1+0x50>
 8004b28:	f601 2208 	addw	r2, r1, #2568	; 0xa08
			if ((e + 1) < RecorderDataPtr->maxEvents)
 8004b2c:	3301      	adds	r3, #1
 8004b2e:	6981      	ldr	r1, [r0, #24]
 8004b30:	eb00 0c02 	add.w	ip, r0, r2
 8004b34:	428b      	cmp	r3, r1
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4 + 4);
 8004b36:	bf35      	itete	cc
 8004b38:	5085      	strcc	r5, [r0, r2]
				(void)memset(& RecorderDataPtr->eventData[0], 0, 4);
 8004b3a:	f8c0 5a08 	strcs.w	r5, [r0, #2568]	; 0xa08
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4 + 4);
 8004b3e:	f8cc 5004 	strcc.w	r5, [ip, #4]
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4);
 8004b42:	5085      	strcs	r5, [r0, r2]
 8004b44:	e7ec      	b.n	8004b20 <prvCheckDataToBeOverwrittenForMultiEntryEvents.part.1+0x50>
 8004b46:	bf00      	nop
 8004b48:	240007fc 	.word	0x240007fc

08004b4c <prvTraceUpdateCounters>:
 *
 * Updates the index of the event buffer.
 ******************************************************************************/
void prvTraceUpdateCounters(void)
{	
	if (RecorderDataPtr->recorderActive == 0)
 8004b4c:	4b0a      	ldr	r3, [pc, #40]	; (8004b78 <prvTraceUpdateCounters+0x2c>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b52:	b17a      	cbz	r2, 8004b74 <prvTraceUpdateCounters+0x28>
	{
		return;
	}
	
	RecorderDataPtr->numEvents++;
 8004b54:	695a      	ldr	r2, [r3, #20]
 8004b56:	2001      	movs	r0, #1
 8004b58:	3201      	adds	r2, #1
 8004b5a:	615a      	str	r2, [r3, #20]

	RecorderDataPtr->nextFreeIndex++;
 8004b5c:	69da      	ldr	r2, [r3, #28]
 8004b5e:	3201      	adds	r2, #1

	if (RecorderDataPtr->nextFreeIndex >= (TRC_CFG_EVENT_BUFFER_SIZE))
 8004b60:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
	RecorderDataPtr->nextFreeIndex++;
 8004b64:	61da      	str	r2, [r3, #28]
	{
#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
		RecorderDataPtr->bufferIsFull = 1;
		RecorderDataPtr->nextFreeIndex = 0;
 8004b66:	bf22      	ittt	cs
 8004b68:	2101      	movcs	r1, #1
 8004b6a:	2200      	movcs	r2, #0
 8004b6c:	e9c3 2107 	strdcs	r2, r1, [r3, #28]
 8004b70:	f7ff bfae 	b.w	8004ad0 <prvCheckDataToBeOverwrittenForMultiEntryEvents.part.1>
	}

#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
	prvCheckDataToBeOverwrittenForMultiEntryEvents(1);
#endif
}
 8004b74:	4770      	bx	lr
 8004b76:	bf00      	nop
 8004b78:	240007fc 	.word	0x240007fc

08004b7c <vTraceStop>:
	if (RecorderDataPtr != NULL)
 8004b7c:	4b04      	ldr	r3, [pc, #16]	; (8004b90 <vTraceStop+0x14>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	b10b      	cbz	r3, 8004b86 <vTraceStop+0xa>
		RecorderDataPtr->recorderActive = 0;
 8004b82:	2200      	movs	r2, #0
 8004b84:	631a      	str	r2, [r3, #48]	; 0x30
	if (vTraceStopHookPtr != (TRACE_STOP_HOOK)0)
 8004b86:	4b03      	ldr	r3, [pc, #12]	; (8004b94 <vTraceStop+0x18>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	b103      	cbz	r3, 8004b8e <vTraceStop+0x12>
		(*vTraceStopHookPtr)();			/* An application call-back function. */
 8004b8c:	4718      	bx	r3
}
 8004b8e:	4770      	bx	lr
 8004b90:	240007fc 	.word	0x240007fc
 8004b94:	240008cc 	.word	0x240008cc

08004b98 <xTraceIsRecordingEnabled>:
	if (RecorderDataPtr != NULL)
 8004b98:	4b02      	ldr	r3, [pc, #8]	; (8004ba4 <xTraceIsRecordingEnabled+0xc>)
 8004b9a:	6818      	ldr	r0, [r3, #0]
 8004b9c:	b100      	cbz	r0, 8004ba0 <xTraceIsRecordingEnabled+0x8>
		return (int)RecorderDataPtr->recorderActive;
 8004b9e:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	240007fc 	.word	0x240007fc

08004ba8 <prvTraceError>:
{
 8004ba8:	b538      	push	{r3, r4, r5, lr}
	if (RecorderDataPtr != NULL)
 8004baa:	4c0b      	ldr	r4, [pc, #44]	; (8004bd8 <prvTraceError+0x30>)
{
 8004bac:	4605      	mov	r5, r0
	if (RecorderDataPtr != NULL)
 8004bae:	6823      	ldr	r3, [r4, #0]
 8004bb0:	b10b      	cbz	r3, 8004bb6 <prvTraceError+0xe>
		vTraceStop();
 8004bb2:	f7ff ffe3 	bl	8004b7c <vTraceStop>
	if (traceErrorMessage == NULL)
 8004bb6:	4b09      	ldr	r3, [pc, #36]	; (8004bdc <prvTraceError+0x34>)
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	b962      	cbnz	r2, 8004bd6 <prvTraceError+0x2e>
		if (RecorderDataPtr != NULL)
 8004bbc:	6820      	ldr	r0, [r4, #0]
		traceErrorMessage = (char*)(intptr_t) msg;
 8004bbe:	601d      	str	r5, [r3, #0]
		if (RecorderDataPtr != NULL)
 8004bc0:	b148      	cbz	r0, 8004bd6 <prvTraceError+0x2e>
			prvStrncpy(RecorderDataPtr->systemInfo, traceErrorMessage, 80);
 8004bc2:	2250      	movs	r2, #80	; 0x50
 8004bc4:	4629      	mov	r1, r5
 8004bc6:	f600 10b4 	addw	r0, r0, #2484	; 0x9b4
 8004bca:	f7ff ff73 	bl	8004ab4 <prvStrncpy>
			RecorderDataPtr->internalErrorOccured = 1;
 8004bce:	6823      	ldr	r3, [r4, #0]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f8c3 29ac 	str.w	r2, [r3, #2476]	; 0x9ac
}
 8004bd6:	bd38      	pop	{r3, r4, r5, pc}
 8004bd8:	240007fc 	.word	0x240007fc
 8004bdc:	240008bc 	.word	0x240008bc

08004be0 <prvTraceNextFreeEventBufferSlot>:
{
 8004be0:	b508      	push	{r3, lr}
	if (! RecorderDataPtr->recorderActive)
 8004be2:	4b09      	ldr	r3, [pc, #36]	; (8004c08 <prvTraceNextFreeEventBufferSlot+0x28>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004be8:	b138      	cbz	r0, 8004bfa <prvTraceNextFreeEventBufferSlot+0x1a>
	if (RecorderDataPtr->nextFreeIndex >= (TRC_CFG_EVENT_BUFFER_SIZE))
 8004bea:	69d8      	ldr	r0, [r3, #28]
 8004bec:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004bf0:	d304      	bcc.n	8004bfc <prvTraceNextFreeEventBufferSlot+0x1c>
		prvTraceError("Attempt to index outside event buffer!");
 8004bf2:	4806      	ldr	r0, [pc, #24]	; (8004c0c <prvTraceNextFreeEventBufferSlot+0x2c>)
 8004bf4:	f7ff ffd8 	bl	8004ba8 <prvTraceError>
		return NULL;
 8004bf8:	2000      	movs	r0, #0
}
 8004bfa:	bd08      	pop	{r3, pc}
	return (void*)(&RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex*4]);
 8004bfc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004c00:	f600 2008 	addw	r0, r0, #2568	; 0xa08
 8004c04:	e7f9      	b.n	8004bfa <prvTraceNextFreeEventBufferSlot+0x1a>
 8004c06:	bf00      	nop
 8004c08:	240007fc 	.word	0x240007fc
 8004c0c:	08015db9 	.word	0x08015db9

08004c10 <prvTraceGetParam.part.5>:
static uint32_t prvTraceGetParam(uint32_t param_max, uint32_t param)
 8004c10:	b538      	push	{r3, r4, r5, lr}
 8004c12:	4605      	mov	r5, r0
 8004c14:	460c      	mov	r4, r1
		xps = (XPSEvent*) prvTraceNextFreeEventBufferSlot();
 8004c16:	f7ff ffe3 	bl	8004be0 <prvTraceNextFreeEventBufferSlot>
		if (xps != NULL)
 8004c1a:	b148      	cbz	r0, 8004c30 <prvTraceGetParam.part.5+0x20>
			xps->type = DIV_XPS;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	7003      	strb	r3, [r0, #0]
			xps->xps_8 = (uint8_t)((param & (0xFF00 & ~param_max)) >> 8);
 8004c20:	ea24 0305 	bic.w	r3, r4, r5
 8004c24:	0a1a      	lsrs	r2, r3, #8
			xps->xps_16 = (uint16_t)((param & (0xFFFF0000 & ~param_max)) >> 16);
 8004c26:	0c1b      	lsrs	r3, r3, #16
			xps->xps_8 = (uint8_t)((param & (0xFF00 & ~param_max)) >> 8);
 8004c28:	7042      	strb	r2, [r0, #1]
			xps->xps_16 = (uint16_t)((param & (0xFFFF0000 & ~param_max)) >> 16);
 8004c2a:	8043      	strh	r3, [r0, #2]
			prvTraceUpdateCounters();
 8004c2c:	f7ff ff8e 	bl	8004b4c <prvTraceUpdateCounters>
}
 8004c30:	ea05 0004 	and.w	r0, r5, r4
 8004c34:	bd38      	pop	{r3, r4, r5, pc}
	...

08004c38 <prvTraceOpenSymbol>:
{
 8004c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c3c:	468b      	mov	fp, r1
 8004c3e:	b087      	sub	sp, #28
	TRACE_ASSERT(name != NULL, "prvTraceOpenSymbol: name == NULL", (traceString)0);
 8004c40:	4682      	mov	sl, r0
 8004c42:	2800      	cmp	r0, #0
 8004c44:	d136      	bne.n	8004cb4 <prvTraceOpenSymbol+0x7c>
 8004c46:	4654      	mov	r4, sl
 8004c48:	484a      	ldr	r0, [pc, #296]	; (8004d74 <prvTraceOpenSymbol+0x13c>)
 8004c4a:	f7ff ffad 	bl	8004ba8 <prvTraceError>
}
 8004c4e:	4620      	mov	r0, r4
 8004c50:	b007      	add	sp, #28
 8004c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

	if (pname != (const char *) 0)
	{
		for (; (c = (unsigned char) *pname++) != '\0';)
		{
			crc += c;
 8004c56:	4498      	add	r8, r3
			length++;
 8004c58:	3601      	adds	r6, #1
		for (; (c = (unsigned char) *pname++) != '\0';)
 8004c5a:	f812 3b01 	ldrb.w	r3, [r2], #1
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1f9      	bne.n	8004c56 <prvTraceOpenSymbol+0x1e>
		}
	}
	*pcrc = (uint8_t)(crc & 0x3F);
	*plength = (uint8_t)length;
 8004c62:	b2f6      	uxtb	r6, r6
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c64:	f3ef 8310 	mrs	r3, PRIMASK
 8004c68:	9302      	str	r3, [sp, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	f383 8810 	msr	PRIMASK, r3
	trcCRITICAL_SECTION_BEGIN();
 8004c70:	4b41      	ldr	r3, [pc, #260]	; (8004d78 <prvTraceOpenSymbol+0x140>)
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	9301      	str	r3, [sp, #4]
 8004c76:	3201      	adds	r2, #1
 8004c78:	601a      	str	r2, [r3, #0]
	TRACE_ASSERT(len != 0, "prvTraceLookupSymbolTableEntry: len == 0", (traceString)0);
 8004c7a:	b306      	cbz	r6, 8004cbe <prvTraceOpenSymbol+0x86>
	uint16_t i = RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ];
 8004c7c:	4a3f      	ldr	r2, [pc, #252]	; (8004d7c <prvTraceOpenSymbol+0x144>)
 8004c7e:	f008 083f 	and.w	r8, r8, #63	; 0x3f
 8004c82:	4635      	mov	r5, r6
 8004c84:	6817      	ldr	r7, [r2, #0]
 8004c86:	f208 4394 	addw	r3, r8, #1172	; 0x494
 8004c8a:	9203      	str	r2, [sp, #12]
		if (RecorderDataPtr->SymbolTable.symbytes[i + 2] == (chn & 0x00FF))
 8004c8c:	fa5f f28b 	uxtb.w	r2, fp
	uint16_t i = RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ];
 8004c90:	f837 9013 	ldrh.w	r9, [r7, r3, lsl #1]
			if (RecorderDataPtr->SymbolTable.symbytes[i + 3] == (chn / 0x100))
 8004c94:	ea4f 231b 	mov.w	r3, fp, lsr #8
		if (RecorderDataPtr->SymbolTable.symbytes[i + 2] == (chn & 0x00FF))
 8004c98:	9204      	str	r2, [sp, #16]
	uint16_t i = RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ];
 8004c9a:	464c      	mov	r4, r9
	while (i != 0)
 8004c9c:	b9fc      	cbnz	r4, 8004cde <prvTraceOpenSymbol+0xa6>
	if (RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + len + 4 >= (TRC_CFG_SYMBOL_TABLE_SIZE))
 8004c9e:	f8d7 0604 	ldr.w	r0, [r7, #1540]	; 0x604
 8004ca2:	1d02      	adds	r2, r0, #4
 8004ca4:	442a      	add	r2, r5
 8004ca6:	f5b2 7f48 	cmp.w	r2, #800	; 0x320
 8004caa:	d33c      	bcc.n	8004d26 <prvTraceOpenSymbol+0xee>
		prvTraceError("Symbol table full. Increase TRC_CFG_SYMBOL_TABLE_SIZE in trcConfig.h");
 8004cac:	4834      	ldr	r0, [pc, #208]	; (8004d80 <prvTraceOpenSymbol+0x148>)
 8004cae:	f7ff ff7b 	bl	8004ba8 <prvTraceError>
 8004cb2:	e00b      	b.n	8004ccc <prvTraceOpenSymbol+0x94>
 8004cb4:	4602      	mov	r2, r0
	int crc = 0;
 8004cb6:	f04f 0800 	mov.w	r8, #0
	int length = 1;		/* Should be 1 to account for '\0' */
 8004cba:	2601      	movs	r6, #1
 8004cbc:	e7cd      	b.n	8004c5a <prvTraceOpenSymbol+0x22>
	TRACE_ASSERT(len != 0, "prvTraceLookupSymbolTableEntry: len == 0", (traceString)0);
 8004cbe:	4831      	ldr	r0, [pc, #196]	; (8004d84 <prvTraceOpenSymbol+0x14c>)
	TRACE_ASSERT(len != 0, "prvTraceCreateSymbolTableEntry: len == 0", 0);
 8004cc0:	4634      	mov	r4, r6
	TRACE_ASSERT(len != 0, "prvTraceLookupSymbolTableEntry: len == 0", (traceString)0);
 8004cc2:	f7ff ff71 	bl	8004ba8 <prvTraceError>
	TRACE_ASSERT(len != 0, "prvTraceCreateSymbolTableEntry: len == 0", 0);
 8004cc6:	4830      	ldr	r0, [pc, #192]	; (8004d88 <prvTraceOpenSymbol+0x150>)
 8004cc8:	f7ff ff6e 	bl	8004ba8 <prvTraceError>
	trcCRITICAL_SECTION_END();
 8004ccc:	9b01      	ldr	r3, [sp, #4]
 8004cce:	9a01      	ldr	r2, [sp, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	6013      	str	r3, [r2, #0]
 8004cd6:	9b02      	ldr	r3, [sp, #8]
 8004cd8:	f383 8810 	msr	PRIMASK, r3
	return result;
 8004cdc:	e7b7      	b.n	8004c4e <prvTraceOpenSymbol+0x16>
		if (RecorderDataPtr->SymbolTable.symbytes[i + 2] == (chn & 0x00FF))
 8004cde:	193a      	adds	r2, r7, r4
 8004ce0:	9804      	ldr	r0, [sp, #16]
 8004ce2:	f892 160a 	ldrb.w	r1, [r2, #1546]	; 0x60a
 8004ce6:	4281      	cmp	r1, r0
 8004ce8:	d114      	bne.n	8004d14 <prvTraceOpenSymbol+0xdc>
			if (RecorderDataPtr->SymbolTable.symbytes[i + 3] == (chn / 0x100))
 8004cea:	f892 260b 	ldrb.w	r2, [r2, #1547]	; 0x60b
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d110      	bne.n	8004d14 <prvTraceOpenSymbol+0xdc>
				if (RecorderDataPtr->SymbolTable.symbytes[i + 4 + len] == '\0')
 8004cf2:	1d22      	adds	r2, r4, #4
 8004cf4:	443a      	add	r2, r7
 8004cf6:	442a      	add	r2, r5
 8004cf8:	f892 2608 	ldrb.w	r2, [r2, #1544]	; 0x608
 8004cfc:	b952      	cbnz	r2, 8004d14 <prvTraceOpenSymbol+0xdc>
					if (strncmp((char*)(& RecorderDataPtr->SymbolTable.symbytes[i + 4]), name, len) == 0)
 8004cfe:	f204 600c 	addw	r0, r4, #1548	; 0x60c
 8004d02:	462a      	mov	r2, r5
 8004d04:	4651      	mov	r1, sl
 8004d06:	9305      	str	r3, [sp, #20]
 8004d08:	4438      	add	r0, r7
 8004d0a:	f00e fb57 	bl	80133bc <strncmp>
 8004d0e:	9b05      	ldr	r3, [sp, #20]
 8004d10:	2800      	cmp	r0, #0
 8004d12:	d0db      	beq.n	8004ccc <prvTraceOpenSymbol+0x94>
		i = (uint16_t)(RecorderDataPtr->SymbolTable.symbytes[i] + (RecorderDataPtr->SymbolTable.symbytes[i + 1] * 0x100));
 8004d14:	443c      	add	r4, r7
 8004d16:	f894 2609 	ldrb.w	r2, [r4, #1545]	; 0x609
 8004d1a:	f894 4608 	ldrb.w	r4, [r4, #1544]	; 0x608
 8004d1e:	eb04 2402 	add.w	r4, r4, r2, lsl #8
 8004d22:	b2a4      	uxth	r4, r4
 8004d24:	e7ba      	b.n	8004c9c <prvTraceOpenSymbol+0x64>
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex] =
 8004d26:	183a      	adds	r2, r7, r0
		prvStrncpy((char*)&(RecorderDataPtr->SymbolTable.symbytes
 8004d28:	f200 600c 	addw	r0, r0, #1548	; 0x60c
 8004d2c:	4651      	mov	r1, sl
			[ crc6 ] = (uint16_t)RecorderDataPtr->SymbolTable.nextFreeSymbolIndex;
 8004d2e:	f208 4894 	addw	r8, r8, #1172	; 0x494
			(uint8_t)(RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ] & 0x00FF);
 8004d32:	f882 9608 	strb.w	r9, [r2, #1544]	; 0x608
			(uint8_t)(RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ] / 0x100);
 8004d36:	ea4f 2919 	mov.w	r9, r9, lsr #8
			(uint8_t)(channel / 0x100);
 8004d3a:	f882 360b 	strb.w	r3, [r2, #1547]	; 0x60b
		prvStrncpy((char*)&(RecorderDataPtr->SymbolTable.symbytes
 8004d3e:	4438      	add	r0, r7
			(uint8_t)(RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ] / 0x100);
 8004d40:	f882 9609 	strb.w	r9, [r2, #1545]	; 0x609
			(uint8_t)(channel & 0x00FF);
 8004d44:	f882 b60a 	strb.w	fp, [r2, #1546]	; 0x60a
		prvStrncpy((char*)&(RecorderDataPtr->SymbolTable.symbytes
 8004d48:	462a      	mov	r2, r5
 8004d4a:	f7ff feb3 	bl	8004ab4 <prvStrncpy>
		RecorderDataPtr->SymbolTable.symbytes
 8004d4e:	9b03      	ldr	r3, [sp, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
			[RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 4 + len] = '\0';
 8004d52:	f8d3 2604 	ldr.w	r2, [r3, #1540]	; 0x604
 8004d56:	4415      	add	r5, r2
 8004d58:	1959      	adds	r1, r3, r5
		RecorderDataPtr->SymbolTable.nextFreeSymbolIndex += (uint32_t) (len + 5);
 8004d5a:	3505      	adds	r5, #5
			[RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 4 + len] = '\0';
 8004d5c:	f881 460c 	strb.w	r4, [r1, #1548]	; 0x60c
		ret = (uint16_t)(RecorderDataPtr->SymbolTable.nextFreeSymbolIndex - (uint8_t)(len + 5));
 8004d60:	1d74      	adds	r4, r6, #5
			[ crc6 ] = (uint16_t)RecorderDataPtr->SymbolTable.nextFreeSymbolIndex;
 8004d62:	f823 2018 	strh.w	r2, [r3, r8, lsl #1]
		ret = (uint16_t)(RecorderDataPtr->SymbolTable.nextFreeSymbolIndex - (uint8_t)(len + 5));
 8004d66:	b2e4      	uxtb	r4, r4
		RecorderDataPtr->SymbolTable.nextFreeSymbolIndex += (uint32_t) (len + 5);
 8004d68:	f8c3 5604 	str.w	r5, [r3, #1540]	; 0x604
		ret = (uint16_t)(RecorderDataPtr->SymbolTable.nextFreeSymbolIndex - (uint8_t)(len + 5));
 8004d6c:	1b2d      	subs	r5, r5, r4
 8004d6e:	b2ac      	uxth	r4, r5
 8004d70:	e7ac      	b.n	8004ccc <prvTraceOpenSymbol+0x94>
 8004d72:	bf00      	nop
 8004d74:	08015de0 	.word	0x08015de0
 8004d78:	240008b4 	.word	0x240008b4
 8004d7c:	240007fc 	.word	0x240007fc
 8004d80:	08015e7d 	.word	0x08015e7d
 8004d84:	08015e0f 	.word	0x08015e0f
 8004d88:	08015e46 	.word	0x08015e46

08004d8c <uiIndexOfObject>:
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
 8004d8c:	2908      	cmp	r1, #8
{
 8004d8e:	b510      	push	{r4, lr}
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
 8004d90:	d904      	bls.n	8004d9c <uiIndexOfObject+0x10>
 8004d92:	480d      	ldr	r0, [pc, #52]	; (8004dc8 <uiIndexOfObject+0x3c>)
	TRACE_ASSERT(objecthandle > 0 && objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], 
 8004d94:	f7ff ff08 	bl	8004ba8 <prvTraceError>
 8004d98:	2000      	movs	r0, #0
}
 8004d9a:	bd10      	pop	{r4, pc}
	TRACE_ASSERT(objecthandle > 0 && objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], 
 8004d9c:	b130      	cbz	r0, 8004dac <uiIndexOfObject+0x20>
 8004d9e:	4b0b      	ldr	r3, [pc, #44]	; (8004dcc <uiIndexOfObject+0x40>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	185a      	adds	r2, r3, r1
 8004da4:	f892 4064 	ldrb.w	r4, [r2, #100]	; 0x64
 8004da8:	4284      	cmp	r4, r0
 8004daa:	d201      	bcs.n	8004db0 <uiIndexOfObject+0x24>
 8004dac:	4808      	ldr	r0, [pc, #32]	; (8004dd0 <uiIndexOfObject+0x44>)
 8004dae:	e7f1      	b.n	8004d94 <uiIndexOfObject+0x8>
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
 8004db0:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8004db4:	f892 207c 	ldrb.w	r2, [r2, #124]	; 0x7c
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
 8004db8:	3801      	subs	r0, #1
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
 8004dba:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8004dbe:	fb02 3000 	mla	r0, r2, r0, r3
 8004dc2:	b280      	uxth	r0, r0
 8004dc4:	e7e9      	b.n	8004d9a <uiIndexOfObject+0xe>
 8004dc6:	bf00      	nop
 8004dc8:	0801656a 	.word	0x0801656a
 8004dcc:	240007fc 	.word	0x240007fc
 8004dd0:	080165a7 	.word	0x080165a7

08004dd4 <prvMarkObjectAsUsed>:
{
 8004dd4:	b508      	push	{r3, lr}
 8004dd6:	460b      	mov	r3, r1
	uint16_t idx = uiIndexOfObject(handle, objectclass);
 8004dd8:	4601      	mov	r1, r0
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7ff ffd6 	bl	8004d8c <uiIndexOfObject>
	RecorderDataPtr->ObjectPropertyTable.objbytes[idx] = 1;
 8004de0:	4b03      	ldr	r3, [pc, #12]	; (8004df0 <prvMarkObjectAsUsed+0x1c>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4418      	add	r0, r3
 8004de6:	2301      	movs	r3, #1
 8004de8:	f880 309c 	strb.w	r3, [r0, #156]	; 0x9c
}
 8004dec:	bd08      	pop	{r3, pc}
 8004dee:	bf00      	nop
 8004df0:	240007fc 	.word	0x240007fc

08004df4 <prvTraceStoreObjectNameOnCloseEvent>:
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8004df4:	2a08      	cmp	r2, #8
{
 8004df6:	b570      	push	{r4, r5, r6, lr}
 8004df8:	4606      	mov	r6, r0
 8004dfa:	460c      	mov	r4, r1
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8004dfc:	d904      	bls.n	8004e08 <prvTraceStoreObjectNameOnCloseEvent+0x14>
 8004dfe:	4812      	ldr	r0, [pc, #72]	; (8004e48 <prvTraceStoreObjectNameOnCloseEvent+0x54>)
}
 8004e00:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8004e04:	f7ff bed0 	b.w	8004ba8 <prvTraceError>
 8004e08:	4b10      	ldr	r3, [pc, #64]	; (8004e4c <prvTraceStoreObjectNameOnCloseEvent+0x58>)
 8004e0a:	681d      	ldr	r5, [r3, #0]
 8004e0c:	18ab      	adds	r3, r5, r2
 8004e0e:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8004e12:	428b      	cmp	r3, r1
 8004e14:	d201      	bcs.n	8004e1a <prvTraceStoreObjectNameOnCloseEvent+0x26>
 8004e16:	480e      	ldr	r0, [pc, #56]	; (8004e50 <prvTraceStoreObjectNameOnCloseEvent+0x5c>)
 8004e18:	e7f2      	b.n	8004e00 <prvTraceStoreObjectNameOnCloseEvent+0xc>
	if (RecorderDataPtr->recorderActive)
 8004e1a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004e1c:	b19b      	cbz	r3, 8004e46 <prvTraceStoreObjectNameOnCloseEvent+0x52>
		name = TRACE_PROPERTY_NAME_GET(objectclass, handle);
 8004e1e:	4611      	mov	r1, r2
 8004e20:	4620      	mov	r0, r4
 8004e22:	f7ff ffb3 	bl	8004d8c <uiIndexOfObject>
 8004e26:	309c      	adds	r0, #156	; 0x9c
		idx = prvTraceOpenSymbol(name, 0);
 8004e28:	2100      	movs	r1, #0
 8004e2a:	4428      	add	r0, r5
 8004e2c:	f7ff ff04 	bl	8004c38 <prvTraceOpenSymbol>
 8004e30:	4605      	mov	r5, r0
		ce = (ObjCloseNameEvent*) prvTraceNextFreeEventBufferSlot();
 8004e32:	f7ff fed5 	bl	8004be0 <prvTraceNextFreeEventBufferSlot>
		if (ce != NULL)
 8004e36:	b130      	cbz	r0, 8004e46 <prvTraceStoreObjectNameOnCloseEvent+0x52>
			ce->type = (uint8_t) evtcode;
 8004e38:	7006      	strb	r6, [r0, #0]
			ce->objHandle = hnd8;
 8004e3a:	7044      	strb	r4, [r0, #1]
			ce->symbolIndex = idx;
 8004e3c:	8045      	strh	r5, [r0, #2]
}
 8004e3e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			prvTraceUpdateCounters();
 8004e42:	f7ff be83 	b.w	8004b4c <prvTraceUpdateCounters>
}
 8004e46:	bd70      	pop	{r4, r5, r6, pc}
 8004e48:	08016330 	.word	0x08016330
 8004e4c:	240007fc 	.word	0x240007fc
 8004e50:	08016381 	.word	0x08016381

08004e54 <prvTraceStoreObjectPropertiesOnCloseEvent>:
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8004e54:	2a08      	cmp	r2, #8
{
 8004e56:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e5a:	4680      	mov	r8, r0
 8004e5c:	4689      	mov	r9, r1
 8004e5e:	4615      	mov	r5, r2
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8004e60:	d904      	bls.n	8004e6c <prvTraceStoreObjectPropertiesOnCloseEvent+0x18>
 8004e62:	481b      	ldr	r0, [pc, #108]	; (8004ed0 <prvTraceStoreObjectPropertiesOnCloseEvent+0x7c>)
}
 8004e64:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8004e68:	f7ff be9e 	b.w	8004ba8 <prvTraceError>
 8004e6c:	4f19      	ldr	r7, [pc, #100]	; (8004ed4 <prvTraceStoreObjectPropertiesOnCloseEvent+0x80>)
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	189a      	adds	r2, r3, r2
 8004e72:	f892 2064 	ldrb.w	r2, [r2, #100]	; 0x64
 8004e76:	428a      	cmp	r2, r1
 8004e78:	d201      	bcs.n	8004e7e <prvTraceStoreObjectPropertiesOnCloseEvent+0x2a>
 8004e7a:	4817      	ldr	r0, [pc, #92]	; (8004ed8 <prvTraceStoreObjectPropertiesOnCloseEvent+0x84>)
 8004e7c:	e7f2      	b.n	8004e64 <prvTraceStoreObjectPropertiesOnCloseEvent+0x10>
	if (RecorderDataPtr->recorderActive)
 8004e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e80:	b31b      	cbz	r3, 8004eca <prvTraceStoreObjectPropertiesOnCloseEvent+0x76>
		pe = (ObjClosePropEvent*) prvTraceNextFreeEventBufferSlot();
 8004e82:	f7ff fead 	bl	8004be0 <prvTraceNextFreeEventBufferSlot>
		if (pe != NULL)
 8004e86:	4606      	mov	r6, r0
 8004e88:	b1f8      	cbz	r0, 8004eca <prvTraceStoreObjectPropertiesOnCloseEvent+0x76>
			if (objectclass == TRACE_CLASS_TASK)
 8004e8a:	2d03      	cmp	r5, #3
 8004e8c:	683c      	ldr	r4, [r7, #0]
				pe->arg1 = TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, handle);
 8004e8e:	4629      	mov	r1, r5
 8004e90:	4648      	mov	r0, r9
			if (objectclass == TRACE_CLASS_TASK)
 8004e92:	d10f      	bne.n	8004eb4 <prvTraceStoreObjectPropertiesOnCloseEvent+0x60>
				pe->arg1 = TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, handle);
 8004e94:	f7ff ff7a 	bl	8004d8c <uiIndexOfObject>
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	4420      	add	r0, r4
 8004e9c:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8004ea0:	4418      	add	r0, r3
 8004ea2:	f890 309d 	ldrb.w	r3, [r0, #157]	; 0x9d
				pe->arg1 = TRACE_PROPERTY_OBJECT_STATE(objectclass, handle);
 8004ea6:	7073      	strb	r3, [r6, #1]
			pe->type = evtcode;
 8004ea8:	f886 8000 	strb.w	r8, [r6]
}
 8004eac:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			prvTraceUpdateCounters();
 8004eb0:	f7ff be4c 	b.w	8004b4c <prvTraceUpdateCounters>
				pe->arg1 = TRACE_PROPERTY_OBJECT_STATE(objectclass, handle);
 8004eb4:	f7ff ff6a 	bl	8004d8c <uiIndexOfObject>
 8004eb8:	683a      	ldr	r2, [r7, #0]
 8004eba:	4420      	add	r0, r4
 8004ebc:	4415      	add	r5, r2
 8004ebe:	f895 3070 	ldrb.w	r3, [r5, #112]	; 0x70
 8004ec2:	4418      	add	r0, r3
 8004ec4:	f890 309c 	ldrb.w	r3, [r0, #156]	; 0x9c
 8004ec8:	e7ed      	b.n	8004ea6 <prvTraceStoreObjectPropertiesOnCloseEvent+0x52>
}
 8004eca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ece:	bf00      	nop
 8004ed0:	080163cd 	.word	0x080163cd
 8004ed4:	240007fc 	.word	0x240007fc
 8004ed8:	08016424 	.word	0x08016424

08004edc <prvTraceSetPriorityProperty>:
{
 8004edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ede:	4605      	mov	r5, r0
 8004ee0:	4617      	mov	r7, r2
 8004ee2:	4608      	mov	r0, r1
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8004ee4:	2d08      	cmp	r5, #8
 8004ee6:	d904      	bls.n	8004ef2 <prvTraceSetPriorityProperty+0x16>
 8004ee8:	480c      	ldr	r0, [pc, #48]	; (8004f1c <prvTraceSetPriorityProperty+0x40>)
}
 8004eea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8004eee:	f7ff be5b 	b.w	8004ba8 <prvTraceError>
 8004ef2:	4e0b      	ldr	r6, [pc, #44]	; (8004f20 <prvTraceSetPriorityProperty+0x44>)
 8004ef4:	6834      	ldr	r4, [r6, #0]
 8004ef6:	1963      	adds	r3, r4, r5
 8004ef8:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8004efc:	428b      	cmp	r3, r1
 8004efe:	d201      	bcs.n	8004f04 <prvTraceSetPriorityProperty+0x28>
 8004f00:	4808      	ldr	r0, [pc, #32]	; (8004f24 <prvTraceSetPriorityProperty+0x48>)
 8004f02:	e7f2      	b.n	8004eea <prvTraceSetPriorityProperty+0xe>
	TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id) = value;
 8004f04:	4629      	mov	r1, r5
 8004f06:	f7ff ff41 	bl	8004d8c <uiIndexOfObject>
 8004f0a:	6833      	ldr	r3, [r6, #0]
 8004f0c:	4420      	add	r0, r4
 8004f0e:	441d      	add	r5, r3
 8004f10:	f895 3070 	ldrb.w	r3, [r5, #112]	; 0x70
 8004f14:	4418      	add	r0, r3
 8004f16:	f880 709d 	strb.w	r7, [r0, #157]	; 0x9d
}
 8004f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f1c:	08015fce 	.word	0x08015fce
 8004f20:	240007fc 	.word	0x240007fc
 8004f24:	08016017 	.word	0x08016017

08004f28 <prvTraceGetPriorityProperty>:
{
 8004f28:	b570      	push	{r4, r5, r6, lr}
 8004f2a:	4605      	mov	r5, r0
 8004f2c:	4608      	mov	r0, r1
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8004f2e:	2d08      	cmp	r5, #8
 8004f30:	d904      	bls.n	8004f3c <prvTraceGetPriorityProperty+0x14>
 8004f32:	480d      	ldr	r0, [pc, #52]	; (8004f68 <prvTraceGetPriorityProperty+0x40>)
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8004f34:	f7ff fe38 	bl	8004ba8 <prvTraceError>
 8004f38:	2000      	movs	r0, #0
}
 8004f3a:	bd70      	pop	{r4, r5, r6, pc}
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8004f3c:	4e0b      	ldr	r6, [pc, #44]	; (8004f6c <prvTraceGetPriorityProperty+0x44>)
 8004f3e:	6834      	ldr	r4, [r6, #0]
 8004f40:	1963      	adds	r3, r4, r5
 8004f42:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8004f46:	428b      	cmp	r3, r1
 8004f48:	d201      	bcs.n	8004f4e <prvTraceGetPriorityProperty+0x26>
 8004f4a:	4809      	ldr	r0, [pc, #36]	; (8004f70 <prvTraceGetPriorityProperty+0x48>)
 8004f4c:	e7f2      	b.n	8004f34 <prvTraceGetPriorityProperty+0xc>
	return TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id);
 8004f4e:	4629      	mov	r1, r5
 8004f50:	f7ff ff1c 	bl	8004d8c <uiIndexOfObject>
 8004f54:	6833      	ldr	r3, [r6, #0]
 8004f56:	4420      	add	r0, r4
 8004f58:	441d      	add	r5, r3
 8004f5a:	f895 3070 	ldrb.w	r3, [r5, #112]	; 0x70
 8004f5e:	4418      	add	r0, r3
 8004f60:	f890 009d 	ldrb.w	r0, [r0, #157]	; 0x9d
 8004f64:	e7e9      	b.n	8004f3a <prvTraceGetPriorityProperty+0x12>
 8004f66:	bf00      	nop
 8004f68:	08015cc6 	.word	0x08015cc6
 8004f6c:	240007fc 	.word	0x240007fc
 8004f70:	08015d0f 	.word	0x08015d0f

08004f74 <prvTraceSetObjectState>:
{
 8004f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f76:	4605      	mov	r5, r0
 8004f78:	4617      	mov	r7, r2
 8004f7a:	4608      	mov	r0, r1
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8004f7c:	2d08      	cmp	r5, #8
 8004f7e:	d904      	bls.n	8004f8a <prvTraceSetObjectState+0x16>
 8004f80:	480c      	ldr	r0, [pc, #48]	; (8004fb4 <prvTraceSetObjectState+0x40>)
}
 8004f82:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8004f86:	f7ff be0f 	b.w	8004ba8 <prvTraceError>
 8004f8a:	4e0b      	ldr	r6, [pc, #44]	; (8004fb8 <prvTraceSetObjectState+0x44>)
 8004f8c:	6834      	ldr	r4, [r6, #0]
 8004f8e:	1963      	adds	r3, r4, r5
 8004f90:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8004f94:	428b      	cmp	r3, r1
 8004f96:	d201      	bcs.n	8004f9c <prvTraceSetObjectState+0x28>
 8004f98:	4808      	ldr	r0, [pc, #32]	; (8004fbc <prvTraceSetObjectState+0x48>)
 8004f9a:	e7f2      	b.n	8004f82 <prvTraceSetObjectState+0xe>
	TRACE_PROPERTY_OBJECT_STATE(objectclass, id) = value;
 8004f9c:	4629      	mov	r1, r5
 8004f9e:	f7ff fef5 	bl	8004d8c <uiIndexOfObject>
 8004fa2:	6833      	ldr	r3, [r6, #0]
 8004fa4:	4420      	add	r0, r4
 8004fa6:	441d      	add	r5, r3
 8004fa8:	f895 3070 	ldrb.w	r3, [r5, #112]	; 0x70
 8004fac:	4418      	add	r0, r3
 8004fae:	f880 709c 	strb.w	r7, [r0, #156]	; 0x9c
}
 8004fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fb4:	08015f4f 	.word	0x08015f4f
 8004fb8:	240007fc 	.word	0x240007fc
 8004fbc:	08015f93 	.word	0x08015f93

08004fc0 <prvTraceSetTaskInstanceFinished>:
{
 8004fc0:	b538      	push	{r3, r4, r5, lr}
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[TRACE_CLASS_TASK],
 8004fc2:	4d0b      	ldr	r5, [pc, #44]	; (8004ff0 <prvTraceSetTaskInstanceFinished+0x30>)
 8004fc4:	682c      	ldr	r4, [r5, #0]
 8004fc6:	f894 3067 	ldrb.w	r3, [r4, #103]	; 0x67
 8004fca:	4283      	cmp	r3, r0
 8004fcc:	d204      	bcs.n	8004fd8 <prvTraceSetTaskInstanceFinished+0x18>
 8004fce:	4809      	ldr	r0, [pc, #36]	; (8004ff4 <prvTraceSetTaskInstanceFinished+0x34>)
}
 8004fd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[TRACE_CLASS_TASK],
 8004fd4:	f7ff bde8 	b.w	8004ba8 <prvTraceError>
	TRACE_PROPERTY_OBJECT_STATE(TRACE_CLASS_TASK, handle) = 0;
 8004fd8:	2103      	movs	r1, #3
 8004fda:	f7ff fed7 	bl	8004d8c <uiIndexOfObject>
 8004fde:	682b      	ldr	r3, [r5, #0]
 8004fe0:	4420      	add	r0, r4
 8004fe2:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8004fe6:	4418      	add	r0, r3
 8004fe8:	2300      	movs	r3, #0
 8004fea:	f880 309c 	strb.w	r3, [r0, #156]	; 0x9c
}
 8004fee:	bd38      	pop	{r3, r4, r5, pc}
 8004ff0:	240007fc 	.word	0x240007fc
 8004ff4:	08016057 	.word	0x08016057

08004ff8 <prvTraceGetObjectHandle>:
{
 8004ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TRACE_ASSERT(RecorderDataPtr != NULL, "Recorder not initialized, call vTraceEnable() first!", (traceHandle)0);
 8004ffa:	4b25      	ldr	r3, [pc, #148]	; (8005090 <prvTraceGetObjectHandle+0x98>)
 8004ffc:	681d      	ldr	r5, [r3, #0]
 8004ffe:	b925      	cbnz	r5, 800500a <prvTraceGetObjectHandle+0x12>
 8005000:	4824      	ldr	r0, [pc, #144]	; (8005094 <prvTraceGetObjectHandle+0x9c>)
 8005002:	f7ff fdd1 	bl	8004ba8 <prvTraceError>
}
 8005006:	4628      	mov	r0, r5
 8005008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
 800500a:	2808      	cmp	r0, #8
 800500c:	d904      	bls.n	8005018 <prvTraceGetObjectHandle+0x20>
 800500e:	4822      	ldr	r0, [pc, #136]	; (8005098 <prvTraceGetObjectHandle+0xa0>)
 8005010:	2500      	movs	r5, #0
 8005012:	f7ff fdc9 	bl	8004ba8 <prvTraceError>
 8005016:	e7f6      	b.n	8005006 <prvTraceGetObjectHandle+0xe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005018:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800501c:	2301      	movs	r3, #1
 800501e:	f383 8810 	msr	PRIMASK, r3
	trcCRITICAL_SECTION_BEGIN();
 8005022:	4c1e      	ldr	r4, [pc, #120]	; (800509c <prvTraceGetObjectHandle+0xa4>)
	indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
 8005024:	4a1e      	ldr	r2, [pc, #120]	; (80050a0 <prvTraceGetObjectHandle+0xa8>)
	trcCRITICAL_SECTION_BEGIN();
 8005026:	6823      	ldr	r3, [r4, #0]
 8005028:	3301      	adds	r3, #1
 800502a:	6023      	str	r3, [r4, #0]
	indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
 800502c:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
	if (objectHandleStacks.objectHandles[indexOfHandle] == 0)
 8005030:	18d1      	adds	r1, r2, r3
 8005032:	f891 5048 	ldrb.w	r5, [r1, #72]	; 0x48
 8005036:	b935      	cbnz	r5, 8005046 <prvTraceGetObjectHandle+0x4e>
			objectHandleStacks.lowestIndexOfClass[objectclass]);
 8005038:	eb02 0740 	add.w	r7, r2, r0, lsl #1
			(traceHandle)(1 + indexOfHandle -
 800503c:	1c5d      	adds	r5, r3, #1
 800503e:	7cbf      	ldrb	r7, [r7, #18]
 8005040:	1bed      	subs	r5, r5, r7
		objectHandleStacks.objectHandles[indexOfHandle] =
 8005042:	f881 5048 	strb.w	r5, [r1, #72]	; 0x48
		> objectHandleStacks.highestIndexOfClass[objectclass])
 8005046:	eb02 0140 	add.w	r1, r2, r0, lsl #1
	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
 800504a:	8c89      	ldrh	r1, [r1, #36]	; 0x24
 800504c:	4299      	cmp	r1, r3
 800504e:	d20a      	bcs.n	8005066 <prvTraceGetObjectHandle+0x6e>
		handle = 0;
 8005050:	2500      	movs	r5, #0
		prvTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
 8005052:	f7ff fd23 	bl	8004a9c <pszTraceGetErrorNotEnoughHandles>
 8005056:	f7ff fda7 	bl	8004ba8 <prvTraceError>
	trcCRITICAL_SECTION_END();
 800505a:	6823      	ldr	r3, [r4, #0]
 800505c:	3b01      	subs	r3, #1
 800505e:	6023      	str	r3, [r4, #0]
 8005060:	f386 8810 	msr	PRIMASK, r6
 8005064:	e7cf      	b.n	8005006 <prvTraceGetObjectHandle+0xe>
	handle = objectHandleStacks.objectHandles[indexOfHandle];
 8005066:	18d1      	adds	r1, r2, r3
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;
 8005068:	3301      	adds	r3, #1
	handle = objectHandleStacks.objectHandles[indexOfHandle];
 800506a:	f891 5048 	ldrb.w	r5, [r1, #72]	; 0x48
			objectHandleStacks.lowestIndexOfClass[objectclass];
 800506e:	eb02 0140 	add.w	r1, r2, r0, lsl #1
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;
 8005072:	b29b      	uxth	r3, r3
			objectHandleStacks.lowestIndexOfClass[objectclass];
 8005074:	8a49      	ldrh	r1, [r1, #18]
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;
 8005076:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
 800507a:	1a5b      	subs	r3, r3, r1
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass])
 800507c:	f100 0118 	add.w	r1, r0, #24
 8005080:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 8005084:	88d1      	ldrh	r1, [r2, #6]
		if (hndCount >
 8005086:	428b      	cmp	r3, r1
				(traceHandle)hndCount;
 8005088:	bfc4      	itt	gt
 800508a:	b2db      	uxtbgt	r3, r3
 800508c:	80d3      	strhgt	r3, [r2, #6]
 800508e:	e7e4      	b.n	800505a <prvTraceGetObjectHandle+0x62>
 8005090:	240007fc 	.word	0x240007fc
 8005094:	08016665 	.word	0x08016665
 8005098:	08015c81 	.word	0x08015c81
 800509c:	240008b4 	.word	0x240008b4
 80050a0:	24000818 	.word	0x24000818

080050a4 <prvTraceFreeObjectHandle>:
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
 80050a4:	2808      	cmp	r0, #8
{
 80050a6:	b410      	push	{r4}
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
 80050a8:	d904      	bls.n	80050b4 <prvTraceFreeObjectHandle+0x10>
 80050aa:	4811      	ldr	r0, [pc, #68]	; (80050f0 <prvTraceFreeObjectHandle+0x4c>)
}
 80050ac:	f85d 4b04 	ldr.w	r4, [sp], #4
		prvTraceError("Attempt to free more handles than allocated!");
 80050b0:	f7ff bd7a 	b.w	8004ba8 <prvTraceError>
	TRACE_ASSERT(handle > 0 && handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], 
 80050b4:	b131      	cbz	r1, 80050c4 <prvTraceFreeObjectHandle+0x20>
 80050b6:	4b0f      	ldr	r3, [pc, #60]	; (80050f4 <prvTraceFreeObjectHandle+0x50>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4403      	add	r3, r0
 80050bc:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80050c0:	428b      	cmp	r3, r1
 80050c2:	d201      	bcs.n	80050c8 <prvTraceFreeObjectHandle+0x24>
 80050c4:	480c      	ldr	r0, [pc, #48]	; (80050f8 <prvTraceFreeObjectHandle+0x54>)
 80050c6:	e7f1      	b.n	80050ac <prvTraceFreeObjectHandle+0x8>
	if ((objectHandleStacks.indexOfNextAvailableHandle[objectclass] - 1) <
 80050c8:	4a0c      	ldr	r2, [pc, #48]	; (80050fc <prvTraceFreeObjectHandle+0x58>)
		objectHandleStacks.lowestIndexOfClass[objectclass])
 80050ca:	eb02 0440 	add.w	r4, r2, r0, lsl #1
	if ((objectHandleStacks.indexOfNextAvailableHandle[objectclass] - 1) <
 80050ce:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
 80050d2:	8a64      	ldrh	r4, [r4, #18]
 80050d4:	429c      	cmp	r4, r3
 80050d6:	d301      	bcc.n	80050dc <prvTraceFreeObjectHandle+0x38>
		prvTraceError("Attempt to free more handles than allocated!");
 80050d8:	4809      	ldr	r0, [pc, #36]	; (8005100 <prvTraceFreeObjectHandle+0x5c>)
 80050da:	e7e7      	b.n	80050ac <prvTraceFreeObjectHandle+0x8>
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]--;
 80050dc:	3b01      	subs	r3, #1
 80050de:	b29b      	uxth	r3, r3
 80050e0:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
		objectHandleStacks.objectHandles[indexOfHandle] = handle;
 80050e4:	4413      	add	r3, r2
 80050e6:	f883 1048 	strb.w	r1, [r3, #72]	; 0x48
}
 80050ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80050ee:	4770      	bx	lr
 80050f0:	08015b6d 	.word	0x08015b6d
 80050f4:	240007fc 	.word	0x240007fc
 80050f8:	08015bb3 	.word	0x08015bb3
 80050fc:	24000818 	.word	0x24000818
 8005100:	08015bf4 	.word	0x08015bf4

08005104 <prvTraceSetObjectName>:
{
 8005104:	b570      	push	{r4, r5, r6, lr}
 8005106:	460b      	mov	r3, r1
 8005108:	4604      	mov	r4, r0
	TRACE_ASSERT(name != NULL, "prvTraceSetObjectName: name == NULL", TRC_UNUSED);
 800510a:	4615      	mov	r5, r2
 800510c:	b922      	cbnz	r2, 8005118 <prvTraceSetObjectName+0x14>
 800510e:	4814      	ldr	r0, [pc, #80]	; (8005160 <prvTraceSetObjectName+0x5c>)
}
 8005110:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvTraceError("Illegal object class in prvTraceSetObjectName");
 8005114:	f7ff bd48 	b.w	8004ba8 <prvTraceError>
	if (objectclass >= TRACE_NCLASSES)
 8005118:	2808      	cmp	r0, #8
 800511a:	d901      	bls.n	8005120 <prvTraceSetObjectName+0x1c>
		prvTraceError("Illegal object class in prvTraceSetObjectName");
 800511c:	4811      	ldr	r0, [pc, #68]	; (8005164 <prvTraceSetObjectName+0x60>)
 800511e:	e7f7      	b.n	8005110 <prvTraceSetObjectName+0xc>
	if (handle == 0)
 8005120:	b909      	cbnz	r1, 8005126 <prvTraceSetObjectName+0x22>
		prvTraceError("Illegal handle (0) in prvTraceSetObjectName.");
 8005122:	4811      	ldr	r0, [pc, #68]	; (8005168 <prvTraceSetObjectName+0x64>)
 8005124:	e7f4      	b.n	8005110 <prvTraceSetObjectName+0xc>
	if (handle > RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass])
 8005126:	4e11      	ldr	r6, [pc, #68]	; (800516c <prvTraceSetObjectName+0x68>)
 8005128:	6832      	ldr	r2, [r6, #0]
 800512a:	4402      	add	r2, r0
 800512c:	f892 2064 	ldrb.w	r2, [r2, #100]	; 0x64
 8005130:	428a      	cmp	r2, r1
 8005132:	d202      	bcs.n	800513a <prvTraceSetObjectName+0x36>
		prvTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
 8005134:	f7ff fcb2 	bl	8004a9c <pszTraceGetErrorNotEnoughHandles>
 8005138:	e7ea      	b.n	8005110 <prvTraceSetObjectName+0xc>
		idx = uiIndexOfObject(handle, objectclass);
 800513a:	4601      	mov	r1, r0
 800513c:	4618      	mov	r0, r3
 800513e:	f7ff fe25 	bl	8004d8c <uiIndexOfObject>
		if (traceErrorMessage == NULL)
 8005142:	4b0b      	ldr	r3, [pc, #44]	; (8005170 <prvTraceSetObjectName+0x6c>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	b953      	cbnz	r3, 800515e <prvTraceSetObjectName+0x5a>
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
 8005148:	6833      	ldr	r3, [r6, #0]
 800514a:	309c      	adds	r0, #156	; 0x9c
 800514c:	4629      	mov	r1, r5
				RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[ objectclass ]);
 800514e:	441c      	add	r4, r3
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
 8005150:	4418      	add	r0, r3
 8005152:	f894 2070 	ldrb.w	r2, [r4, #112]	; 0x70
}
 8005156:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
 800515a:	f7ff bcab 	b.w	8004ab4 <prvStrncpy>
}
 800515e:	bd70      	pop	{r4, r5, r6, pc}
 8005160:	08015ec2 	.word	0x08015ec2
 8005164:	08015ef4 	.word	0x08015ef4
 8005168:	08015f22 	.word	0x08015f22
 800516c:	240007fc 	.word	0x240007fc
 8005170:	240008bc 	.word	0x240008bc

08005174 <prvTraceInitCortexM>:
#ifndef TRC_CFG_ARM_CM_USE_SYSTICK
#if ((TRC_CFG_HARDWARE_PORT == TRC_HARDWARE_PORT_ARM_Cortex_M) && (defined (__CORTEX_M) && (__CORTEX_M >= 0x03)))
void prvTraceInitCortexM()
{
	/* Ensure that the DWT registers are unlocked and can be modified. */
	TRC_REG_ITM_LOCKACCESS = TRC_ITM_LOCKACCESS_UNLOCK;
 8005174:	4b0e      	ldr	r3, [pc, #56]	; (80051b0 <prvTraceInitCortexM+0x3c>)
 8005176:	4a0f      	ldr	r2, [pc, #60]	; (80051b4 <prvTraceInitCortexM+0x40>)
 8005178:	601a      	str	r2, [r3, #0]

	/* Make sure DWT is enabled, if supported */
	TRC_REG_DEMCR |= TRC_DEMCR_TRCENA;
 800517a:	f503 434e 	add.w	r3, r3, #52736	; 0xce00
 800517e:	334c      	adds	r3, #76	; 0x4c
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8005186:	601a      	str	r2, [r3, #0]

	do{
		/* Verify that DWT is supported */
		if (TRC_REG_DEMCR == 0)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	b913      	cbnz	r3, 8005192 <prvTraceInitCortexM+0x1e>
			In that case, define the macro TRC_CFG_ARM_CM_USE_SYSTICK in your build
			to use SysTick timestamping instead, or define your own timestamping by 
			setting TRC_CFG_HARDWARE_PORT to TRC_HARDWARE_PORT_APPLICATION_DEFINED
			and make the necessary definitions, as explained in trcHardwarePort.h.*/
			
			prvTraceError("DWT unit not available, see code comment.");
 800518c:	480a      	ldr	r0, [pc, #40]	; (80051b8 <prvTraceInitCortexM+0x44>)
			In that case, define the macro TRC_CFG_ARM_CM_USE_SYSTICK in your build
			to use SysTick timestamping instead, or define your own timestamping by 
			setting TRC_CFG_HARDWARE_PORT to TRC_HARDWARE_PORT_APPLICATION_DEFINED
			and make the necessary definitions, as explained in trcHardwarePort.h.*/

			prvTraceError("DWT_CYCCNT not available, see code comment.");
 800518e:	f7ff bd0b 	b.w	8004ba8 <prvTraceError>
		if (TRC_REG_DWT_CTRL & TRC_DWT_CTRL_NOCYCCNT)
 8005192:	4a0a      	ldr	r2, [pc, #40]	; (80051bc <prvTraceInitCortexM+0x48>)
 8005194:	6813      	ldr	r3, [r2, #0]
 8005196:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 800519a:	d001      	beq.n	80051a0 <prvTraceInitCortexM+0x2c>
			prvTraceError("DWT_CYCCNT not available, see code comment.");
 800519c:	4808      	ldr	r0, [pc, #32]	; (80051c0 <prvTraceInitCortexM+0x4c>)
 800519e:	e7f6      	b.n	800518e <prvTraceInitCortexM+0x1a>
			break;
		}

		/* Reset the cycle counter */
		TRC_REG_DWT_CYCCNT = 0;
 80051a0:	4908      	ldr	r1, [pc, #32]	; (80051c4 <prvTraceInitCortexM+0x50>)
 80051a2:	600b      	str	r3, [r1, #0]

		/* Enable the cycle counter */
		TRC_REG_DWT_CTRL |= TRC_DWT_CTRL_CYCCNTENA;
 80051a4:	6813      	ldr	r3, [r2, #0]
 80051a6:	f043 0301 	orr.w	r3, r3, #1
 80051aa:	6013      	str	r3, [r2, #0]

	}while(0);	/* breaks above jump here */
}
 80051ac:	4770      	bx	lr
 80051ae:	bf00      	nop
 80051b0:	e0001fb0 	.word	0xe0001fb0
 80051b4:	c5acce55 	.word	0xc5acce55
 80051b8:	08015d4f 	.word	0x08015d4f
 80051bc:	e0001000 	.word	0xe0001000
 80051c0:	08015d79 	.word	0x08015d79
 80051c4:	e0001004 	.word	0xe0001004

080051c8 <prvTraceInitTraceData>:
{	
 80051c8:	b538      	push	{r3, r4, r5, lr}
	if (RecorderDataPtr == NULL)
 80051ca:	4c3c      	ldr	r4, [pc, #240]	; (80052bc <prvTraceInitTraceData+0xf4>)
 80051cc:	6823      	ldr	r3, [r4, #0]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d16f      	bne.n	80052b2 <prvTraceInitTraceData+0xea>
	RecorderDataPtr = &RecorderData;
 80051d2:	4b3b      	ldr	r3, [pc, #236]	; (80052c0 <prvTraceInitTraceData+0xf8>)
 80051d4:	6023      	str	r3, [r4, #0]
	init_hwtc_count = TRC_HWTC_COUNT;
 80051d6:	4b3b      	ldr	r3, [pc, #236]	; (80052c4 <prvTraceInitTraceData+0xfc>)
	(void)memset(RecorderDataPtr, 0, sizeof(RecorderDataType));
 80051d8:	f641 15b8 	movw	r5, #6584	; 0x19b8
 80051dc:	2100      	movs	r1, #0
 80051de:	6820      	ldr	r0, [r4, #0]
	init_hwtc_count = TRC_HWTC_COUNT;
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	4b39      	ldr	r3, [pc, #228]	; (80052c8 <prvTraceInitTraceData+0x100>)
 80051e4:	601a      	str	r2, [r3, #0]
	(void)memset(RecorderDataPtr, 0, sizeof(RecorderDataType));
 80051e6:	462a      	mov	r2, r5
 80051e8:	f00d ffeb 	bl	80131c2 <memset>
	RecorderDataPtr->version = TRACE_KERNEL_VERSION;
 80051ec:	6823      	ldr	r3, [r4, #0]
 80051ee:	4a37      	ldr	r2, [pc, #220]	; (80052cc <prvTraceInitTraceData+0x104>)
	RecorderDataPtr->isUsing16bitHandles = TRC_CFG_USE_16BIT_OBJECT_HANDLES;
 80051f0:	f04f 30f0 	mov.w	r0, #4042322160	; 0xf0f0f0f0
	RecorderDataPtr->irq_priority_order = TRC_IRQ_PRIORITY_ORDER;
 80051f4:	e9c3 2503 	strd	r2, r5, [r3, #12]
	RecorderDataPtr->maxEvents = (TRC_CFG_EVENT_BUFFER_SIZE);
 80051f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
	RecorderDataPtr->SymbolTable.nextFreeSymbolIndex = 1;
 80051fc:	2501      	movs	r5, #1
	RecorderDataPtr->maxEvents = (TRC_CFG_EVENT_BUFFER_SIZE);
 80051fe:	619a      	str	r2, [r3, #24]
	RecorderDataPtr->isUsing16bitHandles = TRC_CFG_USE_16BIT_OBJECT_HANDLES;
 8005200:	2200      	movs	r2, #0
 8005202:	e9c3 0215 	strd	r0, r2, [r3, #84]	; 0x54
	RecorderDataPtr->isrTailchainingThreshold = TRC_CFG_ISR_TAILCHAINING_THRESHOLD;
 8005206:	635a      	str	r2, [r3, #52]	; 0x34
	vTraceInitObjectPropertyTable();
 8005208:	f7ff fbd8 	bl	80049bc <vTraceInitObjectPropertyTable>
	RecorderDataPtr->debugMarker1 = (int32_t)0xF1F1F1F1;
 800520c:	6820      	ldr	r0, [r4, #0]
 800520e:	f04f 33f1 	mov.w	r3, #4059165169	; 0xf1f1f1f1
	prvStrncpy(RecorderDataPtr->systemInfo, "Trace Recorder Demo", 80);
 8005212:	2250      	movs	r2, #80	; 0x50
	RecorderDataPtr->SymbolTable.nextFreeSymbolIndex = 1;
 8005214:	f8c0 5604 	str.w	r5, [r0, #1540]	; 0x604
	RecorderDataPtr->debugMarker1 = (int32_t)0xF1F1F1F1;
 8005218:	f8c0 35fc 	str.w	r3, [r0, #1532]	; 0x5fc
	RecorderDataPtr->SymbolTable.symTableSize = (TRC_CFG_SYMBOL_TABLE_SIZE);
 800521c:	f44f 7348 	mov.w	r3, #800	; 0x320
	prvStrncpy(RecorderDataPtr->systemInfo, "Trace Recorder Demo", 80);
 8005220:	492b      	ldr	r1, [pc, #172]	; (80052d0 <prvTraceInitTraceData+0x108>)
	RecorderDataPtr->SymbolTable.symTableSize = (TRC_CFG_SYMBOL_TABLE_SIZE);
 8005222:	f8c0 3600 	str.w	r3, [r0, #1536]	; 0x600
	RecorderDataPtr->debugMarker2 = (int32_t)0xF2F2F2F2;
 8005226:	f04f 33f2 	mov.w	r3, #4076008178	; 0xf2f2f2f2
	prvStrncpy(RecorderDataPtr->systemInfo, "Trace Recorder Demo", 80);
 800522a:	f600 10b4 	addw	r0, r0, #2484	; 0x9b4
	RecorderDataPtr->debugMarker2 = (int32_t)0xF2F2F2F2;
 800522e:	f840 3c04 	str.w	r3, [r0, #-4]
	prvStrncpy(RecorderDataPtr->systemInfo, "Trace Recorder Demo", 80);
 8005232:	f7ff fc3f 	bl	8004ab4 <prvStrncpy>
	RecorderDataPtr->debugMarker3 = (int32_t)0xF3F3F3F3;
 8005236:	6823      	ldr	r3, [r4, #0]
 8005238:	f04f 32f3 	mov.w	r2, #4092851187	; 0xf3f3f3f3
	RecorderDataPtr->endmarker0 = 0x0A;
 800523c:	4925      	ldr	r1, [pc, #148]	; (80052d4 <prvTraceInitTraceData+0x10c>)
	RecorderDataPtr->debugMarker3 = (int32_t)0xF3F3F3F3;
 800523e:	f8c3 2a04 	str.w	r2, [r3, #2564]	; 0xa04
	RecorderDataPtr->endmarker0 = 0x0A;
 8005242:	f641 12ac 	movw	r2, #6572	; 0x19ac
 8005246:	5099      	str	r1, [r3, r2]
	RecorderDataPtr->endmarker3 = 0x0D;
 8005248:	f641 12b0 	movw	r2, #6576	; 0x19b0
 800524c:	f101 3167 	add.w	r1, r1, #1734829927	; 0x67676767
 8005250:	5099      	str	r1, [r3, r2]
	RecorderDataPtr->endmarker7 = 0x74;
 8005252:	f101 3180 	add.w	r1, r1, #2155905152	; 0x80808080
 8005256:	f641 12b4 	movw	r2, #6580	; 0x19b4
 800525a:	5099      	str	r1, [r3, r2]
	vTraceInitObjectHandleStack();
 800525c:	f7ff fbec 	bl	8004a38 <vTraceInitObjectHandleStack>
	RecorderDataPtr->startmarker11 = 0xF4;
 8005260:	6820      	ldr	r0, [r4, #0]
 8005262:	23f4      	movs	r3, #244	; 0xf4
 8005264:	72c3      	strb	r3, [r0, #11]
	RecorderDataPtr->startmarker10 = 0xF3;
 8005266:	23f3      	movs	r3, #243	; 0xf3
 8005268:	7283      	strb	r3, [r0, #10]
	RecorderDataPtr->startmarker9 = 0xF2;
 800526a:	23f2      	movs	r3, #242	; 0xf2
 800526c:	7243      	strb	r3, [r0, #9]
	RecorderDataPtr->startmarker8 = 0xF1;
 800526e:	23f1      	movs	r3, #241	; 0xf1
 8005270:	7203      	strb	r3, [r0, #8]
	RecorderDataPtr->startmarker7 = 0x74;
 8005272:	2374      	movs	r3, #116	; 0x74
 8005274:	71c3      	strb	r3, [r0, #7]
	RecorderDataPtr->startmarker6 = 0x73;
 8005276:	2373      	movs	r3, #115	; 0x73
 8005278:	7183      	strb	r3, [r0, #6]
	RecorderDataPtr->startmarker5 = 0x72;
 800527a:	2372      	movs	r3, #114	; 0x72
 800527c:	7143      	strb	r3, [r0, #5]
	RecorderDataPtr->startmarker4 = 0x71;
 800527e:	2371      	movs	r3, #113	; 0x71
 8005280:	7103      	strb	r3, [r0, #4]
	RecorderDataPtr->startmarker3 = 0x04;
 8005282:	2304      	movs	r3, #4
 8005284:	70c3      	strb	r3, [r0, #3]
	RecorderDataPtr->startmarker2 = 0x03;
 8005286:	2303      	movs	r3, #3
 8005288:	7083      	strb	r3, [r0, #2]
	RecorderDataPtr->startmarker1 = 0x02;	
 800528a:	2302      	movs	r3, #2
 800528c:	7043      	strb	r3, [r0, #1]
	if (traceErrorMessage != NULL)
 800528e:	4b12      	ldr	r3, [pc, #72]	; (80052d8 <prvTraceInitTraceData+0x110>)
	RecorderDataPtr->startmarker0 = 0x01; 
 8005290:	7005      	strb	r5, [r0, #0]
	if (traceErrorMessage != NULL)
 8005292:	6819      	ldr	r1, [r3, #0]
 8005294:	b149      	cbz	r1, 80052aa <prvTraceInitTraceData+0xe2>
		prvStrncpy(RecorderDataPtr->systemInfo, traceErrorMessage, 80);
 8005296:	2250      	movs	r2, #80	; 0x50
 8005298:	f600 10b4 	addw	r0, r0, #2484	; 0x9b4
 800529c:	f7ff fc0a 	bl	8004ab4 <prvStrncpy>
		RecorderDataPtr->internalErrorOccured = 1;
 80052a0:	6823      	ldr	r3, [r4, #0]
 80052a2:	f8c3 59ac 	str.w	r5, [r3, #2476]	; 0x9ac
		vTraceStop();
 80052a6:	f7ff fc69 	bl	8004b7c <vTraceStop>
}
 80052aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	TRC_PORT_SPECIFIC_INIT();
 80052ae:	f7ff bf61 	b.w	8005174 <prvTraceInitCortexM>
		if (RecorderDataPtr->startmarker0 == 1)
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d18e      	bne.n	80051d6 <prvTraceInitTraceData+0xe>
}
 80052b8:	bd38      	pop	{r3, r4, r5, pc}
 80052ba:	bf00      	nop
 80052bc:	240007fc 	.word	0x240007fc
 80052c0:	2401ef04 	.word	0x2401ef04
 80052c4:	e0001004 	.word	0xe0001004
 80052c8:	240208bc 	.word	0x240208bc
 80052cc:	00051aa1 	.word	0x00051aa1
 80052d0:	08015da5 	.word	0x08015da5
 80052d4:	0d0c0b0a 	.word	0x0d0c0b0a
 80052d8:	240008bc 	.word	0x240008bc

080052dc <prvTracePortGetTimeStamp>:
	static uint32_t last_hwtc_rest = 0;
	uint32_t diff = 0;
	uint32_t diff_scaled = 0;
#endif /*TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR*/

	if (trace_disable_timestamp == 1)
 80052dc:	4b0e      	ldr	r3, [pc, #56]	; (8005318 <prvTracePortGetTimeStamp+0x3c>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2b01      	cmp	r3, #1
{
 80052e2:	b530      	push	{r4, r5, lr}
	if (trace_disable_timestamp == 1)
 80052e4:	d104      	bne.n	80052f0 <prvTracePortGetTimeStamp+0x14>
	{
		if (pTimestamp)
 80052e6:	b110      	cbz	r0, 80052ee <prvTracePortGetTimeStamp+0x12>
			*pTimestamp = last_timestamp;
 80052e8:	4b0c      	ldr	r3, [pc, #48]	; (800531c <prvTracePortGetTimeStamp+0x40>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	6003      	str	r3, [r0, #0]
	if (pTimestamp)
		*pTimestamp = last_timestamp;

	/* Store the previous value */
	last_hwtc_count = hwtc_count;
}
 80052ee:	bd30      	pop	{r4, r5, pc}
	diff = (hwtc_count - last_hwtc_count) + last_hwtc_rest;
 80052f0:	490b      	ldr	r1, [pc, #44]	; (8005320 <prvTracePortGetTimeStamp+0x44>)
	hwtc_count = (TRC_HWTC_COUNT);
 80052f2:	4b0c      	ldr	r3, [pc, #48]	; (8005324 <prvTracePortGetTimeStamp+0x48>)
	diff = (hwtc_count - last_hwtc_count) + last_hwtc_rest;
 80052f4:	4a0c      	ldr	r2, [pc, #48]	; (8005328 <prvTracePortGetTimeStamp+0x4c>)
	hwtc_count = (TRC_HWTC_COUNT);
 80052f6:	681c      	ldr	r4, [r3, #0]
	diff = (hwtc_count - last_hwtc_count) + last_hwtc_rest;
 80052f8:	680b      	ldr	r3, [r1, #0]
 80052fa:	6815      	ldr	r5, [r2, #0]
 80052fc:	4423      	add	r3, r4
 80052fe:	1b5b      	subs	r3, r3, r5
	last_hwtc_rest = diff % (TRC_HWTC_DIVISOR);
 8005300:	f003 0503 	and.w	r5, r3, #3
 8005304:	600d      	str	r5, [r1, #0]
	last_timestamp += diff_scaled;
 8005306:	4d05      	ldr	r5, [pc, #20]	; (800531c <prvTracePortGetTimeStamp+0x40>)
 8005308:	6829      	ldr	r1, [r5, #0]
 800530a:	eb01 0393 	add.w	r3, r1, r3, lsr #2
 800530e:	602b      	str	r3, [r5, #0]
	if (pTimestamp)
 8005310:	b100      	cbz	r0, 8005314 <prvTracePortGetTimeStamp+0x38>
		*pTimestamp = last_timestamp;
 8005312:	6003      	str	r3, [r0, #0]
	last_hwtc_count = hwtc_count;
 8005314:	6014      	str	r4, [r2, #0]
 8005316:	e7ea      	b.n	80052ee <prvTracePortGetTimeStamp+0x12>
 8005318:	240008c0 	.word	0x240008c0
 800531c:	24000814 	.word	0x24000814
 8005320:	24000810 	.word	0x24000810
 8005324:	e0001004 	.word	0xe0001004
 8005328:	2400080c 	.word	0x2400080c

0800532c <prvTraceGetDTS>:
{
 800532c:	b573      	push	{r0, r1, r4, r5, r6, lr}
	TRACE_ASSERT(param_maxDTS == 0xFF || param_maxDTS == 0xFFFF, "prvTraceGetDTS: Invalid value for param_maxDTS", 0);
 800532e:	28ff      	cmp	r0, #255	; 0xff
	uint32_t timestamp = 0;
 8005330:	f04f 0400 	mov.w	r4, #0
{
 8005334:	4605      	mov	r5, r0
	uint32_t timestamp = 0;
 8005336:	9401      	str	r4, [sp, #4]
	TRACE_ASSERT(param_maxDTS == 0xFF || param_maxDTS == 0xFFFF, "prvTraceGetDTS: Invalid value for param_maxDTS", 0);
 8005338:	d009      	beq.n	800534e <prvTraceGetDTS+0x22>
 800533a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800533e:	4298      	cmp	r0, r3
 8005340:	d005      	beq.n	800534e <prvTraceGetDTS+0x22>
 8005342:	482e      	ldr	r0, [pc, #184]	; (80053fc <prvTraceGetDTS+0xd0>)
 8005344:	f7ff fc30 	bl	8004ba8 <prvTraceError>
 8005348:	4620      	mov	r0, r4
}
 800534a:	b002      	add	sp, #8
 800534c:	bd70      	pop	{r4, r5, r6, pc}
	if (RecorderDataPtr->frequency == 0)
 800534e:	4e2c      	ldr	r6, [pc, #176]	; (8005400 <prvTraceGetDTS+0xd4>)
 8005350:	6832      	ldr	r2, [r6, #0]
 8005352:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8005354:	b929      	cbnz	r1, 8005362 <prvTraceGetDTS+0x36>
		if (timestampFrequency != 0)
 8005356:	4b2b      	ldr	r3, [pc, #172]	; (8005404 <prvTraceGetDTS+0xd8>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d033      	beq.n	80053c6 <prvTraceGetDTS+0x9a>
			RecorderDataPtr->frequency = (TRC_HWTC_FREQ_HZ) / (TRC_HWTC_DIVISOR);		
 800535e:	089b      	lsrs	r3, r3, #2
 8005360:	6253      	str	r3, [r2, #36]	; 0x24
	prvTracePortGetTimeStamp(&timestamp);	
 8005362:	a801      	add	r0, sp, #4
 8005364:	f7ff ffba 	bl	80052dc <prvTracePortGetTimeStamp>
	dts = timestamp - old_timestamp;
 8005368:	4b27      	ldr	r3, [pc, #156]	; (8005408 <prvTraceGetDTS+0xdc>)
 800536a:	9a01      	ldr	r2, [sp, #4]
 800536c:	681c      	ldr	r4, [r3, #0]
	old_timestamp = timestamp;
 800536e:	601a      	str	r2, [r3, #0]
	if (RecorderDataPtr->frequency > 0)
 8005370:	6833      	ldr	r3, [r6, #0]
	dts = timestamp - old_timestamp;
 8005372:	1b14      	subs	r4, r2, r4
	if (RecorderDataPtr->frequency > 0)
 8005374:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005376:	2900      	cmp	r1, #0
 8005378:	d031      	beq.n	80053de <prvTraceGetDTS+0xb2>
		if (dts > RecorderDataPtr->frequency)
 800537a:	42a1      	cmp	r1, r4
 800537c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800537e:	d22b      	bcs.n	80053d8 <prvTraceGetDTS+0xac>
			RecorderDataPtr->absTimeLastEventSecond += dts / RecorderDataPtr->frequency;
 8005380:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8005382:	fbb4 f2f1 	udiv	r2, r4, r1
 8005386:	4416      	add	r6, r2
			RecorderDataPtr->absTimeLastEvent += dts % RecorderDataPtr->frequency;
 8005388:	fb01 4212 	mls	r2, r1, r2, r4
 800538c:	4402      	add	r2, r0
			RecorderDataPtr->absTimeLastEventSecond += dts / RecorderDataPtr->frequency;
 800538e:	62de      	str	r6, [r3, #44]	; 0x2c
			RecorderDataPtr->absTimeLastEvent += dts % RecorderDataPtr->frequency;
 8005390:	629a      	str	r2, [r3, #40]	; 0x28
		if (RecorderDataPtr->absTimeLastEvent >= RecorderDataPtr->frequency)
 8005392:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005394:	4291      	cmp	r1, r2
 8005396:	d804      	bhi.n	80053a2 <prvTraceGetDTS+0x76>
			RecorderDataPtr->absTimeLastEventSecond++;
 8005398:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
			RecorderDataPtr->absTimeLastEvent -= RecorderDataPtr->frequency;
 800539a:	1a51      	subs	r1, r2, r1
			RecorderDataPtr->absTimeLastEventSecond++;
 800539c:	3001      	adds	r0, #1
			RecorderDataPtr->absTimeLastEvent -= RecorderDataPtr->frequency;
 800539e:	6299      	str	r1, [r3, #40]	; 0x28
			RecorderDataPtr->absTimeLastEventSecond++;
 80053a0:	62d8      	str	r0, [r3, #44]	; 0x2c
	if (dts > param_maxDTS)
 80053a2:	42a5      	cmp	r5, r4
 80053a4:	d20c      	bcs.n	80053c0 <prvTraceGetDTS+0x94>
		xts = (XTSEvent*) prvTraceNextFreeEventBufferSlot();
 80053a6:	f7ff fc1b 	bl	8004be0 <prvTraceNextFreeEventBufferSlot>
		if (xts != NULL)
 80053aa:	b148      	cbz	r0, 80053c0 <prvTraceGetDTS+0x94>
			if (param_maxDTS == 0xFFFF)
 80053ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80053b0:	429d      	cmp	r5, r3
 80053b2:	d116      	bne.n	80053e2 <prvTraceGetDTS+0xb6>
				xts->xts_16 = (uint16_t)((dts / 0x10000) & 0xFFFF);
 80053b4:	0c23      	lsrs	r3, r4, #16
 80053b6:	8043      	strh	r3, [r0, #2]
				xts->type = XTS16;
 80053b8:	23a9      	movs	r3, #169	; 0xa9
 80053ba:	8003      	strh	r3, [r0, #0]
			prvTraceUpdateCounters();
 80053bc:	f7ff fbc6 	bl	8004b4c <prvTraceUpdateCounters>
	return (uint16_t)dts & param_maxDTS;
 80053c0:	ea05 0004 	and.w	r0, r5, r4
 80053c4:	e7c1      	b.n	800534a <prvTraceGetDTS+0x1e>
		else if (init_hwtc_count != (TRC_HWTC_COUNT))
 80053c6:	4b11      	ldr	r3, [pc, #68]	; (800540c <prvTraceGetDTS+0xe0>)
 80053c8:	6819      	ldr	r1, [r3, #0]
 80053ca:	4b11      	ldr	r3, [pc, #68]	; (8005410 <prvTraceGetDTS+0xe4>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4299      	cmp	r1, r3
 80053d0:	d0c7      	beq.n	8005362 <prvTraceGetDTS+0x36>
			RecorderDataPtr->frequency = (TRC_HWTC_FREQ_HZ) / (TRC_HWTC_DIVISOR);		
 80053d2:	4b10      	ldr	r3, [pc, #64]	; (8005414 <prvTraceGetDTS+0xe8>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	e7c2      	b.n	800535e <prvTraceGetDTS+0x32>
			RecorderDataPtr->absTimeLastEvent += dts;
 80053d8:	4420      	add	r0, r4
 80053da:	6298      	str	r0, [r3, #40]	; 0x28
 80053dc:	e7d9      	b.n	8005392 <prvTraceGetDTS+0x66>
		RecorderDataPtr->absTimeLastEvent = timestamp;
 80053de:	629a      	str	r2, [r3, #40]	; 0x28
 80053e0:	e7df      	b.n	80053a2 <prvTraceGetDTS+0x76>
			else if (param_maxDTS == 0xFF)
 80053e2:	2dff      	cmp	r5, #255	; 0xff
 80053e4:	d106      	bne.n	80053f4 <prvTraceGetDTS+0xc8>
				xts->type = XTS8;
 80053e6:	23a8      	movs	r3, #168	; 0xa8
 80053e8:	7003      	strb	r3, [r0, #0]
				xts->xts_16 = (uint16_t)((dts / 0x100) & 0xFFFF);
 80053ea:	0a23      	lsrs	r3, r4, #8
 80053ec:	8043      	strh	r3, [r0, #2]
				xts->xts_8 = (uint8_t)((dts / 0x1000000) & 0xFF);
 80053ee:	0e23      	lsrs	r3, r4, #24
 80053f0:	7043      	strb	r3, [r0, #1]
 80053f2:	e7e3      	b.n	80053bc <prvTraceGetDTS+0x90>
				prvTraceError("Bad param_maxDTS in prvTraceGetDTS");
 80053f4:	4808      	ldr	r0, [pc, #32]	; (8005418 <prvTraceGetDTS+0xec>)
 80053f6:	f7ff fbd7 	bl	8004ba8 <prvTraceError>
 80053fa:	e7df      	b.n	80053bc <prvTraceGetDTS+0x90>
 80053fc:	08015c21 	.word	0x08015c21
 8005400:	240007fc 	.word	0x240007fc
 8005404:	240008b8 	.word	0x240008b8
 8005408:	240008b0 	.word	0x240008b0
 800540c:	e0001004 	.word	0xe0001004
 8005410:	240208bc 	.word	0x240208bc
 8005414:	24000000 	.word	0x24000000
 8005418:	08015c5e 	.word	0x08015c5e

0800541c <prvTraceStoreTaskReady>:
{
 800541c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (handle == 0)
 800541e:	4605      	mov	r5, r0
 8005420:	b368      	cbz	r0, 800547e <prvTraceStoreTaskReady+0x62>
	if (! readyEventsEnabled)
 8005422:	4b17      	ldr	r3, [pc, #92]	; (8005480 <prvTraceStoreTaskReady+0x64>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	b353      	cbz	r3, 800547e <prvTraceStoreTaskReady+0x62>
	TRACE_ASSERT(handle <= (TRC_CFG_NTASK), "prvTraceStoreTaskReady: Invalid value for handle", TRC_UNUSED);
 8005428:	280f      	cmp	r0, #15
 800542a:	d904      	bls.n	8005436 <prvTraceStoreTaskReady+0x1a>
 800542c:	4815      	ldr	r0, [pc, #84]	; (8005484 <prvTraceStoreTaskReady+0x68>)
}
 800542e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		prvTraceError("Recorder busy - high priority ISR using syscall? (1)");
 8005432:	f7ff bbb9 	b.w	8004ba8 <prvTraceError>
	if (recorder_busy)
 8005436:	4c14      	ldr	r4, [pc, #80]	; (8005488 <prvTraceStoreTaskReady+0x6c>)
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	b10b      	cbz	r3, 8005440 <prvTraceStoreTaskReady+0x24>
		prvTraceError("Recorder busy - high priority ISR using syscall? (1)");
 800543c:	4813      	ldr	r0, [pc, #76]	; (800548c <prvTraceStoreTaskReady+0x70>)
 800543e:	e7f6      	b.n	800542e <prvTraceStoreTaskReady+0x12>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005440:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005444:	2301      	movs	r3, #1
 8005446:	f383 8810 	msr	PRIMASK, r3
	trcCRITICAL_SECTION_BEGIN();
 800544a:	6823      	ldr	r3, [r4, #0]
 800544c:	3301      	adds	r3, #1
 800544e:	6023      	str	r3, [r4, #0]
	if (RecorderDataPtr->recorderActive) /* Need to repeat this check! */
 8005450:	4b0f      	ldr	r3, [pc, #60]	; (8005490 <prvTraceStoreTaskReady+0x74>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005456:	b16b      	cbz	r3, 8005474 <prvTraceStoreTaskReady+0x58>
		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 8005458:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800545c:	f7ff ff66 	bl	800532c <prvTraceGetDTS>
 8005460:	4607      	mov	r7, r0
		tr = (TREvent*)prvTraceNextFreeEventBufferSlot();
 8005462:	f7ff fbbd 	bl	8004be0 <prvTraceNextFreeEventBufferSlot>
		if (tr != NULL)
 8005466:	b128      	cbz	r0, 8005474 <prvTraceStoreTaskReady+0x58>
			tr->type = DIV_TASK_READY;
 8005468:	2302      	movs	r3, #2
			tr->dts = dts3;
 800546a:	8047      	strh	r7, [r0, #2]
			tr->objHandle = hnd8;
 800546c:	7045      	strb	r5, [r0, #1]
			tr->type = DIV_TASK_READY;
 800546e:	7003      	strb	r3, [r0, #0]
			prvTraceUpdateCounters();
 8005470:	f7ff fb6c 	bl	8004b4c <prvTraceUpdateCounters>
	trcCRITICAL_SECTION_END();
 8005474:	6823      	ldr	r3, [r4, #0]
 8005476:	3b01      	subs	r3, #1
 8005478:	6023      	str	r3, [r4, #0]
 800547a:	f386 8810 	msr	PRIMASK, r6
}
 800547e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005480:	24000014 	.word	0x24000014
 8005484:	08016476 	.word	0x08016476
 8005488:	240008b4 	.word	0x240008b4
 800548c:	080164b5 	.word	0x080164b5
 8005490:	240007fc 	.word	0x240007fc

08005494 <vTraceStoreMemMangEvent>:
{
 8005494:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (RecorderDataPtr == NULL)
 8005498:	4d2a      	ldr	r5, [pc, #168]	; (8005544 <vTraceStoreMemMangEvent+0xb0>)
{
 800549a:	4680      	mov	r8, r0
 800549c:	460f      	mov	r7, r1
	if (RecorderDataPtr == NULL)
 800549e:	682b      	ldr	r3, [r5, #0]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d04c      	beq.n	800553e <vTraceStoreMemMangEvent+0xaa>
		size = (uint32_t)(- signed_size);
 80054a4:	ea82 7ae2 	eor.w	sl, r2, r2, asr #31
 80054a8:	ebaa 7ae2 	sub.w	sl, sl, r2, asr #31
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054ac:	f3ef 8910 	mrs	r9, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054b0:	2301      	movs	r3, #1
 80054b2:	f383 8810 	msr	PRIMASK, r3
	trcCRITICAL_SECTION_BEGIN();
 80054b6:	4c24      	ldr	r4, [pc, #144]	; (8005548 <vTraceStoreMemMangEvent+0xb4>)
 80054b8:	6821      	ldr	r1, [r4, #0]
 80054ba:	4419      	add	r1, r3
 80054bc:	6021      	str	r1, [r4, #0]
	if (address != 0)
 80054be:	b11f      	cbz	r7, 80054c8 <vTraceStoreMemMangEvent+0x34>
		heapMemUsage += (uint32_t)signed_size;
 80054c0:	4922      	ldr	r1, [pc, #136]	; (800554c <vTraceStoreMemMangEvent+0xb8>)
 80054c2:	680b      	ldr	r3, [r1, #0]
 80054c4:	4413      	add	r3, r2
 80054c6:	600b      	str	r3, [r1, #0]
	if (RecorderDataPtr->recorderActive)
 80054c8:	682b      	ldr	r3, [r5, #0]
 80054ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054cc:	b393      	cbz	r3, 8005534 <vTraceStoreMemMangEvent+0xa0>
		dts1 = (uint8_t)prvTraceGetDTS(0xFF);
 80054ce:	20ff      	movs	r0, #255	; 0xff
 80054d0:	f7ff ff2c 	bl	800532c <prvTraceGetDTS>
	if (param <= param_max)
 80054d4:	f5ba 3f80 	cmp.w	sl, #65536	; 0x10000
		dts1 = (uint8_t)prvTraceGetDTS(0xFF);
 80054d8:	4683      	mov	fp, r0
	if (param <= param_max)
 80054da:	d305      	bcc.n	80054e8 <vTraceStoreMemMangEvent+0x54>
 80054dc:	4651      	mov	r1, sl
 80054de:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80054e2:	f7ff fb95 	bl	8004c10 <prvTraceGetParam.part.5>
 80054e6:	4682      	mov	sl, r0
		ms = (MemEventSize *)prvTraceNextFreeEventBufferSlot();
 80054e8:	f7ff fb7a 	bl	8004be0 <prvTraceNextFreeEventBufferSlot>
		if (ms != NULL)
 80054ec:	4606      	mov	r6, r0
 80054ee:	b308      	cbz	r0, 8005534 <vTraceStoreMemMangEvent+0xa0>
			ms->type = NULL_EVENT; /* Updated when all events are written */
 80054f0:	2300      	movs	r3, #0
		dts1 = (uint8_t)prvTraceGetDTS(0xFF);
 80054f2:	f880 b001 	strb.w	fp, [r0, #1]
		size_low = (uint16_t)prvTraceGetParam(0xFFFF, size);
 80054f6:	f8a0 a002 	strh.w	sl, [r0, #2]
			ms->type = NULL_EVENT; /* Updated when all events are written */
 80054fa:	7003      	strb	r3, [r0, #0]
			prvTraceUpdateCounters();
 80054fc:	f7ff fb26 	bl	8004b4c <prvTraceUpdateCounters>
	if (param <= param_max)
 8005500:	f5b7 3f80 	cmp.w	r7, #65536	; 0x10000
 8005504:	d305      	bcc.n	8005512 <vTraceStoreMemMangEvent+0x7e>
 8005506:	4639      	mov	r1, r7
 8005508:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800550c:	f7ff fb80 	bl	8004c10 <prvTraceGetParam.part.5>
 8005510:	4607      	mov	r7, r0
			ma = (MemEventAddr *) prvTraceNextFreeEventBufferSlot();
 8005512:	f7ff fb65 	bl	8004be0 <prvTraceNextFreeEventBufferSlot>
			if (ma != NULL)
 8005516:	b168      	cbz	r0, 8005534 <vTraceStoreMemMangEvent+0xa0>
				ma->addr_high = addr_high;
 8005518:	2300      	movs	r3, #0
				addr_low = (uint16_t)prvTraceGetParam(0xFFFF, address);
 800551a:	8047      	strh	r7, [r0, #2]
				ma->addr_high = addr_high;
 800551c:	7043      	strb	r3, [r0, #1]
				ma->type = (uint8_t) (ecode  + 1); /* Note this! */
 800551e:	fa5f f388 	uxtb.w	r3, r8
 8005522:	1c5a      	adds	r2, r3, #1
 8005524:	7002      	strb	r2, [r0, #0]
				ms->type = (uint8_t) ecode;
 8005526:	7033      	strb	r3, [r6, #0]
				prvTraceUpdateCounters();					
 8005528:	f7ff fb10 	bl	8004b4c <prvTraceUpdateCounters>
				RecorderDataPtr->heapMemUsage = heapMemUsage;
 800552c:	4a07      	ldr	r2, [pc, #28]	; (800554c <vTraceStoreMemMangEvent+0xb8>)
 800552e:	682b      	ldr	r3, [r5, #0]
 8005530:	6812      	ldr	r2, [r2, #0]
 8005532:	651a      	str	r2, [r3, #80]	; 0x50
	trcCRITICAL_SECTION_END();
 8005534:	6823      	ldr	r3, [r4, #0]
 8005536:	3b01      	subs	r3, #1
 8005538:	6023      	str	r3, [r4, #0]
 800553a:	f389 8810 	msr	PRIMASK, r9
}
 800553e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005542:	bf00      	nop
 8005544:	240007fc 	.word	0x240007fc
 8005548:	240008b4 	.word	0x240008b4
 800554c:	24000804 	.word	0x24000804

08005550 <prvTraceStoreKernelCall>:
	TRACE_ASSERT(ecode < 0xFF, "prvTraceStoreKernelCall: ecode >= 0xFF", TRC_UNUSED);
 8005550:	28fe      	cmp	r0, #254	; 0xfe
{
 8005552:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005556:	4605      	mov	r5, r0
 8005558:	4617      	mov	r7, r2
	TRACE_ASSERT(ecode < 0xFF, "prvTraceStoreKernelCall: ecode >= 0xFF", TRC_UNUSED);
 800555a:	d904      	bls.n	8005566 <prvTraceStoreKernelCall+0x16>
 800555c:	481c      	ldr	r0, [pc, #112]	; (80055d0 <prvTraceStoreKernelCall+0x80>)
}
 800555e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		prvTraceError("Recorder busy - high priority ISR using syscall? (2)");
 8005562:	f7ff bb21 	b.w	8004ba8 <prvTraceError>
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "prvTraceStoreKernelCall: objectClass >= TRACE_NCLASSES", TRC_UNUSED);
 8005566:	2908      	cmp	r1, #8
 8005568:	d901      	bls.n	800556e <prvTraceStoreKernelCall+0x1e>
 800556a:	481a      	ldr	r0, [pc, #104]	; (80055d4 <prvTraceStoreKernelCall+0x84>)
 800556c:	e7f7      	b.n	800555e <prvTraceStoreKernelCall+0xe>
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "prvTraceStoreKernelCall: Invalid value for objectNumber", TRC_UNUSED);
 800556e:	481a      	ldr	r0, [pc, #104]	; (80055d8 <prvTraceStoreKernelCall+0x88>)
 8005570:	6803      	ldr	r3, [r0, #0]
 8005572:	440b      	add	r3, r1
 8005574:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005578:	4293      	cmp	r3, r2
 800557a:	d201      	bcs.n	8005580 <prvTraceStoreKernelCall+0x30>
 800557c:	4817      	ldr	r0, [pc, #92]	; (80055dc <prvTraceStoreKernelCall+0x8c>)
 800557e:	e7ee      	b.n	800555e <prvTraceStoreKernelCall+0xe>
	if (recorder_busy)
 8005580:	4c17      	ldr	r4, [pc, #92]	; (80055e0 <prvTraceStoreKernelCall+0x90>)
 8005582:	6823      	ldr	r3, [r4, #0]
 8005584:	b10b      	cbz	r3, 800558a <prvTraceStoreKernelCall+0x3a>
		prvTraceError("Recorder busy - high priority ISR using syscall? (2)");
 8005586:	4817      	ldr	r0, [pc, #92]	; (80055e4 <prvTraceStoreKernelCall+0x94>)
 8005588:	e7e9      	b.n	800555e <prvTraceStoreKernelCall+0xe>
	if (handle_of_last_logged_task == 0)
 800558a:	4b17      	ldr	r3, [pc, #92]	; (80055e8 <prvTraceStoreKernelCall+0x98>)
 800558c:	781b      	ldrb	r3, [r3, #0]
 800558e:	b1eb      	cbz	r3, 80055cc <prvTraceStoreKernelCall+0x7c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005590:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005594:	2301      	movs	r3, #1
 8005596:	f383 8810 	msr	PRIMASK, r3
	trcCRITICAL_SECTION_BEGIN();
 800559a:	6823      	ldr	r3, [r4, #0]
 800559c:	3301      	adds	r3, #1
 800559e:	6023      	str	r3, [r4, #0]
	if (RecorderDataPtr->recorderActive)
 80055a0:	6803      	ldr	r3, [r0, #0]
 80055a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a4:	b16b      	cbz	r3, 80055c2 <prvTraceStoreKernelCall+0x72>
		dts1 = (uint16_t)prvTraceGetDTS(0xFFFF);
 80055a6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80055aa:	f7ff febf 	bl	800532c <prvTraceGetDTS>
 80055ae:	4680      	mov	r8, r0
		kse = (KernelCall*) prvTraceNextFreeEventBufferSlot();
 80055b0:	f7ff fb16 	bl	8004be0 <prvTraceNextFreeEventBufferSlot>
		if (kse != NULL)
 80055b4:	b128      	cbz	r0, 80055c2 <prvTraceStoreKernelCall+0x72>
			kse->dts = dts1;
 80055b6:	f8a0 8002 	strh.w	r8, [r0, #2]
			kse->type = (uint8_t)ecode;
 80055ba:	7005      	strb	r5, [r0, #0]
		hnd8 = prvTraceGet8BitHandle((traceHandle)objectNumber);
 80055bc:	7047      	strb	r7, [r0, #1]
			prvTraceUpdateCounters();
 80055be:	f7ff fac5 	bl	8004b4c <prvTraceUpdateCounters>
	trcCRITICAL_SECTION_END();
 80055c2:	6823      	ldr	r3, [r4, #0]
 80055c4:	3b01      	subs	r3, #1
 80055c6:	6023      	str	r3, [r4, #0]
 80055c8:	f386 8810 	msr	PRIMASK, r6
}
 80055cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055d0:	0801609f 	.word	0x0801609f
 80055d4:	080160d4 	.word	0x080160d4
 80055d8:	240007fc 	.word	0x240007fc
 80055dc:	08016119 	.word	0x08016119
 80055e0:	240008b4 	.word	0x240008b4
 80055e4:	0801615f 	.word	0x0801615f
 80055e8:	24000800 	.word	0x24000800

080055ec <prvTraceStoreKernelCallWithParam>:
	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithParam: evtcode >= 0xFF", TRC_UNUSED);
 80055ec:	28fe      	cmp	r0, #254	; 0xfe
{
 80055ee:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055f2:	4680      	mov	r8, r0
 80055f4:	4617      	mov	r7, r2
 80055f6:	461d      	mov	r5, r3
	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithParam: evtcode >= 0xFF", TRC_UNUSED);
 80055f8:	d904      	bls.n	8005604 <prvTraceStoreKernelCallWithParam+0x18>
 80055fa:	4821      	ldr	r0, [pc, #132]	; (8005680 <prvTraceStoreKernelCallWithParam+0x94>)
}
 80055fc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		prvTraceError("Recorder busy - high priority ISR using syscall? (3)");
 8005600:	f7ff bad2 	b.w	8004ba8 <prvTraceError>
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "prvTraceStoreKernelCallWithParam: objectClass >= TRACE_NCLASSES", TRC_UNUSED);
 8005604:	2908      	cmp	r1, #8
 8005606:	d901      	bls.n	800560c <prvTraceStoreKernelCallWithParam+0x20>
 8005608:	481e      	ldr	r0, [pc, #120]	; (8005684 <prvTraceStoreKernelCallWithParam+0x98>)
 800560a:	e7f7      	b.n	80055fc <prvTraceStoreKernelCallWithParam+0x10>
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "prvTraceStoreKernelCallWithParam: Invalid value for objectNumber", TRC_UNUSED);
 800560c:	4a1e      	ldr	r2, [pc, #120]	; (8005688 <prvTraceStoreKernelCallWithParam+0x9c>)
 800560e:	6813      	ldr	r3, [r2, #0]
 8005610:	440b      	add	r3, r1
 8005612:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005616:	42bb      	cmp	r3, r7
 8005618:	d201      	bcs.n	800561e <prvTraceStoreKernelCallWithParam+0x32>
 800561a:	481c      	ldr	r0, [pc, #112]	; (800568c <prvTraceStoreKernelCallWithParam+0xa0>)
 800561c:	e7ee      	b.n	80055fc <prvTraceStoreKernelCallWithParam+0x10>
	if (recorder_busy)
 800561e:	4c1c      	ldr	r4, [pc, #112]	; (8005690 <prvTraceStoreKernelCallWithParam+0xa4>)
 8005620:	6823      	ldr	r3, [r4, #0]
 8005622:	b10b      	cbz	r3, 8005628 <prvTraceStoreKernelCallWithParam+0x3c>
		prvTraceError("Recorder busy - high priority ISR using syscall? (3)");
 8005624:	481b      	ldr	r0, [pc, #108]	; (8005694 <prvTraceStoreKernelCallWithParam+0xa8>)
 8005626:	e7e9      	b.n	80055fc <prvTraceStoreKernelCallWithParam+0x10>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005628:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800562c:	2301      	movs	r3, #1
 800562e:	f383 8810 	msr	PRIMASK, r3
	trcCRITICAL_SECTION_BEGIN();
 8005632:	6823      	ldr	r3, [r4, #0]
 8005634:	3301      	adds	r3, #1
 8005636:	6023      	str	r3, [r4, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task)
 8005638:	6813      	ldr	r3, [r2, #0]
 800563a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800563c:	b1c3      	cbz	r3, 8005670 <prvTraceStoreKernelCallWithParam+0x84>
 800563e:	4b16      	ldr	r3, [pc, #88]	; (8005698 <prvTraceStoreKernelCallWithParam+0xac>)
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	b1ab      	cbz	r3, 8005670 <prvTraceStoreKernelCallWithParam+0x84>
		dts2 = (uint8_t)prvTraceGetDTS(0xFF);
 8005644:	20ff      	movs	r0, #255	; 0xff
 8005646:	f7ff fe71 	bl	800532c <prvTraceGetDTS>
	if (param <= param_max)
 800564a:	2dff      	cmp	r5, #255	; 0xff
		dts2 = (uint8_t)prvTraceGetDTS(0xFF);
 800564c:	4681      	mov	r9, r0
	if (param <= param_max)
 800564e:	d904      	bls.n	800565a <prvTraceStoreKernelCallWithParam+0x6e>
 8005650:	4629      	mov	r1, r5
 8005652:	20ff      	movs	r0, #255	; 0xff
 8005654:	f7ff fadc 	bl	8004c10 <prvTraceGetParam.part.5>
 8005658:	4605      	mov	r5, r0
		kse = (KernelCallWithParamAndHandle*) prvTraceNextFreeEventBufferSlot();
 800565a:	f7ff fac1 	bl	8004be0 <prvTraceNextFreeEventBufferSlot>
		if (kse != NULL)
 800565e:	b138      	cbz	r0, 8005670 <prvTraceStoreKernelCallWithParam+0x84>
		dts2 = (uint8_t)prvTraceGetDTS(0xFF);
 8005660:	f880 9003 	strb.w	r9, [r0, #3]
			kse->type = (uint8_t)evtcode;
 8005664:	f880 8000 	strb.w	r8, [r0]
		hnd8 = prvTraceGet8BitHandle((traceHandle)objectNumber);
 8005668:	7047      	strb	r7, [r0, #1]
		p8 = (uint8_t) prvTraceGetParam(0xFF, param);
 800566a:	7085      	strb	r5, [r0, #2]
			prvTraceUpdateCounters();
 800566c:	f7ff fa6e 	bl	8004b4c <prvTraceUpdateCounters>
	trcCRITICAL_SECTION_END();
 8005670:	6823      	ldr	r3, [r4, #0]
 8005672:	3b01      	subs	r3, #1
 8005674:	6023      	str	r3, [r4, #0]
 8005676:	f386 8810 	msr	PRIMASK, r6
}
 800567a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800567e:	bf00      	nop
 8005680:	0801621e 	.word	0x0801621e
 8005684:	0801625e 	.word	0x0801625e
 8005688:	240007fc 	.word	0x240007fc
 800568c:	080162ac 	.word	0x080162ac
 8005690:	240008b4 	.word	0x240008b4
 8005694:	080162fb 	.word	0x080162fb
 8005698:	24000800 	.word	0x24000800

0800569c <prvTraceStoreKernelCallWithNumericParamOnly>:
	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithNumericParamOnly: Invalid value for evtcode", TRC_UNUSED);
 800569c:	28fe      	cmp	r0, #254	; 0xfe
{
 800569e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056a2:	4607      	mov	r7, r0
 80056a4:	460d      	mov	r5, r1
	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithNumericParamOnly: Invalid value for evtcode", TRC_UNUSED);
 80056a6:	d904      	bls.n	80056b2 <prvTraceStoreKernelCallWithNumericParamOnly+0x16>
 80056a8:	481a      	ldr	r0, [pc, #104]	; (8005714 <prvTraceStoreKernelCallWithNumericParamOnly+0x78>)
}
 80056aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		prvTraceError("Recorder busy - high priority ISR using syscall? (4)");
 80056ae:	f7ff ba7b 	b.w	8004ba8 <prvTraceError>
	if (recorder_busy)
 80056b2:	4c19      	ldr	r4, [pc, #100]	; (8005718 <prvTraceStoreKernelCallWithNumericParamOnly+0x7c>)
 80056b4:	6823      	ldr	r3, [r4, #0]
 80056b6:	b10b      	cbz	r3, 80056bc <prvTraceStoreKernelCallWithNumericParamOnly+0x20>
		prvTraceError("Recorder busy - high priority ISR using syscall? (4)");
 80056b8:	4818      	ldr	r0, [pc, #96]	; (800571c <prvTraceStoreKernelCallWithNumericParamOnly+0x80>)
 80056ba:	e7f6      	b.n	80056aa <prvTraceStoreKernelCallWithNumericParamOnly+0xe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056bc:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056c0:	2301      	movs	r3, #1
 80056c2:	f383 8810 	msr	PRIMASK, r3
	trcCRITICAL_SECTION_BEGIN();
 80056c6:	6823      	ldr	r3, [r4, #0]
 80056c8:	3301      	adds	r3, #1
 80056ca:	6023      	str	r3, [r4, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task)
 80056cc:	4b14      	ldr	r3, [pc, #80]	; (8005720 <prvTraceStoreKernelCallWithNumericParamOnly+0x84>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056d2:	b1c3      	cbz	r3, 8005706 <prvTraceStoreKernelCallWithNumericParamOnly+0x6a>
 80056d4:	4b13      	ldr	r3, [pc, #76]	; (8005724 <prvTraceStoreKernelCallWithNumericParamOnly+0x88>)
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	b1ab      	cbz	r3, 8005706 <prvTraceStoreKernelCallWithNumericParamOnly+0x6a>
		dts6 = (uint8_t)prvTraceGetDTS(0xFF);
 80056da:	20ff      	movs	r0, #255	; 0xff
 80056dc:	f7ff fe26 	bl	800532c <prvTraceGetDTS>
	if (param <= param_max)
 80056e0:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
		dts6 = (uint8_t)prvTraceGetDTS(0xFF);
 80056e4:	4680      	mov	r8, r0
	if (param <= param_max)
 80056e6:	d305      	bcc.n	80056f4 <prvTraceStoreKernelCallWithNumericParamOnly+0x58>
 80056e8:	4629      	mov	r1, r5
 80056ea:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80056ee:	f7ff fa8f 	bl	8004c10 <prvTraceGetParam.part.5>
 80056f2:	4605      	mov	r5, r0
		kse = (KernelCallWithParam16*) prvTraceNextFreeEventBufferSlot();
 80056f4:	f7ff fa74 	bl	8004be0 <prvTraceNextFreeEventBufferSlot>
		if (kse != NULL)
 80056f8:	b128      	cbz	r0, 8005706 <prvTraceStoreKernelCallWithNumericParamOnly+0x6a>
		dts6 = (uint8_t)prvTraceGetDTS(0xFF);
 80056fa:	f880 8001 	strb.w	r8, [r0, #1]
			kse->type = (uint8_t)evtcode;
 80056fe:	7007      	strb	r7, [r0, #0]
		restParam = (uint16_t)prvTraceGetParam(0xFFFF, param);
 8005700:	8045      	strh	r5, [r0, #2]
			prvTraceUpdateCounters();
 8005702:	f7ff fa23 	bl	8004b4c <prvTraceUpdateCounters>
	trcCRITICAL_SECTION_END();
 8005706:	6823      	ldr	r3, [r4, #0]
 8005708:	3b01      	subs	r3, #1
 800570a:	6023      	str	r3, [r4, #0]
 800570c:	f386 8810 	msr	PRIMASK, r6
}
 8005710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005714:	08016194 	.word	0x08016194
 8005718:	240008b4 	.word	0x240008b4
 800571c:	080161e9 	.word	0x080161e9
 8005720:	240007fc 	.word	0x240007fc
 8005724:	24000800 	.word	0x24000800

08005728 <prvTraceStoreTaskswitch>:
	TRACE_ASSERT(task_handle <= (TRC_CFG_NTASK),
 8005728:	280f      	cmp	r0, #15
{
 800572a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800572e:	4607      	mov	r7, r0
	TRACE_ASSERT(task_handle <= (TRC_CFG_NTASK),
 8005730:	d904      	bls.n	800573c <prvTraceStoreTaskswitch+0x14>
 8005732:	4829      	ldr	r0, [pc, #164]	; (80057d8 <prvTraceStoreTaskswitch+0xb0>)
}
 8005734:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	TRACE_ASSERT(task_handle <= (TRC_CFG_NTASK),
 8005738:	f7ff ba36 	b.w	8004ba8 <prvTraceError>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800573c:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005740:	2301      	movs	r3, #1
 8005742:	f383 8810 	msr	PRIMASK, r3
	trcCRITICAL_SECTION_BEGIN_ON_CORTEX_M_ONLY();
 8005746:	4c25      	ldr	r4, [pc, #148]	; (80057dc <prvTraceStoreTaskswitch+0xb4>)
	if ((task_handle != handle_of_last_logged_task) && (RecorderDataPtr->recorderActive))
 8005748:	4d25      	ldr	r5, [pc, #148]	; (80057e0 <prvTraceStoreTaskswitch+0xb8>)
	trcCRITICAL_SECTION_BEGIN_ON_CORTEX_M_ONLY();
 800574a:	6823      	ldr	r3, [r4, #0]
 800574c:	3301      	adds	r3, #1
 800574e:	6023      	str	r3, [r4, #0]
	if ((task_handle != handle_of_last_logged_task) && (RecorderDataPtr->recorderActive))
 8005750:	782b      	ldrb	r3, [r5, #0]
 8005752:	4283      	cmp	r3, r0
 8005754:	d039      	beq.n	80057ca <prvTraceStoreTaskswitch+0xa2>
 8005756:	f8df b094 	ldr.w	fp, [pc, #148]	; 80057ec <prvTraceStoreTaskswitch+0xc4>
 800575a:	f8db 3000 	ldr.w	r3, [fp]
 800575e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005760:	b39b      	cbz	r3, 80057ca <prvTraceStoreTaskswitch+0xa2>
		isPendingContextSwitch = 0;
 8005762:	4b20      	ldr	r3, [pc, #128]	; (80057e4 <prvTraceStoreTaskswitch+0xbc>)
 8005764:	2200      	movs	r2, #0
		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 8005766:	f64f 70ff 	movw	r0, #65535	; 0xffff
		isPendingContextSwitch = 0;
 800576a:	601a      	str	r2, [r3, #0]
		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 800576c:	f7ff fdde 	bl	800532c <prvTraceGetDTS>
		handle_of_last_logged_task = task_handle;
 8005770:	702f      	strb	r7, [r5, #0]
		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 8005772:	4681      	mov	r9, r0
		ts = (TSEvent*)prvTraceNextFreeEventBufferSlot();
 8005774:	f7ff fa34 	bl	8004be0 <prvTraceNextFreeEventBufferSlot>
		if (ts != NULL)
 8005778:	4682      	mov	sl, r0
 800577a:	b330      	cbz	r0, 80057ca <prvTraceStoreTaskswitch+0xa2>
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 800577c:	f8db 6000 	ldr.w	r6, [fp]
			if (prvTraceGetObjectState(TRACE_CLASS_TASK,
 8005780:	7828      	ldrb	r0, [r5, #0]
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8005782:	f896 3067 	ldrb.w	r3, [r6, #103]	; 0x67
 8005786:	4283      	cmp	r3, r0
 8005788:	d204      	bcs.n	8005794 <prvTraceStoreTaskswitch+0x6c>
 800578a:	4817      	ldr	r0, [pc, #92]	; (80057e8 <prvTraceStoreTaskswitch+0xc0>)
 800578c:	f7ff fa0c 	bl	8004ba8 <prvTraceError>
				ts->type = TS_TASK_BEGIN;
 8005790:	2306      	movs	r3, #6
 8005792:	e00d      	b.n	80057b0 <prvTraceStoreTaskswitch+0x88>
	return TRACE_PROPERTY_OBJECT_STATE(objectclass, id);
 8005794:	2103      	movs	r1, #3
 8005796:	f7ff faf9 	bl	8004d8c <uiIndexOfObject>
 800579a:	f8db 3000 	ldr.w	r3, [fp]
 800579e:	4430      	add	r0, r6
 80057a0:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 80057a4:	4418      	add	r0, r3
			if (prvTraceGetObjectState(TRACE_CLASS_TASK,
 80057a6:	f890 309c 	ldrb.w	r3, [r0, #156]	; 0x9c
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d1f0      	bne.n	8005790 <prvTraceStoreTaskswitch+0x68>
				ts->type = TS_TASK_RESUME;
 80057ae:	2307      	movs	r3, #7
				ts->type = TS_TASK_BEGIN;
 80057b0:	f88a 3000 	strb.w	r3, [sl]
			prvTraceSetObjectState(TRACE_CLASS_TASK,
 80057b4:	2201      	movs	r2, #1
 80057b6:	7829      	ldrb	r1, [r5, #0]
 80057b8:	2003      	movs	r0, #3
			ts->dts = dts3;
 80057ba:	f8aa 9002 	strh.w	r9, [sl, #2]
			ts->objHandle = hnd8;
 80057be:	f88a 7001 	strb.w	r7, [sl, #1]
			prvTraceSetObjectState(TRACE_CLASS_TASK,
 80057c2:	f7ff fbd7 	bl	8004f74 <prvTraceSetObjectState>
			prvTraceUpdateCounters();
 80057c6:	f7ff f9c1 	bl	8004b4c <prvTraceUpdateCounters>
	trcCRITICAL_SECTION_END_ON_CORTEX_M_ONLY();
 80057ca:	6823      	ldr	r3, [r4, #0]
 80057cc:	3b01      	subs	r3, #1
 80057ce:	6023      	str	r3, [r4, #0]
 80057d0:	f388 8810 	msr	PRIMASK, r8
}
 80057d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057d8:	080164ea 	.word	0x080164ea
 80057dc:	240008b4 	.word	0x240008b4
 80057e0:	24000800 	.word	0x24000800
 80057e4:	24000808 	.word	0x24000808
 80057e8:	0801652f 	.word	0x0801652f
 80057ec:	240007fc 	.word	0x240007fc

080057f0 <uiTraceStart>:
{
 80057f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (RecorderDataPtr == NULL)
 80057f4:	4d1d      	ldr	r5, [pc, #116]	; (800586c <uiTraceStart+0x7c>)
 80057f6:	682c      	ldr	r4, [r5, #0]
 80057f8:	b92c      	cbnz	r4, 8005806 <uiTraceStart+0x16>
		TRACE_ASSERT(RecorderDataPtr != NULL, "Recorder not initialized. Use vTraceEnable() instead!", 0);
 80057fa:	481d      	ldr	r0, [pc, #116]	; (8005870 <uiTraceStart+0x80>)
 80057fc:	f7ff f9d4 	bl	8004ba8 <prvTraceError>
 8005800:	4620      	mov	r0, r4
}
 8005802:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (RecorderDataPtr->recorderActive == 1)
 8005806:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005808:	2801      	cmp	r0, #1
 800580a:	d0fa      	beq.n	8005802 <uiTraceStart+0x12>
	if (traceErrorMessage == NULL)
 800580c:	4b19      	ldr	r3, [pc, #100]	; (8005874 <uiTraceStart+0x84>)
 800580e:	f8d3 8000 	ldr.w	r8, [r3]
 8005812:	f1b8 0f00 	cmp.w	r8, #0
 8005816:	d126      	bne.n	8005866 <uiTraceStart+0x76>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005818:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800581c:	2201      	movs	r2, #1
 800581e:	f382 8810 	msr	PRIMASK, r2
		trcCRITICAL_SECTION_BEGIN();
 8005822:	4c15      	ldr	r4, [pc, #84]	; (8005878 <uiTraceStart+0x88>)
 8005824:	6823      	ldr	r3, [r4, #0]
 8005826:	4413      	add	r3, r2
 8005828:	6023      	str	r3, [r4, #0]
		RecorderDataPtr->recorderActive = 1;
 800582a:	682b      	ldr	r3, [r5, #0]
 800582c:	631a      	str	r2, [r3, #48]	; 0x30
		handle = TRACE_GET_TASK_NUMBER(TRACE_GET_CURRENT_TASK());
 800582e:	f7ff f891 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8005832:	f7fe fff1 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8005836:	b2c6      	uxtb	r6, r0
		if (handle == 0)
 8005838:	b96e      	cbnz	r6, 8005856 <uiTraceStart+0x66>
			handle = prvTraceGetObjectHandle(TRACE_CLASS_TASK);
 800583a:	2003      	movs	r0, #3
 800583c:	f7ff fbdc 	bl	8004ff8 <prvTraceGetObjectHandle>
 8005840:	4606      	mov	r6, r0
			prvTraceSetObjectName(TRACE_CLASS_TASK, handle, "(startup)");
 8005842:	4601      	mov	r1, r0
 8005844:	4a0d      	ldr	r2, [pc, #52]	; (800587c <uiTraceStart+0x8c>)
 8005846:	2003      	movs	r0, #3
 8005848:	f7ff fc5c 	bl	8005104 <prvTraceSetObjectName>
			prvTraceSetPriorityProperty(TRACE_CLASS_TASK, handle, 0);
 800584c:	4642      	mov	r2, r8
 800584e:	4631      	mov	r1, r6
 8005850:	2003      	movs	r0, #3
 8005852:	f7ff fb43 	bl	8004edc <prvTraceSetPriorityProperty>
		prvTraceStoreTaskswitch(handle); /* Register the currently running task */
 8005856:	4630      	mov	r0, r6
 8005858:	f7ff ff66 	bl	8005728 <prvTraceStoreTaskswitch>
		trcCRITICAL_SECTION_END();
 800585c:	6823      	ldr	r3, [r4, #0]
 800585e:	3b01      	subs	r3, #1
 8005860:	6023      	str	r3, [r4, #0]
 8005862:	f387 8810 	msr	PRIMASK, r7
	return RecorderDataPtr->recorderActive;
 8005866:	682b      	ldr	r3, [r5, #0]
 8005868:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800586a:	e7ca      	b.n	8005802 <uiTraceStart+0x12>
 800586c:	240007fc 	.word	0x240007fc
 8005870:	080165e5 	.word	0x080165e5
 8005874:	240008bc 	.word	0x240008bc
 8005878:	240008b4 	.word	0x240008b4
 800587c:	08016629 	.word	0x08016629

08005880 <vTraceStart>:
	(void)uiTraceStart();
 8005880:	f7ff bfb6 	b.w	80057f0 <uiTraceStart>

08005884 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005884:	f8df d034 	ldr.w	sp, [pc, #52]	; 80058bc <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8005888:	f7fd fd8e 	bl	80033a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800588c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800588e:	e003      	b.n	8005898 <LoopCopyDataInit>

08005890 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005890:	4b0b      	ldr	r3, [pc, #44]	; (80058c0 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8005892:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005894:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005896:	3104      	adds	r1, #4

08005898 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005898:	480a      	ldr	r0, [pc, #40]	; (80058c4 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800589a:	4b0b      	ldr	r3, [pc, #44]	; (80058c8 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 800589c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800589e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80058a0:	d3f6      	bcc.n	8005890 <CopyDataInit>
  ldr  r2, =_sbss
 80058a2:	4a0a      	ldr	r2, [pc, #40]	; (80058cc <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80058a4:	e002      	b.n	80058ac <LoopFillZerobss>

080058a6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80058a6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80058a8:	f842 3b04 	str.w	r3, [r2], #4

080058ac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80058ac:	4b08      	ldr	r3, [pc, #32]	; (80058d0 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80058ae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80058b0:	d3f9      	bcc.n	80058a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80058b2:	f00d fc47 	bl	8013144 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80058b6:	f7fc fca5 	bl	8002204 <main>
  bx  lr    
 80058ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80058bc:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80058c0:	08016b50 	.word	0x08016b50
  ldr  r0, =_sdata
 80058c4:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80058c8:	24000204 	.word	0x24000204
  ldr  r2, =_sbss
 80058cc:	24000204 	.word	0x24000204
  ldr  r3, = _ebss
 80058d0:	2402264c 	.word	0x2402264c

080058d4 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80058d4:	e7fe      	b.n	80058d4 <ADC3_IRQHandler>
	...

080058d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80058d8:	b510      	push	{r4, lr}
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80058da:	2003      	movs	r0, #3
 80058dc:	f000 fea0 	bl	8006620 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80058e0:	f003 f920 	bl	8008b24 <HAL_RCC_GetSysClockFreq>
 80058e4:	490f      	ldr	r1, [pc, #60]	; (8005924 <HAL_Init+0x4c>)
 80058e6:	4a10      	ldr	r2, [pc, #64]	; (8005928 <HAL_Init+0x50>)
 80058e8:	698b      	ldr	r3, [r1, #24]
 80058ea:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80058ee:	5cd3      	ldrb	r3, [r2, r3]
 80058f0:	f003 031f 	and.w	r3, r3, #31
 80058f4:	40d8      	lsrs	r0, r3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058f6:	698b      	ldr	r3, [r1, #24]
 80058f8:	f003 030f 	and.w	r3, r3, #15
 80058fc:	5cd3      	ldrb	r3, [r2, r3]
 80058fe:	4a0b      	ldr	r2, [pc, #44]	; (800592c <HAL_Init+0x54>)
 8005900:	f003 031f 	and.w	r3, r3, #31
 8005904:	fa20 f303 	lsr.w	r3, r0, r3
 8005908:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800590a:	4b09      	ldr	r3, [pc, #36]	; (8005930 <HAL_Init+0x58>)
 800590c:	6018      	str	r0, [r3, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800590e:	2000      	movs	r0, #0
 8005910:	f7fd fc78 	bl	8003204 <HAL_InitTick>
 8005914:	4604      	mov	r4, r0
 8005916:	b918      	cbnz	r0, 8005920 <HAL_Init+0x48>
  {
    return HAL_ERROR;
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005918:	f7fd f8d0 	bl	8002abc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800591c:	4620      	mov	r0, r4
 800591e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005920:	2401      	movs	r4, #1
 8005922:	e7fb      	b.n	800591c <HAL_Init+0x44>
 8005924:	58024400 	.word	0x58024400
 8005928:	08015368 	.word	0x08015368
 800592c:	24000004 	.word	0x24000004
 8005930:	24000000 	.word	0x24000000

08005934 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8005934:	4a03      	ldr	r2, [pc, #12]	; (8005944 <HAL_IncTick+0x10>)
 8005936:	4b04      	ldr	r3, [pc, #16]	; (8005948 <HAL_IncTick+0x14>)
 8005938:	6811      	ldr	r1, [r2, #0]
 800593a:	781b      	ldrb	r3, [r3, #0]
 800593c:	440b      	add	r3, r1
 800593e:	6013      	str	r3, [r2, #0]
}
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop
 8005944:	240208c0 	.word	0x240208c0
 8005948:	24000018 	.word	0x24000018

0800594c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800594c:	4b01      	ldr	r3, [pc, #4]	; (8005954 <HAL_GetTick+0x8>)
 800594e:	6818      	ldr	r0, [r3, #0]
}
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop
 8005954:	240208c0 	.word	0x240208c0

08005958 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005958:	b538      	push	{r3, r4, r5, lr}
 800595a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800595c:	f7ff fff6 	bl	800594c <HAL_GetTick>
 8005960:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005962:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8005964:	bf1e      	ittt	ne
 8005966:	4b04      	ldrne	r3, [pc, #16]	; (8005978 <HAL_Delay+0x20>)
 8005968:	781b      	ldrbne	r3, [r3, #0]
 800596a:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800596c:	f7ff ffee 	bl	800594c <HAL_GetTick>
 8005970:	1b40      	subs	r0, r0, r5
 8005972:	42a0      	cmp	r0, r4
 8005974:	d3fa      	bcc.n	800596c <HAL_Delay+0x14>
  {
  }
}
 8005976:	bd38      	pop	{r3, r4, r5, pc}
 8005978:	24000018 	.word	0x24000018

0800597c <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 800597c:	4b01      	ldr	r3, [pc, #4]	; (8005984 <HAL_GetREVID+0x8>)
 800597e:	6818      	ldr	r0, [r3, #0]
}
 8005980:	0c00      	lsrs	r0, r0, #16
 8005982:	4770      	bx	lr
 8005984:	5c001000 	.word	0x5c001000

08005988 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005988:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800598a:	0dcc      	lsrs	r4, r1, #23
 800598c:	3014      	adds	r0, #20

  MODIFY_REG(*preg,
 800598e:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8005992:	2507      	movs	r5, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005994:	f004 0404 	and.w	r4, r4, #4
  MODIFY_REG(*preg,
 8005998:	408d      	lsls	r5, r1
 800599a:	fa02 f101 	lsl.w	r1, r2, r1
 800599e:	5823      	ldr	r3, [r4, r0]
 80059a0:	ea23 0305 	bic.w	r3, r3, r5
 80059a4:	4319      	orrs	r1, r3
 80059a6:	5021      	str	r1, [r4, r0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80059a8:	bd30      	pop	{r4, r5, pc}

080059aa <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80059aa:	6880      	ldr	r0, [r0, #8]
}
 80059ac:	f000 0001 	and.w	r0, r0, #1
 80059b0:	4770      	bx	lr

080059b2 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80059b2:	6880      	ldr	r0, [r0, #8]
}
 80059b4:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80059b8:	4770      	bx	lr

080059ba <HAL_ADC_ConvCpltCallback>:
 80059ba:	4770      	bx	lr

080059bc <HAL_ADC_ConvHalfCpltCallback>:
 80059bc:	4770      	bx	lr

080059be <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80059be:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80059c0:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80059c2:	f7ff fffb 	bl	80059bc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80059c6:	bd08      	pop	{r3, pc}

080059c8 <HAL_ADC_ErrorCallback>:
 80059c8:	4770      	bx	lr

080059ca <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059ca:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80059cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80059ce:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80059d2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 80059d4:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80059d6:	d121      	bne.n	8005a1c <ADC_DMAConvCplt+0x52>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80059d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059dc:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	6811      	ldr	r1, [r2, #0]
 80059e2:	0708      	lsls	r0, r1, #28
 80059e4:	d516      	bpl.n	8005a14 <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80059e6:	68d1      	ldr	r1, [r2, #12]
 80059e8:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 80059ec:	d10e      	bne.n	8005a0c <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80059ee:	68d2      	ldr	r2, [r2, #12]
 80059f0:	f412 5f00 	tst.w	r2, #8192	; 0x2000
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80059f4:	d10a      	bne.n	8005a0c <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80059f6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80059f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059fc:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80059fe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a00:	04d1      	lsls	r1, r2, #19
 8005a02:	d403      	bmi.n	8005a0c <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a06:	f042 0201 	orr.w	r2, r2, #1
 8005a0a:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f7ff ffd4 	bl	80059ba <HAL_ADC_ConvCpltCallback>
}
 8005a12:	bd10      	pop	{r4, pc}
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8005a14:	68d2      	ldr	r2, [r2, #12]
 8005a16:	f012 0f03 	tst.w	r2, #3
 8005a1a:	e7eb      	b.n	80059f4 <ADC_DMAConvCplt+0x2a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005a1c:	06d2      	lsls	r2, r2, #27
 8005a1e:	d503      	bpl.n	8005a28 <ADC_DMAConvCplt+0x5e>
      HAL_ADC_ErrorCallback(hadc);
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7ff ffd1 	bl	80059c8 <HAL_ADC_ErrorCallback>
 8005a26:	e7f4      	b.n	8005a12 <ADC_DMAConvCplt+0x48>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005a2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005a2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a30:	4718      	bx	r3

08005a32 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a32:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8005a34:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005a36:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8005a38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a3c:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005a3e:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8005a40:	f043 0304 	orr.w	r3, r3, #4
 8005a44:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005a46:	f7ff ffbf 	bl	80059c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005a4a:	bd08      	pop	{r3, pc}

08005a4c <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0;
 8005a4c:	2300      	movs	r3, #0
{
 8005a4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 8005a50:	9301      	str	r3, [sp, #4]
{
 8005a52:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8005a54:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8005a58:	460d      	mov	r5, r1
  __HAL_LOCK(hadc);
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	f000 8173 	beq.w	8005d46 <HAL_ADC_ConfigChannel+0x2fa>
 8005a60:	2301      	movs	r3, #1
 8005a62:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005a66:	6800      	ldr	r0, [r0, #0]
 8005a68:	f7ff ffa3 	bl	80059b2 <LL_ADC_REG_IsConversionOngoing>
 8005a6c:	2800      	cmp	r0, #0
 8005a6e:	f040 8164 	bne.w	8005d3a <HAL_ADC_ConfigChannel+0x2ee>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8005a72:	680a      	ldr	r2, [r1, #0]
 8005a74:	f3c2 0013 	ubfx	r0, r2, #0, #20
 8005a78:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8005a7c:	bb50      	cbnz	r0, 8005ad4 <HAL_ADC_ConfigChannel+0x88>
 8005a7e:	408b      	lsls	r3, r1
 8005a80:	6820      	ldr	r0, [r4, #0]
  MODIFY_REG(*preg,
 8005a82:	271f      	movs	r7, #31
 8005a84:	69c2      	ldr	r2, [r0, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005a86:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 8005a8a:	4313      	orrs	r3, r2
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005a8c:	686a      	ldr	r2, [r5, #4]
 8005a8e:	0996      	lsrs	r6, r2, #6
  MODIFY_REG(*preg,
 8005a90:	f002 021f 	and.w	r2, r2, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8005a94:	61c3      	str	r3, [r0, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005a96:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 8005a9a:	4097      	lsls	r7, r2
 8005a9c:	fa01 f202 	lsl.w	r2, r1, r2
 8005aa0:	f856 300c 	ldr.w	r3, [r6, ip]
 8005aa4:	ea23 0307 	bic.w	r3, r3, r7
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	f846 300c 	str.w	r3, [r6, ip]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005aae:	f7ff ff80 	bl	80059b2 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005ab2:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005ab4:	689e      	ldr	r6, [r3, #8]
 8005ab6:	f016 0608 	ands.w	r6, r6, #8
 8005aba:	f000 8146 	beq.w	8005d4a <HAL_ADC_ConfigChannel+0x2fe>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005abe:	6820      	ldr	r0, [r4, #0]
 8005ac0:	f7ff ff73 	bl	80059aa <LL_ADC_IsEnabled>
 8005ac4:	2800      	cmp	r0, #0
 8005ac6:	d03c      	beq.n	8005b42 <HAL_ADC_ConfigChannel+0xf6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ac8:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8005aca:	2300      	movs	r3, #0
 8005acc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8005ad0:	b003      	add	sp, #12
 8005ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ad4:	fa92 f0a2 	rbit	r0, r2
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8005ad8:	fab0 f080 	clz	r0, r0
 8005adc:	f000 001f 	and.w	r0, r0, #31
 8005ae0:	4083      	lsls	r3, r0
 8005ae2:	e7cd      	b.n	8005a80 <HAL_ADC_ConfigChannel+0x34>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005ae4:	68d9      	ldr	r1, [r3, #12]
 8005ae6:	68d8      	ldr	r0, [r3, #12]
 8005ae8:	06c9      	lsls	r1, r1, #27
 8005aea:	f140 8141 	bpl.w	8005d70 <HAL_ADC_ConfigChannel+0x324>
 8005aee:	0840      	lsrs	r0, r0, #1
 8005af0:	f000 0008 	and.w	r0, r0, #8
 8005af4:	e13f      	b.n	8005d76 <HAL_ADC_ConfigChannel+0x32a>
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005af6:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8005af8:	0692      	lsls	r2, r2, #26
 8005afa:	f001 41f8 	and.w	r1, r1, #2080374784	; 0x7c000000
 8005afe:	4291      	cmp	r1, r2
 8005b00:	d103      	bne.n	8005b0a <HAL_ADC_ConfigChannel+0xbe>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8005b02:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8005b04:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005b08:	6619      	str	r1, [r3, #96]	; 0x60
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005b0a:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8005b0c:	f001 41f8 	and.w	r1, r1, #2080374784	; 0x7c000000
 8005b10:	428a      	cmp	r2, r1
 8005b12:	d103      	bne.n	8005b1c <HAL_ADC_ConfigChannel+0xd0>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8005b14:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8005b16:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005b1a:	6659      	str	r1, [r3, #100]	; 0x64
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005b1c:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8005b1e:	f001 41f8 	and.w	r1, r1, #2080374784	; 0x7c000000
 8005b22:	428a      	cmp	r2, r1
 8005b24:	d103      	bne.n	8005b2e <HAL_ADC_ConfigChannel+0xe2>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8005b26:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8005b28:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005b2c:	6699      	str	r1, [r3, #104]	; 0x68
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005b2e:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8005b30:	f001 41f8 	and.w	r1, r1, #2080374784	; 0x7c000000
 8005b34:	428a      	cmp	r2, r1
 8005b36:	d1c2      	bne.n	8005abe <HAL_ADC_ConfigChannel+0x72>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8005b38:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8005b3a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005b3e:	66da      	str	r2, [r3, #108]	; 0x6c
 8005b40:	e7bd      	b.n	8005abe <HAL_ADC_ConfigChannel+0x72>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005b42:	68ee      	ldr	r6, [r5, #12]
 8005b44:	682b      	ldr	r3, [r5, #0]
 8005b46:	6820      	ldr	r0, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8005b48:	f006 0c18 	and.w	ip, r6, #24
 8005b4c:	4aa3      	ldr	r2, [pc, #652]	; (8005ddc <HAL_ADC_ConfigChannel+0x390>)
 8005b4e:	f3c3 0713 	ubfx	r7, r3, #0, #20
 8005b52:	f8d0 10c0 	ldr.w	r1, [r0, #192]	; 0xc0
 8005b56:	fa22 f20c 	lsr.w	r2, r2, ip
 8005b5a:	ea21 0107 	bic.w	r1, r1, r7
 8005b5e:	401a      	ands	r2, r3
 8005b60:	430a      	orrs	r2, r1
 8005b62:	f8c0 20c0 	str.w	r2, [r0, #192]	; 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005b66:	4a9e      	ldr	r2, [pc, #632]	; (8005de0 <HAL_ADC_ConfigChannel+0x394>)
 8005b68:	4296      	cmp	r6, r2
 8005b6a:	d11d      	bne.n	8005ba8 <HAL_ADC_ConfigChannel+0x15c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005b6c:	2f00      	cmp	r7, #0
 8005b6e:	d161      	bne.n	8005c34 <HAL_ADC_ConfigChannel+0x1e8>
 8005b70:	0e9a      	lsrs	r2, r3, #26
 8005b72:	3201      	adds	r2, #1
 8005b74:	f002 061f 	and.w	r6, r2, #31
 8005b78:	0692      	lsls	r2, r2, #26
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b7a:	2e09      	cmp	r6, #9
 8005b7c:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8005b80:	f04f 0201 	mov.w	r2, #1
 8005b84:	fa02 f206 	lsl.w	r2, r2, r6
 8005b88:	f200 8085 	bhi.w	8005c96 <HAL_ADC_ConfigChannel+0x24a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005b8c:	4311      	orrs	r1, r2
 8005b8e:	2f00      	cmp	r7, #0
 8005b90:	d16b      	bne.n	8005c6a <HAL_ADC_ConfigChannel+0x21e>
 8005b92:	0e9b      	lsrs	r3, r3, #26
 8005b94:	3301      	adds	r3, #1
 8005b96:	f003 031f 	and.w	r3, r3, #31
 8005b9a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005b9e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005ba0:	4319      	orrs	r1, r3
 8005ba2:	68aa      	ldr	r2, [r5, #8]
 8005ba4:	f7ff fef0 	bl	8005988 <LL_ADC_SetChannelSamplingTime>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005ba8:	682b      	ldr	r3, [r5, #0]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	da8c      	bge.n	8005ac8 <HAL_ADC_ConfigChannel+0x7c>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005bae:	6822      	ldr	r2, [r4, #0]
 8005bb0:	498c      	ldr	r1, [pc, #560]	; (8005de4 <HAL_ADC_ConfigChannel+0x398>)
 8005bb2:	428a      	cmp	r2, r1
 8005bb4:	f000 8089 	beq.w	8005cca <HAL_ADC_ConfigChannel+0x27e>
 8005bb8:	4e8b      	ldr	r6, [pc, #556]	; (8005de8 <HAL_ADC_ConfigChannel+0x39c>)
 8005bba:	4b8c      	ldr	r3, [pc, #560]	; (8005dec <HAL_ADC_ConfigChannel+0x3a0>)
 8005bbc:	488c      	ldr	r0, [pc, #560]	; (8005df0 <HAL_ADC_ConfigChannel+0x3a4>)
 8005bbe:	42b2      	cmp	r2, r6
 8005bc0:	bf08      	it	eq
 8005bc2:	4603      	moveq	r3, r0
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005bc4:	428a      	cmp	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	d002      	beq.n	8005bd0 <HAL_ADC_ConfigChannel+0x184>
 8005bca:	4987      	ldr	r1, [pc, #540]	; (8005de8 <HAL_ADC_ConfigChannel+0x39c>)
 8005bcc:	428a      	cmp	r2, r1
 8005bce:	d17e      	bne.n	8005cce <HAL_ADC_ConfigChannel+0x282>
 8005bd0:	4884      	ldr	r0, [pc, #528]	; (8005de4 <HAL_ADC_ConfigChannel+0x398>)
 8005bd2:	f7ff feea 	bl	80059aa <LL_ADC_IsEnabled>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	4883      	ldr	r0, [pc, #524]	; (8005de8 <HAL_ADC_ConfigChannel+0x39c>)
 8005bda:	f7ff fee6 	bl	80059aa <LL_ADC_IsEnabled>
 8005bde:	4302      	orrs	r2, r0
 8005be0:	bf0c      	ite	eq
 8005be2:	2001      	moveq	r0, #1
 8005be4:	2000      	movne	r0, #0
 8005be6:	2800      	cmp	r0, #0
 8005be8:	f000 80a1 	beq.w	8005d2e <HAL_ADC_ConfigChannel+0x2e2>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005bec:	6829      	ldr	r1, [r5, #0]
 8005bee:	f003 72e0 	and.w	r2, r3, #29360128	; 0x1c00000
 8005bf2:	4880      	ldr	r0, [pc, #512]	; (8005df4 <HAL_ADC_ConfigChannel+0x3a8>)
 8005bf4:	4281      	cmp	r1, r0
 8005bf6:	d171      	bne.n	8005cdc <HAL_ADC_ConfigChannel+0x290>
 8005bf8:	021b      	lsls	r3, r3, #8
 8005bfa:	f53f af65 	bmi.w	8005ac8 <HAL_ADC_ConfigChannel+0x7c>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005bfe:	6821      	ldr	r1, [r4, #0]
 8005c00:	4b7d      	ldr	r3, [pc, #500]	; (8005df8 <HAL_ADC_ConfigChannel+0x3ac>)
 8005c02:	4299      	cmp	r1, r3
 8005c04:	f47f af60 	bne.w	8005ac8 <HAL_ADC_ConfigChannel+0x7c>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005c08:	4978      	ldr	r1, [pc, #480]	; (8005dec <HAL_ADC_ConfigChannel+0x3a0>)
 8005c0a:	688b      	ldr	r3, [r1, #8]
 8005c0c:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8005c10:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005c14:	4313      	orrs	r3, r2
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8005c16:	4a79      	ldr	r2, [pc, #484]	; (8005dfc <HAL_ADC_ConfigChannel+0x3b0>)
 8005c18:	608b      	str	r3, [r1, #8]
 8005c1a:	4b79      	ldr	r3, [pc, #484]	; (8005e00 <HAL_ADC_ConfigChannel+0x3b4>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005c22:	005b      	lsls	r3, r3, #1
                wait_loop_index--;
 8005c24:	9301      	str	r3, [sp, #4]
              while (wait_loop_index != 0UL)
 8005c26:	9b01      	ldr	r3, [sp, #4]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	f43f af4d 	beq.w	8005ac8 <HAL_ADC_ConfigChannel+0x7c>
                wait_loop_index--;
 8005c2e:	9b01      	ldr	r3, [sp, #4]
 8005c30:	3b01      	subs	r3, #1
 8005c32:	e7f7      	b.n	8005c24 <HAL_ADC_ConfigChannel+0x1d8>
 8005c34:	fa93 f2a3 	rbit	r2, r3
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005c38:	fab2 f282 	clz	r2, r2
 8005c3c:	3201      	adds	r2, #1
 8005c3e:	f002 021f 	and.w	r2, r2, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005c42:	2a09      	cmp	r2, #9
 8005c44:	d816      	bhi.n	8005c74 <HAL_ADC_ConfigChannel+0x228>
 8005c46:	fa93 f1a3 	rbit	r1, r3
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005c4a:	fab1 f181 	clz	r1, r1
 8005c4e:	3101      	adds	r1, #1
 8005c50:	0689      	lsls	r1, r1, #26
 8005c52:	f001 41f8 	and.w	r1, r1, #2080374784	; 0x7c000000
 8005c56:	fa93 f2a3 	rbit	r2, r3
 8005c5a:	fab2 f282 	clz	r2, r2
 8005c5e:	3201      	adds	r2, #1
 8005c60:	f002 061f 	and.w	r6, r2, #31
 8005c64:	2201      	movs	r2, #1
 8005c66:	40b2      	lsls	r2, r6
 8005c68:	e790      	b.n	8005b8c <HAL_ADC_ConfigChannel+0x140>
 8005c6a:	fa93 f3a3 	rbit	r3, r3
 8005c6e:	fab3 f383 	clz	r3, r3
 8005c72:	e78f      	b.n	8005b94 <HAL_ADC_ConfigChannel+0x148>
 8005c74:	fa93 f1a3 	rbit	r1, r3
 8005c78:	fab1 f181 	clz	r1, r1
 8005c7c:	3101      	adds	r1, #1
 8005c7e:	0689      	lsls	r1, r1, #26
 8005c80:	f001 41f8 	and.w	r1, r1, #2080374784	; 0x7c000000
 8005c84:	fa93 f2a3 	rbit	r2, r3
 8005c88:	fab2 f282 	clz	r2, r2
 8005c8c:	3201      	adds	r2, #1
 8005c8e:	f002 061f 	and.w	r6, r2, #31
 8005c92:	2201      	movs	r2, #1
 8005c94:	40b2      	lsls	r2, r6
 8005c96:	430a      	orrs	r2, r1
 8005c98:	b95f      	cbnz	r7, 8005cb2 <HAL_ADC_ConfigChannel+0x266>
 8005c9a:	0e9b      	lsrs	r3, r3, #26
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	f003 031f 	and.w	r3, r3, #31
 8005ca2:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8005ca6:	391e      	subs	r1, #30
 8005ca8:	0509      	lsls	r1, r1, #20
 8005caa:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005cae:	4311      	orrs	r1, r2
 8005cb0:	e777      	b.n	8005ba2 <HAL_ADC_ConfigChannel+0x156>
 8005cb2:	fa93 f3a3 	rbit	r3, r3
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005cb6:	fab3 f383 	clz	r3, r3
 8005cba:	3301      	adds	r3, #1
 8005cbc:	f003 031f 	and.w	r3, r3, #31
 8005cc0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005cc4:	f1a3 011e 	sub.w	r1, r3, #30
 8005cc8:	e7ee      	b.n	8005ca8 <HAL_ADC_ConfigChannel+0x25c>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005cca:	4b49      	ldr	r3, [pc, #292]	; (8005df0 <HAL_ADC_ConfigChannel+0x3a4>)
 8005ccc:	e77a      	b.n	8005bc4 <HAL_ADC_ConfigChannel+0x178>
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005cce:	484a      	ldr	r0, [pc, #296]	; (8005df8 <HAL_ADC_ConfigChannel+0x3ac>)
 8005cd0:	f7ff fe6b 	bl	80059aa <LL_ADC_IsEnabled>
 8005cd4:	fab0 f080 	clz	r0, r0
 8005cd8:	0940      	lsrs	r0, r0, #5
 8005cda:	e784      	b.n	8005be6 <HAL_ADC_ConfigChannel+0x19a>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005cdc:	4849      	ldr	r0, [pc, #292]	; (8005e04 <HAL_ADC_ConfigChannel+0x3b8>)
 8005cde:	4281      	cmp	r1, r0
 8005ce0:	d111      	bne.n	8005d06 <HAL_ADC_ConfigChannel+0x2ba>
 8005ce2:	f013 7080 	ands.w	r0, r3, #16777216	; 0x1000000
 8005ce6:	f47f aeef 	bne.w	8005ac8 <HAL_ADC_ConfigChannel+0x7c>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005cea:	6821      	ldr	r1, [r4, #0]
 8005cec:	4b42      	ldr	r3, [pc, #264]	; (8005df8 <HAL_ADC_ConfigChannel+0x3ac>)
 8005cee:	4299      	cmp	r1, r3
 8005cf0:	f47f aeea 	bne.w	8005ac8 <HAL_ADC_ConfigChannel+0x7c>
 8005cf4:	493d      	ldr	r1, [pc, #244]	; (8005dec <HAL_ADC_ConfigChannel+0x3a0>)
 8005cf6:	688b      	ldr	r3, [r1, #8]
 8005cf8:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8005cfc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d00:	4313      	orrs	r3, r2
 8005d02:	608b      	str	r3, [r1, #8]
 8005d04:	e6e1      	b.n	8005aca <HAL_ADC_ConfigChannel+0x7e>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005d06:	4840      	ldr	r0, [pc, #256]	; (8005e08 <HAL_ADC_ConfigChannel+0x3bc>)
 8005d08:	4281      	cmp	r1, r0
 8005d0a:	f47f aedd 	bne.w	8005ac8 <HAL_ADC_ConfigChannel+0x7c>
 8005d0e:	f413 0080 	ands.w	r0, r3, #4194304	; 0x400000
 8005d12:	f47f aed9 	bne.w	8005ac8 <HAL_ADC_ConfigChannel+0x7c>
            if (ADC_VREFINT_INSTANCE(hadc))
 8005d16:	6821      	ldr	r1, [r4, #0]
 8005d18:	4b37      	ldr	r3, [pc, #220]	; (8005df8 <HAL_ADC_ConfigChannel+0x3ac>)
 8005d1a:	4299      	cmp	r1, r3
 8005d1c:	f47f aed4 	bne.w	8005ac8 <HAL_ADC_ConfigChannel+0x7c>
 8005d20:	4932      	ldr	r1, [pc, #200]	; (8005dec <HAL_ADC_ConfigChannel+0x3a0>)
 8005d22:	688b      	ldr	r3, [r1, #8]
 8005d24:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8005d28:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005d2c:	e7e8      	b.n	8005d00 <HAL_ADC_ConfigChannel+0x2b4>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d2e:	6d63      	ldr	r3, [r4, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8005d30:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d32:	f043 0320 	orr.w	r3, r3, #32
 8005d36:	6563      	str	r3, [r4, #84]	; 0x54
 8005d38:	e6c7      	b.n	8005aca <HAL_ADC_ConfigChannel+0x7e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d3a:	6d62      	ldr	r2, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8005d3c:	4618      	mov	r0, r3
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d3e:	f042 0220 	orr.w	r2, r2, #32
 8005d42:	6562      	str	r2, [r4, #84]	; 0x54
 8005d44:	e6c1      	b.n	8005aca <HAL_ADC_ConfigChannel+0x7e>
  __HAL_LOCK(hadc);
 8005d46:	2002      	movs	r0, #2
 8005d48:	e6c2      	b.n	8005ad0 <HAL_ADC_ConfigChannel+0x84>
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005d4a:	2800      	cmp	r0, #0
 8005d4c:	f47f aeb7 	bne.w	8005abe <HAL_ADC_ConfigChannel+0x72>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005d50:	68aa      	ldr	r2, [r5, #8]
 8005d52:	4618      	mov	r0, r3
 8005d54:	6829      	ldr	r1, [r5, #0]
 8005d56:	f7ff fe17 	bl	8005988 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005d5a:	4b2c      	ldr	r3, [pc, #176]	; (8005e0c <HAL_ADC_ConfigChannel+0x3c0>)
 8005d5c:	696a      	ldr	r2, [r5, #20]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8005d64:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005d68:	6823      	ldr	r3, [r4, #0]
 8005d6a:	f47f aebb 	bne.w	8005ae4 <HAL_ADC_ConfigChannel+0x98>
 8005d6e:	68d8      	ldr	r0, [r3, #12]
 8005d70:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8005d74:	0040      	lsls	r0, r0, #1
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005d76:	f8d5 c010 	ldr.w	ip, [r5, #16]
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005d7a:	fa02 f000 	lsl.w	r0, r2, r0
 8005d7e:	682a      	ldr	r2, [r5, #0]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005d80:	f1bc 0f04 	cmp.w	ip, #4
 8005d84:	f43f aeb7 	beq.w	8005af6 <HAL_ADC_ConfigChannel+0xaa>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d88:	f103 0760 	add.w	r7, r3, #96	; 0x60
    MODIFY_REG(*preg,
 8005d8c:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8005d90:	f857 102c 	ldr.w	r1, [r7, ip, lsl #2]
 8005d94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	4302      	orrs	r2, r0
 8005d9c:	f847 202c 	str.w	r2, [r7, ip, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8005da0:	7e6a      	ldrb	r2, [r5, #25]
 8005da2:	6929      	ldr	r1, [r5, #16]
 8005da4:	2a01      	cmp	r2, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8005da6:	f857 2021 	ldr.w	r2, [r7, r1, lsl #2]
 8005daa:	bf14      	ite	ne
 8005dac:	2000      	movne	r0, #0
 8005dae:	f04f 4000 	moveq.w	r0, #2147483648	; 0x80000000
 8005db2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005db6:	4302      	orrs	r2, r0
 8005db8:	f847 2021 	str.w	r2, [r7, r1, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8005dbc:	7e29      	ldrb	r1, [r5, #24]
 8005dbe:	692a      	ldr	r2, [r5, #16]
 8005dc0:	2901      	cmp	r1, #1
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005dc2:	6919      	ldr	r1, [r3, #16]
 8005dc4:	f002 021f 	and.w	r2, r2, #31
 8005dc8:	bf08      	it	eq
 8005dca:	f44f 6600 	moveq.w	r6, #2048	; 0x800
 8005dce:	f421 41f0 	bic.w	r1, r1, #30720	; 0x7800
 8005dd2:	fa06 f202 	lsl.w	r2, r6, r2
 8005dd6:	430a      	orrs	r2, r1
 8005dd8:	611a      	str	r2, [r3, #16]
 8005dda:	e670      	b.n	8005abe <HAL_ADC_ConfigChannel+0x72>
 8005ddc:	000fffff 	.word	0x000fffff
 8005de0:	47ff0000 	.word	0x47ff0000
 8005de4:	40022000 	.word	0x40022000
 8005de8:	40022100 	.word	0x40022100
 8005dec:	58026300 	.word	0x58026300
 8005df0:	40022300 	.word	0x40022300
 8005df4:	cb840000 	.word	0xcb840000
 8005df8:	58026000 	.word	0x58026000
 8005dfc:	00030d40 	.word	0x00030d40
 8005e00:	24000000 	.word	0x24000000
 8005e04:	c7520000 	.word	0xc7520000
 8005e08:	cfb80000 	.word	0xcfb80000
 8005e0c:	5c001000 	.word	0x5c001000

08005e10 <ADC_ConversionStop>:
{
 8005e10:	b570      	push	{r4, r5, r6, lr}
 8005e12:	4604      	mov	r4, r0
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005e14:	6800      	ldr	r0, [r0, #0]
 8005e16:	f7ff fdcc 	bl	80059b2 <LL_ADC_REG_IsConversionOngoing>
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005e1a:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005e1c:	689a      	ldr	r2, [r3, #8]
 8005e1e:	0716      	lsls	r6, r2, #28
 8005e20:	d556      	bpl.n	8005ed0 <ADC_ConversionStop+0xc0>
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005e22:	68da      	ldr	r2, [r3, #12]
 8005e24:	0190      	lsls	r0, r2, #6
 8005e26:	d52b      	bpl.n	8005e80 <ADC_ConversionStop+0x70>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005e28:	8aa0      	ldrh	r0, [r4, #20]
 8005e2a:	f240 1201 	movw	r2, #257	; 0x101
 8005e2e:	4290      	cmp	r0, r2
 8005e30:	d126      	bne.n	8005e80 <ADC_ConversionStop+0x70>
 8005e32:	4a29      	ldr	r2, [pc, #164]	; (8005ed8 <ADC_ConversionStop+0xc8>)
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005e34:	6819      	ldr	r1, [r3, #0]
 8005e36:	0649      	lsls	r1, r1, #25
 8005e38:	d516      	bpl.n	8005e68 <ADC_ConversionStop+0x58>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005e3a:	2240      	movs	r2, #64	; 0x40
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005e3c:	2101      	movs	r1, #1
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005e3e:	601a      	str	r2, [r3, #0]
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7ff fdb6 	bl	80059b2 <LL_ADC_REG_IsConversionOngoing>
 8005e46:	b158      	cbz	r0, 8005e60 <ADC_ConversionStop+0x50>
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005e48:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005e4a:	6893      	ldr	r3, [r2, #8]
 8005e4c:	079e      	lsls	r6, r3, #30
 8005e4e:	d407      	bmi.n	8005e60 <ADC_ConversionStop+0x50>
  MODIFY_REG(ADCx->CR,
 8005e50:	6893      	ldr	r3, [r2, #8]
 8005e52:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e56:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005e5a:	f043 0310 	orr.w	r3, r3, #16
 8005e5e:	6093      	str	r3, [r2, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005e60:	2901      	cmp	r1, #1
 8005e62:	d10f      	bne.n	8005e84 <ADC_ConversionStop+0x74>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005e64:	2504      	movs	r5, #4
 8005e66:	e022      	b.n	8005eae <ADC_ConversionStop+0x9e>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005e68:	3a01      	subs	r2, #1
 8005e6a:	d1e3      	bne.n	8005e34 <ADC_ConversionStop+0x24>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e6c:	6d63      	ldr	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 8005e6e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e70:	f043 0310 	orr.w	r3, r3, #16
 8005e74:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e76:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e78:	f043 0301 	orr.w	r3, r3, #1
 8005e7c:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8005e7e:	bd70      	pop	{r4, r5, r6, pc}
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005e80:	2902      	cmp	r1, #2
 8005e82:	d1dd      	bne.n	8005e40 <ADC_ConversionStop+0x30>
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005e84:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005e86:	6893      	ldr	r3, [r2, #8]
 8005e88:	0718      	lsls	r0, r3, #28
 8005e8a:	d50a      	bpl.n	8005ea2 <ADC_ConversionStop+0x92>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005e8c:	6893      	ldr	r3, [r2, #8]
 8005e8e:	079b      	lsls	r3, r3, #30
 8005e90:	d407      	bmi.n	8005ea2 <ADC_ConversionStop+0x92>
  MODIFY_REG(ADCx->CR,
 8005e92:	6893      	ldr	r3, [r2, #8]
 8005e94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e98:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005e9c:	f043 0320 	orr.w	r3, r3, #32
 8005ea0:	6093      	str	r3, [r2, #8]
    switch (conversion_group_reassigned)
 8005ea2:	2902      	cmp	r1, #2
 8005ea4:	d00c      	beq.n	8005ec0 <ADC_ConversionStop+0xb0>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005ea6:	2903      	cmp	r1, #3
 8005ea8:	bf0c      	ite	eq
 8005eaa:	250c      	moveq	r5, #12
 8005eac:	2504      	movne	r5, #4
    tickstart = HAL_GetTick();
 8005eae:	f7ff fd4d 	bl	800594c <HAL_GetTick>
 8005eb2:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005eb4:	6823      	ldr	r3, [r4, #0]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	422b      	tst	r3, r5
 8005eba:	d103      	bne.n	8005ec4 <ADC_ConversionStop+0xb4>
  return HAL_OK;
 8005ebc:	2000      	movs	r0, #0
 8005ebe:	e7de      	b.n	8005e7e <ADC_ConversionStop+0x6e>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005ec0:	2508      	movs	r5, #8
 8005ec2:	e7f4      	b.n	8005eae <ADC_ConversionStop+0x9e>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005ec4:	f7ff fd42 	bl	800594c <HAL_GetTick>
 8005ec8:	1b80      	subs	r0, r0, r6
 8005eca:	2805      	cmp	r0, #5
 8005ecc:	d9f2      	bls.n	8005eb4 <ADC_ConversionStop+0xa4>
 8005ece:	e7cd      	b.n	8005e6c <ADC_ConversionStop+0x5c>
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005ed0:	2800      	cmp	r0, #0
 8005ed2:	d1a6      	bne.n	8005e22 <ADC_ConversionStop+0x12>
 8005ed4:	e7f2      	b.n	8005ebc <ADC_ConversionStop+0xac>
 8005ed6:	bf00      	nop
 8005ed8:	000cdc01 	.word	0x000cdc01

08005edc <ADC_Enable>:
{
 8005edc:	b570      	push	{r4, r5, r6, lr}
 8005ede:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005ee0:	6800      	ldr	r0, [r0, #0]
 8005ee2:	f7ff fd62 	bl	80059aa <LL_ADC_IsEnabled>
 8005ee6:	b108      	cbz	r0, 8005eec <ADC_Enable+0x10>
  return HAL_OK;
 8005ee8:	2000      	movs	r0, #0
}
 8005eea:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005eec:	6822      	ldr	r2, [r4, #0]
 8005eee:	4b21      	ldr	r3, [pc, #132]	; (8005f74 <ADC_Enable+0x98>)
 8005ef0:	6891      	ldr	r1, [r2, #8]
 8005ef2:	4219      	tst	r1, r3
 8005ef4:	d009      	beq.n	8005f0a <ADC_Enable+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ef6:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8005ef8:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005efa:	f043 0310 	orr.w	r3, r3, #16
 8005efe:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f00:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f02:	f043 0301 	orr.w	r3, r3, #1
 8005f06:	65a3      	str	r3, [r4, #88]	; 0x58
 8005f08:	e7ef      	b.n	8005eea <ADC_Enable+0xe>
  MODIFY_REG(ADCx->CR,
 8005f0a:	6893      	ldr	r3, [r2, #8]
 8005f0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f10:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005f14:	f043 0301 	orr.w	r3, r3, #1
 8005f18:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8005f1a:	f7ff fd17 	bl	800594c <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005f1e:	6822      	ldr	r2, [r4, #0]
 8005f20:	4b15      	ldr	r3, [pc, #84]	; (8005f78 <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 8005f22:	4605      	mov	r5, r0
 8005f24:	4915      	ldr	r1, [pc, #84]	; (8005f7c <ADC_Enable+0xa0>)
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d00e      	beq.n	8005f48 <ADC_Enable+0x6c>
 8005f2a:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 8005f2e:	4814      	ldr	r0, [pc, #80]	; (8005f80 <ADC_Enable+0xa4>)
 8005f30:	f503 4386 	add.w	r3, r3, #17152	; 0x4300
 8005f34:	428a      	cmp	r2, r1
 8005f36:	bf08      	it	eq
 8005f38:	4603      	moveq	r3, r0
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005f3a:	428a      	cmp	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	d101      	bne.n	8005f44 <ADC_Enable+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005f40:	06db      	lsls	r3, r3, #27
 8005f42:	d1d1      	bne.n	8005ee8 <ADC_Enable+0xc>
  MODIFY_REG(ADCx->CR,
 8005f44:	4e0f      	ldr	r6, [pc, #60]	; (8005f84 <ADC_Enable+0xa8>)
 8005f46:	e00f      	b.n	8005f68 <ADC_Enable+0x8c>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005f48:	4b0d      	ldr	r3, [pc, #52]	; (8005f80 <ADC_Enable+0xa4>)
 8005f4a:	e7f6      	b.n	8005f3a <ADC_Enable+0x5e>
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005f4c:	f7ff fd2d 	bl	80059aa <LL_ADC_IsEnabled>
 8005f50:	b928      	cbnz	r0, 8005f5e <ADC_Enable+0x82>
          LL_ADC_Enable(hadc->Instance);
 8005f52:	6822      	ldr	r2, [r4, #0]
 8005f54:	6893      	ldr	r3, [r2, #8]
 8005f56:	4033      	ands	r3, r6
 8005f58:	f043 0301 	orr.w	r3, r3, #1
 8005f5c:	6093      	str	r3, [r2, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005f5e:	f7ff fcf5 	bl	800594c <HAL_GetTick>
 8005f62:	1b40      	subs	r0, r0, r5
 8005f64:	2802      	cmp	r0, #2
 8005f66:	d8c6      	bhi.n	8005ef6 <ADC_Enable+0x1a>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005f68:	6820      	ldr	r0, [r4, #0]
 8005f6a:	6803      	ldr	r3, [r0, #0]
 8005f6c:	07da      	lsls	r2, r3, #31
 8005f6e:	d5ed      	bpl.n	8005f4c <ADC_Enable+0x70>
 8005f70:	e7ba      	b.n	8005ee8 <ADC_Enable+0xc>
 8005f72:	bf00      	nop
 8005f74:	8000003f 	.word	0x8000003f
 8005f78:	40022000 	.word	0x40022000
 8005f7c:	40022100 	.word	0x40022100
 8005f80:	40022300 	.word	0x40022300
 8005f84:	7fffffc0 	.word	0x7fffffc0

08005f88 <HAL_ADC_Start_DMA>:
{
 8005f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005f8c:	4b40      	ldr	r3, [pc, #256]	; (8006090 <HAL_ADC_Start_DMA+0x108>)
{
 8005f8e:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005f90:	6800      	ldr	r0, [r0, #0]
{
 8005f92:	460e      	mov	r6, r1
 8005f94:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005f96:	4298      	cmp	r0, r3
 8005f98:	d069      	beq.n	800606e <HAL_ADC_Start_DMA+0xe6>
 8005f9a:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 8005f9e:	493d      	ldr	r1, [pc, #244]	; (8006094 <HAL_ADC_Start_DMA+0x10c>)
 8005fa0:	4a3d      	ldr	r2, [pc, #244]	; (8006098 <HAL_ADC_Start_DMA+0x110>)
 8005fa2:	f503 4386 	add.w	r3, r3, #17152	; 0x4300
 8005fa6:	4288      	cmp	r0, r1
 8005fa8:	bf08      	it	eq
 8005faa:	4613      	moveq	r3, r2
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005fac:	689b      	ldr	r3, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005fae:	f7ff fd00 	bl	80059b2 <LL_ADC_REG_IsConversionOngoing>
 8005fb2:	2800      	cmp	r0, #0
 8005fb4:	d165      	bne.n	8006082 <HAL_ADC_Start_DMA+0xfa>
    __HAL_LOCK(hadc);
 8005fb6:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 8005fba:	2a01      	cmp	r2, #1
 8005fbc:	d061      	beq.n	8006082 <HAL_ADC_Start_DMA+0xfa>
 8005fbe:	f003 081f 	and.w	r8, r3, #31
 8005fc2:	2301      	movs	r3, #1
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005fc4:	f1b8 0f09 	cmp.w	r8, #9
    __HAL_LOCK(hadc);
 8005fc8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005fcc:	d854      	bhi.n	8006078 <HAL_ADC_Start_DMA+0xf0>
 8005fce:	f240 2321 	movw	r3, #545	; 0x221
 8005fd2:	fa23 f308 	lsr.w	r3, r3, r8
 8005fd6:	43db      	mvns	r3, r3
 8005fd8:	f013 0501 	ands.w	r5, r3, #1
 8005fdc:	d14c      	bne.n	8006078 <HAL_ADC_Start_DMA+0xf0>
      tmp_hal_status = ADC_Enable(hadc);
 8005fde:	4620      	mov	r0, r4
 8005fe0:	f7ff ff7c 	bl	8005edc <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8005fe4:	2800      	cmp	r0, #0
 8005fe6:	d144      	bne.n	8006072 <HAL_ADC_Start_DMA+0xea>
        ADC_STATE_CLR_SET(hadc->State,
 8005fe8:	6d63      	ldr	r3, [r4, #84]	; 0x54
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005fea:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8005fec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005ff0:	f023 0301 	bic.w	r3, r3, #1
 8005ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ff8:	6563      	str	r3, [r4, #84]	; 0x54
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005ffa:	4b26      	ldr	r3, [pc, #152]	; (8006094 <HAL_ADC_Start_DMA+0x10c>)
 8005ffc:	4299      	cmp	r1, r3
 8005ffe:	d042      	beq.n	8006086 <HAL_ADC_Start_DMA+0xfe>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006000:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006002:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006006:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006008:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800600a:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 800600e:	d002      	beq.n	8006016 <HAL_ADC_Start_DMA+0x8e>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006010:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006012:	f023 0306 	bic.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8006016:	65a3      	str	r3, [r4, #88]	; 0x58
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006018:	3140      	adds	r1, #64	; 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800601a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800601c:	4b1f      	ldr	r3, [pc, #124]	; (800609c <HAL_ADC_Start_DMA+0x114>)
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 800601e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006020:	63c3      	str	r3, [r0, #60]	; 0x3c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006022:	4b1f      	ldr	r3, [pc, #124]	; (80060a0 <HAL_ADC_Start_DMA+0x118>)
 8006024:	6403      	str	r3, [r0, #64]	; 0x40
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006026:	4b1f      	ldr	r3, [pc, #124]	; (80060a4 <HAL_ADC_Start_DMA+0x11c>)
 8006028:	64c3      	str	r3, [r0, #76]	; 0x4c
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800602a:	231c      	movs	r3, #28
 800602c:	f841 3c40 	str.w	r3, [r1, #-64]
        __HAL_UNLOCK(hadc);
 8006030:	2300      	movs	r3, #0
 8006032:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006036:	f851 3c3c 	ldr.w	r3, [r1, #-60]
 800603a:	f043 0310 	orr.w	r3, r3, #16
 800603e:	f841 3c3c 	str.w	r3, [r1, #-60]
 8006042:	f851 3c34 	ldr.w	r3, [r1, #-52]
 8006046:	f023 0303 	bic.w	r3, r3, #3
 800604a:	4313      	orrs	r3, r2
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800604c:	4632      	mov	r2, r6
 800604e:	f841 3c34 	str.w	r3, [r1, #-52]
 8006052:	463b      	mov	r3, r7
 8006054:	f000 fe8a 	bl	8006d6c <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006058:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800605a:	6893      	ldr	r3, [r2, #8]
 800605c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006060:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006064:	f043 0304 	orr.w	r3, r3, #4
 8006068:	6093      	str	r3, [r2, #8]
}
 800606a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800606e:	4b0a      	ldr	r3, [pc, #40]	; (8006098 <HAL_ADC_Start_DMA+0x110>)
 8006070:	e79c      	b.n	8005fac <HAL_ADC_Start_DMA+0x24>
        __HAL_UNLOCK(hadc);
 8006072:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8006076:	e7f8      	b.n	800606a <HAL_ADC_Start_DMA+0xe2>
      __HAL_UNLOCK(hadc);
 8006078:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
 800607a:	2001      	movs	r0, #1
      __HAL_UNLOCK(hadc);
 800607c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8006080:	e7f3      	b.n	800606a <HAL_ADC_Start_DMA+0xe2>
    tmp_hal_status = HAL_BUSY;
 8006082:	2002      	movs	r0, #2
 8006084:	e7f1      	b.n	800606a <HAL_ADC_Start_DMA+0xe2>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006086:	f1b8 0f00 	cmp.w	r8, #0
 800608a:	d0b9      	beq.n	8006000 <HAL_ADC_Start_DMA+0x78>
 800608c:	e7bc      	b.n	8006008 <HAL_ADC_Start_DMA+0x80>
 800608e:	bf00      	nop
 8006090:	40022000 	.word	0x40022000
 8006094:	40022100 	.word	0x40022100
 8006098:	40022300 	.word	0x40022300
 800609c:	080059cb 	.word	0x080059cb
 80060a0:	080059bf 	.word	0x080059bf
 80060a4:	08005a33 	.word	0x08005a33

080060a8 <ADC_Disable>:
{
 80060a8:	b538      	push	{r3, r4, r5, lr}
 80060aa:	4604      	mov	r4, r0
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80060ac:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80060ae:	6883      	ldr	r3, [r0, #8]
 80060b0:	f003 0302 	and.w	r3, r3, #2
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80060b4:	f7ff fc79 	bl	80059aa <LL_ADC_IsEnabled>
 80060b8:	b908      	cbnz	r0, 80060be <ADC_Disable+0x16>
  return HAL_OK;
 80060ba:	2000      	movs	r0, #0
}
 80060bc:	bd38      	pop	{r3, r4, r5, pc}
      && (tmp_adc_is_disable_on_going == 0UL)
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d1fb      	bne.n	80060ba <ADC_Disable+0x12>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80060c2:	6822      	ldr	r2, [r4, #0]
 80060c4:	6893      	ldr	r3, [r2, #8]
 80060c6:	f003 030d 	and.w	r3, r3, #13
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d115      	bne.n	80060fa <ADC_Disable+0x52>
  MODIFY_REG(ADCx->CR,
 80060ce:	6893      	ldr	r3, [r2, #8]
 80060d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80060d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80060d8:	f043 0302 	orr.w	r3, r3, #2
 80060dc:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80060de:	2303      	movs	r3, #3
 80060e0:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80060e2:	f7ff fc33 	bl	800594c <HAL_GetTick>
 80060e6:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80060e8:	6823      	ldr	r3, [r4, #0]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	07db      	lsls	r3, r3, #31
 80060ee:	d5e4      	bpl.n	80060ba <ADC_Disable+0x12>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80060f0:	f7ff fc2c 	bl	800594c <HAL_GetTick>
 80060f4:	1b40      	subs	r0, r0, r5
 80060f6:	2802      	cmp	r0, #2
 80060f8:	d9f6      	bls.n	80060e8 <ADC_Disable+0x40>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80060fa:	6d63      	ldr	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 80060fc:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80060fe:	f043 0310 	orr.w	r3, r3, #16
 8006102:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006104:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006106:	f043 0301 	orr.w	r3, r3, #1
 800610a:	65a3      	str	r3, [r4, #88]	; 0x58
 800610c:	e7d6      	b.n	80060bc <ADC_Disable+0x14>

0800610e <HAL_ADC_Stop_DMA>:
{
 800610e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hadc);
 8006110:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8006114:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8006116:	2b01      	cmp	r3, #1
 8006118:	d035      	beq.n	8006186 <HAL_ADC_Stop_DMA+0x78>
 800611a:	2301      	movs	r3, #1
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800611c:	2103      	movs	r1, #3
  __HAL_LOCK(hadc);
 800611e:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006122:	f7ff fe75 	bl	8005e10 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8006126:	4605      	mov	r5, r0
 8006128:	b9e0      	cbnz	r0, 8006164 <HAL_ADC_Stop_DMA+0x56>
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0 | ADC_CFGR_DMNGT_1, 0UL);
 800612a:	6822      	ldr	r2, [r4, #0]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800612c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0 | ADC_CFGR_DMNGT_1, 0UL);
 800612e:	68d3      	ldr	r3, [r2, #12]
 8006130:	f023 0303 	bic.w	r3, r3, #3
 8006134:	60d3      	str	r3, [r2, #12]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8006136:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800613a:	2b02      	cmp	r3, #2
 800613c:	d107      	bne.n	800614e <HAL_ADC_Stop_DMA+0x40>
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800613e:	f000 ff33 	bl	8006fa8 <HAL_DMA_Abort>
      if (tmp_hal_status != HAL_OK)
 8006142:	4605      	mov	r5, r0
 8006144:	b118      	cbz	r0, 800614e <HAL_ADC_Stop_DMA+0x40>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006146:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006148:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800614c:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800614e:	6822      	ldr	r2, [r4, #0]
      tmp_hal_status = ADC_Disable(hadc);
 8006150:	4620      	mov	r0, r4
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8006152:	6853      	ldr	r3, [r2, #4]
 8006154:	f023 0310 	bic.w	r3, r3, #16
 8006158:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 800615a:	b945      	cbnz	r5, 800616e <HAL_ADC_Stop_DMA+0x60>
      tmp_hal_status = ADC_Disable(hadc);
 800615c:	f7ff ffa4 	bl	80060a8 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8006160:	4605      	mov	r5, r0
 8006162:	b138      	cbz	r0, 8006174 <HAL_ADC_Stop_DMA+0x66>
  __HAL_UNLOCK(hadc);
 8006164:	2300      	movs	r3, #0
 8006166:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800616a:	4628      	mov	r0, r5
 800616c:	bd38      	pop	{r3, r4, r5, pc}
      (void)ADC_Disable(hadc);
 800616e:	f7ff ff9b 	bl	80060a8 <ADC_Disable>
 8006172:	e7f7      	b.n	8006164 <HAL_ADC_Stop_DMA+0x56>
      ADC_STATE_CLR_SET(hadc->State,
 8006174:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006176:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800617a:	f023 0301 	bic.w	r3, r3, #1
 800617e:	f043 0301 	orr.w	r3, r3, #1
 8006182:	6563      	str	r3, [r4, #84]	; 0x54
 8006184:	e7ee      	b.n	8006164 <HAL_ADC_Stop_DMA+0x56>
  __HAL_LOCK(hadc);
 8006186:	2502      	movs	r5, #2
 8006188:	e7ef      	b.n	800616a <HAL_ADC_Stop_DMA+0x5c>
	...

0800618c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800618c:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800618e:	4a44      	ldr	r2, [pc, #272]	; (80062a0 <ADC_ConfigureBoostMode+0x114>)
{
 8006190:	4605      	mov	r5, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006192:	6803      	ldr	r3, [r0, #0]
 8006194:	4293      	cmp	r3, r2
 8006196:	d003      	beq.n	80061a0 <ADC_ConfigureBoostMode+0x14>
 8006198:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800619c:	4293      	cmp	r3, r2
 800619e:	d118      	bne.n	80061d2 <ADC_ConfigureBoostMode+0x46>
 80061a0:	4b40      	ldr	r3, [pc, #256]	; (80062a4 <ADC_ConfigureBoostMode+0x118>)
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 80061a8:	bf14      	ite	ne
 80061aa:	2301      	movne	r3, #1
 80061ac:	2300      	moveq	r3, #0
 80061ae:	b30b      	cbz	r3, 80061f4 <ADC_ConfigureBoostMode+0x68>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80061b0:	f002 fe7a 	bl	8008ea8 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 80061b4:	686b      	ldr	r3, [r5, #4]
    freq = HAL_RCC_GetHCLKFreq();
 80061b6:	4604      	mov	r4, r0
    switch (hadc->Init.ClockPrescaler)
 80061b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80061bc:	d005      	beq.n	80061ca <ADC_ConfigureBoostMode+0x3e>
 80061be:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80061c2:	d008      	beq.n	80061d6 <ADC_ConfigureBoostMode+0x4a>
 80061c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061c8:	d106      	bne.n	80061d8 <ADC_ConfigureBoostMode+0x4c>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80061ca:	0c1b      	lsrs	r3, r3, #16
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80061cc:	fbb4 f4f3 	udiv	r4, r4, r3
        break;
 80061d0:	e002      	b.n	80061d8 <ADC_ConfigureBoostMode+0x4c>
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80061d2:	4b35      	ldr	r3, [pc, #212]	; (80062a8 <ADC_ConfigureBoostMode+0x11c>)
 80061d4:	e7e5      	b.n	80061a2 <ADC_ConfigureBoostMode+0x16>
        freq /= 4UL;
 80061d6:	0884      	lsrs	r4, r0, #2
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80061d8:	f7ff fbd0 	bl	800597c <HAL_GetREVID>
 80061dc:	f241 0303 	movw	r3, #4099	; 0x1003
 80061e0:	4298      	cmp	r0, r3
 80061e2:	682b      	ldr	r3, [r5, #0]
 80061e4:	d841      	bhi.n	800626a <ADC_ConfigureBoostMode+0xde>
  {
    if (freq > 20000000UL)
 80061e6:	4a31      	ldr	r2, [pc, #196]	; (80062ac <ADC_ConfigureBoostMode+0x120>)
 80061e8:	4294      	cmp	r4, r2
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80061ea:	689a      	ldr	r2, [r3, #8]
    if (freq > 20000000UL)
 80061ec:	d939      	bls.n	8006262 <ADC_ConfigureBoostMode+0xd6>
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
    }
    else if (freq <= 12500000UL)
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80061ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061f2:	e038      	b.n	8006266 <ADC_ConfigureBoostMode+0xda>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80061f4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80061f8:	f003 fe18 	bl	8009e2c <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 80061fc:	686b      	ldr	r3, [r5, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80061fe:	4604      	mov	r4, r0
    switch (hadc->Init.ClockPrescaler)
 8006200:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8006204:	d00a      	beq.n	800621c <ADC_ConfigureBoostMode+0x90>
 8006206:	d812      	bhi.n	800622e <ADC_ConfigureBoostMode+0xa2>
 8006208:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800620c:	d006      	beq.n	800621c <ADC_ConfigureBoostMode+0x90>
 800620e:	d808      	bhi.n	8006222 <ADC_ConfigureBoostMode+0x96>
 8006210:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006214:	d002      	beq.n	800621c <ADC_ConfigureBoostMode+0x90>
 8006216:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800621a:	d1dd      	bne.n	80061d8 <ADC_ConfigureBoostMode+0x4c>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800621c:	0c9b      	lsrs	r3, r3, #18
 800621e:	005b      	lsls	r3, r3, #1
 8006220:	e7d4      	b.n	80061cc <ADC_ConfigureBoostMode+0x40>
    switch (hadc->Init.ClockPrescaler)
 8006222:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006226:	d0f9      	beq.n	800621c <ADC_ConfigureBoostMode+0x90>
 8006228:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800622c:	e7f5      	b.n	800621a <ADC_ConfigureBoostMode+0x8e>
 800622e:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8006232:	d012      	beq.n	800625a <ADC_ConfigureBoostMode+0xce>
 8006234:	d807      	bhi.n	8006246 <ADC_ConfigureBoostMode+0xba>
 8006236:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800623a:	d00c      	beq.n	8006256 <ADC_ConfigureBoostMode+0xca>
 800623c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006240:	d1ca      	bne.n	80061d8 <ADC_ConfigureBoostMode+0x4c>
        freq /= 32UL;
 8006242:	0944      	lsrs	r4, r0, #5
        break;
 8006244:	e7c8      	b.n	80061d8 <ADC_ConfigureBoostMode+0x4c>
    switch (hadc->Init.ClockPrescaler)
 8006246:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800624a:	d008      	beq.n	800625e <ADC_ConfigureBoostMode+0xd2>
 800624c:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8006250:	d1c2      	bne.n	80061d8 <ADC_ConfigureBoostMode+0x4c>
        freq /= 256UL;
 8006252:	0a04      	lsrs	r4, r0, #8
        break;
 8006254:	e7c0      	b.n	80061d8 <ADC_ConfigureBoostMode+0x4c>
        freq /= 16UL;
 8006256:	0904      	lsrs	r4, r0, #4
        break;
 8006258:	e7be      	b.n	80061d8 <ADC_ConfigureBoostMode+0x4c>
        freq /= 64UL;
 800625a:	0984      	lsrs	r4, r0, #6
        break;
 800625c:	e7bc      	b.n	80061d8 <ADC_ConfigureBoostMode+0x4c>
        freq /= 128UL;
 800625e:	09c4      	lsrs	r4, r0, #7
        break;
 8006260:	e7ba      	b.n	80061d8 <ADC_ConfigureBoostMode+0x4c>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006262:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
    }
    else /* if(freq > 25000000UL) */
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8006266:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8006268:	bd38      	pop	{r3, r4, r5, pc}
    freq /= 2U; /* divider by 2 for Rev.V */
 800626a:	0864      	lsrs	r4, r4, #1
    if (freq <= 6250000UL)
 800626c:	4a10      	ldr	r2, [pc, #64]	; (80062b0 <ADC_ConfigureBoostMode+0x124>)
 800626e:	4294      	cmp	r4, r2
 8006270:	d803      	bhi.n	800627a <ADC_ConfigureBoostMode+0xee>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8006272:	689a      	ldr	r2, [r3, #8]
 8006274:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006278:	e7f5      	b.n	8006266 <ADC_ConfigureBoostMode+0xda>
    else if (freq <= 12500000UL)
 800627a:	4a0e      	ldr	r2, [pc, #56]	; (80062b4 <ADC_ConfigureBoostMode+0x128>)
 800627c:	4294      	cmp	r4, r2
 800627e:	d803      	bhi.n	8006288 <ADC_ConfigureBoostMode+0xfc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8006280:	689a      	ldr	r2, [r3, #8]
 8006282:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006286:	e7b2      	b.n	80061ee <ADC_ConfigureBoostMode+0x62>
    else if (freq <= 25000000UL)
 8006288:	4a0b      	ldr	r2, [pc, #44]	; (80062b8 <ADC_ConfigureBoostMode+0x12c>)
 800628a:	4294      	cmp	r4, r2
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800628c:	689a      	ldr	r2, [r3, #8]
 800628e:	bf96      	itet	ls
 8006290:	f422 7240 	bicls.w	r2, r2, #768	; 0x300
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8006294:	f442 7240 	orrhi.w	r2, r2, #768	; 0x300
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8006298:	f442 7200 	orrls.w	r2, r2, #512	; 0x200
 800629c:	e7e3      	b.n	8006266 <ADC_ConfigureBoostMode+0xda>
 800629e:	bf00      	nop
 80062a0:	40022000 	.word	0x40022000
 80062a4:	40022300 	.word	0x40022300
 80062a8:	58026300 	.word	0x58026300
 80062ac:	01312d00 	.word	0x01312d00
 80062b0:	005f5e10 	.word	0x005f5e10
 80062b4:	00bebc20 	.word	0x00bebc20
 80062b8:	017d7840 	.word	0x017d7840

080062bc <HAL_ADC_Init>:
  __IO uint32_t wait_loop_index = 0UL;
 80062bc:	2300      	movs	r3, #0
{
 80062be:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if (hadc == NULL)
 80062c0:	4604      	mov	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 80062c2:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 80062c4:	2800      	cmp	r0, #0
 80062c6:	f000 80c8 	beq.w	800645a <HAL_ADC_Init+0x19e>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80062ca:	6d45      	ldr	r5, [r0, #84]	; 0x54
 80062cc:	b925      	cbnz	r5, 80062d8 <HAL_ADC_Init+0x1c>
    HAL_ADC_MspInit(hadc);
 80062ce:	f7fc fc07 	bl	8002ae0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80062d2:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 80062d4:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80062d8:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80062da:	6883      	ldr	r3, [r0, #8]
 80062dc:	009d      	lsls	r5, r3, #2
 80062de:	d505      	bpl.n	80062ec <HAL_ADC_Init+0x30>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80062e0:	6883      	ldr	r3, [r0, #8]
 80062e2:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80062e6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80062ea:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80062ec:	6883      	ldr	r3, [r0, #8]
 80062ee:	00d9      	lsls	r1, r3, #3
 80062f0:	d504      	bpl.n	80062fc <HAL_ADC_Init+0x40>
 80062f2:	6883      	ldr	r3, [r0, #8]
 80062f4:	00da      	lsls	r2, r3, #3
 80062f6:	d515      	bpl.n	8006324 <HAL_ADC_Init+0x68>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80062f8:	2500      	movs	r5, #0
 80062fa:	e01c      	b.n	8006336 <HAL_ADC_Init+0x7a>
  MODIFY_REG(ADCx->CR,
 80062fc:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80062fe:	4a6d      	ldr	r2, [pc, #436]	; (80064b4 <HAL_ADC_Init+0x1f8>)
 8006300:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006304:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006308:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800630c:	6083      	str	r3, [r0, #8]
 800630e:	4b6a      	ldr	r3, [pc, #424]	; (80064b8 <HAL_ADC_Init+0x1fc>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8006316:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8006318:	9b01      	ldr	r3, [sp, #4]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d0e9      	beq.n	80062f2 <HAL_ADC_Init+0x36>
      wait_loop_index--;
 800631e:	9b01      	ldr	r3, [sp, #4]
 8006320:	3b01      	subs	r3, #1
 8006322:	e7f8      	b.n	8006316 <HAL_ADC_Init+0x5a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006324:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8006326:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006328:	f043 0310 	orr.w	r3, r3, #16
 800632c:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800632e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006330:	f043 0301 	orr.w	r3, r3, #1
 8006334:	65a3      	str	r3, [r4, #88]	; 0x58
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006336:	f7ff fb3c 	bl	80059b2 <LL_ADC_REG_IsConversionOngoing>
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800633a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800633c:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8006340:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006342:	f040 8087 	bne.w	8006454 <HAL_ADC_Init+0x198>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006346:	2800      	cmp	r0, #0
 8006348:	f040 8084 	bne.w	8006454 <HAL_ADC_Init+0x198>
    ADC_STATE_CLR_SET(hadc->State,
 800634c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006350:	6820      	ldr	r0, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 8006352:	f043 0302 	orr.w	r3, r3, #2
 8006356:	6563      	str	r3, [r4, #84]	; 0x54
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006358:	f7ff fb27 	bl	80059aa <LL_ADC_IsEnabled>
 800635c:	bb30      	cbnz	r0, 80063ac <HAL_ADC_Init+0xf0>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800635e:	6823      	ldr	r3, [r4, #0]
 8006360:	4a56      	ldr	r2, [pc, #344]	; (80064bc <HAL_ADC_Init+0x200>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d003      	beq.n	800636e <HAL_ADC_Init+0xb2>
 8006366:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800636a:	4293      	cmp	r3, r2
 800636c:	d15f      	bne.n	800642e <HAL_ADC_Init+0x172>
 800636e:	4853      	ldr	r0, [pc, #332]	; (80064bc <HAL_ADC_Init+0x200>)
 8006370:	f7ff fb1b 	bl	80059aa <LL_ADC_IsEnabled>
 8006374:	4603      	mov	r3, r0
 8006376:	4852      	ldr	r0, [pc, #328]	; (80064c0 <HAL_ADC_Init+0x204>)
 8006378:	f7ff fb17 	bl	80059aa <LL_ADC_IsEnabled>
 800637c:	4303      	orrs	r3, r0
 800637e:	bf0c      	ite	eq
 8006380:	2001      	moveq	r0, #1
 8006382:	2000      	movne	r0, #0
 8006384:	b190      	cbz	r0, 80063ac <HAL_ADC_Init+0xf0>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006386:	6822      	ldr	r2, [r4, #0]
 8006388:	4b4c      	ldr	r3, [pc, #304]	; (80064bc <HAL_ADC_Init+0x200>)
 800638a:	429a      	cmp	r2, r3
 800638c:	d056      	beq.n	800643c <HAL_ADC_Init+0x180>
 800638e:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 8006392:	484b      	ldr	r0, [pc, #300]	; (80064c0 <HAL_ADC_Init+0x204>)
 8006394:	494b      	ldr	r1, [pc, #300]	; (80064c4 <HAL_ADC_Init+0x208>)
 8006396:	f503 4386 	add.w	r3, r3, #17152	; 0x4300
 800639a:	4282      	cmp	r2, r0
 800639c:	bf08      	it	eq
 800639e:	460b      	moveq	r3, r1
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80063a0:	689a      	ldr	r2, [r3, #8]
 80063a2:	6861      	ldr	r1, [r4, #4]
 80063a4:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80063a8:	430a      	orrs	r2, r1
 80063aa:	609a      	str	r2, [r3, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80063ac:	f7ff fae6 	bl	800597c <HAL_GetREVID>
 80063b0:	f241 0303 	movw	r3, #4099	; 0x1003
 80063b4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80063b6:	4298      	cmp	r0, r3
 80063b8:	7f21      	ldrb	r1, [r4, #28]
 80063ba:	7d60      	ldrb	r0, [r4, #21]
 80063bc:	68a3      	ldr	r3, [r4, #8]
 80063be:	d93f      	bls.n	8006440 <HAL_ADC_Init+0x184>
 80063c0:	2b10      	cmp	r3, #16
 80063c2:	d13d      	bne.n	8006440 <HAL_ADC_Init+0x184>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80063c4:	f042 031c 	orr.w	r3, r2, #28
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80063c8:	2901      	cmp	r1, #1
                  hadc->Init.Overrun                                                    |
 80063ca:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80063ce:	bf08      	it	eq
 80063d0:	6a22      	ldreq	r2, [r4, #32]
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80063d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80063d6:	bf04      	itt	eq
 80063d8:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80063dc:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80063e0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80063e2:	b122      	cbz	r2, 80063ee <HAL_ADC_Init+0x132>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80063e4:	f402 7278 	and.w	r2, r2, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80063e8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80063ea:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80063ec:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80063ee:	6820      	ldr	r0, [r4, #0]
 80063f0:	4a35      	ldr	r2, [pc, #212]	; (80064c8 <HAL_ADC_Init+0x20c>)
 80063f2:	68c1      	ldr	r1, [r0, #12]
 80063f4:	400a      	ands	r2, r1
 80063f6:	4313      	orrs	r3, r2
 80063f8:	60c3      	str	r3, [r0, #12]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80063fa:	f7ff fada 	bl	80059b2 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80063fe:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006400:	6893      	ldr	r3, [r2, #8]
 8006402:	071b      	lsls	r3, r3, #28
 8006404:	d52b      	bpl.n	800645e <HAL_ADC_Init+0x1a2>
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006406:	68e3      	ldr	r3, [r4, #12]
 8006408:	6822      	ldr	r2, [r4, #0]
 800640a:	2b01      	cmp	r3, #1
 800640c:	d11e      	bne.n	800644c <HAL_ADC_Init+0x190>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800640e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8006410:	69a3      	ldr	r3, [r4, #24]
 8006412:	f021 010f 	bic.w	r1, r1, #15
 8006416:	3b01      	subs	r3, #1
 8006418:	430b      	orrs	r3, r1
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800641a:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800641c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800641e:	f023 0303 	bic.w	r3, r3, #3
 8006422:	f043 0301 	orr.w	r3, r3, #1
 8006426:	6563      	str	r3, [r4, #84]	; 0x54
}
 8006428:	4628      	mov	r0, r5
 800642a:	b003      	add	sp, #12
 800642c:	bd30      	pop	{r4, r5, pc}
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800642e:	4827      	ldr	r0, [pc, #156]	; (80064cc <HAL_ADC_Init+0x210>)
 8006430:	f7ff fabb 	bl	80059aa <LL_ADC_IsEnabled>
 8006434:	fab0 f080 	clz	r0, r0
 8006438:	0940      	lsrs	r0, r0, #5
 800643a:	e7a3      	b.n	8006384 <HAL_ADC_Init+0xc8>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800643c:	4b21      	ldr	r3, [pc, #132]	; (80064c4 <HAL_ADC_Init+0x208>)
 800643e:	e7af      	b.n	80063a0 <HAL_ADC_Init+0xe4>
                  hadc->Init.Overrun                                                    |
 8006440:	4313      	orrs	r3, r2
 8006442:	e7c1      	b.n	80063c8 <HAL_ADC_Init+0x10c>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006444:	6913      	ldr	r3, [r2, #16]
 8006446:	f023 0301 	bic.w	r3, r3, #1
 800644a:	e028      	b.n	800649e <HAL_ADC_Init+0x1e2>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800644c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800644e:	f023 030f 	bic.w	r3, r3, #15
 8006452:	e7e2      	b.n	800641a <HAL_ADC_Init+0x15e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006454:	f043 0310 	orr.w	r3, r3, #16
 8006458:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 800645a:	2501      	movs	r5, #1
 800645c:	e7e4      	b.n	8006428 <HAL_ADC_Init+0x16c>
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800645e:	2800      	cmp	r0, #0
 8006460:	d1d1      	bne.n	8006406 <HAL_ADC_Init+0x14a>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006462:	68d3      	ldr	r3, [r2, #12]
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006464:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006466:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800646a:	f023 0303 	bic.w	r3, r3, #3
 800646e:	ea43 3381 	orr.w	r3, r3, r1, lsl #14
 8006472:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006474:	430b      	orrs	r3, r1
 8006476:	60d3      	str	r3, [r2, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8006478:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 800647c:	2b01      	cmp	r3, #1
 800647e:	d1e1      	bne.n	8006444 <HAL_ADC_Init+0x188>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8006480:	6910      	ldr	r0, [r2, #16]
 8006482:	e9d4 3110 	ldrd	r3, r1, [r4, #64]	; 0x40
 8006486:	430b      	orrs	r3, r1
 8006488:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800648a:	f043 0301 	orr.w	r3, r3, #1
 800648e:	430b      	orrs	r3, r1
 8006490:	490f      	ldr	r1, [pc, #60]	; (80064d0 <HAL_ADC_Init+0x214>)
 8006492:	4001      	ands	r1, r0
 8006494:	430b      	orrs	r3, r1
 8006496:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006498:	3901      	subs	r1, #1
 800649a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800649e:	6113      	str	r3, [r2, #16]
      ADC_ConfigureBoostMode(hadc);
 80064a0:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80064a2:	6913      	ldr	r3, [r2, #16]
 80064a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80064a6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80064aa:	430b      	orrs	r3, r1
 80064ac:	6113      	str	r3, [r2, #16]
      ADC_ConfigureBoostMode(hadc);
 80064ae:	f7ff fe6d 	bl	800618c <ADC_ConfigureBoostMode>
 80064b2:	e7a8      	b.n	8006406 <HAL_ADC_Init+0x14a>
 80064b4:	00030d40 	.word	0x00030d40
 80064b8:	24000000 	.word	0x24000000
 80064bc:	40022000 	.word	0x40022000
 80064c0:	40022100 	.word	0x40022100
 80064c4:	40022300 	.word	0x40022300
 80064c8:	fff0c003 	.word	0xfff0c003
 80064cc:	58026000 	.word	0x58026000
 80064d0:	fc00f81e 	.word	0xfc00f81e

080064d4 <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80064d4:	6880      	ldr	r0, [r0, #8]
}
 80064d6:	f000 0001 	and.w	r0, r0, #1
 80064da:	4770      	bx	lr

080064dc <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80064dc:	6880      	ldr	r0, [r0, #8]
}
 80064de:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80064e2:	4770      	bx	lr

080064e4 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80064e4:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 80064e8:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80064ea:	2a01      	cmp	r2, #1
{
 80064ec:	b570      	push	{r4, r5, r6, lr}
 80064ee:	b09a      	sub	sp, #104	; 0x68
  __HAL_LOCK(hadc);
 80064f0:	f000 808b 	beq.w	800660a <HAL_ADCEx_MultiModeConfigChannel+0x126>
 80064f4:	2201      	movs	r2, #1
 80064f6:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80064fa:	4a45      	ldr	r2, [pc, #276]	; (8006610 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 80064fc:	6800      	ldr	r0, [r0, #0]
 80064fe:	4290      	cmp	r0, r2
 8006500:	bf0c      	ite	eq
 8006502:	f502 7280 	addeq.w	r2, r2, #256	; 0x100
 8006506:	2200      	movne	r2, #0
 8006508:	9201      	str	r2, [sp, #4]

  if (tmphadcSlave.Instance == NULL)
 800650a:	9801      	ldr	r0, [sp, #4]
 800650c:	b940      	cbnz	r0, 8006520 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800650e:	6d5a      	ldr	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006510:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50

    return HAL_ERROR;
 8006514:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006516:	f042 0220 	orr.w	r2, r2, #32
 800651a:	655a      	str	r2, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 800651c:	b01a      	add	sp, #104	; 0x68
 800651e:	bd70      	pop	{r4, r5, r6, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006520:	f7ff ffdc 	bl	80064dc <LL_ADC_REG_IsConversionOngoing>
 8006524:	4602      	mov	r2, r0
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006526:	6818      	ldr	r0, [r3, #0]
 8006528:	f7ff ffd8 	bl	80064dc <LL_ADC_REG_IsConversionOngoing>
 800652c:	2800      	cmp	r0, #0
 800652e:	d166      	bne.n	80065fe <HAL_ADCEx_MultiModeConfigChannel+0x11a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8006530:	2a00      	cmp	r2, #0
 8006532:	d164      	bne.n	80065fe <HAL_ADCEx_MultiModeConfigChannel+0x11a>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006534:	6818      	ldr	r0, [r3, #0]
 8006536:	4a36      	ldr	r2, [pc, #216]	; (8006610 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8006538:	4290      	cmp	r0, r2
 800653a:	d029      	beq.n	8006590 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800653c:	f102 52c0 	add.w	r2, r2, #402653184	; 0x18000000
 8006540:	4d34      	ldr	r5, [pc, #208]	; (8006614 <HAL_ADCEx_MultiModeConfigChannel+0x130>)
 8006542:	4c35      	ldr	r4, [pc, #212]	; (8006618 <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 8006544:	f502 4286 	add.w	r2, r2, #17152	; 0x4300
 8006548:	42a8      	cmp	r0, r5
 800654a:	bf08      	it	eq
 800654c:	4622      	moveq	r2, r4
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800654e:	680c      	ldr	r4, [r1, #0]
 8006550:	4d2f      	ldr	r5, [pc, #188]	; (8006610 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8006552:	2c00      	cmp	r4, #0
 8006554:	d030      	beq.n	80065b8 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8006556:	6894      	ldr	r4, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006558:	42a8      	cmp	r0, r5
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800655a:	684e      	ldr	r6, [r1, #4]
 800655c:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
 8006560:	ea44 0406 	orr.w	r4, r4, r6
 8006564:	6094      	str	r4, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006566:	d002      	beq.n	800656e <HAL_ADCEx_MultiModeConfigChannel+0x8a>
 8006568:	4c2a      	ldr	r4, [pc, #168]	; (8006614 <HAL_ADCEx_MultiModeConfigChannel+0x130>)
 800656a:	42a0      	cmp	r0, r4
 800656c:	d112      	bne.n	8006594 <HAL_ADCEx_MultiModeConfigChannel+0xb0>
 800656e:	4828      	ldr	r0, [pc, #160]	; (8006610 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8006570:	f7ff ffb0 	bl	80064d4 <LL_ADC_IsEnabled>
 8006574:	4604      	mov	r4, r0
 8006576:	4827      	ldr	r0, [pc, #156]	; (8006614 <HAL_ADCEx_MultiModeConfigChannel+0x130>)
 8006578:	f7ff ffac 	bl	80064d4 <LL_ADC_IsEnabled>
 800657c:	4320      	orrs	r0, r4
 800657e:	bf0c      	ite	eq
 8006580:	2001      	moveq	r0, #1
 8006582:	2000      	movne	r0, #0
 8006584:	b968      	cbnz	r0, 80065a2 <HAL_ADCEx_MultiModeConfigChannel+0xbe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006586:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8006588:	2200      	movs	r2, #0
 800658a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return tmp_hal_status;
 800658e:	e7c5      	b.n	800651c <HAL_ADCEx_MultiModeConfigChannel+0x38>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006590:	4a21      	ldr	r2, [pc, #132]	; (8006618 <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 8006592:	e7dc      	b.n	800654e <HAL_ADCEx_MultiModeConfigChannel+0x6a>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006594:	4821      	ldr	r0, [pc, #132]	; (800661c <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 8006596:	f7ff ff9d 	bl	80064d4 <LL_ADC_IsEnabled>
 800659a:	fab0 f080 	clz	r0, r0
 800659e:	0940      	lsrs	r0, r0, #5
 80065a0:	e7f0      	b.n	8006584 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
        MODIFY_REG(tmpADC_Common->CCR,
 80065a2:	6808      	ldr	r0, [r1, #0]
 80065a4:	6894      	ldr	r4, [r2, #8]
 80065a6:	6889      	ldr	r1, [r1, #8]
 80065a8:	4301      	orrs	r1, r0
 80065aa:	f424 6071 	bic.w	r0, r4, #3856	; 0xf10
 80065ae:	f020 000f 	bic.w	r0, r0, #15
 80065b2:	4301      	orrs	r1, r0
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80065b4:	6091      	str	r1, [r2, #8]
 80065b6:	e7e6      	b.n	8006586 <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80065b8:	6891      	ldr	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80065ba:	42a8      	cmp	r0, r5
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80065bc:	f421 4140 	bic.w	r1, r1, #49152	; 0xc000
 80065c0:	6091      	str	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80065c2:	d002      	beq.n	80065ca <HAL_ADCEx_MultiModeConfigChannel+0xe6>
 80065c4:	4913      	ldr	r1, [pc, #76]	; (8006614 <HAL_ADCEx_MultiModeConfigChannel+0x130>)
 80065c6:	4288      	cmp	r0, r1
 80065c8:	d112      	bne.n	80065f0 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
 80065ca:	4811      	ldr	r0, [pc, #68]	; (8006610 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 80065cc:	f7ff ff82 	bl	80064d4 <LL_ADC_IsEnabled>
 80065d0:	4601      	mov	r1, r0
 80065d2:	4810      	ldr	r0, [pc, #64]	; (8006614 <HAL_ADCEx_MultiModeConfigChannel+0x130>)
 80065d4:	f7ff ff7e 	bl	80064d4 <LL_ADC_IsEnabled>
 80065d8:	4301      	orrs	r1, r0
 80065da:	bf0c      	ite	eq
 80065dc:	2001      	moveq	r0, #1
 80065de:	2000      	movne	r0, #0
 80065e0:	2800      	cmp	r0, #0
 80065e2:	d0d0      	beq.n	8006586 <HAL_ADCEx_MultiModeConfigChannel+0xa2>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80065e4:	6891      	ldr	r1, [r2, #8]
 80065e6:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 80065ea:	f021 010f 	bic.w	r1, r1, #15
 80065ee:	e7e1      	b.n	80065b4 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80065f0:	480a      	ldr	r0, [pc, #40]	; (800661c <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 80065f2:	f7ff ff6f 	bl	80064d4 <LL_ADC_IsEnabled>
 80065f6:	fab0 f080 	clz	r0, r0
 80065fa:	0940      	lsrs	r0, r0, #5
 80065fc:	e7f0      	b.n	80065e0 <HAL_ADCEx_MultiModeConfigChannel+0xfc>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80065fe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8006600:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006602:	f042 0220 	orr.w	r2, r2, #32
 8006606:	655a      	str	r2, [r3, #84]	; 0x54
 8006608:	e7be      	b.n	8006588 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
  __HAL_LOCK(hadc);
 800660a:	2002      	movs	r0, #2
 800660c:	e786      	b.n	800651c <HAL_ADCEx_MultiModeConfigChannel+0x38>
 800660e:	bf00      	nop
 8006610:	40022000 	.word	0x40022000
 8006614:	40022100 	.word	0x40022100
 8006618:	40022300 	.word	0x40022300
 800661c:	58026000 	.word	0x58026000

08006620 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006620:	4a07      	ldr	r2, [pc, #28]	; (8006640 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006622:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006624:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006626:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800662a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800662e:	041b      	lsls	r3, r3, #16
 8006630:	0c1b      	lsrs	r3, r3, #16
 8006632:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006636:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800663a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800663c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800663e:	4770      	bx	lr
 8006640:	e000ed00 	.word	0xe000ed00

08006644 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006644:	4b16      	ldr	r3, [pc, #88]	; (80066a0 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006646:	b570      	push	{r4, r5, r6, lr}
 8006648:	68dc      	ldr	r4, [r3, #12]

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800664a:	f04f 36ff 	mov.w	r6, #4294967295
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800664e:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006652:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006656:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006658:	2d04      	cmp	r5, #4
 800665a:	bf28      	it	cs
 800665c:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800665e:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006660:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006664:	bf8c      	ite	hi
 8006666:	3c03      	subhi	r4, #3
 8006668:	2400      	movls	r4, #0
  if ((int32_t)(IRQn) >= 0)
 800666a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800666c:	ea21 0303 	bic.w	r3, r1, r3
 8006670:	fa03 f304 	lsl.w	r3, r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006674:	fa06 f404 	lsl.w	r4, r6, r4
 8006678:	ea22 0404 	bic.w	r4, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800667c:	ea43 0304 	orr.w	r3, r3, r4
 8006680:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8006684:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8006686:	db06      	blt.n	8006696 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006688:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800668c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8006690:	f880 3300 	strb.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8006694:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006696:	f000 000f 	and.w	r0, r0, #15
 800669a:	4a02      	ldr	r2, [pc, #8]	; (80066a4 <HAL_NVIC_SetPriority+0x60>)
 800669c:	5413      	strb	r3, [r2, r0]
 800669e:	e7f9      	b.n	8006694 <HAL_NVIC_SetPriority+0x50>
 80066a0:	e000ed00 	.word	0xe000ed00
 80066a4:	e000ed14 	.word	0xe000ed14

080066a8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80066a8:	2800      	cmp	r0, #0
 80066aa:	db08      	blt.n	80066be <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80066ac:	0942      	lsrs	r2, r0, #5
 80066ae:	2301      	movs	r3, #1
 80066b0:	f000 001f 	and.w	r0, r0, #31
 80066b4:	fa03 f000 	lsl.w	r0, r3, r0
 80066b8:	4b01      	ldr	r3, [pc, #4]	; (80066c0 <HAL_NVIC_EnableIRQ+0x18>)
 80066ba:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80066be:	4770      	bx	lr
 80066c0:	e000e100 	.word	0xe000e100

080066c4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80066c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80066c6:	4d5c      	ldr	r5, [pc, #368]	; (8006838 <DMA_SetConfig+0x174>)
 80066c8:	6804      	ldr	r4, [r0, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80066ca:	6d87      	ldr	r7, [r0, #88]	; 0x58
 80066cc:	46ac      	mov	ip, r5
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80066ce:	42ac      	cmp	r4, r5
 80066d0:	d045      	beq.n	800675e <DMA_SetConfig+0x9a>
 80066d2:	4e5a      	ldr	r6, [pc, #360]	; (800683c <DMA_SetConfig+0x178>)
 80066d4:	42b4      	cmp	r4, r6
 80066d6:	d042      	beq.n	800675e <DMA_SetConfig+0x9a>
 80066d8:	3618      	adds	r6, #24
 80066da:	42b4      	cmp	r4, r6
 80066dc:	d03f      	beq.n	800675e <DMA_SetConfig+0x9a>
 80066de:	3618      	adds	r6, #24
 80066e0:	42b4      	cmp	r4, r6
 80066e2:	d03c      	beq.n	800675e <DMA_SetConfig+0x9a>
 80066e4:	3618      	adds	r6, #24
 80066e6:	42b4      	cmp	r4, r6
 80066e8:	d039      	beq.n	800675e <DMA_SetConfig+0x9a>
 80066ea:	3618      	adds	r6, #24
 80066ec:	42b4      	cmp	r4, r6
 80066ee:	d036      	beq.n	800675e <DMA_SetConfig+0x9a>
 80066f0:	3618      	adds	r6, #24
 80066f2:	42b4      	cmp	r4, r6
 80066f4:	d033      	beq.n	800675e <DMA_SetConfig+0x9a>
 80066f6:	3618      	adds	r6, #24
 80066f8:	42b4      	cmp	r4, r6
 80066fa:	d030      	beq.n	800675e <DMA_SetConfig+0x9a>
 80066fc:	f506 7656 	add.w	r6, r6, #856	; 0x358
 8006700:	42b4      	cmp	r4, r6
 8006702:	d02c      	beq.n	800675e <DMA_SetConfig+0x9a>
 8006704:	3618      	adds	r6, #24
 8006706:	42b4      	cmp	r4, r6
 8006708:	d029      	beq.n	800675e <DMA_SetConfig+0x9a>
 800670a:	3618      	adds	r6, #24
 800670c:	42b4      	cmp	r4, r6
 800670e:	d026      	beq.n	800675e <DMA_SetConfig+0x9a>
 8006710:	3618      	adds	r6, #24
 8006712:	42b4      	cmp	r4, r6
 8006714:	d023      	beq.n	800675e <DMA_SetConfig+0x9a>
 8006716:	3618      	adds	r6, #24
 8006718:	42b4      	cmp	r4, r6
 800671a:	d020      	beq.n	800675e <DMA_SetConfig+0x9a>
 800671c:	3618      	adds	r6, #24
 800671e:	42b4      	cmp	r4, r6
 8006720:	d01d      	beq.n	800675e <DMA_SetConfig+0x9a>
 8006722:	3618      	adds	r6, #24
 8006724:	42b4      	cmp	r4, r6
 8006726:	d01a      	beq.n	800675e <DMA_SetConfig+0x9a>
 8006728:	3618      	adds	r6, #24
 800672a:	42b4      	cmp	r4, r6
 800672c:	d017      	beq.n	800675e <DMA_SetConfig+0x9a>
 800672e:	4e44      	ldr	r6, [pc, #272]	; (8006840 <DMA_SetConfig+0x17c>)
 8006730:	42b4      	cmp	r4, r6
 8006732:	d014      	beq.n	800675e <DMA_SetConfig+0x9a>
 8006734:	3614      	adds	r6, #20
 8006736:	42b4      	cmp	r4, r6
 8006738:	d011      	beq.n	800675e <DMA_SetConfig+0x9a>
 800673a:	3614      	adds	r6, #20
 800673c:	42b4      	cmp	r4, r6
 800673e:	d00e      	beq.n	800675e <DMA_SetConfig+0x9a>
 8006740:	3614      	adds	r6, #20
 8006742:	42b4      	cmp	r4, r6
 8006744:	d00b      	beq.n	800675e <DMA_SetConfig+0x9a>
 8006746:	3614      	adds	r6, #20
 8006748:	42b4      	cmp	r4, r6
 800674a:	d008      	beq.n	800675e <DMA_SetConfig+0x9a>
 800674c:	3614      	adds	r6, #20
 800674e:	42b4      	cmp	r4, r6
 8006750:	d005      	beq.n	800675e <DMA_SetConfig+0x9a>
 8006752:	3614      	adds	r6, #20
 8006754:	42b4      	cmp	r4, r6
 8006756:	d002      	beq.n	800675e <DMA_SetConfig+0x9a>
 8006758:	3614      	adds	r6, #20
 800675a:	42b4      	cmp	r4, r6
 800675c:	d167      	bne.n	800682e <DMA_SetConfig+0x16a>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800675e:	e9d0 6519 	ldrd	r6, r5, [r0, #100]	; 0x64
 8006762:	6075      	str	r5, [r6, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006764:	6ec6      	ldr	r6, [r0, #108]	; 0x6c
 8006766:	b116      	cbz	r6, 800676e <DMA_SetConfig+0xaa>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006768:	e9d0 651c 	ldrd	r6, r5, [r0, #112]	; 0x70
 800676c:	6075      	str	r5, [r6, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800676e:	4564      	cmp	r4, ip
 8006770:	d037      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 8006772:	4d32      	ldr	r5, [pc, #200]	; (800683c <DMA_SetConfig+0x178>)
 8006774:	42ac      	cmp	r4, r5
 8006776:	d034      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 8006778:	3518      	adds	r5, #24
 800677a:	42ac      	cmp	r4, r5
 800677c:	d031      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 800677e:	3518      	adds	r5, #24
 8006780:	42ac      	cmp	r4, r5
 8006782:	d02e      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 8006784:	3518      	adds	r5, #24
 8006786:	42ac      	cmp	r4, r5
 8006788:	d02b      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 800678a:	3518      	adds	r5, #24
 800678c:	42ac      	cmp	r4, r5
 800678e:	d028      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 8006790:	3518      	adds	r5, #24
 8006792:	42ac      	cmp	r4, r5
 8006794:	d025      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 8006796:	3518      	adds	r5, #24
 8006798:	42ac      	cmp	r4, r5
 800679a:	d022      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 800679c:	f505 7556 	add.w	r5, r5, #856	; 0x358
 80067a0:	42ac      	cmp	r4, r5
 80067a2:	d01e      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 80067a4:	3518      	adds	r5, #24
 80067a6:	42ac      	cmp	r4, r5
 80067a8:	d01b      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 80067aa:	3518      	adds	r5, #24
 80067ac:	42ac      	cmp	r4, r5
 80067ae:	d018      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 80067b0:	3518      	adds	r5, #24
 80067b2:	42ac      	cmp	r4, r5
 80067b4:	d015      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 80067b6:	3518      	adds	r5, #24
 80067b8:	42ac      	cmp	r4, r5
 80067ba:	d012      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 80067bc:	3518      	adds	r5, #24
 80067be:	42ac      	cmp	r4, r5
 80067c0:	d00f      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 80067c2:	3518      	adds	r5, #24
 80067c4:	42ac      	cmp	r4, r5
 80067c6:	d00c      	beq.n	80067e2 <DMA_SetConfig+0x11e>
 80067c8:	3518      	adds	r5, #24
 80067ca:	42ac      	cmp	r4, r5
 80067cc:	d009      	beq.n	80067e2 <DMA_SetConfig+0x11e>

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80067ce:	4d1c      	ldr	r5, [pc, #112]	; (8006840 <DMA_SetConfig+0x17c>)
 80067d0:	42ac      	cmp	r4, r5
 80067d2:	d117      	bne.n	8006804 <DMA_SetConfig+0x140>
  {
    /* Clear all flags */
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80067d4:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 80067d6:	f005 061f 	and.w	r6, r5, #31
 80067da:	2501      	movs	r5, #1
 80067dc:	40b5      	lsls	r5, r6
 80067de:	607d      	str	r5, [r7, #4]
 80067e0:	e009      	b.n	80067f6 <DMA_SetConfig+0x132>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80067e2:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 80067e4:	f005 061f 	and.w	r6, r5, #31
 80067e8:	253f      	movs	r5, #63	; 0x3f
 80067ea:	40b5      	lsls	r5, r6
 80067ec:	60bd      	str	r5, [r7, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80067ee:	6825      	ldr	r5, [r4, #0]
 80067f0:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80067f4:	6025      	str	r5, [r4, #0]

    /* Configure DMA Channel data length */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80067f6:	6063      	str	r3, [r4, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80067f8:	6883      	ldr	r3, [r0, #8]
 80067fa:	2b40      	cmp	r3, #64	; 0x40
 80067fc:	d118      	bne.n	8006830 <DMA_SetConfig+0x16c>
    {
      /* Configure DMA Channel destination address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80067fe:	60a2      	str	r2, [r4, #8]

      /* Configure DMA Channel source address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006800:	60e1      	str	r1, [r4, #12]
 8006802:	e014      	b.n	800682e <DMA_SetConfig+0x16a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006804:	4d0f      	ldr	r5, [pc, #60]	; (8006844 <DMA_SetConfig+0x180>)
 8006806:	42ac      	cmp	r4, r5
 8006808:	d0e4      	beq.n	80067d4 <DMA_SetConfig+0x110>
 800680a:	3514      	adds	r5, #20
 800680c:	42ac      	cmp	r4, r5
 800680e:	d0e1      	beq.n	80067d4 <DMA_SetConfig+0x110>
 8006810:	3514      	adds	r5, #20
 8006812:	42ac      	cmp	r4, r5
 8006814:	d0de      	beq.n	80067d4 <DMA_SetConfig+0x110>
 8006816:	3514      	adds	r5, #20
 8006818:	42ac      	cmp	r4, r5
 800681a:	d0db      	beq.n	80067d4 <DMA_SetConfig+0x110>
 800681c:	3514      	adds	r5, #20
 800681e:	42ac      	cmp	r4, r5
 8006820:	d0d8      	beq.n	80067d4 <DMA_SetConfig+0x110>
 8006822:	3514      	adds	r5, #20
 8006824:	42ac      	cmp	r4, r5
 8006826:	d0d5      	beq.n	80067d4 <DMA_SetConfig+0x110>
 8006828:	3514      	adds	r5, #20
 800682a:	42ac      	cmp	r4, r5
 800682c:	d0d2      	beq.n	80067d4 <DMA_SetConfig+0x110>
  }
  else
  {
    /* Nothing To Do */
  }
}
 800682e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006830:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006832:	60e2      	str	r2, [r4, #12]
}
 8006834:	e7fb      	b.n	800682e <DMA_SetConfig+0x16a>
 8006836:	bf00      	nop
 8006838:	40020010 	.word	0x40020010
 800683c:	40020028 	.word	0x40020028
 8006840:	58025408 	.word	0x58025408
 8006844:	5802541c 	.word	0x5802541c

08006848 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006848:	6803      	ldr	r3, [r0, #0]
 800684a:	4a24      	ldr	r2, [pc, #144]	; (80068dc <DMA_CalcBaseAndBitshift+0x94>)
 800684c:	4293      	cmp	r3, r2
{
 800684e:	b510      	push	{r4, lr}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006850:	d032      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 8006852:	3218      	adds	r2, #24
 8006854:	4293      	cmp	r3, r2
 8006856:	d02f      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 8006858:	3218      	adds	r2, #24
 800685a:	4293      	cmp	r3, r2
 800685c:	d02c      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 800685e:	3218      	adds	r2, #24
 8006860:	4293      	cmp	r3, r2
 8006862:	d029      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 8006864:	3218      	adds	r2, #24
 8006866:	4293      	cmp	r3, r2
 8006868:	d026      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 800686a:	3218      	adds	r2, #24
 800686c:	4293      	cmp	r3, r2
 800686e:	d023      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 8006870:	3218      	adds	r2, #24
 8006872:	4293      	cmp	r3, r2
 8006874:	d020      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 8006876:	3218      	adds	r2, #24
 8006878:	4293      	cmp	r3, r2
 800687a:	d01d      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 800687c:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8006880:	4293      	cmp	r3, r2
 8006882:	d019      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 8006884:	3218      	adds	r2, #24
 8006886:	4293      	cmp	r3, r2
 8006888:	d016      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 800688a:	3218      	adds	r2, #24
 800688c:	4293      	cmp	r3, r2
 800688e:	d013      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 8006890:	3218      	adds	r2, #24
 8006892:	4293      	cmp	r3, r2
 8006894:	d010      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 8006896:	3218      	adds	r2, #24
 8006898:	4293      	cmp	r3, r2
 800689a:	d00d      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 800689c:	3218      	adds	r2, #24
 800689e:	4293      	cmp	r3, r2
 80068a0:	d00a      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 80068a2:	3218      	adds	r2, #24
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d007      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
 80068a8:	3218      	adds	r2, #24
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d004      	beq.n	80068b8 <DMA_CalcBaseAndBitshift+0x70>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80068ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80068b2:	6583      	str	r3, [r0, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
}
 80068b4:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80068b6:	bd10      	pop	{r4, pc}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80068b8:	b2da      	uxtb	r2, r3
 80068ba:	2118      	movs	r1, #24
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80068bc:	4c08      	ldr	r4, [pc, #32]	; (80068e0 <DMA_CalcBaseAndBitshift+0x98>)
 80068be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80068c2:	3a10      	subs	r2, #16
 80068c4:	f023 0303 	bic.w	r3, r3, #3
 80068c8:	fbb2 f2f1 	udiv	r2, r2, r1
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80068cc:	f002 0107 	and.w	r1, r2, #7
    if (stream_number > 3U)
 80068d0:	2a03      	cmp	r2, #3
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80068d2:	5c61      	ldrb	r1, [r4, r1]
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80068d4:	bf88      	it	hi
 80068d6:	3304      	addhi	r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80068d8:	65c1      	str	r1, [r0, #92]	; 0x5c
 80068da:	e7ea      	b.n	80068b2 <DMA_CalcBaseAndBitshift+0x6a>
 80068dc:	40020010 	.word	0x40020010
 80068e0:	080166a8 	.word	0x080166a8

080068e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80068e4:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80068e6:	491f      	ldr	r1, [pc, #124]	; (8006964 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 80068e8:	b2d3      	uxtb	r3, r2
 80068ea:	428a      	cmp	r2, r1
 80068ec:	d024      	beq.n	8006938 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>
 80068ee:	3114      	adds	r1, #20
 80068f0:	428a      	cmp	r2, r1
 80068f2:	d021      	beq.n	8006938 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>
 80068f4:	3114      	adds	r1, #20
 80068f6:	428a      	cmp	r2, r1
 80068f8:	d01e      	beq.n	8006938 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>
 80068fa:	3114      	adds	r1, #20
 80068fc:	428a      	cmp	r2, r1
 80068fe:	d01b      	beq.n	8006938 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>
 8006900:	3114      	adds	r1, #20
 8006902:	428a      	cmp	r2, r1
 8006904:	d018      	beq.n	8006938 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>
 8006906:	3114      	adds	r1, #20
 8006908:	428a      	cmp	r2, r1
 800690a:	d015      	beq.n	8006938 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>
 800690c:	3114      	adds	r1, #20
 800690e:	428a      	cmp	r2, r1
 8006910:	d012      	beq.n	8006938 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>
 8006912:	3114      	adds	r1, #20
 8006914:	428a      	cmp	r2, r1
 8006916:	d00f      	beq.n	8006938 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006918:	2118      	movs	r1, #24
 800691a:	3b10      	subs	r3, #16
 800691c:	fbb3 f3f1 	udiv	r3, r3, r1

    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006920:	4911      	ldr	r1, [pc, #68]	; (8006968 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8006922:	4411      	add	r1, r2
 8006924:	29a8      	cmp	r1, #168	; 0xa8
 8006926:	d91a      	bls.n	800695e <DMA_CalcDMAMUXChannelBaseAndMask+0x7a>
       (stream_baseaddress >= ((uint32_t)DMA2_Stream0)))
    {
      stream_number += 8U;
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006928:	f103 5280 	add.w	r2, r3, #268435456	; 0x10000000
 800692c:	f502 4202 	add.w	r2, r2, #33280	; 0x8200
 8006930:	0092      	lsls	r2, r2, #2
 8006932:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006934:	4a0d      	ldr	r2, [pc, #52]	; (800696c <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8006936:	e00a      	b.n	800694e <DMA_CalcDMAMUXChannelBaseAndMask+0x6a>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006938:	2214      	movs	r2, #20
 800693a:	3b08      	subs	r3, #8
 800693c:	fbb3 f3f2 	udiv	r3, r3, r2
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006940:	f103 52b0 	add.w	r2, r3, #369098752	; 0x16000000
 8006944:	f502 4216 	add.w	r2, r2, #38400	; 0x9600
 8006948:	0092      	lsls	r2, r2, #2
 800694a:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800694c:	4a08      	ldr	r2, [pc, #32]	; (8006970 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800694e:	6642      	str	r2, [r0, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006950:	f003 031f 	and.w	r3, r3, #31
 8006954:	2201      	movs	r2, #1
 8006956:	fa02 f303 	lsl.w	r3, r2, r3
 800695a:	6683      	str	r3, [r0, #104]	; 0x68
  }
}
 800695c:	4770      	bx	lr
      stream_number += 8U;
 800695e:	3308      	adds	r3, #8
 8006960:	e7e2      	b.n	8006928 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>
 8006962:	bf00      	nop
 8006964:	58025408 	.word	0x58025408
 8006968:	bffdfbf0 	.word	0xbffdfbf0
 800696c:	40020880 	.word	0x40020880
 8006970:	58025880 	.word	0x58025880

08006974 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006974:	7902      	ldrb	r2, [r0, #4]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006976:	1e51      	subs	r1, r2, #1
 8006978:	2907      	cmp	r1, #7
{
 800697a:	b510      	push	{r4, lr}
  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800697c:	d821      	bhi.n	80069c2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4e>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800697e:	6803      	ldr	r3, [r0, #0]
 8006980:	4c13      	ldr	r4, [pc, #76]	; (80069d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x5c>)
 8006982:	42a3      	cmp	r3, r4
 8006984:	d01e      	beq.n	80069c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 8006986:	3414      	adds	r4, #20
 8006988:	42a3      	cmp	r3, r4
 800698a:	d01b      	beq.n	80069c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 800698c:	3414      	adds	r4, #20
 800698e:	42a3      	cmp	r3, r4
 8006990:	d018      	beq.n	80069c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 8006992:	3414      	adds	r4, #20
 8006994:	42a3      	cmp	r3, r4
 8006996:	d015      	beq.n	80069c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 8006998:	3414      	adds	r4, #20
 800699a:	42a3      	cmp	r3, r4
 800699c:	d012      	beq.n	80069c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 800699e:	3414      	adds	r4, #20
 80069a0:	42a3      	cmp	r3, r4
 80069a2:	d00f      	beq.n	80069c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 80069a4:	3414      	adds	r4, #20
 80069a6:	42a3      	cmp	r3, r4
 80069a8:	d00c      	beq.n	80069c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 80069aa:	3414      	adds	r4, #20
 80069ac:	42a3      	cmp	r3, r4
 80069ae:	d009      	beq.n	80069c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80069b0:	4b08      	ldr	r3, [pc, #32]	; (80069d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x60>)
 80069b2:	4413      	add	r3, r2
 80069b4:	009b      	lsls	r3, r3, #2
 80069b6:	66c3      	str	r3, [r0, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80069b8:	4b07      	ldr	r3, [pc, #28]	; (80069d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x64>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80069ba:	6703      	str	r3, [r0, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80069bc:	2301      	movs	r3, #1
 80069be:	408b      	lsls	r3, r1
 80069c0:	6743      	str	r3, [r0, #116]	; 0x74
  }
}
 80069c2:	bd10      	pop	{r4, pc}
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80069c4:	4b05      	ldr	r3, [pc, #20]	; (80069dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x68>)
 80069c6:	4413      	add	r3, r2
 80069c8:	009b      	lsls	r3, r3, #2
 80069ca:	66c3      	str	r3, [r0, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80069cc:	4b04      	ldr	r3, [pc, #16]	; (80069e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>)
 80069ce:	e7f4      	b.n	80069ba <DMA_CalcDMAMUXRequestGenBaseAndMask+0x46>
 80069d0:	58025408 	.word	0x58025408
 80069d4:	1000823f 	.word	0x1000823f
 80069d8:	40020940 	.word	0x40020940
 80069dc:	1600963f 	.word	0x1600963f
 80069e0:	58025940 	.word	0x58025940

080069e4 <HAL_DMA_Init>:
{
 80069e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069e6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80069e8:	f7fe ffb0 	bl	800594c <HAL_GetTick>
 80069ec:	4606      	mov	r6, r0
  if(hdma == NULL)
 80069ee:	2c00      	cmp	r4, #0
 80069f0:	f000 8165 	beq.w	8006cbe <HAL_DMA_Init+0x2da>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80069f4:	6823      	ldr	r3, [r4, #0]
 80069f6:	4db3      	ldr	r5, [pc, #716]	; (8006cc4 <HAL_DMA_Init+0x2e0>)
 80069f8:	42ab      	cmp	r3, r5
 80069fa:	d06a      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 80069fc:	4ab2      	ldr	r2, [pc, #712]	; (8006cc8 <HAL_DMA_Init+0x2e4>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d067      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 8006a02:	3218      	adds	r2, #24
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d064      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 8006a08:	3218      	adds	r2, #24
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d061      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 8006a0e:	3218      	adds	r2, #24
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d05e      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 8006a14:	3218      	adds	r2, #24
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d05b      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 8006a1a:	3218      	adds	r2, #24
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d058      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 8006a20:	3218      	adds	r2, #24
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d055      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 8006a26:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d051      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 8006a2e:	3218      	adds	r2, #24
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d04e      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 8006a34:	3218      	adds	r2, #24
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d04b      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 8006a3a:	3218      	adds	r2, #24
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d048      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 8006a40:	3218      	adds	r2, #24
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d045      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 8006a46:	3218      	adds	r2, #24
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d042      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 8006a4c:	3218      	adds	r2, #24
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d03f      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
 8006a52:	3218      	adds	r2, #24
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d03c      	beq.n	8006ad2 <HAL_DMA_Init+0xee>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006a58:	4a9c      	ldr	r2, [pc, #624]	; (8006ccc <HAL_DMA_Init+0x2e8>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	f040 8160 	bne.w	8006d20 <HAL_DMA_Init+0x33c>
    __HAL_UNLOCK(hdma);
 8006a60:	2200      	movs	r2, #0
 8006a62:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8006a66:	2202      	movs	r2, #2
 8006a68:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006a6c:	68a2      	ldr	r2, [r4, #8]
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006a6e:	6819      	ldr	r1, [r3, #0]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006a70:	2a40      	cmp	r2, #64	; 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8006a72:	f421 31ff 	bic.w	r1, r1, #130560	; 0x1fe00
 8006a76:	f421 71f8 	bic.w	r1, r1, #496	; 0x1f0
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006a7a:	f000 816f 	beq.w	8006d5c <HAL_DMA_Init+0x378>
 8006a7e:	2a80      	cmp	r2, #128	; 0x80
 8006a80:	bf14      	ite	ne
 8006a82:	2000      	movne	r0, #0
 8006a84:	f44f 4080 	moveq.w	r0, #16384	; 0x4000
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006a88:	e9d4 6203 	ldrd	r6, r2, [r4, #12]
 8006a8c:	08d2      	lsrs	r2, r2, #3
 8006a8e:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006a92:	6966      	ldr	r6, [r4, #20]
 8006a94:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006a98:	69a6      	ldr	r6, [r4, #24]
 8006a9a:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006a9e:	69e6      	ldr	r6, [r4, #28]
 8006aa0:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8006aa4:	6a26      	ldr	r6, [r4, #32]
 8006aa6:	ea42 1216 	orr.w	r2, r2, r6, lsr #4
 8006aaa:	430a      	orrs	r2, r1
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006aac:	4302      	orrs	r2, r0
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006aae:	4620      	mov	r0, r4
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8006ab0:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006ab2:	4a87      	ldr	r2, [pc, #540]	; (8006cd0 <HAL_DMA_Init+0x2ec>)
 8006ab4:	441a      	add	r2, r3
 8006ab6:	2314      	movs	r3, #20
 8006ab8:	fbb2 f2f3 	udiv	r2, r2, r3
 8006abc:	0092      	lsls	r2, r2, #2
 8006abe:	65e2      	str	r2, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006ac0:	f7ff fec2 	bl	8006848 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006ac4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006ac6:	f003 021f 	and.w	r2, r3, #31
 8006aca:	2301      	movs	r3, #1
 8006acc:	4093      	lsls	r3, r2
 8006ace:	6043      	str	r3, [r0, #4]
 8006ad0:	e081      	b.n	8006bd6 <HAL_DMA_Init+0x1f2>
    __HAL_UNLOCK(hdma);
 8006ad2:	2200      	movs	r2, #0
    __HAL_DMA_DISABLE(hdma);
 8006ad4:	42ab      	cmp	r3, r5
    __HAL_UNLOCK(hdma);
 8006ad6:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8006ada:	f04f 0202 	mov.w	r2, #2
 8006ade:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8006ae2:	d01e      	beq.n	8006b22 <HAL_DMA_Init+0x13e>
 8006ae4:	4a78      	ldr	r2, [pc, #480]	; (8006cc8 <HAL_DMA_Init+0x2e4>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d01b      	beq.n	8006b22 <HAL_DMA_Init+0x13e>
 8006aea:	3218      	adds	r2, #24
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d018      	beq.n	8006b22 <HAL_DMA_Init+0x13e>
 8006af0:	3218      	adds	r2, #24
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d015      	beq.n	8006b22 <HAL_DMA_Init+0x13e>
 8006af6:	3218      	adds	r2, #24
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d012      	beq.n	8006b22 <HAL_DMA_Init+0x13e>
 8006afc:	3218      	adds	r2, #24
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d00f      	beq.n	8006b22 <HAL_DMA_Init+0x13e>
 8006b02:	3218      	adds	r2, #24
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d00c      	beq.n	8006b22 <HAL_DMA_Init+0x13e>
 8006b08:	3218      	adds	r2, #24
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d009      	beq.n	8006b22 <HAL_DMA_Init+0x13e>
 8006b0e:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d005      	beq.n	8006b22 <HAL_DMA_Init+0x13e>
 8006b16:	3218      	adds	r2, #24
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d002      	beq.n	8006b22 <HAL_DMA_Init+0x13e>
 8006b1c:	3218      	adds	r2, #24
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d0ff      	beq.n	8006b22 <HAL_DMA_Init+0x13e>
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	f022 0201 	bic.w	r2, r2, #1
 8006b28:	601a      	str	r2, [r3, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006b2a:	6821      	ldr	r1, [r4, #0]
 8006b2c:	680b      	ldr	r3, [r1, #0]
 8006b2e:	07db      	lsls	r3, r3, #31
 8006b30:	f100 80ba 	bmi.w	8006ca8 <HAL_DMA_Init+0x2c4>
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8006b34:	680b      	ldr	r3, [r1, #0]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006b36:	4e67      	ldr	r6, [pc, #412]	; (8006cd4 <HAL_DMA_Init+0x2f0>)
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b38:	69a0      	ldr	r0, [r4, #24]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006b3a:	401e      	ands	r6, r3
    registerValue |=  hdma->Init.Direction           |
 8006b3c:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8006b40:	4313      	orrs	r3, r2
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b42:	6922      	ldr	r2, [r4, #16]
 8006b44:	4313      	orrs	r3, r2
 8006b46:	6962      	ldr	r2, [r4, #20]
 8006b48:	4313      	orrs	r3, r2
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b4a:	69e2      	ldr	r2, [r4, #28]
 8006b4c:	4303      	orrs	r3, r0
 8006b4e:	4313      	orrs	r3, r2
            hdma->Init.Mode                | hdma->Init.Priority;
 8006b50:	6a22      	ldr	r2, [r4, #32]
 8006b52:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8006b54:	4333      	orrs	r3, r6
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006b56:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006b58:	2e04      	cmp	r6, #4
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006b5a:	bf02      	ittt	eq
 8006b5c:	e9d4 270b 	ldrdeq	r2, r7, [r4, #44]	; 0x2c
 8006b60:	433a      	orreq	r2, r7
 8006b62:	4313      	orreq	r3, r2
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8006b64:	4a5c      	ldr	r2, [pc, #368]	; (8006cd8 <HAL_DMA_Init+0x2f4>)
 8006b66:	6812      	ldr	r2, [r2, #0]
 8006b68:	0c12      	lsrs	r2, r2, #16
 8006b6a:	0412      	lsls	r2, r2, #16
 8006b6c:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8006b70:	d30f      	bcc.n	8006b92 <HAL_DMA_Init+0x1ae>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006b72:	6862      	ldr	r2, [r4, #4]
 8006b74:	f1a2 0c29 	sub.w	ip, r2, #41	; 0x29
 8006b78:	f1bc 0f1f 	cmp.w	ip, #31
 8006b7c:	d804      	bhi.n	8006b88 <HAL_DMA_Init+0x1a4>
 8006b7e:	4f57      	ldr	r7, [pc, #348]	; (8006cdc <HAL_DMA_Init+0x2f8>)
 8006b80:	fa27 f70c 	lsr.w	r7, r7, ip
 8006b84:	07ff      	lsls	r7, r7, #31
 8006b86:	d402      	bmi.n	8006b8e <HAL_DMA_Init+0x1aa>
 8006b88:	3a4f      	subs	r2, #79	; 0x4f
 8006b8a:	2a03      	cmp	r2, #3
 8006b8c:	d801      	bhi.n	8006b92 <HAL_DMA_Init+0x1ae>
        registerValue |= DMA_SxCR_TRBUFF;
 8006b8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8006b92:	600b      	str	r3, [r1, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006b94:	2e04      	cmp	r6, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006b96:	694b      	ldr	r3, [r1, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006b98:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8006b9c:	ea43 0306 	orr.w	r3, r3, r6
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006ba0:	d10f      	bne.n	8006bc2 <HAL_DMA_Init+0x1de>
      registerValue |= hdma->Init.FIFOThreshold;
 8006ba2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006ba4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8006ba6:	4313      	orrs	r3, r2
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006ba8:	b15e      	cbz	r6, 8006bc2 <HAL_DMA_Init+0x1de>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006baa:	2800      	cmp	r0, #0
 8006bac:	f040 8098 	bne.w	8006ce0 <HAL_DMA_Init+0x2fc>
    switch (hdma->Init.FIFOThreshold)
 8006bb0:	2a01      	cmp	r2, #1
 8006bb2:	f000 80a7 	beq.w	8006d04 <HAL_DMA_Init+0x320>
 8006bb6:	d301      	bcc.n	8006bbc <HAL_DMA_Init+0x1d8>
 8006bb8:	2a02      	cmp	r2, #2
    switch (hdma->Init.FIFOThreshold)
 8006bba:	d102      	bne.n	8006bc2 <HAL_DMA_Init+0x1de>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006bbc:	01f2      	lsls	r2, r6, #7
 8006bbe:	f100 80a5 	bmi.w	8006d0c <HAL_DMA_Init+0x328>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8006bc2:	614b      	str	r3, [r1, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006bc4:	4620      	mov	r0, r4
 8006bc6:	f7ff fe3f 	bl	8006848 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006bca:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006bcc:	f003 021f 	and.w	r2, r3, #31
 8006bd0:	233f      	movs	r3, #63	; 0x3f
 8006bd2:	4093      	lsls	r3, r2
 8006bd4:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006bd6:	6823      	ldr	r3, [r4, #0]
 8006bd8:	42ab      	cmp	r3, r5
 8006bda:	d045      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006bdc:	4a3a      	ldr	r2, [pc, #232]	; (8006cc8 <HAL_DMA_Init+0x2e4>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d042      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006be2:	3218      	adds	r2, #24
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d03f      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006be8:	3218      	adds	r2, #24
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d03c      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006bee:	3218      	adds	r2, #24
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d039      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006bf4:	3218      	adds	r2, #24
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d036      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006bfa:	3218      	adds	r2, #24
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d033      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c00:	3218      	adds	r2, #24
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d030      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c06:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d02c      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c0e:	3218      	adds	r2, #24
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d029      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c14:	3218      	adds	r2, #24
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d026      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c1a:	3218      	adds	r2, #24
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d023      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c20:	3218      	adds	r2, #24
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d020      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c26:	3218      	adds	r2, #24
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d01d      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c2c:	3218      	adds	r2, #24
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d01a      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c32:	3218      	adds	r2, #24
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d017      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c38:	4a24      	ldr	r2, [pc, #144]	; (8006ccc <HAL_DMA_Init+0x2e8>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d014      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c3e:	3214      	adds	r2, #20
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d011      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c44:	3214      	adds	r2, #20
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d00e      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c4a:	3214      	adds	r2, #20
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d00b      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c50:	3214      	adds	r2, #20
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d008      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c56:	3214      	adds	r2, #20
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d005      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c5c:	3214      	adds	r2, #20
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d002      	beq.n	8006c68 <HAL_DMA_Init+0x284>
 8006c62:	3214      	adds	r2, #20
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d119      	bne.n	8006c9c <HAL_DMA_Init+0x2b8>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006c68:	4620      	mov	r0, r4
 8006c6a:	2500      	movs	r5, #0
 8006c6c:	f7ff fe3a 	bl	80068e4 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006c70:	68a3      	ldr	r3, [r4, #8]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006c72:	6e22      	ldr	r2, [r4, #96]	; 0x60
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006c74:	2b80      	cmp	r3, #128	; 0x80
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006c76:	bf04      	itt	eq
 8006c78:	2300      	moveq	r3, #0
 8006c7a:	6063      	streq	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006c7c:	6863      	ldr	r3, [r4, #4]
 8006c7e:	b2d9      	uxtb	r1, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8006c80:	3b01      	subs	r3, #1
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006c82:	6011      	str	r1, [r2, #0]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8006c84:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006c86:	e9d4 2119 	ldrd	r2, r1, [r4, #100]	; 0x64
 8006c8a:	6051      	str	r1, [r2, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8006c8c:	d868      	bhi.n	8006d60 <HAL_DMA_Init+0x37c>
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006c8e:	f7ff fe71 	bl	8006974 <DMA_CalcDMAMUXRequestGenBaseAndMask>
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006c92:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8006c94:	601d      	str	r5, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006c96:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	; 0x70
 8006c9a:	605a      	str	r2, [r3, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c9c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8006c9e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ca0:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8006ca2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8006ca6:	e036      	b.n	8006d16 <HAL_DMA_Init+0x332>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006ca8:	f7fe fe50 	bl	800594c <HAL_GetTick>
 8006cac:	1b80      	subs	r0, r0, r6
 8006cae:	2805      	cmp	r0, #5
 8006cb0:	f67f af3b 	bls.w	8006b2a <HAL_DMA_Init+0x146>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006cb4:	2320      	movs	r3, #32
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006cb6:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8006cb8:	2303      	movs	r3, #3
 8006cba:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    return HAL_ERROR;
 8006cbe:	2001      	movs	r0, #1
 8006cc0:	e029      	b.n	8006d16 <HAL_DMA_Init+0x332>
 8006cc2:	bf00      	nop
 8006cc4:	40020010 	.word	0x40020010
 8006cc8:	40020028 	.word	0x40020028
 8006ccc:	58025408 	.word	0x58025408
 8006cd0:	a7fdabf8 	.word	0xa7fdabf8
 8006cd4:	fe10803f 	.word	0xfe10803f
 8006cd8:	5c001000 	.word	0x5c001000
 8006cdc:	c3c0003f 	.word	0xc3c0003f
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006ce0:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8006ce4:	d118      	bne.n	8006d18 <HAL_DMA_Init+0x334>
    switch (hdma->Init.FIFOThreshold)
 8006ce6:	2a03      	cmp	r2, #3
 8006ce8:	f63f af6b 	bhi.w	8006bc2 <HAL_DMA_Init+0x1de>
 8006cec:	a001      	add	r0, pc, #4	; (adr r0, 8006cf4 <HAL_DMA_Init+0x310>)
 8006cee:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8006cf2:	bf00      	nop
 8006cf4:	08006d0d 	.word	0x08006d0d
 8006cf8:	08006bbd 	.word	0x08006bbd
 8006cfc:	08006d0d 	.word	0x08006d0d
 8006d00:	08006d05 	.word	0x08006d05
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006d04:	f1b6 7fc0 	cmp.w	r6, #25165824	; 0x1800000
 8006d08:	f47f af5b 	bne.w	8006bc2 <HAL_DMA_Init+0x1de>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006d0c:	2340      	movs	r3, #64	; 0x40
          hdma->State = HAL_DMA_STATE_READY;
 8006d0e:	2001      	movs	r0, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006d10:	6563      	str	r3, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8006d12:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8006d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (hdma->Init.FIFOThreshold)
 8006d18:	2a02      	cmp	r2, #2
 8006d1a:	d9f7      	bls.n	8006d0c <HAL_DMA_Init+0x328>
 8006d1c:	2a03      	cmp	r2, #3
 8006d1e:	e74c      	b.n	8006bba <HAL_DMA_Init+0x1d6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006d20:	4a11      	ldr	r2, [pc, #68]	; (8006d68 <HAL_DMA_Init+0x384>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	f43f ae9c 	beq.w	8006a60 <HAL_DMA_Init+0x7c>
 8006d28:	3214      	adds	r2, #20
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	f43f ae98 	beq.w	8006a60 <HAL_DMA_Init+0x7c>
 8006d30:	3214      	adds	r2, #20
 8006d32:	4293      	cmp	r3, r2
 8006d34:	f43f ae94 	beq.w	8006a60 <HAL_DMA_Init+0x7c>
 8006d38:	3214      	adds	r2, #20
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	f43f ae90 	beq.w	8006a60 <HAL_DMA_Init+0x7c>
 8006d40:	3214      	adds	r2, #20
 8006d42:	4293      	cmp	r3, r2
 8006d44:	f43f ae8c 	beq.w	8006a60 <HAL_DMA_Init+0x7c>
 8006d48:	3214      	adds	r2, #20
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	f43f ae88 	beq.w	8006a60 <HAL_DMA_Init+0x7c>
 8006d50:	3214      	adds	r2, #20
 8006d52:	4293      	cmp	r3, r2
 8006d54:	f43f ae84 	beq.w	8006a60 <HAL_DMA_Init+0x7c>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006d58:	2340      	movs	r3, #64	; 0x40
 8006d5a:	e7ac      	b.n	8006cb6 <HAL_DMA_Init+0x2d2>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006d5c:	2010      	movs	r0, #16
 8006d5e:	e693      	b.n	8006a88 <HAL_DMA_Init+0xa4>
      hdma->DMAmuxRequestGenStatus = 0U;
 8006d60:	e9c4 551b 	strd	r5, r5, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006d64:	6765      	str	r5, [r4, #116]	; 0x74
 8006d66:	e799      	b.n	8006c9c <HAL_DMA_Init+0x2b8>
 8006d68:	5802541c 	.word	0x5802541c

08006d6c <HAL_DMA_Start_IT>:
{
 8006d6c:	b570      	push	{r4, r5, r6, lr}
  if(hdma == NULL)
 8006d6e:	4604      	mov	r4, r0
 8006d70:	2800      	cmp	r0, #0
 8006d72:	f000 810d 	beq.w	8006f90 <HAL_DMA_Start_IT+0x224>
  __HAL_LOCK(hdma);
 8006d76:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8006d7a:	2801      	cmp	r0, #1
 8006d7c:	f000 810a 	beq.w	8006f94 <HAL_DMA_Start_IT+0x228>
 8006d80:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8006d82:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
 8006d86:	4285      	cmp	r5, r0
  __HAL_LOCK(hdma);
 8006d88:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
 8006d8c:	f04f 0500 	mov.w	r5, #0
  if(HAL_DMA_STATE_READY == hdma->State)
 8006d90:	f040 80f8 	bne.w	8006f84 <HAL_DMA_Start_IT+0x218>
    hdma->State = HAL_DMA_STATE_BUSY;
 8006d94:	2002      	movs	r0, #2
 8006d96:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d9a:	6565      	str	r5, [r4, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 8006d9c:	6820      	ldr	r0, [r4, #0]
 8006d9e:	4d7e      	ldr	r5, [pc, #504]	; (8006f98 <HAL_DMA_Start_IT+0x22c>)
 8006da0:	42a8      	cmp	r0, r5
 8006da2:	d01e      	beq.n	8006de2 <HAL_DMA_Start_IT+0x76>
 8006da4:	4e7d      	ldr	r6, [pc, #500]	; (8006f9c <HAL_DMA_Start_IT+0x230>)
 8006da6:	42b0      	cmp	r0, r6
 8006da8:	d01b      	beq.n	8006de2 <HAL_DMA_Start_IT+0x76>
 8006daa:	3618      	adds	r6, #24
 8006dac:	42b0      	cmp	r0, r6
 8006dae:	d018      	beq.n	8006de2 <HAL_DMA_Start_IT+0x76>
 8006db0:	3618      	adds	r6, #24
 8006db2:	42b0      	cmp	r0, r6
 8006db4:	d015      	beq.n	8006de2 <HAL_DMA_Start_IT+0x76>
 8006db6:	3618      	adds	r6, #24
 8006db8:	42b0      	cmp	r0, r6
 8006dba:	d012      	beq.n	8006de2 <HAL_DMA_Start_IT+0x76>
 8006dbc:	3618      	adds	r6, #24
 8006dbe:	42b0      	cmp	r0, r6
 8006dc0:	d00f      	beq.n	8006de2 <HAL_DMA_Start_IT+0x76>
 8006dc2:	3618      	adds	r6, #24
 8006dc4:	42b0      	cmp	r0, r6
 8006dc6:	d00c      	beq.n	8006de2 <HAL_DMA_Start_IT+0x76>
 8006dc8:	3618      	adds	r6, #24
 8006dca:	42b0      	cmp	r0, r6
 8006dcc:	d009      	beq.n	8006de2 <HAL_DMA_Start_IT+0x76>
 8006dce:	f506 7656 	add.w	r6, r6, #856	; 0x358
 8006dd2:	42b0      	cmp	r0, r6
 8006dd4:	d005      	beq.n	8006de2 <HAL_DMA_Start_IT+0x76>
 8006dd6:	3618      	adds	r6, #24
 8006dd8:	42b0      	cmp	r0, r6
 8006dda:	d002      	beq.n	8006de2 <HAL_DMA_Start_IT+0x76>
 8006ddc:	3618      	adds	r6, #24
 8006dde:	42b0      	cmp	r0, r6
 8006de0:	d0ff      	beq.n	8006de2 <HAL_DMA_Start_IT+0x76>
 8006de2:	6806      	ldr	r6, [r0, #0]
 8006de4:	f026 0601 	bic.w	r6, r6, #1
 8006de8:	6006      	str	r6, [r0, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006dea:	4620      	mov	r0, r4
 8006dec:	f7ff fc6a 	bl	80066c4 <DMA_SetConfig>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006df0:	6823      	ldr	r3, [r4, #0]
 8006df2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006df4:	42ab      	cmp	r3, r5
 8006df6:	d053      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006df8:	4a68      	ldr	r2, [pc, #416]	; (8006f9c <HAL_DMA_Start_IT+0x230>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d050      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006dfe:	3218      	adds	r2, #24
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d04d      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006e04:	3218      	adds	r2, #24
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d04a      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006e0a:	3218      	adds	r2, #24
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d047      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006e10:	3218      	adds	r2, #24
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d044      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006e16:	3218      	adds	r2, #24
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d041      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006e1c:	3218      	adds	r2, #24
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d03e      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006e22:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d03a      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006e2a:	3218      	adds	r2, #24
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d037      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006e30:	3218      	adds	r2, #24
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d034      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006e36:	3218      	adds	r2, #24
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d031      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006e3c:	3218      	adds	r2, #24
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d02e      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006e42:	3218      	adds	r2, #24
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d02b      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006e48:	3218      	adds	r2, #24
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d028      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
 8006e4e:	3218      	adds	r2, #24
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d025      	beq.n	8006ea0 <HAL_DMA_Start_IT+0x134>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006e54:	681a      	ldr	r2, [r3, #0]
 8006e56:	f022 020e 	bic.w	r2, r2, #14
 8006e5a:	f042 020a 	orr.w	r2, r2, #10
 8006e5e:	601a      	str	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8006e60:	2900      	cmp	r1, #0
 8006e62:	d156      	bne.n	8006f12 <HAL_DMA_Start_IT+0x1a6>
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006e64:	4a4e      	ldr	r2, [pc, #312]	; (8006fa0 <HAL_DMA_Start_IT+0x234>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d027      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006e6a:	4a4e      	ldr	r2, [pc, #312]	; (8006fa4 <HAL_DMA_Start_IT+0x238>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d024      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006e70:	3214      	adds	r2, #20
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d021      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006e76:	3214      	adds	r2, #20
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d01e      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006e7c:	3214      	adds	r2, #20
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d01b      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006e82:	3214      	adds	r2, #20
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d018      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006e88:	3214      	adds	r2, #20
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d015      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006e8e:	3214      	adds	r2, #20
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d012      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
    __HAL_DMA_ENABLE(hdma);
 8006e94:	681a      	ldr	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e96:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8006e98:	f042 0201 	orr.w	r2, r2, #1
 8006e9c:	601a      	str	r2, [r3, #0]
}
 8006e9e:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	f022 021e 	bic.w	r2, r2, #30
 8006ea6:	f042 0216 	orr.w	r2, r2, #22
 8006eaa:	601a      	str	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8006eac:	b119      	cbz	r1, 8006eb6 <HAL_DMA_Start_IT+0x14a>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	f042 0208 	orr.w	r2, r2, #8
 8006eb4:	601a      	str	r2, [r3, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006eb6:	42ab      	cmp	r3, r5
 8006eb8:	d130      	bne.n	8006f1c <HAL_DMA_Start_IT+0x1b0>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006eba:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8006ebc:	6811      	ldr	r1, [r2, #0]
 8006ebe:	03c9      	lsls	r1, r1, #15
 8006ec0:	d45b      	bmi.n	8006f7a <HAL_DMA_Start_IT+0x20e>
      if(hdma->DMAmuxRequestGen != 0U)
 8006ec2:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8006ec4:	b11a      	cbz	r2, 8006ece <HAL_DMA_Start_IT+0x162>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006ec6:	6811      	ldr	r1, [r2, #0]
 8006ec8:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8006ecc:	6011      	str	r1, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8006ece:	42ab      	cmp	r3, r5
 8006ed0:	d0e0      	beq.n	8006e94 <HAL_DMA_Start_IT+0x128>
 8006ed2:	4a32      	ldr	r2, [pc, #200]	; (8006f9c <HAL_DMA_Start_IT+0x230>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d0dd      	beq.n	8006e94 <HAL_DMA_Start_IT+0x128>
 8006ed8:	3218      	adds	r2, #24
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d0da      	beq.n	8006e94 <HAL_DMA_Start_IT+0x128>
 8006ede:	3218      	adds	r2, #24
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d0d7      	beq.n	8006e94 <HAL_DMA_Start_IT+0x128>
 8006ee4:	3218      	adds	r2, #24
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d0d4      	beq.n	8006e94 <HAL_DMA_Start_IT+0x128>
 8006eea:	3218      	adds	r2, #24
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d0d1      	beq.n	8006e94 <HAL_DMA_Start_IT+0x128>
 8006ef0:	3218      	adds	r2, #24
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d0ce      	beq.n	8006e94 <HAL_DMA_Start_IT+0x128>
 8006ef6:	3218      	adds	r2, #24
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d0cb      	beq.n	8006e94 <HAL_DMA_Start_IT+0x128>
 8006efc:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d0c7      	beq.n	8006e94 <HAL_DMA_Start_IT+0x128>
 8006f04:	3218      	adds	r2, #24
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d0c4      	beq.n	8006e94 <HAL_DMA_Start_IT+0x128>
 8006f0a:	3218      	adds	r2, #24
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d0c1      	beq.n	8006e94 <HAL_DMA_Start_IT+0x128>
 8006f10:	e7c0      	b.n	8006e94 <HAL_DMA_Start_IT+0x128>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	f042 0204 	orr.w	r2, r2, #4
 8006f18:	601a      	str	r2, [r3, #0]
 8006f1a:	e7a3      	b.n	8006e64 <HAL_DMA_Start_IT+0xf8>
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006f1c:	4a1f      	ldr	r2, [pc, #124]	; (8006f9c <HAL_DMA_Start_IT+0x230>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d0cb      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f22:	3218      	adds	r2, #24
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d0c8      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f28:	3218      	adds	r2, #24
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d0c5      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f2e:	3218      	adds	r2, #24
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d0c2      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f34:	3218      	adds	r2, #24
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d0bf      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f3a:	3218      	adds	r2, #24
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d0bc      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f40:	3218      	adds	r2, #24
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d0b9      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f46:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d0b5      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f4e:	3218      	adds	r2, #24
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d0b2      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f54:	3218      	adds	r2, #24
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d0af      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f5a:	3218      	adds	r2, #24
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d0ac      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f60:	3218      	adds	r2, #24
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d0a9      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f66:	3218      	adds	r2, #24
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d0a6      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f6c:	3218      	adds	r2, #24
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d0a3      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f72:	3218      	adds	r2, #24
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d0a0      	beq.n	8006eba <HAL_DMA_Start_IT+0x14e>
 8006f78:	e774      	b.n	8006e64 <HAL_DMA_Start_IT+0xf8>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006f7a:	6811      	ldr	r1, [r2, #0]
 8006f7c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8006f80:	6011      	str	r1, [r2, #0]
 8006f82:	e79e      	b.n	8006ec2 <HAL_DMA_Start_IT+0x156>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006f84:	f44f 6300 	mov.w	r3, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8006f88:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006f8c:	6563      	str	r3, [r4, #84]	; 0x54
 8006f8e:	e786      	b.n	8006e9e <HAL_DMA_Start_IT+0x132>
    return HAL_ERROR;
 8006f90:	2001      	movs	r0, #1
 8006f92:	e784      	b.n	8006e9e <HAL_DMA_Start_IT+0x132>
  __HAL_LOCK(hdma);
 8006f94:	2002      	movs	r0, #2
 8006f96:	e782      	b.n	8006e9e <HAL_DMA_Start_IT+0x132>
 8006f98:	40020010 	.word	0x40020010
 8006f9c:	40020028 	.word	0x40020028
 8006fa0:	58025408 	.word	0x58025408
 8006fa4:	5802541c 	.word	0x5802541c

08006fa8 <HAL_DMA_Abort>:
{
 8006fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006faa:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8006fac:	f7fe fcce 	bl	800594c <HAL_GetTick>
 8006fb0:	4607      	mov	r7, r0
  if(hdma == NULL)
 8006fb2:	b145      	cbz	r5, 8006fc6 <HAL_DMA_Abort+0x1e>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006fb4:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8006fb8:	2b02      	cmp	r3, #2
 8006fba:	d006      	beq.n	8006fca <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006fbc:	2380      	movs	r3, #128	; 0x80
 8006fbe:	656b      	str	r3, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
    return HAL_ERROR;
 8006fc6:	2001      	movs	r0, #1
 8006fc8:	e162      	b.n	8007290 <HAL_DMA_Abort+0x2e8>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006fca:	682c      	ldr	r4, [r5, #0]
 8006fcc:	4ecc      	ldr	r6, [pc, #816]	; (8007300 <HAL_DMA_Abort+0x358>)
 8006fce:	42b4      	cmp	r4, r6
 8006fd0:	f000 80d3 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 8006fd4:	4bcb      	ldr	r3, [pc, #812]	; (8007304 <HAL_DMA_Abort+0x35c>)
 8006fd6:	429c      	cmp	r4, r3
 8006fd8:	f000 80cf 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 8006fdc:	3318      	adds	r3, #24
 8006fde:	429c      	cmp	r4, r3
 8006fe0:	f000 80cb 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 8006fe4:	3318      	adds	r3, #24
 8006fe6:	429c      	cmp	r4, r3
 8006fe8:	f000 80c7 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 8006fec:	3318      	adds	r3, #24
 8006fee:	429c      	cmp	r4, r3
 8006ff0:	f000 80c3 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 8006ff4:	3318      	adds	r3, #24
 8006ff6:	429c      	cmp	r4, r3
 8006ff8:	f000 80bf 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 8006ffc:	3318      	adds	r3, #24
 8006ffe:	429c      	cmp	r4, r3
 8007000:	f000 80bb 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 8007004:	3318      	adds	r3, #24
 8007006:	429c      	cmp	r4, r3
 8007008:	f000 80b7 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 800700c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007010:	429c      	cmp	r4, r3
 8007012:	f000 80b2 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 8007016:	3318      	adds	r3, #24
 8007018:	429c      	cmp	r4, r3
 800701a:	f000 80ae 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 800701e:	3318      	adds	r3, #24
 8007020:	429c      	cmp	r4, r3
 8007022:	f000 80aa 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 8007026:	3318      	adds	r3, #24
 8007028:	429c      	cmp	r4, r3
 800702a:	f000 80a6 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 800702e:	3318      	adds	r3, #24
 8007030:	429c      	cmp	r4, r3
 8007032:	f000 80a2 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 8007036:	3318      	adds	r3, #24
 8007038:	429c      	cmp	r4, r3
 800703a:	f000 809e 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 800703e:	3318      	adds	r3, #24
 8007040:	429c      	cmp	r4, r3
 8007042:	f000 809a 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
 8007046:	3318      	adds	r3, #24
 8007048:	429c      	cmp	r4, r3
 800704a:	f000 8096 	beq.w	800717a <HAL_DMA_Abort+0x1d2>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800704e:	6823      	ldr	r3, [r4, #0]
 8007050:	f023 030e 	bic.w	r3, r3, #14
 8007054:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007056:	4bac      	ldr	r3, [pc, #688]	; (8007308 <HAL_DMA_Abort+0x360>)
 8007058:	429c      	cmp	r4, r3
 800705a:	f000 80c7 	beq.w	80071ec <HAL_DMA_Abort+0x244>
 800705e:	3314      	adds	r3, #20
 8007060:	429c      	cmp	r4, r3
 8007062:	f000 80c3 	beq.w	80071ec <HAL_DMA_Abort+0x244>
 8007066:	3314      	adds	r3, #20
 8007068:	429c      	cmp	r4, r3
 800706a:	f000 80bf 	beq.w	80071ec <HAL_DMA_Abort+0x244>
 800706e:	3314      	adds	r3, #20
 8007070:	429c      	cmp	r4, r3
 8007072:	f000 80bb 	beq.w	80071ec <HAL_DMA_Abort+0x244>
 8007076:	3314      	adds	r3, #20
 8007078:	429c      	cmp	r4, r3
 800707a:	f000 80b7 	beq.w	80071ec <HAL_DMA_Abort+0x244>
 800707e:	3314      	adds	r3, #20
 8007080:	429c      	cmp	r4, r3
 8007082:	f000 80b3 	beq.w	80071ec <HAL_DMA_Abort+0x244>
 8007086:	3314      	adds	r3, #20
 8007088:	429c      	cmp	r4, r3
 800708a:	f000 80af 	beq.w	80071ec <HAL_DMA_Abort+0x244>
 800708e:	3314      	adds	r3, #20
 8007090:	429c      	cmp	r4, r3
 8007092:	f000 80ab 	beq.w	80071ec <HAL_DMA_Abort+0x244>
    __HAL_DMA_DISABLE(hdma);
 8007096:	6823      	ldr	r3, [r4, #0]
 8007098:	f023 0301 	bic.w	r3, r3, #1
 800709c:	6023      	str	r3, [r4, #0]
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800709e:	6823      	ldr	r3, [r4, #0]
 80070a0:	07db      	lsls	r3, r3, #31
 80070a2:	f100 80d5 	bmi.w	8007250 <HAL_DMA_Abort+0x2a8>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80070a6:	682b      	ldr	r3, [r5, #0]
 80070a8:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80070aa:	42b3      	cmp	r3, r6
 80070ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80070ae:	f002 021f 	and.w	r2, r2, #31
 80070b2:	f000 80dc 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 80070b6:	4993      	ldr	r1, [pc, #588]	; (8007304 <HAL_DMA_Abort+0x35c>)
 80070b8:	428b      	cmp	r3, r1
 80070ba:	f000 80d8 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 80070be:	3118      	adds	r1, #24
 80070c0:	428b      	cmp	r3, r1
 80070c2:	f000 80d4 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 80070c6:	3118      	adds	r1, #24
 80070c8:	428b      	cmp	r3, r1
 80070ca:	f000 80d0 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 80070ce:	3118      	adds	r1, #24
 80070d0:	428b      	cmp	r3, r1
 80070d2:	f000 80cc 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 80070d6:	3118      	adds	r1, #24
 80070d8:	428b      	cmp	r3, r1
 80070da:	f000 80c8 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 80070de:	3118      	adds	r1, #24
 80070e0:	428b      	cmp	r3, r1
 80070e2:	f000 80c4 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 80070e6:	3118      	adds	r1, #24
 80070e8:	428b      	cmp	r3, r1
 80070ea:	f000 80c0 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 80070ee:	f501 7156 	add.w	r1, r1, #856	; 0x358
 80070f2:	428b      	cmp	r3, r1
 80070f4:	f000 80bb 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 80070f8:	3118      	adds	r1, #24
 80070fa:	428b      	cmp	r3, r1
 80070fc:	f000 80b7 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 8007100:	3118      	adds	r1, #24
 8007102:	428b      	cmp	r3, r1
 8007104:	f000 80b3 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 8007108:	3118      	adds	r1, #24
 800710a:	428b      	cmp	r3, r1
 800710c:	f000 80af 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 8007110:	3118      	adds	r1, #24
 8007112:	428b      	cmp	r3, r1
 8007114:	f000 80ab 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 8007118:	3118      	adds	r1, #24
 800711a:	428b      	cmp	r3, r1
 800711c:	f000 80a7 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 8007120:	3118      	adds	r1, #24
 8007122:	428b      	cmp	r3, r1
 8007124:	f000 80a3 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
 8007128:	3118      	adds	r1, #24
 800712a:	428b      	cmp	r3, r1
 800712c:	f000 809f 	beq.w	800726e <HAL_DMA_Abort+0x2c6>
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007130:	2101      	movs	r1, #1
 8007132:	fa01 f202 	lsl.w	r2, r1, r2
 8007136:	6042      	str	r2, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007138:	4a73      	ldr	r2, [pc, #460]	; (8007308 <HAL_DMA_Abort+0x360>)
 800713a:	4293      	cmp	r3, r2
 800713c:	f000 809d 	beq.w	800727a <HAL_DMA_Abort+0x2d2>
 8007140:	3214      	adds	r2, #20
 8007142:	4293      	cmp	r3, r2
 8007144:	f000 8099 	beq.w	800727a <HAL_DMA_Abort+0x2d2>
 8007148:	3214      	adds	r2, #20
 800714a:	4293      	cmp	r3, r2
 800714c:	f000 8095 	beq.w	800727a <HAL_DMA_Abort+0x2d2>
 8007150:	3214      	adds	r2, #20
 8007152:	4293      	cmp	r3, r2
 8007154:	f000 8091 	beq.w	800727a <HAL_DMA_Abort+0x2d2>
 8007158:	3214      	adds	r2, #20
 800715a:	4293      	cmp	r3, r2
 800715c:	f000 808d 	beq.w	800727a <HAL_DMA_Abort+0x2d2>
 8007160:	3214      	adds	r2, #20
 8007162:	4293      	cmp	r3, r2
 8007164:	f000 8089 	beq.w	800727a <HAL_DMA_Abort+0x2d2>
 8007168:	3214      	adds	r2, #20
 800716a:	4293      	cmp	r3, r2
 800716c:	f000 8085 	beq.w	800727a <HAL_DMA_Abort+0x2d2>
 8007170:	3214      	adds	r2, #20
 8007172:	4293      	cmp	r3, r2
 8007174:	f040 8086 	bne.w	8007284 <HAL_DMA_Abort+0x2dc>
 8007178:	e07f      	b.n	800727a <HAL_DMA_Abort+0x2d2>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800717a:	6823      	ldr	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800717c:	42b4      	cmp	r4, r6
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800717e:	f023 031e 	bic.w	r3, r3, #30
 8007182:	6023      	str	r3, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007184:	6963      	ldr	r3, [r4, #20]
 8007186:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800718a:	6163      	str	r3, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800718c:	d02e      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 800718e:	4b5d      	ldr	r3, [pc, #372]	; (8007304 <HAL_DMA_Abort+0x35c>)
 8007190:	429c      	cmp	r4, r3
 8007192:	d02b      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 8007194:	3318      	adds	r3, #24
 8007196:	429c      	cmp	r4, r3
 8007198:	d028      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 800719a:	3318      	adds	r3, #24
 800719c:	429c      	cmp	r4, r3
 800719e:	d025      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 80071a0:	3318      	adds	r3, #24
 80071a2:	429c      	cmp	r4, r3
 80071a4:	d022      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 80071a6:	3318      	adds	r3, #24
 80071a8:	429c      	cmp	r4, r3
 80071aa:	d01f      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 80071ac:	3318      	adds	r3, #24
 80071ae:	429c      	cmp	r4, r3
 80071b0:	d01c      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 80071b2:	3318      	adds	r3, #24
 80071b4:	429c      	cmp	r4, r3
 80071b6:	d019      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 80071b8:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80071bc:	429c      	cmp	r4, r3
 80071be:	d015      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 80071c0:	3318      	adds	r3, #24
 80071c2:	429c      	cmp	r4, r3
 80071c4:	d012      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 80071c6:	3318      	adds	r3, #24
 80071c8:	429c      	cmp	r4, r3
 80071ca:	d00f      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 80071cc:	3318      	adds	r3, #24
 80071ce:	429c      	cmp	r4, r3
 80071d0:	d00c      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 80071d2:	3318      	adds	r3, #24
 80071d4:	429c      	cmp	r4, r3
 80071d6:	d009      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 80071d8:	3318      	adds	r3, #24
 80071da:	429c      	cmp	r4, r3
 80071dc:	d006      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 80071de:	3318      	adds	r3, #24
 80071e0:	429c      	cmp	r4, r3
 80071e2:	d003      	beq.n	80071ec <HAL_DMA_Abort+0x244>
 80071e4:	3318      	adds	r3, #24
 80071e6:	429c      	cmp	r4, r3
 80071e8:	f47f af35 	bne.w	8007056 <HAL_DMA_Abort+0xae>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80071ec:	6e2a      	ldr	r2, [r5, #96]	; 0x60
    __HAL_DMA_DISABLE(hdma);
 80071ee:	42b4      	cmp	r4, r6
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80071f0:	6813      	ldr	r3, [r2, #0]
 80071f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071f6:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80071f8:	f43f af4d 	beq.w	8007096 <HAL_DMA_Abort+0xee>
 80071fc:	4b41      	ldr	r3, [pc, #260]	; (8007304 <HAL_DMA_Abort+0x35c>)
 80071fe:	429c      	cmp	r4, r3
 8007200:	f43f af49 	beq.w	8007096 <HAL_DMA_Abort+0xee>
 8007204:	3318      	adds	r3, #24
 8007206:	429c      	cmp	r4, r3
 8007208:	f43f af45 	beq.w	8007096 <HAL_DMA_Abort+0xee>
 800720c:	3318      	adds	r3, #24
 800720e:	429c      	cmp	r4, r3
 8007210:	f43f af41 	beq.w	8007096 <HAL_DMA_Abort+0xee>
 8007214:	3318      	adds	r3, #24
 8007216:	429c      	cmp	r4, r3
 8007218:	f43f af3d 	beq.w	8007096 <HAL_DMA_Abort+0xee>
 800721c:	3318      	adds	r3, #24
 800721e:	429c      	cmp	r4, r3
 8007220:	f43f af39 	beq.w	8007096 <HAL_DMA_Abort+0xee>
 8007224:	3318      	adds	r3, #24
 8007226:	429c      	cmp	r4, r3
 8007228:	f43f af35 	beq.w	8007096 <HAL_DMA_Abort+0xee>
 800722c:	3318      	adds	r3, #24
 800722e:	429c      	cmp	r4, r3
 8007230:	f43f af31 	beq.w	8007096 <HAL_DMA_Abort+0xee>
 8007234:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007238:	429c      	cmp	r4, r3
 800723a:	f43f af2c 	beq.w	8007096 <HAL_DMA_Abort+0xee>
 800723e:	3318      	adds	r3, #24
 8007240:	429c      	cmp	r4, r3
 8007242:	f43f af28 	beq.w	8007096 <HAL_DMA_Abort+0xee>
 8007246:	3318      	adds	r3, #24
 8007248:	429c      	cmp	r4, r3
 800724a:	f43f af24 	beq.w	8007096 <HAL_DMA_Abort+0xee>
 800724e:	e722      	b.n	8007096 <HAL_DMA_Abort+0xee>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007250:	f7fe fb7c 	bl	800594c <HAL_GetTick>
 8007254:	1bc0      	subs	r0, r0, r7
 8007256:	2805      	cmp	r0, #5
 8007258:	f67f af21 	bls.w	800709e <HAL_DMA_Abort+0xf6>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800725c:	2320      	movs	r3, #32
 800725e:	656b      	str	r3, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 8007260:	2300      	movs	r3, #0
 8007262:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8007266:	2303      	movs	r3, #3
 8007268:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
 800726c:	e6ab      	b.n	8006fc6 <HAL_DMA_Abort+0x1e>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800726e:	213f      	movs	r1, #63	; 0x3f
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007270:	42b3      	cmp	r3, r6
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007272:	fa01 f202 	lsl.w	r2, r1, r2
 8007276:	6082      	str	r2, [r0, #8]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007278:	d10b      	bne.n	8007292 <HAL_DMA_Abort+0x2ea>
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800727a:	e9d5 3219 	ldrd	r3, r2, [r5, #100]	; 0x64
 800727e:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8007280:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 8007282:	bbab      	cbnz	r3, 80072f0 <HAL_DMA_Abort+0x348>
    __HAL_UNLOCK(hdma);
 8007284:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8007286:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8007288:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 800728c:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 8007290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007292:	4a1c      	ldr	r2, [pc, #112]	; (8007304 <HAL_DMA_Abort+0x35c>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d0f0      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 8007298:	3218      	adds	r2, #24
 800729a:	4293      	cmp	r3, r2
 800729c:	d0ed      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 800729e:	3218      	adds	r2, #24
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d0ea      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 80072a4:	3218      	adds	r2, #24
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d0e7      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 80072aa:	3218      	adds	r2, #24
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d0e4      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 80072b0:	3218      	adds	r2, #24
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d0e1      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 80072b6:	3218      	adds	r2, #24
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d0de      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 80072bc:	f502 7256 	add.w	r2, r2, #856	; 0x358
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d0da      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 80072c4:	3218      	adds	r2, #24
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d0d7      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 80072ca:	3218      	adds	r2, #24
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d0d4      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 80072d0:	3218      	adds	r2, #24
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d0d1      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 80072d6:	3218      	adds	r2, #24
 80072d8:	4293      	cmp	r3, r2
 80072da:	d0ce      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 80072dc:	3218      	adds	r2, #24
 80072de:	4293      	cmp	r3, r2
 80072e0:	d0cb      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 80072e2:	3218      	adds	r2, #24
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d0c8      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 80072e8:	3218      	adds	r2, #24
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d0c5      	beq.n	800727a <HAL_DMA_Abort+0x2d2>
 80072ee:	e723      	b.n	8007138 <HAL_DMA_Abort+0x190>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80072f0:	681a      	ldr	r2, [r3, #0]
 80072f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80072f6:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80072f8:	e9d5 321c 	ldrd	r3, r2, [r5, #112]	; 0x70
 80072fc:	605a      	str	r2, [r3, #4]
 80072fe:	e7c1      	b.n	8007284 <HAL_DMA_Abort+0x2dc>
 8007300:	40020010 	.word	0x40020010
 8007304:	40020028 	.word	0x40020028
 8007308:	58025408 	.word	0x58025408

0800730c <HAL_DMA_Abort_IT>:
{
 800730c:	b510      	push	{r4, lr}
  if(hdma == NULL)
 800730e:	b128      	cbz	r0, 800731c <HAL_DMA_Abort_IT+0x10>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007310:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8007314:	2b02      	cmp	r3, #2
 8007316:	d003      	beq.n	8007320 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007318:	2380      	movs	r3, #128	; 0x80
 800731a:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 800731c:	2001      	movs	r0, #1
 800731e:	e07f      	b.n	8007420 <HAL_DMA_Abort_IT+0x114>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007320:	6803      	ldr	r3, [r0, #0]
 8007322:	4a50      	ldr	r2, [pc, #320]	; (8007464 <HAL_DMA_Abort_IT+0x158>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d052      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 8007328:	494f      	ldr	r1, [pc, #316]	; (8007468 <HAL_DMA_Abort_IT+0x15c>)
 800732a:	428b      	cmp	r3, r1
 800732c:	d04f      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 800732e:	3118      	adds	r1, #24
 8007330:	428b      	cmp	r3, r1
 8007332:	d04c      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 8007334:	3118      	adds	r1, #24
 8007336:	428b      	cmp	r3, r1
 8007338:	d049      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 800733a:	3118      	adds	r1, #24
 800733c:	428b      	cmp	r3, r1
 800733e:	d046      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 8007340:	3118      	adds	r1, #24
 8007342:	428b      	cmp	r3, r1
 8007344:	d043      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 8007346:	3118      	adds	r1, #24
 8007348:	428b      	cmp	r3, r1
 800734a:	d040      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 800734c:	3118      	adds	r1, #24
 800734e:	428b      	cmp	r3, r1
 8007350:	d03d      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 8007352:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8007356:	428b      	cmp	r3, r1
 8007358:	d039      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 800735a:	3118      	adds	r1, #24
 800735c:	428b      	cmp	r3, r1
 800735e:	d036      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 8007360:	3118      	adds	r1, #24
 8007362:	428b      	cmp	r3, r1
 8007364:	d033      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 8007366:	3118      	adds	r1, #24
 8007368:	428b      	cmp	r3, r1
 800736a:	d030      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 800736c:	3118      	adds	r1, #24
 800736e:	428b      	cmp	r3, r1
 8007370:	d02d      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 8007372:	3118      	adds	r1, #24
 8007374:	428b      	cmp	r3, r1
 8007376:	d02a      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 8007378:	3118      	adds	r1, #24
 800737a:	428b      	cmp	r3, r1
 800737c:	d027      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
 800737e:	3118      	adds	r1, #24
 8007380:	428b      	cmp	r3, r1
 8007382:	d024      	beq.n	80073ce <HAL_DMA_Abort_IT+0xc2>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007384:	681a      	ldr	r2, [r3, #0]
 8007386:	f022 020e 	bic.w	r2, r2, #14
 800738a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_DISABLE(hdma);
 800738c:	681a      	ldr	r2, [r3, #0]
 800738e:	f022 0201 	bic.w	r2, r2, #1
 8007392:	601a      	str	r2, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007394:	4a35      	ldr	r2, [pc, #212]	; (800746c <HAL_DMA_Abort_IT+0x160>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d143      	bne.n	8007422 <HAL_DMA_Abort_IT+0x116>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800739a:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800739c:	6813      	ldr	r3, [r2, #0]
 800739e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073a2:	6013      	str	r3, [r2, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80073a4:	e9d0 1316 	ldrd	r1, r3, [r0, #88]	; 0x58
 80073a8:	f003 021f 	and.w	r2, r3, #31
 80073ac:	2301      	movs	r3, #1
 80073ae:	4093      	lsls	r3, r2
 80073b0:	604b      	str	r3, [r1, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80073b2:	e9d0 3219 	ldrd	r3, r2, [r0, #100]	; 0x64
 80073b6:	605a      	str	r2, [r3, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 80073b8:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d046      	beq.n	800744c <HAL_DMA_Abort_IT+0x140>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80073be:	681a      	ldr	r2, [r3, #0]
 80073c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80073c4:	601a      	str	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80073c6:	e9d0 321c 	ldrd	r3, r2, [r0, #112]	; 0x70
 80073ca:	605a      	str	r2, [r3, #4]
 80073cc:	e03e      	b.n	800744c <HAL_DMA_Abort_IT+0x140>
      hdma->State = HAL_DMA_STATE_ABORT;
 80073ce:	2104      	movs	r1, #4
      __HAL_DMA_DISABLE(hdma);
 80073d0:	4293      	cmp	r3, r2
      hdma->State = HAL_DMA_STATE_ABORT;
 80073d2:	f880 1035 	strb.w	r1, [r0, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80073d6:	d01e      	beq.n	8007416 <HAL_DMA_Abort_IT+0x10a>
 80073d8:	4a23      	ldr	r2, [pc, #140]	; (8007468 <HAL_DMA_Abort_IT+0x15c>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d01b      	beq.n	8007416 <HAL_DMA_Abort_IT+0x10a>
 80073de:	3218      	adds	r2, #24
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d018      	beq.n	8007416 <HAL_DMA_Abort_IT+0x10a>
 80073e4:	3218      	adds	r2, #24
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d015      	beq.n	8007416 <HAL_DMA_Abort_IT+0x10a>
 80073ea:	3218      	adds	r2, #24
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d012      	beq.n	8007416 <HAL_DMA_Abort_IT+0x10a>
 80073f0:	3218      	adds	r2, #24
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d00f      	beq.n	8007416 <HAL_DMA_Abort_IT+0x10a>
 80073f6:	3218      	adds	r2, #24
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d00c      	beq.n	8007416 <HAL_DMA_Abort_IT+0x10a>
 80073fc:	3218      	adds	r2, #24
 80073fe:	4293      	cmp	r3, r2
 8007400:	d009      	beq.n	8007416 <HAL_DMA_Abort_IT+0x10a>
 8007402:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8007406:	4293      	cmp	r3, r2
 8007408:	d005      	beq.n	8007416 <HAL_DMA_Abort_IT+0x10a>
 800740a:	3218      	adds	r2, #24
 800740c:	4293      	cmp	r3, r2
 800740e:	d002      	beq.n	8007416 <HAL_DMA_Abort_IT+0x10a>
 8007410:	3218      	adds	r2, #24
 8007412:	4293      	cmp	r3, r2
 8007414:	d0ff      	beq.n	8007416 <HAL_DMA_Abort_IT+0x10a>
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	f022 0201 	bic.w	r2, r2, #1
 800741c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800741e:	2000      	movs	r0, #0
}
 8007420:	bd10      	pop	{r4, pc}
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007422:	4a13      	ldr	r2, [pc, #76]	; (8007470 <HAL_DMA_Abort_IT+0x164>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d0b8      	beq.n	800739a <HAL_DMA_Abort_IT+0x8e>
 8007428:	3214      	adds	r2, #20
 800742a:	4293      	cmp	r3, r2
 800742c:	d0b5      	beq.n	800739a <HAL_DMA_Abort_IT+0x8e>
 800742e:	3214      	adds	r2, #20
 8007430:	4293      	cmp	r3, r2
 8007432:	d0b2      	beq.n	800739a <HAL_DMA_Abort_IT+0x8e>
 8007434:	3214      	adds	r2, #20
 8007436:	4293      	cmp	r3, r2
 8007438:	d0af      	beq.n	800739a <HAL_DMA_Abort_IT+0x8e>
 800743a:	3214      	adds	r2, #20
 800743c:	4293      	cmp	r3, r2
 800743e:	d0ac      	beq.n	800739a <HAL_DMA_Abort_IT+0x8e>
 8007440:	3214      	adds	r2, #20
 8007442:	4293      	cmp	r3, r2
 8007444:	d0a9      	beq.n	800739a <HAL_DMA_Abort_IT+0x8e>
 8007446:	3214      	adds	r2, #20
 8007448:	4293      	cmp	r3, r2
 800744a:	d0a6      	beq.n	800739a <HAL_DMA_Abort_IT+0x8e>
      hdma->State = HAL_DMA_STATE_READY;
 800744c:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 800744e:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 8007450:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 8007454:	6d03      	ldr	r3, [r0, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 8007456:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 800745a:	b10b      	cbz	r3, 8007460 <HAL_DMA_Abort_IT+0x154>
        hdma->XferAbortCallback(hdma);
 800745c:	4798      	blx	r3
 800745e:	e7de      	b.n	800741e <HAL_DMA_Abort_IT+0x112>
  return HAL_OK;
 8007460:	4618      	mov	r0, r3
 8007462:	e7dd      	b.n	8007420 <HAL_DMA_Abort_IT+0x114>
 8007464:	40020010 	.word	0x40020010
 8007468:	40020028 	.word	0x40020028
 800746c:	58025408 	.word	0x58025408
 8007470:	5802541c 	.word	0x5802541c

08007474 <HAL_DMA_IRQHandler>:
  __IO uint32_t count = 0U;
 8007474:	2300      	movs	r3, #0
{
 8007476:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 800747a:	9301      	str	r3, [sp, #4]
{
 800747c:	4604      	mov	r4, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 800747e:	4bb4      	ldr	r3, [pc, #720]	; (8007750 <HAL_DMA_IRQHandler+0x2dc>)
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8007480:	4eb4      	ldr	r6, [pc, #720]	; (8007754 <HAL_DMA_IRQHandler+0x2e0>)
  uint32_t timeout = SystemCoreClock / 9600U;
 8007482:	681f      	ldr	r7, [r3, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8007484:	6803      	ldr	r3, [r0, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007486:	6d85      	ldr	r5, [r0, #88]	; 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8007488:	42b3      	cmp	r3, r6
  tmpisr_dma  = regs_dma->ISR;
 800748a:	f8d5 8000 	ldr.w	r8, [r5]
  tmpisr_bdma = regs_bdma->ISR;
 800748e:	f8d5 c000 	ldr.w	ip, [r5]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8007492:	d047      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 8007494:	4ab0      	ldr	r2, [pc, #704]	; (8007758 <HAL_DMA_IRQHandler+0x2e4>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d044      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 800749a:	3218      	adds	r2, #24
 800749c:	4293      	cmp	r3, r2
 800749e:	d041      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 80074a0:	3218      	adds	r2, #24
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d03e      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 80074a6:	3218      	adds	r2, #24
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d03b      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 80074ac:	3218      	adds	r2, #24
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d038      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 80074b2:	3218      	adds	r2, #24
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d035      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 80074b8:	3218      	adds	r2, #24
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d032      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 80074be:	f502 7256 	add.w	r2, r2, #856	; 0x358
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d02e      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 80074c6:	3218      	adds	r2, #24
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d02b      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 80074cc:	3218      	adds	r2, #24
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d028      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 80074d2:	3218      	adds	r2, #24
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d025      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 80074d8:	3218      	adds	r2, #24
 80074da:	4293      	cmp	r3, r2
 80074dc:	d022      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 80074de:	3218      	adds	r2, #24
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d01f      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 80074e4:	3218      	adds	r2, #24
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d01c      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
 80074ea:	3218      	adds	r2, #24
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d019      	beq.n	8007524 <HAL_DMA_IRQHandler+0xb0>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80074f0:	4a9a      	ldr	r2, [pc, #616]	; (800775c <HAL_DMA_IRQHandler+0x2e8>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	f040 820a 	bne.w	800790c <HAL_DMA_IRQHandler+0x498>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80074f8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80074fa:	2004      	movs	r0, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80074fc:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80074fe:	f001 011f 	and.w	r1, r1, #31
 8007502:	4088      	lsls	r0, r1
 8007504:	ea10 0f0c 	tst.w	r0, ip
 8007508:	f000 8227 	beq.w	800795a <HAL_DMA_IRQHandler+0x4e6>
 800750c:	0756      	lsls	r6, r2, #29
 800750e:	f140 8224 	bpl.w	800795a <HAL_DMA_IRQHandler+0x4e6>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007512:	0411      	lsls	r1, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007514:	6068      	str	r0, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007516:	f140 8218 	bpl.w	800794a <HAL_DMA_IRQHandler+0x4d6>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800751a:	03d3      	lsls	r3, r2, #15
 800751c:	f100 821b 	bmi.w	8007956 <HAL_DMA_IRQHandler+0x4e2>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007520:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007522:	e17f      	b.n	8007824 <HAL_DMA_IRQHandler+0x3b0>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007524:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8007526:	2008      	movs	r0, #8
 8007528:	f002 021f 	and.w	r2, r2, #31
 800752c:	4090      	lsls	r0, r2
 800752e:	ea10 0f08 	tst.w	r0, r8
 8007532:	d03d      	beq.n	80075b0 <HAL_DMA_IRQHandler+0x13c>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8007534:	42b3      	cmp	r3, r6
 8007536:	d02e      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 8007538:	4987      	ldr	r1, [pc, #540]	; (8007758 <HAL_DMA_IRQHandler+0x2e4>)
 800753a:	428b      	cmp	r3, r1
 800753c:	d02b      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 800753e:	3118      	adds	r1, #24
 8007540:	428b      	cmp	r3, r1
 8007542:	d028      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 8007544:	3118      	adds	r1, #24
 8007546:	428b      	cmp	r3, r1
 8007548:	d025      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 800754a:	3118      	adds	r1, #24
 800754c:	428b      	cmp	r3, r1
 800754e:	d022      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 8007550:	3118      	adds	r1, #24
 8007552:	428b      	cmp	r3, r1
 8007554:	d01f      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 8007556:	3118      	adds	r1, #24
 8007558:	428b      	cmp	r3, r1
 800755a:	d01c      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 800755c:	3118      	adds	r1, #24
 800755e:	428b      	cmp	r3, r1
 8007560:	d019      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 8007562:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8007566:	428b      	cmp	r3, r1
 8007568:	d015      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 800756a:	3118      	adds	r1, #24
 800756c:	428b      	cmp	r3, r1
 800756e:	d012      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 8007570:	3118      	adds	r1, #24
 8007572:	428b      	cmp	r3, r1
 8007574:	d00f      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 8007576:	3118      	adds	r1, #24
 8007578:	428b      	cmp	r3, r1
 800757a:	d00c      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 800757c:	3118      	adds	r1, #24
 800757e:	428b      	cmp	r3, r1
 8007580:	d009      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 8007582:	3118      	adds	r1, #24
 8007584:	428b      	cmp	r3, r1
 8007586:	d006      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 8007588:	3118      	adds	r1, #24
 800758a:	428b      	cmp	r3, r1
 800758c:	d003      	beq.n	8007596 <HAL_DMA_IRQHandler+0x122>
 800758e:	3118      	adds	r1, #24
 8007590:	428b      	cmp	r3, r1
 8007592:	f040 80c3 	bne.w	800771c <HAL_DMA_IRQHandler+0x2a8>
 8007596:	6819      	ldr	r1, [r3, #0]
 8007598:	f3c1 0180 	ubfx	r1, r1, #2, #1
 800759c:	b141      	cbz	r1, 80075b0 <HAL_DMA_IRQHandler+0x13c>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800759e:	6819      	ldr	r1, [r3, #0]
 80075a0:	f021 0104 	bic.w	r1, r1, #4
 80075a4:	6019      	str	r1, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80075a6:	60a8      	str	r0, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80075a8:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80075aa:	f041 0101 	orr.w	r1, r1, #1
 80075ae:	6561      	str	r1, [r4, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80075b0:	fa28 f102 	lsr.w	r1, r8, r2
 80075b4:	07c8      	lsls	r0, r1, #31
 80075b6:	d534      	bpl.n	8007622 <HAL_DMA_IRQHandler+0x1ae>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80075b8:	42b3      	cmp	r3, r6
 80075ba:	d02e      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 80075bc:	4966      	ldr	r1, [pc, #408]	; (8007758 <HAL_DMA_IRQHandler+0x2e4>)
 80075be:	428b      	cmp	r3, r1
 80075c0:	d02b      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 80075c2:	3118      	adds	r1, #24
 80075c4:	428b      	cmp	r3, r1
 80075c6:	d028      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 80075c8:	3118      	adds	r1, #24
 80075ca:	428b      	cmp	r3, r1
 80075cc:	d025      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 80075ce:	3118      	adds	r1, #24
 80075d0:	428b      	cmp	r3, r1
 80075d2:	d022      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 80075d4:	3118      	adds	r1, #24
 80075d6:	428b      	cmp	r3, r1
 80075d8:	d01f      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 80075da:	3118      	adds	r1, #24
 80075dc:	428b      	cmp	r3, r1
 80075de:	d01c      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 80075e0:	3118      	adds	r1, #24
 80075e2:	428b      	cmp	r3, r1
 80075e4:	d019      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 80075e6:	f501 7156 	add.w	r1, r1, #856	; 0x358
 80075ea:	428b      	cmp	r3, r1
 80075ec:	d015      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 80075ee:	3118      	adds	r1, #24
 80075f0:	428b      	cmp	r3, r1
 80075f2:	d012      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 80075f4:	3118      	adds	r1, #24
 80075f6:	428b      	cmp	r3, r1
 80075f8:	d00f      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 80075fa:	3118      	adds	r1, #24
 80075fc:	428b      	cmp	r3, r1
 80075fe:	d00c      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 8007600:	3118      	adds	r1, #24
 8007602:	428b      	cmp	r3, r1
 8007604:	d009      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 8007606:	3118      	adds	r1, #24
 8007608:	428b      	cmp	r3, r1
 800760a:	d006      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 800760c:	3118      	adds	r1, #24
 800760e:	428b      	cmp	r3, r1
 8007610:	d003      	beq.n	800761a <HAL_DMA_IRQHandler+0x1a6>
 8007612:	3118      	adds	r1, #24
 8007614:	428b      	cmp	r3, r1
 8007616:	f040 8085 	bne.w	8007724 <HAL_DMA_IRQHandler+0x2b0>
 800761a:	6959      	ldr	r1, [r3, #20]
 800761c:	0609      	lsls	r1, r1, #24
 800761e:	f100 8083 	bmi.w	8007728 <HAL_DMA_IRQHandler+0x2b4>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007622:	2104      	movs	r1, #4
 8007624:	4091      	lsls	r1, r2
 8007626:	ea11 0f08 	tst.w	r1, r8
 800762a:	d032      	beq.n	8007692 <HAL_DMA_IRQHandler+0x21e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800762c:	42b3      	cmp	r3, r6
 800762e:	d02d      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 8007630:	4849      	ldr	r0, [pc, #292]	; (8007758 <HAL_DMA_IRQHandler+0x2e4>)
 8007632:	4283      	cmp	r3, r0
 8007634:	d02a      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 8007636:	3018      	adds	r0, #24
 8007638:	4283      	cmp	r3, r0
 800763a:	d027      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 800763c:	3018      	adds	r0, #24
 800763e:	4283      	cmp	r3, r0
 8007640:	d024      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 8007642:	3018      	adds	r0, #24
 8007644:	4283      	cmp	r3, r0
 8007646:	d021      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 8007648:	3018      	adds	r0, #24
 800764a:	4283      	cmp	r3, r0
 800764c:	d01e      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 800764e:	3018      	adds	r0, #24
 8007650:	4283      	cmp	r3, r0
 8007652:	d01b      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 8007654:	3018      	adds	r0, #24
 8007656:	4283      	cmp	r3, r0
 8007658:	d018      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 800765a:	f500 7056 	add.w	r0, r0, #856	; 0x358
 800765e:	4283      	cmp	r3, r0
 8007660:	d014      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 8007662:	3018      	adds	r0, #24
 8007664:	4283      	cmp	r3, r0
 8007666:	d011      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 8007668:	3018      	adds	r0, #24
 800766a:	4283      	cmp	r3, r0
 800766c:	d00e      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 800766e:	3018      	adds	r0, #24
 8007670:	4283      	cmp	r3, r0
 8007672:	d00b      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 8007674:	3018      	adds	r0, #24
 8007676:	4283      	cmp	r3, r0
 8007678:	d008      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 800767a:	3018      	adds	r0, #24
 800767c:	4283      	cmp	r3, r0
 800767e:	d005      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 8007680:	3018      	adds	r0, #24
 8007682:	4283      	cmp	r3, r0
 8007684:	d002      	beq.n	800768c <HAL_DMA_IRQHandler+0x218>
 8007686:	3018      	adds	r0, #24
 8007688:	4283      	cmp	r3, r0
 800768a:	d155      	bne.n	8007738 <HAL_DMA_IRQHandler+0x2c4>
 800768c:	6818      	ldr	r0, [r3, #0]
 800768e:	0780      	lsls	r0, r0, #30
 8007690:	d454      	bmi.n	800773c <HAL_DMA_IRQHandler+0x2c8>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007692:	2110      	movs	r1, #16
 8007694:	fa01 f202 	lsl.w	r2, r1, r2
 8007698:	ea12 0f08 	tst.w	r2, r8
 800769c:	d064      	beq.n	8007768 <HAL_DMA_IRQHandler+0x2f4>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800769e:	42b3      	cmp	r3, r6
 80076a0:	d02d      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076a2:	492d      	ldr	r1, [pc, #180]	; (8007758 <HAL_DMA_IRQHandler+0x2e4>)
 80076a4:	428b      	cmp	r3, r1
 80076a6:	d02a      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076a8:	3118      	adds	r1, #24
 80076aa:	428b      	cmp	r3, r1
 80076ac:	d027      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076ae:	3118      	adds	r1, #24
 80076b0:	428b      	cmp	r3, r1
 80076b2:	d024      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076b4:	3118      	adds	r1, #24
 80076b6:	428b      	cmp	r3, r1
 80076b8:	d021      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076ba:	3118      	adds	r1, #24
 80076bc:	428b      	cmp	r3, r1
 80076be:	d01e      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076c0:	3118      	adds	r1, #24
 80076c2:	428b      	cmp	r3, r1
 80076c4:	d01b      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076c6:	3118      	adds	r1, #24
 80076c8:	428b      	cmp	r3, r1
 80076ca:	d018      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076cc:	f501 7156 	add.w	r1, r1, #856	; 0x358
 80076d0:	428b      	cmp	r3, r1
 80076d2:	d014      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076d4:	3118      	adds	r1, #24
 80076d6:	428b      	cmp	r3, r1
 80076d8:	d011      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076da:	3118      	adds	r1, #24
 80076dc:	428b      	cmp	r3, r1
 80076de:	d00e      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076e0:	3118      	adds	r1, #24
 80076e2:	428b      	cmp	r3, r1
 80076e4:	d00b      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076e6:	3118      	adds	r1, #24
 80076e8:	428b      	cmp	r3, r1
 80076ea:	d008      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076ec:	3118      	adds	r1, #24
 80076ee:	428b      	cmp	r3, r1
 80076f0:	d005      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076f2:	3118      	adds	r1, #24
 80076f4:	428b      	cmp	r3, r1
 80076f6:	d002      	beq.n	80076fe <HAL_DMA_IRQHandler+0x28a>
 80076f8:	3118      	adds	r1, #24
 80076fa:	428b      	cmp	r3, r1
 80076fc:	d124      	bne.n	8007748 <HAL_DMA_IRQHandler+0x2d4>
 80076fe:	6819      	ldr	r1, [r3, #0]
 8007700:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 8007704:	2900      	cmp	r1, #0
 8007706:	d02f      	beq.n	8007768 <HAL_DMA_IRQHandler+0x2f4>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007708:	60aa      	str	r2, [r5, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	0350      	lsls	r0, r2, #13
 800770e:	f140 8091 	bpl.w	8007834 <HAL_DMA_IRQHandler+0x3c0>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	0319      	lsls	r1, r3, #12
 8007716:	d423      	bmi.n	8007760 <HAL_DMA_IRQHandler+0x2ec>
          if(hdma->XferHalfCpltCallback != NULL)
 8007718:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800771a:	e022      	b.n	8007762 <HAL_DMA_IRQHandler+0x2ee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800771c:	6819      	ldr	r1, [r3, #0]
 800771e:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 8007722:	e73b      	b.n	800759c <HAL_DMA_IRQHandler+0x128>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8007724:	6819      	ldr	r1, [r3, #0]
 8007726:	e77c      	b.n	8007622 <HAL_DMA_IRQHandler+0x1ae>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007728:	2101      	movs	r1, #1
 800772a:	4091      	lsls	r1, r2
 800772c:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800772e:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8007730:	f041 0102 	orr.w	r1, r1, #2
 8007734:	6561      	str	r1, [r4, #84]	; 0x54
 8007736:	e774      	b.n	8007622 <HAL_DMA_IRQHandler+0x1ae>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007738:	6819      	ldr	r1, [r3, #0]
 800773a:	e7aa      	b.n	8007692 <HAL_DMA_IRQHandler+0x21e>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800773c:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800773e:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8007740:	f041 0104 	orr.w	r1, r1, #4
 8007744:	6561      	str	r1, [r4, #84]	; 0x54
 8007746:	e7a4      	b.n	8007692 <HAL_DMA_IRQHandler+0x21e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007748:	6819      	ldr	r1, [r3, #0]
 800774a:	f3c1 0180 	ubfx	r1, r1, #2, #1
 800774e:	e7d9      	b.n	8007704 <HAL_DMA_IRQHandler+0x290>
 8007750:	24000000 	.word	0x24000000
 8007754:	40020010 	.word	0x40020010
 8007758:	40020028 	.word	0x40020028
 800775c:	58025408 	.word	0x58025408
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007760:	6ca3      	ldr	r3, [r4, #72]	; 0x48
          if(hdma->XferHalfCpltCallback != NULL)
 8007762:	b10b      	cbz	r3, 8007768 <HAL_DMA_IRQHandler+0x2f4>
            hdma->XferHalfCpltCallback(hdma);
 8007764:	4620      	mov	r0, r4
 8007766:	4798      	blx	r3
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007768:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800776a:	2020      	movs	r0, #32
 800776c:	f001 011f 	and.w	r1, r1, #31
 8007770:	4088      	lsls	r0, r1
 8007772:	ea10 0f08 	tst.w	r0, r8
 8007776:	d073      	beq.n	8007860 <HAL_DMA_IRQHandler+0x3ec>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007778:	6823      	ldr	r3, [r4, #0]
 800777a:	42b3      	cmp	r3, r6
 800777c:	d02d      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 800777e:	4a8f      	ldr	r2, [pc, #572]	; (80079bc <HAL_DMA_IRQHandler+0x548>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d02a      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 8007784:	3218      	adds	r2, #24
 8007786:	4293      	cmp	r3, r2
 8007788:	d027      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 800778a:	3218      	adds	r2, #24
 800778c:	4293      	cmp	r3, r2
 800778e:	d024      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 8007790:	3218      	adds	r2, #24
 8007792:	4293      	cmp	r3, r2
 8007794:	d021      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 8007796:	3218      	adds	r2, #24
 8007798:	4293      	cmp	r3, r2
 800779a:	d01e      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 800779c:	3218      	adds	r2, #24
 800779e:	4293      	cmp	r3, r2
 80077a0:	d01b      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 80077a2:	3218      	adds	r2, #24
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d018      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 80077a8:	f502 7256 	add.w	r2, r2, #856	; 0x358
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d014      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 80077b0:	3218      	adds	r2, #24
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d011      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 80077b6:	3218      	adds	r2, #24
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d00e      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 80077bc:	3218      	adds	r2, #24
 80077be:	4293      	cmp	r3, r2
 80077c0:	d00b      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 80077c2:	3218      	adds	r2, #24
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d008      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 80077c8:	3218      	adds	r2, #24
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d005      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 80077ce:	3218      	adds	r2, #24
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d002      	beq.n	80077da <HAL_DMA_IRQHandler+0x366>
 80077d4:	3218      	adds	r2, #24
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d135      	bne.n	8007846 <HAL_DMA_IRQHandler+0x3d2>
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	f3c2 1200 	ubfx	r2, r2, #4, #1
 80077e0:	2a00      	cmp	r2, #0
 80077e2:	d03d      	beq.n	8007860 <HAL_DMA_IRQHandler+0x3ec>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80077e4:	60a8      	str	r0, [r5, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 80077e6:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80077ea:	2a04      	cmp	r2, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80077ec:	681a      	ldr	r2, [r3, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 80077ee:	d12e      	bne.n	800784e <HAL_DMA_IRQHandler+0x3da>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80077f0:	f022 0216 	bic.w	r2, r2, #22
 80077f4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80077f6:	695a      	ldr	r2, [r3, #20]
 80077f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80077fc:	615a      	str	r2, [r3, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80077fe:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007800:	b90a      	cbnz	r2, 8007806 <HAL_DMA_IRQHandler+0x392>
 8007802:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8007804:	b11a      	cbz	r2, 800780e <HAL_DMA_IRQHandler+0x39a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	f022 0208 	bic.w	r2, r2, #8
 800780c:	601a      	str	r2, [r3, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800780e:	233f      	movs	r3, #63	; 0x3f
 8007810:	fa03 f101 	lsl.w	r1, r3, r1
          __HAL_UNLOCK(hdma);
 8007814:	2300      	movs	r3, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007816:	60a9      	str	r1, [r5, #8]
          __HAL_UNLOCK(hdma);
 8007818:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800781c:	2301      	movs	r3, #1
 800781e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 8007822:	6d23      	ldr	r3, [r4, #80]	; 0x50
      if (hdma->XferErrorCallback != NULL)
 8007824:	2b00      	cmp	r3, #0
 8007826:	f000 808d 	beq.w	8007944 <HAL_DMA_IRQHandler+0x4d0>
        hdma->XferErrorCallback(hdma);
 800782a:	4620      	mov	r0, r4
}
 800782c:	b002      	add	sp, #8
 800782e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 8007832:	4718      	bx	r3
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	05d2      	lsls	r2, r2, #23
 8007838:	f53f af6e 	bmi.w	8007718 <HAL_DMA_IRQHandler+0x2a4>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	f022 0208 	bic.w	r2, r2, #8
 8007842:	601a      	str	r2, [r3, #0]
 8007844:	e768      	b.n	8007718 <HAL_DMA_IRQHandler+0x2a4>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007846:	681a      	ldr	r2, [r3, #0]
 8007848:	f3c2 0240 	ubfx	r2, r2, #1, #1
 800784c:	e7c8      	b.n	80077e0 <HAL_DMA_IRQHandler+0x36c>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800784e:	0355      	lsls	r5, r2, #13
 8007850:	d54d      	bpl.n	80078ee <HAL_DMA_IRQHandler+0x47a>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	0318      	lsls	r0, r3, #12
 8007856:	d457      	bmi.n	8007908 <HAL_DMA_IRQHandler+0x494>
            if(hdma->XferM1CpltCallback != NULL)
 8007858:	6c63      	ldr	r3, [r4, #68]	; 0x44
          if(hdma->XferCpltCallback != NULL)
 800785a:	b10b      	cbz	r3, 8007860 <HAL_DMA_IRQHandler+0x3ec>
            hdma->XferCpltCallback(hdma);
 800785c:	4620      	mov	r0, r4
 800785e:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007860:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007862:	2b00      	cmp	r3, #0
 8007864:	d06e      	beq.n	8007944 <HAL_DMA_IRQHandler+0x4d0>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007866:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007868:	07d9      	lsls	r1, r3, #31
 800786a:	d53e      	bpl.n	80078ea <HAL_DMA_IRQHandler+0x476>
        hdma->State = HAL_DMA_STATE_ABORT;
 800786c:	2304      	movs	r3, #4
 800786e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8007872:	6823      	ldr	r3, [r4, #0]
 8007874:	42b3      	cmp	r3, r6
 8007876:	d01e      	beq.n	80078b6 <HAL_DMA_IRQHandler+0x442>
 8007878:	4a50      	ldr	r2, [pc, #320]	; (80079bc <HAL_DMA_IRQHandler+0x548>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d01b      	beq.n	80078b6 <HAL_DMA_IRQHandler+0x442>
 800787e:	3218      	adds	r2, #24
 8007880:	4293      	cmp	r3, r2
 8007882:	d018      	beq.n	80078b6 <HAL_DMA_IRQHandler+0x442>
 8007884:	3218      	adds	r2, #24
 8007886:	4293      	cmp	r3, r2
 8007888:	d015      	beq.n	80078b6 <HAL_DMA_IRQHandler+0x442>
 800788a:	3218      	adds	r2, #24
 800788c:	4293      	cmp	r3, r2
 800788e:	d012      	beq.n	80078b6 <HAL_DMA_IRQHandler+0x442>
 8007890:	3218      	adds	r2, #24
 8007892:	4293      	cmp	r3, r2
 8007894:	d00f      	beq.n	80078b6 <HAL_DMA_IRQHandler+0x442>
 8007896:	3218      	adds	r2, #24
 8007898:	4293      	cmp	r3, r2
 800789a:	d00c      	beq.n	80078b6 <HAL_DMA_IRQHandler+0x442>
 800789c:	3218      	adds	r2, #24
 800789e:	4293      	cmp	r3, r2
 80078a0:	d009      	beq.n	80078b6 <HAL_DMA_IRQHandler+0x442>
 80078a2:	f502 7256 	add.w	r2, r2, #856	; 0x358
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d005      	beq.n	80078b6 <HAL_DMA_IRQHandler+0x442>
 80078aa:	3218      	adds	r2, #24
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d002      	beq.n	80078b6 <HAL_DMA_IRQHandler+0x442>
 80078b0:	3218      	adds	r2, #24
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d0ff      	beq.n	80078b6 <HAL_DMA_IRQHandler+0x442>
 80078b6:	681a      	ldr	r2, [r3, #0]
 80078b8:	f022 0201 	bic.w	r2, r2, #1
 80078bc:	601a      	str	r2, [r3, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80078be:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80078c2:	fbb7 f7f2 	udiv	r7, r7, r2
          if (++count > timeout)
 80078c6:	9a01      	ldr	r2, [sp, #4]
 80078c8:	3201      	adds	r2, #1
 80078ca:	42ba      	cmp	r2, r7
 80078cc:	9201      	str	r2, [sp, #4]
 80078ce:	d802      	bhi.n	80078d6 <HAL_DMA_IRQHandler+0x462>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	07d2      	lsls	r2, r2, #31
 80078d4:	d4f7      	bmi.n	80078c6 <HAL_DMA_IRQHandler+0x452>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80078d6:	681b      	ldr	r3, [r3, #0]
        __HAL_UNLOCK(hdma);
 80078d8:	2200      	movs	r2, #0
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80078da:	07df      	lsls	r7, r3, #31
        __HAL_UNLOCK(hdma);
 80078dc:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_ERROR;
 80078e0:	bf4c      	ite	mi
 80078e2:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 80078e4:	2301      	movpl	r3, #1
      hdma->State = HAL_DMA_STATE_READY;
 80078e6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 80078ea:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80078ec:	e79a      	b.n	8007824 <HAL_DMA_IRQHandler+0x3b0>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 80078f4:	d108      	bne.n	8007908 <HAL_DMA_IRQHandler+0x494>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80078f6:	6819      	ldr	r1, [r3, #0]
 80078f8:	f021 0110 	bic.w	r1, r1, #16
 80078fc:	6019      	str	r1, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 80078fe:	2301      	movs	r3, #1
            __HAL_UNLOCK(hdma);
 8007900:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8007904:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          if(hdma->XferCpltCallback != NULL)
 8007908:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800790a:	e7a6      	b.n	800785a <HAL_DMA_IRQHandler+0x3e6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800790c:	4a2c      	ldr	r2, [pc, #176]	; (80079c0 <HAL_DMA_IRQHandler+0x54c>)
 800790e:	4293      	cmp	r3, r2
 8007910:	f43f adf2 	beq.w	80074f8 <HAL_DMA_IRQHandler+0x84>
 8007914:	3214      	adds	r2, #20
 8007916:	4293      	cmp	r3, r2
 8007918:	f43f adee 	beq.w	80074f8 <HAL_DMA_IRQHandler+0x84>
 800791c:	3214      	adds	r2, #20
 800791e:	4293      	cmp	r3, r2
 8007920:	f43f adea 	beq.w	80074f8 <HAL_DMA_IRQHandler+0x84>
 8007924:	3214      	adds	r2, #20
 8007926:	4293      	cmp	r3, r2
 8007928:	f43f ade6 	beq.w	80074f8 <HAL_DMA_IRQHandler+0x84>
 800792c:	3214      	adds	r2, #20
 800792e:	4293      	cmp	r3, r2
 8007930:	f43f ade2 	beq.w	80074f8 <HAL_DMA_IRQHandler+0x84>
 8007934:	3214      	adds	r2, #20
 8007936:	4293      	cmp	r3, r2
 8007938:	f43f adde 	beq.w	80074f8 <HAL_DMA_IRQHandler+0x84>
 800793c:	3214      	adds	r2, #20
 800793e:	4293      	cmp	r3, r2
 8007940:	f43f adda 	beq.w	80074f8 <HAL_DMA_IRQHandler+0x84>
}
 8007944:	b002      	add	sp, #8
 8007946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800794a:	0697      	lsls	r7, r2, #26
 800794c:	d403      	bmi.n	8007956 <HAL_DMA_IRQHandler+0x4e2>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	f022 0204 	bic.w	r2, r2, #4
 8007954:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8007956:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007958:	e764      	b.n	8007824 <HAL_DMA_IRQHandler+0x3b0>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800795a:	2002      	movs	r0, #2
 800795c:	4088      	lsls	r0, r1
 800795e:	ea10 0f0c 	tst.w	r0, ip
 8007962:	d016      	beq.n	8007992 <HAL_DMA_IRQHandler+0x51e>
 8007964:	0796      	lsls	r6, r2, #30
 8007966:	d514      	bpl.n	8007992 <HAL_DMA_IRQHandler+0x51e>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007968:	6068      	str	r0, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800796a:	0410      	lsls	r0, r2, #16
 800796c:	d503      	bpl.n	8007976 <HAL_DMA_IRQHandler+0x502>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800796e:	03d1      	lsls	r1, r2, #15
 8007970:	d40d      	bmi.n	800798e <HAL_DMA_IRQHandler+0x51a>
          if(hdma->XferM1CpltCallback != NULL)
 8007972:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007974:	e756      	b.n	8007824 <HAL_DMA_IRQHandler+0x3b0>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007976:	f012 0220 	ands.w	r2, r2, #32
 800797a:	d108      	bne.n	800798e <HAL_DMA_IRQHandler+0x51a>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800797c:	6819      	ldr	r1, [r3, #0]
 800797e:	f021 010a 	bic.w	r1, r1, #10
 8007982:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8007984:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8007986:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800798a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 800798e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007990:	e748      	b.n	8007824 <HAL_DMA_IRQHandler+0x3b0>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007992:	2008      	movs	r0, #8
 8007994:	4088      	lsls	r0, r1
 8007996:	ea10 0f0c 	tst.w	r0, ip
 800799a:	d0d3      	beq.n	8007944 <HAL_DMA_IRQHandler+0x4d0>
 800799c:	0712      	lsls	r2, r2, #28
 800799e:	d5d1      	bpl.n	8007944 <HAL_DMA_IRQHandler+0x4d0>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80079a0:	681a      	ldr	r2, [r3, #0]
 80079a2:	f022 020e 	bic.w	r2, r2, #14
 80079a6:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80079a8:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 80079aa:	2200      	movs	r2, #0
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80079ac:	fa03 f101 	lsl.w	r1, r3, r1
 80079b0:	6069      	str	r1, [r5, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80079b2:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 80079b4:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
 80079b8:	e795      	b.n	80078e6 <HAL_DMA_IRQHandler+0x472>
 80079ba:	bf00      	nop
 80079bc:	40020028 	.word	0x40020028
 80079c0:	5802541c 	.word	0x5802541c

080079c4 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 80079c4:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 80079c6:	4770      	bx	lr

080079c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80079c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80079cc:	680b      	ldr	r3, [r1, #0]
{
 80079ce:	b085      	sub	sp, #20
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80079d0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007b94 <HAL_GPIO_Init+0x1cc>
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80079d4:	f04f 49b0 	mov.w	r9, #1476395008	; 0x58000000
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80079d8:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00U;
 80079da:	2300      	movs	r3, #0
        temp = EXTI_CurrentCPU->IMR1;
 80079dc:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8007b98 <HAL_GPIO_Init+0x1d0>
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80079e0:	9a01      	ldr	r2, [sp, #4]
 80079e2:	40da      	lsrs	r2, r3
 80079e4:	d102      	bne.n	80079ec <HAL_GPIO_Init+0x24>
      }
    }

    position++;
  }
}
 80079e6:	b005      	add	sp, #20
 80079e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80079ec:	2701      	movs	r7, #1
    if (iocurrent != 0x00U)
 80079ee:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80079f0:	409f      	lsls	r7, r3
    if (iocurrent != 0x00U)
 80079f2:	ea17 0502 	ands.w	r5, r7, r2
 80079f6:	f000 80b6 	beq.w	8007b66 <HAL_GPIO_Init+0x19e>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80079fa:	684a      	ldr	r2, [r1, #4]
 80079fc:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8007a00:	2403      	movs	r4, #3
 8007a02:	f022 0a10 	bic.w	sl, r2, #16
 8007a06:	fa04 f40e 	lsl.w	r4, r4, lr
 8007a0a:	f10a 36ff 	add.w	r6, sl, #4294967295
 8007a0e:	43e4      	mvns	r4, r4
 8007a10:	2e01      	cmp	r6, #1
 8007a12:	d810      	bhi.n	8007a36 <HAL_GPIO_Init+0x6e>
        temp = GPIOx->OSPEEDR;
 8007a14:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007a16:	ea06 0b04 	and.w	fp, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007a1a:	68ce      	ldr	r6, [r1, #12]
 8007a1c:	fa06 f60e 	lsl.w	r6, r6, lr
 8007a20:	ea46 060b 	orr.w	r6, r6, fp
        GPIOx->OSPEEDR = temp;
 8007a24:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8007a26:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007a28:	ea26 0707 	bic.w	r7, r6, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007a2c:	f3c2 1600 	ubfx	r6, r2, #4, #1
 8007a30:	409e      	lsls	r6, r3
 8007a32:	4337      	orrs	r7, r6
        GPIOx->OTYPER = temp;
 8007a34:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8007a36:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007a38:	f1ba 0f02 	cmp.w	sl, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007a3c:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007a3e:	ea07 0704 	and.w	r7, r7, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007a42:	fa06 f60e 	lsl.w	r6, r6, lr
 8007a46:	ea46 0607 	orr.w	r6, r6, r7
      GPIOx->PUPDR = temp;
 8007a4a:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007a4c:	d114      	bne.n	8007a78 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3U];
 8007a4e:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007a52:	f003 0b07 	and.w	fp, r3, #7
 8007a56:	270f      	movs	r7, #15
 8007a58:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8007a5c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 8007a60:	f8da 6020 	ldr.w	r6, [sl, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007a64:	fa07 f70b 	lsl.w	r7, r7, fp
 8007a68:	ea26 0707 	bic.w	r7, r6, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007a6c:	690e      	ldr	r6, [r1, #16]
 8007a6e:	fa06 f60b 	lsl.w	r6, r6, fp
 8007a72:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3U] = temp;
 8007a74:	f8ca 6020 	str.w	r6, [sl, #32]
      temp = GPIOx->MODER;
 8007a78:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007a7a:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007a7c:	f002 0603 	and.w	r6, r2, #3
 8007a80:	fa06 fe0e 	lsl.w	lr, r6, lr
 8007a84:	ea4e 0404 	orr.w	r4, lr, r4
      GPIOx->MODER = temp;
 8007a88:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007a8a:	00d4      	lsls	r4, r2, #3
 8007a8c:	d56b      	bpl.n	8007b66 <HAL_GPIO_Init+0x19e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a8e:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 8007a92:	f023 0603 	bic.w	r6, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007a96:	f003 0703 	and.w	r7, r3, #3
 8007a9a:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a9e:	f044 0402 	orr.w	r4, r4, #2
 8007aa2:	f106 46b0 	add.w	r6, r6, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007aa6:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007aa8:	f8c8 40f4 	str.w	r4, [r8, #244]	; 0xf4
 8007aac:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007ab0:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 8007ab4:	f004 0402 	and.w	r4, r4, #2
 8007ab8:	9403      	str	r4, [sp, #12]
 8007aba:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007abc:	fa0e f407 	lsl.w	r4, lr, r7
        temp = SYSCFG->EXTICR[position >> 2U];
 8007ac0:	f8d6 a008 	ldr.w	sl, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007ac4:	ea2a 0e04 	bic.w	lr, sl, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007ac8:	4c31      	ldr	r4, [pc, #196]	; (8007b90 <HAL_GPIO_Init+0x1c8>)
 8007aca:	42a0      	cmp	r0, r4
 8007acc:	d04d      	beq.n	8007b6a <HAL_GPIO_Init+0x1a2>
 8007ace:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007ad2:	42a0      	cmp	r0, r4
 8007ad4:	d04b      	beq.n	8007b6e <HAL_GPIO_Init+0x1a6>
 8007ad6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007ada:	42a0      	cmp	r0, r4
 8007adc:	d049      	beq.n	8007b72 <HAL_GPIO_Init+0x1aa>
 8007ade:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007ae2:	42a0      	cmp	r0, r4
 8007ae4:	d047      	beq.n	8007b76 <HAL_GPIO_Init+0x1ae>
 8007ae6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007aea:	42a0      	cmp	r0, r4
 8007aec:	d045      	beq.n	8007b7a <HAL_GPIO_Init+0x1b2>
 8007aee:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007af2:	42a0      	cmp	r0, r4
 8007af4:	d043      	beq.n	8007b7e <HAL_GPIO_Init+0x1b6>
 8007af6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007afa:	42a0      	cmp	r0, r4
 8007afc:	d041      	beq.n	8007b82 <HAL_GPIO_Init+0x1ba>
 8007afe:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007b02:	42a0      	cmp	r0, r4
 8007b04:	d03f      	beq.n	8007b86 <HAL_GPIO_Init+0x1be>
 8007b06:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007b0a:	42a0      	cmp	r0, r4
 8007b0c:	d03d      	beq.n	8007b8a <HAL_GPIO_Init+0x1c2>
 8007b0e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8007b12:	42a0      	cmp	r0, r4
 8007b14:	bf14      	ite	ne
 8007b16:	240a      	movne	r4, #10
 8007b18:	2409      	moveq	r4, #9
 8007b1a:	40bc      	lsls	r4, r7
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007b1c:	03d7      	lsls	r7, r2, #15
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007b1e:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007b22:	60b4      	str	r4, [r6, #8]
        temp &= ~(iocurrent);
 8007b24:	ea6f 0605 	mvn.w	r6, r5
        temp = EXTI_CurrentCPU->IMR1;
 8007b28:	f8dc 4000 	ldr.w	r4, [ip]
        temp &= ~(iocurrent);
 8007b2c:	bf54      	ite	pl
 8007b2e:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8007b30:	432c      	orrmi	r4, r5
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007b32:	0397      	lsls	r7, r2, #14
        EXTI_CurrentCPU->IMR1 = temp;
 8007b34:	f8cc 4000 	str.w	r4, [ip]
        temp = EXTI_CurrentCPU->EMR1;
 8007b38:	f8dc 4004 	ldr.w	r4, [ip, #4]
        temp &= ~(iocurrent);
 8007b3c:	bf54      	ite	pl
 8007b3e:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8007b40:	432c      	orrmi	r4, r5
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007b42:	02d7      	lsls	r7, r2, #11
        EXTI->RTSR1 = temp;
 8007b44:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
        EXTI_CurrentCPU->EMR1 = temp;
 8007b48:	f8cc 4004 	str.w	r4, [ip, #4]
        temp = EXTI->RTSR1;
 8007b4c:	f8d9 4000 	ldr.w	r4, [r9]
        temp &= ~(iocurrent);
 8007b50:	bf54      	ite	pl
 8007b52:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8007b54:	432c      	orrmi	r4, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007b56:	0292      	lsls	r2, r2, #10
        EXTI->RTSR1 = temp;
 8007b58:	603c      	str	r4, [r7, #0]
        temp = EXTI->FTSR1;
 8007b5a:	687c      	ldr	r4, [r7, #4]
        temp &= ~(iocurrent);
 8007b5c:	bf54      	ite	pl
 8007b5e:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8007b60:	432c      	orrmi	r4, r5
        EXTI->FTSR1 = temp;
 8007b62:	f8c9 4004 	str.w	r4, [r9, #4]
    position++;
 8007b66:	3301      	adds	r3, #1
 8007b68:	e73a      	b.n	80079e0 <HAL_GPIO_Init+0x18>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007b6a:	2400      	movs	r4, #0
 8007b6c:	e7d5      	b.n	8007b1a <HAL_GPIO_Init+0x152>
 8007b6e:	2401      	movs	r4, #1
 8007b70:	e7d3      	b.n	8007b1a <HAL_GPIO_Init+0x152>
 8007b72:	2402      	movs	r4, #2
 8007b74:	e7d1      	b.n	8007b1a <HAL_GPIO_Init+0x152>
 8007b76:	2403      	movs	r4, #3
 8007b78:	e7cf      	b.n	8007b1a <HAL_GPIO_Init+0x152>
 8007b7a:	2404      	movs	r4, #4
 8007b7c:	e7cd      	b.n	8007b1a <HAL_GPIO_Init+0x152>
 8007b7e:	2405      	movs	r4, #5
 8007b80:	e7cb      	b.n	8007b1a <HAL_GPIO_Init+0x152>
 8007b82:	2406      	movs	r4, #6
 8007b84:	e7c9      	b.n	8007b1a <HAL_GPIO_Init+0x152>
 8007b86:	2407      	movs	r4, #7
 8007b88:	e7c7      	b.n	8007b1a <HAL_GPIO_Init+0x152>
 8007b8a:	2408      	movs	r4, #8
 8007b8c:	e7c5      	b.n	8007b1a <HAL_GPIO_Init+0x152>
 8007b8e:	bf00      	nop
 8007b90:	58020000 	.word	0x58020000
 8007b94:	58024400 	.word	0x58024400
 8007b98:	58000080 	.word	0x58000080

08007b9c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007b9c:	6903      	ldr	r3, [r0, #16]
 8007b9e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8007ba0:	bf14      	ite	ne
 8007ba2:	2001      	movne	r0, #1
 8007ba4:	2000      	moveq	r0, #0
 8007ba6:	4770      	bx	lr

08007ba8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007ba8:	b10a      	cbz	r2, 8007bae <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007baa:	6181      	str	r1, [r0, #24]
  }
}
 8007bac:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007bae:	0409      	lsls	r1, r1, #16
 8007bb0:	e7fb      	b.n	8007baa <HAL_GPIO_WritePin+0x2>

08007bb2 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8007bb2:	6943      	ldr	r3, [r0, #20]
 8007bb4:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007bb8:	bf08      	it	eq
 8007bba:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8007bbc:	6181      	str	r1, [r0, #24]
  }
}
 8007bbe:	4770      	bx	lr

08007bc0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007bc2:	4604      	mov	r4, r0
{
 8007bc4:	b08b      	sub	sp, #44	; 0x2c
  if (hpcd == NULL)
 8007bc6:	b360      	cbz	r0, 8007c22 <HAL_PCD_Init+0x62>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007bc8:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
  USBx = hpcd->Instance;
 8007bcc:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007bce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007bd2:	b91b      	cbnz	r3, 8007bdc <HAL_PCD_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007bd4:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007bd8:	f00b f95a 	bl	8012e90 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007bdc:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007bde:	466e      	mov	r6, sp
 8007be0:	1d27      	adds	r7, r4, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8007be2:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007be6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  __HAL_PCD_DISABLE(hpcd);
 8007be8:	4625      	mov	r5, r4
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007bea:	f413 7380 	ands.w	r3, r3, #256	; 0x100
  __HAL_PCD_DISABLE(hpcd);
 8007bee:	f855 0b10 	ldr.w	r0, [r5], #16
    hpcd->Init.dma_enable = 0U;
 8007bf2:	bf08      	it	eq
 8007bf4:	6123      	streq	r3, [r4, #16]
  __HAL_PCD_DISABLE(hpcd);
 8007bf6:	f005 f887 	bl	800cd08 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007bfa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007bfc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8007bfe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007c00:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8007c02:	e895 0003 	ldmia.w	r5, {r0, r1}
 8007c06:	4625      	mov	r5, r4
 8007c08:	e886 0003 	stmia.w	r6, {r0, r1}
 8007c0c:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8007c10:	f855 0b10 	ldr.w	r0, [r5], #16
 8007c14:	f004 ffbc 	bl	800cb90 <USB_CoreInit>
 8007c18:	4606      	mov	r6, r0
 8007c1a:	b120      	cbz	r0, 8007c26 <HAL_PCD_Init+0x66>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007c1c:	2302      	movs	r3, #2
 8007c1e:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
    return HAL_ERROR;
 8007c22:	2501      	movs	r5, #1
 8007c24:	e054      	b.n	8007cd0 <HAL_PCD_Init+0x110>
    return HAL_ERROR;
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007c26:	4601      	mov	r1, r0
 8007c28:	6820      	ldr	r0, [r4, #0]
 8007c2a:	f005 f873 	bl	800cd14 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007c2e:	4630      	mov	r0, r6
 8007c30:	f8d4 c004 	ldr.w	ip, [r4, #4]
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007c34:	261c      	movs	r6, #28
 8007c36:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007c3a:	4601      	mov	r1, r0
 8007c3c:	b2c2      	uxtb	r2, r0
 8007c3e:	3001      	adds	r0, #1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007c40:	4594      	cmp	ip, r2
 8007c42:	d81b      	bhi.n	8007c7c <HAL_PCD_Init+0xbc>
 8007c44:	2300      	movs	r3, #0
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007c46:	261c      	movs	r6, #28
 8007c48:	4619      	mov	r1, r3
 8007c4a:	b2d8      	uxtb	r0, r3
 8007c4c:	3301      	adds	r3, #1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007c4e:	4584      	cmp	ip, r0
 8007c50:	d822      	bhi.n	8007c98 <HAL_PCD_Init+0xd8>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007c52:	466e      	mov	r6, sp
 8007c54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007c56:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8007c58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007c5a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8007c5c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8007c60:	e886 0003 	stmia.w	r6, {r0, r1}
 8007c64:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8007c68:	6820      	ldr	r0, [r4, #0]
 8007c6a:	f005 f895 	bl	800cd98 <USB_DevInit>
 8007c6e:	2301      	movs	r3, #1
 8007c70:	4605      	mov	r5, r0
 8007c72:	b300      	cbz	r0, 8007cb6 <HAL_PCD_Init+0xf6>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007c74:	2202      	movs	r2, #2
 8007c76:	f884 23bd 	strb.w	r2, [r4, #957]	; 0x3bd
 8007c7a:	e7d2      	b.n	8007c22 <HAL_PCD_Init+0x62>
    hpcd->IN_ep[i].is_in = 1U;
 8007c7c:	fb06 4302 	mla	r3, r6, r2, r4
 8007c80:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
    hpcd->IN_ep[i].num = i;
 8007c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007c88:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007c8c:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 8007c90:	6519      	str	r1, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007c92:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
 8007c96:	e7d1      	b.n	8007c3c <HAL_PCD_Init+0x7c>
    hpcd->OUT_ep[i].is_in = 0U;
 8007c98:	fb06 4200 	mla	r2, r6, r0, r4
 8007c9c:	f882 11fd 	strb.w	r1, [r2, #509]	; 0x1fd
    hpcd->OUT_ep[i].num = i;
 8007ca0:	f882 01fc 	strb.w	r0, [r2, #508]	; 0x1fc
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007ca4:	f882 11ff 	strb.w	r1, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007ca8:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007cac:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007cb0:	f8c2 1210 	str.w	r1, [r2, #528]	; 0x210
 8007cb4:	e7c9      	b.n	8007c4a <HAL_PCD_Init+0x8a>
    return HAL_ERROR;
  }

  hpcd->USB_Address = 0U;
 8007cb6:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8007cba:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007cbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d102      	bne.n	8007cca <HAL_PCD_Init+0x10a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007cc4:	4620      	mov	r0, r4
 8007cc6:	f000 fc58 	bl	800857a <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8007cca:	6820      	ldr	r0, [r4, #0]
 8007ccc:	f005 fb96 	bl	800d3fc <USB_DevDisconnect>

  return HAL_OK;
}
 8007cd0:	4628      	mov	r0, r5
 8007cd2:	b00b      	add	sp, #44	; 0x2c
 8007cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007cd6 <HAL_PCD_Start>:
{
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8007cd6:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8007cda:	2b01      	cmp	r3, #1
{
 8007cdc:	b510      	push	{r4, lr}
 8007cde:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8007ce0:	d016      	beq.n	8007d10 <HAL_PCD_Start+0x3a>
 8007ce2:	2301      	movs	r3, #1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007ce4:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8007ce6:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007cea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d106      	bne.n	8007cfe <HAL_PCD_Start+0x28>
 8007cf0:	69a3      	ldr	r3, [r4, #24]
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d003      	beq.n	8007cfe <HAL_PCD_Start+0x28>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007cf6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007cf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cfc:	6383      	str	r3, [r0, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8007cfe:	f005 fb71 	bl	800d3e4 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8007d02:	6820      	ldr	r0, [r4, #0]
 8007d04:	f004 fffa 	bl	800ccfc <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8007d08:	2000      	movs	r0, #0
 8007d0a:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
}
 8007d0e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8007d10:	2002      	movs	r0, #2
 8007d12:	e7fc      	b.n	8007d0e <HAL_PCD_Start+0x38>

08007d14 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007d18:	6805      	ldr	r5, [r0, #0]
{
 8007d1a:	b087      	sub	sp, #28
 8007d1c:	4604      	mov	r4, r0
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007d1e:	4628      	mov	r0, r5
 8007d20:	f005 fba7 	bl	800d472 <USB_GetMode>
 8007d24:	9002      	str	r0, [sp, #8]
 8007d26:	2800      	cmp	r0, #0
 8007d28:	f040 813a 	bne.w	8007fa0 <HAL_PCD_IRQHandler+0x28c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007d2c:	6820      	ldr	r0, [r4, #0]
 8007d2e:	f005 fb71 	bl	800d414 <USB_ReadInterrupts>
 8007d32:	2800      	cmp	r0, #0
 8007d34:	f000 8134 	beq.w	8007fa0 <HAL_PCD_IRQHandler+0x28c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007d38:	6820      	ldr	r0, [r4, #0]
 8007d3a:	f005 fb6b 	bl	800d414 <USB_ReadInterrupts>
 8007d3e:	0782      	lsls	r2, r0, #30
 8007d40:	d504      	bpl.n	8007d4c <HAL_PCD_IRQHandler+0x38>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007d42:	6822      	ldr	r2, [r4, #0]
 8007d44:	6953      	ldr	r3, [r2, #20]
 8007d46:	f003 0302 	and.w	r3, r3, #2
 8007d4a:	6153      	str	r3, [r2, #20]
    }

     /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007d4c:	6820      	ldr	r0, [r4, #0]
 8007d4e:	f005 fb61 	bl	800d414 <USB_ReadInterrupts>
 8007d52:	06c3      	lsls	r3, r0, #27
 8007d54:	d52a      	bpl.n	8007dac <HAL_PCD_IRQHandler+0x98>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007d56:	6822      	ldr	r2, [r4, #0]
 8007d58:	6993      	ldr	r3, [r2, #24]
 8007d5a:	f023 0310 	bic.w	r3, r3, #16
 8007d5e:	6193      	str	r3, [r2, #24]

      temp = USBx->GRXSTSP;
 8007d60:	6a2e      	ldr	r6, [r5, #32]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007d62:	f3c6 4343 	ubfx	r3, r6, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8007d66:	f006 080f 	and.w	r8, r6, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007d6a:	2b02      	cmp	r3, #2
 8007d6c:	f040 811b 	bne.w	8007fa6 <HAL_PCD_IRQHandler+0x292>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007d70:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8007d74:	421e      	tst	r6, r3
 8007d76:	d014      	beq.n	8007da2 <HAL_PCD_IRQHandler+0x8e>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007d78:	271c      	movs	r7, #28
 8007d7a:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8007d7e:	4628      	mov	r0, r5
 8007d80:	fb07 4708 	mla	r7, r7, r8, r4
 8007d84:	4632      	mov	r2, r6
 8007d86:	f8d7 1208 	ldr.w	r1, [r7, #520]	; 0x208
 8007d8a:	f005 fab9 	bl	800d300 <USB_ReadPacket>
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007d8e:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8007d92:	4433      	add	r3, r6
 8007d94:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007d98:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8007d9c:	441e      	add	r6, r3
 8007d9e:	f8c7 6214 	str.w	r6, [r7, #532]	; 0x214
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007da2:	6822      	ldr	r2, [r4, #0]
 8007da4:	6993      	ldr	r3, [r2, #24]
 8007da6:	f043 0310 	orr.w	r3, r3, #16
 8007daa:	6193      	str	r3, [r2, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8007dac:	6820      	ldr	r0, [r4, #0]
 8007dae:	f005 fb31 	bl	800d414 <USB_ReadInterrupts>
 8007db2:	0307      	lsls	r7, r0, #12
 8007db4:	f100 8106 	bmi.w	8007fc4 <HAL_PCD_IRQHandler+0x2b0>
        epnum++;
        ep_intr >>= 1U;
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8007db8:	6820      	ldr	r0, [r4, #0]
 8007dba:	f005 fb2b 	bl	800d414 <USB_ReadInterrupts>
 8007dbe:	0346      	lsls	r6, r0, #13
 8007dc0:	d50b      	bpl.n	8007dda <HAL_PCD_IRQHandler+0xc6>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007dc2:	6820      	ldr	r0, [r4, #0]
 8007dc4:	4626      	mov	r6, r4
 8007dc6:	f005 fb31 	bl	800d42c <USB_ReadDevAllInEpInterrupt>

      epnum = 0U;
 8007dca:	2700      	movs	r7, #0
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007dcc:	4682      	mov	sl, r0
 8007dce:	f505 6910 	add.w	r9, r5, #2304	; 0x900

      while (ep_intr != 0U)
 8007dd2:	f1ba 0f00 	cmp.w	sl, #0
 8007dd6:	f040 81a3 	bne.w	8008120 <HAL_PCD_IRQHandler+0x40c>
        ep_intr >>= 1U;
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007dda:	6820      	ldr	r0, [r4, #0]
 8007ddc:	f005 fb1a 	bl	800d414 <USB_ReadInterrupts>
 8007de0:	2800      	cmp	r0, #0
 8007de2:	da15      	bge.n	8007e10 <HAL_PCD_IRQHandler+0xfc>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007de4:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 8007de8:	f023 0301 	bic.w	r3, r3, #1
 8007dec:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804

      if (hpcd->LPM_State == LPM_L1)
 8007df0:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8007df4:	2b01      	cmp	r3, #1
 8007df6:	f040 822e 	bne.w	8008256 <HAL_PCD_IRQHandler+0x542>
      {
        hpcd->LPM_State = LPM_L0;
 8007dfa:	2100      	movs	r1, #0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007dfc:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 8007dfe:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007e02:	f000 fbcd 	bl	80085a0 <HAL_PCDEx_LPM_Callback>
#else
        HAL_PCD_ResumeCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007e06:	6822      	ldr	r2, [r4, #0]
 8007e08:	6953      	ldr	r3, [r2, #20]
 8007e0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007e0e:	6153      	str	r3, [r2, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007e10:	6820      	ldr	r0, [r4, #0]
 8007e12:	f005 faff 	bl	800d414 <USB_ReadInterrupts>
 8007e16:	0500      	lsls	r0, r0, #20
 8007e18:	d50b      	bpl.n	8007e32 <HAL_PCD_IRQHandler+0x11e>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007e1a:	f8d5 3808 	ldr.w	r3, [r5, #2056]	; 0x808
 8007e1e:	07d9      	lsls	r1, r3, #31
 8007e20:	d502      	bpl.n	8007e28 <HAL_PCD_IRQHandler+0x114>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007e22:	4620      	mov	r0, r4
 8007e24:	f00b f8a2 	bl	8012f6c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007e28:	6822      	ldr	r2, [r4, #0]
 8007e2a:	6953      	ldr	r3, [r2, #20]
 8007e2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e30:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8007e32:	6820      	ldr	r0, [r4, #0]
 8007e34:	f005 faee 	bl	800d414 <USB_ReadInterrupts>
 8007e38:	0102      	lsls	r2, r0, #4
 8007e3a:	d514      	bpl.n	8007e66 <HAL_PCD_IRQHandler+0x152>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8007e3c:	6823      	ldr	r3, [r4, #0]
 8007e3e:	695a      	ldr	r2, [r3, #20]
 8007e40:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8007e44:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8007e46:	f894 23f4 	ldrb.w	r2, [r4, #1012]	; 0x3f4
 8007e4a:	2a00      	cmp	r2, #0
 8007e4c:	f040 8207 	bne.w	800825e <HAL_PCD_IRQHandler+0x54a>
      {
        hpcd->LPM_State = LPM_L1;
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8007e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
        hpcd->LPM_State = LPM_L1;
 8007e52:	2101      	movs	r1, #1

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007e54:	4620      	mov	r0, r4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8007e56:	f3c3 0383 	ubfx	r3, r3, #2, #4
        hpcd->LPM_State = LPM_L1;
 8007e5a:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8007e5e:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007e62:	f000 fb9d 	bl	80085a0 <HAL_PCDEx_LPM_Callback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007e66:	6820      	ldr	r0, [r4, #0]
 8007e68:	f005 fad4 	bl	800d414 <USB_ReadInterrupts>
 8007e6c:	04c3      	lsls	r3, r0, #19
 8007e6e:	d535      	bpl.n	8007edc <HAL_PCD_IRQHandler+0x1c8>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007e70:	f505 6600 	add.w	r6, r5, #2048	; 0x800
 8007e74:	6873      	ldr	r3, [r6, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007e76:	2110      	movs	r1, #16
 8007e78:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007e7a:	f023 0301 	bic.w	r3, r3, #1
 8007e7e:	6073      	str	r3, [r6, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007e80:	f004 ff60 	bl	800cd44 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e84:	6860      	ldr	r0, [r4, #4]
 8007e86:	f505 6310 	add.w	r3, r5, #2304	; 0x900
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007e8a:	f64f 317f 	movw	r1, #64383	; 0xfb7f
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e8e:	9a02      	ldr	r2, [sp, #8]
 8007e90:	4290      	cmp	r0, r2
 8007e92:	f040 81e8 	bne.w	8008266 <HAL_PCD_IRQHandler+0x552>
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007e96:	69f3      	ldr	r3, [r6, #28]
 8007e98:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8007e9c:	61f3      	str	r3, [r6, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007e9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	f000 8200 	beq.w	80082a6 <HAL_PCD_IRQHandler+0x592>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007ea6:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 8007eaa:	f043 030b 	orr.w	r3, r3, #11
 8007eae:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007eb2:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8007eb4:	f043 030b 	orr.w	r3, r3, #11
 8007eb8:	6473      	str	r3, [r6, #68]	; 0x44
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007eba:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007ebe:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007ec2:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007ec4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007ec8:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007eca:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007ece:	f005 fae5 	bl	800d49c <USB_EP0_OutStart>
                             (uint8_t *)hpcd->Setup);

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007ed2:	6822      	ldr	r2, [r4, #0]
 8007ed4:	6953      	ldr	r3, [r2, #20]
 8007ed6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007eda:	6153      	str	r3, [r2, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007edc:	6820      	ldr	r0, [r4, #0]
 8007ede:	f005 fa99 	bl	800d414 <USB_ReadInterrupts>
 8007ee2:	0487      	lsls	r7, r0, #18
 8007ee4:	d516      	bpl.n	8007f14 <HAL_PCD_IRQHandler+0x200>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8007ee6:	6820      	ldr	r0, [r4, #0]
 8007ee8:	f005 fac7 	bl	800d47a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007eec:	6820      	ldr	r0, [r4, #0]
 8007eee:	f005 f80b 	bl	800cf08 <USB_GetDevSpeed>

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007ef2:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007ef4:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007ef6:	f000 ffd7 	bl	8008ea8 <HAL_RCC_GetHCLKFreq>
 8007efa:	7b22      	ldrb	r2, [r4, #12]
 8007efc:	4601      	mov	r1, r0
 8007efe:	4628      	mov	r0, r5
 8007f00:	f004 fe88 	bl	800cc14 <USB_SetTurnaroundTime>
                                  (uint8_t)hpcd->Init.speed);

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8007f04:	4620      	mov	r0, r4
 8007f06:	f00b f81e 	bl	8012f46 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007f0a:	6822      	ldr	r2, [r4, #0]
 8007f0c:	6953      	ldr	r3, [r2, #20]
 8007f0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007f12:	6153      	str	r3, [r2, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007f14:	6820      	ldr	r0, [r4, #0]
 8007f16:	f005 fa7d 	bl	800d414 <USB_ReadInterrupts>
 8007f1a:	0706      	lsls	r6, r0, #28
 8007f1c:	d507      	bpl.n	8007f2e <HAL_PCD_IRQHandler+0x21a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007f1e:	4620      	mov	r0, r4
 8007f20:	f00b f80d 	bl	8012f3e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8007f24:	6822      	ldr	r2, [r4, #0]
 8007f26:	6953      	ldr	r3, [r2, #20]
 8007f28:	f003 0308 	and.w	r3, r3, #8
 8007f2c:	6153      	str	r3, [r2, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007f2e:	6820      	ldr	r0, [r4, #0]
 8007f30:	f005 fa70 	bl	800d414 <USB_ReadInterrupts>
 8007f34:	02c5      	lsls	r5, r0, #11
 8007f36:	d508      	bpl.n	8007f4a <HAL_PCD_IRQHandler+0x236>
      epnum = 0U;

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007f38:	2100      	movs	r1, #0
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	f00b f836 	bl	8012fac <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007f40:	6822      	ldr	r2, [r4, #0]
 8007f42:	6953      	ldr	r3, [r2, #20]
 8007f44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007f48:	6153      	str	r3, [r2, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007f4a:	6820      	ldr	r0, [r4, #0]
 8007f4c:	f005 fa62 	bl	800d414 <USB_ReadInterrupts>
 8007f50:	0280      	lsls	r0, r0, #10
 8007f52:	d508      	bpl.n	8007f66 <HAL_PCD_IRQHandler+0x252>
      epnum = 0U;

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8007f54:	2100      	movs	r1, #0
 8007f56:	4620      	mov	r0, r4
 8007f58:	f00b f824 	bl	8012fa4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007f5c:	6822      	ldr	r2, [r4, #0]
 8007f5e:	6953      	ldr	r3, [r2, #20]
 8007f60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007f64:	6153      	str	r3, [r2, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007f66:	6820      	ldr	r0, [r4, #0]
 8007f68:	f005 fa54 	bl	800d414 <USB_ReadInterrupts>
 8007f6c:	0041      	lsls	r1, r0, #1
 8007f6e:	d507      	bpl.n	8007f80 <HAL_PCD_IRQHandler+0x26c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007f70:	4620      	mov	r0, r4
 8007f72:	f00b f81f 	bl	8012fb4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007f76:	6822      	ldr	r2, [r4, #0]
 8007f78:	6953      	ldr	r3, [r2, #20]
 8007f7a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007f7e:	6153      	str	r3, [r2, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007f80:	6820      	ldr	r0, [r4, #0]
 8007f82:	f005 fa47 	bl	800d414 <USB_ReadInterrupts>
 8007f86:	0742      	lsls	r2, r0, #29
 8007f88:	d50a      	bpl.n	8007fa0 <HAL_PCD_IRQHandler+0x28c>
    {
      temp = hpcd->Instance->GOTGINT;
 8007f8a:	6823      	ldr	r3, [r4, #0]
 8007f8c:	685d      	ldr	r5, [r3, #4]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007f8e:	076b      	lsls	r3, r5, #29
 8007f90:	d502      	bpl.n	8007f98 <HAL_PCD_IRQHandler+0x284>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007f92:	4620      	mov	r0, r4
 8007f94:	f00b f812 	bl	8012fbc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8007f98:	6822      	ldr	r2, [r4, #0]
 8007f9a:	6853      	ldr	r3, [r2, #4]
 8007f9c:	432b      	orrs	r3, r5
 8007f9e:	6053      	str	r3, [r2, #4]
    }
  }
}
 8007fa0:	b007      	add	sp, #28
 8007fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8007fa6:	2b06      	cmp	r3, #6
 8007fa8:	f47f aefb 	bne.w	8007da2 <HAL_PCD_IRQHandler+0x8e>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007fac:	271c      	movs	r7, #28
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007fae:	2208      	movs	r2, #8
 8007fb0:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8007fb4:	4628      	mov	r0, r5
 8007fb6:	f005 f9a3 	bl	800d300 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007fba:	fb07 4708 	mla	r7, r7, r8, r4
 8007fbe:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8007fc2:	e6e9      	b.n	8007d98 <HAL_PCD_IRQHandler+0x84>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007fc4:	6820      	ldr	r0, [r4, #0]
      epnum = 0U;
 8007fc6:	2600      	movs	r6, #0
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007fc8:	f005 fa28 	bl	800d41c <USB_ReadDevAllOutEpInterrupt>
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007fcc:	f8df 92ec 	ldr.w	r9, [pc, #748]	; 80082bc <HAL_PCD_IRQHandler+0x5a8>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007fd0:	4680      	mov	r8, r0
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007fd2:	f8df b2ec 	ldr.w	fp, [pc, #748]	; 80082c0 <HAL_PCD_IRQHandler+0x5ac>
      while (ep_intr != 0U)
 8007fd6:	f1b8 0f00 	cmp.w	r8, #0
 8007fda:	f43f aeed 	beq.w	8007db8 <HAL_PCD_IRQHandler+0xa4>
        if ((ep_intr & 0x1U) != 0U)
 8007fde:	f018 0f01 	tst.w	r8, #1
 8007fe2:	d061      	beq.n	80080a8 <HAL_PCD_IRQHandler+0x394>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007fe4:	fa5f fa86 	uxtb.w	sl, r6
 8007fe8:	6820      	ldr	r0, [r4, #0]
 8007fea:	4651      	mov	r1, sl
 8007fec:	f005 fa26 	bl	800d43c <USB_ReadDevOutEPInterrupt>
 8007ff0:	4607      	mov	r7, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007ff2:	07f8      	lsls	r0, r7, #31
 8007ff4:	d51c      	bpl.n	8008030 <HAL_PCD_IRQHandler+0x31c>
 8007ff6:	0173      	lsls	r3, r6, #5
 8007ff8:	f505 6230 	add.w	r2, r5, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007ffc:	2101      	movs	r1, #1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007ffe:	6820      	ldr	r0, [r4, #0]
 8008000:	441a      	add	r2, r3
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008002:	6091      	str	r1, [r2, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008004:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
  if (hpcd->Init.dma_enable == 1U)
 8008008:	6921      	ldr	r1, [r4, #16]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800800a:	4413      	add	r3, r2
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800800c:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
  if (hpcd->Init.dma_enable == 1U)
 8008010:	2901      	cmp	r1, #1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008012:	689a      	ldr	r2, [r3, #8]
  if (hpcd->Init.dma_enable == 1U)
 8008014:	d16d      	bne.n	80080f2 <HAL_PCD_IRQHandler+0x3de>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008016:	0711      	lsls	r1, r2, #28
 8008018:	d506      	bpl.n	8008028 <HAL_PCD_IRQHandler+0x314>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800801a:	45cc      	cmp	ip, r9
 800801c:	d908      	bls.n	8008030 <HAL_PCD_IRQHandler+0x31c>
 800801e:	0410      	lsls	r0, r2, #16
 8008020:	d506      	bpl.n	8008030 <HAL_PCD_IRQHandler+0x31c>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008022:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008026:	e002      	b.n	800802e <HAL_PCD_IRQHandler+0x31a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008028:	0691      	lsls	r1, r2, #26
 800802a:	d541      	bpl.n	80080b0 <HAL_PCD_IRQHandler+0x39c>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800802c:	2220      	movs	r2, #32
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800802e:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008030:	0738      	lsls	r0, r7, #28
 8008032:	d520      	bpl.n	8008076 <HAL_PCD_IRQHandler+0x362>
 8008034:	0173      	lsls	r3, r6, #5
 8008036:	f505 6230 	add.w	r2, r5, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800803a:	2108      	movs	r1, #8
 800803c:	441a      	add	r2, r3
 800803e:	6091      	str	r1, [r2, #8]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008040:	6822      	ldr	r2, [r4, #0]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008042:	f8d2 a040 	ldr.w	sl, [r2, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008046:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800804a:	45ca      	cmp	sl, r9
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800804c:	4413      	add	r3, r2
 800804e:	689a      	ldr	r2, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008050:	d904      	bls.n	800805c <HAL_PCD_IRQHandler+0x348>
 8008052:	0411      	lsls	r1, r2, #16
 8008054:	d502      	bpl.n	800805c <HAL_PCD_IRQHandler+0x348>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008056:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800805a:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800805c:	4620      	mov	r0, r4
 800805e:	f00a ff57 	bl	8012f10 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8008062:	45ca      	cmp	sl, r9
 8008064:	d907      	bls.n	8008076 <HAL_PCD_IRQHandler+0x362>
 8008066:	6921      	ldr	r1, [r4, #16]
 8008068:	2901      	cmp	r1, #1
 800806a:	d104      	bne.n	8008076 <HAL_PCD_IRQHandler+0x362>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800806c:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8008070:	6820      	ldr	r0, [r4, #0]
 8008072:	f005 fa13 	bl	800d49c <USB_EP0_OutStart>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008076:	06fa      	lsls	r2, r7, #27
 8008078:	d505      	bpl.n	8008086 <HAL_PCD_IRQHandler+0x372>
 800807a:	f505 6330 	add.w	r3, r5, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800807e:	2210      	movs	r2, #16
 8008080:	eb03 1346 	add.w	r3, r3, r6, lsl #5
 8008084:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008086:	06bb      	lsls	r3, r7, #26
 8008088:	d505      	bpl.n	8008096 <HAL_PCD_IRQHandler+0x382>
 800808a:	f505 6330 	add.w	r3, r5, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800808e:	2220      	movs	r2, #32
 8008090:	eb03 1346 	add.w	r3, r3, r6, lsl #5
 8008094:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008096:	04bf      	lsls	r7, r7, #18
 8008098:	d506      	bpl.n	80080a8 <HAL_PCD_IRQHandler+0x394>
 800809a:	f505 6330 	add.w	r3, r5, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800809e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80080a2:	eb03 1346 	add.w	r3, r3, r6, lsl #5
 80080a6:	609a      	str	r2, [r3, #8]
        epnum++;
 80080a8:	3601      	adds	r6, #1
        ep_intr >>= 1U;
 80080aa:	ea4f 0858 	mov.w	r8, r8, lsr #1
 80080ae:	e792      	b.n	8007fd6 <HAL_PCD_IRQHandler+0x2c2>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80080b0:	f012 0f28 	tst.w	r2, #40	; 0x28
 80080b4:	d1bc      	bne.n	8008030 <HAL_PCD_IRQHandler+0x31c>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80080b6:	45cc      	cmp	ip, r9
 80080b8:	d901      	bls.n	80080be <HAL_PCD_IRQHandler+0x3aa>
 80080ba:	0412      	lsls	r2, r2, #16
 80080bc:	d4b1      	bmi.n	8008022 <HAL_PCD_IRQHandler+0x30e>
 80080be:	221c      	movs	r2, #28
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80080c0:	691b      	ldr	r3, [r3, #16]
 80080c2:	fb02 4206 	mla	r2, r2, r6, r4
 80080c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80080ca:	f8d2 1204 	ldr.w	r1, [r2, #516]	; 0x204
 80080ce:	1acb      	subs	r3, r1, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80080d0:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80080d4:	f8d2 3208 	ldr.w	r3, [r2, #520]	; 0x208
 80080d8:	4419      	add	r1, r3
 80080da:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80080de:	b986      	cbnz	r6, 8008102 <HAL_PCD_IRQHandler+0x3ee>
 80080e0:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 80080e4:	b96b      	cbnz	r3, 8008102 <HAL_PCD_IRQHandler+0x3ee>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80080e6:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80080ea:	2101      	movs	r1, #1
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80080ec:	f005 f9d6 	bl	800d49c <USB_EP0_OutStart>
 80080f0:	e007      	b.n	8008102 <HAL_PCD_IRQHandler+0x3ee>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80080f2:	45dc      	cmp	ip, fp
 80080f4:	d10a      	bne.n	800810c <HAL_PCD_IRQHandler+0x3f8>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80080f6:	0411      	lsls	r1, r2, #16
 80080f8:	d493      	bmi.n	8008022 <HAL_PCD_IRQHandler+0x30e>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80080fa:	0692      	lsls	r2, r2, #26
 80080fc:	d501      	bpl.n	8008102 <HAL_PCD_IRQHandler+0x3ee>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80080fe:	2220      	movs	r2, #32
 8008100:	609a      	str	r2, [r3, #8]
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008102:	4651      	mov	r1, sl
 8008104:	4620      	mov	r0, r4
 8008106:	f00a ff09 	bl	8012f1c <HAL_PCD_DataOutStageCallback>
 800810a:	e791      	b.n	8008030 <HAL_PCD_IRQHandler+0x31c>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800810c:	2e00      	cmp	r6, #0
 800810e:	d1f8      	bne.n	8008102 <HAL_PCD_IRQHandler+0x3ee>
 8008110:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 8008114:	2b00      	cmp	r3, #0
 8008116:	d1f4      	bne.n	8008102 <HAL_PCD_IRQHandler+0x3ee>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008118:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800811c:	4631      	mov	r1, r6
 800811e:	e7e5      	b.n	80080ec <HAL_PCD_IRQHandler+0x3d8>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008120:	f01a 0f01 	tst.w	sl, #1
 8008124:	d074      	beq.n	8008210 <HAL_PCD_IRQHandler+0x4fc>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008126:	fa5f fb87 	uxtb.w	fp, r7
 800812a:	6820      	ldr	r0, [r4, #0]
 800812c:	4659      	mov	r1, fp
 800812e:	f005 f98e 	bl	800d44e <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008132:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008136:	4680      	mov	r8, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008138:	d020      	beq.n	800817c <HAL_PCD_IRQHandler+0x468>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800813a:	2001      	movs	r0, #1
 800813c:	f007 020f 	and.w	r2, r7, #15
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008140:	f8d5 3834 	ldr.w	r3, [r5, #2100]	; 0x834
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008144:	fa00 f202 	lsl.w	r2, r0, r2
            if (hpcd->Init.dma_enable == 1U)
 8008148:	6921      	ldr	r1, [r4, #16]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800814a:	ea23 0302 	bic.w	r3, r3, r2
            if (hpcd->Init.dma_enable == 1U)
 800814e:	4281      	cmp	r1, r0
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008150:	f8c5 3834 	str.w	r3, [r5, #2100]	; 0x834
 8008154:	eb09 1347 	add.w	r3, r9, r7, lsl #5
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008158:	6098      	str	r0, [r3, #8]
            if (hpcd->Init.dma_enable == 1U)
 800815a:	d10b      	bne.n	8008174 <HAL_PCD_IRQHandler+0x460>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800815c:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 8008160:	4413      	add	r3, r2
 8008162:	64b3      	str	r3, [r6, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008164:	b937      	cbnz	r7, 8008174 <HAL_PCD_IRQHandler+0x460>
 8008166:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8008168:	b923      	cbnz	r3, 8008174 <HAL_PCD_IRQHandler+0x460>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800816a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800816e:	6820      	ldr	r0, [r4, #0]
 8008170:	f005 f994 	bl	800d49c <USB_EP0_OutStart>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008174:	4659      	mov	r1, fp
 8008176:	4620      	mov	r0, r4
 8008178:	f00a fed9 	bl	8012f2e <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800817c:	f018 0f08 	tst.w	r8, #8
 8008180:	d003      	beq.n	800818a <HAL_PCD_IRQHandler+0x476>
 8008182:	eb09 1347 	add.w	r3, r9, r7, lsl #5
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008186:	2208      	movs	r2, #8
 8008188:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800818a:	f018 0f10 	tst.w	r8, #16
 800818e:	d003      	beq.n	8008198 <HAL_PCD_IRQHandler+0x484>
 8008190:	eb09 1347 	add.w	r3, r9, r7, lsl #5
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008194:	2210      	movs	r2, #16
 8008196:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008198:	f018 0f40 	tst.w	r8, #64	; 0x40
 800819c:	d003      	beq.n	80081a6 <HAL_PCD_IRQHandler+0x492>
 800819e:	eb09 1347 	add.w	r3, r9, r7, lsl #5
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80081a2:	2240      	movs	r2, #64	; 0x40
 80081a4:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80081a6:	f018 0f02 	tst.w	r8, #2
 80081aa:	d003      	beq.n	80081b4 <HAL_PCD_IRQHandler+0x4a0>
 80081ac:	eb09 1347 	add.w	r3, r9, r7, lsl #5
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80081b0:	2202      	movs	r2, #2
 80081b2:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80081b4:	f018 0f80 	tst.w	r8, #128	; 0x80
 80081b8:	d02a      	beq.n	8008210 <HAL_PCD_IRQHandler+0x4fc>
  if (ep->xfer_count > ep->xfer_len)
 80081ba:	e9d6 3214 	ldrd	r3, r2, [r6, #80]	; 0x50
 80081be:	429a      	cmp	r2, r3
 80081c0:	d826      	bhi.n	8008210 <HAL_PCD_IRQHandler+0x4fc>
  len = ep->xfer_len - ep->xfer_count;
 80081c2:	1a9b      	subs	r3, r3, r2
  len32b = (len + 3U) / 4U;
 80081c4:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80081c6:	6821      	ldr	r1, [r4, #0]
 80081c8:	4293      	cmp	r3, r2
 80081ca:	9103      	str	r1, [sp, #12]
 80081cc:	bf28      	it	cs
 80081ce:	4613      	movcs	r3, r2
 80081d0:	3303      	adds	r3, #3
 80081d2:	089b      	lsrs	r3, r3, #2
 80081d4:	9304      	str	r3, [sp, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80081d6:	f501 6310 	add.w	r3, r1, #2304	; 0x900
 80081da:	eb03 1347 	add.w	r3, r3, r7, lsl #5
 80081de:	9305      	str	r3, [sp, #20]
 80081e0:	9b05      	ldr	r3, [sp, #20]
 80081e2:	9804      	ldr	r0, [sp, #16]
 80081e4:	6999      	ldr	r1, [r3, #24]
 80081e6:	b289      	uxth	r1, r1
 80081e8:	4281      	cmp	r1, r0
 80081ea:	e9d6 3214 	ldrd	r3, r2, [r6, #80]	; 0x50
 80081ee:	d214      	bcs.n	800821a <HAL_PCD_IRQHandler+0x506>
  if (ep->xfer_len <= ep->xfer_count)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d80d      	bhi.n	8008210 <HAL_PCD_IRQHandler+0x4fc>
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80081f4:	9b03      	ldr	r3, [sp, #12]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80081f6:	f007 020f 	and.w	r2, r7, #15
 80081fa:	2101      	movs	r1, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80081fc:	f503 6b00 	add.w	fp, r3, #2048	; 0x800
 8008200:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008204:	fa01 f202 	lsl.w	r2, r1, r2
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008208:	ea23 0302 	bic.w	r3, r3, r2
 800820c:	f8cb 3034 	str.w	r3, [fp, #52]	; 0x34
        epnum++;
 8008210:	3701      	adds	r7, #1
        ep_intr >>= 1U;
 8008212:	ea4f 0a5a 	mov.w	sl, sl, lsr #1
 8008216:	361c      	adds	r6, #28
 8008218:	e5db      	b.n	8007dd2 <HAL_PCD_IRQHandler+0xbe>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800821a:	4293      	cmp	r3, r2
 800821c:	d9ea      	bls.n	80081f4 <HAL_PCD_IRQHandler+0x4e0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800821e:	2b00      	cmp	r3, #0
 8008220:	d0e8      	beq.n	80081f4 <HAL_PCD_IRQHandler+0x4e0>
    len = ep->xfer_len - ep->xfer_count;
 8008222:	eba3 0802 	sub.w	r8, r3, r2
 8008226:	6c73      	ldr	r3, [r6, #68]	; 0x44
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008228:	465a      	mov	r2, fp
 800822a:	9803      	ldr	r0, [sp, #12]
 800822c:	4598      	cmp	r8, r3
 800822e:	bf28      	it	cs
 8008230:	4698      	movcs	r8, r3
    len32b = (len + 3U) / 4U;
 8008232:	f108 0303 	add.w	r3, r8, #3
 8008236:	089b      	lsrs	r3, r3, #2
 8008238:	9304      	str	r3, [sp, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800823a:	7c23      	ldrb	r3, [r4, #16]
 800823c:	9300      	str	r3, [sp, #0]
 800823e:	fa1f f388 	uxth.w	r3, r8
 8008242:	6cb1      	ldr	r1, [r6, #72]	; 0x48
 8008244:	f004 ff70 	bl	800d128 <USB_WritePacket>
    ep->xfer_buff  += len;
 8008248:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 800824a:	4443      	add	r3, r8
 800824c:	64b3      	str	r3, [r6, #72]	; 0x48
    ep->xfer_count += len;
 800824e:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8008250:	4443      	add	r3, r8
 8008252:	6573      	str	r3, [r6, #84]	; 0x54
 8008254:	e7c4      	b.n	80081e0 <HAL_PCD_IRQHandler+0x4cc>
        HAL_PCD_ResumeCallback(hpcd);
 8008256:	4620      	mov	r0, r4
 8008258:	f00a fea0 	bl	8012f9c <HAL_PCD_ResumeCallback>
 800825c:	e5d3      	b.n	8007e06 <HAL_PCD_IRQHandler+0xf2>
        HAL_PCD_SuspendCallback(hpcd);
 800825e:	4620      	mov	r0, r4
 8008260:	f00a fe84 	bl	8012f6c <HAL_PCD_SuspendCallback>
 8008264:	e5ff      	b.n	8007e66 <HAL_PCD_IRQHandler+0x152>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008266:	6099      	str	r1, [r3, #8]
 8008268:	3320      	adds	r3, #32
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800826a:	f853 2c20 	ldr.w	r2, [r3, #-32]
 800826e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8008272:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008276:	f853 2c20 	ldr.w	r2, [r3, #-32]
 800827a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800827e:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008282:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008286:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800828a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800828e:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008292:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 8008296:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800829a:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800829e:	9a02      	ldr	r2, [sp, #8]
 80082a0:	3201      	adds	r2, #1
 80082a2:	9202      	str	r2, [sp, #8]
 80082a4:	e5f3      	b.n	8007e8e <HAL_PCD_IRQHandler+0x17a>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80082a6:	6973      	ldr	r3, [r6, #20]
 80082a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80082ac:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80082b0:	6173      	str	r3, [r6, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80082b2:	6933      	ldr	r3, [r6, #16]
 80082b4:	f043 030b 	orr.w	r3, r3, #11
 80082b8:	6133      	str	r3, [r6, #16]
 80082ba:	e5fe      	b.n	8007eba <HAL_PCD_IRQHandler+0x1a6>
 80082bc:	4f54300a 	.word	0x4f54300a
 80082c0:	4f54310a 	.word	0x4f54310a

080082c4 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 80082c4:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 80082c8:	2a01      	cmp	r2, #1
{
 80082ca:	b510      	push	{r4, lr}
 80082cc:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80082ce:	d00b      	beq.n	80082e8 <HAL_PCD_SetAddress+0x24>
 80082d0:	2201      	movs	r2, #1
 80082d2:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80082d6:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80082da:	6800      	ldr	r0, [r0, #0]
 80082dc:	f005 f872 	bl	800d3c4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80082e0:	2000      	movs	r0, #0
 80082e2:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80082e6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80082e8:	2002      	movs	r0, #2
 80082ea:	e7fc      	b.n	80082e6 <HAL_PCD_SetAddress+0x22>

080082ec <HAL_PCD_EP_Open>:
{
 80082ec:	b570      	push	{r4, r5, r6, lr}
 80082ee:	f001 050f 	and.w	r5, r1, #15
 80082f2:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 80082f4:	f011 0f80 	tst.w	r1, #128	; 0x80
 80082f8:	f04f 061c 	mov.w	r6, #28
 80082fc:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
 8008300:	ea4f 0080 	mov.w	r0, r0, lsl #2
 8008304:	d01f      	beq.n	8008346 <HAL_PCD_EP_Open+0x5a>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008306:	f100 013c 	add.w	r1, r0, #60	; 0x3c
    ep->is_in = 1U;
 800830a:	fb06 4605 	mla	r6, r6, r5, r4
 800830e:	2001      	movs	r0, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008310:	4421      	add	r1, r4
    ep->is_in = 1U;
 8008312:	f886 003d 	strb.w	r0, [r6, #61]	; 0x3d
  ep->maxpacket = ep_mps;
 8008316:	608a      	str	r2, [r1, #8]
  if (ep->is_in != 0U)
 8008318:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800831a:	700d      	strb	r5, [r1, #0]
  ep->type = ep_type;
 800831c:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 800831e:	b102      	cbz	r2, 8008322 <HAL_PCD_EP_Open+0x36>
    ep->tx_fifo_num = ep->num;
 8008320:	80cd      	strh	r5, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 8008322:	2b02      	cmp	r3, #2
    ep->data_pid_start = 0U;
 8008324:	bf04      	itt	eq
 8008326:	2300      	moveq	r3, #0
 8008328:	710b      	strbeq	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 800832a:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800832e:	2b01      	cmp	r3, #1
 8008330:	d012      	beq.n	8008358 <HAL_PCD_EP_Open+0x6c>
 8008332:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008334:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8008336:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800833a:	f004 fdf0 	bl	800cf1e <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800833e:	2000      	movs	r0, #0
 8008340:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8008344:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008346:	f500 71fe 	add.w	r1, r0, #508	; 0x1fc
    ep->is_in = 0U;
 800834a:	fb06 4605 	mla	r6, r6, r5, r4
 800834e:	2000      	movs	r0, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008350:	4421      	add	r1, r4
    ep->is_in = 0U;
 8008352:	f886 01fd 	strb.w	r0, [r6, #509]	; 0x1fd
 8008356:	e7de      	b.n	8008316 <HAL_PCD_EP_Open+0x2a>
  __HAL_LOCK(hpcd);
 8008358:	2002      	movs	r0, #2
 800835a:	e7f3      	b.n	8008344 <HAL_PCD_EP_Open+0x58>

0800835c <HAL_PCD_EP_Close>:
{
 800835c:	b510      	push	{r4, lr}
 800835e:	4604      	mov	r4, r0
 8008360:	f001 000f 	and.w	r0, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 8008364:	f011 0f80 	tst.w	r1, #128	; 0x80
 8008368:	f04f 021c 	mov.w	r2, #28
 800836c:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 8008370:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008374:	d016      	beq.n	80083a4 <HAL_PCD_EP_Close+0x48>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008376:	f103 013c 	add.w	r1, r3, #60	; 0x3c
    ep->is_in = 1U;
 800837a:	fb02 4200 	mla	r2, r2, r0, r4
 800837e:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008380:	4421      	add	r1, r4
    ep->is_in = 1U;
 8008382:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 8008386:	7008      	strb	r0, [r1, #0]
  __HAL_LOCK(hpcd);
 8008388:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800838c:	2b01      	cmp	r3, #1
 800838e:	d012      	beq.n	80083b6 <HAL_PCD_EP_Close+0x5a>
 8008390:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008392:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8008394:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008398:	f004 fe00 	bl	800cf9c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800839c:	2000      	movs	r0, #0
 800839e:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80083a2:	bd10      	pop	{r4, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80083a4:	f503 71fe 	add.w	r1, r3, #508	; 0x1fc
    ep->is_in = 0U;
 80083a8:	fb02 4200 	mla	r2, r2, r0, r4
 80083ac:	2300      	movs	r3, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80083ae:	4421      	add	r1, r4
    ep->is_in = 0U;
 80083b0:	f882 31fd 	strb.w	r3, [r2, #509]	; 0x1fd
 80083b4:	e7e7      	b.n	8008386 <HAL_PCD_EP_Close+0x2a>
  __HAL_LOCK(hpcd);
 80083b6:	2002      	movs	r0, #2
 80083b8:	e7f3      	b.n	80083a2 <HAL_PCD_EP_Close+0x46>

080083ba <HAL_PCD_EP_Receive>:
{
 80083ba:	b538      	push	{r3, r4, r5, lr}
 80083bc:	f001 050f 	and.w	r5, r1, #15
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80083c0:	241c      	movs	r4, #28
 80083c2:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;
 80083c6:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80083ca:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_len = len;
 80083ce:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->xfer_count = 0U;
 80083d2:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 80083d4:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_count = 0U;
 80083d8:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
  ep->is_in = 0U;
 80083dc:	f884 31fd 	strb.w	r3, [r4, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 80083e0:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  if (hpcd->Init.dma_enable == 1U)
 80083e4:	6903      	ldr	r3, [r0, #16]
 80083e6:	6800      	ldr	r0, [r0, #0]
 80083e8:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 80083ea:	bf08      	it	eq
 80083ec:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
 80083f0:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80083f2:	b91d      	cbnz	r5, 80083fc <HAL_PCD_EP_Receive+0x42>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80083f4:	f004 fe24 	bl	800d040 <USB_EP0StartXfer>
}
 80083f8:	2000      	movs	r0, #0
 80083fa:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80083fc:	f004 fea8 	bl	800d150 <USB_EPStartXfer>
 8008400:	e7fa      	b.n	80083f8 <HAL_PCD_EP_Receive+0x3e>

08008402 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008402:	231c      	movs	r3, #28
 8008404:	f001 010f 	and.w	r1, r1, #15
 8008408:	fb03 0101 	mla	r1, r3, r1, r0
}
 800840c:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 8008410:	4770      	bx	lr

08008412 <HAL_PCD_EP_Transmit>:
{
 8008412:	b538      	push	{r3, r4, r5, lr}
 8008414:	f001 050f 	and.w	r5, r1, #15
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008418:	241c      	movs	r4, #28
 800841a:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;
 800841e:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008422:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_len = len;
 8008424:	6523      	str	r3, [r4, #80]	; 0x50
  ep->xfer_count = 0U;
 8008426:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 8008428:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_count = 0U;
 800842a:	6563      	str	r3, [r4, #84]	; 0x54
  ep->is_in = 1U;
 800842c:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800842e:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  ep->is_in = 1U;
 8008432:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 8008436:	6903      	ldr	r3, [r0, #16]
 8008438:	6800      	ldr	r0, [r0, #0]
 800843a:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 800843c:	bf08      	it	eq
 800843e:	64e2      	streq	r2, [r4, #76]	; 0x4c
 8008440:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008442:	b91d      	cbnz	r5, 800844c <HAL_PCD_EP_Transmit+0x3a>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008444:	f004 fdfc 	bl	800d040 <USB_EP0StartXfer>
}
 8008448:	2000      	movs	r0, #0
 800844a:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800844c:	f004 fe80 	bl	800d150 <USB_EPStartXfer>
 8008450:	e7fa      	b.n	8008448 <HAL_PCD_EP_Transmit+0x36>

08008452 <HAL_PCD_EP_SetStall>:
{
 8008452:	b538      	push	{r3, r4, r5, lr}
 8008454:	f001 050f 	and.w	r5, r1, #15
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008458:	6843      	ldr	r3, [r0, #4]
{
 800845a:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800845c:	429d      	cmp	r5, r3
 800845e:	d82e      	bhi.n	80084be <HAL_PCD_EP_SetStall+0x6c>
  if ((0x80U & ep_addr) == 0x80U)
 8008460:	f011 0f80 	tst.w	r1, #128	; 0x80
 8008464:	f04f 021c 	mov.w	r2, #28
 8008468:	d01f      	beq.n	80084aa <HAL_PCD_EP_SetStall+0x58>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800846a:	fb02 0305 	mla	r3, r2, r5, r0
    ep->is_in = 1U;
 800846e:	fb02 0105 	mla	r1, r2, r5, r0
 8008472:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008474:	333c      	adds	r3, #60	; 0x3c
    ep->is_in = 1U;
 8008476:	f881 203d 	strb.w	r2, [r1, #61]	; 0x3d
  ep->is_stall = 1U;
 800847a:	2201      	movs	r2, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800847c:	701d      	strb	r5, [r3, #0]
  ep->is_stall = 1U;
 800847e:	709a      	strb	r2, [r3, #2]
  __HAL_LOCK(hpcd);
 8008480:	f894 13bc 	ldrb.w	r1, [r4, #956]	; 0x3bc
 8008484:	4291      	cmp	r1, r2
 8008486:	d01c      	beq.n	80084c2 <HAL_PCD_EP_SetStall+0x70>
 8008488:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800848c:	4619      	mov	r1, r3
 800848e:	6820      	ldr	r0, [r4, #0]
 8008490:	f004 ff44 	bl	800d31c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008494:	b92d      	cbnz	r5, 80084a2 <HAL_PCD_EP_SetStall+0x50>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8008496:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800849a:	7c21      	ldrb	r1, [r4, #16]
 800849c:	6820      	ldr	r0, [r4, #0]
 800849e:	f004 fffd 	bl	800d49c <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd);
 80084a2:	2000      	movs	r0, #0
 80084a4:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80084a8:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 80084aa:	fb02 0301 	mla	r3, r2, r1, r0
    ep->is_in = 0U;
 80084ae:	fb02 0101 	mla	r1, r2, r1, r0
 80084b2:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 80084b4:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
    ep->is_in = 0U;
 80084b8:	f881 21fd 	strb.w	r2, [r1, #509]	; 0x1fd
 80084bc:	e7dd      	b.n	800847a <HAL_PCD_EP_SetStall+0x28>
    return HAL_ERROR;
 80084be:	2001      	movs	r0, #1
 80084c0:	e7f2      	b.n	80084a8 <HAL_PCD_EP_SetStall+0x56>
  __HAL_LOCK(hpcd);
 80084c2:	2002      	movs	r0, #2
 80084c4:	e7f0      	b.n	80084a8 <HAL_PCD_EP_SetStall+0x56>

080084c6 <HAL_PCD_EP_ClrStall>:
{
 80084c6:	b538      	push	{r3, r4, r5, lr}
 80084c8:	f001 020f 	and.w	r2, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80084cc:	6843      	ldr	r3, [r0, #4]
{
 80084ce:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d82a      	bhi.n	800852a <HAL_PCD_EP_ClrStall+0x64>
 80084d4:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 80084d8:	f011 0f80 	tst.w	r1, #128	; 0x80
 80084dc:	f04f 001c 	mov.w	r0, #28
 80084e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80084e4:	d018      	beq.n	8008518 <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80084e6:	f103 013c 	add.w	r1, r3, #60	; 0x3c
    ep->is_in = 1U;
 80084ea:	fb00 4002 	mla	r0, r0, r2, r4
 80084ee:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80084f0:	4421      	add	r1, r4
    ep->is_in = 1U;
 80084f2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  ep->is_stall = 0U;
 80084f6:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 80084f8:	700a      	strb	r2, [r1, #0]
  ep->is_stall = 0U;
 80084fa:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 80084fc:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8008500:	2b01      	cmp	r3, #1
 8008502:	d014      	beq.n	800852e <HAL_PCD_EP_ClrStall+0x68>
 8008504:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008506:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8008508:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800850c:	f004 ff31 	bl	800d372 <USB_EPClearStall>
  return HAL_OK;
 8008510:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 8008512:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
}
 8008516:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008518:	f503 71fe 	add.w	r1, r3, #508	; 0x1fc
    ep->is_in = 0U;
 800851c:	fb00 4002 	mla	r0, r0, r2, r4
 8008520:	2300      	movs	r3, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008522:	4421      	add	r1, r4
    ep->is_in = 0U;
 8008524:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
 8008528:	e7e5      	b.n	80084f6 <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 800852a:	2001      	movs	r0, #1
 800852c:	e7f3      	b.n	8008516 <HAL_PCD_EP_ClrStall+0x50>
  __HAL_LOCK(hpcd);
 800852e:	2002      	movs	r0, #2
 8008530:	e7f1      	b.n	8008516 <HAL_PCD_EP_ClrStall+0x50>

08008532 <HAL_PCDEx_SetTxFiFo>:
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008532:	6800      	ldr	r0, [r0, #0]
 8008534:	0412      	lsls	r2, r2, #16
{
 8008536:	b570      	push	{r4, r5, r6, lr}
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008538:	6a44      	ldr	r4, [r0, #36]	; 0x24

  if (fifo == 0U)
 800853a:	b919      	cbnz	r1, 8008544 <HAL_PCDEx_SetTxFiFo+0x12>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800853c:	4322      	orrs	r2, r4
 800853e:	6282      	str	r2, [r0, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8008540:	2000      	movs	r0, #0
 8008542:	bd70      	pop	{r4, r5, r6, pc}
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8008544:	6a83      	ldr	r3, [r0, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8008546:	1e4d      	subs	r5, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8008548:	eb04 4413 	add.w	r4, r4, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800854c:	2300      	movs	r3, #0
 800854e:	1c5e      	adds	r6, r3, #1
 8008550:	b2db      	uxtb	r3, r3
 8008552:	429d      	cmp	r5, r3
 8008554:	d805      	bhi.n	8008562 <HAL_PCDEx_SetTxFiFo+0x30>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008556:	313f      	adds	r1, #63	; 0x3f
 8008558:	4322      	orrs	r2, r4
 800855a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800855e:	6042      	str	r2, [r0, #4]
 8008560:	e7ee      	b.n	8008540 <HAL_PCDEx_SetTxFiFo+0xe>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8008562:	3340      	adds	r3, #64	; 0x40
 8008564:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800856e:	4633      	mov	r3, r6
 8008570:	e7ed      	b.n	800854e <HAL_PCDEx_SetTxFiFo+0x1c>

08008572 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8008572:	6803      	ldr	r3, [r0, #0]

  return HAL_OK;
}
 8008574:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8008576:	6259      	str	r1, [r3, #36]	; 0x24
}
 8008578:	4770      	bx	lr

0800857a <HAL_PCDEx_ActivateLPM>:
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
 800857a:	2101      	movs	r1, #1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800857c:	6802      	ldr	r2, [r0, #0]
{
 800857e:	4603      	mov	r3, r0
  hpcd->lpm_active = 1U;
 8008580:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8008584:	2000      	movs	r0, #0
 8008586:	f883 03f4 	strb.w	r0, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800858a:	6993      	ldr	r3, [r2, #24]
 800858c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008590:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8008592:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8008594:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008598:	f043 0303 	orr.w	r3, r3, #3
 800859c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 800859e:	4770      	bx	lr

080085a0 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80085a0:	4770      	bx	lr
	...

080085a4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80085a4:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80085a6:	4c10      	ldr	r4, [pc, #64]	; (80085e8 <HAL_PWREx_ConfigSupply+0x44>)
 80085a8:	68e3      	ldr	r3, [r4, #12]
 80085aa:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80085ae:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80085b0:	d105      	bne.n	80085be <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80085b2:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80085b6:	1a18      	subs	r0, r3, r0
 80085b8:	bf18      	it	ne
 80085ba:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 80085bc:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80085be:	f023 0307 	bic.w	r3, r3, #7
 80085c2:	4318      	orrs	r0, r3
 80085c4:	60e0      	str	r0, [r4, #12]
  tickstart = HAL_GetTick ();
 80085c6:	f7fd f9c1 	bl	800594c <HAL_GetTick>
 80085ca:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80085cc:	6863      	ldr	r3, [r4, #4]
 80085ce:	049b      	lsls	r3, r3, #18
 80085d0:	d501      	bpl.n	80085d6 <HAL_PWREx_ConfigSupply+0x32>
  return HAL_OK;
 80085d2:	2000      	movs	r0, #0
 80085d4:	e7f2      	b.n	80085bc <HAL_PWREx_ConfigSupply+0x18>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80085d6:	f7fd f9b9 	bl	800594c <HAL_GetTick>
 80085da:	1b40      	subs	r0, r0, r5
 80085dc:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80085e0:	d9f4      	bls.n	80085cc <HAL_PWREx_ConfigSupply+0x28>
      return HAL_ERROR;
 80085e2:	2001      	movs	r0, #1
 80085e4:	e7ea      	b.n	80085bc <HAL_PWREx_ConfigSupply+0x18>
 80085e6:	bf00      	nop
 80085e8:	58024800 	.word	0x58024800

080085ec <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80085ec:	4a02      	ldr	r2, [pc, #8]	; (80085f8 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 80085ee:	68d3      	ldr	r3, [r2, #12]
 80085f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80085f4:	60d3      	str	r3, [r2, #12]
}
 80085f6:	4770      	bx	lr
 80085f8:	58024800 	.word	0x58024800

080085fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80085fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80085fe:	4604      	mov	r4, r0
 8008600:	b908      	cbnz	r0, 8008606 <HAL_RCC_OscConfig+0xa>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
      {
        return HAL_ERROR;
 8008602:	2001      	movs	r0, #1
 8008604:	e08c      	b.n	8008720 <HAL_RCC_OscConfig+0x124>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008606:	6803      	ldr	r3, [r0, #0]
 8008608:	07d8      	lsls	r0, r3, #31
 800860a:	d45e      	bmi.n	80086ca <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800860c:	6823      	ldr	r3, [r4, #0]
 800860e:	0799      	lsls	r1, r3, #30
 8008610:	f100 80ac 	bmi.w	800876c <HAL_RCC_OscConfig+0x170>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008614:	6823      	ldr	r3, [r4, #0]
 8008616:	06da      	lsls	r2, r3, #27
 8008618:	d527      	bpl.n	800866a <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800861a:	4ba8      	ldr	r3, [pc, #672]	; (80088bc <HAL_RCC_OscConfig+0x2c0>)
 800861c:	691a      	ldr	r2, [r3, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800861e:	6a99      	ldr	r1, [r3, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008620:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008624:	2a08      	cmp	r2, #8
 8008626:	d007      	beq.n	8008638 <HAL_RCC_OscConfig+0x3c>
 8008628:	2a18      	cmp	r2, #24
 800862a:	f040 810a 	bne.w	8008842 <HAL_RCC_OscConfig+0x246>
 800862e:	f001 0203 	and.w	r2, r1, #3
 8008632:	2a01      	cmp	r2, #1
 8008634:	f040 8105 	bne.w	8008842 <HAL_RCC_OscConfig+0x246>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	05db      	lsls	r3, r3, #23
 800863c:	d502      	bpl.n	8008644 <HAL_RCC_OscConfig+0x48>
 800863e:	69e3      	ldr	r3, [r4, #28]
 8008640:	2b80      	cmp	r3, #128	; 0x80
 8008642:	d1de      	bne.n	8008602 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008644:	f7fd f99a 	bl	800597c <HAL_GetREVID>
 8008648:	f241 0303 	movw	r3, #4099	; 0x1003
 800864c:	6a21      	ldr	r1, [r4, #32]
 800864e:	4298      	cmp	r0, r3
 8008650:	4b9a      	ldr	r3, [pc, #616]	; (80088bc <HAL_RCC_OscConfig+0x2c0>)
 8008652:	f200 80ef 	bhi.w	8008834 <HAL_RCC_OscConfig+0x238>
 8008656:	685a      	ldr	r2, [r3, #4]
 8008658:	2920      	cmp	r1, #32
 800865a:	f022 42f8 	bic.w	r2, r2, #2080374784	; 0x7c000000
 800865e:	bf0c      	ite	eq
 8008660:	f042 4280 	orreq.w	r2, r2, #1073741824	; 0x40000000
 8008664:	ea42 6281 	orrne.w	r2, r2, r1, lsl #26
 8008668:	605a      	str	r2, [r3, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800866a:	6823      	ldr	r3, [r4, #0]
 800866c:	0719      	lsls	r1, r3, #28
 800866e:	f100 8129 	bmi.w	80088c4 <HAL_RCC_OscConfig+0x2c8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008672:	6823      	ldr	r3, [r4, #0]
 8008674:	069a      	lsls	r2, r3, #26
 8008676:	f100 814a 	bmi.w	800890e <HAL_RCC_OscConfig+0x312>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800867a:	6823      	ldr	r3, [r4, #0]
 800867c:	075d      	lsls	r5, r3, #29
 800867e:	d51e      	bpl.n	80086be <HAL_RCC_OscConfig+0xc2>
    PWR->CR1 |= PWR_CR1_DBP;
 8008680:	4d8f      	ldr	r5, [pc, #572]	; (80088c0 <HAL_RCC_OscConfig+0x2c4>)
 8008682:	682b      	ldr	r3, [r5, #0]
 8008684:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008688:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800868a:	f7fd f95f 	bl	800594c <HAL_GetTick>
 800868e:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008690:	682b      	ldr	r3, [r5, #0]
 8008692:	05da      	lsls	r2, r3, #23
 8008694:	f140 8160 	bpl.w	8008958 <HAL_RCC_OscConfig+0x35c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008698:	68a3      	ldr	r3, [r4, #8]
 800869a:	4d88      	ldr	r5, [pc, #544]	; (80088bc <HAL_RCC_OscConfig+0x2c0>)
 800869c:	2b01      	cmp	r3, #1
 800869e:	f040 8162 	bne.w	8008966 <HAL_RCC_OscConfig+0x36a>
 80086a2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80086a4:	f043 0301 	orr.w	r3, r3, #1
 80086a8:	672b      	str	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80086aa:	f241 3588 	movw	r5, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80086ae:	f7fd f94d 	bl	800594c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80086b2:	4e82      	ldr	r6, [pc, #520]	; (80088bc <HAL_RCC_OscConfig+0x2c0>)
      tickstart = HAL_GetTick();
 80086b4:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80086b6:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80086b8:	079b      	lsls	r3, r3, #30
 80086ba:	f140 817a 	bpl.w	80089b2 <HAL_RCC_OscConfig+0x3b6>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80086be:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80086c0:	2800      	cmp	r0, #0
 80086c2:	f040 817d 	bne.w	80089c0 <HAL_RCC_OscConfig+0x3c4>
      }
    }
  }
  return HAL_OK;
 80086c6:	2000      	movs	r0, #0
 80086c8:	e02a      	b.n	8008720 <HAL_RCC_OscConfig+0x124>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80086ca:	4b7c      	ldr	r3, [pc, #496]	; (80088bc <HAL_RCC_OscConfig+0x2c0>)
 80086cc:	691a      	ldr	r2, [r3, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80086ce:	6a99      	ldr	r1, [r3, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80086d0:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80086d4:	2a10      	cmp	r2, #16
 80086d6:	d005      	beq.n	80086e4 <HAL_RCC_OscConfig+0xe8>
 80086d8:	2a18      	cmp	r2, #24
 80086da:	d10a      	bne.n	80086f2 <HAL_RCC_OscConfig+0xf6>
 80086dc:	f001 0203 	and.w	r2, r1, #3
 80086e0:	2a02      	cmp	r2, #2
 80086e2:	d106      	bne.n	80086f2 <HAL_RCC_OscConfig+0xf6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	039a      	lsls	r2, r3, #14
 80086e8:	d590      	bpl.n	800860c <HAL_RCC_OscConfig+0x10>
 80086ea:	6863      	ldr	r3, [r4, #4]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d18d      	bne.n	800860c <HAL_RCC_OscConfig+0x10>
 80086f0:	e787      	b.n	8008602 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80086f2:	6863      	ldr	r3, [r4, #4]
 80086f4:	4d71      	ldr	r5, [pc, #452]	; (80088bc <HAL_RCC_OscConfig+0x2c0>)
 80086f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086fa:	d112      	bne.n	8008722 <HAL_RCC_OscConfig+0x126>
 80086fc:	682b      	ldr	r3, [r5, #0]
 80086fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008702:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008704:	f7fd f922 	bl	800594c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008708:	4d6c      	ldr	r5, [pc, #432]	; (80088bc <HAL_RCC_OscConfig+0x2c0>)
        tickstart = HAL_GetTick();
 800870a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800870c:	682b      	ldr	r3, [r5, #0]
 800870e:	039b      	lsls	r3, r3, #14
 8008710:	f53f af7c 	bmi.w	800860c <HAL_RCC_OscConfig+0x10>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008714:	f7fd f91a 	bl	800594c <HAL_GetTick>
 8008718:	1b80      	subs	r0, r0, r6
 800871a:	2864      	cmp	r0, #100	; 0x64
 800871c:	d9f6      	bls.n	800870c <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 800871e:	2003      	movs	r0, #3
}
 8008720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008722:	b9a3      	cbnz	r3, 800874e <HAL_RCC_OscConfig+0x152>
 8008724:	682b      	ldr	r3, [r5, #0]
 8008726:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800872a:	602b      	str	r3, [r5, #0]
 800872c:	682b      	ldr	r3, [r5, #0]
 800872e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008732:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008734:	f7fd f90a 	bl	800594c <HAL_GetTick>
 8008738:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800873a:	682b      	ldr	r3, [r5, #0]
 800873c:	039f      	lsls	r7, r3, #14
 800873e:	f57f af65 	bpl.w	800860c <HAL_RCC_OscConfig+0x10>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008742:	f7fd f903 	bl	800594c <HAL_GetTick>
 8008746:	1b80      	subs	r0, r0, r6
 8008748:	2864      	cmp	r0, #100	; 0x64
 800874a:	d9f6      	bls.n	800873a <HAL_RCC_OscConfig+0x13e>
 800874c:	e7e7      	b.n	800871e <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800874e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008752:	682b      	ldr	r3, [r5, #0]
 8008754:	d103      	bne.n	800875e <HAL_RCC_OscConfig+0x162>
 8008756:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800875a:	602b      	str	r3, [r5, #0]
 800875c:	e7ce      	b.n	80086fc <HAL_RCC_OscConfig+0x100>
 800875e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008762:	602b      	str	r3, [r5, #0]
 8008764:	682b      	ldr	r3, [r5, #0]
 8008766:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800876a:	e7ca      	b.n	8008702 <HAL_RCC_OscConfig+0x106>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800876c:	4b53      	ldr	r3, [pc, #332]	; (80088bc <HAL_RCC_OscConfig+0x2c0>)
 800876e:	691a      	ldr	r2, [r3, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008770:	6a99      	ldr	r1, [r3, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008772:	f012 0238 	ands.w	r2, r2, #56	; 0x38
 8008776:	d003      	beq.n	8008780 <HAL_RCC_OscConfig+0x184>
 8008778:	2a18      	cmp	r2, #24
 800877a:	d120      	bne.n	80087be <HAL_RCC_OscConfig+0x1c2>
 800877c:	078e      	lsls	r6, r1, #30
 800877e:	d11e      	bne.n	80087be <HAL_RCC_OscConfig+0x1c2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	075d      	lsls	r5, r3, #29
 8008784:	d503      	bpl.n	800878e <HAL_RCC_OscConfig+0x192>
 8008786:	68e3      	ldr	r3, [r4, #12]
 8008788:	2b00      	cmp	r3, #0
 800878a:	f43f af3a 	beq.w	8008602 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800878e:	f7fd f8f5 	bl	800597c <HAL_GetREVID>
 8008792:	f241 0303 	movw	r3, #4099	; 0x1003
 8008796:	6921      	ldr	r1, [r4, #16]
 8008798:	4298      	cmp	r0, r3
 800879a:	4b48      	ldr	r3, [pc, #288]	; (80088bc <HAL_RCC_OscConfig+0x2c0>)
 800879c:	685a      	ldr	r2, [r3, #4]
 800879e:	d809      	bhi.n	80087b4 <HAL_RCC_OscConfig+0x1b8>
 80087a0:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 80087a4:	2940      	cmp	r1, #64	; 0x40
 80087a6:	bf0c      	ite	eq
 80087a8:	f442 3200 	orreq.w	r2, r2, #131072	; 0x20000
 80087ac:	ea42 3201 	orrne.w	r2, r2, r1, lsl #12
 80087b0:	605a      	str	r2, [r3, #4]
 80087b2:	e72f      	b.n	8008614 <HAL_RCC_OscConfig+0x18>
 80087b4:	f022 42fe 	bic.w	r2, r2, #2130706432	; 0x7f000000
 80087b8:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80087bc:	e7f8      	b.n	80087b0 <HAL_RCC_OscConfig+0x1b4>
 80087be:	4d3f      	ldr	r5, [pc, #252]	; (80088bc <HAL_RCC_OscConfig+0x2c0>)
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80087c0:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80087c2:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80087c4:	b332      	cbz	r2, 8008814 <HAL_RCC_OscConfig+0x218>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80087c6:	f023 0319 	bic.w	r3, r3, #25
 80087ca:	4313      	orrs	r3, r2
 80087cc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80087ce:	f7fd f8bd 	bl	800594c <HAL_GetTick>
 80087d2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80087d4:	682b      	ldr	r3, [r5, #0]
 80087d6:	0758      	lsls	r0, r3, #29
 80087d8:	d511      	bpl.n	80087fe <HAL_RCC_OscConfig+0x202>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80087da:	f7fd f8cf 	bl	800597c <HAL_GetREVID>
 80087de:	f241 0303 	movw	r3, #4099	; 0x1003
 80087e2:	6922      	ldr	r2, [r4, #16]
 80087e4:	4298      	cmp	r0, r3
 80087e6:	686b      	ldr	r3, [r5, #4]
 80087e8:	d80f      	bhi.n	800880a <HAL_RCC_OscConfig+0x20e>
 80087ea:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80087ee:	2a40      	cmp	r2, #64	; 0x40
 80087f0:	bf0c      	ite	eq
 80087f2:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 80087f6:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 80087fa:	606b      	str	r3, [r5, #4]
 80087fc:	e70a      	b.n	8008614 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80087fe:	f7fd f8a5 	bl	800594c <HAL_GetTick>
 8008802:	1b80      	subs	r0, r0, r6
 8008804:	2802      	cmp	r0, #2
 8008806:	d9e5      	bls.n	80087d4 <HAL_RCC_OscConfig+0x1d8>
 8008808:	e789      	b.n	800871e <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800880a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800880e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8008812:	e7f2      	b.n	80087fa <HAL_RCC_OscConfig+0x1fe>
        __HAL_RCC_HSI_DISABLE();
 8008814:	f023 0301 	bic.w	r3, r3, #1
 8008818:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800881a:	f7fd f897 	bl	800594c <HAL_GetTick>
 800881e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008820:	682b      	ldr	r3, [r5, #0]
 8008822:	0759      	lsls	r1, r3, #29
 8008824:	f57f aef6 	bpl.w	8008614 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008828:	f7fd f890 	bl	800594c <HAL_GetTick>
 800882c:	1b80      	subs	r0, r0, r6
 800882e:	2802      	cmp	r0, #2
 8008830:	d9f6      	bls.n	8008820 <HAL_RCC_OscConfig+0x224>
 8008832:	e774      	b.n	800871e <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008834:	68da      	ldr	r2, [r3, #12]
 8008836:	f022 527c 	bic.w	r2, r2, #1056964608	; 0x3f000000
 800883a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800883e:	60da      	str	r2, [r3, #12]
 8008840:	e713      	b.n	800866a <HAL_RCC_OscConfig+0x6e>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8008842:	69e3      	ldr	r3, [r4, #28]
 8008844:	4d1d      	ldr	r5, [pc, #116]	; (80088bc <HAL_RCC_OscConfig+0x2c0>)
 8008846:	b343      	cbz	r3, 800889a <HAL_RCC_OscConfig+0x29e>
        __HAL_RCC_CSI_ENABLE();
 8008848:	682b      	ldr	r3, [r5, #0]
 800884a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800884e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008850:	f7fd f87c 	bl	800594c <HAL_GetTick>
 8008854:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008856:	682b      	ldr	r3, [r5, #0]
 8008858:	05df      	lsls	r7, r3, #23
 800885a:	d511      	bpl.n	8008880 <HAL_RCC_OscConfig+0x284>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800885c:	f7fd f88e 	bl	800597c <HAL_GetREVID>
 8008860:	f241 0303 	movw	r3, #4099	; 0x1003
 8008864:	6a22      	ldr	r2, [r4, #32]
 8008866:	4298      	cmp	r0, r3
 8008868:	d810      	bhi.n	800888c <HAL_RCC_OscConfig+0x290>
 800886a:	686b      	ldr	r3, [r5, #4]
 800886c:	2a20      	cmp	r2, #32
 800886e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8008872:	bf0c      	ite	eq
 8008874:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8008878:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 800887c:	606b      	str	r3, [r5, #4]
 800887e:	e6f4      	b.n	800866a <HAL_RCC_OscConfig+0x6e>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8008880:	f7fd f864 	bl	800594c <HAL_GetTick>
 8008884:	1b80      	subs	r0, r0, r6
 8008886:	2802      	cmp	r0, #2
 8008888:	d9e5      	bls.n	8008856 <HAL_RCC_OscConfig+0x25a>
 800888a:	e748      	b.n	800871e <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800888c:	68eb      	ldr	r3, [r5, #12]
 800888e:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8008892:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8008896:	60eb      	str	r3, [r5, #12]
 8008898:	e6e7      	b.n	800866a <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_CSI_DISABLE();
 800889a:	682b      	ldr	r3, [r5, #0]
 800889c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80088a0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80088a2:	f7fd f853 	bl	800594c <HAL_GetTick>
 80088a6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80088a8:	682b      	ldr	r3, [r5, #0]
 80088aa:	05d8      	lsls	r0, r3, #23
 80088ac:	f57f aedd 	bpl.w	800866a <HAL_RCC_OscConfig+0x6e>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80088b0:	f7fd f84c 	bl	800594c <HAL_GetTick>
 80088b4:	1b80      	subs	r0, r0, r6
 80088b6:	2802      	cmp	r0, #2
 80088b8:	d9f6      	bls.n	80088a8 <HAL_RCC_OscConfig+0x2ac>
 80088ba:	e730      	b.n	800871e <HAL_RCC_OscConfig+0x122>
 80088bc:	58024400 	.word	0x58024400
 80088c0:	58024800 	.word	0x58024800
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80088c4:	6963      	ldr	r3, [r4, #20]
 80088c6:	4d96      	ldr	r5, [pc, #600]	; (8008b20 <HAL_RCC_OscConfig+0x524>)
 80088c8:	b183      	cbz	r3, 80088ec <HAL_RCC_OscConfig+0x2f0>
      __HAL_RCC_LSI_ENABLE();
 80088ca:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80088cc:	f043 0301 	orr.w	r3, r3, #1
 80088d0:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 80088d2:	f7fd f83b 	bl	800594c <HAL_GetTick>
 80088d6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80088d8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80088da:	079b      	lsls	r3, r3, #30
 80088dc:	f53f aec9 	bmi.w	8008672 <HAL_RCC_OscConfig+0x76>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80088e0:	f7fd f834 	bl	800594c <HAL_GetTick>
 80088e4:	1b80      	subs	r0, r0, r6
 80088e6:	2802      	cmp	r0, #2
 80088e8:	d9f6      	bls.n	80088d8 <HAL_RCC_OscConfig+0x2dc>
 80088ea:	e718      	b.n	800871e <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 80088ec:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80088ee:	f023 0301 	bic.w	r3, r3, #1
 80088f2:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 80088f4:	f7fd f82a 	bl	800594c <HAL_GetTick>
 80088f8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80088fa:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80088fc:	079f      	lsls	r7, r3, #30
 80088fe:	f57f aeb8 	bpl.w	8008672 <HAL_RCC_OscConfig+0x76>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008902:	f7fd f823 	bl	800594c <HAL_GetTick>
 8008906:	1b80      	subs	r0, r0, r6
 8008908:	2802      	cmp	r0, #2
 800890a:	d9f6      	bls.n	80088fa <HAL_RCC_OscConfig+0x2fe>
 800890c:	e707      	b.n	800871e <HAL_RCC_OscConfig+0x122>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800890e:	69a3      	ldr	r3, [r4, #24]
 8008910:	4d83      	ldr	r5, [pc, #524]	; (8008b20 <HAL_RCC_OscConfig+0x524>)
 8008912:	b183      	cbz	r3, 8008936 <HAL_RCC_OscConfig+0x33a>
      __HAL_RCC_HSI48_ENABLE();
 8008914:	682b      	ldr	r3, [r5, #0]
 8008916:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800891a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800891c:	f7fd f816 	bl	800594c <HAL_GetTick>
 8008920:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008922:	682b      	ldr	r3, [r5, #0]
 8008924:	0498      	lsls	r0, r3, #18
 8008926:	f53f aea8 	bmi.w	800867a <HAL_RCC_OscConfig+0x7e>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800892a:	f7fd f80f 	bl	800594c <HAL_GetTick>
 800892e:	1b80      	subs	r0, r0, r6
 8008930:	2802      	cmp	r0, #2
 8008932:	d9f6      	bls.n	8008922 <HAL_RCC_OscConfig+0x326>
 8008934:	e6f3      	b.n	800871e <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 8008936:	682b      	ldr	r3, [r5, #0]
 8008938:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800893c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800893e:	f7fd f805 	bl	800594c <HAL_GetTick>
 8008942:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008944:	682b      	ldr	r3, [r5, #0]
 8008946:	0499      	lsls	r1, r3, #18
 8008948:	f57f ae97 	bpl.w	800867a <HAL_RCC_OscConfig+0x7e>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800894c:	f7fc fffe 	bl	800594c <HAL_GetTick>
 8008950:	1b80      	subs	r0, r0, r6
 8008952:	2802      	cmp	r0, #2
 8008954:	d9f6      	bls.n	8008944 <HAL_RCC_OscConfig+0x348>
 8008956:	e6e2      	b.n	800871e <HAL_RCC_OscConfig+0x122>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008958:	f7fc fff8 	bl	800594c <HAL_GetTick>
 800895c:	1b80      	subs	r0, r0, r6
 800895e:	2864      	cmp	r0, #100	; 0x64
 8008960:	f67f ae96 	bls.w	8008690 <HAL_RCC_OscConfig+0x94>
 8008964:	e6db      	b.n	800871e <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008966:	b9b3      	cbnz	r3, 8008996 <HAL_RCC_OscConfig+0x39a>
 8008968:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800896a:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800896e:	f023 0301 	bic.w	r3, r3, #1
 8008972:	672b      	str	r3, [r5, #112]	; 0x70
 8008974:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8008976:	f023 0304 	bic.w	r3, r3, #4
 800897a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800897c:	f7fc ffe6 	bl	800594c <HAL_GetTick>
 8008980:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008982:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8008984:	0798      	lsls	r0, r3, #30
 8008986:	f57f ae9a 	bpl.w	80086be <HAL_RCC_OscConfig+0xc2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800898a:	f7fc ffdf 	bl	800594c <HAL_GetTick>
 800898e:	1b80      	subs	r0, r0, r6
 8008990:	42b8      	cmp	r0, r7
 8008992:	d9f6      	bls.n	8008982 <HAL_RCC_OscConfig+0x386>
 8008994:	e6c3      	b.n	800871e <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008996:	2b05      	cmp	r3, #5
 8008998:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800899a:	d103      	bne.n	80089a4 <HAL_RCC_OscConfig+0x3a8>
 800899c:	f043 0304 	orr.w	r3, r3, #4
 80089a0:	672b      	str	r3, [r5, #112]	; 0x70
 80089a2:	e67e      	b.n	80086a2 <HAL_RCC_OscConfig+0xa6>
 80089a4:	f023 0301 	bic.w	r3, r3, #1
 80089a8:	672b      	str	r3, [r5, #112]	; 0x70
 80089aa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80089ac:	f023 0304 	bic.w	r3, r3, #4
 80089b0:	e67a      	b.n	80086a8 <HAL_RCC_OscConfig+0xac>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80089b2:	f7fc ffcb 	bl	800594c <HAL_GetTick>
 80089b6:	1bc0      	subs	r0, r0, r7
 80089b8:	42a8      	cmp	r0, r5
 80089ba:	f67f ae7c 	bls.w	80086b6 <HAL_RCC_OscConfig+0xba>
 80089be:	e6ae      	b.n	800871e <HAL_RCC_OscConfig+0x122>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80089c0:	4d57      	ldr	r5, [pc, #348]	; (8008b20 <HAL_RCC_OscConfig+0x524>)
 80089c2:	692b      	ldr	r3, [r5, #16]
 80089c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80089c8:	2b18      	cmp	r3, #24
 80089ca:	d07a      	beq.n	8008ac2 <HAL_RCC_OscConfig+0x4c6>
        __HAL_RCC_PLL_DISABLE();
 80089cc:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80089ce:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80089d0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80089d4:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80089d6:	d167      	bne.n	8008aa8 <HAL_RCC_OscConfig+0x4ac>
        tickstart = HAL_GetTick();
 80089d8:	f7fc ffb8 	bl	800594c <HAL_GetTick>
 80089dc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80089de:	682b      	ldr	r3, [r5, #0]
 80089e0:	0199      	lsls	r1, r3, #6
 80089e2:	d45b      	bmi.n	8008a9c <HAL_RCC_OscConfig+0x4a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80089e4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80089e6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80089e8:	f423 737c 	bic.w	r3, r3, #1008	; 0x3f0
 80089ec:	f023 0303 	bic.w	r3, r3, #3
 80089f0:	4313      	orrs	r3, r2
 80089f2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80089f4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80089f8:	62ab      	str	r3, [r5, #40]	; 0x28
 80089fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80089fc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80089fe:	3b01      	subs	r3, #1
 8008a00:	3a01      	subs	r2, #1
 8008a02:	025b      	lsls	r3, r3, #9
 8008a04:	0412      	lsls	r2, r2, #16
 8008a06:	b29b      	uxth	r3, r3
 8008a08:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8008a0c:	4313      	orrs	r3, r2
 8008a0e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008a10:	3a01      	subs	r2, #1
 8008a12:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008a16:	4313      	orrs	r3, r2
 8008a18:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8008a1a:	3a01      	subs	r2, #1
 8008a1c:	0612      	lsls	r2, r2, #24
 8008a1e:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008a22:	4313      	orrs	r3, r2
 8008a24:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8008a26:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008a28:	f023 0301 	bic.w	r3, r3, #1
 8008a2c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008a2e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8008a30:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8008a32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a36:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8008a3a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8008a3e:	636b      	str	r3, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008a40:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008a42:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008a44:	f023 030c 	bic.w	r3, r3, #12
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008a4c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008a4e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008a50:	f023 0302 	bic.w	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008a54:	4c32      	ldr	r4, [pc, #200]	; (8008b20 <HAL_RCC_OscConfig+0x524>)
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008a56:	4313      	orrs	r3, r2
 8008a58:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008a5a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008a5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008a60:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a62:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008a64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008a68:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008a6a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008a6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008a70:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8008a72:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008a74:	f043 0301 	orr.w	r3, r3, #1
 8008a78:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8008a7a:	682b      	ldr	r3, [r5, #0]
 8008a7c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008a80:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008a82:	f7fc ff63 	bl	800594c <HAL_GetTick>
 8008a86:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008a88:	6823      	ldr	r3, [r4, #0]
 8008a8a:	019a      	lsls	r2, r3, #6
 8008a8c:	f53f ae1b 	bmi.w	80086c6 <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008a90:	f7fc ff5c 	bl	800594c <HAL_GetTick>
 8008a94:	1b40      	subs	r0, r0, r5
 8008a96:	2802      	cmp	r0, #2
 8008a98:	d9f6      	bls.n	8008a88 <HAL_RCC_OscConfig+0x48c>
 8008a9a:	e640      	b.n	800871e <HAL_RCC_OscConfig+0x122>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008a9c:	f7fc ff56 	bl	800594c <HAL_GetTick>
 8008aa0:	1b80      	subs	r0, r0, r6
 8008aa2:	2802      	cmp	r0, #2
 8008aa4:	d99b      	bls.n	80089de <HAL_RCC_OscConfig+0x3e2>
 8008aa6:	e63a      	b.n	800871e <HAL_RCC_OscConfig+0x122>
        tickstart = HAL_GetTick();
 8008aa8:	f7fc ff50 	bl	800594c <HAL_GetTick>
 8008aac:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008aae:	682b      	ldr	r3, [r5, #0]
 8008ab0:	019b      	lsls	r3, r3, #6
 8008ab2:	f57f ae08 	bpl.w	80086c6 <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008ab6:	f7fc ff49 	bl	800594c <HAL_GetTick>
 8008aba:	1b00      	subs	r0, r0, r4
 8008abc:	2802      	cmp	r0, #2
 8008abe:	d9f6      	bls.n	8008aae <HAL_RCC_OscConfig+0x4b2>
 8008ac0:	e62d      	b.n	800871e <HAL_RCC_OscConfig+0x122>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008ac2:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008ac4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008ac6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008ac8:	f43f ae2a 	beq.w	8008720 <HAL_RCC_OscConfig+0x124>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008acc:	f002 0103 	and.w	r1, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008ad0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8008ad2:	4281      	cmp	r1, r0
 8008ad4:	f47f ad95 	bne.w	8008602 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008ad8:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008adc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008ade:	428a      	cmp	r2, r1
 8008ae0:	f47f ad8f 	bne.w	8008602 <HAL_RCC_OscConfig+0x6>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008ae4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008ae6:	f3c3 0108 	ubfx	r1, r3, #0, #9
 8008aea:	3a01      	subs	r2, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008aec:	4291      	cmp	r1, r2
 8008aee:	f47f ad88 	bne.w	8008602 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008af2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8008af4:	f3c3 2146 	ubfx	r1, r3, #9, #7
 8008af8:	3a01      	subs	r2, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008afa:	4291      	cmp	r1, r2
 8008afc:	f47f ad81 	bne.w	8008602 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008b00:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008b02:	f3c3 4106 	ubfx	r1, r3, #16, #7
 8008b06:	3a01      	subs	r2, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008b08:	4291      	cmp	r1, r2
 8008b0a:	f47f ad7a 	bne.w	8008602 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008b0e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8008b10:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8008b14:	3801      	subs	r0, #1
    return HAL_ERROR;
 8008b16:	1a18      	subs	r0, r3, r0
 8008b18:	bf18      	it	ne
 8008b1a:	2001      	movne	r0, #1
 8008b1c:	e600      	b.n	8008720 <HAL_RCC_OscConfig+0x124>
 8008b1e:	bf00      	nop
 8008b20:	58024400 	.word	0x58024400

08008b24 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008b24:	4b46      	ldr	r3, [pc, #280]	; (8008c40 <HAL_RCC_GetSysClockFreq+0x11c>)
 8008b26:	691a      	ldr	r2, [r3, #16]
 8008b28:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8008b2c:	2a10      	cmp	r2, #16
{
 8008b2e:	b510      	push	{r4, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008b30:	f000 8084 	beq.w	8008c3c <HAL_RCC_GetSysClockFreq+0x118>
 8008b34:	2a18      	cmp	r2, #24
 8008b36:	d00c      	beq.n	8008b52 <HAL_RCC_GetSysClockFreq+0x2e>
 8008b38:	b10a      	cbz	r2, 8008b3e <HAL_RCC_GetSysClockFreq+0x1a>
      }

    break;

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8008b3a:	4842      	ldr	r0, [pc, #264]	; (8008c44 <HAL_RCC_GetSysClockFreq+0x120>)
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8008b3c:	bd10      	pop	{r4, pc}
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	4841      	ldr	r0, [pc, #260]	; (8008c48 <HAL_RCC_GetSysClockFreq+0x124>)
 8008b42:	f012 0f20 	tst.w	r2, #32
 8008b46:	d0f9      	beq.n	8008b3c <HAL_RCC_GetSysClockFreq+0x18>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8008b4e:	40d8      	lsrs	r0, r3
 8008b50:	e7f4      	b.n	8008b3c <HAL_RCC_GetSysClockFreq+0x18>
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008b52:	6a99      	ldr	r1, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8008b54:	6a98      	ldr	r0, [r3, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8008b58:	f3c0 1005 	ubfx	r0, r0, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008b5c:	6b5c      	ldr	r4, [r3, #52]	; 0x34
    if (pllm != 0U)
 8008b5e:	2800      	cmp	r0, #0
 8008b60:	d0ec      	beq.n	8008b3c <HAL_RCC_GetSysClockFreq+0x18>
 8008b62:	ee07 0a90 	vmov	s15, r0
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008b66:	f002 0201 	and.w	r2, r2, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008b6a:	f3c4 00cc 	ubfx	r0, r4, #3, #13
 8008b6e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8008b72:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8008b76:	4342      	muls	r2, r0
 8008b78:	ee07 2a90 	vmov	s15, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008b7c:	f001 0203 	and.w	r2, r1, #3
      switch (pllsource)
 8008b80:	2a01      	cmp	r2, #1
 8008b82:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
 8008b86:	d002      	beq.n	8008b8e <HAL_RCC_GetSysClockFreq+0x6a>
 8008b88:	d30f      	bcc.n	8008baa <HAL_RCC_GetSysClockFreq+0x86>
 8008b8a:	2a02      	cmp	r2, #2
 8008b8c:	d048      	beq.n	8008c20 <HAL_RCC_GetSysClockFreq+0xfc>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b94:	ee07 3a10 	vmov	s14, r3
 8008b98:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008b9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ba0:	ee77 7a86 	vadd.f32	s15, s15, s12
 8008ba4:	ed9f 6a29 	vldr	s12, [pc, #164]	; 8008c4c <HAL_RCC_GetSysClockFreq+0x128>
 8008ba8:	e037      	b.n	8008c1a <HAL_RCC_GetSysClockFreq+0xf6>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	0692      	lsls	r2, r2, #26
 8008bae:	d527      	bpl.n	8008c00 <HAL_RCC_GetSysClockFreq+0xdc>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008bb0:	6819      	ldr	r1, [r3, #0]
 8008bb2:	4a25      	ldr	r2, [pc, #148]	; (8008c48 <HAL_RCC_GetSysClockFreq+0x124>)
 8008bb4:	f3c1 01c1 	ubfx	r1, r1, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008bba:	40ca      	lsrs	r2, r1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008bbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bc0:	ee07 2a10 	vmov	s14, r2
 8008bc4:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8008bc8:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8008bcc:	ee06 3a90 	vmov	s13, r3
 8008bd0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008bd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bd8:	ee77 7a86 	vadd.f32	s15, s15, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8008bdc:	4b18      	ldr	r3, [pc, #96]	; (8008c40 <HAL_RCC_GetSysClockFreq+0x11c>)
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008bde:	ee67 7a87 	vmul.f32	s15, s15, s14
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8008be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008be4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8008be8:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8008bea:	ee07 3a10 	vmov	s14, r3
 8008bee:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8008bf2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008bf6:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8008bfa:	ee17 0a90 	vmov	r0, s15
 8008bfe:	e79d      	b.n	8008b3c <HAL_RCC_GetSysClockFreq+0x18>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c06:	ee07 3a10 	vmov	s14, r3
 8008c0a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008c0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c12:	ee77 7a86 	vadd.f32	s15, s15, s12
 8008c16:	ed9f 6a0e 	vldr	s12, [pc, #56]	; 8008c50 <HAL_RCC_GetSysClockFreq+0x12c>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008c1a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8008c1e:	e7dd      	b.n	8008bdc <HAL_RCC_GetSysClockFreq+0xb8>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c26:	ee07 3a10 	vmov	s14, r3
 8008c2a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008c2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c32:	ee77 7a86 	vadd.f32	s15, s15, s12
 8008c36:	ed9f 6a07 	vldr	s12, [pc, #28]	; 8008c54 <HAL_RCC_GetSysClockFreq+0x130>
 8008c3a:	e7ee      	b.n	8008c1a <HAL_RCC_GetSysClockFreq+0xf6>
    sysclockfreq = HSE_VALUE;
 8008c3c:	4806      	ldr	r0, [pc, #24]	; (8008c58 <HAL_RCC_GetSysClockFreq+0x134>)
 8008c3e:	e77d      	b.n	8008b3c <HAL_RCC_GetSysClockFreq+0x18>
 8008c40:	58024400 	.word	0x58024400
 8008c44:	003d0900 	.word	0x003d0900
 8008c48:	03d09000 	.word	0x03d09000
 8008c4c:	4a742400 	.word	0x4a742400
 8008c50:	4c742400 	.word	0x4c742400
 8008c54:	4af42400 	.word	0x4af42400
 8008c58:	007a1200 	.word	0x007a1200

08008c5c <HAL_RCC_ClockConfig>:
{
 8008c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c60:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8008c62:	4604      	mov	r4, r0
 8008c64:	b910      	cbnz	r0, 8008c6c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8008c66:	2001      	movs	r0, #1
}
 8008c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008c6c:	4a88      	ldr	r2, [pc, #544]	; (8008e90 <HAL_RCC_ClockConfig+0x234>)
 8008c6e:	6813      	ldr	r3, [r2, #0]
 8008c70:	f003 030f 	and.w	r3, r3, #15
 8008c74:	428b      	cmp	r3, r1
 8008c76:	f0c0 8093 	bcc.w	8008da0 <HAL_RCC_ClockConfig+0x144>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008c7a:	6823      	ldr	r3, [r4, #0]
 8008c7c:	075f      	lsls	r7, r3, #29
 8008c7e:	f100 809b 	bmi.w	8008db8 <HAL_RCC_ClockConfig+0x15c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c82:	071e      	lsls	r6, r3, #28
 8008c84:	d50b      	bpl.n	8008c9e <HAL_RCC_ClockConfig+0x42>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008c86:	4983      	ldr	r1, [pc, #524]	; (8008e94 <HAL_RCC_ClockConfig+0x238>)
 8008c88:	6966      	ldr	r6, [r4, #20]
 8008c8a:	69c8      	ldr	r0, [r1, #28]
 8008c8c:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8008c90:	4286      	cmp	r6, r0
 8008c92:	d904      	bls.n	8008c9e <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008c94:	69ca      	ldr	r2, [r1, #28]
 8008c96:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008c9a:	4332      	orrs	r2, r6
 8008c9c:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008c9e:	06d8      	lsls	r0, r3, #27
 8008ca0:	d50b      	bpl.n	8008cba <HAL_RCC_ClockConfig+0x5e>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008ca2:	497c      	ldr	r1, [pc, #496]	; (8008e94 <HAL_RCC_ClockConfig+0x238>)
 8008ca4:	69a6      	ldr	r6, [r4, #24]
 8008ca6:	69c8      	ldr	r0, [r1, #28]
 8008ca8:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8008cac:	4286      	cmp	r6, r0
 8008cae:	d904      	bls.n	8008cba <HAL_RCC_ClockConfig+0x5e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008cb0:	69ca      	ldr	r2, [r1, #28]
 8008cb2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008cb6:	4332      	orrs	r2, r6
 8008cb8:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008cba:	0699      	lsls	r1, r3, #26
 8008cbc:	d50b      	bpl.n	8008cd6 <HAL_RCC_ClockConfig+0x7a>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008cbe:	4975      	ldr	r1, [pc, #468]	; (8008e94 <HAL_RCC_ClockConfig+0x238>)
 8008cc0:	69e6      	ldr	r6, [r4, #28]
 8008cc2:	6a08      	ldr	r0, [r1, #32]
 8008cc4:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8008cc8:	4286      	cmp	r6, r0
 8008cca:	d904      	bls.n	8008cd6 <HAL_RCC_ClockConfig+0x7a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008ccc:	6a0a      	ldr	r2, [r1, #32]
 8008cce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008cd2:	4332      	orrs	r2, r6
 8008cd4:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008cd6:	079a      	lsls	r2, r3, #30
 8008cd8:	d50b      	bpl.n	8008cf2 <HAL_RCC_ClockConfig+0x96>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008cda:	496e      	ldr	r1, [pc, #440]	; (8008e94 <HAL_RCC_ClockConfig+0x238>)
 8008cdc:	68e6      	ldr	r6, [r4, #12]
 8008cde:	6988      	ldr	r0, [r1, #24]
 8008ce0:	f000 000f 	and.w	r0, r0, #15
 8008ce4:	4286      	cmp	r6, r0
 8008ce6:	d904      	bls.n	8008cf2 <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008ce8:	698a      	ldr	r2, [r1, #24]
 8008cea:	f022 020f 	bic.w	r2, r2, #15
 8008cee:	4332      	orrs	r2, r6
 8008cf0:	618a      	str	r2, [r1, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008cf2:	07df      	lsls	r7, r3, #31
 8008cf4:	d46e      	bmi.n	8008dd4 <HAL_RCC_ClockConfig+0x178>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008cf6:	6823      	ldr	r3, [r4, #0]
 8008cf8:	079e      	lsls	r6, r3, #30
 8008cfa:	f100 80a1 	bmi.w	8008e40 <HAL_RCC_ClockConfig+0x1e4>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008cfe:	4964      	ldr	r1, [pc, #400]	; (8008e90 <HAL_RCC_ClockConfig+0x234>)
 8008d00:	680a      	ldr	r2, [r1, #0]
 8008d02:	f002 020f 	and.w	r2, r2, #15
 8008d06:	42aa      	cmp	r2, r5
 8008d08:	f200 80a8 	bhi.w	8008e5c <HAL_RCC_ClockConfig+0x200>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008d0c:	0758      	lsls	r0, r3, #29
 8008d0e:	f100 80b1 	bmi.w	8008e74 <HAL_RCC_ClockConfig+0x218>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d12:	0719      	lsls	r1, r3, #28
 8008d14:	d50b      	bpl.n	8008d2e <HAL_RCC_ClockConfig+0xd2>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008d16:	495f      	ldr	r1, [pc, #380]	; (8008e94 <HAL_RCC_ClockConfig+0x238>)
 8008d18:	6965      	ldr	r5, [r4, #20]
 8008d1a:	69c8      	ldr	r0, [r1, #28]
 8008d1c:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8008d20:	4285      	cmp	r5, r0
 8008d22:	d204      	bcs.n	8008d2e <HAL_RCC_ClockConfig+0xd2>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008d24:	69ca      	ldr	r2, [r1, #28]
 8008d26:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008d2a:	432a      	orrs	r2, r5
 8008d2c:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d2e:	06da      	lsls	r2, r3, #27
 8008d30:	d50b      	bpl.n	8008d4a <HAL_RCC_ClockConfig+0xee>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008d32:	4958      	ldr	r1, [pc, #352]	; (8008e94 <HAL_RCC_ClockConfig+0x238>)
 8008d34:	69a5      	ldr	r5, [r4, #24]
 8008d36:	69c8      	ldr	r0, [r1, #28]
 8008d38:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8008d3c:	4285      	cmp	r5, r0
 8008d3e:	d204      	bcs.n	8008d4a <HAL_RCC_ClockConfig+0xee>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008d40:	69ca      	ldr	r2, [r1, #28]
 8008d42:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008d46:	432a      	orrs	r2, r5
 8008d48:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008d4a:	069b      	lsls	r3, r3, #26
 8008d4c:	d50b      	bpl.n	8008d66 <HAL_RCC_ClockConfig+0x10a>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008d4e:	4a51      	ldr	r2, [pc, #324]	; (8008e94 <HAL_RCC_ClockConfig+0x238>)
 8008d50:	69e0      	ldr	r0, [r4, #28]
 8008d52:	6a11      	ldr	r1, [r2, #32]
 8008d54:	f001 0170 	and.w	r1, r1, #112	; 0x70
 8008d58:	4288      	cmp	r0, r1
 8008d5a:	d204      	bcs.n	8008d66 <HAL_RCC_ClockConfig+0x10a>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008d5c:	6a13      	ldr	r3, [r2, #32]
 8008d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d62:	4303      	orrs	r3, r0
 8008d64:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008d66:	f7ff fedd 	bl	8008b24 <HAL_RCC_GetSysClockFreq>
 8008d6a:	494a      	ldr	r1, [pc, #296]	; (8008e94 <HAL_RCC_ClockConfig+0x238>)
 8008d6c:	4a4a      	ldr	r2, [pc, #296]	; (8008e98 <HAL_RCC_ClockConfig+0x23c>)
 8008d6e:	698b      	ldr	r3, [r1, #24]
 8008d70:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8008d74:	5cd3      	ldrb	r3, [r2, r3]
 8008d76:	f003 031f 	and.w	r3, r3, #31
 8008d7a:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008d7c:	698b      	ldr	r3, [r1, #24]
 8008d7e:	f003 030f 	and.w	r3, r3, #15
 8008d82:	5cd3      	ldrb	r3, [r2, r3]
 8008d84:	4a45      	ldr	r2, [pc, #276]	; (8008e9c <HAL_RCC_ClockConfig+0x240>)
 8008d86:	f003 031f 	and.w	r3, r3, #31
 8008d8a:	fa20 f303 	lsr.w	r3, r0, r3
 8008d8e:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8008d90:	4b43      	ldr	r3, [pc, #268]	; (8008ea0 <HAL_RCC_ClockConfig+0x244>)
 8008d92:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick (uwTickPrio);
 8008d94:	4b43      	ldr	r3, [pc, #268]	; (8008ea4 <HAL_RCC_ClockConfig+0x248>)
}
 8008d96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 8008d9a:	6818      	ldr	r0, [r3, #0]
 8008d9c:	f7fa ba32 	b.w	8003204 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008da0:	6813      	ldr	r3, [r2, #0]
 8008da2:	f023 030f 	bic.w	r3, r3, #15
 8008da6:	430b      	orrs	r3, r1
 8008da8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008daa:	6813      	ldr	r3, [r2, #0]
 8008dac:	f003 030f 	and.w	r3, r3, #15
 8008db0:	428b      	cmp	r3, r1
 8008db2:	f47f af58 	bne.w	8008c66 <HAL_RCC_ClockConfig+0xa>
 8008db6:	e760      	b.n	8008c7a <HAL_RCC_ClockConfig+0x1e>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008db8:	4936      	ldr	r1, [pc, #216]	; (8008e94 <HAL_RCC_ClockConfig+0x238>)
 8008dba:	6926      	ldr	r6, [r4, #16]
 8008dbc:	6988      	ldr	r0, [r1, #24]
 8008dbe:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8008dc2:	4286      	cmp	r6, r0
 8008dc4:	f67f af5d 	bls.w	8008c82 <HAL_RCC_ClockConfig+0x26>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008dc8:	698a      	ldr	r2, [r1, #24]
 8008dca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008dce:	4332      	orrs	r2, r6
 8008dd0:	618a      	str	r2, [r1, #24]
 8008dd2:	e756      	b.n	8008c82 <HAL_RCC_ClockConfig+0x26>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008dd4:	4b2f      	ldr	r3, [pc, #188]	; (8008e94 <HAL_RCC_ClockConfig+0x238>)
 8008dd6:	68a1      	ldr	r1, [r4, #8]
 8008dd8:	699a      	ldr	r2, [r3, #24]
 8008dda:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8008dde:	430a      	orrs	r2, r1
 8008de0:	619a      	str	r2, [r3, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008de2:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008de4:	681a      	ldr	r2, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008de6:	2902      	cmp	r1, #2
 8008de8:	d11d      	bne.n	8008e26 <HAL_RCC_ClockConfig+0x1ca>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008dea:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008dee:	f43f af3a 	beq.w	8008c66 <HAL_RCC_ClockConfig+0xa>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008df2:	691a      	ldr	r2, [r3, #16]
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008df4:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008df8:	4e26      	ldr	r6, [pc, #152]	; (8008e94 <HAL_RCC_ClockConfig+0x238>)
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008dfa:	f022 0207 	bic.w	r2, r2, #7
 8008dfe:	430a      	orrs	r2, r1
 8008e00:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 8008e02:	f7fc fda3 	bl	800594c <HAL_GetTick>
 8008e06:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e08:	6933      	ldr	r3, [r6, #16]
 8008e0a:	6862      	ldr	r2, [r4, #4]
 8008e0c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008e10:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8008e14:	f43f af6f 	beq.w	8008cf6 <HAL_RCC_ClockConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e18:	f7fc fd98 	bl	800594c <HAL_GetTick>
 8008e1c:	1bc0      	subs	r0, r0, r7
 8008e1e:	4540      	cmp	r0, r8
 8008e20:	d9f2      	bls.n	8008e08 <HAL_RCC_ClockConfig+0x1ac>
            return HAL_TIMEOUT;
 8008e22:	2003      	movs	r0, #3
 8008e24:	e720      	b.n	8008c68 <HAL_RCC_ClockConfig+0xc>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008e26:	2903      	cmp	r1, #3
 8008e28:	d102      	bne.n	8008e30 <HAL_RCC_ClockConfig+0x1d4>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008e2a:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8008e2e:	e7de      	b.n	8008dee <HAL_RCC_ClockConfig+0x192>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008e30:	2901      	cmp	r1, #1
 8008e32:	d102      	bne.n	8008e3a <HAL_RCC_ClockConfig+0x1de>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008e34:	f412 7f80 	tst.w	r2, #256	; 0x100
 8008e38:	e7d9      	b.n	8008dee <HAL_RCC_ClockConfig+0x192>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008e3a:	f012 0f04 	tst.w	r2, #4
 8008e3e:	e7d6      	b.n	8008dee <HAL_RCC_ClockConfig+0x192>
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008e40:	4914      	ldr	r1, [pc, #80]	; (8008e94 <HAL_RCC_ClockConfig+0x238>)
 8008e42:	68e6      	ldr	r6, [r4, #12]
 8008e44:	6988      	ldr	r0, [r1, #24]
 8008e46:	f000 000f 	and.w	r0, r0, #15
 8008e4a:	4286      	cmp	r6, r0
 8008e4c:	f4bf af57 	bcs.w	8008cfe <HAL_RCC_ClockConfig+0xa2>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008e50:	698a      	ldr	r2, [r1, #24]
 8008e52:	f022 020f 	bic.w	r2, r2, #15
 8008e56:	4332      	orrs	r2, r6
 8008e58:	618a      	str	r2, [r1, #24]
 8008e5a:	e750      	b.n	8008cfe <HAL_RCC_ClockConfig+0xa2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e5c:	680a      	ldr	r2, [r1, #0]
 8008e5e:	f022 020f 	bic.w	r2, r2, #15
 8008e62:	432a      	orrs	r2, r5
 8008e64:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e66:	680a      	ldr	r2, [r1, #0]
 8008e68:	f002 020f 	and.w	r2, r2, #15
 8008e6c:	42aa      	cmp	r2, r5
 8008e6e:	f47f aefa 	bne.w	8008c66 <HAL_RCC_ClockConfig+0xa>
 8008e72:	e74b      	b.n	8008d0c <HAL_RCC_ClockConfig+0xb0>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008e74:	4907      	ldr	r1, [pc, #28]	; (8008e94 <HAL_RCC_ClockConfig+0x238>)
 8008e76:	6925      	ldr	r5, [r4, #16]
 8008e78:	6988      	ldr	r0, [r1, #24]
 8008e7a:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8008e7e:	4285      	cmp	r5, r0
 8008e80:	f4bf af47 	bcs.w	8008d12 <HAL_RCC_ClockConfig+0xb6>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008e84:	698a      	ldr	r2, [r1, #24]
 8008e86:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008e8a:	432a      	orrs	r2, r5
 8008e8c:	618a      	str	r2, [r1, #24]
 8008e8e:	e740      	b.n	8008d12 <HAL_RCC_ClockConfig+0xb6>
 8008e90:	52002000 	.word	0x52002000
 8008e94:	58024400 	.word	0x58024400
 8008e98:	08015368 	.word	0x08015368
 8008e9c:	24000004 	.word	0x24000004
 8008ea0:	24000000 	.word	0x24000000
 8008ea4:	2400001c 	.word	0x2400001c

08008ea8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008ea8:	b508      	push	{r3, lr}
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008eaa:	f7ff fe3b 	bl	8008b24 <HAL_RCC_GetSysClockFreq>
 8008eae:	4a0b      	ldr	r2, [pc, #44]	; (8008edc <HAL_RCC_GetHCLKFreq+0x34>)
 8008eb0:	490b      	ldr	r1, [pc, #44]	; (8008ee0 <HAL_RCC_GetHCLKFreq+0x38>)
 8008eb2:	6993      	ldr	r3, [r2, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008eb4:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008eb6:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008eba:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008ebe:	5ccb      	ldrb	r3, [r1, r3]
 8008ec0:	f003 031f 	and.w	r3, r3, #31
 8008ec4:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008ec8:	5c88      	ldrb	r0, [r1, r2]
 8008eca:	4a06      	ldr	r2, [pc, #24]	; (8008ee4 <HAL_RCC_GetHCLKFreq+0x3c>)
 8008ecc:	f000 001f 	and.w	r0, r0, #31
 8008ed0:	fa23 f000 	lsr.w	r0, r3, r0
 8008ed4:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008ed6:	4a04      	ldr	r2, [pc, #16]	; (8008ee8 <HAL_RCC_GetHCLKFreq+0x40>)
 8008ed8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8008eda:	bd08      	pop	{r3, pc}
 8008edc:	58024400 	.word	0x58024400
 8008ee0:	08015368 	.word	0x08015368
 8008ee4:	24000004 	.word	0x24000004
 8008ee8:	24000000 	.word	0x24000000

08008eec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008eec:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008eee:	f7ff ffdb 	bl	8008ea8 <HAL_RCC_GetHCLKFreq>
 8008ef2:	4b05      	ldr	r3, [pc, #20]	; (8008f08 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8008ef4:	4a05      	ldr	r2, [pc, #20]	; (8008f0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008ef6:	69db      	ldr	r3, [r3, #28]
 8008ef8:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8008efc:	5cd3      	ldrb	r3, [r2, r3]
 8008efe:	f003 031f 	and.w	r3, r3, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008f02:	40d8      	lsrs	r0, r3
 8008f04:	bd08      	pop	{r3, pc}
 8008f06:	bf00      	nop
 8008f08:	58024400 	.word	0x58024400
 8008f0c:	08015368 	.word	0x08015368

08008f10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008f10:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008f12:	f7ff ffc9 	bl	8008ea8 <HAL_RCC_GetHCLKFreq>
 8008f16:	4b05      	ldr	r3, [pc, #20]	; (8008f2c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8008f18:	4a05      	ldr	r2, [pc, #20]	; (8008f30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008f1a:	69db      	ldr	r3, [r3, #28]
 8008f1c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8008f20:	5cd3      	ldrb	r3, [r2, r3]
 8008f22:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008f26:	40d8      	lsrs	r0, r3
 8008f28:	bd08      	pop	{r3, pc}
 8008f2a:	bf00      	nop
 8008f2c:	58024400 	.word	0x58024400
 8008f30:	08015368 	.word	0x08015368

08008f34 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8008f34:	233f      	movs	r3, #63	; 0x3f
 8008f36:	6003      	str	r3, [r0, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008f38:	4b11      	ldr	r3, [pc, #68]	; (8008f80 <HAL_RCC_GetClockConfig+0x4c>)
 8008f3a:	691a      	ldr	r2, [r3, #16]
 8008f3c:	f002 0207 	and.w	r2, r2, #7
 8008f40:	6042      	str	r2, [r0, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8008f42:	699a      	ldr	r2, [r3, #24]
 8008f44:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8008f48:	6082      	str	r2, [r0, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8008f4a:	699a      	ldr	r2, [r3, #24]
 8008f4c:	f002 020f 	and.w	r2, r2, #15
 8008f50:	60c2      	str	r2, [r0, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8008f52:	699a      	ldr	r2, [r3, #24]
 8008f54:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008f58:	6102      	str	r2, [r0, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8008f5a:	69da      	ldr	r2, [r3, #28]
 8008f5c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008f60:	6142      	str	r2, [r0, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8008f62:	69da      	ldr	r2, [r3, #28]
 8008f64:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8008f68:	6182      	str	r2, [r0, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8008f6a:	6a1b      	ldr	r3, [r3, #32]
 8008f6c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008f70:	61c3      	str	r3, [r0, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008f72:	4b04      	ldr	r3, [pc, #16]	; (8008f84 <HAL_RCC_GetClockConfig+0x50>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f003 030f 	and.w	r3, r3, #15
 8008f7a:	600b      	str	r3, [r1, #0]
}
 8008f7c:	4770      	bx	lr
 8008f7e:	bf00      	nop
 8008f80:	58024400 	.word	0x58024400
 8008f84:	52002000 	.word	0x52002000

08008f88 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008f8a:	4c3a      	ldr	r4, [pc, #232]	; (8009074 <RCCEx_PLL2_Config+0xec>)
{
 8008f8c:	4606      	mov	r6, r0
 8008f8e:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008f90:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008f92:	f003 0303 	and.w	r3, r3, #3
 8008f96:	2b03      	cmp	r3, #3
 8008f98:	d069      	beq.n	800906e <RCCEx_PLL2_Config+0xe6>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008f9a:	6823      	ldr	r3, [r4, #0]
 8008f9c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008fa0:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fa2:	f7fc fcd3 	bl	800594c <HAL_GetTick>
 8008fa6:	4607      	mov	r7, r0

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008fa8:	6823      	ldr	r3, [r4, #0]
 8008faa:	011a      	lsls	r2, r3, #4
 8008fac:	d44b      	bmi.n	8009046 <RCCEx_PLL2_Config+0xbe>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008fae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008fb0:	6832      	ldr	r2, [r6, #0]
 8008fb2:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8008fb6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8008fba:	62a3      	str	r3, [r4, #40]	; 0x28
 8008fbc:	68b3      	ldr	r3, [r6, #8]
 8008fbe:	68f2      	ldr	r2, [r6, #12]
 8008fc0:	3b01      	subs	r3, #1
 8008fc2:	3a01      	subs	r2, #1
 8008fc4:	025b      	lsls	r3, r3, #9
 8008fc6:	0412      	lsls	r2, r2, #16
 8008fc8:	b29b      	uxth	r3, r3
 8008fca:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	6872      	ldr	r2, [r6, #4]
 8008fd2:	3a01      	subs	r2, #1
 8008fd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008fd8:	4313      	orrs	r3, r2
 8008fda:	6932      	ldr	r2, [r6, #16]
 8008fdc:	3a01      	subs	r2, #1
 8008fde:	0612      	lsls	r2, r2, #24
 8008fe0:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008fe4:	4313      	orrs	r3, r2
 8008fe6:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008fe8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008fea:	6972      	ldr	r2, [r6, #20]
 8008fec:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008ff0:	4313      	orrs	r3, r2
 8008ff2:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008ff4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008ff6:	69b2      	ldr	r2, [r6, #24]
 8008ff8:	f023 0320 	bic.w	r3, r3, #32
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009000:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009002:	f023 0310 	bic.w	r3, r3, #16
 8009006:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009008:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800900a:	69f2      	ldr	r2, [r6, #28]
 800900c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009010:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8009014:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8009018:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800901a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800901c:	f043 0310 	orr.w	r3, r3, #16
 8009020:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009022:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8009024:	b9b5      	cbnz	r5, 8009054 <RCCEx_PLL2_Config+0xcc>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009026:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800902a:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800902c:	4c11      	ldr	r4, [pc, #68]	; (8009074 <RCCEx_PLL2_Config+0xec>)
 800902e:	6823      	ldr	r3, [r4, #0]
 8009030:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009034:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009036:	f7fc fc89 	bl	800594c <HAL_GetTick>
 800903a:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800903c:	6823      	ldr	r3, [r4, #0]
 800903e:	011b      	lsls	r3, r3, #4
 8009040:	d50f      	bpl.n	8009062 <RCCEx_PLL2_Config+0xda>
    }

  }


  return status;
 8009042:	2000      	movs	r0, #0
 8009044:	e005      	b.n	8009052 <RCCEx_PLL2_Config+0xca>
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8009046:	f7fc fc81 	bl	800594c <HAL_GetTick>
 800904a:	1bc0      	subs	r0, r0, r7
 800904c:	2802      	cmp	r0, #2
 800904e:	d9ab      	bls.n	8008fa8 <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 8009050:	2003      	movs	r0, #3
}
 8009052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8009054:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009056:	bf0c      	ite	eq
 8009058:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800905c:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8009060:	e7e3      	b.n	800902a <RCCEx_PLL2_Config+0xa2>
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8009062:	f7fc fc73 	bl	800594c <HAL_GetTick>
 8009066:	1b40      	subs	r0, r0, r5
 8009068:	2802      	cmp	r0, #2
 800906a:	d9e7      	bls.n	800903c <RCCEx_PLL2_Config+0xb4>
 800906c:	e7f0      	b.n	8009050 <RCCEx_PLL2_Config+0xc8>
    return HAL_ERROR;
 800906e:	2001      	movs	r0, #1
 8009070:	e7ef      	b.n	8009052 <RCCEx_PLL2_Config+0xca>
 8009072:	bf00      	nop
 8009074:	58024400 	.word	0x58024400

08009078 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800907a:	4c3a      	ldr	r4, [pc, #232]	; (8009164 <RCCEx_PLL3_Config+0xec>)
{
 800907c:	4606      	mov	r6, r0
 800907e:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009080:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009082:	f003 0303 	and.w	r3, r3, #3
 8009086:	2b03      	cmp	r3, #3
 8009088:	d069      	beq.n	800915e <RCCEx_PLL3_Config+0xe6>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800908a:	6823      	ldr	r3, [r4, #0]
 800908c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009090:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009092:	f7fc fc5b 	bl	800594c <HAL_GetTick>
 8009096:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009098:	6823      	ldr	r3, [r4, #0]
 800909a:	009a      	lsls	r2, r3, #2
 800909c:	d44b      	bmi.n	8009136 <RCCEx_PLL3_Config+0xbe>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800909e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80090a0:	6832      	ldr	r2, [r6, #0]
 80090a2:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 80090a6:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 80090aa:	62a3      	str	r3, [r4, #40]	; 0x28
 80090ac:	68b3      	ldr	r3, [r6, #8]
 80090ae:	68f2      	ldr	r2, [r6, #12]
 80090b0:	3b01      	subs	r3, #1
 80090b2:	3a01      	subs	r2, #1
 80090b4:	025b      	lsls	r3, r3, #9
 80090b6:	0412      	lsls	r2, r2, #16
 80090b8:	b29b      	uxth	r3, r3
 80090ba:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 80090be:	4313      	orrs	r3, r2
 80090c0:	6872      	ldr	r2, [r6, #4]
 80090c2:	3a01      	subs	r2, #1
 80090c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80090c8:	4313      	orrs	r3, r2
 80090ca:	6932      	ldr	r2, [r6, #16]
 80090cc:	3a01      	subs	r2, #1
 80090ce:	0612      	lsls	r2, r2, #24
 80090d0:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80090d4:	4313      	orrs	r3, r2
 80090d6:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80090d8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80090da:	6972      	ldr	r2, [r6, #20]
 80090dc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80090e0:	4313      	orrs	r3, r2
 80090e2:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80090e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80090e6:	69b2      	ldr	r2, [r6, #24]
 80090e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80090ec:	4313      	orrs	r3, r2
 80090ee:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80090f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80090f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80090f6:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80090f8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80090fa:	69f2      	ldr	r2, [r6, #28]
 80090fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009100:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8009104:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8009108:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800910a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800910c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009110:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009112:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8009114:	b9b5      	cbnz	r5, 8009144 <RCCEx_PLL3_Config+0xcc>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009116:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800911a:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800911c:	4c11      	ldr	r4, [pc, #68]	; (8009164 <RCCEx_PLL3_Config+0xec>)
 800911e:	6823      	ldr	r3, [r4, #0]
 8009120:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009124:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009126:	f7fc fc11 	bl	800594c <HAL_GetTick>
 800912a:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800912c:	6823      	ldr	r3, [r4, #0]
 800912e:	009b      	lsls	r3, r3, #2
 8009130:	d50f      	bpl.n	8009152 <RCCEx_PLL3_Config+0xda>
    }

  }


  return status;
 8009132:	2000      	movs	r0, #0
 8009134:	e005      	b.n	8009142 <RCCEx_PLL3_Config+0xca>
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8009136:	f7fc fc09 	bl	800594c <HAL_GetTick>
 800913a:	1bc0      	subs	r0, r0, r7
 800913c:	2802      	cmp	r0, #2
 800913e:	d9ab      	bls.n	8009098 <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 8009140:	2003      	movs	r0, #3
}
 8009142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8009144:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009146:	bf0c      	ite	eq
 8009148:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800914c:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8009150:	e7e3      	b.n	800911a <RCCEx_PLL3_Config+0xa2>
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8009152:	f7fc fbfb 	bl	800594c <HAL_GetTick>
 8009156:	1b40      	subs	r0, r0, r5
 8009158:	2802      	cmp	r0, #2
 800915a:	d9e7      	bls.n	800912c <RCCEx_PLL3_Config+0xb4>
 800915c:	e7f0      	b.n	8009140 <RCCEx_PLL3_Config+0xc8>
    return HAL_ERROR;
 800915e:	2001      	movs	r0, #1
 8009160:	e7ef      	b.n	8009142 <RCCEx_PLL3_Config+0xca>
 8009162:	bf00      	nop
 8009164:	58024400 	.word	0x58024400

08009168 <HAL_RCCEx_PeriphCLKConfig>:
{
 8009168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800916c:	6806      	ldr	r6, [r0, #0]
{
 800916e:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009170:	f016 6600 	ands.w	r6, r6, #134217728	; 0x8000000
 8009174:	d023      	beq.n	80091be <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8009176:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8009178:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800917c:	d018      	beq.n	80091b0 <HAL_RCCEx_PeriphCLKConfig+0x48>
 800917e:	d802      	bhi.n	8009186 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8009180:	b183      	cbz	r3, 80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = HAL_ERROR;
 8009182:	2601      	movs	r6, #1
 8009184:	e01b      	b.n	80091be <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8009186:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800918a:	d023      	beq.n	80091d4 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 800918c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009190:	d1f7      	bne.n	8009182 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009192:	4a9f      	ldr	r2, [pc, #636]	; (8009410 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8009194:	2600      	movs	r6, #0
 8009196:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8009198:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800919a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800919e:	430b      	orrs	r3, r1
 80091a0:	6513      	str	r3, [r2, #80]	; 0x50
 80091a2:	e00c      	b.n	80091be <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80091a4:	4a9a      	ldr	r2, [pc, #616]	; (8009410 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80091a6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80091a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80091ac:	62d3      	str	r3, [r2, #44]	; 0x2c
 80091ae:	e7f0      	b.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80091b0:	2102      	movs	r1, #2
 80091b2:	3004      	adds	r0, #4
 80091b4:	f7ff fee8 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80091b8:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80091ba:	2800      	cmp	r0, #0
 80091bc:	d0e9      	beq.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80091be:	6823      	ldr	r3, [r4, #0]
 80091c0:	05dd      	lsls	r5, r3, #23
 80091c2:	d534      	bpl.n	800922e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    switch(PeriphClkInit->Sai1ClockSelection)
 80091c4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80091c6:	2b04      	cmp	r3, #4
 80091c8:	d830      	bhi.n	800922c <HAL_RCCEx_PeriphCLKConfig+0xc4>
 80091ca:	e8df f003 	tbb	[pc, r3]
 80091ce:	0f08      	.short	0x0f08
 80091d0:	0d29      	.short	0x0d29
 80091d2:	0d          	.byte	0x0d
 80091d3:	00          	.byte	0x00
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80091d4:	2102      	movs	r1, #2
 80091d6:	3024      	adds	r0, #36	; 0x24
 80091d8:	f7ff ff4e 	bl	8009078 <RCCEx_PLL3_Config>
 80091dc:	e7ec      	b.n	80091b8 <HAL_RCCEx_PeriphCLKConfig+0x50>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80091de:	4a8c      	ldr	r2, [pc, #560]	; (8009410 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80091e0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80091e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80091e6:	62d3      	str	r3, [r2, #44]	; 0x2c
    switch(PeriphClkInit->Sai1ClockSelection)
 80091e8:	4635      	mov	r5, r6
 80091ea:	e004      	b.n	80091f6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80091ec:	2100      	movs	r1, #0
 80091ee:	1d20      	adds	r0, r4, #4
 80091f0:	f7ff feca 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80091f4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80091f6:	b9e5      	cbnz	r5, 8009232 <HAL_RCCEx_PeriphCLKConfig+0xca>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80091f8:	4a85      	ldr	r2, [pc, #532]	; (8009410 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80091fa:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80091fc:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80091fe:	f023 0307 	bic.w	r3, r3, #7
 8009202:	430b      	orrs	r3, r1
 8009204:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009206:	6823      	ldr	r3, [r4, #0]
 8009208:	0598      	lsls	r0, r3, #22
 800920a:	d521      	bpl.n	8009250 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    switch(PeriphClkInit->Sai23ClockSelection)
 800920c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800920e:	2b80      	cmp	r3, #128	; 0x80
 8009210:	d03b      	beq.n	800928a <HAL_RCCEx_PeriphCLKConfig+0x122>
 8009212:	d810      	bhi.n	8009236 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8009214:	b36b      	cbz	r3, 8009272 <HAL_RCCEx_PeriphCLKConfig+0x10a>
 8009216:	2b40      	cmp	r3, #64	; 0x40
 8009218:	d031      	beq.n	800927e <HAL_RCCEx_PeriphCLKConfig+0x116>
      ret = HAL_ERROR;
 800921a:	2601      	movs	r6, #1
 800921c:	4635      	mov	r5, r6
 800921e:	e017      	b.n	8009250 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009220:	2100      	movs	r1, #0
 8009222:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009226:	f7ff ff27 	bl	8009078 <RCCEx_PLL3_Config>
 800922a:	e7e3      	b.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      ret = HAL_ERROR;
 800922c:	2601      	movs	r6, #1
 800922e:	4635      	mov	r5, r6
 8009230:	e7e9      	b.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8009232:	462e      	mov	r6, r5
 8009234:	e7e7      	b.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    switch(PeriphClkInit->Sai23ClockSelection)
 8009236:	2bc0      	cmp	r3, #192	; 0xc0
 8009238:	d002      	beq.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 800923a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800923e:	d1ec      	bne.n	800921a <HAL_RCCEx_PeriphCLKConfig+0xb2>
    if(ret == HAL_OK)
 8009240:	bb4d      	cbnz	r5, 8009296 <HAL_RCCEx_PeriphCLKConfig+0x12e>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8009242:	4a73      	ldr	r2, [pc, #460]	; (8009410 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8009244:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8009246:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009248:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 800924c:	430b      	orrs	r3, r1
 800924e:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009250:	6823      	ldr	r3, [r4, #0]
 8009252:	0559      	lsls	r1, r3, #21
 8009254:	d530      	bpl.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    switch(PeriphClkInit->Sai4AClockSelection)
 8009256:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 800925a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800925e:	d047      	beq.n	80092f0 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8009260:	d81b      	bhi.n	800929a <HAL_RCCEx_PeriphCLKConfig+0x132>
 8009262:	2b00      	cmp	r3, #0
 8009264:	d038      	beq.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x170>
 8009266:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800926a:	d03b      	beq.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      ret = HAL_ERROR;
 800926c:	2601      	movs	r6, #1
 800926e:	4635      	mov	r5, r6
 8009270:	e022      	b.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009272:	4a67      	ldr	r2, [pc, #412]	; (8009410 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8009274:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009276:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800927a:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800927c:	e7e0      	b.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800927e:	2100      	movs	r1, #0
 8009280:	1d20      	adds	r0, r4, #4
 8009282:	f7ff fe81 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009286:	4605      	mov	r5, r0
      break;
 8009288:	e7da      	b.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800928a:	2100      	movs	r1, #0
 800928c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009290:	f7ff fef2 	bl	8009078 <RCCEx_PLL3_Config>
 8009294:	e7f7      	b.n	8009286 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8009296:	462e      	mov	r6, r5
 8009298:	e7da      	b.n	8009250 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    switch(PeriphClkInit->Sai4AClockSelection)
 800929a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800929e:	d002      	beq.n	80092a6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
 80092a0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80092a4:	d1e2      	bne.n	800926c <HAL_RCCEx_PeriphCLKConfig+0x104>
    if(ret == HAL_OK)
 80092a6:	bb4d      	cbnz	r5, 80092fc <HAL_RCCEx_PeriphCLKConfig+0x194>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80092a8:	4a59      	ldr	r2, [pc, #356]	; (8009410 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80092aa:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 80092ae:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80092b0:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 80092b4:	430b      	orrs	r3, r1
 80092b6:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80092b8:	6823      	ldr	r3, [r4, #0]
 80092ba:	051a      	lsls	r2, r3, #20
 80092bc:	d52f      	bpl.n	800931e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch(PeriphClkInit->Sai4BClockSelection)
 80092be:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 80092c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80092c6:	d041      	beq.n	800934c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80092c8:	d81a      	bhi.n	8009300 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80092ca:	b39b      	cbz	r3, 8009334 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80092cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80092d0:	d036      	beq.n	8009340 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      ret = HAL_ERROR;
 80092d2:	2601      	movs	r6, #1
 80092d4:	4635      	mov	r5, r6
 80092d6:	e022      	b.n	800931e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80092d8:	4a4d      	ldr	r2, [pc, #308]	; (8009410 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80092da:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80092dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80092e0:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80092e2:	e7e0      	b.n	80092a6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80092e4:	2100      	movs	r1, #0
 80092e6:	1d20      	adds	r0, r4, #4
 80092e8:	f7ff fe4e 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80092ec:	4605      	mov	r5, r0
      break;
 80092ee:	e7da      	b.n	80092a6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80092f0:	2100      	movs	r1, #0
 80092f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80092f6:	f7ff febf 	bl	8009078 <RCCEx_PLL3_Config>
 80092fa:	e7f7      	b.n	80092ec <HAL_RCCEx_PeriphCLKConfig+0x184>
 80092fc:	462e      	mov	r6, r5
 80092fe:	e7db      	b.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    switch(PeriphClkInit->Sai4BClockSelection)
 8009300:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009304:	d002      	beq.n	800930c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8009306:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800930a:	d1e2      	bne.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    if(ret == HAL_OK)
 800930c:	bb25      	cbnz	r5, 8009358 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800930e:	4a40      	ldr	r2, [pc, #256]	; (8009410 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8009310:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 8009314:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009316:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800931a:	430b      	orrs	r3, r1
 800931c:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800931e:	6823      	ldr	r3, [r4, #0]
 8009320:	019b      	lsls	r3, r3, #6
 8009322:	d527      	bpl.n	8009374 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    switch(PeriphClkInit->QspiClockSelection)
 8009324:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009326:	2b10      	cmp	r3, #16
 8009328:	d033      	beq.n	8009392 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800932a:	d817      	bhi.n	800935c <HAL_RCCEx_PeriphCLKConfig+0x1f4>
 800932c:	b1d3      	cbz	r3, 8009364 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      ret = HAL_ERROR;
 800932e:	2601      	movs	r6, #1
 8009330:	4635      	mov	r5, r6
 8009332:	e01f      	b.n	8009374 <HAL_RCCEx_PeriphCLKConfig+0x20c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009334:	4a36      	ldr	r2, [pc, #216]	; (8009410 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8009336:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009338:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800933c:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800933e:	e7e5      	b.n	800930c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009340:	2100      	movs	r1, #0
 8009342:	1d20      	adds	r0, r4, #4
 8009344:	f7ff fe20 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009348:	4605      	mov	r5, r0
      break;
 800934a:	e7df      	b.n	800930c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800934c:	2100      	movs	r1, #0
 800934e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009352:	f7ff fe91 	bl	8009078 <RCCEx_PLL3_Config>
 8009356:	e7f7      	b.n	8009348 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8009358:	462e      	mov	r6, r5
 800935a:	e7e0      	b.n	800931e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch(PeriphClkInit->QspiClockSelection)
 800935c:	2b20      	cmp	r3, #32
 800935e:	d01e      	beq.n	800939e <HAL_RCCEx_PeriphCLKConfig+0x236>
 8009360:	2b30      	cmp	r3, #48	; 0x30
 8009362:	d1e4      	bne.n	800932e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    if(ret == HAL_OK)
 8009364:	bb0d      	cbnz	r5, 80093aa <HAL_RCCEx_PeriphCLKConfig+0x242>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009366:	4a2a      	ldr	r2, [pc, #168]	; (8009410 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8009368:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800936a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800936c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8009370:	430b      	orrs	r3, r1
 8009372:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009374:	6823      	ldr	r3, [r4, #0]
 8009376:	04df      	lsls	r7, r3, #19
 8009378:	d527      	bpl.n	80093ca <HAL_RCCEx_PeriphCLKConfig+0x262>
    switch(PeriphClkInit->Spi123ClockSelection)
 800937a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800937c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009380:	d03e      	beq.n	8009400 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8009382:	d814      	bhi.n	80093ae <HAL_RCCEx_PeriphCLKConfig+0x246>
 8009384:	b383      	cbz	r3, 80093e8 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8009386:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800938a:	d033      	beq.n	80093f4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      ret = HAL_ERROR;
 800938c:	2601      	movs	r6, #1
 800938e:	4635      	mov	r5, r6
 8009390:	e01b      	b.n	80093ca <HAL_RCCEx_PeriphCLKConfig+0x262>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009392:	4a1f      	ldr	r2, [pc, #124]	; (8009410 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8009394:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009396:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800939a:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800939c:	e7e2      	b.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800939e:	2102      	movs	r1, #2
 80093a0:	1d20      	adds	r0, r4, #4
 80093a2:	f7ff fdf1 	bl	8008f88 <RCCEx_PLL2_Config>
 80093a6:	4605      	mov	r5, r0
      break;
 80093a8:	e7dc      	b.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 80093aa:	462e      	mov	r6, r5
 80093ac:	e7e2      	b.n	8009374 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    switch(PeriphClkInit->Spi123ClockSelection)
 80093ae:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80093b2:	d002      	beq.n	80093ba <HAL_RCCEx_PeriphCLKConfig+0x252>
 80093b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80093b8:	d1e8      	bne.n	800938c <HAL_RCCEx_PeriphCLKConfig+0x224>
    if(ret == HAL_OK)
 80093ba:	bb3d      	cbnz	r5, 800940c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80093bc:	4a14      	ldr	r2, [pc, #80]	; (8009410 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80093be:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80093c0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80093c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093c6:	430b      	orrs	r3, r1
 80093c8:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80093ca:	6823      	ldr	r3, [r4, #0]
 80093cc:	0498      	lsls	r0, r3, #18
 80093ce:	d532      	bpl.n	8009436 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    switch(PeriphClkInit->Spi45ClockSelection)
 80093d0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80093d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80093d6:	d044      	beq.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 80093d8:	d81c      	bhi.n	8009414 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 80093da:	b323      	cbz	r3, 8009426 <HAL_RCCEx_PeriphCLKConfig+0x2be>
 80093dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80093e0:	d039      	beq.n	8009456 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
      ret = HAL_ERROR;
 80093e2:	2601      	movs	r6, #1
 80093e4:	4635      	mov	r5, r6
 80093e6:	e026      	b.n	8009436 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093e8:	4a09      	ldr	r2, [pc, #36]	; (8009410 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80093ea:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80093ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80093f0:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80093f2:	e7e2      	b.n	80093ba <HAL_RCCEx_PeriphCLKConfig+0x252>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80093f4:	2100      	movs	r1, #0
 80093f6:	1d20      	adds	r0, r4, #4
 80093f8:	f7ff fdc6 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80093fc:	4605      	mov	r5, r0
      break;
 80093fe:	e7dc      	b.n	80093ba <HAL_RCCEx_PeriphCLKConfig+0x252>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009400:	2100      	movs	r1, #0
 8009402:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009406:	f7ff fe37 	bl	8009078 <RCCEx_PLL3_Config>
 800940a:	e7f7      	b.n	80093fc <HAL_RCCEx_PeriphCLKConfig+0x294>
 800940c:	462e      	mov	r6, r5
 800940e:	e7dc      	b.n	80093ca <HAL_RCCEx_PeriphCLKConfig+0x262>
 8009410:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Spi45ClockSelection)
 8009414:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009418:	d005      	beq.n	8009426 <HAL_RCCEx_PeriphCLKConfig+0x2be>
 800941a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800941e:	d002      	beq.n	8009426 <HAL_RCCEx_PeriphCLKConfig+0x2be>
 8009420:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009424:	d1dd      	bne.n	80093e2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    if(ret == HAL_OK)
 8009426:	bb15      	cbnz	r5, 800946e <HAL_RCCEx_PeriphCLKConfig+0x306>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009428:	4aa0      	ldr	r2, [pc, #640]	; (80096ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 800942a:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800942c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800942e:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8009432:	430b      	orrs	r3, r1
 8009434:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009436:	6823      	ldr	r3, [r4, #0]
 8009438:	0459      	lsls	r1, r3, #17
 800943a:	d52d      	bpl.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x330>
    switch(PeriphClkInit->Spi6ClockSelection)
 800943c:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 8009440:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009444:	d04b      	beq.n	80094de <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009446:	d814      	bhi.n	8009472 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8009448:	b1e3      	cbz	r3, 8009484 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 800944a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800944e:	d040      	beq.n	80094d2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      ret = HAL_ERROR;
 8009450:	2601      	movs	r6, #1
 8009452:	4635      	mov	r5, r6
 8009454:	e020      	b.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x330>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009456:	2101      	movs	r1, #1
 8009458:	1d20      	adds	r0, r4, #4
 800945a:	f7ff fd95 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800945e:	4605      	mov	r5, r0
      break;
 8009460:	e7e1      	b.n	8009426 <HAL_RCCEx_PeriphCLKConfig+0x2be>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009462:	2101      	movs	r1, #1
 8009464:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009468:	f7ff fe06 	bl	8009078 <RCCEx_PLL3_Config>
 800946c:	e7f7      	b.n	800945e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
 800946e:	462e      	mov	r6, r5
 8009470:	e7e1      	b.n	8009436 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    switch(PeriphClkInit->Spi6ClockSelection)
 8009472:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009476:	d005      	beq.n	8009484 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8009478:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800947c:	d002      	beq.n	8009484 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 800947e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009482:	d1e5      	bne.n	8009450 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    if(ret == HAL_OK)
 8009484:	2d00      	cmp	r5, #0
 8009486:	d130      	bne.n	80094ea <HAL_RCCEx_PeriphCLKConfig+0x382>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009488:	4a88      	ldr	r2, [pc, #544]	; (80096ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 800948a:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 800948e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009490:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8009494:	430b      	orrs	r3, r1
 8009496:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009498:	6823      	ldr	r3, [r4, #0]
 800949a:	041a      	lsls	r2, r3, #16
 800949c:	d50f      	bpl.n	80094be <HAL_RCCEx_PeriphCLKConfig+0x356>
    switch(PeriphClkInit->FdcanClockSelection)
 800949e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80094a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80094a4:	d023      	beq.n	80094ee <HAL_RCCEx_PeriphCLKConfig+0x386>
 80094a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80094aa:	d026      	beq.n	80094fa <HAL_RCCEx_PeriphCLKConfig+0x392>
 80094ac:	bb5b      	cbnz	r3, 8009506 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    if(ret == HAL_OK)
 80094ae:	bb6d      	cbnz	r5, 800950c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80094b0:	4a7e      	ldr	r2, [pc, #504]	; (80096ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 80094b2:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80094b4:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80094b6:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80094ba:	430b      	orrs	r3, r1
 80094bc:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80094be:	6823      	ldr	r3, [r4, #0]
 80094c0:	01db      	lsls	r3, r3, #7
 80094c2:	d533      	bpl.n	800952c <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    switch(PeriphClkInit->FmcClockSelection)
 80094c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80094c6:	2b03      	cmp	r3, #3
 80094c8:	d874      	bhi.n	80095b4 <HAL_RCCEx_PeriphCLKConfig+0x44c>
 80094ca:	e8df f003 	tbb	[pc, r3]
 80094ce:	2126      	.short	0x2126
 80094d0:	266d      	.short	0x266d
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80094d2:	2101      	movs	r1, #1
 80094d4:	1d20      	adds	r0, r4, #4
 80094d6:	f7ff fd57 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80094da:	4605      	mov	r5, r0
      break;
 80094dc:	e7d2      	b.n	8009484 <HAL_RCCEx_PeriphCLKConfig+0x31c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80094de:	2101      	movs	r1, #1
 80094e0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80094e4:	f7ff fdc8 	bl	8009078 <RCCEx_PLL3_Config>
 80094e8:	e7f7      	b.n	80094da <HAL_RCCEx_PeriphCLKConfig+0x372>
 80094ea:	462e      	mov	r6, r5
 80094ec:	e7d4      	b.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x330>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80094ee:	4a6f      	ldr	r2, [pc, #444]	; (80096ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 80094f0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80094f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80094f6:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80094f8:	e7d9      	b.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x346>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80094fa:	2101      	movs	r1, #1
 80094fc:	1d20      	adds	r0, r4, #4
 80094fe:	f7ff fd43 	bl	8008f88 <RCCEx_PLL2_Config>
 8009502:	4605      	mov	r5, r0
      break;
 8009504:	e7d3      	b.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x346>
      ret = HAL_ERROR;
 8009506:	2601      	movs	r6, #1
 8009508:	4635      	mov	r5, r6
 800950a:	e7d8      	b.n	80094be <HAL_RCCEx_PeriphCLKConfig+0x356>
 800950c:	462e      	mov	r6, r5
 800950e:	e7d6      	b.n	80094be <HAL_RCCEx_PeriphCLKConfig+0x356>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009510:	4a66      	ldr	r2, [pc, #408]	; (80096ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8009512:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009514:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009518:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 800951a:	2d00      	cmp	r5, #0
 800951c:	d14d      	bne.n	80095ba <HAL_RCCEx_PeriphCLKConfig+0x452>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800951e:	4a63      	ldr	r2, [pc, #396]	; (80096ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8009520:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009522:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8009524:	f023 0303 	bic.w	r3, r3, #3
 8009528:	430b      	orrs	r3, r1
 800952a:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800952c:	6823      	ldr	r3, [r4, #0]
 800952e:	025f      	lsls	r7, r3, #9
 8009530:	d54d      	bpl.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0x466>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009532:	4f5f      	ldr	r7, [pc, #380]	; (80096b0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800953a:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800953c:	f7fc fa06 	bl	800594c <HAL_GetTick>
 8009540:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	05d8      	lsls	r0, r3, #23
 8009546:	d53a      	bpl.n	80095be <HAL_RCCEx_PeriphCLKConfig+0x456>
    if(ret == HAL_OK)
 8009548:	2d00      	cmp	r5, #0
 800954a:	d161      	bne.n	8009610 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800954c:	4b57      	ldr	r3, [pc, #348]	; (80096ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 800954e:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 8009552:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009554:	4042      	eors	r2, r0
 8009556:	f412 7f40 	tst.w	r2, #768	; 0x300
 800955a:	d00b      	beq.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0x40c>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800955c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800955e:	6f19      	ldr	r1, [r3, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009560:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8009564:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8009568:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800956a:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800956c:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8009570:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8009572:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009574:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8009578:	d036      	beq.n	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x480>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800957a:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 800957e:	494b      	ldr	r1, [pc, #300]	; (80096ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8009580:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8009584:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8009588:	d13e      	bne.n	8009608 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 800958a:	6908      	ldr	r0, [r1, #16]
 800958c:	4a49      	ldr	r2, [pc, #292]	; (80096b4 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 800958e:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
 8009592:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8009596:	4302      	orrs	r2, r0
 8009598:	610a      	str	r2, [r1, #16]
 800959a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800959e:	4a43      	ldr	r2, [pc, #268]	; (80096ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 80095a0:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80095a2:	430b      	orrs	r3, r1
 80095a4:	6713      	str	r3, [r2, #112]	; 0x70
 80095a6:	e012      	b.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0x466>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80095a8:	2102      	movs	r1, #2
 80095aa:	1d20      	adds	r0, r4, #4
 80095ac:	f7ff fcec 	bl	8008f88 <RCCEx_PLL2_Config>
 80095b0:	4605      	mov	r5, r0
      break;
 80095b2:	e7b2      	b.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x3b2>
      ret = HAL_ERROR;
 80095b4:	2601      	movs	r6, #1
 80095b6:	4635      	mov	r5, r6
 80095b8:	e7b8      	b.n	800952c <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80095ba:	462e      	mov	r6, r5
 80095bc:	e7b6      	b.n	800952c <HAL_RCCEx_PeriphCLKConfig+0x3c4>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80095be:	f7fc f9c5 	bl	800594c <HAL_GetTick>
 80095c2:	eba0 0008 	sub.w	r0, r0, r8
 80095c6:	2864      	cmp	r0, #100	; 0x64
 80095c8:	d9bb      	bls.n	8009542 <HAL_RCCEx_PeriphCLKConfig+0x3da>
        ret = HAL_TIMEOUT;
 80095ca:	2603      	movs	r6, #3
 80095cc:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80095ce:	6823      	ldr	r3, [r4, #0]
 80095d0:	07da      	lsls	r2, r3, #31
 80095d2:	d52d      	bpl.n	8009630 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
    switch(PeriphClkInit->Usart16ClockSelection)
 80095d4:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80095d6:	2b10      	cmp	r3, #16
 80095d8:	d03b      	beq.n	8009652 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 80095da:	d81b      	bhi.n	8009614 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 80095dc:	b303      	cbz	r3, 8009620 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
 80095de:	2b08      	cmp	r3, #8
 80095e0:	d031      	beq.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0x4de>
      ret = HAL_ERROR;
 80095e2:	2601      	movs	r6, #1
 80095e4:	4635      	mov	r5, r6
 80095e6:	e023      	b.n	8009630 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
        tickstart = HAL_GetTick();
 80095e8:	f7fc f9b0 	bl	800594c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80095ec:	4f2f      	ldr	r7, [pc, #188]	; (80096ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
        tickstart = HAL_GetTick();
 80095ee:	4680      	mov	r8, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095f0:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80095f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80095f6:	0799      	lsls	r1, r3, #30
 80095f8:	d4bf      	bmi.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x412>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095fa:	f7fc f9a7 	bl	800594c <HAL_GetTick>
 80095fe:	eba0 0008 	sub.w	r0, r0, r8
 8009602:	4548      	cmp	r0, r9
 8009604:	d9f6      	bls.n	80095f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8009606:	e7e0      	b.n	80095ca <HAL_RCCEx_PeriphCLKConfig+0x462>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009608:	690a      	ldr	r2, [r1, #16]
 800960a:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800960e:	e7c3      	b.n	8009598 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8009610:	462e      	mov	r6, r5
 8009612:	e7dc      	b.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0x466>
    switch(PeriphClkInit->Usart16ClockSelection)
 8009614:	2b20      	cmp	r3, #32
 8009616:	d003      	beq.n	8009620 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
 8009618:	2b28      	cmp	r3, #40	; 0x28
 800961a:	d001      	beq.n	8009620 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
 800961c:	2b18      	cmp	r3, #24
 800961e:	d1e0      	bne.n	80095e2 <HAL_RCCEx_PeriphCLKConfig+0x47a>
    if(ret == HAL_OK)
 8009620:	b9ed      	cbnz	r5, 800965e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009622:	4a22      	ldr	r2, [pc, #136]	; (80096ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8009624:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8009626:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8009628:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800962c:	430b      	orrs	r3, r1
 800962e:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009630:	6823      	ldr	r3, [r4, #0]
 8009632:	079b      	lsls	r3, r3, #30
 8009634:	d522      	bpl.n	800967c <HAL_RCCEx_PeriphCLKConfig+0x514>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8009636:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8009638:	2b05      	cmp	r3, #5
 800963a:	d831      	bhi.n	80096a0 <HAL_RCCEx_PeriphCLKConfig+0x538>
 800963c:	e8df f003 	tbb	[pc, r3]
 8009640:	162a1116 	.word	0x162a1116
 8009644:	1616      	.short	0x1616
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009646:	2101      	movs	r1, #1
 8009648:	1d20      	adds	r0, r4, #4
 800964a:	f7ff fc9d 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800964e:	4605      	mov	r5, r0
      break;
 8009650:	e7e6      	b.n	8009620 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009652:	2101      	movs	r1, #1
 8009654:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009658:	f7ff fd0e 	bl	8009078 <RCCEx_PLL3_Config>
 800965c:	e7f7      	b.n	800964e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800965e:	462e      	mov	r6, r5
 8009660:	e7e6      	b.n	8009630 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009662:	2101      	movs	r1, #1
 8009664:	1d20      	adds	r0, r4, #4
 8009666:	f7ff fc8f 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800966a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800966c:	b9dd      	cbnz	r5, 80096a6 <HAL_RCCEx_PeriphCLKConfig+0x53e>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800966e:	4a0f      	ldr	r2, [pc, #60]	; (80096ac <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8009670:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8009672:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8009674:	f023 0307 	bic.w	r3, r3, #7
 8009678:	430b      	orrs	r3, r1
 800967a:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800967c:	6823      	ldr	r3, [r4, #0]
 800967e:	075f      	lsls	r7, r3, #29
 8009680:	d528      	bpl.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8009682:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8009686:	2b05      	cmp	r3, #5
 8009688:	d83a      	bhi.n	8009700 <HAL_RCCEx_PeriphCLKConfig+0x598>
 800968a:	e8df f003 	tbb	[pc, r3]
 800968e:	151a      	.short	0x151a
 8009690:	1a1a1a33 	.word	0x1a1a1a33
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009694:	2101      	movs	r1, #1
 8009696:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800969a:	f7ff fced 	bl	8009078 <RCCEx_PLL3_Config>
 800969e:	e7e4      	b.n	800966a <HAL_RCCEx_PeriphCLKConfig+0x502>
      ret = HAL_ERROR;
 80096a0:	2601      	movs	r6, #1
 80096a2:	4635      	mov	r5, r6
 80096a4:	e7ea      	b.n	800967c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80096a6:	462e      	mov	r6, r5
 80096a8:	e7e8      	b.n	800967c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80096aa:	bf00      	nop
 80096ac:	58024400 	.word	0x58024400
 80096b0:	58024800 	.word	0x58024800
 80096b4:	00ffffcf 	.word	0x00ffffcf
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80096b8:	2101      	movs	r1, #1
 80096ba:	1d20      	adds	r0, r4, #4
 80096bc:	f7ff fc64 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80096c0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80096c2:	bb05      	cbnz	r5, 8009706 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80096c4:	4a98      	ldr	r2, [pc, #608]	; (8009928 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80096c6:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 80096ca:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80096cc:	f023 0307 	bic.w	r3, r3, #7
 80096d0:	430b      	orrs	r3, r1
 80096d2:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80096d4:	6823      	ldr	r3, [r4, #0]
 80096d6:	0698      	lsls	r0, r3, #26
 80096d8:	d529      	bpl.n	800972e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
    switch(PeriphClkInit->Lptim1ClockSelection)
 80096da:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80096de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80096e2:	d03a      	beq.n	800975a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
 80096e4:	d811      	bhi.n	800970a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80096e6:	b1cb      	cbz	r3, 800971c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 80096e8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80096ec:	d02f      	beq.n	800974e <HAL_RCCEx_PeriphCLKConfig+0x5e6>
      ret = HAL_ERROR;
 80096ee:	2601      	movs	r6, #1
 80096f0:	4635      	mov	r5, r6
 80096f2:	e01c      	b.n	800972e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80096f4:	2101      	movs	r1, #1
 80096f6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80096fa:	f7ff fcbd 	bl	8009078 <RCCEx_PLL3_Config>
 80096fe:	e7df      	b.n	80096c0 <HAL_RCCEx_PeriphCLKConfig+0x558>
      ret = HAL_ERROR;
 8009700:	2601      	movs	r6, #1
 8009702:	4635      	mov	r5, r6
 8009704:	e7e6      	b.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x56c>
 8009706:	462e      	mov	r6, r5
 8009708:	e7e4      	b.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    switch(PeriphClkInit->Lptim1ClockSelection)
 800970a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800970e:	d005      	beq.n	800971c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8009710:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009714:	d002      	beq.n	800971c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8009716:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800971a:	d1e8      	bne.n	80096ee <HAL_RCCEx_PeriphCLKConfig+0x586>
    if(ret == HAL_OK)
 800971c:	bb1d      	cbnz	r5, 8009766 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800971e:	4a82      	ldr	r2, [pc, #520]	; (8009928 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8009720:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8009724:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8009726:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 800972a:	430b      	orrs	r3, r1
 800972c:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800972e:	6823      	ldr	r3, [r4, #0]
 8009730:	0659      	lsls	r1, r3, #25
 8009732:	d52c      	bpl.n	800978e <HAL_RCCEx_PeriphCLKConfig+0x626>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8009734:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8009738:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800973c:	d03f      	beq.n	80097be <HAL_RCCEx_PeriphCLKConfig+0x656>
 800973e:	d814      	bhi.n	800976a <HAL_RCCEx_PeriphCLKConfig+0x602>
 8009740:	b1e3      	cbz	r3, 800977c <HAL_RCCEx_PeriphCLKConfig+0x614>
 8009742:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009746:	d034      	beq.n	80097b2 <HAL_RCCEx_PeriphCLKConfig+0x64a>
      ret = HAL_ERROR;
 8009748:	2601      	movs	r6, #1
 800974a:	4635      	mov	r5, r6
 800974c:	e01f      	b.n	800978e <HAL_RCCEx_PeriphCLKConfig+0x626>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800974e:	2100      	movs	r1, #0
 8009750:	1d20      	adds	r0, r4, #4
 8009752:	f7ff fc19 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009756:	4605      	mov	r5, r0
      break;
 8009758:	e7e0      	b.n	800971c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800975a:	2102      	movs	r1, #2
 800975c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009760:	f7ff fc8a 	bl	8009078 <RCCEx_PLL3_Config>
 8009764:	e7f7      	b.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
 8009766:	462e      	mov	r6, r5
 8009768:	e7e1      	b.n	800972e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
    switch(PeriphClkInit->Lptim2ClockSelection)
 800976a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800976e:	d005      	beq.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x614>
 8009770:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009774:	d002      	beq.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x614>
 8009776:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800977a:	d1e5      	bne.n	8009748 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
    if(ret == HAL_OK)
 800977c:	bb2d      	cbnz	r5, 80097ca <HAL_RCCEx_PeriphCLKConfig+0x662>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800977e:	4a6a      	ldr	r2, [pc, #424]	; (8009928 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8009780:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8009784:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009786:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800978a:	430b      	orrs	r3, r1
 800978c:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800978e:	6823      	ldr	r3, [r4, #0]
 8009790:	061a      	lsls	r2, r3, #24
 8009792:	d530      	bpl.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8009794:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 8009798:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800979c:	f000 80a4 	beq.w	80098e8 <HAL_RCCEx_PeriphCLKConfig+0x780>
 80097a0:	d815      	bhi.n	80097ce <HAL_RCCEx_PeriphCLKConfig+0x666>
 80097a2:	b1eb      	cbz	r3, 80097e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80097a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80097a8:	f000 8098 	beq.w	80098dc <HAL_RCCEx_PeriphCLKConfig+0x774>
      ret = HAL_ERROR;
 80097ac:	2601      	movs	r6, #1
 80097ae:	4635      	mov	r5, r6
 80097b0:	e021      	b.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80097b2:	2100      	movs	r1, #0
 80097b4:	1d20      	adds	r0, r4, #4
 80097b6:	f7ff fbe7 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80097ba:	4605      	mov	r5, r0
      break;
 80097bc:	e7de      	b.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x614>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80097be:	2102      	movs	r1, #2
 80097c0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80097c4:	f7ff fc58 	bl	8009078 <RCCEx_PLL3_Config>
 80097c8:	e7f7      	b.n	80097ba <HAL_RCCEx_PeriphCLKConfig+0x652>
 80097ca:	462e      	mov	r6, r5
 80097cc:	e7df      	b.n	800978e <HAL_RCCEx_PeriphCLKConfig+0x626>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80097ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80097d2:	d005      	beq.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80097d4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80097d8:	d002      	beq.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80097da:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80097de:	d1e5      	bne.n	80097ac <HAL_RCCEx_PeriphCLKConfig+0x644>
    if(ret == HAL_OK)
 80097e0:	2d00      	cmp	r5, #0
 80097e2:	f040 8087 	bne.w	80098f4 <HAL_RCCEx_PeriphCLKConfig+0x78c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80097e6:	4a50      	ldr	r2, [pc, #320]	; (8009928 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80097e8:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 80097ec:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80097ee:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80097f2:	430b      	orrs	r3, r1
 80097f4:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80097f6:	6823      	ldr	r3, [r4, #0]
 80097f8:	071b      	lsls	r3, r3, #28
 80097fa:	d514      	bpl.n	8009826 <HAL_RCCEx_PeriphCLKConfig+0x6be>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80097fc:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8009800:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009804:	d107      	bne.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8009806:	2102      	movs	r1, #2
 8009808:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800980c:	f7ff fc34 	bl	8009078 <RCCEx_PLL3_Config>
          status = HAL_ERROR;
 8009810:	2800      	cmp	r0, #0
 8009812:	bf18      	it	ne
 8009814:	2601      	movne	r6, #1
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009816:	4a44      	ldr	r2, [pc, #272]	; (8009928 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8009818:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800981c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800981e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009822:	430b      	orrs	r3, r1
 8009824:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009826:	6823      	ldr	r3, [r4, #0]
 8009828:	06df      	lsls	r7, r3, #27
 800982a:	d514      	bpl.n	8009856 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800982c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8009830:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009834:	d107      	bne.n	8009846 <HAL_RCCEx_PeriphCLKConfig+0x6de>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8009836:	2102      	movs	r1, #2
 8009838:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800983c:	f7ff fc1c 	bl	8009078 <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 8009840:	2800      	cmp	r0, #0
 8009842:	bf18      	it	ne
 8009844:	2601      	movne	r6, #1
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009846:	4a38      	ldr	r2, [pc, #224]	; (8009928 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8009848:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800984c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800984e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009852:	430b      	orrs	r3, r1
 8009854:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009856:	6823      	ldr	r3, [r4, #0]
 8009858:	0318      	lsls	r0, r3, #12
 800985a:	d517      	bpl.n	800988c <HAL_RCCEx_PeriphCLKConfig+0x724>
    switch(PeriphClkInit->AdcClockSelection)
 800985c:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8009860:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8009864:	d048      	beq.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0x790>
 8009866:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800986a:	d005      	beq.n	8009878 <HAL_RCCEx_PeriphCLKConfig+0x710>
 800986c:	2900      	cmp	r1, #0
 800986e:	d149      	bne.n	8009904 <HAL_RCCEx_PeriphCLKConfig+0x79c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009870:	1d20      	adds	r0, r4, #4
 8009872:	f7ff fb89 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009876:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009878:	2d00      	cmp	r5, #0
 800987a:	d146      	bne.n	800990a <HAL_RCCEx_PeriphCLKConfig+0x7a2>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800987c:	4a2a      	ldr	r2, [pc, #168]	; (8009928 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800987e:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8009882:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009884:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8009888:	430b      	orrs	r3, r1
 800988a:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800988c:	6823      	ldr	r3, [r4, #0]
 800988e:	0359      	lsls	r1, r3, #13
 8009890:	d518      	bpl.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
    switch(PeriphClkInit->UsbClockSelection)
 8009892:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8009896:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800989a:	d038      	beq.n	800990e <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 800989c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80098a0:	d007      	beq.n	80098b2 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 80098a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80098a6:	d139      	bne.n	800991c <HAL_RCCEx_PeriphCLKConfig+0x7b4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80098a8:	4a1f      	ldr	r2, [pc, #124]	; (8009928 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80098aa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80098ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80098b0:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80098b2:	bbb5      	cbnz	r5, 8009922 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80098b4:	4a1c      	ldr	r2, [pc, #112]	; (8009928 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80098b6:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 80098ba:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80098bc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80098c0:	430b      	orrs	r3, r1
 80098c2:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80098c4:	6823      	ldr	r3, [r4, #0]
 80098c6:	03da      	lsls	r2, r3, #15
 80098c8:	d53e      	bpl.n	8009948 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    switch(PeriphClkInit->SdmmcClockSelection)
 80098ca:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80098cc:	b373      	cbz	r3, 800992c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
 80098ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80098d2:	f000 808c 	beq.w	80099ee <HAL_RCCEx_PeriphCLKConfig+0x886>
      ret = HAL_ERROR;
 80098d6:	2601      	movs	r6, #1
 80098d8:	4635      	mov	r5, r6
 80098da:	e035      	b.n	8009948 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80098dc:	2100      	movs	r1, #0
 80098de:	1d20      	adds	r0, r4, #4
 80098e0:	f7ff fb52 	bl	8008f88 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80098e4:	4605      	mov	r5, r0
      break;
 80098e6:	e77b      	b.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80098e8:	2102      	movs	r1, #2
 80098ea:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80098ee:	f7ff fbc3 	bl	8009078 <RCCEx_PLL3_Config>
 80098f2:	e7f7      	b.n	80098e4 <HAL_RCCEx_PeriphCLKConfig+0x77c>
 80098f4:	462e      	mov	r6, r5
 80098f6:	e77e      	b.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80098f8:	2102      	movs	r1, #2
 80098fa:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80098fe:	f7ff fbbb 	bl	8009078 <RCCEx_PLL3_Config>
 8009902:	e7b8      	b.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0x70e>
      ret = HAL_ERROR;
 8009904:	2601      	movs	r6, #1
 8009906:	4635      	mov	r5, r6
 8009908:	e7c0      	b.n	800988c <HAL_RCCEx_PeriphCLKConfig+0x724>
 800990a:	462e      	mov	r6, r5
 800990c:	e7be      	b.n	800988c <HAL_RCCEx_PeriphCLKConfig+0x724>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800990e:	2101      	movs	r1, #1
 8009910:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009914:	f7ff fbb0 	bl	8009078 <RCCEx_PLL3_Config>
 8009918:	4605      	mov	r5, r0
      break;
 800991a:	e7ca      	b.n	80098b2 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      ret = HAL_ERROR;
 800991c:	2601      	movs	r6, #1
 800991e:	4635      	mov	r5, r6
 8009920:	e7d0      	b.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8009922:	462e      	mov	r6, r5
 8009924:	e7ce      	b.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8009926:	bf00      	nop
 8009928:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800992c:	4a3c      	ldr	r2, [pc, #240]	; (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 800992e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009930:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009934:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8009936:	2d00      	cmp	r5, #0
 8009938:	d15f      	bne.n	80099fa <HAL_RCCEx_PeriphCLKConfig+0x892>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800993a:	4a39      	ldr	r2, [pc, #228]	; (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 800993c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800993e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8009940:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009944:	430b      	orrs	r3, r1
 8009946:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009948:	6823      	ldr	r3, [r4, #0]
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	d507      	bpl.n	800995e <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800994e:	2102      	movs	r1, #2
 8009950:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009954:	f7ff fb90 	bl	8009078 <RCCEx_PLL3_Config>
      status=HAL_ERROR;
 8009958:	2800      	cmp	r0, #0
 800995a:	bf18      	it	ne
 800995c:	2601      	movne	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800995e:	6823      	ldr	r3, [r4, #0]
 8009960:	039f      	lsls	r7, r3, #14
 8009962:	d50e      	bpl.n	8009982 <HAL_RCCEx_PeriphCLKConfig+0x81a>
    switch(PeriphClkInit->RngClockSelection)
 8009964:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8009966:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800996a:	d050      	beq.n	8009a0e <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 800996c:	d847      	bhi.n	80099fe <HAL_RCCEx_PeriphCLKConfig+0x896>
 800996e:	2900      	cmp	r1, #0
 8009970:	d14b      	bne.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0x8a2>
    if(ret == HAL_OK)
 8009972:	2d00      	cmp	r5, #0
 8009974:	d151      	bne.n	8009a1a <HAL_RCCEx_PeriphCLKConfig+0x8b2>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009976:	482a      	ldr	r0, [pc, #168]	; (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 8009978:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800997a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800997e:	430a      	orrs	r2, r1
 8009980:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009982:	02dd      	lsls	r5, r3, #11
 8009984:	d506      	bpl.n	8009994 <HAL_RCCEx_PeriphCLKConfig+0x82c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009986:	4926      	ldr	r1, [pc, #152]	; (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 8009988:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800998a:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800998c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8009990:	4302      	orrs	r2, r0
 8009992:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8009994:	00d8      	lsls	r0, r3, #3
 8009996:	d507      	bpl.n	80099a8 <HAL_RCCEx_PeriphCLKConfig+0x840>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8009998:	4921      	ldr	r1, [pc, #132]	; (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 800999a:	f8d4 00b4 	ldr.w	r0, [r4, #180]	; 0xb4
 800999e:	690a      	ldr	r2, [r1, #16]
 80099a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80099a4:	4302      	orrs	r2, r0
 80099a6:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80099a8:	0299      	lsls	r1, r3, #10
 80099aa:	d506      	bpl.n	80099ba <HAL_RCCEx_PeriphCLKConfig+0x852>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80099ac:	491c      	ldr	r1, [pc, #112]	; (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 80099ae:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80099b0:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80099b2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80099b6:	4302      	orrs	r2, r0
 80099b8:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80099ba:	005a      	lsls	r2, r3, #1
 80099bc:	d509      	bpl.n	80099d2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80099be:	4a18      	ldr	r2, [pc, #96]	; (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 80099c0:	6911      	ldr	r1, [r2, #16]
 80099c2:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 80099c6:	6111      	str	r1, [r2, #16]
 80099c8:	6911      	ldr	r1, [r2, #16]
 80099ca:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 80099ce:	4301      	orrs	r1, r0
 80099d0:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	da06      	bge.n	80099e4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80099d6:	4a12      	ldr	r2, [pc, #72]	; (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 80099d8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80099da:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80099dc:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80099e0:	430b      	orrs	r3, r1
 80099e2:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80099e4:	1c30      	adds	r0, r6, #0
 80099e6:	bf18      	it	ne
 80099e8:	2001      	movne	r0, #1
 80099ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80099ee:	2102      	movs	r1, #2
 80099f0:	1d20      	adds	r0, r4, #4
 80099f2:	f7ff fac9 	bl	8008f88 <RCCEx_PLL2_Config>
 80099f6:	4605      	mov	r5, r0
      break;
 80099f8:	e79d      	b.n	8009936 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80099fa:	462e      	mov	r6, r5
 80099fc:	e7a4      	b.n	8009948 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    switch(PeriphClkInit->RngClockSelection)
 80099fe:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009a02:	d0b6      	beq.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8009a04:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8009a08:	d0b3      	beq.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x80a>
      ret = HAL_ERROR;
 8009a0a:	2601      	movs	r6, #1
 8009a0c:	e7b9      	b.n	8009982 <HAL_RCCEx_PeriphCLKConfig+0x81a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a0e:	4804      	ldr	r0, [pc, #16]	; (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x8b8>)
 8009a10:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8009a12:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009a16:	62c2      	str	r2, [r0, #44]	; 0x2c
      break;
 8009a18:	e7ab      	b.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8009a1a:	462e      	mov	r6, r5
 8009a1c:	e7b1      	b.n	8009982 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8009a1e:	bf00      	nop
 8009a20:	58024400 	.word	0x58024400

08009a24 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8009a24:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009a26:	f7ff fa3f 	bl	8008ea8 <HAL_RCC_GetHCLKFreq>
 8009a2a:	4b05      	ldr	r3, [pc, #20]	; (8009a40 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8009a2c:	4a05      	ldr	r2, [pc, #20]	; (8009a44 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8009a2e:	6a1b      	ldr	r3, [r3, #32]
 8009a30:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8009a34:	5cd3      	ldrb	r3, [r2, r3]
 8009a36:	f003 031f 	and.w	r3, r3, #31
}
 8009a3a:	40d8      	lsrs	r0, r3
 8009a3c:	bd08      	pop	{r3, pc}
 8009a3e:	bf00      	nop
 8009a40:	58024400 	.word	0x58024400
 8009a44:	08015368 	.word	0x08015368

08009a48 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009a48:	494d      	ldr	r1, [pc, #308]	; (8009b80 <HAL_RCCEx_GetPLL2ClockFreq+0x138>)
{
 8009a4a:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009a4c:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8009a4e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009a50:	6aca      	ldr	r2, [r1, #44]	; 0x2c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8009a52:	f3c3 3305 	ubfx	r3, r3, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009a56:	6bcd      	ldr	r5, [r1, #60]	; 0x3c
  if (pll2m != 0U)
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	f000 808c 	beq.w	8009b76 <HAL_RCCEx_GetPLL2ClockFreq+0x12e>
 8009a5e:	ee07 3a90 	vmov	s15, r3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009a62:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009a66:	f3c2 1300 	ubfx	r3, r2, #4, #1
 8009a6a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009a6e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009a72:	436b      	muls	r3, r5
 8009a74:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009a78:	f004 0303 	and.w	r3, r4, #3
    switch (pllsource)
 8009a7c:	2b01      	cmp	r3, #1
 8009a7e:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
 8009a82:	d002      	beq.n	8009a8a <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 8009a84:	d30f      	bcc.n	8009aa6 <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 8009a86:	2b02      	cmp	r3, #2
 8009a88:	d067      	beq.n	8009b5a <HAL_RCCEx_GetPLL2ClockFreq+0x112>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009a8a:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8009a8c:	eddf 5a3d 	vldr	s11, [pc, #244]	; 8009b84 <HAL_RCCEx_GetPLL2ClockFreq+0x13c>
 8009a90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a94:	ee07 3a10 	vmov	s14, r3
 8009a98:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009a9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009aa0:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009aa4:	e056      	b.n	8009b54 <HAL_RCCEx_GetPLL2ClockFreq+0x10c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009aa6:	680b      	ldr	r3, [r1, #0]
 8009aa8:	069b      	lsls	r3, r3, #26
 8009aaa:	d546      	bpl.n	8009b3a <HAL_RCCEx_GetPLL2ClockFreq+0xf2>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009aac:	680a      	ldr	r2, [r1, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009aae:	6b8b      	ldr	r3, [r1, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009ab0:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8009ab4:	4a34      	ldr	r2, [pc, #208]	; (8009b88 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009ab6:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009aba:	40ca      	lsrs	r2, r1
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009abc:	ee07 2a10 	vmov	s14, r2
 8009ac0:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8009ac4:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8009ac8:	ee06 3a90 	vmov	s13, r3
 8009acc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009ad0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ad4:	ee77 7a86 	vadd.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009ad8:	4a29      	ldr	r2, [pc, #164]	; (8009b80 <HAL_RCCEx_GetPLL2ClockFreq+0x138>)
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009ada:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009ade:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009ae0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009ae4:	ee07 3a10 	vmov	s14, r3
 8009ae8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009aec:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009af0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009af4:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8009af8:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8009afc:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009afe:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009b02:	ee07 3a10 	vmov	s14, r3
 8009b06:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009b0a:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009b0e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009b12:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8009b16:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009b1a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009b1c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8009b20:	ee07 3a10 	vmov	s14, r3
 8009b24:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009b28:	ee37 6a06 	vadd.f32	s12, s14, s12
 8009b2c:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8009b30:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8009b34:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009b38:	bd30      	pop	{r4, r5, pc}
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009b3a:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8009b3c:	eddf 5a13 	vldr	s11, [pc, #76]	; 8009b8c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8009b40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b44:	ee07 3a10 	vmov	s14, r3
 8009b48:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009b4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009b50:	ee77 7a86 	vadd.f32	s15, s15, s12
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009b54:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8009b58:	e7be      	b.n	8009ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x90>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009b5a:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8009b5c:	eddf 5a0c 	vldr	s11, [pc, #48]	; 8009b90 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8009b60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b64:	ee07 3a10 	vmov	s14, r3
 8009b68:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009b6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009b70:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009b74:	e7ee      	b.n	8009b54 <HAL_RCCEx_GetPLL2ClockFreq+0x10c>
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009b76:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009b7a:	6083      	str	r3, [r0, #8]
}
 8009b7c:	e7dc      	b.n	8009b38 <HAL_RCCEx_GetPLL2ClockFreq+0xf0>
 8009b7e:	bf00      	nop
 8009b80:	58024400 	.word	0x58024400
 8009b84:	4a742400 	.word	0x4a742400
 8009b88:	03d09000 	.word	0x03d09000
 8009b8c:	4c742400 	.word	0x4c742400
 8009b90:	4af42400 	.word	0x4af42400

08009b94 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009b94:	494d      	ldr	r1, [pc, #308]	; (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x138>)
{
 8009b96:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009b98:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009b9a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009b9c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009b9e:	f3c3 5305 	ubfx	r3, r3, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009ba2:	6c4d      	ldr	r5, [r1, #68]	; 0x44
  if (pll3m != 0U)
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	f000 808c 	beq.w	8009cc2 <HAL_RCCEx_GetPLL3ClockFreq+0x12e>
 8009baa:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009bae:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009bb2:	f3c2 2300 	ubfx	r3, r2, #8, #1
 8009bb6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009bba:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009bbe:	436b      	muls	r3, r5
 8009bc0:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009bc4:	f004 0303 	and.w	r3, r4, #3
    switch (pllsource)
 8009bc8:	2b01      	cmp	r3, #1
 8009bca:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
 8009bce:	d002      	beq.n	8009bd6 <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8009bd0:	d30f      	bcc.n	8009bf2 <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8009bd2:	2b02      	cmp	r3, #2
 8009bd4:	d067      	beq.n	8009ca6 <HAL_RCCEx_GetPLL3ClockFreq+0x112>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009bd6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009bd8:	eddf 5a3d 	vldr	s11, [pc, #244]	; 8009cd0 <HAL_RCCEx_GetPLL3ClockFreq+0x13c>
 8009bdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009be0:	ee07 3a10 	vmov	s14, r3
 8009be4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009be8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009bec:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009bf0:	e056      	b.n	8009ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x10c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009bf2:	680b      	ldr	r3, [r1, #0]
 8009bf4:	069b      	lsls	r3, r3, #26
 8009bf6:	d546      	bpl.n	8009c86 <HAL_RCCEx_GetPLL3ClockFreq+0xf2>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009bf8:	680a      	ldr	r2, [r1, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009bfa:	6c0b      	ldr	r3, [r1, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009bfc:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8009c00:	4a34      	ldr	r2, [pc, #208]	; (8009cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009c02:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009c06:	40ca      	lsrs	r2, r1
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009c08:	ee07 2a10 	vmov	s14, r2
 8009c0c:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8009c10:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8009c14:	ee06 3a90 	vmov	s13, r3
 8009c18:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009c1c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c20:	ee77 7a86 	vadd.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009c24:	4a29      	ldr	r2, [pc, #164]	; (8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x138>)
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009c26:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009c2a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009c2c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009c30:	ee07 3a10 	vmov	s14, r3
 8009c34:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009c38:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009c3c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009c40:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8009c44:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8009c48:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009c4a:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009c4e:	ee07 3a10 	vmov	s14, r3
 8009c52:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009c56:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009c5a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009c5e:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8009c62:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8009c66:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009c68:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8009c6c:	ee07 3a10 	vmov	s14, r3
 8009c70:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009c74:	ee37 6a06 	vadd.f32	s12, s14, s12
 8009c78:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8009c7c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8009c80:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009c84:	bd30      	pop	{r4, r5, pc}
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009c86:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009c88:	eddf 5a13 	vldr	s11, [pc, #76]	; 8009cd8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8009c8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c90:	ee07 3a10 	vmov	s14, r3
 8009c94:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009c98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009c9c:	ee77 7a86 	vadd.f32	s15, s15, s12
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009ca0:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8009ca4:	e7be      	b.n	8009c24 <HAL_RCCEx_GetPLL3ClockFreq+0x90>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009ca6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009ca8:	eddf 5a0c 	vldr	s11, [pc, #48]	; 8009cdc <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8009cac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009cb0:	ee07 3a10 	vmov	s14, r3
 8009cb4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009cb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009cbc:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009cc0:	e7ee      	b.n	8009ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x10c>
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009cc2:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009cc6:	6083      	str	r3, [r0, #8]
}
 8009cc8:	e7dc      	b.n	8009c84 <HAL_RCCEx_GetPLL3ClockFreq+0xf0>
 8009cca:	bf00      	nop
 8009ccc:	58024400 	.word	0x58024400
 8009cd0:	4a742400 	.word	0x4a742400
 8009cd4:	03d09000 	.word	0x03d09000
 8009cd8:	4c742400 	.word	0x4c742400
 8009cdc:	4af42400 	.word	0x4af42400

08009ce0 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009ce0:	494d      	ldr	r1, [pc, #308]	; (8009e18 <HAL_RCCEx_GetPLL1ClockFreq+0x138>)
{
 8009ce2:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009ce4:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8009ce6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009ce8:	6aca      	ldr	r2, [r1, #44]	; 0x2c
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8009cea:	f3c3 1305 	ubfx	r3, r3, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009cee:	6b4d      	ldr	r5, [r1, #52]	; 0x34
  if (pll1m != 0U)
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	f000 808c 	beq.w	8009e0e <HAL_RCCEx_GetPLL1ClockFreq+0x12e>
 8009cf6:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009cfa:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009cfe:	f002 0301 	and.w	r3, r2, #1
 8009d02:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009d06:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009d0a:	436b      	muls	r3, r5
 8009d0c:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009d10:	f004 0303 	and.w	r3, r4, #3
    switch (pllsource)
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
 8009d1a:	d002      	beq.n	8009d22 <HAL_RCCEx_GetPLL1ClockFreq+0x42>
 8009d1c:	d30f      	bcc.n	8009d3e <HAL_RCCEx_GetPLL1ClockFreq+0x5e>
 8009d1e:	2b02      	cmp	r3, #2
 8009d20:	d067      	beq.n	8009df2 <HAL_RCCEx_GetPLL1ClockFreq+0x112>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009d22:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8009d24:	eddf 5a3d 	vldr	s11, [pc, #244]	; 8009e1c <HAL_RCCEx_GetPLL1ClockFreq+0x13c>
 8009d28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d2c:	ee07 3a10 	vmov	s14, r3
 8009d30:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009d34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d38:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009d3c:	e056      	b.n	8009dec <HAL_RCCEx_GetPLL1ClockFreq+0x10c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d3e:	680b      	ldr	r3, [r1, #0]
 8009d40:	069b      	lsls	r3, r3, #26
 8009d42:	d546      	bpl.n	8009dd2 <HAL_RCCEx_GetPLL1ClockFreq+0xf2>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009d44:	680a      	ldr	r2, [r1, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009d46:	6b0b      	ldr	r3, [r1, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009d48:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8009d4c:	4a34      	ldr	r2, [pc, #208]	; (8009e20 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009d4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009d52:	40ca      	lsrs	r2, r1
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009d54:	ee07 2a10 	vmov	s14, r2
 8009d58:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8009d5c:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8009d60:	ee06 3a90 	vmov	s13, r3
 8009d64:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009d68:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009d6c:	ee77 7a86 	vadd.f32	s15, s15, s12
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8009d70:	4a29      	ldr	r2, [pc, #164]	; (8009e18 <HAL_RCCEx_GetPLL1ClockFreq+0x138>)
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009d72:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8009d76:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009d78:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009d7c:	ee07 3a10 	vmov	s14, r3
 8009d80:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009d84:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009d88:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009d8c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8009d90:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8009d94:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009d96:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009d9a:	ee07 3a10 	vmov	s14, r3
 8009d9e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009da2:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009da6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009daa:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8009dae:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8009db2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009db4:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8009db8:	ee07 3a10 	vmov	s14, r3
 8009dbc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009dc0:	ee37 6a06 	vadd.f32	s12, s14, s12
 8009dc4:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8009dc8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8009dcc:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009dd0:	bd30      	pop	{r4, r5, pc}
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009dd2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8009dd4:	eddf 5a13 	vldr	s11, [pc, #76]	; 8009e24 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8009dd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ddc:	ee07 3a10 	vmov	s14, r3
 8009de0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009de4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009de8:	ee77 7a86 	vadd.f32	s15, s15, s12
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009dec:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8009df0:	e7be      	b.n	8009d70 <HAL_RCCEx_GetPLL1ClockFreq+0x90>
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009df2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8009df4:	eddf 5a0c 	vldr	s11, [pc, #48]	; 8009e28 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8009df8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009dfc:	ee07 3a10 	vmov	s14, r3
 8009e00:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009e04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e08:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009e0c:	e7ee      	b.n	8009dec <HAL_RCCEx_GetPLL1ClockFreq+0x10c>
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009e0e:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009e12:	6083      	str	r3, [r0, #8]
}
 8009e14:	e7dc      	b.n	8009dd0 <HAL_RCCEx_GetPLL1ClockFreq+0xf0>
 8009e16:	bf00      	nop
 8009e18:	58024400 	.word	0x58024400
 8009e1c:	4a742400 	.word	0x4a742400
 8009e20:	03d09000 	.word	0x03d09000
 8009e24:	4c742400 	.word	0x4c742400
 8009e28:	4af42400 	.word	0x4af42400

08009e2c <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009e2c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 8009e30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009e32:	d122      	bne.n	8009e7a <HAL_RCCEx_GetPeriphCLKFreq+0x4e>
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8009e34:	4b6a      	ldr	r3, [pc, #424]	; (8009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8009e36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009e38:	f002 0207 	and.w	r2, r2, #7
      switch (saiclocksource)
 8009e3c:	2a04      	cmp	r2, #4
 8009e3e:	d82a      	bhi.n	8009e96 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
 8009e40:	e8df f002 	tbb	[pc, r2]
 8009e44:	c9088503 	.word	0xc9088503
 8009e48:	0c          	.byte	0x0c
 8009e49:	00          	.byte	0x00
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009e4a:	a801      	add	r0, sp, #4
 8009e4c:	f7ff ff48 	bl	8009ce0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009e50:	9802      	ldr	r0, [sp, #8]
          break;
 8009e52:	e080      	b.n	8009f56 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e54:	a801      	add	r0, sp, #4
 8009e56:	f7ff fe9d 	bl	8009b94 <HAL_RCCEx_GetPLL3ClockFreq>
 8009e5a:	e07b      	b.n	8009f54 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8009e5e:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 8009e62:	f000 80ad 	beq.w	8009fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8009e66:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009e6a:	f000 80b6 	beq.w	8009fda <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
            frequency = HSE_VALUE;
 8009e6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009e72:	485c      	ldr	r0, [pc, #368]	; (8009fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8009e74:	bf18      	it	ne
 8009e76:	2000      	movne	r0, #0
 8009e78:	e06d      	b.n	8009f56 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8009e7a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009e7e:	d114      	bne.n	8009eaa <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8009e80:	4a57      	ldr	r2, [pc, #348]	; (8009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8009e82:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009e84:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 8009e88:	2b80      	cmp	r3, #128	; 0x80
 8009e8a:	d0e3      	beq.n	8009e54 <HAL_RCCEx_GetPeriphCLKFreq+0x28>
 8009e8c:	d805      	bhi.n	8009e9a <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d0db      	beq.n	8009e4a <HAL_RCCEx_GetPeriphCLKFreq+0x1e>
 8009e92:	2b40      	cmp	r3, #64	; 0x40
      switch (srcclk)
 8009e94:	d05b      	beq.n	8009f4e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
          frequency = 0;
 8009e96:	2000      	movs	r0, #0
  return frequency;
 8009e98:	e05d      	b.n	8009f56 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
      switch (saiclocksource)
 8009e9a:	2bc0      	cmp	r3, #192	; 0xc0
 8009e9c:	f000 809b 	beq.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8009ea0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
      switch (srcclk)
 8009ea4:	d1f7      	bne.n	8009e96 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009ea6:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8009ea8:	e7d9      	b.n	8009e5e <HAL_RCCEx_GetPeriphCLKFreq+0x32>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009eaa:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8009eae:	d113      	bne.n	8009ed8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8009eb0:	4a4b      	ldr	r2, [pc, #300]	; (8009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8009eb2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009eb4:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 8009eb8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009ebc:	d0ca      	beq.n	8009e54 <HAL_RCCEx_GetPeriphCLKFreq+0x28>
 8009ebe:	d804      	bhi.n	8009eca <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d0c2      	beq.n	8009e4a <HAL_RCCEx_GetPeriphCLKFreq+0x1e>
 8009ec4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009ec8:	e7e4      	b.n	8009e94 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
 8009eca:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009ece:	f000 8082 	beq.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8009ed2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009ed6:	e7e5      	b.n	8009ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009ed8:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8009edc:	d112      	bne.n	8009f04 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8009ede:	4a40      	ldr	r2, [pc, #256]	; (8009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8009ee0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009ee2:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 8009ee6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009eea:	d0b3      	beq.n	8009e54 <HAL_RCCEx_GetPeriphCLKFreq+0x28>
 8009eec:	d804      	bhi.n	8009ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d0ab      	beq.n	8009e4a <HAL_RCCEx_GetPeriphCLKFreq+0x1e>
 8009ef2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009ef6:	e7cd      	b.n	8009e94 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
 8009ef8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009efc:	d06b      	beq.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8009efe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009f02:	e7cf      	b.n	8009ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009f04:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8009f08:	d112      	bne.n	8009f30 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8009f0a:	4a35      	ldr	r2, [pc, #212]	; (8009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8009f0c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009f0e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 8009f12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f16:	d09d      	beq.n	8009e54 <HAL_RCCEx_GetPeriphCLKFreq+0x28>
 8009f18:	d804      	bhi.n	8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d095      	beq.n	8009e4a <HAL_RCCEx_GetPeriphCLKFreq+0x1e>
 8009f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f22:	e7b7      	b.n	8009e94 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
 8009f24:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009f28:	d055      	beq.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8009f2a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009f2e:	e7b9      	b.n	8009ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009f30:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8009f34:	d117      	bne.n	8009f66 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8009f36:	4a2a      	ldr	r2, [pc, #168]	; (8009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8009f38:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009f3a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 8009f3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f42:	d00b      	beq.n	8009f5c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8009f44:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009f48:	d0ad      	beq.n	8009ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d1a3      	bne.n	8009e96 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009f4e:	a801      	add	r0, sp, #4
 8009f50:	f7ff fd7a 	bl	8009a48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009f54:	9801      	ldr	r0, [sp, #4]
}
 8009f56:	b005      	add	sp, #20
 8009f58:	f85d fb04 	ldr.w	pc, [sp], #4
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f5c:	a801      	add	r0, sp, #4
 8009f5e:	f7ff fe19 	bl	8009b94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009f62:	9803      	ldr	r0, [sp, #12]
          break;
 8009f64:	e7f7      	b.n	8009f56 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009f66:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8009f6a:	d10b      	bne.n	8009f84 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8009f6c:	4b1c      	ldr	r3, [pc, #112]	; (8009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8009f6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      switch (srcclk)
 8009f70:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8009f74:	f43f af69 	beq.w	8009e4a <HAL_RCCEx_GetPeriphCLKFreq+0x1e>
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d08c      	beq.n	8009e96 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009f7c:	a801      	add	r0, sp, #4
 8009f7e:	f7ff fd63 	bl	8009a48 <HAL_RCCEx_GetPLL2ClockFreq>
 8009f82:	e7ee      	b.n	8009f62 <HAL_RCCEx_GetPeriphCLKFreq+0x136>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009f84:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8009f88:	d185      	bne.n	8009e96 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8009f8a:	4b15      	ldr	r3, [pc, #84]	; (8009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8009f8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f8e:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 8009f92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009f96:	d018      	beq.n	8009fca <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8009f98:	d808      	bhi.n	8009fac <HAL_RCCEx_GetPeriphCLKFreq+0x180>
 8009f9a:	b19b      	cbz	r3, 8009fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8009f9c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009fa0:	f47f af79 	bne.w	8009e96 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fa4:	a801      	add	r0, sp, #4
 8009fa6:	f7ff fd4f 	bl	8009a48 <HAL_RCCEx_GetPLL2ClockFreq>
 8009faa:	e751      	b.n	8009e50 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
      switch (srcclk)
 8009fac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009fb0:	d013      	beq.n	8009fda <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
 8009fb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009fb6:	d00c      	beq.n	8009fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 8009fb8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009fbc:	f47f af6b 	bne.w	8009e96 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
            frequency = HSI_VALUE;
 8009fc0:	4809      	ldr	r0, [pc, #36]	; (8009fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8009fc2:	e7c8      	b.n	8009f56 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8009fc4:	f7ff fd2e 	bl	8009a24 <HAL_RCCEx_GetD3PCLK1Freq>
          break;
 8009fc8:	e7c5      	b.n	8009f56 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009fca:	a801      	add	r0, sp, #4
 8009fcc:	f7ff fde2 	bl	8009b94 <HAL_RCCEx_GetPLL3ClockFreq>
 8009fd0:	e73e      	b.n	8009e50 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
          frequency = HSE_VALUE;
 8009fd2:	4804      	ldr	r0, [pc, #16]	; (8009fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
          break;
 8009fd4:	e7bf      	b.n	8009f56 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
          frequency = EXTERNAL_CLOCK_VALUE;
 8009fd6:	4805      	ldr	r0, [pc, #20]	; (8009fec <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8009fd8:	e7bd      	b.n	8009f56 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
            frequency = CSI_VALUE;
 8009fda:	4805      	ldr	r0, [pc, #20]	; (8009ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8009fdc:	e7bb      	b.n	8009f56 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8009fde:	bf00      	nop
 8009fe0:	58024400 	.word	0x58024400
 8009fe4:	007a1200 	.word	0x007a1200
 8009fe8:	03d09000 	.word	0x03d09000
 8009fec:	00bb8000 	.word	0x00bb8000
 8009ff0:	003d0900 	.word	0x003d0900

08009ff4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ff8:	4606      	mov	r6, r0
 8009ffa:	b087      	sub	sp, #28
 8009ffc:	4688      	mov	r8, r1
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009ffe:	f7fb fca5 	bl	800594c <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0UL, 0UL};
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800a002:	2108      	movs	r1, #8
  uint32_t tickstart = HAL_GetTick();
 800a004:	4682      	mov	sl, r0
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800a006:	6830      	ldr	r0, [r6, #0]
 800a008:	f002 fb50 	bl	800c6ac <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a00c:	4604      	mov	r4, r0
 800a00e:	bb50      	cbnz	r0, 800a066 <SD_FindSCR+0x72>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800a010:	6cb1      	ldr	r1, [r6, #72]	; 0x48
 800a012:	6830      	ldr	r0, [r6, #0]
 800a014:	0409      	lsls	r1, r1, #16
 800a016:	f002 fc75 	bl	800c904 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a01a:	4604      	mov	r4, r0
 800a01c:	bb18      	cbnz	r0, 800a066 <SD_FindSCR+0x72>
  {
    return errorstate;
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
  config.DataLength    = 8U;
 800a01e:	f04f 32ff 	mov.w	r2, #4294967295
 800a022:	2308      	movs	r3, #8
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a024:	2130      	movs	r1, #48	; 0x30
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a026:	9004      	str	r0, [sp, #16]
  config.DPSM          = SDMMC_DPSM_ENABLE;
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a028:	6830      	ldr	r0, [r6, #0]
  config.DataLength    = 8U;
 800a02a:	e9cd 2300 	strd	r2, r3, [sp]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a02e:	2302      	movs	r3, #2
 800a030:	e9cd 1302 	strd	r1, r3, [sp, #8]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800a034:	2301      	movs	r3, #1
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a036:	4669      	mov	r1, sp
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800a038:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a03a:	f002 fb24 	bl	800c686 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800a03e:	6830      	ldr	r0, [r6, #0]
 800a040:	f002 fca8 	bl	800c994 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a044:	4604      	mov	r4, r0
 800a046:	b970      	cbnz	r0, 800a066 <SD_FindSCR+0x72>
  uint32_t index = 0U;
 800a048:	4683      	mov	fp, r0
  uint32_t tempscr[2U] = {0UL, 0UL};
 800a04a:	4605      	mov	r5, r0
 800a04c:	4607      	mov	r7, r0
  {
    return errorstate;
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 800a04e:	f240 592a 	movw	r9, #1322	; 0x52a
 800a052:	6830      	ldr	r0, [r6, #0]
 800a054:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800a056:	ea13 0f09 	tst.w	r3, r9
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800a05a:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 800a05c:	d007      	beq.n	800a06e <SD_FindSCR+0x7a>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800a05e:	0719      	lsls	r1, r3, #28
 800a060:	d51c      	bpl.n	800a09c <SD_FindSCR+0xa8>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800a062:	2408      	movs	r4, #8

    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800a064:	6384      	str	r4, [r0, #56]	; 0x38
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 800a066:	4620      	mov	r0, r4
 800a068:	b007      	add	sp, #28
 800a06a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800a06e:	031b      	lsls	r3, r3, #12
 800a070:	d40b      	bmi.n	800a08a <SD_FindSCR+0x96>
 800a072:	f1bb 0f00 	cmp.w	fp, #0
 800a076:	d108      	bne.n	800a08a <SD_FindSCR+0x96>
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800a078:	f002 fadc 	bl	800c634 <SDMMC_ReadFIFO>
 800a07c:	4607      	mov	r7, r0
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800a07e:	6830      	ldr	r0, [r6, #0]
      index++;
 800a080:	f04f 0b01 	mov.w	fp, #1
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800a084:	f002 fad6 	bl	800c634 <SDMMC_ReadFIFO>
 800a088:	4605      	mov	r5, r0
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a08a:	f7fb fc5f 	bl	800594c <HAL_GetTick>
 800a08e:	eba0 000a 	sub.w	r0, r0, sl
 800a092:	3001      	adds	r0, #1
 800a094:	d1dd      	bne.n	800a052 <SD_FindSCR+0x5e>
      return HAL_SD_ERROR_TIMEOUT;
 800a096:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800a09a:	e7e4      	b.n	800a066 <SD_FindSCR+0x72>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800a09c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800a09e:	079a      	lsls	r2, r3, #30
 800a0a0:	d501      	bpl.n	800a0a6 <SD_FindSCR+0xb2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800a0a2:	2402      	movs	r4, #2
 800a0a4:	e7de      	b.n	800a064 <SD_FindSCR+0x70>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800a0a6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800a0a8:	069b      	lsls	r3, r3, #26
 800a0aa:	d501      	bpl.n	800a0b0 <SD_FindSCR+0xbc>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800a0ac:	2420      	movs	r4, #32
 800a0ae:	e7d9      	b.n	800a064 <SD_FindSCR+0x70>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a0b0:	4b04      	ldr	r3, [pc, #16]	; (800a0c4 <SD_FindSCR+0xd0>)
 800a0b2:	ba2d      	rev	r5, r5
 800a0b4:	ba3f      	rev	r7, r7
 800a0b6:	6383      	str	r3, [r0, #56]	; 0x38
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a0b8:	f8c8 5000 	str.w	r5, [r8]
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a0bc:	f8c8 7004 	str.w	r7, [r8, #4]
  return HAL_SD_ERROR_NONE;
 800a0c0:	e7d1      	b.n	800a066 <SD_FindSCR+0x72>
 800a0c2:	bf00      	nop
 800a0c4:	18000f3a 	.word	0x18000f3a

0800a0c8 <HAL_SD_ReadBlocks_DMA>:
{
 800a0c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0ca:	4604      	mov	r4, r0
 800a0cc:	b087      	sub	sp, #28
 800a0ce:	4615      	mov	r5, r2
 800a0d0:	461e      	mov	r6, r3
  if(NULL == pData)
 800a0d2:	460f      	mov	r7, r1
 800a0d4:	b931      	cbnz	r1, 800a0e4 <HAL_SD_ReadBlocks_DMA+0x1c>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a0d6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a0d8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a0dc:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 800a0de:	2001      	movs	r0, #1
}
 800a0e0:	b007      	add	sp, #28
 800a0e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 800a0e4:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 800a0e8:	b2c0      	uxtb	r0, r0
 800a0ea:	2801      	cmp	r0, #1
 800a0ec:	d14c      	bne.n	800a188 <HAL_SD_ReadBlocks_DMA+0xc0>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a0ee:	18d3      	adds	r3, r2, r3
 800a0f0:	6d62      	ldr	r2, [r4, #84]	; 0x54
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a0f2:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a0f4:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a0f6:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a0f8:	d904      	bls.n	800a104 <HAL_SD_ReadBlocks_DMA+0x3c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a0fa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a0fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a100:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 800a102:	e7ed      	b.n	800a0e0 <HAL_SD_ReadBlocks_DMA+0x18>
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a104:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    hsd->State = HAL_SD_STATE_BUSY;
 800a106:	2303      	movs	r3, #3
    hsd->Instance->DCTRL = 0U;
 800a108:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a10a:	2a01      	cmp	r2, #1
    hsd->State = HAL_SD_STATE_BUSY;
 800a10c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a110:	f04f 32ff 	mov.w	r2, #4294967295
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800a114:	ea4f 2346 	mov.w	r3, r6, lsl #9
    hsd->Instance->DCTRL = 0U;
 800a118:	62c1      	str	r1, [r0, #44]	; 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a11a:	4669      	mov	r1, sp
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800a11c:	62e3      	str	r3, [r4, #44]	; 0x2c
      add *= 512U;
 800a11e:	bf18      	it	ne
 800a120:	026d      	lslne	r5, r5, #9
    hsd->pRxBuffPtr = pData;
 800a122:	62a7      	str	r7, [r4, #40]	; 0x28
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a124:	e9cd 2300 	strd	r2, r3, [sp]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a128:	2290      	movs	r2, #144	; 0x90
 800a12a:	2302      	movs	r3, #2
 800a12c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a130:	2300      	movs	r3, #0
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800a132:	e9cd 3304 	strd	r3, r3, [sp, #16]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a136:	f002 faa6 	bl	800c686 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800a13a:	6820      	ldr	r0, [r4, #0]
 800a13c:	68c3      	ldr	r3, [r0, #12]
 800a13e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a142:	60c3      	str	r3, [r0, #12]
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800a144:	2301      	movs	r3, #1
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800a146:	6587      	str	r7, [r0, #88]	; 0x58
    if(NumberOfBlocks > 1U)
 800a148:	429e      	cmp	r6, r3
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800a14a:	6503      	str	r3, [r0, #80]	; 0x50
    if(NumberOfBlocks > 1U)
 800a14c:	d911      	bls.n	800a172 <HAL_SD_ReadBlocks_DMA+0xaa>
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a14e:	2382      	movs	r3, #130	; 0x82
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800a150:	4629      	mov	r1, r5
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a152:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800a154:	f002 fadc 	bl	800c710 <SDMMC_CmdReadMultiBlock>
 800a158:	6823      	ldr	r3, [r4, #0]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a15a:	b180      	cbz	r0, 800a17e <HAL_SD_ReadBlocks_DMA+0xb6>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a15c:	4a0b      	ldr	r2, [pc, #44]	; (800a18c <HAL_SD_ReadBlocks_DMA+0xc4>)
 800a15e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800a160:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a162:	4318      	orrs	r0, r3
      hsd->Context = SD_CONTEXT_NONE;
 800a164:	2300      	movs	r3, #0
      hsd->ErrorCode |= errorstate;
 800a166:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a168:	2001      	movs	r0, #1
 800a16a:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a16e:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 800a170:	e7b6      	b.n	800a0e0 <HAL_SD_ReadBlocks_DMA+0x18>
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a172:	2381      	movs	r3, #129	; 0x81
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800a174:	4629      	mov	r1, r5
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a176:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800a178:	f002 fab1 	bl	800c6de <SDMMC_CmdReadSingleBlock>
 800a17c:	e7ec      	b.n	800a158 <HAL_SD_ReadBlocks_DMA+0x90>
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800a17e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a180:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800a184:	63da      	str	r2, [r3, #60]	; 0x3c
    return HAL_OK;
 800a186:	e7ab      	b.n	800a0e0 <HAL_SD_ReadBlocks_DMA+0x18>
    return HAL_BUSY;
 800a188:	2002      	movs	r0, #2
 800a18a:	e7a9      	b.n	800a0e0 <HAL_SD_ReadBlocks_DMA+0x18>
 800a18c:	1fe00fff 	.word	0x1fe00fff

0800a190 <HAL_SD_WriteBlocks_DMA>:
{
 800a190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a194:	4604      	mov	r4, r0
 800a196:	b086      	sub	sp, #24
 800a198:	4615      	mov	r5, r2
 800a19a:	461e      	mov	r6, r3
  if(NULL == pData)
 800a19c:	460f      	mov	r7, r1
 800a19e:	b939      	cbnz	r1, 800a1b0 <HAL_SD_WriteBlocks_DMA+0x20>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a1a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a1a2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a1a6:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 800a1a8:	2001      	movs	r0, #1
}
 800a1aa:	b006      	add	sp, #24
 800a1ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 800a1b0:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 800a1b4:	b2c0      	uxtb	r0, r0
 800a1b6:	2801      	cmp	r0, #1
 800a1b8:	d14c      	bne.n	800a254 <HAL_SD_WriteBlocks_DMA+0xc4>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a1ba:	18d3      	adds	r3, r2, r3
 800a1bc:	6d62      	ldr	r2, [r4, #84]	; 0x54
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a1be:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a1c0:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a1c2:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a1c4:	d904      	bls.n	800a1d0 <HAL_SD_WriteBlocks_DMA+0x40>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a1c6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a1c8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a1cc:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 800a1ce:	e7ec      	b.n	800a1aa <HAL_SD_WriteBlocks_DMA+0x1a>
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a1d0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    hsd->State = HAL_SD_STATE_BUSY;
 800a1d2:	2303      	movs	r3, #3
    hsd->Instance->DCTRL = 0U;
 800a1d4:	6820      	ldr	r0, [r4, #0]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800a1d6:	f04f 0890 	mov.w	r8, #144	; 0x90
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a1da:	2a01      	cmp	r2, #1
    hsd->State = HAL_SD_STATE_BUSY;
 800a1dc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a1e0:	f04f 32ff 	mov.w	r2, #4294967295
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800a1e4:	ea4f 2346 	mov.w	r3, r6, lsl #9
    hsd->Instance->DCTRL = 0U;
 800a1e8:	62c1      	str	r1, [r0, #44]	; 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a1ea:	4669      	mov	r1, sp
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800a1ec:	6263      	str	r3, [r4, #36]	; 0x24
      add *= 512U;
 800a1ee:	bf18      	it	ne
 800a1f0:	026d      	lslne	r5, r5, #9
    hsd->pTxBuffPtr = pData;
 800a1f2:	6227      	str	r7, [r4, #32]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a1f4:	e9cd 2300 	strd	r2, r3, [sp]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	e9cd 8302 	strd	r8, r3, [sp, #8]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800a1fe:	e9cd 3304 	strd	r3, r3, [sp, #16]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a202:	f002 fa40 	bl	800c686 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800a206:	6820      	ldr	r0, [r4, #0]
 800a208:	68c3      	ldr	r3, [r0, #12]
 800a20a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a20e:	60c3      	str	r3, [r0, #12]
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800a210:	2301      	movs	r3, #1
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800a212:	6587      	str	r7, [r0, #88]	; 0x58
    if(NumberOfBlocks > 1U)
 800a214:	429e      	cmp	r6, r3
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800a216:	6503      	str	r3, [r0, #80]	; 0x50
    if(NumberOfBlocks > 1U)
 800a218:	d911      	bls.n	800a23e <HAL_SD_WriteBlocks_DMA+0xae>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a21a:	23a0      	movs	r3, #160	; 0xa0
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800a21c:	4629      	mov	r1, r5
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a21e:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800a220:	f002 faa8 	bl	800c774 <SDMMC_CmdWriteMultiBlock>
 800a224:	6823      	ldr	r3, [r4, #0]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a226:	b180      	cbz	r0, 800a24a <HAL_SD_WriteBlocks_DMA+0xba>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a228:	4a0b      	ldr	r2, [pc, #44]	; (800a258 <HAL_SD_WriteBlocks_DMA+0xc8>)
 800a22a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800a22c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a22e:	4318      	orrs	r0, r3
      hsd->Context = SD_CONTEXT_NONE;
 800a230:	2300      	movs	r3, #0
      hsd->ErrorCode |= errorstate;
 800a232:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a234:	2001      	movs	r0, #1
 800a236:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a23a:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 800a23c:	e7b5      	b.n	800a1aa <HAL_SD_WriteBlocks_DMA+0x1a>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a23e:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800a242:	4629      	mov	r1, r5
 800a244:	f002 fa7d 	bl	800c742 <SDMMC_CmdWriteSingleBlock>
 800a248:	e7ec      	b.n	800a224 <HAL_SD_WriteBlocks_DMA+0x94>
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800a24a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a24c:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 800a250:	63da      	str	r2, [r3, #60]	; 0x3c
    return HAL_OK;
 800a252:	e7aa      	b.n	800a1aa <HAL_SD_WriteBlocks_DMA+0x1a>
    return HAL_BUSY;
 800a254:	2002      	movs	r0, #2
 800a256:	e7a8      	b.n	800a1aa <HAL_SD_WriteBlocks_DMA+0x1a>
 800a258:	1fe00fff 	.word	0x1fe00fff

0800a25c <HAL_SD_ErrorCallback>:
 800a25c:	4770      	bx	lr

0800a25e <HAL_SD_DriveTransceiver_1_8V_Callback>:
}
 800a25e:	4770      	bx	lr

0800a260 <HAL_SD_GetCardCSD>:
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a260:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800a262:	0f9a      	lsrs	r2, r3, #30
 800a264:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a266:	f3c3 6283 	ubfx	r2, r3, #26, #4
 800a26a:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a26c:	f3c3 6201 	ubfx	r2, r3, #24, #2
 800a270:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a272:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800a276:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a278:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a27c:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a27e:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a280:	714b      	strb	r3, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a282:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800a284:	0d1a      	lsrs	r2, r3, #20
 800a286:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a288:	f3c3 4203 	ubfx	r2, r3, #16, #4
 800a28c:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a28e:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 800a292:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a294:	f3c3 3280 	ubfx	r2, r3, #14, #1
 800a298:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a29a:	f3c3 3240 	ubfx	r2, r3, #13, #1
 800a29e:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a2a0:	f3c3 3200 	ubfx	r2, r3, #12, #1
 800a2a4:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	734a      	strb	r2, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 800a2aa:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
{
 800a2ac:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 800a2ae:	2a00      	cmp	r2, #0
 800a2b0:	d16b      	bne.n	800a38a <HAL_SD_GetCardCSD+0x12a>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a2b2:	f640 74fc 	movw	r4, #4092	; 0xffc
 800a2b6:	6e82      	ldr	r2, [r0, #104]	; 0x68
 800a2b8:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 800a2bc:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 800a2c0:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a2c2:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 800a2c6:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a2c8:	f3c2 6302 	ubfx	r3, r2, #24, #3
 800a2cc:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a2ce:	f3c2 5342 	ubfx	r3, r2, #21, #3
 800a2d2:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a2d4:	f3c2 4382 	ubfx	r3, r2, #18, #3
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a2d8:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a2dc:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a2de:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a2e0:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a2e2:	7e0a      	ldrb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a2e4:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a2e6:	f002 0207 	and.w	r2, r2, #7
 800a2ea:	3202      	adds	r2, #2
 800a2ec:	4093      	lsls	r3, r2
 800a2ee:	64c3      	str	r3, [r0, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800a2f0:	7a0a      	ldrb	r2, [r1, #8]
 800a2f2:	f002 040f 	and.w	r4, r2, #15
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	40a2      	lsls	r2, r4
 800a2fa:	6502      	str	r2, [r0, #80]	; 0x50
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800a2fc:	0a52      	lsrs	r2, r2, #9
 800a2fe:	4353      	muls	r3, r2
 800a300:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 800a302:	f44f 7300 	mov.w	r3, #512	; 0x200
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800a306:	6583      	str	r3, [r0, #88]	; 0x58
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800a308:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800a30a:	f3c3 3280 	ubfx	r2, r3, #14, #1
 800a30e:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800a310:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800a314:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800a318:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800a31a:	76cb      	strb	r3, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a31c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
  pCSD->Reserved3 = 0;
 800a31e:	2000      	movs	r0, #0
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a320:	0fda      	lsrs	r2, r3, #31
 800a322:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800a324:	f3c3 7241 	ubfx	r2, r3, #29, #2
 800a328:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800a32a:	f3c3 6282 	ubfx	r2, r3, #26, #3
 800a32e:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800a330:	f3c3 5283 	ubfx	r2, r3, #22, #4
 800a334:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800a336:	f3c3 5240 	ubfx	r2, r3, #21, #1
 800a33a:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a33e:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 800a342:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a346:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a34a:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 800a34e:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a352:	f3c3 3280 	ubfx	r2, r3, #14, #1
 800a356:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a35a:	f3c3 3240 	ubfx	r2, r3, #13, #1
 800a35e:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a362:	f3c3 3200 	ubfx	r2, r3, #12, #1
 800a366:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a36a:	f3c3 2281 	ubfx	r2, r3, #10, #2
 800a36e:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a372:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a376:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a37a:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a37e:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 800a382:	2301      	movs	r3, #1
 800a384:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
}
 800a388:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a38a:	2a01      	cmp	r2, #1
 800a38c:	d10f      	bne.n	800a3ae <HAL_SD_GetCardCSD+0x14e>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a38e:	041b      	lsls	r3, r3, #16
 800a390:	f8b0 206a 	ldrh.w	r2, [r0, #106]	; 0x6a
 800a394:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800a398:	4313      	orrs	r3, r2
 800a39a:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a39c:	690b      	ldr	r3, [r1, #16]
 800a39e:	3301      	adds	r3, #1
 800a3a0:	029b      	lsls	r3, r3, #10
 800a3a2:	64c3      	str	r3, [r0, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800a3a4:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 800a3a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a3aa:	6503      	str	r3, [r0, #80]	; 0x50
 800a3ac:	e7ab      	b.n	800a306 <HAL_SD_GetCardCSD+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a3ae:	6803      	ldr	r3, [r0, #0]
 800a3b0:	4a05      	ldr	r2, [pc, #20]	; (800a3c8 <HAL_SD_GetCardCSD+0x168>)
 800a3b2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a3b4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a3b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a3ba:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a3bc:	2301      	movs	r3, #1
 800a3be:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	e7e0      	b.n	800a388 <HAL_SD_GetCardCSD+0x128>
 800a3c6:	bf00      	nop
 800a3c8:	1fe00fff 	.word	0x1fe00fff

0800a3cc <HAL_SD_InitCard>:
{
 800a3cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800a3d0:	2300      	movs	r3, #0
{
 800a3d2:	b098      	sub	sp, #96	; 0x60
 800a3d4:	4604      	mov	r4, r0
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800a3d6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  Init.ClockDiv = sdmmc_clk/(2U*400000U);
 800a3da:	4da1      	ldr	r5, [pc, #644]	; (800a660 <HAL_SD_InitCard+0x294>)
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800a3dc:	e9cd 3307 	strd	r3, r3, [sp, #28]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800a3e0:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800a3e4:	f7ff fd22 	bl	8009e2c <HAL_RCCEx_GetPeriphCLKFreq>
  if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 800a3e8:	69a3      	ldr	r3, [r4, #24]
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800a3ea:	4606      	mov	r6, r0
 800a3ec:	6827      	ldr	r7, [r4, #0]
  if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 800a3ee:	2b02      	cmp	r3, #2
  Init.ClockDiv = sdmmc_clk/(2U*400000U);
 800a3f0:	fbb0 f5f5 	udiv	r5, r0, r5
  if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 800a3f4:	d103      	bne.n	800a3fe <HAL_SD_InitCard+0x32>
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	f043 0310 	orr.w	r3, r3, #16
 800a3fc:	603b      	str	r3, [r7, #0]
  (void)SDMMC_Init(hsd->Instance, Init);
 800a3fe:	ab0a      	add	r3, sp, #40	; 0x28
 800a400:	950b      	str	r5, [sp, #44]	; 0x2c
 800a402:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a406:	ab07      	add	r3, sp, #28
 800a408:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800a40c:	4638      	mov	r0, r7
 800a40e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a410:	f002 f8f6 	bl	800c600 <SDMMC_Init>
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800a414:	6820      	ldr	r0, [r4, #0]
 800a416:	f002 f915 	bl	800c644 <SDMMC_PowerState_ON>
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
 800a41a:	0068      	lsls	r0, r5, #1
 800a41c:	fbb6 f0f0 	udiv	r0, r6, r0
  if(sdmmc_clk != 0U)
 800a420:	b1f8      	cbz	r0, 800a462 <HAL_SD_InitCard+0x96>
    HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 800a422:	4d90      	ldr	r5, [pc, #576]	; (800a664 <HAL_SD_InitCard+0x298>)
 800a424:	fbb5 f0f0 	udiv	r0, r5, r0
 800a428:	3001      	adds	r0, #1
    HAL_Delay(2U);
 800a42a:	f7fb fa95 	bl	8005958 <HAL_Delay>
  __IO uint32_t count = 0U;
 800a42e:	2300      	movs	r3, #0
 800a430:	9306      	str	r3, [sp, #24]
  uint32_t tickstart = HAL_GetTick();
 800a432:	f7fb fa8b 	bl	800594c <HAL_GetTick>
 800a436:	4607      	mov	r7, r0
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a438:	6820      	ldr	r0, [r4, #0]
 800a43a:	f002 f9f9 	bl	800c830 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a43e:	4605      	mov	r5, r0
 800a440:	b940      	cbnz	r0, 800a454 <HAL_SD_InitCard+0x88>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800a442:	6820      	ldr	r0, [r4, #0]
 800a444:	f002 fa1e 	bl	800c884 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a448:	b168      	cbz	r0, 800a466 <HAL_SD_InitCard+0x9a>
    hsd->SdCard.CardVersion = CARD_V1_X;
 800a44a:	6425      	str	r5, [r4, #64]	; 0x40
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a44c:	6820      	ldr	r0, [r4, #0]
 800a44e:	f002 f9ef 	bl	800c830 <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a452:	b150      	cbz	r0, 800a46a <HAL_SD_InitCard+0x9e>
    hsd->State = HAL_SD_STATE_READY;
 800a454:	2501      	movs	r5, #1
 800a456:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800a45a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a45c:	4318      	orrs	r0, r3
    hsd->ErrorCode |= errorstate;
 800a45e:	63a0      	str	r0, [r4, #56]	; 0x38
    return HAL_ERROR;
 800a460:	e0b0      	b.n	800a5c4 <HAL_SD_InitCard+0x1f8>
    HAL_Delay(2U);
 800a462:	2002      	movs	r0, #2
 800a464:	e7e1      	b.n	800a42a <HAL_SD_InitCard+0x5e>
    hsd->SdCard.CardVersion = CARD_V2_X;
 800a466:	2301      	movs	r3, #1
 800a468:	6423      	str	r3, [r4, #64]	; 0x40
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800a46a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a46c:	2b01      	cmp	r3, #1
 800a46e:	d127      	bne.n	800a4c0 <HAL_SD_InitCard+0xf4>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a470:	2100      	movs	r1, #0
 800a472:	6820      	ldr	r0, [r4, #0]
 800a474:	f002 fa46 	bl	800c904 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a478:	b310      	cbz	r0, 800a4c0 <HAL_SD_InitCard+0xf4>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a47a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800a47e:	e7e9      	b.n	800a454 <HAL_SD_InitCard+0x88>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a480:	4631      	mov	r1, r6
 800a482:	6820      	ldr	r0, [r4, #0]
 800a484:	f002 fa3e 	bl	800c904 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a488:	2800      	cmp	r0, #0
 800a48a:	d1e3      	bne.n	800a454 <HAL_SD_InitCard+0x88>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800a48c:	4651      	mov	r1, sl
 800a48e:	6820      	ldr	r0, [r4, #0]
 800a490:	f002 fa51 	bl	800c936 <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a494:	2800      	cmp	r0, #0
 800a496:	d1f0      	bne.n	800a47a <HAL_SD_InitCard+0xae>
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a498:	4631      	mov	r1, r6
 800a49a:	6820      	ldr	r0, [r4, #0]
 800a49c:	f002 f8f0 	bl	800c680 <SDMMC_GetResponse>
    count++;
 800a4a0:	9b06      	ldr	r3, [sp, #24]
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a4a2:	4605      	mov	r5, r0
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800a4a4:	0fc6      	lsrs	r6, r0, #31
    count++;
 800a4a6:	3301      	adds	r3, #1
 800a4a8:	9306      	str	r3, [sp, #24]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a4aa:	9b06      	ldr	r3, [sp, #24]
 800a4ac:	4543      	cmp	r3, r8
 800a4ae:	d801      	bhi.n	800a4b4 <HAL_SD_InitCard+0xe8>
 800a4b0:	2e00      	cmp	r6, #0
 800a4b2:	d0e5      	beq.n	800a480 <HAL_SD_InitCard+0xb4>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800a4b4:	9b06      	ldr	r3, [sp, #24]
 800a4b6:	454b      	cmp	r3, r9
 800a4b8:	d909      	bls.n	800a4ce <HAL_SD_InitCard+0x102>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800a4ba:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800a4be:	e7c9      	b.n	800a454 <HAL_SD_InitCard+0x88>
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a4c0:	f64f 78fe 	movw	r8, #65534	; 0xfffe
{
 800a4c4:	2600      	movs	r6, #0
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800a4c6:	f8df a1a4 	ldr.w	sl, [pc, #420]	; 800a66c <HAL_SD_InitCard+0x2a0>
 800a4ca:	46c1      	mov	r9, r8
 800a4cc:	e7ed      	b.n	800a4aa <HAL_SD_InitCard+0xde>
  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800a4ce:	006b      	lsls	r3, r5, #1
 800a4d0:	d533      	bpl.n	800a53a <HAL_SD_InitCard+0x16e>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	6820      	ldr	r0, [r4, #0]
 800a4d6:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 800a4d8:	69a3      	ldr	r3, [r4, #24]
 800a4da:	2b02      	cmp	r3, #2
 800a4dc:	d12d      	bne.n	800a53a <HAL_SD_InitCard+0x16e>
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 800a4de:	01ee      	lsls	r6, r5, #7
 800a4e0:	d52b      	bpl.n	800a53a <HAL_SD_InitCard+0x16e>
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800a4e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a4e6:	65e3      	str	r3, [r4, #92]	; 0x5c
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 800a4e8:	6803      	ldr	r3, [r0, #0]
 800a4ea:	f043 0308 	orr.w	r3, r3, #8
 800a4ee:	6003      	str	r3, [r0, #0]
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 800a4f0:	f002 fb1c 	bl	800cb2c <SDMMC_CmdVoltageSwitch>
        if(errorstate != HAL_SD_ERROR_NONE)
 800a4f4:	2800      	cmp	r0, #0
 800a4f6:	d1ad      	bne.n	800a454 <HAL_SD_InitCard+0x88>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 800a4f8:	6823      	ldr	r3, [r4, #0]
 800a4fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4fc:	0155      	lsls	r5, r2, #5
 800a4fe:	d565      	bpl.n	800a5cc <HAL_SD_InitCard+0x200>
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 800a500:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800a504:	639a      	str	r2, [r3, #56]	; 0x38
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 800a506:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a508:	02d8      	lsls	r0, r3, #11
 800a50a:	d5b6      	bpl.n	800a47a <HAL_SD_InitCard+0xae>
          HAL_SD_DriveTransceiver_1_8V_Callback(SET);
 800a50c:	2001      	movs	r0, #1
 800a50e:	f7ff fea6 	bl	800a25e <HAL_SD_DriveTransceiver_1_8V_Callback>
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 800a512:	6822      	ldr	r2, [r4, #0]
 800a514:	6813      	ldr	r3, [r2, #0]
 800a516:	f043 0304 	orr.w	r3, r3, #4
 800a51a:	6013      	str	r3, [r2, #0]
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800a51c:	6823      	ldr	r3, [r4, #0]
 800a51e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a520:	0191      	lsls	r1, r2, #6
 800a522:	d55b      	bpl.n	800a5dc <HAL_SD_InitCard+0x210>
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 800a524:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800a528:	639a      	str	r2, [r3, #56]	; 0x38
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 800a52a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a52c:	02d2      	lsls	r2, r2, #11
 800a52e:	d4c4      	bmi.n	800a4ba <HAL_SD_InitCard+0xee>
          hsd->Instance->POWER = 0x13U;
 800a530:	2213      	movs	r2, #19
 800a532:	601a      	str	r2, [r3, #0]
          hsd->Instance->ICR = 0xFFFFFFFFU;
 800a534:	f04f 32ff 	mov.w	r2, #4294967295
 800a538:	639a      	str	r2, [r3, #56]	; 0x38
  uint16_t sd_rca = 1U;
 800a53a:	2301      	movs	r3, #1
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800a53c:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1U;
 800a53e:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800a542:	f002 f885 	bl	800c650 <SDMMC_GetPowerState>
 800a546:	2800      	cmp	r0, #0
 800a548:	d07c      	beq.n	800a644 <HAL_SD_InitCard+0x278>
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a54a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a54c:	2b03      	cmp	r3, #3
 800a54e:	d018      	beq.n	800a582 <HAL_SD_InitCard+0x1b6>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800a550:	6820      	ldr	r0, [r4, #0]
 800a552:	f002 fa38 	bl	800c9c6 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a556:	2800      	cmp	r0, #0
 800a558:	d14d      	bne.n	800a5f6 <HAL_SD_InitCard+0x22a>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a55a:	4601      	mov	r1, r0
 800a55c:	6820      	ldr	r0, [r4, #0]
 800a55e:	f002 f88f 	bl	800c680 <SDMMC_GetResponse>
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a562:	2104      	movs	r1, #4
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a564:	6720      	str	r0, [r4, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a566:	6820      	ldr	r0, [r4, #0]
 800a568:	f002 f88a 	bl	800c680 <SDMMC_GetResponse>
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a56c:	2108      	movs	r1, #8
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a56e:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a570:	6820      	ldr	r0, [r4, #0]
 800a572:	f002 f885 	bl	800c680 <SDMMC_GetResponse>
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a576:	210c      	movs	r1, #12
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a578:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a57a:	6820      	ldr	r0, [r4, #0]
 800a57c:	f002 f880 	bl	800c680 <SDMMC_GetResponse>
 800a580:	67e0      	str	r0, [r4, #124]	; 0x7c
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a582:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a584:	2b03      	cmp	r3, #3
 800a586:	d12f      	bne.n	800a5e8 <HAL_SD_InitCard+0x21c>
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a588:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a58a:	2b03      	cmp	r3, #3
 800a58c:	d139      	bne.n	800a602 <HAL_SD_InitCard+0x236>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800a58e:	2104      	movs	r1, #4
 800a590:	6820      	ldr	r0, [r4, #0]
 800a592:	f002 f875 	bl	800c680 <SDMMC_GetResponse>
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800a596:	a90d      	add	r1, sp, #52	; 0x34
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800a598:	0d00      	lsrs	r0, r0, #20
 800a59a:	6460      	str	r0, [r4, #68]	; 0x44
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800a59c:	4620      	mov	r0, r4
 800a59e:	f7ff fe5f 	bl	800a260 <HAL_SD_GetCardCSD>
 800a5a2:	4605      	mov	r5, r0
 800a5a4:	2800      	cmp	r0, #0
 800a5a6:	d14a      	bne.n	800a63e <HAL_SD_InitCard+0x272>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800a5a8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	6820      	ldr	r0, [r4, #0]
 800a5ae:	0412      	lsls	r2, r2, #16
 800a5b0:	f002 f924 	bl	800c7fc <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a5b4:	b9f8      	cbnz	r0, 800a5f6 <HAL_SD_InitCard+0x22a>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a5b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a5ba:	6820      	ldr	r0, [r4, #0]
 800a5bc:	f002 f876 	bl	800c6ac <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a5c0:	2800      	cmp	r0, #0
 800a5c2:	d142      	bne.n	800a64a <HAL_SD_InitCard+0x27e>
}
 800a5c4:	4628      	mov	r0, r5
 800a5c6:	b018      	add	sp, #96	; 0x60
 800a5c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a5cc:	f7fb f9be 	bl	800594c <HAL_GetTick>
 800a5d0:	1bc0      	subs	r0, r0, r7
 800a5d2:	3001      	adds	r0, #1
 800a5d4:	d190      	bne.n	800a4f8 <HAL_SD_InitCard+0x12c>
            return HAL_SD_ERROR_TIMEOUT;
 800a5d6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800a5da:	e73b      	b.n	800a454 <HAL_SD_InitCard+0x88>
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a5dc:	f7fb f9b6 	bl	800594c <HAL_GetTick>
 800a5e0:	1bc0      	subs	r0, r0, r7
 800a5e2:	3001      	adds	r0, #1
 800a5e4:	d19a      	bne.n	800a51c <HAL_SD_InitCard+0x150>
 800a5e6:	e7f6      	b.n	800a5d6 <HAL_SD_InitCard+0x20a>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800a5e8:	f10d 0116 	add.w	r1, sp, #22
 800a5ec:	6820      	ldr	r0, [r4, #0]
 800a5ee:	f002 fa17 	bl	800ca20 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a5f2:	2800      	cmp	r0, #0
 800a5f4:	d0c8      	beq.n	800a588 <HAL_SD_InitCard+0x1bc>
    hsd->State = HAL_SD_STATE_READY;
 800a5f6:	2501      	movs	r5, #1
 800a5f8:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800a5fc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a5fe:	4308      	orrs	r0, r1
 800a600:	e72d      	b.n	800a45e <HAL_SD_InitCard+0x92>
    hsd->SdCard.RelCardAdd = sd_rca;
 800a602:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a606:	6820      	ldr	r0, [r4, #0]
    hsd->SdCard.RelCardAdd = sd_rca;
 800a608:	64a1      	str	r1, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a60a:	0409      	lsls	r1, r1, #16
 800a60c:	f002 f9f1 	bl	800c9f2 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a610:	2800      	cmp	r0, #0
 800a612:	d1f0      	bne.n	800a5f6 <HAL_SD_InitCard+0x22a>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a614:	4601      	mov	r1, r0
 800a616:	6820      	ldr	r0, [r4, #0]
 800a618:	f002 f832 	bl	800c680 <SDMMC_GetResponse>
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a61c:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a61e:	6620      	str	r0, [r4, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a620:	6820      	ldr	r0, [r4, #0]
 800a622:	f002 f82d 	bl	800c680 <SDMMC_GetResponse>
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a626:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a628:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a62a:	6820      	ldr	r0, [r4, #0]
 800a62c:	f002 f828 	bl	800c680 <SDMMC_GetResponse>
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a630:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a632:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a634:	6820      	ldr	r0, [r4, #0]
 800a636:	f002 f823 	bl	800c680 <SDMMC_GetResponse>
 800a63a:	66e0      	str	r0, [r4, #108]	; 0x6c
 800a63c:	e7a7      	b.n	800a58e <HAL_SD_InitCard+0x1c2>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a63e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800a642:	e7d8      	b.n	800a5f6 <HAL_SD_InitCard+0x22a>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a644:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800a648:	e7d5      	b.n	800a5f6 <HAL_SD_InitCard+0x22a>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a64a:	6823      	ldr	r3, [r4, #0]
    hsd->State = HAL_SD_STATE_READY;
 800a64c:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a64e:	4a06      	ldr	r2, [pc, #24]	; (800a668 <HAL_SD_InitCard+0x29c>)
 800a650:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800a652:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a654:	4318      	orrs	r0, r3
 800a656:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a658:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    return HAL_ERROR;
 800a65c:	e7b2      	b.n	800a5c4 <HAL_SD_InitCard+0x1f8>
 800a65e:	bf00      	nop
 800a660:	000c3500 	.word	0x000c3500
 800a664:	00012110 	.word	0x00012110
 800a668:	1fe00fff 	.word	0x1fe00fff
 800a66c:	c1100000 	.word	0xc1100000

0800a670 <HAL_SD_GetCardStatus>:
{
 800a670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a674:	4604      	mov	r4, r0
 800a676:	b096      	sub	sp, #88	; 0x58
 800a678:	460e      	mov	r6, r1
  uint32_t tickstart = HAL_GetTick();
 800a67a:	f7fb f967 	bl	800594c <HAL_GetTick>
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a67e:	2100      	movs	r1, #0
  uint32_t tickstart = HAL_GetTick();
 800a680:	4680      	mov	r8, r0
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a682:	6820      	ldr	r0, [r4, #0]
 800a684:	f001 fffc 	bl	800c680 <SDMMC_GetResponse>
 800a688:	0183      	lsls	r3, r0, #6
 800a68a:	d50b      	bpl.n	800a6a4 <HAL_SD_GetCardStatus+0x34>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a68c:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a690:	6823      	ldr	r3, [r4, #0]
    hsd->State = HAL_SD_STATE_READY;
 800a692:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a694:	4a53      	ldr	r2, [pc, #332]	; (800a7e4 <HAL_SD_GetCardStatus+0x174>)
 800a696:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800a698:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a69a:	4318      	orrs	r0, r3
 800a69c:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a69e:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
 800a6a2:	e08a      	b.n	800a7ba <HAL_SD_GetCardStatus+0x14a>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800a6a4:	2140      	movs	r1, #64	; 0x40
 800a6a6:	6820      	ldr	r0, [r4, #0]
 800a6a8:	f002 f800 	bl	800c6ac <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a6ac:	b110      	cbz	r0, 800a6b4 <HAL_SD_GetCardStatus+0x44>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800a6ae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a6b0:	63a3      	str	r3, [r4, #56]	; 0x38
 800a6b2:	e7ed      	b.n	800a690 <HAL_SD_GetCardStatus+0x20>
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a6b4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a6b6:	6820      	ldr	r0, [r4, #0]
 800a6b8:	0409      	lsls	r1, r1, #16
 800a6ba:	f002 f923 	bl	800c904 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a6be:	2800      	cmp	r0, #0
 800a6c0:	d1f5      	bne.n	800a6ae <HAL_SD_GetCardStatus+0x3e>
  config.DataLength    = 64U;
 800a6c2:	2340      	movs	r3, #64	; 0x40
 800a6c4:	f04f 35ff 	mov.w	r5, #4294967295
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a6c8:	2760      	movs	r7, #96	; 0x60
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a6ca:	9004      	str	r0, [sp, #16]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a6cc:	4669      	mov	r1, sp
 800a6ce:	6820      	ldr	r0, [r4, #0]
  config.DataLength    = 64U;
 800a6d0:	e9cd 5300 	strd	r5, r3, [sp]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a6d4:	2302      	movs	r3, #2
 800a6d6:	e9cd 7302 	strd	r7, r3, [sp, #8]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800a6da:	2301      	movs	r3, #1
 800a6dc:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a6de:	f001 ffd2 	bl	800c686 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800a6e2:	6820      	ldr	r0, [r4, #0]
 800a6e4:	f002 fa09 	bl	800cafa <SDMMC_CmdStatusRegister>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a6e8:	2800      	cmp	r0, #0
 800a6ea:	d1e0      	bne.n	800a6ae <HAL_SD_GetCardStatus+0x3e>
  uint32_t *pData = pSDstatus;
 800a6ec:	af06      	add	r7, sp, #24
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800a6ee:	6823      	ldr	r3, [r4, #0]
 800a6f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a6f2:	f412 7f95 	tst.w	r2, #298	; 0x12a
 800a6f6:	d00a      	beq.n	800a70e <HAL_SD_GetCardStatus+0x9e>
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800a6f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a6fa:	0711      	lsls	r1, r2, #28
 800a6fc:	d470      	bmi.n	800a7e0 <HAL_SD_GetCardStatus+0x170>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800a6fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a700:	0792      	lsls	r2, r2, #30
 800a702:	d46b      	bmi.n	800a7dc <HAL_SD_GetCardStatus+0x16c>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800a704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a706:	069b      	lsls	r3, r3, #26
 800a708:	d520      	bpl.n	800a74c <HAL_SD_GetCardStatus+0xdc>
    return HAL_SD_ERROR_RX_OVERRUN;
 800a70a:	2020      	movs	r0, #32
 800a70c:	e7c0      	b.n	800a690 <HAL_SD_GetCardStatus+0x20>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800a70e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a710:	0418      	lsls	r0, r3, #16
 800a712:	d508      	bpl.n	800a726 <HAL_SD_GetCardStatus+0xb6>
 800a714:	f107 0520 	add.w	r5, r7, #32
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800a718:	6820      	ldr	r0, [r4, #0]
 800a71a:	f001 ff8b 	bl	800c634 <SDMMC_ReadFIFO>
 800a71e:	f847 0b04 	str.w	r0, [r7], #4
      for(count = 0U; count < 8U; count++)
 800a722:	42af      	cmp	r7, r5
 800a724:	d1f8      	bne.n	800a718 <HAL_SD_GetCardStatus+0xa8>
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a726:	f7fb f911 	bl	800594c <HAL_GetTick>
 800a72a:	eba0 0008 	sub.w	r0, r0, r8
 800a72e:	3001      	adds	r0, #1
 800a730:	d1dd      	bne.n	800a6ee <HAL_SD_GetCardStatus+0x7e>
      return HAL_SD_ERROR_TIMEOUT;
 800a732:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800a736:	e7ab      	b.n	800a690 <HAL_SD_GetCardStatus+0x20>
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800a738:	f001 ff7c 	bl	800c634 <SDMMC_ReadFIFO>
 800a73c:	f847 0b04 	str.w	r0, [r7], #4
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a740:	f7fb f904 	bl	800594c <HAL_GetTick>
 800a744:	eba0 0008 	sub.w	r0, r0, r8
 800a748:	3001      	adds	r0, #1
 800a74a:	d0f2      	beq.n	800a732 <HAL_SD_GetCardStatus+0xc2>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800a74c:	6820      	ldr	r0, [r4, #0]
 800a74e:	6b45      	ldr	r5, [r0, #52]	; 0x34
 800a750:	f415 5580 	ands.w	r5, r5, #4096	; 0x1000
 800a754:	d1f0      	bne.n	800a738 <HAL_SD_GetCardStatus+0xc8>
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800a756:	9a06      	ldr	r2, [sp, #24]
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a758:	4b23      	ldr	r3, [pc, #140]	; (800a7e8 <HAL_SD_GetCardStatus+0x178>)
 800a75a:	6383      	str	r3, [r0, #56]	; 0x38
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800a75c:	f3c2 1381 	ubfx	r3, r2, #6, #2
 800a760:	7033      	strb	r3, [r6, #0]
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800a762:	f3c2 1340 	ubfx	r3, r2, #5, #1
 800a766:	7073      	strb	r3, [r6, #1]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800a768:	0a13      	lsrs	r3, r2, #8
 800a76a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a76e:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800a772:	b29b      	uxth	r3, r3
 800a774:	8073      	strh	r3, [r6, #2]
 800a776:	9b07      	ldr	r3, [sp, #28]
 800a778:	ba1b      	rev	r3, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a77a:	6073      	str	r3, [r6, #4]
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800a77c:	9b08      	ldr	r3, [sp, #32]
 800a77e:	b2da      	uxtb	r2, r3
 800a780:	7232      	strb	r2, [r6, #8]
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800a782:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800a786:	7272      	strb	r2, [r6, #9]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800a788:	f3c3 5203 	ubfx	r2, r3, #20, #4
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800a78c:	0c1b      	lsrs	r3, r3, #16
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800a78e:	72b2      	strb	r2, [r6, #10]
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800a790:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a792:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a796:	b2d1      	uxtb	r1, r2
 800a798:	430b      	orrs	r3, r1
 800a79a:	81b3      	strh	r3, [r6, #12]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800a79c:	f3c2 2385 	ubfx	r3, r2, #10, #6
 800a7a0:	73b3      	strb	r3, [r6, #14]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800a7a2:	f3c2 2301 	ubfx	r3, r2, #8, #2
 800a7a6:	73f3      	strb	r3, [r6, #15]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800a7a8:	f3c2 1303 	ubfx	r3, r2, #4, #4
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800a7ac:	f002 020f 	and.w	r2, r2, #15
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800a7b0:	7433      	strb	r3, [r6, #16]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800a7b2:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800a7b6:	7472      	strb	r2, [r6, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800a7b8:	74b3      	strb	r3, [r6, #18]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a7ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a7be:	6820      	ldr	r0, [r4, #0]
 800a7c0:	f001 ff74 	bl	800c6ac <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a7c4:	b130      	cbz	r0, 800a7d4 <HAL_SD_GetCardStatus+0x164>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a7c6:	6823      	ldr	r3, [r4, #0]
    hsd->State = HAL_SD_STATE_READY;
 800a7c8:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a7ca:	4a06      	ldr	r2, [pc, #24]	; (800a7e4 <HAL_SD_GetCardStatus+0x174>)
 800a7cc:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800a7ce:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a7d0:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
}
 800a7d4:	4628      	mov	r0, r5
 800a7d6:	b016      	add	sp, #88	; 0x58
 800a7d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800a7dc:	2002      	movs	r0, #2
 800a7de:	e757      	b.n	800a690 <HAL_SD_GetCardStatus+0x20>
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800a7e0:	2008      	movs	r0, #8
 800a7e2:	e755      	b.n	800a690 <HAL_SD_GetCardStatus+0x20>
 800a7e4:	1fe00fff 	.word	0x1fe00fff
 800a7e8:	18000f3a 	.word	0x18000f3a

0800a7ec <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a7ec:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800a7ee:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800a7f0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800a7f2:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800a7f4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800a7f6:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800a7f8:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800a7fa:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800a7fc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800a7fe:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800a800:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800a802:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800a804:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800a806:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a808:	6d83      	ldr	r3, [r0, #88]	; 0x58
}
 800a80a:	2000      	movs	r0, #0
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a80c:	61cb      	str	r3, [r1, #28]
}
 800a80e:	4770      	bx	lr

0800a810 <HAL_SD_ConfigWideBusOperation>:
  hsd->State = HAL_SD_STATE_BUSY;
 800a810:	2303      	movs	r3, #3
{
 800a812:	b570      	push	{r4, r5, r6, lr}
  hsd->State = HAL_SD_STATE_BUSY;
 800a814:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
{
 800a818:	b08a      	sub	sp, #40	; 0x28
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a81a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
{
 800a81c:	4604      	mov	r4, r0
 800a81e:	460d      	mov	r5, r1
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a820:	2b03      	cmp	r3, #3
 800a822:	d002      	beq.n	800a82a <HAL_SD_ConfigWideBusOperation+0x1a>
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800a824:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800a828:	d103      	bne.n	800a832 <HAL_SD_ConfigWideBusOperation+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a82a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a82c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a830:	e064      	b.n	800a8fc <HAL_SD_ConfigWideBusOperation+0xec>
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800a832:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800a836:	6800      	ldr	r0, [r0, #0]
 800a838:	d13b      	bne.n	800a8b2 <HAL_SD_ConfigWideBusOperation+0xa2>
  uint32_t scr[2U] = {0UL, 0UL};
 800a83a:	2100      	movs	r1, #0
 800a83c:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a840:	f001 ff1e 	bl	800c680 <SDMMC_GetResponse>
 800a844:	0180      	lsls	r0, r0, #6
 800a846:	d42e      	bmi.n	800a8a6 <HAL_SD_ConfigWideBusOperation+0x96>
  errorstate = SD_FindSCR(hsd, scr);
 800a848:	a904      	add	r1, sp, #16
 800a84a:	4620      	mov	r0, r4
 800a84c:	f7ff fbd2 	bl	8009ff4 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a850:	b960      	cbnz	r0, 800a86c <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a852:	9b05      	ldr	r3, [sp, #20]
 800a854:	0359      	lsls	r1, r3, #13
 800a856:	d529      	bpl.n	800a8ac <HAL_SD_ConfigWideBusOperation+0x9c>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a858:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a85a:	6820      	ldr	r0, [r4, #0]
 800a85c:	0409      	lsls	r1, r1, #16
 800a85e:	f002 f851 	bl	800c904 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a862:	b918      	cbnz	r0, 800a86c <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800a864:	2102      	movs	r1, #2
 800a866:	6820      	ldr	r0, [r4, #0]
 800a868:	f002 f87b 	bl	800c962 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 800a86c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a86e:	4318      	orrs	r0, r3
      hsd->ErrorCode |= errorstate;
 800a870:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a872:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a874:	6826      	ldr	r6, [r4, #0]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d042      	beq.n	800a900 <HAL_SD_ConfigWideBusOperation+0xf0>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a87a:	4b32      	ldr	r3, [pc, #200]	; (800a944 <HAL_SD_ConfigWideBusOperation+0x134>)
    status = HAL_ERROR;
 800a87c:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a87e:	63b3      	str	r3, [r6, #56]	; 0x38
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a880:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a884:	6820      	ldr	r0, [r4, #0]
 800a886:	f001 ff11 	bl	800c6ac <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a88a:	b130      	cbz	r0, 800a89a <HAL_SD_ConfigWideBusOperation+0x8a>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a88c:	6823      	ldr	r3, [r4, #0]
    status = HAL_ERROR;
 800a88e:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a890:	4a2c      	ldr	r2, [pc, #176]	; (800a944 <HAL_SD_ConfigWideBusOperation+0x134>)
 800a892:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800a894:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a896:	4318      	orrs	r0, r3
 800a898:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->State = HAL_SD_STATE_READY;
 800a89a:	2301      	movs	r3, #1
}
 800a89c:	4628      	mov	r0, r5
  hsd->State = HAL_SD_STATE_READY;
 800a89e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800a8a2:	b00a      	add	sp, #40	; 0x28
 800a8a4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a8a6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a8aa:	e7df      	b.n	800a86c <HAL_SD_ConfigWideBusOperation+0x5c>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a8ac:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800a8b0:	e7dc      	b.n	800a86c <HAL_SD_ConfigWideBusOperation+0x5c>
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800a8b2:	bb01      	cbnz	r1, 800a8f6 <HAL_SD_ConfigWideBusOperation+0xe6>
  uint32_t scr[2U] = {0UL, 0UL};
 800a8b4:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a8b8:	f001 fee2 	bl	800c680 <SDMMC_GetResponse>
 800a8bc:	0182      	lsls	r2, r0, #6
 800a8be:	d414      	bmi.n	800a8ea <HAL_SD_ConfigWideBusOperation+0xda>
  errorstate = SD_FindSCR(hsd, scr);
 800a8c0:	a904      	add	r1, sp, #16
 800a8c2:	4620      	mov	r0, r4
 800a8c4:	f7ff fb96 	bl	8009ff4 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a8c8:	b960      	cbnz	r0, 800a8e4 <HAL_SD_ConfigWideBusOperation+0xd4>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a8ca:	9b05      	ldr	r3, [sp, #20]
 800a8cc:	03db      	lsls	r3, r3, #15
 800a8ce:	d50f      	bpl.n	800a8f0 <HAL_SD_ConfigWideBusOperation+0xe0>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a8d0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a8d2:	6820      	ldr	r0, [r4, #0]
 800a8d4:	0409      	lsls	r1, r1, #16
 800a8d6:	f002 f815 	bl	800c904 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800a8da:	b918      	cbnz	r0, 800a8e4 <HAL_SD_ConfigWideBusOperation+0xd4>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800a8dc:	4601      	mov	r1, r0
 800a8de:	6820      	ldr	r0, [r4, #0]
 800a8e0:	f002 f83f 	bl	800c962 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 800a8e4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a8e6:	4308      	orrs	r0, r1
 800a8e8:	e7c2      	b.n	800a870 <HAL_SD_ConfigWideBusOperation+0x60>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a8ea:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a8ee:	e7f9      	b.n	800a8e4 <HAL_SD_ConfigWideBusOperation+0xd4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a8f0:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800a8f4:	e7f6      	b.n	800a8e4 <HAL_SD_ConfigWideBusOperation+0xd4>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a8f6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a8f8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a8fc:	63a3      	str	r3, [r4, #56]	; 0x38
 800a8fe:	e7b8      	b.n	800a872 <HAL_SD_ConfigWideBusOperation+0x62>
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800a900:	6863      	ldr	r3, [r4, #4]
 800a902:	9304      	str	r3, [sp, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800a904:	68a3      	ldr	r3, [r4, #8]
    Init.BusWide             = WideMode;
 800a906:	e9cd 3505 	strd	r3, r5, [sp, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800a90a:	6923      	ldr	r3, [r4, #16]
 800a90c:	9307      	str	r3, [sp, #28]
    if(hsd->Init.ClockDiv >= SDMMC_NSpeed_CLK_DIV)
 800a90e:	6963      	ldr	r3, [r4, #20]
 800a910:	2b03      	cmp	r3, #3
 800a912:	d90c      	bls.n	800a92e <HAL_SD_ConfigWideBusOperation+0x11e>
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
 800a914:	9308      	str	r3, [sp, #32]
    (void)SDMMC_Init(hsd->Instance, Init);
 800a916:	ab0a      	add	r3, sp, #40	; 0x28
  HAL_StatusTypeDef status = HAL_OK;
 800a918:	2500      	movs	r5, #0
    (void)SDMMC_Init(hsd->Instance, Init);
 800a91a:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 800a91e:	ab04      	add	r3, sp, #16
 800a920:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800a924:	4630      	mov	r0, r6
 800a926:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a928:	f001 fe6a 	bl	800c600 <SDMMC_Init>
 800a92c:	e7a8      	b.n	800a880 <HAL_SD_ConfigWideBusOperation+0x70>
    else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800a92e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800a930:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800a934:	d0ee      	beq.n	800a914 <HAL_SD_ConfigWideBusOperation+0x104>
    else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800a936:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
      Init.ClockDiv = SDMMC_HSpeed_CLK_DIV;
 800a93a:	bf0c      	ite	eq
 800a93c:	2302      	moveq	r3, #2
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
 800a93e:	2304      	movne	r3, #4
 800a940:	e7e8      	b.n	800a914 <HAL_SD_ConfigWideBusOperation+0x104>
 800a942:	bf00      	nop
 800a944:	1fe00fff 	.word	0x1fe00fff

0800a948 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a948:	6c81      	ldr	r1, [r0, #72]	; 0x48
{
 800a94a:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a94c:	0409      	lsls	r1, r1, #16
{
 800a94e:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a950:	6800      	ldr	r0, [r0, #0]
 800a952:	f002 f8b9 	bl	800cac8 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 800a956:	4601      	mov	r1, r0
 800a958:	b928      	cbnz	r0, 800a966 <HAL_SD_GetCardState+0x1e>
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a95a:	6820      	ldr	r0, [r4, #0]
 800a95c:	f001 fe90 	bl	800c680 <SDMMC_GetResponse>
}
 800a960:	f3c0 2043 	ubfx	r0, r0, #9, #4
 800a964:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 800a966:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 800a968:	2000      	movs	r0, #0
    hsd->ErrorCode |= errorstate;
 800a96a:	4319      	orrs	r1, r3
 800a96c:	63a1      	str	r1, [r4, #56]	; 0x38
 800a96e:	e7f7      	b.n	800a960 <HAL_SD_GetCardState+0x18>

0800a970 <HAL_SD_Init>:
{
 800a970:	b570      	push	{r4, r5, r6, lr}
  if(hsd == NULL)
 800a972:	4604      	mov	r4, r0
{
 800a974:	b086      	sub	sp, #24
  if(hsd == NULL)
 800a976:	b918      	cbnz	r0, 800a980 <HAL_SD_Init+0x10>
    return HAL_ERROR;
 800a978:	2501      	movs	r5, #1
}
 800a97a:	4628      	mov	r0, r5
 800a97c:	b006      	add	sp, #24
 800a97e:	bd70      	pop	{r4, r5, r6, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 800a980:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 800a984:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a988:	b93b      	cbnz	r3, 800a99a <HAL_SD_Init+0x2a>
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_UNKNOWN)
 800a98a:	6983      	ldr	r3, [r0, #24]
    hsd->Lock = HAL_UNLOCKED;
 800a98c:	7702      	strb	r2, [r0, #28]
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_UNKNOWN)
 800a98e:	b90b      	cbnz	r3, 800a994 <HAL_SD_Init+0x24>
      hsd->Init.TranceiverPresent = SDMMC_TRANSCEIVER_PRESENT;
 800a990:	2302      	movs	r3, #2
 800a992:	6183      	str	r3, [r0, #24]
    HAL_SD_MspInit(hsd);
 800a994:	4620      	mov	r0, r4
 800a996:	f7f8 f911 	bl	8002bbc <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 800a99a:	2303      	movs	r3, #3
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800a99c:	4620      	mov	r0, r4
  hsd->State = HAL_SD_STATE_BUSY;
 800a99e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800a9a2:	f7ff fd13 	bl	800a3cc <HAL_SD_InitCard>
 800a9a6:	2800      	cmp	r0, #0
 800a9a8:	d1e6      	bne.n	800a978 <HAL_SD_Init+0x8>
  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800a9aa:	a901      	add	r1, sp, #4
 800a9ac:	4620      	mov	r0, r4
 800a9ae:	f7ff fe5f 	bl	800a670 <HAL_SD_GetCardStatus>
 800a9b2:	2800      	cmp	r0, #0
 800a9b4:	d1e0      	bne.n	800a978 <HAL_SD_Init+0x8>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800a9b6:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  speedgrade = CardStatus.UhsSpeedGrade;
 800a9b8:	f89d 2014 	ldrb.w	r2, [sp, #20]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800a9bc:	2901      	cmp	r1, #1
  unitsize = CardStatus.UhsAllocationUnitSize;
 800a9be:	f89d 3015 	ldrb.w	r3, [sp, #21]
  speedgrade = CardStatus.UhsSpeedGrade;
 800a9c2:	b2d2      	uxtb	r2, r2
  unitsize = CardStatus.UhsAllocationUnitSize;
 800a9c4:	b2db      	uxtb	r3, r3
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800a9c6:	d11d      	bne.n	800aa04 <HAL_SD_Init+0x94>
 800a9c8:	b902      	cbnz	r2, 800a9cc <HAL_SD_Init+0x5c>
 800a9ca:	b1c3      	cbz	r3, 800a9fe <HAL_SD_Init+0x8e>
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800a9cc:	f44f 7300 	mov.w	r3, #512	; 0x200
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800a9d0:	65e3      	str	r3, [r4, #92]	; 0x5c
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800a9d2:	68e1      	ldr	r1, [r4, #12]
 800a9d4:	4620      	mov	r0, r4
 800a9d6:	f7ff ff1b 	bl	800a810 <HAL_SD_ConfigWideBusOperation>
 800a9da:	4605      	mov	r5, r0
 800a9dc:	2800      	cmp	r0, #0
 800a9de:	d1cb      	bne.n	800a978 <HAL_SD_Init+0x8>
  tickstart = HAL_GetTick();
 800a9e0:	f7fa ffb4 	bl	800594c <HAL_GetTick>
 800a9e4:	4606      	mov	r6, r0
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800a9e6:	4620      	mov	r0, r4
 800a9e8:	f7ff ffae 	bl	800a948 <HAL_SD_GetCardState>
 800a9ec:	2804      	cmp	r0, #4
 800a9ee:	d10b      	bne.n	800aa08 <HAL_SD_Init+0x98>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	63a3      	str	r3, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 800a9f4:	6323      	str	r3, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 800a9fc:	e7bd      	b.n	800a97a <HAL_SD_Init+0xa>
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800a9fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aa02:	e7e5      	b.n	800a9d0 <HAL_SD_Init+0x60>
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800aa04:	65e0      	str	r0, [r4, #92]	; 0x5c
 800aa06:	e7e4      	b.n	800a9d2 <HAL_SD_Init+0x62>
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 800aa08:	f7fa ffa0 	bl	800594c <HAL_GetTick>
 800aa0c:	1b80      	subs	r0, r0, r6
 800aa0e:	3001      	adds	r0, #1
 800aa10:	d1e9      	bne.n	800a9e6 <HAL_SD_Init+0x76>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800aa12:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
      return HAL_TIMEOUT;
 800aa16:	2503      	movs	r5, #3
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800aa18:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 800aa1a:	2301      	movs	r3, #1
 800aa1c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return HAL_TIMEOUT;
 800aa20:	e7ab      	b.n	800a97a <HAL_SD_Init+0xa>

0800aa22 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800aa22:	4770      	bx	lr

0800aa24 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
 800aa24:	4770      	bx	lr

0800aa26 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
 800aa26:	4770      	bx	lr

0800aa28 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
 800aa28:	4770      	bx	lr
	...

0800aa2c <HAL_SD_IRQHandler>:
{
 800aa2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t context = hsd->Context;
 800aa2e:	6b05      	ldr	r5, [r0, #48]	; 0x30
{
 800aa30:	4604      	mov	r4, r0
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800aa32:	6800      	ldr	r0, [r0, #0]
 800aa34:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800aa36:	041b      	lsls	r3, r3, #16
 800aa38:	d520      	bpl.n	800aa7c <HAL_SD_IRQHandler+0x50>
 800aa3a:	072f      	lsls	r7, r5, #28
 800aa3c:	d51e      	bpl.n	800aa7c <HAL_SD_IRQHandler+0x50>
  if (hsd->RxXferSize >= 32U)
 800aa3e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800aa40:	2b1f      	cmp	r3, #31
 800aa42:	d919      	bls.n	800aa78 <HAL_SD_IRQHandler+0x4c>
  tmp = hsd->pRxBuffPtr;
 800aa44:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aa46:	1d35      	adds	r5, r6, #4
 800aa48:	f106 0724 	add.w	r7, r6, #36	; 0x24
      data = SDMMC_ReadFIFO(hsd->Instance);
 800aa4c:	6820      	ldr	r0, [r4, #0]
 800aa4e:	3504      	adds	r5, #4
 800aa50:	f001 fdf0 	bl	800c634 <SDMMC_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
 800aa54:	f805 0c08 	strb.w	r0, [r5, #-8]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800aa58:	0a03      	lsrs	r3, r0, #8
 800aa5a:	f805 3c07 	strb.w	r3, [r5, #-7]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800aa5e:	0c03      	lsrs	r3, r0, #16
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800aa60:	0e00      	lsrs	r0, r0, #24
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800aa62:	f805 3c06 	strb.w	r3, [r5, #-6]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800aa66:	f805 0c05 	strb.w	r0, [r5, #-5]
    for(count = 0U; count < 8U; count++)
 800aa6a:	42bd      	cmp	r5, r7
 800aa6c:	d1ee      	bne.n	800aa4c <HAL_SD_IRQHandler+0x20>
    hsd->RxXferSize -= 32U;
 800aa6e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    hsd->pRxBuffPtr = tmp;
 800aa70:	3620      	adds	r6, #32
    hsd->RxXferSize -= 32U;
 800aa72:	3b20      	subs	r3, #32
    hsd->pRxBuffPtr = tmp;
 800aa74:	62a6      	str	r6, [r4, #40]	; 0x28
    hsd->RxXferSize -= 32U;
 800aa76:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 800aa78:	b003      	add	sp, #12
 800aa7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800aa7c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800aa7e:	05de      	lsls	r6, r3, #23
 800aa80:	d553      	bpl.n	800ab2a <HAL_SD_IRQHandler+0xfe>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800aa82:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aa86:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT |\
 800aa88:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800aa8a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800aa8e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800aa92:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800aa94:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800aa96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aa9a:	63c3      	str	r3, [r0, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800aa9c:	68c3      	ldr	r3, [r0, #12]
 800aa9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aaa2:	60c3      	str	r3, [r0, #12]
    if((context & SD_CONTEXT_IT) != 0U)
 800aaa4:	f015 0308 	ands.w	r3, r5, #8
 800aaa8:	d01f      	beq.n	800aaea <HAL_SD_IRQHandler+0xbe>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800aaaa:	f015 0f22 	tst.w	r5, #34	; 0x22
 800aaae:	d008      	beq.n	800aac2 <HAL_SD_IRQHandler+0x96>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800aab0:	f001 fe7a 	bl	800c7a8 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800aab4:	b128      	cbz	r0, 800aac2 <HAL_SD_IRQHandler+0x96>
          hsd->ErrorCode |= errorstate;
 800aab6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800aab8:	4318      	orrs	r0, r3
 800aaba:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800aabc:	4620      	mov	r0, r4
 800aabe:	f7ff fbcd 	bl	800a25c <HAL_SD_ErrorCallback>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800aac2:	6823      	ldr	r3, [r4, #0]
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800aac4:	07a9      	lsls	r1, r5, #30
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800aac6:	4a69      	ldr	r2, [pc, #420]	; (800ac6c <HAL_SD_IRQHandler+0x240>)
 800aac8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800aaca:	f04f 0301 	mov.w	r3, #1
 800aace:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800aad2:	f04f 0300 	mov.w	r3, #0
 800aad6:	6323      	str	r3, [r4, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800aad8:	d003      	beq.n	800aae2 <HAL_SD_IRQHandler+0xb6>
        HAL_SD_RxCpltCallback(hsd);
 800aada:	4620      	mov	r0, r4
 800aadc:	f002 fd44 	bl	800d568 <HAL_SD_RxCpltCallback>
 800aae0:	e7ca      	b.n	800aa78 <HAL_SD_IRQHandler+0x4c>
        HAL_SD_TxCpltCallback(hsd);
 800aae2:	4620      	mov	r0, r4
 800aae4:	f002 fd3c 	bl	800d560 <HAL_SD_TxCpltCallback>
 800aae8:	e7c6      	b.n	800aa78 <HAL_SD_IRQHandler+0x4c>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800aaea:	062a      	lsls	r2, r5, #24
 800aaec:	d5c4      	bpl.n	800aa78 <HAL_SD_IRQHandler+0x4c>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800aaee:	f015 0f22 	tst.w	r5, #34	; 0x22
      hsd->Instance->DLEN = 0;
 800aaf2:	6283      	str	r3, [r0, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 800aaf4:	62c3      	str	r3, [r0, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800aaf6:	6503      	str	r3, [r0, #80]	; 0x50
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800aaf8:	d008      	beq.n	800ab0c <HAL_SD_IRQHandler+0xe0>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800aafa:	f001 fe55 	bl	800c7a8 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800aafe:	b128      	cbz	r0, 800ab0c <HAL_SD_IRQHandler+0xe0>
          hsd->ErrorCode |= errorstate;
 800ab00:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ab02:	4318      	orrs	r0, r3
 800ab04:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800ab06:	4620      	mov	r0, r4
 800ab08:	f7ff fba8 	bl	800a25c <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800ab0c:	2301      	movs	r3, #1
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800ab0e:	f015 0f30 	tst.w	r5, #48	; 0x30
      hsd->State = HAL_SD_STATE_READY;
 800ab12:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ab16:	f04f 0300 	mov.w	r3, #0
 800ab1a:	6323      	str	r3, [r4, #48]	; 0x30
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800ab1c:	d002      	beq.n	800ab24 <HAL_SD_IRQHandler+0xf8>
        HAL_SD_TxCpltCallback(hsd);
 800ab1e:	4620      	mov	r0, r4
 800ab20:	f002 fd1e 	bl	800d560 <HAL_SD_TxCpltCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800ab24:	07af      	lsls	r7, r5, #30
 800ab26:	d0a7      	beq.n	800aa78 <HAL_SD_IRQHandler+0x4c>
 800ab28:	e7d7      	b.n	800aada <HAL_SD_IRQHandler+0xae>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800ab2a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ab2c:	045e      	lsls	r6, r3, #17
 800ab2e:	d527      	bpl.n	800ab80 <HAL_SD_IRQHandler+0x154>
 800ab30:	0729      	lsls	r1, r5, #28
 800ab32:	d525      	bpl.n	800ab80 <HAL_SD_IRQHandler+0x154>
  if (hsd->TxXferSize >= 32U)
 800ab34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab36:	2b1f      	cmp	r3, #31
 800ab38:	d99e      	bls.n	800aa78 <HAL_SD_IRQHandler+0x4c>
  tmp = hsd->pTxBuffPtr;
 800ab3a:	6a26      	ldr	r6, [r4, #32]
 800ab3c:	1d35      	adds	r5, r6, #4
 800ab3e:	f106 0724 	add.w	r7, r6, #36	; 0x24
      data = (uint32_t)(*tmp);
 800ab42:	f815 3c04 	ldrb.w	r3, [r5, #-4]
 800ab46:	3504      	adds	r5, #4
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800ab48:	a901      	add	r1, sp, #4
 800ab4a:	6820      	ldr	r0, [r4, #0]
      data = (uint32_t)(*tmp);
 800ab4c:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 8U);
 800ab4e:	f815 2c07 	ldrb.w	r2, [r5, #-7]
 800ab52:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ab56:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 16U);
 800ab58:	f815 2c06 	ldrb.w	r2, [r5, #-6]
 800ab5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab60:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 24U);
 800ab62:	f815 2c05 	ldrb.w	r2, [r5, #-5]
 800ab66:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ab6a:	9301      	str	r3, [sp, #4]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800ab6c:	f001 fd65 	bl	800c63a <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800ab70:	42af      	cmp	r7, r5
 800ab72:	d1e6      	bne.n	800ab42 <HAL_SD_IRQHandler+0x116>
    hsd->TxXferSize -= 32U;
 800ab74:	6a63      	ldr	r3, [r4, #36]	; 0x24
    hsd->pTxBuffPtr = tmp;
 800ab76:	3620      	adds	r6, #32
    hsd->TxXferSize -= 32U;
 800ab78:	3b20      	subs	r3, #32
    hsd->pTxBuffPtr = tmp;
 800ab7a:	6226      	str	r6, [r4, #32]
    hsd->TxXferSize -= 32U;
 800ab7c:	6263      	str	r3, [r4, #36]	; 0x24
 800ab7e:	e77b      	b.n	800aa78 <HAL_SD_IRQHandler+0x4c>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 800ab80:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ab82:	f013 0f3a 	tst.w	r3, #58	; 0x3a
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800ab86:	6b43      	ldr	r3, [r0, #52]	; 0x34
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 800ab88:	d056      	beq.n	800ac38 <HAL_SD_IRQHandler+0x20c>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800ab8a:	079a      	lsls	r2, r3, #30
 800ab8c:	d503      	bpl.n	800ab96 <HAL_SD_IRQHandler+0x16a>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800ab8e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ab90:	f043 0302 	orr.w	r3, r3, #2
 800ab94:	63a3      	str	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800ab96:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ab98:	071b      	lsls	r3, r3, #28
 800ab9a:	d503      	bpl.n	800aba4 <HAL_SD_IRQHandler+0x178>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800ab9c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ab9e:	f043 0308 	orr.w	r3, r3, #8
 800aba2:	63a3      	str	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800aba4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800aba6:	069f      	lsls	r7, r3, #26
 800aba8:	d503      	bpl.n	800abb2 <HAL_SD_IRQHandler+0x186>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800abaa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800abac:	f043 0320 	orr.w	r3, r3, #32
 800abb0:	63a3      	str	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800abb2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800abb4:	06de      	lsls	r6, r3, #27
 800abb6:	d503      	bpl.n	800abc0 <HAL_SD_IRQHandler+0x194>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800abb8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800abba:	f043 0310 	orr.w	r3, r3, #16
 800abbe:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800abc0:	4b2a      	ldr	r3, [pc, #168]	; (800ac6c <HAL_SD_IRQHandler+0x240>)
 800abc2:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800abc4:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800abc6:	f423 739d 	bic.w	r3, r3, #314	; 0x13a
 800abca:	63c3      	str	r3, [r0, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800abcc:	68c3      	ldr	r3, [r0, #12]
 800abce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800abd2:	60c3      	str	r3, [r0, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800abd4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800abd6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800abda:	62c3      	str	r3, [r0, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800abdc:	68c3      	ldr	r3, [r0, #12]
 800abde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800abe2:	60c3      	str	r3, [r0, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800abe4:	f001 fde0 	bl	800c7a8 <SDMMC_CmdStopTransfer>
 800abe8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800abea:	f015 0108 	ands.w	r1, r5, #8
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800abee:	ea40 0003 	orr.w	r0, r0, r3
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800abf2:	6823      	ldr	r3, [r4, #0]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800abf4:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800abf6:	68da      	ldr	r2, [r3, #12]
 800abf8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800abfc:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800abfe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ac02:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800ac04:	d008      	beq.n	800ac18 <HAL_SD_IRQHandler+0x1ec>
      hsd->State = HAL_SD_STATE_READY;
 800ac06:	2301      	movs	r3, #1
 800ac08:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 800ac10:	4620      	mov	r0, r4
 800ac12:	f7ff fb23 	bl	800a25c <HAL_SD_ErrorCallback>
 800ac16:	e72f      	b.n	800aa78 <HAL_SD_IRQHandler+0x4c>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800ac18:	0628      	lsls	r0, r5, #24
 800ac1a:	f57f af2d 	bpl.w	800aa78 <HAL_SD_IRQHandler+0x4c>
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800ac1e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800ac20:	2a00      	cmp	r2, #0
 800ac22:	f43f af29 	beq.w	800aa78 <HAL_SD_IRQHandler+0x4c>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800ac26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac28:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800ac2c:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800ac2e:	6519      	str	r1, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 800ac30:	2301      	movs	r3, #1
 800ac32:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800ac36:	e7eb      	b.n	800ac10 <HAL_SD_IRQHandler+0x1e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800ac38:	00da      	lsls	r2, r3, #3
 800ac3a:	f57f af1d 	bpl.w	800aa78 <HAL_SD_IRQHandler+0x4c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800ac3e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ac42:	f005 0520 	and.w	r5, r5, #32
 800ac46:	6383      	str	r3, [r0, #56]	; 0x38
    if(READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800ac48:	6d03      	ldr	r3, [r0, #80]	; 0x50
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800ac4a:	4620      	mov	r0, r4
    if(READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800ac4c:	075b      	lsls	r3, r3, #29
 800ac4e:	d406      	bmi.n	800ac5e <HAL_SD_IRQHandler+0x232>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800ac50:	b115      	cbz	r5, 800ac58 <HAL_SD_IRQHandler+0x22c>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800ac52:	f7ff fee9 	bl	800aa28 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
 800ac56:	e70f      	b.n	800aa78 <HAL_SD_IRQHandler+0x4c>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800ac58:	f7ff fee4 	bl	800aa24 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
 800ac5c:	e70c      	b.n	800aa78 <HAL_SD_IRQHandler+0x4c>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800ac5e:	b115      	cbz	r5, 800ac66 <HAL_SD_IRQHandler+0x23a>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800ac60:	f7ff fee1 	bl	800aa26 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
 800ac64:	e708      	b.n	800aa78 <HAL_SD_IRQHandler+0x4c>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800ac66:	f7ff fedc 	bl	800aa22 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800ac6a:	e705      	b.n	800aa78 <HAL_SD_IRQHandler+0x4c>
 800ac6c:	18000f3a 	.word	0x18000f3a

0800ac70 <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 800ac70:	6803      	ldr	r3, [r0, #0]
 800ac72:	6959      	ldr	r1, [r3, #20]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ac74:	699a      	ldr	r2, [r3, #24]
 800ac76:	f042 0208 	orr.w	r2, r2, #8
 800ac7a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800ac7c:	699a      	ldr	r2, [r3, #24]
 800ac7e:	f042 0210 	orr.w	r2, r2, #16
 800ac82:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ac84:	681a      	ldr	r2, [r3, #0]
 800ac86:	f022 0201 	bic.w	r2, r2, #1
 800ac8a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800ac8c:	691a      	ldr	r2, [r3, #16]
 800ac8e:	f422 725b 	bic.w	r2, r2, #876	; 0x36c
 800ac92:	f022 0203 	bic.w	r2, r2, #3
 800ac96:	611a      	str	r2, [r3, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ac98:	689a      	ldr	r2, [r3, #8]
 800ac9a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800ac9e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800aca0:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 800aca4:	2a04      	cmp	r2, #4
 800aca6:	d00b      	beq.n	800acc0 <SPI_CloseTransfer+0x50>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800aca8:	068a      	lsls	r2, r1, #26
 800acaa:	d509      	bpl.n	800acc0 <SPI_CloseTransfer+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800acac:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 800acb0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800acb4:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800acb8:	699a      	ldr	r2, [r3, #24]
 800acba:	f042 0220 	orr.w	r2, r2, #32
 800acbe:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800acc0:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 800acc4:	2a03      	cmp	r2, #3
 800acc6:	d00b      	beq.n	800ace0 <SPI_CloseTransfer+0x70>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800acc8:	064a      	lsls	r2, r1, #25
 800acca:	d509      	bpl.n	800ace0 <SPI_CloseTransfer+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800accc:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 800acd0:	f042 0204 	orr.w	r2, r2, #4
 800acd4:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800acd8:	699a      	ldr	r2, [r3, #24]
 800acda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800acde:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800ace0:	058a      	lsls	r2, r1, #22
 800ace2:	d509      	bpl.n	800acf8 <SPI_CloseTransfer+0x88>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ace4:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 800ace8:	f042 0201 	orr.w	r2, r2, #1
 800acec:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800acf0:	699a      	ldr	r2, [r3, #24]
 800acf2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800acf6:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800acf8:	05ca      	lsls	r2, r1, #23
 800acfa:	d509      	bpl.n	800ad10 <SPI_CloseTransfer+0xa0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800acfc:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 800ad00:	f042 0208 	orr.w	r2, r2, #8
 800ad04:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ad08:	699a      	ldr	r2, [r3, #24]
 800ad0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ad0e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800ad10:	2300      	movs	r3, #0
 800ad12:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800ad16:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
}
 800ad1a:	4770      	bx	lr

0800ad1c <HAL_SPI_Init>:
{
 800ad1c:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 800ad1e:	4604      	mov	r4, r0
 800ad20:	b908      	cbnz	r0, 800ad26 <HAL_SPI_Init+0xa>
    return HAL_ERROR;
 800ad22:	2001      	movs	r0, #1
}
 800ad24:	bd70      	pop	{r4, r5, r6, pc}
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800ad26:	6802      	ldr	r2, [r0, #0]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ad28:	2300      	movs	r3, #0
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800ad2a:	4940      	ldr	r1, [pc, #256]	; (800ae2c <HAL_SPI_Init+0x110>)
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ad2c:	6283      	str	r3, [r0, #40]	; 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800ad2e:	428a      	cmp	r2, r1
 800ad30:	68c3      	ldr	r3, [r0, #12]
 800ad32:	d009      	beq.n	800ad48 <HAL_SPI_Init+0x2c>
 800ad34:	f5a1 4178 	sub.w	r1, r1, #63488	; 0xf800
 800ad38:	428a      	cmp	r2, r1
 800ad3a:	d005      	beq.n	800ad48 <HAL_SPI_Init+0x2c>
 800ad3c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800ad40:	428a      	cmp	r2, r1
 800ad42:	d001      	beq.n	800ad48 <HAL_SPI_Init+0x2c>
 800ad44:	2b0f      	cmp	r3, #15
 800ad46:	d8ec      	bhi.n	800ad22 <HAL_SPI_Init+0x6>
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800ad48:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800ad4a:	3308      	adds	r3, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800ad4c:	0949      	lsrs	r1, r1, #5
  data_size = (data_size + 7UL) / 8UL;
 800ad4e:	08db      	lsrs	r3, r3, #3

  return data_size * fifo_threashold;
 800ad50:	fb01 3303 	mla	r3, r1, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800ad54:	4935      	ldr	r1, [pc, #212]	; (800ae2c <HAL_SPI_Init+0x110>)
 800ad56:	428a      	cmp	r2, r1
 800ad58:	d066      	beq.n	800ae28 <HAL_SPI_Init+0x10c>
 800ad5a:	f5a1 4178 	sub.w	r1, r1, #63488	; 0xf800
 800ad5e:	428a      	cmp	r2, r1
 800ad60:	d062      	beq.n	800ae28 <HAL_SPI_Init+0x10c>
 800ad62:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800ad66:	428a      	cmp	r2, r1
 800ad68:	d05e      	beq.n	800ae28 <HAL_SPI_Init+0x10c>
 800ad6a:	2b08      	cmp	r3, #8
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800ad6c:	d8d9      	bhi.n	800ad22 <HAL_SPI_Init+0x6>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800ad6e:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 800ad72:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ad76:	b923      	cbnz	r3, 800ad82 <HAL_SPI_Init+0x66>
    hspi->Lock = HAL_UNLOCKED;
 800ad78:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
    HAL_SPI_MspInit(hspi);
 800ad7c:	4620      	mov	r0, r4
 800ad7e:	f7f7 ff7b 	bl	8002c78 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 800ad82:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800ad84:	6822      	ldr	r2, [r4, #0]
 800ad86:	6861      	ldr	r1, [r4, #4]
  hspi->State = HAL_SPI_STATE_BUSY;
 800ad88:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  __HAL_SPI_DISABLE(hspi);
 800ad8c:	6813      	ldr	r3, [r2, #0]
 800ad8e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800ad90:	f023 0301 	bic.w	r3, r3, #1
 800ad94:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 800ad96:	69a3      	ldr	r3, [r4, #24]
 800ad98:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ad9c:	d107      	bne.n	800adae <HAL_SPI_Init+0x92>
 800ad9e:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 800ada2:	d104      	bne.n	800adae <HAL_SPI_Init+0x92>
 800ada4:	b91d      	cbnz	r5, 800adae <HAL_SPI_Init+0x92>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800ada6:	6810      	ldr	r0, [r2, #0]
 800ada8:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 800adac:	6010      	str	r0, [r2, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800adae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800adb0:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800adb2:	69e0      	ldr	r0, [r4, #28]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800adb4:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800adb6:	4330      	orrs	r0, r6
 800adb8:	6be6      	ldr	r6, [r4, #60]	; 0x3c
 800adba:	4330      	orrs	r0, r6
 800adbc:	68e6      	ldr	r6, [r4, #12]
 800adbe:	4330      	orrs	r0, r6
 800adc0:	6090      	str	r0, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800adc2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800adc4:	4303      	orrs	r3, r0
 800adc6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800adc8:	4303      	orrs	r3, r0
 800adca:	6920      	ldr	r0, [r4, #16]
 800adcc:	4303      	orrs	r3, r0
 800adce:	6960      	ldr	r0, [r4, #20]
 800add0:	4303      	orrs	r3, r0
 800add2:	6a20      	ldr	r0, [r4, #32]
 800add4:	4303      	orrs	r3, r0
 800add6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800add8:	4303      	orrs	r3, r0
 800adda:	68a0      	ldr	r0, [r4, #8]
 800addc:	4303      	orrs	r3, r0
 800adde:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800ade0:	4303      	orrs	r3, r0
 800ade2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ade4:	4303      	orrs	r3, r0
 800ade6:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800ade8:	b959      	cbnz	r1, 800ae02 <HAL_SPI_Init+0xe6>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800adea:	6893      	ldr	r3, [r2, #8]
 800adec:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800adf0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800adf4:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800adf6:	6893      	ldr	r3, [r2, #8]
 800adf8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800adfc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ae00:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ae02:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800ae04:	f023 0301 	bic.w	r3, r3, #1
 800ae08:	6513      	str	r3, [r2, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800ae0a:	024b      	lsls	r3, r1, #9
 800ae0c:	d505      	bpl.n	800ae1a <HAL_SPI_Init+0xfe>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800ae0e:	68d3      	ldr	r3, [r2, #12]
 800ae10:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800ae12:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ae16:	430b      	orrs	r3, r1
 800ae18:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ae1a:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800ae1c:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ae1e:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800ae22:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  return HAL_OK;
 800ae26:	e77d      	b.n	800ad24 <HAL_SPI_Init+0x8>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800ae28:	2b10      	cmp	r3, #16
 800ae2a:	e79f      	b.n	800ad6c <HAL_SPI_Init+0x50>
 800ae2c:	40013000 	.word	0x40013000

0800ae30 <HAL_SPI_TransmitReceive_DMA>:
{
 800ae30:	b570      	push	{r4, r5, r6, lr}
 800ae32:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 800ae34:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
{
 800ae38:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800ae3a:	2b01      	cmp	r3, #1
 800ae3c:	d012      	beq.n	800ae64 <HAL_SPI_TransmitReceive_DMA+0x34>
 800ae3e:	2301      	movs	r3, #1
 800ae40:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  tmp_state   = hspi->State;
 800ae44:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
  if (!(((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX)) || (tmp_state == HAL_SPI_STATE_READY)))
 800ae48:	6840      	ldr	r0, [r0, #4]
  tmp_state   = hspi->State;
 800ae4a:	b2db      	uxtb	r3, r3
  if (!(((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX)) || (tmp_state == HAL_SPI_STATE_READY)))
 800ae4c:	f5b0 0f80 	cmp.w	r0, #4194304	; 0x400000
 800ae50:	d103      	bne.n	800ae5a <HAL_SPI_TransmitReceive_DMA+0x2a>
 800ae52:	68a0      	ldr	r0, [r4, #8]
 800ae54:	b908      	cbnz	r0, 800ae5a <HAL_SPI_TransmitReceive_DMA+0x2a>
 800ae56:	2b04      	cmp	r3, #4
 800ae58:	d006      	beq.n	800ae68 <HAL_SPI_TransmitReceive_DMA+0x38>
 800ae5a:	2b01      	cmp	r3, #1
 800ae5c:	d004      	beq.n	800ae68 <HAL_SPI_TransmitReceive_DMA+0x38>
    __HAL_UNLOCK(hspi);
 800ae5e:	2300      	movs	r3, #0
 800ae60:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 800ae64:	2002      	movs	r0, #2
 800ae66:	e004      	b.n	800ae72 <HAL_SPI_TransmitReceive_DMA+0x42>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800ae68:	b921      	cbnz	r1, 800ae74 <HAL_SPI_TransmitReceive_DMA+0x44>
    __HAL_UNLOCK(hspi);
 800ae6a:	2300      	movs	r3, #0
    return errorcode;
 800ae6c:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 800ae6e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 800ae72:	bd70      	pop	{r4, r5, r6, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800ae74:	2a00      	cmp	r2, #0
 800ae76:	d0f8      	beq.n	800ae6a <HAL_SPI_TransmitReceive_DMA+0x3a>
 800ae78:	2d00      	cmp	r5, #0
 800ae7a:	d0f6      	beq.n	800ae6a <HAL_SPI_TransmitReceive_DMA+0x3a>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ae7c:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 800ae80:	2b04      	cmp	r3, #4
 800ae82:	d002      	beq.n	800ae8a <HAL_SPI_TransmitReceive_DMA+0x5a>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ae84:	2305      	movs	r3, #5
 800ae86:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ae8a:	2300      	movs	r3, #0
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ae8c:	65e1      	str	r1, [r4, #92]	; 0x5c
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ae8e:	6821      	ldr	r1, [r4, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ae90:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800ae94:	68e6      	ldr	r6, [r4, #12]
  hspi->TxXferCount = Size;
 800ae96:	f8a4 5062 	strh.w	r5, [r4, #98]	; 0x62
  hspi->RxXferCount = Size;
 800ae9a:	f8a4 506a 	strh.w	r5, [r4, #106]	; 0x6a
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800ae9e:	2e0f      	cmp	r6, #15
 800aea0:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
  hspi->TxXferSize  = Size;
 800aea2:	f8a4 5060 	strh.w	r5, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800aea6:	6662      	str	r2, [r4, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800aea8:	f8a4 5068 	strh.w	r5, [r4, #104]	; 0x68
  hspi->TxISR       = NULL;
 800aeac:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800aeb0:	688b      	ldr	r3, [r1, #8]
 800aeb2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800aeb6:	608b      	str	r3, [r1, #8]
 800aeb8:	6983      	ldr	r3, [r0, #24]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800aeba:	d924      	bls.n	800af06 <HAL_SPI_TransmitReceive_DMA+0xd6>
 800aebc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800aec0:	d1d3      	bne.n	800ae6a <HAL_SPI_TransmitReceive_DMA+0x3a>
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800aec2:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800aec6:	3130      	adds	r1, #48	; 0x30
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800aec8:	2b04      	cmp	r3, #4
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800aeca:	bf0b      	itete	eq
 800aecc:	4b48      	ldreq	r3, [pc, #288]	; (800aff0 <HAL_SPI_TransmitReceive_DMA+0x1c0>)
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800aece:	4b49      	ldrne	r3, [pc, #292]	; (800aff4 <HAL_SPI_TransmitReceive_DMA+0x1c4>)
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800aed0:	6403      	streq	r3, [r0, #64]	; 0x40
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800aed2:	6403      	strne	r3, [r0, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800aed4:	bf0c      	ite	eq
 800aed6:	4b48      	ldreq	r3, [pc, #288]	; (800aff8 <HAL_SPI_TransmitReceive_DMA+0x1c8>)
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800aed8:	4b48      	ldrne	r3, [pc, #288]	; (800affc <HAL_SPI_TransmitReceive_DMA+0x1cc>)
 800aeda:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800aedc:	4b48      	ldr	r3, [pc, #288]	; (800b000 <HAL_SPI_TransmitReceive_DMA+0x1d0>)
 800aede:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 800aee0:	2300      	movs	r3, #0
 800aee2:	6503      	str	r3, [r0, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800aee4:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800aee8:	f7fb ff40 	bl	8006d6c <HAL_DMA_Start_IT>
 800aeec:	4603      	mov	r3, r0
 800aeee:	2800      	cmp	r0, #0
 800aef0:	d045      	beq.n	800af7e <HAL_SPI_TransmitReceive_DMA+0x14e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800aef2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800aef6:	2001      	movs	r0, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800aef8:	f043 0310 	orr.w	r3, r3, #16
 800aefc:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800af00:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
 800af04:	e7b5      	b.n	800ae72 <HAL_SPI_TransmitReceive_DMA+0x42>
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800af06:	2e07      	cmp	r6, #7
 800af08:	d914      	bls.n	800af34 <HAL_SPI_TransmitReceive_DMA+0x104>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800af0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800af0e:	d002      	beq.n	800af16 <HAL_SPI_TransmitReceive_DMA+0xe6>
 800af10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800af14:	d1a9      	bne.n	800ae6a <HAL_SPI_TransmitReceive_DMA+0x3a>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800af16:	6fa6      	ldr	r6, [r4, #120]	; 0x78
 800af18:	69b6      	ldr	r6, [r6, #24]
 800af1a:	f5b6 4f80 	cmp.w	r6, #16384	; 0x4000
 800af1e:	d105      	bne.n	800af2c <HAL_SPI_TransmitReceive_DMA+0xfc>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800af20:	f8b4 6062 	ldrh.w	r6, [r4, #98]	; 0x62
 800af24:	3601      	adds	r6, #1
 800af26:	0876      	lsrs	r6, r6, #1
 800af28:	f8a4 6062 	strh.w	r6, [r4, #98]	; 0x62
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800af2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800af30:	d1c7      	bne.n	800aec2 <HAL_SPI_TransmitReceive_DMA+0x92>
 800af32:	e00d      	b.n	800af50 <HAL_SPI_TransmitReceive_DMA+0x120>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800af34:	6fa6      	ldr	r6, [r4, #120]	; 0x78
 800af36:	69b6      	ldr	r6, [r6, #24]
 800af38:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 800af3c:	d10d      	bne.n	800af5a <HAL_SPI_TransmitReceive_DMA+0x12a>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800af3e:	f8b4 6062 	ldrh.w	r6, [r4, #98]	; 0x62
 800af42:	3601      	adds	r6, #1
 800af44:	0876      	lsrs	r6, r6, #1
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800af46:	f8a4 6062 	strh.w	r6, [r4, #98]	; 0x62
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800af4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800af4e:	d10c      	bne.n	800af6a <HAL_SPI_TransmitReceive_DMA+0x13a>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800af50:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800af54:	3301      	adds	r3, #1
 800af56:	085b      	lsrs	r3, r3, #1
 800af58:	e00e      	b.n	800af78 <HAL_SPI_TransmitReceive_DMA+0x148>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800af5a:	f5b6 4f80 	cmp.w	r6, #16384	; 0x4000
 800af5e:	d1f4      	bne.n	800af4a <HAL_SPI_TransmitReceive_DMA+0x11a>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800af60:	f8b4 6062 	ldrh.w	r6, [r4, #98]	; 0x62
 800af64:	3603      	adds	r6, #3
 800af66:	08b6      	lsrs	r6, r6, #2
 800af68:	e7ed      	b.n	800af46 <HAL_SPI_TransmitReceive_DMA+0x116>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800af6a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800af6e:	d1a8      	bne.n	800aec2 <HAL_SPI_TransmitReceive_DMA+0x92>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 800af70:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800af74:	3303      	adds	r3, #3
 800af76:	089b      	lsrs	r3, r3, #2
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800af78:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 800af7c:	e7a1      	b.n	800aec2 <HAL_SPI_TransmitReceive_DMA+0x92>
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800af7e:	6822      	ldr	r2, [r4, #0]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800af80:	6fa0      	ldr	r0, [r4, #120]	; 0x78
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800af82:	6891      	ldr	r1, [r2, #8]
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR, hspi->TxXferCount))
 800af84:	3220      	adds	r2, #32
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800af86:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800af8a:	f842 1c18 	str.w	r1, [r2, #-24]
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR, hspi->TxXferCount))
 800af8e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
  hspi->hdmatx->XferCpltCallback     = NULL;
 800af90:	e9c0 330f 	strd	r3, r3, [r0, #60]	; 0x3c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800af94:	e9c0 3313 	strd	r3, r3, [r0, #76]	; 0x4c
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR, hspi->TxXferCount))
 800af98:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800af9c:	f7fb fee6 	bl	8006d6c <HAL_DMA_Start_IT>
 800afa0:	2800      	cmp	r0, #0
 800afa2:	d1a6      	bne.n	800aef2 <HAL_SPI_TransmitReceive_DMA+0xc2>
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800afa4:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800afa6:	6822      	ldr	r2, [r4, #0]
 800afa8:	69db      	ldr	r3, [r3, #28]
 800afaa:	4916      	ldr	r1, [pc, #88]	; (800b004 <HAL_SPI_TransmitReceive_DMA+0x1d4>)
 800afac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800afb0:	d11a      	bne.n	800afe8 <HAL_SPI_TransmitReceive_DMA+0x1b8>
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800afb2:	6855      	ldr	r5, [r2, #4]
 800afb4:	400d      	ands	r5, r1
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800afb6:	6055      	str	r5, [r2, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800afb8:	6893      	ldr	r3, [r2, #8]
 800afba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800afbe:	6093      	str	r3, [r2, #8]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800afc0:	6913      	ldr	r3, [r2, #16]
 800afc2:	f443 7358 	orr.w	r3, r3, #864	; 0x360
 800afc6:	6113      	str	r3, [r2, #16]
  __HAL_SPI_ENABLE(hspi);
 800afc8:	6813      	ldr	r3, [r2, #0]
 800afca:	f043 0301 	orr.w	r3, r3, #1
 800afce:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800afd0:	6863      	ldr	r3, [r4, #4]
 800afd2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800afd6:	d103      	bne.n	800afe0 <HAL_SPI_TransmitReceive_DMA+0x1b0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800afd8:	6813      	ldr	r3, [r2, #0]
 800afda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800afde:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hspi);
 800afe0:	2300      	movs	r3, #0
 800afe2:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
 800afe6:	e744      	b.n	800ae72 <HAL_SPI_TransmitReceive_DMA+0x42>
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800afe8:	6853      	ldr	r3, [r2, #4]
 800afea:	400b      	ands	r3, r1
 800afec:	431d      	orrs	r5, r3
 800afee:	e7e2      	b.n	800afb6 <HAL_SPI_TransmitReceive_DMA+0x186>
 800aff0:	0800b1d9 	.word	0x0800b1d9
 800aff4:	0800b1e5 	.word	0x0800b1e5
 800aff8:	0800b185 	.word	0x0800b185
 800affc:	0800b1af 	.word	0x0800b1af
 800b000:	0800b1f1 	.word	0x0800b1f1
 800b004:	ffff0000 	.word	0xffff0000

0800b008 <HAL_SPI_Receive_DMA>:
{
 800b008:	b570      	push	{r4, r5, r6, lr}
 800b00a:	4615      	mov	r5, r2
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800b00c:	6882      	ldr	r2, [r0, #8]
{
 800b00e:	4604      	mov	r4, r0
 800b010:	460e      	mov	r6, r1
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800b012:	b962      	cbnz	r2, 800b02e <HAL_SPI_Receive_DMA+0x26>
 800b014:	6843      	ldr	r3, [r0, #4]
 800b016:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b01a:	d108      	bne.n	800b02e <HAL_SPI_Receive_DMA+0x26>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b01c:	2304      	movs	r3, #4
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800b01e:	460a      	mov	r2, r1
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b020:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800b024:	462b      	mov	r3, r5
}
 800b026:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800b02a:	f7ff bf01 	b.w	800ae30 <HAL_SPI_TransmitReceive_DMA>
  __HAL_LOCK(hspi);
 800b02e:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 800b032:	2b01      	cmp	r3, #1
 800b034:	d009      	beq.n	800b04a <HAL_SPI_Receive_DMA+0x42>
 800b036:	2301      	movs	r3, #1
 800b038:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  if (hspi->State != HAL_SPI_STATE_READY)
 800b03c:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 800b040:	2b01      	cmp	r3, #1
 800b042:	d004      	beq.n	800b04e <HAL_SPI_Receive_DMA+0x46>
    __HAL_UNLOCK(hspi);
 800b044:	2300      	movs	r3, #0
 800b046:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 800b04a:	2002      	movs	r0, #2
 800b04c:	e004      	b.n	800b058 <HAL_SPI_Receive_DMA+0x50>
  if ((pData == NULL) || (Size == 0UL))
 800b04e:	b926      	cbnz	r6, 800b05a <HAL_SPI_Receive_DMA+0x52>
    __HAL_UNLOCK(hspi);
 800b050:	2300      	movs	r3, #0
    return errorcode;
 800b052:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 800b054:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 800b058:	bd70      	pop	{r4, r5, r6, pc}
  if ((pData == NULL) || (Size == 0UL))
 800b05a:	2d00      	cmp	r5, #0
 800b05c:	d0f8      	beq.n	800b050 <HAL_SPI_Receive_DMA+0x48>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b05e:	2304      	movs	r3, #4
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b060:	f5b2 2fc0 	cmp.w	r2, #393216	; 0x60000
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b064:	6666      	str	r6, [r4, #100]	; 0x64
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b066:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b06a:	f04f 0300 	mov.w	r3, #0
  hspi->RxXferSize  = Size;
 800b06e:	f8a4 5068 	strh.w	r5, [r4, #104]	; 0x68
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b072:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->TxXferSize  = (uint16_t) 0UL;
 800b076:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
  hspi->RxXferCount = Size;
 800b07a:	f8a4 506a 	strh.w	r5, [r4, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800b07e:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
  hspi->TxISR       = NULL;
 800b082:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b086:	d104      	bne.n	800b092 <HAL_SPI_Receive_DMA+0x8a>
    SPI_1LINE_RX(hspi);
 800b088:	6822      	ldr	r2, [r4, #0]
 800b08a:	6813      	ldr	r3, [r2, #0]
 800b08c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b090:	6013      	str	r3, [r2, #0]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800b092:	68e3      	ldr	r3, [r4, #12]
 800b094:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800b096:	2b0f      	cmp	r3, #15
 800b098:	d90b      	bls.n	800b0b2 <HAL_SPI_Receive_DMA+0xaa>
 800b09a:	6982      	ldr	r2, [r0, #24]
 800b09c:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800b0a0:	d1d6      	bne.n	800b050 <HAL_SPI_Receive_DMA+0x48>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800b0a2:	6982      	ldr	r2, [r0, #24]
 800b0a4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800b0a8:	d005      	beq.n	800b0b6 <HAL_SPI_Receive_DMA+0xae>
 800b0aa:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800b0ae:	d1cf      	bne.n	800b050 <HAL_SPI_Receive_DMA+0x48>
 800b0b0:	e001      	b.n	800b0b6 <HAL_SPI_Receive_DMA+0xae>
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800b0b2:	2b07      	cmp	r3, #7
 800b0b4:	d8f5      	bhi.n	800b0a2 <HAL_SPI_Receive_DMA+0x9a>
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800b0b6:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800b0b8:	2b07      	cmp	r3, #7
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800b0ba:	688a      	ldr	r2, [r1, #8]
 800b0bc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b0c0:	608a      	str	r2, [r1, #8]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800b0c2:	d812      	bhi.n	800b0ea <HAL_SPI_Receive_DMA+0xe2>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b0c4:	6983      	ldr	r3, [r0, #24]
 800b0c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b0ca:	d104      	bne.n	800b0d6 <HAL_SPI_Receive_DMA+0xce>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800b0cc:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b0d0:	3301      	adds	r3, #1
 800b0d2:	085b      	lsrs	r3, r3, #1
 800b0d4:	e006      	b.n	800b0e4 <HAL_SPI_Receive_DMA+0xdc>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800b0d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b0da:	d10c      	bne.n	800b0f6 <HAL_SPI_Receive_DMA+0xee>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 800b0dc:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b0e0:	3303      	adds	r3, #3
 800b0e2:	089b      	lsrs	r3, r3, #2
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800b0e4:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 800b0e8:	e005      	b.n	800b0f6 <HAL_SPI_Receive_DMA+0xee>
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800b0ea:	2b0f      	cmp	r3, #15
 800b0ec:	d803      	bhi.n	800b0f6 <HAL_SPI_Receive_DMA+0xee>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800b0ee:	6983      	ldr	r3, [r0, #24]
 800b0f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b0f4:	d0ea      	beq.n	800b0cc <HAL_SPI_Receive_DMA+0xc4>
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800b0f6:	4b1e      	ldr	r3, [pc, #120]	; (800b170 <HAL_SPI_Receive_DMA+0x168>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800b0f8:	4632      	mov	r2, r6
 800b0fa:	3130      	adds	r1, #48	; 0x30
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800b0fc:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800b0fe:	4b1d      	ldr	r3, [pc, #116]	; (800b174 <HAL_SPI_Receive_DMA+0x16c>)
 800b100:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800b102:	4b1d      	ldr	r3, [pc, #116]	; (800b178 <HAL_SPI_Receive_DMA+0x170>)
 800b104:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 800b106:	2300      	movs	r3, #0
 800b108:	6503      	str	r3, [r0, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800b10a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b10e:	f7fb fe2d 	bl	8006d6c <HAL_DMA_Start_IT>
 800b112:	b148      	cbz	r0, 800b128 <HAL_SPI_Receive_DMA+0x120>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b114:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800b118:	2001      	movs	r0, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b11a:	f043 0310 	orr.w	r3, r3, #16
 800b11e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800b122:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
    return errorcode;
 800b126:	e797      	b.n	800b058 <HAL_SPI_Receive_DMA+0x50>
  if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b128:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800b12a:	6821      	ldr	r1, [r4, #0]
 800b12c:	69db      	ldr	r3, [r3, #28]
 800b12e:	4a13      	ldr	r2, [pc, #76]	; (800b17c <HAL_SPI_Receive_DMA+0x174>)
 800b130:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800b134:	684b      	ldr	r3, [r1, #4]
 800b136:	ea03 0302 	and.w	r3, r3, r2
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b13a:	bf18      	it	ne
 800b13c:	432b      	orrne	r3, r5
 800b13e:	604b      	str	r3, [r1, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800b140:	688b      	ldr	r3, [r1, #8]
 800b142:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b146:	608b      	str	r3, [r1, #8]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800b148:	690b      	ldr	r3, [r1, #16]
 800b14a:	f443 7350 	orr.w	r3, r3, #832	; 0x340
 800b14e:	610b      	str	r3, [r1, #16]
  __HAL_SPI_ENABLE(hspi);
 800b150:	680b      	ldr	r3, [r1, #0]
 800b152:	f043 0301 	orr.w	r3, r3, #1
 800b156:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b158:	6863      	ldr	r3, [r4, #4]
 800b15a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b15e:	d103      	bne.n	800b168 <HAL_SPI_Receive_DMA+0x160>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800b160:	680b      	ldr	r3, [r1, #0]
 800b162:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b166:	600b      	str	r3, [r1, #0]
  __HAL_UNLOCK(hspi);
 800b168:	2300      	movs	r3, #0
 800b16a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  return errorcode;
 800b16e:	e773      	b.n	800b058 <HAL_SPI_Receive_DMA+0x50>
 800b170:	0800b1d9 	.word	0x0800b1d9
 800b174:	0800b185 	.word	0x0800b185
 800b178:	0800b1f1 	.word	0x0800b1f1
 800b17c:	ffff0000 	.word	0xffff0000

0800b180 <HAL_SPI_TxCpltCallback>:
 800b180:	4770      	bx	lr

0800b182 <HAL_SPI_RxCpltCallback>:
 800b182:	4770      	bx	lr

0800b184 <SPI_DMAReceiveCplt>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b184:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800b186:	b508      	push	{r3, lr}
  if (hspi->State != HAL_SPI_STATE_ABORT)
 800b188:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 800b18c:	2b07      	cmp	r3, #7
 800b18e:	d006      	beq.n	800b19e <SPI_DMAReceiveCplt+0x1a>
    if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b190:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 800b192:	69db      	ldr	r3, [r3, #28]
 800b194:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b198:	d102      	bne.n	800b1a0 <SPI_DMAReceiveCplt+0x1c>
      HAL_SPI_RxCpltCallback(hspi);
 800b19a:	f7ff fff2 	bl	800b182 <HAL_SPI_RxCpltCallback>
}
 800b19e:	bd08      	pop	{r3, pc}
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800b1a0:	6802      	ldr	r2, [r0, #0]
 800b1a2:	6913      	ldr	r3, [r2, #16]
 800b1a4:	f043 0308 	orr.w	r3, r3, #8
 800b1a8:	6113      	str	r3, [r2, #16]
}
 800b1aa:	e7f8      	b.n	800b19e <SPI_DMAReceiveCplt+0x1a>

0800b1ac <HAL_SPI_TxRxCpltCallback>:
 800b1ac:	4770      	bx	lr

0800b1ae <SPI_DMATransmitReceiveCplt>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b1ae:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800b1b0:	b508      	push	{r3, lr}
  if (hspi->State != HAL_SPI_STATE_ABORT)
 800b1b2:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 800b1b6:	2b07      	cmp	r3, #7
 800b1b8:	d006      	beq.n	800b1c8 <SPI_DMATransmitReceiveCplt+0x1a>
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800b1ba:	6f83      	ldr	r3, [r0, #120]	; 0x78
 800b1bc:	69db      	ldr	r3, [r3, #28]
 800b1be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b1c2:	d102      	bne.n	800b1ca <SPI_DMATransmitReceiveCplt+0x1c>
      HAL_SPI_TxRxCpltCallback(hspi);
 800b1c4:	f7ff fff2 	bl	800b1ac <HAL_SPI_TxRxCpltCallback>
}
 800b1c8:	bd08      	pop	{r3, pc}
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800b1ca:	6802      	ldr	r2, [r0, #0]
 800b1cc:	6913      	ldr	r3, [r2, #16]
 800b1ce:	f043 0308 	orr.w	r3, r3, #8
 800b1d2:	6113      	str	r3, [r2, #16]
}
 800b1d4:	e7f8      	b.n	800b1c8 <SPI_DMATransmitReceiveCplt+0x1a>

0800b1d6 <HAL_SPI_RxHalfCpltCallback>:
 800b1d6:	4770      	bx	lr

0800b1d8 <SPI_DMAHalfReceiveCplt>:
{
 800b1d8:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 800b1da:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800b1dc:	f7ff fffb 	bl	800b1d6 <HAL_SPI_RxHalfCpltCallback>
}
 800b1e0:	bd08      	pop	{r3, pc}

0800b1e2 <HAL_SPI_TxRxHalfCpltCallback>:
 800b1e2:	4770      	bx	lr

0800b1e4 <SPI_DMAHalfTransmitReceiveCplt>:
{
 800b1e4:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800b1e6:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800b1e8:	f7ff fffb 	bl	800b1e2 <HAL_SPI_TxRxHalfCpltCallback>
}
 800b1ec:	bd08      	pop	{r3, pc}

0800b1ee <HAL_SPI_ErrorCallback>:
 800b1ee:	4770      	bx	lr

0800b1f0 <SPI_DMAError>:
{
 800b1f0:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b1f2:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800b1f4:	f7fc fbe6 	bl	80079c4 <HAL_DMA_GetError>
 800b1f8:	2802      	cmp	r0, #2
 800b1fa:	d00d      	beq.n	800b218 <SPI_DMAError+0x28>
    SPI_CloseTransfer(hspi);
 800b1fc:	4620      	mov	r0, r4
 800b1fe:	f7ff fd37 	bl	800ac70 <SPI_CloseTransfer>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b202:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800b206:	f043 0310 	orr.w	r3, r3, #16
 800b20a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800b20e:	2301      	movs	r3, #1
 800b210:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
    HAL_SPI_ErrorCallback(hspi);
 800b214:	f7ff ffeb 	bl	800b1ee <HAL_SPI_ErrorCallback>
}
 800b218:	bd10      	pop	{r4, pc}
	...

0800b21c <HAL_SPI_IRQHandler>:
{
 800b21c:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t itsource = hspi->Instance->IER;
 800b220:	6807      	ldr	r7, [r0, #0]
{
 800b222:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->IER;
 800b224:	f8d7 8010 	ldr.w	r8, [r7, #16]
  uint32_t itflag   = hspi->Instance->SR;
 800b228:	f8d7 9014 	ldr.w	r9, [r7, #20]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800b22c:	68be      	ldr	r6, [r7, #8]
  uint32_t trigger  = itsource & itflag;
 800b22e:	ea08 0a09 	and.w	sl, r8, r9
  HAL_SPI_StateTypeDef State = hspi->State;
 800b232:	f890 5081 	ldrb.w	r5, [r0, #129]	; 0x81
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800b236:	f00a 0364 	and.w	r3, sl, #100	; 0x64
  HAL_SPI_StateTypeDef State = hspi->State;
 800b23a:	b2ed      	uxtb	r5, r5
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800b23c:	2b04      	cmp	r3, #4
 800b23e:	d118      	bne.n	800b272 <HAL_SPI_IRQHandler+0x56>
    hspi->TxISR(hspi);
 800b240:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800b242:	4798      	blx	r3
    hspi->RxISR(hspi);
 800b244:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800b246:	4620      	mov	r0, r4
 800b248:	4798      	blx	r3
    handled = 1UL;
 800b24a:	2301      	movs	r3, #1
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800b24c:	f00a 0b45 	and.w	fp, sl, #69	; 0x45
 800b250:	f1bb 0f01 	cmp.w	fp, #1
 800b254:	d103      	bne.n	800b25e <HAL_SPI_IRQHandler+0x42>
    hspi->RxISR(hspi);
 800b256:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800b258:	4620      	mov	r0, r4
 800b25a:	4798      	blx	r3
    handled = 1UL;
 800b25c:	465b      	mov	r3, fp
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800b25e:	f00a 0226 	and.w	r2, sl, #38	; 0x26
 800b262:	2a02      	cmp	r2, #2
 800b264:	d107      	bne.n	800b276 <HAL_SPI_IRQHandler+0x5a>
    hspi->TxISR(hspi);
 800b266:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800b268:	4620      	mov	r0, r4
}
 800b26a:	b001      	add	sp, #4
 800b26c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    hspi->TxISR(hspi);
 800b270:	4718      	bx	r3
  uint32_t handled  = 0UL;
 800b272:	2300      	movs	r3, #0
 800b274:	e7ea      	b.n	800b24c <HAL_SPI_IRQHandler+0x30>
  if (handled != 0UL)
 800b276:	bb03      	cbnz	r3, 800b2ba <HAL_SPI_IRQHandler+0x9e>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800b278:	f01a 0f08 	tst.w	sl, #8
 800b27c:	d065      	beq.n	800b34a <HAL_SPI_IRQHandler+0x12e>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800b27e:	6823      	ldr	r3, [r4, #0]
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 800b280:	f416 4f40 	tst.w	r6, #49152	; 0xc000
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800b284:	699a      	ldr	r2, [r3, #24]
 800b286:	f042 0208 	orr.w	r2, r2, #8
 800b28a:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800b28c:	699a      	ldr	r2, [r3, #24]
 800b28e:	f042 0210 	orr.w	r2, r2, #16
 800b292:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800b294:	699a      	ldr	r2, [r3, #24]
 800b296:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b29a:	619a      	str	r2, [r3, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800b29c:	691a      	ldr	r2, [r3, #16]
 800b29e:	f022 0208 	bic.w	r2, r2, #8
 800b2a2:	611a      	str	r2, [r3, #16]
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 800b2a4:	d00f      	beq.n	800b2c6 <HAL_SPI_IRQHandler+0xaa>
 800b2a6:	2d04      	cmp	r5, #4
 800b2a8:	d00a      	beq.n	800b2c0 <HAL_SPI_IRQHandler+0xa4>
      ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 800b2aa:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 800b2ac:	69d2      	ldr	r2, [r2, #28]
 800b2ae:	b152      	cbz	r2, 800b2c6 <HAL_SPI_IRQHandler+0xaa>
 800b2b0:	2d03      	cmp	r5, #3
 800b2b2:	d105      	bne.n	800b2c0 <HAL_SPI_IRQHandler+0xa4>
      HAL_SPI_TxCpltCallback(hspi);
 800b2b4:	4620      	mov	r0, r4
 800b2b6:	f7ff ff63 	bl	800b180 <HAL_SPI_TxCpltCallback>
}
 800b2ba:	b001      	add	sp, #4
 800b2bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 800b2c0:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800b2c2:	69d2      	ldr	r2, [r2, #28]
 800b2c4:	bb92      	cbnz	r2, 800b32c <HAL_SPI_IRQHandler+0x110>
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800b2c6:	689b      	ldr	r3, [r3, #8]
 800b2c8:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 800b2cc:	d01b      	beq.n	800b306 <HAL_SPI_IRQHandler+0xea>
      SPI_CloseTransfer(hspi);
 800b2ce:	4620      	mov	r0, r4
 800b2d0:	f7ff fcce 	bl	800ac70 <SPI_CloseTransfer>
      hspi->State = HAL_SPI_STATE_READY;
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b2da:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800b2de:	b32b      	cbz	r3, 800b32c <HAL_SPI_IRQHandler+0x110>
        HAL_SPI_ErrorCallback(hspi);
 800b2e0:	4620      	mov	r0, r4
 800b2e2:	f7ff ff84 	bl	800b1ee <HAL_SPI_ErrorCallback>
 800b2e6:	e7e8      	b.n	800b2ba <HAL_SPI_IRQHandler+0x9e>
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800b2e8:	68e2      	ldr	r2, [r4, #12]
 800b2ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b2ec:	2a0f      	cmp	r2, #15
 800b2ee:	d910      	bls.n	800b312 <HAL_SPI_IRQHandler+0xf6>
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b2f0:	6822      	ldr	r2, [r4, #0]
 800b2f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b2f4:	f843 2b04 	str.w	r2, [r3], #4
            hspi->pRxBuffPtr += sizeof(uint8_t);
 800b2f8:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 800b2fa:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b2fe:	3b01      	subs	r3, #1
 800b300:	b29b      	uxth	r3, r3
 800b302:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
        while (hspi->RxXferCount != 0UL)
 800b306:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800b30a:	b29b      	uxth	r3, r3
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d1eb      	bne.n	800b2e8 <HAL_SPI_IRQHandler+0xcc>
 800b310:	e7dd      	b.n	800b2ce <HAL_SPI_IRQHandler+0xb2>
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b312:	2a07      	cmp	r2, #7
 800b314:	d903      	bls.n	800b31e <HAL_SPI_IRQHandler+0x102>
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800b316:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800b318:	f823 2b02 	strh.w	r2, [r3], #2
 800b31c:	e7ec      	b.n	800b2f8 <HAL_SPI_IRQHandler+0xdc>
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b31e:	6822      	ldr	r2, [r4, #0]
 800b320:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 800b324:	701a      	strb	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 800b326:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b328:	3301      	adds	r3, #1
 800b32a:	e7e5      	b.n	800b2f8 <HAL_SPI_IRQHandler+0xdc>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800b32c:	2d05      	cmp	r5, #5
 800b32e:	d103      	bne.n	800b338 <HAL_SPI_IRQHandler+0x11c>
      HAL_SPI_TxRxCpltCallback(hspi);
 800b330:	4620      	mov	r0, r4
 800b332:	f7ff ff3b 	bl	800b1ac <HAL_SPI_TxRxCpltCallback>
 800b336:	e7c0      	b.n	800b2ba <HAL_SPI_IRQHandler+0x9e>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800b338:	2d04      	cmp	r5, #4
 800b33a:	d103      	bne.n	800b344 <HAL_SPI_IRQHandler+0x128>
      HAL_SPI_RxCpltCallback(hspi);
 800b33c:	4620      	mov	r0, r4
 800b33e:	f7ff ff20 	bl	800b182 <HAL_SPI_RxCpltCallback>
 800b342:	e7ba      	b.n	800b2ba <HAL_SPI_IRQHandler+0x9e>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800b344:	2d03      	cmp	r5, #3
 800b346:	d1b8      	bne.n	800b2ba <HAL_SPI_IRQHandler+0x9e>
 800b348:	e7b4      	b.n	800b2b4 <HAL_SPI_IRQHandler+0x98>
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800b34a:	f419 6f00 	tst.w	r9, #2048	; 0x800
 800b34e:	d008      	beq.n	800b362 <HAL_SPI_IRQHandler+0x146>
 800b350:	f018 0f08 	tst.w	r8, #8
 800b354:	d005      	beq.n	800b362 <HAL_SPI_IRQHandler+0x146>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800b356:	6822      	ldr	r2, [r4, #0]
 800b358:	6993      	ldr	r3, [r2, #24]
 800b35a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800b35e:	6193      	str	r3, [r2, #24]
    return;
 800b360:	e7ab      	b.n	800b2ba <HAL_SPI_IRQHandler+0x9e>
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800b362:	f41a 7f58 	tst.w	sl, #864	; 0x360
 800b366:	d0a8      	beq.n	800b2ba <HAL_SPI_IRQHandler+0x9e>
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800b368:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b36c:	d00a      	beq.n	800b384 <HAL_SPI_IRQHandler+0x168>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b36e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b372:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b374:	f043 0304 	orr.w	r3, r3, #4
 800b378:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b37c:	6993      	ldr	r3, [r2, #24]
 800b37e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b382:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800b384:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b388:	d00a      	beq.n	800b3a0 <HAL_SPI_IRQHandler+0x184>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b38a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b38e:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b390:	f043 0301 	orr.w	r3, r3, #1
 800b394:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b398:	6993      	ldr	r3, [r2, #24]
 800b39a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b39e:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800b3a0:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b3a4:	d00a      	beq.n	800b3bc <HAL_SPI_IRQHandler+0x1a0>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b3a6:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b3aa:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b3ac:	f043 0308 	orr.w	r3, r3, #8
 800b3b0:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b3b4:	6993      	ldr	r3, [r2, #24]
 800b3b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b3ba:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800b3bc:	f01a 0f20 	tst.w	sl, #32
 800b3c0:	d00a      	beq.n	800b3d8 <HAL_SPI_IRQHandler+0x1bc>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800b3c2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800b3c6:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800b3c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3cc:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800b3d0:	6993      	ldr	r3, [r2, #24]
 800b3d2:	f043 0320 	orr.w	r3, r3, #32
 800b3d6:	6193      	str	r3, [r2, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b3d8:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	f43f af6c 	beq.w	800b2ba <HAL_SPI_IRQHandler+0x9e>
      __HAL_SPI_DISABLE(hspi);
 800b3e2:	6823      	ldr	r3, [r4, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800b3e4:	f406 4640 	and.w	r6, r6, #49152	; 0xc000
      __HAL_SPI_DISABLE(hspi);
 800b3e8:	681a      	ldr	r2, [r3, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800b3ea:	f5b6 4f40 	cmp.w	r6, #49152	; 0xc000
      __HAL_SPI_DISABLE(hspi);
 800b3ee:	f022 0201 	bic.w	r2, r2, #1
 800b3f2:	601a      	str	r2, [r3, #0]
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 800b3f4:	691a      	ldr	r2, [r3, #16]
 800b3f6:	f422 725a 	bic.w	r2, r2, #872	; 0x368
 800b3fa:	f022 0203 	bic.w	r2, r2, #3
 800b3fe:	611a      	str	r2, [r3, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800b400:	d122      	bne.n	800b448 <HAL_SPI_IRQHandler+0x22c>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800b402:	689a      	ldr	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 800b404:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800b406:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800b40a:	609a      	str	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 800b40c:	b150      	cbz	r0, 800b424 <HAL_SPI_IRQHandler+0x208>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b40e:	4b10      	ldr	r3, [pc, #64]	; (800b450 <HAL_SPI_IRQHandler+0x234>)
 800b410:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b412:	f7fb ff7b 	bl	800730c <HAL_DMA_Abort_IT>
 800b416:	b128      	cbz	r0, 800b424 <HAL_SPI_IRQHandler+0x208>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b418:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800b41c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b420:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        if (hspi->hdmatx != NULL)
 800b424:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800b426:	2800      	cmp	r0, #0
 800b428:	f43f af47 	beq.w	800b2ba <HAL_SPI_IRQHandler+0x9e>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b42c:	4b08      	ldr	r3, [pc, #32]	; (800b450 <HAL_SPI_IRQHandler+0x234>)
 800b42e:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b430:	f7fb ff6c 	bl	800730c <HAL_DMA_Abort_IT>
 800b434:	2800      	cmp	r0, #0
 800b436:	f43f af40 	beq.w	800b2ba <HAL_SPI_IRQHandler+0x9e>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b43a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800b43e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b442:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800b446:	e738      	b.n	800b2ba <HAL_SPI_IRQHandler+0x9e>
        hspi->State = HAL_SPI_STATE_READY;
 800b448:	2301      	movs	r3, #1
 800b44a:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
 800b44e:	e747      	b.n	800b2e0 <HAL_SPI_IRQHandler+0xc4>
 800b450:	0800b455 	.word	0x0800b455

0800b454 <SPI_DMAAbortOnError>:
{
 800b454:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b456:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = (uint16_t) 0UL;
 800b458:	2300      	movs	r3, #0
 800b45a:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800b45e:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->State = HAL_SPI_STATE_READY;
 800b462:	2301      	movs	r3, #1
 800b464:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
  HAL_SPI_ErrorCallback(hspi);
 800b468:	f7ff fec1 	bl	800b1ee <HAL_SPI_ErrorCallback>
}
 800b46c:	bd08      	pop	{r3, pc}

0800b46e <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800b46e:	4770      	bx	lr

0800b470 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b470:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800b474:	2b01      	cmp	r3, #1
 800b476:	d115      	bne.n	800b4a4 <HAL_TIM_Base_Start_IT+0x34>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b478:	2302      	movs	r3, #2
 800b47a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b47e:	6803      	ldr	r3, [r0, #0]
 800b480:	68da      	ldr	r2, [r3, #12]
 800b482:	f042 0201 	orr.w	r2, r2, #1
 800b486:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b488:	4a07      	ldr	r2, [pc, #28]	; (800b4a8 <HAL_TIM_Base_Start_IT+0x38>)
 800b48a:	6899      	ldr	r1, [r3, #8]
 800b48c:	400a      	ands	r2, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b48e:	2a06      	cmp	r2, #6
 800b490:	d006      	beq.n	800b4a0 <HAL_TIM_Base_Start_IT+0x30>
 800b492:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800b496:	d003      	beq.n	800b4a0 <HAL_TIM_Base_Start_IT+0x30>
  {
    __HAL_TIM_ENABLE(htim);
 800b498:	681a      	ldr	r2, [r3, #0]
 800b49a:	f042 0201 	orr.w	r2, r2, #1
 800b49e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b4a0:	2000      	movs	r0, #0
}
 800b4a2:	4770      	bx	lr
    return HAL_ERROR;
 800b4a4:	2001      	movs	r0, #1
 800b4a6:	4770      	bx	lr
 800b4a8:	00010007 	.word	0x00010007

0800b4ac <HAL_TIM_OC_DelayElapsedCallback>:
 800b4ac:	4770      	bx	lr

0800b4ae <HAL_TIM_IC_CaptureCallback>:
 800b4ae:	4770      	bx	lr

0800b4b0 <HAL_TIM_PWM_PulseFinishedCallback>:
 800b4b0:	4770      	bx	lr

0800b4b2 <HAL_TIM_TriggerCallback>:
 800b4b2:	4770      	bx	lr

0800b4b4 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b4b4:	6803      	ldr	r3, [r0, #0]
 800b4b6:	691a      	ldr	r2, [r3, #16]
 800b4b8:	0791      	lsls	r1, r2, #30
{
 800b4ba:	b510      	push	{r4, lr}
 800b4bc:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b4be:	d50f      	bpl.n	800b4e0 <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b4c0:	68da      	ldr	r2, [r3, #12]
 800b4c2:	0792      	lsls	r2, r2, #30
 800b4c4:	d50c      	bpl.n	800b4e0 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b4c6:	f06f 0202 	mvn.w	r2, #2
 800b4ca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b4cc:	2201      	movs	r2, #1

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b4ce:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b4d0:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b4d2:	0799      	lsls	r1, r3, #30
 800b4d4:	f000 8085 	beq.w	800b5e2 <HAL_TIM_IRQHandler+0x12e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b4d8:	f7ff ffe9 	bl	800b4ae <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b4dc:	2300      	movs	r3, #0
 800b4de:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b4e0:	6823      	ldr	r3, [r4, #0]
 800b4e2:	691a      	ldr	r2, [r3, #16]
 800b4e4:	0752      	lsls	r2, r2, #29
 800b4e6:	d510      	bpl.n	800b50a <HAL_TIM_IRQHandler+0x56>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b4e8:	68da      	ldr	r2, [r3, #12]
 800b4ea:	0750      	lsls	r0, r2, #29
 800b4ec:	d50d      	bpl.n	800b50a <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b4ee:	f06f 0204 	mvn.w	r2, #4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b4f2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b4f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b4f6:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b4f8:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b4fa:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b4fc:	f413 7f40 	tst.w	r3, #768	; 0x300
 800b500:	d075      	beq.n	800b5ee <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 800b502:	f7ff ffd4 	bl	800b4ae <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b506:	2300      	movs	r3, #0
 800b508:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b50a:	6823      	ldr	r3, [r4, #0]
 800b50c:	691a      	ldr	r2, [r3, #16]
 800b50e:	0711      	lsls	r1, r2, #28
 800b510:	d50f      	bpl.n	800b532 <HAL_TIM_IRQHandler+0x7e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b512:	68da      	ldr	r2, [r3, #12]
 800b514:	0712      	lsls	r2, r2, #28
 800b516:	d50c      	bpl.n	800b532 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b518:	f06f 0208 	mvn.w	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b51c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b51e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b520:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b522:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b524:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b526:	079b      	lsls	r3, r3, #30
 800b528:	d067      	beq.n	800b5fa <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800b52a:	f7ff ffc0 	bl	800b4ae <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b52e:	2300      	movs	r3, #0
 800b530:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b532:	6823      	ldr	r3, [r4, #0]
 800b534:	691a      	ldr	r2, [r3, #16]
 800b536:	06d0      	lsls	r0, r2, #27
 800b538:	d510      	bpl.n	800b55c <HAL_TIM_IRQHandler+0xa8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b53a:	68da      	ldr	r2, [r3, #12]
 800b53c:	06d1      	lsls	r1, r2, #27
 800b53e:	d50d      	bpl.n	800b55c <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b540:	f06f 0210 	mvn.w	r2, #16
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b544:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b546:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b548:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b54a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b54c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b54e:	f413 7f40 	tst.w	r3, #768	; 0x300
 800b552:	d058      	beq.n	800b606 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 800b554:	f7ff ffab 	bl	800b4ae <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b558:	2300      	movs	r3, #0
 800b55a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b55c:	6823      	ldr	r3, [r4, #0]
 800b55e:	691a      	ldr	r2, [r3, #16]
 800b560:	07d2      	lsls	r2, r2, #31
 800b562:	d508      	bpl.n	800b576 <HAL_TIM_IRQHandler+0xc2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b564:	68da      	ldr	r2, [r3, #12]
 800b566:	07d0      	lsls	r0, r2, #31
 800b568:	d505      	bpl.n	800b576 <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b56a:	f06f 0201 	mvn.w	r2, #1
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b56e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b570:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800b572:	f7f7 fa97 	bl	8002aa4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b576:	6823      	ldr	r3, [r4, #0]
 800b578:	691a      	ldr	r2, [r3, #16]
 800b57a:	0611      	lsls	r1, r2, #24
 800b57c:	d508      	bpl.n	800b590 <HAL_TIM_IRQHandler+0xdc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b57e:	68da      	ldr	r2, [r3, #12]
 800b580:	0612      	lsls	r2, r2, #24
 800b582:	d505      	bpl.n	800b590 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b584:	f06f 0280 	mvn.w	r2, #128	; 0x80
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b588:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b58a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800b58c:	f000 f8d9 	bl	800b742 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800b590:	6823      	ldr	r3, [r4, #0]
 800b592:	691a      	ldr	r2, [r3, #16]
 800b594:	05d0      	lsls	r0, r2, #23
 800b596:	d508      	bpl.n	800b5aa <HAL_TIM_IRQHandler+0xf6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b598:	68da      	ldr	r2, [r3, #12]
 800b59a:	0611      	lsls	r1, r2, #24
 800b59c:	d505      	bpl.n	800b5aa <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b59e:	f46f 7280 	mvn.w	r2, #256	; 0x100
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b5a2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b5a4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800b5a6:	f000 f8cd 	bl	800b744 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b5aa:	6823      	ldr	r3, [r4, #0]
 800b5ac:	691a      	ldr	r2, [r3, #16]
 800b5ae:	0652      	lsls	r2, r2, #25
 800b5b0:	d508      	bpl.n	800b5c4 <HAL_TIM_IRQHandler+0x110>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b5b2:	68da      	ldr	r2, [r3, #12]
 800b5b4:	0650      	lsls	r0, r2, #25
 800b5b6:	d505      	bpl.n	800b5c4 <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b5b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b5bc:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b5be:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800b5c0:	f7ff ff77 	bl	800b4b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b5c4:	6823      	ldr	r3, [r4, #0]
 800b5c6:	691a      	ldr	r2, [r3, #16]
 800b5c8:	0691      	lsls	r1, r2, #26
 800b5ca:	d522      	bpl.n	800b612 <HAL_TIM_IRQHandler+0x15e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b5cc:	68da      	ldr	r2, [r3, #12]
 800b5ce:	0692      	lsls	r2, r2, #26
 800b5d0:	d51f      	bpl.n	800b612 <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b5d2:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b5d6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b5d8:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b5da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800b5de:	f000 b8af 	b.w	800b740 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b5e2:	f7ff ff63 	bl	800b4ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b5e6:	4620      	mov	r0, r4
 800b5e8:	f7ff ff62 	bl	800b4b0 <HAL_TIM_PWM_PulseFinishedCallback>
 800b5ec:	e776      	b.n	800b4dc <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b5ee:	f7ff ff5d 	bl	800b4ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b5f2:	4620      	mov	r0, r4
 800b5f4:	f7ff ff5c 	bl	800b4b0 <HAL_TIM_PWM_PulseFinishedCallback>
 800b5f8:	e785      	b.n	800b506 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b5fa:	f7ff ff57 	bl	800b4ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b5fe:	4620      	mov	r0, r4
 800b600:	f7ff ff56 	bl	800b4b0 <HAL_TIM_PWM_PulseFinishedCallback>
 800b604:	e793      	b.n	800b52e <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b606:	f7ff ff51 	bl	800b4ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b60a:	4620      	mov	r0, r4
 800b60c:	f7ff ff50 	bl	800b4b0 <HAL_TIM_PWM_PulseFinishedCallback>
 800b610:	e7a2      	b.n	800b558 <HAL_TIM_IRQHandler+0xa4>
}
 800b612:	bd10      	pop	{r4, pc}

0800b614 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b614:	4a30      	ldr	r2, [pc, #192]	; (800b6d8 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800b616:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b618:	4290      	cmp	r0, r2
 800b61a:	d012      	beq.n	800b642 <TIM_Base_SetConfig+0x2e>
 800b61c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b620:	d00f      	beq.n	800b642 <TIM_Base_SetConfig+0x2e>
 800b622:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800b626:	4290      	cmp	r0, r2
 800b628:	d00b      	beq.n	800b642 <TIM_Base_SetConfig+0x2e>
 800b62a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b62e:	4290      	cmp	r0, r2
 800b630:	d007      	beq.n	800b642 <TIM_Base_SetConfig+0x2e>
 800b632:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b636:	4290      	cmp	r0, r2
 800b638:	d003      	beq.n	800b642 <TIM_Base_SetConfig+0x2e>
 800b63a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800b63e:	4290      	cmp	r0, r2
 800b640:	d119      	bne.n	800b676 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800b642:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b644:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800b648:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b64a:	4a23      	ldr	r2, [pc, #140]	; (800b6d8 <TIM_Base_SetConfig+0xc4>)
 800b64c:	4290      	cmp	r0, r2
 800b64e:	d01d      	beq.n	800b68c <TIM_Base_SetConfig+0x78>
 800b650:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b654:	d01a      	beq.n	800b68c <TIM_Base_SetConfig+0x78>
 800b656:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800b65a:	4290      	cmp	r0, r2
 800b65c:	d016      	beq.n	800b68c <TIM_Base_SetConfig+0x78>
 800b65e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b662:	4290      	cmp	r0, r2
 800b664:	d012      	beq.n	800b68c <TIM_Base_SetConfig+0x78>
 800b666:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b66a:	4290      	cmp	r0, r2
 800b66c:	d00e      	beq.n	800b68c <TIM_Base_SetConfig+0x78>
 800b66e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800b672:	4290      	cmp	r0, r2
 800b674:	d00a      	beq.n	800b68c <TIM_Base_SetConfig+0x78>
 800b676:	4a19      	ldr	r2, [pc, #100]	; (800b6dc <TIM_Base_SetConfig+0xc8>)
 800b678:	4290      	cmp	r0, r2
 800b67a:	d007      	beq.n	800b68c <TIM_Base_SetConfig+0x78>
 800b67c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b680:	4290      	cmp	r0, r2
 800b682:	d003      	beq.n	800b68c <TIM_Base_SetConfig+0x78>
 800b684:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b688:	4290      	cmp	r0, r2
 800b68a:	d103      	bne.n	800b694 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b68c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b690:	68ca      	ldr	r2, [r1, #12]
 800b692:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b694:	694a      	ldr	r2, [r1, #20]
 800b696:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b69a:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800b69c:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b69e:	688b      	ldr	r3, [r1, #8]
 800b6a0:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b6a2:	680b      	ldr	r3, [r1, #0]
 800b6a4:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b6a6:	4b0c      	ldr	r3, [pc, #48]	; (800b6d8 <TIM_Base_SetConfig+0xc4>)
 800b6a8:	4298      	cmp	r0, r3
 800b6aa:	d00f      	beq.n	800b6cc <TIM_Base_SetConfig+0xb8>
 800b6ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b6b0:	4298      	cmp	r0, r3
 800b6b2:	d00b      	beq.n	800b6cc <TIM_Base_SetConfig+0xb8>
 800b6b4:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 800b6b8:	4298      	cmp	r0, r3
 800b6ba:	d007      	beq.n	800b6cc <TIM_Base_SetConfig+0xb8>
 800b6bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b6c0:	4298      	cmp	r0, r3
 800b6c2:	d003      	beq.n	800b6cc <TIM_Base_SetConfig+0xb8>
 800b6c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b6c8:	4298      	cmp	r0, r3
 800b6ca:	d101      	bne.n	800b6d0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b6cc:	690b      	ldr	r3, [r1, #16]
 800b6ce:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b6d0:	2301      	movs	r3, #1
 800b6d2:	6143      	str	r3, [r0, #20]
}
 800b6d4:	4770      	bx	lr
 800b6d6:	bf00      	nop
 800b6d8:	40010000 	.word	0x40010000
 800b6dc:	40014000 	.word	0x40014000

0800b6e0 <HAL_TIM_Base_Init>:
{
 800b6e0:	b510      	push	{r4, lr}
  if (htim == NULL)
 800b6e2:	4604      	mov	r4, r0
 800b6e4:	b350      	cbz	r0, 800b73c <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800b6e6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800b6ea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800b6ee:	b91b      	cbnz	r3, 800b6f8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800b6f0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800b6f4:	f7ff febb 	bl	800b46e <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800b6f8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b6fa:	6820      	ldr	r0, [r4, #0]
 800b6fc:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 800b6fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b702:	f7ff ff87 	bl	800b614 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b706:	2301      	movs	r3, #1
  return HAL_OK;
 800b708:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b70a:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b70e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800b712:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800b716:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800b71a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800b71e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b722:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b726:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800b72a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b72e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800b732:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800b736:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800b73a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800b73c:	2001      	movs	r0, #1
 800b73e:	e7fc      	b.n	800b73a <HAL_TIM_Base_Init+0x5a>

0800b740 <HAL_TIMEx_CommutCallback>:
 800b740:	4770      	bx	lr

0800b742 <HAL_TIMEx_BreakCallback>:
 800b742:	4770      	bx	lr

0800b744 <HAL_TIMEx_Break2Callback>:
 800b744:	4770      	bx	lr

0800b746 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b746:	6802      	ldr	r2, [r0, #0]
 800b748:	6813      	ldr	r3, [r2, #0]
 800b74a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b74e:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b750:	6893      	ldr	r3, [r2, #8]
 800b752:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b756:	f023 0301 	bic.w	r3, r3, #1
 800b75a:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b75c:	2320      	movs	r3, #32
 800b75e:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b762:	2300      	movs	r3, #0
 800b764:	66c3      	str	r3, [r0, #108]	; 0x6c
}
 800b766:	4770      	bx	lr

0800b768 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800b768:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 800b76c:	2b20      	cmp	r3, #32
{
 800b76e:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800b770:	d167      	bne.n	800b842 <HAL_UART_Receive_IT+0xda>
    if ((pData == NULL) || (Size == 0U))
 800b772:	2900      	cmp	r1, #0
 800b774:	d063      	beq.n	800b83e <HAL_UART_Receive_IT+0xd6>
 800b776:	2a00      	cmp	r2, #0
 800b778:	d061      	beq.n	800b83e <HAL_UART_Receive_IT+0xd6>
    __HAL_LOCK(huart);
 800b77a:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 800b77e:	2b01      	cmp	r3, #1
 800b780:	d05f      	beq.n	800b842 <HAL_UART_Receive_IT+0xda>
 800b782:	2301      	movs	r3, #1
    huart->pRxBuffPtr  = pData;
 800b784:	6581      	str	r1, [r0, #88]	; 0x58
    huart->RxISR       = NULL;
 800b786:	2100      	movs	r1, #0
    huart->RxXferSize  = Size;
 800b788:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
    __HAL_LOCK(huart);
 800b78c:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    UART_MASK_COMPUTATION(huart);
 800b790:	6883      	ldr	r3, [r0, #8]
    huart->RxXferCount = Size;
 800b792:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    UART_MASK_COMPUTATION(huart);
 800b796:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxISR       = NULL;
 800b79a:	66c1      	str	r1, [r0, #108]	; 0x6c
    UART_MASK_COMPUTATION(huart);
 800b79c:	d12e      	bne.n	800b7fc <HAL_UART_Receive_IT+0x94>
 800b79e:	6901      	ldr	r1, [r0, #16]
 800b7a0:	bb51      	cbnz	r1, 800b7f8 <HAL_UART_Receive_IT+0x90>
 800b7a2:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b7a6:	f8a0 1060 	strh.w	r1, [r0, #96]	; 0x60
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7aa:	2100      	movs	r1, #0
 800b7ac:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b7b0:	2122      	movs	r1, #34	; 0x22
 800b7b2:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7b6:	6801      	ldr	r1, [r0, #0]
 800b7b8:	688c      	ldr	r4, [r1, #8]
 800b7ba:	f044 0401 	orr.w	r4, r4, #1
 800b7be:	608c      	str	r4, [r1, #8]
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b7c0:	6e44      	ldr	r4, [r0, #100]	; 0x64
 800b7c2:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
 800b7c6:	d129      	bne.n	800b81c <HAL_UART_Receive_IT+0xb4>
 800b7c8:	f8b0 4068 	ldrh.w	r4, [r0, #104]	; 0x68
 800b7cc:	4294      	cmp	r4, r2
 800b7ce:	d825      	bhi.n	800b81c <HAL_UART_Receive_IT+0xb4>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b7d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b7d4:	d120      	bne.n	800b818 <HAL_UART_Receive_IT+0xb0>
 800b7d6:	6903      	ldr	r3, [r0, #16]
 800b7d8:	b9f3      	cbnz	r3, 800b818 <HAL_UART_Receive_IT+0xb0>
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b7da:	4b1b      	ldr	r3, [pc, #108]	; (800b848 <HAL_UART_Receive_IT+0xe0>)
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b7dc:	680a      	ldr	r2, [r1, #0]
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b7de:	66c3      	str	r3, [r0, #108]	; 0x6c
      __HAL_UNLOCK(huart);
 800b7e0:	2300      	movs	r3, #0
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b7e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      __HAL_UNLOCK(huart);
 800b7e6:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b7ea:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b7ec:	688a      	ldr	r2, [r1, #8]
 800b7ee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800b7f2:	608a      	str	r2, [r1, #8]
    return HAL_OK;
 800b7f4:	4618      	mov	r0, r3
}
 800b7f6:	bd10      	pop	{r4, pc}
    UART_MASK_COMPUTATION(huart);
 800b7f8:	21ff      	movs	r1, #255	; 0xff
 800b7fa:	e7d4      	b.n	800b7a6 <HAL_UART_Receive_IT+0x3e>
 800b7fc:	b923      	cbnz	r3, 800b808 <HAL_UART_Receive_IT+0xa0>
 800b7fe:	6901      	ldr	r1, [r0, #16]
 800b800:	2900      	cmp	r1, #0
 800b802:	d0f9      	beq.n	800b7f8 <HAL_UART_Receive_IT+0x90>
 800b804:	217f      	movs	r1, #127	; 0x7f
 800b806:	e7ce      	b.n	800b7a6 <HAL_UART_Receive_IT+0x3e>
 800b808:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b80c:	d1cb      	bne.n	800b7a6 <HAL_UART_Receive_IT+0x3e>
 800b80e:	6901      	ldr	r1, [r0, #16]
 800b810:	2900      	cmp	r1, #0
 800b812:	d0f7      	beq.n	800b804 <HAL_UART_Receive_IT+0x9c>
 800b814:	213f      	movs	r1, #63	; 0x3f
 800b816:	e7c6      	b.n	800b7a6 <HAL_UART_Receive_IT+0x3e>
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b818:	4b0c      	ldr	r3, [pc, #48]	; (800b84c <HAL_UART_Receive_IT+0xe4>)
 800b81a:	e7df      	b.n	800b7dc <HAL_UART_Receive_IT+0x74>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b81c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b820:	d10b      	bne.n	800b83a <HAL_UART_Receive_IT+0xd2>
 800b822:	6903      	ldr	r3, [r0, #16]
 800b824:	b94b      	cbnz	r3, 800b83a <HAL_UART_Receive_IT+0xd2>
        huart->RxISR = UART_RxISR_16BIT;
 800b826:	4b0a      	ldr	r3, [pc, #40]	; (800b850 <HAL_UART_Receive_IT+0xe8>)
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b828:	680a      	ldr	r2, [r1, #0]
        huart->RxISR = UART_RxISR_8BIT;
 800b82a:	66c3      	str	r3, [r0, #108]	; 0x6c
      __HAL_UNLOCK(huart);
 800b82c:	2300      	movs	r3, #0
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b82e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
      __HAL_UNLOCK(huart);
 800b832:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b836:	600a      	str	r2, [r1, #0]
 800b838:	e7dc      	b.n	800b7f4 <HAL_UART_Receive_IT+0x8c>
        huart->RxISR = UART_RxISR_8BIT;
 800b83a:	4b06      	ldr	r3, [pc, #24]	; (800b854 <HAL_UART_Receive_IT+0xec>)
 800b83c:	e7f4      	b.n	800b828 <HAL_UART_Receive_IT+0xc0>
      return HAL_ERROR;
 800b83e:	2001      	movs	r0, #1
 800b840:	e7d9      	b.n	800b7f6 <HAL_UART_Receive_IT+0x8e>
    return HAL_BUSY;
 800b842:	2002      	movs	r0, #2
 800b844:	e7d7      	b.n	800b7f6 <HAL_UART_Receive_IT+0x8e>
 800b846:	bf00      	nop
 800b848:	0800bc55 	.word	0x0800bc55
 800b84c:	0800bbb1 	.word	0x0800bbb1
 800b850:	0800bb57 	.word	0x0800bb57
 800b854:	0800bafb 	.word	0x0800bafb

0800b858 <HAL_UART_Transmit_DMA>:
{
 800b858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b85a:	4604      	mov	r4, r0
 800b85c:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800b85e:	f8d4 7080 	ldr.w	r7, [r4, #128]	; 0x80
 800b862:	2f20      	cmp	r7, #32
 800b864:	d13a      	bne.n	800b8dc <HAL_UART_Transmit_DMA+0x84>
    if ((pData == NULL) || (Size == 0U))
 800b866:	b361      	cbz	r1, 800b8c2 <HAL_UART_Transmit_DMA+0x6a>
 800b868:	b35a      	cbz	r2, 800b8c2 <HAL_UART_Transmit_DMA+0x6a>
    __HAL_LOCK(huart);
 800b86a:	f894 207c 	ldrb.w	r2, [r4, #124]	; 0x7c
 800b86e:	2a01      	cmp	r2, #1
 800b870:	d034      	beq.n	800b8dc <HAL_UART_Transmit_DMA+0x84>
 800b872:	2501      	movs	r5, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b874:	2600      	movs	r6, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b876:	2221      	movs	r2, #33	; 0x21
    if (huart->hdmatx != NULL)
 800b878:	6f60      	ldr	r0, [r4, #116]	; 0x74
    huart->TxXferCount = Size;
 800b87a:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
    __HAL_LOCK(huart);
 800b87e:	f884 507c 	strb.w	r5, [r4, #124]	; 0x7c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b882:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
    huart->pTxBuffPtr  = pData;
 800b886:	6521      	str	r1, [r4, #80]	; 0x50
    huart->TxXferSize  = Size;
 800b888:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b88c:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
    if (huart->hdmatx != NULL)
 800b890:	b1c8      	cbz	r0, 800b8c6 <HAL_UART_Transmit_DMA+0x6e>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800b892:	f8df c04c 	ldr.w	ip, [pc, #76]	; 800b8e0 <HAL_UART_Transmit_DMA+0x88>
 800b896:	6822      	ldr	r2, [r4, #0]
 800b898:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b89c:	f8df c044 	ldr.w	ip, [pc, #68]	; 800b8e4 <HAL_UART_Transmit_DMA+0x8c>
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800b8a0:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b8a2:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800b8a6:	f8df c040 	ldr.w	ip, [pc, #64]	; 800b8e8 <HAL_UART_Transmit_DMA+0x90>
      huart->hdmatx->XferAbortCallback = NULL;
 800b8aa:	e9c0 c613 	strd	ip, r6, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800b8ae:	f7fb fa5d 	bl	8006d6c <HAL_DMA_Start_IT>
 800b8b2:	b140      	cbz	r0, 800b8c6 <HAL_UART_Transmit_DMA+0x6e>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b8b4:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 800b8b6:	f884 607c 	strb.w	r6, [r4, #124]	; 0x7c
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b8ba:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        huart->gState = HAL_UART_STATE_READY;
 800b8be:	f8c4 7080 	str.w	r7, [r4, #128]	; 0x80
      return HAL_ERROR;
 800b8c2:	2001      	movs	r0, #1
 800b8c4:	e009      	b.n	800b8da <HAL_UART_Transmit_DMA+0x82>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800b8c6:	6823      	ldr	r3, [r4, #0]
 800b8c8:	2240      	movs	r2, #64	; 0x40
    __HAL_UNLOCK(huart);
 800b8ca:	2000      	movs	r0, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800b8cc:	621a      	str	r2, [r3, #32]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b8ce:	689a      	ldr	r2, [r3, #8]
    __HAL_UNLOCK(huart);
 800b8d0:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b8d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b8d8:	609a      	str	r2, [r3, #8]
}
 800b8da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800b8dc:	2002      	movs	r0, #2
 800b8de:	e7fc      	b.n	800b8da <HAL_UART_Transmit_DMA+0x82>
 800b8e0:	0800bac1 	.word	0x0800bac1
 800b8e4:	0800baf1 	.word	0x0800baf1
 800b8e8:	0800bd3d 	.word	0x0800bd3d

0800b8ec <HAL_UART_Receive_DMA>:
{
 800b8ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800b8ee:	f8d0 7084 	ldr.w	r7, [r0, #132]	; 0x84
{
 800b8f2:	4604      	mov	r4, r0
 800b8f4:	4613      	mov	r3, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 800b8f6:	2f20      	cmp	r7, #32
 800b8f8:	d13c      	bne.n	800b974 <HAL_UART_Receive_DMA+0x88>
    if ((pData == NULL) || (Size == 0U))
 800b8fa:	b341      	cbz	r1, 800b94e <HAL_UART_Receive_DMA+0x62>
 800b8fc:	b33a      	cbz	r2, 800b94e <HAL_UART_Receive_DMA+0x62>
    __HAL_LOCK(huart);
 800b8fe:	f890 207c 	ldrb.w	r2, [r0, #124]	; 0x7c
 800b902:	2a01      	cmp	r2, #1
 800b904:	d036      	beq.n	800b974 <HAL_UART_Receive_DMA+0x88>
 800b906:	2501      	movs	r5, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b908:	2600      	movs	r6, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b90a:	2222      	movs	r2, #34	; 0x22
    huart->pRxBuffPtr = pData;
 800b90c:	6581      	str	r1, [r0, #88]	; 0x58
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b90e:	f8c0 6088 	str.w	r6, [r0, #136]	; 0x88
    __HAL_LOCK(huart);
 800b912:	f880 507c 	strb.w	r5, [r0, #124]	; 0x7c
    huart->RxXferSize = Size;
 800b916:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b91a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    if (huart->hdmarx != NULL)
 800b91e:	6f80      	ldr	r0, [r0, #120]	; 0x78
 800b920:	b1b8      	cbz	r0, 800b952 <HAL_UART_Receive_DMA+0x66>
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b922:	4a15      	ldr	r2, [pc, #84]	; (800b978 <HAL_UART_Receive_DMA+0x8c>)
 800b924:	f8d4 c000 	ldr.w	ip, [r4]
 800b928:	63c2      	str	r2, [r0, #60]	; 0x3c
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b92a:	4a14      	ldr	r2, [pc, #80]	; (800b97c <HAL_UART_Receive_DMA+0x90>)
 800b92c:	6402      	str	r2, [r0, #64]	; 0x40
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b92e:	4a14      	ldr	r2, [pc, #80]	; (800b980 <HAL_UART_Receive_DMA+0x94>)
      huart->hdmarx->XferAbortCallback = NULL;
 800b930:	e9c0 2613 	strd	r2, r6, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b934:	460a      	mov	r2, r1
 800b936:	f10c 0124 	add.w	r1, ip, #36	; 0x24
 800b93a:	f7fb fa17 	bl	8006d6c <HAL_DMA_Start_IT>
 800b93e:	b140      	cbz	r0, 800b952 <HAL_UART_Receive_DMA+0x66>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b940:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 800b942:	f884 607c 	strb.w	r6, [r4, #124]	; 0x7c
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b946:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        huart->gState = HAL_UART_STATE_READY;
 800b94a:	f8c4 7080 	str.w	r7, [r4, #128]	; 0x80
      return HAL_ERROR;
 800b94e:	2001      	movs	r0, #1
 800b950:	e00f      	b.n	800b972 <HAL_UART_Receive_DMA+0x86>
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b952:	6823      	ldr	r3, [r4, #0]
    __HAL_UNLOCK(huart);
 800b954:	2000      	movs	r0, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b956:	681a      	ldr	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 800b958:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b95c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b960:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b962:	689a      	ldr	r2, [r3, #8]
 800b964:	f042 0201 	orr.w	r2, r2, #1
 800b968:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b96a:	689a      	ldr	r2, [r3, #8]
 800b96c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b970:	609a      	str	r2, [r3, #8]
}
 800b972:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800b974:	2002      	movs	r0, #2
 800b976:	e7fc      	b.n	800b972 <HAL_UART_Receive_DMA+0x86>
 800b978:	0800bcf5 	.word	0x0800bcf5
 800b97c:	0800bd31 	.word	0x0800bd31
 800b980:	0800bd3d 	.word	0x0800bd3d

0800b984 <HAL_UART_DMAPause>:
  __HAL_LOCK(huart);
 800b984:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b988:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
  __HAL_LOCK(huart);
 800b98c:	2b01      	cmp	r3, #1
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b98e:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
{
 800b992:	b510      	push	{r4, lr}
  __HAL_LOCK(huart);
 800b994:	d022      	beq.n	800b9dc <HAL_UART_DMAPause+0x58>
 800b996:	2301      	movs	r3, #1
 800b998:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b99c:	6803      	ldr	r3, [r0, #0]
 800b99e:	689c      	ldr	r4, [r3, #8]
 800b9a0:	0624      	lsls	r4, r4, #24
 800b9a2:	d505      	bpl.n	800b9b0 <HAL_UART_DMAPause+0x2c>
 800b9a4:	2a21      	cmp	r2, #33	; 0x21
 800b9a6:	d103      	bne.n	800b9b0 <HAL_UART_DMAPause+0x2c>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b9a8:	689a      	ldr	r2, [r3, #8]
 800b9aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b9ae:	609a      	str	r2, [r3, #8]
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b9b0:	689a      	ldr	r2, [r3, #8]
 800b9b2:	0652      	lsls	r2, r2, #25
 800b9b4:	d50d      	bpl.n	800b9d2 <HAL_UART_DMAPause+0x4e>
 800b9b6:	2922      	cmp	r1, #34	; 0x22
 800b9b8:	d10b      	bne.n	800b9d2 <HAL_UART_DMAPause+0x4e>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b9ba:	681a      	ldr	r2, [r3, #0]
 800b9bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b9c0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b9c2:	689a      	ldr	r2, [r3, #8]
 800b9c4:	f022 0201 	bic.w	r2, r2, #1
 800b9c8:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b9ca:	689a      	ldr	r2, [r3, #8]
 800b9cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b9d0:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(huart);
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  return HAL_OK;
 800b9d8:	4618      	mov	r0, r3
}
 800b9da:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 800b9dc:	2002      	movs	r0, #2
 800b9de:	e7fc      	b.n	800b9da <HAL_UART_DMAPause+0x56>

0800b9e0 <HAL_UART_DMAResume>:
  __HAL_LOCK(huart);
 800b9e0:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 800b9e4:	2b01      	cmp	r3, #1
 800b9e6:	d023      	beq.n	800ba30 <HAL_UART_DMAResume+0x50>
 800b9e8:	2301      	movs	r3, #1
 800b9ea:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b9ee:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 800b9f2:	2b21      	cmp	r3, #33	; 0x21
 800b9f4:	d104      	bne.n	800ba00 <HAL_UART_DMAResume+0x20>
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b9f6:	6802      	ldr	r2, [r0, #0]
 800b9f8:	6893      	ldr	r3, [r2, #8]
 800b9fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9fe:	6093      	str	r3, [r2, #8]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ba00:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 800ba04:	2b22      	cmp	r3, #34	; 0x22
 800ba06:	d10e      	bne.n	800ba26 <HAL_UART_DMAResume+0x46>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ba08:	6803      	ldr	r3, [r0, #0]
 800ba0a:	2208      	movs	r2, #8
 800ba0c:	621a      	str	r2, [r3, #32]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ba0e:	681a      	ldr	r2, [r3, #0]
 800ba10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ba14:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba16:	689a      	ldr	r2, [r3, #8]
 800ba18:	f042 0201 	orr.w	r2, r2, #1
 800ba1c:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ba1e:	689a      	ldr	r2, [r3, #8]
 800ba20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ba24:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(huart);
 800ba26:	2300      	movs	r3, #0
 800ba28:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  return HAL_OK;
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	4770      	bx	lr
  __HAL_LOCK(huart);
 800ba30:	2002      	movs	r0, #2
}
 800ba32:	4770      	bx	lr

0800ba34 <HAL_UART_DMAStop>:
{
 800ba34:	b538      	push	{r3, r4, r5, lr}
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ba36:	6803      	ldr	r3, [r0, #0]
{
 800ba38:	4604      	mov	r4, r0
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ba3a:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ba3e:	f8d0 5084 	ldr.w	r5, [r0, #132]	; 0x84
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ba42:	6899      	ldr	r1, [r3, #8]
 800ba44:	0609      	lsls	r1, r1, #24
 800ba46:	d520      	bpl.n	800ba8a <HAL_UART_DMAStop+0x56>
 800ba48:	2a21      	cmp	r2, #33	; 0x21
 800ba4a:	d11e      	bne.n	800ba8a <HAL_UART_DMAStop+0x56>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ba4c:	689a      	ldr	r2, [r3, #8]
    if (huart->hdmatx != NULL)
 800ba4e:	6f40      	ldr	r0, [r0, #116]	; 0x74
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ba50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ba54:	609a      	str	r2, [r3, #8]
    if (huart->hdmatx != NULL)
 800ba56:	b160      	cbz	r0, 800ba72 <HAL_UART_DMAStop+0x3e>
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800ba58:	f7fb faa6 	bl	8006fa8 <HAL_DMA_Abort>
 800ba5c:	b148      	cbz	r0, 800ba72 <HAL_UART_DMAStop+0x3e>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800ba5e:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800ba60:	f7fb ffb0 	bl	80079c4 <HAL_DMA_GetError>
 800ba64:	2820      	cmp	r0, #32
 800ba66:	d104      	bne.n	800ba72 <HAL_UART_DMAStop+0x3e>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ba68:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 800ba6a:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ba6c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
}
 800ba70:	bd38      	pop	{r3, r4, r5, pc}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800ba72:	6823      	ldr	r3, [r4, #0]
 800ba74:	681a      	ldr	r2, [r3, #0]
 800ba76:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800ba7a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ba7c:	689a      	ldr	r2, [r3, #8]
 800ba7e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800ba82:	609a      	str	r2, [r3, #8]
  huart->gState = HAL_UART_STATE_READY;
 800ba84:	2320      	movs	r3, #32
 800ba86:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ba8a:	6823      	ldr	r3, [r4, #0]
 800ba8c:	6898      	ldr	r0, [r3, #8]
 800ba8e:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 800ba92:	d0ed      	beq.n	800ba70 <HAL_UART_DMAStop+0x3c>
 800ba94:	2d22      	cmp	r5, #34	; 0x22
 800ba96:	d110      	bne.n	800baba <HAL_UART_DMAStop+0x86>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ba98:	689a      	ldr	r2, [r3, #8]
    if (huart->hdmarx != NULL)
 800ba9a:	6fa0      	ldr	r0, [r4, #120]	; 0x78
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ba9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800baa0:	609a      	str	r2, [r3, #8]
    if (huart->hdmarx != NULL)
 800baa2:	b138      	cbz	r0, 800bab4 <HAL_UART_DMAStop+0x80>
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800baa4:	f7fb fa80 	bl	8006fa8 <HAL_DMA_Abort>
 800baa8:	b120      	cbz	r0, 800bab4 <HAL_UART_DMAStop+0x80>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800baaa:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800baac:	f7fb ff8a 	bl	80079c4 <HAL_DMA_GetError>
 800bab0:	2820      	cmp	r0, #32
 800bab2:	d0d9      	beq.n	800ba68 <HAL_UART_DMAStop+0x34>
    UART_EndRxTransfer(huart);
 800bab4:	4620      	mov	r0, r4
 800bab6:	f7ff fe46 	bl	800b746 <UART_EndRxTransfer>
  return HAL_OK;
 800baba:	2000      	movs	r0, #0
 800babc:	e7d8      	b.n	800ba70 <HAL_UART_DMAStop+0x3c>

0800babe <HAL_UART_TxCpltCallback>:
 800babe:	4770      	bx	lr

0800bac0 <UART_DMATransmitCplt>:
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800bac0:	69c2      	ldr	r2, [r0, #28]
 800bac2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
{
 800bac6:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bac8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800baca:	d00c      	beq.n	800bae6 <UART_DMATransmitCplt+0x26>
  {
    huart->TxXferCount = 0U;
 800bacc:	2200      	movs	r2, #0
 800bace:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	689a      	ldr	r2, [r3, #8]
 800bad6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bada:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800badc:	681a      	ldr	r2, [r3, #0]
 800bade:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bae2:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bae4:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800bae6:	4618      	mov	r0, r3
 800bae8:	f7ff ffe9 	bl	800babe <HAL_UART_TxCpltCallback>
}
 800baec:	e7fa      	b.n	800bae4 <UART_DMATransmitCplt+0x24>

0800baee <HAL_UART_TxHalfCpltCallback>:
 800baee:	4770      	bx	lr

0800baf0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800baf0:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800baf2:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800baf4:	f7ff fffb 	bl	800baee <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800baf8:	bd08      	pop	{r3, pc}

0800bafa <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bafa:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 800bafe:	6802      	ldr	r2, [r0, #0]
 800bb00:	2922      	cmp	r1, #34	; 0x22
{
 800bb02:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bb04:	d122      	bne.n	800bb4c <UART_RxISR_8BIT+0x52>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bb06:	6a52      	ldr	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bb08:	f890 4060 	ldrb.w	r4, [r0, #96]	; 0x60
 800bb0c:	6d81      	ldr	r1, [r0, #88]	; 0x58
 800bb0e:	4022      	ands	r2, r4
 800bb10:	700a      	strb	r2, [r1, #0]
    huart->pRxBuffPtr++;
 800bb12:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800bb14:	3201      	adds	r2, #1
 800bb16:	6582      	str	r2, [r0, #88]	; 0x58
    huart->RxXferCount--;
 800bb18:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
 800bb1c:	3a01      	subs	r2, #1
 800bb1e:	b292      	uxth	r2, r2
 800bb20:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800bb24:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
 800bb28:	b292      	uxth	r2, r2
 800bb2a:	b972      	cbnz	r2, 800bb4a <UART_RxISR_8BIT+0x50>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bb2c:	6801      	ldr	r1, [r0, #0]
 800bb2e:	680c      	ldr	r4, [r1, #0]
 800bb30:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 800bb34:	600c      	str	r4, [r1, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb36:	688c      	ldr	r4, [r1, #8]
 800bb38:	f024 0401 	bic.w	r4, r4, #1
 800bb3c:	608c      	str	r4, [r1, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bb3e:	2120      	movs	r1, #32

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bb40:	66c2      	str	r2, [r0, #108]	; 0x6c
      huart->RxState = HAL_UART_STATE_READY;
 800bb42:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800bb46:	f7f8 fd37 	bl	80045b8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bb4a:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bb4c:	6993      	ldr	r3, [r2, #24]
 800bb4e:	f043 0308 	orr.w	r3, r3, #8
 800bb52:	6193      	str	r3, [r2, #24]
}
 800bb54:	e7f9      	b.n	800bb4a <UART_RxISR_8BIT+0x50>

0800bb56 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bb56:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 800bb5a:	6802      	ldr	r2, [r0, #0]
 800bb5c:	2922      	cmp	r1, #34	; 0x22
{
 800bb5e:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bb60:	d120      	bne.n	800bba4 <UART_RxISR_16BIT+0x4e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bb62:	6a54      	ldr	r4, [r2, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 800bb64:	f8b0 1060 	ldrh.w	r1, [r0, #96]	; 0x60
 800bb68:	400c      	ands	r4, r1
 800bb6a:	6d81      	ldr	r1, [r0, #88]	; 0x58
 800bb6c:	f821 4b02 	strh.w	r4, [r1], #2
    huart->pRxBuffPtr += 2U;
 800bb70:	6581      	str	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 800bb72:	f8b0 105e 	ldrh.w	r1, [r0, #94]	; 0x5e
 800bb76:	3901      	subs	r1, #1
 800bb78:	b289      	uxth	r1, r1
 800bb7a:	f8a0 105e 	strh.w	r1, [r0, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800bb7e:	f8b0 105e 	ldrh.w	r1, [r0, #94]	; 0x5e
 800bb82:	b289      	uxth	r1, r1
 800bb84:	b969      	cbnz	r1, 800bba2 <UART_RxISR_16BIT+0x4c>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bb86:	6814      	ldr	r4, [r2, #0]
 800bb88:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 800bb8c:	6014      	str	r4, [r2, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb8e:	6894      	ldr	r4, [r2, #8]
 800bb90:	f024 0401 	bic.w	r4, r4, #1
 800bb94:	6094      	str	r4, [r2, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bb96:	2220      	movs	r2, #32

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bb98:	66c1      	str	r1, [r0, #108]	; 0x6c
      huart->RxState = HAL_UART_STATE_READY;
 800bb9a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800bb9e:	f7f8 fd0b 	bl	80045b8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bba2:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bba4:	6993      	ldr	r3, [r2, #24]
 800bba6:	f043 0308 	orr.w	r3, r3, #8
 800bbaa:	6193      	str	r3, [r2, #24]
}
 800bbac:	e7f9      	b.n	800bba2 <UART_RxISR_16BIT+0x4c>
	...

0800bbb0 <UART_RxISR_8BIT_FIFOEN>:
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bbb0:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 800bbb4:	2b22      	cmp	r3, #34	; 0x22
{
 800bbb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbba:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bbbc:	d13f      	bne.n	800bc3e <UART_RxISR_8BIT_FIFOEN+0x8e>
  uint16_t  uhMask = huart->Mask;
 800bbbe:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bbc2:	f04f 0820 	mov.w	r8, #32
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800bbc6:	f8b0 5068 	ldrh.w	r5, [r0, #104]	; 0x68
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bbca:	4f20      	ldr	r7, [pc, #128]	; (800bc4c <UART_RxISR_8BIT_FIFOEN+0x9c>)
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800bbcc:	b9a5      	cbnz	r5, 800bbf8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800bbce:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800bbd2:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800bbd4:	b173      	cbz	r3, 800bbf4 <UART_RxISR_8BIT_FIFOEN+0x44>
 800bbd6:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 800bbda:	429a      	cmp	r2, r3
 800bbdc:	d90a      	bls.n	800bbf4 <UART_RxISR_8BIT_FIFOEN+0x44>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800bbde:	6823      	ldr	r3, [r4, #0]
 800bbe0:	689a      	ldr	r2, [r3, #8]
 800bbe2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800bbe6:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800bbe8:	4a19      	ldr	r2, [pc, #100]	; (800bc50 <UART_RxISR_8BIT_FIFOEN+0xa0>)
 800bbea:	66e2      	str	r2, [r4, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800bbec:	681a      	ldr	r2, [r3, #0]
 800bbee:	f042 0220 	orr.w	r2, r2, #32
 800bbf2:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bbf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bbf8:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bbfa:	6da2      	ldr	r2, [r4, #88]	; 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bbfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bbfe:	4033      	ands	r3, r6
 800bc00:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 800bc02:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bc04:	3301      	adds	r3, #1
 800bc06:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 800bc08:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800bc0c:	3b01      	subs	r3, #1
 800bc0e:	b29b      	uxth	r3, r3
 800bc10:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      if (huart->RxXferCount == 0U)
 800bc14:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800bc18:	b29b      	uxth	r3, r3
 800bc1a:	b96b      	cbnz	r3, 800bc38 <UART_RxISR_8BIT_FIFOEN+0x88>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc1c:	6822      	ldr	r2, [r4, #0]
        HAL_UART_RxCpltCallback(huart);
 800bc1e:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc20:	6811      	ldr	r1, [r2, #0]
 800bc22:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800bc26:	6011      	str	r1, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bc28:	6891      	ldr	r1, [r2, #8]
 800bc2a:	4039      	ands	r1, r7
 800bc2c:	6091      	str	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 800bc2e:	f8c4 8084 	str.w	r8, [r4, #132]	; 0x84
        huart->RxISR = NULL;
 800bc32:	66e3      	str	r3, [r4, #108]	; 0x6c
        HAL_UART_RxCpltCallback(huart);
 800bc34:	f7f8 fcc0 	bl	80045b8 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800bc38:	3d01      	subs	r5, #1
 800bc3a:	b2ad      	uxth	r5, r5
 800bc3c:	e7c6      	b.n	800bbcc <UART_RxISR_8BIT_FIFOEN+0x1c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bc3e:	6802      	ldr	r2, [r0, #0]
 800bc40:	6993      	ldr	r3, [r2, #24]
 800bc42:	f043 0308 	orr.w	r3, r3, #8
 800bc46:	6193      	str	r3, [r2, #24]
}
 800bc48:	e7d4      	b.n	800bbf4 <UART_RxISR_8BIT_FIFOEN+0x44>
 800bc4a:	bf00      	nop
 800bc4c:	effffffe 	.word	0xeffffffe
 800bc50:	0800bafb 	.word	0x0800bafb

0800bc54 <UART_RxISR_16BIT_FIFOEN>:
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bc54:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 800bc58:	2b22      	cmp	r3, #34	; 0x22
{
 800bc5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc5e:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bc60:	d13d      	bne.n	800bcde <UART_RxISR_16BIT_FIFOEN+0x8a>
  uint16_t  uhMask = huart->Mask;
 800bc62:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bc66:	f04f 0820 	mov.w	r8, #32
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800bc6a:	f8b0 5068 	ldrh.w	r5, [r0, #104]	; 0x68
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bc6e:	4f1f      	ldr	r7, [pc, #124]	; (800bcec <UART_RxISR_16BIT_FIFOEN+0x98>)
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800bc70:	b9a5      	cbnz	r5, 800bc9c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800bc72:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800bc76:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800bc78:	b173      	cbz	r3, 800bc98 <UART_RxISR_16BIT_FIFOEN+0x44>
 800bc7a:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 800bc7e:	429a      	cmp	r2, r3
 800bc80:	d90a      	bls.n	800bc98 <UART_RxISR_16BIT_FIFOEN+0x44>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800bc82:	6823      	ldr	r3, [r4, #0]
 800bc84:	689a      	ldr	r2, [r3, #8]
 800bc86:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800bc8a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800bc8c:	4a18      	ldr	r2, [pc, #96]	; (800bcf0 <UART_RxISR_16BIT_FIFOEN+0x9c>)
 800bc8e:	66e2      	str	r2, [r4, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800bc90:	681a      	ldr	r2, [r3, #0]
 800bc92:	f042 0220 	orr.w	r2, r2, #32
 800bc96:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bc98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bc9c:	6823      	ldr	r3, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 800bc9e:	6da2      	ldr	r2, [r4, #88]	; 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bca0:	6a59      	ldr	r1, [r3, #36]	; 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 800bca2:	4031      	ands	r1, r6
 800bca4:	f822 1b02 	strh.w	r1, [r2], #2
      huart->pRxBuffPtr += 2U;
 800bca8:	65a2      	str	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 800bcaa:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
 800bcae:	3a01      	subs	r2, #1
 800bcb0:	b292      	uxth	r2, r2
 800bcb2:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
      if (huart->RxXferCount == 0U)
 800bcb6:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
 800bcba:	b292      	uxth	r2, r2
 800bcbc:	b962      	cbnz	r2, 800bcd8 <UART_RxISR_16BIT_FIFOEN+0x84>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bcbe:	6819      	ldr	r1, [r3, #0]
        HAL_UART_RxCpltCallback(huart);
 800bcc0:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bcc2:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800bcc6:	6019      	str	r1, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bcc8:	6899      	ldr	r1, [r3, #8]
 800bcca:	4039      	ands	r1, r7
 800bccc:	6099      	str	r1, [r3, #8]
        huart->RxState = HAL_UART_STATE_READY;
 800bcce:	f8c4 8084 	str.w	r8, [r4, #132]	; 0x84
        huart->RxISR = NULL;
 800bcd2:	66e2      	str	r2, [r4, #108]	; 0x6c
        HAL_UART_RxCpltCallback(huart);
 800bcd4:	f7f8 fc70 	bl	80045b8 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800bcd8:	3d01      	subs	r5, #1
 800bcda:	b2ad      	uxth	r5, r5
 800bcdc:	e7c8      	b.n	800bc70 <UART_RxISR_16BIT_FIFOEN+0x1c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bcde:	6802      	ldr	r2, [r0, #0]
 800bce0:	6993      	ldr	r3, [r2, #24]
 800bce2:	f043 0308 	orr.w	r3, r3, #8
 800bce6:	6193      	str	r3, [r2, #24]
}
 800bce8:	e7d6      	b.n	800bc98 <UART_RxISR_16BIT_FIFOEN+0x44>
 800bcea:	bf00      	nop
 800bcec:	effffffe 	.word	0xeffffffe
 800bcf0:	0800bb57 	.word	0x0800bb57

0800bcf4 <UART_DMAReceiveCplt>:
{
 800bcf4:	b508      	push	{r3, lr}
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800bcf6:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bcf8:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800bcfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bcfe:	d012      	beq.n	800bd26 <UART_DMAReceiveCplt+0x32>
    huart->RxXferCount = 0U;
 800bd00:	2300      	movs	r3, #0
 800bd02:	f8a2 305e 	strh.w	r3, [r2, #94]	; 0x5e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bd06:	6813      	ldr	r3, [r2, #0]
 800bd08:	6819      	ldr	r1, [r3, #0]
 800bd0a:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800bd0e:	6019      	str	r1, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd10:	6899      	ldr	r1, [r3, #8]
 800bd12:	f021 0101 	bic.w	r1, r1, #1
 800bd16:	6099      	str	r1, [r3, #8]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bd18:	6899      	ldr	r1, [r3, #8]
 800bd1a:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 800bd1e:	6099      	str	r1, [r3, #8]
    huart->RxState = HAL_UART_STATE_READY;
 800bd20:	2320      	movs	r3, #32
 800bd22:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  HAL_UART_RxCpltCallback(huart);
 800bd26:	4610      	mov	r0, r2
 800bd28:	f7f8 fc46 	bl	80045b8 <HAL_UART_RxCpltCallback>
}
 800bd2c:	bd08      	pop	{r3, pc}

0800bd2e <HAL_UART_RxHalfCpltCallback>:
 800bd2e:	4770      	bx	lr

0800bd30 <UART_DMARxHalfCplt>:
{
 800bd30:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart);
 800bd32:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800bd34:	f7ff fffb 	bl	800bd2e <HAL_UART_RxHalfCpltCallback>
}
 800bd38:	bd08      	pop	{r3, pc}

0800bd3a <HAL_UART_ErrorCallback>:
 800bd3a:	4770      	bx	lr

0800bd3c <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bd3c:	6b81      	ldr	r1, [r0, #56]	; 0x38
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800bd3e:	680b      	ldr	r3, [r1, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800bd40:	f8d1 2080 	ldr.w	r2, [r1, #128]	; 0x80
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800bd44:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
{
 800bd48:	b510      	push	{r4, lr}
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800bd4a:	689c      	ldr	r4, [r3, #8]
 800bd4c:	0624      	lsls	r4, r4, #24
 800bd4e:	d50f      	bpl.n	800bd70 <UART_DMAError+0x34>
 800bd50:	2a21      	cmp	r2, #33	; 0x21
 800bd52:	d10d      	bne.n	800bd70 <UART_DMAError+0x34>
    huart->TxXferCount = 0U;
 800bd54:	2200      	movs	r2, #0
 800bd56:	f8a1 2056 	strh.w	r2, [r1, #86]	; 0x56
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800bd5a:	681a      	ldr	r2, [r3, #0]
 800bd5c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800bd60:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800bd62:	689a      	ldr	r2, [r3, #8]
 800bd64:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800bd68:	609a      	str	r2, [r3, #8]
  huart->gState = HAL_UART_STATE_READY;
 800bd6a:	2220      	movs	r2, #32
 800bd6c:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800bd70:	689b      	ldr	r3, [r3, #8]
 800bd72:	065b      	lsls	r3, r3, #25
 800bd74:	d507      	bpl.n	800bd86 <UART_DMAError+0x4a>
 800bd76:	2822      	cmp	r0, #34	; 0x22
 800bd78:	d105      	bne.n	800bd86 <UART_DMAError+0x4a>
    huart->RxXferCount = 0U;
 800bd7a:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 800bd7c:	4608      	mov	r0, r1
    huart->RxXferCount = 0U;
 800bd7e:	f8a1 305e 	strh.w	r3, [r1, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800bd82:	f7ff fce0 	bl	800b746 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800bd86:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
  HAL_UART_ErrorCallback(huart);
 800bd8a:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800bd8c:	f043 0310 	orr.w	r3, r3, #16
 800bd90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  HAL_UART_ErrorCallback(huart);
 800bd94:	f7ff ffd1 	bl	800bd3a <HAL_UART_ErrorCallback>
}
 800bd98:	bd10      	pop	{r4, pc}
	...

0800bd9c <UART_SetConfig>:
{
 800bd9c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800bda0:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 800bda2:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bda4:	69c0      	ldr	r0, [r0, #28]
{
 800bda6:	b086      	sub	sp, #24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bda8:	6921      	ldr	r1, [r4, #16]
 800bdaa:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bdac:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bdae:	430a      	orrs	r2, r1
 800bdb0:	6961      	ldr	r1, [r4, #20]
 800bdb2:	430a      	orrs	r2, r1
  tmpreg |= (uint32_t)huart->FifoMode;
 800bdb4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bdb6:	4302      	orrs	r2, r0
  tmpreg |= (uint32_t)huart->FifoMode;
 800bdb8:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bdba:	49a8      	ldr	r1, [pc, #672]	; (800c05c <UART_SetConfig+0x2c0>)
 800bdbc:	4029      	ands	r1, r5
 800bdbe:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bdc0:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bdc2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bdc4:	685a      	ldr	r2, [r3, #4]
 800bdc6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800bdca:	430a      	orrs	r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bdcc:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bdce:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bdd0:	4aa3      	ldr	r2, [pc, #652]	; (800c060 <UART_SetConfig+0x2c4>)
 800bdd2:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 800bdd4:	bf1c      	itt	ne
 800bdd6:	6a22      	ldrne	r2, [r4, #32]
 800bdd8:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bdda:	689a      	ldr	r2, [r3, #8]
 800bddc:	f022 426e 	bic.w	r2, r2, #3992977408	; 0xee000000
 800bde0:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 800bde4:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bde6:	6a61      	ldr	r1, [r4, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bde8:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bdea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdec:	f022 020f 	bic.w	r2, r2, #15
 800bdf0:	430a      	orrs	r2, r1
 800bdf2:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bdf4:	4a9b      	ldr	r2, [pc, #620]	; (800c064 <UART_SetConfig+0x2c8>)
 800bdf6:	4293      	cmp	r3, r2
 800bdf8:	d11c      	bne.n	800be34 <UART_SetConfig+0x98>
 800bdfa:	4b9b      	ldr	r3, [pc, #620]	; (800c068 <UART_SetConfig+0x2cc>)
 800bdfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdfe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800be02:	2b28      	cmp	r3, #40	; 0x28
 800be04:	d86c      	bhi.n	800bee0 <UART_SetConfig+0x144>
 800be06:	4a99      	ldr	r2, [pc, #612]	; (800c06c <UART_SetConfig+0x2d0>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800be08:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800be0c:	5cd3      	ldrb	r3, [r2, r3]
 800be0e:	f040 8104 	bne.w	800c01a <UART_SetConfig+0x27e>
    switch (clocksource)
 800be12:	2b08      	cmp	r3, #8
 800be14:	f000 80fa 	beq.w	800c00c <UART_SetConfig+0x270>
 800be18:	f200 80c3 	bhi.w	800bfa2 <UART_SetConfig+0x206>
 800be1c:	2b01      	cmp	r3, #1
 800be1e:	f000 80f2 	beq.w	800c006 <UART_SetConfig+0x26a>
 800be22:	f0c0 80eb 	bcc.w	800bffc <UART_SetConfig+0x260>
 800be26:	2b04      	cmp	r3, #4
 800be28:	d15a      	bne.n	800bee0 <UART_SetConfig+0x144>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be2a:	4668      	mov	r0, sp
 800be2c:	f7fd fe0c 	bl	8009a48 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800be30:	9801      	ldr	r0, [sp, #4]
        break;
 800be32:	e0e5      	b.n	800c000 <UART_SetConfig+0x264>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800be34:	4a8e      	ldr	r2, [pc, #568]	; (800c070 <UART_SetConfig+0x2d4>)
 800be36:	4293      	cmp	r3, r2
 800be38:	d107      	bne.n	800be4a <UART_SetConfig+0xae>
 800be3a:	4b8b      	ldr	r3, [pc, #556]	; (800c068 <UART_SetConfig+0x2cc>)
 800be3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be3e:	f003 0307 	and.w	r3, r3, #7
 800be42:	2b05      	cmp	r3, #5
 800be44:	d84c      	bhi.n	800bee0 <UART_SetConfig+0x144>
 800be46:	4a8b      	ldr	r2, [pc, #556]	; (800c074 <UART_SetConfig+0x2d8>)
 800be48:	e7de      	b.n	800be08 <UART_SetConfig+0x6c>
 800be4a:	4a8b      	ldr	r2, [pc, #556]	; (800c078 <UART_SetConfig+0x2dc>)
 800be4c:	4293      	cmp	r3, r2
 800be4e:	d107      	bne.n	800be60 <UART_SetConfig+0xc4>
 800be50:	4b85      	ldr	r3, [pc, #532]	; (800c068 <UART_SetConfig+0x2cc>)
 800be52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be54:	f003 0307 	and.w	r3, r3, #7
 800be58:	2b05      	cmp	r3, #5
 800be5a:	d841      	bhi.n	800bee0 <UART_SetConfig+0x144>
 800be5c:	4a87      	ldr	r2, [pc, #540]	; (800c07c <UART_SetConfig+0x2e0>)
 800be5e:	e7d3      	b.n	800be08 <UART_SetConfig+0x6c>
 800be60:	4a87      	ldr	r2, [pc, #540]	; (800c080 <UART_SetConfig+0x2e4>)
 800be62:	4293      	cmp	r3, r2
 800be64:	d107      	bne.n	800be76 <UART_SetConfig+0xda>
 800be66:	4b80      	ldr	r3, [pc, #512]	; (800c068 <UART_SetConfig+0x2cc>)
 800be68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be6a:	f003 0307 	and.w	r3, r3, #7
 800be6e:	2b05      	cmp	r3, #5
 800be70:	d836      	bhi.n	800bee0 <UART_SetConfig+0x144>
 800be72:	4a84      	ldr	r2, [pc, #528]	; (800c084 <UART_SetConfig+0x2e8>)
 800be74:	e7c8      	b.n	800be08 <UART_SetConfig+0x6c>
 800be76:	4a84      	ldr	r2, [pc, #528]	; (800c088 <UART_SetConfig+0x2ec>)
 800be78:	4293      	cmp	r3, r2
 800be7a:	d107      	bne.n	800be8c <UART_SetConfig+0xf0>
 800be7c:	4b7a      	ldr	r3, [pc, #488]	; (800c068 <UART_SetConfig+0x2cc>)
 800be7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be80:	f003 0307 	and.w	r3, r3, #7
 800be84:	2b05      	cmp	r3, #5
 800be86:	d82b      	bhi.n	800bee0 <UART_SetConfig+0x144>
 800be88:	4a80      	ldr	r2, [pc, #512]	; (800c08c <UART_SetConfig+0x2f0>)
 800be8a:	e7bd      	b.n	800be08 <UART_SetConfig+0x6c>
 800be8c:	4a80      	ldr	r2, [pc, #512]	; (800c090 <UART_SetConfig+0x2f4>)
 800be8e:	4293      	cmp	r3, r2
 800be90:	d107      	bne.n	800bea2 <UART_SetConfig+0x106>
 800be92:	4b75      	ldr	r3, [pc, #468]	; (800c068 <UART_SetConfig+0x2cc>)
 800be94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be96:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800be9a:	2b28      	cmp	r3, #40	; 0x28
 800be9c:	d820      	bhi.n	800bee0 <UART_SetConfig+0x144>
 800be9e:	4a7d      	ldr	r2, [pc, #500]	; (800c094 <UART_SetConfig+0x2f8>)
 800bea0:	e7b2      	b.n	800be08 <UART_SetConfig+0x6c>
 800bea2:	4a7d      	ldr	r2, [pc, #500]	; (800c098 <UART_SetConfig+0x2fc>)
 800bea4:	4293      	cmp	r3, r2
 800bea6:	d107      	bne.n	800beb8 <UART_SetConfig+0x11c>
 800bea8:	4b6f      	ldr	r3, [pc, #444]	; (800c068 <UART_SetConfig+0x2cc>)
 800beaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800beac:	f003 0307 	and.w	r3, r3, #7
 800beb0:	2b05      	cmp	r3, #5
 800beb2:	d815      	bhi.n	800bee0 <UART_SetConfig+0x144>
 800beb4:	4a79      	ldr	r2, [pc, #484]	; (800c09c <UART_SetConfig+0x300>)
 800beb6:	e7a7      	b.n	800be08 <UART_SetConfig+0x6c>
 800beb8:	4a79      	ldr	r2, [pc, #484]	; (800c0a0 <UART_SetConfig+0x304>)
 800beba:	4293      	cmp	r3, r2
 800bebc:	d107      	bne.n	800bece <UART_SetConfig+0x132>
 800bebe:	4b6a      	ldr	r3, [pc, #424]	; (800c068 <UART_SetConfig+0x2cc>)
 800bec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bec2:	f003 0307 	and.w	r3, r3, #7
 800bec6:	2b05      	cmp	r3, #5
 800bec8:	d80a      	bhi.n	800bee0 <UART_SetConfig+0x144>
 800beca:	4a76      	ldr	r2, [pc, #472]	; (800c0a4 <UART_SetConfig+0x308>)
 800becc:	e79c      	b.n	800be08 <UART_SetConfig+0x6c>
 800bece:	4a64      	ldr	r2, [pc, #400]	; (800c060 <UART_SetConfig+0x2c4>)
 800bed0:	4293      	cmp	r3, r2
 800bed2:	d105      	bne.n	800bee0 <UART_SetConfig+0x144>
 800bed4:	4b64      	ldr	r3, [pc, #400]	; (800c068 <UART_SetConfig+0x2cc>)
 800bed6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bed8:	f003 0307 	and.w	r3, r3, #7
 800bedc:	2b05      	cmp	r3, #5
 800bede:	d901      	bls.n	800bee4 <UART_SetConfig+0x148>
        ret = HAL_ERROR;
 800bee0:	2001      	movs	r0, #1
 800bee2:	e04b      	b.n	800bf7c <UART_SetConfig+0x1e0>
    switch (clocksource)
 800bee4:	4a70      	ldr	r2, [pc, #448]	; (800c0a8 <UART_SetConfig+0x30c>)
 800bee6:	5cd3      	ldrb	r3, [r2, r3]
 800bee8:	2b08      	cmp	r3, #8
 800beea:	d050      	beq.n	800bf8e <UART_SetConfig+0x1f2>
 800beec:	d808      	bhi.n	800bf00 <UART_SetConfig+0x164>
 800beee:	2b02      	cmp	r3, #2
 800bef0:	d03f      	beq.n	800bf72 <UART_SetConfig+0x1d6>
 800bef2:	2b04      	cmp	r3, #4
 800bef4:	d1f4      	bne.n	800bee0 <UART_SetConfig+0x144>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bef6:	4668      	mov	r0, sp
 800bef8:	f7fd fda6 	bl	8009a48 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800befc:	9801      	ldr	r0, [sp, #4]
        break;
 800befe:	e03a      	b.n	800bf76 <UART_SetConfig+0x1da>
    switch (clocksource)
 800bf00:	2b20      	cmp	r3, #32
 800bf02:	d04c      	beq.n	800bf9e <UART_SetConfig+0x202>
 800bf04:	2b40      	cmp	r3, #64	; 0x40
 800bf06:	d047      	beq.n	800bf98 <UART_SetConfig+0x1fc>
 800bf08:	2b10      	cmp	r3, #16
 800bf0a:	d1e9      	bne.n	800bee0 <UART_SetConfig+0x144>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bf0c:	4b56      	ldr	r3, [pc, #344]	; (800c068 <UART_SetConfig+0x2cc>)
 800bf0e:	4867      	ldr	r0, [pc, #412]	; (800c0ac <UART_SetConfig+0x310>)
 800bf10:	681a      	ldr	r2, [r3, #0]
 800bf12:	f012 0f20 	tst.w	r2, #32
 800bf16:	d003      	beq.n	800bf20 <UART_SetConfig+0x184>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bf1e:	40d8      	lsrs	r0, r3
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bf20:	4b63      	ldr	r3, [pc, #396]	; (800c0b0 <UART_SetConfig+0x314>)
 800bf22:	6a62      	ldr	r2, [r4, #36]	; 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bf24:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bf26:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bf2a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bf2e:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bf32:	4299      	cmp	r1, r3
 800bf34:	d8d4      	bhi.n	800bee0 <UART_SetConfig+0x144>
 800bf36:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800bf3a:	d8d1      	bhi.n	800bee0 <UART_SetConfig+0x144>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	2100      	movs	r1, #0
 800bf40:	f7f4 fa26 	bl	8000390 <__aeabi_uldivmod>
 800bf44:	462a      	mov	r2, r5
 800bf46:	020f      	lsls	r7, r1, #8
 800bf48:	2300      	movs	r3, #0
 800bf4a:	0206      	lsls	r6, r0, #8
 800bf4c:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 800bf50:	0868      	lsrs	r0, r5, #1
 800bf52:	eb16 0b00 	adds.w	fp, r6, r0
 800bf56:	f147 0c00 	adc.w	ip, r7, #0
 800bf5a:	4658      	mov	r0, fp
 800bf5c:	4661      	mov	r1, ip
 800bf5e:	f7f4 fa17 	bl	8000390 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bf62:	4b54      	ldr	r3, [pc, #336]	; (800c0b4 <UART_SetConfig+0x318>)
 800bf64:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800bf68:	429a      	cmp	r2, r3
 800bf6a:	d8b9      	bhi.n	800bee0 <UART_SetConfig+0x144>
          huart->Instance->BRR = usartdiv;
 800bf6c:	6823      	ldr	r3, [r4, #0]
 800bf6e:	60d8      	str	r0, [r3, #12]
 800bf70:	e003      	b.n	800bf7a <UART_SetConfig+0x1de>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800bf72:	f7fd fd57 	bl	8009a24 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 800bf76:	2800      	cmp	r0, #0
 800bf78:	d1d2      	bne.n	800bf20 <UART_SetConfig+0x184>
 800bf7a:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800bf82:	e9c4 231a 	strd	r2, r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 800bf86:	6723      	str	r3, [r4, #112]	; 0x70
}
 800bf88:	b006      	add	sp, #24
 800bf8a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf8e:	a803      	add	r0, sp, #12
 800bf90:	f7fd fe00 	bl	8009b94 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bf94:	9804      	ldr	r0, [sp, #16]
        break;
 800bf96:	e7ee      	b.n	800bf76 <UART_SetConfig+0x1da>
        pclk = (uint32_t) LSE_VALUE;
 800bf98:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800bf9c:	e7c0      	b.n	800bf20 <UART_SetConfig+0x184>
        pclk = (uint32_t) CSI_VALUE;
 800bf9e:	4846      	ldr	r0, [pc, #280]	; (800c0b8 <UART_SetConfig+0x31c>)
 800bfa0:	e7be      	b.n	800bf20 <UART_SetConfig+0x184>
    switch (clocksource)
 800bfa2:	2b20      	cmp	r3, #32
 800bfa4:	d037      	beq.n	800c016 <UART_SetConfig+0x27a>
 800bfa6:	2b40      	cmp	r3, #64	; 0x40
 800bfa8:	d00b      	beq.n	800bfc2 <UART_SetConfig+0x226>
 800bfaa:	2b10      	cmp	r3, #16
 800bfac:	d198      	bne.n	800bee0 <UART_SetConfig+0x144>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bfae:	4b2e      	ldr	r3, [pc, #184]	; (800c068 <UART_SetConfig+0x2cc>)
 800bfb0:	483e      	ldr	r0, [pc, #248]	; (800c0ac <UART_SetConfig+0x310>)
 800bfb2:	681a      	ldr	r2, [r3, #0]
 800bfb4:	f012 0f20 	tst.w	r2, #32
 800bfb8:	d003      	beq.n	800bfc2 <UART_SetConfig+0x226>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bfc0:	40d8      	lsrs	r0, r3
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bfc2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800bfc4:	4b3a      	ldr	r3, [pc, #232]	; (800c0b0 <UART_SetConfig+0x314>)
 800bfc6:	6862      	ldr	r2, [r4, #4]
 800bfc8:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800bfcc:	fbb0 f0f3 	udiv	r0, r0, r3
 800bfd0:	0853      	lsrs	r3, r2, #1
 800bfd2:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800bfd6:	fbb0 f0f2 	udiv	r0, r0, r2
 800bfda:	b283      	uxth	r3, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bfdc:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800bfe0:	f1a3 0110 	sub.w	r1, r3, #16
 800bfe4:	4291      	cmp	r1, r2
 800bfe6:	f63f af7b 	bhi.w	800bee0 <UART_SetConfig+0x144>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bfea:	f020 000f 	bic.w	r0, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bfee:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800bff2:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bff4:	b280      	uxth	r0, r0
        huart->Instance->BRR = brrtemp;
 800bff6:	4318      	orrs	r0, r3
 800bff8:	60d0      	str	r0, [r2, #12]
 800bffa:	e7be      	b.n	800bf7a <UART_SetConfig+0x1de>
        pclk = HAL_RCC_GetPCLK1Freq();
 800bffc:	f7fc ff76 	bl	8008eec <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800c000:	2800      	cmp	r0, #0
 800c002:	d0ba      	beq.n	800bf7a <UART_SetConfig+0x1de>
 800c004:	e7dd      	b.n	800bfc2 <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetPCLK2Freq();
 800c006:	f7fc ff83 	bl	8008f10 <HAL_RCC_GetPCLK2Freq>
        break;
 800c00a:	e7f9      	b.n	800c000 <UART_SetConfig+0x264>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c00c:	a803      	add	r0, sp, #12
 800c00e:	f7fd fdc1 	bl	8009b94 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c012:	9804      	ldr	r0, [sp, #16]
        break;
 800c014:	e7f4      	b.n	800c000 <UART_SetConfig+0x264>
        pclk = (uint32_t) CSI_VALUE;
 800c016:	4828      	ldr	r0, [pc, #160]	; (800c0b8 <UART_SetConfig+0x31c>)
 800c018:	e7d3      	b.n	800bfc2 <UART_SetConfig+0x226>
    switch (clocksource)
 800c01a:	2b08      	cmp	r3, #8
 800c01c:	d06a      	beq.n	800c0f4 <UART_SetConfig+0x358>
 800c01e:	d80a      	bhi.n	800c036 <UART_SetConfig+0x29a>
 800c020:	2b01      	cmp	r3, #1
 800c022:	d064      	beq.n	800c0ee <UART_SetConfig+0x352>
 800c024:	d35d      	bcc.n	800c0e2 <UART_SetConfig+0x346>
 800c026:	2b04      	cmp	r3, #4
 800c028:	f47f af5a 	bne.w	800bee0 <UART_SetConfig+0x144>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c02c:	4668      	mov	r0, sp
 800c02e:	f7fd fd0b 	bl	8009a48 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c032:	9801      	ldr	r0, [sp, #4]
        break;
 800c034:	e057      	b.n	800c0e6 <UART_SetConfig+0x34a>
    switch (clocksource)
 800c036:	2b20      	cmp	r3, #32
 800c038:	d061      	beq.n	800c0fe <UART_SetConfig+0x362>
 800c03a:	2b40      	cmp	r3, #64	; 0x40
 800c03c:	d03e      	beq.n	800c0bc <UART_SetConfig+0x320>
 800c03e:	2b10      	cmp	r3, #16
 800c040:	f47f af4e 	bne.w	800bee0 <UART_SetConfig+0x144>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c044:	4b08      	ldr	r3, [pc, #32]	; (800c068 <UART_SetConfig+0x2cc>)
 800c046:	4819      	ldr	r0, [pc, #100]	; (800c0ac <UART_SetConfig+0x310>)
 800c048:	681a      	ldr	r2, [r3, #0]
 800c04a:	f012 0f20 	tst.w	r2, #32
 800c04e:	d037      	beq.n	800c0c0 <UART_SetConfig+0x324>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c056:	40d8      	lsrs	r0, r3
 800c058:	e032      	b.n	800c0c0 <UART_SetConfig+0x324>
 800c05a:	bf00      	nop
 800c05c:	cfff69f3 	.word	0xcfff69f3
 800c060:	58000c00 	.word	0x58000c00
 800c064:	40011000 	.word	0x40011000
 800c068:	58024400 	.word	0x58024400
 800c06c:	080166b0 	.word	0x080166b0
 800c070:	40004400 	.word	0x40004400
 800c074:	080166d9 	.word	0x080166d9
 800c078:	40004800 	.word	0x40004800
 800c07c:	080166d9 	.word	0x080166d9
 800c080:	40004c00 	.word	0x40004c00
 800c084:	080166d9 	.word	0x080166d9
 800c088:	40005000 	.word	0x40005000
 800c08c:	080166d9 	.word	0x080166d9
 800c090:	40011400 	.word	0x40011400
 800c094:	080166b0 	.word	0x080166b0
 800c098:	40007800 	.word	0x40007800
 800c09c:	080166d9 	.word	0x080166d9
 800c0a0:	40007c00 	.word	0x40007c00
 800c0a4:	080166d9 	.word	0x080166d9
 800c0a8:	080166df 	.word	0x080166df
 800c0ac:	03d09000 	.word	0x03d09000
 800c0b0:	080166e6 	.word	0x080166e6
 800c0b4:	000ffcff 	.word	0x000ffcff
 800c0b8:	003d0900 	.word	0x003d0900
        pclk = (uint32_t) LSE_VALUE;
 800c0bc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c0c0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c0c2:	4a10      	ldr	r2, [pc, #64]	; (800c104 <UART_SetConfig+0x368>)
 800c0c4:	6863      	ldr	r3, [r4, #4]
 800c0c6:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800c0ca:	fbb0 f0f2 	udiv	r0, r0, r2
 800c0ce:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800c0d2:	fbb0 f0f3 	udiv	r0, r0, r3
 800c0d6:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c0d8:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800c0dc:	f1a0 0210 	sub.w	r2, r0, #16
 800c0e0:	e742      	b.n	800bf68 <UART_SetConfig+0x1cc>
        pclk = HAL_RCC_GetPCLK1Freq();
 800c0e2:	f7fc ff03 	bl	8008eec <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800c0e6:	2800      	cmp	r0, #0
 800c0e8:	f43f af47 	beq.w	800bf7a <UART_SetConfig+0x1de>
 800c0ec:	e7e8      	b.n	800c0c0 <UART_SetConfig+0x324>
        pclk = HAL_RCC_GetPCLK2Freq();
 800c0ee:	f7fc ff0f 	bl	8008f10 <HAL_RCC_GetPCLK2Freq>
        break;
 800c0f2:	e7f8      	b.n	800c0e6 <UART_SetConfig+0x34a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c0f4:	a803      	add	r0, sp, #12
 800c0f6:	f7fd fd4d 	bl	8009b94 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c0fa:	9804      	ldr	r0, [sp, #16]
        break;
 800c0fc:	e7f3      	b.n	800c0e6 <UART_SetConfig+0x34a>
        pclk = (uint32_t) CSI_VALUE;
 800c0fe:	4802      	ldr	r0, [pc, #8]	; (800c108 <UART_SetConfig+0x36c>)
 800c100:	e7de      	b.n	800c0c0 <UART_SetConfig+0x324>
 800c102:	bf00      	nop
 800c104:	080166e6 	.word	0x080166e6
 800c108:	003d0900 	.word	0x003d0900

0800c10c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c10c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800c10e:	07da      	lsls	r2, r3, #31
{
 800c110:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c112:	d506      	bpl.n	800c122 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c114:	6801      	ldr	r1, [r0, #0]
 800c116:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800c118:	684a      	ldr	r2, [r1, #4]
 800c11a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800c11e:	4322      	orrs	r2, r4
 800c120:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c122:	079c      	lsls	r4, r3, #30
 800c124:	d506      	bpl.n	800c134 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c126:	6801      	ldr	r1, [r0, #0]
 800c128:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800c12a:	684a      	ldr	r2, [r1, #4]
 800c12c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800c130:	4322      	orrs	r2, r4
 800c132:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c134:	0759      	lsls	r1, r3, #29
 800c136:	d506      	bpl.n	800c146 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c138:	6801      	ldr	r1, [r0, #0]
 800c13a:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800c13c:	684a      	ldr	r2, [r1, #4]
 800c13e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c142:	4322      	orrs	r2, r4
 800c144:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c146:	071a      	lsls	r2, r3, #28
 800c148:	d506      	bpl.n	800c158 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c14a:	6801      	ldr	r1, [r0, #0]
 800c14c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800c14e:	684a      	ldr	r2, [r1, #4]
 800c150:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c154:	4322      	orrs	r2, r4
 800c156:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c158:	06dc      	lsls	r4, r3, #27
 800c15a:	d506      	bpl.n	800c16a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c15c:	6801      	ldr	r1, [r0, #0]
 800c15e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800c160:	688a      	ldr	r2, [r1, #8]
 800c162:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c166:	4322      	orrs	r2, r4
 800c168:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c16a:	0699      	lsls	r1, r3, #26
 800c16c:	d506      	bpl.n	800c17c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c16e:	6801      	ldr	r1, [r0, #0]
 800c170:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800c172:	688a      	ldr	r2, [r1, #8]
 800c174:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c178:	4322      	orrs	r2, r4
 800c17a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c17c:	065a      	lsls	r2, r3, #25
 800c17e:	d510      	bpl.n	800c1a2 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c180:	6801      	ldr	r1, [r0, #0]
 800c182:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800c184:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c186:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c18a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800c18e:	ea42 0204 	orr.w	r2, r2, r4
 800c192:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c194:	d105      	bne.n	800c1a2 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c196:	684a      	ldr	r2, [r1, #4]
 800c198:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800c19a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800c19e:	4322      	orrs	r2, r4
 800c1a0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c1a2:	061b      	lsls	r3, r3, #24
 800c1a4:	d506      	bpl.n	800c1b4 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c1a6:	6802      	ldr	r2, [r0, #0]
 800c1a8:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800c1aa:	6853      	ldr	r3, [r2, #4]
 800c1ac:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800c1b0:	430b      	orrs	r3, r1
 800c1b2:	6053      	str	r3, [r2, #4]
}
 800c1b4:	bd10      	pop	{r4, pc}

0800c1b6 <UART_WaitOnFlagUntilTimeout>:
{
 800c1b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1ba:	9d06      	ldr	r5, [sp, #24]
 800c1bc:	4604      	mov	r4, r0
 800c1be:	460f      	mov	r7, r1
 800c1c0:	4616      	mov	r6, r2
 800c1c2:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c1c4:	6821      	ldr	r1, [r4, #0]
 800c1c6:	69ca      	ldr	r2, [r1, #28]
 800c1c8:	ea37 0302 	bics.w	r3, r7, r2
 800c1cc:	bf0c      	ite	eq
 800c1ce:	2201      	moveq	r2, #1
 800c1d0:	2200      	movne	r2, #0
 800c1d2:	42b2      	cmp	r2, r6
 800c1d4:	d001      	beq.n	800c1da <UART_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 800c1d6:	2000      	movs	r0, #0
 800c1d8:	e01a      	b.n	800c210 <UART_WaitOnFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 800c1da:	1c68      	adds	r0, r5, #1
 800c1dc:	d0f3      	beq.n	800c1c6 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c1de:	f7f9 fbb5 	bl	800594c <HAL_GetTick>
 800c1e2:	eba0 0008 	sub.w	r0, r0, r8
 800c1e6:	42a8      	cmp	r0, r5
 800c1e8:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800c1ea:	6803      	ldr	r3, [r0, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c1ec:	d800      	bhi.n	800c1f0 <UART_WaitOnFlagUntilTimeout+0x3a>
 800c1ee:	b98d      	cbnz	r5, 800c214 <UART_WaitOnFlagUntilTimeout+0x5e>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800c1f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c1f4:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c1f6:	6883      	ldr	r3, [r0, #8]
 800c1f8:	f023 0301 	bic.w	r3, r3, #1
 800c1fc:	6083      	str	r3, [r0, #8]
        huart->gState = HAL_UART_STATE_READY;
 800c1fe:	2320      	movs	r3, #32
 800c200:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800c204:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 800c208:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 800c20a:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 800c20c:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
}
 800c210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c214:	075a      	lsls	r2, r3, #29
 800c216:	d5d5      	bpl.n	800c1c4 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c218:	69c3      	ldr	r3, [r0, #28]
 800c21a:	051b      	lsls	r3, r3, #20
 800c21c:	d5d2      	bpl.n	800c1c4 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c21e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c222:	6203      	str	r3, [r0, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800c224:	6803      	ldr	r3, [r0, #0]
 800c226:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c22a:	6003      	str	r3, [r0, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c22c:	6883      	ldr	r3, [r0, #8]
 800c22e:	f023 0301 	bic.w	r3, r3, #1
 800c232:	6083      	str	r3, [r0, #8]
          huart->gState = HAL_UART_STATE_READY;
 800c234:	2320      	movs	r3, #32
 800c236:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800c23a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c23e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800c242:	e7e1      	b.n	800c208 <UART_WaitOnFlagUntilTimeout+0x52>

0800c244 <UART_CheckIdleState>:
{
 800c244:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c246:	2600      	movs	r6, #0
{
 800c248:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c24a:	f8c0 6088 	str.w	r6, [r0, #136]	; 0x88
  tickstart = HAL_GetTick();
 800c24e:	f7f9 fb7d 	bl	800594c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c252:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800c254:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	071a      	lsls	r2, r3, #28
 800c25a:	d417      	bmi.n	800c28c <UART_CheckIdleState+0x48>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c25c:	6823      	ldr	r3, [r4, #0]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	075b      	lsls	r3, r3, #29
 800c262:	d50a      	bpl.n	800c27a <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c264:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c268:	2200      	movs	r2, #0
 800c26a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c26e:	4620      	mov	r0, r4
 800c270:	9300      	str	r3, [sp, #0]
 800c272:	462b      	mov	r3, r5
 800c274:	f7ff ff9f 	bl	800c1b6 <UART_WaitOnFlagUntilTimeout>
 800c278:	b9a0      	cbnz	r0, 800c2a4 <UART_CheckIdleState+0x60>
  huart->gState = HAL_UART_STATE_READY;
 800c27a:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800c27c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800c27e:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UNLOCK(huart);
 800c282:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800c286:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  return HAL_OK;
 800c28a:	e00c      	b.n	800c2a6 <UART_CheckIdleState+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c28c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c290:	4632      	mov	r2, r6
 800c292:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c296:	9300      	str	r3, [sp, #0]
 800c298:	4603      	mov	r3, r0
 800c29a:	4620      	mov	r0, r4
 800c29c:	f7ff ff8b 	bl	800c1b6 <UART_WaitOnFlagUntilTimeout>
 800c2a0:	2800      	cmp	r0, #0
 800c2a2:	d0db      	beq.n	800c25c <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 800c2a4:	2003      	movs	r0, #3
}
 800c2a6:	b002      	add	sp, #8
 800c2a8:	bd70      	pop	{r4, r5, r6, pc}

0800c2aa <HAL_UART_Init>:
{
 800c2aa:	b510      	push	{r4, lr}
  if (huart == NULL)
 800c2ac:	4604      	mov	r4, r0
 800c2ae:	b350      	cbz	r0, 800c306 <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 800c2b0:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 800c2b4:	b91b      	cbnz	r3, 800c2be <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 800c2b6:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    HAL_UART_MspInit(huart);
 800c2ba:	f7f6 fe83 	bl	8002fc4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800c2be:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800c2c0:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c2c2:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800c2c4:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UART_DISABLE(huart);
 800c2c8:	6813      	ldr	r3, [r2, #0]
 800c2ca:	f023 0301 	bic.w	r3, r3, #1
 800c2ce:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c2d0:	f7ff fd64 	bl	800bd9c <UART_SetConfig>
 800c2d4:	2801      	cmp	r0, #1
 800c2d6:	d016      	beq.n	800c306 <HAL_UART_Init+0x5c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c2d8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c2da:	b113      	cbz	r3, 800c2e2 <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 800c2dc:	4620      	mov	r0, r4
 800c2de:	f7ff ff15 	bl	800c10c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c2e2:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800c2e4:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c2e6:	685a      	ldr	r2, [r3, #4]
 800c2e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c2ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c2ee:	689a      	ldr	r2, [r3, #8]
 800c2f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c2f4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800c2f6:	681a      	ldr	r2, [r3, #0]
 800c2f8:	f042 0201 	orr.w	r2, r2, #1
}
 800c2fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 800c300:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800c302:	f7ff bf9f 	b.w	800c244 <UART_CheckIdleState>
}
 800c306:	2001      	movs	r0, #1
 800c308:	bd10      	pop	{r4, pc}
	...

0800c30c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c30c:	b084      	sub	sp, #16
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800c30e:	f240 1307 	movw	r3, #263	; 0x107
 800c312:	4a17      	ldr	r2, [pc, #92]	; (800c370 <UARTEx_SetNbDataToProcess+0x64>)
 800c314:	e9cd 2300 	strd	r2, r3, [sp]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800c318:	4b16      	ldr	r3, [pc, #88]	; (800c374 <UARTEx_SetNbDataToProcess+0x68>)
 800c31a:	9302      	str	r3, [sp, #8]
 800c31c:	f1a3 2303 	sub.w	r3, r3, #50332416	; 0x3000300
 800c320:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 800c324:	9303      	str	r3, [sp, #12]

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c326:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800c328:	b923      	cbnz	r3, 800c334 <UARTEx_SetNbDataToProcess+0x28>
  {
    huart->NbTxDataToProcess = 1U;
    huart->NbRxDataToProcess = 1U;
 800c32a:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 800c32e:	6683      	str	r3, [r0, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c330:	b004      	add	sp, #16
 800c332:	4770      	bx	lr
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c334:	6802      	ldr	r2, [r0, #0]
 800c336:	6893      	ldr	r3, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c338:	6891      	ldr	r1, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800c33a:	aa04      	add	r2, sp, #16
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800c33c:	f3c3 6342 	ubfx	r3, r3, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800c340:	eb02 7151 	add.w	r1, r2, r1, lsr #29
 800c344:	f811 2c10 	ldrb.w	r2, [r1, #-16]
 800c348:	f811 1c08 	ldrb.w	r1, [r1, #-8]
 800c34c:	0112      	lsls	r2, r2, #4
 800c34e:	fb92 f2f1 	sdiv	r2, r2, r1
 800c352:	f8a0 206a 	strh.w	r2, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800c356:	aa04      	add	r2, sp, #16
 800c358:	4413      	add	r3, r2
 800c35a:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800c35e:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800c362:	0112      	lsls	r2, r2, #4
 800c364:	fb92 f3f3 	sdiv	r3, r2, r3
 800c368:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
}
 800c36c:	e7e0      	b.n	800c330 <UARTEx_SetNbDataToProcess+0x24>
 800c36e:	bf00      	nop
 800c370:	03010101 	.word	0x03010101
 800c374:	04020408 	.word	0x04020408

0800c378 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 800c378:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 800c37c:	2b01      	cmp	r3, #1
 800c37e:	d014      	beq.n	800c3aa <HAL_UARTEx_DisableFifoMode+0x32>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c380:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800c382:	2324      	movs	r3, #36	; 0x24
 800c384:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c388:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800c38a:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c38c:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800c390:	f023 0301 	bic.w	r3, r3, #1
 800c394:	6013      	str	r3, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c396:	2300      	movs	r3, #0
 800c398:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c39a:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 800c39c:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 800c39e:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_READY;
 800c3a2:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  return HAL_OK;
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	4770      	bx	lr
  __HAL_LOCK(huart);
 800c3aa:	2002      	movs	r0, #2
}
 800c3ac:	4770      	bx	lr

0800c3ae <HAL_UARTEx_SetTxFifoThreshold>:
{
 800c3ae:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800c3b0:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
{
 800c3b4:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 800c3b6:	2b01      	cmp	r3, #1
 800c3b8:	d01b      	beq.n	800c3f2 <HAL_UARTEx_SetTxFifoThreshold+0x44>
 800c3ba:	2301      	movs	r3, #1
 800c3bc:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 800c3c0:	2324      	movs	r3, #36	; 0x24
 800c3c2:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c3c6:	6803      	ldr	r3, [r0, #0]
 800c3c8:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800c3ca:	681a      	ldr	r2, [r3, #0]
 800c3cc:	f022 0201 	bic.w	r2, r2, #1
 800c3d0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c3d2:	689a      	ldr	r2, [r3, #8]
 800c3d4:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800c3d8:	4311      	orrs	r1, r2
 800c3da:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 800c3dc:	f7ff ff96 	bl	800c30c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c3e0:	6803      	ldr	r3, [r0, #0]
 800c3e2:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800c3e4:	2320      	movs	r3, #32
 800c3e6:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 800c3ea:	2000      	movs	r0, #0
 800c3ec:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
}
 800c3f0:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800c3f2:	2002      	movs	r0, #2
 800c3f4:	e7fc      	b.n	800c3f0 <HAL_UARTEx_SetTxFifoThreshold+0x42>

0800c3f6 <HAL_UARTEx_SetRxFifoThreshold>:
{
 800c3f6:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800c3f8:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
{
 800c3fc:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 800c3fe:	2b01      	cmp	r3, #1
 800c400:	d01b      	beq.n	800c43a <HAL_UARTEx_SetRxFifoThreshold+0x44>
 800c402:	2301      	movs	r3, #1
 800c404:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 800c408:	2324      	movs	r3, #36	; 0x24
 800c40a:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c40e:	6803      	ldr	r3, [r0, #0]
 800c410:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800c412:	681a      	ldr	r2, [r3, #0]
 800c414:	f022 0201 	bic.w	r2, r2, #1
 800c418:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c41a:	689a      	ldr	r2, [r3, #8]
 800c41c:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 800c420:	4311      	orrs	r1, r2
 800c422:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 800c424:	f7ff ff72 	bl	800c30c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c428:	6803      	ldr	r3, [r0, #0]
 800c42a:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800c42c:	2320      	movs	r3, #32
 800c42e:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 800c432:	2000      	movs	r0, #0
 800c434:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
}
 800c438:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800c43a:	2002      	movs	r0, #2
 800c43c:	e7fc      	b.n	800c438 <HAL_UARTEx_SetRxFifoThreshold+0x42>
	...

0800c440 <SDMMC_GetCmdResp2>:
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c440:	4b12      	ldr	r3, [pc, #72]	; (800c48c <SDMMC_GetCmdResp2+0x4c>)
 800c442:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	fbb3 f2f2 	udiv	r2, r3, r2
 800c44c:	f241 3388 	movw	r3, #5000	; 0x1388
 800c450:	4353      	muls	r3, r2

  do
  {
    if (count-- == 0U)
 800c452:	f113 33ff 	adds.w	r3, r3, #4294967295
 800c456:	d315      	bcc.n	800c484 <SDMMC_GetCmdResp2+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
 800c458:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800c45a:	f012 0f45 	tst.w	r2, #69	; 0x45
 800c45e:	d0f8      	beq.n	800c452 <SDMMC_GetCmdResp2+0x12>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c460:	0492      	lsls	r2, r2, #18
 800c462:	d4f6      	bmi.n	800c452 <SDMMC_GetCmdResp2+0x12>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c464:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c466:	075b      	lsls	r3, r3, #29
 800c468:	d503      	bpl.n	800c472 <SDMMC_GetCmdResp2+0x32>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c46a:	2304      	movs	r3, #4

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c46c:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 800c46e:	4618      	mov	r0, r3
 800c470:	4770      	bx	lr
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c472:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c474:	f013 0301 	ands.w	r3, r3, #1
 800c478:	d001      	beq.n	800c47e <SDMMC_GetCmdResp2+0x3e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c47a:	2301      	movs	r3, #1
 800c47c:	e7f6      	b.n	800c46c <SDMMC_GetCmdResp2+0x2c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c47e:	4a04      	ldr	r2, [pc, #16]	; (800c490 <SDMMC_GetCmdResp2+0x50>)
 800c480:	6382      	str	r2, [r0, #56]	; 0x38
 800c482:	e7f4      	b.n	800c46e <SDMMC_GetCmdResp2+0x2e>
      return SDMMC_ERROR_TIMEOUT;
 800c484:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c488:	e7f1      	b.n	800c46e <SDMMC_GetCmdResp2+0x2e>
 800c48a:	bf00      	nop
 800c48c:	24000000 	.word	0x24000000
 800c490:	002000c5 	.word	0x002000c5

0800c494 <SDMMC_GetCmdResp3>:
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c494:	4b0f      	ldr	r3, [pc, #60]	; (800c4d4 <SDMMC_GetCmdResp3+0x40>)
 800c496:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	fbb3 f2f2 	udiv	r2, r3, r2
 800c4a0:	f241 3388 	movw	r3, #5000	; 0x1388
 800c4a4:	4353      	muls	r3, r2

  do
  {
    if (count-- == 0U)
 800c4a6:	f113 33ff 	adds.w	r3, r3, #4294967295
 800c4aa:	d310      	bcc.n	800c4ce <SDMMC_GetCmdResp3+0x3a>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
 800c4ac:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800c4ae:	f012 0f45 	tst.w	r2, #69	; 0x45
 800c4b2:	d0f8      	beq.n	800c4a6 <SDMMC_GetCmdResp3+0x12>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c4b4:	0492      	lsls	r2, r2, #18
 800c4b6:	d4f6      	bmi.n	800c4a6 <SDMMC_GetCmdResp3+0x12>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c4b8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c4ba:	f013 0304 	ands.w	r3, r3, #4
 800c4be:	d003      	beq.n	800c4c8 <SDMMC_GetCmdResp3+0x34>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c4c0:	2304      	movs	r3, #4
 800c4c2:	6383      	str	r3, [r0, #56]	; 0x38
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c4c8:	4a03      	ldr	r2, [pc, #12]	; (800c4d8 <SDMMC_GetCmdResp3+0x44>)
 800c4ca:	6382      	str	r2, [r0, #56]	; 0x38
 800c4cc:	e7fa      	b.n	800c4c4 <SDMMC_GetCmdResp3+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800c4ce:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800c4d2:	4770      	bx	lr
 800c4d4:	24000000 	.word	0x24000000
 800c4d8:	002000c5 	.word	0x002000c5

0800c4dc <SDMMC_GetCmdResp1>:
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800c4dc:	4b44      	ldr	r3, [pc, #272]	; (800c5f0 <SDMMC_GetCmdResp1+0x114>)
{
 800c4de:	b510      	push	{r4, lr}
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 800c4e6:	fbb3 f3f4 	udiv	r3, r3, r4
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 800c4ea:	4c42      	ldr	r4, [pc, #264]	; (800c5f4 <SDMMC_GetCmdResp1+0x118>)
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800c4ec:	435a      	muls	r2, r3
    if (count-- == 0U)
 800c4ee:	2a00      	cmp	r2, #0
 800c4f0:	d049      	beq.n	800c586 <SDMMC_GetCmdResp1+0xaa>
    sta_reg = SDMMCx->STA;
 800c4f2:	6b43      	ldr	r3, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800c4f4:	4223      	tst	r3, r4
 800c4f6:	d008      	beq.n	800c50a <SDMMC_GetCmdResp1+0x2e>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 800c4f8:	049b      	lsls	r3, r3, #18
 800c4fa:	d406      	bmi.n	800c50a <SDMMC_GetCmdResp1+0x2e>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c4fc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c4fe:	075b      	lsls	r3, r3, #29
 800c500:	d505      	bpl.n	800c50e <SDMMC_GetCmdResp1+0x32>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c502:	2304      	movs	r3, #4
 800c504:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c506:	4618      	mov	r0, r3
}
 800c508:	bd10      	pop	{r4, pc}
 800c50a:	3a01      	subs	r2, #1
 800c50c:	e7ef      	b.n	800c4ee <SDMMC_GetCmdResp1+0x12>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c50e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c510:	07dc      	lsls	r4, r3, #31
 800c512:	d503      	bpl.n	800c51c <SDMMC_GetCmdResp1+0x40>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c514:	2301      	movs	r3, #1
 800c516:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c518:	2001      	movs	r0, #1
 800c51a:	e7f5      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c51c:	4b36      	ldr	r3, [pc, #216]	; (800c5f8 <SDMMC_GetCmdResp1+0x11c>)
 800c51e:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800c520:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c522:	b2db      	uxtb	r3, r3
 800c524:	4299      	cmp	r1, r3
 800c526:	d1f7      	bne.n	800c518 <SDMMC_GetCmdResp1+0x3c>
  return (*(__IO uint32_t *) tmp);
 800c528:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c52a:	4834      	ldr	r0, [pc, #208]	; (800c5fc <SDMMC_GetCmdResp1+0x120>)
 800c52c:	4018      	ands	r0, r3
 800c52e:	2800      	cmp	r0, #0
 800c530:	d0ea      	beq.n	800c508 <SDMMC_GetCmdResp1+0x2c>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c532:	2b00      	cmp	r3, #0
 800c534:	db2a      	blt.n	800c58c <SDMMC_GetCmdResp1+0xb0>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c536:	005a      	lsls	r2, r3, #1
 800c538:	d42b      	bmi.n	800c592 <SDMMC_GetCmdResp1+0xb6>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c53a:	009c      	lsls	r4, r3, #2
 800c53c:	d42b      	bmi.n	800c596 <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c53e:	00d9      	lsls	r1, r3, #3
 800c540:	d42b      	bmi.n	800c59a <SDMMC_GetCmdResp1+0xbe>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c542:	011a      	lsls	r2, r3, #4
 800c544:	d42c      	bmi.n	800c5a0 <SDMMC_GetCmdResp1+0xc4>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c546:	015c      	lsls	r4, r3, #5
 800c548:	d42d      	bmi.n	800c5a6 <SDMMC_GetCmdResp1+0xca>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c54a:	01d9      	lsls	r1, r3, #7
 800c54c:	d42e      	bmi.n	800c5ac <SDMMC_GetCmdResp1+0xd0>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c54e:	021a      	lsls	r2, r3, #8
 800c550:	d42f      	bmi.n	800c5b2 <SDMMC_GetCmdResp1+0xd6>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c552:	025c      	lsls	r4, r3, #9
 800c554:	d430      	bmi.n	800c5b8 <SDMMC_GetCmdResp1+0xdc>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c556:	0299      	lsls	r1, r3, #10
 800c558:	d431      	bmi.n	800c5be <SDMMC_GetCmdResp1+0xe2>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c55a:	02da      	lsls	r2, r3, #11
 800c55c:	d432      	bmi.n	800c5c4 <SDMMC_GetCmdResp1+0xe8>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c55e:	035c      	lsls	r4, r3, #13
 800c560:	d433      	bmi.n	800c5ca <SDMMC_GetCmdResp1+0xee>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c562:	0399      	lsls	r1, r3, #14
 800c564:	d434      	bmi.n	800c5d0 <SDMMC_GetCmdResp1+0xf4>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c566:	03da      	lsls	r2, r3, #15
 800c568:	d435      	bmi.n	800c5d6 <SDMMC_GetCmdResp1+0xfa>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c56a:	041c      	lsls	r4, r3, #16
 800c56c:	d436      	bmi.n	800c5dc <SDMMC_GetCmdResp1+0x100>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c56e:	0459      	lsls	r1, r3, #17
 800c570:	d437      	bmi.n	800c5e2 <SDMMC_GetCmdResp1+0x106>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c572:	049a      	lsls	r2, r3, #18
 800c574:	d438      	bmi.n	800c5e8 <SDMMC_GetCmdResp1+0x10c>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c576:	f013 0f08 	tst.w	r3, #8
 800c57a:	bf0c      	ite	eq
 800c57c:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800c580:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 800c584:	e7c0      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
      return SDMMC_ERROR_TIMEOUT;
 800c586:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800c58a:	e7bd      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c58c:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 800c590:	e7ba      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c592:	2040      	movs	r0, #64	; 0x40
 800c594:	e7b8      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c596:	2080      	movs	r0, #128	; 0x80
 800c598:	e7b6      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c59a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800c59e:	e7b3      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c5a0:	f44f 7000 	mov.w	r0, #512	; 0x200
 800c5a4:	e7b0      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c5a6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800c5aa:	e7ad      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c5ac:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c5b0:	e7aa      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c5b2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800c5b6:	e7a7      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c5b8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800c5bc:	e7a4      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c5be:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800c5c2:	e7a1      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CC_ERR;
 800c5c4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800c5c8:	e79e      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c5ca:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800c5ce:	e79b      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c5d0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800c5d4:	e798      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c5d6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800c5da:	e795      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c5dc:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800c5e0:	e792      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c5e2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800c5e6:	e78f      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_RESET;
 800c5e8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800c5ec:	e78c      	b.n	800c508 <SDMMC_GetCmdResp1+0x2c>
 800c5ee:	bf00      	nop
 800c5f0:	24000000 	.word	0x24000000
 800c5f4:	00200045 	.word	0x00200045
 800c5f8:	002000c5 	.word	0x002000c5
 800c5fc:	fdffe008 	.word	0xfdffe008

0800c600 <SDMMC_Init>:
{
 800c600:	b084      	sub	sp, #16
 800c602:	b510      	push	{r4, lr}
 800c604:	ac03      	add	r4, sp, #12
 800c606:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 800c60a:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800c60e:	6841      	ldr	r1, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 800c610:	4313      	orrs	r3, r2
             Init.ClockPowerSave      |\
 800c612:	9a05      	ldr	r2, [sp, #20]
 800c614:	4313      	orrs	r3, r2
             Init.BusWide             |\
 800c616:	9a06      	ldr	r2, [sp, #24]
 800c618:	4313      	orrs	r3, r2
             Init.HardwareFlowControl |\
 800c61a:	9a07      	ldr	r2, [sp, #28]
 800c61c:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800c61e:	4a04      	ldr	r2, [pc, #16]	; (800c630 <SDMMC_Init+0x30>)
 800c620:	400a      	ands	r2, r1
}
 800c622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800c626:	4313      	orrs	r3, r2
}
 800c628:	b004      	add	sp, #16
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800c62a:	6043      	str	r3, [r0, #4]
}
 800c62c:	2000      	movs	r0, #0
 800c62e:	4770      	bx	lr
 800c630:	ffc02c00 	.word	0xffc02c00

0800c634 <SDMMC_ReadFIFO>:
  return (SDMMCx->FIFO);
 800c634:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
}
 800c638:	4770      	bx	lr

0800c63a <SDMMC_WriteFIFO>:
  SDMMCx->FIFO = *pWriteData;
 800c63a:	680b      	ldr	r3, [r1, #0]
 800c63c:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 800c640:	2000      	movs	r0, #0
 800c642:	4770      	bx	lr

0800c644 <SDMMC_PowerState_ON>:
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800c644:	6803      	ldr	r3, [r0, #0]
 800c646:	f043 0303 	orr.w	r3, r3, #3
 800c64a:	6003      	str	r3, [r0, #0]
}
 800c64c:	2000      	movs	r0, #0
 800c64e:	4770      	bx	lr

0800c650 <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800c650:	6800      	ldr	r0, [r0, #0]
}
 800c652:	f000 0003 	and.w	r0, r0, #3
 800c656:	4770      	bx	lr

0800c658 <SDMMC_SendCommand>:
  SDMMCx->ARG = Command->Argument;
 800c658:	680b      	ldr	r3, [r1, #0]
{
 800c65a:	b510      	push	{r4, lr}
  SDMMCx->ARG = Command->Argument;
 800c65c:	6083      	str	r3, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c65e:	68c4      	ldr	r4, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800c660:	e9d1 3201 	ldrd	r3, r2, [r1, #4]
 800c664:	4313      	orrs	r3, r2
                       Command->Response         |\
 800c666:	68ca      	ldr	r2, [r1, #12]
 800c668:	4313      	orrs	r3, r2
                       Command->WaitForInterrupt |\
 800c66a:	690a      	ldr	r2, [r1, #16]
 800c66c:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c66e:	4a03      	ldr	r2, [pc, #12]	; (800c67c <SDMMC_SendCommand+0x24>)
 800c670:	4022      	ands	r2, r4
 800c672:	4313      	orrs	r3, r2
 800c674:	60c3      	str	r3, [r0, #12]
}
 800c676:	2000      	movs	r0, #0
 800c678:	bd10      	pop	{r4, pc}
 800c67a:	bf00      	nop
 800c67c:	fffee0c0 	.word	0xfffee0c0

0800c680 <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800c680:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 800c682:	5840      	ldr	r0, [r0, r1]
}
 800c684:	4770      	bx	lr

0800c686 <SDMMC_ConfigData>:
  SDMMCx->DTIMER = Data->DataTimeOut;
 800c686:	680b      	ldr	r3, [r1, #0]
{
 800c688:	b510      	push	{r4, lr}
  SDMMCx->DTIMER = Data->DataTimeOut;
 800c68a:	6243      	str	r3, [r0, #36]	; 0x24
  SDMMCx->DLEN = Data->DataLength;
 800c68c:	684b      	ldr	r3, [r1, #4]
 800c68e:	6283      	str	r3, [r0, #40]	; 0x28
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c690:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800c692:	e9d1 3402 	ldrd	r3, r4, [r1, #8]
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c696:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800c69a:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 800c69c:	690c      	ldr	r4, [r1, #16]
                       Data->TransferMode  |\
 800c69e:	6949      	ldr	r1, [r1, #20]
                       Data->TransferDir   |\
 800c6a0:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 800c6a2:	430b      	orrs	r3, r1
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c6a4:	4313      	orrs	r3, r2
 800c6a6:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 800c6a8:	2000      	movs	r0, #0
 800c6aa:	bd10      	pop	{r4, pc}

0800c6ac <SDMMC_CmdBlockLength>:
{
 800c6ac:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c6ae:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800c6b2:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c6b4:	2410      	movs	r4, #16
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c6b6:	2200      	movs	r2, #0
{
 800c6b8:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800c6ba:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c6bc:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c6be:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c6c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c6c6:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c6ca:	f7ff ffc5 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800c6ce:	f241 3288 	movw	r2, #5000	; 0x1388
 800c6d2:	4621      	mov	r1, r4
 800c6d4:	4628      	mov	r0, r5
 800c6d6:	f7ff ff01 	bl	800c4dc <SDMMC_GetCmdResp1>
}
 800c6da:	b007      	add	sp, #28
 800c6dc:	bd30      	pop	{r4, r5, pc}

0800c6de <SDMMC_CmdReadSingleBlock>:
{
 800c6de:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c6e0:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800c6e4:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c6e6:	2411      	movs	r4, #17
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c6e8:	2200      	movs	r2, #0
{
 800c6ea:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800c6ec:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c6ee:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c6f0:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c6f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c6f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c6fc:	f7ff ffac 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800c700:	f241 3288 	movw	r2, #5000	; 0x1388
 800c704:	4621      	mov	r1, r4
 800c706:	4628      	mov	r0, r5
 800c708:	f7ff fee8 	bl	800c4dc <SDMMC_GetCmdResp1>
}
 800c70c:	b007      	add	sp, #28
 800c70e:	bd30      	pop	{r4, r5, pc}

0800c710 <SDMMC_CmdReadMultiBlock>:
{
 800c710:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c712:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800c716:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c718:	2412      	movs	r4, #18
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c71a:	2200      	movs	r2, #0
{
 800c71c:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800c71e:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c720:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c722:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c726:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c72a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c72e:	f7ff ff93 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800c732:	f241 3288 	movw	r2, #5000	; 0x1388
 800c736:	4621      	mov	r1, r4
 800c738:	4628      	mov	r0, r5
 800c73a:	f7ff fecf 	bl	800c4dc <SDMMC_GetCmdResp1>
}
 800c73e:	b007      	add	sp, #28
 800c740:	bd30      	pop	{r4, r5, pc}

0800c742 <SDMMC_CmdWriteSingleBlock>:
{
 800c742:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c744:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800c748:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c74a:	2418      	movs	r4, #24
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c74c:	2200      	movs	r2, #0
{
 800c74e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800c750:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c752:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c754:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c758:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c75c:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c760:	f7ff ff7a 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800c764:	f241 3288 	movw	r2, #5000	; 0x1388
 800c768:	4621      	mov	r1, r4
 800c76a:	4628      	mov	r0, r5
 800c76c:	f7ff feb6 	bl	800c4dc <SDMMC_GetCmdResp1>
}
 800c770:	b007      	add	sp, #28
 800c772:	bd30      	pop	{r4, r5, pc}

0800c774 <SDMMC_CmdWriteMultiBlock>:
{
 800c774:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c776:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800c77a:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c77c:	2419      	movs	r4, #25
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c77e:	2200      	movs	r2, #0
{
 800c780:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800c782:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c784:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c786:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c78a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c78e:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c792:	f7ff ff61 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800c796:	f241 3288 	movw	r2, #5000	; 0x1388
 800c79a:	4621      	mov	r1, r4
 800c79c:	4628      	mov	r0, r5
 800c79e:	f7ff fe9d 	bl	800c4dc <SDMMC_GetCmdResp1>
}
 800c7a2:	b007      	add	sp, #28
 800c7a4:	bd30      	pop	{r4, r5, pc}
	...

0800c7a8 <SDMMC_CmdStopTransfer>:
{
 800c7a8:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800c7aa:	2300      	movs	r3, #0
{
 800c7ac:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800c7ae:	250c      	movs	r5, #12
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c7b0:	f44f 7280 	mov.w	r2, #256	; 0x100
{
 800c7b4:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c7b6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c7b8:	e9cd 2303 	strd	r2, r3, [sp, #12]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800c7bc:	e9cd 3501 	strd	r3, r5, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c7c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c7c4:	9305      	str	r3, [sp, #20]
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800c7c6:	68c3      	ldr	r3, [r0, #12]
 800c7c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c7cc:	60c3      	str	r3, [r0, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800c7ce:	68c3      	ldr	r3, [r0, #12]
 800c7d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c7d4:	60c3      	str	r3, [r0, #12]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c7d6:	f7ff ff3f 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800c7da:	4a07      	ldr	r2, [pc, #28]	; (800c7f8 <SDMMC_CmdStopTransfer+0x50>)
 800c7dc:	4629      	mov	r1, r5
 800c7de:	4620      	mov	r0, r4
 800c7e0:	f7ff fe7c 	bl	800c4dc <SDMMC_GetCmdResp1>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800c7e4:	68e3      	ldr	r3, [r4, #12]
}
 800c7e6:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 800c7ea:	bf08      	it	eq
 800c7ec:	2000      	moveq	r0, #0
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800c7ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c7f2:	60e3      	str	r3, [r4, #12]
}
 800c7f4:	b007      	add	sp, #28
 800c7f6:	bd30      	pop	{r4, r5, pc}
 800c7f8:	05f5e100 	.word	0x05f5e100

0800c7fc <SDMMC_CmdSelDesel>:
{
 800c7fc:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c7fe:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800c802:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c804:	2407      	movs	r4, #7
{
 800c806:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800c808:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c80a:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c80c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c80e:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c812:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c816:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c81a:	f7ff ff1d 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800c81e:	f241 3288 	movw	r2, #5000	; 0x1388
 800c822:	4621      	mov	r1, r4
 800c824:	4628      	mov	r0, r5
 800c826:	f7ff fe59 	bl	800c4dc <SDMMC_GetCmdResp1>
}
 800c82a:	b007      	add	sp, #28
 800c82c:	bd30      	pop	{r4, r5, pc}
	...

0800c830 <SDMMC_CmdGoIdleState>:
{
 800c830:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = 0U;
 800c832:	2300      	movs	r3, #0
{
 800c834:	b086      	sub	sp, #24
 800c836:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c838:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800c83a:	e9cd 3301 	strd	r3, r3, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c83e:	e9cd 3303 	strd	r3, r3, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c842:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c846:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c848:	f7ff ff06 	bl	800c658 <SDMMC_SendCommand>
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c84c:	4b0b      	ldr	r3, [pc, #44]	; (800c87c <SDMMC_CmdGoIdleState+0x4c>)
 800c84e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	fbb3 f2f2 	udiv	r2, r3, r2
 800c858:	f241 3388 	movw	r3, #5000	; 0x1388
 800c85c:	4353      	muls	r3, r2
    if (count-- == 0U)
 800c85e:	f113 33ff 	adds.w	r3, r3, #4294967295
 800c862:	d307      	bcc.n	800c874 <SDMMC_CmdGoIdleState+0x44>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800c864:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800c866:	0612      	lsls	r2, r2, #24
 800c868:	d5f9      	bpl.n	800c85e <SDMMC_CmdGoIdleState+0x2e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c86a:	4b05      	ldr	r3, [pc, #20]	; (800c880 <SDMMC_CmdGoIdleState+0x50>)
  return SDMMC_ERROR_NONE;
 800c86c:	2000      	movs	r0, #0
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c86e:	63a3      	str	r3, [r4, #56]	; 0x38
}
 800c870:	b006      	add	sp, #24
 800c872:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 800c874:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 800c878:	e7fa      	b.n	800c870 <SDMMC_CmdGoIdleState+0x40>
 800c87a:	bf00      	nop
 800c87c:	24000000 	.word	0x24000000
 800c880:	002000c5 	.word	0x002000c5

0800c884 <SDMMC_CmdOperCond>:
{
 800c884:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800c886:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
{
 800c88a:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800c88c:	2308      	movs	r3, #8
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c88e:	f44f 7c80 	mov.w	ip, #256	; 0x100
{
 800c892:	4604      	mov	r4, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800c894:	e9cd 1301 	strd	r1, r3, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c898:	2300      	movs	r3, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c89a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c89c:	e9cd c303 	strd	ip, r3, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c8a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c8a4:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c8a6:	f7ff fed7 	bl	800c658 <SDMMC_SendCommand>
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c8aa:	4b15      	ldr	r3, [pc, #84]	; (800c900 <SDMMC_CmdOperCond+0x7c>)
 800c8ac:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	fbb3 f2f2 	udiv	r2, r3, r2
 800c8b6:	f241 3388 	movw	r3, #5000	; 0x1388
 800c8ba:	4353      	muls	r3, r2

  do
  {
    if (count-- == 0U)
 800c8bc:	f113 33ff 	adds.w	r3, r3, #4294967295
 800c8c0:	d31a      	bcc.n	800c8f8 <SDMMC_CmdOperCond+0x74>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
 800c8c2:	6b62      	ldr	r2, [r4, #52]	; 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800c8c4:	f012 0f45 	tst.w	r2, #69	; 0x45
 800c8c8:	d0f8      	beq.n	800c8bc <SDMMC_CmdOperCond+0x38>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c8ca:	0492      	lsls	r2, r2, #18
 800c8cc:	d4f6      	bmi.n	800c8bc <SDMMC_CmdOperCond+0x38>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c8ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c8d0:	075b      	lsls	r3, r3, #29
 800c8d2:	d503      	bpl.n	800c8dc <SDMMC_CmdOperCond+0x58>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c8d4:	2004      	movs	r0, #4
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c8d6:	63a0      	str	r0, [r4, #56]	; 0x38
}
 800c8d8:	b006      	add	sp, #24
 800c8da:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c8dc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800c8de:	f012 0201 	ands.w	r2, r2, #1
 800c8e2:	d001      	beq.n	800c8e8 <SDMMC_CmdOperCond+0x64>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c8e4:	2001      	movs	r0, #1
 800c8e6:	e7f6      	b.n	800c8d6 <SDMMC_CmdOperCond+0x52>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800c8e8:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800c8ea:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 800c8ee:	d0f3      	beq.n	800c8d8 <SDMMC_CmdOperCond+0x54>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800c8f0:	2340      	movs	r3, #64	; 0x40
  }

  return SDMMC_ERROR_NONE;
 800c8f2:	4610      	mov	r0, r2
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800c8f4:	63a3      	str	r3, [r4, #56]	; 0x38
 800c8f6:	e7ef      	b.n	800c8d8 <SDMMC_CmdOperCond+0x54>
      return SDMMC_ERROR_TIMEOUT;
 800c8f8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800c8fc:	e7ec      	b.n	800c8d8 <SDMMC_CmdOperCond+0x54>
 800c8fe:	bf00      	nop
 800c900:	24000000 	.word	0x24000000

0800c904 <SDMMC_CmdAppCommand>:
{
 800c904:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c906:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800c90a:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c90c:	2437      	movs	r4, #55	; 0x37
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c90e:	2200      	movs	r2, #0
{
 800c910:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800c912:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c914:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c916:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c91a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c91e:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c922:	f7ff fe99 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800c926:	f241 3288 	movw	r2, #5000	; 0x1388
 800c92a:	4621      	mov	r1, r4
 800c92c:	4628      	mov	r0, r5
 800c92e:	f7ff fdd5 	bl	800c4dc <SDMMC_GetCmdResp1>
}
 800c932:	b007      	add	sp, #28
 800c934:	bd30      	pop	{r4, r5, pc}

0800c936 <SDMMC_CmdAppOperCommand>:
{
 800c936:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c938:	2229      	movs	r2, #41	; 0x29
{
 800c93a:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c93c:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800c940:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 800c942:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c944:	2100      	movs	r1, #0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c946:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c94a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c94e:	e9cd 1304 	strd	r1, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c952:	a901      	add	r1, sp, #4
 800c954:	f7ff fe80 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800c958:	4620      	mov	r0, r4
 800c95a:	f7ff fd9b 	bl	800c494 <SDMMC_GetCmdResp3>
}
 800c95e:	b006      	add	sp, #24
 800c960:	bd10      	pop	{r4, pc}

0800c962 <SDMMC_CmdBusWidth>:
{
 800c962:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c964:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800c968:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c96a:	2406      	movs	r4, #6
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c96c:	2200      	movs	r2, #0
{
 800c96e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800c970:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c972:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c974:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c978:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c97c:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c980:	f7ff fe6a 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800c984:	f241 3288 	movw	r2, #5000	; 0x1388
 800c988:	4621      	mov	r1, r4
 800c98a:	4628      	mov	r0, r5
 800c98c:	f7ff fda6 	bl	800c4dc <SDMMC_GetCmdResp1>
}
 800c990:	b007      	add	sp, #28
 800c992:	bd30      	pop	{r4, r5, pc}

0800c994 <SDMMC_CmdSendSCR>:
{
 800c994:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800c996:	2300      	movs	r3, #0
{
 800c998:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800c99a:	2433      	movs	r4, #51	; 0x33
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c99c:	f44f 7280 	mov.w	r2, #256	; 0x100
{
 800c9a0:	4605      	mov	r5, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c9a2:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c9a4:	e9cd 2303 	strd	r2, r3, [sp, #12]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800c9a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c9ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c9b0:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c9b2:	f7ff fe51 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800c9b6:	f241 3288 	movw	r2, #5000	; 0x1388
 800c9ba:	4621      	mov	r1, r4
 800c9bc:	4628      	mov	r0, r5
 800c9be:	f7ff fd8d 	bl	800c4dc <SDMMC_GetCmdResp1>
}
 800c9c2:	b007      	add	sp, #28
 800c9c4:	bd30      	pop	{r4, r5, pc}

0800c9c6 <SDMMC_CmdSendCID>:
{
 800c9c6:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800c9c8:	2300      	movs	r3, #0
{
 800c9ca:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800c9cc:	2202      	movs	r2, #2
{
 800c9ce:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c9d0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800c9d2:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c9d6:	f44f 7240 	mov.w	r2, #768	; 0x300
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c9da:	e9cd 2303 	strd	r2, r3, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c9de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c9e2:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c9e4:	f7ff fe38 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800c9e8:	4620      	mov	r0, r4
 800c9ea:	f7ff fd29 	bl	800c440 <SDMMC_GetCmdResp2>
}
 800c9ee:	b006      	add	sp, #24
 800c9f0:	bd10      	pop	{r4, pc}

0800c9f2 <SDMMC_CmdSendCSD>:
{
 800c9f2:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c9f4:	2209      	movs	r2, #9
{
 800c9f6:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c9f8:	f44f 7340 	mov.w	r3, #768	; 0x300
{
 800c9fc:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 800c9fe:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ca00:	2100      	movs	r1, #0
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800ca02:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ca06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ca0a:	e9cd 1304 	strd	r1, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ca0e:	a901      	add	r1, sp, #4
 800ca10:	f7ff fe22 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800ca14:	4620      	mov	r0, r4
 800ca16:	f7ff fd13 	bl	800c440 <SDMMC_GetCmdResp2>
}
 800ca1a:	b006      	add	sp, #24
 800ca1c:	bd10      	pop	{r4, pc}
	...

0800ca20 <SDMMC_CmdSetRelAdd>:
{
 800ca20:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800ca22:	2300      	movs	r3, #0
{
 800ca24:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800ca26:	2203      	movs	r2, #3
{
 800ca28:	460d      	mov	r5, r1
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ca2a:	a901      	add	r1, sp, #4
{
 800ca2c:	4604      	mov	r4, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800ca2e:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ca32:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ca36:	e9cd 2303 	strd	r2, r3, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ca3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ca3e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ca40:	f7ff fe0a 	bl	800c658 <SDMMC_SendCommand>
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ca44:	4b1e      	ldr	r3, [pc, #120]	; (800cac0 <SDMMC_CmdSetRelAdd+0xa0>)
 800ca46:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	fbb3 f2f2 	udiv	r2, r3, r2
 800ca50:	f241 3388 	movw	r3, #5000	; 0x1388
 800ca54:	4353      	muls	r3, r2
    if (count-- == 0U)
 800ca56:	f113 33ff 	adds.w	r3, r3, #4294967295
 800ca5a:	d328      	bcc.n	800caae <SDMMC_CmdSetRelAdd+0x8e>
    sta_reg = SDMMCx->STA;
 800ca5c:	6b62      	ldr	r2, [r4, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800ca5e:	f012 0f45 	tst.w	r2, #69	; 0x45
 800ca62:	d0f8      	beq.n	800ca56 <SDMMC_CmdSetRelAdd+0x36>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ca64:	0492      	lsls	r2, r2, #18
 800ca66:	d4f6      	bmi.n	800ca56 <SDMMC_CmdSetRelAdd+0x36>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ca68:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ca6a:	0758      	lsls	r0, r3, #29
 800ca6c:	d503      	bpl.n	800ca76 <SDMMC_CmdSetRelAdd+0x56>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ca6e:	2004      	movs	r0, #4
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ca70:	63a0      	str	r0, [r4, #56]	; 0x38
}
 800ca72:	b007      	add	sp, #28
 800ca74:	bd30      	pop	{r4, r5, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ca76:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ca78:	07d9      	lsls	r1, r3, #31
 800ca7a:	d501      	bpl.n	800ca80 <SDMMC_CmdSetRelAdd+0x60>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ca7c:	2001      	movs	r0, #1
 800ca7e:	e7f7      	b.n	800ca70 <SDMMC_CmdSetRelAdd+0x50>
  return (uint8_t)(SDMMCx->RESPCMD);
 800ca80:	6923      	ldr	r3, [r4, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ca82:	b2db      	uxtb	r3, r3
 800ca84:	2b03      	cmp	r3, #3
 800ca86:	d115      	bne.n	800cab4 <SDMMC_CmdSetRelAdd+0x94>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ca88:	4b0e      	ldr	r3, [pc, #56]	; (800cac4 <SDMMC_CmdSetRelAdd+0xa4>)
 800ca8a:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 800ca8c:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800ca8e:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 800ca92:	d102      	bne.n	800ca9a <SDMMC_CmdSetRelAdd+0x7a>
    *pRCA = (uint16_t) (response_r1 >> 16);
 800ca94:	0c1b      	lsrs	r3, r3, #16
 800ca96:	802b      	strh	r3, [r5, #0]
 800ca98:	e7eb      	b.n	800ca72 <SDMMC_CmdSetRelAdd+0x52>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800ca9a:	045a      	lsls	r2, r3, #17
 800ca9c:	d40c      	bmi.n	800cab8 <SDMMC_CmdSetRelAdd+0x98>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ca9e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800caa2:	bf0c      	ite	eq
 800caa4:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800caa8:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 800caac:	e7e1      	b.n	800ca72 <SDMMC_CmdSetRelAdd+0x52>
      return SDMMC_ERROR_TIMEOUT;
 800caae:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800cab2:	e7de      	b.n	800ca72 <SDMMC_CmdSetRelAdd+0x52>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cab4:	2001      	movs	r0, #1
 800cab6:	e7dc      	b.n	800ca72 <SDMMC_CmdSetRelAdd+0x52>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800cab8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800cabc:	e7d9      	b.n	800ca72 <SDMMC_CmdSetRelAdd+0x52>
 800cabe:	bf00      	nop
 800cac0:	24000000 	.word	0x24000000
 800cac4:	002000c5 	.word	0x002000c5

0800cac8 <SDMMC_CmdSendStatus>:
{
 800cac8:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800caca:	f44f 7380 	mov.w	r3, #256	; 0x100
{
 800cace:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cad0:	240d      	movs	r4, #13
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cad2:	2200      	movs	r2, #0
{
 800cad4:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 800cad6:	9101      	str	r1, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cad8:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cada:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cade:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cae2:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cae6:	f7ff fdb7 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800caea:	f241 3288 	movw	r2, #5000	; 0x1388
 800caee:	4621      	mov	r1, r4
 800caf0:	4628      	mov	r0, r5
 800caf2:	f7ff fcf3 	bl	800c4dc <SDMMC_GetCmdResp1>
}
 800caf6:	b007      	add	sp, #28
 800caf8:	bd30      	pop	{r4, r5, pc}

0800cafa <SDMMC_CmdStatusRegister>:
{
 800cafa:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800cafc:	2300      	movs	r3, #0
{
 800cafe:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800cb00:	240d      	movs	r4, #13
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cb02:	f44f 7280 	mov.w	r2, #256	; 0x100
{
 800cb06:	4605      	mov	r5, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cb08:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cb0a:	e9cd 2303 	strd	r2, r3, [sp, #12]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800cb0e:	e9cd 3401 	strd	r3, r4, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cb12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cb16:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cb18:	f7ff fd9e 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800cb1c:	f241 3288 	movw	r2, #5000	; 0x1388
 800cb20:	4621      	mov	r1, r4
 800cb22:	4628      	mov	r0, r5
 800cb24:	f7ff fcda 	bl	800c4dc <SDMMC_GetCmdResp1>
}
 800cb28:	b007      	add	sp, #28
 800cb2a:	bd30      	pop	{r4, r5, pc}

0800cb2c <SDMMC_CmdVoltageSwitch>:
{
 800cb2c:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 800cb2e:	2300      	movs	r3, #0
{
 800cb30:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 800cb32:	240b      	movs	r4, #11
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cb34:	f44f 7280 	mov.w	r2, #256	; 0x100
{
 800cb38:	4605      	mov	r5, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cb3a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cb3c:	e9cd 2303 	strd	r2, r3, [sp, #12]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 800cb40:	e9cd 3401 	strd	r3, r4, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cb44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cb48:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cb4a:	f7ff fd85 	bl	800c658 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 800cb4e:	f241 3288 	movw	r2, #5000	; 0x1388
 800cb52:	4621      	mov	r1, r4
 800cb54:	4628      	mov	r0, r5
 800cb56:	f7ff fcc1 	bl	800c4dc <SDMMC_GetCmdResp1>
}
 800cb5a:	b007      	add	sp, #28
 800cb5c:	bd30      	pop	{r4, r5, pc}
	...

0800cb60 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800cb60:	4b0a      	ldr	r3, [pc, #40]	; (800cb8c <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800cb62:	3b01      	subs	r3, #1
 800cb64:	d00f      	beq.n	800cb86 <USB_CoreReset+0x26>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cb66:	6902      	ldr	r2, [r0, #16]
 800cb68:	2a00      	cmp	r2, #0
 800cb6a:	dafa      	bge.n	800cb62 <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800cb6c:	6903      	ldr	r3, [r0, #16]
 800cb6e:	4a07      	ldr	r2, [pc, #28]	; (800cb8c <USB_CoreReset+0x2c>)
 800cb70:	f043 0301 	orr.w	r3, r3, #1
 800cb74:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 800cb76:	3a01      	subs	r2, #1
 800cb78:	d005      	beq.n	800cb86 <USB_CoreReset+0x26>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800cb7a:	6903      	ldr	r3, [r0, #16]
 800cb7c:	f013 0301 	ands.w	r3, r3, #1
 800cb80:	d1f9      	bne.n	800cb76 <USB_CoreReset+0x16>

  return HAL_OK;
 800cb82:	4618      	mov	r0, r3
 800cb84:	4770      	bx	lr
      return HAL_TIMEOUT;
 800cb86:	2003      	movs	r0, #3
}
 800cb88:	4770      	bx	lr
 800cb8a:	bf00      	nop
 800cb8c:	00030d41 	.word	0x00030d41

0800cb90 <USB_CoreInit>:
{
 800cb90:	b084      	sub	sp, #16
 800cb92:	b538      	push	{r3, r4, r5, lr}
 800cb94:	ad05      	add	r5, sp, #20
 800cb96:	4604      	mov	r4, r0
 800cb98:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cb9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb9e:	2b01      	cmp	r3, #1
 800cba0:	d126      	bne.n	800cbf0 <USB_CoreInit+0x60>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cba2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800cba4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cba8:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800cbaa:	68c3      	ldr	r3, [r0, #12]
 800cbac:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800cbb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cbb4:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800cbb6:	68c3      	ldr	r3, [r0, #12]
 800cbb8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800cbbc:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800cbbe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cbc0:	2b01      	cmp	r3, #1
 800cbc2:	d103      	bne.n	800cbcc <USB_CoreInit+0x3c>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800cbc4:	68c3      	ldr	r3, [r0, #12]
 800cbc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cbca:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 800cbcc:	4620      	mov	r0, r4
 800cbce:	f7ff ffc7 	bl	800cb60 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 800cbd2:	9b08      	ldr	r3, [sp, #32]
 800cbd4:	2b01      	cmp	r3, #1
 800cbd6:	d107      	bne.n	800cbe8 <USB_CoreInit+0x58>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800cbd8:	68a3      	ldr	r3, [r4, #8]
 800cbda:	f043 0306 	orr.w	r3, r3, #6
 800cbde:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800cbe0:	68a3      	ldr	r3, [r4, #8]
 800cbe2:	f043 0320 	orr.w	r3, r3, #32
 800cbe6:	60a3      	str	r3, [r4, #8]
}
 800cbe8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cbec:	b004      	add	sp, #16
 800cbee:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800cbf0:	68c3      	ldr	r3, [r0, #12]
 800cbf2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cbf6:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 800cbf8:	f7ff ffb2 	bl	800cb60 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 800cbfc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cbfe:	b923      	cbnz	r3, 800cc0a <USB_CoreInit+0x7a>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800cc00:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800cc02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cc06:	63a3      	str	r3, [r4, #56]	; 0x38
 800cc08:	e7e3      	b.n	800cbd2 <USB_CoreInit+0x42>
 800cc0a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800cc0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cc10:	e7f9      	b.n	800cc06 <USB_CoreInit+0x76>
	...

0800cc14 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800cc14:	2a02      	cmp	r2, #2
 800cc16:	d158      	bne.n	800ccca <USB_SetTurnaroundTime+0xb6>
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800cc18:	4b2e      	ldr	r3, [pc, #184]	; (800ccd4 <USB_SetTurnaroundTime+0xc0>)
 800cc1a:	4a2f      	ldr	r2, [pc, #188]	; (800ccd8 <USB_SetTurnaroundTime+0xc4>)
 800cc1c:	440b      	add	r3, r1
 800cc1e:	4293      	cmp	r3, r2
 800cc20:	d947      	bls.n	800ccb2 <USB_SetTurnaroundTime+0x9e>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800cc22:	4b2e      	ldr	r3, [pc, #184]	; (800ccdc <USB_SetTurnaroundTime+0xc8>)
 800cc24:	4a2e      	ldr	r2, [pc, #184]	; (800cce0 <USB_SetTurnaroundTime+0xcc>)
 800cc26:	440b      	add	r3, r1
 800cc28:	4293      	cmp	r3, r2
 800cc2a:	d944      	bls.n	800ccb6 <USB_SetTurnaroundTime+0xa2>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800cc2c:	f5a1 0374 	sub.w	r3, r1, #15990784	; 0xf40000
 800cc30:	4a2c      	ldr	r2, [pc, #176]	; (800cce4 <USB_SetTurnaroundTime+0xd0>)
 800cc32:	f5a3 5310 	sub.w	r3, r3, #9216	; 0x2400
 800cc36:	4293      	cmp	r3, r2
 800cc38:	d93f      	bls.n	800ccba <USB_SetTurnaroundTime+0xa6>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800cc3a:	f1a1 7383 	sub.w	r3, r1, #17170432	; 0x1060000
 800cc3e:	f502 32c3 	add.w	r2, r2, #99840	; 0x18600
 800cc42:	f5a3 43e7 	sub.w	r3, r3, #29568	; 0x7380
 800cc46:	32a0      	adds	r2, #160	; 0xa0
 800cc48:	4293      	cmp	r3, r2
 800cc4a:	d938      	bls.n	800ccbe <USB_SetTurnaroundTime+0xaa>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800cc4c:	4b26      	ldr	r3, [pc, #152]	; (800cce8 <USB_SetTurnaroundTime+0xd4>)
 800cc4e:	4a27      	ldr	r2, [pc, #156]	; (800ccec <USB_SetTurnaroundTime+0xd8>)
 800cc50:	440b      	add	r3, r1
 800cc52:	4293      	cmp	r3, r2
 800cc54:	d935      	bls.n	800ccc2 <USB_SetTurnaroundTime+0xae>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800cc56:	4b26      	ldr	r3, [pc, #152]	; (800ccf0 <USB_SetTurnaroundTime+0xdc>)
 800cc58:	f502 2292 	add.w	r2, r2, #299008	; 0x49000
 800cc5c:	440b      	add	r3, r1
 800cc5e:	f502 7278 	add.w	r2, r2, #992	; 0x3e0
 800cc62:	4293      	cmp	r3, r2
 800cc64:	d92f      	bls.n	800ccc6 <USB_SetTurnaroundTime+0xb2>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800cc66:	4b23      	ldr	r3, [pc, #140]	; (800ccf4 <USB_SetTurnaroundTime+0xe0>)
 800cc68:	f502 22c3 	add.w	r2, r2, #399360	; 0x61800
 800cc6c:	440b      	add	r3, r1
 800cc6e:	f502 7220 	add.w	r2, r2, #640	; 0x280
 800cc72:	4293      	cmp	r3, r2
 800cc74:	d929      	bls.n	800ccca <USB_SetTurnaroundTime+0xb6>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800cc76:	f1a1 73b7 	sub.w	r3, r1, #23986176	; 0x16e0000
 800cc7a:	f502 12b7 	add.w	r2, r2, #1499136	; 0x16e000
 800cc7e:	f5a3 5358 	sub.w	r3, r3, #13824	; 0x3600
 800cc82:	f502 7258 	add.w	r2, r2, #864	; 0x360
 800cc86:	4293      	cmp	r3, r2
 800cc88:	d921      	bls.n	800ccce <USB_SetTurnaroundTime+0xba>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800cc8a:	4b1b      	ldr	r3, [pc, #108]	; (800ccf8 <USB_SetTurnaroundTime+0xe4>)
      UsbTrd = 0x6U;
 800cc8c:	f502 2212 	add.w	r2, r2, #598016	; 0x92000
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800cc90:	440b      	add	r3, r1
      UsbTrd = 0x6U;
 800cc92:	f502 62f8 	add.w	r2, r2, #1984	; 0x7c0
 800cc96:	4293      	cmp	r3, r2
 800cc98:	bf94      	ite	ls
 800cc9a:	2307      	movls	r3, #7
 800cc9c:	2306      	movhi	r3, #6
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800cc9e:	68c2      	ldr	r2, [r0, #12]
 800cca0:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 800cca4:	60c2      	str	r2, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800cca6:	68c2      	ldr	r2, [r0, #12]
 800cca8:	ea42 2383 	orr.w	r3, r2, r3, lsl #10
 800ccac:	60c3      	str	r3, [r0, #12]
}
 800ccae:	2000      	movs	r0, #0
 800ccb0:	4770      	bx	lr
      UsbTrd = 0xFU;
 800ccb2:	230f      	movs	r3, #15
 800ccb4:	e7f3      	b.n	800cc9e <USB_SetTurnaroundTime+0x8a>
      UsbTrd = 0xEU;
 800ccb6:	230e      	movs	r3, #14
 800ccb8:	e7f1      	b.n	800cc9e <USB_SetTurnaroundTime+0x8a>
      UsbTrd = 0xDU;
 800ccba:	230d      	movs	r3, #13
 800ccbc:	e7ef      	b.n	800cc9e <USB_SetTurnaroundTime+0x8a>
      UsbTrd = 0xCU;
 800ccbe:	230c      	movs	r3, #12
 800ccc0:	e7ed      	b.n	800cc9e <USB_SetTurnaroundTime+0x8a>
      UsbTrd = 0xBU;
 800ccc2:	230b      	movs	r3, #11
 800ccc4:	e7eb      	b.n	800cc9e <USB_SetTurnaroundTime+0x8a>
      UsbTrd = 0xAU;
 800ccc6:	230a      	movs	r3, #10
 800ccc8:	e7e9      	b.n	800cc9e <USB_SetTurnaroundTime+0x8a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 800ccca:	2309      	movs	r3, #9
 800cccc:	e7e7      	b.n	800cc9e <USB_SetTurnaroundTime+0x8a>
      UsbTrd = 0x8U;
 800ccce:	2308      	movs	r3, #8
 800ccd0:	e7e5      	b.n	800cc9e <USB_SetTurnaroundTime+0x8a>
 800ccd2:	bf00      	nop
 800ccd4:	ff275340 	.word	0xff275340
 800ccd8:	000c34ff 	.word	0x000c34ff
 800ccdc:	ff1b1e40 	.word	0xff1b1e40
 800cce0:	000f423f 	.word	0x000f423f
 800cce4:	00124f7f 	.word	0x00124f7f
 800cce8:	fee5b660 	.word	0xfee5b660
 800ccec:	0016e35f 	.word	0x0016e35f
 800ccf0:	feced300 	.word	0xfeced300
 800ccf4:	feb35bc0 	.word	0xfeb35bc0
 800ccf8:	fe5954e0 	.word	0xfe5954e0

0800ccfc <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800ccfc:	6883      	ldr	r3, [r0, #8]
 800ccfe:	f043 0301 	orr.w	r3, r3, #1
 800cd02:	6083      	str	r3, [r0, #8]
}
 800cd04:	2000      	movs	r0, #0
 800cd06:	4770      	bx	lr

0800cd08 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800cd08:	6883      	ldr	r3, [r0, #8]
 800cd0a:	f023 0301 	bic.w	r3, r3, #1
 800cd0e:	6083      	str	r3, [r0, #8]
}
 800cd10:	2000      	movs	r0, #0
 800cd12:	4770      	bx	lr

0800cd14 <USB_SetCurrentMode>:
{
 800cd14:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800cd16:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800cd18:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800cd1a:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800cd1e:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800cd20:	d108      	bne.n	800cd34 <USB_SetCurrentMode+0x20>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800cd22:	68c3      	ldr	r3, [r0, #12]
 800cd24:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800cd28:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 800cd2a:	2032      	movs	r0, #50	; 0x32
 800cd2c:	f7f8 fe14 	bl	8005958 <HAL_Delay>
  return HAL_OK;
 800cd30:	2000      	movs	r0, #0
}
 800cd32:	bd08      	pop	{r3, pc}
  else if (mode == USB_DEVICE_MODE)
 800cd34:	b919      	cbnz	r1, 800cd3e <USB_SetCurrentMode+0x2a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800cd36:	68c3      	ldr	r3, [r0, #12]
 800cd38:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cd3c:	e7f4      	b.n	800cd28 <USB_SetCurrentMode+0x14>
    return HAL_ERROR;
 800cd3e:	2001      	movs	r0, #1
 800cd40:	e7f7      	b.n	800cd32 <USB_SetCurrentMode+0x1e>
	...

0800cd44 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800cd44:	0189      	lsls	r1, r1, #6
 800cd46:	4a07      	ldr	r2, [pc, #28]	; (800cd64 <USB_FlushTxFifo+0x20>)
 800cd48:	f041 0120 	orr.w	r1, r1, #32
 800cd4c:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 800cd4e:	3a01      	subs	r2, #1
 800cd50:	d005      	beq.n	800cd5e <USB_FlushTxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800cd52:	6903      	ldr	r3, [r0, #16]
 800cd54:	f013 0320 	ands.w	r3, r3, #32
 800cd58:	d1f9      	bne.n	800cd4e <USB_FlushTxFifo+0xa>
  return HAL_OK;
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	4770      	bx	lr
      return HAL_TIMEOUT;
 800cd5e:	2003      	movs	r0, #3
}
 800cd60:	4770      	bx	lr
 800cd62:	bf00      	nop
 800cd64:	00030d41 	.word	0x00030d41

0800cd68 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800cd68:	2310      	movs	r3, #16
 800cd6a:	4a06      	ldr	r2, [pc, #24]	; (800cd84 <USB_FlushRxFifo+0x1c>)
 800cd6c:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 800cd6e:	3a01      	subs	r2, #1
 800cd70:	d005      	beq.n	800cd7e <USB_FlushRxFifo+0x16>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800cd72:	6903      	ldr	r3, [r0, #16]
 800cd74:	f013 0310 	ands.w	r3, r3, #16
 800cd78:	d1f9      	bne.n	800cd6e <USB_FlushRxFifo+0x6>
  return HAL_OK;
 800cd7a:	4618      	mov	r0, r3
 800cd7c:	4770      	bx	lr
      return HAL_TIMEOUT;
 800cd7e:	2003      	movs	r0, #3
}
 800cd80:	4770      	bx	lr
 800cd82:	bf00      	nop
 800cd84:	00030d41 	.word	0x00030d41

0800cd88 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 800cd88:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 800cd8c:	4319      	orrs	r1, r3
 800cd8e:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 800cd92:	2000      	movs	r0, #0
 800cd94:	4770      	bx	lr
	...

0800cd98 <USB_DevInit>:
{
 800cd98:	b084      	sub	sp, #16
 800cd9a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd9e:	4604      	mov	r4, r0
 800cda0:	a809      	add	r0, sp, #36	; 0x24
 800cda2:	460f      	mov	r7, r1
 800cda4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 800cda8:	2300      	movs	r3, #0
 800cdaa:	9d13      	ldr	r5, [sp, #76]	; 0x4c
    USBx->DIEPTXF[i] = 0U;
 800cdac:	4619      	mov	r1, r3
 800cdae:	f103 0240 	add.w	r2, r3, #64	; 0x40
  for (i = 0U; i < 15U; i++)
 800cdb2:	3301      	adds	r3, #1
    USBx->DIEPTXF[i] = 0U;
 800cdb4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 800cdb8:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 800cdba:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 800cdbc:	d1f7      	bne.n	800cdae <USB_DevInit+0x16>
 800cdbe:	f504 6600 	add.w	r6, r4, #2048	; 0x800
  if (cfg.vbus_sensing_enable == 0U)
 800cdc2:	2d00      	cmp	r5, #0
 800cdc4:	d16c      	bne.n	800cea0 <USB_DevInit+0x108>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800cdc6:	6873      	ldr	r3, [r6, #4]
 800cdc8:	f043 0302 	orr.w	r3, r3, #2
 800cdcc:	6073      	str	r3, [r6, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800cdce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800cdd0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cdd4:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800cdd6:	6823      	ldr	r3, [r4, #0]
 800cdd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cddc:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800cdde:	6823      	ldr	r3, [r4, #0]
 800cde0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cde4:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 800cde6:	2300      	movs	r3, #0
 800cde8:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800cdec:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 800cdf0:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cdf4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cdf6:	2b01      	cmp	r3, #1
 800cdf8:	d159      	bne.n	800ceae <USB_DevInit+0x116>
    if (cfg.speed == USBD_HS_SPEED)
 800cdfa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cdfc:	2900      	cmp	r1, #0
 800cdfe:	d154      	bne.n	800ceaa <USB_DevInit+0x112>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ce00:	4620      	mov	r0, r4
 800ce02:	f7ff ffc1 	bl	800cd88 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ce06:	2110      	movs	r1, #16
 800ce08:	4620      	mov	r0, r4
 800ce0a:	f7ff ff9b 	bl	800cd44 <USB_FlushTxFifo>
 800ce0e:	4601      	mov	r1, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ce10:	4620      	mov	r0, r4
 800ce12:	f7ff ffa9 	bl	800cd68 <USB_FlushRxFifo>
 800ce16:	2800      	cmp	r0, #0
 800ce18:	d14b      	bne.n	800ceb2 <USB_DevInit+0x11a>
  HAL_StatusTypeDef ret = HAL_OK;
 800ce1a:	1c08      	adds	r0, r1, #0
 800ce1c:	bf18      	it	ne
 800ce1e:	2001      	movne	r0, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800ce20:	2300      	movs	r3, #0
 800ce22:	f504 6210 	add.w	r2, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ce26:	f04f 4c90 	mov.w	ip, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ce2a:	f04f 6e00 	mov.w	lr, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800ce2e:	4619      	mov	r1, r3
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ce30:	f64f 387f 	movw	r8, #64383	; 0xfb7f
  USBx_DEVICE->DIEPMSK = 0U;
 800ce34:	6133      	str	r3, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ce36:	6173      	str	r3, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ce38:	61f3      	str	r3, [r6, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ce3a:	42bb      	cmp	r3, r7
 800ce3c:	d13b      	bne.n	800ceb6 <USB_DevInit+0x11e>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ce3e:	2100      	movs	r1, #0
 800ce40:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ce44:	f04f 4c90 	mov.w	ip, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ce48:	f04f 6e00 	mov.w	lr, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ce4c:	460f      	mov	r7, r1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ce4e:	f64f 387f 	movw	r8, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ce52:	428b      	cmp	r3, r1
 800ce54:	d142      	bne.n	800cedc <USB_DevInit+0x144>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ce56:	6933      	ldr	r3, [r6, #16]
 800ce58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ce5c:	6133      	str	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 800ce5e:	2300      	movs	r3, #0
 800ce60:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ce62:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 800ce66:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 800ce68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ce6a:	b91b      	cbnz	r3, 800ce74 <USB_DevInit+0xdc>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ce6c:	69a3      	ldr	r3, [r4, #24]
 800ce6e:	f043 0310 	orr.w	r3, r3, #16
 800ce72:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ce74:	69a2      	ldr	r2, [r4, #24]
 800ce76:	4b23      	ldr	r3, [pc, #140]	; (800cf04 <USB_DevInit+0x16c>)
 800ce78:	4313      	orrs	r3, r2
 800ce7a:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 800ce7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ce7e:	b11b      	cbz	r3, 800ce88 <USB_DevInit+0xf0>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ce80:	69a3      	ldr	r3, [r4, #24]
 800ce82:	f043 0308 	orr.w	r3, r3, #8
 800ce86:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800ce88:	2d01      	cmp	r5, #1
 800ce8a:	d105      	bne.n	800ce98 <USB_DevInit+0x100>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ce8c:	69a3      	ldr	r3, [r4, #24]
 800ce8e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ce92:	f043 0304 	orr.w	r3, r3, #4
 800ce96:	61a3      	str	r3, [r4, #24]
}
 800ce98:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce9c:	b004      	add	sp, #16
 800ce9e:	4770      	bx	lr
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800cea0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800cea2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cea6:	63a3      	str	r3, [r4, #56]	; 0x38
 800cea8:	e79d      	b.n	800cde6 <USB_DevInit+0x4e>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ceaa:	4619      	mov	r1, r3
 800ceac:	e7a8      	b.n	800ce00 <USB_DevInit+0x68>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ceae:	2103      	movs	r1, #3
 800ceb0:	e7a6      	b.n	800ce00 <USB_DevInit+0x68>
    ret = HAL_ERROR;
 800ceb2:	2001      	movs	r0, #1
 800ceb4:	e7b4      	b.n	800ce20 <USB_DevInit+0x88>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ceb6:	f8d2 9000 	ldr.w	r9, [r2]
 800ceba:	f1b9 0f00 	cmp.w	r9, #0
 800cebe:	da0b      	bge.n	800ced8 <USB_DevInit+0x140>
      if (i == 0U)
 800cec0:	b93b      	cbnz	r3, 800ced2 <USB_DevInit+0x13a>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800cec2:	f8c2 e000 	str.w	lr, [r2]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800cec6:	6111      	str	r1, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cec8:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ceca:	f8c2 8008 	str.w	r8, [r2, #8]
 800cece:	3220      	adds	r2, #32
 800ced0:	e7b3      	b.n	800ce3a <USB_DevInit+0xa2>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ced2:	f8c2 c000 	str.w	ip, [r2]
 800ced6:	e7f6      	b.n	800cec6 <USB_DevInit+0x12e>
      USBx_INEP(i)->DIEPCTL = 0U;
 800ced8:	6011      	str	r1, [r2, #0]
 800ceda:	e7f4      	b.n	800cec6 <USB_DevInit+0x12e>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cedc:	f8d2 9000 	ldr.w	r9, [r2]
 800cee0:	f1b9 0f00 	cmp.w	r9, #0
 800cee4:	da0b      	bge.n	800cefe <USB_DevInit+0x166>
      if (i == 0U)
 800cee6:	b939      	cbnz	r1, 800cef8 <USB_DevInit+0x160>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800cee8:	f8c2 e000 	str.w	lr, [r2]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ceec:	6117      	str	r7, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ceee:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800cef0:	f8c2 8008 	str.w	r8, [r2, #8]
 800cef4:	3220      	adds	r2, #32
 800cef6:	e7ac      	b.n	800ce52 <USB_DevInit+0xba>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800cef8:	f8c2 c000 	str.w	ip, [r2]
 800cefc:	e7f6      	b.n	800ceec <USB_DevInit+0x154>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800cefe:	6017      	str	r7, [r2, #0]
 800cf00:	e7f4      	b.n	800ceec <USB_DevInit+0x154>
 800cf02:	bf00      	nop
 800cf04:	803c3800 	.word	0x803c3800

0800cf08 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800cf08:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800cf0c:	f013 0006 	ands.w	r0, r3, #6
 800cf10:	d004      	beq.n	800cf1c <USB_GetDevSpeed+0x14>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800cf12:	f013 0f02 	tst.w	r3, #2
    speed = 0xFU;
 800cf16:	bf14      	ite	ne
 800cf18:	2002      	movne	r0, #2
 800cf1a:	200f      	moveq	r0, #15
}
 800cf1c:	4770      	bx	lr

0800cf1e <USB_ActivateEndpoint>:
{
 800cf1e:	b530      	push	{r4, r5, lr}
  uint32_t epnum = (uint32_t)ep->num;
 800cf20:	780d      	ldrb	r5, [r1, #0]
 800cf22:	2401      	movs	r4, #1
 800cf24:	f500 6200 	add.w	r2, r0, #2048	; 0x800
 800cf28:	f005 030f 	and.w	r3, r5, #15
 800cf2c:	eb00 1045 	add.w	r0, r0, r5, lsl #5
 800cf30:	409c      	lsls	r4, r3
  if (ep->is_in == 1U)
 800cf32:	784b      	ldrb	r3, [r1, #1]
 800cf34:	2b01      	cmp	r3, #1
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800cf36:	69d3      	ldr	r3, [r2, #28]
  if (ep->is_in == 1U)
 800cf38:	d118      	bne.n	800cf6c <USB_ActivateEndpoint+0x4e>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800cf3a:	431c      	orrs	r4, r3
 800cf3c:	61d4      	str	r4, [r2, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800cf3e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800cf42:	041a      	lsls	r2, r3, #16
 800cf44:	d410      	bmi.n	800cf68 <USB_ActivateEndpoint+0x4a>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cf46:	688b      	ldr	r3, [r1, #8]
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cf48:	78c9      	ldrb	r1, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cf4a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800cf4e:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800cf52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cf5a:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 800cf5e:	ea43 5385 	orr.w	r3, r3, r5, lsl #22
 800cf62:	4313      	orrs	r3, r2
 800cf64:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800cf68:	2000      	movs	r0, #0
 800cf6a:	bd30      	pop	{r4, r5, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800cf6c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800cf70:	61d4      	str	r4, [r2, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800cf72:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800cf76:	041b      	lsls	r3, r3, #16
 800cf78:	d4f6      	bmi.n	800cf68 <USB_ActivateEndpoint+0x4a>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cf7a:	688b      	ldr	r3, [r1, #8]
                                    ((uint32_t)ep->type << 18) |
 800cf7c:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cf7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800cf82:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800cf86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cf8e:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 800cf92:	4313      	orrs	r3, r2
 800cf94:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800cf98:	e7e6      	b.n	800cf68 <USB_ActivateEndpoint+0x4a>
	...

0800cf9c <USB_DeactivateEndpoint>:
{
 800cf9c:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 800cf9e:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800cfa0:	7849      	ldrb	r1, [r1, #1]
 800cfa2:	eb00 1342 	add.w	r3, r0, r2, lsl #5
 800cfa6:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800cfaa:	2901      	cmp	r1, #1
 800cfac:	f002 010f 	and.w	r1, r2, #15
 800cfb0:	d120      	bne.n	800cff4 <USB_DeactivateEndpoint+0x58>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cfb2:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800cfb6:	2a00      	cmp	r2, #0
 800cfb8:	da0b      	bge.n	800cfd2 <USB_DeactivateEndpoint+0x36>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800cfba:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800cfbe:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800cfc2:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800cfc6:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800cfca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800cfce:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800cfd6:	408a      	lsls	r2, r1
 800cfd8:	43d2      	mvns	r2, r2
 800cfda:	4014      	ands	r4, r2
 800cfdc:	63c4      	str	r4, [r0, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cfde:	69c1      	ldr	r1, [r0, #28]
 800cfe0:	400a      	ands	r2, r1
 800cfe2:	61c2      	str	r2, [r0, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800cfe4:	4a14      	ldr	r2, [pc, #80]	; (800d038 <USB_DeactivateEndpoint+0x9c>)
 800cfe6:	f8d3 1900 	ldr.w	r1, [r3, #2304]	; 0x900
 800cfea:	400a      	ands	r2, r1
 800cfec:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
 800cff0:	2000      	movs	r0, #0
 800cff2:	bd10      	pop	{r4, pc}
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cff4:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800cff8:	2a00      	cmp	r2, #0
 800cffa:	da0b      	bge.n	800d014 <USB_DeactivateEndpoint+0x78>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800cffc:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800d000:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800d004:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800d008:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800d00c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800d010:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d014:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800d018:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800d01a:	408a      	lsls	r2, r1
 800d01c:	43d2      	mvns	r2, r2
 800d01e:	4014      	ands	r4, r2
 800d020:	63c4      	str	r4, [r0, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d022:	69c1      	ldr	r1, [r0, #28]
 800d024:	400a      	ands	r2, r1
 800d026:	61c2      	str	r2, [r0, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800d028:	4a04      	ldr	r2, [pc, #16]	; (800d03c <USB_DeactivateEndpoint+0xa0>)
 800d02a:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	; 0xb00
 800d02e:	400a      	ands	r2, r1
 800d030:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
 800d034:	e7dc      	b.n	800cff0 <USB_DeactivateEndpoint+0x54>
 800d036:	bf00      	nop
 800d038:	ec337800 	.word	0xec337800
 800d03c:	eff37800 	.word	0xeff37800

0800d040 <USB_EP0StartXfer>:
  if (ep->is_in == 1U)
 800d040:	784b      	ldrb	r3, [r1, #1]
{
 800d042:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (ep->is_in == 1U)
 800d044:	2b01      	cmp	r3, #1
 800d046:	780c      	ldrb	r4, [r1, #0]
 800d048:	694d      	ldr	r5, [r1, #20]
 800d04a:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800d04e:	4e34      	ldr	r6, [pc, #208]	; (800d120 <USB_EP0StartXfer+0xe0>)
 800d050:	4f34      	ldr	r7, [pc, #208]	; (800d124 <USB_EP0StartXfer+0xe4>)
 800d052:	d144      	bne.n	800d0de <USB_EP0StartXfer+0x9e>
 800d054:	f504 6310 	add.w	r3, r4, #2304	; 0x900
    if (ep->xfer_len == 0U)
 800d058:	b9b5      	cbnz	r5, 800d088 <USB_EP0StartXfer+0x48>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d05a:	691d      	ldr	r5, [r3, #16]
 800d05c:	402e      	ands	r6, r5
 800d05e:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d060:	691d      	ldr	r5, [r3, #16]
 800d062:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800d066:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d068:	691d      	ldr	r5, [r3, #16]
 800d06a:	402f      	ands	r7, r5
 800d06c:	611f      	str	r7, [r3, #16]
    if (dma == 1U)
 800d06e:	2a01      	cmp	r2, #1
 800d070:	d121      	bne.n	800d0b6 <USB_EP0StartXfer+0x76>
      if ((uint32_t)ep->dma_addr != 0U)
 800d072:	690a      	ldr	r2, [r1, #16]
 800d074:	b102      	cbz	r2, 800d078 <USB_EP0StartXfer+0x38>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d076:	615a      	str	r2, [r3, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d078:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 800d07c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d080:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
}
 800d084:	2000      	movs	r0, #0
 800d086:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d088:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800d08c:	ea0c 0707 	and.w	r7, ip, r7
 800d090:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d092:	691f      	ldr	r7, [r3, #16]
 800d094:	403e      	ands	r6, r7
 800d096:	611e      	str	r6, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 800d098:	688e      	ldr	r6, [r1, #8]
 800d09a:	42ae      	cmp	r6, r5
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d09c:	691d      	ldr	r5, [r3, #16]
 800d09e:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
        ep->xfer_len = ep->maxpacket;
 800d0a2:	bf38      	it	cc
 800d0a4:	614e      	strcc	r6, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d0a6:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d0a8:	694d      	ldr	r5, [r1, #20]
 800d0aa:	691e      	ldr	r6, [r3, #16]
 800d0ac:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800d0b0:	4335      	orrs	r5, r6
 800d0b2:	611d      	str	r5, [r3, #16]
 800d0b4:	e7db      	b.n	800d06e <USB_EP0StartXfer+0x2e>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d0b6:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 800d0ba:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d0be:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800d0c2:	694b      	ldr	r3, [r1, #20]
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d0dd      	beq.n	800d084 <USB_EP0StartXfer+0x44>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d0c8:	780b      	ldrb	r3, [r1, #0]
 800d0ca:	f8d0 4834 	ldr.w	r4, [r0, #2100]	; 0x834
 800d0ce:	f003 020f 	and.w	r2, r3, #15
 800d0d2:	2301      	movs	r3, #1
 800d0d4:	4093      	lsls	r3, r2
 800d0d6:	4323      	orrs	r3, r4
 800d0d8:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 800d0dc:	e7d2      	b.n	800d084 <USB_EP0StartXfer+0x44>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d0de:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 800d0e2:	6918      	ldr	r0, [r3, #16]
 800d0e4:	4038      	ands	r0, r7
 800d0e6:	6118      	str	r0, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d0e8:	6918      	ldr	r0, [r3, #16]
 800d0ea:	4030      	ands	r0, r6
 800d0ec:	6118      	str	r0, [r3, #16]
 800d0ee:	6888      	ldr	r0, [r1, #8]
    if (ep->xfer_len > 0U)
 800d0f0:	b105      	cbz	r5, 800d0f4 <USB_EP0StartXfer+0xb4>
      ep->xfer_len = ep->maxpacket;
 800d0f2:	6148      	str	r0, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d0f4:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800d0f6:	f3c0 0012 	ubfx	r0, r0, #0, #19
    if (dma == 1U)
 800d0fa:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d0fc:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800d100:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800d102:	691d      	ldr	r5, [r3, #16]
 800d104:	ea40 0005 	orr.w	r0, r0, r5
 800d108:	6118      	str	r0, [r3, #16]
    if (dma == 1U)
 800d10a:	d102      	bne.n	800d112 <USB_EP0StartXfer+0xd2>
      if ((uint32_t)ep->xfer_buff != 0U)
 800d10c:	68ca      	ldr	r2, [r1, #12]
 800d10e:	b102      	cbz	r2, 800d112 <USB_EP0StartXfer+0xd2>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d110:	615a      	str	r2, [r3, #20]
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d112:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800d116:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d11a:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
 800d11e:	e7b1      	b.n	800d084 <USB_EP0StartXfer+0x44>
 800d120:	e007ffff 	.word	0xe007ffff
 800d124:	fff80000 	.word	0xfff80000

0800d128 <USB_WritePacket>:
{
 800d128:	b510      	push	{r4, lr}
 800d12a:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 800d12e:	b94c      	cbnz	r4, 800d144 <USB_WritePacket+0x1c>
    count32b = ((uint32_t)len + 3U) / 4U;
 800d130:	3303      	adds	r3, #3
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d132:	eb00 3002 	add.w	r0, r0, r2, lsl #12
    count32b = ((uint32_t)len + 3U) / 4U;
 800d136:	089b      	lsrs	r3, r3, #2
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d138:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 800d13c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    for (i = 0U; i < count32b; i++)
 800d140:	4299      	cmp	r1, r3
 800d142:	d101      	bne.n	800d148 <USB_WritePacket+0x20>
}
 800d144:	2000      	movs	r0, #0
 800d146:	bd10      	pop	{r4, pc}
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d148:	f851 2b04 	ldr.w	r2, [r1], #4
 800d14c:	6002      	str	r2, [r0, #0]
 800d14e:	e7f7      	b.n	800d140 <USB_WritePacket+0x18>

0800d150 <USB_EPStartXfer>:
{
 800d150:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (ep->is_in == 1U)
 800d152:	784d      	ldrb	r5, [r1, #1]
 800d154:	780c      	ldrb	r4, [r1, #0]
 800d156:	2d01      	cmp	r5, #1
 800d158:	694b      	ldr	r3, [r1, #20]
 800d15a:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800d15e:	78ce      	ldrb	r6, [r1, #3]
 800d160:	f8df c194 	ldr.w	ip, [pc, #404]	; 800d2f8 <USB_EPStartXfer+0x1a8>
 800d164:	f8df e194 	ldr.w	lr, [pc, #404]	; 800d2fc <USB_EPStartXfer+0x1ac>
 800d168:	d17d      	bne.n	800d266 <USB_EPStartXfer+0x116>
 800d16a:	f504 6510 	add.w	r5, r4, #2304	; 0x900
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d16e:	692f      	ldr	r7, [r5, #16]
    if (ep->xfer_len == 0U)
 800d170:	bb3b      	cbnz	r3, 800d1c2 <USB_EPStartXfer+0x72>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d172:	ea07 070c 	and.w	r7, r7, ip
 800d176:	612f      	str	r7, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d178:	692f      	ldr	r7, [r5, #16]
 800d17a:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 800d17e:	612f      	str	r7, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d180:	692f      	ldr	r7, [r5, #16]
 800d182:	ea07 070e 	and.w	r7, r7, lr
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800d186:	612f      	str	r7, [r5, #16]
    if (dma == 1U)
 800d188:	2a01      	cmp	r2, #1
 800d18a:	d142      	bne.n	800d212 <USB_EPStartXfer+0xc2>
      if ((uint32_t)ep->dma_addr != 0U)
 800d18c:	690b      	ldr	r3, [r1, #16]
 800d18e:	b103      	cbz	r3, 800d192 <USB_EPStartXfer+0x42>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d190:	616b      	str	r3, [r5, #20]
      if (ep->type == EP_TYPE_ISOC)
 800d192:	2e01      	cmp	r6, #1
 800d194:	d10c      	bne.n	800d1b0 <USB_EPStartXfer+0x60>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d196:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800d19a:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d19e:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 800d1a2:	bf0c      	ite	eq
 800d1a4:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d1a8:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800d1ac:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d1b0:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 800d1b4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d1b8:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
}
 800d1bc:	2000      	movs	r0, #0
 800d1be:	b003      	add	sp, #12
 800d1c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d1c2:	ea07 070e 	and.w	r7, r7, lr
      if (ep->type == EP_TYPE_ISOC)
 800d1c6:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d1c8:	612f      	str	r7, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d1ca:	692f      	ldr	r7, [r5, #16]
 800d1cc:	ea07 070c 	and.w	r7, r7, ip
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800d1d0:	f8d1 c008 	ldr.w	ip, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d1d4:	612f      	str	r7, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800d1d6:	eb0c 0703 	add.w	r7, ip, r3
 800d1da:	f8d5 e010 	ldr.w	lr, [r5, #16]
 800d1de:	f107 37ff 	add.w	r7, r7, #4294967295
 800d1e2:	fbb7 fcfc 	udiv	ip, r7, ip
 800d1e6:	4f43      	ldr	r7, [pc, #268]	; (800d2f4 <USB_EPStartXfer+0x1a4>)
 800d1e8:	ea07 47cc 	and.w	r7, r7, ip, lsl #19
 800d1ec:	ea47 070e 	orr.w	r7, r7, lr
 800d1f0:	612f      	str	r7, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d1f2:	f3c3 0712 	ubfx	r7, r3, #0, #19
 800d1f6:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800d1fa:	ea47 070c 	orr.w	r7, r7, ip
 800d1fe:	612f      	str	r7, [r5, #16]
      if (ep->type == EP_TYPE_ISOC)
 800d200:	d1c2      	bne.n	800d188 <USB_EPStartXfer+0x38>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800d202:	692f      	ldr	r7, [r5, #16]
 800d204:	f027 47c0 	bic.w	r7, r7, #1610612736	; 0x60000000
 800d208:	612f      	str	r7, [r5, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800d20a:	692f      	ldr	r7, [r5, #16]
 800d20c:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 800d210:	e7b9      	b.n	800d186 <USB_EPStartXfer+0x36>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d212:	f8d4 5900 	ldr.w	r5, [r4, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800d216:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d218:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800d21c:	f8c4 5900 	str.w	r5, [r4, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800d220:	d00c      	beq.n	800d23c <USB_EPStartXfer+0xec>
        if (ep->xfer_len > 0U)
 800d222:	2b00      	cmp	r3, #0
 800d224:	d0ca      	beq.n	800d1bc <USB_EPStartXfer+0x6c>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d226:	780b      	ldrb	r3, [r1, #0]
 800d228:	f8d0 4834 	ldr.w	r4, [r0, #2100]	; 0x834
 800d22c:	f003 020f 	and.w	r2, r3, #15
 800d230:	2301      	movs	r3, #1
 800d232:	4093      	lsls	r3, r2
 800d234:	4323      	orrs	r3, r4
 800d236:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 800d23a:	e7bf      	b.n	800d1bc <USB_EPStartXfer+0x6c>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d23c:	f8d0 5808 	ldr.w	r5, [r0, #2056]	; 0x808
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d240:	b29b      	uxth	r3, r3
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d242:	f415 7f80 	tst.w	r5, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d246:	f8d4 5900 	ldr.w	r5, [r4, #2304]	; 0x900
 800d24a:	bf0c      	ite	eq
 800d24c:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d250:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 800d254:	f8c4 5900 	str.w	r5, [r4, #2304]	; 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d258:	780c      	ldrb	r4, [r1, #0]
 800d25a:	9200      	str	r2, [sp, #0]
 800d25c:	4622      	mov	r2, r4
 800d25e:	68c9      	ldr	r1, [r1, #12]
 800d260:	f7ff ff62 	bl	800d128 <USB_WritePacket>
 800d264:	e7aa      	b.n	800d1bc <USB_EPStartXfer+0x6c>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d266:	f504 6730 	add.w	r7, r4, #2816	; 0xb00
 800d26a:	693d      	ldr	r5, [r7, #16]
 800d26c:	ea05 050e 	and.w	r5, r5, lr
 800d270:	613d      	str	r5, [r7, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d272:	693d      	ldr	r5, [r7, #16]
 800d274:	ea05 050c 	and.w	r5, r5, ip
 800d278:	613d      	str	r5, [r7, #16]
 800d27a:	688d      	ldr	r5, [r1, #8]
    if (ep->xfer_len == 0U)
 800d27c:	bb1b      	cbnz	r3, 800d2c6 <USB_EPStartXfer+0x176>
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d27e:	693b      	ldr	r3, [r7, #16]
 800d280:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800d284:	431d      	orrs	r5, r3
 800d286:	613d      	str	r5, [r7, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d288:	693b      	ldr	r3, [r7, #16]
 800d28a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    if (dma == 1U)
 800d28e:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800d290:	613b      	str	r3, [r7, #16]
    if (dma == 1U)
 800d292:	d102      	bne.n	800d29a <USB_EPStartXfer+0x14a>
      if ((uint32_t)ep->xfer_buff != 0U)
 800d294:	68cb      	ldr	r3, [r1, #12]
 800d296:	b103      	cbz	r3, 800d29a <USB_EPStartXfer+0x14a>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d298:	617b      	str	r3, [r7, #20]
    if (ep->type == EP_TYPE_ISOC)
 800d29a:	2e01      	cmp	r6, #1
 800d29c:	d10c      	bne.n	800d2b8 <USB_EPStartXfer+0x168>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d29e:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800d2a2:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d2a6:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800d2aa:	bf0c      	ite	eq
 800d2ac:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d2b0:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800d2b4:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d2b8:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800d2bc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d2c0:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
 800d2c4:	e77a      	b.n	800d1bc <USB_EPStartXfer+0x6c>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d2c6:	442b      	add	r3, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d2c8:	f8df c028 	ldr.w	ip, [pc, #40]	; 800d2f4 <USB_EPStartXfer+0x1a4>
 800d2cc:	f8d7 e010 	ldr.w	lr, [r7, #16]
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d2d0:	3b01      	subs	r3, #1
 800d2d2:	fbb3 f3f5 	udiv	r3, r3, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d2d6:	ea0c 4cc3 	and.w	ip, ip, r3, lsl #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800d2da:	b29b      	uxth	r3, r3
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d2dc:	ea4c 0c0e 	orr.w	ip, ip, lr
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800d2e0:	436b      	muls	r3, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d2e2:	f8c7 c010 	str.w	ip, [r7, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800d2e6:	f8d7 c010 	ldr.w	ip, [r7, #16]
 800d2ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d2ee:	ea43 030c 	orr.w	r3, r3, ip
 800d2f2:	e7cc      	b.n	800d28e <USB_EPStartXfer+0x13e>
 800d2f4:	1ff80000 	.word	0x1ff80000
 800d2f8:	e007ffff 	.word	0xe007ffff
 800d2fc:	fff80000 	.word	0xfff80000

0800d300 <USB_ReadPacket>:
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800d300:	3203      	adds	r2, #3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d302:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800d306:	0892      	lsrs	r2, r2, #2
 800d308:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  for (i = 0U; i < count32b; i++)
 800d30c:	4291      	cmp	r1, r2
 800d30e:	d101      	bne.n	800d314 <USB_ReadPacket+0x14>
}
 800d310:	4608      	mov	r0, r1
 800d312:	4770      	bx	lr
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d314:	6803      	ldr	r3, [r0, #0]
 800d316:	f841 3b04 	str.w	r3, [r1], #4
 800d31a:	e7f7      	b.n	800d30c <USB_ReadPacket+0xc>

0800d31c <USB_EPSetStall>:
  if (ep->is_in == 1U)
 800d31c:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800d31e:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800d320:	2a01      	cmp	r2, #1
 800d322:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800d326:	d112      	bne.n	800d34e <USB_EPSetStall+0x32>
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d328:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800d32c:	2a00      	cmp	r2, #0
 800d32e:	db06      	blt.n	800d33e <USB_EPSetStall+0x22>
 800d330:	b12b      	cbz	r3, 800d33e <USB_EPSetStall+0x22>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d332:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800d336:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d33a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d33e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800d342:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d346:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800d34a:	2000      	movs	r0, #0
 800d34c:	4770      	bx	lr
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d34e:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800d352:	2a00      	cmp	r2, #0
 800d354:	db06      	blt.n	800d364 <USB_EPSetStall+0x48>
 800d356:	b12b      	cbz	r3, 800d364 <USB_EPSetStall+0x48>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d358:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800d35c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d360:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d364:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800d368:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d36c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800d370:	e7eb      	b.n	800d34a <USB_EPSetStall+0x2e>

0800d372 <USB_EPClearStall>:
{
 800d372:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800d374:	784a      	ldrb	r2, [r1, #1]
 800d376:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800d37a:	78cb      	ldrb	r3, [r1, #3]
 800d37c:	2a01      	cmp	r2, #1
 800d37e:	f1a3 0302 	sub.w	r3, r3, #2
 800d382:	b2db      	uxtb	r3, r3
 800d384:	d10f      	bne.n	800d3a6 <USB_EPClearStall+0x34>
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d386:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d38a:	2b01      	cmp	r3, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d38c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800d390:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d394:	d805      	bhi.n	800d3a2 <USB_EPClearStall+0x30>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d396:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800d39a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d39e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800d3a2:	2000      	movs	r0, #0
 800d3a4:	4770      	bx	lr
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d3a6:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d3aa:	2b01      	cmp	r3, #1
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d3ac:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800d3b0:	f8c0 2b00 	str.w	r2, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d3b4:	d8f5      	bhi.n	800d3a2 <USB_EPClearStall+0x30>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d3b6:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800d3ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d3be:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800d3c2:	e7ee      	b.n	800d3a2 <USB_EPClearStall+0x30>

0800d3c4 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d3c4:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d3c8:	0109      	lsls	r1, r1, #4
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d3ca:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d3ce:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d3d2:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d3d6:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 800d3da:	4319      	orrs	r1, r3
 800d3dc:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 800d3e0:	2000      	movs	r0, #0
 800d3e2:	4770      	bx	lr

0800d3e4 <USB_DevConnect>:
{
 800d3e4:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d3e6:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800d3ea:	f023 0302 	bic.w	r3, r3, #2
 800d3ee:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 800d3f2:	2003      	movs	r0, #3
 800d3f4:	f7f8 fab0 	bl	8005958 <HAL_Delay>
}
 800d3f8:	2000      	movs	r0, #0
 800d3fa:	bd08      	pop	{r3, pc}

0800d3fc <USB_DevDisconnect>:
{
 800d3fc:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d3fe:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800d402:	f043 0302 	orr.w	r3, r3, #2
 800d406:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 800d40a:	2003      	movs	r0, #3
 800d40c:	f7f8 faa4 	bl	8005958 <HAL_Delay>
}
 800d410:	2000      	movs	r0, #0
 800d412:	bd08      	pop	{r3, pc}

0800d414 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800d414:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800d416:	6980      	ldr	r0, [r0, #24]
}
 800d418:	4010      	ands	r0, r2
 800d41a:	4770      	bx	lr

0800d41c <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800d41c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800d420:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d424:	69c0      	ldr	r0, [r0, #28]
 800d426:	4018      	ands	r0, r3
}
 800d428:	0c00      	lsrs	r0, r0, #16
 800d42a:	4770      	bx	lr

0800d42c <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800d42c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800d430:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d434:	69c0      	ldr	r0, [r0, #28]
 800d436:	4018      	ands	r0, r3
}
 800d438:	b280      	uxth	r0, r0
 800d43a:	4770      	bx	lr

0800d43c <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d43c:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d440:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d444:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d448:	6940      	ldr	r0, [r0, #20]
}
 800d44a:	4010      	ands	r0, r2
 800d44c:	4770      	bx	lr

0800d44e <USB_ReadDevInEPInterrupt>:
{
 800d44e:	b510      	push	{r4, lr}
  msk = USBx_DEVICE->DIEPMSK;
 800d450:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d454:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d458:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d45c:	f001 010f 	and.w	r1, r1, #15
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d460:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d464:	40cb      	lsrs	r3, r1
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d466:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d468:	01db      	lsls	r3, r3, #7
 800d46a:	b2db      	uxtb	r3, r3
 800d46c:	4323      	orrs	r3, r4
}
 800d46e:	4018      	ands	r0, r3
 800d470:	bd10      	pop	{r4, pc}

0800d472 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800d472:	6940      	ldr	r0, [r0, #20]
}
 800d474:	f000 0001 	and.w	r0, r0, #1
 800d478:	4770      	bx	lr

0800d47a <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d47a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800d47e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d482:	f023 0307 	bic.w	r3, r3, #7
 800d486:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d48a:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800d48e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d492:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
}
 800d496:	2000      	movs	r0, #0
 800d498:	4770      	bx	lr
	...

0800d49c <USB_EP0_OutStart>:
{
 800d49c:	b530      	push	{r4, r5, lr}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d49e:	6c05      	ldr	r5, [r0, #64]	; 0x40
 800d4a0:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d4a4:	4c0f      	ldr	r4, [pc, #60]	; (800d4e4 <USB_EP0_OutStart+0x48>)
 800d4a6:	42a5      	cmp	r5, r4
 800d4a8:	d903      	bls.n	800d4b2 <USB_EP0_OutStart+0x16>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d4aa:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	; 0xb00
 800d4ae:	2c00      	cmp	r4, #0
 800d4b0:	db16      	blt.n	800d4e0 <USB_EP0_OutStart+0x44>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d4b2:	2400      	movs	r4, #0
  if (dma == 1U)
 800d4b4:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d4b6:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d4b8:	691c      	ldr	r4, [r3, #16]
 800d4ba:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800d4be:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d4c0:	691c      	ldr	r4, [r3, #16]
 800d4c2:	f044 0418 	orr.w	r4, r4, #24
 800d4c6:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d4c8:	691c      	ldr	r4, [r3, #16]
 800d4ca:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 800d4ce:	611c      	str	r4, [r3, #16]
  if (dma == 1U)
 800d4d0:	d106      	bne.n	800d4e0 <USB_EP0_OutStart+0x44>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d4d2:	615a      	str	r2, [r3, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d4d4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800d4d8:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800d4dc:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800d4e0:	2000      	movs	r0, #0
 800d4e2:	bd30      	pop	{r4, r5, pc}
 800d4e4:	4f54300a 	.word	0x4f54300a

0800d4e8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800d4e8:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800d4ea:	4903      	ldr	r1, [pc, #12]	; (800d4f8 <MX_FATFS_Init+0x10>)
 800d4ec:	4803      	ldr	r0, [pc, #12]	; (800d4fc <MX_FATFS_Init+0x14>)
 800d4ee:	f002 fa9b 	bl	800fa28 <FATFS_LinkDriver>
 800d4f2:	4b03      	ldr	r3, [pc, #12]	; (800d500 <MX_FATFS_Init+0x18>)
 800d4f4:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800d4f6:	bd08      	pop	{r3, pc}
 800d4f8:	240208c5 	.word	0x240208c5
 800d4fc:	08016700 	.word	0x08016700
 800d500:	240208c4 	.word	0x240208c4

0800d504 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */
}
 800d504:	2000      	movs	r0, #0
 800d506:	4770      	bx	lr

0800d508 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800d508:	b508      	push	{r3, lr}
  uint8_t sd_state = MSD_OK;

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800d50a:	4613      	mov	r3, r2
 800d50c:	460a      	mov	r2, r1
 800d50e:	4601      	mov	r1, r0
 800d510:	4803      	ldr	r0, [pc, #12]	; (800d520 <BSP_SD_ReadBlocks_DMA+0x18>)
 800d512:	f7fc fdd9 	bl	800a0c8 <HAL_SD_ReadBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 800d516:	3000      	adds	r0, #0
 800d518:	bf18      	it	ne
 800d51a:	2001      	movne	r0, #1
 800d51c:	bd08      	pop	{r3, pc}
 800d51e:	bf00      	nop
 800d520:	2400bf78 	.word	0x2400bf78

0800d524 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800d524:	b508      	push	{r3, lr}
  uint8_t sd_state = MSD_OK;

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800d526:	4613      	mov	r3, r2
 800d528:	460a      	mov	r2, r1
 800d52a:	4601      	mov	r1, r0
 800d52c:	4803      	ldr	r0, [pc, #12]	; (800d53c <BSP_SD_WriteBlocks_DMA+0x18>)
 800d52e:	f7fc fe2f 	bl	800a190 <HAL_SD_WriteBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 800d532:	3000      	adds	r0, #0
 800d534:	bf18      	it	ne
 800d536:	2001      	movne	r0, #1
 800d538:	bd08      	pop	{r3, pc}
 800d53a:	bf00      	nop
 800d53c:	2400bf78 	.word	0x2400bf78

0800d540 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800d540:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800d542:	4803      	ldr	r0, [pc, #12]	; (800d550 <BSP_SD_GetCardState+0x10>)
 800d544:	f7fd fa00 	bl	800a948 <HAL_SD_GetCardState>
}
 800d548:	3804      	subs	r0, #4
 800d54a:	bf18      	it	ne
 800d54c:	2001      	movne	r0, #1
 800d54e:	bd08      	pop	{r3, pc}
 800d550:	2400bf78 	.word	0x2400bf78

0800d554 <BSP_SD_GetCardInfo>:
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800d554:	4601      	mov	r1, r0
 800d556:	4801      	ldr	r0, [pc, #4]	; (800d55c <BSP_SD_GetCardInfo+0x8>)
 800d558:	f7fd b948 	b.w	800a7ec <HAL_SD_GetCardInfo>
 800d55c:	2400bf78 	.word	0x2400bf78

0800d560 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d560:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 800d562:	f000 f907 	bl	800d774 <BSP_SD_WriteCpltCallback>
}
 800d566:	bd08      	pop	{r3, pc}

0800d568 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d568:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 800d56a:	f000 f913 	bl	800d794 <BSP_SD_ReadCpltCallback>
}
 800d56e:	bd08      	pop	{r3, pc}

0800d570 <BSP_SD_IsDetected>:
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 800d570:	2301      	movs	r3, #1
{
 800d572:	b507      	push	{r0, r1, r2, lr}
  __IO uint8_t status = SD_PRESENT;
 800d574:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800d578:	f000 f81e 	bl	800d5b8 <BSP_PlatformIsDetected>
 800d57c:	b908      	cbnz	r0, 800d582 <BSP_SD_IsDetected+0x12>
  {
    status = SD_NOT_PRESENT;
 800d57e:	f88d 0007 	strb.w	r0, [sp, #7]
  }

  return status;
 800d582:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800d586:	b003      	add	sp, #12
 800d588:	f85d fb04 	ldr.w	pc, [sp], #4

0800d58c <BSP_SD_Init>:
{
 800d58c:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800d58e:	f7ff ffef 	bl	800d570 <BSP_SD_IsDetected>
 800d592:	2801      	cmp	r0, #1
 800d594:	d10c      	bne.n	800d5b0 <BSP_SD_Init+0x24>
  sd_state = HAL_SD_Init(&hsd1);
 800d596:	4807      	ldr	r0, [pc, #28]	; (800d5b4 <BSP_SD_Init+0x28>)
 800d598:	f7fd f9ea 	bl	800a970 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 800d59c:	b938      	cbnz	r0, 800d5ae <BSP_SD_Init+0x22>
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800d59e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800d5a2:	4804      	ldr	r0, [pc, #16]	; (800d5b4 <BSP_SD_Init+0x28>)
 800d5a4:	f7fd f934 	bl	800a810 <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR_SD_NOT_PRESENT;
 800d5a8:	3000      	adds	r0, #0
 800d5aa:	bf18      	it	ne
 800d5ac:	2001      	movne	r0, #1
}
 800d5ae:	bd08      	pop	{r3, pc}
    return MSD_ERROR_SD_NOT_PRESENT;
 800d5b0:	2002      	movs	r0, #2
 800d5b2:	e7fc      	b.n	800d5ae <BSP_SD_Init+0x22>
 800d5b4:	2400bf78 	.word	0x2400bf78

0800d5b8 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800d5b8:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800d5ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d5be:	4803      	ldr	r0, [pc, #12]	; (800d5cc <BSP_PlatformIsDetected+0x14>)
 800d5c0:	f7fa faec 	bl	8007b9c <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 800d5c4:	fab0 f080 	clz	r0, r0
 800d5c8:	0940      	lsrs	r0, r0, #5
 800d5ca:	bd08      	pop	{r3, pc}
 800d5cc:	58020800 	.word	0x58020800

0800d5d0 <SD_CheckStatus.isra.0>:
  return -1;
}

static DSTATUS SD_CheckStatus(BYTE lun)
{
  Stat = STA_NOINIT;
 800d5d0:	2301      	movs	r3, #1
static DSTATUS SD_CheckStatus(BYTE lun)
 800d5d2:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 800d5d4:	4c05      	ldr	r4, [pc, #20]	; (800d5ec <SD_CheckStatus.isra.0+0x1c>)
 800d5d6:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d5d8:	f7ff ffb2 	bl	800d540 <BSP_SD_GetCardState>
 800d5dc:	4623      	mov	r3, r4
 800d5de:	b918      	cbnz	r0, 800d5e8 <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 800d5e0:	7822      	ldrb	r2, [r4, #0]
 800d5e2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800d5e6:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 800d5e8:	7818      	ldrb	r0, [r3, #0]
}
 800d5ea:	bd10      	pop	{r4, pc}
 800d5ec:	24000020 	.word	0x24000020

0800d5f0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d5f0:	b538      	push	{r3, r4, r5, lr}
Stat = STA_NOINIT;
 800d5f2:	2301      	movs	r3, #1
 800d5f4:	4c0f      	ldr	r4, [pc, #60]	; (800d634 <SD_initialize+0x44>)
 800d5f6:	7023      	strb	r3, [r4, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800d5f8:	f002 fa5e 	bl	800fab8 <osKernelGetState>
 800d5fc:	2802      	cmp	r0, #2
 800d5fe:	d116      	bne.n	800d62e <SD_initialize+0x3e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800d600:	f7ff ffc4 	bl	800d58c <BSP_SD_Init>
 800d604:	b910      	cbnz	r0, 800d60c <SD_initialize+0x1c>
    {
      Stat = SD_CheckStatus(lun);
 800d606:	f7ff ffe3 	bl	800d5d0 <SD_CheckStatus.isra.0>
 800d60a:	7020      	strb	r0, [r4, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800d60c:	7823      	ldrb	r3, [r4, #0]
 800d60e:	2b01      	cmp	r3, #1
 800d610:	d00d      	beq.n	800d62e <SD_initialize+0x3e>
    {
      if (SDQueueID == NULL)
 800d612:	4d09      	ldr	r5, [pc, #36]	; (800d638 <SD_initialize+0x48>)
 800d614:	682a      	ldr	r2, [r5, #0]
 800d616:	b922      	cbnz	r2, 800d622 <SD_initialize+0x32>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800d618:	2102      	movs	r1, #2
 800d61a:	200a      	movs	r0, #10
 800d61c:	f002 fcae 	bl	800ff7c <osMessageQueueNew>
 800d620:	6028      	str	r0, [r5, #0]
#endif
      }

      if (SDQueueID == NULL)
 800d622:	682b      	ldr	r3, [r5, #0]
 800d624:	b91b      	cbnz	r3, 800d62e <SD_initialize+0x3e>
      {
        Stat |= STA_NOINIT;
 800d626:	7823      	ldrb	r3, [r4, #0]
 800d628:	f043 0301 	orr.w	r3, r3, #1
 800d62c:	7023      	strb	r3, [r4, #0]
      }
    }
  }

  return Stat;
 800d62e:	7820      	ldrb	r0, [r4, #0]
}
 800d630:	bd38      	pop	{r3, r4, r5, pc}
 800d632:	bf00      	nop
 800d634:	24000020 	.word	0x24000020
 800d638:	240008d0 	.word	0x240008d0

0800d63c <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 800d63c:	f7ff bfc8 	b.w	800d5d0 <SD_CheckStatus.isra.0>

0800d640 <SD_read.part.1>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
 800d640:	b538      	push	{r3, r4, r5, lr}
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
          if ((status == osOK) && (event == READ_CPLT_MSG))
          {
            timer = osKernelGetTickCount();
 800d642:	f002 fa69 	bl	800fb18 <osKernelGetTickCount>
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800d646:	f247 542f 	movw	r4, #29999	; 0x752f
            timer = osKernelGetTickCount();
 800d64a:	4605      	mov	r5, r0
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800d64c:	f002 fa64 	bl	800fb18 <osKernelGetTickCount>
 800d650:	1b40      	subs	r0, r0, r5
 800d652:	42a0      	cmp	r0, r4
 800d654:	d901      	bls.n	800d65a <SD_read.part.1+0x1a>
  DRESULT res = RES_ERROR;
 800d656:	2001      	movs	r0, #1
 800d658:	e003      	b.n	800d662 <SD_read.part.1+0x22>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d65a:	f7ff ff71 	bl	800d540 <BSP_SD_GetCardState>
 800d65e:	2800      	cmp	r0, #0
 800d660:	d1f4      	bne.n	800d64c <SD_read.part.1+0xc>
      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
}
 800d662:	bd38      	pop	{r3, r4, r5, pc}

0800d664 <SD_ioctl>:
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d664:	4b12      	ldr	r3, [pc, #72]	; (800d6b0 <SD_ioctl+0x4c>)
{
 800d666:	b510      	push	{r4, lr}
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d668:	781b      	ldrb	r3, [r3, #0]
{
 800d66a:	b08a      	sub	sp, #40	; 0x28
 800d66c:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d66e:	07db      	lsls	r3, r3, #31
 800d670:	d41b      	bmi.n	800d6aa <SD_ioctl+0x46>

  switch (cmd)
 800d672:	2903      	cmp	r1, #3
 800d674:	d803      	bhi.n	800d67e <SD_ioctl+0x1a>
 800d676:	e8df f001 	tbb	[pc, r1]
 800d67a:	0510      	.short	0x0510
 800d67c:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 800d67e:	2004      	movs	r0, #4
  }

  return res;
}
 800d680:	b00a      	add	sp, #40	; 0x28
 800d682:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800d684:	a801      	add	r0, sp, #4
 800d686:	f7ff ff65 	bl	800d554 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d68a:	9b07      	ldr	r3, [sp, #28]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800d68c:	6023      	str	r3, [r4, #0]
 800d68e:	e004      	b.n	800d69a <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 800d690:	a801      	add	r0, sp, #4
 800d692:	f7ff ff5f 	bl	800d554 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d696:	9b08      	ldr	r3, [sp, #32]
 800d698:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 800d69a:	2000      	movs	r0, #0
 800d69c:	e7f0      	b.n	800d680 <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 800d69e:	a801      	add	r0, sp, #4
 800d6a0:	f7ff ff58 	bl	800d554 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800d6a4:	9b08      	ldr	r3, [sp, #32]
 800d6a6:	0a5b      	lsrs	r3, r3, #9
 800d6a8:	e7f0      	b.n	800d68c <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d6aa:	2003      	movs	r0, #3
 800d6ac:	e7e8      	b.n	800d680 <SD_ioctl+0x1c>
 800d6ae:	bf00      	nop
 800d6b0:	24000020 	.word	0x24000020

0800d6b4 <SD_CheckStatusWithTimeout.constprop.4>:
static int SD_CheckStatusWithTimeout(uint32_t timeout)
 800d6b4:	b538      	push	{r3, r4, r5, lr}
  timer = osKernelGetTickCount();
 800d6b6:	f002 fa2f 	bl	800fb18 <osKernelGetTickCount>
  while( osKernelGetTickCount() - timer < timeout)
 800d6ba:	f247 542f 	movw	r4, #29999	; 0x752f
  timer = osKernelGetTickCount();
 800d6be:	4605      	mov	r5, r0
  while( osKernelGetTickCount() - timer < timeout)
 800d6c0:	f002 fa2a 	bl	800fb18 <osKernelGetTickCount>
 800d6c4:	1b40      	subs	r0, r0, r5
 800d6c6:	42a0      	cmp	r0, r4
 800d6c8:	d902      	bls.n	800d6d0 <SD_CheckStatusWithTimeout.constprop.4+0x1c>
  return -1;
 800d6ca:	f04f 30ff 	mov.w	r0, #4294967295
 800d6ce:	e003      	b.n	800d6d8 <SD_CheckStatusWithTimeout.constprop.4+0x24>
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d6d0:	f7ff ff36 	bl	800d540 <BSP_SD_GetCardState>
 800d6d4:	2800      	cmp	r0, #0
 800d6d6:	d1f3      	bne.n	800d6c0 <SD_CheckStatusWithTimeout.constprop.4+0xc>
}
 800d6d8:	bd38      	pop	{r3, r4, r5, pc}
	...

0800d6dc <SD_write>:
{
 800d6dc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d6de:	460c      	mov	r4, r1
 800d6e0:	4615      	mov	r5, r2
 800d6e2:	461e      	mov	r6, r3
  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800d6e4:	f7ff ffe6 	bl	800d6b4 <SD_CheckStatusWithTimeout.constprop.4>
 800d6e8:	2800      	cmp	r0, #0
 800d6ea:	da02      	bge.n	800d6f2 <SD_write+0x16>
    return res;
 800d6ec:	2001      	movs	r0, #1
}
 800d6ee:	b002      	add	sp, #8
 800d6f0:	bd70      	pop	{r4, r5, r6, pc}
  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800d6f2:	4632      	mov	r2, r6
 800d6f4:	4629      	mov	r1, r5
 800d6f6:	4620      	mov	r0, r4
 800d6f8:	f7ff ff14 	bl	800d524 <BSP_SD_WriteBlocks_DMA>
 800d6fc:	4602      	mov	r2, r0
 800d6fe:	2800      	cmp	r0, #0
 800d700:	d1f4      	bne.n	800d6ec <SD_write+0x10>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800d702:	4808      	ldr	r0, [pc, #32]	; (800d724 <SD_write+0x48>)
 800d704:	f247 5330 	movw	r3, #30000	; 0x7530
 800d708:	f10d 0106 	add.w	r1, sp, #6
 800d70c:	6800      	ldr	r0, [r0, #0]
 800d70e:	f002 fcbd 	bl	801008c <osMessageQueueGet>
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800d712:	2800      	cmp	r0, #0
 800d714:	d1ea      	bne.n	800d6ec <SD_write+0x10>
 800d716:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800d71a:	2b02      	cmp	r3, #2
 800d71c:	d1e6      	bne.n	800d6ec <SD_write+0x10>
 800d71e:	f7ff ff8f 	bl	800d640 <SD_read.part.1>
 800d722:	e7e4      	b.n	800d6ee <SD_write+0x12>
 800d724:	240008d0 	.word	0x240008d0

0800d728 <SD_read>:
{
 800d728:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d72a:	460c      	mov	r4, r1
 800d72c:	4615      	mov	r5, r2
 800d72e:	461e      	mov	r6, r3
  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800d730:	f7ff ffc0 	bl	800d6b4 <SD_CheckStatusWithTimeout.constprop.4>
 800d734:	2800      	cmp	r0, #0
 800d736:	da02      	bge.n	800d73e <SD_read+0x16>
    return res;
 800d738:	2001      	movs	r0, #1
}
 800d73a:	b002      	add	sp, #8
 800d73c:	bd70      	pop	{r4, r5, r6, pc}
    uint8_t ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800d73e:	4632      	mov	r2, r6
 800d740:	4629      	mov	r1, r5
 800d742:	4620      	mov	r0, r4
 800d744:	f7ff fee0 	bl	800d508 <BSP_SD_ReadBlocks_DMA>
    if (ret == MSD_OK) {
 800d748:	4602      	mov	r2, r0
 800d74a:	2800      	cmp	r0, #0
 800d74c:	d1f4      	bne.n	800d738 <SD_read+0x10>
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800d74e:	4808      	ldr	r0, [pc, #32]	; (800d770 <SD_read+0x48>)
 800d750:	f247 5330 	movw	r3, #30000	; 0x7530
 800d754:	f10d 0106 	add.w	r1, sp, #6
 800d758:	6800      	ldr	r0, [r0, #0]
 800d75a:	f002 fc97 	bl	801008c <osMessageQueueGet>
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800d75e:	2800      	cmp	r0, #0
 800d760:	d1ea      	bne.n	800d738 <SD_read+0x10>
 800d762:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800d766:	2b01      	cmp	r3, #1
 800d768:	d1e6      	bne.n	800d738 <SD_read+0x10>
 800d76a:	f7ff ff69 	bl	800d640 <SD_read.part.1>
 800d76e:	e7e4      	b.n	800d73a <SD_read+0x12>
 800d770:	240008d0 	.word	0x240008d0

0800d774 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800d774:	b507      	push	{r0, r1, r2, lr}
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800d776:	2302      	movs	r3, #2
 800d778:	a902      	add	r1, sp, #8
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800d77a:	4805      	ldr	r0, [pc, #20]	; (800d790 <BSP_SD_WriteCpltCallback+0x1c>)
   const uint16_t msg = WRITE_CPLT_MSG;
 800d77c:	f821 3d02 	strh.w	r3, [r1, #-2]!
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800d780:	2300      	movs	r3, #0
 800d782:	6800      	ldr	r0, [r0, #0]
 800d784:	461a      	mov	r2, r3
 800d786:	f002 fc3f 	bl	8010008 <osMessageQueuePut>
#endif
}
 800d78a:	b003      	add	sp, #12
 800d78c:	f85d fb04 	ldr.w	pc, [sp], #4
 800d790:	240008d0 	.word	0x240008d0

0800d794 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800d794:	b507      	push	{r0, r1, r2, lr}
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800d796:	2301      	movs	r3, #1
 800d798:	a902      	add	r1, sp, #8
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800d79a:	4805      	ldr	r0, [pc, #20]	; (800d7b0 <BSP_SD_ReadCpltCallback+0x1c>)
   const uint16_t msg = READ_CPLT_MSG;
 800d79c:	f821 3d02 	strh.w	r3, [r1, #-2]!
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	6800      	ldr	r0, [r0, #0]
 800d7a4:	461a      	mov	r2, r3
 800d7a6:	f002 fc2f 	bl	8010008 <osMessageQueuePut>
#endif
}
 800d7aa:	b003      	add	sp, #12
 800d7ac:	f85d fb04 	ldr.w	pc, [sp], #4
 800d7b0:	240008d0 	.word	0x240008d0

0800d7b4 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d7b4:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
{
 800d7b8:	b510      	push	{r4, lr}
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d7ba:	b16b      	cbz	r3, 800d7d8 <USBD_CDC_EP0_RxReady+0x24>
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d7bc:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d7c0:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800d7c4:	28ff      	cmp	r0, #255	; 0xff
 800d7c6:	d007      	beq.n	800d7d8 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d7c8:	689b      	ldr	r3, [r3, #8]
 800d7ca:	4621      	mov	r1, r4
 800d7cc:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800d7d0:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800d7d2:	23ff      	movs	r3, #255	; 0xff
 800d7d4:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
}
 800d7d8:	2000      	movs	r0, #0
 800d7da:	bd10      	pop	{r4, pc}

0800d7dc <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800d7dc:	2343      	movs	r3, #67	; 0x43
 800d7de:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 800d7e0:	4800      	ldr	r0, [pc, #0]	; (800d7e4 <USBD_CDC_GetFSCfgDesc+0x8>)
 800d7e2:	4770      	bx	lr
 800d7e4:	2400005c 	.word	0x2400005c

0800d7e8 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800d7e8:	2343      	movs	r3, #67	; 0x43
 800d7ea:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 800d7ec:	4800      	ldr	r0, [pc, #0]	; (800d7f0 <USBD_CDC_GetHSCfgDesc+0x8>)
 800d7ee:	4770      	bx	lr
 800d7f0:	240000a0 	.word	0x240000a0

0800d7f4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d7f4:	2343      	movs	r3, #67	; 0x43
 800d7f6:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 800d7f8:	4800      	ldr	r0, [pc, #0]	; (800d7fc <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 800d7fa:	4770      	bx	lr
 800d7fc:	240000f0 	.word	0x240000f0

0800d800 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d800:	230a      	movs	r3, #10
 800d802:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 800d804:	4800      	ldr	r0, [pc, #0]	; (800d808 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800d806:	4770      	bx	lr
 800d808:	240000e4 	.word	0x240000e4

0800d80c <USBD_CDC_DataOut>:
{
 800d80c:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d80e:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
{
 800d812:	4605      	mov	r5, r0
  if (pdev->pClassData == NULL)
 800d814:	b16c      	cbz	r4, 800d832 <USBD_CDC_DataOut+0x26>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d816:	f005 fc8b 	bl	8013130 <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d81a:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d81e:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d822:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 800d826:	68db      	ldr	r3, [r3, #12]
 800d828:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 800d82c:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800d82e:	2000      	movs	r0, #0
}
 800d830:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800d832:	2003      	movs	r0, #3
 800d834:	e7fc      	b.n	800d830 <USBD_CDC_DataOut+0x24>

0800d836 <USBD_CDC_DataIn>:
{
 800d836:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 800d838:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
{
 800d83c:	4605      	mov	r5, r0
 800d83e:	460a      	mov	r2, r1
  if (pdev->pClassData == NULL)
 800d840:	b323      	cbz	r3, 800d88c <USBD_CDC_DataIn+0x56>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d842:	2614      	movs	r6, #20
 800d844:	fb06 0601 	mla	r6, r6, r1, r0
 800d848:	69b7      	ldr	r7, [r6, #24]
 800d84a:	b19f      	cbz	r7, 800d874 <USBD_CDC_DataIn+0x3e>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d84c:	f04f 0c1c 	mov.w	ip, #28
 800d850:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 800d854:	fb0c 4401 	mla	r4, ip, r1, r4
 800d858:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
 800d85c:	fbb7 f4fc 	udiv	r4, r7, ip
 800d860:	fb0c 7414 	mls	r4, ip, r4, r7
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d864:	b934      	cbnz	r4, 800d874 <USBD_CDC_DataIn+0x3e>
    pdev->ep_in[epnum].total_length = 0U;
 800d866:	61b4      	str	r4, [r6, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d868:	4623      	mov	r3, r4
 800d86a:	4622      	mov	r2, r4
 800d86c:	f005 fc44 	bl	80130f8 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800d870:	4620      	mov	r0, r4
}
 800d872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hcdc->TxState = 0U;
 800d874:	2400      	movs	r4, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d876:	f8d5 12c0 	ldr.w	r1, [r5, #704]	; 0x2c0
 800d87a:	f8d3 0208 	ldr.w	r0, [r3, #520]	; 0x208
 800d87e:	690d      	ldr	r5, [r1, #16]
 800d880:	f503 7104 	add.w	r1, r3, #528	; 0x210
    hcdc->TxState = 0U;
 800d884:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d888:	47a8      	blx	r5
 800d88a:	e7f1      	b.n	800d870 <USBD_CDC_DataIn+0x3a>
    return (uint8_t)USBD_FAIL;
 800d88c:	2003      	movs	r0, #3
 800d88e:	e7f0      	b.n	800d872 <USBD_CDC_DataIn+0x3c>

0800d890 <USBD_CDC_Setup>:
{
 800d890:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d894:	780a      	ldrb	r2, [r1, #0]
  uint8_t ifalt = 0U;
 800d896:	f04f 0800 	mov.w	r8, #0
{
 800d89a:	4605      	mov	r5, r0
 800d89c:	460e      	mov	r6, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d89e:	f012 0360 	ands.w	r3, r2, #96	; 0x60
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d8a2:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 800d8a6:	f88d 8005 	strb.w	r8, [sp, #5]
  uint16_t status_info = 0U;
 800d8aa:	f8ad 8006 	strh.w	r8, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d8ae:	d025      	beq.n	800d8fc <USBD_CDC_Setup+0x6c>
 800d8b0:	2b20      	cmp	r3, #32
 800d8b2:	d155      	bne.n	800d960 <USBD_CDC_Setup+0xd0>
    if (req->wLength != 0U)
 800d8b4:	88cc      	ldrh	r4, [r1, #6]
 800d8b6:	784b      	ldrb	r3, [r1, #1]
 800d8b8:	b1cc      	cbz	r4, 800d8ee <USBD_CDC_Setup+0x5e>
      if ((req->bmRequest & 0x80U) != 0U)
 800d8ba:	0612      	lsls	r2, r2, #24
 800d8bc:	d50d      	bpl.n	800d8da <USBD_CDC_Setup+0x4a>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d8be:	f8d0 22c0 	ldr.w	r2, [r0, #704]	; 0x2c0
 800d8c2:	4639      	mov	r1, r7
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	f8d2 9008 	ldr.w	r9, [r2, #8]
 800d8ca:	4622      	mov	r2, r4
 800d8cc:	47c8      	blx	r9
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800d8ce:	88f2      	ldrh	r2, [r6, #6]
 800d8d0:	4639      	mov	r1, r7
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d8d2:	4628      	mov	r0, r5
 800d8d4:	f000 fc78 	bl	800e1c8 <USBD_CtlSendData>
 800d8d8:	e007      	b.n	800d8ea <USBD_CDC_Setup+0x5a>
        hcdc->CmdOpCode = req->bRequest;
 800d8da:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800d8de:	4622      	mov	r2, r4
        hcdc->CmdLength = (uint8_t)req->wLength;
 800d8e0:	f887 4201 	strb.w	r4, [r7, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800d8e4:	4639      	mov	r1, r7
 800d8e6:	f000 fc84 	bl	800e1f2 <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 800d8ea:	2000      	movs	r0, #0
 800d8ec:	e03d      	b.n	800d96a <USBD_CDC_Setup+0xda>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d8ee:	f8d0 22c0 	ldr.w	r2, [r0, #704]	; 0x2c0
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	6895      	ldr	r5, [r2, #8]
 800d8f6:	4622      	mov	r2, r4
 800d8f8:	47a8      	blx	r5
 800d8fa:	e7f6      	b.n	800d8ea <USBD_CDC_Setup+0x5a>
    switch (req->bRequest)
 800d8fc:	784b      	ldrb	r3, [r1, #1]
 800d8fe:	2b0b      	cmp	r3, #11
 800d900:	d82e      	bhi.n	800d960 <USBD_CDC_Setup+0xd0>
 800d902:	a201      	add	r2, pc, #4	; (adr r2, 800d908 <USBD_CDC_Setup+0x78>)
 800d904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d908:	0800d939 	.word	0x0800d939
 800d90c:	0800d8eb 	.word	0x0800d8eb
 800d910:	0800d961 	.word	0x0800d961
 800d914:	0800d961 	.word	0x0800d961
 800d918:	0800d961 	.word	0x0800d961
 800d91c:	0800d961 	.word	0x0800d961
 800d920:	0800d961 	.word	0x0800d961
 800d924:	0800d961 	.word	0x0800d961
 800d928:	0800d961 	.word	0x0800d961
 800d92c:	0800d961 	.word	0x0800d961
 800d930:	0800d949 	.word	0x0800d949
 800d934:	0800d959 	.word	0x0800d959
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d938:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800d93c:	2b03      	cmp	r3, #3
 800d93e:	d10f      	bne.n	800d960 <USBD_CDC_Setup+0xd0>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d940:	2202      	movs	r2, #2
 800d942:	f10d 0106 	add.w	r1, sp, #6
 800d946:	e7c4      	b.n	800d8d2 <USBD_CDC_Setup+0x42>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d948:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800d94c:	2b03      	cmp	r3, #3
 800d94e:	d107      	bne.n	800d960 <USBD_CDC_Setup+0xd0>
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d950:	2201      	movs	r2, #1
 800d952:	f10d 0105 	add.w	r1, sp, #5
 800d956:	e7bc      	b.n	800d8d2 <USBD_CDC_Setup+0x42>
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d958:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800d95c:	2b03      	cmp	r3, #3
 800d95e:	d0c4      	beq.n	800d8ea <USBD_CDC_Setup+0x5a>
      USBD_CtlError(pdev, req);
 800d960:	4628      	mov	r0, r5
 800d962:	4631      	mov	r1, r6
 800d964:	f000 fc09 	bl	800e17a <USBD_CtlError>
      ret = USBD_FAIL;
 800d968:	2003      	movs	r0, #3
}
 800d96a:	b003      	add	sp, #12
 800d96c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800d970 <USBD_CDC_DeInit>:
{
 800d970:	b538      	push	{r3, r4, r5, lr}
 800d972:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d974:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800d976:	2181      	movs	r1, #129	; 0x81
 800d978:	f005 fb72 	bl	8013060 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d97c:	2101      	movs	r1, #1
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d97e:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d980:	4620      	mov	r0, r4
 800d982:	f005 fb6d 	bl	8013060 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800d986:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800d98a:	2182      	movs	r1, #130	; 0x82
 800d98c:	4620      	mov	r0, r4
 800d98e:	f005 fb67 	bl	8013060 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 800d992:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800d996:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 800d998:	b14b      	cbz	r3, 800d9ae <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d99a:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800d99e:	685b      	ldr	r3, [r3, #4]
 800d9a0:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800d9a2:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 800d9a6:	f005 fbf9 	bl	801319c <free>
    pdev->pClassData = NULL;
 800d9aa:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800d9ae:	2000      	movs	r0, #0
 800d9b0:	bd38      	pop	{r3, r4, r5, pc}

0800d9b2 <USBD_CDC_Init>:
{
 800d9b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9b6:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800d9b8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800d9bc:	f005 fbe6 	bl	801318c <malloc>
  if (hcdc == NULL)
 800d9c0:	4606      	mov	r6, r0
    pdev->pClassData = NULL;
 800d9c2:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (hcdc == NULL)
 800d9c6:	b910      	cbnz	r0, 800d9ce <USBD_CDC_Init+0x1c>
    return (uint8_t)USBD_EMEM;
 800d9c8:	2002      	movs	r0, #2
}
 800d9ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d9ce:	7c23      	ldrb	r3, [r4, #16]
 800d9d0:	bbab      	cbnz	r3, 800da3e <USBD_CDC_Init+0x8c>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d9d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d9d6:	2202      	movs	r2, #2
 800d9d8:	2181      	movs	r1, #129	; 0x81
 800d9da:	4620      	mov	r0, r4
 800d9dc:	f005 fb30 	bl	8013040 <USBD_LL_OpenEP>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d9e0:	2501      	movs	r5, #1
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d9e2:	f44f 7300 	mov.w	r3, #512	; 0x200
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d9e6:	8725      	strh	r5, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d9e8:	4629      	mov	r1, r5
 800d9ea:	2202      	movs	r2, #2
 800d9ec:	4620      	mov	r0, r4
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800d9ee:	2701      	movs	r7, #1
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d9f0:	f005 fb26 	bl	8013040 <USBD_LL_OpenEP>
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800d9f4:	2310      	movs	r3, #16
      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d9f6:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d9fa:	2203      	movs	r2, #3
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800d9fc:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800da00:	2182      	movs	r1, #130	; 0x82
 800da02:	2308      	movs	r3, #8
 800da04:	4620      	mov	r0, r4
 800da06:	f005 fb1b 	bl	8013040 <USBD_LL_OpenEP>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800da0a:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800da0e:	f8a4 704c 	strh.w	r7, [r4, #76]	; 0x4c
  hcdc->TxState = 0U;
 800da12:	2500      	movs	r5, #0
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	4798      	blx	r3
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800da18:	f894 8010 	ldrb.w	r8, [r4, #16]
  hcdc->TxState = 0U;
 800da1c:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
  hcdc->RxState = 0U;
 800da20:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800da24:	f1b8 0f00 	cmp.w	r8, #0
 800da28:	d113      	bne.n	800da52 <USBD_CDC_Init+0xa0>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800da2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800da2e:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 800da32:	4639      	mov	r1, r7
 800da34:	4620      	mov	r0, r4
 800da36:	f005 fb6d 	bl	8013114 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800da3a:	4640      	mov	r0, r8
 800da3c:	e7c5      	b.n	800d9ca <USBD_CDC_Init+0x18>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800da3e:	2501      	movs	r5, #1
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800da40:	2340      	movs	r3, #64	; 0x40
 800da42:	2202      	movs	r2, #2
 800da44:	2181      	movs	r1, #129	; 0x81
 800da46:	4620      	mov	r0, r4
 800da48:	f005 fafa 	bl	8013040 <USBD_LL_OpenEP>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800da4c:	8725      	strh	r5, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800da4e:	2340      	movs	r3, #64	; 0x40
 800da50:	e7ca      	b.n	800d9e8 <USBD_CDC_Init+0x36>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800da52:	2340      	movs	r3, #64	; 0x40
 800da54:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 800da58:	4639      	mov	r1, r7
 800da5a:	4620      	mov	r0, r4
 800da5c:	f005 fb5a 	bl	8013114 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800da60:	4628      	mov	r0, r5
 800da62:	e7b2      	b.n	800d9ca <USBD_CDC_Init+0x18>

0800da64 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 800da64:	b119      	cbz	r1, 800da6e <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 800da66:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800da6a:	2000      	movs	r0, #0
 800da6c:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800da6e:	2003      	movs	r0, #3
}
 800da70:	4770      	bx	lr

0800da72 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800da72:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
}
 800da76:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800da78:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800da7c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 800da80:	4770      	bx	lr

0800da82 <USBD_CDC_SetRxBuffer>:
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 800da82:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  return (uint8_t)USBD_OK;
}
 800da86:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800da88:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 800da8c:	4770      	bx	lr

0800da8e <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800da8e:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800da92:	b510      	push	{r4, lr}

  if (pdev->pClassData == NULL)
 800da94:	b162      	cbz	r2, 800dab0 <USBD_CDC_ReceivePacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800da96:	7c04      	ldrb	r4, [r0, #16]
 800da98:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800da9c:	b934      	cbnz	r4, 800daac <USBD_CDC_ReceivePacket+0x1e>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800da9e:	f44f 7300 	mov.w	r3, #512	; 0x200
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800daa2:	2101      	movs	r1, #1
 800daa4:	f005 fb36 	bl	8013114 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800daa8:	2000      	movs	r0, #0
}
 800daaa:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800daac:	2340      	movs	r3, #64	; 0x40
 800daae:	e7f8      	b.n	800daa2 <USBD_CDC_ReceivePacket+0x14>
    return (uint8_t)USBD_FAIL;
 800dab0:	2003      	movs	r0, #3
 800dab2:	e7fa      	b.n	800daaa <USBD_CDC_ReceivePacket+0x1c>

0800dab4 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800dab4:	b1a0      	cbz	r0, 800dae0 <USBD_Init+0x2c>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800dab6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800daba:	b113      	cbz	r3, 800dac2 <USBD_Init+0xe>
  {
    pdev->pClass = NULL;
 800dabc:	2300      	movs	r3, #0
 800dabe:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800dac2:	f8d0 32cc 	ldr.w	r3, [r0, #716]	; 0x2cc
 800dac6:	b113      	cbz	r3, 800dace <USBD_Init+0x1a>
  {
    pdev->pConfDesc = NULL;
 800dac8:	2300      	movs	r3, #0
 800daca:	f8c0 32cc 	str.w	r3, [r0, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800dace:	b109      	cbz	r1, 800dad4 <USBD_Init+0x20>
  {
    pdev->pDesc = pdesc;
 800dad0:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dad4:	2301      	movs	r3, #1
  pdev->id = id;
 800dad6:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dad8:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800dadc:	f005 ba72 	b.w	8012fc4 <USBD_LL_Init>

  return ret;
}
 800dae0:	2003      	movs	r0, #3
 800dae2:	4770      	bx	lr

0800dae4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800dae4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint16_t len = 0U;
 800dae6:	2400      	movs	r4, #0
{
 800dae8:	4605      	mov	r5, r0
  uint16_t len = 0U;
 800daea:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 800daee:	b151      	cbz	r1, 800db06 <USBD_RegisterClass+0x22>
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800daf0:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800daf4:	f10d 0006 	add.w	r0, sp, #6
 800daf8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800dafa:	4798      	blx	r3
 800dafc:	f8c5 02cc 	str.w	r0, [r5, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800db00:	4620      	mov	r0, r4
}
 800db02:	b003      	add	sp, #12
 800db04:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 800db06:	2003      	movs	r0, #3
 800db08:	e7fb      	b.n	800db02 <USBD_RegisterClass+0x1e>

0800db0a <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800db0a:	f005 ba8b 	b.w	8013024 <USBD_LL_Start>

0800db0e <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800db0e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800db12:	b10b      	cbz	r3, 800db18 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	4718      	bx	r3
  }

  return ret;
}
 800db18:	2003      	movs	r0, #3
 800db1a:	4770      	bx	lr

0800db1c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800db1c:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800db1e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800db22:	b10b      	cbz	r3, 800db28 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800db24:	685b      	ldr	r3, [r3, #4]
 800db26:	4798      	blx	r3
  }

  return USBD_OK;
}
 800db28:	2000      	movs	r0, #0
 800db2a:	bd08      	pop	{r3, pc}

0800db2c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800db2c:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800db2e:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 800db32:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800db34:	4628      	mov	r0, r5
 800db36:	f000 fb0c 	bl	800e152 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800db3a:	2301      	movs	r3, #1

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 800db3c:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800db40:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  pdev->ep0_data_len = pdev->request.wLength;
 800db44:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0
 800db48:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 800db4c:	f001 031f 	and.w	r3, r1, #31
 800db50:	2b01      	cmp	r3, #1
 800db52:	d00f      	beq.n	800db74 <USBD_LL_SetupStage+0x48>
 800db54:	d308      	bcc.n	800db68 <USBD_LL_SetupStage+0x3c>
 800db56:	2b02      	cmp	r3, #2
 800db58:	d012      	beq.n	800db80 <USBD_LL_SetupStage+0x54>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800db5a:	4620      	mov	r0, r4
 800db5c:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 800db60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800db64:	f005 ba8a 	b.w	801307c <USBD_LL_StallEP>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800db68:	4629      	mov	r1, r5
 800db6a:	4620      	mov	r0, r4
}
 800db6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800db70:	f000 b8f4 	b.w	800dd5c <USBD_StdDevReq>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800db74:	4629      	mov	r1, r5
 800db76:	4620      	mov	r0, r4
}
 800db78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800db7c:	f000 ba2e 	b.w	800dfdc <USBD_StdItfReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800db80:	4629      	mov	r1, r5
 800db82:	4620      	mov	r0, r4
}
 800db84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800db88:	f000 ba4f 	b.w	800e02a <USBD_StdEPReq>

0800db8c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800db8c:	b570      	push	{r4, r5, r6, lr}
 800db8e:	4604      	mov	r4, r0
 800db90:	4616      	mov	r6, r2
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800db92:	bb09      	cbnz	r1, 800dbd8 <USBD_LL_DataOutStage+0x4c>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800db94:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800db98:	2b03      	cmp	r3, #3
 800db9a:	d10e      	bne.n	800dbba <USBD_LL_DataOutStage+0x2e>
    {
      if (pep->rem_length > pep->maxpacket)
 800db9c:	f8d0 315c 	ldr.w	r3, [r0, #348]	; 0x15c
 800dba0:	f8d0 2160 	ldr.w	r2, [r0, #352]	; 0x160
 800dba4:	4293      	cmp	r3, r2
 800dba6:	d90a      	bls.n	800dbbe <USBD_LL_DataOutStage+0x32>
      {
        pep->rem_length -= pep->maxpacket;
 800dba8:	1a9b      	subs	r3, r3, r2

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800dbaa:	4631      	mov	r1, r6
 800dbac:	429a      	cmp	r2, r3
        pep->rem_length -= pep->maxpacket;
 800dbae:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800dbb2:	bf28      	it	cs
 800dbb4:	461a      	movcs	r2, r3
 800dbb6:	f000 fb2b 	bl	800e210 <USBD_CtlContinueRx>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 800dbba:	2000      	movs	r0, #0
}
 800dbbc:	bd70      	pop	{r4, r5, r6, pc}
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800dbbe:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800dbc2:	691b      	ldr	r3, [r3, #16]
 800dbc4:	b123      	cbz	r3, 800dbd0 <USBD_LL_DataOutStage+0x44>
 800dbc6:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800dbca:	2a03      	cmp	r2, #3
 800dbcc:	d100      	bne.n	800dbd0 <USBD_LL_DataOutStage+0x44>
          pdev->pClass->EP0_RxReady(pdev);
 800dbce:	4798      	blx	r3
        (void)USBD_CtlSendStatus(pdev);
 800dbd0:	4620      	mov	r0, r4
 800dbd2:	f000 fb25 	bl	800e220 <USBD_CtlSendStatus>
 800dbd6:	e7f0      	b.n	800dbba <USBD_LL_DataOutStage+0x2e>
  else if ((pdev->pClass->DataOut != NULL) &&
 800dbd8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800dbdc:	699b      	ldr	r3, [r3, #24]
 800dbde:	b133      	cbz	r3, 800dbee <USBD_LL_DataOutStage+0x62>
 800dbe0:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800dbe4:	2a03      	cmp	r2, #3
 800dbe6:	d102      	bne.n	800dbee <USBD_LL_DataOutStage+0x62>
}
 800dbe8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800dbec:	4718      	bx	r3
    return USBD_FAIL;
 800dbee:	2003      	movs	r0, #3
 800dbf0:	e7e4      	b.n	800dbbc <USBD_LL_DataOutStage+0x30>

0800dbf2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800dbf2:	b570      	push	{r4, r5, r6, lr}
 800dbf4:	4604      	mov	r4, r0
 800dbf6:	4616      	mov	r6, r2
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800dbf8:	460d      	mov	r5, r1
 800dbfa:	bbd1      	cbnz	r1, 800dc72 <USBD_LL_DataInStage+0x80>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800dbfc:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800dc00:	2b02      	cmp	r3, #2
 800dc02:	d10e      	bne.n	800dc22 <USBD_LL_DataInStage+0x30>
    {
      if (pep->rem_length > pep->maxpacket)
 800dc04:	e9d0 2307 	ldrd	r2, r3, [r0, #28]
 800dc08:	429a      	cmp	r2, r3
 800dc0a:	d912      	bls.n	800dc32 <USBD_LL_DataInStage+0x40>
      {
        pep->rem_length -= pep->maxpacket;
 800dc0c:	1ad2      	subs	r2, r2, r3

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800dc0e:	4631      	mov	r1, r6
        pep->rem_length -= pep->maxpacket;
 800dc10:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800dc12:	f000 fae6 	bl	800e1e2 <USBD_CtlContinueSendData>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dc16:	462b      	mov	r3, r5
 800dc18:	462a      	mov	r2, r5
 800dc1a:	4629      	mov	r1, r5
 800dc1c:	4620      	mov	r0, r4
 800dc1e:	f005 fa79 	bl	8013114 <USBD_LL_PrepareReceive>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800dc22:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800dc26:	2000      	movs	r0, #0
 800dc28:	2b01      	cmp	r3, #1
 800dc2a:	d101      	bne.n	800dc30 <USBD_LL_DataInStage+0x3e>
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 800dc2c:	f884 02a0 	strb.w	r0, [r4, #672]	; 0x2a0
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
}
 800dc30:	bd70      	pop	{r4, r5, r6, pc}
        if ((pep->maxpacket == pep->rem_length) &&
 800dc32:	d10c      	bne.n	800dc4e <USBD_LL_DataInStage+0x5c>
            (pep->total_length >= pep->maxpacket) &&
 800dc34:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800dc36:	429a      	cmp	r2, r3
 800dc38:	d809      	bhi.n	800dc4e <USBD_LL_DataInStage+0x5c>
            (pep->total_length >= pep->maxpacket) &&
 800dc3a:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
 800dc3e:	4293      	cmp	r3, r2
 800dc40:	d205      	bcs.n	800dc4e <USBD_LL_DataInStage+0x5c>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800dc42:	460a      	mov	r2, r1
 800dc44:	f000 facd 	bl	800e1e2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800dc48:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
 800dc4c:	e7e3      	b.n	800dc16 <USBD_LL_DataInStage+0x24>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800dc4e:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800dc52:	68db      	ldr	r3, [r3, #12]
 800dc54:	b12b      	cbz	r3, 800dc62 <USBD_LL_DataInStage+0x70>
 800dc56:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 800dc5a:	2a03      	cmp	r2, #3
 800dc5c:	d101      	bne.n	800dc62 <USBD_LL_DataInStage+0x70>
            pdev->pClass->EP0_TxSent(pdev);
 800dc5e:	4620      	mov	r0, r4
 800dc60:	4798      	blx	r3
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800dc62:	2180      	movs	r1, #128	; 0x80
 800dc64:	4620      	mov	r0, r4
 800dc66:	f005 fa09 	bl	801307c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800dc6a:	4620      	mov	r0, r4
 800dc6c:	f000 fae3 	bl	800e236 <USBD_CtlReceiveStatus>
 800dc70:	e7d7      	b.n	800dc22 <USBD_LL_DataInStage+0x30>
  else if ((pdev->pClass->DataIn != NULL) &&
 800dc72:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800dc76:	695b      	ldr	r3, [r3, #20]
 800dc78:	b133      	cbz	r3, 800dc88 <USBD_LL_DataInStage+0x96>
 800dc7a:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800dc7e:	2a03      	cmp	r2, #3
 800dc80:	d102      	bne.n	800dc88 <USBD_LL_DataInStage+0x96>
}
 800dc82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800dc86:	4718      	bx	r3
    return USBD_FAIL;
 800dc88:	2003      	movs	r0, #3
 800dc8a:	e7d1      	b.n	800dc30 <USBD_LL_DataInStage+0x3e>

0800dc8c <USBD_LL_Reset>:
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dc8c:	2301      	movs	r3, #1
  pdev->ep0_state = USBD_EP0_IDLE;
 800dc8e:	2100      	movs	r1, #0
{
 800dc90:	b570      	push	{r4, r5, r6, lr}
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dc92:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
{
 800dc96:	4604      	mov	r4, r0
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData != NULL)
 800dc98:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
  pdev->ep0_state = USBD_EP0_IDLE;
 800dc9c:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 800dca0:	6041      	str	r1, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800dca2:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClassData != NULL)
 800dca6:	b11b      	cbz	r3, 800dcb0 <USBD_LL_Reset+0x24>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800dca8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800dcac:	685b      	ldr	r3, [r3, #4]
 800dcae:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dcb0:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800dcb2:	2540      	movs	r5, #64	; 0x40
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800dcb4:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dcb6:	2340      	movs	r3, #64	; 0x40
 800dcb8:	4611      	mov	r1, r2
 800dcba:	4620      	mov	r0, r4
 800dcbc:	f005 f9c0 	bl	8013040 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800dcc0:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800dcc4:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dcc8:	462b      	mov	r3, r5
 800dcca:	2200      	movs	r2, #0
 800dccc:	2180      	movs	r1, #128	; 0x80
 800dcce:	4620      	mov	r0, r4
 800dcd0:	f005 f9b6 	bl	8013040 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800dcd4:	84a6      	strh	r6, [r4, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800dcd6:	6225      	str	r5, [r4, #32]

  return USBD_OK;
}
 800dcd8:	2000      	movs	r0, #0
 800dcda:	bd70      	pop	{r4, r5, r6, pc}

0800dcdc <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800dcdc:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800dcde:	2000      	movs	r0, #0
 800dce0:	4770      	bx	lr

0800dce2 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state = pdev->dev_state;
 800dce2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800dce6:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800dcea:	2304      	movs	r3, #4
 800dcec:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 800dcf0:	2000      	movs	r0, #0
 800dcf2:	4770      	bx	lr

0800dcf4 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800dcf4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800dcf8:	2b04      	cmp	r3, #4
  {
    pdev->dev_state = pdev->dev_old_state;
 800dcfa:	bf04      	itt	eq
 800dcfc:	f890 329d 	ldrbeq.w	r3, [r0, #669]	; 0x29d
 800dd00:	f880 329c 	strbeq.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800dd04:	2000      	movs	r0, #0
 800dd06:	4770      	bx	lr

0800dd08 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800dd08:	b508      	push	{r3, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd0a:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800dd0e:	2a03      	cmp	r2, #3
 800dd10:	d104      	bne.n	800dd1c <USBD_LL_SOF+0x14>
  {
    if (pdev->pClass->SOF != NULL)
 800dd12:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800dd16:	69db      	ldr	r3, [r3, #28]
 800dd18:	b103      	cbz	r3, 800dd1c <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 800dd1a:	4798      	blx	r3
    }
  }

  return USBD_OK;
}
 800dd1c:	2000      	movs	r0, #0
 800dd1e:	bd08      	pop	{r3, pc}

0800dd20 <USBD_LL_IsoINIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 800dd20:	2000      	movs	r0, #0
 800dd22:	4770      	bx	lr

0800dd24 <USBD_LL_IsoOUTIncomplete>:
 800dd24:	2000      	movs	r0, #0
 800dd26:	4770      	bx	lr

0800dd28 <USBD_LL_DevConnected>:
 800dd28:	2000      	movs	r0, #0
 800dd2a:	4770      	bx	lr

0800dd2c <USBD_LL_DevDisconnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dd2c:	2201      	movs	r2, #1
{
 800dd2e:	b508      	push	{r3, lr}
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dd30:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800dd34:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800dd38:	b112      	cbz	r2, 800dd40 <USBD_LL_DevDisconnected+0x14>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800dd3a:	6852      	ldr	r2, [r2, #4]
 800dd3c:	7901      	ldrb	r1, [r0, #4]
 800dd3e:	4790      	blx	r2
  }

  return USBD_OK;
}
 800dd40:	2000      	movs	r0, #0
 800dd42:	bd08      	pop	{r3, pc}

0800dd44 <USBD_CtlError.constprop.1>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 800dd44:	b510      	push	{r4, lr}
 800dd46:	4604      	mov	r4, r0
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800dd48:	2180      	movs	r1, #128	; 0x80
 800dd4a:	f005 f997 	bl	801307c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800dd4e:	2100      	movs	r1, #0
 800dd50:	4620      	mov	r0, r4
}
 800dd52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800dd56:	f005 b991 	b.w	801307c <USBD_LL_StallEP>
	...

0800dd5c <USBD_StdDevReq>:
{
 800dd5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dd5e:	780b      	ldrb	r3, [r1, #0]
{
 800dd60:	4604      	mov	r4, r0
 800dd62:	460e      	mov	r6, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dd64:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dd68:	2b20      	cmp	r3, #32
 800dd6a:	d012      	beq.n	800dd92 <USBD_StdDevReq+0x36>
 800dd6c:	2b40      	cmp	r3, #64	; 0x40
 800dd6e:	d010      	beq.n	800dd92 <USBD_StdDevReq+0x36>
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d158      	bne.n	800de26 <USBD_StdDevReq+0xca>
    switch (req->bRequest)
 800dd74:	784b      	ldrb	r3, [r1, #1]
 800dd76:	2b09      	cmp	r3, #9
 800dd78:	d855      	bhi.n	800de26 <USBD_StdDevReq+0xca>
 800dd7a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800dd7e:	0100      	.short	0x0100
 800dd80:	0054011e 	.word	0x0054011e
 800dd84:	00540115 	.word	0x00540115
 800dd88:	00140081 	.word	0x00140081
 800dd8c:	00e90054 	.word	0x00e90054
 800dd90:	00a0      	.short	0x00a0
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dd92:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800dd96:	4631      	mov	r1, r6
 800dd98:	4620      	mov	r0, r4
 800dd9a:	689b      	ldr	r3, [r3, #8]
 800dd9c:	4798      	blx	r3
 800dd9e:	4605      	mov	r5, r0
}
 800dda0:	4628      	mov	r0, r5
 800dda2:	b003      	add	sp, #12
 800dda4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint16_t len = 0U;
 800dda6:	2300      	movs	r3, #0
 800dda8:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800ddac:	884b      	ldrh	r3, [r1, #2]
 800ddae:	0a1a      	lsrs	r2, r3, #8
 800ddb0:	3a01      	subs	r2, #1
 800ddb2:	2a06      	cmp	r2, #6
 800ddb4:	d837      	bhi.n	800de26 <USBD_StdDevReq+0xca>
 800ddb6:	e8df f002 	tbb	[pc, r2]
 800ddba:	1c04      	.short	0x1c04
 800ddbc:	4e363629 	.word	0x4e363629
 800ddc0:	58          	.byte	0x58
 800ddc1:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ddc2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800ddc6:	681b      	ldr	r3, [r3, #0]
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ddc8:	f10d 0106 	add.w	r1, sp, #6
 800ddcc:	7c20      	ldrb	r0, [r4, #16]
 800ddce:	4798      	blx	r3
    if (req->wLength != 0U)
 800ddd0:	88f2      	ldrh	r2, [r6, #6]
 800ddd2:	2a00      	cmp	r2, #0
 800ddd4:	f000 80ed 	beq.w	800dfb2 <USBD_StdDevReq+0x256>
      if (len != 0U)
 800ddd8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800dddc:	b31b      	cbz	r3, 800de26 <USBD_StdDevReq+0xca>
        len = MIN(len, req->wLength);
 800ddde:	429a      	cmp	r2, r3
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800dde0:	4601      	mov	r1, r0
        len = MIN(len, req->wLength);
 800dde2:	bf28      	it	cs
 800dde4:	461a      	movcs	r2, r3
 800dde6:	f8ad 2006 	strh.w	r2, [sp, #6]
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ddea:	4620      	mov	r0, r4
 800ddec:	f000 f9ec 	bl	800e1c8 <USBD_CtlSendData>
 800ddf0:	e05f      	b.n	800deb2 <USBD_StdDevReq+0x156>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ddf2:	7c02      	ldrb	r2, [r0, #16]
 800ddf4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ddf8:	b932      	cbnz	r2, 800de08 <USBD_StdDevReq+0xac>
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ddfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ddfc:	f10d 0006 	add.w	r0, sp, #6
 800de00:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800de02:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800de04:	7043      	strb	r3, [r0, #1]
 800de06:	e7e3      	b.n	800ddd0 <USBD_StdDevReq+0x74>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800de08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de0a:	e7f7      	b.n	800ddfc <USBD_StdDevReq+0xa0>
    switch ((uint8_t)(req->wValue))
 800de0c:	b2db      	uxtb	r3, r3
 800de0e:	2b05      	cmp	r3, #5
 800de10:	d809      	bhi.n	800de26 <USBD_StdDevReq+0xca>
 800de12:	e8df f003 	tbb	[pc, r3]
 800de16:	0c03      	.short	0x0c03
 800de18:	1c181410 	.word	0x1c181410
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800de1c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800de20:	685b      	ldr	r3, [r3, #4]
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800de22:	2b00      	cmp	r3, #0
 800de24:	d1d0      	bne.n	800ddc8 <USBD_StdDevReq+0x6c>
      USBD_CtlError(pdev, req);
 800de26:	4620      	mov	r0, r4
 800de28:	f7ff ff8c 	bl	800dd44 <USBD_CtlError.constprop.1>
 800de2c:	e041      	b.n	800deb2 <USBD_StdDevReq+0x156>
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800de2e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800de32:	689b      	ldr	r3, [r3, #8]
 800de34:	e7f5      	b.n	800de22 <USBD_StdDevReq+0xc6>
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800de36:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800de3a:	68db      	ldr	r3, [r3, #12]
 800de3c:	e7f1      	b.n	800de22 <USBD_StdDevReq+0xc6>
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800de3e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800de42:	691b      	ldr	r3, [r3, #16]
 800de44:	e7ed      	b.n	800de22 <USBD_StdDevReq+0xc6>
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800de46:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800de4a:	695b      	ldr	r3, [r3, #20]
 800de4c:	e7e9      	b.n	800de22 <USBD_StdDevReq+0xc6>
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800de4e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800de52:	699b      	ldr	r3, [r3, #24]
 800de54:	e7e5      	b.n	800de22 <USBD_StdDevReq+0xc6>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800de56:	7c03      	ldrb	r3, [r0, #16]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d1e4      	bne.n	800de26 <USBD_StdDevReq+0xca>
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800de5c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800de60:	f10d 0006 	add.w	r0, sp, #6
 800de64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de66:	4798      	blx	r3
 800de68:	e7b2      	b.n	800ddd0 <USBD_StdDevReq+0x74>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800de6a:	7c03      	ldrb	r3, [r0, #16]
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d1da      	bne.n	800de26 <USBD_StdDevReq+0xca>
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800de70:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800de74:	f10d 0006 	add.w	r0, sp, #6
 800de78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de7a:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800de7c:	2307      	movs	r3, #7
 800de7e:	e7c1      	b.n	800de04 <USBD_StdDevReq+0xa8>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800de80:	888b      	ldrh	r3, [r1, #4]
 800de82:	2b00      	cmp	r3, #0
 800de84:	d1cf      	bne.n	800de26 <USBD_StdDevReq+0xca>
 800de86:	88cf      	ldrh	r7, [r1, #6]
 800de88:	2f00      	cmp	r7, #0
 800de8a:	d1cc      	bne.n	800de26 <USBD_StdDevReq+0xca>
 800de8c:	884d      	ldrh	r5, [r1, #2]
 800de8e:	2d7f      	cmp	r5, #127	; 0x7f
 800de90:	d8c9      	bhi.n	800de26 <USBD_StdDevReq+0xca>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800de92:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800de96:	2b03      	cmp	r3, #3
 800de98:	d0c5      	beq.n	800de26 <USBD_StdDevReq+0xca>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800de9a:	b2e9      	uxtb	r1, r5
      pdev->dev_address = dev_addr;
 800de9c:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800dea0:	f005 f91c 	bl	80130dc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800dea4:	4620      	mov	r0, r4
 800dea6:	f000 f9bb 	bl	800e220 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800deaa:	b125      	cbz	r5, 800deb6 <USBD_StdDevReq+0x15a>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800deac:	2302      	movs	r3, #2
 800deae:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
  USBD_StatusTypeDef ret = USBD_OK;
 800deb2:	2500      	movs	r5, #0
 800deb4:	e774      	b.n	800dda0 <USBD_StdDevReq+0x44>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800deb6:	2301      	movs	r3, #1
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800deb8:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800debc:	e770      	b.n	800dda0 <USBD_StdDevReq+0x44>
  cfgidx = (uint8_t)(req->wValue);
 800debe:	788d      	ldrb	r5, [r1, #2]
 800dec0:	4e45      	ldr	r6, [pc, #276]	; (800dfd8 <USBD_StdDevReq+0x27c>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800dec2:	2d01      	cmp	r5, #1
  cfgidx = (uint8_t)(req->wValue);
 800dec4:	7035      	strb	r5, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800dec6:	d903      	bls.n	800ded0 <USBD_StdDevReq+0x174>
    USBD_CtlError(pdev, req);
 800dec8:	f7ff ff3c 	bl	800dd44 <USBD_CtlError.constprop.1>
    ret = USBD_FAIL;
 800decc:	2503      	movs	r5, #3
 800dece:	e767      	b.n	800dda0 <USBD_StdDevReq+0x44>
  switch (pdev->dev_state)
 800ded0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ded4:	2b02      	cmp	r3, #2
 800ded6:	d008      	beq.n	800deea <USBD_StdDevReq+0x18e>
 800ded8:	2b03      	cmp	r3, #3
 800deda:	d016      	beq.n	800df0a <USBD_StdDevReq+0x1ae>
    USBD_CtlError(pdev, req);
 800dedc:	f7ff ff32 	bl	800dd44 <USBD_CtlError.constprop.1>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dee0:	7831      	ldrb	r1, [r6, #0]
 800dee2:	4620      	mov	r0, r4
 800dee4:	f7ff fe1a 	bl	800db1c <USBD_ClrClassConfig>
 800dee8:	e7f0      	b.n	800decc <USBD_StdDevReq+0x170>
    if (cfgidx != 0U)
 800deea:	2d00      	cmp	r5, #0
 800deec:	d061      	beq.n	800dfb2 <USBD_StdDevReq+0x256>
      pdev->dev_config = cfgidx;
 800deee:	2101      	movs	r1, #1
 800def0:	6041      	str	r1, [r0, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800def2:	f7ff fe0c 	bl	800db0e <USBD_SetClassConfig>
      if (ret != USBD_OK)
 800def6:	4605      	mov	r5, r0
        USBD_CtlError(pdev, req);
 800def8:	4620      	mov	r0, r4
      if (ret != USBD_OK)
 800defa:	b115      	cbz	r5, 800df02 <USBD_StdDevReq+0x1a6>
        USBD_CtlError(pdev, req);
 800defc:	f7ff ff22 	bl	800dd44 <USBD_CtlError.constprop.1>
 800df00:	e74e      	b.n	800dda0 <USBD_StdDevReq+0x44>
        (void)USBD_CtlSendStatus(pdev);
 800df02:	f000 f98d 	bl	800e220 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800df06:	2303      	movs	r3, #3
 800df08:	e7d6      	b.n	800deb8 <USBD_StdDevReq+0x15c>
    if (cfgidx == 0U)
 800df0a:	b955      	cbnz	r5, 800df22 <USBD_StdDevReq+0x1c6>
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800df0c:	2302      	movs	r3, #2
      pdev->dev_config = cfgidx;
 800df0e:	6045      	str	r5, [r0, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800df10:	4629      	mov	r1, r5
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800df12:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800df16:	f7ff fe01 	bl	800db1c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800df1a:	4620      	mov	r0, r4
 800df1c:	f000 f980 	bl	800e220 <USBD_CtlSendStatus>
 800df20:	e73e      	b.n	800dda0 <USBD_StdDevReq+0x44>
    else if (cfgidx != pdev->dev_config)
 800df22:	6841      	ldr	r1, [r0, #4]
 800df24:	2901      	cmp	r1, #1
 800df26:	d044      	beq.n	800dfb2 <USBD_StdDevReq+0x256>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800df28:	b2c9      	uxtb	r1, r1
 800df2a:	f7ff fdf7 	bl	800db1c <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800df2e:	7831      	ldrb	r1, [r6, #0]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800df30:	4620      	mov	r0, r4
      pdev->dev_config = cfgidx;
 800df32:	6061      	str	r1, [r4, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800df34:	f7ff fdeb 	bl	800db0e <USBD_SetClassConfig>
      if (ret != USBD_OK)
 800df38:	4605      	mov	r5, r0
 800df3a:	2800      	cmp	r0, #0
 800df3c:	d039      	beq.n	800dfb2 <USBD_StdDevReq+0x256>
        USBD_CtlError(pdev, req);
 800df3e:	4620      	mov	r0, r4
 800df40:	f7ff ff00 	bl	800dd44 <USBD_CtlError.constprop.1>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800df44:	7921      	ldrb	r1, [r4, #4]
 800df46:	4620      	mov	r0, r4
 800df48:	f7ff fde8 	bl	800db1c <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800df4c:	2302      	movs	r3, #2
 800df4e:	e7b3      	b.n	800deb8 <USBD_StdDevReq+0x15c>
  if (req->wLength != 1U)
 800df50:	88ca      	ldrh	r2, [r1, #6]
 800df52:	2a01      	cmp	r2, #1
 800df54:	f47f af67 	bne.w	800de26 <USBD_StdDevReq+0xca>
    switch (pdev->dev_state)
 800df58:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	f43f af62 	beq.w	800de26 <USBD_StdDevReq+0xca>
 800df62:	2b02      	cmp	r3, #2
 800df64:	d904      	bls.n	800df70 <USBD_StdDevReq+0x214>
 800df66:	2b03      	cmp	r3, #3
 800df68:	f47f af5d 	bne.w	800de26 <USBD_StdDevReq+0xca>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800df6c:	1d01      	adds	r1, r0, #4
 800df6e:	e73c      	b.n	800ddea <USBD_StdDevReq+0x8e>
      pdev->dev_default_config = 0U;
 800df70:	2500      	movs	r5, #0
 800df72:	4601      	mov	r1, r0
 800df74:	f841 5f08 	str.w	r5, [r1, #8]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800df78:	f000 f926 	bl	800e1c8 <USBD_CtlSendData>
 800df7c:	e710      	b.n	800dda0 <USBD_StdDevReq+0x44>
  switch (pdev->dev_state)
 800df7e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800df82:	3b01      	subs	r3, #1
 800df84:	2b02      	cmp	r3, #2
 800df86:	f63f af4e 	bhi.w	800de26 <USBD_StdDevReq+0xca>
    if (req->wLength != 0x2U)
 800df8a:	88cb      	ldrh	r3, [r1, #6]
 800df8c:	2b02      	cmp	r3, #2
 800df8e:	f47f af4a 	bne.w	800de26 <USBD_StdDevReq+0xca>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800df92:	2301      	movs	r3, #1
 800df94:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup != 0U)
 800df96:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 800df9a:	b10b      	cbz	r3, 800dfa0 <USBD_StdDevReq+0x244>
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800df9c:	2303      	movs	r3, #3
 800df9e:	60c3      	str	r3, [r0, #12]
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800dfa0:	2202      	movs	r2, #2
 800dfa2:	f104 010c 	add.w	r1, r4, #12
 800dfa6:	e720      	b.n	800ddea <USBD_StdDevReq+0x8e>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dfa8:	884b      	ldrh	r3, [r1, #2]
 800dfaa:	2b01      	cmp	r3, #1
 800dfac:	d181      	bne.n	800deb2 <USBD_StdDevReq+0x156>
    pdev->dev_remote_wakeup = 1U;
 800dfae:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800dfb2:	4620      	mov	r0, r4
 800dfb4:	f000 f934 	bl	800e220 <USBD_CtlSendStatus>
 800dfb8:	e77b      	b.n	800deb2 <USBD_StdDevReq+0x156>
  switch (pdev->dev_state)
 800dfba:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800dfbe:	3b01      	subs	r3, #1
 800dfc0:	2b02      	cmp	r3, #2
 800dfc2:	f63f af30 	bhi.w	800de26 <USBD_StdDevReq+0xca>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dfc6:	884b      	ldrh	r3, [r1, #2]
 800dfc8:	2500      	movs	r5, #0
 800dfca:	2b01      	cmp	r3, #1
 800dfcc:	f47f aee8 	bne.w	800dda0 <USBD_StdDevReq+0x44>
        pdev->dev_remote_wakeup = 0U;
 800dfd0:	f8c0 52a4 	str.w	r5, [r0, #676]	; 0x2a4
 800dfd4:	e7a1      	b.n	800df1a <USBD_StdDevReq+0x1be>
 800dfd6:	bf00      	nop
 800dfd8:	240008d4 	.word	0x240008d4

0800dfdc <USBD_StdItfReq>:
{
 800dfdc:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dfde:	780b      	ldrb	r3, [r1, #0]
{
 800dfe0:	4604      	mov	r4, r0
 800dfe2:	460e      	mov	r6, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dfe4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dfe8:	2b20      	cmp	r3, #32
 800dfea:	d002      	beq.n	800dff2 <USBD_StdItfReq+0x16>
 800dfec:	2b40      	cmp	r3, #64	; 0x40
 800dfee:	d000      	beq.n	800dff2 <USBD_StdItfReq+0x16>
 800dff0:	b9b3      	cbnz	r3, 800e020 <USBD_StdItfReq+0x44>
    switch (pdev->dev_state)
 800dff2:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800dff6:	3b01      	subs	r3, #1
 800dff8:	2b02      	cmp	r3, #2
 800dffa:	d811      	bhi.n	800e020 <USBD_StdItfReq+0x44>
      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800dffc:	7933      	ldrb	r3, [r6, #4]
 800dffe:	2b01      	cmp	r3, #1
 800e000:	d80e      	bhi.n	800e020 <USBD_StdItfReq+0x44>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e002:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800e006:	4631      	mov	r1, r6
 800e008:	4620      	mov	r0, r4
 800e00a:	689b      	ldr	r3, [r3, #8]
 800e00c:	4798      	blx	r3
        if ((req->wLength == 0U) && (ret == USBD_OK))
 800e00e:	88f3      	ldrh	r3, [r6, #6]
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e010:	4605      	mov	r5, r0
        if ((req->wLength == 0U) && (ret == USBD_OK))
 800e012:	b91b      	cbnz	r3, 800e01c <USBD_StdItfReq+0x40>
 800e014:	b910      	cbnz	r0, 800e01c <USBD_StdItfReq+0x40>
          (void)USBD_CtlSendStatus(pdev);
 800e016:	4620      	mov	r0, r4
 800e018:	f000 f902 	bl	800e220 <USBD_CtlSendStatus>
}
 800e01c:	4628      	mov	r0, r5
 800e01e:	bd70      	pop	{r4, r5, r6, pc}
      USBD_CtlError(pdev, req);
 800e020:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800e022:	2500      	movs	r5, #0
      USBD_CtlError(pdev, req);
 800e024:	f7ff fe8e 	bl	800dd44 <USBD_CtlError.constprop.1>
      break;
 800e028:	e7f8      	b.n	800e01c <USBD_StdItfReq+0x40>

0800e02a <USBD_StdEPReq>:
{
 800e02a:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e02c:	780b      	ldrb	r3, [r1, #0]
{
 800e02e:	4604      	mov	r4, r0
 800e030:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e032:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e036:	2b20      	cmp	r3, #32
 800e038:	d014      	beq.n	800e064 <USBD_StdEPReq+0x3a>
 800e03a:	2b40      	cmp	r3, #64	; 0x40
 800e03c:	d012      	beq.n	800e064 <USBD_StdEPReq+0x3a>
 800e03e:	b96b      	cbnz	r3, 800e05c <USBD_StdEPReq+0x32>
    switch (req->bRequest)
 800e040:	786a      	ldrb	r2, [r5, #1]
  ep_addr = LOBYTE(req->wIndex);
 800e042:	888b      	ldrh	r3, [r1, #4]
    switch (req->bRequest)
 800e044:	2a01      	cmp	r2, #1
  ep_addr = LOBYTE(req->wIndex);
 800e046:	b2d9      	uxtb	r1, r3
    switch (req->bRequest)
 800e048:	d021      	beq.n	800e08e <USBD_StdEPReq+0x64>
 800e04a:	d340      	bcc.n	800e0ce <USBD_StdEPReq+0xa4>
 800e04c:	2a03      	cmp	r2, #3
 800e04e:	d105      	bne.n	800e05c <USBD_StdEPReq+0x32>
      switch (pdev->dev_state)
 800e050:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800e054:	2b02      	cmp	r3, #2
 800e056:	d031      	beq.n	800e0bc <USBD_StdEPReq+0x92>
 800e058:	2b03      	cmp	r3, #3
 800e05a:	d00b      	beq.n	800e074 <USBD_StdEPReq+0x4a>
        USBD_CtlError(pdev, req);
 800e05c:	4620      	mov	r0, r4
 800e05e:	f7ff fe71 	bl	800dd44 <USBD_CtlError.constprop.1>
        break;
 800e062:	e012      	b.n	800e08a <USBD_StdEPReq+0x60>
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e064:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800e068:	4629      	mov	r1, r5
 800e06a:	4620      	mov	r0, r4
 800e06c:	689b      	ldr	r3, [r3, #8]
}
 800e06e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e072:	4718      	bx	r3
        if (req->wValue == USB_FEATURE_EP_HALT)
 800e074:	886b      	ldrh	r3, [r5, #2]
 800e076:	b92b      	cbnz	r3, 800e084 <USBD_StdEPReq+0x5a>
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e078:	064a      	lsls	r2, r1, #25
 800e07a:	d003      	beq.n	800e084 <USBD_StdEPReq+0x5a>
 800e07c:	88eb      	ldrh	r3, [r5, #6]
 800e07e:	b90b      	cbnz	r3, 800e084 <USBD_StdEPReq+0x5a>
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800e080:	f004 fffc 	bl	801307c <USBD_LL_StallEP>
        (void)USBD_CtlSendStatus(pdev);
 800e084:	4620      	mov	r0, r4
 800e086:	f000 f8cb 	bl	800e220 <USBD_CtlSendStatus>
}
 800e08a:	2000      	movs	r0, #0
 800e08c:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 800e08e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800e092:	2b02      	cmp	r3, #2
 800e094:	d012      	beq.n	800e0bc <USBD_StdEPReq+0x92>
 800e096:	2b03      	cmp	r3, #3
 800e098:	d1e0      	bne.n	800e05c <USBD_StdEPReq+0x32>
        if (req->wValue == USB_FEATURE_EP_HALT)
 800e09a:	886b      	ldrh	r3, [r5, #2]
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d1f4      	bne.n	800e08a <USBD_StdEPReq+0x60>
          if ((ep_addr & 0x7FU) != 0x00U)
 800e0a0:	064e      	lsls	r6, r1, #25
 800e0a2:	d001      	beq.n	800e0a8 <USBD_StdEPReq+0x7e>
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e0a4:	f004 fff8 	bl	8013098 <USBD_LL_ClearStallEP>
          (void)USBD_CtlSendStatus(pdev);
 800e0a8:	4620      	mov	r0, r4
 800e0aa:	f000 f8b9 	bl	800e220 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e0ae:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800e0b2:	4629      	mov	r1, r5
 800e0b4:	4620      	mov	r0, r4
 800e0b6:	689b      	ldr	r3, [r3, #8]
 800e0b8:	4798      	blx	r3
 800e0ba:	e7e6      	b.n	800e08a <USBD_StdEPReq+0x60>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e0bc:	064b      	lsls	r3, r1, #25
 800e0be:	d0cd      	beq.n	800e05c <USBD_StdEPReq+0x32>
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800e0c0:	f004 ffdc 	bl	801307c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e0c4:	2180      	movs	r1, #128	; 0x80
 800e0c6:	4620      	mov	r0, r4
 800e0c8:	f004 ffd8 	bl	801307c <USBD_LL_StallEP>
 800e0cc:	e7dd      	b.n	800e08a <USBD_StdEPReq+0x60>
      switch (pdev->dev_state)
 800e0ce:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800e0d2:	2a02      	cmp	r2, #2
 800e0d4:	d019      	beq.n	800e10a <USBD_StdEPReq+0xe0>
 800e0d6:	2a03      	cmp	r2, #3
 800e0d8:	d1c0      	bne.n	800e05c <USBD_StdEPReq+0x32>
 800e0da:	f001 020f 	and.w	r2, r1, #15
        if ((ep_addr & 0x80U) == 0x80U)
 800e0de:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e0e2:	f04f 0314 	mov.w	r3, #20
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e0e6:	fb03 0202 	mla	r2, r3, r2, r0
        if ((ep_addr & 0x80U) == 0x80U)
 800e0ea:	d01f      	beq.n	800e12c <USBD_StdEPReq+0x102>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e0ec:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800e0ee:	2a00      	cmp	r2, #0
 800e0f0:	d0b4      	beq.n	800e05c <USBD_StdEPReq+0x32>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e0f2:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 800e0f6:	fb05 3503 	mla	r5, r5, r3, r3
 800e0fa:	4405      	add	r5, r0
          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e0fc:	f011 037f 	ands.w	r3, r1, #127	; 0x7f
 800e100:	d11f      	bne.n	800e142 <USBD_StdEPReq+0x118>
            pep->status = 0x0001U;
 800e102:	602b      	str	r3, [r5, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e104:	2202      	movs	r2, #2
 800e106:	4629      	mov	r1, r5
 800e108:	e00c      	b.n	800e124 <USBD_StdEPReq+0xfa>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e10a:	064a      	lsls	r2, r1, #25
 800e10c:	d1a6      	bne.n	800e05c <USBD_StdEPReq+0x32>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e10e:	061b      	lsls	r3, r3, #24
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e110:	f04f 0202 	mov.w	r2, #2
        pep->status = 0x0000U;
 800e114:	f04f 0300 	mov.w	r3, #0
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e118:	bf4c      	ite	mi
 800e11a:	f100 0114 	addmi.w	r1, r0, #20
 800e11e:	f500 71aa 	addpl.w	r1, r0, #340	; 0x154
        pep->status = 0x0000U;
 800e122:	600b      	str	r3, [r1, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e124:	4620      	mov	r0, r4
 800e126:	f000 f84f 	bl	800e1c8 <USBD_CtlSendData>
          break;
 800e12a:	e7ae      	b.n	800e08a <USBD_StdEPReq+0x60>
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e12c:	f8b2 2164 	ldrh.w	r2, [r2, #356]	; 0x164
 800e130:	2a00      	cmp	r2, #0
 800e132:	d093      	beq.n	800e05c <USBD_StdEPReq+0x32>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e134:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 800e138:	fb03 0505 	mla	r5, r3, r5, r0
 800e13c:	f505 75aa 	add.w	r5, r5, #340	; 0x154
 800e140:	e7dc      	b.n	800e0fc <USBD_StdEPReq+0xd2>
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e142:	4620      	mov	r0, r4
 800e144:	f004 ffb6 	bl	80130b4 <USBD_LL_IsStallEP>
 800e148:	b108      	cbz	r0, 800e14e <USBD_StdEPReq+0x124>
            pep->status = 0x0001U;
 800e14a:	2301      	movs	r3, #1
 800e14c:	e7d9      	b.n	800e102 <USBD_StdEPReq+0xd8>
            pep->status = 0x0000U;
 800e14e:	6028      	str	r0, [r5, #0]
 800e150:	e7d8      	b.n	800e104 <USBD_StdEPReq+0xda>

0800e152 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800e152:	780b      	ldrb	r3, [r1, #0]
 800e154:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800e156:	784b      	ldrb	r3, [r1, #1]
 800e158:	7043      	strb	r3, [r0, #1]

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e15a:	78ca      	ldrb	r2, [r1, #3]
 800e15c:	788b      	ldrb	r3, [r1, #2]
 800e15e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800e162:	8043      	strh	r3, [r0, #2]
 800e164:	794a      	ldrb	r2, [r1, #5]
 800e166:	790b      	ldrb	r3, [r1, #4]
 800e168:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800e16c:	8083      	strh	r3, [r0, #4]
 800e16e:	79ca      	ldrb	r2, [r1, #7]
 800e170:	798b      	ldrb	r3, [r1, #6]
 800e172:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 800e176:	80c3      	strh	r3, [r0, #6]
}
 800e178:	4770      	bx	lr

0800e17a <USBD_CtlError>:
{
 800e17a:	b510      	push	{r4, lr}
 800e17c:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e17e:	2180      	movs	r1, #128	; 0x80
 800e180:	f004 ff7c 	bl	801307c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e184:	2100      	movs	r1, #0
 800e186:	4620      	mov	r0, r4
}
 800e188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800e18c:	f004 bf76 	b.w	801307c <USBD_LL_StallEP>

0800e190 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e190:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800e192:	b188      	cbz	r0, 800e1b8 <USBD_GetString+0x28>
 800e194:	4605      	mov	r5, r0
 800e196:	1a2b      	subs	r3, r5, r0
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800e198:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e19c:	b2db      	uxtb	r3, r3
 800e19e:	2c00      	cmp	r4, #0
 800e1a0:	d1f9      	bne.n	800e196 <USBD_GetString+0x6>
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e1a2:	3301      	adds	r3, #1
 800e1a4:	3801      	subs	r0, #1
 800e1a6:	005b      	lsls	r3, r3, #1
 800e1a8:	8013      	strh	r3, [r2, #0]
  unicode[idx] = *(uint8_t *)len;
 800e1aa:	700b      	strb	r3, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e1ac:	2303      	movs	r3, #3
 800e1ae:	704b      	strb	r3, [r1, #1]
  idx++;
 800e1b0:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 800e1b2:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800e1b6:	b902      	cbnz	r2, 800e1ba <USBD_GetString+0x2a>
}
 800e1b8:	bd30      	pop	{r4, r5, pc}
    unicode[idx] = *pdesc;
 800e1ba:	54ca      	strb	r2, [r1, r3]
    idx++;
 800e1bc:	1c5a      	adds	r2, r3, #1
    idx++;
 800e1be:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800e1c0:	b2d2      	uxtb	r2, r2
    idx++;
 800e1c2:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 800e1c4:	548c      	strb	r4, [r1, r2]
 800e1c6:	e7f4      	b.n	800e1b2 <USBD_GetString+0x22>

0800e1c8 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e1c8:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e1ca:	2202      	movs	r2, #2
{
 800e1cc:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e1ce:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e1d2:	460a      	mov	r2, r1
 800e1d4:	2100      	movs	r1, #0
  pdev->ep_in[0].rem_length = len;
 800e1d6:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e1da:	f004 ff8d 	bl	80130f8 <USBD_LL_Transmit>

  return USBD_OK;
}
 800e1de:	2000      	movs	r0, #0
 800e1e0:	bd10      	pop	{r4, pc}

0800e1e2 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e1e2:	b508      	push	{r3, lr}
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e1e4:	4613      	mov	r3, r2
 800e1e6:	460a      	mov	r2, r1
 800e1e8:	2100      	movs	r1, #0
 800e1ea:	f004 ff85 	bl	80130f8 <USBD_LL_Transmit>

  return USBD_OK;
}
 800e1ee:	2000      	movs	r0, #0
 800e1f0:	bd08      	pop	{r3, pc}

0800e1f2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e1f2:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e1f4:	2203      	movs	r2, #3
{
 800e1f6:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e1f8:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e1fc:	460a      	mov	r2, r1
  pdev->ep_out[0].total_length = len;
 800e1fe:	f8c0 3158 	str.w	r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e202:	2100      	movs	r1, #0
  pdev->ep_out[0].rem_length = len;
 800e204:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e208:	f004 ff84 	bl	8013114 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800e20c:	2000      	movs	r0, #0
 800e20e:	bd10      	pop	{r4, pc}

0800e210 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e210:	b508      	push	{r3, lr}
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e212:	4613      	mov	r3, r2
 800e214:	460a      	mov	r2, r1
 800e216:	2100      	movs	r1, #0
 800e218:	f004 ff7c 	bl	8013114 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800e21c:	2000      	movs	r0, #0
 800e21e:	bd08      	pop	{r3, pc}

0800e220 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e220:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e222:	2304      	movs	r3, #4
 800e224:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e228:	2300      	movs	r3, #0
 800e22a:	461a      	mov	r2, r3
 800e22c:	4619      	mov	r1, r3
 800e22e:	f004 ff63 	bl	80130f8 <USBD_LL_Transmit>

  return USBD_OK;
}
 800e232:	2000      	movs	r0, #0
 800e234:	bd08      	pop	{r3, pc}

0800e236 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e236:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e238:	2305      	movs	r3, #5
 800e23a:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e23e:	2300      	movs	r3, #0
 800e240:	461a      	mov	r2, r3
 800e242:	4619      	mov	r1, r3
 800e244:	f004 ff66 	bl	8013114 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800e248:	2000      	movs	r0, #0
 800e24a:	bd08      	pop	{r3, pc}

0800e24c <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800e24c:	4b03      	ldr	r3, [pc, #12]	; (800e25c <disk_status+0x10>)
 800e24e:	181a      	adds	r2, r3, r0
 800e250:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800e254:	685b      	ldr	r3, [r3, #4]
 800e256:	7a10      	ldrb	r0, [r2, #8]
 800e258:	685b      	ldr	r3, [r3, #4]
 800e25a:	4718      	bx	r3
 800e25c:	24000900 	.word	0x24000900

0800e260 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 800e260:	4b06      	ldr	r3, [pc, #24]	; (800e27c <disk_initialize+0x1c>)
 800e262:	5c1a      	ldrb	r2, [r3, r0]
 800e264:	b942      	cbnz	r2, 800e278 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 800e266:	2201      	movs	r2, #1
 800e268:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e26a:	181a      	adds	r2, r3, r0
 800e26c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800e270:	7a10      	ldrb	r0, [r2, #8]
 800e272:	685b      	ldr	r3, [r3, #4]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	4718      	bx	r3
  }
  return stat;
}
 800e278:	2000      	movs	r0, #0
 800e27a:	4770      	bx	lr
 800e27c:	24000900 	.word	0x24000900

0800e280 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e280:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e282:	4c05      	ldr	r4, [pc, #20]	; (800e298 <disk_read+0x18>)
 800e284:	1825      	adds	r5, r4, r0
 800e286:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800e28a:	6860      	ldr	r0, [r4, #4]
 800e28c:	6884      	ldr	r4, [r0, #8]
 800e28e:	7a28      	ldrb	r0, [r5, #8]
 800e290:	46a4      	mov	ip, r4
  return res;
}
 800e292:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e294:	4760      	bx	ip
 800e296:	bf00      	nop
 800e298:	24000900 	.word	0x24000900

0800e29c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e29c:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e29e:	4c05      	ldr	r4, [pc, #20]	; (800e2b4 <disk_write+0x18>)
 800e2a0:	1825      	adds	r5, r4, r0
 800e2a2:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800e2a6:	6860      	ldr	r0, [r4, #4]
 800e2a8:	68c4      	ldr	r4, [r0, #12]
 800e2aa:	7a28      	ldrb	r0, [r5, #8]
 800e2ac:	46a4      	mov	ip, r4
  return res;
}
 800e2ae:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e2b0:	4760      	bx	ip
 800e2b2:	bf00      	nop
 800e2b4:	24000900 	.word	0x24000900

0800e2b8 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e2b8:	4b05      	ldr	r3, [pc, #20]	; (800e2d0 <disk_ioctl+0x18>)
{
 800e2ba:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e2bc:	181c      	adds	r4, r3, r0
 800e2be:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800e2c2:	685b      	ldr	r3, [r3, #4]
 800e2c4:	7a20      	ldrb	r0, [r4, #8]
 800e2c6:	691b      	ldr	r3, [r3, #16]
  return res;
}
 800e2c8:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e2cc:	4718      	bx	r3
 800e2ce:	bf00      	nop
 800e2d0:	24000900 	.word	0x24000900

0800e2d4 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 800e2d4:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 800e2d6:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 800e2d8:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 800e2da:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 800e2de:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800e2e2:	4770      	bx	lr

0800e2e4 <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 800e2e4:	0a0b      	lsrs	r3, r1, #8
 800e2e6:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e2e8:	7043      	strb	r3, [r0, #1]
 800e2ea:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800e2ec:	0e09      	lsrs	r1, r1, #24
 800e2ee:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 800e2f0:	70c1      	strb	r1, [r0, #3]
}
 800e2f2:	4770      	bx	lr

0800e2f4 <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800e2f4:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 800e2f6:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 800e2fa:	4290      	cmp	r0, r2
 800e2fc:	d1fb      	bne.n	800e2f6 <mem_set+0x2>
}
 800e2fe:	4770      	bx	lr

0800e300 <chk_lock>:
{
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
		if (Files[i].fs) {	/* Existing entry */
 800e300:	4a1b      	ldr	r2, [pc, #108]	; (800e370 <chk_lock+0x70>)
 800e302:	6813      	ldr	r3, [r2, #0]
{
 800e304:	b530      	push	{r4, r5, lr}
		if (Files[i].fs) {	/* Existing entry */
 800e306:	b163      	cbz	r3, 800e322 <chk_lock+0x22>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e308:	6804      	ldr	r4, [r0, #0]
 800e30a:	429c      	cmp	r4, r3
 800e30c:	d107      	bne.n	800e31e <chk_lock+0x1e>
 800e30e:	6854      	ldr	r4, [r2, #4]
 800e310:	6883      	ldr	r3, [r0, #8]
 800e312:	429c      	cmp	r4, r3
 800e314:	d103      	bne.n	800e31e <chk_lock+0x1e>
				Files[i].clu == dp->obj.sclust &&
 800e316:	6894      	ldr	r4, [r2, #8]
 800e318:	6943      	ldr	r3, [r0, #20]
 800e31a:	429c      	cmp	r4, r3
 800e31c:	d020      	beq.n	800e360 <chk_lock+0x60>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e31e:	2400      	movs	r4, #0
 800e320:	e000      	b.n	800e324 <chk_lock+0x24>
				Files[i].ofs == dp->dptr) break;
		} else {			/* Blank entry */
			be = 1;
 800e322:	2401      	movs	r4, #1
		if (Files[i].fs) {	/* Existing entry */
 800e324:	6913      	ldr	r3, [r2, #16]
 800e326:	b1cb      	cbz	r3, 800e35c <chk_lock+0x5c>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e328:	6805      	ldr	r5, [r0, #0]
 800e32a:	42ab      	cmp	r3, r5
 800e32c:	d107      	bne.n	800e33e <chk_lock+0x3e>
 800e32e:	6955      	ldr	r5, [r2, #20]
 800e330:	6883      	ldr	r3, [r0, #8]
 800e332:	429d      	cmp	r5, r3
 800e334:	d103      	bne.n	800e33e <chk_lock+0x3e>
				Files[i].clu == dp->obj.sclust &&
 800e336:	6995      	ldr	r5, [r2, #24]
 800e338:	6943      	ldr	r3, [r0, #20]
 800e33a:	429d      	cmp	r5, r3
 800e33c:	d015      	beq.n	800e36a <chk_lock+0x6a>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800e33e:	b96c      	cbnz	r4, 800e35c <chk_lock+0x5c>
 800e340:	2902      	cmp	r1, #2
 800e342:	bf0c      	ite	eq
 800e344:	2000      	moveq	r0, #0
 800e346:	2012      	movne	r0, #18
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
}
 800e348:	bd30      	pop	{r4, r5, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800e34a:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 800e34e:	8993      	ldrh	r3, [r2, #12]
 800e350:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e354:	bf14      	ite	ne
 800e356:	2000      	movne	r0, #0
 800e358:	2010      	moveq	r0, #16
 800e35a:	e7f5      	b.n	800e348 <chk_lock+0x48>
 800e35c:	2000      	movs	r0, #0
 800e35e:	e7f3      	b.n	800e348 <chk_lock+0x48>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e360:	2300      	movs	r3, #0
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800e362:	2900      	cmp	r1, #0
 800e364:	d0f1      	beq.n	800e34a <chk_lock+0x4a>
 800e366:	2010      	movs	r0, #16
 800e368:	e7ee      	b.n	800e348 <chk_lock+0x48>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e36a:	2301      	movs	r3, #1
 800e36c:	e7f9      	b.n	800e362 <chk_lock+0x62>
 800e36e:	bf00      	nop
 800e370:	240008dc 	.word	0x240008dc

0800e374 <inc_lock>:
{
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 800e374:	4a1e      	ldr	r2, [pc, #120]	; (800e3f0 <inc_lock+0x7c>)
{
 800e376:	b5f0      	push	{r4, r5, r6, r7, lr}
		if (Files[i].fs == dp->obj.fs &&
 800e378:	6813      	ldr	r3, [r2, #0]
 800e37a:	6805      	ldr	r5, [r0, #0]
 800e37c:	429d      	cmp	r5, r3
 800e37e:	d107      	bne.n	800e390 <inc_lock+0x1c>
 800e380:	6856      	ldr	r6, [r2, #4]
 800e382:	6884      	ldr	r4, [r0, #8]
 800e384:	42a6      	cmp	r6, r4
 800e386:	d103      	bne.n	800e390 <inc_lock+0x1c>
			Files[i].clu == dp->obj.sclust &&
 800e388:	6946      	ldr	r6, [r0, #20]
 800e38a:	6894      	ldr	r4, [r2, #8]
 800e38c:	42a6      	cmp	r6, r4
 800e38e:	d021      	beq.n	800e3d4 <inc_lock+0x60>
		if (Files[i].fs == dp->obj.fs &&
 800e390:	6914      	ldr	r4, [r2, #16]
 800e392:	42ac      	cmp	r4, r5
 800e394:	d107      	bne.n	800e3a6 <inc_lock+0x32>
 800e396:	6957      	ldr	r7, [r2, #20]
 800e398:	6886      	ldr	r6, [r0, #8]
 800e39a:	42b7      	cmp	r7, r6
 800e39c:	d103      	bne.n	800e3a6 <inc_lock+0x32>
			Files[i].clu == dp->obj.sclust &&
 800e39e:	6997      	ldr	r7, [r2, #24]
 800e3a0:	6946      	ldr	r6, [r0, #20]
 800e3a2:	42b7      	cmp	r7, r6
 800e3a4:	d020      	beq.n	800e3e8 <inc_lock+0x74>
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e3a6:	b10b      	cbz	r3, 800e3ac <inc_lock+0x38>
 800e3a8:	bb04      	cbnz	r4, 800e3ec <inc_lock+0x78>
 800e3aa:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->obj.fs;
 800e3ac:	011e      	lsls	r6, r3, #4
 800e3ae:	1994      	adds	r4, r2, r6
 800e3b0:	5195      	str	r5, [r2, r6]
		Files[i].clu = dp->obj.sclust;
 800e3b2:	6885      	ldr	r5, [r0, #8]
		Files[i].ofs = dp->dptr;
 800e3b4:	6940      	ldr	r0, [r0, #20]
		Files[i].clu = dp->obj.sclust;
 800e3b6:	6065      	str	r5, [r4, #4]
		Files[i].ofs = dp->dptr;
 800e3b8:	60a0      	str	r0, [r4, #8]
		Files[i].ctr = 0;
 800e3ba:	2000      	movs	r0, #0
 800e3bc:	81a0      	strh	r0, [r4, #12]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800e3be:	b981      	cbnz	r1, 800e3e2 <inc_lock+0x6e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800e3c0:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800e3c4:	8989      	ldrh	r1, [r1, #12]
 800e3c6:	3101      	adds	r1, #1
 800e3c8:	b289      	uxth	r1, r1
 800e3ca:	eb02 1203 	add.w	r2, r2, r3, lsl #4

	return i + 1;
 800e3ce:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800e3d0:	8191      	strh	r1, [r2, #12]
}
 800e3d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e3d4:	2300      	movs	r3, #0
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800e3d6:	2900      	cmp	r1, #0
 800e3d8:	d0f2      	beq.n	800e3c0 <inc_lock+0x4c>
 800e3da:	eb02 1103 	add.w	r1, r2, r3, lsl #4
 800e3de:	8989      	ldrh	r1, [r1, #12]
 800e3e0:	b921      	cbnz	r1, 800e3ec <inc_lock+0x78>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800e3e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e3e6:	e7f0      	b.n	800e3ca <inc_lock+0x56>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e3e8:	2301      	movs	r3, #1
 800e3ea:	e7f4      	b.n	800e3d6 <inc_lock+0x62>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800e3ec:	2000      	movs	r0, #0
 800e3ee:	e7f0      	b.n	800e3d2 <inc_lock+0x5e>
 800e3f0:	240008dc 	.word	0x240008dc

0800e3f4 <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800e3f4:	3801      	subs	r0, #1
 800e3f6:	2801      	cmp	r0, #1
 800e3f8:	d814      	bhi.n	800e424 <dec_lock+0x30>
		n = Files[i].ctr;
 800e3fa:	490b      	ldr	r1, [pc, #44]	; (800e428 <dec_lock+0x34>)
 800e3fc:	0102      	lsls	r2, r0, #4
 800e3fe:	1888      	adds	r0, r1, r2
 800e400:	8983      	ldrh	r3, [r0, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800e402:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e406:	d104      	bne.n	800e412 <dec_lock+0x1e>
		if (n > 0) n--;				/* Decrement read mode open count */
		Files[i].ctr = n;
 800e408:	2300      	movs	r3, #0
 800e40a:	8183      	strh	r3, [r0, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800e40c:	2000      	movs	r0, #0
 800e40e:	5088      	str	r0, [r1, r2]
 800e410:	4770      	bx	lr
		if (n > 0) n--;				/* Decrement read mode open count */
 800e412:	2b00      	cmp	r3, #0
 800e414:	d0fa      	beq.n	800e40c <dec_lock+0x18>
 800e416:	3b01      	subs	r3, #1
 800e418:	b29b      	uxth	r3, r3
		Files[i].ctr = n;
 800e41a:	8183      	strh	r3, [r0, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d0f5      	beq.n	800e40c <dec_lock+0x18>
		res = FR_OK;
 800e420:	2000      	movs	r0, #0
 800e422:	4770      	bx	lr
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800e424:	2002      	movs	r0, #2
	}
	return res;
}
 800e426:	4770      	bx	lr
 800e428:	240008dc 	.word	0x240008dc

0800e42c <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e42c:	6983      	ldr	r3, [r0, #24]
	clst -= 2;
 800e42e:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e430:	3b02      	subs	r3, #2
 800e432:	428b      	cmp	r3, r1
	return clst * fs->csize + fs->database;
 800e434:	bf83      	ittte	hi
 800e436:	8943      	ldrhhi	r3, [r0, #10]
 800e438:	6ac0      	ldrhi	r0, [r0, #44]	; 0x2c
 800e43a:	fb01 0003 	mlahi	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e43e:	2000      	movls	r0, #0
}
 800e440:	4770      	bx	lr

0800e442 <clmt_clust>:
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800e442:	6802      	ldr	r2, [r0, #0]
 800e444:	0a49      	lsrs	r1, r1, #9
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800e446:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800e448:	8952      	ldrh	r2, [r2, #10]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800e44a:	3304      	adds	r3, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800e44c:	fbb1 f1f2 	udiv	r1, r1, r2
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e450:	6818      	ldr	r0, [r3, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800e452:	b130      	cbz	r0, 800e462 <clmt_clust+0x20>
		if (cl < ncl) break;	/* In this fragment? */
 800e454:	4281      	cmp	r1, r0
 800e456:	d302      	bcc.n	800e45e <clmt_clust+0x1c>
		cl -= ncl; tbl++;		/* Next fragment */
 800e458:	1a09      	subs	r1, r1, r0
 800e45a:	3308      	adds	r3, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e45c:	e7f8      	b.n	800e450 <clmt_clust+0xe>
	}
	return cl + *tbl;	/* Return the cluster number */
 800e45e:	6858      	ldr	r0, [r3, #4]
 800e460:	4408      	add	r0, r1
}
 800e462:	4770      	bx	lr

0800e464 <get_achar>:
)
{
#if !_LFN_UNICODE
	WCHAR chr;

	chr = (BYTE)*(*ptr)++;					/* Get a byte */
 800e464:	6803      	ldr	r3, [r0, #0]
 800e466:	1c5a      	adds	r2, r3, #1
 800e468:	6002      	str	r2, [r0, #0]
 800e46a:	781a      	ldrb	r2, [r3, #0]
 800e46c:	b290      	uxth	r0, r2
	if (IsLower(chr)) chr -= 0x20;			/* To upper ASCII char */
 800e46e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e472:	2b19      	cmp	r3, #25
 800e474:	d802      	bhi.n	800e47c <get_achar+0x18>
 800e476:	3820      	subs	r0, #32
 800e478:	b280      	uxth	r0, r0
 800e47a:	4770      	bx	lr
#ifdef _EXCVT
	if (chr >= 0x80) chr = ExCvt[chr - 0x80];	/* To upper SBCS extended char */
 800e47c:	287f      	cmp	r0, #127	; 0x7f
 800e47e:	bf82      	ittt	hi
 800e480:	4b02      	ldrhi	r3, [pc, #8]	; (800e48c <get_achar+0x28>)
 800e482:	189b      	addhi	r3, r3, r2
 800e484:	f813 0c80 	ldrbhi.w	r0, [r3, #-128]
#endif
	return chr;
#else
	return ff_wtoupper(*(*ptr)++);			/* Get a word and to upper */
#endif
}
 800e488:	4770      	bx	lr
 800e48a:	bf00      	nop
 800e48c:	08016714 	.word	0x08016714

0800e490 <pattern_matching>:
	const TCHAR* pat,	/* Matching pattern */
	const TCHAR* nam,	/* String to be tested */
	int skip,			/* Number of pre-skip chars (number of ?s) */
	int inf				/* Infinite search (* specified) */
)
{
 800e490:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e492:	b085      	sub	sp, #20
 800e494:	4605      	mov	r5, r0
 800e496:	461e      	mov	r6, r3
 800e498:	ac04      	add	r4, sp, #16
 800e49a:	f844 1d0c 	str.w	r1, [r4, #-12]!
 800e49e:	4611      	mov	r1, r2
	const TCHAR *pp, *np;
	WCHAR pc, nc;
	int nm, nx;


	while (skip--) {				/* Pre-skip name chars */
 800e4a0:	b929      	cbnz	r1, 800e4ae <pattern_matching+0x1e>
		if (!get_achar(&nam)) return 0;	/* Branch mismatched if less name chars */
	}
	if (!*pat && inf) return 1;		/* (short circuit) */
 800e4a2:	782b      	ldrb	r3, [r5, #0]
 800e4a4:	b95b      	cbnz	r3, 800e4be <pattern_matching+0x2e>
 800e4a6:	b156      	cbz	r6, 800e4be <pattern_matching+0x2e>
 800e4a8:	2001      	movs	r0, #1
		}
		get_achar(&nam);			/* nam++ */
	} while (inf && nc);			/* Retry until end of name if infinite search is specified */

	return 0;
}
 800e4aa:	b005      	add	sp, #20
 800e4ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (!get_achar(&nam)) return 0;	/* Branch mismatched if less name chars */
 800e4ae:	4620      	mov	r0, r4
 800e4b0:	f7ff ffd8 	bl	800e464 <get_achar>
 800e4b4:	3901      	subs	r1, #1
 800e4b6:	2800      	cmp	r0, #0
 800e4b8:	d1f2      	bne.n	800e4a0 <pattern_matching+0x10>
 800e4ba:	2000      	movs	r0, #0
 800e4bc:	e7f5      	b.n	800e4aa <pattern_matching+0x1a>
		pp = pat; np = nam;			/* Top of pattern and name to match */
 800e4be:	ac04      	add	r4, sp, #16
 800e4c0:	9b01      	ldr	r3, [sp, #4]
 800e4c2:	9502      	str	r5, [sp, #8]
 800e4c4:	f844 3d04 	str.w	r3, [r4, #-4]!
			if (*pp == '?' || *pp == '*') {	/* Wildcard? */
 800e4c8:	9b02      	ldr	r3, [sp, #8]
 800e4ca:	781b      	ldrb	r3, [r3, #0]
 800e4cc:	2b3f      	cmp	r3, #63	; 0x3f
 800e4ce:	d001      	beq.n	800e4d4 <pattern_matching+0x44>
 800e4d0:	2b2a      	cmp	r3, #42	; 0x2a
 800e4d2:	d11d      	bne.n	800e510 <pattern_matching+0x80>
 800e4d4:	2300      	movs	r3, #0
 800e4d6:	461a      	mov	r2, r3
					if (*pp++ == '?') nm++; else nx = 1;
 800e4d8:	9902      	ldr	r1, [sp, #8]
 800e4da:	1c48      	adds	r0, r1, #1
 800e4dc:	9002      	str	r0, [sp, #8]
 800e4de:	780c      	ldrb	r4, [r1, #0]
				} while (*pp == '?' || *pp == '*');
 800e4e0:	7849      	ldrb	r1, [r1, #1]
					if (*pp++ == '?') nm++; else nx = 1;
 800e4e2:	2c3f      	cmp	r4, #63	; 0x3f
 800e4e4:	bf0c      	ite	eq
 800e4e6:	3201      	addeq	r2, #1
 800e4e8:	2301      	movne	r3, #1
				} while (*pp == '?' || *pp == '*');
 800e4ea:	293f      	cmp	r1, #63	; 0x3f
 800e4ec:	d0f4      	beq.n	800e4d8 <pattern_matching+0x48>
 800e4ee:	292a      	cmp	r1, #42	; 0x2a
 800e4f0:	d0f2      	beq.n	800e4d8 <pattern_matching+0x48>
				if (pattern_matching(pp, np, nm, nx)) return 1;	/* Test new branch (recurs upto number of wildcard blocks in the pattern) */
 800e4f2:	9903      	ldr	r1, [sp, #12]
 800e4f4:	f7ff ffcc 	bl	800e490 <pattern_matching>
 800e4f8:	2800      	cmp	r0, #0
 800e4fa:	d1d5      	bne.n	800e4a8 <pattern_matching+0x18>
				nc = *np; break;	/* Branch mismatched */
 800e4fc:	9b03      	ldr	r3, [sp, #12]
 800e4fe:	7819      	ldrb	r1, [r3, #0]
		get_achar(&nam);			/* nam++ */
 800e500:	a801      	add	r0, sp, #4
 800e502:	f7ff ffaf 	bl	800e464 <get_achar>
	} while (inf && nc);			/* Retry until end of name if infinite search is specified */
 800e506:	2e00      	cmp	r6, #0
 800e508:	d0d7      	beq.n	800e4ba <pattern_matching+0x2a>
 800e50a:	2900      	cmp	r1, #0
 800e50c:	d1d7      	bne.n	800e4be <pattern_matching+0x2e>
 800e50e:	e7d4      	b.n	800e4ba <pattern_matching+0x2a>
			pc = get_achar(&pp);	/* Get a pattern char */
 800e510:	a802      	add	r0, sp, #8
 800e512:	f7ff ffa7 	bl	800e464 <get_achar>
 800e516:	4607      	mov	r7, r0
			nc = get_achar(&np);	/* Get a name char */
 800e518:	4620      	mov	r0, r4
 800e51a:	f7ff ffa3 	bl	800e464 <get_achar>
			if (pc != nc) break;	/* Branch mismatched? */
 800e51e:	4287      	cmp	r7, r0
			nc = get_achar(&np);	/* Get a name char */
 800e520:	4601      	mov	r1, r0
			if (pc != nc) break;	/* Branch mismatched? */
 800e522:	d1ed      	bne.n	800e500 <pattern_matching+0x70>
			if (pc == 0) return 1;	/* Branch matched? (matched at end of both strings) */
 800e524:	2f00      	cmp	r7, #0
 800e526:	d1cf      	bne.n	800e4c8 <pattern_matching+0x38>
 800e528:	e7be      	b.n	800e4a8 <pattern_matching+0x18>

0800e52a <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e52a:	6802      	ldr	r2, [r0, #0]
{
 800e52c:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 800e52e:	b152      	cbz	r2, 800e546 <get_ldnumber+0x1c>
 800e530:	4611      	mov	r1, r2
 800e532:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e534:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e538:	2c20      	cmp	r4, #32
 800e53a:	d90c      	bls.n	800e556 <get_ldnumber+0x2c>
 800e53c:	2c3a      	cmp	r4, #58	; 0x3a
 800e53e:	d1f8      	bne.n	800e532 <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 800e540:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e542:	428b      	cmp	r3, r1
 800e544:	d002      	beq.n	800e54c <get_ldnumber+0x22>
	int vol = -1;
 800e546:	f04f 30ff 	mov.w	r0, #4294967295
 800e54a:	e005      	b.n	800e558 <get_ldnumber+0x2e>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e54c:	7812      	ldrb	r2, [r2, #0]
 800e54e:	2a30      	cmp	r2, #48	; 0x30
 800e550:	d1f9      	bne.n	800e546 <get_ldnumber+0x1c>
					vol = (int)i;
					*path = ++tt;
 800e552:	3301      	adds	r3, #1
 800e554:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800e556:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 800e558:	bd10      	pop	{r4, pc}

0800e55a <mem_cpy.part.0>:
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800e55a:	3801      	subs	r0, #1
 800e55c:	440a      	add	r2, r1
			*d++ = *s++;
 800e55e:	f811 3b01 	ldrb.w	r3, [r1], #1
		} while (--cnt);
 800e562:	4291      	cmp	r1, r2
			*d++ = *s++;
 800e564:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 800e568:	d1f9      	bne.n	800e55e <mem_cpy.part.0+0x4>
}
 800e56a:	4770      	bx	lr

0800e56c <ld_clust.isra.1>:
	if (fs->fs_type == FS_FAT32) {
 800e56c:	2803      	cmp	r0, #3
	rv = rv << 8 | ptr[0];
 800e56e:	7eca      	ldrb	r2, [r1, #27]
 800e570:	7e8b      	ldrb	r3, [r1, #26]
 800e572:	bf08      	it	eq
 800e574:	7d48      	ldrbeq	r0, [r1, #21]
	cl = ld_word(dir + DIR_FstClusLO);
 800e576:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 800e57a:	bf02      	ittt	eq
 800e57c:	7d0a      	ldrbeq	r2, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800e57e:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 800e582:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 800e586:	4618      	mov	r0, r3
 800e588:	4770      	bx	lr

0800e58a <st_clust.isra.2>:
	*ptr++ = (BYTE)val; val >>= 8;
 800e58a:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800e58e:	768a      	strb	r2, [r1, #26]
	*ptr++ = (BYTE)val;
 800e590:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 800e592:	7803      	ldrb	r3, [r0, #0]
 800e594:	2b03      	cmp	r3, #3
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800e596:	bf01      	itttt	eq
 800e598:	0c12      	lsreq	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800e59a:	750a      	strbeq	r2, [r1, #20]
 800e59c:	0a12      	lsreq	r2, r2, #8
	*ptr++ = (BYTE)val;
 800e59e:	754a      	strbeq	r2, [r1, #21]
}
 800e5a0:	4770      	bx	lr

0800e5a2 <get_fileinfo.part.3>:
void get_fileinfo (		/* No return code */
 800e5a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		c = (TCHAR)dp->dir[i++];
 800e5a4:	6a04      	ldr	r4, [r0, #32]
	i = j = 0;
 800e5a6:	2300      	movs	r3, #0
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800e5a8:	262e      	movs	r6, #46	; 0x2e
 800e5aa:	1e65      	subs	r5, r4, #1
	i = j = 0;
 800e5ac:	4618      	mov	r0, r3
		c = (TCHAR)dp->dir[i++];
 800e5ae:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800e5b2:	3001      	adds	r0, #1
		if (c == ' ') continue;				/* Skip padding spaces */
 800e5b4:	2a20      	cmp	r2, #32
 800e5b6:	d00a      	beq.n	800e5ce <get_fileinfo.part.3+0x2c>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800e5b8:	2a05      	cmp	r2, #5
 800e5ba:	bf08      	it	eq
 800e5bc:	22e5      	moveq	r2, #229	; 0xe5
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800e5be:	2809      	cmp	r0, #9
 800e5c0:	bf02      	ittt	eq
 800e5c2:	18cf      	addeq	r7, r1, r3
 800e5c4:	3301      	addeq	r3, #1
 800e5c6:	727e      	strbeq	r6, [r7, #9]
		fno->fname[j++] = c;
 800e5c8:	18cf      	adds	r7, r1, r3
 800e5ca:	3301      	adds	r3, #1
 800e5cc:	727a      	strb	r2, [r7, #9]
	while (i < 11) {		/* Copy name body and extension */
 800e5ce:	280b      	cmp	r0, #11
 800e5d0:	d1ed      	bne.n	800e5ae <get_fileinfo.part.3+0xc>
	fno->fname[j] = 0;
 800e5d2:	440b      	add	r3, r1
 800e5d4:	2200      	movs	r2, #0
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800e5d6:	f104 001c 	add.w	r0, r4, #28
	fno->fname[j] = 0;
 800e5da:	725a      	strb	r2, [r3, #9]
	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800e5dc:	7ae3      	ldrb	r3, [r4, #11]
 800e5de:	720b      	strb	r3, [r1, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800e5e0:	f7ff fe78 	bl	800e2d4 <ld_dword>
 800e5e4:	6008      	str	r0, [r1, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800e5e6:	f104 0016 	add.w	r0, r4, #22
 800e5ea:	f7ff fe73 	bl	800e2d4 <ld_dword>
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800e5ee:	80c8      	strh	r0, [r1, #6]
 800e5f0:	0c00      	lsrs	r0, r0, #16
 800e5f2:	8088      	strh	r0, [r1, #4]
}
 800e5f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e5f6 <sync_window.part.5>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 800e5f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 800e5f8:	6b05      	ldr	r5, [r0, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e5fa:	f100 0734 	add.w	r7, r0, #52	; 0x34
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 800e5fe:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e600:	2301      	movs	r3, #1
 800e602:	462a      	mov	r2, r5
 800e604:	4639      	mov	r1, r7
 800e606:	7840      	ldrb	r0, [r0, #1]
 800e608:	f7ff fe48 	bl	800e29c <disk_write>
 800e60c:	b9a0      	cbnz	r0, 800e638 <sync_window.part.5+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800e60e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e610:	69e2      	ldr	r2, [r4, #28]
 800e612:	1aeb      	subs	r3, r5, r3
			fs->wflag = 0;
 800e614:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800e616:	4293      	cmp	r3, r2
 800e618:	d301      	bcc.n	800e61e <sync_window.part.5+0x28>
	FRESULT res = FR_OK;
 800e61a:	2000      	movs	r0, #0
}
 800e61c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e61e:	78a6      	ldrb	r6, [r4, #2]
 800e620:	2e01      	cmp	r6, #1
 800e622:	d9fa      	bls.n	800e61a <sync_window.part.5+0x24>
					wsect += fs->fsize;
 800e624:	69e3      	ldr	r3, [r4, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 800e626:	4639      	mov	r1, r7
 800e628:	7860      	ldrb	r0, [r4, #1]
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e62a:	3e01      	subs	r6, #1
					wsect += fs->fsize;
 800e62c:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 800e62e:	2301      	movs	r3, #1
 800e630:	462a      	mov	r2, r5
 800e632:	f7ff fe33 	bl	800e29c <disk_write>
 800e636:	e7f3      	b.n	800e620 <sync_window.part.5+0x2a>
			res = FR_DISK_ERR;
 800e638:	2001      	movs	r0, #1
 800e63a:	e7ef      	b.n	800e61c <sync_window.part.5+0x26>

0800e63c <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e63c:	78c3      	ldrb	r3, [r0, #3]
 800e63e:	b10b      	cbz	r3, 800e644 <sync_window+0x8>
 800e640:	f7ff bfd9 	b.w	800e5f6 <sync_window.part.5>
}
 800e644:	4618      	mov	r0, r3
 800e646:	4770      	bx	lr

0800e648 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 800e648:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800e64a:	428b      	cmp	r3, r1
{
 800e64c:	b570      	push	{r4, r5, r6, lr}
 800e64e:	4606      	mov	r6, r0
 800e650:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 800e652:	d012      	beq.n	800e67a <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 800e654:	f7ff fff2 	bl	800e63c <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 800e658:	4604      	mov	r4, r0
 800e65a:	b960      	cbnz	r0, 800e676 <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800e65c:	462a      	mov	r2, r5
 800e65e:	2301      	movs	r3, #1
 800e660:	f106 0134 	add.w	r1, r6, #52	; 0x34
 800e664:	7870      	ldrb	r0, [r6, #1]
 800e666:	f7ff fe0b 	bl	800e280 <disk_read>
 800e66a:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 800e66c:	bf1c      	itt	ne
 800e66e:	f04f 35ff 	movne.w	r5, #4294967295
 800e672:	2401      	movne	r4, #1
			fs->winsect = sector;
 800e674:	6335      	str	r5, [r6, #48]	; 0x30
}
 800e676:	4620      	mov	r0, r4
 800e678:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 800e67a:	2400      	movs	r4, #0
 800e67c:	e7fb      	b.n	800e676 <move_window+0x2e>
	...

0800e680 <check_fs>:
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e680:	2300      	movs	r3, #0
{
 800e682:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e684:	70c3      	strb	r3, [r0, #3]
 800e686:	f04f 33ff 	mov.w	r3, #4294967295
{
 800e68a:	4604      	mov	r4, r0
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e68c:	6303      	str	r3, [r0, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800e68e:	f7ff ffdb 	bl	800e648 <move_window>
 800e692:	bb30      	cbnz	r0, 800e6e2 <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 800e694:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 800e698:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
 800e69c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800e6a0:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800e6a4:	4293      	cmp	r3, r2
 800e6a6:	d11e      	bne.n	800e6e6 <check_fs+0x66>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800e6a8:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800e6ac:	2be9      	cmp	r3, #233	; 0xe9
 800e6ae:	d005      	beq.n	800e6bc <check_fs+0x3c>
 800e6b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e6b2:	4a10      	ldr	r2, [pc, #64]	; (800e6f4 <check_fs+0x74>)
 800e6b4:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 800e6b8:	4293      	cmp	r3, r2
 800e6ba:	d116      	bne.n	800e6ea <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e6bc:	f104 006a 	add.w	r0, r4, #106	; 0x6a
 800e6c0:	f7ff fe08 	bl	800e2d4 <ld_dword>
 800e6c4:	4b0c      	ldr	r3, [pc, #48]	; (800e6f8 <check_fs+0x78>)
 800e6c6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800e6ca:	4298      	cmp	r0, r3
 800e6cc:	d00f      	beq.n	800e6ee <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800e6ce:	f104 0086 	add.w	r0, r4, #134	; 0x86
 800e6d2:	f7ff fdff 	bl	800e2d4 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e6d6:	4b09      	ldr	r3, [pc, #36]	; (800e6fc <check_fs+0x7c>)
 800e6d8:	4298      	cmp	r0, r3
 800e6da:	bf14      	ite	ne
 800e6dc:	2002      	movne	r0, #2
 800e6de:	2000      	moveq	r0, #0
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
}
 800e6e0:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800e6e2:	2004      	movs	r0, #4
 800e6e4:	e7fc      	b.n	800e6e0 <check_fs+0x60>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800e6e6:	2003      	movs	r0, #3
 800e6e8:	e7fa      	b.n	800e6e0 <check_fs+0x60>
	return 2;
 800e6ea:	2002      	movs	r0, #2
 800e6ec:	e7f8      	b.n	800e6e0 <check_fs+0x60>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e6ee:	2000      	movs	r0, #0
 800e6f0:	e7f6      	b.n	800e6e0 <check_fs+0x60>
 800e6f2:	bf00      	nop
 800e6f4:	009000eb 	.word	0x009000eb
 800e6f8:	00544146 	.word	0x00544146
 800e6fc:	33544146 	.word	0x33544146

0800e700 <find_volume>:
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e700:	2300      	movs	r3, #0
{
 800e702:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*rfs = 0;
 800e706:	600b      	str	r3, [r1, #0]
{
 800e708:	b085      	sub	sp, #20
 800e70a:	460f      	mov	r7, r1
 800e70c:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 800e70e:	f7ff ff0c 	bl	800e52a <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800e712:	1e06      	subs	r6, r0, #0
 800e714:	f2c0 813f 	blt.w	800e996 <find_volume+0x296>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e718:	4ba4      	ldr	r3, [pc, #656]	; (800e9ac <find_volume+0x2ac>)
 800e71a:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e71e:	2c00      	cmp	r4, #0
 800e720:	f000 813b 	beq.w	800e99a <find_volume+0x29a>
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800e724:	68e0      	ldr	r0, [r4, #12]
 800e726:	f001 f993 	bl	800fa50 <ff_req_grant>
 800e72a:	2800      	cmp	r0, #0
 800e72c:	f000 8137 	beq.w	800e99e <find_volume+0x29e>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800e730:	603c      	str	r4, [r7, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e732:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e736:	7823      	ldrb	r3, [r4, #0]
 800e738:	b173      	cbz	r3, 800e758 <find_volume+0x58>
		stat = disk_status(fs->drv);
 800e73a:	7860      	ldrb	r0, [r4, #1]
 800e73c:	f7ff fd86 	bl	800e24c <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e740:	07c1      	lsls	r1, r0, #31
 800e742:	d409      	bmi.n	800e758 <find_volume+0x58>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e744:	2d00      	cmp	r5, #0
 800e746:	f000 812c 	beq.w	800e9a2 <find_volume+0x2a2>
 800e74a:	f010 0004 	ands.w	r0, r0, #4
 800e74e:	d000      	beq.n	800e752 <find_volume+0x52>
				return FR_WRITE_PROTECTED;
 800e750:	200a      	movs	r0, #10
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
}
 800e752:	b005      	add	sp, #20
 800e754:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 800e758:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e75a:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 800e75c:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e75e:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e760:	f7ff fd7e 	bl	800e260 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e764:	07c2      	lsls	r2, r0, #31
 800e766:	f100 811e 	bmi.w	800e9a6 <find_volume+0x2a6>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e76a:	b10d      	cbz	r5, 800e770 <find_volume+0x70>
 800e76c:	0743      	lsls	r3, r0, #29
 800e76e:	d4ef      	bmi.n	800e750 <find_volume+0x50>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e770:	2100      	movs	r1, #0
 800e772:	4620      	mov	r0, r4
 800e774:	f7ff ff84 	bl	800e680 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e778:	2802      	cmp	r0, #2
 800e77a:	f040 80f3 	bne.w	800e964 <find_volume+0x264>
 800e77e:	f504 75fd 	add.w	r5, r4, #506	; 0x1fa
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e782:	2100      	movs	r1, #0
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e784:	f815 0c04 	ldrb.w	r0, [r5, #-4]
 800e788:	b110      	cbz	r0, 800e790 <find_volume+0x90>
 800e78a:	4628      	mov	r0, r5
 800e78c:	f7ff fda2 	bl	800e2d4 <ld_dword>
 800e790:	f84d 0021 	str.w	r0, [sp, r1, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e794:	3101      	adds	r1, #1
 800e796:	3510      	adds	r5, #16
 800e798:	2904      	cmp	r1, #4
 800e79a:	d1f3      	bne.n	800e784 <find_volume+0x84>
 800e79c:	2600      	movs	r6, #0
			bsect = br[i];
 800e79e:	f85d 5026 	ldr.w	r5, [sp, r6, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e7a2:	2d00      	cmp	r5, #0
 800e7a4:	f000 80d5 	beq.w	800e952 <find_volume+0x252>
 800e7a8:	4629      	mov	r1, r5
 800e7aa:	4620      	mov	r0, r4
 800e7ac:	f7ff ff68 	bl	800e680 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e7b0:	2801      	cmp	r0, #1
 800e7b2:	f200 80cf 	bhi.w	800e954 <find_volume+0x254>
	rv = rv << 8 | ptr[0];
 800e7b6:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 800e7ba:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 800e7be:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e7c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e7c6:	f040 80d1 	bne.w	800e96c <find_volume+0x26c>
	rv = rv << 8 | ptr[0];
 800e7ca:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 800e7ce:	f894 604a 	ldrb.w	r6, [r4, #74]	; 0x4a
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e7d2:	ea56 2603 	orrs.w	r6, r6, r3, lsl #8
 800e7d6:	d104      	bne.n	800e7e2 <find_volume+0xe2>
 800e7d8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e7dc:	f7ff fd7a 	bl	800e2d4 <ld_dword>
 800e7e0:	4606      	mov	r6, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e7e2:	f894 9044 	ldrb.w	r9, [r4, #68]	; 0x44
		fs->fsize = fasize;
 800e7e6:	61e6      	str	r6, [r4, #28]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e7e8:	f109 33ff 	add.w	r3, r9, #4294967295
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e7ec:	f884 9002 	strb.w	r9, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e7f0:	2b01      	cmp	r3, #1
 800e7f2:	f200 80bb 	bhi.w	800e96c <find_volume+0x26c>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e7f6:	f894 7041 	ldrb.w	r7, [r4, #65]	; 0x41
 800e7fa:	b2bb      	uxth	r3, r7
 800e7fc:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	f000 80b4 	beq.w	800e96c <find_volume+0x26c>
 800e804:	1e7b      	subs	r3, r7, #1
 800e806:	423b      	tst	r3, r7
 800e808:	f040 80b0 	bne.w	800e96c <find_volume+0x26c>
	rv = rv << 8 | ptr[0];
 800e80c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800e810:	f894 8045 	ldrb.w	r8, [r4, #69]	; 0x45
 800e814:	ea48 2803 	orr.w	r8, r8, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e818:	f018 0f0f 	tst.w	r8, #15
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e81c:	f8a4 8008 	strh.w	r8, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e820:	f040 80a4 	bne.w	800e96c <find_volume+0x26c>
	rv = rv << 8 | ptr[0];
 800e824:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 800e828:	f894 0047 	ldrb.w	r0, [r4, #71]	; 0x47
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e82c:	ea50 2001 	orrs.w	r0, r0, r1, lsl #8
 800e830:	d103      	bne.n	800e83a <find_volume+0x13a>
 800e832:	f104 0054 	add.w	r0, r4, #84	; 0x54
 800e836:	f7ff fd4d 	bl	800e2d4 <ld_dword>
	rv = rv << 8 | ptr[0];
 800e83a:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e83e:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e842:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 800e846:	f000 8091 	beq.w	800e96c <find_volume+0x26c>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e84a:	fb06 fc09 	mul.w	ip, r6, r9
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e84e:	eb03 1218 	add.w	r2, r3, r8, lsr #4
 800e852:	4462      	add	r2, ip
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e854:	4290      	cmp	r0, r2
 800e856:	f0c0 8089 	bcc.w	800e96c <find_volume+0x26c>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e85a:	1a81      	subs	r1, r0, r2
 800e85c:	fbb1 f1f7 	udiv	r1, r1, r7
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e860:	2900      	cmp	r1, #0
 800e862:	f000 8083 	beq.w	800e96c <find_volume+0x26c>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e866:	f64f 77f5 	movw	r7, #65525	; 0xfff5
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e86a:	f640 70f5 	movw	r0, #4085	; 0xff5
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e86e:	442b      	add	r3, r5
		fs->database = bsect + sysect;					/* Data start sector */
 800e870:	442a      	add	r2, r5
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e872:	42b9      	cmp	r1, r7
 800e874:	bf8c      	ite	hi
 800e876:	2703      	movhi	r7, #3
 800e878:	2702      	movls	r7, #2
		fs->volbase = bsect;							/* Volume start sector */
 800e87a:	6225      	str	r5, [r4, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e87c:	6263      	str	r3, [r4, #36]	; 0x24
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e87e:	4281      	cmp	r1, r0
 800e880:	bf98      	it	ls
 800e882:	2701      	movls	r7, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e884:	3102      	adds	r1, #2
		fs->database = bsect + sysect;					/* Data start sector */
 800e886:	62e2      	str	r2, [r4, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800e888:	2f03      	cmp	r7, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e88a:	61a1      	str	r1, [r4, #24]
		if (fmt == FS_FAT32) {
 800e88c:	d172      	bne.n	800e974 <find_volume+0x274>
	rv = rv << 8 | ptr[0];
 800e88e:	f894 205f 	ldrb.w	r2, [r4, #95]	; 0x5f
 800e892:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e896:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 800e89a:	d167      	bne.n	800e96c <find_volume+0x26c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e89c:	f1b8 0f00 	cmp.w	r8, #0
 800e8a0:	d164      	bne.n	800e96c <find_volume+0x26c>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e8a2:	f104 0060 	add.w	r0, r4, #96	; 0x60
 800e8a6:	f7ff fd15 	bl	800e2d4 <ld_dword>
 800e8aa:	62a0      	str	r0, [r4, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e8ac:	0089      	lsls	r1, r1, #2
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e8ae:	f201 11ff 	addw	r1, r1, #511	; 0x1ff
 800e8b2:	ebb6 2f51 	cmp.w	r6, r1, lsr #9
 800e8b6:	d359      	bcc.n	800e96c <find_volume+0x26c>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e8b8:	f04f 33ff 	mov.w	r3, #4294967295
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e8bc:	2f03      	cmp	r7, #3
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e8be:	e9c4 3304 	strd	r3, r3, [r4, #16]
		fs->fsi_flag = 0x80;
 800e8c2:	f04f 0380 	mov.w	r3, #128	; 0x80
 800e8c6:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e8c8:	d12f      	bne.n	800e92a <find_volume+0x22a>
	rv = rv << 8 | ptr[0];
 800e8ca:	f894 2065 	ldrb.w	r2, [r4, #101]	; 0x65
 800e8ce:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
 800e8d2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e8d6:	2b01      	cmp	r3, #1
 800e8d8:	d127      	bne.n	800e92a <find_volume+0x22a>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e8da:	1c69      	adds	r1, r5, #1
 800e8dc:	4620      	mov	r0, r4
 800e8de:	f7ff feb3 	bl	800e648 <move_window>
 800e8e2:	bb10      	cbnz	r0, 800e92a <find_volume+0x22a>
	rv = rv << 8 | ptr[0];
 800e8e4:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 800e8e8:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
			fs->fsi_flag = 0;
 800e8ec:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 800e8ee:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e8f2:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800e8f6:	4293      	cmp	r3, r2
 800e8f8:	d117      	bne.n	800e92a <find_volume+0x22a>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e8fa:	f104 0034 	add.w	r0, r4, #52	; 0x34
 800e8fe:	f7ff fce9 	bl	800e2d4 <ld_dword>
 800e902:	4b2b      	ldr	r3, [pc, #172]	; (800e9b0 <find_volume+0x2b0>)
 800e904:	4298      	cmp	r0, r3
 800e906:	d110      	bne.n	800e92a <find_volume+0x22a>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e908:	f504 7006 	add.w	r0, r4, #536	; 0x218
 800e90c:	f7ff fce2 	bl	800e2d4 <ld_dword>
 800e910:	4b28      	ldr	r3, [pc, #160]	; (800e9b4 <find_volume+0x2b4>)
 800e912:	4298      	cmp	r0, r3
 800e914:	d109      	bne.n	800e92a <find_volume+0x22a>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e916:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 800e91a:	f7ff fcdb 	bl	800e2d4 <ld_dword>
 800e91e:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e920:	f504 7008 	add.w	r0, r4, #544	; 0x220
 800e924:	f7ff fcd6 	bl	800e2d4 <ld_dword>
 800e928:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 800e92a:	4a23      	ldr	r2, [pc, #140]	; (800e9b8 <find_volume+0x2b8>)
 800e92c:	2000      	movs	r0, #0
	fs->fs_type = fmt;		/* FAT sub-type */
 800e92e:	7027      	strb	r7, [r4, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e930:	8813      	ldrh	r3, [r2, #0]
 800e932:	3301      	adds	r3, #1
 800e934:	b29b      	uxth	r3, r3
 800e936:	8013      	strh	r3, [r2, #0]
 800e938:	80e3      	strh	r3, [r4, #6]
		if (Files[i].fs == fs) Files[i].fs = 0;
 800e93a:	4b20      	ldr	r3, [pc, #128]	; (800e9bc <find_volume+0x2bc>)
 800e93c:	681a      	ldr	r2, [r3, #0]
 800e93e:	4294      	cmp	r4, r2
 800e940:	bf04      	itt	eq
 800e942:	2200      	moveq	r2, #0
 800e944:	601a      	streq	r2, [r3, #0]
 800e946:	691a      	ldr	r2, [r3, #16]
 800e948:	4294      	cmp	r4, r2
 800e94a:	f47f af02 	bne.w	800e752 <find_volume+0x52>
 800e94e:	6118      	str	r0, [r3, #16]
 800e950:	e6ff      	b.n	800e752 <find_volume+0x52>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e952:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e954:	3601      	adds	r6, #1
 800e956:	2e04      	cmp	r6, #4
 800e958:	f47f af21 	bne.w	800e79e <find_volume+0x9e>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e95c:	2804      	cmp	r0, #4
 800e95e:	d105      	bne.n	800e96c <find_volume+0x26c>
 800e960:	2001      	movs	r0, #1
 800e962:	e6f6      	b.n	800e752 <find_volume+0x52>
 800e964:	2804      	cmp	r0, #4
 800e966:	d0fb      	beq.n	800e960 <find_volume+0x260>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e968:	2801      	cmp	r0, #1
 800e96a:	d901      	bls.n	800e970 <find_volume+0x270>
 800e96c:	200d      	movs	r0, #13
 800e96e:	e6f0      	b.n	800e752 <find_volume+0x52>
	bsect = 0;
 800e970:	2500      	movs	r5, #0
 800e972:	e720      	b.n	800e7b6 <find_volume+0xb6>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e974:	f1b8 0f00 	cmp.w	r8, #0
 800e978:	d0f8      	beq.n	800e96c <find_volume+0x26c>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e97a:	2f02      	cmp	r7, #2
 800e97c:	ea4f 0041 	mov.w	r0, r1, lsl #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e980:	4463      	add	r3, ip
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e982:	bf1c      	itt	ne
 800e984:	1840      	addne	r0, r0, r1
 800e986:	f001 0101 	andne.w	r1, r1, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e98a:	62a3      	str	r3, [r4, #40]	; 0x28
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e98c:	bf0c      	ite	eq
 800e98e:	4601      	moveq	r1, r0
 800e990:	eb01 0150 	addne.w	r1, r1, r0, lsr #1
 800e994:	e78b      	b.n	800e8ae <find_volume+0x1ae>
	if (vol < 0) return FR_INVALID_DRIVE;
 800e996:	200b      	movs	r0, #11
 800e998:	e6db      	b.n	800e752 <find_volume+0x52>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e99a:	200c      	movs	r0, #12
 800e99c:	e6d9      	b.n	800e752 <find_volume+0x52>
	ENTER_FF(fs);						/* Lock the volume */
 800e99e:	200f      	movs	r0, #15
 800e9a0:	e6d7      	b.n	800e752 <find_volume+0x52>
			return FR_OK;				/* The file system object is valid */
 800e9a2:	4628      	mov	r0, r5
 800e9a4:	e6d5      	b.n	800e752 <find_volume+0x52>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e9a6:	2003      	movs	r0, #3
 800e9a8:	e6d3      	b.n	800e752 <find_volume+0x52>
 800e9aa:	bf00      	nop
 800e9ac:	240008d8 	.word	0x240008d8
 800e9b0:	41615252 	.word	0x41615252
 800e9b4:	61417272 	.word	0x61417272
 800e9b8:	240008fc 	.word	0x240008fc
 800e9bc:	240008dc 	.word	0x240008dc

0800e9c0 <put_fat>:
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e9c0:	2901      	cmp	r1, #1
{
 800e9c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9c6:	4605      	mov	r5, r0
 800e9c8:	460c      	mov	r4, r1
 800e9ca:	4617      	mov	r7, r2
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e9cc:	d973      	bls.n	800eab6 <put_fat+0xf6>
 800e9ce:	6983      	ldr	r3, [r0, #24]
 800e9d0:	428b      	cmp	r3, r1
 800e9d2:	d970      	bls.n	800eab6 <put_fat+0xf6>
		switch (fs->fs_type) {
 800e9d4:	7803      	ldrb	r3, [r0, #0]
 800e9d6:	2b02      	cmp	r3, #2
 800e9d8:	d040      	beq.n	800ea5c <put_fat+0x9c>
 800e9da:	2b03      	cmp	r3, #3
 800e9dc:	d051      	beq.n	800ea82 <put_fat+0xc2>
 800e9de:	2b01      	cmp	r3, #1
 800e9e0:	d169      	bne.n	800eab6 <put_fat+0xf6>
			bc = (UINT)clst; bc += bc / 2;
 800e9e2:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e9e6:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800e9e8:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 800e9ec:	f7ff fe2c 	bl	800e648 <move_window>
 800e9f0:	4606      	mov	r6, r0
			if (res != FR_OK) break;
 800e9f2:	bb40      	cbnz	r0, 800ea46 <put_fat+0x86>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e9f4:	f014 0401 	ands.w	r4, r4, #1
			p = fs->win + bc++ % SS(fs);
 800e9f8:	f105 0934 	add.w	r9, r5, #52	; 0x34
 800e9fc:	f108 0a01 	add.w	sl, r8, #1
 800ea00:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ea04:	bf08      	it	eq
 800ea06:	b2fb      	uxtbeq	r3, r7
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ea08:	4628      	mov	r0, r5
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ea0a:	bf1f      	itttt	ne
 800ea0c:	f819 3008 	ldrbne.w	r3, [r9, r8]
 800ea10:	f003 020f 	andne.w	r2, r3, #15
 800ea14:	013b      	lslne	r3, r7, #4
 800ea16:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 800ea1a:	bf18      	it	ne
 800ea1c:	4313      	orrne	r3, r2
 800ea1e:	f809 3008 	strb.w	r3, [r9, r8]
			fs->wflag = 1;
 800ea22:	2301      	movs	r3, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ea24:	6a69      	ldr	r1, [r5, #36]	; 0x24
			fs->wflag = 1;
 800ea26:	70eb      	strb	r3, [r5, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ea28:	eb01 215a 	add.w	r1, r1, sl, lsr #9
 800ea2c:	f7ff fe0c 	bl	800e648 <move_window>
			if (res != FR_OK) break;
 800ea30:	4606      	mov	r6, r0
 800ea32:	b940      	cbnz	r0, 800ea46 <put_fat+0x86>
			p = fs->win + bc % SS(fs);
 800ea34:	f3ca 0a08 	ubfx	sl, sl, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ea38:	b144      	cbz	r4, 800ea4c <put_fat+0x8c>
 800ea3a:	f3c7 1707 	ubfx	r7, r7, #4, #8
 800ea3e:	f809 700a 	strb.w	r7, [r9, sl]
			fs->wflag = 1;
 800ea42:	2301      	movs	r3, #1
 800ea44:	70eb      	strb	r3, [r5, #3]
}
 800ea46:	4630      	mov	r0, r6
 800ea48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ea4c:	f819 300a 	ldrb.w	r3, [r9, sl]
 800ea50:	f3c7 2703 	ubfx	r7, r7, #8, #4
 800ea54:	f023 030f 	bic.w	r3, r3, #15
 800ea58:	431f      	orrs	r7, r3
 800ea5a:	e7f0      	b.n	800ea3e <put_fat+0x7e>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800ea5c:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800ea5e:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800ea62:	f7ff fdf1 	bl	800e648 <move_window>
			if (res != FR_OK) break;
 800ea66:	4606      	mov	r6, r0
 800ea68:	2800      	cmp	r0, #0
 800ea6a:	d1ec      	bne.n	800ea46 <put_fat+0x86>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ea6c:	0064      	lsls	r4, r4, #1
 800ea6e:	f105 0334 	add.w	r3, r5, #52	; 0x34
 800ea72:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
	*ptr++ = (BYTE)val; val >>= 8;
 800ea76:	551f      	strb	r7, [r3, r4]
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ea78:	191a      	adds	r2, r3, r4
	*ptr++ = (BYTE)val; val >>= 8;
 800ea7a:	f3c7 2707 	ubfx	r7, r7, #8, #8
	*ptr++ = (BYTE)val;
 800ea7e:	7057      	strb	r7, [r2, #1]
 800ea80:	e7df      	b.n	800ea42 <put_fat+0x82>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800ea82:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800ea84:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800ea88:	f7ff fdde 	bl	800e648 <move_window>
			if (res != FR_OK) break;
 800ea8c:	4606      	mov	r6, r0
 800ea8e:	2800      	cmp	r0, #0
 800ea90:	d1d9      	bne.n	800ea46 <put_fat+0x86>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800ea92:	00a4      	lsls	r4, r4, #2
 800ea94:	f105 0334 	add.w	r3, r5, #52	; 0x34
 800ea98:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
 800ea9c:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 800eaa0:	441c      	add	r4, r3
 800eaa2:	4620      	mov	r0, r4
 800eaa4:	f7ff fc16 	bl	800e2d4 <ld_dword>
 800eaa8:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800eaac:	4620      	mov	r0, r4
 800eaae:	4339      	orrs	r1, r7
 800eab0:	f7ff fc18 	bl	800e2e4 <st_dword>
 800eab4:	e7c5      	b.n	800ea42 <put_fat+0x82>
	FRESULT res = FR_INT_ERR;
 800eab6:	2602      	movs	r6, #2
 800eab8:	e7c5      	b.n	800ea46 <put_fat+0x86>

0800eaba <get_fat.isra.9>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800eaba:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 800eabc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eabe:	4605      	mov	r5, r0
 800eac0:	460c      	mov	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800eac2:	d952      	bls.n	800eb6a <get_fat.isra.9+0xb0>
 800eac4:	6983      	ldr	r3, [r0, #24]
 800eac6:	4299      	cmp	r1, r3
 800eac8:	d24f      	bcs.n	800eb6a <get_fat.isra.9+0xb0>
		switch (fs->fs_type) {
 800eaca:	7803      	ldrb	r3, [r0, #0]
 800eacc:	2b02      	cmp	r3, #2
 800eace:	d029      	beq.n	800eb24 <get_fat.isra.9+0x6a>
 800ead0:	2b03      	cmp	r3, #3
 800ead2:	d038      	beq.n	800eb46 <get_fat.isra.9+0x8c>
 800ead4:	2b01      	cmp	r3, #1
 800ead6:	d148      	bne.n	800eb6a <get_fat.isra.9+0xb0>
			bc = (UINT)clst; bc += bc / 2;
 800ead8:	eb01 0651 	add.w	r6, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800eadc:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800eade:	eb01 2156 	add.w	r1, r1, r6, lsr #9
 800eae2:	f7ff fdb1 	bl	800e648 <move_window>
 800eae6:	b110      	cbz	r0, 800eaee <get_fat.isra.9+0x34>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800eae8:	f04f 30ff 	mov.w	r0, #4294967295
}
 800eaec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 800eaee:	1c77      	adds	r7, r6, #1
 800eaf0:	f3c6 0608 	ubfx	r6, r6, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800eaf4:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800eaf6:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 800eaf8:	442e      	add	r6, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800eafa:	eb01 2157 	add.w	r1, r1, r7, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800eafe:	f896 6034 	ldrb.w	r6, [r6, #52]	; 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800eb02:	f7ff fda1 	bl	800e648 <move_window>
 800eb06:	2800      	cmp	r0, #0
 800eb08:	d1ee      	bne.n	800eae8 <get_fat.isra.9+0x2e>
			wc |= fs->win[bc % SS(fs)] << 8;
 800eb0a:	f3c7 0708 	ubfx	r7, r7, #0, #9
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800eb0e:	07e3      	lsls	r3, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 800eb10:	443d      	add	r5, r7
 800eb12:	f895 0034 	ldrb.w	r0, [r5, #52]	; 0x34
 800eb16:	ea46 2000 	orr.w	r0, r6, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800eb1a:	bf4c      	ite	mi
 800eb1c:	0900      	lsrmi	r0, r0, #4
 800eb1e:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 800eb22:	e7e3      	b.n	800eaec <get_fat.isra.9+0x32>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800eb24:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800eb26:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800eb2a:	f7ff fd8d 	bl	800e648 <move_window>
 800eb2e:	2800      	cmp	r0, #0
 800eb30:	d1da      	bne.n	800eae8 <get_fat.isra.9+0x2e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800eb32:	0064      	lsls	r4, r4, #1
 800eb34:	3534      	adds	r5, #52	; 0x34
 800eb36:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 800eb3a:	192b      	adds	r3, r5, r4
	rv = rv << 8 | ptr[0];
 800eb3c:	5d28      	ldrb	r0, [r5, r4]
 800eb3e:	785b      	ldrb	r3, [r3, #1]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800eb40:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800eb44:	e7d2      	b.n	800eaec <get_fat.isra.9+0x32>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800eb46:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800eb48:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800eb4c:	f7ff fd7c 	bl	800e648 <move_window>
 800eb50:	2800      	cmp	r0, #0
 800eb52:	d1c9      	bne.n	800eae8 <get_fat.isra.9+0x2e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800eb54:	00a4      	lsls	r4, r4, #2
 800eb56:	f105 0034 	add.w	r0, r5, #52	; 0x34
 800eb5a:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 800eb5e:	4420      	add	r0, r4
 800eb60:	f7ff fbb8 	bl	800e2d4 <ld_dword>
 800eb64:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 800eb68:	e7c0      	b.n	800eaec <get_fat.isra.9+0x32>
			val = 1;	/* Internal error */
 800eb6a:	2001      	movs	r0, #1
 800eb6c:	e7be      	b.n	800eaec <get_fat.isra.9+0x32>

0800eb6e <create_chain>:
{
 800eb6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb72:	4680      	mov	r8, r0
	FATFS *fs = obj->fs;
 800eb74:	6805      	ldr	r5, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 800eb76:	460f      	mov	r7, r1
 800eb78:	b971      	cbnz	r1, 800eb98 <create_chain+0x2a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800eb7a:	692e      	ldr	r6, [r5, #16]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800eb7c:	b1f6      	cbz	r6, 800ebbc <create_chain+0x4e>
 800eb7e:	69ab      	ldr	r3, [r5, #24]
 800eb80:	42b3      	cmp	r3, r6
 800eb82:	bf98      	it	ls
 800eb84:	2601      	movls	r6, #1
 800eb86:	4634      	mov	r4, r6
			ncl++;							/* Next cluster */
 800eb88:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800eb8a:	69ab      	ldr	r3, [r5, #24]
 800eb8c:	42a3      	cmp	r3, r4
 800eb8e:	d818      	bhi.n	800ebc2 <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 800eb90:	2e01      	cmp	r6, #1
 800eb92:	d815      	bhi.n	800ebc0 <create_chain+0x52>
 800eb94:	2400      	movs	r4, #0
 800eb96:	e009      	b.n	800ebac <create_chain+0x3e>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800eb98:	4628      	mov	r0, r5
 800eb9a:	f7ff ff8e 	bl	800eaba <get_fat.isra.9>
		if (cs < 2) return 1;				/* Invalid FAT value */
 800eb9e:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800eba0:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 800eba2:	d937      	bls.n	800ec14 <create_chain+0xa6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800eba4:	1c43      	adds	r3, r0, #1
 800eba6:	d104      	bne.n	800ebb2 <create_chain+0x44>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800eba8:	f04f 34ff 	mov.w	r4, #4294967295
}
 800ebac:	4620      	mov	r0, r4
 800ebae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ebb2:	69ab      	ldr	r3, [r5, #24]
 800ebb4:	4283      	cmp	r3, r0
 800ebb6:	d8f9      	bhi.n	800ebac <create_chain+0x3e>
 800ebb8:	463e      	mov	r6, r7
 800ebba:	e7e4      	b.n	800eb86 <create_chain+0x18>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ebbc:	2601      	movs	r6, #1
 800ebbe:	e7e2      	b.n	800eb86 <create_chain+0x18>
				ncl = 2;
 800ebc0:	2402      	movs	r4, #2
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ebc2:	4621      	mov	r1, r4
 800ebc4:	f8d8 0000 	ldr.w	r0, [r8]
 800ebc8:	f7ff ff77 	bl	800eaba <get_fat.isra.9>
			if (cs == 0) break;				/* Found a free cluster */
 800ebcc:	b130      	cbz	r0, 800ebdc <create_chain+0x6e>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ebce:	2801      	cmp	r0, #1
 800ebd0:	d020      	beq.n	800ec14 <create_chain+0xa6>
 800ebd2:	3001      	adds	r0, #1
 800ebd4:	d0e8      	beq.n	800eba8 <create_chain+0x3a>
			if (ncl == scl) return 0;		/* No free cluster */
 800ebd6:	42b4      	cmp	r4, r6
 800ebd8:	d1d6      	bne.n	800eb88 <create_chain+0x1a>
 800ebda:	e7db      	b.n	800eb94 <create_chain+0x26>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ebdc:	f04f 32ff 	mov.w	r2, #4294967295
 800ebe0:	4621      	mov	r1, r4
 800ebe2:	4628      	mov	r0, r5
 800ebe4:	f7ff feec 	bl	800e9c0 <put_fat>
		if (res == FR_OK && clst != 0) {
 800ebe8:	b990      	cbnz	r0, 800ec10 <create_chain+0xa2>
 800ebea:	b957      	cbnz	r7, 800ec02 <create_chain+0x94>
		fs->last_clst = ncl;
 800ebec:	612c      	str	r4, [r5, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ebee:	e9d5 3205 	ldrd	r3, r2, [r5, #20]
 800ebf2:	3a02      	subs	r2, #2
 800ebf4:	4293      	cmp	r3, r2
 800ebf6:	d90f      	bls.n	800ec18 <create_chain+0xaa>
		fs->fsi_flag |= 1;
 800ebf8:	792b      	ldrb	r3, [r5, #4]
 800ebfa:	f043 0301 	orr.w	r3, r3, #1
 800ebfe:	712b      	strb	r3, [r5, #4]
 800ec00:	e7d4      	b.n	800ebac <create_chain+0x3e>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ec02:	4622      	mov	r2, r4
 800ec04:	4639      	mov	r1, r7
 800ec06:	4628      	mov	r0, r5
 800ec08:	f7ff feda 	bl	800e9c0 <put_fat>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ec0c:	2800      	cmp	r0, #0
 800ec0e:	d0ed      	beq.n	800ebec <create_chain+0x7e>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ec10:	2801      	cmp	r0, #1
 800ec12:	d0c9      	beq.n	800eba8 <create_chain+0x3a>
 800ec14:	2401      	movs	r4, #1
 800ec16:	e7c9      	b.n	800ebac <create_chain+0x3e>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ec18:	3b01      	subs	r3, #1
 800ec1a:	616b      	str	r3, [r5, #20]
 800ec1c:	e7ec      	b.n	800ebf8 <create_chain+0x8a>

0800ec1e <remove_chain>:
{
 800ec1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec20:	460d      	mov	r5, r1
 800ec22:	4607      	mov	r7, r0
 800ec24:	4611      	mov	r1, r2
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800ec26:	2d01      	cmp	r5, #1
 800ec28:	d92c      	bls.n	800ec84 <remove_chain+0x66>
	FATFS *fs = obj->fs;
 800ec2a:	6804      	ldr	r4, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800ec2c:	69a3      	ldr	r3, [r4, #24]
 800ec2e:	42ab      	cmp	r3, r5
 800ec30:	d928      	bls.n	800ec84 <remove_chain+0x66>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800ec32:	b12a      	cbz	r2, 800ec40 <remove_chain+0x22>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800ec34:	f04f 32ff 	mov.w	r2, #4294967295
 800ec38:	4620      	mov	r0, r4
 800ec3a:	f7ff fec1 	bl	800e9c0 <put_fat>
		if (res != FR_OK) return res;
 800ec3e:	b930      	cbnz	r0, 800ec4e <remove_chain+0x30>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800ec40:	4629      	mov	r1, r5
 800ec42:	6838      	ldr	r0, [r7, #0]
 800ec44:	f7ff ff39 	bl	800eaba <get_fat.isra.9>
		if (nxt == 0) break;				/* Empty cluster? */
 800ec48:	4606      	mov	r6, r0
 800ec4a:	b908      	cbnz	r0, 800ec50 <remove_chain+0x32>
	return FR_OK;
 800ec4c:	2000      	movs	r0, #0
}
 800ec4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800ec50:	2801      	cmp	r0, #1
 800ec52:	d017      	beq.n	800ec84 <remove_chain+0x66>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800ec54:	1c43      	adds	r3, r0, #1
 800ec56:	d017      	beq.n	800ec88 <remove_chain+0x6a>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800ec58:	2200      	movs	r2, #0
 800ec5a:	4629      	mov	r1, r5
 800ec5c:	4620      	mov	r0, r4
 800ec5e:	f7ff feaf 	bl	800e9c0 <put_fat>
			if (res != FR_OK) return res;
 800ec62:	2800      	cmp	r0, #0
 800ec64:	d1f3      	bne.n	800ec4e <remove_chain+0x30>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800ec66:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 800ec6a:	1e91      	subs	r1, r2, #2
 800ec6c:	428b      	cmp	r3, r1
 800ec6e:	d205      	bcs.n	800ec7c <remove_chain+0x5e>
			fs->free_clst++;
 800ec70:	3301      	adds	r3, #1
 800ec72:	6163      	str	r3, [r4, #20]
			fs->fsi_flag |= 1;
 800ec74:	7923      	ldrb	r3, [r4, #4]
 800ec76:	f043 0301 	orr.w	r3, r3, #1
 800ec7a:	7123      	strb	r3, [r4, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800ec7c:	42b2      	cmp	r2, r6
 800ec7e:	4635      	mov	r5, r6
 800ec80:	d8de      	bhi.n	800ec40 <remove_chain+0x22>
 800ec82:	e7e3      	b.n	800ec4c <remove_chain+0x2e>
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800ec84:	2002      	movs	r0, #2
 800ec86:	e7e2      	b.n	800ec4e <remove_chain+0x30>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800ec88:	2001      	movs	r0, #1
 800ec8a:	e7e0      	b.n	800ec4e <remove_chain+0x30>

0800ec8c <unlock_fs>:
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800ec8c:	b140      	cbz	r0, 800eca0 <unlock_fs+0x14>
 800ec8e:	f1a1 030b 	sub.w	r3, r1, #11
 800ec92:	2b01      	cmp	r3, #1
 800ec94:	d904      	bls.n	800eca0 <unlock_fs+0x14>
 800ec96:	290f      	cmp	r1, #15
 800ec98:	d002      	beq.n	800eca0 <unlock_fs+0x14>
		ff_rel_grant(fs->sobj);
 800ec9a:	68c0      	ldr	r0, [r0, #12]
 800ec9c:	f000 bee1 	b.w	800fa62 <ff_rel_grant>
}
 800eca0:	4770      	bx	lr

0800eca2 <sync_fs>:
{
 800eca2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eca4:	4604      	mov	r4, r0
	res = sync_window(fs);
 800eca6:	f7ff fcc9 	bl	800e63c <sync_window>
 800ecaa:	4605      	mov	r5, r0
	if (res == FR_OK) {
 800ecac:	2800      	cmp	r0, #0
 800ecae:	d142      	bne.n	800ed36 <sync_fs+0x94>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800ecb0:	7823      	ldrb	r3, [r4, #0]
 800ecb2:	2b03      	cmp	r3, #3
 800ecb4:	d137      	bne.n	800ed26 <sync_fs+0x84>
 800ecb6:	7927      	ldrb	r7, [r4, #4]
 800ecb8:	2f01      	cmp	r7, #1
 800ecba:	d134      	bne.n	800ed26 <sync_fs+0x84>
			mem_set(fs->win, 0, SS(fs));
 800ecbc:	f104 0634 	add.w	r6, r4, #52	; 0x34
 800ecc0:	4601      	mov	r1, r0
 800ecc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ecc6:	4630      	mov	r0, r6
 800ecc8:	f7ff fb14 	bl	800e2f4 <mem_set>
	*ptr++ = (BYTE)val; val >>= 8;
 800eccc:	2355      	movs	r3, #85	; 0x55
	*ptr++ = (BYTE)val;
 800ecce:	2241      	movs	r2, #65	; 0x41
	*ptr++ = (BYTE)val; val >>= 8;
 800ecd0:	2172      	movs	r1, #114	; 0x72
	*ptr++ = (BYTE)val; val >>= 8;
 800ecd2:	f884 3232 	strb.w	r3, [r4, #562]	; 0x232
	*ptr++ = (BYTE)val;
 800ecd6:	23aa      	movs	r3, #170	; 0xaa
	*ptr++ = (BYTE)val;
 800ecd8:	f884 2037 	strb.w	r2, [r4, #55]	; 0x37
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ecdc:	f504 7007 	add.w	r0, r4, #540	; 0x21c
	*ptr++ = (BYTE)val;
 800ece0:	f884 3233 	strb.w	r3, [r4, #563]	; 0x233
	*ptr++ = (BYTE)val; val >>= 8;
 800ece4:	2352      	movs	r3, #82	; 0x52
	*ptr++ = (BYTE)val; val >>= 8;
 800ece6:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
	*ptr++ = (BYTE)val; val >>= 8;
 800ecea:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
	*ptr++ = (BYTE)val; val >>= 8;
 800ecee:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
	*ptr++ = (BYTE)val; val >>= 8;
 800ecf2:	2361      	movs	r3, #97	; 0x61
	*ptr++ = (BYTE)val; val >>= 8;
 800ecf4:	f884 1218 	strb.w	r1, [r4, #536]	; 0x218
	*ptr++ = (BYTE)val; val >>= 8;
 800ecf8:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
	*ptr++ = (BYTE)val;
 800ecfc:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
	*ptr++ = (BYTE)val; val >>= 8;
 800ed00:	f884 1219 	strb.w	r1, [r4, #537]	; 0x219
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ed04:	6961      	ldr	r1, [r4, #20]
 800ed06:	f7ff faed 	bl	800e2e4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ed0a:	6921      	ldr	r1, [r4, #16]
 800ed0c:	f504 7008 	add.w	r0, r4, #544	; 0x220
 800ed10:	f7ff fae8 	bl	800e2e4 <st_dword>
			fs->winsect = fs->volbase + 1;
 800ed14:	6a22      	ldr	r2, [r4, #32]
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ed16:	463b      	mov	r3, r7
 800ed18:	4631      	mov	r1, r6
			fs->winsect = fs->volbase + 1;
 800ed1a:	3201      	adds	r2, #1
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ed1c:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 800ed1e:	6322      	str	r2, [r4, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ed20:	f7ff fabc 	bl	800e29c <disk_write>
			fs->fsi_flag = 0;
 800ed24:	7125      	strb	r5, [r4, #4]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800ed26:	2200      	movs	r2, #0
 800ed28:	7860      	ldrb	r0, [r4, #1]
 800ed2a:	4611      	mov	r1, r2
 800ed2c:	f7ff fac4 	bl	800e2b8 <disk_ioctl>
 800ed30:	3000      	adds	r0, #0
 800ed32:	bf18      	it	ne
 800ed34:	2001      	movne	r0, #1
}
 800ed36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ed38 <dir_sdi.constprop.14>:
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 800ed38:	b538      	push	{r3, r4, r5, lr}
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ed3a:	6882      	ldr	r2, [r0, #8]
	dp->dptr = ofs;				/* Set current offset */
 800ed3c:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 800ed3e:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 800ed40:	6804      	ldr	r4, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 800ed42:	6143      	str	r3, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ed44:	b992      	cbnz	r2, 800ed6c <dir_sdi.constprop.14+0x34>
 800ed46:	7823      	ldrb	r3, [r4, #0]
 800ed48:	2b02      	cmp	r3, #2
 800ed4a:	d901      	bls.n	800ed50 <dir_sdi.constprop.14+0x18>
		clst = fs->dirbase;
 800ed4c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ed4e:	b973      	cbnz	r3, 800ed6e <dir_sdi.constprop.14+0x36>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ed50:	8923      	ldrh	r3, [r4, #8]
 800ed52:	b90b      	cbnz	r3, 800ed58 <dir_sdi.constprop.14+0x20>
 800ed54:	2002      	movs	r0, #2
}
 800ed56:	bd38      	pop	{r3, r4, r5, pc}
		dp->sect = fs->dirbase;
 800ed58:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ed5a:	61eb      	str	r3, [r5, #28]
	if (!dp->sect) return FR_INT_ERR;
 800ed5c:	69eb      	ldr	r3, [r5, #28]
	dp->clust = clst;					/* Current cluster# */
 800ed5e:	61aa      	str	r2, [r5, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d0f7      	beq.n	800ed54 <dir_sdi.constprop.14+0x1c>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800ed64:	3434      	adds	r4, #52	; 0x34
	return FR_OK;
 800ed66:	2000      	movs	r0, #0
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800ed68:	622c      	str	r4, [r5, #32]
 800ed6a:	e7f4      	b.n	800ed56 <dir_sdi.constprop.14+0x1e>
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ed6c:	4613      	mov	r3, r2
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800ed6e:	8961      	ldrh	r1, [r4, #10]
 800ed70:	461a      	mov	r2, r3
		while (ofs >= csz) {				/* Follow cluster chain */
 800ed72:	b961      	cbnz	r1, 800ed8e <dir_sdi.constprop.14+0x56>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ed74:	4611      	mov	r1, r2
 800ed76:	6828      	ldr	r0, [r5, #0]
 800ed78:	f7ff fe9f 	bl	800eaba <get_fat.isra.9>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ed7c:	1c43      	adds	r3, r0, #1
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ed7e:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ed80:	d00b      	beq.n	800ed9a <dir_sdi.constprop.14+0x62>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ed82:	2801      	cmp	r0, #1
 800ed84:	d9e6      	bls.n	800ed54 <dir_sdi.constprop.14+0x1c>
 800ed86:	69a3      	ldr	r3, [r4, #24]
 800ed88:	4298      	cmp	r0, r3
 800ed8a:	d3f3      	bcc.n	800ed74 <dir_sdi.constprop.14+0x3c>
 800ed8c:	e7e2      	b.n	800ed54 <dir_sdi.constprop.14+0x1c>
		dp->sect = clust2sect(fs, clst);
 800ed8e:	4619      	mov	r1, r3
 800ed90:	4620      	mov	r0, r4
 800ed92:	f7ff fb4b 	bl	800e42c <clust2sect>
 800ed96:	61e8      	str	r0, [r5, #28]
 800ed98:	e7e0      	b.n	800ed5c <dir_sdi.constprop.14+0x24>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ed9a:	2001      	movs	r0, #1
 800ed9c:	e7db      	b.n	800ed56 <dir_sdi.constprop.14+0x1e>

0800ed9e <dir_next>:
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800ed9e:	69c3      	ldr	r3, [r0, #28]
{
 800eda0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eda4:	4605      	mov	r5, r0
 800eda6:	460f      	mov	r7, r1
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800eda8:	b1ab      	cbz	r3, 800edd6 <dir_next+0x38>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800edaa:	6942      	ldr	r2, [r0, #20]
 800edac:	f102 0820 	add.w	r8, r2, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800edb0:	f5b8 1f00 	cmp.w	r8, #2097152	; 0x200000
 800edb4:	d20f      	bcs.n	800edd6 <dir_next+0x38>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800edb6:	f3c8 0908 	ubfx	r9, r8, #0, #9
	FATFS *fs = dp->obj.fs;
 800edba:	6804      	ldr	r4, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800edbc:	f1b9 0f00 	cmp.w	r9, #0
 800edc0:	d14d      	bne.n	800ee5e <dir_next+0xc0>
		dp->sect++;				/* Next sector */
 800edc2:	3301      	adds	r3, #1
		if (!dp->clust) {		/* Static table */
 800edc4:	6981      	ldr	r1, [r0, #24]
		dp->sect++;				/* Next sector */
 800edc6:	61c3      	str	r3, [r0, #28]
		if (!dp->clust) {		/* Static table */
 800edc8:	b939      	cbnz	r1, 800edda <dir_next+0x3c>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800edca:	8923      	ldrh	r3, [r4, #8]
 800edcc:	ebb3 1f58 	cmp.w	r3, r8, lsr #5
 800edd0:	d845      	bhi.n	800ee5e <dir_next+0xc0>
				dp->sect = 0; return FR_NO_FILE;
 800edd2:	2300      	movs	r3, #0
 800edd4:	61eb      	str	r3, [r5, #28]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800edd6:	2004      	movs	r0, #4
 800edd8:	e00b      	b.n	800edf2 <dir_next+0x54>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800edda:	8963      	ldrh	r3, [r4, #10]
 800eddc:	3b01      	subs	r3, #1
 800edde:	ea13 2358 	ands.w	r3, r3, r8, lsr #9
 800ede2:	d13c      	bne.n	800ee5e <dir_next+0xc0>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800ede4:	4620      	mov	r0, r4
 800ede6:	f7ff fe68 	bl	800eaba <get_fat.isra.9>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800edea:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800edec:	4606      	mov	r6, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800edee:	d802      	bhi.n	800edf6 <dir_next+0x58>
 800edf0:	2002      	movs	r0, #2
}
 800edf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800edf6:	1c42      	adds	r2, r0, #1
 800edf8:	d101      	bne.n	800edfe <dir_next+0x60>
 800edfa:	2001      	movs	r0, #1
 800edfc:	e7f9      	b.n	800edf2 <dir_next+0x54>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800edfe:	69a3      	ldr	r3, [r4, #24]
 800ee00:	4283      	cmp	r3, r0
 800ee02:	d826      	bhi.n	800ee52 <dir_next+0xb4>
					if (!stretch) {								/* If no stretch, report EOT */
 800ee04:	2f00      	cmp	r7, #0
 800ee06:	d0e4      	beq.n	800edd2 <dir_next+0x34>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ee08:	69a9      	ldr	r1, [r5, #24]
 800ee0a:	4628      	mov	r0, r5
 800ee0c:	f7ff feaf 	bl	800eb6e <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ee10:	4606      	mov	r6, r0
 800ee12:	2800      	cmp	r0, #0
 800ee14:	d036      	beq.n	800ee84 <dir_next+0xe6>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ee16:	2801      	cmp	r0, #1
 800ee18:	d0ea      	beq.n	800edf0 <dir_next+0x52>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ee1a:	1c43      	adds	r3, r0, #1
 800ee1c:	d0ed      	beq.n	800edfa <dir_next+0x5c>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ee1e:	4620      	mov	r0, r4
 800ee20:	f7ff fc0c 	bl	800e63c <sync_window>
 800ee24:	4607      	mov	r7, r0
 800ee26:	2800      	cmp	r0, #0
 800ee28:	d1e7      	bne.n	800edfa <dir_next+0x5c>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ee2a:	4601      	mov	r1, r0
 800ee2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ee30:	f104 0034 	add.w	r0, r4, #52	; 0x34
						fs->wflag = 1;
 800ee34:	f04f 0a01 	mov.w	sl, #1
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ee38:	f7ff fa5c 	bl	800e2f4 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ee3c:	4631      	mov	r1, r6
 800ee3e:	4620      	mov	r0, r4
 800ee40:	f7ff faf4 	bl	800e42c <clust2sect>
 800ee44:	6320      	str	r0, [r4, #48]	; 0x30
 800ee46:	8963      	ldrh	r3, [r4, #10]
 800ee48:	429f      	cmp	r7, r3
 800ee4a:	d30f      	bcc.n	800ee6c <dir_next+0xce>
					fs->winsect -= n;							/* Restore window offset */
 800ee4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800ee4e:	1bdf      	subs	r7, r3, r7
 800ee50:	6327      	str	r7, [r4, #48]	; 0x30
				dp->clust = clst;		/* Initialize data for new cluster */
 800ee52:	61ae      	str	r6, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 800ee54:	4631      	mov	r1, r6
 800ee56:	4620      	mov	r0, r4
 800ee58:	f7ff fae8 	bl	800e42c <clust2sect>
 800ee5c:	61e8      	str	r0, [r5, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ee5e:	3434      	adds	r4, #52	; 0x34
	dp->dptr = ofs;						/* Current entry */
 800ee60:	f8c5 8014 	str.w	r8, [r5, #20]
	return FR_OK;
 800ee64:	2000      	movs	r0, #0
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ee66:	444c      	add	r4, r9
 800ee68:	622c      	str	r4, [r5, #32]
	return FR_OK;
 800ee6a:	e7c2      	b.n	800edf2 <dir_next+0x54>
						fs->wflag = 1;
 800ee6c:	f884 a003 	strb.w	sl, [r4, #3]
 800ee70:	4620      	mov	r0, r4
 800ee72:	f7ff fbc0 	bl	800e5f6 <sync_window.part.5>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ee76:	2800      	cmp	r0, #0
 800ee78:	d1bf      	bne.n	800edfa <dir_next+0x5c>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ee7a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800ee7c:	3701      	adds	r7, #1
 800ee7e:	3301      	adds	r3, #1
 800ee80:	6323      	str	r3, [r4, #48]	; 0x30
 800ee82:	e7e0      	b.n	800ee46 <dir_next+0xa8>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ee84:	2007      	movs	r0, #7
 800ee86:	e7b4      	b.n	800edf2 <dir_next+0x54>

0800ee88 <follow_path>:
{
 800ee88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee8c:	4604      	mov	r4, r0
	FATFS *fs = obj->fs;
 800ee8e:	6807      	ldr	r7, [r0, #0]
 800ee90:	460d      	mov	r5, r1
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800ee92:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee96:	2b2f      	cmp	r3, #47	; 0x2f
 800ee98:	d0fa      	beq.n	800ee90 <follow_path+0x8>
 800ee9a:	2b5c      	cmp	r3, #92	; 0x5c
 800ee9c:	d0f8      	beq.n	800ee90 <follow_path+0x8>
		obj->sclust = 0;					/* Start from root directory */
 800ee9e:	2300      	movs	r3, #0
 800eea0:	60a3      	str	r3, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800eea2:	782b      	ldrb	r3, [r5, #0]
 800eea4:	2b1f      	cmp	r3, #31
 800eea6:	d95a      	bls.n	800ef5e <follow_path+0xd6>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800eea8:	f8df 814c 	ldr.w	r8, [pc, #332]	; 800eff8 <follow_path+0x170>
	p = *path; sfn = dp->fn;
 800eeac:	f104 0624 	add.w	r6, r4, #36	; 0x24
	mem_set(sfn, ' ', 11);
 800eeb0:	220b      	movs	r2, #11
 800eeb2:	2120      	movs	r1, #32
 800eeb4:	4630      	mov	r0, r6
 800eeb6:	f7ff fa1d 	bl	800e2f4 <mem_set>
	si = i = 0; ni = 8;
 800eeba:	2200      	movs	r2, #0
 800eebc:	f105 3cff 	add.w	ip, r5, #4294967295
 800eec0:	2008      	movs	r0, #8
 800eec2:	4611      	mov	r1, r2
		c = (BYTE)p[si++];
 800eec4:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800eec8:	3101      	adds	r1, #1
		if (c <= ' ') break; 			/* Break if end of the path name */
 800eeca:	2b20      	cmp	r3, #32
 800eecc:	d90d      	bls.n	800eeea <follow_path+0x62>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800eece:	2b2f      	cmp	r3, #47	; 0x2f
 800eed0:	d001      	beq.n	800eed6 <follow_path+0x4e>
 800eed2:	2b5c      	cmp	r3, #92	; 0x5c
 800eed4:	d14b      	bne.n	800ef6e <follow_path+0xe6>
 800eed6:	1868      	adds	r0, r5, r1
 800eed8:	1b41      	subs	r1, r0, r5
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800eeda:	f810 cb01 	ldrb.w	ip, [r0], #1
 800eede:	f1bc 0f2f 	cmp.w	ip, #47	; 0x2f
 800eee2:	d0f9      	beq.n	800eed8 <follow_path+0x50>
 800eee4:	f1bc 0f5c 	cmp.w	ip, #92	; 0x5c
 800eee8:	d0f6      	beq.n	800eed8 <follow_path+0x50>
	*path = p + si;						/* Return pointer to the next segment */
 800eeea:	440d      	add	r5, r1
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800eeec:	2a00      	cmp	r2, #0
 800eeee:	d051      	beq.n	800ef94 <follow_path+0x10c>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800eef0:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800eef4:	4620      	mov	r0, r4
	FATFS *fs = dp->obj.fs;
 800eef6:	f8d4 9000 	ldr.w	r9, [r4]
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800eefa:	2ae5      	cmp	r2, #229	; 0xe5
 800eefc:	bf04      	itt	eq
 800eefe:	2205      	moveq	r2, #5
 800ef00:	f884 2024 	strbeq.w	r2, [r4, #36]	; 0x24
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800ef04:	2b21      	cmp	r3, #33	; 0x21
 800ef06:	bf34      	ite	cc
 800ef08:	2304      	movcc	r3, #4
 800ef0a:	2300      	movcs	r3, #0
 800ef0c:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ef10:	f7ff ff12 	bl	800ed38 <dir_sdi.constprop.14>
	if (res != FR_OK) return res;
 800ef14:	2800      	cmp	r0, #0
 800ef16:	d141      	bne.n	800ef9c <follow_path+0x114>
		res = move_window(fs, dp->sect);
 800ef18:	69e1      	ldr	r1, [r4, #28]
 800ef1a:	4648      	mov	r0, r9
 800ef1c:	f7ff fb94 	bl	800e648 <move_window>
		if (res != FR_OK) break;
 800ef20:	2800      	cmp	r0, #0
 800ef22:	d13b      	bne.n	800ef9c <follow_path+0x114>
		c = dp->dir[DIR_Name];
 800ef24:	6a23      	ldr	r3, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ef26:	781a      	ldrb	r2, [r3, #0]
 800ef28:	2a00      	cmp	r2, #0
 800ef2a:	d042      	beq.n	800efb2 <follow_path+0x12a>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800ef2c:	7ada      	ldrb	r2, [r3, #11]
 800ef2e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800ef32:	71a2      	strb	r2, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ef34:	7ada      	ldrb	r2, [r3, #11]
 800ef36:	0711      	lsls	r1, r2, #28
 800ef38:	d40c      	bmi.n	800ef54 <follow_path+0xcc>
 800ef3a:	f103 0c0b 	add.w	ip, r3, #11
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800ef3e:	4631      	mov	r1, r6
		r = *d++ - *s++;
 800ef40:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef44:	f811 eb01 	ldrb.w	lr, [r1], #1
	} while (--cnt && r == 0);
 800ef48:	459c      	cmp	ip, r3
		r = *d++ - *s++;
 800ef4a:	eba2 020e 	sub.w	r2, r2, lr
	} while (--cnt && r == 0);
 800ef4e:	d023      	beq.n	800ef98 <follow_path+0x110>
 800ef50:	2a00      	cmp	r2, #0
 800ef52:	d0f5      	beq.n	800ef40 <follow_path+0xb8>
		res = dir_next(dp, 0);	/* Next entry */
 800ef54:	2100      	movs	r1, #0
 800ef56:	4620      	mov	r0, r4
 800ef58:	f7ff ff21 	bl	800ed9e <dir_next>
 800ef5c:	e7da      	b.n	800ef14 <follow_path+0x8c>
		dp->fn[NSFLAG] = NS_NONAME;
 800ef5e:	2380      	movs	r3, #128	; 0x80
		res = dir_sdi(dp, 0);
 800ef60:	4620      	mov	r0, r4
		dp->fn[NSFLAG] = NS_NONAME;
 800ef62:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
}
 800ef66:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		res = dir_sdi(dp, 0);
 800ef6a:	f7ff bee5 	b.w	800ed38 <dir_sdi.constprop.14>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800ef6e:	2b2e      	cmp	r3, #46	; 0x2e
 800ef70:	d033      	beq.n	800efda <follow_path+0x152>
 800ef72:	4290      	cmp	r0, r2
 800ef74:	d90e      	bls.n	800ef94 <follow_path+0x10c>
		if (c >= 0x80) {				/* Extended character? */
 800ef76:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ef7a:	f8df 9080 	ldr.w	r9, [pc, #128]	; 800effc <follow_path+0x174>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800ef7e:	bf1c      	itt	ne
 800ef80:	3b80      	subne	r3, #128	; 0x80
 800ef82:	f818 3003 	ldrbne.w	r3, [r8, r3]
	while (*str && *str != chr) str++;
 800ef86:	f819 ef01 	ldrb.w	lr, [r9, #1]!
 800ef8a:	f1be 0f00 	cmp.w	lr, #0
 800ef8e:	d029      	beq.n	800efe4 <follow_path+0x15c>
 800ef90:	4573      	cmp	r3, lr
 800ef92:	d1f8      	bne.n	800ef86 <follow_path+0xfe>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800ef94:	2006      	movs	r0, #6
	return res;
 800ef96:	e00a      	b.n	800efae <follow_path+0x126>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ef98:	2a00      	cmp	r2, #0
 800ef9a:	d1db      	bne.n	800ef54 <follow_path+0xcc>
			ns = dp->fn[NSFLAG];
 800ef9c:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 800efa0:	b148      	cbz	r0, 800efb6 <follow_path+0x12e>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800efa2:	2804      	cmp	r0, #4
 800efa4:	d103      	bne.n	800efae <follow_path+0x126>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800efa6:	f013 0f04 	tst.w	r3, #4
 800efaa:	bf08      	it	eq
 800efac:	2005      	moveq	r0, #5
}
 800efae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800efb2:	2004      	movs	r0, #4
 800efb4:	e7f2      	b.n	800ef9c <follow_path+0x114>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800efb6:	075a      	lsls	r2, r3, #29
 800efb8:	d4f9      	bmi.n	800efae <follow_path+0x126>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800efba:	79a3      	ldrb	r3, [r4, #6]
 800efbc:	06db      	lsls	r3, r3, #27
 800efbe:	d50a      	bpl.n	800efd6 <follow_path+0x14e>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800efc0:	6963      	ldr	r3, [r4, #20]
 800efc2:	f107 0134 	add.w	r1, r7, #52	; 0x34
 800efc6:	7838      	ldrb	r0, [r7, #0]
 800efc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800efcc:	4419      	add	r1, r3
 800efce:	f7ff facd 	bl	800e56c <ld_clust.isra.1>
 800efd2:	60a0      	str	r0, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800efd4:	e76a      	b.n	800eeac <follow_path+0x24>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800efd6:	2005      	movs	r0, #5
 800efd8:	e7e9      	b.n	800efae <follow_path+0x126>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800efda:	280b      	cmp	r0, #11
 800efdc:	d0da      	beq.n	800ef94 <follow_path+0x10c>
			i = 8; ni = 11;				/* Goto extension */
 800efde:	2208      	movs	r2, #8
 800efe0:	200b      	movs	r0, #11
 800efe2:	e76f      	b.n	800eec4 <follow_path+0x3c>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800efe4:	f1a3 0e61 	sub.w	lr, r3, #97	; 0x61
 800efe8:	f1be 0f19 	cmp.w	lr, #25
 800efec:	d801      	bhi.n	800eff2 <follow_path+0x16a>
 800efee:	3b20      	subs	r3, #32
 800eff0:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 800eff2:	54b3      	strb	r3, [r6, r2]
 800eff4:	3201      	adds	r2, #1
 800eff6:	e765      	b.n	800eec4 <follow_path+0x3c>
 800eff8:	08016714 	.word	0x08016714
 800effc:	08016793 	.word	0x08016793

0800f000 <dir_read.constprop.12>:
FRESULT dir_read (
 800f000:	b538      	push	{r3, r4, r5, lr}
 800f002:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 800f004:	6805      	ldr	r5, [r0, #0]
	FRESULT res = FR_NO_FILE;
 800f006:	2004      	movs	r0, #4
	while (dp->sect) {
 800f008:	69e1      	ldr	r1, [r4, #28]
 800f00a:	b909      	cbnz	r1, 800f010 <dir_read.constprop.12+0x10>
	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800f00c:	b1a8      	cbz	r0, 800f03a <dir_read.constprop.12+0x3a>
 800f00e:	e01c      	b.n	800f04a <dir_read.constprop.12+0x4a>
		res = move_window(fs, dp->sect);
 800f010:	4628      	mov	r0, r5
 800f012:	f7ff fb19 	bl	800e648 <move_window>
		if (res != FR_OK) break;
 800f016:	b9c0      	cbnz	r0, 800f04a <dir_read.constprop.12+0x4a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800f018:	6a23      	ldr	r3, [r4, #32]
 800f01a:	781a      	ldrb	r2, [r3, #0]
		if (c == 0) {
 800f01c:	b1c2      	cbz	r2, 800f050 <dir_read.constprop.12+0x50>
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800f01e:	7adb      	ldrb	r3, [r3, #11]
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800f020:	2ae5      	cmp	r2, #229	; 0xe5
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800f022:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f026:	71a3      	strb	r3, [r4, #6]
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800f028:	d009      	beq.n	800f03e <dir_read.constprop.12+0x3e>
 800f02a:	2a2e      	cmp	r2, #46	; 0x2e
 800f02c:	d007      	beq.n	800f03e <dir_read.constprop.12+0x3e>
 800f02e:	2b0f      	cmp	r3, #15
 800f030:	d005      	beq.n	800f03e <dir_read.constprop.12+0x3e>
 800f032:	f023 0320 	bic.w	r3, r3, #32
 800f036:	2b08      	cmp	r3, #8
 800f038:	d001      	beq.n	800f03e <dir_read.constprop.12+0x3e>
		res = move_window(fs, dp->sect);
 800f03a:	2000      	movs	r0, #0
}
 800f03c:	bd38      	pop	{r3, r4, r5, pc}
		res = dir_next(dp, 0);		/* Next entry */
 800f03e:	2100      	movs	r1, #0
 800f040:	4620      	mov	r0, r4
 800f042:	f7ff feac 	bl	800ed9e <dir_next>
		if (res != FR_OK) break;
 800f046:	2800      	cmp	r0, #0
 800f048:	d0de      	beq.n	800f008 <dir_read.constprop.12+0x8>
	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800f04a:	2300      	movs	r3, #0
 800f04c:	61e3      	str	r3, [r4, #28]
 800f04e:	e7f5      	b.n	800f03c <dir_read.constprop.12+0x3c>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800f050:	2004      	movs	r0, #4
 800f052:	e7fa      	b.n	800f04a <dir_read.constprop.12+0x4a>

0800f054 <dir_register>:
{
 800f054:	b570      	push	{r4, r5, r6, lr}
 800f056:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 800f058:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 800f05a:	f7ff fe6d 	bl	800ed38 <dir_sdi.constprop.14>
	if (res == FR_OK) {
 800f05e:	4604      	mov	r4, r0
 800f060:	bb28      	cbnz	r0, 800f0ae <dir_register+0x5a>
			res = move_window(fs, dp->sect);
 800f062:	69e9      	ldr	r1, [r5, #28]
 800f064:	4630      	mov	r0, r6
 800f066:	f7ff faef 	bl	800e648 <move_window>
			if (res != FR_OK) break;
 800f06a:	4604      	mov	r4, r0
 800f06c:	b9f8      	cbnz	r0, 800f0ae <dir_register+0x5a>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800f06e:	6a2b      	ldr	r3, [r5, #32]
 800f070:	781b      	ldrb	r3, [r3, #0]
 800f072:	2be5      	cmp	r3, #229	; 0xe5
 800f074:	d114      	bne.n	800f0a0 <dir_register+0x4c>
		res = move_window(fs, dp->sect);
 800f076:	69e9      	ldr	r1, [r5, #28]
 800f078:	4630      	mov	r0, r6
 800f07a:	f7ff fae5 	bl	800e648 <move_window>
		if (res == FR_OK) {
 800f07e:	4604      	mov	r4, r0
 800f080:	b960      	cbnz	r0, 800f09c <dir_register+0x48>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800f082:	4601      	mov	r1, r0
 800f084:	2220      	movs	r2, #32
 800f086:	6a28      	ldr	r0, [r5, #32]
 800f088:	f7ff f934 	bl	800e2f4 <mem_set>
 800f08c:	220b      	movs	r2, #11
 800f08e:	f105 0124 	add.w	r1, r5, #36	; 0x24
 800f092:	6a28      	ldr	r0, [r5, #32]
 800f094:	f7ff fa61 	bl	800e55a <mem_cpy.part.0>
			fs->wflag = 1;
 800f098:	2301      	movs	r3, #1
 800f09a:	70f3      	strb	r3, [r6, #3]
}
 800f09c:	4620      	mov	r0, r4
 800f09e:	bd70      	pop	{r4, r5, r6, pc}
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d0e8      	beq.n	800f076 <dir_register+0x22>
			res = dir_next(dp, 1);
 800f0a4:	2101      	movs	r1, #1
 800f0a6:	4628      	mov	r0, r5
 800f0a8:	f7ff fe79 	bl	800ed9e <dir_next>
 800f0ac:	e7d7      	b.n	800f05e <dir_register+0xa>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f0ae:	2c04      	cmp	r4, #4
 800f0b0:	bf08      	it	eq
 800f0b2:	2407      	moveq	r4, #7
 800f0b4:	e7f2      	b.n	800f09c <dir_register+0x48>

0800f0b6 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800f0b6:	b538      	push	{r3, r4, r5, lr}
 800f0b8:	460d      	mov	r5, r1
	FRESULT res = FR_INVALID_OBJECT;


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f0ba:	4604      	mov	r4, r0
 800f0bc:	b1d0      	cbz	r0, 800f0f4 <validate+0x3e>
 800f0be:	6803      	ldr	r3, [r0, #0]
 800f0c0:	b1db      	cbz	r3, 800f0fa <validate+0x44>
 800f0c2:	781a      	ldrb	r2, [r3, #0]
 800f0c4:	b1b2      	cbz	r2, 800f0f4 <validate+0x3e>
 800f0c6:	8881      	ldrh	r1, [r0, #4]
 800f0c8:	88da      	ldrh	r2, [r3, #6]
 800f0ca:	4291      	cmp	r1, r2
 800f0cc:	d112      	bne.n	800f0f4 <validate+0x3e>
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800f0ce:	68d8      	ldr	r0, [r3, #12]
 800f0d0:	f000 fcbe 	bl	800fa50 <ff_req_grant>
 800f0d4:	4603      	mov	r3, r0
 800f0d6:	b190      	cbz	r0, 800f0fe <validate+0x48>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f0d8:	6823      	ldr	r3, [r4, #0]
 800f0da:	7858      	ldrb	r0, [r3, #1]
 800f0dc:	f7ff f8b6 	bl	800e24c <disk_status>
 800f0e0:	f010 0001 	ands.w	r0, r0, #1
 800f0e4:	d102      	bne.n	800f0ec <validate+0x36>
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f0e6:	6823      	ldr	r3, [r4, #0]
 800f0e8:	602b      	str	r3, [r5, #0]
	return res;
}
 800f0ea:	bd38      	pop	{r3, r4, r5, pc}
				unlock_fs(obj->fs, FR_OK);
 800f0ec:	2100      	movs	r1, #0
 800f0ee:	6820      	ldr	r0, [r4, #0]
 800f0f0:	f7ff fdcc 	bl	800ec8c <unlock_fs>
	FRESULT res = FR_INVALID_OBJECT;
 800f0f4:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f0f6:	2300      	movs	r3, #0
 800f0f8:	e7f6      	b.n	800f0e8 <validate+0x32>
	FRESULT res = FR_INVALID_OBJECT;
 800f0fa:	2009      	movs	r0, #9
 800f0fc:	e7f4      	b.n	800f0e8 <validate+0x32>
			res = FR_TIMEOUT;
 800f0fe:	200f      	movs	r0, #15
 800f100:	e7f2      	b.n	800f0e8 <validate+0x32>
	...

0800f104 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800f104:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f106:	b085      	sub	sp, #20
 800f108:	4616      	mov	r6, r2
 800f10a:	e9cd 1000 	strd	r1, r0, [sp]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800f10e:	a804      	add	r0, sp, #16
 800f110:	f840 1d04 	str.w	r1, [r0, #-4]!


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800f114:	f7ff fa09 	bl	800e52a <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800f118:	1e07      	subs	r7, r0, #0
 800f11a:	db35      	blt.n	800f188 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800f11c:	4d1c      	ldr	r5, [pc, #112]	; (800f190 <f_mount+0x8c>)
 800f11e:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]

	if (cfs) {
 800f122:	b1a4      	cbz	r4, 800f14e <f_mount+0x4a>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f124:	4b1b      	ldr	r3, [pc, #108]	; (800f194 <f_mount+0x90>)
#if _FS_LOCK != 0
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800f126:	68e0      	ldr	r0, [r4, #12]
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f128:	681a      	ldr	r2, [r3, #0]
 800f12a:	4294      	cmp	r4, r2
 800f12c:	bf04      	itt	eq
 800f12e:	2200      	moveq	r2, #0
 800f130:	601a      	streq	r2, [r3, #0]
 800f132:	691a      	ldr	r2, [r3, #16]
 800f134:	4294      	cmp	r4, r2
 800f136:	bf04      	itt	eq
 800f138:	2200      	moveq	r2, #0
 800f13a:	611a      	streq	r2, [r3, #16]
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800f13c:	f000 fc83 	bl	800fa46 <ff_del_syncobj>
 800f140:	b918      	cbnz	r0, 800f14a <f_mount+0x46>
 800f142:	2402      	movs	r4, #2

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
	LEAVE_FF(fs, res);
}
 800f144:	4620      	mov	r0, r4
 800f146:	b005      	add	sp, #20
 800f148:	bdf0      	pop	{r4, r5, r6, r7, pc}
		cfs->fs_type = 0;				/* Clear old fs object */
 800f14a:	2300      	movs	r3, #0
 800f14c:	7023      	strb	r3, [r4, #0]
	if (fs) {
 800f14e:	9901      	ldr	r1, [sp, #4]
 800f150:	b989      	cbnz	r1, 800f176 <f_mount+0x72>
	FatFs[vol] = fs;					/* Register new fs object */
 800f152:	9c01      	ldr	r4, [sp, #4]
 800f154:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800f158:	2c00      	cmp	r4, #0
 800f15a:	d0f3      	beq.n	800f144 <f_mount+0x40>
 800f15c:	2e01      	cmp	r6, #1
 800f15e:	d115      	bne.n	800f18c <f_mount+0x88>
	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800f160:	a901      	add	r1, sp, #4
 800f162:	2200      	movs	r2, #0
 800f164:	4668      	mov	r0, sp
 800f166:	f7ff facb 	bl	800e700 <find_volume>
 800f16a:	4604      	mov	r4, r0
	LEAVE_FF(fs, res);
 800f16c:	4601      	mov	r1, r0
 800f16e:	9801      	ldr	r0, [sp, #4]
 800f170:	f7ff fd8c 	bl	800ec8c <unlock_fs>
 800f174:	e7e6      	b.n	800f144 <f_mount+0x40>
		fs->fs_type = 0;				/* Clear new fs object */
 800f176:	2300      	movs	r3, #0
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800f178:	b2f8      	uxtb	r0, r7
		fs->fs_type = 0;				/* Clear new fs object */
 800f17a:	f801 3b0c 	strb.w	r3, [r1], #12
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800f17e:	f000 fc56 	bl	800fa2e <ff_cre_syncobj>
 800f182:	2800      	cmp	r0, #0
 800f184:	d1e5      	bne.n	800f152 <f_mount+0x4e>
 800f186:	e7dc      	b.n	800f142 <f_mount+0x3e>
	if (vol < 0) return FR_INVALID_DRIVE;
 800f188:	240b      	movs	r4, #11
 800f18a:	e7db      	b.n	800f144 <f_mount+0x40>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800f18c:	2400      	movs	r4, #0
 800f18e:	e7d9      	b.n	800f144 <f_mount+0x40>
 800f190:	240008d8 	.word	0x240008d8
 800f194:	240008dc 	.word	0x240008dc

0800f198 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800f198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f19c:	b090      	sub	sp, #64	; 0x40
 800f19e:	4690      	mov	r8, r2
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800f1a0:	4604      	mov	r4, r0
{
 800f1a2:	9101      	str	r1, [sp, #4]
	if (!fp) return FR_INVALID_OBJECT;
 800f1a4:	2800      	cmp	r0, #0
 800f1a6:	f000 80bb 	beq.w	800f320 <f_open+0x188>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800f1aa:	f002 053f 	and.w	r5, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 800f1ae:	a902      	add	r1, sp, #8
 800f1b0:	a801      	add	r0, sp, #4
 800f1b2:	462a      	mov	r2, r5
 800f1b4:	f7ff faa4 	bl	800e700 <find_volume>
	if (res == FR_OK) {
 800f1b8:	4607      	mov	r7, r0
 800f1ba:	2800      	cmp	r0, #0
 800f1bc:	d165      	bne.n	800f28a <f_open+0xf2>
		dj.obj.fs = fs;
 800f1be:	ae10      	add	r6, sp, #64	; 0x40
 800f1c0:	9b02      	ldr	r3, [sp, #8]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800f1c2:	9901      	ldr	r1, [sp, #4]
		dj.obj.fs = fs;
 800f1c4:	f846 3d34 	str.w	r3, [r6, #-52]!
		res = follow_path(&dj, path);	/* Follow the file path */
 800f1c8:	4630      	mov	r0, r6
 800f1ca:	f7ff fe5d 	bl	800ee88 <follow_path>
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800f1ce:	b958      	cbnz	r0, 800f1e8 <f_open+0x50>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800f1d0:	f99d 303b 	ldrsb.w	r3, [sp, #59]	; 0x3b
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	db63      	blt.n	800f2a0 <f_open+0x108>
				res = FR_INVALID_NAME;
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f1d8:	f015 0f3e 	tst.w	r5, #62	; 0x3e
 800f1dc:	4630      	mov	r0, r6
 800f1de:	bf14      	ite	ne
 800f1e0:	2101      	movne	r1, #1
 800f1e2:	2100      	moveq	r1, #0
 800f1e4:	f7ff f88c 	bl	800e300 <chk_lock>
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800f1e8:	f018 0f1c 	tst.w	r8, #28
 800f1ec:	d064      	beq.n	800f2b8 <f_open+0x120>
			if (res != FR_OK) {					/* No file, create new */
 800f1ee:	2800      	cmp	r0, #0
 800f1f0:	d058      	beq.n	800f2a4 <f_open+0x10c>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800f1f2:	2804      	cmp	r0, #4
 800f1f4:	d149      	bne.n	800f28a <f_open+0xf2>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f1f6:	4b6f      	ldr	r3, [pc, #444]	; (800f3b4 <f_open+0x21c>)
 800f1f8:	681a      	ldr	r2, [r3, #0]
 800f1fa:	b11a      	cbz	r2, 800f204 <f_open+0x6c>
 800f1fc:	691b      	ldr	r3, [r3, #16]
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	f040 8088 	bne.w	800f314 <f_open+0x17c>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f204:	4630      	mov	r0, r6
 800f206:	f7ff ff25 	bl	800f054 <dir_register>
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800f20a:	2800      	cmp	r0, #0
 800f20c:	d13d      	bne.n	800f28a <f_open+0xf2>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800f20e:	f045 0508 	orr.w	r5, r5, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800f212:	0728      	lsls	r0, r5, #28
 800f214:	d55b      	bpl.n	800f2ce <f_open+0x136>
				dw = GET_FATTIME();
 800f216:	f7fe f975 	bl	800d504 <get_fattime>
 800f21a:	4602      	mov	r2, r0
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800f21c:	4601      	mov	r1, r0
 800f21e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f220:	300e      	adds	r0, #14
 800f222:	f7ff f85f 	bl	800e2e4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800f226:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f228:	4611      	mov	r1, r2
 800f22a:	3016      	adds	r0, #22
 800f22c:	f7ff f85a 	bl	800e2e4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800f230:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f232:	2220      	movs	r2, #32
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800f234:	f8dd 9008 	ldr.w	r9, [sp, #8]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800f238:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800f23a:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 800f23e:	f899 0000 	ldrb.w	r0, [r9]
 800f242:	4651      	mov	r1, sl
 800f244:	f7ff f992 	bl	800e56c <ld_clust.isra.1>
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800f248:	2200      	movs	r2, #0
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800f24a:	4680      	mov	r8, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800f24c:	4648      	mov	r0, r9
 800f24e:	f7ff f99c 	bl	800e58a <st_clust.isra.2>
					st_dword(dj.dir + DIR_FileSize, 0);
 800f252:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	*ptr++ = (BYTE)val; val >>= 8;
 800f254:	2200      	movs	r2, #0
					fs->wflag = 1;
 800f256:	2101      	movs	r1, #1
	*ptr++ = (BYTE)val; val >>= 8;
 800f258:	771a      	strb	r2, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 800f25a:	775a      	strb	r2, [r3, #29]
	*ptr++ = (BYTE)val; val >>= 8;
 800f25c:	779a      	strb	r2, [r3, #30]
	*ptr++ = (BYTE)val;
 800f25e:	77da      	strb	r2, [r3, #31]
					fs->wflag = 1;
 800f260:	9b02      	ldr	r3, [sp, #8]
 800f262:	70d9      	strb	r1, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800f264:	f1b8 0f00 	cmp.w	r8, #0
 800f268:	d031      	beq.n	800f2ce <f_open+0x136>
						dw = fs->winsect;
						res = remove_chain(&dj.obj, cl, 0);
 800f26a:	4641      	mov	r1, r8
 800f26c:	4630      	mov	r0, r6
						dw = fs->winsect;
 800f26e:	f8d3 9030 	ldr.w	r9, [r3, #48]	; 0x30
						res = remove_chain(&dj.obj, cl, 0);
 800f272:	f7ff fcd4 	bl	800ec1e <remove_chain>
						if (res == FR_OK) {
 800f276:	b940      	cbnz	r0, 800f28a <f_open+0xf2>
							res = move_window(fs, dw);
 800f278:	4649      	mov	r1, r9
 800f27a:	9802      	ldr	r0, [sp, #8]
 800f27c:	f7ff f9e4 	bl	800e648 <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800f280:	f108 33ff 	add.w	r3, r8, #4294967295
 800f284:	9a02      	ldr	r2, [sp, #8]
 800f286:	6113      	str	r3, [r2, #16]
						res = FR_DENIED;
					}
				}
			}
		}
		if (res == FR_OK) {
 800f288:	b308      	cbz	r0, 800f2ce <f_open+0x136>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800f28a:	2300      	movs	r3, #0
 800f28c:	4607      	mov	r7, r0
 800f28e:	6023      	str	r3, [r4, #0]

	LEAVE_FF(fs, res);
 800f290:	4639      	mov	r1, r7
 800f292:	9802      	ldr	r0, [sp, #8]
 800f294:	f7ff fcfa 	bl	800ec8c <unlock_fs>
}
 800f298:	4638      	mov	r0, r7
 800f29a:	b010      	add	sp, #64	; 0x40
 800f29c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				res = FR_INVALID_NAME;
 800f2a0:	2006      	movs	r0, #6
 800f2a2:	e7a1      	b.n	800f1e8 <f_open+0x50>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800f2a4:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800f2a8:	f013 0f11 	tst.w	r3, #17
 800f2ac:	d136      	bne.n	800f31c <f_open+0x184>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800f2ae:	f018 0f04 	tst.w	r8, #4
 800f2b2:	d0ae      	beq.n	800f212 <f_open+0x7a>
 800f2b4:	2008      	movs	r0, #8
 800f2b6:	e7e8      	b.n	800f28a <f_open+0xf2>
			if (res == FR_OK) {					/* Following succeeded */
 800f2b8:	2800      	cmp	r0, #0
 800f2ba:	d1e6      	bne.n	800f28a <f_open+0xf2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800f2bc:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800f2c0:	06da      	lsls	r2, r3, #27
 800f2c2:	d429      	bmi.n	800f318 <f_open+0x180>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800f2c4:	f018 0f02 	tst.w	r8, #2
 800f2c8:	d001      	beq.n	800f2ce <f_open+0x136>
 800f2ca:	07db      	lsls	r3, r3, #31
 800f2cc:	d426      	bmi.n	800f31c <f_open+0x184>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800f2ce:	0728      	lsls	r0, r5, #28
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800f2d0:	9b02      	ldr	r3, [sp, #8]
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f2d2:	4630      	mov	r0, r6
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800f2d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
				mode |= FA_MODIFIED;
 800f2d6:	bf48      	it	mi
 800f2d8:	f045 0540 	orrmi.w	r5, r5, #64	; 0x40
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800f2dc:	6263      	str	r3, [r4, #36]	; 0x24
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f2de:	f015 0ffe 	tst.w	r5, #254	; 0xfe
			fp->dir_ptr = dj.dir;
 800f2e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f2e4:	bf14      	ite	ne
 800f2e6:	2101      	movne	r1, #1
 800f2e8:	2100      	moveq	r1, #0
			fp->dir_ptr = dj.dir;
 800f2ea:	62a3      	str	r3, [r4, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f2ec:	f7ff f842 	bl	800e374 <inc_lock>
 800f2f0:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800f2f2:	b9b8      	cbnz	r0, 800f324 <f_open+0x18c>
 800f2f4:	2002      	movs	r0, #2
 800f2f6:	e7c8      	b.n	800f28a <f_open+0xf2>
					clst = get_fat(&fp->obj, clst);
 800f2f8:	6820      	ldr	r0, [r4, #0]
 800f2fa:	eba5 0508 	sub.w	r5, r5, r8
 800f2fe:	f7ff fbdc 	bl	800eaba <get_fat.isra.9>
					if (clst <= 1) res = FR_INT_ERR;
 800f302:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 800f304:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 800f306:	d903      	bls.n	800f310 <f_open+0x178>
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f308:	1c42      	adds	r2, r0, #1
 800f30a:	d134      	bne.n	800f376 <f_open+0x1de>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800f30c:	2001      	movs	r0, #1
 800f30e:	e035      	b.n	800f37c <f_open+0x1e4>
					if (clst <= 1) res = FR_INT_ERR;
 800f310:	2002      	movs	r0, #2
 800f312:	e033      	b.n	800f37c <f_open+0x1e4>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f314:	2012      	movs	r0, #18
 800f316:	e7b8      	b.n	800f28a <f_open+0xf2>
					res = FR_NO_FILE;
 800f318:	2004      	movs	r0, #4
 800f31a:	e7b6      	b.n	800f28a <f_open+0xf2>
					res = FR_DENIED;
 800f31c:	2007      	movs	r0, #7
 800f31e:	e7b4      	b.n	800f28a <f_open+0xf2>
	if (!fp) return FR_INVALID_OBJECT;
 800f320:	2709      	movs	r7, #9
 800f322:	e7b9      	b.n	800f298 <f_open+0x100>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800f324:	9e02      	ldr	r6, [sp, #8]
 800f326:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800f32a:	7830      	ldrb	r0, [r6, #0]
 800f32c:	4641      	mov	r1, r8
 800f32e:	f7ff f91d 	bl	800e56c <ld_clust.isra.1>
 800f332:	60a0      	str	r0, [r4, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800f334:	f108 001c 	add.w	r0, r8, #28
 800f338:	f7fe ffcc 	bl	800e2d4 <ld_dword>
			fp->obj.id = fs->id;
 800f33c:	88f3      	ldrh	r3, [r6, #6]
			fp->cltbl = 0;			/* Disable fast seek mode */
 800f33e:	2100      	movs	r1, #0
			fp->obj.fs = fs;	 	/* Validate the file object */
 800f340:	6026      	str	r6, [r4, #0]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800f342:	f104 0630 	add.w	r6, r4, #48	; 0x30
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800f346:	60e0      	str	r0, [r4, #12]
			fp->obj.id = fs->id;
 800f348:	80a3      	strh	r3, [r4, #4]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800f34a:	f44f 7200 	mov.w	r2, #512	; 0x200
			fp->cltbl = 0;			/* Disable fast seek mode */
 800f34e:	62e1      	str	r1, [r4, #44]	; 0x2c
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800f350:	4630      	mov	r0, r6
			fp->flag = mode;		/* Set file access mode */
 800f352:	7525      	strb	r5, [r4, #20]
			fp->err = 0;			/* Clear error flag */
 800f354:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800f356:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800f358:	61a1      	str	r1, [r4, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800f35a:	f7fe ffcb 	bl	800e2f4 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800f35e:	06ab      	lsls	r3, r5, #26
 800f360:	d596      	bpl.n	800f290 <f_open+0xf8>
 800f362:	68e5      	ldr	r5, [r4, #12]
 800f364:	2d00      	cmp	r5, #0
 800f366:	d093      	beq.n	800f290 <f_open+0xf8>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f368:	9b02      	ldr	r3, [sp, #8]
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800f36a:	68a1      	ldr	r1, [r4, #8]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f36c:	f8b3 800a 	ldrh.w	r8, [r3, #10]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800f370:	61a5      	str	r5, [r4, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f372:	ea4f 2848 	mov.w	r8, r8, lsl #9
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f376:	45a8      	cmp	r8, r5
 800f378:	d3be      	bcc.n	800f2f8 <f_open+0x160>
 800f37a:	2000      	movs	r0, #0
				fp->clust = clst;
 800f37c:	61e1      	str	r1, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f37e:	2800      	cmp	r0, #0
 800f380:	d183      	bne.n	800f28a <f_open+0xf2>
 800f382:	f3c5 0308 	ubfx	r3, r5, #0, #9
 800f386:	2b00      	cmp	r3, #0
 800f388:	d082      	beq.n	800f290 <f_open+0xf8>
 800f38a:	f8dd 8008 	ldr.w	r8, [sp, #8]
					if ((sc = clust2sect(fs, clst)) == 0) {
 800f38e:	4640      	mov	r0, r8
 800f390:	f7ff f84c 	bl	800e42c <clust2sect>
 800f394:	2800      	cmp	r0, #0
 800f396:	d0ad      	beq.n	800f2f4 <f_open+0x15c>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f398:	eb00 2255 	add.w	r2, r0, r5, lsr #9
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f39c:	2301      	movs	r3, #1
 800f39e:	4631      	mov	r1, r6
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f3a0:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f3a2:	f898 0001 	ldrb.w	r0, [r8, #1]
 800f3a6:	f7fe ff6b 	bl	800e280 <disk_read>
 800f3aa:	2800      	cmp	r0, #0
 800f3ac:	f43f af70 	beq.w	800f290 <f_open+0xf8>
 800f3b0:	2001      	movs	r0, #1
 800f3b2:	e76a      	b.n	800f28a <f_open+0xf2>
 800f3b4:	240008dc 	.word	0x240008dc

0800f3b8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800f3b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3bc:	469b      	mov	fp, r3
 800f3be:	b085      	sub	sp, #20
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 800f3c0:	2300      	movs	r3, #0
{
 800f3c2:	4689      	mov	r9, r1
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800f3c4:	a903      	add	r1, sp, #12
{
 800f3c6:	4604      	mov	r4, r0
	*bw = 0;	/* Clear write byte counter */
 800f3c8:	f8cb 3000 	str.w	r3, [fp]
{
 800f3cc:	4617      	mov	r7, r2
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800f3ce:	f7ff fe72 	bl	800f0b6 <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f3d2:	4605      	mov	r5, r0
 800f3d4:	b908      	cbnz	r0, 800f3da <f_write+0x22>
 800f3d6:	7d65      	ldrb	r5, [r4, #21]
 800f3d8:	b10d      	cbz	r5, 800f3de <f_write+0x26>
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
				fp->fptr < fp->obj.objsize &&
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
					ABORT(fs, FR_DISK_ERR);
 800f3da:	4629      	mov	r1, r5
 800f3dc:	e01e      	b.n	800f41c <f_write+0x64>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800f3de:	7d23      	ldrb	r3, [r4, #20]
 800f3e0:	079a      	lsls	r2, r3, #30
 800f3e2:	d408      	bmi.n	800f3f6 <f_write+0x3e>
 800f3e4:	2507      	movs	r5, #7
 800f3e6:	2107      	movs	r1, #7
 800f3e8:	9803      	ldr	r0, [sp, #12]
 800f3ea:	f7ff fc4f 	bl	800ec8c <unlock_fs>
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */

	LEAVE_FF(fs, FR_OK);
}
 800f3ee:	4628      	mov	r0, r5
 800f3f0:	b005      	add	sp, #20
 800f3f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800f3f6:	69a3      	ldr	r3, [r4, #24]
 800f3f8:	42fb      	cmn	r3, r7
 800f3fa:	d300      	bcc.n	800f3fe <f_write+0x46>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800f3fc:	43df      	mvns	r7, r3
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800f3fe:	f104 0330 	add.w	r3, r4, #48	; 0x30
 800f402:	9300      	str	r3, [sp, #0]
 800f404:	e070      	b.n	800f4e8 <f_write+0x130>
					if (fp->cltbl) {
 800f406:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800f408:	b163      	cbz	r3, 800f424 <f_write+0x6c>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f40a:	4620      	mov	r0, r4
 800f40c:	f7ff f819 	bl	800e442 <clmt_clust>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f410:	b950      	cbnz	r0, 800f428 <f_write+0x70>
	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800f412:	7d23      	ldrb	r3, [r4, #20]
	LEAVE_FF(fs, FR_OK);
 800f414:	2100      	movs	r1, #0
	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800f416:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f41a:	7523      	strb	r3, [r4, #20]
	LEAVE_FF(fs, FR_OK);
 800f41c:	9803      	ldr	r0, [sp, #12]
 800f41e:	f7ff fc35 	bl	800ec8c <unlock_fs>
 800f422:	e7e4      	b.n	800f3ee <f_write+0x36>
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800f424:	69e1      	ldr	r1, [r4, #28]
 800f426:	e073      	b.n	800f510 <f_write+0x158>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f428:	2801      	cmp	r0, #1
 800f42a:	d102      	bne.n	800f432 <f_write+0x7a>
 800f42c:	2502      	movs	r5, #2
					ABORT(fs, FR_DISK_ERR);
 800f42e:	7565      	strb	r5, [r4, #21]
 800f430:	e7d3      	b.n	800f3da <f_write+0x22>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f432:	1c43      	adds	r3, r0, #1
 800f434:	d101      	bne.n	800f43a <f_write+0x82>
					ABORT(fs, FR_DISK_ERR);
 800f436:	2501      	movs	r5, #1
 800f438:	e7f9      	b.n	800f42e <f_write+0x76>
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800f43a:	68a3      	ldr	r3, [r4, #8]
				fp->clust = clst;			/* Update current cluster */
 800f43c:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800f43e:	b903      	cbnz	r3, 800f442 <f_write+0x8a>
 800f440:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800f442:	f994 3014 	ldrsb.w	r3, [r4, #20]
 800f446:	2b00      	cmp	r3, #0
 800f448:	da0c      	bge.n	800f464 <f_write+0xac>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f44a:	9803      	ldr	r0, [sp, #12]
 800f44c:	2301      	movs	r3, #1
 800f44e:	6a22      	ldr	r2, [r4, #32]
 800f450:	9900      	ldr	r1, [sp, #0]
 800f452:	7840      	ldrb	r0, [r0, #1]
 800f454:	f7fe ff22 	bl	800e29c <disk_write>
 800f458:	2800      	cmp	r0, #0
 800f45a:	d1ec      	bne.n	800f436 <f_write+0x7e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f45c:	7d23      	ldrb	r3, [r4, #20]
 800f45e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f462:	7523      	strb	r3, [r4, #20]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800f464:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800f468:	69e1      	ldr	r1, [r4, #28]
 800f46a:	4650      	mov	r0, sl
 800f46c:	f7fe ffde 	bl	800e42c <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 800f470:	b920      	cbnz	r0, 800f47c <f_write+0xc4>
 800f472:	2502      	movs	r5, #2
 800f474:	4650      	mov	r0, sl
 800f476:	7565      	strb	r5, [r4, #21]
 800f478:	4629      	mov	r1, r5
 800f47a:	e7d0      	b.n	800f41e <f_write+0x66>
			sect += csect;
 800f47c:	9b01      	ldr	r3, [sp, #4]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800f47e:	0a7e      	lsrs	r6, r7, #9
			sect += csect;
 800f480:	eb03 0800 	add.w	r8, r3, r0
			if (cc) {						/* Write maximum contiguous sectors directly */
 800f484:	d048      	beq.n	800f518 <f_write+0x160>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f486:	9a01      	ldr	r2, [sp, #4]
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f488:	4649      	mov	r1, r9
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f48a:	f8ba 300a 	ldrh.w	r3, [sl, #10]
 800f48e:	4432      	add	r2, r6
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f490:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f494:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 800f496:	bf84      	itt	hi
 800f498:	9a01      	ldrhi	r2, [sp, #4]
 800f49a:	1a9e      	subhi	r6, r3, r2
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f49c:	4642      	mov	r2, r8
 800f49e:	4633      	mov	r3, r6
 800f4a0:	f7fe fefc 	bl	800e29c <disk_write>
 800f4a4:	2800      	cmp	r0, #0
 800f4a6:	d1c6      	bne.n	800f436 <f_write+0x7e>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800f4a8:	6a21      	ldr	r1, [r4, #32]
 800f4aa:	eba1 0108 	sub.w	r1, r1, r8
 800f4ae:	42b1      	cmp	r1, r6
 800f4b0:	d20a      	bcs.n	800f4c8 <f_write+0x110>
 800f4b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f4b6:	eb09 2141 	add.w	r1, r9, r1, lsl #9
 800f4ba:	9800      	ldr	r0, [sp, #0]
 800f4bc:	f7ff f84d 	bl	800e55a <mem_cpy.part.0>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f4c0:	7d23      	ldrb	r3, [r4, #20]
 800f4c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f4c6:	7523      	strb	r3, [r4, #20]
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800f4c8:	0276      	lsls	r6, r6, #9
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800f4ca:	69a3      	ldr	r3, [r4, #24]
 800f4cc:	44b1      	add	r9, r6
 800f4ce:	68e2      	ldr	r2, [r4, #12]
 800f4d0:	1bbf      	subs	r7, r7, r6
 800f4d2:	4433      	add	r3, r6
 800f4d4:	61a3      	str	r3, [r4, #24]
 800f4d6:	429a      	cmp	r2, r3
 800f4d8:	bf2c      	ite	cs
 800f4da:	60e2      	strcs	r2, [r4, #12]
 800f4dc:	60e3      	strcc	r3, [r4, #12]
 800f4de:	f8db 3000 	ldr.w	r3, [fp]
 800f4e2:	4433      	add	r3, r6
 800f4e4:	f8cb 3000 	str.w	r3, [fp]
	for ( ;  btw;							/* Repeat until all data written */
 800f4e8:	2f00      	cmp	r7, #0
 800f4ea:	d092      	beq.n	800f412 <f_write+0x5a>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800f4ec:	69a1      	ldr	r1, [r4, #24]
 800f4ee:	f3c1 0308 	ubfx	r3, r1, #0, #9
 800f4f2:	bb23      	cbnz	r3, 800f53e <f_write+0x186>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800f4f4:	9b03      	ldr	r3, [sp, #12]
 800f4f6:	895b      	ldrh	r3, [r3, #10]
 800f4f8:	3b01      	subs	r3, #1
			if (csect == 0) {				/* On the cluster boundary? */
 800f4fa:	ea13 2351 	ands.w	r3, r3, r1, lsr #9
 800f4fe:	9301      	str	r3, [sp, #4]
 800f500:	d19f      	bne.n	800f442 <f_write+0x8a>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800f502:	2900      	cmp	r1, #0
 800f504:	f47f af7f 	bne.w	800f406 <f_write+0x4e>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800f508:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 800f50a:	2800      	cmp	r0, #0
 800f50c:	d18c      	bne.n	800f428 <f_write+0x70>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800f50e:	4601      	mov	r1, r0
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800f510:	4620      	mov	r0, r4
 800f512:	f7ff fb2c 	bl	800eb6e <create_chain>
 800f516:	e77b      	b.n	800f410 <f_write+0x58>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f518:	6a23      	ldr	r3, [r4, #32]
 800f51a:	4543      	cmp	r3, r8
 800f51c:	d00d      	beq.n	800f53a <f_write+0x182>
 800f51e:	68e2      	ldr	r2, [r4, #12]
 800f520:	69a3      	ldr	r3, [r4, #24]
 800f522:	429a      	cmp	r2, r3
 800f524:	d909      	bls.n	800f53a <f_write+0x182>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800f526:	2301      	movs	r3, #1
 800f528:	4642      	mov	r2, r8
 800f52a:	9900      	ldr	r1, [sp, #0]
 800f52c:	f89a 0001 	ldrb.w	r0, [sl, #1]
 800f530:	f7fe fea6 	bl	800e280 <disk_read>
				fp->fptr < fp->obj.objsize &&
 800f534:	2800      	cmp	r0, #0
 800f536:	f47f af7e 	bne.w	800f436 <f_write+0x7e>
			fp->sect = sect;
 800f53a:	f8c4 8020 	str.w	r8, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f53e:	69a0      	ldr	r0, [r4, #24]
 800f540:	4649      	mov	r1, r9
 800f542:	9b00      	ldr	r3, [sp, #0]
 800f544:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800f548:	f5c0 7600 	rsb	r6, r0, #512	; 0x200
 800f54c:	4418      	add	r0, r3
 800f54e:	42be      	cmp	r6, r7
 800f550:	bf28      	it	cs
 800f552:	463e      	movcs	r6, r7
 800f554:	4632      	mov	r2, r6
 800f556:	f7ff f800 	bl	800e55a <mem_cpy.part.0>
		fp->flag |= FA_DIRTY;
 800f55a:	7d23      	ldrb	r3, [r4, #20]
 800f55c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f560:	7523      	strb	r3, [r4, #20]
 800f562:	e7b2      	b.n	800f4ca <f_write+0x112>

0800f564 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800f564:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800f566:	a901      	add	r1, sp, #4
{
 800f568:	4604      	mov	r4, r0
	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800f56a:	f7ff fda4 	bl	800f0b6 <validate>
	if (res == FR_OK) {
 800f56e:	4605      	mov	r5, r0
 800f570:	2800      	cmp	r0, #0
 800f572:	d142      	bne.n	800f5fa <f_sync+0x96>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f574:	7d23      	ldrb	r3, [r4, #20]
 800f576:	065a      	lsls	r2, r3, #25
 800f578:	d53f      	bpl.n	800f5fa <f_sync+0x96>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800f57a:	061b      	lsls	r3, r3, #24
 800f57c:	d514      	bpl.n	800f5a8 <f_sync+0x44>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f57e:	9801      	ldr	r0, [sp, #4]
 800f580:	2301      	movs	r3, #1
 800f582:	6a22      	ldr	r2, [r4, #32]
 800f584:	f104 0130 	add.w	r1, r4, #48	; 0x30
 800f588:	7840      	ldrb	r0, [r0, #1]
 800f58a:	f7fe fe87 	bl	800e29c <disk_write>
 800f58e:	b138      	cbz	r0, 800f5a0 <f_sync+0x3c>
 800f590:	2501      	movs	r5, #1
 800f592:	2101      	movs	r1, #1
 800f594:	9801      	ldr	r0, [sp, #4]
 800f596:	f7ff fb79 	bl	800ec8c <unlock_fs>
			}
		}
	}

	LEAVE_FF(fs, res);
}
 800f59a:	4628      	mov	r0, r5
 800f59c:	b003      	add	sp, #12
 800f59e:	bdf0      	pop	{r4, r5, r6, r7, pc}
				fp->flag &= (BYTE)~FA_DIRTY;
 800f5a0:	7d23      	ldrb	r3, [r4, #20]
 800f5a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f5a6:	7523      	strb	r3, [r4, #20]
			tm = GET_FATTIME();				/* Modified time */
 800f5a8:	f7fd ffac 	bl	800d504 <get_fattime>
				res = move_window(fs, fp->dir_sect);
 800f5ac:	6a61      	ldr	r1, [r4, #36]	; 0x24
			tm = GET_FATTIME();				/* Modified time */
 800f5ae:	4607      	mov	r7, r0
				res = move_window(fs, fp->dir_sect);
 800f5b0:	9801      	ldr	r0, [sp, #4]
 800f5b2:	f7ff f849 	bl	800e648 <move_window>
				if (res == FR_OK) {
 800f5b6:	4605      	mov	r5, r0
 800f5b8:	b9f8      	cbnz	r0, 800f5fa <f_sync+0x96>
					dir = fp->dir_ptr;
 800f5ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f5bc:	7af3      	ldrb	r3, [r6, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f5be:	4631      	mov	r1, r6
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f5c0:	f043 0320 	orr.w	r3, r3, #32
 800f5c4:	72f3      	strb	r3, [r6, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f5c6:	68a2      	ldr	r2, [r4, #8]
 800f5c8:	6820      	ldr	r0, [r4, #0]
 800f5ca:	f7fe ffde 	bl	800e58a <st_clust.isra.2>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800f5ce:	68e1      	ldr	r1, [r4, #12]
 800f5d0:	f106 001c 	add.w	r0, r6, #28
 800f5d4:	f7fe fe86 	bl	800e2e4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800f5d8:	4639      	mov	r1, r7
 800f5da:	f106 0016 	add.w	r0, r6, #22
 800f5de:	f7fe fe81 	bl	800e2e4 <st_dword>
					fs->wflag = 1;
 800f5e2:	2301      	movs	r3, #1
 800f5e4:	9801      	ldr	r0, [sp, #4]
	*ptr++ = (BYTE)val; val >>= 8;
 800f5e6:	74b5      	strb	r5, [r6, #18]
	*ptr++ = (BYTE)val;
 800f5e8:	74f5      	strb	r5, [r6, #19]
					fs->wflag = 1;
 800f5ea:	70c3      	strb	r3, [r0, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f5ec:	f7ff fb59 	bl	800eca2 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f5f0:	7d23      	ldrb	r3, [r4, #20]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f5f2:	4605      	mov	r5, r0
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f5f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f5f8:	7523      	strb	r3, [r4, #20]
	LEAVE_FF(fs, res);
 800f5fa:	4629      	mov	r1, r5
 800f5fc:	9801      	ldr	r0, [sp, #4]
 800f5fe:	f7ff fb45 	bl	800ec8c <unlock_fs>
 800f602:	e7ca      	b.n	800f59a <f_sync+0x36>

0800f604 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800f604:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f606:	4605      	mov	r5, r0
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800f608:	f7ff ffac 	bl	800f564 <f_sync>
	if (res == FR_OK)
 800f60c:	4604      	mov	r4, r0
 800f60e:	b978      	cbnz	r0, 800f630 <f_close+0x2c>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800f610:	a901      	add	r1, sp, #4
 800f612:	4628      	mov	r0, r5
 800f614:	f7ff fd4f 	bl	800f0b6 <validate>
		if (res == FR_OK) {
 800f618:	4604      	mov	r4, r0
 800f61a:	b948      	cbnz	r0, 800f630 <f_close+0x2c>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800f61c:	6928      	ldr	r0, [r5, #16]
 800f61e:	f7fe fee9 	bl	800e3f4 <dec_lock>
			if (res == FR_OK)
 800f622:	4604      	mov	r4, r0
 800f624:	b900      	cbnz	r0, 800f628 <f_close+0x24>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800f626:	6028      	str	r0, [r5, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800f628:	2100      	movs	r1, #0
 800f62a:	9801      	ldr	r0, [sp, #4]
 800f62c:	f7ff fb2e 	bl	800ec8c <unlock_fs>
#endif
		}
	}
	return res;
}
 800f630:	4620      	mov	r0, r4
 800f632:	b003      	add	sp, #12
 800f634:	bd30      	pop	{r4, r5, pc}

0800f636 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800f636:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800f63a:	460e      	mov	r6, r1
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800f63c:	a901      	add	r1, sp, #4
{
 800f63e:	4605      	mov	r5, r0
	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800f640:	f7ff fd39 	bl	800f0b6 <validate>
	if (res == FR_OK) res = (FRESULT)fp->err;
 800f644:	4604      	mov	r4, r0
 800f646:	b908      	cbnz	r0, 800f64c <f_lseek+0x16>
 800f648:	7d6c      	ldrb	r4, [r5, #21]
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800f64a:	b114      	cbz	r4, 800f652 <f_lseek+0x1c>
#endif
			fp->sect = nsect;
		}
	}

	LEAVE_FF(fs, res);
 800f64c:	4621      	mov	r1, r4
 800f64e:	9801      	ldr	r0, [sp, #4]
 800f650:	e051      	b.n	800f6f6 <f_lseek+0xc0>
	if (fp->cltbl) {	/* Fast seek */
 800f652:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800f654:	2b00      	cmp	r3, #0
 800f656:	d07c      	beq.n	800f752 <f_lseek+0x11c>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800f658:	1c72      	adds	r2, r6, #1
 800f65a:	d134      	bne.n	800f6c6 <f_lseek+0x90>
			cl = fp->obj.sclust;		/* Origin of the chain */
 800f65c:	68af      	ldr	r7, [r5, #8]
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f65e:	f103 0904 	add.w	r9, r3, #4
 800f662:	f8d3 a000 	ldr.w	sl, [r3]
 800f666:	2602      	movs	r6, #2
			if (cl) {
 800f668:	b327      	cbz	r7, 800f6b4 <f_lseek+0x7e>
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800f66a:	f04f 0800 	mov.w	r8, #0
 800f66e:	eb07 0108 	add.w	r1, r7, r8
						cl = get_fat(&fp->obj, cl);
 800f672:	6828      	ldr	r0, [r5, #0]
 800f674:	f7ff fa21 	bl	800eaba <get_fat.isra.9>
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f678:	2801      	cmp	r0, #1
						cl = get_fat(&fp->obj, cl);
 800f67a:	f108 0801 	add.w	r8, r8, #1
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f67e:	d804      	bhi.n	800f68a <f_lseek+0x54>
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f680:	2402      	movs	r4, #2
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f682:	756c      	strb	r4, [r5, #21]
 800f684:	e7e2      	b.n	800f64c <f_lseek+0x16>
 800f686:	4607      	mov	r7, r0
 800f688:	e7ef      	b.n	800f66a <f_lseek+0x34>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f68a:	1c43      	adds	r3, r0, #1
 800f68c:	d101      	bne.n	800f692 <f_lseek+0x5c>
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f68e:	2401      	movs	r4, #1
 800f690:	e7f7      	b.n	800f682 <f_lseek+0x4c>
					} while (cl == pcl + 1);
 800f692:	eb07 0308 	add.w	r3, r7, r8
 800f696:	4283      	cmp	r3, r0
 800f698:	d0e9      	beq.n	800f66e <f_lseek+0x38>
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800f69a:	3602      	adds	r6, #2
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800f69c:	45b2      	cmp	sl, r6
						*tbl++ = ncl; *tbl++ = tcl;
 800f69e:	bf21      	itttt	cs
 800f6a0:	464b      	movcs	r3, r9
 800f6a2:	f843 8b08 	strcs.w	r8, [r3], #8
 800f6a6:	f8c9 7004 	strcs.w	r7, [r9, #4]
 800f6aa:	4699      	movcs	r9, r3
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800f6ac:	9b01      	ldr	r3, [sp, #4]
 800f6ae:	699b      	ldr	r3, [r3, #24]
 800f6b0:	4283      	cmp	r3, r0
 800f6b2:	d8e8      	bhi.n	800f686 <f_lseek+0x50>
			*fp->cltbl = ulen;	/* Number of items used */
 800f6b4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
			if (ulen <= tlen) {
 800f6b6:	4556      	cmp	r6, sl
			*fp->cltbl = ulen;	/* Number of items used */
 800f6b8:	601e      	str	r6, [r3, #0]
			if (ulen <= tlen) {
 800f6ba:	f200 80e4 	bhi.w	800f886 <f_lseek+0x250>
				*tbl = 0;		/* Terminate table */
 800f6be:	2300      	movs	r3, #0
 800f6c0:	f8c9 3000 	str.w	r3, [r9]
 800f6c4:	e7c2      	b.n	800f64c <f_lseek+0x16>
 800f6c6:	68e8      	ldr	r0, [r5, #12]
 800f6c8:	4286      	cmp	r6, r0
 800f6ca:	bf28      	it	cs
 800f6cc:	4606      	movcs	r6, r0
			fp->fptr = ofs;				/* Set file pointer */
 800f6ce:	61ae      	str	r6, [r5, #24]
			if (ofs) {
 800f6d0:	2e00      	cmp	r6, #0
 800f6d2:	d0bb      	beq.n	800f64c <f_lseek+0x16>
				fp->clust = clmt_clust(fp, ofs - 1);
 800f6d4:	f106 38ff 	add.w	r8, r6, #4294967295
 800f6d8:	9f01      	ldr	r7, [sp, #4]
 800f6da:	4628      	mov	r0, r5
 800f6dc:	4641      	mov	r1, r8
 800f6de:	f7fe feb0 	bl	800e442 <clmt_clust>
 800f6e2:	4601      	mov	r1, r0
 800f6e4:	61e8      	str	r0, [r5, #28]
				dsc = clust2sect(fs, fp->clust);
 800f6e6:	4638      	mov	r0, r7
 800f6e8:	f7fe fea0 	bl	800e42c <clust2sect>
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f6ec:	b948      	cbnz	r0, 800f702 <f_lseek+0xcc>
 800f6ee:	2402      	movs	r4, #2
 800f6f0:	4638      	mov	r0, r7
 800f6f2:	4621      	mov	r1, r4
 800f6f4:	756c      	strb	r4, [r5, #21]
	LEAVE_FF(fs, res);
 800f6f6:	f7ff fac9 	bl	800ec8c <unlock_fs>
}
 800f6fa:	4620      	mov	r0, r4
 800f6fc:	b002      	add	sp, #8
 800f6fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800f702:	f3c6 0608 	ubfx	r6, r6, #0, #9
 800f706:	2e00      	cmp	r6, #0
 800f708:	d0a0      	beq.n	800f64c <f_lseek+0x16>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800f70a:	897e      	ldrh	r6, [r7, #10]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800f70c:	6a2a      	ldr	r2, [r5, #32]
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800f70e:	3e01      	subs	r6, #1
 800f710:	ea06 2658 	and.w	r6, r6, r8, lsr #9
 800f714:	4406      	add	r6, r0
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800f716:	42b2      	cmp	r2, r6
 800f718:	d098      	beq.n	800f64c <f_lseek+0x16>
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f71a:	f995 3014 	ldrsb.w	r3, [r5, #20]
 800f71e:	f105 0830 	add.w	r8, r5, #48	; 0x30
 800f722:	2b00      	cmp	r3, #0
 800f724:	da0a      	bge.n	800f73c <f_lseek+0x106>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f726:	2301      	movs	r3, #1
 800f728:	4641      	mov	r1, r8
 800f72a:	7878      	ldrb	r0, [r7, #1]
 800f72c:	f7fe fdb6 	bl	800e29c <disk_write>
 800f730:	2800      	cmp	r0, #0
 800f732:	d1ac      	bne.n	800f68e <f_lseek+0x58>
						fp->flag &= (BYTE)~FA_DIRTY;
 800f734:	7d2b      	ldrb	r3, [r5, #20]
 800f736:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f73a:	752b      	strb	r3, [r5, #20]
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800f73c:	9801      	ldr	r0, [sp, #4]
 800f73e:	2301      	movs	r3, #1
 800f740:	4632      	mov	r2, r6
 800f742:	4641      	mov	r1, r8
 800f744:	7840      	ldrb	r0, [r0, #1]
 800f746:	f7fe fd9b 	bl	800e280 <disk_read>
 800f74a:	2800      	cmp	r0, #0
 800f74c:	d19f      	bne.n	800f68e <f_lseek+0x58>
					fp->sect = dsc;
 800f74e:	622e      	str	r6, [r5, #32]
 800f750:	e77c      	b.n	800f64c <f_lseek+0x16>
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800f752:	68eb      	ldr	r3, [r5, #12]
 800f754:	42b3      	cmp	r3, r6
 800f756:	d204      	bcs.n	800f762 <f_lseek+0x12c>
 800f758:	7d2a      	ldrb	r2, [r5, #20]
 800f75a:	f012 0f02 	tst.w	r2, #2
 800f75e:	bf08      	it	eq
 800f760:	461e      	moveq	r6, r3
		fp->fptr = nsect = 0;
 800f762:	2200      	movs	r2, #0
		ifptr = fp->fptr;
 800f764:	69ab      	ldr	r3, [r5, #24]
		fp->fptr = nsect = 0;
 800f766:	61aa      	str	r2, [r5, #24]
		if (ofs) {
 800f768:	b90e      	cbnz	r6, 800f76e <f_lseek+0x138>
		fp->fptr = nsect = 0;
 800f76a:	4637      	mov	r7, r6
 800f76c:	e01d      	b.n	800f7aa <f_lseek+0x174>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800f76e:	9a01      	ldr	r2, [sp, #4]
 800f770:	8957      	ldrh	r7, [r2, #10]
 800f772:	027f      	lsls	r7, r7, #9
			if (ifptr > 0 &&
 800f774:	2b00      	cmp	r3, #0
 800f776:	d040      	beq.n	800f7fa <f_lseek+0x1c4>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800f778:	3b01      	subs	r3, #1
 800f77a:	1e72      	subs	r2, r6, #1
 800f77c:	fbb3 f1f7 	udiv	r1, r3, r7
 800f780:	fbb2 f2f7 	udiv	r2, r2, r7
			if (ifptr > 0 &&
 800f784:	428a      	cmp	r2, r1
 800f786:	d338      	bcc.n	800f7fa <f_lseek+0x1c4>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f788:	427a      	negs	r2, r7
				clst = fp->clust;
 800f78a:	69e9      	ldr	r1, [r5, #28]
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f78c:	4013      	ands	r3, r2
				ofs -= fp->fptr;
 800f78e:	1af6      	subs	r6, r6, r3
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f790:	61ab      	str	r3, [r5, #24]
			if (clst != 0) {
 800f792:	2900      	cmp	r1, #0
 800f794:	d160      	bne.n	800f858 <f_lseek+0x222>
		fp->fptr = nsect = 0;
 800f796:	2700      	movs	r7, #0
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800f798:	68eb      	ldr	r3, [r5, #12]
 800f79a:	69ae      	ldr	r6, [r5, #24]
 800f79c:	429e      	cmp	r6, r3
			fp->flag |= FA_MODIFIED;
 800f79e:	bf81      	itttt	hi
 800f7a0:	7d2b      	ldrbhi	r3, [r5, #20]
			fp->obj.objsize = fp->fptr;
 800f7a2:	60ee      	strhi	r6, [r5, #12]
			fp->flag |= FA_MODIFIED;
 800f7a4:	f043 0340 	orrhi.w	r3, r3, #64	; 0x40
 800f7a8:	752b      	strbhi	r3, [r5, #20]
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800f7aa:	f3c6 0608 	ubfx	r6, r6, #0, #9
 800f7ae:	2e00      	cmp	r6, #0
 800f7b0:	f43f af4c 	beq.w	800f64c <f_lseek+0x16>
 800f7b4:	6a2a      	ldr	r2, [r5, #32]
 800f7b6:	4297      	cmp	r7, r2
 800f7b8:	f43f af48 	beq.w	800f64c <f_lseek+0x16>
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f7bc:	f995 3014 	ldrsb.w	r3, [r5, #20]
 800f7c0:	f105 0630 	add.w	r6, r5, #48	; 0x30
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	da0c      	bge.n	800f7e2 <f_lseek+0x1ac>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f7c8:	9801      	ldr	r0, [sp, #4]
 800f7ca:	2301      	movs	r3, #1
 800f7cc:	4631      	mov	r1, r6
 800f7ce:	7840      	ldrb	r0, [r0, #1]
 800f7d0:	f7fe fd64 	bl	800e29c <disk_write>
 800f7d4:	2800      	cmp	r0, #0
 800f7d6:	f47f af5a 	bne.w	800f68e <f_lseek+0x58>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f7da:	7d2b      	ldrb	r3, [r5, #20]
 800f7dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f7e0:	752b      	strb	r3, [r5, #20]
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f7e2:	9801      	ldr	r0, [sp, #4]
 800f7e4:	2301      	movs	r3, #1
 800f7e6:	463a      	mov	r2, r7
 800f7e8:	4631      	mov	r1, r6
 800f7ea:	7840      	ldrb	r0, [r0, #1]
 800f7ec:	f7fe fd48 	bl	800e280 <disk_read>
 800f7f0:	2800      	cmp	r0, #0
 800f7f2:	f47f af4c 	bne.w	800f68e <f_lseek+0x58>
			fp->sect = nsect;
 800f7f6:	622f      	str	r7, [r5, #32]
 800f7f8:	e728      	b.n	800f64c <f_lseek+0x16>
				clst = fp->obj.sclust;					/* start from the first cluster */
 800f7fa:	68a9      	ldr	r1, [r5, #8]
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800f7fc:	b951      	cbnz	r1, 800f814 <f_lseek+0x1de>
					clst = create_chain(&fp->obj, 0);
 800f7fe:	4628      	mov	r0, r5
 800f800:	f7ff f9b5 	bl	800eb6e <create_chain>
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f804:	2801      	cmp	r0, #1
					clst = create_chain(&fp->obj, 0);
 800f806:	4601      	mov	r1, r0
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f808:	f43f af3a 	beq.w	800f680 <f_lseek+0x4a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f80c:	3001      	adds	r0, #1
 800f80e:	f43f af3e 	beq.w	800f68e <f_lseek+0x58>
					fp->obj.sclust = clst;
 800f812:	60a9      	str	r1, [r5, #8]
				fp->clust = clst;
 800f814:	61e9      	str	r1, [r5, #28]
 800f816:	e7bc      	b.n	800f792 <f_lseek+0x15c>
					ofs -= bcs; fp->fptr += bcs;
 800f818:	443b      	add	r3, r7
 800f81a:	1bf6      	subs	r6, r6, r7
 800f81c:	61ab      	str	r3, [r5, #24]
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800f81e:	7d2b      	ldrb	r3, [r5, #20]
 800f820:	079a      	lsls	r2, r3, #30
 800f822:	d506      	bpl.n	800f832 <f_lseek+0x1fc>
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800f824:	4628      	mov	r0, r5
 800f826:	f7ff f9a2 	bl	800eb6e <create_chain>
						if (clst == 0) {				/* Clip file size in case of disk full */
 800f82a:	4601      	mov	r1, r0
 800f82c:	b928      	cbnz	r0, 800f83a <f_lseek+0x204>
							ofs = 0; break;
 800f82e:	4606      	mov	r6, r0
 800f830:	e015      	b.n	800f85e <f_lseek+0x228>
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800f832:	6828      	ldr	r0, [r5, #0]
 800f834:	f7ff f941 	bl	800eaba <get_fat.isra.9>
 800f838:	4601      	mov	r1, r0
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f83a:	1c4b      	adds	r3, r1, #1
 800f83c:	9801      	ldr	r0, [sp, #4]
 800f83e:	d103      	bne.n	800f848 <f_lseek+0x212>
 800f840:	2401      	movs	r4, #1
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800f842:	756c      	strb	r4, [r5, #21]
 800f844:	4621      	mov	r1, r4
 800f846:	e756      	b.n	800f6f6 <f_lseek+0xc0>
 800f848:	2901      	cmp	r1, #1
 800f84a:	d902      	bls.n	800f852 <f_lseek+0x21c>
 800f84c:	6983      	ldr	r3, [r0, #24]
 800f84e:	428b      	cmp	r3, r1
 800f850:	d801      	bhi.n	800f856 <f_lseek+0x220>
 800f852:	2402      	movs	r4, #2
 800f854:	e7f5      	b.n	800f842 <f_lseek+0x20c>
					fp->clust = clst;
 800f856:	61e9      	str	r1, [r5, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800f858:	42be      	cmp	r6, r7
 800f85a:	69ab      	ldr	r3, [r5, #24]
 800f85c:	d8dc      	bhi.n	800f818 <f_lseek+0x1e2>
				fp->fptr += ofs;
 800f85e:	69ab      	ldr	r3, [r5, #24]
 800f860:	4433      	add	r3, r6
 800f862:	61ab      	str	r3, [r5, #24]
				if (ofs % SS(fs)) {
 800f864:	f3c6 0308 	ubfx	r3, r6, #0, #9
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d094      	beq.n	800f796 <f_lseek+0x160>
 800f86c:	9a01      	ldr	r2, [sp, #4]
					nsect = clust2sect(fs, clst);	/* Current sector */
 800f86e:	4610      	mov	r0, r2
 800f870:	f7fe fddc 	bl	800e42c <clust2sect>
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800f874:	b920      	cbnz	r0, 800f880 <f_lseek+0x24a>
 800f876:	2402      	movs	r4, #2
 800f878:	4610      	mov	r0, r2
 800f87a:	756c      	strb	r4, [r5, #21]
 800f87c:	4621      	mov	r1, r4
 800f87e:	e73a      	b.n	800f6f6 <f_lseek+0xc0>
					nsect += (DWORD)(ofs / SS(fs));
 800f880:	eb00 2756 	add.w	r7, r0, r6, lsr #9
 800f884:	e788      	b.n	800f798 <f_lseek+0x162>
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800f886:	2411      	movs	r4, #17
 800f888:	e6e0      	b.n	800f64c <f_lseek+0x16>

0800f88a <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800f88a:	b530      	push	{r4, r5, lr}
 800f88c:	b085      	sub	sp, #20
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800f88e:	4604      	mov	r4, r0
{
 800f890:	9101      	str	r1, [sp, #4]
	if (!dp) return FR_INVALID_OBJECT;
 800f892:	2800      	cmp	r0, #0
 800f894:	d03c      	beq.n	800f910 <f_opendir+0x86>

	/* Get logical drive */
	obj = &dp->obj;
	res = find_volume(&path, &fs, 0);
 800f896:	2200      	movs	r2, #0
 800f898:	a903      	add	r1, sp, #12
 800f89a:	a801      	add	r0, sp, #4
 800f89c:	f7fe ff30 	bl	800e700 <find_volume>
	if (res == FR_OK) {
 800f8a0:	4605      	mov	r5, r0
 800f8a2:	b980      	cbnz	r0, 800f8c6 <f_opendir+0x3c>
		obj->fs = fs;
 800f8a4:	9b03      	ldr	r3, [sp, #12]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800f8a6:	4620      	mov	r0, r4
 800f8a8:	9901      	ldr	r1, [sp, #4]
		obj->fs = fs;
 800f8aa:	6023      	str	r3, [r4, #0]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800f8ac:	f7ff faec 	bl	800ee88 <follow_path>
		if (res == FR_OK) {						/* Follow completed */
 800f8b0:	4605      	mov	r5, r0
 800f8b2:	bb40      	cbnz	r0, 800f906 <f_opendir+0x7c>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800f8b4:	f994 302f 	ldrsb.w	r3, [r4, #47]	; 0x2f
 800f8b8:	9d03      	ldr	r5, [sp, #12]
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	db0b      	blt.n	800f8d6 <f_opendir+0x4c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800f8be:	79a3      	ldrb	r3, [r4, #6]
 800f8c0:	06db      	lsls	r3, r3, #27
 800f8c2:	d403      	bmi.n	800f8cc <f_opendir+0x42>
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800f8c4:	2505      	movs	r5, #5
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800f8c6:	2300      	movs	r3, #0
 800f8c8:	6023      	str	r3, [r4, #0]
 800f8ca:	e013      	b.n	800f8f4 <f_opendir+0x6a>
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800f8cc:	7828      	ldrb	r0, [r5, #0]
 800f8ce:	6a21      	ldr	r1, [r4, #32]
 800f8d0:	f7fe fe4c 	bl	800e56c <ld_clust.isra.1>
 800f8d4:	60a0      	str	r0, [r4, #8]
				obj->id = fs->id;
 800f8d6:	88eb      	ldrh	r3, [r5, #6]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800f8d8:	4620      	mov	r0, r4
				obj->id = fs->id;
 800f8da:	80a3      	strh	r3, [r4, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800f8dc:	f7ff fa2c 	bl	800ed38 <dir_sdi.constprop.14>
				if (res == FR_OK) {
 800f8e0:	4605      	mov	r5, r0
 800f8e2:	b980      	cbnz	r0, 800f906 <f_opendir+0x7c>
					if (obj->sclust) {
 800f8e4:	68a3      	ldr	r3, [r4, #8]
 800f8e6:	b163      	cbz	r3, 800f902 <f_opendir+0x78>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800f8e8:	4601      	mov	r1, r0
 800f8ea:	4620      	mov	r0, r4
 800f8ec:	f7fe fd42 	bl	800e374 <inc_lock>
 800f8f0:	6120      	str	r0, [r4, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800f8f2:	b158      	cbz	r0, 800f90c <f_opendir+0x82>

	LEAVE_FF(fs, res);
 800f8f4:	4629      	mov	r1, r5
 800f8f6:	9803      	ldr	r0, [sp, #12]
 800f8f8:	f7ff f9c8 	bl	800ec8c <unlock_fs>
}
 800f8fc:	4628      	mov	r0, r5
 800f8fe:	b005      	add	sp, #20
 800f900:	bd30      	pop	{r4, r5, pc}
						obj->lockid = 0;	/* Root directory need not to be locked */
 800f902:	6120      	str	r0, [r4, #16]
 800f904:	e7f6      	b.n	800f8f4 <f_opendir+0x6a>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800f906:	2d04      	cmp	r5, #4
 800f908:	d0dc      	beq.n	800f8c4 <f_opendir+0x3a>
 800f90a:	e7dc      	b.n	800f8c6 <f_opendir+0x3c>
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800f90c:	2512      	movs	r5, #18
 800f90e:	e7da      	b.n	800f8c6 <f_opendir+0x3c>
	if (!dp) return FR_INVALID_OBJECT;
 800f910:	2509      	movs	r5, #9
 800f912:	e7f3      	b.n	800f8fc <f_opendir+0x72>

0800f914 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800f914:	b537      	push	{r0, r1, r2, r4, r5, lr}
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800f916:	a901      	add	r1, sp, #4
{
 800f918:	4605      	mov	r5, r0
	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800f91a:	f7ff fbcc 	bl	800f0b6 <validate>
	if (res == FR_OK) {
 800f91e:	b940      	cbnz	r0, 800f932 <f_closedir+0x1e>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800f920:	6928      	ldr	r0, [r5, #16]
 800f922:	b940      	cbnz	r0, 800f936 <f_closedir+0x22>
			res = dec_lock(dp->obj.lockid);
		}
		if (res == FR_OK)
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800f924:	2400      	movs	r4, #0
 800f926:	602c      	str	r4, [r5, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 800f928:	9801      	ldr	r0, [sp, #4]
 800f92a:	2100      	movs	r1, #0
 800f92c:	f7ff f9ae 	bl	800ec8c <unlock_fs>
 800f930:	4620      	mov	r0, r4
#endif
	}
	return res;
}
 800f932:	b003      	add	sp, #12
 800f934:	bd30      	pop	{r4, r5, pc}
			res = dec_lock(dp->obj.lockid);
 800f936:	f7fe fd5d 	bl	800e3f4 <dec_lock>
		if (res == FR_OK)
 800f93a:	4604      	mov	r4, r0
 800f93c:	2800      	cmp	r0, #0
 800f93e:	d1f3      	bne.n	800f928 <f_closedir+0x14>
 800f940:	e7f0      	b.n	800f924 <f_closedir+0x10>

0800f942 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800f942:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f944:	460e      	mov	r6, r1
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800f946:	a901      	add	r1, sp, #4
{
 800f948:	4605      	mov	r5, r0
	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800f94a:	f7ff fbb4 	bl	800f0b6 <validate>
	if (res == FR_OK) {
 800f94e:	4604      	mov	r4, r0
 800f950:	b920      	cbnz	r0, 800f95c <f_readdir+0x1a>
		if (!fno) {
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800f952:	4628      	mov	r0, r5
		if (!fno) {
 800f954:	b94e      	cbnz	r6, 800f96a <f_readdir+0x28>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800f956:	f7ff f9ef 	bl	800ed38 <dir_sdi.constprop.14>
 800f95a:	4604      	mov	r4, r0
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800f95c:	9801      	ldr	r0, [sp, #4]
 800f95e:	4621      	mov	r1, r4
 800f960:	f7ff f994 	bl	800ec8c <unlock_fs>
}
 800f964:	4620      	mov	r0, r4
 800f966:	b002      	add	sp, #8
 800f968:	bd70      	pop	{r4, r5, r6, pc}
			res = dir_read(dp, 0);			/* Read an item */
 800f96a:	f7ff fb49 	bl	800f000 <dir_read.constprop.12>
			if (res == FR_OK) {				/* A valid entry is found */
 800f96e:	f010 03fb 	ands.w	r3, r0, #251	; 0xfb
			res = dir_read(dp, 0);			/* Read an item */
 800f972:	4604      	mov	r4, r0
			if (res == FR_OK) {				/* A valid entry is found */
 800f974:	d1f2      	bne.n	800f95c <f_readdir+0x1a>
	fno->fname[0] = 0;		/* Invaidate file info */
 800f976:	7273      	strb	r3, [r6, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800f978:	69eb      	ldr	r3, [r5, #28]
 800f97a:	b11b      	cbz	r3, 800f984 <f_readdir+0x42>
 800f97c:	4631      	mov	r1, r6
 800f97e:	4628      	mov	r0, r5
 800f980:	f7fe fe0f 	bl	800e5a2 <get_fileinfo.part.3>
				res = dir_next(dp, 0);		/* Increment index for next */
 800f984:	2100      	movs	r1, #0
 800f986:	4628      	mov	r0, r5
 800f988:	f7ff fa09 	bl	800ed9e <dir_next>
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800f98c:	2804      	cmp	r0, #4
 800f98e:	bf14      	ite	ne
 800f990:	4604      	movne	r4, r0
 800f992:	2400      	moveq	r4, #0
 800f994:	e7e2      	b.n	800f95c <f_readdir+0x1a>

0800f996 <f_findnext>:

FRESULT f_findnext (
	DIR* dp,		/* Pointer to the open directory object */
	FILINFO* fno	/* Pointer to the file information structure */
)
{
 800f996:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f998:	4606      	mov	r6, r0
 800f99a:	460d      	mov	r5, r1


	for (;;) {
		res = f_readdir(dp, fno);		/* Get a directory item */
		if (res != FR_OK || !fno || !fno->fname[0]) break;	/* Terminate if any error or end of directory */
		if (pattern_matching(dp->pat, fno->fname, 0, 0)) break;		/* Test for the file name */
 800f99c:	f101 0709 	add.w	r7, r1, #9
		res = f_readdir(dp, fno);		/* Get a directory item */
 800f9a0:	4629      	mov	r1, r5
 800f9a2:	4630      	mov	r0, r6
 800f9a4:	f7ff ffcd 	bl	800f942 <f_readdir>
		if (res != FR_OK || !fno || !fno->fname[0]) break;	/* Terminate if any error or end of directory */
 800f9a8:	4604      	mov	r4, r0
 800f9aa:	b950      	cbnz	r0, 800f9c2 <f_findnext+0x2c>
 800f9ac:	b14d      	cbz	r5, 800f9c2 <f_findnext+0x2c>
 800f9ae:	7a6b      	ldrb	r3, [r5, #9]
 800f9b0:	b13b      	cbz	r3, 800f9c2 <f_findnext+0x2c>
		if (pattern_matching(dp->pat, fno->fname, 0, 0)) break;		/* Test for the file name */
 800f9b2:	4603      	mov	r3, r0
 800f9b4:	4602      	mov	r2, r0
 800f9b6:	4639      	mov	r1, r7
 800f9b8:	6b30      	ldr	r0, [r6, #48]	; 0x30
 800f9ba:	f7fe fd69 	bl	800e490 <pattern_matching>
 800f9be:	2800      	cmp	r0, #0
 800f9c0:	d0ee      	beq.n	800f9a0 <f_findnext+0xa>
#if _USE_LFN != 0 && _USE_FIND == 2
		if (pattern_matching(dp->pat, fno->altname, 0, 0)) break;	/* Test for alternative name if exist */
#endif
	}
	return res;
}
 800f9c2:	4620      	mov	r0, r4
 800f9c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f9c6 <f_findfirst>:
	DIR* dp,				/* Pointer to the blank directory object */
	FILINFO* fno,			/* Pointer to the file information structure */
	const TCHAR* path,		/* Pointer to the directory to open */
	const TCHAR* pattern	/* Pointer to the matching pattern */
)
{
 800f9c6:	b538      	push	{r3, r4, r5, lr}
 800f9c8:	460d      	mov	r5, r1
	FRESULT res;


	dp->pat = pattern;		/* Save pointer to pattern string */
 800f9ca:	6303      	str	r3, [r0, #48]	; 0x30
	res = f_opendir(dp, path);		/* Open the target directory */
 800f9cc:	4611      	mov	r1, r2
{
 800f9ce:	4604      	mov	r4, r0
	res = f_opendir(dp, path);		/* Open the target directory */
 800f9d0:	f7ff ff5b 	bl	800f88a <f_opendir>
	if (res == FR_OK) {
 800f9d4:	b928      	cbnz	r0, 800f9e2 <f_findfirst+0x1c>
		res = f_findnext(dp, fno);	/* Find the first item */
 800f9d6:	4629      	mov	r1, r5
 800f9d8:	4620      	mov	r0, r4
	}
	return res;
}
 800f9da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		res = f_findnext(dp, fno);	/* Find the first item */
 800f9de:	f7ff bfda 	b.w	800f996 <f_findnext>
}
 800f9e2:	bd38      	pop	{r3, r4, r5, pc}

0800f9e4 <FATFS_LinkDriverEx>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 800f9e4:	4b0f      	ldr	r3, [pc, #60]	; (800fa24 <FATFS_LinkDriverEx+0x40>)
{
 800f9e6:	b530      	push	{r4, r5, lr}
  if(disk.nbr < _VOLUMES)
 800f9e8:	7a5d      	ldrb	r5, [r3, #9]
 800f9ea:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 800f9ee:	b9b5      	cbnz	r5, 800fa1e <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f9f0:	7a5d      	ldrb	r5, [r3, #9]
 800f9f2:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 800f9f4:	7a5d      	ldrb	r5, [r3, #9]
 800f9f6:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800f9fa:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 800f9fc:	7a58      	ldrb	r0, [r3, #9]
 800f9fe:	4418      	add	r0, r3
 800fa00:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 800fa02:	7a5a      	ldrb	r2, [r3, #9]
 800fa04:	b2d2      	uxtb	r2, r2
 800fa06:	1c50      	adds	r0, r2, #1
    path[0] = DiskNum + '0';
 800fa08:	3230      	adds	r2, #48	; 0x30
    DiskNum = disk.nbr++;
 800fa0a:	b2c0      	uxtb	r0, r0
 800fa0c:	7258      	strb	r0, [r3, #9]
    path[1] = ':';
 800fa0e:	233a      	movs	r3, #58	; 0x3a
    path[2] = '/';
    path[3] = 0;
 800fa10:	4620      	mov	r0, r4
    path[0] = DiskNum + '0';
 800fa12:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 800fa14:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 800fa16:	232f      	movs	r3, #47	; 0x2f
    path[3] = 0;
 800fa18:	70cc      	strb	r4, [r1, #3]
    path[2] = '/';
 800fa1a:	708b      	strb	r3, [r1, #2]
    ret = 0;
  }

  return ret;
}
 800fa1c:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 800fa1e:	2001      	movs	r0, #1
 800fa20:	e7fc      	b.n	800fa1c <FATFS_LinkDriverEx+0x38>
 800fa22:	bf00      	nop
 800fa24:	24000900 	.word	0x24000900

0800fa28 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 800fa28:	2200      	movs	r2, #0
 800fa2a:	f7ff bfdb 	b.w	800f9e4 <FATFS_LinkDriverEx>

0800fa2e <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800fa2e:	b510      	push	{r4, lr}
 800fa30:	460c      	mov	r4, r1

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800fa32:	2101      	movs	r1, #1
 800fa34:	2200      	movs	r2, #0
 800fa36:	4608      	mov	r0, r1
 800fa38:	f000 f9b6 	bl	800fda8 <osSemaphoreNew>
 800fa3c:	6020      	str	r0, [r4, #0]

#endif
    ret = (*sobj != NULL);

    return ret;
}
 800fa3e:	3000      	adds	r0, #0
 800fa40:	bf18      	it	ne
 800fa42:	2001      	movne	r0, #1
 800fa44:	bd10      	pop	{r4, pc}

0800fa46 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800fa46:	b508      	push	{r3, lr}
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800fa48:	f000 fa78 	bl	800ff3c <osSemaphoreDelete>
#endif
    return 1;
}
 800fa4c:	2001      	movs	r0, #1
 800fa4e:	bd08      	pop	{r3, pc}

0800fa50 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800fa50:	b508      	push	{r3, lr}
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800fa52:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800fa56:	f000 f9fd 	bl	800fe54 <osSemaphoreAcquire>
  {
    ret = 1;
  }

  return ret;
}
 800fa5a:	fab0 f080 	clz	r0, r0
 800fa5e:	0940      	lsrs	r0, r0, #5
 800fa60:	bd08      	pop	{r3, pc}

0800fa62 <ff_rel_grant>:
)
{
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800fa62:	f000 ba33 	b.w	800fecc <osSemaphoreRelease>
	...

0800fa68 <SysTick_Handler>:
extern void xPortSysTickHandler (void);

/*
  SysTick handler implementation that also clears overflow flag.
*/
void SysTick_Handler (void) {
 800fa68:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 800fa6a:	4b05      	ldr	r3, [pc, #20]	; (800fa80 <SysTick_Handler+0x18>)
 800fa6c:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800fa6e:	f002 fb19 	bl	80120a4 <xTaskGetSchedulerState>
 800fa72:	2801      	cmp	r0, #1
 800fa74:	d003      	beq.n	800fa7e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 800fa76:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 800fa7a:	f002 bf63 	b.w	8012944 <xPortSysTickHandler>
}
 800fa7e:	bd08      	pop	{r3, pc}
 800fa80:	e000e010 	.word	0xe000e010

0800fa84 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fa84:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 800fa88:	b113      	cbz	r3, 800fa90 <osKernelInitialize+0xc>
    stat = osErrorISR;
 800fa8a:	f06f 0005 	mvn.w	r0, #5
 800fa8e:	4770      	bx	lr
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fa90:	f3ef 8210 	mrs	r2, PRIMASK
 800fa94:	4b07      	ldr	r3, [pc, #28]	; (800fab4 <osKernelInitialize+0x30>)
  if (IS_IRQ()) {
 800fa96:	b912      	cbnz	r2, 800fa9e <osKernelInitialize+0x1a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fa98:	f3ef 8211 	mrs	r2, BASEPRI
 800fa9c:	b112      	cbz	r2, 800faa4 <osKernelInitialize+0x20>
 800fa9e:	681a      	ldr	r2, [r3, #0]
 800faa0:	2a02      	cmp	r2, #2
 800faa2:	d0f2      	beq.n	800fa8a <osKernelInitialize+0x6>
  }
  else {
    if (KernelState == osKernelInactive) {
 800faa4:	6818      	ldr	r0, [r3, #0]
 800faa6:	b910      	cbnz	r0, 800faae <osKernelInitialize+0x2a>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800faa8:	2201      	movs	r2, #1
 800faaa:	601a      	str	r2, [r3, #0]
 800faac:	4770      	bx	lr
      stat = osOK;
    } else {
      stat = osError;
 800faae:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 800fab2:	4770      	bx	lr
 800fab4:	24000b6c 	.word	0x24000b6c

0800fab8 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 800fab8:	b508      	push	{r3, lr}
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 800faba:	f002 faf3 	bl	80120a4 <xTaskGetSchedulerState>
 800fabe:	b138      	cbz	r0, 800fad0 <osKernelGetState+0x18>
 800fac0:	2802      	cmp	r0, #2
 800fac2:	d006      	beq.n	800fad2 <osKernelGetState+0x1a>
      state = osKernelLocked;
      break;

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 800fac4:	4b03      	ldr	r3, [pc, #12]	; (800fad4 <osKernelGetState+0x1c>)
 800fac6:	6818      	ldr	r0, [r3, #0]
 800fac8:	1e43      	subs	r3, r0, #1
 800faca:	4258      	negs	r0, r3
 800facc:	4158      	adcs	r0, r3
 800face:	e000      	b.n	800fad2 <osKernelGetState+0x1a>
      state = osKernelLocked;
 800fad0:	2003      	movs	r0, #3
      }
      break;
  }

  return (state);
}
 800fad2:	bd08      	pop	{r3, pc}
 800fad4:	24000b6c 	.word	0x24000b6c

0800fad8 <osKernelStart>:

osStatus_t osKernelStart (void) {
 800fad8:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fada:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800fade:	b113      	cbz	r3, 800fae6 <osKernelStart+0xe>
    stat = osErrorISR;
 800fae0:	f06f 0005 	mvn.w	r0, #5
      stat = osError;
    }
  }

  return (stat);
}
 800fae4:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fae6:	f3ef 8210 	mrs	r2, PRIMASK
 800faea:	4b0a      	ldr	r3, [pc, #40]	; (800fb14 <osKernelStart+0x3c>)
  if (IS_IRQ()) {
 800faec:	b912      	cbnz	r2, 800faf4 <osKernelStart+0x1c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800faee:	f3ef 8211 	mrs	r2, BASEPRI
 800faf2:	b112      	cbz	r2, 800fafa <osKernelStart+0x22>
 800faf4:	681a      	ldr	r2, [r3, #0]
 800faf6:	2a02      	cmp	r2, #2
 800faf8:	d0f2      	beq.n	800fae0 <osKernelStart+0x8>
    if (KernelState == osKernelReady) {
 800fafa:	681a      	ldr	r2, [r3, #0]
 800fafc:	2a01      	cmp	r2, #1
 800fafe:	d105      	bne.n	800fb0c <osKernelStart+0x34>
      KernelState = osKernelRunning;
 800fb00:	2202      	movs	r2, #2
 800fb02:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800fb04:	f001 ff02 	bl	801190c <vTaskStartScheduler>
      stat = osOK;
 800fb08:	2000      	movs	r0, #0
 800fb0a:	e7eb      	b.n	800fae4 <osKernelStart+0xc>
      stat = osError;
 800fb0c:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 800fb10:	e7e8      	b.n	800fae4 <osKernelStart+0xc>
 800fb12:	bf00      	nop
 800fb14:	24000b6c 	.word	0x24000b6c

0800fb18 <osKernelGetTickCount>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fb18:	f3ef 8305 	mrs	r3, IPSR
}

uint32_t osKernelGetTickCount (void) {
  TickType_t ticks;

  if (IS_IRQ()) {
 800fb1c:	b10b      	cbz	r3, 800fb22 <osKernelGetTickCount+0xa>
    ticks = xTaskGetTickCountFromISR();
 800fb1e:	f001 bf5d 	b.w	80119dc <xTaskGetTickCountFromISR>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fb22:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 800fb26:	b913      	cbnz	r3, 800fb2e <osKernelGetTickCount+0x16>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fb28:	f3ef 8311 	mrs	r3, BASEPRI
 800fb2c:	b11b      	cbz	r3, 800fb36 <osKernelGetTickCount+0x1e>
 800fb2e:	4b03      	ldr	r3, [pc, #12]	; (800fb3c <osKernelGetTickCount+0x24>)
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	2b02      	cmp	r3, #2
 800fb34:	d0f3      	beq.n	800fb1e <osKernelGetTickCount+0x6>
  } else {
    ticks = xTaskGetTickCount();
 800fb36:	f001 bf4b 	b.w	80119d0 <xTaskGetTickCount>
 800fb3a:	bf00      	nop
 800fb3c:	24000b6c 	.word	0x24000b6c

0800fb40 <osKernelGetTickFreq>:
  return (ticks);
}

uint32_t osKernelGetTickFreq (void) {
  return (configTICK_RATE_HZ);
}
 800fb40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800fb44:	4770      	bx	lr
	...

0800fb48 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800fb48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb4a:	4614      	mov	r4, r2
 800fb4c:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800fb4e:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800fb50:	460b      	mov	r3, r1
  hTask = NULL;
 800fb52:	9205      	str	r2, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fb54:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 800fb58:	bb32      	cbnz	r2, 800fba8 <osThreadNew+0x60>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fb5a:	f3ef 8210 	mrs	r2, PRIMASK
 800fb5e:	b912      	cbnz	r2, 800fb66 <osThreadNew+0x1e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fb60:	f3ef 8211 	mrs	r2, BASEPRI
 800fb64:	b11a      	cbz	r2, 800fb6e <osThreadNew+0x26>
 800fb66:	4a22      	ldr	r2, [pc, #136]	; (800fbf0 <osThreadNew+0xa8>)
 800fb68:	6812      	ldr	r2, [r2, #0]
 800fb6a:	2a02      	cmp	r2, #2
 800fb6c:	d01c      	beq.n	800fba8 <osThreadNew+0x60>
 800fb6e:	b1d8      	cbz	r0, 800fba8 <osThreadNew+0x60>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 800fb70:	2c00      	cmp	r4, #0
 800fb72:	d036      	beq.n	800fbe2 <osThreadNew+0x9a>
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 800fb74:	69a5      	ldr	r5, [r4, #24]
      if (attr->name != NULL) {
 800fb76:	6821      	ldr	r1, [r4, #0]
 800fb78:	2d00      	cmp	r5, #0
 800fb7a:	bf08      	it	eq
 800fb7c:	2518      	moveq	r5, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800fb7e:	1e6a      	subs	r2, r5, #1
 800fb80:	462f      	mov	r7, r5
 800fb82:	2a37      	cmp	r2, #55	; 0x37
 800fb84:	d831      	bhi.n	800fbea <osThreadNew+0xa2>
 800fb86:	6862      	ldr	r2, [r4, #4]
 800fb88:	07d2      	lsls	r2, r2, #31
 800fb8a:	d42e      	bmi.n	800fbea <osThreadNew+0xa2>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 800fb8c:	6966      	ldr	r6, [r4, #20]
 800fb8e:	b176      	cbz	r6, 800fbae <osThreadNew+0x66>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800fb90:	08b2      	lsrs	r2, r6, #2
 800fb92:	e9d4 ce02 	ldrd	ip, lr, [r4, #8]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fb96:	f1bc 0f00 	cmp.w	ip, #0
 800fb9a:	d00a      	beq.n	800fbb2 <osThreadNew+0x6a>
 800fb9c:	f1be 0f5f 	cmp.w	lr, #95	; 0x5f
 800fba0:	d902      	bls.n	800fba8 <osThreadNew+0x60>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fba2:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fba4:	b104      	cbz	r4, 800fba8 <osThreadNew+0x60>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fba6:	b9ae      	cbnz	r6, 800fbd4 <osThreadNew+0x8c>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800fba8:	9805      	ldr	r0, [sp, #20]
}
 800fbaa:	b007      	add	sp, #28
 800fbac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 800fbae:	2280      	movs	r2, #128	; 0x80
 800fbb0:	e7ef      	b.n	800fb92 <osThreadNew+0x4a>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800fbb2:	f1be 0f00 	cmp.w	lr, #0
 800fbb6:	d1f7      	bne.n	800fba8 <osThreadNew+0x60>
      if (mem == 0) {
 800fbb8:	6924      	ldr	r4, [r4, #16]
 800fbba:	2c00      	cmp	r4, #0
 800fbbc:	d1f4      	bne.n	800fba8 <osThreadNew+0x60>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800fbbe:	ac05      	add	r4, sp, #20
 800fbc0:	b292      	uxth	r2, r2
 800fbc2:	e9cd 7400 	strd	r7, r4, [sp]
 800fbc6:	f001 fe73 	bl	80118b0 <xTaskCreate>
 800fbca:	2801      	cmp	r0, #1
          hTask = NULL;
 800fbcc:	bf1c      	itt	ne
 800fbce:	2300      	movne	r3, #0
 800fbd0:	9305      	strne	r3, [sp, #20]
 800fbd2:	e7e9      	b.n	800fba8 <osThreadNew+0x60>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fbd4:	e9cd 4c01 	strd	r4, ip, [sp, #4]
 800fbd8:	9500      	str	r5, [sp, #0]
 800fbda:	f001 fe31 	bl	8011840 <xTaskCreateStatic>
 800fbde:	9005      	str	r0, [sp, #20]
 800fbe0:	e7e2      	b.n	800fba8 <osThreadNew+0x60>
    prio  = (UBaseType_t)osPriorityNormal;
 800fbe2:	2718      	movs	r7, #24
    stack = configMINIMAL_STACK_SIZE;
 800fbe4:	2280      	movs	r2, #128	; 0x80
    name = NULL;
 800fbe6:	4621      	mov	r1, r4
 800fbe8:	e7e9      	b.n	800fbbe <osThreadNew+0x76>
        return (NULL);
 800fbea:	2000      	movs	r0, #0
 800fbec:	e7dd      	b.n	800fbaa <osThreadNew+0x62>
 800fbee:	bf00      	nop
 800fbf0:	24000b6c 	.word	0x24000b6c

0800fbf4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800fbf4:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fbf6:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800fbfa:	b113      	cbz	r3, 800fc02 <osDelay+0xe>
    stat = osErrorISR;
 800fbfc:	f06f 0005 	mvn.w	r0, #5
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 800fc00:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fc02:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 800fc06:	b913      	cbnz	r3, 800fc0e <osDelay+0x1a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fc08:	f3ef 8311 	mrs	r3, BASEPRI
 800fc0c:	b11b      	cbz	r3, 800fc16 <osDelay+0x22>
 800fc0e:	4b05      	ldr	r3, [pc, #20]	; (800fc24 <osDelay+0x30>)
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	2b02      	cmp	r3, #2
 800fc14:	d0f2      	beq.n	800fbfc <osDelay+0x8>
    if (ticks != 0U) {
 800fc16:	2800      	cmp	r0, #0
 800fc18:	d0f2      	beq.n	800fc00 <osDelay+0xc>
      vTaskDelay(ticks);
 800fc1a:	f002 f88b 	bl	8011d34 <vTaskDelay>
    stat = osOK;
 800fc1e:	2000      	movs	r0, #0
 800fc20:	e7ee      	b.n	800fc00 <osDelay+0xc>
 800fc22:	bf00      	nop
 800fc24:	24000b6c 	.word	0x24000b6c

0800fc28 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800fc28:	b513      	push	{r0, r1, r4, lr}
 800fc2a:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fc2c:	f3ef 8305 	mrs	r3, IPSR
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800fc30:	b11b      	cbz	r3, 800fc3a <osDelayUntil+0x12>
    stat = osErrorISR;
 800fc32:	f06f 0005 	mvn.w	r0, #5
      stat = osErrorParameter;
    }
  }

  return (stat);
}
 800fc36:	b002      	add	sp, #8
 800fc38:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fc3a:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 800fc3e:	b913      	cbnz	r3, 800fc46 <osDelayUntil+0x1e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fc40:	f3ef 8311 	mrs	r3, BASEPRI
 800fc44:	b11b      	cbz	r3, 800fc4e <osDelayUntil+0x26>
 800fc46:	4b09      	ldr	r3, [pc, #36]	; (800fc6c <osDelayUntil+0x44>)
 800fc48:	681b      	ldr	r3, [r3, #0]
 800fc4a:	2b02      	cmp	r3, #2
 800fc4c:	d0f1      	beq.n	800fc32 <osDelayUntil+0xa>
    tcnt = xTaskGetTickCount();
 800fc4e:	f001 febf 	bl	80119d0 <xTaskGetTickCount>
    delay = (TickType_t)ticks - tcnt;
 800fc52:	1a21      	subs	r1, r4, r0
    tcnt = xTaskGetTickCount();
 800fc54:	9001      	str	r0, [sp, #4]
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800fc56:	2900      	cmp	r1, #0
 800fc58:	dd04      	ble.n	800fc64 <osDelayUntil+0x3c>
      vTaskDelayUntil (&tcnt, delay);
 800fc5a:	a801      	add	r0, sp, #4
 800fc5c:	f001 fffe 	bl	8011c5c <vTaskDelayUntil>
    stat = osOK;
 800fc60:	2000      	movs	r0, #0
 800fc62:	e7e8      	b.n	800fc36 <osDelayUntil+0xe>
      stat = osErrorParameter;
 800fc64:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 800fc68:	e7e5      	b.n	800fc36 <osDelayUntil+0xe>
 800fc6a:	bf00      	nop
 800fc6c:	24000b6c 	.word	0x24000b6c

0800fc70 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800fc70:	b570      	push	{r4, r5, r6, lr}
 800fc72:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fc74:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 800fc78:	b113      	cbz	r3, 800fc80 <osMutexNew+0x10>
  hMutex = NULL;
 800fc7a:	2500      	movs	r5, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 800fc7c:	4628      	mov	r0, r5
 800fc7e:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fc80:	f3ef 8210 	mrs	r2, PRIMASK
  if (!IS_IRQ()) {
 800fc84:	b912      	cbnz	r2, 800fc8c <osMutexNew+0x1c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fc86:	f3ef 8211 	mrs	r2, BASEPRI
 800fc8a:	b11a      	cbz	r2, 800fc94 <osMutexNew+0x24>
 800fc8c:	4a18      	ldr	r2, [pc, #96]	; (800fcf0 <osMutexNew+0x80>)
 800fc8e:	6812      	ldr	r2, [r2, #0]
 800fc90:	2a02      	cmp	r2, #2
 800fc92:	d0f2      	beq.n	800fc7a <osMutexNew+0xa>
    if (attr != NULL) {
 800fc94:	b104      	cbz	r4, 800fc98 <osMutexNew+0x28>
      type = attr->attr_bits;
 800fc96:	6863      	ldr	r3, [r4, #4]
    if ((type & osMutexRecursive) == osMutexRecursive) {
 800fc98:	f003 0601 	and.w	r6, r3, #1
    if ((type & osMutexRobust) != osMutexRobust) {
 800fc9c:	071b      	lsls	r3, r3, #28
 800fc9e:	d4ec      	bmi.n	800fc7a <osMutexNew+0xa>
      if (attr != NULL) {
 800fca0:	b1b4      	cbz	r4, 800fcd0 <osMutexNew+0x60>
 800fca2:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800fca6:	b189      	cbz	r1, 800fccc <osMutexNew+0x5c>
 800fca8:	2b4f      	cmp	r3, #79	; 0x4f
 800fcaa:	d9e6      	bls.n	800fc7a <osMutexNew+0xa>
        if (rmtx != 0U) {
 800fcac:	b1de      	cbz	r6, 800fce6 <osMutexNew+0x76>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800fcae:	2004      	movs	r0, #4
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800fcb0:	f000 fdba 	bl	8010828 <xQueueCreateMutexStatic>
 800fcb4:	4605      	mov	r5, r0
      if (hMutex != NULL) {
 800fcb6:	2800      	cmp	r0, #0
 800fcb8:	d0df      	beq.n	800fc7a <osMutexNew+0xa>
          name = attr->name;
 800fcba:	6821      	ldr	r1, [r4, #0]
        vQueueAddToRegistry (hMutex, name);
 800fcbc:	4628      	mov	r0, r5
 800fcbe:	f001 fb3f 	bl	8011340 <vQueueAddToRegistry>
      if ((hMutex != NULL) && (rmtx != 0U)) {
 800fcc2:	2e00      	cmp	r6, #0
 800fcc4:	d0da      	beq.n	800fc7c <osMutexNew+0xc>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800fcc6:	f045 0501 	orr.w	r5, r5, #1
  return ((osMutexId_t)hMutex);
 800fcca:	e7d7      	b.n	800fc7c <osMutexNew+0xc>
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	d1d4      	bne.n	800fc7a <osMutexNew+0xa>
          if (rmtx != 0U) {
 800fcd0:	b15e      	cbz	r6, 800fcea <osMutexNew+0x7a>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800fcd2:	2004      	movs	r0, #4
            hMutex = xSemaphoreCreateMutex ();
 800fcd4:	f000 fe02 	bl	80108dc <xQueueCreateMutex>
 800fcd8:	4605      	mov	r5, r0
      if (hMutex != NULL) {
 800fcda:	2800      	cmp	r0, #0
 800fcdc:	d0cd      	beq.n	800fc7a <osMutexNew+0xa>
        if (attr != NULL) {
 800fcde:	2c00      	cmp	r4, #0
 800fce0:	d1eb      	bne.n	800fcba <osMutexNew+0x4a>
          name = NULL;
 800fce2:	4621      	mov	r1, r4
 800fce4:	e7ea      	b.n	800fcbc <osMutexNew+0x4c>
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800fce6:	2001      	movs	r0, #1
 800fce8:	e7e2      	b.n	800fcb0 <osMutexNew+0x40>
            hMutex = xSemaphoreCreateMutex ();
 800fcea:	2001      	movs	r0, #1
 800fcec:	e7f2      	b.n	800fcd4 <osMutexNew+0x64>
 800fcee:	bf00      	nop
 800fcf0:	24000b6c 	.word	0x24000b6c

0800fcf4 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800fcf4:	4603      	mov	r3, r0
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800fcf6:	f020 0001 	bic.w	r0, r0, #1
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800fcfa:	b510      	push	{r4, lr}

  rmtx = (uint32_t)mutex_id & 1U;
 800fcfc:	f003 0301 	and.w	r3, r3, #1
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800fd00:	460c      	mov	r4, r1
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fd02:	f3ef 8205 	mrs	r2, IPSR

  stat = osOK;

  if (IS_IRQ()) {
 800fd06:	b112      	cbz	r2, 800fd0e <osMutexAcquire+0x1a>
    stat = osErrorISR;
 800fd08:	f06f 0005 	mvn.w	r0, #5
      }
    }
  }

  return (stat);
}
 800fd0c:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fd0e:	f3ef 8210 	mrs	r2, PRIMASK
  if (IS_IRQ()) {
 800fd12:	b912      	cbnz	r2, 800fd1a <osMutexAcquire+0x26>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fd14:	f3ef 8211 	mrs	r2, BASEPRI
 800fd18:	b11a      	cbz	r2, 800fd22 <osMutexAcquire+0x2e>
 800fd1a:	4a0d      	ldr	r2, [pc, #52]	; (800fd50 <osMutexAcquire+0x5c>)
 800fd1c:	6812      	ldr	r2, [r2, #0]
 800fd1e:	2a02      	cmp	r2, #2
 800fd20:	d0f2      	beq.n	800fd08 <osMutexAcquire+0x14>
  else if (hMutex == NULL) {
 800fd22:	b188      	cbz	r0, 800fd48 <osMutexAcquire+0x54>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800fd24:	4621      	mov	r1, r4
    if (rmtx != 0U) {
 800fd26:	b163      	cbz	r3, 800fd42 <osMutexAcquire+0x4e>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800fd28:	f001 fa3c 	bl	80111a4 <xQueueTakeMutexRecursive>
 800fd2c:	2801      	cmp	r0, #1
 800fd2e:	d101      	bne.n	800fd34 <osMutexAcquire+0x40>
  stat = osOK;
 800fd30:	2000      	movs	r0, #0
 800fd32:	e7eb      	b.n	800fd0c <osMutexAcquire+0x18>
          stat = osErrorResource;
 800fd34:	2c00      	cmp	r4, #0
 800fd36:	bf14      	ite	ne
 800fd38:	f06f 0001 	mvnne.w	r0, #1
 800fd3c:	f06f 0002 	mvneq.w	r0, #2
 800fd40:	e7e4      	b.n	800fd0c <osMutexAcquire+0x18>
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800fd42:	f001 f8a7 	bl	8010e94 <xQueueSemaphoreTake>
 800fd46:	e7f1      	b.n	800fd2c <osMutexAcquire+0x38>
    stat = osErrorParameter;
 800fd48:	f06f 0003 	mvn.w	r0, #3
 800fd4c:	e7de      	b.n	800fd0c <osMutexAcquire+0x18>
 800fd4e:	bf00      	nop
 800fd50:	24000b6c 	.word	0x24000b6c

0800fd54 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800fd54:	b508      	push	{r3, lr}
 800fd56:	4603      	mov	r3, r0
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800fd58:	f020 0001 	bic.w	r0, r0, #1

  rmtx = (uint32_t)mutex_id & 1U;
 800fd5c:	f003 0301 	and.w	r3, r3, #1
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fd60:	f3ef 8205 	mrs	r2, IPSR

  stat = osOK;

  if (IS_IRQ()) {
 800fd64:	b112      	cbz	r2, 800fd6c <osMutexRelease+0x18>
    stat = osErrorISR;
 800fd66:	f06f 0005 	mvn.w	r0, #5
      }
    }
  }

  return (stat);
}
 800fd6a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fd6c:	f3ef 8210 	mrs	r2, PRIMASK
  if (IS_IRQ()) {
 800fd70:	b912      	cbnz	r2, 800fd78 <osMutexRelease+0x24>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fd72:	f3ef 8211 	mrs	r2, BASEPRI
 800fd76:	b11a      	cbz	r2, 800fd80 <osMutexRelease+0x2c>
 800fd78:	4a0a      	ldr	r2, [pc, #40]	; (800fda4 <osMutexRelease+0x50>)
 800fd7a:	6812      	ldr	r2, [r2, #0]
 800fd7c:	2a02      	cmp	r2, #2
 800fd7e:	d0f2      	beq.n	800fd66 <osMutexRelease+0x12>
  else if (hMutex == NULL) {
 800fd80:	b168      	cbz	r0, 800fd9e <osMutexRelease+0x4a>
    if (rmtx != 0U) {
 800fd82:	b13b      	cbz	r3, 800fd94 <osMutexRelease+0x40>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800fd84:	f000 fd66 	bl	8010854 <xQueueGiveMutexRecursive>
 800fd88:	2801      	cmp	r0, #1
  stat = osOK;
 800fd8a:	bf0c      	ite	eq
 800fd8c:	2000      	moveq	r0, #0
        stat = osErrorResource;
 800fd8e:	f06f 0002 	mvnne.w	r0, #2
 800fd92:	e7ea      	b.n	800fd6a <osMutexRelease+0x16>
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800fd94:	461a      	mov	r2, r3
 800fd96:	4619      	mov	r1, r3
 800fd98:	f000 fbf8 	bl	801058c <xQueueGenericSend>
 800fd9c:	e7f4      	b.n	800fd88 <osMutexRelease+0x34>
    stat = osErrorParameter;
 800fd9e:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 800fda2:	e7e2      	b.n	800fd6a <osMutexRelease+0x16>
 800fda4:	24000b6c 	.word	0x24000b6c

0800fda8 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800fda8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fdaa:	460e      	mov	r6, r1
 800fdac:	4615      	mov	r5, r2
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fdae:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hSemaphore = NULL;

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800fdb2:	b11b      	cbz	r3, 800fdbc <osSemaphoreNew+0x14>
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
            vSemaphoreDelete (hSemaphore);
            hSemaphore = NULL;
 800fdb4:	2400      	movs	r4, #0
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
}
 800fdb6:	4620      	mov	r0, r4
 800fdb8:	b002      	add	sp, #8
 800fdba:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fdbc:	f3ef 8310 	mrs	r3, PRIMASK
  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800fdc0:	b913      	cbnz	r3, 800fdc8 <osSemaphoreNew+0x20>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fdc2:	f3ef 8311 	mrs	r3, BASEPRI
 800fdc6:	b11b      	cbz	r3, 800fdd0 <osSemaphoreNew+0x28>
 800fdc8:	4b21      	ldr	r3, [pc, #132]	; (800fe50 <osSemaphoreNew+0xa8>)
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	2b02      	cmp	r3, #2
 800fdce:	d0f1      	beq.n	800fdb4 <osSemaphoreNew+0xc>
 800fdd0:	2800      	cmp	r0, #0
 800fdd2:	d0ef      	beq.n	800fdb4 <osSemaphoreNew+0xc>
 800fdd4:	42b0      	cmp	r0, r6
 800fdd6:	d3ed      	bcc.n	800fdb4 <osSemaphoreNew+0xc>
    if (attr != NULL) {
 800fdd8:	b1ed      	cbz	r5, 800fe16 <osSemaphoreNew+0x6e>
 800fdda:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800fdde:	b1c3      	cbz	r3, 800fe12 <osSemaphoreNew+0x6a>
 800fde0:	2a4f      	cmp	r2, #79	; 0x4f
 800fde2:	d9e7      	bls.n	800fdb4 <osSemaphoreNew+0xc>
      if (max_count == 1U) {
 800fde4:	2801      	cmp	r0, #1
 800fde6:	d126      	bne.n	800fe36 <osSemaphoreNew+0x8e>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800fde8:	2203      	movs	r2, #3
 800fdea:	9200      	str	r2, [sp, #0]
 800fdec:	2200      	movs	r2, #0
 800fdee:	4611      	mov	r1, r2
 800fdf0:	f000 fb10 	bl	8010414 <xQueueGenericCreateStatic>
          hSemaphore = xSemaphoreCreateBinary();
 800fdf4:	4604      	mov	r4, r0
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800fdf6:	2800      	cmp	r0, #0
 800fdf8:	d0dc      	beq.n	800fdb4 <osSemaphoreNew+0xc>
 800fdfa:	b1ce      	cbz	r6, 800fe30 <osSemaphoreNew+0x88>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800fdfc:	2300      	movs	r3, #0
 800fdfe:	461a      	mov	r2, r3
 800fe00:	4619      	mov	r1, r3
 800fe02:	f000 fbc3 	bl	801058c <xQueueGenericSend>
 800fe06:	2801      	cmp	r0, #1
 800fe08:	d012      	beq.n	800fe30 <osSemaphoreNew+0x88>
            vSemaphoreDelete (hSemaphore);
 800fe0a:	4620      	mov	r0, r4
 800fe0c:	f001 fad0 	bl	80113b0 <vQueueDelete>
 800fe10:	e7d0      	b.n	800fdb4 <osSemaphoreNew+0xc>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800fe12:	2a00      	cmp	r2, #0
 800fe14:	d1ce      	bne.n	800fdb4 <osSemaphoreNew+0xc>
      if (max_count == 1U) {
 800fe16:	2801      	cmp	r0, #1
 800fe18:	d104      	bne.n	800fe24 <osSemaphoreNew+0x7c>
          hSemaphore = xSemaphoreCreateBinary();
 800fe1a:	2203      	movs	r2, #3
 800fe1c:	2100      	movs	r1, #0
 800fe1e:	f000 fb3f 	bl	80104a0 <xQueueGenericCreate>
 800fe22:	e7e7      	b.n	800fdf4 <osSemaphoreNew+0x4c>
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800fe24:	4631      	mov	r1, r6
 800fe26:	f000 fb93 	bl	8010550 <xQueueCreateCountingSemaphore>
      if (hSemaphore != NULL) {
 800fe2a:	4604      	mov	r4, r0
 800fe2c:	2800      	cmp	r0, #0
 800fe2e:	d0c1      	beq.n	800fdb4 <osSemaphoreNew+0xc>
        if (attr != NULL) {
 800fe30:	b945      	cbnz	r5, 800fe44 <osSemaphoreNew+0x9c>
          name = NULL;
 800fe32:	4629      	mov	r1, r5
 800fe34:	e007      	b.n	800fe46 <osSemaphoreNew+0x9e>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800fe36:	461a      	mov	r2, r3
 800fe38:	4631      	mov	r1, r6
 800fe3a:	f000 fb67 	bl	801050c <xQueueCreateCountingSemaphoreStatic>
      if (hSemaphore != NULL) {
 800fe3e:	4604      	mov	r4, r0
 800fe40:	2800      	cmp	r0, #0
 800fe42:	d0b7      	beq.n	800fdb4 <osSemaphoreNew+0xc>
          name = attr->name;
 800fe44:	6829      	ldr	r1, [r5, #0]
        vQueueAddToRegistry (hSemaphore, name);
 800fe46:	4620      	mov	r0, r4
 800fe48:	f001 fa7a 	bl	8011340 <vQueueAddToRegistry>
  return ((osSemaphoreId_t)hSemaphore);
 800fe4c:	e7b3      	b.n	800fdb6 <osSemaphoreNew+0xe>
 800fe4e:	bf00      	nop
 800fe50:	24000b6c 	.word	0x24000b6c

0800fe54 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800fe54:	b513      	push	{r0, r1, r4, lr}
 800fe56:	460c      	mov	r4, r1
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 800fe58:	b918      	cbnz	r0, 800fe62 <osSemaphoreAcquire+0xe>
    stat = osErrorParameter;
 800fe5a:	f06f 0003 	mvn.w	r0, #3
      }
    }
  }

  return (stat);
}
 800fe5e:	b002      	add	sp, #8
 800fe60:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fe62:	f3ef 8305 	mrs	r3, IPSR
  else if (IS_IRQ()) {
 800fe66:	b16b      	cbz	r3, 800fe84 <osSemaphoreAcquire+0x30>
    if (timeout != 0U) {
 800fe68:	2c00      	cmp	r4, #0
 800fe6a:	d1f6      	bne.n	800fe5a <osSemaphoreAcquire+0x6>
      yield = pdFALSE;
 800fe6c:	aa02      	add	r2, sp, #8
      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800fe6e:	4621      	mov	r1, r4
      yield = pdFALSE;
 800fe70:	f842 4d04 	str.w	r4, [r2, #-4]!
      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800fe74:	f001 f9b8 	bl	80111e8 <xQueueReceiveFromISR>
 800fe78:	2801      	cmp	r0, #1
 800fe7a:	d113      	bne.n	800fea4 <osSemaphoreAcquire+0x50>
        portYIELD_FROM_ISR (yield);
 800fe7c:	9b01      	ldr	r3, [sp, #4]
 800fe7e:	b9a3      	cbnz	r3, 800feaa <osSemaphoreAcquire+0x56>
  stat = osOK;
 800fe80:	2000      	movs	r0, #0
 800fe82:	e7ec      	b.n	800fe5e <osSemaphoreAcquire+0xa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fe84:	f3ef 8310 	mrs	r3, PRIMASK
  else if (IS_IRQ()) {
 800fe88:	b913      	cbnz	r3, 800fe90 <osSemaphoreAcquire+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fe8a:	f3ef 8311 	mrs	r3, BASEPRI
 800fe8e:	b11b      	cbz	r3, 800fe98 <osSemaphoreAcquire+0x44>
 800fe90:	4b0c      	ldr	r3, [pc, #48]	; (800fec4 <osSemaphoreAcquire+0x70>)
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	2b02      	cmp	r3, #2
 800fe96:	d0e7      	beq.n	800fe68 <osSemaphoreAcquire+0x14>
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800fe98:	4621      	mov	r1, r4
 800fe9a:	f000 fffb 	bl	8010e94 <xQueueSemaphoreTake>
 800fe9e:	2801      	cmp	r0, #1
 800fea0:	d0ee      	beq.n	800fe80 <osSemaphoreAcquire+0x2c>
      if (timeout != 0U) {
 800fea2:	b95c      	cbnz	r4, 800febc <osSemaphoreAcquire+0x68>
        stat = osErrorResource;
 800fea4:	f06f 0002 	mvn.w	r0, #2
 800fea8:	e7d9      	b.n	800fe5e <osSemaphoreAcquire+0xa>
        portYIELD_FROM_ISR (yield);
 800feaa:	4b07      	ldr	r3, [pc, #28]	; (800fec8 <osSemaphoreAcquire+0x74>)
 800feac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800feb0:	601a      	str	r2, [r3, #0]
 800feb2:	f3bf 8f4f 	dsb	sy
 800feb6:	f3bf 8f6f 	isb	sy
 800feba:	e7e1      	b.n	800fe80 <osSemaphoreAcquire+0x2c>
        stat = osErrorTimeout;
 800febc:	f06f 0001 	mvn.w	r0, #1
  return (stat);
 800fec0:	e7cd      	b.n	800fe5e <osSemaphoreAcquire+0xa>
 800fec2:	bf00      	nop
 800fec4:	24000b6c 	.word	0x24000b6c
 800fec8:	e000ed04 	.word	0xe000ed04

0800fecc <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800fecc:	b513      	push	{r0, r1, r4, lr}
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 800fece:	b368      	cbz	r0, 800ff2c <osSemaphoreRelease+0x60>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fed0:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 800fed4:	b153      	cbz	r3, 800feec <osSemaphoreRelease+0x20>
    yield = pdFALSE;
 800fed6:	a902      	add	r1, sp, #8
 800fed8:	2400      	movs	r4, #0
 800feda:	f841 4d04 	str.w	r4, [r1, #-4]!

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800fede:	f000 fe77 	bl	8010bd0 <xQueueGiveFromISR>
 800fee2:	2801      	cmp	r0, #1
 800fee4:	d014      	beq.n	800ff10 <osSemaphoreRelease+0x44>
      portYIELD_FROM_ISR (yield);
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
      stat = osErrorResource;
 800fee6:	f06f 0002 	mvn.w	r0, #2
 800feea:	e014      	b.n	800ff16 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800feec:	f3ef 8310 	mrs	r3, PRIMASK
  else if (IS_IRQ()) {
 800fef0:	b913      	cbnz	r3, 800fef8 <osSemaphoreRelease+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fef2:	f3ef 8311 	mrs	r3, BASEPRI
 800fef6:	b11b      	cbz	r3, 800ff00 <osSemaphoreRelease+0x34>
 800fef8:	4b0e      	ldr	r3, [pc, #56]	; (800ff34 <osSemaphoreRelease+0x68>)
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	2b02      	cmp	r3, #2
 800fefe:	d0ea      	beq.n	800fed6 <osSemaphoreRelease+0xa>
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ff00:	2300      	movs	r3, #0
 800ff02:	461a      	mov	r2, r3
 800ff04:	4619      	mov	r1, r3
 800ff06:	f000 fb41 	bl	801058c <xQueueGenericSend>
 800ff0a:	2801      	cmp	r0, #1
 800ff0c:	d002      	beq.n	800ff14 <osSemaphoreRelease+0x48>
 800ff0e:	e7ea      	b.n	800fee6 <osSemaphoreRelease+0x1a>
      portYIELD_FROM_ISR (yield);
 800ff10:	9b01      	ldr	r3, [sp, #4]
 800ff12:	b913      	cbnz	r3, 800ff1a <osSemaphoreRelease+0x4e>
  stat = osOK;
 800ff14:	2000      	movs	r0, #0
    }
  }

  return (stat);
}
 800ff16:	b002      	add	sp, #8
 800ff18:	bd10      	pop	{r4, pc}
      portYIELD_FROM_ISR (yield);
 800ff1a:	4b07      	ldr	r3, [pc, #28]	; (800ff38 <osSemaphoreRelease+0x6c>)
 800ff1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ff20:	601a      	str	r2, [r3, #0]
 800ff22:	f3bf 8f4f 	dsb	sy
 800ff26:	f3bf 8f6f 	isb	sy
 800ff2a:	e7f3      	b.n	800ff14 <osSemaphoreRelease+0x48>
    stat = osErrorParameter;
 800ff2c:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 800ff30:	e7f1      	b.n	800ff16 <osSemaphoreRelease+0x4a>
 800ff32:	bf00      	nop
 800ff34:	24000b6c 	.word	0x24000b6c
 800ff38:	e000ed04 	.word	0xe000ed04

0800ff3c <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800ff3c:	b510      	push	{r4, lr}
 800ff3e:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ff40:	f3ef 8305 	mrs	r3, IPSR
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800ff44:	b113      	cbz	r3, 800ff4c <osSemaphoreDelete+0x10>
    stat = osErrorISR;
 800ff46:	f06f 0005 	mvn.w	r0, #5
#else
  stat = osError;
#endif

  return (stat);
}
 800ff4a:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ff4c:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 800ff50:	b913      	cbnz	r3, 800ff58 <osSemaphoreDelete+0x1c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ff52:	f3ef 8311 	mrs	r3, BASEPRI
 800ff56:	b11b      	cbz	r3, 800ff60 <osSemaphoreDelete+0x24>
 800ff58:	4b07      	ldr	r3, [pc, #28]	; (800ff78 <osSemaphoreDelete+0x3c>)
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	2b02      	cmp	r3, #2
 800ff5e:	d0f2      	beq.n	800ff46 <osSemaphoreDelete+0xa>
  else if (hSemaphore == NULL) {
 800ff60:	b13c      	cbz	r4, 800ff72 <osSemaphoreDelete+0x36>
    vQueueUnregisterQueue (hSemaphore);
 800ff62:	4620      	mov	r0, r4
 800ff64:	f001 fa10 	bl	8011388 <vQueueUnregisterQueue>
    vSemaphoreDelete (hSemaphore);
 800ff68:	4620      	mov	r0, r4
 800ff6a:	f001 fa21 	bl	80113b0 <vQueueDelete>
    stat = osOK;
 800ff6e:	2000      	movs	r0, #0
 800ff70:	e7eb      	b.n	800ff4a <osSemaphoreDelete+0xe>
    stat = osErrorParameter;
 800ff72:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 800ff76:	e7e8      	b.n	800ff4a <osSemaphoreDelete+0xe>
 800ff78:	24000b6c 	.word	0x24000b6c

0800ff7c <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800ff7c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ff7e:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ff80:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800ff84:	b11b      	cbz	r3, 800ff8e <osMessageQueueNew+0x12>
  hQueue = NULL;
 800ff86:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 800ff88:	4628      	mov	r0, r5
 800ff8a:	b002      	add	sp, #8
 800ff8c:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ff8e:	f3ef 8310 	mrs	r3, PRIMASK
  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800ff92:	b913      	cbnz	r3, 800ff9a <osMessageQueueNew+0x1e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ff94:	f3ef 8311 	mrs	r3, BASEPRI
 800ff98:	b11b      	cbz	r3, 800ffa2 <osMessageQueueNew+0x26>
 800ff9a:	4b1a      	ldr	r3, [pc, #104]	; (8010004 <osMessageQueueNew+0x88>)
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	2b02      	cmp	r3, #2
 800ffa0:	d0f1      	beq.n	800ff86 <osMessageQueueNew+0xa>
 800ffa2:	2800      	cmp	r0, #0
 800ffa4:	d0ef      	beq.n	800ff86 <osMessageQueueNew+0xa>
 800ffa6:	2900      	cmp	r1, #0
 800ffa8:	d0ed      	beq.n	800ff86 <osMessageQueueNew+0xa>
    if (attr != NULL) {
 800ffaa:	b304      	cbz	r4, 800ffee <osMessageQueueNew+0x72>
 800ffac:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ffb0:	b1ab      	cbz	r3, 800ffde <osMessageQueueNew+0x62>
 800ffb2:	2a4f      	cmp	r2, #79	; 0x4f
 800ffb4:	d9e7      	bls.n	800ff86 <osMessageQueueNew+0xa>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ffb6:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ffb8:	2a00      	cmp	r2, #0
 800ffba:	d0e4      	beq.n	800ff86 <osMessageQueueNew+0xa>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ffbc:	fb01 f500 	mul.w	r5, r1, r0
 800ffc0:	6966      	ldr	r6, [r4, #20]
 800ffc2:	42ae      	cmp	r6, r5
 800ffc4:	d3df      	bcc.n	800ff86 <osMessageQueueNew+0xa>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800ffc6:	2500      	movs	r5, #0
 800ffc8:	9500      	str	r5, [sp, #0]
 800ffca:	f000 fa23 	bl	8010414 <xQueueGenericCreateStatic>
    if (hQueue != NULL) {
 800ffce:	4605      	mov	r5, r0
 800ffd0:	2800      	cmp	r0, #0
 800ffd2:	d0d8      	beq.n	800ff86 <osMessageQueueNew+0xa>
        name = attr->name;
 800ffd4:	6821      	ldr	r1, [r4, #0]
      vQueueAddToRegistry (hQueue, name);
 800ffd6:	4628      	mov	r0, r5
 800ffd8:	f001 f9b2 	bl	8011340 <vQueueAddToRegistry>
  return ((osMessageQueueId_t)hQueue);
 800ffdc:	e7d4      	b.n	800ff88 <osMessageQueueNew+0xc>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ffde:	2a00      	cmp	r2, #0
 800ffe0:	d1d1      	bne.n	800ff86 <osMessageQueueNew+0xa>
 800ffe2:	6923      	ldr	r3, [r4, #16]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d1ce      	bne.n	800ff86 <osMessageQueueNew+0xa>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ffe8:	6963      	ldr	r3, [r4, #20]
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d1cb      	bne.n	800ff86 <osMessageQueueNew+0xa>
        hQueue = xQueueCreate (msg_count, msg_size);
 800ffee:	2200      	movs	r2, #0
 800fff0:	f000 fa56 	bl	80104a0 <xQueueGenericCreate>
    if (hQueue != NULL) {
 800fff4:	4605      	mov	r5, r0
 800fff6:	2800      	cmp	r0, #0
 800fff8:	d0c5      	beq.n	800ff86 <osMessageQueueNew+0xa>
      if (attr != NULL) {
 800fffa:	2c00      	cmp	r4, #0
 800fffc:	d1ea      	bne.n	800ffd4 <osMessageQueueNew+0x58>
        name = NULL;
 800fffe:	4621      	mov	r1, r4
 8010000:	e7e9      	b.n	800ffd6 <osMessageQueueNew+0x5a>
 8010002:	bf00      	nop
 8010004:	24000b6c 	.word	0x24000b6c

08010008 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8010008:	b513      	push	{r0, r1, r4, lr}
 801000a:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801000c:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8010010:	b123      	cbz	r3, 801001c <osMessageQueuePut+0x14>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010012:	b9d8      	cbnz	r0, 801004c <osMessageQueuePut+0x44>
      stat = osErrorParameter;
 8010014:	f06f 0003 	mvn.w	r0, #3
      }
    }
  }

  return (stat);
}
 8010018:	b002      	add	sp, #8
 801001a:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801001c:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8010020:	b913      	cbnz	r3, 8010028 <osMessageQueuePut+0x20>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010022:	f3ef 8311 	mrs	r3, BASEPRI
 8010026:	b11b      	cbz	r3, 8010030 <osMessageQueuePut+0x28>
 8010028:	4b16      	ldr	r3, [pc, #88]	; (8010084 <osMessageQueuePut+0x7c>)
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	2b02      	cmp	r3, #2
 801002e:	d0f0      	beq.n	8010012 <osMessageQueuePut+0xa>
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8010030:	2800      	cmp	r0, #0
 8010032:	d0ef      	beq.n	8010014 <osMessageQueuePut+0xc>
 8010034:	2900      	cmp	r1, #0
 8010036:	d0ed      	beq.n	8010014 <osMessageQueuePut+0xc>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8010038:	2300      	movs	r3, #0
 801003a:	4622      	mov	r2, r4
 801003c:	f000 faa6 	bl	801058c <xQueueGenericSend>
 8010040:	2801      	cmp	r0, #1
 8010042:	d011      	beq.n	8010068 <osMessageQueuePut+0x60>
        if (timeout != 0U) {
 8010044:	b9dc      	cbnz	r4, 801007e <osMessageQueuePut+0x76>
          stat = osErrorResource;
 8010046:	f06f 0002 	mvn.w	r0, #2
 801004a:	e7e5      	b.n	8010018 <osMessageQueuePut+0x10>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801004c:	2900      	cmp	r1, #0
 801004e:	d0e1      	beq.n	8010014 <osMessageQueuePut+0xc>
 8010050:	2c00      	cmp	r4, #0
 8010052:	d1df      	bne.n	8010014 <osMessageQueuePut+0xc>
      yield = pdFALSE;
 8010054:	aa02      	add	r2, sp, #8
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8010056:	4623      	mov	r3, r4
      yield = pdFALSE;
 8010058:	f842 4d04 	str.w	r4, [r2, #-4]!
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 801005c:	f000 fc50 	bl	8010900 <xQueueGenericSendFromISR>
 8010060:	2801      	cmp	r0, #1
 8010062:	d1f0      	bne.n	8010046 <osMessageQueuePut+0x3e>
        portYIELD_FROM_ISR (yield);
 8010064:	9b01      	ldr	r3, [sp, #4]
 8010066:	b90b      	cbnz	r3, 801006c <osMessageQueuePut+0x64>
  stat = osOK;
 8010068:	2000      	movs	r0, #0
 801006a:	e7d5      	b.n	8010018 <osMessageQueuePut+0x10>
        portYIELD_FROM_ISR (yield);
 801006c:	4b06      	ldr	r3, [pc, #24]	; (8010088 <osMessageQueuePut+0x80>)
 801006e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010072:	601a      	str	r2, [r3, #0]
 8010074:	f3bf 8f4f 	dsb	sy
 8010078:	f3bf 8f6f 	isb	sy
 801007c:	e7f4      	b.n	8010068 <osMessageQueuePut+0x60>
          stat = osErrorTimeout;
 801007e:	f06f 0001 	mvn.w	r0, #1
  return (stat);
 8010082:	e7c9      	b.n	8010018 <osMessageQueuePut+0x10>
 8010084:	24000b6c 	.word	0x24000b6c
 8010088:	e000ed04 	.word	0xe000ed04

0801008c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 801008c:	b513      	push	{r0, r1, r4, lr}
 801008e:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010090:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8010094:	b123      	cbz	r3, 80100a0 <osMessageQueueGet+0x14>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010096:	b9d0      	cbnz	r0, 80100ce <osMessageQueueGet+0x42>
      stat = osErrorParameter;
 8010098:	f06f 0003 	mvn.w	r0, #3
      }
    }
  }

  return (stat);
}
 801009c:	b002      	add	sp, #8
 801009e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80100a0:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 80100a4:	b913      	cbnz	r3, 80100ac <osMessageQueueGet+0x20>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80100a6:	f3ef 8311 	mrs	r3, BASEPRI
 80100aa:	b11b      	cbz	r3, 80100b4 <osMessageQueueGet+0x28>
 80100ac:	4b15      	ldr	r3, [pc, #84]	; (8010104 <osMessageQueueGet+0x78>)
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	2b02      	cmp	r3, #2
 80100b2:	d0f0      	beq.n	8010096 <osMessageQueueGet+0xa>
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80100b4:	2800      	cmp	r0, #0
 80100b6:	d0ef      	beq.n	8010098 <osMessageQueueGet+0xc>
 80100b8:	2900      	cmp	r1, #0
 80100ba:	d0ed      	beq.n	8010098 <osMessageQueueGet+0xc>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80100bc:	4622      	mov	r2, r4
 80100be:	f000 fd8b 	bl	8010bd8 <xQueueReceive>
 80100c2:	2801      	cmp	r0, #1
 80100c4:	d010      	beq.n	80100e8 <osMessageQueueGet+0x5c>
        if (timeout != 0U) {
 80100c6:	b9d4      	cbnz	r4, 80100fe <osMessageQueueGet+0x72>
          stat = osErrorResource;
 80100c8:	f06f 0002 	mvn.w	r0, #2
 80100cc:	e7e6      	b.n	801009c <osMessageQueueGet+0x10>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80100ce:	2900      	cmp	r1, #0
 80100d0:	d0e2      	beq.n	8010098 <osMessageQueueGet+0xc>
 80100d2:	2c00      	cmp	r4, #0
 80100d4:	d1e0      	bne.n	8010098 <osMessageQueueGet+0xc>
      yield = pdFALSE;
 80100d6:	aa02      	add	r2, sp, #8
 80100d8:	f842 4d04 	str.w	r4, [r2, #-4]!
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80100dc:	f001 f884 	bl	80111e8 <xQueueReceiveFromISR>
 80100e0:	2801      	cmp	r0, #1
 80100e2:	d1f1      	bne.n	80100c8 <osMessageQueueGet+0x3c>
        portYIELD_FROM_ISR (yield);
 80100e4:	9b01      	ldr	r3, [sp, #4]
 80100e6:	b90b      	cbnz	r3, 80100ec <osMessageQueueGet+0x60>
  stat = osOK;
 80100e8:	2000      	movs	r0, #0
 80100ea:	e7d7      	b.n	801009c <osMessageQueueGet+0x10>
        portYIELD_FROM_ISR (yield);
 80100ec:	4b06      	ldr	r3, [pc, #24]	; (8010108 <osMessageQueueGet+0x7c>)
 80100ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80100f2:	601a      	str	r2, [r3, #0]
 80100f4:	f3bf 8f4f 	dsb	sy
 80100f8:	f3bf 8f6f 	isb	sy
 80100fc:	e7f4      	b.n	80100e8 <osMessageQueueGet+0x5c>
          stat = osErrorTimeout;
 80100fe:	f06f 0001 	mvn.w	r0, #1
  return (stat);
 8010102:	e7cb      	b.n	801009c <osMessageQueueGet+0x10>
 8010104:	24000b6c 	.word	0x24000b6c
 8010108:	e000ed04 	.word	0xe000ed04

0801010c <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 801010c:	4b03      	ldr	r3, [pc, #12]	; (801011c <vApplicationGetIdleTaskMemory+0x10>)
 801010e:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8010110:	4b03      	ldr	r3, [pc, #12]	; (8010120 <vApplicationGetIdleTaskMemory+0x14>)
 8010112:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010114:	2380      	movs	r3, #128	; 0x80
 8010116:	6013      	str	r3, [r2, #0]
}
 8010118:	4770      	bx	lr
 801011a:	bf00      	nop
 801011c:	24000b0c 	.word	0x24000b0c
 8010120:	2400090c 	.word	0x2400090c

08010124 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8010124:	4b03      	ldr	r3, [pc, #12]	; (8010134 <vApplicationGetTimerTaskMemory+0x10>)
 8010126:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8010128:	4b03      	ldr	r3, [pc, #12]	; (8010138 <vApplicationGetTimerTaskMemory+0x14>)
 801012a:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801012c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010130:	6013      	str	r3, [r2, #0]
}
 8010132:	4770      	bx	lr
 8010134:	24000f70 	.word	0x24000f70
 8010138:	24000b70 	.word	0x24000b70

0801013c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801013c:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010140:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010144:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010146:	6103      	str	r3, [r0, #16]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010148:	e9c0 2302 	strd	r2, r3, [r0, #8]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801014c:	2300      	movs	r3, #0
 801014e:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010150:	4770      	bx	lr

08010152 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010152:	2300      	movs	r3, #0
 8010154:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010156:	4770      	bx	lr

08010158 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8010158:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801015a:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 801015c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801015e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010160:	689a      	ldr	r2, [r3, #8]
 8010162:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010164:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8010166:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8010168:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 801016a:	3301      	adds	r3, #1
 801016c:	6003      	str	r3, [r0, #0]
}
 801016e:	4770      	bx	lr

08010170 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010170:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010172:	1c53      	adds	r3, r2, #1
{
 8010174:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8010176:	d10a      	bne.n	801018e <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010178:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801017a:	685a      	ldr	r2, [r3, #4]
 801017c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801017e:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010180:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8010182:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8010184:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8010186:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8010188:	3301      	adds	r3, #1
 801018a:	6003      	str	r3, [r0, #0]
}
 801018c:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801018e:	f100 0308 	add.w	r3, r0, #8
 8010192:	685c      	ldr	r4, [r3, #4]
 8010194:	6825      	ldr	r5, [r4, #0]
 8010196:	4295      	cmp	r5, r2
 8010198:	d8ef      	bhi.n	801017a <vListInsert+0xa>
 801019a:	4623      	mov	r3, r4
 801019c:	e7f9      	b.n	8010192 <vListInsert+0x22>

0801019e <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801019e:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
List_t * const pxList = pxItemToRemove->pxContainer;
 80101a2:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80101a4:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80101a6:	6882      	ldr	r2, [r0, #8]
 80101a8:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80101aa:	6859      	ldr	r1, [r3, #4]
 80101ac:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80101ae:	bf08      	it	eq
 80101b0:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80101b2:	2200      	movs	r2, #0
 80101b4:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80101b6:	681a      	ldr	r2, [r3, #0]
 80101b8:	3a01      	subs	r2, #1
 80101ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80101bc:	6818      	ldr	r0, [r3, #0]
}
 80101be:	4770      	bx	lr

080101c0 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80101c0:	b510      	push	{r4, lr}
 80101c2:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80101c4:	f002 fb56 	bl	8012874 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80101c8:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80101ca:	f002 fb75 	bl	80128b8 <vPortExitCritical>

	return xReturn;
}
 80101ce:	fab4 f084 	clz	r0, r4
 80101d2:	0940      	lsrs	r0, r0, #5
 80101d4:	bd10      	pop	{r4, pc}

080101d6 <prvCopyDataToQueue>:
{
 80101d6:	b570      	push	{r4, r5, r6, lr}
 80101d8:	4615      	mov	r5, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80101da:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 80101dc:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80101de:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80101e0:	b942      	cbnz	r2, 80101f4 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80101e2:	6805      	ldr	r5, [r0, #0]
 80101e4:	b99d      	cbnz	r5, 801020e <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80101e6:	6880      	ldr	r0, [r0, #8]
 80101e8:	f001 ffe2 	bl	80121b0 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80101ec:	60a5      	str	r5, [r4, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80101ee:	3601      	adds	r6, #1
 80101f0:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80101f2:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 80101f4:	b96d      	cbnz	r5, 8010212 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80101f6:	6840      	ldr	r0, [r0, #4]
 80101f8:	f002 ffd8 	bl	80131ac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80101fc:	6863      	ldr	r3, [r4, #4]
 80101fe:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8010200:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010202:	68a2      	ldr	r2, [r4, #8]
 8010204:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010206:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010208:	d301      	bcc.n	801020e <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801020a:	6823      	ldr	r3, [r4, #0]
 801020c:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 801020e:	2000      	movs	r0, #0
 8010210:	e7ed      	b.n	80101ee <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010212:	68c0      	ldr	r0, [r0, #12]
 8010214:	f002 ffca 	bl	80131ac <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010218:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801021a:	68e2      	ldr	r2, [r4, #12]
 801021c:	425b      	negs	r3, r3
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801021e:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010220:	441a      	add	r2, r3
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010222:	428a      	cmp	r2, r1
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010224:	60e2      	str	r2, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010226:	bf3e      	ittt	cc
 8010228:	68a2      	ldrcc	r2, [r4, #8]
 801022a:	189b      	addcc	r3, r3, r2
 801022c:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 801022e:	2d02      	cmp	r5, #2
 8010230:	d1ed      	bne.n	801020e <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010232:	b10e      	cbz	r6, 8010238 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8010234:	3e01      	subs	r6, #1
 8010236:	e7ea      	b.n	801020e <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8010238:	4630      	mov	r0, r6
 801023a:	e7d8      	b.n	80101ee <prvCopyDataToQueue+0x18>

0801023c <prvCopyDataFromQueue>:
{
 801023c:	4603      	mov	r3, r0
 801023e:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010240:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8010242:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010244:	b162      	cbz	r2, 8010260 <prvCopyDataFromQueue+0x24>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010246:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010248:	689c      	ldr	r4, [r3, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801024a:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801024c:	42a1      	cmp	r1, r4
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801024e:	60d9      	str	r1, [r3, #12]
}
 8010250:	f85d 4b04 	ldr.w	r4, [sp], #4
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010254:	bf24      	itt	cs
 8010256:	6819      	ldrcs	r1, [r3, #0]
 8010258:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801025a:	68d9      	ldr	r1, [r3, #12]
 801025c:	f002 bfa6 	b.w	80131ac <memcpy>
}
 8010260:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010264:	4770      	bx	lr

08010266 <prvUnlockQueue>:
{
 8010266:	b570      	push	{r4, r5, r6, lr}
 8010268:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 801026a:	f002 fb03 	bl	8012874 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 801026e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010272:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8010276:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010278:	2d00      	cmp	r5, #0
 801027a:	dc14      	bgt.n	80102a6 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 801027c:	23ff      	movs	r3, #255	; 0xff
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801027e:	f104 0610 	add.w	r6, r4, #16
		pxQueue->cTxLock = queueUNLOCKED;
 8010282:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8010286:	f002 fb17 	bl	80128b8 <vPortExitCritical>
	taskENTER_CRITICAL();
 801028a:	f002 faf3 	bl	8012874 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 801028e:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8010292:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010294:	2d00      	cmp	r5, #0
 8010296:	dc12      	bgt.n	80102be <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 8010298:	23ff      	movs	r3, #255	; 0xff
 801029a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 801029e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80102a2:	f002 bb09 	b.w	80128b8 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80102a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d0e7      	beq.n	801027c <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80102ac:	4630      	mov	r0, r6
 80102ae:	f001 fe3f 	bl	8011f30 <xTaskRemoveFromEventList>
 80102b2:	b108      	cbz	r0, 80102b8 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 80102b4:	f001 fed4 	bl	8012060 <vTaskMissedYield>
 80102b8:	3d01      	subs	r5, #1
 80102ba:	b26d      	sxtb	r5, r5
 80102bc:	e7dc      	b.n	8010278 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80102be:	6923      	ldr	r3, [r4, #16]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d0e9      	beq.n	8010298 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80102c4:	4630      	mov	r0, r6
 80102c6:	f001 fe33 	bl	8011f30 <xTaskRemoveFromEventList>
 80102ca:	b108      	cbz	r0, 80102d0 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 80102cc:	f001 fec8 	bl	8012060 <vTaskMissedYield>
 80102d0:	3d01      	subs	r5, #1
 80102d2:	b26d      	sxtb	r5, r5
 80102d4:	e7de      	b.n	8010294 <prvUnlockQueue+0x2e>
	...

080102d8 <xQueueGenericReset>:
{
 80102d8:	b538      	push	{r3, r4, r5, lr}
 80102da:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 80102dc:	4604      	mov	r4, r0
 80102de:	b940      	cbnz	r0, 80102f2 <xQueueGenericReset+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80102e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102e4:	f383 8811 	msr	BASEPRI, r3
 80102e8:	f3bf 8f6f 	isb	sy
 80102ec:	f3bf 8f4f 	dsb	sy
 80102f0:	e7fe      	b.n	80102f0 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 80102f2:	f002 fabf 	bl	8012874 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80102f6:	6822      	ldr	r2, [r4, #0]
 80102f8:	e9d4 300f 	ldrd	r3, r0, [r4, #60]	; 0x3c
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80102fc:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80102fe:	4343      	muls	r3, r0
 8010300:	18d1      	adds	r1, r2, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010302:	1a1b      	subs	r3, r3, r0
 8010304:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010306:	60a1      	str	r1, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010308:	2100      	movs	r1, #0
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801030a:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801030c:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801030e:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8010310:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010314:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8010318:	b995      	cbnz	r5, 8010340 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801031a:	6923      	ldr	r3, [r4, #16]
 801031c:	b163      	cbz	r3, 8010338 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801031e:	f104 0010 	add.w	r0, r4, #16
 8010322:	f001 fe05 	bl	8011f30 <xTaskRemoveFromEventList>
 8010326:	b138      	cbz	r0, 8010338 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8010328:	4b0a      	ldr	r3, [pc, #40]	; (8010354 <xQueueGenericReset+0x7c>)
 801032a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801032e:	601a      	str	r2, [r3, #0]
 8010330:	f3bf 8f4f 	dsb	sy
 8010334:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8010338:	f002 fabe 	bl	80128b8 <vPortExitCritical>
}
 801033c:	2001      	movs	r0, #1
 801033e:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010340:	f104 0010 	add.w	r0, r4, #16
 8010344:	f7ff fefa 	bl	801013c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010348:	f104 0024 	add.w	r0, r4, #36	; 0x24
 801034c:	f7ff fef6 	bl	801013c <vListInitialise>
 8010350:	e7f2      	b.n	8010338 <xQueueGenericReset+0x60>
 8010352:	bf00      	nop
 8010354:	e000ed04 	.word	0xe000ed04

08010358 <prvInitialiseNewQueue>:
{
 8010358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801035a:	9c06      	ldr	r4, [sp, #24]
 801035c:	461d      	mov	r5, r3
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801035e:	2900      	cmp	r1, #0
 8010360:	bf08      	it	eq
 8010362:	4622      	moveq	r2, r4
	pxNewQueue->uxItemSize = uxItemSize;
 8010364:	e9c4 010f 	strd	r0, r1, [r4, #60]	; 0x3c
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010368:	6022      	str	r2, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801036a:	2101      	movs	r1, #1
 801036c:	4620      	mov	r0, r4
 801036e:	f7ff ffb3 	bl	80102d8 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8010372:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
	traceQUEUE_CREATE( pxNewQueue );
 8010376:	4d24      	ldr	r5, [pc, #144]	; (8010408 <prvInitialiseNewQueue+0xb0>)
 8010378:	4620      	mov	r0, r4
 801037a:	f7f4 fa4b 	bl	8004814 <prvTraceGetQueueType>
 801037e:	5c28      	ldrb	r0, [r5, r0]
 8010380:	f7f4 fe3a 	bl	8004ff8 <prvTraceGetObjectHandle>
 8010384:	b281      	uxth	r1, r0
 8010386:	4620      	mov	r0, r4
 8010388:	f7f4 fa75 	bl	8004876 <prvTraceSetQueueNumberLow16>
 801038c:	4b1f      	ldr	r3, [pc, #124]	; (801040c <prvInitialiseNewQueue+0xb4>)
 801038e:	4620      	mov	r0, r4
 8010390:	8819      	ldrh	r1, [r3, #0]
 8010392:	f7f4 fa7e 	bl	8004892 <prvTraceSetQueueNumberHigh16>
 8010396:	4620      	mov	r0, r4
 8010398:	f7f4 fa3c 	bl	8004814 <prvTraceGetQueueType>
 801039c:	5c2e      	ldrb	r6, [r5, r0]
 801039e:	4620      	mov	r0, r4
 80103a0:	f7f4 fa5f 	bl	8004862 <prvTraceGetQueueNumberLow16>
 80103a4:	b2c1      	uxtb	r1, r0
 80103a6:	4630      	mov	r0, r6
 80103a8:	4e19      	ldr	r6, [pc, #100]	; (8010410 <prvInitialiseNewQueue+0xb8>)
 80103aa:	f7f4 fd13 	bl	8004dd4 <prvMarkObjectAsUsed>
 80103ae:	f7f4 fad1 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 80103b2:	f7f4 fa36 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 80103b6:	8833      	ldrh	r3, [r6, #0]
 80103b8:	4218      	tst	r0, r3
 80103ba:	d017      	beq.n	80103ec <prvInitialiseNewQueue+0x94>
 80103bc:	4620      	mov	r0, r4
 80103be:	f7f4 fa55 	bl	800486c <prvTraceGetQueueNumberHigh16>
 80103c2:	8833      	ldrh	r3, [r6, #0]
 80103c4:	4218      	tst	r0, r3
 80103c6:	d011      	beq.n	80103ec <prvInitialiseNewQueue+0x94>
 80103c8:	4620      	mov	r0, r4
 80103ca:	f7f4 fa23 	bl	8004814 <prvTraceGetQueueType>
 80103ce:	5c2e      	ldrb	r6, [r5, r0]
 80103d0:	4620      	mov	r0, r4
 80103d2:	3618      	adds	r6, #24
 80103d4:	f7f4 fa1e 	bl	8004814 <prvTraceGetQueueType>
 80103d8:	5c2f      	ldrb	r7, [r5, r0]
 80103da:	4620      	mov	r0, r4
 80103dc:	b2f6      	uxtb	r6, r6
 80103de:	f7f4 fa40 	bl	8004862 <prvTraceGetQueueNumberLow16>
 80103e2:	4639      	mov	r1, r7
 80103e4:	b2c2      	uxtb	r2, r0
 80103e6:	4630      	mov	r0, r6
 80103e8:	f7f5 f8b2 	bl	8005550 <prvTraceStoreKernelCall>
 80103ec:	4620      	mov	r0, r4
 80103ee:	f7f4 fa11 	bl	8004814 <prvTraceGetQueueType>
 80103f2:	5c2d      	ldrb	r5, [r5, r0]
 80103f4:	4620      	mov	r0, r4
 80103f6:	f7f4 fa34 	bl	8004862 <prvTraceGetQueueNumberLow16>
 80103fa:	2200      	movs	r2, #0
 80103fc:	b2c1      	uxtb	r1, r0
 80103fe:	4628      	mov	r0, r5
}
 8010400:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	traceQUEUE_CREATE( pxNewQueue );
 8010404:	f7f4 bdb6 	b.w	8004f74 <prvTraceSetObjectState>
 8010408:	24000008 	.word	0x24000008
 801040c:	2400000e 	.word	0x2400000e
 8010410:	24000010 	.word	0x24000010

08010414 <xQueueGenericCreateStatic>:
	{
 8010414:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010416:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010418:	b940      	cbnz	r0, 801042c <xQueueGenericCreateStatic+0x18>
 801041a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801041e:	f383 8811 	msr	BASEPRI, r3
 8010422:	f3bf 8f6f 	isb	sy
 8010426:	f3bf 8f4f 	dsb	sy
 801042a:	e7fe      	b.n	801042a <xQueueGenericCreateStatic+0x16>
		configASSERT( pxStaticQueue != NULL );
 801042c:	b943      	cbnz	r3, 8010440 <xQueueGenericCreateStatic+0x2c>
 801042e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010432:	f383 8811 	msr	BASEPRI, r3
 8010436:	f3bf 8f6f 	isb	sy
 801043a:	f3bf 8f4f 	dsb	sy
 801043e:	e7fe      	b.n	801043e <xQueueGenericCreateStatic+0x2a>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010440:	b14a      	cbz	r2, 8010456 <xQueueGenericCreateStatic+0x42>
 8010442:	b991      	cbnz	r1, 801046a <xQueueGenericCreateStatic+0x56>
 8010444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010448:	f383 8811 	msr	BASEPRI, r3
 801044c:	f3bf 8f6f 	isb	sy
 8010450:	f3bf 8f4f 	dsb	sy
 8010454:	e7fe      	b.n	8010454 <xQueueGenericCreateStatic+0x40>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010456:	b141      	cbz	r1, 801046a <xQueueGenericCreateStatic+0x56>
 8010458:	f04f 0350 	mov.w	r3, #80	; 0x50
 801045c:	f383 8811 	msr	BASEPRI, r3
 8010460:	f3bf 8f6f 	isb	sy
 8010464:	f3bf 8f4f 	dsb	sy
 8010468:	e7fe      	b.n	8010468 <xQueueGenericCreateStatic+0x54>
			volatile size_t xSize = sizeof( StaticQueue_t );
 801046a:	2350      	movs	r3, #80	; 0x50
 801046c:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 801046e:	9b03      	ldr	r3, [sp, #12]
 8010470:	2b50      	cmp	r3, #80	; 0x50
 8010472:	d008      	beq.n	8010486 <xQueueGenericCreateStatic+0x72>
 8010474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010478:	f383 8811 	msr	BASEPRI, r3
 801047c:	f3bf 8f6f 	isb	sy
 8010480:	f3bf 8f4f 	dsb	sy
 8010484:	e7fe      	b.n	8010484 <xQueueGenericCreateStatic+0x70>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010486:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010488:	2301      	movs	r3, #1
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801048a:	9400      	str	r4, [sp, #0]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801048c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010490:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8010494:	f7ff ff60 	bl	8010358 <prvInitialiseNewQueue>
	}
 8010498:	4620      	mov	r0, r4
 801049a:	b004      	add	sp, #16
 801049c:	bd10      	pop	{r4, pc}
	...

080104a0 <xQueueGenericCreate>:
	{
 80104a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80104a2:	460f      	mov	r7, r1
 80104a4:	4616      	mov	r6, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80104a6:	4605      	mov	r5, r0
 80104a8:	b940      	cbnz	r0, 80104bc <xQueueGenericCreate+0x1c>
 80104aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104ae:	f383 8811 	msr	BASEPRI, r3
 80104b2:	f3bf 8f6f 	isb	sy
 80104b6:	f3bf 8f4f 	dsb	sy
 80104ba:	e7fe      	b.n	80104ba <xQueueGenericCreate+0x1a>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80104bc:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80104be:	3050      	adds	r0, #80	; 0x50
 80104c0:	f002 fb46 	bl	8012b50 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80104c4:	4604      	mov	r4, r0
 80104c6:	b168      	cbz	r0, 80104e4 <xQueueGenericCreate+0x44>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80104c8:	2300      	movs	r3, #0
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80104ca:	f100 0250 	add.w	r2, r0, #80	; 0x50
 80104ce:	4639      	mov	r1, r7
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80104d0:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80104d4:	4633      	mov	r3, r6
 80104d6:	9000      	str	r0, [sp, #0]
 80104d8:	4628      	mov	r0, r5
 80104da:	f7ff ff3d 	bl	8010358 <prvInitialiseNewQueue>
	}
 80104de:	4620      	mov	r0, r4
 80104e0:	b003      	add	sp, #12
 80104e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			traceQUEUE_CREATE_FAILED( ucQueueType );
 80104e4:	f7f4 fa36 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 80104e8:	f7f4 f99b 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 80104ec:	4b05      	ldr	r3, [pc, #20]	; (8010504 <xQueueGenericCreate+0x64>)
 80104ee:	881b      	ldrh	r3, [r3, #0]
 80104f0:	4218      	tst	r0, r3
 80104f2:	d0f4      	beq.n	80104de <xQueueGenericCreate+0x3e>
 80104f4:	4b04      	ldr	r3, [pc, #16]	; (8010508 <xQueueGenericCreate+0x68>)
 80104f6:	4621      	mov	r1, r4
 80104f8:	5d98      	ldrb	r0, [r3, r6]
 80104fa:	3040      	adds	r0, #64	; 0x40
 80104fc:	b2c0      	uxtb	r0, r0
 80104fe:	f7f5 f8cd 	bl	800569c <prvTraceStoreKernelCallWithNumericParamOnly>
		return pxNewQueue;
 8010502:	e7ec      	b.n	80104de <xQueueGenericCreate+0x3e>
 8010504:	24000010 	.word	0x24000010
 8010508:	24000008 	.word	0x24000008

0801050c <xQueueCreateCountingSemaphoreStatic>:
	{
 801050c:	b513      	push	{r0, r1, r4, lr}
 801050e:	4613      	mov	r3, r2
 8010510:	460c      	mov	r4, r1
		configASSERT( uxMaxCount != 0 );
 8010512:	b940      	cbnz	r0, 8010526 <xQueueCreateCountingSemaphoreStatic+0x1a>
 8010514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010518:	f383 8811 	msr	BASEPRI, r3
 801051c:	f3bf 8f6f 	isb	sy
 8010520:	f3bf 8f4f 	dsb	sy
 8010524:	e7fe      	b.n	8010524 <xQueueCreateCountingSemaphoreStatic+0x18>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010526:	4288      	cmp	r0, r1
 8010528:	d208      	bcs.n	801053c <xQueueCreateCountingSemaphoreStatic+0x30>
 801052a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801052e:	f383 8811 	msr	BASEPRI, r3
 8010532:	f3bf 8f6f 	isb	sy
 8010536:	f3bf 8f4f 	dsb	sy
 801053a:	e7fe      	b.n	801053a <xQueueCreateCountingSemaphoreStatic+0x2e>
		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 801053c:	2202      	movs	r2, #2
 801053e:	9200      	str	r2, [sp, #0]
 8010540:	2200      	movs	r2, #0
 8010542:	4611      	mov	r1, r2
 8010544:	f7ff ff66 	bl	8010414 <xQueueGenericCreateStatic>
		if( xHandle != NULL )
 8010548:	b100      	cbz	r0, 801054c <xQueueCreateCountingSemaphoreStatic+0x40>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801054a:	6384      	str	r4, [r0, #56]	; 0x38
	}
 801054c:	b002      	add	sp, #8
 801054e:	bd10      	pop	{r4, pc}

08010550 <xQueueCreateCountingSemaphore>:
	{
 8010550:	b510      	push	{r4, lr}
 8010552:	460c      	mov	r4, r1
		configASSERT( uxMaxCount != 0 );
 8010554:	b940      	cbnz	r0, 8010568 <xQueueCreateCountingSemaphore+0x18>
 8010556:	f04f 0350 	mov.w	r3, #80	; 0x50
 801055a:	f383 8811 	msr	BASEPRI, r3
 801055e:	f3bf 8f6f 	isb	sy
 8010562:	f3bf 8f4f 	dsb	sy
 8010566:	e7fe      	b.n	8010566 <xQueueCreateCountingSemaphore+0x16>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010568:	4288      	cmp	r0, r1
 801056a:	d208      	bcs.n	801057e <xQueueCreateCountingSemaphore+0x2e>
 801056c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010570:	f383 8811 	msr	BASEPRI, r3
 8010574:	f3bf 8f6f 	isb	sy
 8010578:	f3bf 8f4f 	dsb	sy
 801057c:	e7fe      	b.n	801057c <xQueueCreateCountingSemaphore+0x2c>
		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 801057e:	2202      	movs	r2, #2
 8010580:	2100      	movs	r1, #0
 8010582:	f7ff ff8d 	bl	80104a0 <xQueueGenericCreate>
		if( xHandle != NULL )
 8010586:	b100      	cbz	r0, 801058a <xQueueCreateCountingSemaphore+0x3a>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010588:	6384      	str	r4, [r0, #56]	; 0x38
	}
 801058a:	bd10      	pop	{r4, pc}

0801058c <xQueueGenericSend>:
{
 801058c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010590:	b085      	sub	sp, #20
 8010592:	460f      	mov	r7, r1
 8010594:	461d      	mov	r5, r3
	configASSERT( pxQueue );
 8010596:	4604      	mov	r4, r0
{
 8010598:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 801059a:	b940      	cbnz	r0, 80105ae <xQueueGenericSend+0x22>
 801059c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105a0:	f383 8811 	msr	BASEPRI, r3
 80105a4:	f3bf 8f6f 	isb	sy
 80105a8:	f3bf 8f4f 	dsb	sy
 80105ac:	e7fe      	b.n	80105ac <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80105ae:	b951      	cbnz	r1, 80105c6 <xQueueGenericSend+0x3a>
 80105b0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80105b2:	b143      	cbz	r3, 80105c6 <xQueueGenericSend+0x3a>
 80105b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105b8:	f383 8811 	msr	BASEPRI, r3
 80105bc:	f3bf 8f6f 	isb	sy
 80105c0:	f3bf 8f4f 	dsb	sy
 80105c4:	e7fe      	b.n	80105c4 <xQueueGenericSend+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80105c6:	2d02      	cmp	r5, #2
 80105c8:	d10b      	bne.n	80105e2 <xQueueGenericSend+0x56>
 80105ca:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80105cc:	2b01      	cmp	r3, #1
 80105ce:	d008      	beq.n	80105e2 <xQueueGenericSend+0x56>
 80105d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105d4:	f383 8811 	msr	BASEPRI, r3
 80105d8:	f3bf 8f6f 	isb	sy
 80105dc:	f3bf 8f4f 	dsb	sy
 80105e0:	e7fe      	b.n	80105e0 <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80105e2:	f001 fd5f 	bl	80120a4 <xTaskGetSchedulerState>
 80105e6:	b950      	cbnz	r0, 80105fe <xQueueGenericSend+0x72>
 80105e8:	9e01      	ldr	r6, [sp, #4]
 80105ea:	b14e      	cbz	r6, 8010600 <xQueueGenericSend+0x74>
 80105ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105f0:	f383 8811 	msr	BASEPRI, r3
 80105f4:	f3bf 8f6f 	isb	sy
 80105f8:	f3bf 8f4f 	dsb	sy
 80105fc:	e7fe      	b.n	80105fc <xQueueGenericSend+0x70>
 80105fe:	2600      	movs	r6, #0
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
 8010600:	f8df 8218 	ldr.w	r8, [pc, #536]	; 801081c <xQueueGenericSend+0x290>
					portYIELD_WITHIN_API();
 8010604:	f8df a21c 	ldr.w	sl, [pc, #540]	; 8010824 <xQueueGenericSend+0x298>
 8010608:	f8df 9214 	ldr.w	r9, [pc, #532]	; 8010820 <xQueueGenericSend+0x294>
 801060c:	e098      	b.n	8010740 <xQueueGenericSend+0x1b4>
				traceQUEUE_SEND( pxQueue );
 801060e:	2625      	movs	r6, #37	; 0x25
 8010610:	e0b9      	b.n	8010786 <xQueueGenericSend+0x1fa>
 8010612:	2200      	movs	r2, #0
 8010614:	e0d9      	b.n	80107ca <xQueueGenericSend+0x23e>
				if( xTicksToWait == ( TickType_t ) 0 )
 8010616:	9b01      	ldr	r3, [sp, #4]
 8010618:	bb3b      	cbnz	r3, 801066a <xQueueGenericSend+0xde>
					taskEXIT_CRITICAL();
 801061a:	f002 f94d 	bl	80128b8 <vPortExitCritical>
			traceQUEUE_SEND_FAILED( pxQueue );
 801061e:	4e7f      	ldr	r6, [pc, #508]	; (801081c <xQueueGenericSend+0x290>)
 8010620:	f7f4 f998 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8010624:	f7f4 f8fd 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8010628:	8833      	ldrh	r3, [r6, #0]
 801062a:	4218      	tst	r0, r3
 801062c:	d01b      	beq.n	8010666 <xQueueGenericSend+0xda>
 801062e:	4620      	mov	r0, r4
 8010630:	f7f4 f91c 	bl	800486c <prvTraceGetQueueNumberHigh16>
 8010634:	8833      	ldrh	r3, [r6, #0]
 8010636:	4218      	tst	r0, r3
 8010638:	d015      	beq.n	8010666 <xQueueGenericSend+0xda>
 801063a:	4e79      	ldr	r6, [pc, #484]	; (8010820 <xQueueGenericSend+0x294>)
 801063c:	2d00      	cmp	r5, #0
 801063e:	f040 80ea 	bne.w	8010816 <xQueueGenericSend+0x28a>
 8010642:	4620      	mov	r0, r4
 8010644:	f7f4 f8e6 	bl	8004814 <prvTraceGetQueueType>
 8010648:	5c35      	ldrb	r5, [r6, r0]
 801064a:	3548      	adds	r5, #72	; 0x48
 801064c:	b2ed      	uxtb	r5, r5
 801064e:	4620      	mov	r0, r4
 8010650:	f7f4 f8e0 	bl	8004814 <prvTraceGetQueueType>
 8010654:	5c36      	ldrb	r6, [r6, r0]
 8010656:	4620      	mov	r0, r4
 8010658:	f7f4 f903 	bl	8004862 <prvTraceGetQueueNumberLow16>
 801065c:	4631      	mov	r1, r6
 801065e:	b2c2      	uxtb	r2, r0
 8010660:	4628      	mov	r0, r5
 8010662:	f7f4 ff75 	bl	8005550 <prvTraceStoreKernelCall>
			return errQUEUE_FULL;
 8010666:	2000      	movs	r0, #0
 8010668:	e0ca      	b.n	8010800 <xQueueGenericSend+0x274>
				else if( xEntryTimeSet == pdFALSE )
 801066a:	b916      	cbnz	r6, 8010672 <xQueueGenericSend+0xe6>
					vTaskInternalSetTimeOutState( &xTimeOut );
 801066c:	a802      	add	r0, sp, #8
 801066e:	f001 fcaf 	bl	8011fd0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8010672:	f002 f921 	bl	80128b8 <vPortExitCritical>
		vTaskSuspendAll();
 8010676:	f001 f9a3 	bl	80119c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801067a:	f002 f8fb 	bl	8012874 <vPortEnterCritical>
 801067e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8010682:	2bff      	cmp	r3, #255	; 0xff
 8010684:	d102      	bne.n	801068c <xQueueGenericSend+0x100>
 8010686:	2300      	movs	r3, #0
 8010688:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 801068c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8010690:	2bff      	cmp	r3, #255	; 0xff
 8010692:	d102      	bne.n	801069a <xQueueGenericSend+0x10e>
 8010694:	2300      	movs	r3, #0
 8010696:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801069a:	f002 f90d 	bl	80128b8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801069e:	a901      	add	r1, sp, #4
 80106a0:	a802      	add	r0, sp, #8
 80106a2:	f001 fca1 	bl	8011fe8 <xTaskCheckForTimeOut>
 80106a6:	2800      	cmp	r0, #0
 80106a8:	f040 80af 	bne.w	801080a <xQueueGenericSend+0x27e>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80106ac:	f002 f8e2 	bl	8012874 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80106b0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80106b2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80106b4:	429a      	cmp	r2, r3
 80106b6:	d13b      	bne.n	8010730 <xQueueGenericSend+0x1a4>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80106b8:	f002 f8fe 	bl	80128b8 <vPortExitCritical>
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
 80106bc:	f7f4 f94a 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 80106c0:	f7f4 f8af 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 80106c4:	f8b8 3000 	ldrh.w	r3, [r8]
 80106c8:	4218      	tst	r0, r3
 80106ca:	d01d      	beq.n	8010708 <xQueueGenericSend+0x17c>
 80106cc:	4620      	mov	r0, r4
 80106ce:	f7f4 f8cd 	bl	800486c <prvTraceGetQueueNumberHigh16>
 80106d2:	f8b8 3000 	ldrh.w	r3, [r8]
 80106d6:	4218      	tst	r0, r3
 80106d8:	d016      	beq.n	8010708 <xQueueGenericSend+0x17c>
 80106da:	2d00      	cmp	r5, #0
 80106dc:	f040 8093 	bne.w	8010806 <xQueueGenericSend+0x27a>
 80106e0:	4620      	mov	r0, r4
 80106e2:	f7f4 f897 	bl	8004814 <prvTraceGetQueueType>
 80106e6:	f819 6000 	ldrb.w	r6, [r9, r0]
 80106ea:	3670      	adds	r6, #112	; 0x70
 80106ec:	b2f6      	uxtb	r6, r6
 80106ee:	4620      	mov	r0, r4
 80106f0:	f7f4 f890 	bl	8004814 <prvTraceGetQueueType>
 80106f4:	f819 b000 	ldrb.w	fp, [r9, r0]
 80106f8:	4620      	mov	r0, r4
 80106fa:	f7f4 f8b2 	bl	8004862 <prvTraceGetQueueNumberLow16>
 80106fe:	4659      	mov	r1, fp
 8010700:	b2c2      	uxtb	r2, r0
 8010702:	4630      	mov	r0, r6
 8010704:	f7f4 ff24 	bl	8005550 <prvTraceStoreKernelCall>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010708:	9901      	ldr	r1, [sp, #4]
 801070a:	f104 0010 	add.w	r0, r4, #16
 801070e:	f001 fbb1 	bl	8011e74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010712:	4620      	mov	r0, r4
 8010714:	f7ff fda7 	bl	8010266 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010718:	f001 fa1c 	bl	8011b54 <xTaskResumeAll>
 801071c:	b978      	cbnz	r0, 801073e <xQueueGenericSend+0x1b2>
					portYIELD_WITHIN_API();
 801071e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010722:	f8ca 3000 	str.w	r3, [sl]
 8010726:	f3bf 8f4f 	dsb	sy
 801072a:	f3bf 8f6f 	isb	sy
 801072e:	e006      	b.n	801073e <xQueueGenericSend+0x1b2>
	taskEXIT_CRITICAL();
 8010730:	f002 f8c2 	bl	80128b8 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8010734:	4620      	mov	r0, r4
 8010736:	f7ff fd96 	bl	8010266 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801073a:	f001 fa0b 	bl	8011b54 <xTaskResumeAll>
 801073e:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8010740:	f002 f898 	bl	8012874 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010744:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8010746:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8010748:	429a      	cmp	r2, r3
 801074a:	d302      	bcc.n	8010752 <xQueueGenericSend+0x1c6>
 801074c:	2d02      	cmp	r5, #2
 801074e:	f47f af62 	bne.w	8010616 <xQueueGenericSend+0x8a>
				traceQUEUE_SEND( pxQueue );
 8010752:	4e32      	ldr	r6, [pc, #200]	; (801081c <xQueueGenericSend+0x290>)
 8010754:	f7f4 f8fe 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8010758:	f7f4 f863 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 801075c:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8010820 <xQueueGenericSend+0x294>
 8010760:	8833      	ldrh	r3, [r6, #0]
 8010762:	4218      	tst	r0, r3
 8010764:	d01c      	beq.n	80107a0 <xQueueGenericSend+0x214>
 8010766:	4620      	mov	r0, r4
 8010768:	f7f4 f880 	bl	800486c <prvTraceGetQueueNumberHigh16>
 801076c:	8833      	ldrh	r3, [r6, #0]
 801076e:	4218      	tst	r0, r3
 8010770:	d016      	beq.n	80107a0 <xQueueGenericSend+0x214>
 8010772:	2d00      	cmp	r5, #0
 8010774:	f47f af4b 	bne.w	801060e <xQueueGenericSend+0x82>
 8010778:	4620      	mov	r0, r4
 801077a:	f7f4 f84b 	bl	8004814 <prvTraceGetQueueType>
 801077e:	f818 6000 	ldrb.w	r6, [r8, r0]
 8010782:	3620      	adds	r6, #32
 8010784:	b2f6      	uxtb	r6, r6
 8010786:	4620      	mov	r0, r4
 8010788:	f7f4 f844 	bl	8004814 <prvTraceGetQueueType>
 801078c:	f818 9000 	ldrb.w	r9, [r8, r0]
 8010790:	4620      	mov	r0, r4
 8010792:	f7f4 f866 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8010796:	4649      	mov	r1, r9
 8010798:	b2c2      	uxtb	r2, r0
 801079a:	4630      	mov	r0, r6
 801079c:	f7f4 fed8 	bl	8005550 <prvTraceStoreKernelCall>
 80107a0:	4620      	mov	r0, r4
 80107a2:	f7f4 f837 	bl	8004814 <prvTraceGetQueueType>
 80107a6:	f818 6000 	ldrb.w	r6, [r8, r0]
 80107aa:	4620      	mov	r0, r4
 80107ac:	f7f4 f859 	bl	8004862 <prvTraceGetQueueNumberLow16>
 80107b0:	fa5f f980 	uxtb.w	r9, r0
 80107b4:	4620      	mov	r0, r4
 80107b6:	f7f4 f82d 	bl	8004814 <prvTraceGetQueueType>
 80107ba:	f818 3000 	ldrb.w	r3, [r8, r0]
 80107be:	2b02      	cmp	r3, #2
 80107c0:	f43f af27 	beq.w	8010612 <xQueueGenericSend+0x86>
 80107c4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80107c6:	3201      	adds	r2, #1
 80107c8:	b2d2      	uxtb	r2, r2
 80107ca:	4649      	mov	r1, r9
 80107cc:	4630      	mov	r0, r6
 80107ce:	f7f4 fbd1 	bl	8004f74 <prvTraceSetObjectState>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80107d2:	462a      	mov	r2, r5
 80107d4:	4639      	mov	r1, r7
 80107d6:	4620      	mov	r0, r4
 80107d8:	f7ff fcfd 	bl	80101d6 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80107dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80107de:	b11b      	cbz	r3, 80107e8 <xQueueGenericSend+0x25c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80107e0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80107e4:	f001 fba4 	bl	8011f30 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 80107e8:	b138      	cbz	r0, 80107fa <xQueueGenericSend+0x26e>
						queueYIELD_IF_USING_PREEMPTION();
 80107ea:	4b0e      	ldr	r3, [pc, #56]	; (8010824 <xQueueGenericSend+0x298>)
 80107ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80107f0:	601a      	str	r2, [r3, #0]
 80107f2:	f3bf 8f4f 	dsb	sy
 80107f6:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80107fa:	f002 f85d 	bl	80128b8 <vPortExitCritical>
				return pdPASS;
 80107fe:	2001      	movs	r0, #1
}
 8010800:	b005      	add	sp, #20
 8010802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
 8010806:	2675      	movs	r6, #117	; 0x75
 8010808:	e771      	b.n	80106ee <xQueueGenericSend+0x162>
			prvUnlockQueue( pxQueue );
 801080a:	4620      	mov	r0, r4
 801080c:	f7ff fd2b 	bl	8010266 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010810:	f001 f9a0 	bl	8011b54 <xTaskResumeAll>
 8010814:	e703      	b.n	801061e <xQueueGenericSend+0x92>
			traceQUEUE_SEND_FAILED( pxQueue );
 8010816:	254d      	movs	r5, #77	; 0x4d
 8010818:	e719      	b.n	801064e <xQueueGenericSend+0xc2>
 801081a:	bf00      	nop
 801081c:	24000010 	.word	0x24000010
 8010820:	24000008 	.word	0x24000008
 8010824:	e000ed04 	.word	0xe000ed04

08010828 <xQueueCreateMutexStatic>:
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8010828:	2200      	movs	r2, #0
 801082a:	460b      	mov	r3, r1
	{
 801082c:	b513      	push	{r0, r1, r4, lr}
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 801082e:	4611      	mov	r1, r2
 8010830:	9000      	str	r0, [sp, #0]
 8010832:	2001      	movs	r0, #1
 8010834:	f7ff fdee 	bl	8010414 <xQueueGenericCreateStatic>
		if( pxNewQueue != NULL )
 8010838:	4604      	mov	r4, r0
 801083a:	b138      	cbz	r0, 801084c <xQueueCreateMutexStatic+0x24>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 801083c:	2300      	movs	r3, #0
 801083e:	6083      	str	r3, [r0, #8]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8010840:	461a      	mov	r2, r3
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8010842:	6003      	str	r3, [r0, #0]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8010844:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8010846:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8010848:	f7ff fea0 	bl	801058c <xQueueGenericSend>
	}
 801084c:	4620      	mov	r0, r4
 801084e:	b002      	add	sp, #8
 8010850:	bd10      	pop	{r4, pc}
	...

08010854 <xQueueGiveMutexRecursive>:
	{
 8010854:	b570      	push	{r4, r5, r6, lr}
		configASSERT( pxMutex );
 8010856:	4604      	mov	r4, r0
 8010858:	b940      	cbnz	r0, 801086c <xQueueGiveMutexRecursive+0x18>
 801085a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801085e:	f383 8811 	msr	BASEPRI, r3
 8010862:	f3bf 8f6f 	isb	sy
 8010866:	f3bf 8f4f 	dsb	sy
 801086a:	e7fe      	b.n	801086a <xQueueGiveMutexRecursive+0x16>
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 801086c:	6885      	ldr	r5, [r0, #8]
 801086e:	f001 fc13 	bl	8012098 <xTaskGetCurrentTaskHandle>
 8010872:	4285      	cmp	r5, r0
 8010874:	d10a      	bne.n	801088c <xQueueGiveMutexRecursive+0x38>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8010876:	68e3      	ldr	r3, [r4, #12]
 8010878:	3b01      	subs	r3, #1
 801087a:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 801087c:	b923      	cbnz	r3, 8010888 <xQueueGiveMutexRecursive+0x34>
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 801087e:	461a      	mov	r2, r3
 8010880:	4619      	mov	r1, r3
 8010882:	4620      	mov	r0, r4
 8010884:	f7ff fe82 	bl	801058c <xQueueGenericSend>
			xReturn = pdPASS;
 8010888:	2001      	movs	r0, #1
		return xReturn;
 801088a:	e008      	b.n	801089e <xQueueGiveMutexRecursive+0x4a>
			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
 801088c:	4d11      	ldr	r5, [pc, #68]	; (80108d4 <xQueueGiveMutexRecursive+0x80>)
 801088e:	f7f4 f861 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8010892:	f7f3 ffc6 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8010896:	882b      	ldrh	r3, [r5, #0]
 8010898:	4218      	tst	r0, r3
 801089a:	d101      	bne.n	80108a0 <xQueueGiveMutexRecursive+0x4c>
			xReturn = pdFAIL;
 801089c:	2000      	movs	r0, #0
	}
 801089e:	bd70      	pop	{r4, r5, r6, pc}
			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
 80108a0:	4620      	mov	r0, r4
 80108a2:	f7f3 ffe3 	bl	800486c <prvTraceGetQueueNumberHigh16>
 80108a6:	882b      	ldrh	r3, [r5, #0]
 80108a8:	4218      	tst	r0, r3
 80108aa:	d0f7      	beq.n	801089c <xQueueGiveMutexRecursive+0x48>
 80108ac:	4e0a      	ldr	r6, [pc, #40]	; (80108d8 <xQueueGiveMutexRecursive+0x84>)
 80108ae:	4620      	mov	r0, r4
 80108b0:	f7f3 ffb0 	bl	8004814 <prvTraceGetQueueType>
 80108b4:	5c35      	ldrb	r5, [r6, r0]
 80108b6:	4620      	mov	r0, r4
 80108b8:	f7f3 ffac 	bl	8004814 <prvTraceGetQueueType>
 80108bc:	5c36      	ldrb	r6, [r6, r0]
 80108be:	3548      	adds	r5, #72	; 0x48
 80108c0:	4620      	mov	r0, r4
 80108c2:	f7f3 ffce 	bl	8004862 <prvTraceGetQueueNumberLow16>
 80108c6:	4631      	mov	r1, r6
 80108c8:	b2ed      	uxtb	r5, r5
 80108ca:	b2c2      	uxtb	r2, r0
 80108cc:	4628      	mov	r0, r5
 80108ce:	f7f4 fe3f 	bl	8005550 <prvTraceStoreKernelCall>
 80108d2:	e7e3      	b.n	801089c <xQueueGiveMutexRecursive+0x48>
 80108d4:	24000010 	.word	0x24000010
 80108d8:	24000008 	.word	0x24000008

080108dc <xQueueCreateMutex>:
	{
 80108dc:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80108de:	4602      	mov	r2, r0
 80108e0:	2100      	movs	r1, #0
 80108e2:	2001      	movs	r0, #1
 80108e4:	f7ff fddc 	bl	80104a0 <xQueueGenericCreate>
		if( pxNewQueue != NULL )
 80108e8:	4604      	mov	r4, r0
 80108ea:	b138      	cbz	r0, 80108fc <xQueueCreateMutex+0x20>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80108ec:	2300      	movs	r3, #0
 80108ee:	6083      	str	r3, [r0, #8]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80108f0:	461a      	mov	r2, r3
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80108f2:	6003      	str	r3, [r0, #0]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80108f4:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80108f6:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80108f8:	f7ff fe48 	bl	801058c <xQueueGenericSend>
	}
 80108fc:	4620      	mov	r0, r4
 80108fe:	bd10      	pop	{r4, pc}

08010900 <xQueueGenericSendFromISR>:
{
 8010900:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010904:	468b      	mov	fp, r1
 8010906:	4692      	mov	sl, r2
 8010908:	4698      	mov	r8, r3
	configASSERT( pxQueue );
 801090a:	4604      	mov	r4, r0
 801090c:	b940      	cbnz	r0, 8010920 <xQueueGenericSendFromISR+0x20>
 801090e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010912:	f383 8811 	msr	BASEPRI, r3
 8010916:	f3bf 8f6f 	isb	sy
 801091a:	f3bf 8f4f 	dsb	sy
 801091e:	e7fe      	b.n	801091e <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010920:	b951      	cbnz	r1, 8010938 <xQueueGenericSendFromISR+0x38>
 8010922:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8010924:	b143      	cbz	r3, 8010938 <xQueueGenericSendFromISR+0x38>
 8010926:	f04f 0350 	mov.w	r3, #80	; 0x50
 801092a:	f383 8811 	msr	BASEPRI, r3
 801092e:	f3bf 8f6f 	isb	sy
 8010932:	f3bf 8f4f 	dsb	sy
 8010936:	e7fe      	b.n	8010936 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010938:	f1b8 0f02 	cmp.w	r8, #2
 801093c:	d10b      	bne.n	8010956 <xQueueGenericSendFromISR+0x56>
 801093e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8010940:	2b01      	cmp	r3, #1
 8010942:	d008      	beq.n	8010956 <xQueueGenericSendFromISR+0x56>
 8010944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010948:	f383 8811 	msr	BASEPRI, r3
 801094c:	f3bf 8f6f 	isb	sy
 8010950:	f3bf 8f4f 	dsb	sy
 8010954:	e7fe      	b.n	8010954 <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010956:	f002 f8a9 	bl	8012aac <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801095a:	f3ef 8611 	mrs	r6, BASEPRI
 801095e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010962:	f383 8811 	msr	BASEPRI, r3
 8010966:	f3bf 8f6f 	isb	sy
 801096a:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801096e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8010970:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8010972:	4f3d      	ldr	r7, [pc, #244]	; (8010a68 <xQueueGenericSendFromISR+0x168>)
 8010974:	429a      	cmp	r2, r3
 8010976:	d302      	bcc.n	801097e <xQueueGenericSendFromISR+0x7e>
 8010978:	f1b8 0f02 	cmp.w	r8, #2
 801097c:	d154      	bne.n	8010a28 <xQueueGenericSendFromISR+0x128>
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 801097e:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8010980:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8010984:	f7f3 ff72 	bl	800486c <prvTraceGetQueueNumberHigh16>
 8010988:	883b      	ldrh	r3, [r7, #0]
			const int8_t cTxLock = pxQueue->cTxLock;
 801098a:	b26d      	sxtb	r5, r5
 801098c:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 8010a6c <xQueueGenericSendFromISR+0x16c>
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8010990:	4218      	tst	r0, r3
 8010992:	d017      	beq.n	80109c4 <xQueueGenericSendFromISR+0xc4>
 8010994:	f1b8 0f00 	cmp.w	r8, #0
 8010998:	d12e      	bne.n	80109f8 <xQueueGenericSendFromISR+0xf8>
 801099a:	4620      	mov	r0, r4
 801099c:	f7f3 ff3a 	bl	8004814 <prvTraceGetQueueType>
 80109a0:	f819 7000 	ldrb.w	r7, [r9, r0]
 80109a4:	3730      	adds	r7, #48	; 0x30
 80109a6:	b2ff      	uxtb	r7, r7
 80109a8:	4620      	mov	r0, r4
 80109aa:	f7f3 ff33 	bl	8004814 <prvTraceGetQueueType>
 80109ae:	f819 1000 	ldrb.w	r1, [r9, r0]
 80109b2:	4620      	mov	r0, r4
 80109b4:	9101      	str	r1, [sp, #4]
 80109b6:	f7f3 ff54 	bl	8004862 <prvTraceGetQueueNumberLow16>
 80109ba:	9901      	ldr	r1, [sp, #4]
 80109bc:	b2c2      	uxtb	r2, r0
 80109be:	4638      	mov	r0, r7
 80109c0:	f7f4 fdc6 	bl	8005550 <prvTraceStoreKernelCall>
 80109c4:	4620      	mov	r0, r4
 80109c6:	f7f3 ff25 	bl	8004814 <prvTraceGetQueueType>
 80109ca:	f819 7000 	ldrb.w	r7, [r9, r0]
 80109ce:	4620      	mov	r0, r4
 80109d0:	f7f3 ff47 	bl	8004862 <prvTraceGetQueueNumberLow16>
 80109d4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80109d6:	b2c1      	uxtb	r1, r0
 80109d8:	4638      	mov	r0, r7
 80109da:	3201      	adds	r2, #1
 80109dc:	b2d2      	uxtb	r2, r2
 80109de:	f7f4 fac9 	bl	8004f74 <prvTraceSetObjectState>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80109e2:	4642      	mov	r2, r8
 80109e4:	4659      	mov	r1, fp
 80109e6:	4620      	mov	r0, r4
 80109e8:	f7ff fbf5 	bl	80101d6 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80109ec:	1c6b      	adds	r3, r5, #1
 80109ee:	d116      	bne.n	8010a1e <xQueueGenericSendFromISR+0x11e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80109f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80109f2:	b91b      	cbnz	r3, 80109fc <xQueueGenericSendFromISR+0xfc>
			xReturn = pdPASS;
 80109f4:	2001      	movs	r0, #1
 80109f6:	e00d      	b.n	8010a14 <xQueueGenericSendFromISR+0x114>
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 80109f8:	2735      	movs	r7, #53	; 0x35
 80109fa:	e7d5      	b.n	80109a8 <xQueueGenericSendFromISR+0xa8>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80109fc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8010a00:	f001 fa96 	bl	8011f30 <xTaskRemoveFromEventList>
 8010a04:	2800      	cmp	r0, #0
 8010a06:	d0f5      	beq.n	80109f4 <xQueueGenericSendFromISR+0xf4>
							if( pxHigherPriorityTaskWoken != NULL )
 8010a08:	f1ba 0f00 	cmp.w	sl, #0
 8010a0c:	d0f2      	beq.n	80109f4 <xQueueGenericSendFromISR+0xf4>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010a0e:	2001      	movs	r0, #1
 8010a10:	f8ca 0000 	str.w	r0, [sl]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010a14:	f386 8811 	msr	BASEPRI, r6
}
 8010a18:	b003      	add	sp, #12
 8010a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010a1e:	3501      	adds	r5, #1
 8010a20:	b26d      	sxtb	r5, r5
 8010a22:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8010a26:	e7e5      	b.n	80109f4 <xQueueGenericSendFromISR+0xf4>
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8010a28:	4620      	mov	r0, r4
 8010a2a:	f7f3 ff1f 	bl	800486c <prvTraceGetQueueNumberHigh16>
 8010a2e:	883b      	ldrh	r3, [r7, #0]
 8010a30:	4018      	ands	r0, r3
 8010a32:	d0ef      	beq.n	8010a14 <xQueueGenericSendFromISR+0x114>
 8010a34:	4f0d      	ldr	r7, [pc, #52]	; (8010a6c <xQueueGenericSendFromISR+0x16c>)
 8010a36:	f1b8 0f00 	cmp.w	r8, #0
 8010a3a:	d113      	bne.n	8010a64 <xQueueGenericSendFromISR+0x164>
 8010a3c:	4620      	mov	r0, r4
 8010a3e:	f7f3 fee9 	bl	8004814 <prvTraceGetQueueType>
 8010a42:	5c3d      	ldrb	r5, [r7, r0]
 8010a44:	3558      	adds	r5, #88	; 0x58
 8010a46:	b2ed      	uxtb	r5, r5
 8010a48:	4620      	mov	r0, r4
 8010a4a:	f7f3 fee3 	bl	8004814 <prvTraceGetQueueType>
 8010a4e:	5c3f      	ldrb	r7, [r7, r0]
 8010a50:	4620      	mov	r0, r4
 8010a52:	f7f3 ff06 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8010a56:	4639      	mov	r1, r7
 8010a58:	b2c2      	uxtb	r2, r0
 8010a5a:	4628      	mov	r0, r5
 8010a5c:	f7f4 fd78 	bl	8005550 <prvTraceStoreKernelCall>
			xReturn = errQUEUE_FULL;
 8010a60:	2000      	movs	r0, #0
 8010a62:	e7d7      	b.n	8010a14 <xQueueGenericSendFromISR+0x114>
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8010a64:	255d      	movs	r5, #93	; 0x5d
 8010a66:	e7ef      	b.n	8010a48 <xQueueGenericSendFromISR+0x148>
 8010a68:	24000010 	.word	0x24000010
 8010a6c:	24000008 	.word	0x24000008

08010a70 <MyWrapper_xQueueGiveFromISR>:
{
 8010a70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a74:	4689      	mov	r9, r1
 8010a76:	4617      	mov	r7, r2
	configASSERT( pxQueue );
 8010a78:	4604      	mov	r4, r0
 8010a7a:	b940      	cbnz	r0, 8010a8e <MyWrapper_xQueueGiveFromISR+0x1e>
	__asm volatile
 8010a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a80:	f383 8811 	msr	BASEPRI, r3
 8010a84:	f3bf 8f6f 	isb	sy
 8010a88:	f3bf 8f4f 	dsb	sy
 8010a8c:	e7fe      	b.n	8010a8c <MyWrapper_xQueueGiveFromISR+0x1c>
	configASSERT( pxQueue->uxItemSize == 0 );
 8010a8e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8010a90:	b143      	cbz	r3, 8010aa4 <MyWrapper_xQueueGiveFromISR+0x34>
 8010a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a96:	f383 8811 	msr	BASEPRI, r3
 8010a9a:	f3bf 8f6f 	isb	sy
 8010a9e:	f3bf 8f4f 	dsb	sy
 8010aa2:	e7fe      	b.n	8010aa2 <MyWrapper_xQueueGiveFromISR+0x32>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010aa4:	6803      	ldr	r3, [r0, #0]
 8010aa6:	b953      	cbnz	r3, 8010abe <MyWrapper_xQueueGiveFromISR+0x4e>
 8010aa8:	6883      	ldr	r3, [r0, #8]
 8010aaa:	b143      	cbz	r3, 8010abe <MyWrapper_xQueueGiveFromISR+0x4e>
 8010aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ab0:	f383 8811 	msr	BASEPRI, r3
 8010ab4:	f3bf 8f6f 	isb	sy
 8010ab8:	f3bf 8f4f 	dsb	sy
 8010abc:	e7fe      	b.n	8010abc <MyWrapper_xQueueGiveFromISR+0x4c>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010abe:	f001 fff5 	bl	8012aac <vPortValidateInterruptPriority>
	__asm volatile
 8010ac2:	f3ef 8611 	mrs	r6, BASEPRI
 8010ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010aca:	f383 8811 	msr	BASEPRI, r3
 8010ace:	f3bf 8f6f 	isb	sy
 8010ad2:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010ad6:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8010ada:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8010adc:	f8df a0e8 	ldr.w	sl, [pc, #232]	; 8010bc8 <MyWrapper_xQueueGiveFromISR+0x158>
 8010ae0:	4598      	cmp	r8, r3
 8010ae2:	d24f      	bcs.n	8010b84 <MyWrapper_xQueueGiveFromISR+0x114>
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8010ae4:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8010ae6:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8010aea:	f7f3 febf 	bl	800486c <prvTraceGetQueueNumberHigh16>
 8010aee:	f8ba 3000 	ldrh.w	r3, [sl]
			const int8_t cTxLock = pxQueue->cTxLock;
 8010af2:	b26d      	sxtb	r5, r5
 8010af4:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8010bcc <MyWrapper_xQueueGiveFromISR+0x15c>
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8010af8:	4218      	tst	r0, r3
 8010afa:	d014      	beq.n	8010b26 <MyWrapper_xQueueGiveFromISR+0xb6>
 8010afc:	bb5f      	cbnz	r7, 8010b56 <MyWrapper_xQueueGiveFromISR+0xe6>
 8010afe:	4620      	mov	r0, r4
 8010b00:	f7f3 fe88 	bl	8004814 <prvTraceGetQueueType>
 8010b04:	f81a 7000 	ldrb.w	r7, [sl, r0]
 8010b08:	3730      	adds	r7, #48	; 0x30
 8010b0a:	b2ff      	uxtb	r7, r7
 8010b0c:	4620      	mov	r0, r4
 8010b0e:	f7f3 fe81 	bl	8004814 <prvTraceGetQueueType>
 8010b12:	f81a b000 	ldrb.w	fp, [sl, r0]
 8010b16:	4620      	mov	r0, r4
 8010b18:	f7f3 fea3 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8010b1c:	4659      	mov	r1, fp
 8010b1e:	b2c2      	uxtb	r2, r0
 8010b20:	4638      	mov	r0, r7
 8010b22:	f7f4 fd15 	bl	8005550 <prvTraceStoreKernelCall>
 8010b26:	4620      	mov	r0, r4
 8010b28:	f7f3 fe74 	bl	8004814 <prvTraceGetQueueType>
 8010b2c:	f81a 7000 	ldrb.w	r7, [sl, r0]
 8010b30:	4620      	mov	r0, r4
 8010b32:	f7f3 fe96 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8010b36:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8010b38:	b2c1      	uxtb	r1, r0
 8010b3a:	4638      	mov	r0, r7
 8010b3c:	3201      	adds	r2, #1
 8010b3e:	b2d2      	uxtb	r2, r2
 8010b40:	f7f4 fa18 	bl	8004f74 <prvTraceSetObjectState>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010b44:	f108 0301 	add.w	r3, r8, #1
 8010b48:	63a3      	str	r3, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 8010b4a:	1c6b      	adds	r3, r5, #1
 8010b4c:	d115      	bne.n	8010b7a <MyWrapper_xQueueGiveFromISR+0x10a>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010b4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b50:	b91b      	cbnz	r3, 8010b5a <MyWrapper_xQueueGiveFromISR+0xea>
			xReturn = pdPASS;
 8010b52:	2001      	movs	r0, #1
 8010b54:	e00d      	b.n	8010b72 <MyWrapper_xQueueGiveFromISR+0x102>
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8010b56:	2735      	movs	r7, #53	; 0x35
 8010b58:	e7d8      	b.n	8010b0c <MyWrapper_xQueueGiveFromISR+0x9c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010b5a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8010b5e:	f001 f9e7 	bl	8011f30 <xTaskRemoveFromEventList>
 8010b62:	2800      	cmp	r0, #0
 8010b64:	d0f5      	beq.n	8010b52 <MyWrapper_xQueueGiveFromISR+0xe2>
							if( pxHigherPriorityTaskWoken != NULL )
 8010b66:	f1b9 0f00 	cmp.w	r9, #0
 8010b6a:	d0f2      	beq.n	8010b52 <MyWrapper_xQueueGiveFromISR+0xe2>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010b6c:	2001      	movs	r0, #1
 8010b6e:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 8010b72:	f386 8811 	msr	BASEPRI, r6
}
 8010b76:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010b7a:	3501      	adds	r5, #1
 8010b7c:	b26d      	sxtb	r5, r5
 8010b7e:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8010b82:	e7e6      	b.n	8010b52 <MyWrapper_xQueueGiveFromISR+0xe2>
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8010b84:	4620      	mov	r0, r4
 8010b86:	f7f3 fe71 	bl	800486c <prvTraceGetQueueNumberHigh16>
 8010b8a:	f8ba 3000 	ldrh.w	r3, [sl]
 8010b8e:	4018      	ands	r0, r3
 8010b90:	d0ef      	beq.n	8010b72 <MyWrapper_xQueueGiveFromISR+0x102>
 8010b92:	f8df 8038 	ldr.w	r8, [pc, #56]	; 8010bcc <MyWrapper_xQueueGiveFromISR+0x15c>
 8010b96:	b9af      	cbnz	r7, 8010bc4 <MyWrapper_xQueueGiveFromISR+0x154>
 8010b98:	4620      	mov	r0, r4
 8010b9a:	f7f3 fe3b 	bl	8004814 <prvTraceGetQueueType>
 8010b9e:	f818 5000 	ldrb.w	r5, [r8, r0]
 8010ba2:	3558      	adds	r5, #88	; 0x58
 8010ba4:	b2ed      	uxtb	r5, r5
 8010ba6:	4620      	mov	r0, r4
 8010ba8:	f7f3 fe34 	bl	8004814 <prvTraceGetQueueType>
 8010bac:	f818 7000 	ldrb.w	r7, [r8, r0]
 8010bb0:	4620      	mov	r0, r4
 8010bb2:	f7f3 fe56 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8010bb6:	4639      	mov	r1, r7
 8010bb8:	b2c2      	uxtb	r2, r0
 8010bba:	4628      	mov	r0, r5
 8010bbc:	f7f4 fcc8 	bl	8005550 <prvTraceStoreKernelCall>
			xReturn = errQUEUE_FULL;
 8010bc0:	2000      	movs	r0, #0
 8010bc2:	e7d6      	b.n	8010b72 <MyWrapper_xQueueGiveFromISR+0x102>
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8010bc4:	255d      	movs	r5, #93	; 0x5d
 8010bc6:	e7ee      	b.n	8010ba6 <MyWrapper_xQueueGiveFromISR+0x136>
 8010bc8:	24000010 	.word	0x24000010
 8010bcc:	24000008 	.word	0x24000008

08010bd0 <xQueueGiveFromISR>:
BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
 8010bd0:	2200      	movs	r2, #0
 8010bd2:	f7ff bf4d 	b.w	8010a70 <MyWrapper_xQueueGiveFromISR>
	...

08010bd8 <xQueueReceive>:
{
 8010bd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010bdc:	4688      	mov	r8, r1
 8010bde:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8010be0:	4604      	mov	r4, r0
 8010be2:	b940      	cbnz	r0, 8010bf6 <xQueueReceive+0x1e>
	__asm volatile
 8010be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010be8:	f383 8811 	msr	BASEPRI, r3
 8010bec:	f3bf 8f6f 	isb	sy
 8010bf0:	f3bf 8f4f 	dsb	sy
 8010bf4:	e7fe      	b.n	8010bf4 <xQueueReceive+0x1c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010bf6:	b951      	cbnz	r1, 8010c0e <xQueueReceive+0x36>
 8010bf8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8010bfa:	b143      	cbz	r3, 8010c0e <xQueueReceive+0x36>
 8010bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c00:	f383 8811 	msr	BASEPRI, r3
 8010c04:	f3bf 8f6f 	isb	sy
 8010c08:	f3bf 8f4f 	dsb	sy
 8010c0c:	e7fe      	b.n	8010c0c <xQueueReceive+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010c0e:	f001 fa49 	bl	80120a4 <xTaskGetSchedulerState>
 8010c12:	b950      	cbnz	r0, 8010c2a <xQueueReceive+0x52>
 8010c14:	9e01      	ldr	r6, [sp, #4]
 8010c16:	b14e      	cbz	r6, 8010c2c <xQueueReceive+0x54>
 8010c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c1c:	f383 8811 	msr	BASEPRI, r3
 8010c20:	f3bf 8f6f 	isb	sy
 8010c24:	f3bf 8f4f 	dsb	sy
 8010c28:	e7fe      	b.n	8010c28 <xQueueReceive+0x50>
 8010c2a:	2600      	movs	r6, #0
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 8010c2c:	4f96      	ldr	r7, [pc, #600]	; (8010e88 <xQueueReceive+0x2b0>)
					portYIELD_WITHIN_API();
 8010c2e:	f8df 9260 	ldr.w	r9, [pc, #608]	; 8010e90 <xQueueReceive+0x2b8>
 8010c32:	e09b      	b.n	8010d6c <xQueueReceive+0x194>
				traceQUEUE_RECEIVE( pxQueue );
 8010c34:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8010c36:	3a01      	subs	r2, #1
 8010c38:	b2d2      	uxtb	r2, r2
 8010c3a:	e0d8      	b.n	8010dee <xQueueReceive+0x216>
				if( xTicksToWait == ( TickType_t ) 0 )
 8010c3c:	9d01      	ldr	r5, [sp, #4]
 8010c3e:	bb2d      	cbnz	r5, 8010c8c <xQueueReceive+0xb4>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8010c40:	4e91      	ldr	r6, [pc, #580]	; (8010e88 <xQueueReceive+0x2b0>)
					taskEXIT_CRITICAL();
 8010c42:	f001 fe39 	bl	80128b8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8010c46:	f7f3 fe85 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8010c4a:	f7f3 fdea 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8010c4e:	8833      	ldrh	r3, [r6, #0]
 8010c50:	4218      	tst	r0, r3
 8010c52:	d101      	bne.n	8010c58 <xQueueReceive+0x80>
				return errQUEUE_EMPTY;
 8010c54:	2000      	movs	r0, #0
 8010c56:	e0e2      	b.n	8010e1e <xQueueReceive+0x246>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8010c58:	4620      	mov	r0, r4
 8010c5a:	f7f3 fe07 	bl	800486c <prvTraceGetQueueNumberHigh16>
 8010c5e:	8833      	ldrh	r3, [r6, #0]
 8010c60:	4218      	tst	r0, r3
 8010c62:	d0f7      	beq.n	8010c54 <xQueueReceive+0x7c>
 8010c64:	4f89      	ldr	r7, [pc, #548]	; (8010e8c <xQueueReceive+0x2b4>)
 8010c66:	4620      	mov	r0, r4
 8010c68:	f7f3 fdd4 	bl	8004814 <prvTraceGetQueueType>
 8010c6c:	5c3e      	ldrb	r6, [r7, r0]
 8010c6e:	4620      	mov	r0, r4
 8010c70:	f7f3 fdd0 	bl	8004814 <prvTraceGetQueueType>
 8010c74:	5c3f      	ldrb	r7, [r7, r0]
 8010c76:	3650      	adds	r6, #80	; 0x50
 8010c78:	4620      	mov	r0, r4
 8010c7a:	f7f3 fdf2 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8010c7e:	4639      	mov	r1, r7
 8010c80:	b2f6      	uxtb	r6, r6
 8010c82:	b2c2      	uxtb	r2, r0
 8010c84:	4630      	mov	r0, r6
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8010c86:	f7f4 fc63 	bl	8005550 <prvTraceStoreKernelCall>
 8010c8a:	e7e3      	b.n	8010c54 <xQueueReceive+0x7c>
				else if( xEntryTimeSet == pdFALSE )
 8010c8c:	b916      	cbnz	r6, 8010c94 <xQueueReceive+0xbc>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010c8e:	a802      	add	r0, sp, #8
 8010c90:	f001 f99e 	bl	8011fd0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8010c94:	f001 fe10 	bl	80128b8 <vPortExitCritical>
		vTaskSuspendAll();
 8010c98:	f000 fe92 	bl	80119c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010c9c:	f001 fdea 	bl	8012874 <vPortEnterCritical>
 8010ca0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8010ca4:	2bff      	cmp	r3, #255	; 0xff
 8010ca6:	d102      	bne.n	8010cae <xQueueReceive+0xd6>
 8010ca8:	2300      	movs	r3, #0
 8010caa:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8010cae:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8010cb2:	2bff      	cmp	r3, #255	; 0xff
 8010cb4:	d102      	bne.n	8010cbc <xQueueReceive+0xe4>
 8010cb6:	2300      	movs	r3, #0
 8010cb8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010cbc:	f001 fdfc 	bl	80128b8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010cc0:	a901      	add	r1, sp, #4
 8010cc2:	a802      	add	r0, sp, #8
 8010cc4:	f001 f990 	bl	8011fe8 <xTaskCheckForTimeOut>
 8010cc8:	2800      	cmp	r0, #0
 8010cca:	f040 80b1 	bne.w	8010e30 <xQueueReceive+0x258>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010cce:	4620      	mov	r0, r4
 8010cd0:	f7ff fa76 	bl	80101c0 <prvIsQueueEmpty>
 8010cd4:	2800      	cmp	r0, #0
 8010cd6:	f000 80a5 	beq.w	8010e24 <xQueueReceive+0x24c>
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 8010cda:	f7f3 fe3b 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8010cde:	4e6b      	ldr	r6, [pc, #428]	; (8010e8c <xQueueReceive+0x2b4>)
 8010ce0:	f7f3 fd9f 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8010ce4:	883b      	ldrh	r3, [r7, #0]
 8010ce6:	4218      	tst	r0, r3
 8010ce8:	d018      	beq.n	8010d1c <xQueueReceive+0x144>
 8010cea:	4620      	mov	r0, r4
 8010cec:	f7f3 fdbe 	bl	800486c <prvTraceGetQueueNumberHigh16>
 8010cf0:	883b      	ldrh	r3, [r7, #0]
 8010cf2:	4218      	tst	r0, r3
 8010cf4:	d012      	beq.n	8010d1c <xQueueReceive+0x144>
 8010cf6:	4620      	mov	r0, r4
 8010cf8:	f7f3 fd8c 	bl	8004814 <prvTraceGetQueueType>
 8010cfc:	5c35      	ldrb	r5, [r6, r0]
 8010cfe:	4620      	mov	r0, r4
 8010d00:	3568      	adds	r5, #104	; 0x68
 8010d02:	f7f3 fd87 	bl	8004814 <prvTraceGetQueueType>
 8010d06:	f816 a000 	ldrb.w	sl, [r6, r0]
 8010d0a:	4620      	mov	r0, r4
 8010d0c:	b2ed      	uxtb	r5, r5
 8010d0e:	f7f3 fda8 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8010d12:	4651      	mov	r1, sl
 8010d14:	b2c2      	uxtb	r2, r0
 8010d16:	4628      	mov	r0, r5
 8010d18:	f7f4 fc1a 	bl	8005550 <prvTraceStoreKernelCall>
 8010d1c:	4620      	mov	r0, r4
 8010d1e:	f7f3 fd79 	bl	8004814 <prvTraceGetQueueType>
 8010d22:	5c33      	ldrb	r3, [r6, r0]
 8010d24:	2b02      	cmp	r3, #2
 8010d26:	d00d      	beq.n	8010d44 <xQueueReceive+0x16c>
 8010d28:	f7f3 fe14 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8010d2c:	f7f3 fd79 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8010d30:	883b      	ldrh	r3, [r7, #0]
 8010d32:	4218      	tst	r0, r3
 8010d34:	d006      	beq.n	8010d44 <xQueueReceive+0x16c>
 8010d36:	f7f3 fe0d 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8010d3a:	f7f3 fd6d 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8010d3e:	b2c0      	uxtb	r0, r0
 8010d40:	f7f4 f93e 	bl	8004fc0 <prvTraceSetTaskInstanceFinished>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010d44:	9901      	ldr	r1, [sp, #4]
 8010d46:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8010d4a:	f001 f893 	bl	8011e74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010d4e:	4620      	mov	r0, r4
 8010d50:	f7ff fa89 	bl	8010266 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010d54:	f000 fefe 	bl	8011b54 <xTaskResumeAll>
 8010d58:	b938      	cbnz	r0, 8010d6a <xQueueReceive+0x192>
					portYIELD_WITHIN_API();
 8010d5a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010d5e:	f8c9 3000 	str.w	r3, [r9]
 8010d62:	f3bf 8f4f 	dsb	sy
 8010d66:	f3bf 8f6f 	isb	sy
 8010d6a:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8010d6c:	f001 fd82 	bl	8012874 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010d70:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010d72:	2d00      	cmp	r5, #0
 8010d74:	f43f af62 	beq.w	8010c3c <xQueueReceive+0x64>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010d78:	4641      	mov	r1, r8
 8010d7a:	4620      	mov	r0, r4
				traceQUEUE_RECEIVE( pxQueue );
 8010d7c:	4e42      	ldr	r6, [pc, #264]	; (8010e88 <xQueueReceive+0x2b0>)
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010d7e:	f7ff fa5d 	bl	801023c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 8010d82:	f7f3 fde7 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8010d86:	4f41      	ldr	r7, [pc, #260]	; (8010e8c <xQueueReceive+0x2b4>)
 8010d88:	f7f3 fd4b 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8010d8c:	8833      	ldrh	r3, [r6, #0]
 8010d8e:	4218      	tst	r0, r3
 8010d90:	d018      	beq.n	8010dc4 <xQueueReceive+0x1ec>
 8010d92:	4620      	mov	r0, r4
 8010d94:	f7f3 fd6a 	bl	800486c <prvTraceGetQueueNumberHigh16>
 8010d98:	8833      	ldrh	r3, [r6, #0]
 8010d9a:	4218      	tst	r0, r3
 8010d9c:	d012      	beq.n	8010dc4 <xQueueReceive+0x1ec>
 8010d9e:	4620      	mov	r0, r4
 8010da0:	f7f3 fd38 	bl	8004814 <prvTraceGetQueueType>
 8010da4:	5c3e      	ldrb	r6, [r7, r0]
 8010da6:	4620      	mov	r0, r4
 8010da8:	3628      	adds	r6, #40	; 0x28
 8010daa:	f7f3 fd33 	bl	8004814 <prvTraceGetQueueType>
 8010dae:	f817 8000 	ldrb.w	r8, [r7, r0]
 8010db2:	4620      	mov	r0, r4
 8010db4:	b2f6      	uxtb	r6, r6
 8010db6:	f7f3 fd54 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8010dba:	4641      	mov	r1, r8
 8010dbc:	b2c2      	uxtb	r2, r0
 8010dbe:	4630      	mov	r0, r6
 8010dc0:	f7f4 fbc6 	bl	8005550 <prvTraceStoreKernelCall>
 8010dc4:	4620      	mov	r0, r4
 8010dc6:	f7f3 fd25 	bl	8004814 <prvTraceGetQueueType>
 8010dca:	5c3e      	ldrb	r6, [r7, r0]
 8010dcc:	4620      	mov	r0, r4
 8010dce:	f7f3 fd48 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8010dd2:	fa5f f880 	uxtb.w	r8, r0
 8010dd6:	4620      	mov	r0, r4
 8010dd8:	f7f3 fd1c 	bl	8004814 <prvTraceGetQueueType>
 8010ddc:	5c3b      	ldrb	r3, [r7, r0]
 8010dde:	2b02      	cmp	r3, #2
 8010de0:	f47f af28 	bne.w	8010c34 <xQueueReceive+0x5c>
 8010de4:	f7f3 fdb6 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8010de8:	f7f3 fd16 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8010dec:	b2c2      	uxtb	r2, r0
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010dee:	3d01      	subs	r5, #1
				traceQUEUE_RECEIVE( pxQueue );
 8010df0:	4641      	mov	r1, r8
 8010df2:	4630      	mov	r0, r6
 8010df4:	f7f4 f8be 	bl	8004f74 <prvTraceSetObjectState>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010df8:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010dfa:	6923      	ldr	r3, [r4, #16]
 8010dfc:	b163      	cbz	r3, 8010e18 <xQueueReceive+0x240>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010dfe:	f104 0010 	add.w	r0, r4, #16
 8010e02:	f001 f895 	bl	8011f30 <xTaskRemoveFromEventList>
 8010e06:	b138      	cbz	r0, 8010e18 <xQueueReceive+0x240>
						queueYIELD_IF_USING_PREEMPTION();
 8010e08:	4b21      	ldr	r3, [pc, #132]	; (8010e90 <xQueueReceive+0x2b8>)
 8010e0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010e0e:	601a      	str	r2, [r3, #0]
 8010e10:	f3bf 8f4f 	dsb	sy
 8010e14:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8010e18:	f001 fd4e 	bl	80128b8 <vPortExitCritical>
				return pdPASS;
 8010e1c:	2001      	movs	r0, #1
}
 8010e1e:	b004      	add	sp, #16
 8010e20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8010e24:	4620      	mov	r0, r4
 8010e26:	f7ff fa1e 	bl	8010266 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010e2a:	f000 fe93 	bl	8011b54 <xTaskResumeAll>
 8010e2e:	e79c      	b.n	8010d6a <xQueueReceive+0x192>
			prvUnlockQueue( pxQueue );
 8010e30:	4620      	mov	r0, r4
 8010e32:	f7ff fa18 	bl	8010266 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010e36:	f000 fe8d 	bl	8011b54 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010e3a:	4620      	mov	r0, r4
 8010e3c:	f7ff f9c0 	bl	80101c0 <prvIsQueueEmpty>
 8010e40:	2800      	cmp	r0, #0
 8010e42:	d092      	beq.n	8010d6a <xQueueReceive+0x192>
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8010e44:	4d10      	ldr	r5, [pc, #64]	; (8010e88 <xQueueReceive+0x2b0>)
 8010e46:	f7f3 fd85 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8010e4a:	f7f3 fcea 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8010e4e:	882b      	ldrh	r3, [r5, #0]
 8010e50:	4218      	tst	r0, r3
 8010e52:	f43f aeff 	beq.w	8010c54 <xQueueReceive+0x7c>
 8010e56:	4620      	mov	r0, r4
 8010e58:	f7f3 fd08 	bl	800486c <prvTraceGetQueueNumberHigh16>
 8010e5c:	882b      	ldrh	r3, [r5, #0]
 8010e5e:	4218      	tst	r0, r3
 8010e60:	f43f aef8 	beq.w	8010c54 <xQueueReceive+0x7c>
 8010e64:	4e09      	ldr	r6, [pc, #36]	; (8010e8c <xQueueReceive+0x2b4>)
 8010e66:	4620      	mov	r0, r4
 8010e68:	f7f3 fcd4 	bl	8004814 <prvTraceGetQueueType>
 8010e6c:	5c35      	ldrb	r5, [r6, r0]
 8010e6e:	4620      	mov	r0, r4
 8010e70:	f7f3 fcd0 	bl	8004814 <prvTraceGetQueueType>
 8010e74:	5c36      	ldrb	r6, [r6, r0]
 8010e76:	3550      	adds	r5, #80	; 0x50
 8010e78:	4620      	mov	r0, r4
 8010e7a:	f7f3 fcf2 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8010e7e:	4631      	mov	r1, r6
 8010e80:	b2ed      	uxtb	r5, r5
 8010e82:	b2c2      	uxtb	r2, r0
 8010e84:	4628      	mov	r0, r5
 8010e86:	e6fe      	b.n	8010c86 <xQueueReceive+0xae>
 8010e88:	24000010 	.word	0x24000010
 8010e8c:	24000008 	.word	0x24000008
 8010e90:	e000ed04 	.word	0xe000ed04

08010e94 <xQueueSemaphoreTake>:
{
 8010e94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
	configASSERT( ( pxQueue ) );
 8010e98:	4604      	mov	r4, r0
{
 8010e9a:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8010e9c:	b940      	cbnz	r0, 8010eb0 <xQueueSemaphoreTake+0x1c>
 8010e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ea2:	f383 8811 	msr	BASEPRI, r3
 8010ea6:	f3bf 8f6f 	isb	sy
 8010eaa:	f3bf 8f4f 	dsb	sy
 8010eae:	e7fe      	b.n	8010eae <xQueueSemaphoreTake+0x1a>
	configASSERT( pxQueue->uxItemSize == 0 );
 8010eb0:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8010eb2:	b145      	cbz	r5, 8010ec6 <xQueueSemaphoreTake+0x32>
 8010eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010eb8:	f383 8811 	msr	BASEPRI, r3
 8010ebc:	f3bf 8f6f 	isb	sy
 8010ec0:	f3bf 8f4f 	dsb	sy
 8010ec4:	e7fe      	b.n	8010ec4 <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010ec6:	f001 f8ed 	bl	80120a4 <xTaskGetSchedulerState>
 8010eca:	b950      	cbnz	r0, 8010ee2 <xQueueSemaphoreTake+0x4e>
 8010ecc:	9d01      	ldr	r5, [sp, #4]
 8010ece:	b145      	cbz	r5, 8010ee2 <xQueueSemaphoreTake+0x4e>
 8010ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ed4:	f383 8811 	msr	BASEPRI, r3
 8010ed8:	f3bf 8f6f 	isb	sy
 8010edc:	f3bf 8f4f 	dsb	sy
 8010ee0:	e7fe      	b.n	8010ee0 <xQueueSemaphoreTake+0x4c>
 8010ee2:	46a9      	mov	r9, r5
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 8010ee4:	4fac      	ldr	r7, [pc, #688]	; (8011198 <xQueueSemaphoreTake+0x304>)
					portYIELD_WITHIN_API();
 8010ee6:	f8df 82b8 	ldr.w	r8, [pc, #696]	; 80111a0 <xQueueSemaphoreTake+0x30c>
 8010eea:	e0b5      	b.n	8011058 <xQueueSemaphoreTake+0x1c4>
				traceQUEUE_RECEIVE( pxQueue );
 8010eec:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8010eee:	3a01      	subs	r2, #1
 8010ef0:	b2d2      	uxtb	r2, r2
 8010ef2:	e0ee      	b.n	80110d2 <xQueueSemaphoreTake+0x23e>
				if( xTicksToWait == ( TickType_t ) 0 )
 8010ef4:	9b01      	ldr	r3, [sp, #4]
 8010ef6:	bb7b      	cbnz	r3, 8010f58 <xQueueSemaphoreTake+0xc4>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010ef8:	b145      	cbz	r5, 8010f0c <xQueueSemaphoreTake+0x78>
 8010efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010efe:	f383 8811 	msr	BASEPRI, r3
 8010f02:	f3bf 8f6f 	isb	sy
 8010f06:	f3bf 8f4f 	dsb	sy
 8010f0a:	e7fe      	b.n	8010f0a <xQueueSemaphoreTake+0x76>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8010f0c:	4ea2      	ldr	r6, [pc, #648]	; (8011198 <xQueueSemaphoreTake+0x304>)
					taskEXIT_CRITICAL();
 8010f0e:	f001 fcd3 	bl	80128b8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8010f12:	f7f3 fd1f 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8010f16:	f7f3 fc84 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8010f1a:	8833      	ldrh	r3, [r6, #0]
 8010f1c:	4218      	tst	r0, r3
 8010f1e:	d101      	bne.n	8010f24 <xQueueSemaphoreTake+0x90>
				return errQUEUE_EMPTY;
 8010f20:	2500      	movs	r5, #0
 8010f22:	e0f3      	b.n	801110c <xQueueSemaphoreTake+0x278>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8010f24:	4620      	mov	r0, r4
 8010f26:	f7f3 fca1 	bl	800486c <prvTraceGetQueueNumberHigh16>
 8010f2a:	8833      	ldrh	r3, [r6, #0]
 8010f2c:	4218      	tst	r0, r3
 8010f2e:	d0f7      	beq.n	8010f20 <xQueueSemaphoreTake+0x8c>
 8010f30:	4f9a      	ldr	r7, [pc, #616]	; (801119c <xQueueSemaphoreTake+0x308>)
 8010f32:	4620      	mov	r0, r4
 8010f34:	f7f3 fc6e 	bl	8004814 <prvTraceGetQueueType>
 8010f38:	5c3e      	ldrb	r6, [r7, r0]
 8010f3a:	4620      	mov	r0, r4
 8010f3c:	f7f3 fc6a 	bl	8004814 <prvTraceGetQueueType>
 8010f40:	5c3f      	ldrb	r7, [r7, r0]
 8010f42:	3650      	adds	r6, #80	; 0x50
 8010f44:	4620      	mov	r0, r4
 8010f46:	f7f3 fc8c 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8010f4a:	4639      	mov	r1, r7
 8010f4c:	b2f6      	uxtb	r6, r6
 8010f4e:	b2c2      	uxtb	r2, r0
 8010f50:	4630      	mov	r0, r6
 8010f52:	f7f4 fafd 	bl	8005550 <prvTraceStoreKernelCall>
 8010f56:	e0d9      	b.n	801110c <xQueueSemaphoreTake+0x278>
				else if( xEntryTimeSet == pdFALSE )
 8010f58:	f1b9 0f00 	cmp.w	r9, #0
 8010f5c:	d102      	bne.n	8010f64 <xQueueSemaphoreTake+0xd0>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010f5e:	a802      	add	r0, sp, #8
 8010f60:	f001 f836 	bl	8011fd0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8010f64:	f001 fca8 	bl	80128b8 <vPortExitCritical>
		vTaskSuspendAll();
 8010f68:	f000 fd2a 	bl	80119c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010f6c:	f001 fc82 	bl	8012874 <vPortEnterCritical>
 8010f70:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8010f74:	2bff      	cmp	r3, #255	; 0xff
 8010f76:	d102      	bne.n	8010f7e <xQueueSemaphoreTake+0xea>
 8010f78:	2300      	movs	r3, #0
 8010f7a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8010f7e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8010f82:	2bff      	cmp	r3, #255	; 0xff
 8010f84:	d102      	bne.n	8010f8c <xQueueSemaphoreTake+0xf8>
 8010f86:	2300      	movs	r3, #0
 8010f88:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010f8c:	f001 fc94 	bl	80128b8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010f90:	a901      	add	r1, sp, #4
 8010f92:	a802      	add	r0, sp, #8
 8010f94:	f001 f828 	bl	8011fe8 <xTaskCheckForTimeOut>
 8010f98:	2800      	cmp	r0, #0
 8010f9a:	f040 80c1 	bne.w	8011120 <xQueueSemaphoreTake+0x28c>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010f9e:	4620      	mov	r0, r4
 8010fa0:	f7ff f90e 	bl	80101c0 <prvIsQueueEmpty>
 8010fa4:	2800      	cmp	r0, #0
 8010fa6:	f000 80b5 	beq.w	8011114 <xQueueSemaphoreTake+0x280>
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 8010faa:	f7f3 fcd3 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8010fae:	f8df 91ec 	ldr.w	r9, [pc, #492]	; 801119c <xQueueSemaphoreTake+0x308>
 8010fb2:	f7f3 fc36 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8010fb6:	883b      	ldrh	r3, [r7, #0]
 8010fb8:	4218      	tst	r0, r3
 8010fba:	d019      	beq.n	8010ff0 <xQueueSemaphoreTake+0x15c>
 8010fbc:	4620      	mov	r0, r4
 8010fbe:	f7f3 fc55 	bl	800486c <prvTraceGetQueueNumberHigh16>
 8010fc2:	883b      	ldrh	r3, [r7, #0]
 8010fc4:	4218      	tst	r0, r3
 8010fc6:	d013      	beq.n	8010ff0 <xQueueSemaphoreTake+0x15c>
 8010fc8:	4620      	mov	r0, r4
 8010fca:	f7f3 fc23 	bl	8004814 <prvTraceGetQueueType>
 8010fce:	f819 6000 	ldrb.w	r6, [r9, r0]
 8010fd2:	4620      	mov	r0, r4
 8010fd4:	3668      	adds	r6, #104	; 0x68
 8010fd6:	f7f3 fc1d 	bl	8004814 <prvTraceGetQueueType>
 8010fda:	f819 a000 	ldrb.w	sl, [r9, r0]
 8010fde:	4620      	mov	r0, r4
 8010fe0:	b2f6      	uxtb	r6, r6
 8010fe2:	f7f3 fc3e 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8010fe6:	4651      	mov	r1, sl
 8010fe8:	b2c2      	uxtb	r2, r0
 8010fea:	4630      	mov	r0, r6
 8010fec:	f7f4 fab0 	bl	8005550 <prvTraceStoreKernelCall>
 8010ff0:	4620      	mov	r0, r4
 8010ff2:	f7f3 fc0f 	bl	8004814 <prvTraceGetQueueType>
 8010ff6:	f819 3000 	ldrb.w	r3, [r9, r0]
 8010ffa:	2b02      	cmp	r3, #2
 8010ffc:	d00d      	beq.n	801101a <xQueueSemaphoreTake+0x186>
 8010ffe:	f7f3 fca9 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8011002:	f7f3 fc0e 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8011006:	883b      	ldrh	r3, [r7, #0]
 8011008:	4218      	tst	r0, r3
 801100a:	d006      	beq.n	801101a <xQueueSemaphoreTake+0x186>
 801100c:	f7f3 fca2 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8011010:	f7f3 fc02 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8011014:	b2c0      	uxtb	r0, r0
 8011016:	f7f3 ffd3 	bl	8004fc0 <prvTraceSetTaskInstanceFinished>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801101a:	6823      	ldr	r3, [r4, #0]
 801101c:	b93b      	cbnz	r3, 801102e <xQueueSemaphoreTake+0x19a>
						taskENTER_CRITICAL();
 801101e:	f001 fc29 	bl	8012874 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011022:	68a0      	ldr	r0, [r4, #8]
 8011024:	f001 f84e 	bl	80120c4 <xTaskPriorityInherit>
 8011028:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 801102a:	f001 fc45 	bl	80128b8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801102e:	9901      	ldr	r1, [sp, #4]
 8011030:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8011034:	f000 ff1e 	bl	8011e74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011038:	4620      	mov	r0, r4
 801103a:	f7ff f914 	bl	8010266 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801103e:	f000 fd89 	bl	8011b54 <xTaskResumeAll>
 8011042:	b938      	cbnz	r0, 8011054 <xQueueSemaphoreTake+0x1c0>
					portYIELD_WITHIN_API();
 8011044:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8011048:	f8c8 3000 	str.w	r3, [r8]
 801104c:	f3bf 8f4f 	dsb	sy
 8011050:	f3bf 8f6f 	isb	sy
 8011054:	f04f 0901 	mov.w	r9, #1
		taskENTER_CRITICAL();
 8011058:	f001 fc0c 	bl	8012874 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801105c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801105e:	2e00      	cmp	r6, #0
 8011060:	f43f af48 	beq.w	8010ef4 <xQueueSemaphoreTake+0x60>
				traceQUEUE_RECEIVE( pxQueue );
 8011064:	4d4c      	ldr	r5, [pc, #304]	; (8011198 <xQueueSemaphoreTake+0x304>)
 8011066:	f7f3 fc75 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 801106a:	f7f3 fbda 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 801106e:	4f4b      	ldr	r7, [pc, #300]	; (801119c <xQueueSemaphoreTake+0x308>)
 8011070:	882b      	ldrh	r3, [r5, #0]
 8011072:	4218      	tst	r0, r3
 8011074:	d018      	beq.n	80110a8 <xQueueSemaphoreTake+0x214>
 8011076:	4620      	mov	r0, r4
 8011078:	f7f3 fbf8 	bl	800486c <prvTraceGetQueueNumberHigh16>
 801107c:	882b      	ldrh	r3, [r5, #0]
 801107e:	4218      	tst	r0, r3
 8011080:	d012      	beq.n	80110a8 <xQueueSemaphoreTake+0x214>
 8011082:	4620      	mov	r0, r4
 8011084:	f7f3 fbc6 	bl	8004814 <prvTraceGetQueueType>
 8011088:	5c3d      	ldrb	r5, [r7, r0]
 801108a:	4620      	mov	r0, r4
 801108c:	3528      	adds	r5, #40	; 0x28
 801108e:	f7f3 fbc1 	bl	8004814 <prvTraceGetQueueType>
 8011092:	f817 8000 	ldrb.w	r8, [r7, r0]
 8011096:	4620      	mov	r0, r4
 8011098:	b2ed      	uxtb	r5, r5
 801109a:	f7f3 fbe2 	bl	8004862 <prvTraceGetQueueNumberLow16>
 801109e:	4641      	mov	r1, r8
 80110a0:	b2c2      	uxtb	r2, r0
 80110a2:	4628      	mov	r0, r5
 80110a4:	f7f4 fa54 	bl	8005550 <prvTraceStoreKernelCall>
 80110a8:	4620      	mov	r0, r4
 80110aa:	f7f3 fbb3 	bl	8004814 <prvTraceGetQueueType>
 80110ae:	5c3d      	ldrb	r5, [r7, r0]
 80110b0:	4620      	mov	r0, r4
 80110b2:	f7f3 fbd6 	bl	8004862 <prvTraceGetQueueNumberLow16>
 80110b6:	fa5f f880 	uxtb.w	r8, r0
 80110ba:	4620      	mov	r0, r4
 80110bc:	f7f3 fbaa 	bl	8004814 <prvTraceGetQueueType>
 80110c0:	5c3b      	ldrb	r3, [r7, r0]
 80110c2:	2b02      	cmp	r3, #2
 80110c4:	f47f af12 	bne.w	8010eec <xQueueSemaphoreTake+0x58>
 80110c8:	f7f3 fc44 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 80110cc:	f7f3 fba4 	bl	8004818 <prvTraceGetTaskNumberLow16>
 80110d0:	b2c2      	uxtb	r2, r0
 80110d2:	4641      	mov	r1, r8
 80110d4:	4628      	mov	r0, r5
 80110d6:	f7f3 ff4d 	bl	8004f74 <prvTraceSetObjectState>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80110da:	3e01      	subs	r6, #1
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80110dc:	6823      	ldr	r3, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80110de:	63a6      	str	r6, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80110e0:	b913      	cbnz	r3, 80110e8 <xQueueSemaphoreTake+0x254>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80110e2:	f001 f955 	bl	8012390 <pvTaskIncrementMutexHeldCount>
 80110e6:	60a0      	str	r0, [r4, #8]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80110e8:	6923      	ldr	r3, [r4, #16]
 80110ea:	b163      	cbz	r3, 8011106 <xQueueSemaphoreTake+0x272>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80110ec:	f104 0010 	add.w	r0, r4, #16
 80110f0:	f000 ff1e 	bl	8011f30 <xTaskRemoveFromEventList>
 80110f4:	b138      	cbz	r0, 8011106 <xQueueSemaphoreTake+0x272>
						queueYIELD_IF_USING_PREEMPTION();
 80110f6:	4b2a      	ldr	r3, [pc, #168]	; (80111a0 <xQueueSemaphoreTake+0x30c>)
 80110f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80110fc:	601a      	str	r2, [r3, #0]
 80110fe:	f3bf 8f4f 	dsb	sy
 8011102:	f3bf 8f6f 	isb	sy
				return pdPASS;
 8011106:	2501      	movs	r5, #1
				taskEXIT_CRITICAL();
 8011108:	f001 fbd6 	bl	80128b8 <vPortExitCritical>
}
 801110c:	4628      	mov	r0, r5
 801110e:	b004      	add	sp, #16
 8011110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8011114:	4620      	mov	r0, r4
 8011116:	f7ff f8a6 	bl	8010266 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801111a:	f000 fd1b 	bl	8011b54 <xTaskResumeAll>
 801111e:	e799      	b.n	8011054 <xQueueSemaphoreTake+0x1c0>
			prvUnlockQueue( pxQueue );
 8011120:	4620      	mov	r0, r4
 8011122:	f7ff f8a0 	bl	8010266 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011126:	f000 fd15 	bl	8011b54 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801112a:	4620      	mov	r0, r4
 801112c:	f7ff f848 	bl	80101c0 <prvIsQueueEmpty>
 8011130:	2800      	cmp	r0, #0
 8011132:	d08f      	beq.n	8011054 <xQueueSemaphoreTake+0x1c0>
					if( xInheritanceOccurred != pdFALSE )
 8011134:	b165      	cbz	r5, 8011150 <xQueueSemaphoreTake+0x2bc>
						taskENTER_CRITICAL();
 8011136:	f001 fb9d 	bl	8012874 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801113a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801113c:	b119      	cbz	r1, 8011146 <xQueueSemaphoreTake+0x2b2>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801113e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011140:	6819      	ldr	r1, [r3, #0]
 8011142:	f1c1 0138 	rsb	r1, r1, #56	; 0x38
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8011146:	68a0      	ldr	r0, [r4, #8]
 8011148:	f001 f8a4 	bl	8012294 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 801114c:	f001 fbb4 	bl	80128b8 <vPortExitCritical>
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8011150:	4d11      	ldr	r5, [pc, #68]	; (8011198 <xQueueSemaphoreTake+0x304>)
 8011152:	f7f3 fbff 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8011156:	f7f3 fb64 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 801115a:	882b      	ldrh	r3, [r5, #0]
 801115c:	4218      	tst	r0, r3
 801115e:	f43f aedf 	beq.w	8010f20 <xQueueSemaphoreTake+0x8c>
 8011162:	4620      	mov	r0, r4
 8011164:	f7f3 fb82 	bl	800486c <prvTraceGetQueueNumberHigh16>
 8011168:	882b      	ldrh	r3, [r5, #0]
 801116a:	4218      	tst	r0, r3
 801116c:	f43f aed8 	beq.w	8010f20 <xQueueSemaphoreTake+0x8c>
 8011170:	4e0a      	ldr	r6, [pc, #40]	; (801119c <xQueueSemaphoreTake+0x308>)
 8011172:	4620      	mov	r0, r4
 8011174:	f7f3 fb4e 	bl	8004814 <prvTraceGetQueueType>
 8011178:	5c35      	ldrb	r5, [r6, r0]
 801117a:	4620      	mov	r0, r4
 801117c:	f7f3 fb4a 	bl	8004814 <prvTraceGetQueueType>
 8011180:	5c36      	ldrb	r6, [r6, r0]
 8011182:	3550      	adds	r5, #80	; 0x50
 8011184:	4620      	mov	r0, r4
 8011186:	f7f3 fb6c 	bl	8004862 <prvTraceGetQueueNumberLow16>
 801118a:	4631      	mov	r1, r6
 801118c:	b2ed      	uxtb	r5, r5
 801118e:	b2c2      	uxtb	r2, r0
 8011190:	4628      	mov	r0, r5
 8011192:	f7f4 f9dd 	bl	8005550 <prvTraceStoreKernelCall>
 8011196:	e6c3      	b.n	8010f20 <xQueueSemaphoreTake+0x8c>
 8011198:	24000010 	.word	0x24000010
 801119c:	24000008 	.word	0x24000008
 80111a0:	e000ed04 	.word	0xe000ed04

080111a4 <xQueueTakeMutexRecursive>:
	{
 80111a4:	b570      	push	{r4, r5, r6, lr}
 80111a6:	460d      	mov	r5, r1
		configASSERT( pxMutex );
 80111a8:	4604      	mov	r4, r0
 80111aa:	b940      	cbnz	r0, 80111be <xQueueTakeMutexRecursive+0x1a>
 80111ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111b0:	f383 8811 	msr	BASEPRI, r3
 80111b4:	f3bf 8f6f 	isb	sy
 80111b8:	f3bf 8f4f 	dsb	sy
 80111bc:	e7fe      	b.n	80111bc <xQueueTakeMutexRecursive+0x18>
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80111be:	6886      	ldr	r6, [r0, #8]
 80111c0:	f000 ff6a 	bl	8012098 <xTaskGetCurrentTaskHandle>
 80111c4:	4286      	cmp	r6, r0
 80111c6:	d104      	bne.n	80111d2 <xQueueTakeMutexRecursive+0x2e>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80111c8:	68e3      	ldr	r3, [r4, #12]
			xReturn = pdPASS;
 80111ca:	2001      	movs	r0, #1
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80111cc:	3301      	adds	r3, #1
 80111ce:	60e3      	str	r3, [r4, #12]
	}
 80111d0:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80111d2:	4629      	mov	r1, r5
 80111d4:	4620      	mov	r0, r4
 80111d6:	f7ff fe5d 	bl	8010e94 <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 80111da:	2800      	cmp	r0, #0
 80111dc:	d0f8      	beq.n	80111d0 <xQueueTakeMutexRecursive+0x2c>
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80111de:	68e3      	ldr	r3, [r4, #12]
 80111e0:	3301      	adds	r3, #1
 80111e2:	60e3      	str	r3, [r4, #12]
		return xReturn;
 80111e4:	e7f4      	b.n	80111d0 <xQueueTakeMutexRecursive+0x2c>
	...

080111e8 <xQueueReceiveFromISR>:
{
 80111e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111ec:	468b      	mov	fp, r1
 80111ee:	4692      	mov	sl, r2
	configASSERT( pxQueue );
 80111f0:	4604      	mov	r4, r0
 80111f2:	b940      	cbnz	r0, 8011206 <xQueueReceiveFromISR+0x1e>
 80111f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111f8:	f383 8811 	msr	BASEPRI, r3
 80111fc:	f3bf 8f6f 	isb	sy
 8011200:	f3bf 8f4f 	dsb	sy
 8011204:	e7fe      	b.n	8011204 <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011206:	b951      	cbnz	r1, 801121e <xQueueReceiveFromISR+0x36>
 8011208:	6c03      	ldr	r3, [r0, #64]	; 0x40
 801120a:	b143      	cbz	r3, 801121e <xQueueReceiveFromISR+0x36>
 801120c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011210:	f383 8811 	msr	BASEPRI, r3
 8011214:	f3bf 8f6f 	isb	sy
 8011218:	f3bf 8f4f 	dsb	sy
 801121c:	e7fe      	b.n	801121c <xQueueReceiveFromISR+0x34>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801121e:	f001 fc45 	bl	8012aac <vPortValidateInterruptPriority>
	__asm volatile
 8011222:	f3ef 8611 	mrs	r6, BASEPRI
 8011226:	f04f 0350 	mov.w	r3, #80	; 0x50
 801122a:	f383 8811 	msr	BASEPRI, r3
 801122e:	f3bf 8f6f 	isb	sy
 8011232:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011236:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 8011238:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 8011328 <xQueueReceiveFromISR+0x140>
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801123c:	2f00      	cmp	r7, #0
 801123e:	d053      	beq.n	80112e8 <xQueueReceiveFromISR+0x100>
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 8011240:	4620      	mov	r0, r4
			const int8_t cRxLock = pxQueue->cRxLock;
 8011242:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 8011246:	f7f3 fb11 	bl	800486c <prvTraceGetQueueNumberHigh16>
 801124a:	f8b8 3000 	ldrh.w	r3, [r8]
			const int8_t cRxLock = pxQueue->cRxLock;
 801124e:	b26d      	sxtb	r5, r5
 8011250:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 801132c <xQueueReceiveFromISR+0x144>
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 8011254:	4218      	tst	r0, r3
 8011256:	d016      	beq.n	8011286 <xQueueReceiveFromISR+0x9e>
 8011258:	4620      	mov	r0, r4
 801125a:	f7f3 fadb 	bl	8004814 <prvTraceGetQueueType>
 801125e:	f819 8000 	ldrb.w	r8, [r9, r0]
 8011262:	4620      	mov	r0, r4
 8011264:	f108 0838 	add.w	r8, r8, #56	; 0x38
 8011268:	f7f3 fad4 	bl	8004814 <prvTraceGetQueueType>
 801126c:	f819 1000 	ldrb.w	r1, [r9, r0]
 8011270:	4620      	mov	r0, r4
 8011272:	fa5f f888 	uxtb.w	r8, r8
 8011276:	9101      	str	r1, [sp, #4]
 8011278:	f7f3 faf3 	bl	8004862 <prvTraceGetQueueNumberLow16>
 801127c:	9901      	ldr	r1, [sp, #4]
 801127e:	b2c2      	uxtb	r2, r0
 8011280:	4640      	mov	r0, r8
 8011282:	f7f4 f965 	bl	8005550 <prvTraceStoreKernelCall>
 8011286:	4620      	mov	r0, r4
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011288:	3f01      	subs	r7, #1
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 801128a:	f7f3 fac3 	bl	8004814 <prvTraceGetQueueType>
 801128e:	f819 8000 	ldrb.w	r8, [r9, r0]
 8011292:	4620      	mov	r0, r4
 8011294:	f7f3 fae5 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8011298:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 801129a:	b2c1      	uxtb	r1, r0
 801129c:	4640      	mov	r0, r8
 801129e:	3a01      	subs	r2, #1
 80112a0:	b2d2      	uxtb	r2, r2
 80112a2:	f7f3 fe67 	bl	8004f74 <prvTraceSetObjectState>
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80112a6:	4659      	mov	r1, fp
 80112a8:	4620      	mov	r0, r4
 80112aa:	f7fe ffc7 	bl	801023c <prvCopyDataFromQueue>
			if( cRxLock == queueUNLOCKED )
 80112ae:	1c6b      	adds	r3, r5, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80112b0:	63a7      	str	r7, [r4, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 80112b2:	d114      	bne.n	80112de <xQueueReceiveFromISR+0xf6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80112b4:	6923      	ldr	r3, [r4, #16]
 80112b6:	b90b      	cbnz	r3, 80112bc <xQueueReceiveFromISR+0xd4>
			xReturn = pdPASS;
 80112b8:	2001      	movs	r0, #1
 80112ba:	e00b      	b.n	80112d4 <xQueueReceiveFromISR+0xec>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80112bc:	f104 0010 	add.w	r0, r4, #16
 80112c0:	f000 fe36 	bl	8011f30 <xTaskRemoveFromEventList>
 80112c4:	2800      	cmp	r0, #0
 80112c6:	d0f7      	beq.n	80112b8 <xQueueReceiveFromISR+0xd0>
						if( pxHigherPriorityTaskWoken != NULL )
 80112c8:	f1ba 0f00 	cmp.w	sl, #0
 80112cc:	d0f4      	beq.n	80112b8 <xQueueReceiveFromISR+0xd0>
							*pxHigherPriorityTaskWoken = pdTRUE;
 80112ce:	2001      	movs	r0, #1
 80112d0:	f8ca 0000 	str.w	r0, [sl]
	__asm volatile
 80112d4:	f386 8811 	msr	BASEPRI, r6
}
 80112d8:	b003      	add	sp, #12
 80112da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80112de:	3501      	adds	r5, #1
 80112e0:	b26d      	sxtb	r5, r5
 80112e2:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
 80112e6:	e7e7      	b.n	80112b8 <xQueueReceiveFromISR+0xd0>
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
 80112e8:	4620      	mov	r0, r4
 80112ea:	f7f3 fabf 	bl	800486c <prvTraceGetQueueNumberHigh16>
 80112ee:	f8b8 3000 	ldrh.w	r3, [r8]
 80112f2:	4018      	ands	r0, r3
 80112f4:	d0ee      	beq.n	80112d4 <xQueueReceiveFromISR+0xec>
 80112f6:	f8df 8034 	ldr.w	r8, [pc, #52]	; 801132c <xQueueReceiveFromISR+0x144>
 80112fa:	4620      	mov	r0, r4
 80112fc:	f7f3 fa8a 	bl	8004814 <prvTraceGetQueueType>
 8011300:	f818 5000 	ldrb.w	r5, [r8, r0]
 8011304:	4620      	mov	r0, r4
 8011306:	f7f3 fa85 	bl	8004814 <prvTraceGetQueueType>
 801130a:	f818 8000 	ldrb.w	r8, [r8, r0]
 801130e:	3560      	adds	r5, #96	; 0x60
 8011310:	4620      	mov	r0, r4
 8011312:	f7f3 faa6 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8011316:	4641      	mov	r1, r8
 8011318:	b2ed      	uxtb	r5, r5
 801131a:	b2c2      	uxtb	r2, r0
 801131c:	4628      	mov	r0, r5
 801131e:	f7f4 f917 	bl	8005550 <prvTraceStoreKernelCall>
			xReturn = pdFAIL;
 8011322:	4638      	mov	r0, r7
 8011324:	e7d6      	b.n	80112d4 <xQueueReceiveFromISR+0xec>
 8011326:	bf00      	nop
 8011328:	24000010 	.word	0x24000010
 801132c:	24000008 	.word	0x24000008

08011330 <uxQueueGetQueueNumber>:
	}
 8011330:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8011332:	4770      	bx	lr

08011334 <vQueueSetQueueNumber>:
		( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
 8011334:	6481      	str	r1, [r0, #72]	; 0x48
	}
 8011336:	4770      	bx	lr

08011338 <ucQueueGetQueueType>:
	}
 8011338:	f890 004c 	ldrb.w	r0, [r0, #76]	; 0x4c
 801133c:	4770      	bx	lr
	...

08011340 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011340:	b570      	push	{r4, r5, r6, lr}
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011342:	2300      	movs	r3, #0
	{
 8011344:	4604      	mov	r4, r0
 8011346:	460d      	mov	r5, r1
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011348:	480d      	ldr	r0, [pc, #52]	; (8011380 <vQueueAddToRegistry+0x40>)
 801134a:	f850 1033 	ldr.w	r1, [r0, r3, lsl #3]
 801134e:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
 8011352:	b989      	cbnz	r1, 8011378 <vQueueAddToRegistry+0x38>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011354:	f840 5033 	str.w	r5, [r0, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8011358:	4620      	mov	r0, r4
				xQueueRegistry[ ux ].xHandle = xQueue;
 801135a:	6054      	str	r4, [r2, #4]
				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 801135c:	f7f3 fa5a 	bl	8004814 <prvTraceGetQueueType>
 8011360:	4b08      	ldr	r3, [pc, #32]	; (8011384 <vQueueAddToRegistry+0x44>)
 8011362:	5c1e      	ldrb	r6, [r3, r0]
 8011364:	4620      	mov	r0, r4
 8011366:	f7f3 fa7c 	bl	8004862 <prvTraceGetQueueNumberLow16>
 801136a:	462a      	mov	r2, r5
 801136c:	b2c1      	uxtb	r1, r0
 801136e:	4630      	mov	r0, r6
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011370:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8011374:	f7f3 bec6 	b.w	8005104 <prvTraceSetObjectName>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011378:	3301      	adds	r3, #1
 801137a:	2b08      	cmp	r3, #8
 801137c:	d1e5      	bne.n	801134a <vQueueAddToRegistry+0xa>
	}
 801137e:	bd70      	pop	{r4, r5, r6, pc}
 8011380:	24020d30 	.word	0x24020d30
 8011384:	24000008 	.word	0x24000008

08011388 <vQueueUnregisterQueue>:
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011388:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 801138a:	4a08      	ldr	r2, [pc, #32]	; (80113ac <vQueueUnregisterQueue+0x24>)
	{
 801138c:	b510      	push	{r4, lr}
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 801138e:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8011392:	684c      	ldr	r4, [r1, #4]
 8011394:	4284      	cmp	r4, r0
 8011396:	d104      	bne.n	80113a2 <vQueueUnregisterQueue+0x1a>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8011398:	2000      	movs	r0, #0
 801139a:	f842 0033 	str.w	r0, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 801139e:	6048      	str	r0, [r1, #4]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80113a0:	bd10      	pop	{r4, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80113a2:	3301      	adds	r3, #1
 80113a4:	2b08      	cmp	r3, #8
 80113a6:	d1f2      	bne.n	801138e <vQueueUnregisterQueue+0x6>
 80113a8:	e7fa      	b.n	80113a0 <vQueueUnregisterQueue+0x18>
 80113aa:	bf00      	nop
 80113ac:	24020d30 	.word	0x24020d30

080113b0 <vQueueDelete>:
{
 80113b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( pxQueue );
 80113b4:	4604      	mov	r4, r0
 80113b6:	b940      	cbnz	r0, 80113ca <vQueueDelete+0x1a>
	__asm volatile
 80113b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113bc:	f383 8811 	msr	BASEPRI, r3
 80113c0:	f3bf 8f6f 	isb	sy
 80113c4:	f3bf 8f4f 	dsb	sy
 80113c8:	e7fe      	b.n	80113c8 <vQueueDelete+0x18>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80113ca:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80113ce:	2301      	movs	r3, #1
 80113d0:	f383 8810 	msr	PRIMASK, r3
	traceQUEUE_DELETE( pxQueue );
 80113d4:	4e30      	ldr	r6, [pc, #192]	; (8011498 <vQueueDelete+0xe8>)
 80113d6:	f7f3 fabd 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 80113da:	f7f3 fa22 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 80113de:	4d2f      	ldr	r5, [pc, #188]	; (801149c <vQueueDelete+0xec>)
 80113e0:	8833      	ldrh	r3, [r6, #0]
 80113e2:	4218      	tst	r0, r3
 80113e4:	d018      	beq.n	8011418 <vQueueDelete+0x68>
 80113e6:	4620      	mov	r0, r4
 80113e8:	f7f3 fa40 	bl	800486c <prvTraceGetQueueNumberHigh16>
 80113ec:	8833      	ldrh	r3, [r6, #0]
 80113ee:	4218      	tst	r0, r3
 80113f0:	d012      	beq.n	8011418 <vQueueDelete+0x68>
 80113f2:	4620      	mov	r0, r4
 80113f4:	f7f3 fa0e 	bl	8004814 <prvTraceGetQueueType>
 80113f8:	5c2e      	ldrb	r6, [r5, r0]
 80113fa:	4620      	mov	r0, r4
 80113fc:	f7f3 fa0a 	bl	8004814 <prvTraceGetQueueType>
 8011400:	f086 0680 	eor.w	r6, r6, #128	; 0x80
 8011404:	f815 8000 	ldrb.w	r8, [r5, r0]
 8011408:	4620      	mov	r0, r4
 801140a:	f7f3 fa2a 	bl	8004862 <prvTraceGetQueueNumberLow16>
 801140e:	4641      	mov	r1, r8
 8011410:	b2c2      	uxtb	r2, r0
 8011412:	4630      	mov	r0, r6
 8011414:	f7f4 f89c 	bl	8005550 <prvTraceStoreKernelCall>
 8011418:	4620      	mov	r0, r4
 801141a:	f7f3 f9fb 	bl	8004814 <prvTraceGetQueueType>
 801141e:	5c2e      	ldrb	r6, [r5, r0]
 8011420:	4620      	mov	r0, r4
 8011422:	3608      	adds	r6, #8
 8011424:	f7f3 fa1d 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8011428:	4680      	mov	r8, r0
 801142a:	4620      	mov	r0, r4
 801142c:	b2f6      	uxtb	r6, r6
 801142e:	f7f3 f9f1 	bl	8004814 <prvTraceGetQueueType>
 8011432:	5c2a      	ldrb	r2, [r5, r0]
 8011434:	fa5f f188 	uxtb.w	r1, r8
 8011438:	4630      	mov	r0, r6
 801143a:	f7f3 fcdb 	bl	8004df4 <prvTraceStoreObjectNameOnCloseEvent>
 801143e:	4620      	mov	r0, r4
 8011440:	f7f3 f9e8 	bl	8004814 <prvTraceGetQueueType>
 8011444:	5c2e      	ldrb	r6, [r5, r0]
 8011446:	4620      	mov	r0, r4
 8011448:	3610      	adds	r6, #16
 801144a:	f7f3 fa0a 	bl	8004862 <prvTraceGetQueueNumberLow16>
 801144e:	4680      	mov	r8, r0
 8011450:	4620      	mov	r0, r4
 8011452:	b2f6      	uxtb	r6, r6
 8011454:	f7f3 f9de 	bl	8004814 <prvTraceGetQueueType>
 8011458:	5c2a      	ldrb	r2, [r5, r0]
 801145a:	fa5f f188 	uxtb.w	r1, r8
 801145e:	4630      	mov	r0, r6
 8011460:	f7f3 fcf8 	bl	8004e54 <prvTraceStoreObjectPropertiesOnCloseEvent>
 8011464:	4620      	mov	r0, r4
 8011466:	f7f3 f9d5 	bl	8004814 <prvTraceGetQueueType>
 801146a:	5c2d      	ldrb	r5, [r5, r0]
 801146c:	4620      	mov	r0, r4
 801146e:	f7f3 f9f8 	bl	8004862 <prvTraceGetQueueNumberLow16>
 8011472:	b2c1      	uxtb	r1, r0
 8011474:	4628      	mov	r0, r5
 8011476:	f7f3 fe15 	bl	80050a4 <prvTraceFreeObjectHandle>
 801147a:	f387 8810 	msr	PRIMASK, r7
		vQueueUnregisterQueue( pxQueue );
 801147e:	4620      	mov	r0, r4
 8011480:	f7ff ff82 	bl	8011388 <vQueueUnregisterQueue>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8011484:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8011488:	b923      	cbnz	r3, 8011494 <vQueueDelete+0xe4>
			vPortFree( pxQueue );
 801148a:	4620      	mov	r0, r4
}
 801148c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			vPortFree( pxQueue );
 8011490:	f001 bbf8 	b.w	8012c84 <vPortFree>
}
 8011494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011498:	24000010 	.word	0x24000010
 801149c:	24000008 	.word	0x24000008

080114a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80114a0:	b570      	push	{r4, r5, r6, lr}
 80114a2:	4604      	mov	r4, r0
 80114a4:	460d      	mov	r5, r1
 80114a6:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80114a8:	f001 f9e4 	bl	8012874 <vPortEnterCritical>
 80114ac:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80114b0:	2bff      	cmp	r3, #255	; 0xff
 80114b2:	d102      	bne.n	80114ba <vQueueWaitForMessageRestricted+0x1a>
 80114b4:	2300      	movs	r3, #0
 80114b6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80114ba:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80114be:	2bff      	cmp	r3, #255	; 0xff
 80114c0:	d102      	bne.n	80114c8 <vQueueWaitForMessageRestricted+0x28>
 80114c2:	2300      	movs	r3, #0
 80114c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80114c8:	f001 f9f6 	bl	80128b8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80114cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80114ce:	b92b      	cbnz	r3, 80114dc <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80114d0:	4632      	mov	r2, r6
 80114d2:	4629      	mov	r1, r5
 80114d4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80114d8:	f000 fce6 	bl	8011ea8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80114dc:	4620      	mov	r0, r4
	}
 80114de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 80114e2:	f7fe bec0 	b.w	8010266 <prvUnlockQueue>
	...

080114e8 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80114e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114ec:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80114ee:	f001 f9c1 	bl	8012874 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80114f2:	4b50      	ldr	r3, [pc, #320]	; (8011634 <prvAddNewTaskToReadyList+0x14c>)
		if( pxCurrentTCB == NULL )
 80114f4:	4d50      	ldr	r5, [pc, #320]	; (8011638 <prvAddNewTaskToReadyList+0x150>)
		uxCurrentNumberOfTasks++;
 80114f6:	681a      	ldr	r2, [r3, #0]
 80114f8:	4f50      	ldr	r7, [pc, #320]	; (801163c <prvAddNewTaskToReadyList+0x154>)
 80114fa:	3201      	adds	r2, #1
 80114fc:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80114fe:	682e      	ldr	r6, [r5, #0]
 8011500:	2e00      	cmp	r6, #0
 8011502:	f040 808c 	bne.w	801161e <prvAddNewTaskToReadyList+0x136>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8011506:	602c      	str	r4, [r5, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011508:	681b      	ldr	r3, [r3, #0]
 801150a:	2b01      	cmp	r3, #1
 801150c:	d11f      	bne.n	801154e <prvAddNewTaskToReadyList+0x66>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801150e:	f04f 0814 	mov.w	r8, #20
 8011512:	fb08 7006 	mla	r0, r8, r6, r7
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011516:	3601      	adds	r6, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011518:	f7fe fe10 	bl	801013c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801151c:	2e38      	cmp	r6, #56	; 0x38
 801151e:	d1f8      	bne.n	8011512 <prvAddNewTaskToReadyList+0x2a>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011520:	f8df 814c 	ldr.w	r8, [pc, #332]	; 8011670 <prvAddNewTaskToReadyList+0x188>
	vListInitialise( &xDelayedTaskList2 );
 8011524:	4e46      	ldr	r6, [pc, #280]	; (8011640 <prvAddNewTaskToReadyList+0x158>)
	vListInitialise( &xDelayedTaskList1 );
 8011526:	4640      	mov	r0, r8
 8011528:	f7fe fe08 	bl	801013c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801152c:	4630      	mov	r0, r6
 801152e:	f7fe fe05 	bl	801013c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011532:	4844      	ldr	r0, [pc, #272]	; (8011644 <prvAddNewTaskToReadyList+0x15c>)
 8011534:	f7fe fe02 	bl	801013c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011538:	4843      	ldr	r0, [pc, #268]	; (8011648 <prvAddNewTaskToReadyList+0x160>)
 801153a:	f7fe fdff 	bl	801013c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801153e:	4843      	ldr	r0, [pc, #268]	; (801164c <prvAddNewTaskToReadyList+0x164>)
 8011540:	f7fe fdfc 	bl	801013c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011544:	4b42      	ldr	r3, [pc, #264]	; (8011650 <prvAddNewTaskToReadyList+0x168>)
 8011546:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801154a:	4b42      	ldr	r3, [pc, #264]	; (8011654 <prvAddNewTaskToReadyList+0x16c>)
 801154c:	601e      	str	r6, [r3, #0]
		uxTaskNumber++;
 801154e:	4a42      	ldr	r2, [pc, #264]	; (8011658 <prvAddNewTaskToReadyList+0x170>)
		traceTASK_CREATE( pxNewTCB );
 8011550:	2003      	movs	r0, #3
 8011552:	4e42      	ldr	r6, [pc, #264]	; (801165c <prvAddNewTaskToReadyList+0x174>)
		uxTaskNumber++;
 8011554:	6813      	ldr	r3, [r2, #0]
 8011556:	3301      	adds	r3, #1
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011558:	64a3      	str	r3, [r4, #72]	; 0x48
		uxTaskNumber++;
 801155a:	6013      	str	r3, [r2, #0]
		traceTASK_CREATE( pxNewTCB );
 801155c:	f7f3 fd4c 	bl	8004ff8 <prvTraceGetObjectHandle>
 8011560:	b281      	uxth	r1, r0
 8011562:	4620      	mov	r0, r4
 8011564:	f7f3 f962 	bl	800482c <prvTraceSetTaskNumberLow16>
 8011568:	4b3d      	ldr	r3, [pc, #244]	; (8011660 <prvAddNewTaskToReadyList+0x178>)
 801156a:	4620      	mov	r0, r4
 801156c:	8819      	ldrh	r1, [r3, #0]
 801156e:	f7f3 f96b 	bl	8004848 <prvTraceSetTaskNumberHigh16>
 8011572:	4620      	mov	r0, r4
 8011574:	f7f3 f950 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8011578:	f104 0234 	add.w	r2, r4, #52	; 0x34
 801157c:	b2c1      	uxtb	r1, r0
 801157e:	2003      	movs	r0, #3
 8011580:	f7f3 fdc0 	bl	8005104 <prvTraceSetObjectName>
 8011584:	4620      	mov	r0, r4
 8011586:	f7f3 f947 	bl	8004818 <prvTraceGetTaskNumberLow16>
 801158a:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 801158e:	b2c1      	uxtb	r1, r0
 8011590:	2003      	movs	r0, #3
 8011592:	f7f3 fca3 	bl	8004edc <prvTraceSetPriorityProperty>
 8011596:	f7f3 f9dd 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 801159a:	f7f3 f942 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 801159e:	8833      	ldrh	r3, [r6, #0]
 80115a0:	4218      	tst	r0, r3
 80115a2:	d00d      	beq.n	80115c0 <prvAddNewTaskToReadyList+0xd8>
 80115a4:	4620      	mov	r0, r4
 80115a6:	f7f3 f93c 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 80115aa:	8833      	ldrh	r3, [r6, #0]
 80115ac:	4218      	tst	r0, r3
 80115ae:	d007      	beq.n	80115c0 <prvAddNewTaskToReadyList+0xd8>
 80115b0:	4620      	mov	r0, r4
 80115b2:	f7f3 f931 	bl	8004818 <prvTraceGetTaskNumberLow16>
 80115b6:	2103      	movs	r1, #3
 80115b8:	b2c2      	uxtb	r2, r0
 80115ba:	201b      	movs	r0, #27
 80115bc:	f7f3 ffc8 	bl	8005550 <prvTraceStoreKernelCall>
 80115c0:	4620      	mov	r0, r4
 80115c2:	f7f3 f973 	bl	80048ac <prvAddTaskToStackMonitor>
		prvAddTaskToReadyList( pxNewTCB );
 80115c6:	4620      	mov	r0, r4
 80115c8:	f7f3 f92b 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 80115cc:	8833      	ldrh	r3, [r6, #0]
 80115ce:	4218      	tst	r0, r3
 80115d0:	d005      	beq.n	80115de <prvAddNewTaskToReadyList+0xf6>
 80115d2:	4620      	mov	r0, r4
 80115d4:	f7f3 f920 	bl	8004818 <prvTraceGetTaskNumberLow16>
 80115d8:	b2c0      	uxtb	r0, r0
 80115da:	f7f3 ff1f 	bl	800541c <prvTraceStoreTaskReady>
 80115de:	4a21      	ldr	r2, [pc, #132]	; (8011664 <prvAddNewTaskToReadyList+0x17c>)
 80115e0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80115e2:	6811      	ldr	r1, [r2, #0]
 80115e4:	428b      	cmp	r3, r1
 80115e6:	d900      	bls.n	80115ea <prvAddNewTaskToReadyList+0x102>
 80115e8:	6013      	str	r3, [r2, #0]
 80115ea:	2014      	movs	r0, #20
 80115ec:	1d21      	adds	r1, r4, #4
 80115ee:	fb00 7003 	mla	r0, r0, r3, r7
 80115f2:	f7fe fdb1 	bl	8010158 <vListInsertEnd>
	taskEXIT_CRITICAL();
 80115f6:	f001 f95f 	bl	80128b8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80115fa:	4b1b      	ldr	r3, [pc, #108]	; (8011668 <prvAddNewTaskToReadyList+0x180>)
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	b163      	cbz	r3, 801161a <prvAddNewTaskToReadyList+0x132>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011600:	682b      	ldr	r3, [r5, #0]
 8011602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011604:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8011606:	429a      	cmp	r2, r3
 8011608:	d207      	bcs.n	801161a <prvAddNewTaskToReadyList+0x132>
			taskYIELD_IF_USING_PREEMPTION();
 801160a:	4b18      	ldr	r3, [pc, #96]	; (801166c <prvAddNewTaskToReadyList+0x184>)
 801160c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011610:	601a      	str	r2, [r3, #0]
 8011612:	f3bf 8f4f 	dsb	sy
 8011616:	f3bf 8f6f 	isb	sy
}
 801161a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 801161e:	4b12      	ldr	r3, [pc, #72]	; (8011668 <prvAddNewTaskToReadyList+0x180>)
 8011620:	681b      	ldr	r3, [r3, #0]
 8011622:	2b00      	cmp	r3, #0
 8011624:	d193      	bne.n	801154e <prvAddNewTaskToReadyList+0x66>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011626:	682b      	ldr	r3, [r5, #0]
 8011628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801162a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801162c:	429a      	cmp	r2, r3
 801162e:	d88e      	bhi.n	801154e <prvAddNewTaskToReadyList+0x66>
					pxCurrentTCB = pxNewTCB;
 8011630:	602c      	str	r4, [r5, #0]
 8011632:	e78c      	b.n	801154e <prvAddNewTaskToReadyList+0x66>
 8011634:	2400143c 	.word	0x2400143c
 8011638:	24000fd0 	.word	0x24000fd0
 801163c:	24000fdc 	.word	0x24000fdc
 8011640:	24001468 	.word	0x24001468
 8011644:	24001484 	.word	0x24001484
 8011648:	240014b0 	.word	0x240014b0
 801164c:	2400149c 	.word	0x2400149c
 8011650:	24000fd4 	.word	0x24000fd4
 8011654:	24000fd8 	.word	0x24000fd8
 8011658:	2400144c 	.word	0x2400144c
 801165c:	24000010 	.word	0x24000010
 8011660:	2400000e 	.word	0x2400000e
 8011664:	24001450 	.word	0x24001450
 8011668:	24001498 	.word	0x24001498
 801166c:	e000ed04 	.word	0xe000ed04
 8011670:	24001454 	.word	0x24001454

08011674 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011674:	b510      	push	{r4, lr}
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011676:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
	{
 801167a:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801167c:	b93b      	cbnz	r3, 801168e <prvDeleteTCB+0x1a>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801167e:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8011680:	f001 fb00 	bl	8012c84 <vPortFree>
				vPortFree( pxTCB );
 8011684:	4620      	mov	r0, r4
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011686:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 801168a:	f001 bafb 	b.w	8012c84 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801168e:	2b01      	cmp	r3, #1
 8011690:	d0f9      	beq.n	8011686 <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011692:	2b02      	cmp	r3, #2
 8011694:	d008      	beq.n	80116a8 <prvDeleteTCB+0x34>
 8011696:	f04f 0350 	mov.w	r3, #80	; 0x50
 801169a:	f383 8811 	msr	BASEPRI, r3
 801169e:	f3bf 8f6f 	isb	sy
 80116a2:	f3bf 8f4f 	dsb	sy
 80116a6:	e7fe      	b.n	80116a6 <prvDeleteTCB+0x32>
	}
 80116a8:	bd10      	pop	{r4, pc}
	...

080116ac <prvIdleTask>:
{
 80116ac:	b580      	push	{r7, lr}
				taskYIELD();
 80116ae:	f8df 805c 	ldr.w	r8, [pc, #92]	; 801170c <prvIdleTask+0x60>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80116b2:	4f12      	ldr	r7, [pc, #72]	; (80116fc <prvIdleTask+0x50>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80116b4:	4c12      	ldr	r4, [pc, #72]	; (8011700 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 80116b6:	4d13      	ldr	r5, [pc, #76]	; (8011704 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80116b8:	6823      	ldr	r3, [r4, #0]
 80116ba:	b963      	cbnz	r3, 80116d6 <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80116bc:	4b12      	ldr	r3, [pc, #72]	; (8011708 <prvIdleTask+0x5c>)
 80116be:	681b      	ldr	r3, [r3, #0]
 80116c0:	2b01      	cmp	r3, #1
 80116c2:	d9f8      	bls.n	80116b6 <prvIdleTask+0xa>
				taskYIELD();
 80116c4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80116c8:	f8c8 3000 	str.w	r3, [r8]
 80116cc:	f3bf 8f4f 	dsb	sy
 80116d0:	f3bf 8f6f 	isb	sy
 80116d4:	e7ee      	b.n	80116b4 <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 80116d6:	f001 f8cd 	bl	8012874 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80116de:	1d30      	adds	r0, r6, #4
 80116e0:	f7fe fd5d 	bl	801019e <uxListRemove>
				--uxCurrentNumberOfTasks;
 80116e4:	682b      	ldr	r3, [r5, #0]
 80116e6:	3b01      	subs	r3, #1
 80116e8:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 80116ea:	6823      	ldr	r3, [r4, #0]
 80116ec:	3b01      	subs	r3, #1
 80116ee:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 80116f0:	f001 f8e2 	bl	80128b8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80116f4:	4630      	mov	r0, r6
 80116f6:	f7ff ffbd 	bl	8011674 <prvDeleteTCB>
 80116fa:	e7dd      	b.n	80116b8 <prvIdleTask+0xc>
 80116fc:	240014b0 	.word	0x240014b0
 8011700:	24001440 	.word	0x24001440
 8011704:	2400143c 	.word	0x2400143c
 8011708:	24000fdc 	.word	0x24000fdc
 801170c:	e000ed04 	.word	0xe000ed04

08011710 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011710:	4a06      	ldr	r2, [pc, #24]	; (801172c <prvResetNextTaskUnblockTime+0x1c>)
 8011712:	6813      	ldr	r3, [r2, #0]
 8011714:	6819      	ldr	r1, [r3, #0]
 8011716:	4b06      	ldr	r3, [pc, #24]	; (8011730 <prvResetNextTaskUnblockTime+0x20>)
 8011718:	b919      	cbnz	r1, 8011722 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801171a:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801171e:	601a      	str	r2, [r3, #0]
	}
}
 8011720:	4770      	bx	lr
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011722:	6812      	ldr	r2, [r2, #0]
 8011724:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011726:	68d2      	ldr	r2, [r2, #12]
 8011728:	6852      	ldr	r2, [r2, #4]
 801172a:	e7f8      	b.n	801171e <prvResetNextTaskUnblockTime+0xe>
 801172c:	24000fd4 	.word	0x24000fd4
 8011730:	2400147c 	.word	0x2400147c

08011734 <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8011734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011738:	ea4f 0982 	mov.w	r9, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 801173c:	4607      	mov	r7, r0
 801173e:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011740:	21a5      	movs	r1, #165	; 0xa5
 8011742:	464a      	mov	r2, r9
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8011744:	4698      	mov	r8, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011746:	f1a9 0904 	sub.w	r9, r9, #4
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 801174a:	e9dd 6409 	ldrd	r6, r4, [sp, #36]	; 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801174e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8011750:	f001 fd37 	bl	80131c2 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011754:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011756:	4499      	add	r9, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011758:	f029 0907 	bic.w	r9, r9, #7
	if( pcName != NULL )
 801175c:	b395      	cbz	r5, 80117c4 <prvInitialiseNewTask.isra.2+0x90>
 801175e:	1e6b      	subs	r3, r5, #1
 8011760:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8011764:	3513      	adds	r5, #19
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011766:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 801176a:	f802 1b01 	strb.w	r1, [r2], #1
			if( pcName[ x ] == ( char ) 0x00 )
 801176e:	7819      	ldrb	r1, [r3, #0]
 8011770:	b109      	cbz	r1, 8011776 <prvInitialiseNewTask.isra.2+0x42>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011772:	42ab      	cmp	r3, r5
 8011774:	d1f7      	bne.n	8011766 <prvInitialiseNewTask.isra.2+0x32>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8011776:	2300      	movs	r3, #0
 8011778:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
 801177c:	9d08      	ldr	r5, [sp, #32]
		pxNewTCB->uxMutexesHeld = 0;
 801177e:	f04f 0a00 	mov.w	sl, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011782:	1d20      	adds	r0, r4, #4
 8011784:	2d37      	cmp	r5, #55	; 0x37
		pxNewTCB->uxMutexesHeld = 0;
 8011786:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
 801178a:	bf28      	it	cs
 801178c:	2537      	movcs	r5, #55	; 0x37
	pxNewTCB->uxPriority = uxPriority;
 801178e:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8011790:	6525      	str	r5, [r4, #80]	; 0x50
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011792:	f1c5 0538 	rsb	r5, r5, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011796:	f7fe fcdc 	bl	8010152 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801179a:	f104 0018 	add.w	r0, r4, #24
 801179e:	f7fe fcd8 	bl	8010152 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80117a2:	f8c4 a058 	str.w	sl, [r4, #88]	; 0x58
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80117a6:	6124      	str	r4, [r4, #16]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80117a8:	4642      	mov	r2, r8
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80117aa:	61a5      	str	r5, [r4, #24]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80117ac:	4639      	mov	r1, r7
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80117ae:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80117b0:	4648      	mov	r0, r9
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80117b2:	f884 a05c 	strb.w	sl, [r4, #92]	; 0x5c
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80117b6:	f001 f835 	bl	8012824 <pxPortInitialiseStack>
 80117ba:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 80117bc:	b106      	cbz	r6, 80117c0 <prvInitialiseNewTask.isra.2+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80117be:	6034      	str	r4, [r6, #0]
}
 80117c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80117c4:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
 80117c8:	e7d8      	b.n	801177c <prvInitialiseNewTask.isra.2+0x48>
	...

080117cc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80117cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80117ce:	4b16      	ldr	r3, [pc, #88]	; (8011828 <prvAddCurrentTaskToDelayedList+0x5c>)
{
 80117d0:	4605      	mov	r5, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80117d2:	4e16      	ldr	r6, [pc, #88]	; (801182c <prvAddCurrentTaskToDelayedList+0x60>)
{
 80117d4:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 80117d6:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80117d8:	6830      	ldr	r0, [r6, #0]
 80117da:	3004      	adds	r0, #4
 80117dc:	f7fe fcdf 	bl	801019e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80117e0:	1c6b      	adds	r3, r5, #1
 80117e2:	4633      	mov	r3, r6
 80117e4:	d107      	bne.n	80117f6 <prvAddCurrentTaskToDelayedList+0x2a>
 80117e6:	b137      	cbz	r7, 80117f6 <prvAddCurrentTaskToDelayedList+0x2a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80117e8:	6831      	ldr	r1, [r6, #0]
 80117ea:	4811      	ldr	r0, [pc, #68]	; (8011830 <prvAddCurrentTaskToDelayedList+0x64>)
 80117ec:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80117ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80117f2:	f7fe bcb1 	b.w	8010158 <vListInsertEnd>
 80117f6:	1964      	adds	r4, r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80117f8:	681a      	ldr	r2, [r3, #0]
 80117fa:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 80117fc:	d307      	bcc.n	801180e <prvAddCurrentTaskToDelayedList+0x42>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80117fe:	4a0d      	ldr	r2, [pc, #52]	; (8011834 <prvAddCurrentTaskToDelayedList+0x68>)
 8011800:	6810      	ldr	r0, [r2, #0]
 8011802:	6819      	ldr	r1, [r3, #0]
}
 8011804:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011808:	3104      	adds	r1, #4
 801180a:	f7fe bcb1 	b.w	8010170 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801180e:	4a0a      	ldr	r2, [pc, #40]	; (8011838 <prvAddCurrentTaskToDelayedList+0x6c>)
 8011810:	6810      	ldr	r0, [r2, #0]
 8011812:	6819      	ldr	r1, [r3, #0]
 8011814:	3104      	adds	r1, #4
 8011816:	f7fe fcab 	bl	8010170 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801181a:	4b08      	ldr	r3, [pc, #32]	; (801183c <prvAddCurrentTaskToDelayedList+0x70>)
 801181c:	681a      	ldr	r2, [r3, #0]
 801181e:	42a2      	cmp	r2, r4
 8011820:	d900      	bls.n	8011824 <prvAddCurrentTaskToDelayedList+0x58>
					xNextTaskUnblockTime = xTimeToWake;
 8011822:	601c      	str	r4, [r3, #0]
}
 8011824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011826:	bf00      	nop
 8011828:	240014c4 	.word	0x240014c4
 801182c:	24000fd0 	.word	0x24000fd0
 8011830:	2400149c 	.word	0x2400149c
 8011834:	24000fd8 	.word	0x24000fd8
 8011838:	24000fd4 	.word	0x24000fd4
 801183c:	2400147c 	.word	0x2400147c

08011840 <xTaskCreateStatic>:
	{
 8011840:	b570      	push	{r4, r5, r6, lr}
 8011842:	b086      	sub	sp, #24
 8011844:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 8011848:	b945      	cbnz	r5, 801185c <xTaskCreateStatic+0x1c>
 801184a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801184e:	f383 8811 	msr	BASEPRI, r3
 8011852:	f3bf 8f6f 	isb	sy
 8011856:	f3bf 8f4f 	dsb	sy
 801185a:	e7fe      	b.n	801185a <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 801185c:	b944      	cbnz	r4, 8011870 <xTaskCreateStatic+0x30>
 801185e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011862:	f383 8811 	msr	BASEPRI, r3
 8011866:	f3bf 8f6f 	isb	sy
 801186a:	f3bf 8f4f 	dsb	sy
 801186e:	e7fe      	b.n	801186e <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8011870:	2660      	movs	r6, #96	; 0x60
 8011872:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011874:	9e05      	ldr	r6, [sp, #20]
 8011876:	2e60      	cmp	r6, #96	; 0x60
 8011878:	d008      	beq.n	801188c <xTaskCreateStatic+0x4c>
 801187a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801187e:	f383 8811 	msr	BASEPRI, r3
 8011882:	f3bf 8f6f 	isb	sy
 8011886:	f3bf 8f4f 	dsb	sy
 801188a:	e7fe      	b.n	801188a <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801188c:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801188e:	2502      	movs	r5, #2
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011890:	9e05      	ldr	r6, [sp, #20]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011892:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011896:	ad04      	add	r5, sp, #16
 8011898:	9402      	str	r4, [sp, #8]
 801189a:	9501      	str	r5, [sp, #4]
 801189c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801189e:	9500      	str	r5, [sp, #0]
 80118a0:	f7ff ff48 	bl	8011734 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 80118a4:	4620      	mov	r0, r4
 80118a6:	f7ff fe1f 	bl	80114e8 <prvAddNewTaskToReadyList>
	}
 80118aa:	9804      	ldr	r0, [sp, #16]
 80118ac:	b006      	add	sp, #24
 80118ae:	bd70      	pop	{r4, r5, r6, pc}

080118b0 <xTaskCreate>:
	{
 80118b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80118b4:	4607      	mov	r7, r0
 80118b6:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80118b8:	0090      	lsls	r0, r2, #2
	{
 80118ba:	4688      	mov	r8, r1
 80118bc:	4616      	mov	r6, r2
 80118be:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80118c0:	f001 f946 	bl	8012b50 <pvPortMalloc>
			if( pxStack != NULL )
 80118c4:	4605      	mov	r5, r0
 80118c6:	b1e8      	cbz	r0, 8011904 <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80118c8:	2060      	movs	r0, #96	; 0x60
 80118ca:	f001 f941 	bl	8012b50 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80118ce:	4604      	mov	r4, r0
 80118d0:	b1a8      	cbz	r0, 80118fe <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80118d2:	2300      	movs	r3, #0
					pxNewTCB->pxStack = pxStack;
 80118d4:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80118d6:	4632      	mov	r2, r6
 80118d8:	4641      	mov	r1, r8
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80118da:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80118de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80118e0:	9002      	str	r0, [sp, #8]
 80118e2:	4638      	mov	r0, r7
 80118e4:	9301      	str	r3, [sp, #4]
 80118e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80118e8:	9300      	str	r3, [sp, #0]
 80118ea:	464b      	mov	r3, r9
 80118ec:	f7ff ff22 	bl	8011734 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 80118f0:	4620      	mov	r0, r4
 80118f2:	f7ff fdf9 	bl	80114e8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80118f6:	2001      	movs	r0, #1
	}
 80118f8:	b005      	add	sp, #20
 80118fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80118fe:	4628      	mov	r0, r5
 8011900:	f001 f9c0 	bl	8012c84 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011904:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8011908:	e7f6      	b.n	80118f8 <xTaskCreate+0x48>
	...

0801190c <vTaskStartScheduler>:
{
 801190c:	b510      	push	{r4, lr}
 801190e:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8011910:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8011912:	aa07      	add	r2, sp, #28
 8011914:	a906      	add	r1, sp, #24
 8011916:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8011918:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801191c:	f7fe fbf6 	bl	801010c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011920:	9b05      	ldr	r3, [sp, #20]
 8011922:	9a07      	ldr	r2, [sp, #28]
 8011924:	9302      	str	r3, [sp, #8]
 8011926:	9b06      	ldr	r3, [sp, #24]
 8011928:	491e      	ldr	r1, [pc, #120]	; (80119a4 <vTaskStartScheduler+0x98>)
 801192a:	481f      	ldr	r0, [pc, #124]	; (80119a8 <vTaskStartScheduler+0x9c>)
 801192c:	e9cd 4300 	strd	r4, r3, [sp]
 8011930:	4623      	mov	r3, r4
 8011932:	f7ff ff85 	bl	8011840 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8011936:	b340      	cbz	r0, 801198a <vTaskStartScheduler+0x7e>
			xReturn = xTimerCreateTimerTask();
 8011938:	f000 fd88 	bl	801244c <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 801193c:	2801      	cmp	r0, #1
 801193e:	d126      	bne.n	801198e <vTaskStartScheduler+0x82>
 8011940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011944:	f383 8811 	msr	BASEPRI, r3
 8011948:	f3bf 8f6f 	isb	sy
 801194c:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8011950:	f04f 32ff 	mov.w	r2, #4294967295
 8011954:	4b15      	ldr	r3, [pc, #84]	; (80119ac <vTaskStartScheduler+0xa0>)
 8011956:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8011958:	4b15      	ldr	r3, [pc, #84]	; (80119b0 <vTaskStartScheduler+0xa4>)
 801195a:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801195c:	4b15      	ldr	r3, [pc, #84]	; (80119b4 <vTaskStartScheduler+0xa8>)
 801195e:	601c      	str	r4, [r3, #0]
		traceTASK_SWITCHED_IN();
 8011960:	4c15      	ldr	r4, [pc, #84]	; (80119b8 <vTaskStartScheduler+0xac>)
 8011962:	6020      	str	r0, [r4, #0]
 8011964:	f7f2 fff6 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8011968:	f7f2 ff5b 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 801196c:	4b13      	ldr	r3, [pc, #76]	; (80119bc <vTaskStartScheduler+0xb0>)
 801196e:	881b      	ldrh	r3, [r3, #0]
 8011970:	4218      	tst	r0, r3
 8011972:	d006      	beq.n	8011982 <vTaskStartScheduler+0x76>
 8011974:	f7f2 ffee 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8011978:	f7f2 ff4e 	bl	8004818 <prvTraceGetTaskNumberLow16>
 801197c:	b2c0      	uxtb	r0, r0
 801197e:	f7f3 fed3 	bl	8005728 <prvTraceStoreTaskswitch>
 8011982:	2302      	movs	r3, #2
 8011984:	6023      	str	r3, [r4, #0]
		if( xPortStartScheduler() != pdFALSE )
 8011986:	f001 f80d 	bl	80129a4 <xPortStartScheduler>
}
 801198a:	b008      	add	sp, #32
 801198c:	bd10      	pop	{r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801198e:	3001      	adds	r0, #1
 8011990:	d1fb      	bne.n	801198a <vTaskStartScheduler+0x7e>
 8011992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011996:	f383 8811 	msr	BASEPRI, r3
 801199a:	f3bf 8f6f 	isb	sy
 801199e:	f3bf 8f4f 	dsb	sy
 80119a2:	e7fe      	b.n	80119a2 <vTaskStartScheduler+0x96>
 80119a4:	080167a3 	.word	0x080167a3
 80119a8:	080116ad 	.word	0x080116ad
 80119ac:	2400147c 	.word	0x2400147c
 80119b0:	24001498 	.word	0x24001498
 80119b4:	240014c4 	.word	0x240014c4
 80119b8:	240008c4 	.word	0x240008c4
 80119bc:	24000010 	.word	0x24000010

080119c0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80119c0:	4a02      	ldr	r2, [pc, #8]	; (80119cc <vTaskSuspendAll+0xc>)
 80119c2:	6813      	ldr	r3, [r2, #0]
 80119c4:	3301      	adds	r3, #1
 80119c6:	6013      	str	r3, [r2, #0]
}
 80119c8:	4770      	bx	lr
 80119ca:	bf00      	nop
 80119cc:	24001448 	.word	0x24001448

080119d0 <xTaskGetTickCount>:
		xTicks = xTickCount;
 80119d0:	4b01      	ldr	r3, [pc, #4]	; (80119d8 <xTaskGetTickCount+0x8>)
 80119d2:	6818      	ldr	r0, [r3, #0]
}
 80119d4:	4770      	bx	lr
 80119d6:	bf00      	nop
 80119d8:	240014c4 	.word	0x240014c4

080119dc <xTaskGetTickCountFromISR>:
{
 80119dc:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80119de:	f001 f865 	bl	8012aac <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 80119e2:	4b01      	ldr	r3, [pc, #4]	; (80119e8 <xTaskGetTickCountFromISR+0xc>)
 80119e4:	6818      	ldr	r0, [r3, #0]
}
 80119e6:	bd08      	pop	{r3, pc}
 80119e8:	240014c4 	.word	0x240014c4

080119ec <xTaskIncrementTick>:
{
 80119ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	traceTASK_INCREMENT_TICK( xTickCount );
 80119f0:	4c4b      	ldr	r4, [pc, #300]	; (8011b20 <xTaskIncrementTick+0x134>)
 80119f2:	6823      	ldr	r3, [r4, #0]
 80119f4:	2b01      	cmp	r3, #1
 80119f6:	d002      	beq.n	80119fe <xTaskIncrementTick+0x12>
 80119f8:	4b4a      	ldr	r3, [pc, #296]	; (8011b24 <xTaskIncrementTick+0x138>)
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	b933      	cbnz	r3, 8011a0c <xTaskIncrementTick+0x20>
 80119fe:	4a4a      	ldr	r2, [pc, #296]	; (8011b28 <xTaskIncrementTick+0x13c>)
 8011a00:	2000      	movs	r0, #0
 8011a02:	6813      	ldr	r3, [r2, #0]
 8011a04:	3301      	adds	r3, #1
 8011a06:	6013      	str	r3, [r2, #0]
 8011a08:	f7f3 fc68 	bl	80052dc <prvTracePortGetTimeStamp>
 8011a0c:	6823      	ldr	r3, [r4, #0]
 8011a0e:	b92b      	cbnz	r3, 8011a1c <xTaskIncrementTick+0x30>
 8011a10:	4b46      	ldr	r3, [pc, #280]	; (8011b2c <xTaskIncrementTick+0x140>)
 8011a12:	2003      	movs	r0, #3
 8011a14:	6819      	ldr	r1, [r3, #0]
 8011a16:	3101      	adds	r1, #1
 8011a18:	f7f3 fe40 	bl	800569c <prvTraceStoreKernelCallWithNumericParamOnly>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011a1c:	6823      	ldr	r3, [r4, #0]
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	d178      	bne.n	8011b14 <xTaskIncrementTick+0x128>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011a22:	4b42      	ldr	r3, [pc, #264]	; (8011b2c <xTaskIncrementTick+0x140>)
 8011a24:	681d      	ldr	r5, [r3, #0]
 8011a26:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8011a28:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011a2a:	b9bd      	cbnz	r5, 8011a5c <xTaskIncrementTick+0x70>
			taskSWITCH_DELAYED_LISTS();
 8011a2c:	4b40      	ldr	r3, [pc, #256]	; (8011b30 <xTaskIncrementTick+0x144>)
 8011a2e:	681a      	ldr	r2, [r3, #0]
 8011a30:	6812      	ldr	r2, [r2, #0]
 8011a32:	b142      	cbz	r2, 8011a46 <xTaskIncrementTick+0x5a>
 8011a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a38:	f383 8811 	msr	BASEPRI, r3
 8011a3c:	f3bf 8f6f 	isb	sy
 8011a40:	f3bf 8f4f 	dsb	sy
 8011a44:	e7fe      	b.n	8011a44 <xTaskIncrementTick+0x58>
 8011a46:	4a3b      	ldr	r2, [pc, #236]	; (8011b34 <xTaskIncrementTick+0x148>)
 8011a48:	6819      	ldr	r1, [r3, #0]
 8011a4a:	6810      	ldr	r0, [r2, #0]
 8011a4c:	6018      	str	r0, [r3, #0]
 8011a4e:	6011      	str	r1, [r2, #0]
 8011a50:	4a39      	ldr	r2, [pc, #228]	; (8011b38 <xTaskIncrementTick+0x14c>)
 8011a52:	6813      	ldr	r3, [r2, #0]
 8011a54:	3301      	adds	r3, #1
 8011a56:	6013      	str	r3, [r2, #0]
 8011a58:	f7ff fe5a 	bl	8011710 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011a5c:	4e37      	ldr	r6, [pc, #220]	; (8011b3c <xTaskIncrementTick+0x150>)
BaseType_t xSwitchRequired = pdFALSE;
 8011a5e:	2400      	movs	r4, #0
 8011a60:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8011b4c <xTaskIncrementTick+0x160>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011a64:	6833      	ldr	r3, [r6, #0]
 8011a66:	42ab      	cmp	r3, r5
 8011a68:	d911      	bls.n	8011a8e <xTaskIncrementTick+0xa2>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011a6a:	f8d8 3000 	ldr.w	r3, [r8]
 8011a6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011a70:	2314      	movs	r3, #20
 8011a72:	4353      	muls	r3, r2
 8011a74:	4a32      	ldr	r2, [pc, #200]	; (8011b40 <xTaskIncrementTick+0x154>)
 8011a76:	58d3      	ldr	r3, [r2, r3]
				xSwitchRequired = pdTRUE;
 8011a78:	2b02      	cmp	r3, #2
 8011a7a:	bf28      	it	cs
 8011a7c:	2401      	movcs	r4, #1
		if( xYieldPending != pdFALSE )
 8011a7e:	4b31      	ldr	r3, [pc, #196]	; (8011b44 <xTaskIncrementTick+0x158>)
 8011a80:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8011a82:	2b00      	cmp	r3, #0
}
 8011a84:	bf0c      	ite	eq
 8011a86:	4620      	moveq	r0, r4
 8011a88:	2001      	movne	r0, #1
 8011a8a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011a8e:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 8011b30 <xTaskIncrementTick+0x144>
					prvAddTaskToReadyList( pxTCB );
 8011a92:	f8df b0bc 	ldr.w	fp, [pc, #188]	; 8011b50 <xTaskIncrementTick+0x164>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011a96:	f8da 3000 	ldr.w	r3, [sl]
 8011a9a:	681b      	ldr	r3, [r3, #0]
 8011a9c:	b91b      	cbnz	r3, 8011aa6 <xTaskIncrementTick+0xba>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8011aa2:	6033      	str	r3, [r6, #0]
					break;
 8011aa4:	e7e1      	b.n	8011a6a <xTaskIncrementTick+0x7e>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011aa6:	f8da 3000 	ldr.w	r3, [sl]
 8011aaa:	68db      	ldr	r3, [r3, #12]
 8011aac:	68df      	ldr	r7, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011aae:	687a      	ldr	r2, [r7, #4]
					if( xConstTickCount < xItemValue )
 8011ab0:	4295      	cmp	r5, r2
 8011ab2:	d201      	bcs.n	8011ab8 <xTaskIncrementTick+0xcc>
						xNextTaskUnblockTime = xItemValue;
 8011ab4:	6032      	str	r2, [r6, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011ab6:	e7d8      	b.n	8011a6a <xTaskIncrementTick+0x7e>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011ab8:	f107 0904 	add.w	r9, r7, #4
 8011abc:	4648      	mov	r0, r9
 8011abe:	f7fe fb6e 	bl	801019e <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011ac2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011ac4:	b11a      	cbz	r2, 8011ace <xTaskIncrementTick+0xe2>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011ac6:	f107 0018 	add.w	r0, r7, #24
 8011aca:	f7fe fb68 	bl	801019e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011ace:	4638      	mov	r0, r7
 8011ad0:	f7f2 fea7 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8011ad4:	4b1c      	ldr	r3, [pc, #112]	; (8011b48 <xTaskIncrementTick+0x15c>)
 8011ad6:	881a      	ldrh	r2, [r3, #0]
 8011ad8:	4210      	tst	r0, r2
 8011ada:	d005      	beq.n	8011ae8 <xTaskIncrementTick+0xfc>
 8011adc:	4638      	mov	r0, r7
 8011ade:	f7f2 fe9b 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8011ae2:	b2c0      	uxtb	r0, r0
 8011ae4:	f7f3 fc9a 	bl	800541c <prvTraceStoreTaskReady>
 8011ae8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011aea:	f8db 1000 	ldr.w	r1, [fp]
 8011aee:	428a      	cmp	r2, r1
 8011af0:	d901      	bls.n	8011af6 <xTaskIncrementTick+0x10a>
 8011af2:	f8cb 2000 	str.w	r2, [fp]
 8011af6:	4b12      	ldr	r3, [pc, #72]	; (8011b40 <xTaskIncrementTick+0x154>)
 8011af8:	2014      	movs	r0, #20
 8011afa:	4649      	mov	r1, r9
 8011afc:	fb00 3002 	mla	r0, r0, r2, r3
 8011b00:	f7fe fb2a 	bl	8010158 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011b04:	f8d8 1000 	ldr.w	r1, [r8]
 8011b08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011b0a:	6acb      	ldr	r3, [r1, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8011b0c:	429a      	cmp	r2, r3
 8011b0e:	bf28      	it	cs
 8011b10:	2401      	movcs	r4, #1
 8011b12:	e7c0      	b.n	8011a96 <xTaskIncrementTick+0xaa>
		++uxPendedTicks;
 8011b14:	4a03      	ldr	r2, [pc, #12]	; (8011b24 <xTaskIncrementTick+0x138>)
BaseType_t xSwitchRequired = pdFALSE;
 8011b16:	2400      	movs	r4, #0
		++uxPendedTicks;
 8011b18:	6813      	ldr	r3, [r2, #0]
 8011b1a:	3301      	adds	r3, #1
 8011b1c:	6013      	str	r3, [r2, #0]
 8011b1e:	e7ae      	b.n	8011a7e <xTaskIncrementTick+0x92>
 8011b20:	24001448 	.word	0x24001448
 8011b24:	24001444 	.word	0x24001444
 8011b28:	240008c8 	.word	0x240008c8
 8011b2c:	240014c4 	.word	0x240014c4
 8011b30:	24000fd4 	.word	0x24000fd4
 8011b34:	24000fd8 	.word	0x24000fd8
 8011b38:	24001480 	.word	0x24001480
 8011b3c:	2400147c 	.word	0x2400147c
 8011b40:	24000fdc 	.word	0x24000fdc
 8011b44:	240014c8 	.word	0x240014c8
 8011b48:	24000010 	.word	0x24000010
 8011b4c:	24000fd0 	.word	0x24000fd0
 8011b50:	24001450 	.word	0x24001450

08011b54 <xTaskResumeAll>:
{
 8011b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( uxSchedulerSuspended );
 8011b58:	4c36      	ldr	r4, [pc, #216]	; (8011c34 <xTaskResumeAll+0xe0>)
 8011b5a:	6823      	ldr	r3, [r4, #0]
 8011b5c:	b943      	cbnz	r3, 8011b70 <xTaskResumeAll+0x1c>
 8011b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b62:	f383 8811 	msr	BASEPRI, r3
 8011b66:	f3bf 8f6f 	isb	sy
 8011b6a:	f3bf 8f4f 	dsb	sy
 8011b6e:	e7fe      	b.n	8011b6e <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8011b70:	f000 fe80 	bl	8012874 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8011b74:	6823      	ldr	r3, [r4, #0]
 8011b76:	3b01      	subs	r3, #1
 8011b78:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011b7a:	6824      	ldr	r4, [r4, #0]
 8011b7c:	b12c      	cbz	r4, 8011b8a <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8011b7e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8011b80:	f000 fe9a 	bl	80128b8 <vPortExitCritical>
}
 8011b84:	4620      	mov	r0, r4
 8011b86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011b8a:	4b2b      	ldr	r3, [pc, #172]	; (8011c38 <xTaskResumeAll+0xe4>)
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	d0f5      	beq.n	8011b7e <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011b92:	4d2a      	ldr	r5, [pc, #168]	; (8011c3c <xTaskResumeAll+0xe8>)
					prvAddTaskToReadyList( pxTCB );
 8011b94:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8011c58 <xTaskResumeAll+0x104>
 8011b98:	4e29      	ldr	r6, [pc, #164]	; (8011c40 <xTaskResumeAll+0xec>)
 8011b9a:	e02b      	b.n	8011bf4 <xTaskResumeAll+0xa0>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011b9c:	68eb      	ldr	r3, [r5, #12]
 8011b9e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011ba0:	1d27      	adds	r7, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011ba2:	f104 0018 	add.w	r0, r4, #24
 8011ba6:	f7fe fafa 	bl	801019e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011baa:	4638      	mov	r0, r7
 8011bac:	f7fe faf7 	bl	801019e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011bb0:	4620      	mov	r0, r4
 8011bb2:	f7f2 fe36 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8011bb6:	f8b8 3000 	ldrh.w	r3, [r8]
 8011bba:	4218      	tst	r0, r3
 8011bbc:	d005      	beq.n	8011bca <xTaskResumeAll+0x76>
 8011bbe:	4620      	mov	r0, r4
 8011bc0:	f7f2 fe2a 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8011bc4:	b2c0      	uxtb	r0, r0
 8011bc6:	f7f3 fc29 	bl	800541c <prvTraceStoreTaskReady>
 8011bca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8011bcc:	6832      	ldr	r2, [r6, #0]
 8011bce:	4293      	cmp	r3, r2
 8011bd0:	d900      	bls.n	8011bd4 <xTaskResumeAll+0x80>
 8011bd2:	6033      	str	r3, [r6, #0]
 8011bd4:	4a1b      	ldr	r2, [pc, #108]	; (8011c44 <xTaskResumeAll+0xf0>)
 8011bd6:	2014      	movs	r0, #20
 8011bd8:	4639      	mov	r1, r7
 8011bda:	fb00 2003 	mla	r0, r0, r3, r2
 8011bde:	f7fe fabb 	bl	8010158 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011be2:	4b19      	ldr	r3, [pc, #100]	; (8011c48 <xTaskResumeAll+0xf4>)
 8011be4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8011be6:	681b      	ldr	r3, [r3, #0]
 8011be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011bea:	429a      	cmp	r2, r3
 8011bec:	d302      	bcc.n	8011bf4 <xTaskResumeAll+0xa0>
						xYieldPending = pdTRUE;
 8011bee:	4b17      	ldr	r3, [pc, #92]	; (8011c4c <xTaskResumeAll+0xf8>)
 8011bf0:	2201      	movs	r2, #1
 8011bf2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011bf4:	682b      	ldr	r3, [r5, #0]
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d1d0      	bne.n	8011b9c <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
 8011bfa:	b10c      	cbz	r4, 8011c00 <xTaskResumeAll+0xac>
					prvResetNextTaskUnblockTime();
 8011bfc:	f7ff fd88 	bl	8011710 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8011c00:	4d13      	ldr	r5, [pc, #76]	; (8011c50 <xTaskResumeAll+0xfc>)
 8011c02:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8011c04:	b144      	cbz	r4, 8011c18 <xTaskResumeAll+0xc4>
								xYieldPending = pdTRUE;
 8011c06:	4e11      	ldr	r6, [pc, #68]	; (8011c4c <xTaskResumeAll+0xf8>)
 8011c08:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8011c0a:	f7ff feef 	bl	80119ec <xTaskIncrementTick>
 8011c0e:	b100      	cbz	r0, 8011c12 <xTaskResumeAll+0xbe>
								xYieldPending = pdTRUE;
 8011c10:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8011c12:	3c01      	subs	r4, #1
 8011c14:	d1f9      	bne.n	8011c0a <xTaskResumeAll+0xb6>
						uxPendedTicks = 0;
 8011c16:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8011c18:	4b0c      	ldr	r3, [pc, #48]	; (8011c4c <xTaskResumeAll+0xf8>)
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d0ae      	beq.n	8011b7e <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8011c20:	4b0c      	ldr	r3, [pc, #48]	; (8011c54 <xTaskResumeAll+0x100>)
 8011c22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011c26:	601a      	str	r2, [r3, #0]
 8011c28:	f3bf 8f4f 	dsb	sy
 8011c2c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8011c30:	2401      	movs	r4, #1
 8011c32:	e7a5      	b.n	8011b80 <xTaskResumeAll+0x2c>
 8011c34:	24001448 	.word	0x24001448
 8011c38:	2400143c 	.word	0x2400143c
 8011c3c:	24001484 	.word	0x24001484
 8011c40:	24001450 	.word	0x24001450
 8011c44:	24000fdc 	.word	0x24000fdc
 8011c48:	24000fd0 	.word	0x24000fd0
 8011c4c:	240014c8 	.word	0x240014c8
 8011c50:	24001444 	.word	0x24001444
 8011c54:	e000ed04 	.word	0xe000ed04
 8011c58:	24000010 	.word	0x24000010

08011c5c <vTaskDelayUntil>:
	{
 8011c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( pxPreviousWakeTime );
 8011c5e:	b940      	cbnz	r0, 8011c72 <vTaskDelayUntil+0x16>
 8011c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c64:	f383 8811 	msr	BASEPRI, r3
 8011c68:	f3bf 8f6f 	isb	sy
 8011c6c:	f3bf 8f4f 	dsb	sy
 8011c70:	e7fe      	b.n	8011c70 <vTaskDelayUntil+0x14>
		configASSERT( ( xTimeIncrement > 0U ) );
 8011c72:	b941      	cbnz	r1, 8011c86 <vTaskDelayUntil+0x2a>
 8011c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c78:	f383 8811 	msr	BASEPRI, r3
 8011c7c:	f3bf 8f6f 	isb	sy
 8011c80:	f3bf 8f4f 	dsb	sy
 8011c84:	e7fe      	b.n	8011c84 <vTaskDelayUntil+0x28>
		configASSERT( uxSchedulerSuspended == 0 );
 8011c86:	4b26      	ldr	r3, [pc, #152]	; (8011d20 <vTaskDelayUntil+0xc4>)
 8011c88:	681b      	ldr	r3, [r3, #0]
 8011c8a:	b143      	cbz	r3, 8011c9e <vTaskDelayUntil+0x42>
 8011c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c90:	f383 8811 	msr	BASEPRI, r3
 8011c94:	f3bf 8f6f 	isb	sy
 8011c98:	f3bf 8f4f 	dsb	sy
 8011c9c:	e7fe      	b.n	8011c9c <vTaskDelayUntil+0x40>
		vTaskSuspendAll();
 8011c9e:	f7ff fe8f 	bl	80119c0 <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
 8011ca2:	4b20      	ldr	r3, [pc, #128]	; (8011d24 <vTaskDelayUntil+0xc8>)
 8011ca4:	681e      	ldr	r6, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8011ca6:	6803      	ldr	r3, [r0, #0]
 8011ca8:	185c      	adds	r4, r3, r1
 8011caa:	bf2c      	ite	cs
 8011cac:	2201      	movcs	r2, #1
 8011cae:	2200      	movcc	r2, #0
			if( xConstTickCount < *pxPreviousWakeTime )
 8011cb0:	42b3      	cmp	r3, r6
			*pxPreviousWakeTime = xTimeToWake;
 8011cb2:	6004      	str	r4, [r0, #0]
			if( xConstTickCount < *pxPreviousWakeTime )
 8011cb4:	d90c      	bls.n	8011cd0 <vTaskDelayUntil+0x74>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8011cb6:	b962      	cbnz	r2, 8011cd2 <vTaskDelayUntil+0x76>
		xAlreadyYielded = xTaskResumeAll();
 8011cb8:	f7ff ff4c 	bl	8011b54 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8011cbc:	b938      	cbnz	r0, 8011cce <vTaskDelayUntil+0x72>
			portYIELD_WITHIN_API();
 8011cbe:	4b1a      	ldr	r3, [pc, #104]	; (8011d28 <vTaskDelayUntil+0xcc>)
 8011cc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011cc4:	601a      	str	r2, [r3, #0]
 8011cc6:	f3bf 8f4f 	dsb	sy
 8011cca:	f3bf 8f6f 	isb	sy
	}
 8011cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8011cd0:	b90a      	cbnz	r2, 8011cd6 <vTaskDelayUntil+0x7a>
 8011cd2:	42a6      	cmp	r6, r4
 8011cd4:	d2f0      	bcs.n	8011cb8 <vTaskDelayUntil+0x5c>
				traceTASK_DELAY_UNTIL( xTimeToWake );
 8011cd6:	4f15      	ldr	r7, [pc, #84]	; (8011d2c <vTaskDelayUntil+0xd0>)
 8011cd8:	4d15      	ldr	r5, [pc, #84]	; (8011d30 <vTaskDelayUntil+0xd4>)
 8011cda:	6838      	ldr	r0, [r7, #0]
 8011cdc:	f7f2 fda1 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8011ce0:	882a      	ldrh	r2, [r5, #0]
 8011ce2:	4210      	tst	r0, r2
 8011ce4:	d009      	beq.n	8011cfa <vTaskDelayUntil+0x9e>
 8011ce6:	4621      	mov	r1, r4
 8011ce8:	2088      	movs	r0, #136	; 0x88
 8011cea:	f7f3 fcd7 	bl	800569c <prvTraceStoreKernelCallWithNumericParamOnly>
 8011cee:	6838      	ldr	r0, [r7, #0]
 8011cf0:	f7f2 fd92 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8011cf4:	b2c0      	uxtb	r0, r0
 8011cf6:	f7f3 f963 	bl	8004fc0 <prvTraceSetTaskInstanceFinished>
 8011cfa:	f7f2 fe2b 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8011cfe:	f7f2 fd90 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8011d02:	882b      	ldrh	r3, [r5, #0]
 8011d04:	4218      	tst	r0, r3
 8011d06:	d006      	beq.n	8011d16 <vTaskDelayUntil+0xba>
 8011d08:	f7f2 fe24 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8011d0c:	f7f2 fd84 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8011d10:	b2c0      	uxtb	r0, r0
 8011d12:	f7f3 f955 	bl	8004fc0 <prvTraceSetTaskInstanceFinished>
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8011d16:	2100      	movs	r1, #0
 8011d18:	1ba0      	subs	r0, r4, r6
 8011d1a:	f7ff fd57 	bl	80117cc <prvAddCurrentTaskToDelayedList>
 8011d1e:	e7cb      	b.n	8011cb8 <vTaskDelayUntil+0x5c>
 8011d20:	24001448 	.word	0x24001448
 8011d24:	240014c4 	.word	0x240014c4
 8011d28:	e000ed04 	.word	0xe000ed04
 8011d2c:	24000fd0 	.word	0x24000fd0
 8011d30:	24000010 	.word	0x24000010

08011d34 <vTaskDelay>:
	{
 8011d34:	b570      	push	{r4, r5, r6, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8011d36:	4605      	mov	r5, r0
 8011d38:	b940      	cbnz	r0, 8011d4c <vTaskDelay+0x18>
			portYIELD_WITHIN_API();
 8011d3a:	4b20      	ldr	r3, [pc, #128]	; (8011dbc <vTaskDelay+0x88>)
 8011d3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011d40:	601a      	str	r2, [r3, #0]
 8011d42:	f3bf 8f4f 	dsb	sy
 8011d46:	f3bf 8f6f 	isb	sy
	}
 8011d4a:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8011d4c:	4b1c      	ldr	r3, [pc, #112]	; (8011dc0 <vTaskDelay+0x8c>)
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	b143      	cbz	r3, 8011d64 <vTaskDelay+0x30>
 8011d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d56:	f383 8811 	msr	BASEPRI, r3
 8011d5a:	f3bf 8f6f 	isb	sy
 8011d5e:	f3bf 8f4f 	dsb	sy
 8011d62:	e7fe      	b.n	8011d62 <vTaskDelay+0x2e>
				traceTASK_DELAY();
 8011d64:	4e17      	ldr	r6, [pc, #92]	; (8011dc4 <vTaskDelay+0x90>)
			vTaskSuspendAll();
 8011d66:	f7ff fe2b 	bl	80119c0 <vTaskSuspendAll>
				traceTASK_DELAY();
 8011d6a:	4c17      	ldr	r4, [pc, #92]	; (8011dc8 <vTaskDelay+0x94>)
 8011d6c:	6830      	ldr	r0, [r6, #0]
 8011d6e:	f7f2 fd58 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8011d72:	8822      	ldrh	r2, [r4, #0]
 8011d74:	4210      	tst	r0, r2
 8011d76:	d009      	beq.n	8011d8c <vTaskDelay+0x58>
 8011d78:	4629      	mov	r1, r5
 8011d7a:	2089      	movs	r0, #137	; 0x89
 8011d7c:	f7f3 fc8e 	bl	800569c <prvTraceStoreKernelCallWithNumericParamOnly>
 8011d80:	6830      	ldr	r0, [r6, #0]
 8011d82:	f7f2 fd49 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8011d86:	b2c0      	uxtb	r0, r0
 8011d88:	f7f3 f91a 	bl	8004fc0 <prvTraceSetTaskInstanceFinished>
 8011d8c:	f7f2 fde2 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8011d90:	f7f2 fd47 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8011d94:	8823      	ldrh	r3, [r4, #0]
 8011d96:	4218      	tst	r0, r3
 8011d98:	d006      	beq.n	8011da8 <vTaskDelay+0x74>
 8011d9a:	f7f2 fddb 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8011d9e:	f7f2 fd3b 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8011da2:	b2c0      	uxtb	r0, r0
 8011da4:	f7f3 f90c 	bl	8004fc0 <prvTraceSetTaskInstanceFinished>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011da8:	2100      	movs	r1, #0
 8011daa:	4628      	mov	r0, r5
 8011dac:	f7ff fd0e 	bl	80117cc <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8011db0:	f7ff fed0 	bl	8011b54 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8011db4:	2800      	cmp	r0, #0
 8011db6:	d0c0      	beq.n	8011d3a <vTaskDelay+0x6>
 8011db8:	e7c7      	b.n	8011d4a <vTaskDelay+0x16>
 8011dba:	bf00      	nop
 8011dbc:	e000ed04 	.word	0xe000ed04
 8011dc0:	24001448 	.word	0x24001448
 8011dc4:	24000fd0 	.word	0x24000fd0
 8011dc8:	24000010 	.word	0x24000010

08011dcc <vTaskSwitchContext>:
{
 8011dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011dce:	4b22      	ldr	r3, [pc, #136]	; (8011e58 <vTaskSwitchContext+0x8c>)
 8011dd0:	681a      	ldr	r2, [r3, #0]
 8011dd2:	4b22      	ldr	r3, [pc, #136]	; (8011e5c <vTaskSwitchContext+0x90>)
 8011dd4:	b112      	cbz	r2, 8011ddc <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8011dd6:	2201      	movs	r2, #1
 8011dd8:	601a      	str	r2, [r3, #0]
}
 8011dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		xYieldPending = pdFALSE;
 8011ddc:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011dde:	2714      	movs	r7, #20
 8011de0:	4d1f      	ldr	r5, [pc, #124]	; (8011e60 <vTaskSwitchContext+0x94>)
 8011de2:	4a20      	ldr	r2, [pc, #128]	; (8011e64 <vTaskSwitchContext+0x98>)
 8011de4:	682b      	ldr	r3, [r5, #0]
 8011de6:	4616      	mov	r6, r2
 8011de8:	fb07 f103 	mul.w	r1, r7, r3
 8011dec:	5854      	ldr	r4, [r2, r1]
 8011dee:	1850      	adds	r0, r2, r1
 8011df0:	b334      	cbz	r4, 8011e40 <vTaskSwitchContext+0x74>
 8011df2:	6844      	ldr	r4, [r0, #4]
 8011df4:	3108      	adds	r1, #8
 8011df6:	6864      	ldr	r4, [r4, #4]
 8011df8:	440a      	add	r2, r1
 8011dfa:	4294      	cmp	r4, r2
 8011dfc:	6044      	str	r4, [r0, #4]
 8011dfe:	bf08      	it	eq
 8011e00:	6862      	ldreq	r2, [r4, #4]
		traceTASK_SWITCHED_IN();
 8011e02:	4c19      	ldr	r4, [pc, #100]	; (8011e68 <vTaskSwitchContext+0x9c>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011e04:	bf08      	it	eq
 8011e06:	6042      	streq	r2, [r0, #4]
 8011e08:	2214      	movs	r2, #20
 8011e0a:	fb02 6203 	mla	r2, r2, r3, r6
 8011e0e:	6852      	ldr	r2, [r2, #4]
 8011e10:	68d1      	ldr	r1, [r2, #12]
 8011e12:	4a16      	ldr	r2, [pc, #88]	; (8011e6c <vTaskSwitchContext+0xa0>)
 8011e14:	6011      	str	r1, [r2, #0]
 8011e16:	602b      	str	r3, [r5, #0]
		traceTASK_SWITCHED_IN();
 8011e18:	2301      	movs	r3, #1
 8011e1a:	6023      	str	r3, [r4, #0]
 8011e1c:	f7f2 fd9a 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8011e20:	f7f2 fcff 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8011e24:	4b12      	ldr	r3, [pc, #72]	; (8011e70 <vTaskSwitchContext+0xa4>)
 8011e26:	881b      	ldrh	r3, [r3, #0]
 8011e28:	4218      	tst	r0, r3
 8011e2a:	d006      	beq.n	8011e3a <vTaskSwitchContext+0x6e>
 8011e2c:	f7f2 fd92 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8011e30:	f7f2 fcf2 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8011e34:	b2c0      	uxtb	r0, r0
 8011e36:	f7f3 fc77 	bl	8005728 <prvTraceStoreTaskswitch>
 8011e3a:	2302      	movs	r3, #2
 8011e3c:	6023      	str	r3, [r4, #0]
}
 8011e3e:	e7cc      	b.n	8011dda <vTaskSwitchContext+0xe>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011e40:	b943      	cbnz	r3, 8011e54 <vTaskSwitchContext+0x88>
 8011e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e46:	f383 8811 	msr	BASEPRI, r3
 8011e4a:	f3bf 8f6f 	isb	sy
 8011e4e:	f3bf 8f4f 	dsb	sy
 8011e52:	e7fe      	b.n	8011e52 <vTaskSwitchContext+0x86>
 8011e54:	3b01      	subs	r3, #1
 8011e56:	e7c7      	b.n	8011de8 <vTaskSwitchContext+0x1c>
 8011e58:	24001448 	.word	0x24001448
 8011e5c:	240014c8 	.word	0x240014c8
 8011e60:	24001450 	.word	0x24001450
 8011e64:	24000fdc 	.word	0x24000fdc
 8011e68:	240008c4 	.word	0x240008c4
 8011e6c:	24000fd0 	.word	0x24000fd0
 8011e70:	24000010 	.word	0x24000010

08011e74 <vTaskPlaceOnEventList>:
{
 8011e74:	b510      	push	{r4, lr}
 8011e76:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8011e78:	b940      	cbnz	r0, 8011e8c <vTaskPlaceOnEventList+0x18>
 8011e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e7e:	f383 8811 	msr	BASEPRI, r3
 8011e82:	f3bf 8f6f 	isb	sy
 8011e86:	f3bf 8f4f 	dsb	sy
 8011e8a:	e7fe      	b.n	8011e8a <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011e8c:	4b05      	ldr	r3, [pc, #20]	; (8011ea4 <vTaskPlaceOnEventList+0x30>)
 8011e8e:	6819      	ldr	r1, [r3, #0]
 8011e90:	3118      	adds	r1, #24
 8011e92:	f7fe f96d 	bl	8010170 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011e96:	4620      	mov	r0, r4
 8011e98:	2101      	movs	r1, #1
}
 8011e9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011e9e:	f7ff bc95 	b.w	80117cc <prvAddCurrentTaskToDelayedList>
 8011ea2:	bf00      	nop
 8011ea4:	24000fd0 	.word	0x24000fd0

08011ea8 <vTaskPlaceOnEventListRestricted>:
	{
 8011ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011eaa:	460c      	mov	r4, r1
 8011eac:	4617      	mov	r7, r2
		configASSERT( pxEventList );
 8011eae:	b940      	cbnz	r0, 8011ec2 <vTaskPlaceOnEventListRestricted+0x1a>
 8011eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011eb4:	f383 8811 	msr	BASEPRI, r3
 8011eb8:	f3bf 8f6f 	isb	sy
 8011ebc:	f3bf 8f4f 	dsb	sy
 8011ec0:	e7fe      	b.n	8011ec0 <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011ec2:	4e18      	ldr	r6, [pc, #96]	; (8011f24 <vTaskPlaceOnEventListRestricted+0x7c>)
		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8011ec4:	4d18      	ldr	r5, [pc, #96]	; (8011f28 <vTaskPlaceOnEventListRestricted+0x80>)
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011ec6:	6831      	ldr	r1, [r6, #0]
 8011ec8:	3118      	adds	r1, #24
 8011eca:	f7fe f945 	bl	8010158 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8011ece:	2f00      	cmp	r7, #0
		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8011ed0:	6830      	ldr	r0, [r6, #0]
			xTicksToWait = portMAX_DELAY;
 8011ed2:	bf18      	it	ne
 8011ed4:	f04f 34ff 	movne.w	r4, #4294967295
		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8011ed8:	f7f2 fca3 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8011edc:	882a      	ldrh	r2, [r5, #0]
 8011ede:	4210      	tst	r0, r2
 8011ee0:	d00b      	beq.n	8011efa <vTaskPlaceOnEventListRestricted+0x52>
 8011ee2:	4b12      	ldr	r3, [pc, #72]	; (8011f2c <vTaskPlaceOnEventListRestricted+0x84>)
 8011ee4:	2088      	movs	r0, #136	; 0x88
 8011ee6:	6819      	ldr	r1, [r3, #0]
 8011ee8:	4421      	add	r1, r4
 8011eea:	f7f3 fbd7 	bl	800569c <prvTraceStoreKernelCallWithNumericParamOnly>
 8011eee:	6830      	ldr	r0, [r6, #0]
 8011ef0:	f7f2 fc92 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8011ef4:	b2c0      	uxtb	r0, r0
 8011ef6:	f7f3 f863 	bl	8004fc0 <prvTraceSetTaskInstanceFinished>
 8011efa:	f7f2 fd2b 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8011efe:	f7f2 fc90 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8011f02:	882b      	ldrh	r3, [r5, #0]
 8011f04:	4218      	tst	r0, r3
 8011f06:	d006      	beq.n	8011f16 <vTaskPlaceOnEventListRestricted+0x6e>
 8011f08:	f7f2 fd24 	bl	8004954 <prvTraceGetCurrentTaskHandle>
 8011f0c:	f7f2 fc84 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8011f10:	b2c0      	uxtb	r0, r0
 8011f12:	f7f3 f855 	bl	8004fc0 <prvTraceSetTaskInstanceFinished>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011f16:	4639      	mov	r1, r7
 8011f18:	4620      	mov	r0, r4
	}
 8011f1a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011f1e:	f7ff bc55 	b.w	80117cc <prvAddCurrentTaskToDelayedList>
 8011f22:	bf00      	nop
 8011f24:	24000fd0 	.word	0x24000fd0
 8011f28:	24000010 	.word	0x24000010
 8011f2c:	240014c4 	.word	0x240014c4

08011f30 <xTaskRemoveFromEventList>:
{
 8011f30:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011f32:	68c3      	ldr	r3, [r0, #12]
 8011f34:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8011f36:	b944      	cbnz	r4, 8011f4a <xTaskRemoveFromEventList+0x1a>
 8011f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f3c:	f383 8811 	msr	BASEPRI, r3
 8011f40:	f3bf 8f6f 	isb	sy
 8011f44:	f3bf 8f4f 	dsb	sy
 8011f48:	e7fe      	b.n	8011f48 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011f4a:	f104 0518 	add.w	r5, r4, #24
 8011f4e:	4628      	mov	r0, r5
 8011f50:	f7fe f925 	bl	801019e <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011f54:	4b17      	ldr	r3, [pc, #92]	; (8011fb4 <xTaskRemoveFromEventList+0x84>)
 8011f56:	681b      	ldr	r3, [r3, #0]
 8011f58:	bb3b      	cbnz	r3, 8011faa <xTaskRemoveFromEventList+0x7a>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011f5a:	1d25      	adds	r5, r4, #4
 8011f5c:	4628      	mov	r0, r5
 8011f5e:	f7fe f91e 	bl	801019e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011f62:	4620      	mov	r0, r4
 8011f64:	f7f2 fc5d 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8011f68:	4b13      	ldr	r3, [pc, #76]	; (8011fb8 <xTaskRemoveFromEventList+0x88>)
 8011f6a:	881b      	ldrh	r3, [r3, #0]
 8011f6c:	4218      	tst	r0, r3
 8011f6e:	d005      	beq.n	8011f7c <xTaskRemoveFromEventList+0x4c>
 8011f70:	4620      	mov	r0, r4
 8011f72:	f7f2 fc51 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8011f76:	b2c0      	uxtb	r0, r0
 8011f78:	f7f3 fa50 	bl	800541c <prvTraceStoreTaskReady>
 8011f7c:	4a0f      	ldr	r2, [pc, #60]	; (8011fbc <xTaskRemoveFromEventList+0x8c>)
 8011f7e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8011f80:	6811      	ldr	r1, [r2, #0]
 8011f82:	428b      	cmp	r3, r1
 8011f84:	d900      	bls.n	8011f88 <xTaskRemoveFromEventList+0x58>
 8011f86:	6013      	str	r3, [r2, #0]
 8011f88:	4a0d      	ldr	r2, [pc, #52]	; (8011fc0 <xTaskRemoveFromEventList+0x90>)
 8011f8a:	2014      	movs	r0, #20
 8011f8c:	4629      	mov	r1, r5
 8011f8e:	fb00 2003 	mla	r0, r0, r3, r2
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011f92:	f7fe f8e1 	bl	8010158 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011f96:	4b0b      	ldr	r3, [pc, #44]	; (8011fc4 <xTaskRemoveFromEventList+0x94>)
 8011f98:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8011f9a:	681b      	ldr	r3, [r3, #0]
 8011f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f9e:	429a      	cmp	r2, r3
 8011fa0:	d906      	bls.n	8011fb0 <xTaskRemoveFromEventList+0x80>
		xYieldPending = pdTRUE;
 8011fa2:	2001      	movs	r0, #1
 8011fa4:	4b08      	ldr	r3, [pc, #32]	; (8011fc8 <xTaskRemoveFromEventList+0x98>)
 8011fa6:	6018      	str	r0, [r3, #0]
}
 8011fa8:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011faa:	4629      	mov	r1, r5
 8011fac:	4807      	ldr	r0, [pc, #28]	; (8011fcc <xTaskRemoveFromEventList+0x9c>)
 8011fae:	e7f0      	b.n	8011f92 <xTaskRemoveFromEventList+0x62>
		xReturn = pdFALSE;
 8011fb0:	2000      	movs	r0, #0
	return xReturn;
 8011fb2:	e7f9      	b.n	8011fa8 <xTaskRemoveFromEventList+0x78>
 8011fb4:	24001448 	.word	0x24001448
 8011fb8:	24000010 	.word	0x24000010
 8011fbc:	24001450 	.word	0x24001450
 8011fc0:	24000fdc 	.word	0x24000fdc
 8011fc4:	24000fd0 	.word	0x24000fd0
 8011fc8:	240014c8 	.word	0x240014c8
 8011fcc:	24001484 	.word	0x24001484

08011fd0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011fd0:	4b03      	ldr	r3, [pc, #12]	; (8011fe0 <vTaskInternalSetTimeOutState+0x10>)
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011fd6:	4b03      	ldr	r3, [pc, #12]	; (8011fe4 <vTaskInternalSetTimeOutState+0x14>)
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	6043      	str	r3, [r0, #4]
}
 8011fdc:	4770      	bx	lr
 8011fde:	bf00      	nop
 8011fe0:	24001480 	.word	0x24001480
 8011fe4:	240014c4 	.word	0x240014c4

08011fe8 <xTaskCheckForTimeOut>:
{
 8011fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fea:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 8011fec:	4605      	mov	r5, r0
 8011fee:	b940      	cbnz	r0, 8012002 <xTaskCheckForTimeOut+0x1a>
 8011ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ff4:	f383 8811 	msr	BASEPRI, r3
 8011ff8:	f3bf 8f6f 	isb	sy
 8011ffc:	f3bf 8f4f 	dsb	sy
 8012000:	e7fe      	b.n	8012000 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8012002:	b941      	cbnz	r1, 8012016 <xTaskCheckForTimeOut+0x2e>
 8012004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012008:	f383 8811 	msr	BASEPRI, r3
 801200c:	f3bf 8f6f 	isb	sy
 8012010:	f3bf 8f4f 	dsb	sy
 8012014:	e7fe      	b.n	8012014 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 8012016:	f000 fc2d 	bl	8012874 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 801201a:	4b0f      	ldr	r3, [pc, #60]	; (8012058 <xTaskCheckForTimeOut+0x70>)
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801201c:	6868      	ldr	r0, [r5, #4]
		const TickType_t xConstTickCount = xTickCount;
 801201e:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8012020:	6823      	ldr	r3, [r4, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012022:	1a0a      	subs	r2, r1, r0
			if( *pxTicksToWait == portMAX_DELAY )
 8012024:	1c5e      	adds	r6, r3, #1
 8012026:	d00d      	beq.n	8012044 <xTaskCheckForTimeOut+0x5c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012028:	4e0c      	ldr	r6, [pc, #48]	; (801205c <xTaskCheckForTimeOut+0x74>)
 801202a:	682f      	ldr	r7, [r5, #0]
 801202c:	6836      	ldr	r6, [r6, #0]
 801202e:	42b7      	cmp	r7, r6
 8012030:	d001      	beq.n	8012036 <xTaskCheckForTimeOut+0x4e>
 8012032:	4288      	cmp	r0, r1
 8012034:	d90d      	bls.n	8012052 <xTaskCheckForTimeOut+0x6a>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012036:	4293      	cmp	r3, r2
 8012038:	d909      	bls.n	801204e <xTaskCheckForTimeOut+0x66>
			*pxTicksToWait -= xElapsedTime;
 801203a:	1a9b      	subs	r3, r3, r2
			vTaskInternalSetTimeOutState( pxTimeOut );
 801203c:	4628      	mov	r0, r5
			*pxTicksToWait -= xElapsedTime;
 801203e:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012040:	f7ff ffc6 	bl	8011fd0 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 8012044:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8012046:	f000 fc37 	bl	80128b8 <vPortExitCritical>
}
 801204a:	4620      	mov	r0, r4
 801204c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			*pxTicksToWait = 0;
 801204e:	2300      	movs	r3, #0
 8012050:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8012052:	2401      	movs	r4, #1
 8012054:	e7f7      	b.n	8012046 <xTaskCheckForTimeOut+0x5e>
 8012056:	bf00      	nop
 8012058:	240014c4 	.word	0x240014c4
 801205c:	24001480 	.word	0x24001480

08012060 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8012060:	4b01      	ldr	r3, [pc, #4]	; (8012068 <vTaskMissedYield+0x8>)
 8012062:	2201      	movs	r2, #1
 8012064:	601a      	str	r2, [r3, #0]
}
 8012066:	4770      	bx	lr
 8012068:	240014c8 	.word	0x240014c8

0801206c <uxTaskGetTaskNumber>:
		if( xTask != NULL )
 801206c:	b100      	cbz	r0, 8012070 <uxTaskGetTaskNumber+0x4>
			uxReturn = pxTCB->uxTaskNumber;
 801206e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
	}
 8012070:	4770      	bx	lr

08012072 <vTaskSetTaskNumber>:
		if( xTask != NULL )
 8012072:	b100      	cbz	r0, 8012076 <vTaskSetTaskNumber+0x4>
			pxTCB->uxTaskNumber = uxHandle;
 8012074:	64c1      	str	r1, [r0, #76]	; 0x4c
	}
 8012076:	4770      	bx	lr

08012078 <uxTaskGetStackHighWaterMark>:
		pxTCB = prvGetTCBFromHandle( xTask );
 8012078:	b908      	cbnz	r0, 801207e <uxTaskGetStackHighWaterMark+0x6>
 801207a:	4b06      	ldr	r3, [pc, #24]	; (8012094 <uxTaskGetStackHighWaterMark+0x1c>)
 801207c:	6818      	ldr	r0, [r3, #0]
 801207e:	6b02      	ldr	r2, [r0, #48]	; 0x30
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8012080:	4613      	mov	r3, r2
 8012082:	1a98      	subs	r0, r3, r2
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8012084:	f813 1b01 	ldrb.w	r1, [r3], #1
 8012088:	29a5      	cmp	r1, #165	; 0xa5
 801208a:	d0fa      	beq.n	8012082 <uxTaskGetStackHighWaterMark+0xa>
	}
 801208c:	f3c0 008f 	ubfx	r0, r0, #2, #16
 8012090:	4770      	bx	lr
 8012092:	bf00      	nop
 8012094:	24000fd0 	.word	0x24000fd0

08012098 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8012098:	4b01      	ldr	r3, [pc, #4]	; (80120a0 <xTaskGetCurrentTaskHandle+0x8>)
 801209a:	6818      	ldr	r0, [r3, #0]
	}
 801209c:	4770      	bx	lr
 801209e:	bf00      	nop
 80120a0:	24000fd0 	.word	0x24000fd0

080120a4 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80120a4:	4b05      	ldr	r3, [pc, #20]	; (80120bc <xTaskGetSchedulerState+0x18>)
 80120a6:	681b      	ldr	r3, [r3, #0]
 80120a8:	b133      	cbz	r3, 80120b8 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80120aa:	4b05      	ldr	r3, [pc, #20]	; (80120c0 <xTaskGetSchedulerState+0x1c>)
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 80120b0:	bf0c      	ite	eq
 80120b2:	2002      	moveq	r0, #2
 80120b4:	2000      	movne	r0, #0
 80120b6:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80120b8:	2001      	movs	r0, #1
	}
 80120ba:	4770      	bx	lr
 80120bc:	24001498 	.word	0x24001498
 80120c0:	24001448 	.word	0x24001448

080120c4 <xTaskPriorityInherit>:
	{
 80120c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 80120c8:	4604      	mov	r4, r0
 80120ca:	2800      	cmp	r0, #0
 80120cc:	d066      	beq.n	801219c <xTaskPriorityInherit+0xd8>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80120ce:	4a34      	ldr	r2, [pc, #208]	; (80121a0 <xTaskPriorityInherit+0xdc>)
 80120d0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80120d2:	6811      	ldr	r1, [r2, #0]
 80120d4:	4615      	mov	r5, r2
 80120d6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80120d8:	428b      	cmp	r3, r1
 80120da:	d258      	bcs.n	801218e <xTaskPriorityInherit+0xca>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80120dc:	6982      	ldr	r2, [r0, #24]
 80120de:	2a00      	cmp	r2, #0
 80120e0:	db04      	blt.n	80120ec <xTaskPriorityInherit+0x28>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80120e2:	682a      	ldr	r2, [r5, #0]
 80120e4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80120e6:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 80120ea:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80120ec:	2214      	movs	r2, #20
 80120ee:	4f2d      	ldr	r7, [pc, #180]	; (80121a4 <xTaskPriorityInherit+0xe0>)
 80120f0:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 80121ac <xTaskPriorityInherit+0xe8>
 80120f4:	fb02 7303 	mla	r3, r2, r3, r7
 80120f8:	6962      	ldr	r2, [r4, #20]
 80120fa:	429a      	cmp	r2, r3
 80120fc:	d143      	bne.n	8012186 <xTaskPriorityInherit+0xc2>
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80120fe:	1d26      	adds	r6, r4, #4
 8012100:	4630      	mov	r0, r6
 8012102:	f7fe f84c 	bl	801019e <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012106:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8012108:	4620      	mov	r0, r4
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801210a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801210c:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801210e:	f7f2 fb88 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8012112:	f8b8 3000 	ldrh.w	r3, [r8]
 8012116:	4218      	tst	r0, r3
 8012118:	d005      	beq.n	8012126 <xTaskPriorityInherit+0x62>
 801211a:	4620      	mov	r0, r4
 801211c:	f7f2 fb7c 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8012120:	b2c0      	uxtb	r0, r0
 8012122:	f7f3 f97b 	bl	800541c <prvTraceStoreTaskReady>
 8012126:	4a20      	ldr	r2, [pc, #128]	; (80121a8 <xTaskPriorityInherit+0xe4>)
 8012128:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801212a:	6811      	ldr	r1, [r2, #0]
 801212c:	428b      	cmp	r3, r1
 801212e:	d900      	bls.n	8012132 <xTaskPriorityInherit+0x6e>
 8012130:	6013      	str	r3, [r2, #0]
 8012132:	2014      	movs	r0, #20
 8012134:	4631      	mov	r1, r6
 8012136:	fb00 7003 	mla	r0, r0, r3, r7
 801213a:	f7fe f80d 	bl	8010158 <vListInsertEnd>
				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 801213e:	4620      	mov	r0, r4
 8012140:	f7f2 fb6f 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8012144:	f8b8 3000 	ldrh.w	r3, [r8]
 8012148:	4218      	tst	r0, r3
 801214a:	d01a      	beq.n	8012182 <xTaskPriorityInherit+0xbe>
 801214c:	4620      	mov	r0, r4
 801214e:	f7f2 fb63 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8012152:	4606      	mov	r6, r0
 8012154:	4620      	mov	r0, r4
 8012156:	f7f2 fb5f 	bl	8004818 <prvTraceGetTaskNumberLow16>
 801215a:	b2c1      	uxtb	r1, r0
 801215c:	2003      	movs	r0, #3
 801215e:	f7f2 fee3 	bl	8004f28 <prvTraceGetPriorityProperty>
 8012162:	2103      	movs	r1, #3
 8012164:	4603      	mov	r3, r0
 8012166:	b2f2      	uxtb	r2, r6
 8012168:	208e      	movs	r0, #142	; 0x8e
 801216a:	f7f3 fa3f 	bl	80055ec <prvTraceStoreKernelCallWithParam>
 801216e:	4620      	mov	r0, r4
 8012170:	f7f2 fb52 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8012174:	682b      	ldr	r3, [r5, #0]
 8012176:	b2c1      	uxtb	r1, r0
 8012178:	2003      	movs	r0, #3
 801217a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 801217e:	f7f2 fead 	bl	8004edc <prvTraceSetPriorityProperty>
				xReturn = pdTRUE;
 8012182:	2001      	movs	r0, #1
		return xReturn;
 8012184:	e00a      	b.n	801219c <xTaskPriorityInherit+0xd8>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012186:	682b      	ldr	r3, [r5, #0]
 8012188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801218a:	62e3      	str	r3, [r4, #44]	; 0x2c
 801218c:	e7d7      	b.n	801213e <xTaskPriorityInherit+0x7a>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801218e:	6813      	ldr	r3, [r2, #0]
 8012190:	6d00      	ldr	r0, [r0, #80]	; 0x50
 8012192:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8012194:	42a0      	cmp	r0, r4
 8012196:	bf2c      	ite	cs
 8012198:	2000      	movcs	r0, #0
 801219a:	2001      	movcc	r0, #1
	}
 801219c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80121a0:	24000fd0 	.word	0x24000fd0
 80121a4:	24000fdc 	.word	0x24000fdc
 80121a8:	24001450 	.word	0x24001450
 80121ac:	24000010 	.word	0x24000010

080121b0 <xTaskPriorityDisinherit>:
	{
 80121b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 80121b2:	4604      	mov	r4, r0
 80121b4:	b908      	cbnz	r0, 80121ba <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 80121b6:	2000      	movs	r0, #0
	}
 80121b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 80121ba:	4b32      	ldr	r3, [pc, #200]	; (8012284 <xTaskPriorityDisinherit+0xd4>)
 80121bc:	681b      	ldr	r3, [r3, #0]
 80121be:	4283      	cmp	r3, r0
 80121c0:	d008      	beq.n	80121d4 <xTaskPriorityDisinherit+0x24>
 80121c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121c6:	f383 8811 	msr	BASEPRI, r3
 80121ca:	f3bf 8f6f 	isb	sy
 80121ce:	f3bf 8f4f 	dsb	sy
 80121d2:	e7fe      	b.n	80121d2 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 80121d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80121d6:	b943      	cbnz	r3, 80121ea <xTaskPriorityDisinherit+0x3a>
 80121d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121dc:	f383 8811 	msr	BASEPRI, r3
 80121e0:	f3bf 8f6f 	isb	sy
 80121e4:	f3bf 8f4f 	dsb	sy
 80121e8:	e7fe      	b.n	80121e8 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80121ea:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
 80121ec:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80121ee:	6d02      	ldr	r2, [r0, #80]	; 0x50
			( pxTCB->uxMutexesHeld )--;
 80121f0:	6543      	str	r3, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80121f2:	4291      	cmp	r1, r2
 80121f4:	d0df      	beq.n	80121b6 <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d1dd      	bne.n	80121b6 <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80121fa:	1d06      	adds	r6, r0, #4
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80121fc:	4d22      	ldr	r5, [pc, #136]	; (8012288 <xTaskPriorityDisinherit+0xd8>)
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80121fe:	4630      	mov	r0, r6
 8012200:	f7fd ffcd 	bl	801019e <uxListRemove>
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8012204:	4620      	mov	r0, r4
 8012206:	f7f2 fb0c 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 801220a:	882a      	ldrh	r2, [r5, #0]
 801220c:	4210      	tst	r0, r2
 801220e:	d019      	beq.n	8012244 <xTaskPriorityDisinherit+0x94>
 8012210:	4620      	mov	r0, r4
 8012212:	f7f2 fb01 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8012216:	4607      	mov	r7, r0
 8012218:	4620      	mov	r0, r4
 801221a:	f7f2 fafd 	bl	8004818 <prvTraceGetTaskNumberLow16>
 801221e:	b2c1      	uxtb	r1, r0
 8012220:	2003      	movs	r0, #3
 8012222:	f7f2 fe81 	bl	8004f28 <prvTraceGetPriorityProperty>
 8012226:	2103      	movs	r1, #3
 8012228:	4603      	mov	r3, r0
 801222a:	b2fa      	uxtb	r2, r7
 801222c:	208f      	movs	r0, #143	; 0x8f
 801222e:	f7f3 f9dd 	bl	80055ec <prvTraceStoreKernelCallWithParam>
 8012232:	4620      	mov	r0, r4
 8012234:	f7f2 faf0 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8012238:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 801223c:	b2c1      	uxtb	r1, r0
 801223e:	2003      	movs	r0, #3
 8012240:	f7f2 fe4c 	bl	8004edc <prvTraceSetPriorityProperty>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012244:	6d23      	ldr	r3, [r4, #80]	; 0x50
					prvAddTaskToReadyList( pxTCB );
 8012246:	4620      	mov	r0, r4
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012248:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801224a:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 801224e:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8012250:	f7f2 fae7 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8012254:	882b      	ldrh	r3, [r5, #0]
 8012256:	4218      	tst	r0, r3
 8012258:	d005      	beq.n	8012266 <xTaskPriorityDisinherit+0xb6>
 801225a:	4620      	mov	r0, r4
 801225c:	f7f2 fadc 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8012260:	b2c0      	uxtb	r0, r0
 8012262:	f7f3 f8db 	bl	800541c <prvTraceStoreTaskReady>
 8012266:	4a09      	ldr	r2, [pc, #36]	; (801228c <xTaskPriorityDisinherit+0xdc>)
 8012268:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801226a:	6811      	ldr	r1, [r2, #0]
 801226c:	428b      	cmp	r3, r1
 801226e:	d900      	bls.n	8012272 <xTaskPriorityDisinherit+0xc2>
 8012270:	6013      	str	r3, [r2, #0]
 8012272:	4a07      	ldr	r2, [pc, #28]	; (8012290 <xTaskPriorityDisinherit+0xe0>)
 8012274:	2014      	movs	r0, #20
 8012276:	4631      	mov	r1, r6
 8012278:	fb00 2003 	mla	r0, r0, r3, r2
 801227c:	f7fd ff6c 	bl	8010158 <vListInsertEnd>
					xReturn = pdTRUE;
 8012280:	2001      	movs	r0, #1
		return xReturn;
 8012282:	e799      	b.n	80121b8 <xTaskPriorityDisinherit+0x8>
 8012284:	24000fd0 	.word	0x24000fd0
 8012288:	24000010 	.word	0x24000010
 801228c:	24001450 	.word	0x24001450
 8012290:	24000fdc 	.word	0x24000fdc

08012294 <vTaskPriorityDisinheritAfterTimeout>:
	{
 8012294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8012296:	4604      	mov	r4, r0
 8012298:	2800      	cmp	r0, #0
 801229a:	d070      	beq.n	801237e <vTaskPriorityDisinheritAfterTimeout+0xea>
			configASSERT( pxTCB->uxMutexesHeld );
 801229c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 801229e:	b943      	cbnz	r3, 80122b2 <vTaskPriorityDisinheritAfterTimeout+0x1e>
 80122a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122a4:	f383 8811 	msr	BASEPRI, r3
 80122a8:	f3bf 8f6f 	isb	sy
 80122ac:	f3bf 8f4f 	dsb	sy
 80122b0:	e7fe      	b.n	80122b0 <vTaskPriorityDisinheritAfterTimeout+0x1c>
 80122b2:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80122b4:	4291      	cmp	r1, r2
 80122b6:	bf38      	it	cc
 80122b8:	4611      	movcc	r1, r2
			if( pxTCB->uxPriority != uxPriorityToUse )
 80122ba:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80122bc:	428a      	cmp	r2, r1
 80122be:	460d      	mov	r5, r1
 80122c0:	d05d      	beq.n	801237e <vTaskPriorityDisinheritAfterTimeout+0xea>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80122c2:	2b01      	cmp	r3, #1
 80122c4:	d15b      	bne.n	801237e <vTaskPriorityDisinheritAfterTimeout+0xea>
					configASSERT( pxTCB != pxCurrentTCB );
 80122c6:	4b2e      	ldr	r3, [pc, #184]	; (8012380 <vTaskPriorityDisinheritAfterTimeout+0xec>)
 80122c8:	681b      	ldr	r3, [r3, #0]
 80122ca:	4283      	cmp	r3, r0
 80122cc:	d108      	bne.n	80122e0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
 80122ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122d2:	f383 8811 	msr	BASEPRI, r3
 80122d6:	f3bf 8f6f 	isb	sy
 80122da:	f3bf 8f4f 	dsb	sy
 80122de:	e7fe      	b.n	80122de <vTaskPriorityDisinheritAfterTimeout+0x4a>
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80122e0:	4e28      	ldr	r6, [pc, #160]	; (8012384 <vTaskPriorityDisinheritAfterTimeout+0xf0>)
 80122e2:	f7f2 fa9e 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 80122e6:	8833      	ldrh	r3, [r6, #0]
 80122e8:	4218      	tst	r0, r3
 80122ea:	d019      	beq.n	8012320 <vTaskPriorityDisinheritAfterTimeout+0x8c>
 80122ec:	4620      	mov	r0, r4
 80122ee:	f7f2 fa93 	bl	8004818 <prvTraceGetTaskNumberLow16>
 80122f2:	4607      	mov	r7, r0
 80122f4:	4620      	mov	r0, r4
 80122f6:	f7f2 fa8f 	bl	8004818 <prvTraceGetTaskNumberLow16>
 80122fa:	b2c1      	uxtb	r1, r0
 80122fc:	2003      	movs	r0, #3
 80122fe:	f7f2 fe13 	bl	8004f28 <prvTraceGetPriorityProperty>
 8012302:	2103      	movs	r1, #3
 8012304:	4603      	mov	r3, r0
 8012306:	b2fa      	uxtb	r2, r7
 8012308:	208f      	movs	r0, #143	; 0x8f
 801230a:	f7f3 f96f 	bl	80055ec <prvTraceStoreKernelCallWithParam>
 801230e:	4620      	mov	r0, r4
 8012310:	f7f2 fa82 	bl	8004818 <prvTraceGetTaskNumberLow16>
 8012314:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 8012318:	b2c1      	uxtb	r1, r0
 801231a:	2003      	movs	r0, #3
 801231c:	f7f2 fdde 	bl	8004edc <prvTraceSetPriorityProperty>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012320:	69a2      	ldr	r2, [r4, #24]
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8012322:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012324:	2a00      	cmp	r2, #0
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8012326:	4f18      	ldr	r7, [pc, #96]	; (8012388 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 8012328:	f04f 0214 	mov.w	r2, #20
					pxTCB->uxPriority = uxPriorityToUse;
 801232c:	62e5      	str	r5, [r4, #44]	; 0x2c
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801232e:	bfa8      	it	ge
 8012330:	f1c5 0538 	rsbge	r5, r5, #56	; 0x38
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8012334:	fb02 7303 	mla	r3, r2, r3, r7
 8012338:	6962      	ldr	r2, [r4, #20]
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801233a:	bfa8      	it	ge
 801233c:	61a5      	strge	r5, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801233e:	429a      	cmp	r2, r3
 8012340:	d11d      	bne.n	801237e <vTaskPriorityDisinheritAfterTimeout+0xea>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012342:	1d25      	adds	r5, r4, #4
 8012344:	4628      	mov	r0, r5
 8012346:	f7fd ff2a 	bl	801019e <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 801234a:	4620      	mov	r0, r4
 801234c:	f7f2 fa69 	bl	8004822 <prvTraceGetTaskNumberHigh16>
 8012350:	8833      	ldrh	r3, [r6, #0]
 8012352:	4218      	tst	r0, r3
 8012354:	d005      	beq.n	8012362 <vTaskPriorityDisinheritAfterTimeout+0xce>
 8012356:	4620      	mov	r0, r4
 8012358:	f7f2 fa5e 	bl	8004818 <prvTraceGetTaskNumberLow16>
 801235c:	b2c0      	uxtb	r0, r0
 801235e:	f7f3 f85d 	bl	800541c <prvTraceStoreTaskReady>
 8012362:	4a0a      	ldr	r2, [pc, #40]	; (801238c <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8012364:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8012366:	6811      	ldr	r1, [r2, #0]
 8012368:	428b      	cmp	r3, r1
 801236a:	d900      	bls.n	801236e <vTaskPriorityDisinheritAfterTimeout+0xda>
 801236c:	6013      	str	r3, [r2, #0]
 801236e:	2014      	movs	r0, #20
 8012370:	4629      	mov	r1, r5
 8012372:	fb00 7003 	mla	r0, r0, r3, r7
	}
 8012376:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
						prvAddTaskToReadyList( pxTCB );
 801237a:	f7fd beed 	b.w	8010158 <vListInsertEnd>
	}
 801237e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012380:	24000fd0 	.word	0x24000fd0
 8012384:	24000010 	.word	0x24000010
 8012388:	24000fdc 	.word	0x24000fdc
 801238c:	24001450 	.word	0x24001450

08012390 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8012390:	4b04      	ldr	r3, [pc, #16]	; (80123a4 <pvTaskIncrementMutexHeldCount+0x14>)
 8012392:	681a      	ldr	r2, [r3, #0]
 8012394:	b11a      	cbz	r2, 801239e <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8012396:	6819      	ldr	r1, [r3, #0]
 8012398:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 801239a:	3201      	adds	r2, #1
 801239c:	654a      	str	r2, [r1, #84]	; 0x54
		return pxCurrentTCB;
 801239e:	6818      	ldr	r0, [r3, #0]
	}
 80123a0:	4770      	bx	lr
 80123a2:	bf00      	nop
 80123a4:	24000fd0 	.word	0x24000fd0

080123a8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80123a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 80123aa:	4c11      	ldr	r4, [pc, #68]	; (80123f0 <prvCheckForValidListAndQueue+0x48>)
	taskENTER_CRITICAL();
 80123ac:	f000 fa62 	bl	8012874 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 80123b0:	6825      	ldr	r5, [r4, #0]
 80123b2:	b9bd      	cbnz	r5, 80123e4 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 80123b4:	4f0f      	ldr	r7, [pc, #60]	; (80123f4 <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 80123b6:	4e10      	ldr	r6, [pc, #64]	; (80123f8 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList1 );
 80123b8:	4638      	mov	r0, r7
 80123ba:	f7fd febf 	bl	801013c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80123be:	4630      	mov	r0, r6
 80123c0:	f7fd febc 	bl	801013c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80123c4:	4b0d      	ldr	r3, [pc, #52]	; (80123fc <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80123c6:	4a0e      	ldr	r2, [pc, #56]	; (8012400 <prvCheckForValidListAndQueue+0x58>)
 80123c8:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 80123ca:	601f      	str	r7, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80123cc:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 80123ce:	4b0d      	ldr	r3, [pc, #52]	; (8012404 <prvCheckForValidListAndQueue+0x5c>)
 80123d0:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80123d2:	9500      	str	r5, [sp, #0]
 80123d4:	4b0c      	ldr	r3, [pc, #48]	; (8012408 <prvCheckForValidListAndQueue+0x60>)
 80123d6:	f7fe f81d 	bl	8010414 <xQueueGenericCreateStatic>
 80123da:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80123dc:	b110      	cbz	r0, 80123e4 <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80123de:	490b      	ldr	r1, [pc, #44]	; (801240c <prvCheckForValidListAndQueue+0x64>)
 80123e0:	f7fe ffae 	bl	8011340 <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 80123e4:	b003      	add	sp, #12
 80123e6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 80123ea:	f000 ba65 	b.w	80128b8 <vPortExitCritical>
 80123ee:	bf00      	nop
 80123f0:	240015f0 	.word	0x240015f0
 80123f4:	24001574 	.word	0x24001574
 80123f8:	24001588 	.word	0x24001588
 80123fc:	240014cc 	.word	0x240014cc
 8012400:	240014d4 	.word	0x240014d4
 8012404:	240014d0 	.word	0x240014d0
 8012408:	240015a0 	.word	0x240015a0
 801240c:	080167a8 	.word	0x080167a8

08012410 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 8012410:	4291      	cmp	r1, r2
{
 8012412:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8012414:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012416:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8012418:	d80a      	bhi.n	8012430 <prvInsertTimerInActiveList+0x20>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801241a:	1ad2      	subs	r2, r2, r3
 801241c:	6983      	ldr	r3, [r0, #24]
 801241e:	429a      	cmp	r2, r3
 8012420:	d20d      	bcs.n	801243e <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012422:	1d01      	adds	r1, r0, #4
 8012424:	4b07      	ldr	r3, [pc, #28]	; (8012444 <prvInsertTimerInActiveList+0x34>)
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012426:	6818      	ldr	r0, [r3, #0]
 8012428:	f7fd fea2 	bl	8010170 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 801242c:	2000      	movs	r0, #0
}
 801242e:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012430:	429a      	cmp	r2, r3
 8012432:	d201      	bcs.n	8012438 <prvInsertTimerInActiveList+0x28>
 8012434:	4299      	cmp	r1, r3
 8012436:	d202      	bcs.n	801243e <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012438:	1d01      	adds	r1, r0, #4
 801243a:	4b03      	ldr	r3, [pc, #12]	; (8012448 <prvInsertTimerInActiveList+0x38>)
 801243c:	e7f3      	b.n	8012426 <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 801243e:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8012440:	e7f5      	b.n	801242e <prvInsertTimerInActiveList+0x1e>
 8012442:	bf00      	nop
 8012444:	240014d0 	.word	0x240014d0
 8012448:	240014cc 	.word	0x240014cc

0801244c <xTimerCreateTimerTask>:
{
 801244c:	b510      	push	{r4, lr}
 801244e:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8012450:	f7ff ffaa 	bl	80123a8 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8012454:	4b12      	ldr	r3, [pc, #72]	; (80124a0 <xTimerCreateTimerTask+0x54>)
 8012456:	681b      	ldr	r3, [r3, #0]
 8012458:	b1b3      	cbz	r3, 8012488 <xTimerCreateTimerTask+0x3c>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801245a:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801245c:	aa07      	add	r2, sp, #28
 801245e:	a906      	add	r1, sp, #24
 8012460:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8012462:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8012466:	f7fd fe5d 	bl	8010124 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801246a:	9b05      	ldr	r3, [sp, #20]
 801246c:	9a07      	ldr	r2, [sp, #28]
 801246e:	9302      	str	r3, [sp, #8]
 8012470:	9b06      	ldr	r3, [sp, #24]
 8012472:	490c      	ldr	r1, [pc, #48]	; (80124a4 <xTimerCreateTimerTask+0x58>)
 8012474:	9301      	str	r3, [sp, #4]
 8012476:	2302      	movs	r3, #2
 8012478:	480b      	ldr	r0, [pc, #44]	; (80124a8 <xTimerCreateTimerTask+0x5c>)
 801247a:	9300      	str	r3, [sp, #0]
 801247c:	4623      	mov	r3, r4
 801247e:	f7ff f9df 	bl	8011840 <xTaskCreateStatic>
 8012482:	4b0a      	ldr	r3, [pc, #40]	; (80124ac <xTimerCreateTimerTask+0x60>)
 8012484:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8012486:	b940      	cbnz	r0, 801249a <xTimerCreateTimerTask+0x4e>
 8012488:	f04f 0350 	mov.w	r3, #80	; 0x50
 801248c:	f383 8811 	msr	BASEPRI, r3
 8012490:	f3bf 8f6f 	isb	sy
 8012494:	f3bf 8f4f 	dsb	sy
 8012498:	e7fe      	b.n	8012498 <xTimerCreateTimerTask+0x4c>
}
 801249a:	2001      	movs	r0, #1
 801249c:	b008      	add	sp, #32
 801249e:	bd10      	pop	{r4, pc}
 80124a0:	240015f0 	.word	0x240015f0
 80124a4:	080167ad 	.word	0x080167ad
 80124a8:	08012589 	.word	0x08012589
 80124ac:	240015f4 	.word	0x240015f4

080124b0 <xTimerGenericCommand>:
{
 80124b0:	b530      	push	{r4, r5, lr}
 80124b2:	4615      	mov	r5, r2
 80124b4:	b085      	sub	sp, #20
 80124b6:	461a      	mov	r2, r3
	configASSERT( xTimer );
 80124b8:	4603      	mov	r3, r0
 80124ba:	b940      	cbnz	r0, 80124ce <xTimerGenericCommand+0x1e>
 80124bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124c0:	f383 8811 	msr	BASEPRI, r3
 80124c4:	f3bf 8f6f 	isb	sy
 80124c8:	f3bf 8f4f 	dsb	sy
 80124cc:	e7fe      	b.n	80124cc <xTimerGenericCommand+0x1c>
	if( xTimerQueue != NULL )
 80124ce:	4c0d      	ldr	r4, [pc, #52]	; (8012504 <xTimerGenericCommand+0x54>)
 80124d0:	6820      	ldr	r0, [r4, #0]
 80124d2:	b178      	cbz	r0, 80124f4 <xTimerGenericCommand+0x44>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80124d4:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80124d6:	9302      	str	r3, [sp, #8]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80124d8:	e9cd 1500 	strd	r1, r5, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80124dc:	dc0c      	bgt.n	80124f8 <xTimerGenericCommand+0x48>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80124de:	f7ff fde1 	bl	80120a4 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80124e2:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80124e4:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80124e6:	4669      	mov	r1, sp
 80124e8:	6820      	ldr	r0, [r4, #0]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80124ea:	bf0c      	ite	eq
 80124ec:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80124ee:	461a      	movne	r2, r3
 80124f0:	f7fe f84c 	bl	801058c <xQueueGenericSend>
}
 80124f4:	b005      	add	sp, #20
 80124f6:	bd30      	pop	{r4, r5, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80124f8:	2300      	movs	r3, #0
 80124fa:	4669      	mov	r1, sp
 80124fc:	f7fe fa00 	bl	8010900 <xQueueGenericSendFromISR>
 8012500:	e7f8      	b.n	80124f4 <xTimerGenericCommand+0x44>
 8012502:	bf00      	nop
 8012504:	240015f0 	.word	0x240015f0

08012508 <prvSwitchTimerLists>:
{
 8012508:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801250c:	4d1c      	ldr	r5, [pc, #112]	; (8012580 <prvSwitchTimerLists+0x78>)
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801250e:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012512:	682b      	ldr	r3, [r5, #0]
 8012514:	681a      	ldr	r2, [r3, #0]
 8012516:	b932      	cbnz	r2, 8012526 <prvSwitchTimerLists+0x1e>
	pxCurrentTimerList = pxOverflowTimerList;
 8012518:	4a1a      	ldr	r2, [pc, #104]	; (8012584 <prvSwitchTimerLists+0x7c>)
 801251a:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801251c:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 801251e:	6029      	str	r1, [r5, #0]
}
 8012520:	b002      	add	sp, #8
 8012522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012526:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012528:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801252a:	681e      	ldr	r6, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801252c:	1d27      	adds	r7, r4, #4
 801252e:	4638      	mov	r0, r7
 8012530:	f7fd fe35 	bl	801019e <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012534:	6a23      	ldr	r3, [r4, #32]
 8012536:	4620      	mov	r0, r4
 8012538:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801253a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 801253e:	075b      	lsls	r3, r3, #29
 8012540:	d5e7      	bpl.n	8012512 <prvSwitchTimerLists+0xa>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012542:	69a3      	ldr	r3, [r4, #24]
 8012544:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8012546:	429e      	cmp	r6, r3
 8012548:	d206      	bcs.n	8012558 <prvSwitchTimerLists+0x50>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801254a:	6063      	str	r3, [r4, #4]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801254c:	4639      	mov	r1, r7
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801254e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012550:	6828      	ldr	r0, [r5, #0]
 8012552:	f7fd fe0d 	bl	8010170 <vListInsert>
 8012556:	e7dc      	b.n	8012512 <prvSwitchTimerLists+0xa>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012558:	2300      	movs	r3, #0
 801255a:	f8cd 8000 	str.w	r8, [sp]
 801255e:	4632      	mov	r2, r6
 8012560:	4620      	mov	r0, r4
 8012562:	4619      	mov	r1, r3
 8012564:	f7ff ffa4 	bl	80124b0 <xTimerGenericCommand>
				configASSERT( xResult );
 8012568:	2800      	cmp	r0, #0
 801256a:	d1d2      	bne.n	8012512 <prvSwitchTimerLists+0xa>
 801256c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012570:	f383 8811 	msr	BASEPRI, r3
 8012574:	f3bf 8f6f 	isb	sy
 8012578:	f3bf 8f4f 	dsb	sy
 801257c:	e7fe      	b.n	801257c <prvSwitchTimerLists+0x74>
 801257e:	bf00      	nop
 8012580:	240014cc 	.word	0x240014cc
 8012584:	240014d0 	.word	0x240014d0

08012588 <prvTimerTask>:
{
 8012588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801258c:	4d81      	ldr	r5, [pc, #516]	; (8012794 <prvTimerTask+0x20c>)
{
 801258e:	b087      	sub	sp, #28
					portYIELD_WITHIN_API();
 8012590:	f8df 820c 	ldr.w	r8, [pc, #524]	; 80127a0 <prvTimerTask+0x218>
 8012594:	462f      	mov	r7, r5
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012596:	682a      	ldr	r2, [r5, #0]
 8012598:	6813      	ldr	r3, [r2, #0]
 801259a:	b353      	cbz	r3, 80125f2 <prvTimerTask+0x6a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801259c:	68d3      	ldr	r3, [r2, #12]
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801259e:	2400      	movs	r4, #0
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80125a0:	f8d3 9000 	ldr.w	r9, [r3]
	if( xTimeNow < xLastTime )
 80125a4:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80127a4 <prvTimerTask+0x21c>
	vTaskSuspendAll();
 80125a8:	f7ff fa0a 	bl	80119c0 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 80125ac:	f7ff fa10 	bl	80119d0 <xTaskGetTickCount>
 80125b0:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 80125b2:	f8db 3000 	ldr.w	r3, [fp]
 80125b6:	465e      	mov	r6, fp
 80125b8:	4298      	cmp	r0, r3
 80125ba:	d31d      	bcc.n	80125f8 <prvTimerTask+0x70>
	xLastTime = xTimeNow;
 80125bc:	f8cb 0000 	str.w	r0, [fp]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80125c0:	b32c      	cbz	r4, 801260e <prvTimerTask+0x86>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80125c2:	4b75      	ldr	r3, [pc, #468]	; (8012798 <prvTimerTask+0x210>)
 80125c4:	681b      	ldr	r3, [r3, #0]
 80125c6:	681a      	ldr	r2, [r3, #0]
 80125c8:	fab2 f282 	clz	r2, r2
 80125cc:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80125ce:	4b73      	ldr	r3, [pc, #460]	; (801279c <prvTimerTask+0x214>)
 80125d0:	eba9 010a 	sub.w	r1, r9, sl
 80125d4:	6818      	ldr	r0, [r3, #0]
 80125d6:	f7fe ff63 	bl	80114a0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80125da:	f7ff fabb 	bl	8011b54 <xTaskResumeAll>
 80125de:	b988      	cbnz	r0, 8012604 <prvTimerTask+0x7c>
					portYIELD_WITHIN_API();
 80125e0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80125e4:	f8c8 3000 	str.w	r3, [r8]
 80125e8:	f3bf 8f4f 	dsb	sy
 80125ec:	f3bf 8f6f 	isb	sy
 80125f0:	e008      	b.n	8012604 <prvTimerTask+0x7c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80125f2:	2401      	movs	r4, #1
		xNextExpireTime = ( TickType_t ) 0U;
 80125f4:	4699      	mov	r9, r3
 80125f6:	e7d5      	b.n	80125a4 <prvTimerTask+0x1c>
		prvSwitchTimerLists();
 80125f8:	f7ff ff86 	bl	8012508 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 80125fc:	f8cb a000 	str.w	sl, [fp]
			( void ) xTaskResumeAll();
 8012600:	f7ff faa8 	bl	8011b54 <xTaskResumeAll>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012604:	f8df 9194 	ldr.w	r9, [pc, #404]	; 801279c <prvTimerTask+0x214>
 8012608:	f04f 0a00 	mov.w	sl, #0
 801260c:	e07d      	b.n	801270a <prvTimerTask+0x182>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801260e:	4581      	cmp	r9, r0
 8012610:	d830      	bhi.n	8012674 <prvTimerTask+0xec>
				( void ) xTaskResumeAll();
 8012612:	f7ff fa9f 	bl	8011b54 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012616:	683b      	ldr	r3, [r7, #0]
 8012618:	68db      	ldr	r3, [r3, #12]
 801261a:	f8d3 b00c 	ldr.w	fp, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801261e:	f10b 0004 	add.w	r0, fp, #4
 8012622:	f7fd fdbc 	bl	801019e <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012626:	f89b 3028 	ldrb.w	r3, [fp, #40]	; 0x28
 801262a:	0758      	lsls	r0, r3, #29
 801262c:	d519      	bpl.n	8012662 <prvTimerTask+0xda>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801262e:	f8db 1018 	ldr.w	r1, [fp, #24]
 8012632:	464b      	mov	r3, r9
 8012634:	4652      	mov	r2, sl
 8012636:	4658      	mov	r0, fp
 8012638:	4449      	add	r1, r9
 801263a:	f7ff fee9 	bl	8012410 <prvInsertTimerInActiveList>
 801263e:	b1a0      	cbz	r0, 801266a <prvTimerTask+0xe2>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012640:	9400      	str	r4, [sp, #0]
 8012642:	4623      	mov	r3, r4
 8012644:	464a      	mov	r2, r9
 8012646:	4621      	mov	r1, r4
 8012648:	4658      	mov	r0, fp
 801264a:	f7ff ff31 	bl	80124b0 <xTimerGenericCommand>
			configASSERT( xResult );
 801264e:	b960      	cbnz	r0, 801266a <prvTimerTask+0xe2>
 8012650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012654:	f383 8811 	msr	BASEPRI, r3
 8012658:	f3bf 8f6f 	isb	sy
 801265c:	f3bf 8f4f 	dsb	sy
 8012660:	e7fe      	b.n	8012660 <prvTimerTask+0xd8>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012662:	f023 0301 	bic.w	r3, r3, #1
 8012666:	f88b 3028 	strb.w	r3, [fp, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801266a:	f8db 3020 	ldr.w	r3, [fp, #32]
 801266e:	4658      	mov	r0, fp
 8012670:	4798      	blx	r3
 8012672:	e7c7      	b.n	8012604 <prvTimerTask+0x7c>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012674:	4622      	mov	r2, r4
 8012676:	e7aa      	b.n	80125ce <prvTimerTask+0x46>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012678:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801267c:	465a      	mov	r2, fp
 801267e:	69a1      	ldr	r1, [r4, #24]
 8012680:	4620      	mov	r0, r4
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012682:	f043 0301 	orr.w	r3, r3, #1
 8012686:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801268a:	9b03      	ldr	r3, [sp, #12]
 801268c:	4419      	add	r1, r3
 801268e:	f7ff febf 	bl	8012410 <prvInsertTimerInActiveList>
 8012692:	2800      	cmp	r0, #0
 8012694:	d039      	beq.n	801270a <prvTimerTask+0x182>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012696:	6a23      	ldr	r3, [r4, #32]
 8012698:	4620      	mov	r0, r4
 801269a:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801269c:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80126a0:	0759      	lsls	r1, r3, #29
 80126a2:	d532      	bpl.n	801270a <prvTimerTask+0x182>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80126a4:	69a2      	ldr	r2, [r4, #24]
 80126a6:	2300      	movs	r3, #0
 80126a8:	9903      	ldr	r1, [sp, #12]
 80126aa:	4620      	mov	r0, r4
 80126ac:	f8cd a000 	str.w	sl, [sp]
 80126b0:	440a      	add	r2, r1
 80126b2:	4619      	mov	r1, r3
 80126b4:	f7ff fefc 	bl	80124b0 <xTimerGenericCommand>
							configASSERT( xResult );
 80126b8:	bb38      	cbnz	r0, 801270a <prvTimerTask+0x182>
 80126ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126be:	f383 8811 	msr	BASEPRI, r3
 80126c2:	f3bf 8f6f 	isb	sy
 80126c6:	f3bf 8f4f 	dsb	sy
 80126ca:	e7fe      	b.n	80126ca <prvTimerTask+0x142>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80126cc:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80126d0:	f023 0301 	bic.w	r3, r3, #1
 80126d4:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 80126d8:	e017      	b.n	801270a <prvTimerTask+0x182>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80126da:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80126de:	9903      	ldr	r1, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80126e0:	f043 0301 	orr.w	r3, r3, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80126e4:	61a1      	str	r1, [r4, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80126e6:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80126ea:	b941      	cbnz	r1, 80126fe <prvTimerTask+0x176>
 80126ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126f0:	f383 8811 	msr	BASEPRI, r3
 80126f4:	f3bf 8f6f 	isb	sy
 80126f8:	f3bf 8f4f 	dsb	sy
 80126fc:	e7fe      	b.n	80126fc <prvTimerTask+0x174>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80126fe:	465b      	mov	r3, fp
 8012700:	465a      	mov	r2, fp
 8012702:	4459      	add	r1, fp
 8012704:	4620      	mov	r0, r4
 8012706:	f7ff fe83 	bl	8012410 <prvInsertTimerInActiveList>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801270a:	2200      	movs	r2, #0
 801270c:	a902      	add	r1, sp, #8
 801270e:	f8d9 0000 	ldr.w	r0, [r9]
 8012712:	f7fe fa61 	bl	8010bd8 <xQueueReceive>
 8012716:	2800      	cmp	r0, #0
 8012718:	f43f af3d 	beq.w	8012596 <prvTimerTask+0xe>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801271c:	9b02      	ldr	r3, [sp, #8]
 801271e:	2b00      	cmp	r3, #0
 8012720:	da03      	bge.n	801272a <prvTimerTask+0x1a2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012722:	9b03      	ldr	r3, [sp, #12]
 8012724:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012728:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801272a:	9b02      	ldr	r3, [sp, #8]
 801272c:	2b00      	cmp	r3, #0
 801272e:	dbec      	blt.n	801270a <prvTimerTask+0x182>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012730:	9c04      	ldr	r4, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012732:	6963      	ldr	r3, [r4, #20]
 8012734:	b113      	cbz	r3, 801273c <prvTimerTask+0x1b4>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012736:	1d20      	adds	r0, r4, #4
 8012738:	f7fd fd31 	bl	801019e <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 801273c:	f7ff f948 	bl	80119d0 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8012740:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 8012742:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8012744:	4298      	cmp	r0, r3
 8012746:	d201      	bcs.n	801274c <prvTimerTask+0x1c4>
		prvSwitchTimerLists();
 8012748:	f7ff fede 	bl	8012508 <prvSwitchTimerLists>
			switch( xMessage.xMessageID )
 801274c:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 801274e:	f8c6 b000 	str.w	fp, [r6]
			switch( xMessage.xMessageID )
 8012752:	2b09      	cmp	r3, #9
 8012754:	d8d9      	bhi.n	801270a <prvTimerTask+0x182>
 8012756:	a201      	add	r2, pc, #4	; (adr r2, 801275c <prvTimerTask+0x1d4>)
 8012758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801275c:	08012679 	.word	0x08012679
 8012760:	08012679 	.word	0x08012679
 8012764:	08012679 	.word	0x08012679
 8012768:	080126cd 	.word	0x080126cd
 801276c:	080126db 	.word	0x080126db
 8012770:	08012785 	.word	0x08012785
 8012774:	08012679 	.word	0x08012679
 8012778:	08012679 	.word	0x08012679
 801277c:	080126cd 	.word	0x080126cd
 8012780:	080126db 	.word	0x080126db
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012784:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8012788:	079a      	lsls	r2, r3, #30
 801278a:	d4a1      	bmi.n	80126d0 <prvTimerTask+0x148>
							vPortFree( pxTimer );
 801278c:	4620      	mov	r0, r4
 801278e:	f000 fa79 	bl	8012c84 <vPortFree>
 8012792:	e7ba      	b.n	801270a <prvTimerTask+0x182>
 8012794:	240014cc 	.word	0x240014cc
 8012798:	240014d0 	.word	0x240014d0
 801279c:	240015f0 	.word	0x240015f0
 80127a0:	e000ed04 	.word	0xe000ed04
 80127a4:	2400159c 	.word	0x2400159c

080127a8 <prvTaskExitError>:
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
volatile uint32_t ulDummy = 0;
 80127a8:	2300      	movs	r3, #0
{
 80127aa:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80127ac:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80127ae:	4b0d      	ldr	r3, [pc, #52]	; (80127e4 <prvTaskExitError+0x3c>)
 80127b0:	681b      	ldr	r3, [r3, #0]
 80127b2:	3301      	adds	r3, #1
 80127b4:	d008      	beq.n	80127c8 <prvTaskExitError+0x20>
 80127b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127ba:	f383 8811 	msr	BASEPRI, r3
 80127be:	f3bf 8f6f 	isb	sy
 80127c2:	f3bf 8f4f 	dsb	sy
 80127c6:	e7fe      	b.n	80127c6 <prvTaskExitError+0x1e>
 80127c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127cc:	f383 8811 	msr	BASEPRI, r3
 80127d0:	f3bf 8f6f 	isb	sy
 80127d4:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80127d8:	9b01      	ldr	r3, [sp, #4]
 80127da:	2b00      	cmp	r3, #0
 80127dc:	d0fc      	beq.n	80127d8 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80127de:	b002      	add	sp, #8
 80127e0:	4770      	bx	lr
 80127e2:	bf00      	nop
 80127e4:	24000134 	.word	0x24000134

080127e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80127e8:	4808      	ldr	r0, [pc, #32]	; (801280c <prvPortStartFirstTask+0x24>)
 80127ea:	6800      	ldr	r0, [r0, #0]
 80127ec:	6800      	ldr	r0, [r0, #0]
 80127ee:	f380 8808 	msr	MSP, r0
 80127f2:	f04f 0000 	mov.w	r0, #0
 80127f6:	f380 8814 	msr	CONTROL, r0
 80127fa:	b662      	cpsie	i
 80127fc:	b661      	cpsie	f
 80127fe:	f3bf 8f4f 	dsb	sy
 8012802:	f3bf 8f6f 	isb	sy
 8012806:	df00      	svc	0
 8012808:	bf00      	nop
 801280a:	0000      	.short	0x0000
 801280c:	e000ed08 	.word	0xe000ed08

08012810 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8012810:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8012820 <vPortEnableVFP+0x10>
 8012814:	6801      	ldr	r1, [r0, #0]
 8012816:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801281a:	6001      	str	r1, [r0, #0]
 801281c:	4770      	bx	lr
 801281e:	0000      	.short	0x0000
 8012820:	e000ed88 	.word	0xe000ed88

08012824 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012824:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012828:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801282c:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8012830:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012832:	6403      	str	r3, [r0, #64]	; 0x40
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012834:	4b03      	ldr	r3, [pc, #12]	; (8012844 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012836:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012838:	6383      	str	r3, [r0, #56]	; 0x38
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801283a:	f06f 0302 	mvn.w	r3, #2
 801283e:	6203      	str	r3, [r0, #32]
}
 8012840:	4770      	bx	lr
 8012842:	bf00      	nop
 8012844:	080127a9 	.word	0x080127a9
	...

08012850 <SVC_Handler>:
	__asm volatile (
 8012850:	4b07      	ldr	r3, [pc, #28]	; (8012870 <pxCurrentTCBConst2>)
 8012852:	6819      	ldr	r1, [r3, #0]
 8012854:	6808      	ldr	r0, [r1, #0]
 8012856:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801285a:	f380 8809 	msr	PSP, r0
 801285e:	f3bf 8f6f 	isb	sy
 8012862:	f04f 0000 	mov.w	r0, #0
 8012866:	f380 8811 	msr	BASEPRI, r0
 801286a:	4770      	bx	lr
 801286c:	f3af 8000 	nop.w

08012870 <pxCurrentTCBConst2>:
 8012870:	24000fd0 	.word	0x24000fd0

08012874 <vPortEnterCritical>:
 8012874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012878:	f383 8811 	msr	BASEPRI, r3
 801287c:	f3bf 8f6f 	isb	sy
 8012880:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8012884:	4a0a      	ldr	r2, [pc, #40]	; (80128b0 <vPortEnterCritical+0x3c>)
 8012886:	6813      	ldr	r3, [r2, #0]
 8012888:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 801288a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 801288c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 801288e:	d10d      	bne.n	80128ac <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012890:	4b08      	ldr	r3, [pc, #32]	; (80128b4 <vPortEnterCritical+0x40>)
 8012892:	681b      	ldr	r3, [r3, #0]
 8012894:	f013 0fff 	tst.w	r3, #255	; 0xff
 8012898:	d008      	beq.n	80128ac <vPortEnterCritical+0x38>
 801289a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801289e:	f383 8811 	msr	BASEPRI, r3
 80128a2:	f3bf 8f6f 	isb	sy
 80128a6:	f3bf 8f4f 	dsb	sy
 80128aa:	e7fe      	b.n	80128aa <vPortEnterCritical+0x36>
}
 80128ac:	4770      	bx	lr
 80128ae:	bf00      	nop
 80128b0:	24000134 	.word	0x24000134
 80128b4:	e000ed04 	.word	0xe000ed04

080128b8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80128b8:	4a08      	ldr	r2, [pc, #32]	; (80128dc <vPortExitCritical+0x24>)
 80128ba:	6813      	ldr	r3, [r2, #0]
 80128bc:	b943      	cbnz	r3, 80128d0 <vPortExitCritical+0x18>
 80128be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128c2:	f383 8811 	msr	BASEPRI, r3
 80128c6:	f3bf 8f6f 	isb	sy
 80128ca:	f3bf 8f4f 	dsb	sy
 80128ce:	e7fe      	b.n	80128ce <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80128d0:	3b01      	subs	r3, #1
 80128d2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80128d4:	b90b      	cbnz	r3, 80128da <vPortExitCritical+0x22>
	__asm volatile
 80128d6:	f383 8811 	msr	BASEPRI, r3
}
 80128da:	4770      	bx	lr
 80128dc:	24000134 	.word	0x24000134

080128e0 <PendSV_Handler>:
	__asm volatile
 80128e0:	f3ef 8009 	mrs	r0, PSP
 80128e4:	f3bf 8f6f 	isb	sy
 80128e8:	4b15      	ldr	r3, [pc, #84]	; (8012940 <pxCurrentTCBConst>)
 80128ea:	681a      	ldr	r2, [r3, #0]
 80128ec:	f01e 0f10 	tst.w	lr, #16
 80128f0:	bf08      	it	eq
 80128f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80128f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128fa:	6010      	str	r0, [r2, #0]
 80128fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012900:	f04f 0050 	mov.w	r0, #80	; 0x50
 8012904:	f380 8811 	msr	BASEPRI, r0
 8012908:	f3bf 8f4f 	dsb	sy
 801290c:	f3bf 8f6f 	isb	sy
 8012910:	f7ff fa5c 	bl	8011dcc <vTaskSwitchContext>
 8012914:	f04f 0000 	mov.w	r0, #0
 8012918:	f380 8811 	msr	BASEPRI, r0
 801291c:	bc09      	pop	{r0, r3}
 801291e:	6819      	ldr	r1, [r3, #0]
 8012920:	6808      	ldr	r0, [r1, #0]
 8012922:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012926:	f01e 0f10 	tst.w	lr, #16
 801292a:	bf08      	it	eq
 801292c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012930:	f380 8809 	msr	PSP, r0
 8012934:	f3bf 8f6f 	isb	sy
 8012938:	4770      	bx	lr
 801293a:	bf00      	nop
 801293c:	f3af 8000 	nop.w

08012940 <pxCurrentTCBConst>:
 8012940:	24000fd0 	.word	0x24000fd0

08012944 <xPortSysTickHandler>:
{
 8012944:	b508      	push	{r3, lr}
	__asm volatile
 8012946:	f04f 0350 	mov.w	r3, #80	; 0x50
 801294a:	f383 8811 	msr	BASEPRI, r3
 801294e:	f3bf 8f6f 	isb	sy
 8012952:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8012956:	f7ff f849 	bl	80119ec <xTaskIncrementTick>
 801295a:	b118      	cbz	r0, 8012964 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801295c:	4b03      	ldr	r3, [pc, #12]	; (801296c <xPortSysTickHandler+0x28>)
 801295e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012962:	601a      	str	r2, [r3, #0]
	__asm volatile
 8012964:	2300      	movs	r3, #0
 8012966:	f383 8811 	msr	BASEPRI, r3
}
 801296a:	bd08      	pop	{r3, pc}
 801296c:	e000ed04 	.word	0xe000ed04

08012970 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8012970:	2300      	movs	r3, #0
 8012972:	4a08      	ldr	r2, [pc, #32]	; (8012994 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8012974:	4908      	ldr	r1, [pc, #32]	; (8012998 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8012976:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8012978:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801297a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801297e:	4b07      	ldr	r3, [pc, #28]	; (801299c <vPortSetupTimerInterrupt+0x2c>)
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	fbb3 f3f1 	udiv	r3, r3, r1
 8012986:	4906      	ldr	r1, [pc, #24]	; (80129a0 <vPortSetupTimerInterrupt+0x30>)
 8012988:	3b01      	subs	r3, #1
 801298a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801298c:	2307      	movs	r3, #7
 801298e:	6013      	str	r3, [r2, #0]
}
 8012990:	4770      	bx	lr
 8012992:	bf00      	nop
 8012994:	e000e010 	.word	0xe000e010
 8012998:	e000e018 	.word	0xe000e018
 801299c:	24000000 	.word	0x24000000
 80129a0:	e000e014 	.word	0xe000e014

080129a4 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80129a4:	4b38      	ldr	r3, [pc, #224]	; (8012a88 <xPortStartScheduler+0xe4>)
 80129a6:	4a39      	ldr	r2, [pc, #228]	; (8012a8c <xPortStartScheduler+0xe8>)
{
 80129a8:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80129aa:	6819      	ldr	r1, [r3, #0]
 80129ac:	4291      	cmp	r1, r2
 80129ae:	d108      	bne.n	80129c2 <xPortStartScheduler+0x1e>
	__asm volatile
 80129b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129b4:	f383 8811 	msr	BASEPRI, r3
 80129b8:	f3bf 8f6f 	isb	sy
 80129bc:	f3bf 8f4f 	dsb	sy
 80129c0:	e7fe      	b.n	80129c0 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80129c2:	681a      	ldr	r2, [r3, #0]
 80129c4:	4b32      	ldr	r3, [pc, #200]	; (8012a90 <xPortStartScheduler+0xec>)
 80129c6:	429a      	cmp	r2, r3
 80129c8:	d108      	bne.n	80129dc <xPortStartScheduler+0x38>
 80129ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129ce:	f383 8811 	msr	BASEPRI, r3
 80129d2:	f3bf 8f6f 	isb	sy
 80129d6:	f3bf 8f4f 	dsb	sy
 80129da:	e7fe      	b.n	80129da <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80129dc:	4b2d      	ldr	r3, [pc, #180]	; (8012a94 <xPortStartScheduler+0xf0>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80129de:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80129e0:	781a      	ldrb	r2, [r3, #0]
 80129e2:	b2d2      	uxtb	r2, r2
 80129e4:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80129e6:	22ff      	movs	r2, #255	; 0xff
 80129e8:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80129ea:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80129ec:	4a2a      	ldr	r2, [pc, #168]	; (8012a98 <xPortStartScheduler+0xf4>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80129ee:	b2db      	uxtb	r3, r3
 80129f0:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80129f4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80129f8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80129fc:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80129fe:	2207      	movs	r2, #7
 8012a00:	4b26      	ldr	r3, [pc, #152]	; (8012a9c <xPortStartScheduler+0xf8>)
 8012a02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012a04:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8012a08:	1e54      	subs	r4, r2, #1
 8012a0a:	0600      	lsls	r0, r0, #24
 8012a0c:	d40d      	bmi.n	8012a2a <xPortStartScheduler+0x86>
 8012a0e:	b101      	cbz	r1, 8012a12 <xPortStartScheduler+0x6e>
 8012a10:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8012a12:	681a      	ldr	r2, [r3, #0]
 8012a14:	2a03      	cmp	r2, #3
 8012a16:	d011      	beq.n	8012a3c <xPortStartScheduler+0x98>
 8012a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a1c:	f383 8811 	msr	BASEPRI, r3
 8012a20:	f3bf 8f6f 	isb	sy
 8012a24:	f3bf 8f4f 	dsb	sy
 8012a28:	e7fe      	b.n	8012a28 <xPortStartScheduler+0x84>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012a2a:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8012a2e:	2101      	movs	r1, #1
 8012a30:	0052      	lsls	r2, r2, #1
 8012a32:	b2d2      	uxtb	r2, r2
 8012a34:	f88d 2003 	strb.w	r2, [sp, #3]
 8012a38:	4622      	mov	r2, r4
 8012a3a:	e7e3      	b.n	8012a04 <xPortStartScheduler+0x60>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8012a3c:	0212      	lsls	r2, r2, #8
	uxCriticalNesting = 0;
 8012a3e:	2400      	movs	r4, #0
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012a40:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8012a44:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8012a46:	9b01      	ldr	r3, [sp, #4]
 8012a48:	4a12      	ldr	r2, [pc, #72]	; (8012a94 <xPortStartScheduler+0xf0>)
 8012a4a:	b2db      	uxtb	r3, r3
 8012a4c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8012a4e:	4b14      	ldr	r3, [pc, #80]	; (8012aa0 <xPortStartScheduler+0xfc>)
 8012a50:	681a      	ldr	r2, [r3, #0]
 8012a52:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8012a56:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8012a58:	681a      	ldr	r2, [r3, #0]
 8012a5a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8012a5e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8012a60:	f7ff ff86 	bl	8012970 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8012a64:	4b0f      	ldr	r3, [pc, #60]	; (8012aa4 <xPortStartScheduler+0x100>)
 8012a66:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8012a68:	f7ff fed2 	bl	8012810 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8012a6c:	4a0e      	ldr	r2, [pc, #56]	; (8012aa8 <xPortStartScheduler+0x104>)
 8012a6e:	6813      	ldr	r3, [r2, #0]
 8012a70:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8012a74:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8012a76:	f7ff feb7 	bl	80127e8 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8012a7a:	f7ff f9a7 	bl	8011dcc <vTaskSwitchContext>
	prvTaskExitError();
 8012a7e:	f7ff fe93 	bl	80127a8 <prvTaskExitError>
}
 8012a82:	4620      	mov	r0, r4
 8012a84:	b002      	add	sp, #8
 8012a86:	bd10      	pop	{r4, pc}
 8012a88:	e000ed00 	.word	0xe000ed00
 8012a8c:	410fc271 	.word	0x410fc271
 8012a90:	410fc270 	.word	0x410fc270
 8012a94:	e000e400 	.word	0xe000e400
 8012a98:	240015f8 	.word	0x240015f8
 8012a9c:	240015fc 	.word	0x240015fc
 8012aa0:	e000ed20 	.word	0xe000ed20
 8012aa4:	24000134 	.word	0x24000134
 8012aa8:	e000ef34 	.word	0xe000ef34

08012aac <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8012aac:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8012ab0:	2b0f      	cmp	r3, #15
 8012ab2:	d90e      	bls.n	8012ad2 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8012ab4:	4a10      	ldr	r2, [pc, #64]	; (8012af8 <vPortValidateInterruptPriority+0x4c>)
 8012ab6:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012ab8:	4a10      	ldr	r2, [pc, #64]	; (8012afc <vPortValidateInterruptPriority+0x50>)
 8012aba:	7812      	ldrb	r2, [r2, #0]
 8012abc:	429a      	cmp	r2, r3
 8012abe:	d908      	bls.n	8012ad2 <vPortValidateInterruptPriority+0x26>
 8012ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ac4:	f383 8811 	msr	BASEPRI, r3
 8012ac8:	f3bf 8f6f 	isb	sy
 8012acc:	f3bf 8f4f 	dsb	sy
 8012ad0:	e7fe      	b.n	8012ad0 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012ad2:	4b0b      	ldr	r3, [pc, #44]	; (8012b00 <vPortValidateInterruptPriority+0x54>)
 8012ad4:	4a0b      	ldr	r2, [pc, #44]	; (8012b04 <vPortValidateInterruptPriority+0x58>)
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	6812      	ldr	r2, [r2, #0]
 8012ada:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8012ade:	4293      	cmp	r3, r2
 8012ae0:	d908      	bls.n	8012af4 <vPortValidateInterruptPriority+0x48>
 8012ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ae6:	f383 8811 	msr	BASEPRI, r3
 8012aea:	f3bf 8f6f 	isb	sy
 8012aee:	f3bf 8f4f 	dsb	sy
 8012af2:	e7fe      	b.n	8012af2 <vPortValidateInterruptPriority+0x46>
	}
 8012af4:	4770      	bx	lr
 8012af6:	bf00      	nop
 8012af8:	e000e3f0 	.word	0xe000e3f0
 8012afc:	240015f8 	.word	0x240015f8
 8012b00:	e000ed0c 	.word	0xe000ed0c
 8012b04:	240015fc 	.word	0x240015fc

08012b08 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012b08:	4b0f      	ldr	r3, [pc, #60]	; (8012b48 <prvInsertBlockIntoFreeList+0x40>)
{
 8012b0a:	b510      	push	{r4, lr}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012b0c:	681a      	ldr	r2, [r3, #0]
 8012b0e:	4282      	cmp	r2, r0
 8012b10:	d318      	bcc.n	8012b44 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012b12:	685c      	ldr	r4, [r3, #4]
 8012b14:	1919      	adds	r1, r3, r4
 8012b16:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012b18:	bf01      	itttt	eq
 8012b1a:	6841      	ldreq	r1, [r0, #4]
 8012b1c:	4618      	moveq	r0, r3
 8012b1e:	1909      	addeq	r1, r1, r4
 8012b20:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8012b22:	6844      	ldr	r4, [r0, #4]
 8012b24:	1901      	adds	r1, r0, r4
 8012b26:	428a      	cmp	r2, r1
 8012b28:	d107      	bne.n	8012b3a <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8012b2a:	4908      	ldr	r1, [pc, #32]	; (8012b4c <prvInsertBlockIntoFreeList+0x44>)
 8012b2c:	6809      	ldr	r1, [r1, #0]
 8012b2e:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012b30:	bf1f      	itttt	ne
 8012b32:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012b34:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012b36:	1909      	addne	r1, r1, r4
 8012b38:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012b3a:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012b3c:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012b3e:	bf18      	it	ne
 8012b40:	6018      	strne	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012b42:	bd10      	pop	{r4, pc}
 8012b44:	4613      	mov	r3, r2
 8012b46:	e7e1      	b.n	8012b0c <prvInsertBlockIntoFreeList+0x4>
 8012b48:	24008e10 	.word	0x24008e10
 8012b4c:	24001600 	.word	0x24001600

08012b50 <pvPortMalloc>:
{
 8012b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b54:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8012b56:	f7fe ff33 	bl	80119c0 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8012b5a:	4944      	ldr	r1, [pc, #272]	; (8012c6c <pvPortMalloc+0x11c>)
 8012b5c:	4d44      	ldr	r5, [pc, #272]	; (8012c70 <pvPortMalloc+0x120>)
 8012b5e:	680b      	ldr	r3, [r1, #0]
 8012b60:	bb03      	cbnz	r3, 8012ba4 <pvPortMalloc+0x54>
	uxAddress = ( size_t ) ucHeap;
 8012b62:	4a44      	ldr	r2, [pc, #272]	; (8012c74 <pvPortMalloc+0x124>)
	xStart.xBlockSize = ( size_t ) 0;
 8012b64:	2000      	movs	r0, #0
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012b66:	0756      	lsls	r6, r2, #29
 8012b68:	f502 43f0 	add.w	r3, r2, #30720	; 0x7800
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012b6c:	4e42      	ldr	r6, [pc, #264]	; (8012c78 <pvPortMalloc+0x128>)
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8012b6e:	bf14      	ite	ne
 8012b70:	3207      	addne	r2, #7
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8012b72:	f44f 43f0 	moveq.w	r3, #30720	; 0x7800
	xStart.xBlockSize = ( size_t ) 0;
 8012b76:	6070      	str	r0, [r6, #4]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012b78:	bf1c      	itt	ne
 8012b7a:	f022 0207 	bicne.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8012b7e:	1a9b      	subne	r3, r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012b80:	6032      	str	r2, [r6, #0]
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012b82:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8012b84:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012b86:	f023 0307 	bic.w	r3, r3, #7
	pxEnd->pxNextFreeBlock = NULL;
 8012b8a:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012b8e:	1a98      	subs	r0, r3, r2
	pxEnd = ( void * ) uxAddress;
 8012b90:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012b92:	e9c2 3000 	strd	r3, r0, [r2]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012b96:	4b39      	ldr	r3, [pc, #228]	; (8012c7c <pvPortMalloc+0x12c>)
 8012b98:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012b9a:	4b39      	ldr	r3, [pc, #228]	; (8012c80 <pvPortMalloc+0x130>)
 8012b9c:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012b9e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012ba2:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012ba4:	f8d5 8000 	ldr.w	r8, [r5]
 8012ba8:	ea18 0f04 	tst.w	r8, r4
 8012bac:	d153      	bne.n	8012c56 <pvPortMalloc+0x106>
			if( xWantedSize > 0 )
 8012bae:	2c00      	cmp	r4, #0
 8012bb0:	d051      	beq.n	8012c56 <pvPortMalloc+0x106>
				xWantedSize += xHeapStructSize;
 8012bb2:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012bb4:	0760      	lsls	r0, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8012bb6:	bf1c      	itt	ne
 8012bb8:	f024 0407 	bicne.w	r4, r4, #7
 8012bbc:	3408      	addne	r4, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8012bbe:	2c00      	cmp	r4, #0
 8012bc0:	d049      	beq.n	8012c56 <pvPortMalloc+0x106>
 8012bc2:	4b2f      	ldr	r3, [pc, #188]	; (8012c80 <pvPortMalloc+0x130>)
 8012bc4:	681f      	ldr	r7, [r3, #0]
 8012bc6:	4699      	mov	r9, r3
 8012bc8:	42a7      	cmp	r7, r4
 8012bca:	d344      	bcc.n	8012c56 <pvPortMalloc+0x106>
				pxBlock = xStart.pxNextFreeBlock;
 8012bcc:	4b2a      	ldr	r3, [pc, #168]	; (8012c78 <pvPortMalloc+0x128>)
 8012bce:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012bd0:	6868      	ldr	r0, [r5, #4]
 8012bd2:	42a0      	cmp	r0, r4
 8012bd4:	d201      	bcs.n	8012bda <pvPortMalloc+0x8a>
 8012bd6:	682a      	ldr	r2, [r5, #0]
 8012bd8:	b9aa      	cbnz	r2, 8012c06 <pvPortMalloc+0xb6>
				if( pxBlock != pxEnd )
 8012bda:	680a      	ldr	r2, [r1, #0]
 8012bdc:	42aa      	cmp	r2, r5
 8012bde:	d03a      	beq.n	8012c56 <pvPortMalloc+0x106>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012be0:	682a      	ldr	r2, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012be2:	681e      	ldr	r6, [r3, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012be4:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8012be6:	1b03      	subs	r3, r0, r4
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012be8:	3608      	adds	r6, #8
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8012bea:	2b10      	cmp	r3, #16
 8012bec:	d912      	bls.n	8012c14 <pvPortMalloc+0xc4>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8012bee:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012bf0:	0742      	lsls	r2, r0, #29
 8012bf2:	d00b      	beq.n	8012c0c <pvPortMalloc+0xbc>
 8012bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012bf8:	f383 8811 	msr	BASEPRI, r3
 8012bfc:	f3bf 8f6f 	isb	sy
 8012c00:	f3bf 8f4f 	dsb	sy
 8012c04:	e7fe      	b.n	8012c04 <pvPortMalloc+0xb4>
 8012c06:	462b      	mov	r3, r5
 8012c08:	4615      	mov	r5, r2
 8012c0a:	e7e1      	b.n	8012bd0 <pvPortMalloc+0x80>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012c0c:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012c0e:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012c10:	f7ff ff7a 	bl	8012b08 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012c14:	686a      	ldr	r2, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012c16:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012c18:	4918      	ldr	r1, [pc, #96]	; (8012c7c <pvPortMalloc+0x12c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012c1a:	1abf      	subs	r7, r7, r2
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8012c1c:	ea48 0202 	orr.w	r2, r8, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012c20:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012c22:	f8c9 7000 	str.w	r7, [r9]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012c26:	4287      	cmp	r7, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8012c28:	606a      	str	r2, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012c2a:	602b      	str	r3, [r5, #0]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8012c2c:	bf38      	it	cc
 8012c2e:	600f      	strcc	r7, [r1, #0]
		traceMALLOC( pvReturn, xWantedSize );
 8012c30:	b18e      	cbz	r6, 8012c56 <pvPortMalloc+0x106>
 8012c32:	4622      	mov	r2, r4
 8012c34:	4631      	mov	r1, r6
 8012c36:	2094      	movs	r0, #148	; 0x94
 8012c38:	f7f2 fc2c 	bl	8005494 <vTraceStoreMemMangEvent>
	( void ) xTaskResumeAll();
 8012c3c:	f7fe ff8a 	bl	8011b54 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8012c40:	0773      	lsls	r3, r6, #29
 8012c42:	d00f      	beq.n	8012c64 <pvPortMalloc+0x114>
 8012c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c48:	f383 8811 	msr	BASEPRI, r3
 8012c4c:	f3bf 8f6f 	isb	sy
 8012c50:	f3bf 8f4f 	dsb	sy
 8012c54:	e7fe      	b.n	8012c54 <pvPortMalloc+0x104>
		traceMALLOC( pvReturn, xWantedSize );
 8012c56:	4622      	mov	r2, r4
 8012c58:	2100      	movs	r1, #0
 8012c5a:	20e8      	movs	r0, #232	; 0xe8
 8012c5c:	2600      	movs	r6, #0
 8012c5e:	f7f2 fc19 	bl	8005494 <vTraceStoreMemMangEvent>
 8012c62:	e7eb      	b.n	8012c3c <pvPortMalloc+0xec>
}
 8012c64:	4630      	mov	r0, r6
 8012c66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012c6a:	bf00      	nop
 8012c6c:	24001600 	.word	0x24001600
 8012c70:	24008e04 	.word	0x24008e04
 8012c74:	24001604 	.word	0x24001604
 8012c78:	24008e10 	.word	0x24008e10
 8012c7c:	24008e0c 	.word	0x24008e0c
 8012c80:	24008e08 	.word	0x24008e08

08012c84 <vPortFree>:
{
 8012c84:	b510      	push	{r4, lr}
	if( pv != NULL )
 8012c86:	4604      	mov	r4, r0
 8012c88:	b398      	cbz	r0, 8012cf2 <vPortFree+0x6e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012c8a:	4a1a      	ldr	r2, [pc, #104]	; (8012cf4 <vPortFree+0x70>)
 8012c8c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8012c90:	6812      	ldr	r2, [r2, #0]
 8012c92:	4213      	tst	r3, r2
 8012c94:	d108      	bne.n	8012ca8 <vPortFree+0x24>
 8012c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c9a:	f383 8811 	msr	BASEPRI, r3
 8012c9e:	f3bf 8f6f 	isb	sy
 8012ca2:	f3bf 8f4f 	dsb	sy
 8012ca6:	e7fe      	b.n	8012ca6 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012ca8:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8012cac:	b141      	cbz	r1, 8012cc0 <vPortFree+0x3c>
 8012cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012cb2:	f383 8811 	msr	BASEPRI, r3
 8012cb6:	f3bf 8f6f 	isb	sy
 8012cba:	f3bf 8f4f 	dsb	sy
 8012cbe:	e7fe      	b.n	8012cbe <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012cc0:	ea23 0302 	bic.w	r3, r3, r2
 8012cc4:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8012cc8:	f7fe fe7a 	bl	80119c0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012ccc:	490a      	ldr	r1, [pc, #40]	; (8012cf8 <vPortFree+0x74>)
 8012cce:	f854 2c04 	ldr.w	r2, [r4, #-4]
					traceFREE( pv, pxLink->xBlockSize );
 8012cd2:	2096      	movs	r0, #150	; 0x96
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012cd4:	680b      	ldr	r3, [r1, #0]
 8012cd6:	4413      	add	r3, r2
					traceFREE( pv, pxLink->xBlockSize );
 8012cd8:	4252      	negs	r2, r2
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012cda:	600b      	str	r3, [r1, #0]
					traceFREE( pv, pxLink->xBlockSize );
 8012cdc:	4621      	mov	r1, r4
 8012cde:	f7f2 fbd9 	bl	8005494 <vTraceStoreMemMangEvent>
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8012ce2:	f1a4 0008 	sub.w	r0, r4, #8
 8012ce6:	f7ff ff0f 	bl	8012b08 <prvInsertBlockIntoFreeList>
}
 8012cea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8012cee:	f7fe bf31 	b.w	8011b54 <xTaskResumeAll>
}
 8012cf2:	bd10      	pop	{r4, pc}
 8012cf4:	24008e04 	.word	0x24008e04
 8012cf8:	24008e08 	.word	0x24008e08

08012cfc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8012cfc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8012cfe:	2200      	movs	r2, #0
 8012d00:	490f      	ldr	r1, [pc, #60]	; (8012d40 <MX_USB_DEVICE_Init+0x44>)
 8012d02:	4810      	ldr	r0, [pc, #64]	; (8012d44 <MX_USB_DEVICE_Init+0x48>)
 8012d04:	f7fa fed6 	bl	800dab4 <USBD_Init>
 8012d08:	b108      	cbz	r0, 8012d0e <MX_USB_DEVICE_Init+0x12>
  {
    Error_Handler();
 8012d0a:	f7ef fed5 	bl	8002ab8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8012d0e:	490e      	ldr	r1, [pc, #56]	; (8012d48 <MX_USB_DEVICE_Init+0x4c>)
 8012d10:	480c      	ldr	r0, [pc, #48]	; (8012d44 <MX_USB_DEVICE_Init+0x48>)
 8012d12:	f7fa fee7 	bl	800dae4 <USBD_RegisterClass>
 8012d16:	b108      	cbz	r0, 8012d1c <MX_USB_DEVICE_Init+0x20>
  {
    Error_Handler();
 8012d18:	f7ef fece 	bl	8002ab8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8012d1c:	490b      	ldr	r1, [pc, #44]	; (8012d4c <MX_USB_DEVICE_Init+0x50>)
 8012d1e:	4809      	ldr	r0, [pc, #36]	; (8012d44 <MX_USB_DEVICE_Init+0x48>)
 8012d20:	f7fa fea0 	bl	800da64 <USBD_CDC_RegisterInterface>
 8012d24:	b108      	cbz	r0, 8012d2a <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 8012d26:	f7ef fec7 	bl	8002ab8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8012d2a:	4806      	ldr	r0, [pc, #24]	; (8012d44 <MX_USB_DEVICE_Init+0x48>)
 8012d2c:	f7fa feed 	bl	800db0a <USBD_Start>
 8012d30:	b108      	cbz	r0, 8012d36 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 8012d32:	f7ef fec1 	bl	8002ab8 <Error_Handler>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8012d36:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 8012d3a:	f7f5 bc57 	b.w	80085ec <HAL_PWREx_EnableUSBVoltageDetector>
 8012d3e:	bf00      	nop
 8012d40:	2400014c 	.word	0x2400014c
 8012d44:	24020d70 	.word	0x24020d70
 8012d48:	24000024 	.word	0x24000024
 8012d4c:	24000138 	.word	0x24000138

08012d50 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8012d50:	2000      	movs	r0, #0
 8012d52:	4770      	bx	lr

08012d54 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8012d54:	2000      	movs	r0, #0
 8012d56:	4770      	bx	lr

08012d58 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8012d58:	2000      	movs	r0, #0
 8012d5a:	4770      	bx	lr

08012d5c <CDC_Receive_FS>:
{
 8012d5c:	b510      	push	{r4, lr}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8012d5e:	4c05      	ldr	r4, [pc, #20]	; (8012d74 <CDC_Receive_FS+0x18>)
 8012d60:	4601      	mov	r1, r0
 8012d62:	4620      	mov	r0, r4
 8012d64:	f7fa fe8d 	bl	800da82 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8012d68:	4620      	mov	r0, r4
 8012d6a:	f7fa fe90 	bl	800da8e <USBD_CDC_ReceivePacket>
}
 8012d6e:	2000      	movs	r0, #0
 8012d70:	bd10      	pop	{r4, pc}
 8012d72:	bf00      	nop
 8012d74:	24020d70 	.word	0x24020d70

08012d78 <CDC_Init_FS>:
{
 8012d78:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8012d7a:	4c06      	ldr	r4, [pc, #24]	; (8012d94 <CDC_Init_FS+0x1c>)
 8012d7c:	2200      	movs	r2, #0
 8012d7e:	4906      	ldr	r1, [pc, #24]	; (8012d98 <CDC_Init_FS+0x20>)
 8012d80:	4620      	mov	r0, r4
 8012d82:	f7fa fe76 	bl	800da72 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8012d86:	4905      	ldr	r1, [pc, #20]	; (8012d9c <CDC_Init_FS+0x24>)
 8012d88:	4620      	mov	r0, r4
 8012d8a:	f7fa fe7a 	bl	800da82 <USBD_CDC_SetRxBuffer>
}
 8012d8e:	2000      	movs	r0, #0
 8012d90:	bd10      	pop	{r4, pc}
 8012d92:	bf00      	nop
 8012d94:	24020d70 	.word	0x24020d70
 8012d98:	24021840 	.word	0x24021840
 8012d9c:	24021040 	.word	0x24021040

08012da0 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012da0:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8012da2:	4801      	ldr	r0, [pc, #4]	; (8012da8 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8012da4:	800b      	strh	r3, [r1, #0]
}
 8012da6:	4770      	bx	lr
 8012da8:	24000168 	.word	0x24000168

08012dac <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012dac:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8012dae:	4801      	ldr	r0, [pc, #4]	; (8012db4 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8012db0:	800b      	strh	r3, [r1, #0]
}
 8012db2:	4770      	bx	lr
 8012db4:	2400017c 	.word	0x2400017c

08012db8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012db8:	2300      	movs	r3, #0
 8012dba:	b570      	push	{r4, r5, r6, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8012dbc:	461e      	mov	r6, r3
    if (((value >> 28)) < 0xA)
 8012dbe:	0f05      	lsrs	r5, r0, #28
    value = value << 4;
 8012dc0:	0100      	lsls	r0, r0, #4
 8012dc2:	b2ec      	uxtb	r4, r5
    if (((value >> 28)) < 0xA)
 8012dc4:	2d09      	cmp	r5, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 8012dc6:	bf94      	ite	ls
 8012dc8:	3430      	addls	r4, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012dca:	3437      	addhi	r4, #55	; 0x37
 8012dcc:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[2 * idx + 1] = 0;
 8012dd0:	eb01 0443 	add.w	r4, r1, r3, lsl #1
 8012dd4:	3301      	adds	r3, #1
 8012dd6:	7066      	strb	r6, [r4, #1]
  for (idx = 0; idx < len; idx++)
 8012dd8:	b2dc      	uxtb	r4, r3
 8012dda:	42a2      	cmp	r2, r4
 8012ddc:	d8ef      	bhi.n	8012dbe <IntToUnicode+0x6>
  }
}
 8012dde:	bd70      	pop	{r4, r5, r6, pc}

08012de0 <USBD_FS_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 8012de0:	231a      	movs	r3, #26
{
 8012de2:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8012de4:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012de6:	4b09      	ldr	r3, [pc, #36]	; (8012e0c <USBD_FS_SerialStrDescriptor+0x2c>)
 8012de8:	6818      	ldr	r0, [r3, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012dea:	3308      	adds	r3, #8
  deviceserial0 += deviceserial2;
 8012dec:	681b      	ldr	r3, [r3, #0]
  if (deviceserial0 != 0)
 8012dee:	18c0      	adds	r0, r0, r3
 8012df0:	d00a      	beq.n	8012e08 <USBD_FS_SerialStrDescriptor+0x28>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012df2:	4b07      	ldr	r3, [pc, #28]	; (8012e10 <USBD_FS_SerialStrDescriptor+0x30>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012df4:	2208      	movs	r2, #8
 8012df6:	4907      	ldr	r1, [pc, #28]	; (8012e14 <USBD_FS_SerialStrDescriptor+0x34>)
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012df8:	681c      	ldr	r4, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012dfa:	f7ff ffdd 	bl	8012db8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012dfe:	2204      	movs	r2, #4
 8012e00:	4905      	ldr	r1, [pc, #20]	; (8012e18 <USBD_FS_SerialStrDescriptor+0x38>)
 8012e02:	4620      	mov	r0, r4
 8012e04:	f7ff ffd8 	bl	8012db8 <IntToUnicode>
}
 8012e08:	4804      	ldr	r0, [pc, #16]	; (8012e1c <USBD_FS_SerialStrDescriptor+0x3c>)
 8012e0a:	bd10      	pop	{r4, pc}
 8012e0c:	1ff1e800 	.word	0x1ff1e800
 8012e10:	1ff1e804 	.word	0x1ff1e804
 8012e14:	24000182 	.word	0x24000182
 8012e18:	24000192 	.word	0x24000192
 8012e1c:	24000180 	.word	0x24000180

08012e20 <USBD_FS_ManufacturerStrDescriptor>:
{
 8012e20:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012e22:	4c04      	ldr	r4, [pc, #16]	; (8012e34 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8012e24:	460a      	mov	r2, r1
 8012e26:	4804      	ldr	r0, [pc, #16]	; (8012e38 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8012e28:	4621      	mov	r1, r4
 8012e2a:	f7fb f9b1 	bl	800e190 <USBD_GetString>
}
 8012e2e:	4620      	mov	r0, r4
 8012e30:	bd10      	pop	{r4, pc}
 8012e32:	bf00      	nop
 8012e34:	24022040 	.word	0x24022040
 8012e38:	080167ce 	.word	0x080167ce

08012e3c <USBD_FS_ProductStrDescriptor>:
{
 8012e3c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012e3e:	4c04      	ldr	r4, [pc, #16]	; (8012e50 <USBD_FS_ProductStrDescriptor+0x14>)
 8012e40:	460a      	mov	r2, r1
 8012e42:	4804      	ldr	r0, [pc, #16]	; (8012e54 <USBD_FS_ProductStrDescriptor+0x18>)
 8012e44:	4621      	mov	r1, r4
 8012e46:	f7fb f9a3 	bl	800e190 <USBD_GetString>
}
 8012e4a:	4620      	mov	r0, r4
 8012e4c:	bd10      	pop	{r4, pc}
 8012e4e:	bf00      	nop
 8012e50:	24022040 	.word	0x24022040
 8012e54:	080167d3 	.word	0x080167d3

08012e58 <USBD_FS_ConfigStrDescriptor>:
{
 8012e58:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012e5a:	4c04      	ldr	r4, [pc, #16]	; (8012e6c <USBD_FS_ConfigStrDescriptor+0x14>)
 8012e5c:	460a      	mov	r2, r1
 8012e5e:	4804      	ldr	r0, [pc, #16]	; (8012e70 <USBD_FS_ConfigStrDescriptor+0x18>)
 8012e60:	4621      	mov	r1, r4
 8012e62:	f7fb f995 	bl	800e190 <USBD_GetString>
}
 8012e66:	4620      	mov	r0, r4
 8012e68:	bd10      	pop	{r4, pc}
 8012e6a:	bf00      	nop
 8012e6c:	24022040 	.word	0x24022040
 8012e70:	080167b5 	.word	0x080167b5

08012e74 <USBD_FS_InterfaceStrDescriptor>:
{
 8012e74:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012e76:	4c04      	ldr	r4, [pc, #16]	; (8012e88 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8012e78:	460a      	mov	r2, r1
 8012e7a:	4804      	ldr	r0, [pc, #16]	; (8012e8c <USBD_FS_InterfaceStrDescriptor+0x18>)
 8012e7c:	4621      	mov	r1, r4
 8012e7e:	f7fb f987 	bl	800e190 <USBD_GetString>
}
 8012e82:	4620      	mov	r0, r4
 8012e84:	bd10      	pop	{r4, pc}
 8012e86:	bf00      	nop
 8012e88:	24022040 	.word	0x24022040
 8012e8c:	080167c0 	.word	0x080167c0

08012e90 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8012e90:	b510      	push	{r4, lr}
 8012e92:	b088      	sub	sp, #32
 8012e94:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012e96:	2214      	movs	r2, #20
 8012e98:	2100      	movs	r1, #0
 8012e9a:	a803      	add	r0, sp, #12
 8012e9c:	f000 f991 	bl	80131c2 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8012ea0:	6822      	ldr	r2, [r4, #0]
 8012ea2:	4b18      	ldr	r3, [pc, #96]	; (8012f04 <HAL_PCD_MspInit+0x74>)
 8012ea4:	429a      	cmp	r2, r3
 8012ea6:	d12b      	bne.n	8012f00 <HAL_PCD_MspInit+0x70>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012ea8:	4c17      	ldr	r4, [pc, #92]	; (8012f08 <HAL_PCD_MspInit+0x78>)
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012eaa:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012eae:	a903      	add	r1, sp, #12
 8012eb0:	4816      	ldr	r0, [pc, #88]	; (8012f0c <HAL_PCD_MspInit+0x7c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012eb2:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8012eb6:	f043 0301 	orr.w	r3, r3, #1
 8012eba:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8012ebe:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8012ec2:	f003 0301 	and.w	r3, r3, #1
 8012ec6:	9301      	str	r3, [sp, #4]
 8012ec8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012eca:	2302      	movs	r3, #2
 8012ecc:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8012ed0:	230a      	movs	r3, #10
 8012ed2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012ed4:	f7f4 fd78 	bl	80079c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8012ed8:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8012edc:	2065      	movs	r0, #101	; 0x65
 8012ede:	2200      	movs	r2, #0
 8012ee0:	2105      	movs	r1, #5
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8012ee2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8012ee6:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8012eea:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8012eee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8012ef2:	9302      	str	r3, [sp, #8]
 8012ef4:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8012ef6:	f7f3 fba5 	bl	8006644 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8012efa:	2065      	movs	r0, #101	; 0x65
 8012efc:	f7f3 fbd4 	bl	80066a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8012f00:	b008      	add	sp, #32
 8012f02:	bd10      	pop	{r4, pc}
 8012f04:	40080000 	.word	0x40080000
 8012f08:	58024400 	.word	0x58024400
 8012f0c:	58020000 	.word	0x58020000

08012f10 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8012f10:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 8012f14:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8012f18:	f7fa be08 	b.w	800db2c <USBD_LL_SetupStage>

08012f1c <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012f1c:	231c      	movs	r3, #28
 8012f1e:	fb03 0301 	mla	r3, r3, r1, r0
 8012f22:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8012f26:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8012f2a:	f7fa be2f 	b.w	800db8c <USBD_LL_DataOutStage>

08012f2e <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8012f2e:	231c      	movs	r3, #28
 8012f30:	fb03 0301 	mla	r3, r3, r1, r0
 8012f34:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8012f38:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8012f3a:	f7fa be5a 	b.w	800dbf2 <USBD_LL_DataInStage>

08012f3e <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8012f3e:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8012f42:	f7fa bee1 	b.w	800dd08 <USBD_LL_SOF>

08012f46 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8012f46:	68c1      	ldr	r1, [r0, #12]
{
 8012f48:	b510      	push	{r4, lr}
 8012f4a:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8012f4c:	b121      	cbz	r1, 8012f58 <HAL_PCD_ResetCallback+0x12>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8012f4e:	2902      	cmp	r1, #2
 8012f50:	d001      	beq.n	8012f56 <HAL_PCD_ResetCallback+0x10>
  {
    speed = USBD_SPEED_FULL;
  }
  else
  {
    Error_Handler();
 8012f52:	f7ef fdb1 	bl	8002ab8 <Error_Handler>
    speed = USBD_SPEED_FULL;
 8012f56:	2101      	movs	r1, #1
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8012f58:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 8012f5c:	f7fa febe 	bl	800dcdc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8012f60:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
}
 8012f64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8012f68:	f7fa be90 	b.w	800dc8c <USBD_LL_Reset>

08012f6c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f6c:	b510      	push	{r4, lr}
 8012f6e:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012f70:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8012f74:	f7fa feb5 	bl	800dce2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012f78:	6822      	ldr	r2, [r4, #0]
 8012f7a:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8012f7e:	f043 0301 	orr.w	r3, r3, #1
 8012f82:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012f86:	6a23      	ldr	r3, [r4, #32]
 8012f88:	b123      	cbz	r3, 8012f94 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012f8a:	4a03      	ldr	r2, [pc, #12]	; (8012f98 <HAL_PCD_SuspendCallback+0x2c>)
 8012f8c:	6913      	ldr	r3, [r2, #16]
 8012f8e:	f043 0306 	orr.w	r3, r3, #6
 8012f92:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012f94:	bd10      	pop	{r4, pc}
 8012f96:	bf00      	nop
 8012f98:	e000ed00 	.word	0xe000ed00

08012f9c <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012f9c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8012fa0:	f7fa bea8 	b.w	800dcf4 <USBD_LL_Resume>

08012fa4 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012fa4:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8012fa8:	f7fa bebc 	b.w	800dd24 <USBD_LL_IsoOUTIncomplete>

08012fac <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012fac:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8012fb0:	f7fa beb6 	b.w	800dd20 <USBD_LL_IsoINIncomplete>

08012fb4 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8012fb4:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8012fb8:	f7fa beb6 	b.w	800dd28 <USBD_LL_DevConnected>

08012fbc <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8012fbc:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8012fc0:	f7fa beb4 	b.w	800dd2c <USBD_LL_DevDisconnected>

08012fc4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8012fc4:	b508      	push	{r3, lr}
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8012fc6:	7802      	ldrb	r2, [r0, #0]
 8012fc8:	bb32      	cbnz	r2, 8013018 <USBD_LL_Init+0x54>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8012fca:	4b14      	ldr	r3, [pc, #80]	; (801301c <USBD_LL_Init+0x58>)
  pdev->pData = &hpcd_USB_OTG_FS;

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8012fcc:	2109      	movs	r1, #9
  hpcd_USB_OTG_FS.pData = pdev;
 8012fce:	f8c3 0404 	str.w	r0, [r3, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8012fd2:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8012fd6:	4812      	ldr	r0, [pc, #72]	; (8013020 <USBD_LL_Init+0x5c>)
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8012fd8:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8012fda:	e9c3 0100 	strd	r0, r1, [r3]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8012fde:	2102      	movs	r1, #2
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8012fe0:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8012fe2:	e9c3 1203 	strd	r1, r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8012fe6:	e9c3 1206 	strd	r1, r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8012fea:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8012fee:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8012ff2:	f7f4 fde5 	bl	8007bc0 <HAL_PCD_Init>
 8012ff6:	b108      	cbz	r0, 8012ffc <USBD_LL_Init+0x38>
  {
    Error_Handler( );
 8012ff8:	f7ef fd5e 	bl	8002ab8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8012ffc:	2180      	movs	r1, #128	; 0x80
 8012ffe:	4807      	ldr	r0, [pc, #28]	; (801301c <USBD_LL_Init+0x58>)
 8013000:	f7f5 fab7 	bl	8008572 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8013004:	2240      	movs	r2, #64	; 0x40
 8013006:	2100      	movs	r1, #0
 8013008:	4804      	ldr	r0, [pc, #16]	; (801301c <USBD_LL_Init+0x58>)
 801300a:	f7f5 fa92 	bl	8008532 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801300e:	2280      	movs	r2, #128	; 0x80
 8013010:	2101      	movs	r1, #1
 8013012:	4802      	ldr	r0, [pc, #8]	; (801301c <USBD_LL_Init+0x58>)
 8013014:	f7f5 fa8d 	bl	8008532 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 8013018:	2000      	movs	r0, #0
 801301a:	bd08      	pop	{r3, pc}
 801301c:	24022240 	.word	0x24022240
 8013020:	40080000 	.word	0x40080000

08013024 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8013024:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 8013026:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801302a:	f7f4 fe54 	bl	8007cd6 <HAL_PCD_Start>
 801302e:	2803      	cmp	r0, #3
 8013030:	bf96      	itet	ls
 8013032:	4b02      	ldrls	r3, [pc, #8]	; (801303c <USBD_LL_Start+0x18>)
 8013034:	2003      	movhi	r0, #3
 8013036:	5c18      	ldrbls	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 8013038:	bd08      	pop	{r3, pc}
 801303a:	bf00      	nop
 801303c:	080167e7 	.word	0x080167e7

08013040 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8013040:	b510      	push	{r4, lr}
 8013042:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8013044:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8013048:	4613      	mov	r3, r2
 801304a:	4622      	mov	r2, r4
 801304c:	f7f5 f94e 	bl	80082ec <HAL_PCD_EP_Open>
 8013050:	2803      	cmp	r0, #3
 8013052:	bf96      	itet	ls
 8013054:	4b01      	ldrls	r3, [pc, #4]	; (801305c <USBD_LL_OpenEP+0x1c>)
 8013056:	2003      	movhi	r0, #3
 8013058:	5c18      	ldrbls	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801305a:	bd10      	pop	{r4, pc}
 801305c:	080167e7 	.word	0x080167e7

08013060 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013060:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8013062:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8013066:	f7f5 f979 	bl	800835c <HAL_PCD_EP_Close>
 801306a:	2803      	cmp	r0, #3
 801306c:	bf96      	itet	ls
 801306e:	4b02      	ldrls	r3, [pc, #8]	; (8013078 <USBD_LL_CloseEP+0x18>)
 8013070:	2003      	movhi	r0, #3
 8013072:	5c18      	ldrbls	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 8013074:	bd08      	pop	{r3, pc}
 8013076:	bf00      	nop
 8013078:	080167e7 	.word	0x080167e7

0801307c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801307c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801307e:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8013082:	f7f5 f9e6 	bl	8008452 <HAL_PCD_EP_SetStall>
 8013086:	2803      	cmp	r0, #3
 8013088:	bf96      	itet	ls
 801308a:	4b02      	ldrls	r3, [pc, #8]	; (8013094 <USBD_LL_StallEP+0x18>)
 801308c:	2003      	movhi	r0, #3
 801308e:	5c18      	ldrbls	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 8013090:	bd08      	pop	{r3, pc}
 8013092:	bf00      	nop
 8013094:	080167e7 	.word	0x080167e7

08013098 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013098:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801309a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801309e:	f7f5 fa12 	bl	80084c6 <HAL_PCD_EP_ClrStall>
 80130a2:	2803      	cmp	r0, #3
 80130a4:	bf96      	itet	ls
 80130a6:	4b02      	ldrls	r3, [pc, #8]	; (80130b0 <USBD_LL_ClearStallEP+0x18>)
 80130a8:	2003      	movhi	r0, #3
 80130aa:	5c18      	ldrbls	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 80130ac:	bd08      	pop	{r3, pc}
 80130ae:	bf00      	nop
 80130b0:	080167e7 	.word	0x080167e7

080130b4 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;

  if((ep_addr & 0x80) == 0x80)
 80130b4:	f011 0f80 	tst.w	r1, #128	; 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80130b8:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
 80130bc:	f04f 021c 	mov.w	r2, #28
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80130c0:	bf17      	itett	ne
 80130c2:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80130c6:	fb02 3101 	mlaeq	r1, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80130ca:	fb02 3101 	mlane	r1, r2, r1, r3
 80130ce:	f891 003e 	ldrbne.w	r0, [r1, #62]	; 0x3e
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80130d2:	bf08      	it	eq
 80130d4:	f891 01fe 	ldrbeq.w	r0, [r1, #510]	; 0x1fe
  }
}
 80130d8:	4770      	bx	lr
	...

080130dc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80130dc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80130de:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 80130e2:	f7f5 f8ef 	bl	80082c4 <HAL_PCD_SetAddress>
 80130e6:	2803      	cmp	r0, #3
 80130e8:	bf96      	itet	ls
 80130ea:	4b02      	ldrls	r3, [pc, #8]	; (80130f4 <USBD_LL_SetUSBAddress+0x18>)
 80130ec:	2003      	movhi	r0, #3
 80130ee:	5c18      	ldrbls	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 80130f0:	bd08      	pop	{r3, pc}
 80130f2:	bf00      	nop
 80130f4:	080167e7 	.word	0x080167e7

080130f8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80130f8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80130fa:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 80130fe:	f7f5 f988 	bl	8008412 <HAL_PCD_EP_Transmit>
 8013102:	2803      	cmp	r0, #3
 8013104:	bf96      	itet	ls
 8013106:	4b02      	ldrls	r3, [pc, #8]	; (8013110 <USBD_LL_Transmit+0x18>)
 8013108:	2003      	movhi	r0, #3
 801310a:	5c18      	ldrbls	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801310c:	bd08      	pop	{r3, pc}
 801310e:	bf00      	nop
 8013110:	080167e7 	.word	0x080167e7

08013114 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013114:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8013116:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801311a:	f7f5 f94e 	bl	80083ba <HAL_PCD_EP_Receive>
 801311e:	2803      	cmp	r0, #3
 8013120:	bf96      	itet	ls
 8013122:	4b02      	ldrls	r3, [pc, #8]	; (801312c <USBD_LL_PrepareReceive+0x18>)
 8013124:	2003      	movhi	r0, #3
 8013126:	5c18      	ldrbls	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 8013128:	bd08      	pop	{r3, pc}
 801312a:	bf00      	nop
 801312c:	080167e7 	.word	0x080167e7

08013130 <USBD_LL_GetRxDataSize>:
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8013130:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8013134:	f7f5 b965 	b.w	8008402 <HAL_PCD_EP_GetRxCount>

08013138 <__errno>:
 8013138:	4b01      	ldr	r3, [pc, #4]	; (8013140 <__errno+0x8>)
 801313a:	6818      	ldr	r0, [r3, #0]
 801313c:	4770      	bx	lr
 801313e:	bf00      	nop
 8013140:	2400019c 	.word	0x2400019c

08013144 <__libc_init_array>:
 8013144:	b570      	push	{r4, r5, r6, lr}
 8013146:	4e0d      	ldr	r6, [pc, #52]	; (801317c <__libc_init_array+0x38>)
 8013148:	4c0d      	ldr	r4, [pc, #52]	; (8013180 <__libc_init_array+0x3c>)
 801314a:	1ba4      	subs	r4, r4, r6
 801314c:	10a4      	asrs	r4, r4, #2
 801314e:	2500      	movs	r5, #0
 8013150:	42a5      	cmp	r5, r4
 8013152:	d109      	bne.n	8013168 <__libc_init_array+0x24>
 8013154:	4e0b      	ldr	r6, [pc, #44]	; (8013184 <__libc_init_array+0x40>)
 8013156:	4c0c      	ldr	r4, [pc, #48]	; (8013188 <__libc_init_array+0x44>)
 8013158:	f001 fc98 	bl	8014a8c <_init>
 801315c:	1ba4      	subs	r4, r4, r6
 801315e:	10a4      	asrs	r4, r4, #2
 8013160:	2500      	movs	r5, #0
 8013162:	42a5      	cmp	r5, r4
 8013164:	d105      	bne.n	8013172 <__libc_init_array+0x2e>
 8013166:	bd70      	pop	{r4, r5, r6, pc}
 8013168:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801316c:	4798      	blx	r3
 801316e:	3501      	adds	r5, #1
 8013170:	e7ee      	b.n	8013150 <__libc_init_array+0xc>
 8013172:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013176:	4798      	blx	r3
 8013178:	3501      	adds	r5, #1
 801317a:	e7f2      	b.n	8013162 <__libc_init_array+0x1e>
 801317c:	08016b48 	.word	0x08016b48
 8013180:	08016b48 	.word	0x08016b48
 8013184:	08016b48 	.word	0x08016b48
 8013188:	08016b4c 	.word	0x08016b4c

0801318c <malloc>:
 801318c:	4b02      	ldr	r3, [pc, #8]	; (8013198 <malloc+0xc>)
 801318e:	4601      	mov	r1, r0
 8013190:	6818      	ldr	r0, [r3, #0]
 8013192:	f000 b86d 	b.w	8013270 <_malloc_r>
 8013196:	bf00      	nop
 8013198:	2400019c 	.word	0x2400019c

0801319c <free>:
 801319c:	4b02      	ldr	r3, [pc, #8]	; (80131a8 <free+0xc>)
 801319e:	4601      	mov	r1, r0
 80131a0:	6818      	ldr	r0, [r3, #0]
 80131a2:	f000 b817 	b.w	80131d4 <_free_r>
 80131a6:	bf00      	nop
 80131a8:	2400019c 	.word	0x2400019c

080131ac <memcpy>:
 80131ac:	b510      	push	{r4, lr}
 80131ae:	1e43      	subs	r3, r0, #1
 80131b0:	440a      	add	r2, r1
 80131b2:	4291      	cmp	r1, r2
 80131b4:	d100      	bne.n	80131b8 <memcpy+0xc>
 80131b6:	bd10      	pop	{r4, pc}
 80131b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80131bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80131c0:	e7f7      	b.n	80131b2 <memcpy+0x6>

080131c2 <memset>:
 80131c2:	4402      	add	r2, r0
 80131c4:	4603      	mov	r3, r0
 80131c6:	4293      	cmp	r3, r2
 80131c8:	d100      	bne.n	80131cc <memset+0xa>
 80131ca:	4770      	bx	lr
 80131cc:	f803 1b01 	strb.w	r1, [r3], #1
 80131d0:	e7f9      	b.n	80131c6 <memset+0x4>
	...

080131d4 <_free_r>:
 80131d4:	b538      	push	{r3, r4, r5, lr}
 80131d6:	4605      	mov	r5, r0
 80131d8:	2900      	cmp	r1, #0
 80131da:	d045      	beq.n	8013268 <_free_r+0x94>
 80131dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80131e0:	1f0c      	subs	r4, r1, #4
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	bfb8      	it	lt
 80131e6:	18e4      	addlt	r4, r4, r3
 80131e8:	f000 f8fa 	bl	80133e0 <__malloc_lock>
 80131ec:	4a1f      	ldr	r2, [pc, #124]	; (801326c <_free_r+0x98>)
 80131ee:	6813      	ldr	r3, [r2, #0]
 80131f0:	4610      	mov	r0, r2
 80131f2:	b933      	cbnz	r3, 8013202 <_free_r+0x2e>
 80131f4:	6063      	str	r3, [r4, #4]
 80131f6:	6014      	str	r4, [r2, #0]
 80131f8:	4628      	mov	r0, r5
 80131fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80131fe:	f000 b8f0 	b.w	80133e2 <__malloc_unlock>
 8013202:	42a3      	cmp	r3, r4
 8013204:	d90c      	bls.n	8013220 <_free_r+0x4c>
 8013206:	6821      	ldr	r1, [r4, #0]
 8013208:	1862      	adds	r2, r4, r1
 801320a:	4293      	cmp	r3, r2
 801320c:	bf04      	itt	eq
 801320e:	681a      	ldreq	r2, [r3, #0]
 8013210:	685b      	ldreq	r3, [r3, #4]
 8013212:	6063      	str	r3, [r4, #4]
 8013214:	bf04      	itt	eq
 8013216:	1852      	addeq	r2, r2, r1
 8013218:	6022      	streq	r2, [r4, #0]
 801321a:	6004      	str	r4, [r0, #0]
 801321c:	e7ec      	b.n	80131f8 <_free_r+0x24>
 801321e:	4613      	mov	r3, r2
 8013220:	685a      	ldr	r2, [r3, #4]
 8013222:	b10a      	cbz	r2, 8013228 <_free_r+0x54>
 8013224:	42a2      	cmp	r2, r4
 8013226:	d9fa      	bls.n	801321e <_free_r+0x4a>
 8013228:	6819      	ldr	r1, [r3, #0]
 801322a:	1858      	adds	r0, r3, r1
 801322c:	42a0      	cmp	r0, r4
 801322e:	d10b      	bne.n	8013248 <_free_r+0x74>
 8013230:	6820      	ldr	r0, [r4, #0]
 8013232:	4401      	add	r1, r0
 8013234:	1858      	adds	r0, r3, r1
 8013236:	4282      	cmp	r2, r0
 8013238:	6019      	str	r1, [r3, #0]
 801323a:	d1dd      	bne.n	80131f8 <_free_r+0x24>
 801323c:	6810      	ldr	r0, [r2, #0]
 801323e:	6852      	ldr	r2, [r2, #4]
 8013240:	605a      	str	r2, [r3, #4]
 8013242:	4401      	add	r1, r0
 8013244:	6019      	str	r1, [r3, #0]
 8013246:	e7d7      	b.n	80131f8 <_free_r+0x24>
 8013248:	d902      	bls.n	8013250 <_free_r+0x7c>
 801324a:	230c      	movs	r3, #12
 801324c:	602b      	str	r3, [r5, #0]
 801324e:	e7d3      	b.n	80131f8 <_free_r+0x24>
 8013250:	6820      	ldr	r0, [r4, #0]
 8013252:	1821      	adds	r1, r4, r0
 8013254:	428a      	cmp	r2, r1
 8013256:	bf04      	itt	eq
 8013258:	6811      	ldreq	r1, [r2, #0]
 801325a:	6852      	ldreq	r2, [r2, #4]
 801325c:	6062      	str	r2, [r4, #4]
 801325e:	bf04      	itt	eq
 8013260:	1809      	addeq	r1, r1, r0
 8013262:	6021      	streq	r1, [r4, #0]
 8013264:	605c      	str	r4, [r3, #4]
 8013266:	e7c7      	b.n	80131f8 <_free_r+0x24>
 8013268:	bd38      	pop	{r3, r4, r5, pc}
 801326a:	bf00      	nop
 801326c:	24008e18 	.word	0x24008e18

08013270 <_malloc_r>:
 8013270:	b570      	push	{r4, r5, r6, lr}
 8013272:	1ccd      	adds	r5, r1, #3
 8013274:	f025 0503 	bic.w	r5, r5, #3
 8013278:	3508      	adds	r5, #8
 801327a:	2d0c      	cmp	r5, #12
 801327c:	bf38      	it	cc
 801327e:	250c      	movcc	r5, #12
 8013280:	2d00      	cmp	r5, #0
 8013282:	4606      	mov	r6, r0
 8013284:	db01      	blt.n	801328a <_malloc_r+0x1a>
 8013286:	42a9      	cmp	r1, r5
 8013288:	d903      	bls.n	8013292 <_malloc_r+0x22>
 801328a:	230c      	movs	r3, #12
 801328c:	6033      	str	r3, [r6, #0]
 801328e:	2000      	movs	r0, #0
 8013290:	bd70      	pop	{r4, r5, r6, pc}
 8013292:	f000 f8a5 	bl	80133e0 <__malloc_lock>
 8013296:	4a21      	ldr	r2, [pc, #132]	; (801331c <_malloc_r+0xac>)
 8013298:	6814      	ldr	r4, [r2, #0]
 801329a:	4621      	mov	r1, r4
 801329c:	b991      	cbnz	r1, 80132c4 <_malloc_r+0x54>
 801329e:	4c20      	ldr	r4, [pc, #128]	; (8013320 <_malloc_r+0xb0>)
 80132a0:	6823      	ldr	r3, [r4, #0]
 80132a2:	b91b      	cbnz	r3, 80132ac <_malloc_r+0x3c>
 80132a4:	4630      	mov	r0, r6
 80132a6:	f000 f83d 	bl	8013324 <_sbrk_r>
 80132aa:	6020      	str	r0, [r4, #0]
 80132ac:	4629      	mov	r1, r5
 80132ae:	4630      	mov	r0, r6
 80132b0:	f000 f838 	bl	8013324 <_sbrk_r>
 80132b4:	1c43      	adds	r3, r0, #1
 80132b6:	d124      	bne.n	8013302 <_malloc_r+0x92>
 80132b8:	230c      	movs	r3, #12
 80132ba:	6033      	str	r3, [r6, #0]
 80132bc:	4630      	mov	r0, r6
 80132be:	f000 f890 	bl	80133e2 <__malloc_unlock>
 80132c2:	e7e4      	b.n	801328e <_malloc_r+0x1e>
 80132c4:	680b      	ldr	r3, [r1, #0]
 80132c6:	1b5b      	subs	r3, r3, r5
 80132c8:	d418      	bmi.n	80132fc <_malloc_r+0x8c>
 80132ca:	2b0b      	cmp	r3, #11
 80132cc:	d90f      	bls.n	80132ee <_malloc_r+0x7e>
 80132ce:	600b      	str	r3, [r1, #0]
 80132d0:	50cd      	str	r5, [r1, r3]
 80132d2:	18cc      	adds	r4, r1, r3
 80132d4:	4630      	mov	r0, r6
 80132d6:	f000 f884 	bl	80133e2 <__malloc_unlock>
 80132da:	f104 000b 	add.w	r0, r4, #11
 80132de:	1d23      	adds	r3, r4, #4
 80132e0:	f020 0007 	bic.w	r0, r0, #7
 80132e4:	1ac3      	subs	r3, r0, r3
 80132e6:	d0d3      	beq.n	8013290 <_malloc_r+0x20>
 80132e8:	425a      	negs	r2, r3
 80132ea:	50e2      	str	r2, [r4, r3]
 80132ec:	e7d0      	b.n	8013290 <_malloc_r+0x20>
 80132ee:	428c      	cmp	r4, r1
 80132f0:	684b      	ldr	r3, [r1, #4]
 80132f2:	bf16      	itet	ne
 80132f4:	6063      	strne	r3, [r4, #4]
 80132f6:	6013      	streq	r3, [r2, #0]
 80132f8:	460c      	movne	r4, r1
 80132fa:	e7eb      	b.n	80132d4 <_malloc_r+0x64>
 80132fc:	460c      	mov	r4, r1
 80132fe:	6849      	ldr	r1, [r1, #4]
 8013300:	e7cc      	b.n	801329c <_malloc_r+0x2c>
 8013302:	1cc4      	adds	r4, r0, #3
 8013304:	f024 0403 	bic.w	r4, r4, #3
 8013308:	42a0      	cmp	r0, r4
 801330a:	d005      	beq.n	8013318 <_malloc_r+0xa8>
 801330c:	1a21      	subs	r1, r4, r0
 801330e:	4630      	mov	r0, r6
 8013310:	f000 f808 	bl	8013324 <_sbrk_r>
 8013314:	3001      	adds	r0, #1
 8013316:	d0cf      	beq.n	80132b8 <_malloc_r+0x48>
 8013318:	6025      	str	r5, [r4, #0]
 801331a:	e7db      	b.n	80132d4 <_malloc_r+0x64>
 801331c:	24008e18 	.word	0x24008e18
 8013320:	24008e1c 	.word	0x24008e1c

08013324 <_sbrk_r>:
 8013324:	b538      	push	{r3, r4, r5, lr}
 8013326:	4c06      	ldr	r4, [pc, #24]	; (8013340 <_sbrk_r+0x1c>)
 8013328:	2300      	movs	r3, #0
 801332a:	4605      	mov	r5, r0
 801332c:	4608      	mov	r0, r1
 801332e:	6023      	str	r3, [r4, #0]
 8013330:	f7f0 f81a 	bl	8003368 <_sbrk>
 8013334:	1c43      	adds	r3, r0, #1
 8013336:	d102      	bne.n	801333e <_sbrk_r+0x1a>
 8013338:	6823      	ldr	r3, [r4, #0]
 801333a:	b103      	cbz	r3, 801333e <_sbrk_r+0x1a>
 801333c:	602b      	str	r3, [r5, #0]
 801333e:	bd38      	pop	{r3, r4, r5, pc}
 8013340:	24022648 	.word	0x24022648

08013344 <sniprintf>:
 8013344:	b40c      	push	{r2, r3}
 8013346:	b530      	push	{r4, r5, lr}
 8013348:	4b17      	ldr	r3, [pc, #92]	; (80133a8 <sniprintf+0x64>)
 801334a:	1e0c      	subs	r4, r1, #0
 801334c:	b09d      	sub	sp, #116	; 0x74
 801334e:	681d      	ldr	r5, [r3, #0]
 8013350:	da08      	bge.n	8013364 <sniprintf+0x20>
 8013352:	238b      	movs	r3, #139	; 0x8b
 8013354:	602b      	str	r3, [r5, #0]
 8013356:	f04f 30ff 	mov.w	r0, #4294967295
 801335a:	b01d      	add	sp, #116	; 0x74
 801335c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013360:	b002      	add	sp, #8
 8013362:	4770      	bx	lr
 8013364:	f44f 7302 	mov.w	r3, #520	; 0x208
 8013368:	f8ad 3014 	strh.w	r3, [sp, #20]
 801336c:	bf14      	ite	ne
 801336e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013372:	4623      	moveq	r3, r4
 8013374:	9304      	str	r3, [sp, #16]
 8013376:	9307      	str	r3, [sp, #28]
 8013378:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801337c:	9002      	str	r0, [sp, #8]
 801337e:	9006      	str	r0, [sp, #24]
 8013380:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013384:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013386:	ab21      	add	r3, sp, #132	; 0x84
 8013388:	a902      	add	r1, sp, #8
 801338a:	4628      	mov	r0, r5
 801338c:	9301      	str	r3, [sp, #4]
 801338e:	f000 f883 	bl	8013498 <_svfiprintf_r>
 8013392:	1c43      	adds	r3, r0, #1
 8013394:	bfbc      	itt	lt
 8013396:	238b      	movlt	r3, #139	; 0x8b
 8013398:	602b      	strlt	r3, [r5, #0]
 801339a:	2c00      	cmp	r4, #0
 801339c:	d0dd      	beq.n	801335a <sniprintf+0x16>
 801339e:	9b02      	ldr	r3, [sp, #8]
 80133a0:	2200      	movs	r2, #0
 80133a2:	701a      	strb	r2, [r3, #0]
 80133a4:	e7d9      	b.n	801335a <sniprintf+0x16>
 80133a6:	bf00      	nop
 80133a8:	2400019c 	.word	0x2400019c

080133ac <strcpy>:
 80133ac:	4603      	mov	r3, r0
 80133ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80133b2:	f803 2b01 	strb.w	r2, [r3], #1
 80133b6:	2a00      	cmp	r2, #0
 80133b8:	d1f9      	bne.n	80133ae <strcpy+0x2>
 80133ba:	4770      	bx	lr

080133bc <strncmp>:
 80133bc:	b510      	push	{r4, lr}
 80133be:	b16a      	cbz	r2, 80133dc <strncmp+0x20>
 80133c0:	3901      	subs	r1, #1
 80133c2:	1884      	adds	r4, r0, r2
 80133c4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80133c8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80133cc:	4293      	cmp	r3, r2
 80133ce:	d103      	bne.n	80133d8 <strncmp+0x1c>
 80133d0:	42a0      	cmp	r0, r4
 80133d2:	d001      	beq.n	80133d8 <strncmp+0x1c>
 80133d4:	2b00      	cmp	r3, #0
 80133d6:	d1f5      	bne.n	80133c4 <strncmp+0x8>
 80133d8:	1a98      	subs	r0, r3, r2
 80133da:	bd10      	pop	{r4, pc}
 80133dc:	4610      	mov	r0, r2
 80133de:	e7fc      	b.n	80133da <strncmp+0x1e>

080133e0 <__malloc_lock>:
 80133e0:	4770      	bx	lr

080133e2 <__malloc_unlock>:
 80133e2:	4770      	bx	lr

080133e4 <__ssputs_r>:
 80133e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80133e8:	688e      	ldr	r6, [r1, #8]
 80133ea:	429e      	cmp	r6, r3
 80133ec:	4682      	mov	sl, r0
 80133ee:	460c      	mov	r4, r1
 80133f0:	4690      	mov	r8, r2
 80133f2:	4699      	mov	r9, r3
 80133f4:	d837      	bhi.n	8013466 <__ssputs_r+0x82>
 80133f6:	898a      	ldrh	r2, [r1, #12]
 80133f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80133fc:	d031      	beq.n	8013462 <__ssputs_r+0x7e>
 80133fe:	6825      	ldr	r5, [r4, #0]
 8013400:	6909      	ldr	r1, [r1, #16]
 8013402:	1a6f      	subs	r7, r5, r1
 8013404:	6965      	ldr	r5, [r4, #20]
 8013406:	2302      	movs	r3, #2
 8013408:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801340c:	fb95 f5f3 	sdiv	r5, r5, r3
 8013410:	f109 0301 	add.w	r3, r9, #1
 8013414:	443b      	add	r3, r7
 8013416:	429d      	cmp	r5, r3
 8013418:	bf38      	it	cc
 801341a:	461d      	movcc	r5, r3
 801341c:	0553      	lsls	r3, r2, #21
 801341e:	d530      	bpl.n	8013482 <__ssputs_r+0x9e>
 8013420:	4629      	mov	r1, r5
 8013422:	f7ff ff25 	bl	8013270 <_malloc_r>
 8013426:	4606      	mov	r6, r0
 8013428:	b950      	cbnz	r0, 8013440 <__ssputs_r+0x5c>
 801342a:	230c      	movs	r3, #12
 801342c:	f8ca 3000 	str.w	r3, [sl]
 8013430:	89a3      	ldrh	r3, [r4, #12]
 8013432:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013436:	81a3      	strh	r3, [r4, #12]
 8013438:	f04f 30ff 	mov.w	r0, #4294967295
 801343c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013440:	463a      	mov	r2, r7
 8013442:	6921      	ldr	r1, [r4, #16]
 8013444:	f7ff feb2 	bl	80131ac <memcpy>
 8013448:	89a3      	ldrh	r3, [r4, #12]
 801344a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801344e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013452:	81a3      	strh	r3, [r4, #12]
 8013454:	6126      	str	r6, [r4, #16]
 8013456:	6165      	str	r5, [r4, #20]
 8013458:	443e      	add	r6, r7
 801345a:	1bed      	subs	r5, r5, r7
 801345c:	6026      	str	r6, [r4, #0]
 801345e:	60a5      	str	r5, [r4, #8]
 8013460:	464e      	mov	r6, r9
 8013462:	454e      	cmp	r6, r9
 8013464:	d900      	bls.n	8013468 <__ssputs_r+0x84>
 8013466:	464e      	mov	r6, r9
 8013468:	4632      	mov	r2, r6
 801346a:	4641      	mov	r1, r8
 801346c:	6820      	ldr	r0, [r4, #0]
 801346e:	f000 fa93 	bl	8013998 <memmove>
 8013472:	68a3      	ldr	r3, [r4, #8]
 8013474:	1b9b      	subs	r3, r3, r6
 8013476:	60a3      	str	r3, [r4, #8]
 8013478:	6823      	ldr	r3, [r4, #0]
 801347a:	441e      	add	r6, r3
 801347c:	6026      	str	r6, [r4, #0]
 801347e:	2000      	movs	r0, #0
 8013480:	e7dc      	b.n	801343c <__ssputs_r+0x58>
 8013482:	462a      	mov	r2, r5
 8013484:	f000 faa1 	bl	80139ca <_realloc_r>
 8013488:	4606      	mov	r6, r0
 801348a:	2800      	cmp	r0, #0
 801348c:	d1e2      	bne.n	8013454 <__ssputs_r+0x70>
 801348e:	6921      	ldr	r1, [r4, #16]
 8013490:	4650      	mov	r0, sl
 8013492:	f7ff fe9f 	bl	80131d4 <_free_r>
 8013496:	e7c8      	b.n	801342a <__ssputs_r+0x46>

08013498 <_svfiprintf_r>:
 8013498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801349c:	461d      	mov	r5, r3
 801349e:	898b      	ldrh	r3, [r1, #12]
 80134a0:	061f      	lsls	r7, r3, #24
 80134a2:	b09d      	sub	sp, #116	; 0x74
 80134a4:	4680      	mov	r8, r0
 80134a6:	460c      	mov	r4, r1
 80134a8:	4616      	mov	r6, r2
 80134aa:	d50f      	bpl.n	80134cc <_svfiprintf_r+0x34>
 80134ac:	690b      	ldr	r3, [r1, #16]
 80134ae:	b96b      	cbnz	r3, 80134cc <_svfiprintf_r+0x34>
 80134b0:	2140      	movs	r1, #64	; 0x40
 80134b2:	f7ff fedd 	bl	8013270 <_malloc_r>
 80134b6:	6020      	str	r0, [r4, #0]
 80134b8:	6120      	str	r0, [r4, #16]
 80134ba:	b928      	cbnz	r0, 80134c8 <_svfiprintf_r+0x30>
 80134bc:	230c      	movs	r3, #12
 80134be:	f8c8 3000 	str.w	r3, [r8]
 80134c2:	f04f 30ff 	mov.w	r0, #4294967295
 80134c6:	e0c8      	b.n	801365a <_svfiprintf_r+0x1c2>
 80134c8:	2340      	movs	r3, #64	; 0x40
 80134ca:	6163      	str	r3, [r4, #20]
 80134cc:	2300      	movs	r3, #0
 80134ce:	9309      	str	r3, [sp, #36]	; 0x24
 80134d0:	2320      	movs	r3, #32
 80134d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80134d6:	2330      	movs	r3, #48	; 0x30
 80134d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80134dc:	9503      	str	r5, [sp, #12]
 80134de:	f04f 0b01 	mov.w	fp, #1
 80134e2:	4637      	mov	r7, r6
 80134e4:	463d      	mov	r5, r7
 80134e6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80134ea:	b10b      	cbz	r3, 80134f0 <_svfiprintf_r+0x58>
 80134ec:	2b25      	cmp	r3, #37	; 0x25
 80134ee:	d13e      	bne.n	801356e <_svfiprintf_r+0xd6>
 80134f0:	ebb7 0a06 	subs.w	sl, r7, r6
 80134f4:	d00b      	beq.n	801350e <_svfiprintf_r+0x76>
 80134f6:	4653      	mov	r3, sl
 80134f8:	4632      	mov	r2, r6
 80134fa:	4621      	mov	r1, r4
 80134fc:	4640      	mov	r0, r8
 80134fe:	f7ff ff71 	bl	80133e4 <__ssputs_r>
 8013502:	3001      	adds	r0, #1
 8013504:	f000 80a4 	beq.w	8013650 <_svfiprintf_r+0x1b8>
 8013508:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801350a:	4453      	add	r3, sl
 801350c:	9309      	str	r3, [sp, #36]	; 0x24
 801350e:	783b      	ldrb	r3, [r7, #0]
 8013510:	2b00      	cmp	r3, #0
 8013512:	f000 809d 	beq.w	8013650 <_svfiprintf_r+0x1b8>
 8013516:	2300      	movs	r3, #0
 8013518:	f04f 32ff 	mov.w	r2, #4294967295
 801351c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013520:	9304      	str	r3, [sp, #16]
 8013522:	9307      	str	r3, [sp, #28]
 8013524:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013528:	931a      	str	r3, [sp, #104]	; 0x68
 801352a:	462f      	mov	r7, r5
 801352c:	2205      	movs	r2, #5
 801352e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8013532:	4850      	ldr	r0, [pc, #320]	; (8013674 <_svfiprintf_r+0x1dc>)
 8013534:	f7ec fedc 	bl	80002f0 <memchr>
 8013538:	9b04      	ldr	r3, [sp, #16]
 801353a:	b9d0      	cbnz	r0, 8013572 <_svfiprintf_r+0xda>
 801353c:	06d9      	lsls	r1, r3, #27
 801353e:	bf44      	itt	mi
 8013540:	2220      	movmi	r2, #32
 8013542:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013546:	071a      	lsls	r2, r3, #28
 8013548:	bf44      	itt	mi
 801354a:	222b      	movmi	r2, #43	; 0x2b
 801354c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013550:	782a      	ldrb	r2, [r5, #0]
 8013552:	2a2a      	cmp	r2, #42	; 0x2a
 8013554:	d015      	beq.n	8013582 <_svfiprintf_r+0xea>
 8013556:	9a07      	ldr	r2, [sp, #28]
 8013558:	462f      	mov	r7, r5
 801355a:	2000      	movs	r0, #0
 801355c:	250a      	movs	r5, #10
 801355e:	4639      	mov	r1, r7
 8013560:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013564:	3b30      	subs	r3, #48	; 0x30
 8013566:	2b09      	cmp	r3, #9
 8013568:	d94d      	bls.n	8013606 <_svfiprintf_r+0x16e>
 801356a:	b1b8      	cbz	r0, 801359c <_svfiprintf_r+0x104>
 801356c:	e00f      	b.n	801358e <_svfiprintf_r+0xf6>
 801356e:	462f      	mov	r7, r5
 8013570:	e7b8      	b.n	80134e4 <_svfiprintf_r+0x4c>
 8013572:	4a40      	ldr	r2, [pc, #256]	; (8013674 <_svfiprintf_r+0x1dc>)
 8013574:	1a80      	subs	r0, r0, r2
 8013576:	fa0b f000 	lsl.w	r0, fp, r0
 801357a:	4318      	orrs	r0, r3
 801357c:	9004      	str	r0, [sp, #16]
 801357e:	463d      	mov	r5, r7
 8013580:	e7d3      	b.n	801352a <_svfiprintf_r+0x92>
 8013582:	9a03      	ldr	r2, [sp, #12]
 8013584:	1d11      	adds	r1, r2, #4
 8013586:	6812      	ldr	r2, [r2, #0]
 8013588:	9103      	str	r1, [sp, #12]
 801358a:	2a00      	cmp	r2, #0
 801358c:	db01      	blt.n	8013592 <_svfiprintf_r+0xfa>
 801358e:	9207      	str	r2, [sp, #28]
 8013590:	e004      	b.n	801359c <_svfiprintf_r+0x104>
 8013592:	4252      	negs	r2, r2
 8013594:	f043 0302 	orr.w	r3, r3, #2
 8013598:	9207      	str	r2, [sp, #28]
 801359a:	9304      	str	r3, [sp, #16]
 801359c:	783b      	ldrb	r3, [r7, #0]
 801359e:	2b2e      	cmp	r3, #46	; 0x2e
 80135a0:	d10c      	bne.n	80135bc <_svfiprintf_r+0x124>
 80135a2:	787b      	ldrb	r3, [r7, #1]
 80135a4:	2b2a      	cmp	r3, #42	; 0x2a
 80135a6:	d133      	bne.n	8013610 <_svfiprintf_r+0x178>
 80135a8:	9b03      	ldr	r3, [sp, #12]
 80135aa:	1d1a      	adds	r2, r3, #4
 80135ac:	681b      	ldr	r3, [r3, #0]
 80135ae:	9203      	str	r2, [sp, #12]
 80135b0:	2b00      	cmp	r3, #0
 80135b2:	bfb8      	it	lt
 80135b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80135b8:	3702      	adds	r7, #2
 80135ba:	9305      	str	r3, [sp, #20]
 80135bc:	4d2e      	ldr	r5, [pc, #184]	; (8013678 <_svfiprintf_r+0x1e0>)
 80135be:	7839      	ldrb	r1, [r7, #0]
 80135c0:	2203      	movs	r2, #3
 80135c2:	4628      	mov	r0, r5
 80135c4:	f7ec fe94 	bl	80002f0 <memchr>
 80135c8:	b138      	cbz	r0, 80135da <_svfiprintf_r+0x142>
 80135ca:	2340      	movs	r3, #64	; 0x40
 80135cc:	1b40      	subs	r0, r0, r5
 80135ce:	fa03 f000 	lsl.w	r0, r3, r0
 80135d2:	9b04      	ldr	r3, [sp, #16]
 80135d4:	4303      	orrs	r3, r0
 80135d6:	3701      	adds	r7, #1
 80135d8:	9304      	str	r3, [sp, #16]
 80135da:	7839      	ldrb	r1, [r7, #0]
 80135dc:	4827      	ldr	r0, [pc, #156]	; (801367c <_svfiprintf_r+0x1e4>)
 80135de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80135e2:	2206      	movs	r2, #6
 80135e4:	1c7e      	adds	r6, r7, #1
 80135e6:	f7ec fe83 	bl	80002f0 <memchr>
 80135ea:	2800      	cmp	r0, #0
 80135ec:	d038      	beq.n	8013660 <_svfiprintf_r+0x1c8>
 80135ee:	4b24      	ldr	r3, [pc, #144]	; (8013680 <_svfiprintf_r+0x1e8>)
 80135f0:	bb13      	cbnz	r3, 8013638 <_svfiprintf_r+0x1a0>
 80135f2:	9b03      	ldr	r3, [sp, #12]
 80135f4:	3307      	adds	r3, #7
 80135f6:	f023 0307 	bic.w	r3, r3, #7
 80135fa:	3308      	adds	r3, #8
 80135fc:	9303      	str	r3, [sp, #12]
 80135fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013600:	444b      	add	r3, r9
 8013602:	9309      	str	r3, [sp, #36]	; 0x24
 8013604:	e76d      	b.n	80134e2 <_svfiprintf_r+0x4a>
 8013606:	fb05 3202 	mla	r2, r5, r2, r3
 801360a:	2001      	movs	r0, #1
 801360c:	460f      	mov	r7, r1
 801360e:	e7a6      	b.n	801355e <_svfiprintf_r+0xc6>
 8013610:	2300      	movs	r3, #0
 8013612:	3701      	adds	r7, #1
 8013614:	9305      	str	r3, [sp, #20]
 8013616:	4619      	mov	r1, r3
 8013618:	250a      	movs	r5, #10
 801361a:	4638      	mov	r0, r7
 801361c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013620:	3a30      	subs	r2, #48	; 0x30
 8013622:	2a09      	cmp	r2, #9
 8013624:	d903      	bls.n	801362e <_svfiprintf_r+0x196>
 8013626:	2b00      	cmp	r3, #0
 8013628:	d0c8      	beq.n	80135bc <_svfiprintf_r+0x124>
 801362a:	9105      	str	r1, [sp, #20]
 801362c:	e7c6      	b.n	80135bc <_svfiprintf_r+0x124>
 801362e:	fb05 2101 	mla	r1, r5, r1, r2
 8013632:	2301      	movs	r3, #1
 8013634:	4607      	mov	r7, r0
 8013636:	e7f0      	b.n	801361a <_svfiprintf_r+0x182>
 8013638:	ab03      	add	r3, sp, #12
 801363a:	9300      	str	r3, [sp, #0]
 801363c:	4622      	mov	r2, r4
 801363e:	4b11      	ldr	r3, [pc, #68]	; (8013684 <_svfiprintf_r+0x1ec>)
 8013640:	a904      	add	r1, sp, #16
 8013642:	4640      	mov	r0, r8
 8013644:	f3af 8000 	nop.w
 8013648:	f1b0 3fff 	cmp.w	r0, #4294967295
 801364c:	4681      	mov	r9, r0
 801364e:	d1d6      	bne.n	80135fe <_svfiprintf_r+0x166>
 8013650:	89a3      	ldrh	r3, [r4, #12]
 8013652:	065b      	lsls	r3, r3, #25
 8013654:	f53f af35 	bmi.w	80134c2 <_svfiprintf_r+0x2a>
 8013658:	9809      	ldr	r0, [sp, #36]	; 0x24
 801365a:	b01d      	add	sp, #116	; 0x74
 801365c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013660:	ab03      	add	r3, sp, #12
 8013662:	9300      	str	r3, [sp, #0]
 8013664:	4622      	mov	r2, r4
 8013666:	4b07      	ldr	r3, [pc, #28]	; (8013684 <_svfiprintf_r+0x1ec>)
 8013668:	a904      	add	r1, sp, #16
 801366a:	4640      	mov	r0, r8
 801366c:	f000 f882 	bl	8013774 <_printf_i>
 8013670:	e7ea      	b.n	8013648 <_svfiprintf_r+0x1b0>
 8013672:	bf00      	nop
 8013674:	080167eb 	.word	0x080167eb
 8013678:	080167f1 	.word	0x080167f1
 801367c:	080167f5 	.word	0x080167f5
 8013680:	00000000 	.word	0x00000000
 8013684:	080133e5 	.word	0x080133e5

08013688 <_printf_common>:
 8013688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801368c:	4691      	mov	r9, r2
 801368e:	461f      	mov	r7, r3
 8013690:	688a      	ldr	r2, [r1, #8]
 8013692:	690b      	ldr	r3, [r1, #16]
 8013694:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013698:	4293      	cmp	r3, r2
 801369a:	bfb8      	it	lt
 801369c:	4613      	movlt	r3, r2
 801369e:	f8c9 3000 	str.w	r3, [r9]
 80136a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80136a6:	4606      	mov	r6, r0
 80136a8:	460c      	mov	r4, r1
 80136aa:	b112      	cbz	r2, 80136b2 <_printf_common+0x2a>
 80136ac:	3301      	adds	r3, #1
 80136ae:	f8c9 3000 	str.w	r3, [r9]
 80136b2:	6823      	ldr	r3, [r4, #0]
 80136b4:	0699      	lsls	r1, r3, #26
 80136b6:	bf42      	ittt	mi
 80136b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80136bc:	3302      	addmi	r3, #2
 80136be:	f8c9 3000 	strmi.w	r3, [r9]
 80136c2:	6825      	ldr	r5, [r4, #0]
 80136c4:	f015 0506 	ands.w	r5, r5, #6
 80136c8:	d107      	bne.n	80136da <_printf_common+0x52>
 80136ca:	f104 0a19 	add.w	sl, r4, #25
 80136ce:	68e3      	ldr	r3, [r4, #12]
 80136d0:	f8d9 2000 	ldr.w	r2, [r9]
 80136d4:	1a9b      	subs	r3, r3, r2
 80136d6:	42ab      	cmp	r3, r5
 80136d8:	dc28      	bgt.n	801372c <_printf_common+0xa4>
 80136da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80136de:	6822      	ldr	r2, [r4, #0]
 80136e0:	3300      	adds	r3, #0
 80136e2:	bf18      	it	ne
 80136e4:	2301      	movne	r3, #1
 80136e6:	0692      	lsls	r2, r2, #26
 80136e8:	d42d      	bmi.n	8013746 <_printf_common+0xbe>
 80136ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80136ee:	4639      	mov	r1, r7
 80136f0:	4630      	mov	r0, r6
 80136f2:	47c0      	blx	r8
 80136f4:	3001      	adds	r0, #1
 80136f6:	d020      	beq.n	801373a <_printf_common+0xb2>
 80136f8:	6823      	ldr	r3, [r4, #0]
 80136fa:	68e5      	ldr	r5, [r4, #12]
 80136fc:	f8d9 2000 	ldr.w	r2, [r9]
 8013700:	f003 0306 	and.w	r3, r3, #6
 8013704:	2b04      	cmp	r3, #4
 8013706:	bf08      	it	eq
 8013708:	1aad      	subeq	r5, r5, r2
 801370a:	68a3      	ldr	r3, [r4, #8]
 801370c:	6922      	ldr	r2, [r4, #16]
 801370e:	bf0c      	ite	eq
 8013710:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013714:	2500      	movne	r5, #0
 8013716:	4293      	cmp	r3, r2
 8013718:	bfc4      	itt	gt
 801371a:	1a9b      	subgt	r3, r3, r2
 801371c:	18ed      	addgt	r5, r5, r3
 801371e:	f04f 0900 	mov.w	r9, #0
 8013722:	341a      	adds	r4, #26
 8013724:	454d      	cmp	r5, r9
 8013726:	d11a      	bne.n	801375e <_printf_common+0xd6>
 8013728:	2000      	movs	r0, #0
 801372a:	e008      	b.n	801373e <_printf_common+0xb6>
 801372c:	2301      	movs	r3, #1
 801372e:	4652      	mov	r2, sl
 8013730:	4639      	mov	r1, r7
 8013732:	4630      	mov	r0, r6
 8013734:	47c0      	blx	r8
 8013736:	3001      	adds	r0, #1
 8013738:	d103      	bne.n	8013742 <_printf_common+0xba>
 801373a:	f04f 30ff 	mov.w	r0, #4294967295
 801373e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013742:	3501      	adds	r5, #1
 8013744:	e7c3      	b.n	80136ce <_printf_common+0x46>
 8013746:	18e1      	adds	r1, r4, r3
 8013748:	1c5a      	adds	r2, r3, #1
 801374a:	2030      	movs	r0, #48	; 0x30
 801374c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013750:	4422      	add	r2, r4
 8013752:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013756:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801375a:	3302      	adds	r3, #2
 801375c:	e7c5      	b.n	80136ea <_printf_common+0x62>
 801375e:	2301      	movs	r3, #1
 8013760:	4622      	mov	r2, r4
 8013762:	4639      	mov	r1, r7
 8013764:	4630      	mov	r0, r6
 8013766:	47c0      	blx	r8
 8013768:	3001      	adds	r0, #1
 801376a:	d0e6      	beq.n	801373a <_printf_common+0xb2>
 801376c:	f109 0901 	add.w	r9, r9, #1
 8013770:	e7d8      	b.n	8013724 <_printf_common+0x9c>
	...

08013774 <_printf_i>:
 8013774:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013778:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801377c:	460c      	mov	r4, r1
 801377e:	7e09      	ldrb	r1, [r1, #24]
 8013780:	b085      	sub	sp, #20
 8013782:	296e      	cmp	r1, #110	; 0x6e
 8013784:	4617      	mov	r7, r2
 8013786:	4606      	mov	r6, r0
 8013788:	4698      	mov	r8, r3
 801378a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801378c:	f000 80b3 	beq.w	80138f6 <_printf_i+0x182>
 8013790:	d822      	bhi.n	80137d8 <_printf_i+0x64>
 8013792:	2963      	cmp	r1, #99	; 0x63
 8013794:	d036      	beq.n	8013804 <_printf_i+0x90>
 8013796:	d80a      	bhi.n	80137ae <_printf_i+0x3a>
 8013798:	2900      	cmp	r1, #0
 801379a:	f000 80b9 	beq.w	8013910 <_printf_i+0x19c>
 801379e:	2958      	cmp	r1, #88	; 0x58
 80137a0:	f000 8083 	beq.w	80138aa <_printf_i+0x136>
 80137a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80137a8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80137ac:	e032      	b.n	8013814 <_printf_i+0xa0>
 80137ae:	2964      	cmp	r1, #100	; 0x64
 80137b0:	d001      	beq.n	80137b6 <_printf_i+0x42>
 80137b2:	2969      	cmp	r1, #105	; 0x69
 80137b4:	d1f6      	bne.n	80137a4 <_printf_i+0x30>
 80137b6:	6820      	ldr	r0, [r4, #0]
 80137b8:	6813      	ldr	r3, [r2, #0]
 80137ba:	0605      	lsls	r5, r0, #24
 80137bc:	f103 0104 	add.w	r1, r3, #4
 80137c0:	d52a      	bpl.n	8013818 <_printf_i+0xa4>
 80137c2:	681b      	ldr	r3, [r3, #0]
 80137c4:	6011      	str	r1, [r2, #0]
 80137c6:	2b00      	cmp	r3, #0
 80137c8:	da03      	bge.n	80137d2 <_printf_i+0x5e>
 80137ca:	222d      	movs	r2, #45	; 0x2d
 80137cc:	425b      	negs	r3, r3
 80137ce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80137d2:	486f      	ldr	r0, [pc, #444]	; (8013990 <_printf_i+0x21c>)
 80137d4:	220a      	movs	r2, #10
 80137d6:	e039      	b.n	801384c <_printf_i+0xd8>
 80137d8:	2973      	cmp	r1, #115	; 0x73
 80137da:	f000 809d 	beq.w	8013918 <_printf_i+0x1a4>
 80137de:	d808      	bhi.n	80137f2 <_printf_i+0x7e>
 80137e0:	296f      	cmp	r1, #111	; 0x6f
 80137e2:	d020      	beq.n	8013826 <_printf_i+0xb2>
 80137e4:	2970      	cmp	r1, #112	; 0x70
 80137e6:	d1dd      	bne.n	80137a4 <_printf_i+0x30>
 80137e8:	6823      	ldr	r3, [r4, #0]
 80137ea:	f043 0320 	orr.w	r3, r3, #32
 80137ee:	6023      	str	r3, [r4, #0]
 80137f0:	e003      	b.n	80137fa <_printf_i+0x86>
 80137f2:	2975      	cmp	r1, #117	; 0x75
 80137f4:	d017      	beq.n	8013826 <_printf_i+0xb2>
 80137f6:	2978      	cmp	r1, #120	; 0x78
 80137f8:	d1d4      	bne.n	80137a4 <_printf_i+0x30>
 80137fa:	2378      	movs	r3, #120	; 0x78
 80137fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013800:	4864      	ldr	r0, [pc, #400]	; (8013994 <_printf_i+0x220>)
 8013802:	e055      	b.n	80138b0 <_printf_i+0x13c>
 8013804:	6813      	ldr	r3, [r2, #0]
 8013806:	1d19      	adds	r1, r3, #4
 8013808:	681b      	ldr	r3, [r3, #0]
 801380a:	6011      	str	r1, [r2, #0]
 801380c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013810:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013814:	2301      	movs	r3, #1
 8013816:	e08c      	b.n	8013932 <_printf_i+0x1be>
 8013818:	681b      	ldr	r3, [r3, #0]
 801381a:	6011      	str	r1, [r2, #0]
 801381c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013820:	bf18      	it	ne
 8013822:	b21b      	sxthne	r3, r3
 8013824:	e7cf      	b.n	80137c6 <_printf_i+0x52>
 8013826:	6813      	ldr	r3, [r2, #0]
 8013828:	6825      	ldr	r5, [r4, #0]
 801382a:	1d18      	adds	r0, r3, #4
 801382c:	6010      	str	r0, [r2, #0]
 801382e:	0628      	lsls	r0, r5, #24
 8013830:	d501      	bpl.n	8013836 <_printf_i+0xc2>
 8013832:	681b      	ldr	r3, [r3, #0]
 8013834:	e002      	b.n	801383c <_printf_i+0xc8>
 8013836:	0668      	lsls	r0, r5, #25
 8013838:	d5fb      	bpl.n	8013832 <_printf_i+0xbe>
 801383a:	881b      	ldrh	r3, [r3, #0]
 801383c:	4854      	ldr	r0, [pc, #336]	; (8013990 <_printf_i+0x21c>)
 801383e:	296f      	cmp	r1, #111	; 0x6f
 8013840:	bf14      	ite	ne
 8013842:	220a      	movne	r2, #10
 8013844:	2208      	moveq	r2, #8
 8013846:	2100      	movs	r1, #0
 8013848:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801384c:	6865      	ldr	r5, [r4, #4]
 801384e:	60a5      	str	r5, [r4, #8]
 8013850:	2d00      	cmp	r5, #0
 8013852:	f2c0 8095 	blt.w	8013980 <_printf_i+0x20c>
 8013856:	6821      	ldr	r1, [r4, #0]
 8013858:	f021 0104 	bic.w	r1, r1, #4
 801385c:	6021      	str	r1, [r4, #0]
 801385e:	2b00      	cmp	r3, #0
 8013860:	d13d      	bne.n	80138de <_printf_i+0x16a>
 8013862:	2d00      	cmp	r5, #0
 8013864:	f040 808e 	bne.w	8013984 <_printf_i+0x210>
 8013868:	4665      	mov	r5, ip
 801386a:	2a08      	cmp	r2, #8
 801386c:	d10b      	bne.n	8013886 <_printf_i+0x112>
 801386e:	6823      	ldr	r3, [r4, #0]
 8013870:	07db      	lsls	r3, r3, #31
 8013872:	d508      	bpl.n	8013886 <_printf_i+0x112>
 8013874:	6923      	ldr	r3, [r4, #16]
 8013876:	6862      	ldr	r2, [r4, #4]
 8013878:	429a      	cmp	r2, r3
 801387a:	bfde      	ittt	le
 801387c:	2330      	movle	r3, #48	; 0x30
 801387e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013882:	f105 35ff 	addle.w	r5, r5, #4294967295
 8013886:	ebac 0305 	sub.w	r3, ip, r5
 801388a:	6123      	str	r3, [r4, #16]
 801388c:	f8cd 8000 	str.w	r8, [sp]
 8013890:	463b      	mov	r3, r7
 8013892:	aa03      	add	r2, sp, #12
 8013894:	4621      	mov	r1, r4
 8013896:	4630      	mov	r0, r6
 8013898:	f7ff fef6 	bl	8013688 <_printf_common>
 801389c:	3001      	adds	r0, #1
 801389e:	d14d      	bne.n	801393c <_printf_i+0x1c8>
 80138a0:	f04f 30ff 	mov.w	r0, #4294967295
 80138a4:	b005      	add	sp, #20
 80138a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80138aa:	4839      	ldr	r0, [pc, #228]	; (8013990 <_printf_i+0x21c>)
 80138ac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80138b0:	6813      	ldr	r3, [r2, #0]
 80138b2:	6821      	ldr	r1, [r4, #0]
 80138b4:	1d1d      	adds	r5, r3, #4
 80138b6:	681b      	ldr	r3, [r3, #0]
 80138b8:	6015      	str	r5, [r2, #0]
 80138ba:	060a      	lsls	r2, r1, #24
 80138bc:	d50b      	bpl.n	80138d6 <_printf_i+0x162>
 80138be:	07ca      	lsls	r2, r1, #31
 80138c0:	bf44      	itt	mi
 80138c2:	f041 0120 	orrmi.w	r1, r1, #32
 80138c6:	6021      	strmi	r1, [r4, #0]
 80138c8:	b91b      	cbnz	r3, 80138d2 <_printf_i+0x15e>
 80138ca:	6822      	ldr	r2, [r4, #0]
 80138cc:	f022 0220 	bic.w	r2, r2, #32
 80138d0:	6022      	str	r2, [r4, #0]
 80138d2:	2210      	movs	r2, #16
 80138d4:	e7b7      	b.n	8013846 <_printf_i+0xd2>
 80138d6:	064d      	lsls	r5, r1, #25
 80138d8:	bf48      	it	mi
 80138da:	b29b      	uxthmi	r3, r3
 80138dc:	e7ef      	b.n	80138be <_printf_i+0x14a>
 80138de:	4665      	mov	r5, ip
 80138e0:	fbb3 f1f2 	udiv	r1, r3, r2
 80138e4:	fb02 3311 	mls	r3, r2, r1, r3
 80138e8:	5cc3      	ldrb	r3, [r0, r3]
 80138ea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80138ee:	460b      	mov	r3, r1
 80138f0:	2900      	cmp	r1, #0
 80138f2:	d1f5      	bne.n	80138e0 <_printf_i+0x16c>
 80138f4:	e7b9      	b.n	801386a <_printf_i+0xf6>
 80138f6:	6813      	ldr	r3, [r2, #0]
 80138f8:	6825      	ldr	r5, [r4, #0]
 80138fa:	6961      	ldr	r1, [r4, #20]
 80138fc:	1d18      	adds	r0, r3, #4
 80138fe:	6010      	str	r0, [r2, #0]
 8013900:	0628      	lsls	r0, r5, #24
 8013902:	681b      	ldr	r3, [r3, #0]
 8013904:	d501      	bpl.n	801390a <_printf_i+0x196>
 8013906:	6019      	str	r1, [r3, #0]
 8013908:	e002      	b.n	8013910 <_printf_i+0x19c>
 801390a:	066a      	lsls	r2, r5, #25
 801390c:	d5fb      	bpl.n	8013906 <_printf_i+0x192>
 801390e:	8019      	strh	r1, [r3, #0]
 8013910:	2300      	movs	r3, #0
 8013912:	6123      	str	r3, [r4, #16]
 8013914:	4665      	mov	r5, ip
 8013916:	e7b9      	b.n	801388c <_printf_i+0x118>
 8013918:	6813      	ldr	r3, [r2, #0]
 801391a:	1d19      	adds	r1, r3, #4
 801391c:	6011      	str	r1, [r2, #0]
 801391e:	681d      	ldr	r5, [r3, #0]
 8013920:	6862      	ldr	r2, [r4, #4]
 8013922:	2100      	movs	r1, #0
 8013924:	4628      	mov	r0, r5
 8013926:	f7ec fce3 	bl	80002f0 <memchr>
 801392a:	b108      	cbz	r0, 8013930 <_printf_i+0x1bc>
 801392c:	1b40      	subs	r0, r0, r5
 801392e:	6060      	str	r0, [r4, #4]
 8013930:	6863      	ldr	r3, [r4, #4]
 8013932:	6123      	str	r3, [r4, #16]
 8013934:	2300      	movs	r3, #0
 8013936:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801393a:	e7a7      	b.n	801388c <_printf_i+0x118>
 801393c:	6923      	ldr	r3, [r4, #16]
 801393e:	462a      	mov	r2, r5
 8013940:	4639      	mov	r1, r7
 8013942:	4630      	mov	r0, r6
 8013944:	47c0      	blx	r8
 8013946:	3001      	adds	r0, #1
 8013948:	d0aa      	beq.n	80138a0 <_printf_i+0x12c>
 801394a:	6823      	ldr	r3, [r4, #0]
 801394c:	079b      	lsls	r3, r3, #30
 801394e:	d413      	bmi.n	8013978 <_printf_i+0x204>
 8013950:	68e0      	ldr	r0, [r4, #12]
 8013952:	9b03      	ldr	r3, [sp, #12]
 8013954:	4298      	cmp	r0, r3
 8013956:	bfb8      	it	lt
 8013958:	4618      	movlt	r0, r3
 801395a:	e7a3      	b.n	80138a4 <_printf_i+0x130>
 801395c:	2301      	movs	r3, #1
 801395e:	464a      	mov	r2, r9
 8013960:	4639      	mov	r1, r7
 8013962:	4630      	mov	r0, r6
 8013964:	47c0      	blx	r8
 8013966:	3001      	adds	r0, #1
 8013968:	d09a      	beq.n	80138a0 <_printf_i+0x12c>
 801396a:	3501      	adds	r5, #1
 801396c:	68e3      	ldr	r3, [r4, #12]
 801396e:	9a03      	ldr	r2, [sp, #12]
 8013970:	1a9b      	subs	r3, r3, r2
 8013972:	42ab      	cmp	r3, r5
 8013974:	dcf2      	bgt.n	801395c <_printf_i+0x1e8>
 8013976:	e7eb      	b.n	8013950 <_printf_i+0x1dc>
 8013978:	2500      	movs	r5, #0
 801397a:	f104 0919 	add.w	r9, r4, #25
 801397e:	e7f5      	b.n	801396c <_printf_i+0x1f8>
 8013980:	2b00      	cmp	r3, #0
 8013982:	d1ac      	bne.n	80138de <_printf_i+0x16a>
 8013984:	7803      	ldrb	r3, [r0, #0]
 8013986:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801398a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801398e:	e76c      	b.n	801386a <_printf_i+0xf6>
 8013990:	080167fc 	.word	0x080167fc
 8013994:	0801680d 	.word	0x0801680d

08013998 <memmove>:
 8013998:	4288      	cmp	r0, r1
 801399a:	b510      	push	{r4, lr}
 801399c:	eb01 0302 	add.w	r3, r1, r2
 80139a0:	d807      	bhi.n	80139b2 <memmove+0x1a>
 80139a2:	1e42      	subs	r2, r0, #1
 80139a4:	4299      	cmp	r1, r3
 80139a6:	d00a      	beq.n	80139be <memmove+0x26>
 80139a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80139ac:	f802 4f01 	strb.w	r4, [r2, #1]!
 80139b0:	e7f8      	b.n	80139a4 <memmove+0xc>
 80139b2:	4283      	cmp	r3, r0
 80139b4:	d9f5      	bls.n	80139a2 <memmove+0xa>
 80139b6:	1881      	adds	r1, r0, r2
 80139b8:	1ad2      	subs	r2, r2, r3
 80139ba:	42d3      	cmn	r3, r2
 80139bc:	d100      	bne.n	80139c0 <memmove+0x28>
 80139be:	bd10      	pop	{r4, pc}
 80139c0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80139c4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80139c8:	e7f7      	b.n	80139ba <memmove+0x22>

080139ca <_realloc_r>:
 80139ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80139cc:	4607      	mov	r7, r0
 80139ce:	4614      	mov	r4, r2
 80139d0:	460e      	mov	r6, r1
 80139d2:	b921      	cbnz	r1, 80139de <_realloc_r+0x14>
 80139d4:	4611      	mov	r1, r2
 80139d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80139da:	f7ff bc49 	b.w	8013270 <_malloc_r>
 80139de:	b922      	cbnz	r2, 80139ea <_realloc_r+0x20>
 80139e0:	f7ff fbf8 	bl	80131d4 <_free_r>
 80139e4:	4625      	mov	r5, r4
 80139e6:	4628      	mov	r0, r5
 80139e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80139ea:	f000 f814 	bl	8013a16 <_malloc_usable_size_r>
 80139ee:	42a0      	cmp	r0, r4
 80139f0:	d20f      	bcs.n	8013a12 <_realloc_r+0x48>
 80139f2:	4621      	mov	r1, r4
 80139f4:	4638      	mov	r0, r7
 80139f6:	f7ff fc3b 	bl	8013270 <_malloc_r>
 80139fa:	4605      	mov	r5, r0
 80139fc:	2800      	cmp	r0, #0
 80139fe:	d0f2      	beq.n	80139e6 <_realloc_r+0x1c>
 8013a00:	4631      	mov	r1, r6
 8013a02:	4622      	mov	r2, r4
 8013a04:	f7ff fbd2 	bl	80131ac <memcpy>
 8013a08:	4631      	mov	r1, r6
 8013a0a:	4638      	mov	r0, r7
 8013a0c:	f7ff fbe2 	bl	80131d4 <_free_r>
 8013a10:	e7e9      	b.n	80139e6 <_realloc_r+0x1c>
 8013a12:	4635      	mov	r5, r6
 8013a14:	e7e7      	b.n	80139e6 <_realloc_r+0x1c>

08013a16 <_malloc_usable_size_r>:
 8013a16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013a1a:	1f18      	subs	r0, r3, #4
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	bfbc      	itt	lt
 8013a20:	580b      	ldrlt	r3, [r1, r0]
 8013a22:	18c0      	addlt	r0, r0, r3
 8013a24:	4770      	bx	lr

08013a26 <checkint>:
 8013a26:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8013a2a:	2b7e      	cmp	r3, #126	; 0x7e
 8013a2c:	dd10      	ble.n	8013a50 <checkint+0x2a>
 8013a2e:	2b96      	cmp	r3, #150	; 0x96
 8013a30:	dc0c      	bgt.n	8013a4c <checkint+0x26>
 8013a32:	2201      	movs	r2, #1
 8013a34:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8013a38:	fa02 f303 	lsl.w	r3, r2, r3
 8013a3c:	1e5a      	subs	r2, r3, #1
 8013a3e:	4202      	tst	r2, r0
 8013a40:	d106      	bne.n	8013a50 <checkint+0x2a>
 8013a42:	4203      	tst	r3, r0
 8013a44:	bf0c      	ite	eq
 8013a46:	2002      	moveq	r0, #2
 8013a48:	2001      	movne	r0, #1
 8013a4a:	4770      	bx	lr
 8013a4c:	2002      	movs	r0, #2
 8013a4e:	4770      	bx	lr
 8013a50:	2000      	movs	r0, #0
 8013a52:	4770      	bx	lr
 8013a54:	0000      	movs	r0, r0
	...

08013a58 <powf>:
 8013a58:	ee10 1a10 	vmov	r1, s0
 8013a5c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8013a60:	ee10 4a90 	vmov	r4, s1
 8013a64:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 8013a68:	0062      	lsls	r2, r4, #1
 8013a6a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8013a6e:	eef0 4a60 	vmov.f32	s9, s1
 8013a72:	f102 30ff 	add.w	r0, r2, #4294967295
 8013a76:	4b92      	ldr	r3, [pc, #584]	; (8013cc0 <powf+0x268>)
 8013a78:	d255      	bcs.n	8013b26 <powf+0xce>
 8013a7a:	4298      	cmp	r0, r3
 8013a7c:	d855      	bhi.n	8013b2a <powf+0xd2>
 8013a7e:	2000      	movs	r0, #0
 8013a80:	f101 4340 	add.w	r3, r1, #3221225472	; 0xc0000000
 8013a84:	4a8f      	ldr	r2, [pc, #572]	; (8013cc4 <powf+0x26c>)
 8013a86:	eebf 2b00 	vmov.f64	d2, #240	; 0xbf800000 -1.0
 8013a8a:	f503 034d 	add.w	r3, r3, #13434880	; 0xcd0000
 8013a8e:	f3c3 44c3 	ubfx	r4, r3, #19, #4
 8013a92:	0ddb      	lsrs	r3, r3, #23
 8013a94:	eb02 1404 	add.w	r4, r2, r4, lsl #4
 8013a98:	05db      	lsls	r3, r3, #23
 8013a9a:	ed94 6b00 	vldr	d6, [r4]
 8013a9e:	1ac9      	subs	r1, r1, r3
 8013aa0:	ee07 1a90 	vmov	s15, r1
 8013aa4:	ed92 5b40 	vldr	d5, [r2, #256]	; 0x100
 8013aa8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8013aac:	eea6 2b07 	vfma.f64	d2, d6, d7
 8013ab0:	ed92 7b42 	vldr	d7, [r2, #264]	; 0x108
 8013ab4:	ee22 6b02 	vmul.f64	d6, d2, d2
 8013ab8:	eea2 7b05 	vfma.f64	d7, d2, d5
 8013abc:	15db      	asrs	r3, r3, #23
 8013abe:	ed94 5b02 	vldr	d5, [r4, #8]
 8013ac2:	ee00 3a10 	vmov	s0, r3
 8013ac6:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 8013aca:	ee30 0b05 	vadd.f64	d0, d0, d5
 8013ace:	ed92 5b48 	vldr	d5, [r2, #288]	; 0x120
 8013ad2:	ed92 3b44 	vldr	d3, [r2, #272]	; 0x110
 8013ad6:	eea2 0b05 	vfma.f64	d0, d2, d5
 8013ada:	ed92 5b46 	vldr	d5, [r2, #280]	; 0x118
 8013ade:	eea2 5b03 	vfma.f64	d5, d2, d3
 8013ae2:	eea6 0b05 	vfma.f64	d0, d6, d5
 8013ae6:	ee26 6b06 	vmul.f64	d6, d6, d6
 8013aea:	eea7 0b06 	vfma.f64	d0, d7, d6
 8013aee:	eeb7 7ae4 	vcvt.f64.f32	d7, s9
 8013af2:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013af6:	ee10 3a90 	vmov	r3, s1
 8013afa:	2500      	movs	r5, #0
 8013afc:	0bda      	lsrs	r2, r3, #15
 8013afe:	2300      	movs	r3, #0
 8013b00:	b292      	uxth	r2, r2
 8013b02:	f248 04be 	movw	r4, #32958	; 0x80be
 8013b06:	429d      	cmp	r5, r3
 8013b08:	bf08      	it	eq
 8013b0a:	4294      	cmpeq	r4, r2
 8013b0c:	f080 8094 	bcs.w	8013c38 <powf+0x1e0>
 8013b10:	ed9f 7b65 	vldr	d7, [pc, #404]	; 8013ca8 <powf+0x250>
 8013b14:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8013b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b1c:	dd76      	ble.n	8013c0c <powf+0x1b4>
 8013b1e:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8013b22:	f000 be57 	b.w	80147d4 <__math_oflowf>
 8013b26:	4298      	cmp	r0, r3
 8013b28:	d92d      	bls.n	8013b86 <powf+0x12e>
 8013b2a:	b952      	cbnz	r2, 8013b42 <powf+0xea>
 8013b2c:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 8013b30:	005b      	lsls	r3, r3, #1
 8013b32:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 8013b36:	f240 80ae 	bls.w	8013c96 <powf+0x23e>
 8013b3a:	ee30 0a24 	vadd.f32	s0, s0, s9
 8013b3e:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8013b42:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8013b46:	d105      	bne.n	8013b54 <powf+0xfc>
 8013b48:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8013b4c:	0064      	lsls	r4, r4, #1
 8013b4e:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8013b52:	e7f0      	b.n	8013b36 <powf+0xde>
 8013b54:	004b      	lsls	r3, r1, #1
 8013b56:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 8013b5a:	d8ee      	bhi.n	8013b3a <powf+0xe2>
 8013b5c:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 8013b60:	d1eb      	bne.n	8013b3a <powf+0xe2>
 8013b62:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8013b66:	f000 8096 	beq.w	8013c96 <powf+0x23e>
 8013b6a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8013b6e:	ea6f 0404 	mvn.w	r4, r4
 8013b72:	bf34      	ite	cc
 8013b74:	2300      	movcc	r3, #0
 8013b76:	2301      	movcs	r3, #1
 8013b78:	0fe4      	lsrs	r4, r4, #31
 8013b7a:	42a3      	cmp	r3, r4
 8013b7c:	f040 808e 	bne.w	8013c9c <powf+0x244>
 8013b80:	ee24 0aa4 	vmul.f32	s0, s9, s9
 8013b84:	e7db      	b.n	8013b3e <powf+0xe6>
 8013b86:	004d      	lsls	r5, r1, #1
 8013b88:	1e6a      	subs	r2, r5, #1
 8013b8a:	429a      	cmp	r2, r3
 8013b8c:	d91b      	bls.n	8013bc6 <powf+0x16e>
 8013b8e:	2900      	cmp	r1, #0
 8013b90:	ee20 0a00 	vmul.f32	s0, s0, s0
 8013b94:	da0e      	bge.n	8013bb4 <powf+0x15c>
 8013b96:	ee10 0a90 	vmov	r0, s1
 8013b9a:	f7ff ff44 	bl	8013a26 <checkint>
 8013b9e:	2801      	cmp	r0, #1
 8013ba0:	d108      	bne.n	8013bb4 <powf+0x15c>
 8013ba2:	eeb1 0a40 	vneg.f32	s0, s0
 8013ba6:	b93d      	cbnz	r5, 8013bb8 <powf+0x160>
 8013ba8:	2c00      	cmp	r4, #0
 8013baa:	dac8      	bge.n	8013b3e <powf+0xe6>
 8013bac:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8013bb0:	f000 be16 	b.w	80147e0 <__math_divzerof>
 8013bb4:	2000      	movs	r0, #0
 8013bb6:	e7f6      	b.n	8013ba6 <powf+0x14e>
 8013bb8:	2c00      	cmp	r4, #0
 8013bba:	dac0      	bge.n	8013b3e <powf+0xe6>
 8013bbc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013bc0:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8013bc4:	e7bb      	b.n	8013b3e <powf+0xe6>
 8013bc6:	2900      	cmp	r1, #0
 8013bc8:	da1e      	bge.n	8013c08 <powf+0x1b0>
 8013bca:	ee10 0a90 	vmov	r0, s1
 8013bce:	f7ff ff2a 	bl	8013a26 <checkint>
 8013bd2:	b918      	cbnz	r0, 8013bdc <powf+0x184>
 8013bd4:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8013bd8:	f000 be12 	b.w	8014800 <__math_invalidf>
 8013bdc:	2801      	cmp	r0, #1
 8013bde:	bf0c      	ite	eq
 8013be0:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8013be4:	2000      	movne	r0, #0
 8013be6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8013bea:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8013bee:	f4bf af47 	bcs.w	8013a80 <powf+0x28>
 8013bf2:	eddf 0a35 	vldr	s1, [pc, #212]	; 8013cc8 <powf+0x270>
 8013bf6:	ee20 0a20 	vmul.f32	s0, s0, s1
 8013bfa:	ee10 3a10 	vmov	r3, s0
 8013bfe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013c02:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 8013c06:	e73b      	b.n	8013a80 <powf+0x28>
 8013c08:	2000      	movs	r0, #0
 8013c0a:	e7ee      	b.n	8013bea <powf+0x192>
 8013c0c:	ed9f 7b28 	vldr	d7, [pc, #160]	; 8013cb0 <powf+0x258>
 8013c10:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8013c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c18:	d803      	bhi.n	8013c22 <powf+0x1ca>
 8013c1a:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8013c1e:	f000 bdcd 	b.w	80147bc <__math_uflowf>
 8013c22:	ed9f 7b25 	vldr	d7, [pc, #148]	; 8013cb8 <powf+0x260>
 8013c26:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8013c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c2e:	d503      	bpl.n	8013c38 <powf+0x1e0>
 8013c30:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8013c34:	f000 bdc8 	b.w	80147c8 <__math_may_uflowf>
 8013c38:	4924      	ldr	r1, [pc, #144]	; (8013ccc <powf+0x274>)
 8013c3a:	ed91 7b40 	vldr	d7, [r1, #256]	; 0x100
 8013c3e:	ee30 6b07 	vadd.f64	d6, d0, d7
 8013c42:	ec55 4b16 	vmov	r4, r5, d6
 8013c46:	ee36 7b47 	vsub.f64	d7, d6, d7
 8013c4a:	f004 021f 	and.w	r2, r4, #31
 8013c4e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8013c52:	ed91 6b46 	vldr	d6, [r1, #280]	; 0x118
 8013c56:	ee30 0b47 	vsub.f64	d0, d0, d7
 8013c5a:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8013c5e:	e9d2 6700 	ldrd	r6, r7, [r2]
 8013c62:	eea0 7b06 	vfma.f64	d7, d0, d6
 8013c66:	1824      	adds	r4, r4, r0
 8013c68:	ed91 5b42 	vldr	d5, [r1, #264]	; 0x108
 8013c6c:	ed91 6b44 	vldr	d6, [r1, #272]	; 0x110
 8013c70:	2000      	movs	r0, #0
 8013c72:	1982      	adds	r2, r0, r6
 8013c74:	ea4f 31c4 	mov.w	r1, r4, lsl #15
 8013c78:	eb41 0307 	adc.w	r3, r1, r7
 8013c7c:	eea0 6b05 	vfma.f64	d6, d0, d5
 8013c80:	ee20 0b00 	vmul.f64	d0, d0, d0
 8013c84:	eea6 7b00 	vfma.f64	d7, d6, d0
 8013c88:	ec43 2b16 	vmov	d6, r2, r3
 8013c8c:	ee27 0b06 	vmul.f64	d0, d7, d6
 8013c90:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8013c94:	e753      	b.n	8013b3e <powf+0xe6>
 8013c96:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8013c9a:	e750      	b.n	8013b3e <powf+0xe6>
 8013c9c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8013cd0 <powf+0x278>
 8013ca0:	e74d      	b.n	8013b3e <powf+0xe6>
 8013ca2:	bf00      	nop
 8013ca4:	f3af 8000 	nop.w
 8013ca8:	ffd1d571 	.word	0xffd1d571
 8013cac:	405fffff 	.word	0x405fffff
 8013cb0:	00000000 	.word	0x00000000
 8013cb4:	c062c000 	.word	0xc062c000
 8013cb8:	00000000 	.word	0x00000000
 8013cbc:	c062a000 	.word	0xc062a000
 8013cc0:	fefffffe 	.word	0xfefffffe
 8013cc4:	08016880 	.word	0x08016880
 8013cc8:	4b000000 	.word	0x4b000000
 8013ccc:	080169f8 	.word	0x080169f8
	...

08013cd8 <pow>:
 8013cd8:	b570      	push	{r4, r5, r6, lr}
 8013cda:	ed2d 8b0a 	vpush	{d8-d12}
 8013cde:	eeb0 9b40 	vmov.f64	d9, d0
 8013ce2:	eeb0 8b41 	vmov.f64	d8, d1
 8013ce6:	4c8c      	ldr	r4, [pc, #560]	; (8013f18 <pow+0x240>)
 8013ce8:	b08a      	sub	sp, #40	; 0x28
 8013cea:	f000 f9c1 	bl	8014070 <__ieee754_pow>
 8013cee:	f994 3000 	ldrsb.w	r3, [r4]
 8013cf2:	eeb0 ab40 	vmov.f64	d10, d0
 8013cf6:	1c5a      	adds	r2, r3, #1
 8013cf8:	4626      	mov	r6, r4
 8013cfa:	d04b      	beq.n	8013d94 <pow+0xbc>
 8013cfc:	eeb4 8b48 	vcmp.f64	d8, d8
 8013d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d04:	d646      	bvs.n	8013d94 <pow+0xbc>
 8013d06:	eeb4 9b49 	vcmp.f64	d9, d9
 8013d0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d0e:	d719      	bvc.n	8013d44 <pow+0x6c>
 8013d10:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d18:	d13c      	bne.n	8013d94 <pow+0xbc>
 8013d1a:	2201      	movs	r2, #1
 8013d1c:	9200      	str	r2, [sp, #0]
 8013d1e:	497f      	ldr	r1, [pc, #508]	; (8013f1c <pow+0x244>)
 8013d20:	4a7f      	ldr	r2, [pc, #508]	; (8013f20 <pow+0x248>)
 8013d22:	9201      	str	r2, [sp, #4]
 8013d24:	2000      	movs	r0, #0
 8013d26:	2200      	movs	r2, #0
 8013d28:	2b02      	cmp	r3, #2
 8013d2a:	9208      	str	r2, [sp, #32]
 8013d2c:	ed8d 9b02 	vstr	d9, [sp, #8]
 8013d30:	ed8d 8b04 	vstr	d8, [sp, #16]
 8013d34:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8013d38:	d02a      	beq.n	8013d90 <pow+0xb8>
 8013d3a:	4668      	mov	r0, sp
 8013d3c:	f000 fd80 	bl	8014840 <matherr>
 8013d40:	bb00      	cbnz	r0, 8013d84 <pow+0xac>
 8013d42:	e04e      	b.n	8013de2 <pow+0x10a>
 8013d44:	ed9f bb72 	vldr	d11, [pc, #456]	; 8013f10 <pow+0x238>
 8013d48:	eeb4 9b4b 	vcmp.f64	d9, d11
 8013d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d50:	eeb0 cb4b 	vmov.f64	d12, d11
 8013d54:	d14a      	bne.n	8013dec <pow+0x114>
 8013d56:	eeb4 8b4b 	vcmp.f64	d8, d11
 8013d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d5e:	d11f      	bne.n	8013da0 <pow+0xc8>
 8013d60:	2201      	movs	r2, #1
 8013d62:	9200      	str	r2, [sp, #0]
 8013d64:	4a6e      	ldr	r2, [pc, #440]	; (8013f20 <pow+0x248>)
 8013d66:	9201      	str	r2, [sp, #4]
 8013d68:	2200      	movs	r2, #0
 8013d6a:	9208      	str	r2, [sp, #32]
 8013d6c:	ed8d 9b02 	vstr	d9, [sp, #8]
 8013d70:	ed8d 8b04 	vstr	d8, [sp, #16]
 8013d74:	ed8d bb06 	vstr	d11, [sp, #24]
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d0de      	beq.n	8013d3a <pow+0x62>
 8013d7c:	4b67      	ldr	r3, [pc, #412]	; (8013f1c <pow+0x244>)
 8013d7e:	2200      	movs	r2, #0
 8013d80:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013d84:	9b08      	ldr	r3, [sp, #32]
 8013d86:	b11b      	cbz	r3, 8013d90 <pow+0xb8>
 8013d88:	f7ff f9d6 	bl	8013138 <__errno>
 8013d8c:	9b08      	ldr	r3, [sp, #32]
 8013d8e:	6003      	str	r3, [r0, #0]
 8013d90:	ed9d ab06 	vldr	d10, [sp, #24]
 8013d94:	eeb0 0b4a 	vmov.f64	d0, d10
 8013d98:	b00a      	add	sp, #40	; 0x28
 8013d9a:	ecbd 8b0a 	vpop	{d8-d12}
 8013d9e:	bd70      	pop	{r4, r5, r6, pc}
 8013da0:	eeb0 0b48 	vmov.f64	d0, d8
 8013da4:	f000 fd44 	bl	8014830 <finite>
 8013da8:	2800      	cmp	r0, #0
 8013daa:	d0f3      	beq.n	8013d94 <pow+0xbc>
 8013dac:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8013db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013db4:	d5ee      	bpl.n	8013d94 <pow+0xbc>
 8013db6:	2301      	movs	r3, #1
 8013db8:	9300      	str	r3, [sp, #0]
 8013dba:	4b59      	ldr	r3, [pc, #356]	; (8013f20 <pow+0x248>)
 8013dbc:	9301      	str	r3, [sp, #4]
 8013dbe:	2300      	movs	r3, #0
 8013dc0:	9308      	str	r3, [sp, #32]
 8013dc2:	f994 3000 	ldrsb.w	r3, [r4]
 8013dc6:	ed8d 9b02 	vstr	d9, [sp, #8]
 8013dca:	ed8d 8b04 	vstr	d8, [sp, #16]
 8013dce:	b913      	cbnz	r3, 8013dd6 <pow+0xfe>
 8013dd0:	ed8d bb06 	vstr	d11, [sp, #24]
 8013dd4:	e7b1      	b.n	8013d3a <pow+0x62>
 8013dd6:	4953      	ldr	r1, [pc, #332]	; (8013f24 <pow+0x24c>)
 8013dd8:	2000      	movs	r0, #0
 8013dda:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8013dde:	2b02      	cmp	r3, #2
 8013de0:	d1ab      	bne.n	8013d3a <pow+0x62>
 8013de2:	f7ff f9a9 	bl	8013138 <__errno>
 8013de6:	2321      	movs	r3, #33	; 0x21
 8013de8:	6003      	str	r3, [r0, #0]
 8013dea:	e7cb      	b.n	8013d84 <pow+0xac>
 8013dec:	f000 fd20 	bl	8014830 <finite>
 8013df0:	4605      	mov	r5, r0
 8013df2:	2800      	cmp	r0, #0
 8013df4:	d164      	bne.n	8013ec0 <pow+0x1e8>
 8013df6:	eeb0 0b49 	vmov.f64	d0, d9
 8013dfa:	f000 fd19 	bl	8014830 <finite>
 8013dfe:	2800      	cmp	r0, #0
 8013e00:	d05e      	beq.n	8013ec0 <pow+0x1e8>
 8013e02:	eeb0 0b48 	vmov.f64	d0, d8
 8013e06:	f000 fd13 	bl	8014830 <finite>
 8013e0a:	2800      	cmp	r0, #0
 8013e0c:	d058      	beq.n	8013ec0 <pow+0x1e8>
 8013e0e:	eeb4 ab4a 	vcmp.f64	d10, d10
 8013e12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e16:	f994 3000 	ldrsb.w	r3, [r4]
 8013e1a:	4a41      	ldr	r2, [pc, #260]	; (8013f20 <pow+0x248>)
 8013e1c:	d70e      	bvc.n	8013e3c <pow+0x164>
 8013e1e:	2101      	movs	r1, #1
 8013e20:	e9cd 1200 	strd	r1, r2, [sp]
 8013e24:	9508      	str	r5, [sp, #32]
 8013e26:	ed8d 9b02 	vstr	d9, [sp, #8]
 8013e2a:	ed8d 8b04 	vstr	d8, [sp, #16]
 8013e2e:	2b00      	cmp	r3, #0
 8013e30:	d0ce      	beq.n	8013dd0 <pow+0xf8>
 8013e32:	ee8b 7b0b 	vdiv.f64	d7, d11, d11
 8013e36:	ed8d 7b06 	vstr	d7, [sp, #24]
 8013e3a:	e7d0      	b.n	8013dde <pow+0x106>
 8013e3c:	2103      	movs	r1, #3
 8013e3e:	ed8d 8b04 	vstr	d8, [sp, #16]
 8013e42:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8013e46:	ee28 8b07 	vmul.f64	d8, d8, d7
 8013e4a:	e9cd 1200 	strd	r1, r2, [sp]
 8013e4e:	9508      	str	r5, [sp, #32]
 8013e50:	ed8d 9b02 	vstr	d9, [sp, #8]
 8013e54:	b9fb      	cbnz	r3, 8013e96 <pow+0x1be>
 8013e56:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 8013e5a:	4b33      	ldr	r3, [pc, #204]	; (8013f28 <pow+0x250>)
 8013e5c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8013e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e64:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013e68:	d54b      	bpl.n	8013f02 <pow+0x22a>
 8013e6a:	eeb0 0b48 	vmov.f64	d0, d8
 8013e6e:	f000 fcf3 	bl	8014858 <rint>
 8013e72:	eeb4 0b48 	vcmp.f64	d0, d8
 8013e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e7a:	d004      	beq.n	8013e86 <pow+0x1ae>
 8013e7c:	4b2b      	ldr	r3, [pc, #172]	; (8013f2c <pow+0x254>)
 8013e7e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8013e82:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013e86:	f996 3000 	ldrsb.w	r3, [r6]
 8013e8a:	2b02      	cmp	r3, #2
 8013e8c:	d139      	bne.n	8013f02 <pow+0x22a>
 8013e8e:	f7ff f953 	bl	8013138 <__errno>
 8013e92:	2322      	movs	r3, #34	; 0x22
 8013e94:	e7a8      	b.n	8013de8 <pow+0x110>
 8013e96:	4b26      	ldr	r3, [pc, #152]	; (8013f30 <pow+0x258>)
 8013e98:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 8013e9c:	2200      	movs	r2, #0
 8013e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ea2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013ea6:	d5ee      	bpl.n	8013e86 <pow+0x1ae>
 8013ea8:	eeb0 0b48 	vmov.f64	d0, d8
 8013eac:	f000 fcd4 	bl	8014858 <rint>
 8013eb0:	eeb4 0b48 	vcmp.f64	d0, d8
 8013eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013eb8:	d0e5      	beq.n	8013e86 <pow+0x1ae>
 8013eba:	2200      	movs	r2, #0
 8013ebc:	4b19      	ldr	r3, [pc, #100]	; (8013f24 <pow+0x24c>)
 8013ebe:	e7e0      	b.n	8013e82 <pow+0x1aa>
 8013ec0:	eeb5 ab40 	vcmp.f64	d10, #0.0
 8013ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ec8:	f47f af64 	bne.w	8013d94 <pow+0xbc>
 8013ecc:	eeb0 0b49 	vmov.f64	d0, d9
 8013ed0:	f000 fcae 	bl	8014830 <finite>
 8013ed4:	2800      	cmp	r0, #0
 8013ed6:	f43f af5d 	beq.w	8013d94 <pow+0xbc>
 8013eda:	eeb0 0b48 	vmov.f64	d0, d8
 8013ede:	f000 fca7 	bl	8014830 <finite>
 8013ee2:	2800      	cmp	r0, #0
 8013ee4:	f43f af56 	beq.w	8013d94 <pow+0xbc>
 8013ee8:	2304      	movs	r3, #4
 8013eea:	9300      	str	r3, [sp, #0]
 8013eec:	4b0c      	ldr	r3, [pc, #48]	; (8013f20 <pow+0x248>)
 8013eee:	9301      	str	r3, [sp, #4]
 8013ef0:	2300      	movs	r3, #0
 8013ef2:	9308      	str	r3, [sp, #32]
 8013ef4:	ed8d 9b02 	vstr	d9, [sp, #8]
 8013ef8:	ed8d 8b04 	vstr	d8, [sp, #16]
 8013efc:	ed8d cb06 	vstr	d12, [sp, #24]
 8013f00:	e7c1      	b.n	8013e86 <pow+0x1ae>
 8013f02:	4668      	mov	r0, sp
 8013f04:	f000 fc9c 	bl	8014840 <matherr>
 8013f08:	2800      	cmp	r0, #0
 8013f0a:	f47f af3b 	bne.w	8013d84 <pow+0xac>
 8013f0e:	e7be      	b.n	8013e8e <pow+0x1b6>
	...
 8013f18:	24000200 	.word	0x24000200
 8013f1c:	3ff00000 	.word	0x3ff00000
 8013f20:	080169a8 	.word	0x080169a8
 8013f24:	fff00000 	.word	0xfff00000
 8013f28:	47efffff 	.word	0x47efffff
 8013f2c:	c7efffff 	.word	0xc7efffff
 8013f30:	7ff00000 	.word	0x7ff00000
 8013f34:	00000000 	.word	0x00000000

08013f38 <sqrt>:
 8013f38:	b500      	push	{lr}
 8013f3a:	ed2d 8b02 	vpush	{d8}
 8013f3e:	eeb0 8b40 	vmov.f64	d8, d0
 8013f42:	b08b      	sub	sp, #44	; 0x2c
 8013f44:	f000 fc1a 	bl	801477c <__ieee754_sqrt>
 8013f48:	4b1f      	ldr	r3, [pc, #124]	; (8013fc8 <sqrt+0x90>)
 8013f4a:	f993 3000 	ldrsb.w	r3, [r3]
 8013f4e:	1c5a      	adds	r2, r3, #1
 8013f50:	d024      	beq.n	8013f9c <sqrt+0x64>
 8013f52:	eeb4 8b48 	vcmp.f64	d8, d8
 8013f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f5a:	d61f      	bvs.n	8013f9c <sqrt+0x64>
 8013f5c:	ed9f 7b18 	vldr	d7, [pc, #96]	; 8013fc0 <sqrt+0x88>
 8013f60:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8013f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f68:	d518      	bpl.n	8013f9c <sqrt+0x64>
 8013f6a:	2201      	movs	r2, #1
 8013f6c:	9200      	str	r2, [sp, #0]
 8013f6e:	4a17      	ldr	r2, [pc, #92]	; (8013fcc <sqrt+0x94>)
 8013f70:	9201      	str	r2, [sp, #4]
 8013f72:	2200      	movs	r2, #0
 8013f74:	9208      	str	r2, [sp, #32]
 8013f76:	ed8d 8b04 	vstr	d8, [sp, #16]
 8013f7a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8013f7e:	b993      	cbnz	r3, 8013fa6 <sqrt+0x6e>
 8013f80:	ed8d 7b06 	vstr	d7, [sp, #24]
 8013f84:	4668      	mov	r0, sp
 8013f86:	f000 fc5b 	bl	8014840 <matherr>
 8013f8a:	b190      	cbz	r0, 8013fb2 <sqrt+0x7a>
 8013f8c:	9b08      	ldr	r3, [sp, #32]
 8013f8e:	b11b      	cbz	r3, 8013f98 <sqrt+0x60>
 8013f90:	f7ff f8d2 	bl	8013138 <__errno>
 8013f94:	9b08      	ldr	r3, [sp, #32]
 8013f96:	6003      	str	r3, [r0, #0]
 8013f98:	ed9d 0b06 	vldr	d0, [sp, #24]
 8013f9c:	b00b      	add	sp, #44	; 0x2c
 8013f9e:	ecbd 8b02 	vpop	{d8}
 8013fa2:	f85d fb04 	ldr.w	pc, [sp], #4
 8013fa6:	2b02      	cmp	r3, #2
 8013fa8:	ee87 6b07 	vdiv.f64	d6, d7, d7
 8013fac:	ed8d 6b06 	vstr	d6, [sp, #24]
 8013fb0:	d1e8      	bne.n	8013f84 <sqrt+0x4c>
 8013fb2:	f7ff f8c1 	bl	8013138 <__errno>
 8013fb6:	2321      	movs	r3, #33	; 0x21
 8013fb8:	6003      	str	r3, [r0, #0]
 8013fba:	e7e7      	b.n	8013f8c <sqrt+0x54>
 8013fbc:	f3af 8000 	nop.w
	...
 8013fc8:	24000200 	.word	0x24000200
 8013fcc:	080169ac 	.word	0x080169ac

08013fd0 <sqrtf>:
 8013fd0:	b500      	push	{lr}
 8013fd2:	ed2d 8b02 	vpush	{d8}
 8013fd6:	b08b      	sub	sp, #44	; 0x2c
 8013fd8:	eeb0 8a40 	vmov.f32	s16, s0
 8013fdc:	f000 fbd1 	bl	8014782 <__ieee754_sqrtf>
 8013fe0:	4b21      	ldr	r3, [pc, #132]	; (8014068 <sqrtf+0x98>)
 8013fe2:	f993 3000 	ldrsb.w	r3, [r3]
 8013fe6:	1c5a      	adds	r2, r3, #1
 8013fe8:	d028      	beq.n	801403c <sqrtf+0x6c>
 8013fea:	eeb4 8a48 	vcmp.f32	s16, s16
 8013fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ff2:	d623      	bvs.n	801403c <sqrtf+0x6c>
 8013ff4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8013ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ffc:	d51e      	bpl.n	801403c <sqrtf+0x6c>
 8013ffe:	2201      	movs	r2, #1
 8014000:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 8014004:	9200      	str	r2, [sp, #0]
 8014006:	4a19      	ldr	r2, [pc, #100]	; (801406c <sqrtf+0x9c>)
 8014008:	9201      	str	r2, [sp, #4]
 801400a:	2200      	movs	r2, #0
 801400c:	9208      	str	r2, [sp, #32]
 801400e:	ed8d 8b04 	vstr	d8, [sp, #16]
 8014012:	ed8d 8b02 	vstr	d8, [sp, #8]
 8014016:	ed9f 7b12 	vldr	d7, [pc, #72]	; 8014060 <sqrtf+0x90>
 801401a:	b9a3      	cbnz	r3, 8014046 <sqrtf+0x76>
 801401c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014020:	4668      	mov	r0, sp
 8014022:	f000 fc0d 	bl	8014840 <matherr>
 8014026:	b1a0      	cbz	r0, 8014052 <sqrtf+0x82>
 8014028:	9b08      	ldr	r3, [sp, #32]
 801402a:	b11b      	cbz	r3, 8014034 <sqrtf+0x64>
 801402c:	f7ff f884 	bl	8013138 <__errno>
 8014030:	9b08      	ldr	r3, [sp, #32]
 8014032:	6003      	str	r3, [r0, #0]
 8014034:	ed9d 0b06 	vldr	d0, [sp, #24]
 8014038:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801403c:	b00b      	add	sp, #44	; 0x2c
 801403e:	ecbd 8b02 	vpop	{d8}
 8014042:	f85d fb04 	ldr.w	pc, [sp], #4
 8014046:	2b02      	cmp	r3, #2
 8014048:	ee87 6b07 	vdiv.f64	d6, d7, d7
 801404c:	ed8d 6b06 	vstr	d6, [sp, #24]
 8014050:	d1e6      	bne.n	8014020 <sqrtf+0x50>
 8014052:	f7ff f871 	bl	8013138 <__errno>
 8014056:	2321      	movs	r3, #33	; 0x21
 8014058:	6003      	str	r3, [r0, #0]
 801405a:	e7e5      	b.n	8014028 <sqrtf+0x58>
 801405c:	f3af 8000 	nop.w
	...
 8014068:	24000200 	.word	0x24000200
 801406c:	080169b1 	.word	0x080169b1

08014070 <__ieee754_pow>:
 8014070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014074:	ec57 6b11 	vmov	r6, r7, d1
 8014078:	ed2d 8b02 	vpush	{d8}
 801407c:	eeb0 8b40 	vmov.f64	d8, d0
 8014080:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8014084:	ea58 0306 	orrs.w	r3, r8, r6
 8014088:	b085      	sub	sp, #20
 801408a:	46b9      	mov	r9, r7
 801408c:	ee11 2a10 	vmov	r2, s2
 8014090:	f000 8306 	beq.w	80146a0 <__ieee754_pow+0x630>
 8014094:	ee18 aa90 	vmov	sl, s17
 8014098:	4bb9      	ldr	r3, [pc, #740]	; (8014380 <__ieee754_pow+0x310>)
 801409a:	f02a 4400 	bic.w	r4, sl, #2147483648	; 0x80000000
 801409e:	429c      	cmp	r4, r3
 80140a0:	ee10 ba10 	vmov	fp, s0
 80140a4:	dc0b      	bgt.n	80140be <__ieee754_pow+0x4e>
 80140a6:	d105      	bne.n	80140b4 <__ieee754_pow+0x44>
 80140a8:	f1bb 0f00 	cmp.w	fp, #0
 80140ac:	d107      	bne.n	80140be <__ieee754_pow+0x4e>
 80140ae:	45a0      	cmp	r8, r4
 80140b0:	dc0d      	bgt.n	80140ce <__ieee754_pow+0x5e>
 80140b2:	e001      	b.n	80140b8 <__ieee754_pow+0x48>
 80140b4:	4598      	cmp	r8, r3
 80140b6:	dc02      	bgt.n	80140be <__ieee754_pow+0x4e>
 80140b8:	4598      	cmp	r8, r3
 80140ba:	d110      	bne.n	80140de <__ieee754_pow+0x6e>
 80140bc:	b17a      	cbz	r2, 80140de <__ieee754_pow+0x6e>
 80140be:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80140c2:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80140c6:	ea54 030b 	orrs.w	r3, r4, fp
 80140ca:	f000 82e9 	beq.w	80146a0 <__ieee754_pow+0x630>
 80140ce:	48ad      	ldr	r0, [pc, #692]	; (8014384 <__ieee754_pow+0x314>)
 80140d0:	b005      	add	sp, #20
 80140d2:	ecbd 8b02 	vpop	{d8}
 80140d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140da:	f000 bbb5 	b.w	8014848 <nan>
 80140de:	f1ba 0f00 	cmp.w	sl, #0
 80140e2:	da4e      	bge.n	8014182 <__ieee754_pow+0x112>
 80140e4:	4ba8      	ldr	r3, [pc, #672]	; (8014388 <__ieee754_pow+0x318>)
 80140e6:	4598      	cmp	r8, r3
 80140e8:	dc49      	bgt.n	801417e <__ieee754_pow+0x10e>
 80140ea:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80140ee:	4598      	cmp	r8, r3
 80140f0:	dd47      	ble.n	8014182 <__ieee754_pow+0x112>
 80140f2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80140f6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80140fa:	2b14      	cmp	r3, #20
 80140fc:	dd24      	ble.n	8014148 <__ieee754_pow+0xd8>
 80140fe:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8014102:	fa22 f503 	lsr.w	r5, r2, r3
 8014106:	fa05 f303 	lsl.w	r3, r5, r3
 801410a:	4293      	cmp	r3, r2
 801410c:	d139      	bne.n	8014182 <__ieee754_pow+0x112>
 801410e:	f005 0501 	and.w	r5, r5, #1
 8014112:	f1c5 0502 	rsb	r5, r5, #2
 8014116:	2a00      	cmp	r2, #0
 8014118:	d15a      	bne.n	80141d0 <__ieee754_pow+0x160>
 801411a:	4b99      	ldr	r3, [pc, #612]	; (8014380 <__ieee754_pow+0x310>)
 801411c:	4598      	cmp	r8, r3
 801411e:	d122      	bne.n	8014166 <__ieee754_pow+0xf6>
 8014120:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8014124:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8014128:	ea53 030b 	orrs.w	r3, r3, fp
 801412c:	f000 82b8 	beq.w	80146a0 <__ieee754_pow+0x630>
 8014130:	4b96      	ldr	r3, [pc, #600]	; (801438c <__ieee754_pow+0x31c>)
 8014132:	429c      	cmp	r4, r3
 8014134:	dd27      	ble.n	8014186 <__ieee754_pow+0x116>
 8014136:	f1b9 0f00 	cmp.w	r9, #0
 801413a:	f280 82b4 	bge.w	80146a6 <__ieee754_pow+0x636>
 801413e:	ed9f 7b84 	vldr	d7, [pc, #528]	; 8014350 <__ieee754_pow+0x2e0>
 8014142:	ed8d 7b00 	vstr	d7, [sp]
 8014146:	e026      	b.n	8014196 <__ieee754_pow+0x126>
 8014148:	2a00      	cmp	r2, #0
 801414a:	d140      	bne.n	80141ce <__ieee754_pow+0x15e>
 801414c:	f1c3 0314 	rsb	r3, r3, #20
 8014150:	fa48 f503 	asr.w	r5, r8, r3
 8014154:	fa05 f303 	lsl.w	r3, r5, r3
 8014158:	4543      	cmp	r3, r8
 801415a:	f040 82aa 	bne.w	80146b2 <__ieee754_pow+0x642>
 801415e:	f005 0501 	and.w	r5, r5, #1
 8014162:	f1c5 0502 	rsb	r5, r5, #2
 8014166:	4b8a      	ldr	r3, [pc, #552]	; (8014390 <__ieee754_pow+0x320>)
 8014168:	4598      	cmp	r8, r3
 801416a:	d11b      	bne.n	80141a4 <__ieee754_pow+0x134>
 801416c:	f1b9 0f00 	cmp.w	r9, #0
 8014170:	f280 829c 	bge.w	80146ac <__ieee754_pow+0x63c>
 8014174:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8014178:	ee87 7b08 	vdiv.f64	d7, d7, d8
 801417c:	e7e1      	b.n	8014142 <__ieee754_pow+0xd2>
 801417e:	2502      	movs	r5, #2
 8014180:	e7c9      	b.n	8014116 <__ieee754_pow+0xa6>
 8014182:	2500      	movs	r5, #0
 8014184:	e7c7      	b.n	8014116 <__ieee754_pow+0xa6>
 8014186:	f1b9 0f00 	cmp.w	r9, #0
 801418a:	dad8      	bge.n	801413e <__ieee754_pow+0xce>
 801418c:	f087 4400 	eor.w	r4, r7, #2147483648	; 0x80000000
 8014190:	4633      	mov	r3, r6
 8014192:	e9cd 3400 	strd	r3, r4, [sp]
 8014196:	ed9d 0b00 	vldr	d0, [sp]
 801419a:	b005      	add	sp, #20
 801419c:	ecbd 8b02 	vpop	{d8}
 80141a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141a4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80141a8:	d102      	bne.n	80141b0 <__ieee754_pow+0x140>
 80141aa:	ee28 7b08 	vmul.f64	d7, d8, d8
 80141ae:	e7c8      	b.n	8014142 <__ieee754_pow+0xd2>
 80141b0:	4b78      	ldr	r3, [pc, #480]	; (8014394 <__ieee754_pow+0x324>)
 80141b2:	4599      	cmp	r9, r3
 80141b4:	d10c      	bne.n	80141d0 <__ieee754_pow+0x160>
 80141b6:	f1ba 0f00 	cmp.w	sl, #0
 80141ba:	db09      	blt.n	80141d0 <__ieee754_pow+0x160>
 80141bc:	eeb0 0b48 	vmov.f64	d0, d8
 80141c0:	b005      	add	sp, #20
 80141c2:	ecbd 8b02 	vpop	{d8}
 80141c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141ca:	f000 bad7 	b.w	801477c <__ieee754_sqrt>
 80141ce:	2500      	movs	r5, #0
 80141d0:	eeb0 0b48 	vmov.f64	d0, d8
 80141d4:	f000 fb23 	bl	801481e <fabs>
 80141d8:	ed8d 0b00 	vstr	d0, [sp]
 80141dc:	f1bb 0f00 	cmp.w	fp, #0
 80141e0:	d128      	bne.n	8014234 <__ieee754_pow+0x1c4>
 80141e2:	b124      	cbz	r4, 80141ee <__ieee754_pow+0x17e>
 80141e4:	4b6a      	ldr	r3, [pc, #424]	; (8014390 <__ieee754_pow+0x320>)
 80141e6:	f02a 4240 	bic.w	r2, sl, #3221225472	; 0xc0000000
 80141ea:	429a      	cmp	r2, r3
 80141ec:	d122      	bne.n	8014234 <__ieee754_pow+0x1c4>
 80141ee:	f1b9 0f00 	cmp.w	r9, #0
 80141f2:	da07      	bge.n	8014204 <__ieee754_pow+0x194>
 80141f4:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 80141f8:	ed9d 6b00 	vldr	d6, [sp]
 80141fc:	ee87 7b06 	vdiv.f64	d7, d7, d6
 8014200:	ed8d 7b00 	vstr	d7, [sp]
 8014204:	f1ba 0f00 	cmp.w	sl, #0
 8014208:	dac5      	bge.n	8014196 <__ieee754_pow+0x126>
 801420a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801420e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8014212:	ea54 0305 	orrs.w	r3, r4, r5
 8014216:	d106      	bne.n	8014226 <__ieee754_pow+0x1b6>
 8014218:	ed9d 7b00 	vldr	d7, [sp]
 801421c:	ee37 7b47 	vsub.f64	d7, d7, d7
 8014220:	ee87 7b07 	vdiv.f64	d7, d7, d7
 8014224:	e78d      	b.n	8014142 <__ieee754_pow+0xd2>
 8014226:	2d01      	cmp	r5, #1
 8014228:	d1b5      	bne.n	8014196 <__ieee754_pow+0x126>
 801422a:	ed9d 7b00 	vldr	d7, [sp]
 801422e:	eeb1 7b47 	vneg.f64	d7, d7
 8014232:	e786      	b.n	8014142 <__ieee754_pow+0xd2>
 8014234:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 8014238:	f10a 3aff 	add.w	sl, sl, #4294967295
 801423c:	ea55 030a 	orrs.w	r3, r5, sl
 8014240:	d104      	bne.n	801424c <__ieee754_pow+0x1dc>
 8014242:	ee38 8b48 	vsub.f64	d8, d8, d8
 8014246:	ee88 7b08 	vdiv.f64	d7, d8, d8
 801424a:	e77a      	b.n	8014142 <__ieee754_pow+0xd2>
 801424c:	4b52      	ldr	r3, [pc, #328]	; (8014398 <__ieee754_pow+0x328>)
 801424e:	4598      	cmp	r8, r3
 8014250:	f340 80a8 	ble.w	80143a4 <__ieee754_pow+0x334>
 8014254:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8014258:	4598      	cmp	r8, r3
 801425a:	dd0b      	ble.n	8014274 <__ieee754_pow+0x204>
 801425c:	4b4b      	ldr	r3, [pc, #300]	; (801438c <__ieee754_pow+0x31c>)
 801425e:	429c      	cmp	r4, r3
 8014260:	dc0e      	bgt.n	8014280 <__ieee754_pow+0x210>
 8014262:	f1b9 0f00 	cmp.w	r9, #0
 8014266:	f6bf af6a 	bge.w	801413e <__ieee754_pow+0xce>
 801426a:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 8014358 <__ieee754_pow+0x2e8>
 801426e:	ee27 7b07 	vmul.f64	d7, d7, d7
 8014272:	e766      	b.n	8014142 <__ieee754_pow+0xd2>
 8014274:	4b49      	ldr	r3, [pc, #292]	; (801439c <__ieee754_pow+0x32c>)
 8014276:	429c      	cmp	r4, r3
 8014278:	ddf3      	ble.n	8014262 <__ieee754_pow+0x1f2>
 801427a:	4b45      	ldr	r3, [pc, #276]	; (8014390 <__ieee754_pow+0x320>)
 801427c:	429c      	cmp	r4, r3
 801427e:	dd03      	ble.n	8014288 <__ieee754_pow+0x218>
 8014280:	f1b9 0f00 	cmp.w	r9, #0
 8014284:	dcf1      	bgt.n	801426a <__ieee754_pow+0x1fa>
 8014286:	e75a      	b.n	801413e <__ieee754_pow+0xce>
 8014288:	ed9d 7b00 	vldr	d7, [sp]
 801428c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8014290:	ed9f 5b33 	vldr	d5, [pc, #204]	; 8014360 <__ieee754_pow+0x2f0>
 8014294:	ee37 6b46 	vsub.f64	d6, d7, d6
 8014298:	eeb5 7b00 	vmov.f64	d7, #80	; 0x3e800000  0.250
 801429c:	eeb1 3b46 	vneg.f64	d3, d6
 80142a0:	eea3 5b07 	vfma.f64	d5, d3, d7
 80142a4:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80142a8:	eea5 7b46 	vfms.f64	d7, d5, d6
 80142ac:	ee26 5b06 	vmul.f64	d5, d6, d6
 80142b0:	ee27 5b05 	vmul.f64	d5, d7, d5
 80142b4:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 8014368 <__ieee754_pow+0x2f8>
 80142b8:	ee27 7b45 	vnmul.f64	d7, d7, d5
 80142bc:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 8014370 <__ieee754_pow+0x300>
 80142c0:	eea6 7b05 	vfma.f64	d7, d6, d5
 80142c4:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 8014378 <__ieee754_pow+0x308>
 80142c8:	eeb0 4b47 	vmov.f64	d4, d7
 80142cc:	eea6 4b05 	vfma.f64	d4, d6, d5
 80142d0:	ec53 2b14 	vmov	r2, r3, d4
 80142d4:	2200      	movs	r2, #0
 80142d6:	ec43 2b14 	vmov	d4, r2, r3
 80142da:	eeb0 6b44 	vmov.f64	d6, d4
 80142de:	eea3 6b05 	vfma.f64	d6, d3, d5
 80142e2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80142e6:	3d01      	subs	r5, #1
 80142e8:	ea55 030a 	orrs.w	r3, r5, sl
 80142ec:	f04f 0200 	mov.w	r2, #0
 80142f0:	463b      	mov	r3, r7
 80142f2:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 80142f6:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 80142fa:	ec47 6b15 	vmov	d5, r6, r7
 80142fe:	fe06 8b08 	vseleq.f64	d8, d6, d8
 8014302:	ec47 6b13 	vmov	d3, r6, r7
 8014306:	ec43 2b16 	vmov	d6, r2, r3
 801430a:	ee27 7b03 	vmul.f64	d7, d7, d3
 801430e:	ee35 5b46 	vsub.f64	d5, d5, d6
 8014312:	4b23      	ldr	r3, [pc, #140]	; (80143a0 <__ieee754_pow+0x330>)
 8014314:	eea5 7b04 	vfma.f64	d7, d5, d4
 8014318:	ee24 6b06 	vmul.f64	d6, d4, d6
 801431c:	ee37 5b06 	vadd.f64	d5, d7, d6
 8014320:	ee15 1a90 	vmov	r1, s11
 8014324:	4299      	cmp	r1, r3
 8014326:	ee15 2a10 	vmov	r2, s10
 801432a:	f340 819b 	ble.w	8014664 <__ieee754_pow+0x5f4>
 801432e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8014332:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8014336:	4313      	orrs	r3, r2
 8014338:	f000 810a 	beq.w	8014550 <__ieee754_pow+0x4e0>
 801433c:	ed9f 7b06 	vldr	d7, [pc, #24]	; 8014358 <__ieee754_pow+0x2e8>
 8014340:	ee28 8b07 	vmul.f64	d8, d8, d7
 8014344:	ee28 7b07 	vmul.f64	d7, d8, d7
 8014348:	e6fb      	b.n	8014142 <__ieee754_pow+0xd2>
 801434a:	bf00      	nop
 801434c:	f3af 8000 	nop.w
	...
 8014358:	8800759c 	.word	0x8800759c
 801435c:	7e37e43c 	.word	0x7e37e43c
 8014360:	55555555 	.word	0x55555555
 8014364:	3fd55555 	.word	0x3fd55555
 8014368:	652b82fe 	.word	0x652b82fe
 801436c:	3ff71547 	.word	0x3ff71547
 8014370:	f85ddf44 	.word	0xf85ddf44
 8014374:	3e54ae0b 	.word	0x3e54ae0b
 8014378:	60000000 	.word	0x60000000
 801437c:	3ff71547 	.word	0x3ff71547
 8014380:	7ff00000 	.word	0x7ff00000
 8014384:	0801563f 	.word	0x0801563f
 8014388:	433fffff 	.word	0x433fffff
 801438c:	3fefffff 	.word	0x3fefffff
 8014390:	3ff00000 	.word	0x3ff00000
 8014394:	3fe00000 	.word	0x3fe00000
 8014398:	41e00000 	.word	0x41e00000
 801439c:	3feffffe 	.word	0x3feffffe
 80143a0:	408fffff 	.word	0x408fffff
 80143a4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80143a8:	f280 80ce 	bge.w	8014548 <__ieee754_pow+0x4d8>
 80143ac:	ed9d 6b00 	vldr	d6, [sp]
 80143b0:	ed9f 7bc1 	vldr	d7, [pc, #772]	; 80146b8 <__ieee754_pow+0x648>
 80143b4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80143b8:	ed8d 7b00 	vstr	d7, [sp]
 80143bc:	9c01      	ldr	r4, [sp, #4]
 80143be:	f06f 0334 	mvn.w	r3, #52	; 0x34
 80143c2:	1521      	asrs	r1, r4, #20
 80143c4:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80143c8:	4419      	add	r1, r3
 80143ca:	4be3      	ldr	r3, [pc, #908]	; (8014758 <__ieee754_pow+0x6e8>)
 80143cc:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80143d0:	f044 507f 	orr.w	r0, r4, #1069547520	; 0x3fc00000
 80143d4:	429c      	cmp	r4, r3
 80143d6:	f440 1040 	orr.w	r0, r0, #3145728	; 0x300000
 80143da:	dd06      	ble.n	80143ea <__ieee754_pow+0x37a>
 80143dc:	4bdf      	ldr	r3, [pc, #892]	; (801475c <__ieee754_pow+0x6ec>)
 80143de:	429c      	cmp	r4, r3
 80143e0:	f340 80b4 	ble.w	801454c <__ieee754_pow+0x4dc>
 80143e4:	3101      	adds	r1, #1
 80143e6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 80143ea:	2400      	movs	r4, #0
 80143ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80143f0:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 80143f4:	4603      	mov	r3, r0
 80143f6:	ec43 2b17 	vmov	d7, r2, r3
 80143fa:	4bd9      	ldr	r3, [pc, #868]	; (8014760 <__ieee754_pow+0x6f0>)
 80143fc:	ea4f 0cc4 	mov.w	ip, r4, lsl #3
 8014400:	4463      	add	r3, ip
 8014402:	ed93 5b00 	vldr	d5, [r3]
 8014406:	1040      	asrs	r0, r0, #1
 8014408:	ee37 2b45 	vsub.f64	d2, d7, d5
 801440c:	ee35 6b07 	vadd.f64	d6, d5, d7
 8014410:	ee84 1b06 	vdiv.f64	d1, d4, d6
 8014414:	ee22 6b01 	vmul.f64	d6, d2, d1
 8014418:	ed8d 6b00 	vstr	d6, [sp]
 801441c:	e9dd 8900 	ldrd	r8, r9, [sp]
 8014420:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
 8014424:	f500 2000 	add.w	r0, r0, #524288	; 0x80000
 8014428:	f04f 0800 	mov.w	r8, #0
 801442c:	eb00 4384 	add.w	r3, r0, r4, lsl #18
 8014430:	2200      	movs	r2, #0
 8014432:	ec49 8b14 	vmov	d4, r8, r9
 8014436:	ec43 2b16 	vmov	d6, r2, r3
 801443a:	eeb1 3b44 	vneg.f64	d3, d4
 801443e:	eea3 2b06 	vfma.f64	d2, d3, d6
 8014442:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014446:	ee37 7b46 	vsub.f64	d7, d7, d6
 801444a:	eea3 2b07 	vfma.f64	d2, d3, d7
 801444e:	ed9d 7b00 	vldr	d7, [sp]
 8014452:	ee22 2b01 	vmul.f64	d2, d2, d1
 8014456:	ee27 5b07 	vmul.f64	d5, d7, d7
 801445a:	ee37 6b04 	vadd.f64	d6, d7, d4
 801445e:	ed9f 1b98 	vldr	d1, [pc, #608]	; 80146c0 <__ieee754_pow+0x650>
 8014462:	ee25 0b05 	vmul.f64	d0, d5, d5
 8014466:	ee26 6b02 	vmul.f64	d6, d6, d2
 801446a:	ed9f 7b97 	vldr	d7, [pc, #604]	; 80146c8 <__ieee754_pow+0x658>
 801446e:	eea5 7b01 	vfma.f64	d7, d5, d1
 8014472:	ed9f 1b97 	vldr	d1, [pc, #604]	; 80146d0 <__ieee754_pow+0x660>
 8014476:	eea7 1b05 	vfma.f64	d1, d7, d5
 801447a:	ed9f 7b97 	vldr	d7, [pc, #604]	; 80146d8 <__ieee754_pow+0x668>
 801447e:	eea1 7b05 	vfma.f64	d7, d1, d5
 8014482:	ed9f 1b97 	vldr	d1, [pc, #604]	; 80146e0 <__ieee754_pow+0x670>
 8014486:	eea7 1b05 	vfma.f64	d1, d7, d5
 801448a:	ed9f 7b97 	vldr	d7, [pc, #604]	; 80146e8 <__ieee754_pow+0x678>
 801448e:	eea1 7b05 	vfma.f64	d7, d1, d5
 8014492:	eea0 6b07 	vfma.f64	d6, d0, d7
 8014496:	eeb0 7b08 	vmov.f64	d7, #8	; 0x40400000  3.0
 801449a:	eeb0 5b47 	vmov.f64	d5, d7
 801449e:	eea4 5b04 	vfma.f64	d5, d4, d4
 80144a2:	ee35 5b06 	vadd.f64	d5, d5, d6
 80144a6:	ed8d 5b02 	vstr	d5, [sp, #8]
 80144aa:	f8cd 8008 	str.w	r8, [sp, #8]
 80144ae:	ed9d 5b02 	vldr	d5, [sp, #8]
 80144b2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80144b6:	eea3 7b04 	vfma.f64	d7, d3, d4
 80144ba:	ee36 7b47 	vsub.f64	d7, d6, d7
 80144be:	ed9d 6b00 	vldr	d6, [sp]
 80144c2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80144c6:	eea2 7b05 	vfma.f64	d7, d2, d5
 80144ca:	eeb0 6b47 	vmov.f64	d6, d7
 80144ce:	eea4 6b05 	vfma.f64	d6, d4, d5
 80144d2:	ed8d 6b00 	vstr	d6, [sp]
 80144d6:	f8cd 8000 	str.w	r8, [sp]
 80144da:	ed9d 2b00 	vldr	d2, [sp]
 80144de:	eeb0 6b42 	vmov.f64	d6, d2
 80144e2:	eea3 6b05 	vfma.f64	d6, d3, d5
 80144e6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80144ea:	ed9f 6b81 	vldr	d6, [pc, #516]	; 80146f0 <__ieee754_pow+0x680>
 80144ee:	4b9d      	ldr	r3, [pc, #628]	; (8014764 <__ieee754_pow+0x6f4>)
 80144f0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80144f4:	ed9f 6b80 	vldr	d6, [pc, #512]	; 80146f8 <__ieee754_pow+0x688>
 80144f8:	4463      	add	r3, ip
 80144fa:	eea2 7b06 	vfma.f64	d7, d2, d6
 80144fe:	ed93 6b00 	vldr	d6, [r3]
 8014502:	4b99      	ldr	r3, [pc, #612]	; (8014768 <__ieee754_pow+0x6f8>)
 8014504:	ee37 6b06 	vadd.f64	d6, d7, d6
 8014508:	449c      	add	ip, r3
 801450a:	ed9c 1b00 	vldr	d1, [ip]
 801450e:	eeb0 4b46 	vmov.f64	d4, d6
 8014512:	ed9f 3b7b 	vldr	d3, [pc, #492]	; 8014700 <__ieee754_pow+0x690>
 8014516:	ee07 1a90 	vmov	s15, r1
 801451a:	eea2 4b03 	vfma.f64	d4, d2, d3
 801451e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8014522:	ee34 4b01 	vadd.f64	d4, d4, d1
 8014526:	ee34 5b07 	vadd.f64	d5, d4, d7
 801452a:	ed8d 5b00 	vstr	d5, [sp]
 801452e:	f8cd 8000 	str.w	r8, [sp]
 8014532:	ed9d 4b00 	vldr	d4, [sp]
 8014536:	ee34 7b47 	vsub.f64	d7, d4, d7
 801453a:	ee37 7b41 	vsub.f64	d7, d7, d1
 801453e:	eea2 7b43 	vfms.f64	d7, d2, d3
 8014542:	ee36 7b47 	vsub.f64	d7, d6, d7
 8014546:	e6ce      	b.n	80142e6 <__ieee754_pow+0x276>
 8014548:	2300      	movs	r3, #0
 801454a:	e73a      	b.n	80143c2 <__ieee754_pow+0x352>
 801454c:	2401      	movs	r4, #1
 801454e:	e74d      	b.n	80143ec <__ieee754_pow+0x37c>
 8014550:	ed9f 4b6d 	vldr	d4, [pc, #436]	; 8014708 <__ieee754_pow+0x698>
 8014554:	ee35 5b46 	vsub.f64	d5, d5, d6
 8014558:	ee37 4b04 	vadd.f64	d4, d7, d4
 801455c:	eeb4 4bc5 	vcmpe.f64	d4, d5
 8014560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014564:	f73f aeea 	bgt.w	801433c <__ieee754_pow+0x2cc>
 8014568:	4a80      	ldr	r2, [pc, #512]	; (801476c <__ieee754_pow+0x6fc>)
 801456a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801456e:	4293      	cmp	r3, r2
 8014570:	f340 808e 	ble.w	8014690 <__ieee754_pow+0x620>
 8014574:	151b      	asrs	r3, r3, #20
 8014576:	f2a3 30fe 	subw	r0, r3, #1022	; 0x3fe
 801457a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801457e:	4103      	asrs	r3, r0
 8014580:	440b      	add	r3, r1
 8014582:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8014586:	487a      	ldr	r0, [pc, #488]	; (8014770 <__ieee754_pow+0x700>)
 8014588:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801458c:	4110      	asrs	r0, r2
 801458e:	ea23 0500 	bic.w	r5, r3, r0
 8014592:	f3c3 0013 	ubfx	r0, r3, #0, #20
 8014596:	2400      	movs	r4, #0
 8014598:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 801459c:	f1c2 0214 	rsb	r2, r2, #20
 80145a0:	ec45 4b15 	vmov	d5, r4, r5
 80145a4:	4110      	asrs	r0, r2
 80145a6:	2900      	cmp	r1, #0
 80145a8:	bfb8      	it	lt
 80145aa:	4240      	neglt	r0, r0
 80145ac:	ee36 6b45 	vsub.f64	d6, d6, d5
 80145b0:	ee36 5b07 	vadd.f64	d5, d6, d7
 80145b4:	ec53 2b15 	vmov	r2, r3, d5
 80145b8:	2200      	movs	r2, #0
 80145ba:	ec43 2b15 	vmov	d5, r2, r3
 80145be:	ed9f 4b54 	vldr	d4, [pc, #336]	; 8014710 <__ieee754_pow+0x6a0>
 80145c2:	ee35 6b46 	vsub.f64	d6, d5, d6
 80145c6:	ee37 6b46 	vsub.f64	d6, d7, d6
 80145ca:	ed9f 7b53 	vldr	d7, [pc, #332]	; 8014718 <__ieee754_pow+0x6a8>
 80145ce:	ee25 7b07 	vmul.f64	d7, d5, d7
 80145d2:	eea6 7b04 	vfma.f64	d7, d6, d4
 80145d6:	ed9f 6b52 	vldr	d6, [pc, #328]	; 8014720 <__ieee754_pow+0x6b0>
 80145da:	eeb0 4b47 	vmov.f64	d4, d7
 80145de:	eea5 4b06 	vfma.f64	d4, d5, d6
 80145e2:	eeb0 3b44 	vmov.f64	d3, d4
 80145e6:	eea5 3b46 	vfms.f64	d3, d5, d6
 80145ea:	ed9f 5b4f 	vldr	d5, [pc, #316]	; 8014728 <__ieee754_pow+0x6b8>
 80145ee:	ee37 7b43 	vsub.f64	d7, d7, d3
 80145f2:	ee24 6b04 	vmul.f64	d6, d4, d4
 80145f6:	ed9f 3b4e 	vldr	d3, [pc, #312]	; 8014730 <__ieee754_pow+0x6c0>
 80145fa:	eea4 7b07 	vfma.f64	d7, d4, d7
 80145fe:	eea6 3b05 	vfma.f64	d3, d6, d5
 8014602:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 8014738 <__ieee754_pow+0x6c8>
 8014606:	eea3 5b06 	vfma.f64	d5, d3, d6
 801460a:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 8014740 <__ieee754_pow+0x6d0>
 801460e:	eea5 3b06 	vfma.f64	d3, d5, d6
 8014612:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 8014748 <__ieee754_pow+0x6d8>
 8014616:	eea3 5b06 	vfma.f64	d5, d3, d6
 801461a:	eeb0 3b44 	vmov.f64	d3, d4
 801461e:	eea5 3b46 	vfms.f64	d3, d5, d6
 8014622:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8014626:	eeb0 6b43 	vmov.f64	d6, d3
 801462a:	ee24 3b03 	vmul.f64	d3, d4, d3
 801462e:	ee36 5b45 	vsub.f64	d5, d6, d5
 8014632:	ee83 6b05 	vdiv.f64	d6, d3, d5
 8014636:	ee36 7b47 	vsub.f64	d7, d6, d7
 801463a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801463e:	ee37 7b44 	vsub.f64	d7, d7, d4
 8014642:	ee36 7b47 	vsub.f64	d7, d6, d7
 8014646:	ed8d 7b00 	vstr	d7, [sp]
 801464a:	9901      	ldr	r1, [sp, #4]
 801464c:	eb01 5100 	add.w	r1, r1, r0, lsl #20
 8014650:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8014654:	da1e      	bge.n	8014694 <__ieee754_pow+0x624>
 8014656:	eeb0 0b47 	vmov.f64	d0, d7
 801465a:	f000 f989 	bl	8014970 <scalbn>
 801465e:	ee20 7b08 	vmul.f64	d7, d0, d8
 8014662:	e56e      	b.n	8014142 <__ieee754_pow+0xd2>
 8014664:	4b43      	ldr	r3, [pc, #268]	; (8014774 <__ieee754_pow+0x704>)
 8014666:	f021 4000 	bic.w	r0, r1, #2147483648	; 0x80000000
 801466a:	4298      	cmp	r0, r3
 801466c:	f77f af7c 	ble.w	8014568 <__ieee754_pow+0x4f8>
 8014670:	4b41      	ldr	r3, [pc, #260]	; (8014778 <__ieee754_pow+0x708>)
 8014672:	440b      	add	r3, r1
 8014674:	4313      	orrs	r3, r2
 8014676:	d002      	beq.n	801467e <__ieee754_pow+0x60e>
 8014678:	ed9f 7b35 	vldr	d7, [pc, #212]	; 8014750 <__ieee754_pow+0x6e0>
 801467c:	e660      	b.n	8014340 <__ieee754_pow+0x2d0>
 801467e:	ee35 5b46 	vsub.f64	d5, d5, d6
 8014682:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8014686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801468a:	f6ff af6d 	blt.w	8014568 <__ieee754_pow+0x4f8>
 801468e:	e7f3      	b.n	8014678 <__ieee754_pow+0x608>
 8014690:	2000      	movs	r0, #0
 8014692:	e78d      	b.n	80145b0 <__ieee754_pow+0x540>
 8014694:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014698:	460b      	mov	r3, r1
 801469a:	ec43 2b10 	vmov	d0, r2, r3
 801469e:	e7de      	b.n	801465e <__ieee754_pow+0x5ee>
 80146a0:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 80146a4:	e54d      	b.n	8014142 <__ieee754_pow+0xd2>
 80146a6:	e9cd 6700 	strd	r6, r7, [sp]
 80146aa:	e574      	b.n	8014196 <__ieee754_pow+0x126>
 80146ac:	ed8d 8b00 	vstr	d8, [sp]
 80146b0:	e571      	b.n	8014196 <__ieee754_pow+0x126>
 80146b2:	4615      	mov	r5, r2
 80146b4:	e557      	b.n	8014166 <__ieee754_pow+0xf6>
 80146b6:	bf00      	nop
 80146b8:	00000000 	.word	0x00000000
 80146bc:	43400000 	.word	0x43400000
 80146c0:	4a454eef 	.word	0x4a454eef
 80146c4:	3fca7e28 	.word	0x3fca7e28
 80146c8:	93c9db65 	.word	0x93c9db65
 80146cc:	3fcd864a 	.word	0x3fcd864a
 80146d0:	a91d4101 	.word	0xa91d4101
 80146d4:	3fd17460 	.word	0x3fd17460
 80146d8:	518f264d 	.word	0x518f264d
 80146dc:	3fd55555 	.word	0x3fd55555
 80146e0:	db6fabff 	.word	0xdb6fabff
 80146e4:	3fdb6db6 	.word	0x3fdb6db6
 80146e8:	33333303 	.word	0x33333303
 80146ec:	3fe33333 	.word	0x3fe33333
 80146f0:	dc3a03fd 	.word	0xdc3a03fd
 80146f4:	3feec709 	.word	0x3feec709
 80146f8:	145b01f5 	.word	0x145b01f5
 80146fc:	be3e2fe0 	.word	0xbe3e2fe0
 8014700:	e0000000 	.word	0xe0000000
 8014704:	3feec709 	.word	0x3feec709
 8014708:	652b82fe 	.word	0x652b82fe
 801470c:	3c971547 	.word	0x3c971547
 8014710:	fefa39ef 	.word	0xfefa39ef
 8014714:	3fe62e42 	.word	0x3fe62e42
 8014718:	0ca86c39 	.word	0x0ca86c39
 801471c:	be205c61 	.word	0xbe205c61
 8014720:	00000000 	.word	0x00000000
 8014724:	3fe62e43 	.word	0x3fe62e43
 8014728:	72bea4d0 	.word	0x72bea4d0
 801472c:	3e663769 	.word	0x3e663769
 8014730:	c5d26bf1 	.word	0xc5d26bf1
 8014734:	bebbbd41 	.word	0xbebbbd41
 8014738:	af25de2c 	.word	0xaf25de2c
 801473c:	3f11566a 	.word	0x3f11566a
 8014740:	16bebd93 	.word	0x16bebd93
 8014744:	bf66c16c 	.word	0xbf66c16c
 8014748:	5555553e 	.word	0x5555553e
 801474c:	3fc55555 	.word	0x3fc55555
 8014750:	c2f8f359 	.word	0xc2f8f359
 8014754:	01a56e1f 	.word	0x01a56e1f
 8014758:	0003988e 	.word	0x0003988e
 801475c:	000bb679 	.word	0x000bb679
 8014760:	080169b8 	.word	0x080169b8
 8014764:	080169d8 	.word	0x080169d8
 8014768:	080169c8 	.word	0x080169c8
 801476c:	3fe00000 	.word	0x3fe00000
 8014770:	000fffff 	.word	0x000fffff
 8014774:	4090cbff 	.word	0x4090cbff
 8014778:	3f6f3400 	.word	0x3f6f3400

0801477c <__ieee754_sqrt>:
 801477c:	eeb1 0bc0 	vsqrt.f64	d0, d0
 8014780:	4770      	bx	lr

08014782 <__ieee754_sqrtf>:
 8014782:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8014786:	4770      	bx	lr

08014788 <with_errnof>:
 8014788:	b510      	push	{r4, lr}
 801478a:	ed2d 8b02 	vpush	{d8}
 801478e:	eeb0 8a40 	vmov.f32	s16, s0
 8014792:	4604      	mov	r4, r0
 8014794:	f7fe fcd0 	bl	8013138 <__errno>
 8014798:	eeb0 0a48 	vmov.f32	s0, s16
 801479c:	ecbd 8b02 	vpop	{d8}
 80147a0:	6004      	str	r4, [r0, #0]
 80147a2:	bd10      	pop	{r4, pc}

080147a4 <xflowf>:
 80147a4:	b130      	cbz	r0, 80147b4 <xflowf+0x10>
 80147a6:	eef1 7a40 	vneg.f32	s15, s0
 80147aa:	2022      	movs	r0, #34	; 0x22
 80147ac:	ee27 0a80 	vmul.f32	s0, s15, s0
 80147b0:	f7ff bfea 	b.w	8014788 <with_errnof>
 80147b4:	eef0 7a40 	vmov.f32	s15, s0
 80147b8:	e7f7      	b.n	80147aa <xflowf+0x6>
	...

080147bc <__math_uflowf>:
 80147bc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80147c4 <__math_uflowf+0x8>
 80147c0:	f7ff bff0 	b.w	80147a4 <xflowf>
 80147c4:	10000000 	.word	0x10000000

080147c8 <__math_may_uflowf>:
 80147c8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80147d0 <__math_may_uflowf+0x8>
 80147cc:	f7ff bfea 	b.w	80147a4 <xflowf>
 80147d0:	1a200000 	.word	0x1a200000

080147d4 <__math_oflowf>:
 80147d4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80147dc <__math_oflowf+0x8>
 80147d8:	f7ff bfe4 	b.w	80147a4 <xflowf>
 80147dc:	70000000 	.word	0x70000000

080147e0 <__math_divzerof>:
 80147e0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80147e4:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 80147e8:	2800      	cmp	r0, #0
 80147ea:	fe40 7a27 	vseleq.f32	s15, s0, s15
 80147ee:	ed9f 0a03 	vldr	s0, [pc, #12]	; 80147fc <__math_divzerof+0x1c>
 80147f2:	2022      	movs	r0, #34	; 0x22
 80147f4:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80147f8:	f7ff bfc6 	b.w	8014788 <with_errnof>
 80147fc:	00000000 	.word	0x00000000

08014800 <__math_invalidf>:
 8014800:	eef0 7a40 	vmov.f32	s15, s0
 8014804:	ee30 7a40 	vsub.f32	s14, s0, s0
 8014808:	eef4 7a67 	vcmp.f32	s15, s15
 801480c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014810:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8014814:	d602      	bvs.n	801481c <__math_invalidf+0x1c>
 8014816:	2021      	movs	r0, #33	; 0x21
 8014818:	f7ff bfb6 	b.w	8014788 <with_errnof>
 801481c:	4770      	bx	lr

0801481e <fabs>:
 801481e:	ec51 0b10 	vmov	r0, r1, d0
 8014822:	ee10 2a10 	vmov	r2, s0
 8014826:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801482a:	ec43 2b10 	vmov	d0, r2, r3
 801482e:	4770      	bx	lr

08014830 <finite>:
 8014830:	ee10 3a90 	vmov	r3, s1
 8014834:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8014838:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801483c:	0fc0      	lsrs	r0, r0, #31
 801483e:	4770      	bx	lr

08014840 <matherr>:
 8014840:	2000      	movs	r0, #0
 8014842:	4770      	bx	lr
 8014844:	0000      	movs	r0, r0
	...

08014848 <nan>:
 8014848:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014850 <nan+0x8>
 801484c:	4770      	bx	lr
 801484e:	bf00      	nop
 8014850:	00000000 	.word	0x00000000
 8014854:	7ff80000 	.word	0x7ff80000

08014858 <rint>:
 8014858:	b530      	push	{r4, r5, lr}
 801485a:	b085      	sub	sp, #20
 801485c:	ed8d 0b00 	vstr	d0, [sp]
 8014860:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014864:	f3c3 510a 	ubfx	r1, r3, #20, #11
 8014868:	f2a1 30ff 	subw	r0, r1, #1023	; 0x3ff
 801486c:	2813      	cmp	r0, #19
 801486e:	ea4f 74d3 	mov.w	r4, r3, lsr #31
 8014872:	dc5a      	bgt.n	801492a <rint+0xd2>
 8014874:	2800      	cmp	r0, #0
 8014876:	da2f      	bge.n	80148d8 <rint+0x80>
 8014878:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801487c:	4311      	orrs	r1, r2
 801487e:	d027      	beq.n	80148d0 <rint+0x78>
 8014880:	f3c3 0513 	ubfx	r5, r3, #0, #20
 8014884:	4315      	orrs	r5, r2
 8014886:	426a      	negs	r2, r5
 8014888:	432a      	orrs	r2, r5
 801488a:	0b12      	lsrs	r2, r2, #12
 801488c:	0c5b      	lsrs	r3, r3, #17
 801488e:	045b      	lsls	r3, r3, #17
 8014890:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8014894:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014898:	ea42 0103 	orr.w	r1, r2, r3
 801489c:	4b31      	ldr	r3, [pc, #196]	; (8014964 <rint+0x10c>)
 801489e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80148a2:	ed93 6b00 	vldr	d6, [r3]
 80148a6:	ec41 0b17 	vmov	d7, r0, r1
 80148aa:	ee36 7b07 	vadd.f64	d7, d6, d7
 80148ae:	ed8d 7b02 	vstr	d7, [sp, #8]
 80148b2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80148b6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80148ba:	ed8d 7b00 	vstr	d7, [sp]
 80148be:	9b01      	ldr	r3, [sp, #4]
 80148c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80148c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80148c8:	ea43 71c4 	orr.w	r1, r3, r4, lsl #31
 80148cc:	e9cd 0100 	strd	r0, r1, [sp]
 80148d0:	ed9d 0b00 	vldr	d0, [sp]
 80148d4:	b005      	add	sp, #20
 80148d6:	bd30      	pop	{r4, r5, pc}
 80148d8:	4923      	ldr	r1, [pc, #140]	; (8014968 <rint+0x110>)
 80148da:	4101      	asrs	r1, r0
 80148dc:	ea03 0501 	and.w	r5, r3, r1
 80148e0:	4315      	orrs	r5, r2
 80148e2:	d0f5      	beq.n	80148d0 <rint+0x78>
 80148e4:	0849      	lsrs	r1, r1, #1
 80148e6:	ea03 0501 	and.w	r5, r3, r1
 80148ea:	432a      	orrs	r2, r5
 80148ec:	d00b      	beq.n	8014906 <rint+0xae>
 80148ee:	ea23 0101 	bic.w	r1, r3, r1
 80148f2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80148f6:	2813      	cmp	r0, #19
 80148f8:	fa43 f300 	asr.w	r3, r3, r0
 80148fc:	bf0c      	ite	eq
 80148fe:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 8014902:	2200      	movne	r2, #0
 8014904:	430b      	orrs	r3, r1
 8014906:	4619      	mov	r1, r3
 8014908:	4b16      	ldr	r3, [pc, #88]	; (8014964 <rint+0x10c>)
 801490a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801490e:	ed94 6b00 	vldr	d6, [r4]
 8014912:	4610      	mov	r0, r2
 8014914:	ec41 0b17 	vmov	d7, r0, r1
 8014918:	ee36 7b07 	vadd.f64	d7, d6, d7
 801491c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014920:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014924:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014928:	e008      	b.n	801493c <rint+0xe4>
 801492a:	2833      	cmp	r0, #51	; 0x33
 801492c:	dd09      	ble.n	8014942 <rint+0xea>
 801492e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8014932:	d1cd      	bne.n	80148d0 <rint+0x78>
 8014934:	ed9d 7b00 	vldr	d7, [sp]
 8014938:	ee37 7b07 	vadd.f64	d7, d7, d7
 801493c:	ed8d 7b00 	vstr	d7, [sp]
 8014940:	e7c6      	b.n	80148d0 <rint+0x78>
 8014942:	f2a1 4013 	subw	r0, r1, #1043	; 0x413
 8014946:	f04f 31ff 	mov.w	r1, #4294967295
 801494a:	40c1      	lsrs	r1, r0
 801494c:	420a      	tst	r2, r1
 801494e:	d0bf      	beq.n	80148d0 <rint+0x78>
 8014950:	0849      	lsrs	r1, r1, #1
 8014952:	420a      	tst	r2, r1
 8014954:	bf1f      	itttt	ne
 8014956:	ea22 0101 	bicne.w	r1, r2, r1
 801495a:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 801495e:	4102      	asrne	r2, r0
 8014960:	430a      	orrne	r2, r1
 8014962:	e7d0      	b.n	8014906 <rint+0xae>
 8014964:	080169e8 	.word	0x080169e8
 8014968:	000fffff 	.word	0x000fffff
 801496c:	00000000 	.word	0x00000000

08014970 <scalbn>:
 8014970:	b500      	push	{lr}
 8014972:	ed2d 8b02 	vpush	{d8}
 8014976:	b083      	sub	sp, #12
 8014978:	ed8d 0b00 	vstr	d0, [sp]
 801497c:	9b01      	ldr	r3, [sp, #4]
 801497e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8014982:	b9a2      	cbnz	r2, 80149ae <scalbn+0x3e>
 8014984:	9a00      	ldr	r2, [sp, #0]
 8014986:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801498a:	4313      	orrs	r3, r2
 801498c:	d03a      	beq.n	8014a04 <scalbn+0x94>
 801498e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8014a48 <scalbn+0xd8>
 8014992:	4b35      	ldr	r3, [pc, #212]	; (8014a68 <scalbn+0xf8>)
 8014994:	ee20 7b07 	vmul.f64	d7, d0, d7
 8014998:	4298      	cmp	r0, r3
 801499a:	ed8d 7b00 	vstr	d7, [sp]
 801499e:	da11      	bge.n	80149c4 <scalbn+0x54>
 80149a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 8014a50 <scalbn+0xe0>
 80149a4:	ed9d 6b00 	vldr	d6, [sp]
 80149a8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80149ac:	e007      	b.n	80149be <scalbn+0x4e>
 80149ae:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80149b2:	428a      	cmp	r2, r1
 80149b4:	d10a      	bne.n	80149cc <scalbn+0x5c>
 80149b6:	ed9d 7b00 	vldr	d7, [sp]
 80149ba:	ee37 7b07 	vadd.f64	d7, d7, d7
 80149be:	ed8d 7b00 	vstr	d7, [sp]
 80149c2:	e01f      	b.n	8014a04 <scalbn+0x94>
 80149c4:	9b01      	ldr	r3, [sp, #4]
 80149c6:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80149ca:	3a36      	subs	r2, #54	; 0x36
 80149cc:	4402      	add	r2, r0
 80149ce:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80149d2:	428a      	cmp	r2, r1
 80149d4:	dd0a      	ble.n	80149ec <scalbn+0x7c>
 80149d6:	ed9f 8b20 	vldr	d8, [pc, #128]	; 8014a58 <scalbn+0xe8>
 80149da:	eeb0 0b48 	vmov.f64	d0, d8
 80149de:	ed9d 1b00 	vldr	d1, [sp]
 80149e2:	f000 f843 	bl	8014a6c <copysign>
 80149e6:	ee20 7b08 	vmul.f64	d7, d0, d8
 80149ea:	e7e8      	b.n	80149be <scalbn+0x4e>
 80149ec:	2a00      	cmp	r2, #0
 80149ee:	dd10      	ble.n	8014a12 <scalbn+0xa2>
 80149f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80149f4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80149f8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80149fc:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8014a00:	e9cd 0100 	strd	r0, r1, [sp]
 8014a04:	ed9d 0b00 	vldr	d0, [sp]
 8014a08:	b003      	add	sp, #12
 8014a0a:	ecbd 8b02 	vpop	{d8}
 8014a0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8014a12:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8014a16:	da06      	bge.n	8014a26 <scalbn+0xb6>
 8014a18:	f24c 3350 	movw	r3, #50000	; 0xc350
 8014a1c:	4298      	cmp	r0, r3
 8014a1e:	dcda      	bgt.n	80149d6 <scalbn+0x66>
 8014a20:	ed9f 8b0b 	vldr	d8, [pc, #44]	; 8014a50 <scalbn+0xe0>
 8014a24:	e7d9      	b.n	80149da <scalbn+0x6a>
 8014a26:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014a2a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014a2e:	3236      	adds	r2, #54	; 0x36
 8014a30:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014a34:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8014a38:	ec41 0b17 	vmov	d7, r0, r1
 8014a3c:	ed9f 6b08 	vldr	d6, [pc, #32]	; 8014a60 <scalbn+0xf0>
 8014a40:	e7b2      	b.n	80149a8 <scalbn+0x38>
 8014a42:	bf00      	nop
 8014a44:	f3af 8000 	nop.w
 8014a48:	00000000 	.word	0x00000000
 8014a4c:	43500000 	.word	0x43500000
 8014a50:	c2f8f359 	.word	0xc2f8f359
 8014a54:	01a56e1f 	.word	0x01a56e1f
 8014a58:	8800759c 	.word	0x8800759c
 8014a5c:	7e37e43c 	.word	0x7e37e43c
 8014a60:	00000000 	.word	0x00000000
 8014a64:	3c900000 	.word	0x3c900000
 8014a68:	ffff3cb0 	.word	0xffff3cb0

08014a6c <copysign>:
 8014a6c:	ec51 0b10 	vmov	r0, r1, d0
 8014a70:	ee11 0a90 	vmov	r0, s3
 8014a74:	ee10 2a10 	vmov	r2, s0
 8014a78:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8014a7c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8014a80:	ea41 0300 	orr.w	r3, r1, r0
 8014a84:	ec43 2b10 	vmov	d0, r2, r3
 8014a88:	4770      	bx	lr
	...

08014a8c <_init>:
 8014a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a8e:	bf00      	nop
 8014a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a92:	bc08      	pop	{r3}
 8014a94:	469e      	mov	lr, r3
 8014a96:	4770      	bx	lr

08014a98 <_fini>:
 8014a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a9a:	bf00      	nop
 8014a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a9e:	bc08      	pop	{r3}
 8014aa0:	469e      	mov	lr, r3
 8014aa2:	4770      	bx	lr
