$date
	Wed Jul 16 12:53:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_register $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 & data_in [7:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var reg 8 ' data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b0 &
0%
0$
b0 #
0"
bx !
$end
#5000
1"
#10000
b0 !
b0 '
0"
1%
#15000
1"
#20000
0"
0%
#25000
1"
#30000
0"
1$
b10101011 #
b10101011 &
#35000
b10101011 !
b10101011 '
1"
#40000
0"
0$
#45000
1"
#50000
0"
#55000
1"
#60000
0"
b11001101 #
b11001101 &
#65000
1"
#70000
0"
1$
#75000
b11001101 !
b11001101 '
1"
#80000
0"
