# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dds.gen/sources_1/bd/dds/ip/dds_dds_compiler_0_0/sim/dds_dds_compiler_0_0.vhd" \

# Do not sort compile order
nosort
