==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file ../include; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] Analyzing design file 'top_graph_top_rfi_C.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.79 seconds; current allocated memory: 114.625 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.139.149.159.169.179.189.199.209.278.288)' into 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' into 'stdDeviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/stdCpt.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'computeAverage(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'computeVariance(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'MIN(ap_int<16>*, ap_int<16>) (.518.530.536)' into 'sortList(ap_int<16>*, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:80:0)
INFO: [HLS 214-178] Inlining function 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/madCpt.hpp:89:0)
INFO: [HLS 214-178] Inlining function 'madFilter(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/rfiFilter.hpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.31 seconds. CPU system time: 0.47 seconds. Elapsed time: 9.95 seconds; current allocated memory: 116.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 116.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.79 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.04 seconds; current allocated memory: 236.402 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.83 seconds; current allocated memory: 410.520 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'stdDeviationList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (../include/madCpt.hpp:40) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Inner' (../include/madCpt.hpp:53) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (../include/stdCpt.hpp:72) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/stdCpt.hpp:76) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/rfiFilter.hpp:69) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (../include/madCpt.hpp:126) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_3' (../include/madCpt.hpp:131) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32766 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'occurence_loop' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2048 for loop 'occurence_loop' in function 'sortList'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_graph_top_rfi_C' (top_graph_top_rfi_C.cpp:126), detected/extracted 11 process function(s): 
	 'Brd_Acq_Im'
	 'Brd_Acq_Real'
	 'STDCpt<2048, 3, ap_int<16> >'
	 'MADCpt<2048, 3, ap_int<16> >'
	 'Brd_STD_R'
	 'Brd_MAD_R'
	 'Brd_MAD_I'
	 'Brd_STD_I'
	 'RFIFilter<0, 2048, ap_int<16> >'
	 'Brd_Res_Im'
	 'Brd_Res_Real'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/stdCpt.hpp:39:37) in function 'stdDeviationList'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:64:38) to (../include/madCpt.hpp:77:1) in function 'computeMedian'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:114:16) to (../include/madCpt.hpp:126:23) in function 'MADCpt<2048, 3, ap_int<16> >'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.31 seconds; current allocated memory: 586.121 MB.
WARNING: [XFORM 203-561] 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' is an infinite loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list' (../include/stdCpt.hpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_list' (../include/madCpt.hpp:56:34)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/stdCpt.hpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/stdCpt.hpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/stdCpt.hpp:73:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo.V' (../include/stdCpt.hpp:74:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/rfiFilter.hpp:63:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/rfiFilter.hpp:64:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/rfiFilter.hpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'RDRi.V' (../include/madCpt.hpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'RDIi.V' (../include/madCpt.hpp:98:17)
INFO: [HLS 200-472] Inferring partial write operation for 'MRo.V' (../include/madCpt.hpp:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'MIo.V' (../include/madCpt.hpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_I.V' (../include/madCpt.hpp:82:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.87 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.22 seconds; current allocated memory: 955.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_graph_top_rfi_C' ...
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >' to 'STDCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_96_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_110' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_126_2' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_131_3' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >' to 'MADCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_2' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_1' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_3' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >' to 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.43 seconds; current allocated memory: 957.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 957.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 957.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 957.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 958.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 958.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 958.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 958.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 958.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 958.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_29) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 81, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'add' operation ('ret.V') [172]  (0 ns)
	'sub' operation ('ret.V') [179]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 961.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 961.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 152, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 962.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 962.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 963.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 963.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 963.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 963.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 964.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 964.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 964.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 964.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 964.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 964.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 965.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 965.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 966.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 966.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'occurence_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'occurence_loop'
WARNING: [HLS 200-871] Estimated clock period (8.585ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_occurence_loop' consists of the following:	'load' operation ('count_V_load') on array 'count_V' [31]  (3.25 ns)
	'select' operation ('reuse_select') [33]  (0 ns)
	'add' operation ('add_ln885') [34]  (2.08 ns)
	'store' operation ('count_V_addr_write_ln885') of variable 'add_ln885' on array 'count_V' [35]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 966.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 966.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 966.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 966.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 966.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 966.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 967.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 967.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 967.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 967.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 968.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 968.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 968.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 968.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_131_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 968.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 968.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 969.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 969.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 970.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 970.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 970.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 970.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 970.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 970.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 970.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 970.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 970.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 970.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 970.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 970.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 971.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 971.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 971.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 971.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 971.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 971.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 971.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 971.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 971.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 971.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 972.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 972.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 972.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 973.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 974.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 974.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 975.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 15308 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 981.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stdDeviationList' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'stdDeviationList' is 10078 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stdDeviationList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 990.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 993.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 993.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 994.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 995.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 997.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1000.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1001.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_occurence_loop' pipeline 'occurence_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_occurence_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1002.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_Inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1003.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1004.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeMedian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1005.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1007.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1007.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1008.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' pipeline 'VITIS_LOOP_131_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1009.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1011.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1014.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1014.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1015.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1015.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1016.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1017.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1018.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1018.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1020.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1021.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1021.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_graph_top_rfi_C' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for top_graph_top_rfi_C
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_graph_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1023.176 MB.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 650ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=top_graph_top_rfi_C.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 650 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output top_graph_top_rfi_C.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file ../include; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'top_graph_top_rfi_C.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.83 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.84 seconds; current allocated memory: 116.254 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.139.149.159.169.179.189.199.209.278.288)' into 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' into 'stdDeviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/stdCpt.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'computeAverage(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'computeVariance(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'MIN(ap_int<16>*, ap_int<16>) (.518.530.536)' into 'sortList(ap_int<16>*, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:80:0)
INFO: [HLS 214-178] Inlining function 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/madCpt.hpp:89:0)
INFO: [HLS 214-178] Inlining function 'madFilter(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/rfiFilter.hpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.38 seconds. CPU system time: 0.4 seconds. Elapsed time: 9 seconds; current allocated memory: 118.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 118.641 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.85 seconds; current allocated memory: 238.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 412.238 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'stdDeviationList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (../include/madCpt.hpp:40) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Inner' (../include/madCpt.hpp:53) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (../include/stdCpt.hpp:72) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/stdCpt.hpp:76) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/rfiFilter.hpp:69) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (../include/madCpt.hpp:126) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_3' (../include/madCpt.hpp:131) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32766 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'occurence_loop' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2048 for loop 'occurence_loop' in function 'sortList'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_graph_top_rfi_C' (top_graph_top_rfi_C.cpp:126), detected/extracted 11 process function(s): 
	 'Brd_Acq_Im'
	 'Brd_Acq_Real'
	 'STDCpt<2048, 3, ap_int<16> >'
	 'MADCpt<2048, 3, ap_int<16> >'
	 'Brd_STD_R'
	 'Brd_MAD_R'
	 'Brd_MAD_I'
	 'Brd_STD_I'
	 'RFIFilter<0, 2048, ap_int<16> >'
	 'Brd_Res_Im'
	 'Brd_Res_Real'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/stdCpt.hpp:39:37) in function 'stdDeviationList'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:64:38) to (../include/madCpt.hpp:77:1) in function 'computeMedian'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:114:16) to (../include/madCpt.hpp:126:23) in function 'MADCpt<2048, 3, ap_int<16> >'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.26 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.53 seconds; current allocated memory: 602.969 MB.
WARNING: [XFORM 203-561] 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' is an infinite loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list' (../include/stdCpt.hpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_list' (../include/madCpt.hpp:56:34)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/stdCpt.hpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/stdCpt.hpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/stdCpt.hpp:73:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo.V' (../include/stdCpt.hpp:74:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/rfiFilter.hpp:63:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/rfiFilter.hpp:64:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/rfiFilter.hpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'RDRi.V' (../include/madCpt.hpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'RDIi.V' (../include/madCpt.hpp:98:17)
INFO: [HLS 200-472] Inferring partial write operation for 'MRo.V' (../include/madCpt.hpp:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'MIo.V' (../include/madCpt.hpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_I.V' (../include/madCpt.hpp:82:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.46 seconds; current allocated memory: 973.141 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_graph_top_rfi_C' ...
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >' to 'STDCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_96_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_110' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_126_2' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_131_3' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >' to 'MADCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_2' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_1' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_3' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >' to 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.48 seconds; current allocated memory: 975.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 975.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 975.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 975.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 975.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 975.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 976.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 976.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 976.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 976.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_29) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 978.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 978.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 979.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 979.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 979.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 979.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 980.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 980.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 980.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 980.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 980.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 980.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 981.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 981.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 981.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 981.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 982.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 982.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'occurence_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'occurence_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 982.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 982.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 982.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 982.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 983.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 983.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 983.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 983.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 983.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 983.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 984.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 984.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_131_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 984.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 985.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 985.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 986.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 986.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 986.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 986.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 986.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 986.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 987.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 987.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 987.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 987.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 987.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 987.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 988.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 988.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 988.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 988.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 988.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 988.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 988.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 988.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 989.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 989.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 989.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 990.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 991.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 991.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 992.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 996.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stdDeviationList' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stdDeviationList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1002.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1003.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1004.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1005.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1006.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1008.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1011.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1012.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_occurence_loop' pipeline 'occurence_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_occurence_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1013.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_Inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1014.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1015.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeMedian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1016.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1018.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1019.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1020.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' pipeline 'VITIS_LOOP_131_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1021.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_1_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1023.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_graph_top_rfi_C' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for top_graph_top_rfi_C
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_graph_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.012 GB.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1.538ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=top_graph_top_rfi_C.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 1.538 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output top_graph_top_rfi_C.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file ../include; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'top_graph_top_rfi_C.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.24 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.4 seconds; current allocated memory: 116.254 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.139.149.159.169.179.189.199.209.278.288)' into 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' into 'stdDeviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/stdCpt.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'computeAverage(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'computeVariance(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'MIN(ap_int<16>*, ap_int<16>) (.518.530.536)' into 'sortList(ap_int<16>*, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:80:0)
INFO: [HLS 214-178] Inlining function 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/madCpt.hpp:89:0)
INFO: [HLS 214-178] Inlining function 'madFilter(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/rfiFilter.hpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.3 seconds. CPU system time: 0.41 seconds. Elapsed time: 8.77 seconds; current allocated memory: 118.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 118.641 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.79 seconds; current allocated memory: 238.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.7 seconds; current allocated memory: 412.461 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'stdDeviationList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (../include/madCpt.hpp:40) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Inner' (../include/madCpt.hpp:53) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (../include/stdCpt.hpp:72) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/stdCpt.hpp:76) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/rfiFilter.hpp:69) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (../include/madCpt.hpp:126) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_3' (../include/madCpt.hpp:131) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32766 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'occurence_loop' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2048 for loop 'occurence_loop' in function 'sortList'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_graph_top_rfi_C' (top_graph_top_rfi_C.cpp:126), detected/extracted 11 process function(s): 
	 'Brd_Acq_Im'
	 'Brd_Acq_Real'
	 'STDCpt<2048, 3, ap_int<16> >'
	 'MADCpt<2048, 3, ap_int<16> >'
	 'Brd_STD_R'
	 'Brd_MAD_R'
	 'Brd_MAD_I'
	 'Brd_STD_I'
	 'RFIFilter<0, 2048, ap_int<16> >'
	 'Brd_Res_Im'
	 'Brd_Res_Real'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/stdCpt.hpp:39:37) in function 'stdDeviationList'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:64:38) to (../include/madCpt.hpp:77:1) in function 'computeMedian'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:114:16) to (../include/madCpt.hpp:126:23) in function 'MADCpt<2048, 3, ap_int<16> >'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.41 seconds; current allocated memory: 602.980 MB.
WARNING: [XFORM 203-561] 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' is an infinite loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list' (../include/stdCpt.hpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_list' (../include/madCpt.hpp:56:34)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/stdCpt.hpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/stdCpt.hpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/stdCpt.hpp:73:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo.V' (../include/stdCpt.hpp:74:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/rfiFilter.hpp:63:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/rfiFilter.hpp:64:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/rfiFilter.hpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'RDRi.V' (../include/madCpt.hpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'RDIi.V' (../include/madCpt.hpp:98:17)
INFO: [HLS 200-472] Inferring partial write operation for 'MRo.V' (../include/madCpt.hpp:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'MIo.V' (../include/madCpt.hpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_I.V' (../include/madCpt.hpp:82:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.11 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.34 seconds; current allocated memory: 973.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_graph_top_rfi_C' ...
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >' to 'STDCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_96_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_110' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_126_2' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_131_3' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >' to 'MADCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_2' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_1' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_3' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >' to 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.42 seconds; current allocated memory: 975.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 975.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 975.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 975.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' (loop 'loop_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 975.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 975.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_6_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_21_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' consists of the following:	'load' operation ('sum_V_load') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 976.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 976.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_8_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_21_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' consists of the following:	'load' operation ('sum_V_2_load') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 976.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 976.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_29) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.87ns)  of 'mul' operation ('Elog2.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 140, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (3.871ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'mul' operation ('mul_ln691') [53]  (3.87 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 978.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 979.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.31ns)  of 'sitofp' operation ('__x', ../include/stdCpt.hpp:40) exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'stdDeviationList' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 236, loop 'VITIS_LOOP_39_1'
WARNING: [HLS 200-871] Estimated clock period (6.312ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'stdDeviationList' consists of the following:	'sitofp' operation ('__x', ../include/stdCpt.hpp:40) [36]  (6.31 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 980.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 981.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_10_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_32_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' consists of the following:	'load' operation ('sum_V_load_2') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 982.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 982.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_12_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_32_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' consists of the following:	'load' operation ('sum_V_load_1') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 983.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 983.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_72_1'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 983.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 983.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' (loop 'loop_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'loop_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 983.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 983.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.31ns)  of 'sitofp' operation ('__x') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

WARNING: [HLS 200-871] Estimated clock period (6.312ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_s' consists of the following:	'sitofp' operation ('__x') [97]  (6.31 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 984.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 984.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' (loop 'VITIS_LOOP_96_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_96_1'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 985.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 985.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_28_1'
WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_VITIS_LOOP_28_1' consists of the following:	'load' operation ('p_load', ../include/madCpt.hpp:29) on local variable 'empty' [19]  (0 ns)
	'icmp' operation ('icmp_ln1072') [25]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 986.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 986.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.78ns)  of 'icmp' operation ('addr_cmp') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'occurence_loop'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'add' operation ('add_ln885') (combination delay: 4.023 ns) to honor II constraint (II=1) in region 'loop 'occurence_loop''.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_occurence_loop' (loop 'occurence_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('count_V_addr_write_ln885') of variable 'add_ln885' on array 'count_V' and 'load' operation ('count_V_load') on array 'count_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 9, loop 'occurence_loop'
WARNING: [HLS 200-871] Estimated clock period (8.192ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_occurence_loop' consists of the following:	'load' operation ('count_V_load') on array 'count_V' [31]  (1.68 ns)
	'select' operation ('reuse_select') [33]  (0.805 ns)
	'add' operation ('add_ln885') [34]  (4.02 ns)
	'store' operation ('count_V_addr_write_ln885') of variable 'add_ln885' on array 'count_V' [35]  (1.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 986.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 986.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'Inner'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_Inner' (loop 'Inner'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('j_V_write_ln0') of variable 'j_V_1' on local variable 'j_V' and 'load' operation ('j_V_load') on local variable 'j_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'Inner'
WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_Inner' consists of the following:	'alloca' operation ('j_V') [5]  (0 ns)
	'load' operation ('j_V_load') on local variable 'j_V' [14]  (0 ns)
	'icmp' operation ('icmp_ln1072') [17]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 986.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('empty_98', ../include/madCpt.hpp:59) exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList' consists of the following:	'icmp' operation ('empty_98', ../include/madCpt.hpp:59) [27]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 987.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 987.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.44ns)  of 'sitodp' operation ('conv_i') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

WARNING: [HLS 200-871] Estimated clock period (6.442ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'computeMedian' consists of the following:	'sitodp' operation ('conv_i') [10]  (6.44 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 987.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 987.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'sub' operation ('ret') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_26_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_81_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' consists of the following:	'sub' operation ('ret') [22]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 988.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 988.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'sub' operation ('ret') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_81_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' consists of the following:	'sub' operation ('ret') [22]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 988.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 988.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' (loop 'VITIS_LOOP_126_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_126_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 988.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 988.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_3'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' (loop 'VITIS_LOOP_131_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_131_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 989.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 989.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.44ns)  of 'sitodp' operation ('conv_i_i') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

WARNING: [HLS 200-871] Estimated clock period (6.442ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_s' consists of the following:	'sitodp' operation ('conv_i_i') [44]  (6.44 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 989.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 989.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 990.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 990.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 991.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 991.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 991.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 991.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 991.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 991.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' (loop 'loop_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 991.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 991.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072_2') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_19_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (2.43175ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' consists of the following:	'icmp' operation ('icmp_ln1072_2') [26]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 992.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 992.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072_1') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_20_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (2.43175ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' consists of the following:	'icmp' operation ('icmp_ln1072_1') [26]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 992.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 992.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' (loop 'loop_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'loop_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 992.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 992.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.05ns)  of 'sub' operation ('sub_ln1558') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.415ns, effective cycle time: 1.12ns).

WARNING: [HLS 200-871] Estimated clock period (2.0483ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.41526ns, effective delay budget: 1.12274ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_s' consists of the following:	'sub' operation ('sub_ln1558') [56]  (2.05 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 993.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 993.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 993.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 993.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 993.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 993.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 994.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 994.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 994.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 995.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 996.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 997.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 998.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 18244 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'add_102ns_102ns_102_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_103ns_103ns_103_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105ns_105_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_106ns_106ns_106_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_107ns_107ns_107_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_109ns_109ns_109_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_109ns_109s_109_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_11ns_11ns_11_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_120s_120ns_120_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_121ns_121ns_121_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_126ns_126ns_126_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12s_12_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_131ns_131ns_131_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_136ns_136ns_136_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_13ns_13ns_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_13s_13s_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_36ns_36ns_36_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_44ns_44ns_44_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_52ns_52ns_52_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_58ns_58ns_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_76ns_76ns_76_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_82ns_82ns_82_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_83ns_83ns_83_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_93ns_93ns_93_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_102ns_102ns_102_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_118ns_118ns_118_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_121ns_121ns_121_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_126ns_126ns_126_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_131ns_131ns_131_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_136ns_136ns_136_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_59ns_59ns_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_76ns_76ns_76_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_82ns_82ns_82_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1007.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stdDeviationList' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'stdDeviationList' is 7985 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stdDeviationList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.55 seconds; current allocated memory: 1017.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1020.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1021.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1022.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1023.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_30_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_32ns_32s_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_16ns_16_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17s_17_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_7ns_7ns_7_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_9ns_9ns_9_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_9ns_9s_9_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_occurence_loop' pipeline 'occurence_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_occurence_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_Inner' pipeline 'Inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_15ns_15ns_15_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8s_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_Inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16s_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8ns_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8s_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeMedian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' pipeline 'VITIS_LOOP_131_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17ns_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_graph_top_rfi_C' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for top_graph_top_rfi_C
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_graph_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.035 GB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_12ns_12ns_12_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_16ns_16ns_16_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_12ns_12s_12_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_76ns_76ns_76_3_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_76ns_76ns_76_3_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_82ns_82ns_82_3_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_82ns_82ns_82_3_1_Adder_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_102ns_102ns_102_4_1_Adder_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_102ns_102ns_102_4_1_Adder_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_121ns_121ns_121_4_1_Adder_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_121ns_121ns_121_4_1_Adder_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_126ns_126ns_126_4_1_Adder_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_126ns_126ns_126_4_1_Adder_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_131ns_131ns_131_4_1_Adder_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_131ns_131ns_131_4_1_Adder_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_136ns_136ns_136_4_1_Adder_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_136ns_136ns_136_4_1_Adder_16'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_109ns_109ns_109_4_1_Adder_17'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_103ns_103ns_103_4_1_Adder_18'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_93ns_93ns_93_3_1_Adder_19'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_83ns_83ns_83_3_1_Adder_20'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_118ns_118ns_118_4_1_Adder_21'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_109ns_109s_109_4_1_Adder_22'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_120s_120ns_120_4_1_Adder_23'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_13ns_13ns_13_2_1_Adder_24'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_59ns_59ns_59_2_1_Adder_25'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_36ns_36ns_36_2_1_Adder_26'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_44ns_44ns_44_2_1_Adder_27'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_52ns_52ns_52_2_1_Adder_28'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_58ns_58ns_58_2_1_Adder_29'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_107ns_107ns_107_4_1_Adder_30'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_105ns_105ns_105_4_1_Adder_31'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_106ns_106ns_106_4_1_Adder_32'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_13s_13s_13_2_1_Adder_33'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_11ns_11ns_11_2_1_Adder_34'
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' using auto ROMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17s_17s_17_2_1_Adder_35'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_12ns_12ns_12_2_1_Adder_36'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_lshr_54ns_6ns_54_7_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_10ns_10ns_10_2_1_Adder_37'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_shl_16ns_10ns_16_7_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_16ns_16ns_16_2_1_Adder_38'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17ns_17s_17_2_1_Adder_39'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_7ns_7ns_7_2_1_Adder_40'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_9ns_9ns_9_2_1_Adder_41'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_9ns_9s_9_2_1_Adder_42'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_lshr_32ns_32s_32_7_1'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_shl_16ns_16ns_16_7_1'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'top_graph_top_rfi_C_add_16ns_16ns_16_1_1_AddSub_DSP_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_15ns_15ns_15_2_1_Adder_43'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_8s_8ns_8_2_1_Adder_44'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_16ns_16s_16_2_1_Adder_45'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_8ns_8ns_8_2_1_Adder_46'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_17s_17s_17_2_1_Adder_47'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_sorted_list_R_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17ns_17ns_17_2_1_Adder_48'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d8156_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d8156_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_R_o_Brd_STD_R_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_I_o_Brd_STD_I_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1.538ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=top_graph_top_rfi_C.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 1.538 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output top_graph_top_rfi_C.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file ../include; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'top_graph_top_rfi_C.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.89 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.14 seconds; current allocated memory: 116.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.139.149.159.169.179.189.199.209.278.288)' into 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' into 'stdDeviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/stdCpt.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'computeAverage(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'computeVariance(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'MIN(ap_int<16>*, ap_int<16>) (.518.530.536)' into 'sortList(ap_int<16>*, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:80:0)
INFO: [HLS 214-178] Inlining function 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/madCpt.hpp:89:0)
INFO: [HLS 214-178] Inlining function 'madFilter(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/rfiFilter.hpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.27 seconds. CPU system time: 0.38 seconds. Elapsed time: 8.79 seconds; current allocated memory: 118.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 118.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.92 seconds; current allocated memory: 238.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.69 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.9 seconds; current allocated memory: 412.703 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'stdDeviationList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (../include/madCpt.hpp:40) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Inner' (../include/madCpt.hpp:53) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (../include/stdCpt.hpp:72) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/stdCpt.hpp:76) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/rfiFilter.hpp:69) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (../include/madCpt.hpp:126) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_3' (../include/madCpt.hpp:131) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32766 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'occurence_loop' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2048 for loop 'occurence_loop' in function 'sortList'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_graph_top_rfi_C' (top_graph_top_rfi_C.cpp:126), detected/extracted 11 process function(s): 
	 'Brd_Acq_Im'
	 'Brd_Acq_Real'
	 'STDCpt<2048, 3, ap_int<16> >'
	 'MADCpt<2048, 3, ap_int<16> >'
	 'Brd_STD_R'
	 'Brd_MAD_R'
	 'Brd_MAD_I'
	 'Brd_STD_I'
	 'RFIFilter<0, 2048, ap_int<16> >'
	 'Brd_Res_Im'
	 'Brd_Res_Real'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/stdCpt.hpp:39:37) in function 'stdDeviationList'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:64:38) to (../include/madCpt.hpp:77:1) in function 'computeMedian'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:114:16) to (../include/madCpt.hpp:126:23) in function 'MADCpt<2048, 3, ap_int<16> >'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.23 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.45 seconds; current allocated memory: 602.309 MB.
WARNING: [XFORM 203-561] 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' is an infinite loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list' (../include/stdCpt.hpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_list' (../include/madCpt.hpp:56:34)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/stdCpt.hpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/stdCpt.hpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/stdCpt.hpp:73:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo.V' (../include/stdCpt.hpp:74:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/rfiFilter.hpp:63:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/rfiFilter.hpp:64:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/rfiFilter.hpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'RDRi.V' (../include/madCpt.hpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'RDIi.V' (../include/madCpt.hpp:98:17)
INFO: [HLS 200-472] Inferring partial write operation for 'MRo.V' (../include/madCpt.hpp:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'MIo.V' (../include/madCpt.hpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_I.V' (../include/madCpt.hpp:82:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.25 seconds; current allocated memory: 969.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_graph_top_rfi_C' ...
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >' to 'STDCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_96_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_110' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_126_2' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_131_3' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >' to 'MADCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_2' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_1' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_3' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >' to 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.42 seconds; current allocated memory: 971.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 971.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 972.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 972.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' (loop 'loop_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 972.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 972.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_6_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_21_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' consists of the following:	'load' operation ('sum_V_load') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 972.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 972.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_8_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_21_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' consists of the following:	'load' operation ('sum_V_2_load') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 973.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 973.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_29) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.87ns)  of 'mul' operation ('Elog2.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 140, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (3.871ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'mul' operation ('mul_ln691') [53]  (3.87 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 975.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 975.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.31ns)  of 'sitofp' operation ('__x', ../include/stdCpt.hpp:40) exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'stdDeviationList' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 236, loop 'VITIS_LOOP_39_1'
WARNING: [HLS 200-871] Estimated clock period (6.312ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'stdDeviationList' consists of the following:	'sitofp' operation ('__x', ../include/stdCpt.hpp:40) [36]  (6.31 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 977.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 978.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_10_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_32_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' consists of the following:	'load' operation ('sum_V_load_2') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 979.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 979.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_12_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_32_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' consists of the following:	'load' operation ('sum_V_load_1') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 979.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 979.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_72_1'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 979.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 979.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' (loop 'loop_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'loop_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 980.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 980.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.31ns)  of 'sitofp' operation ('__x') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

WARNING: [HLS 200-871] Estimated clock period (6.312ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_s' consists of the following:	'sitofp' operation ('__x') [97]  (6.31 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 981.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 981.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' (loop 'VITIS_LOOP_96_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_96_1'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 982.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 982.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_28_1'
WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_VITIS_LOOP_28_1' consists of the following:	'load' operation ('p_load', ../include/madCpt.hpp:29) on local variable 'empty' [19]  (0 ns)
	'icmp' operation ('icmp_ln1072') [25]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 982.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 982.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.78ns)  of 'icmp' operation ('addr_cmp') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'occurence_loop'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'add' operation ('add_ln885') (combination delay: 4.023 ns) to honor II constraint (II=1) in region 'loop 'occurence_loop''.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_occurence_loop' (loop 'occurence_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('count_V_addr_write_ln885') of variable 'add_ln885' on array 'count_V' and 'load' operation ('count_V_load') on array 'count_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 9, loop 'occurence_loop'
WARNING: [HLS 200-871] Estimated clock period (8.192ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_occurence_loop' consists of the following:	'load' operation ('count_V_load') on array 'count_V' [31]  (1.68 ns)
	'select' operation ('reuse_select') [33]  (0.805 ns)
	'add' operation ('add_ln885') [34]  (4.02 ns)
	'store' operation ('count_V_addr_write_ln885') of variable 'add_ln885' on array 'count_V' [35]  (1.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 983.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 983.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'Inner'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_Inner' (loop 'Inner'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('j_V_write_ln0') of variable 'j_V_1' on local variable 'j_V' and 'load' operation ('j_V_load') on local variable 'j_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'Inner'
WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_Inner' consists of the following:	'alloca' operation ('j_V') [5]  (0 ns)
	'load' operation ('j_V_load') on local variable 'j_V' [14]  (0 ns)
	'icmp' operation ('icmp_ln1072') [17]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 983.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 983.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('empty_98', ../include/madCpt.hpp:59) exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList' consists of the following:	'icmp' operation ('empty_98', ../include/madCpt.hpp:59) [27]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 983.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 983.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.44ns)  of 'sitodp' operation ('conv_i') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

WARNING: [HLS 200-871] Estimated clock period (6.442ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'computeMedian' consists of the following:	'sitodp' operation ('conv_i') [10]  (6.44 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 984.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 984.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'sub' operation ('ret') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_26_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_81_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' consists of the following:	'sub' operation ('ret') [22]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 984.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 984.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'sub' operation ('ret') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_81_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' consists of the following:	'sub' operation ('ret') [22]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 985.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 985.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' (loop 'VITIS_LOOP_126_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_126_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 985.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 985.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_3'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' (loop 'VITIS_LOOP_131_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_131_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 985.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 985.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.44ns)  of 'sitodp' operation ('conv_i_i') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

WARNING: [HLS 200-871] Estimated clock period (6.442ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_s' consists of the following:	'sitodp' operation ('conv_i_i') [44]  (6.44 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 986.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 986.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 987.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 987.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 987.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 987.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 987.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 987.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 988.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 988.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' (loop 'loop_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 988.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 988.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072_2') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_19_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (2.43175ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' consists of the following:	'icmp' operation ('icmp_ln1072_2') [26]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 988.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 988.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072_1') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_20_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (2.43175ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' consists of the following:	'icmp' operation ('icmp_ln1072_1') [26]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 989.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 989.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' (loop 'loop_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'loop_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 989.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 989.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.05ns)  of 'sub' operation ('sub_ln1558') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 1ns, effective cycle time: 0.538ns).

WARNING: [HLS 200-871] Estimated clock period (2.0483ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 1ns, effective delay budget: 0.538ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_s' consists of the following:	'sub' operation ('sub_ln1558') [56]  (2.05 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 989.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 989.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 989.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 990.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 990.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 990.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 990.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 990.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 991.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 992.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 992.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 993.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 994.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 18244 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'add_102ns_102ns_102_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_103ns_103ns_103_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105ns_105_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_106ns_106ns_106_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_107ns_107ns_107_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_109ns_109ns_109_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_109ns_109s_109_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_11ns_11ns_11_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_120s_120ns_120_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_121ns_121ns_121_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_126ns_126ns_126_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12s_12_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_131ns_131ns_131_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_136ns_136ns_136_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_13ns_13ns_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_13s_13s_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_36ns_36ns_36_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_44ns_44ns_44_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_52ns_52ns_52_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_58ns_58ns_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_76ns_76ns_76_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_82ns_82ns_82_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_83ns_83ns_83_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_93ns_93ns_93_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_102ns_102ns_102_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_118ns_118ns_118_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_121ns_121ns_121_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_126ns_126ns_126_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_131ns_131ns_131_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_136ns_136ns_136_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_59ns_59ns_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_76ns_76ns_76_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_82ns_82ns_82_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1004.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stdDeviationList' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'stdDeviationList' is 7985 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stdDeviationList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1013.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1017.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1018.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1019.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1020.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_30_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_32ns_32s_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_16ns_16_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17s_17_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_7ns_7ns_7_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_9ns_9ns_9_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_9ns_9s_9_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1023.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_occurence_loop' pipeline 'occurence_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_occurence_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_Inner' pipeline 'Inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_15ns_15ns_15_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8s_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_Inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16s_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8ns_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8s_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeMedian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' pipeline 'VITIS_LOOP_131_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17ns_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_graph_top_rfi_C' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for top_graph_top_rfi_C
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_graph_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.032 GB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_12ns_12ns_12_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_16ns_16ns_16_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_12ns_12s_12_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_76ns_76ns_76_3_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_76ns_76ns_76_3_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_82ns_82ns_82_3_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_82ns_82ns_82_3_1_Adder_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_102ns_102ns_102_4_1_Adder_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_102ns_102ns_102_4_1_Adder_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_121ns_121ns_121_4_1_Adder_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_121ns_121ns_121_4_1_Adder_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_126ns_126ns_126_4_1_Adder_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_126ns_126ns_126_4_1_Adder_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_131ns_131ns_131_4_1_Adder_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_131ns_131ns_131_4_1_Adder_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_136ns_136ns_136_4_1_Adder_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_136ns_136ns_136_4_1_Adder_16'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_109ns_109ns_109_4_1_Adder_17'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_103ns_103ns_103_4_1_Adder_18'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_93ns_93ns_93_3_1_Adder_19'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_83ns_83ns_83_3_1_Adder_20'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_118ns_118ns_118_4_1_Adder_21'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_109ns_109s_109_4_1_Adder_22'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_120s_120ns_120_4_1_Adder_23'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_13ns_13ns_13_2_1_Adder_24'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_59ns_59ns_59_2_1_Adder_25'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_36ns_36ns_36_2_1_Adder_26'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_44ns_44ns_44_2_1_Adder_27'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_52ns_52ns_52_2_1_Adder_28'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_58ns_58ns_58_2_1_Adder_29'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_107ns_107ns_107_4_1_Adder_30'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_105ns_105ns_105_4_1_Adder_31'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_106ns_106ns_106_4_1_Adder_32'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_13s_13s_13_2_1_Adder_33'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_11ns_11ns_11_2_1_Adder_34'
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' using auto ROMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17s_17s_17_2_1_Adder_35'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_12ns_12ns_12_2_1_Adder_36'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_lshr_54ns_6ns_54_7_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_10ns_10ns_10_2_1_Adder_37'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_shl_16ns_10ns_16_7_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_16ns_16ns_16_2_1_Adder_38'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17ns_17s_17_2_1_Adder_39'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_7ns_7ns_7_2_1_Adder_40'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_9ns_9ns_9_2_1_Adder_41'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_9ns_9s_9_2_1_Adder_42'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_lshr_32ns_32s_32_7_1'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_shl_16ns_16ns_16_7_1'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'top_graph_top_rfi_C_add_16ns_16ns_16_1_1_AddSub_DSP_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_15ns_15ns_15_2_1_Adder_43'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_8s_8ns_8_2_1_Adder_44'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_16ns_16s_16_2_1_Adder_45'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_8ns_8ns_8_2_1_Adder_46'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_17s_17s_17_2_1_Adder_47'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_sorted_list_R_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17ns_17ns_17_2_1_Adder_48'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d8156_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d8156_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_R_o_Brd_STD_R_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_I_o_Brd_STD_I_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1.538ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=top_graph_top_rfi_C.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 1.538 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output top_graph_top_rfi_C.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file ../include; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'top_graph_top_rfi_C.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.68 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.94 seconds; current allocated memory: 116.293 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.139.149.159.169.179.189.199.209.278.288)' into 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' into 'stdDeviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/stdCpt.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'computeAverage(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'computeVariance(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'MIN(ap_int<16>*, ap_int<16>) (.518.530.536)' into 'sortList(ap_int<16>*, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:80:0)
INFO: [HLS 214-178] Inlining function 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/madCpt.hpp:89:0)
INFO: [HLS 214-178] Inlining function 'madFilter(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/rfiFilter.hpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.8 seconds. CPU system time: 0.39 seconds. Elapsed time: 8.26 seconds; current allocated memory: 118.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 118.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.77 seconds; current allocated memory: 238.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.52 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.72 seconds; current allocated memory: 412.809 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'stdDeviationList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (../include/madCpt.hpp:40) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Inner' (../include/madCpt.hpp:53) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (../include/stdCpt.hpp:72) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/stdCpt.hpp:76) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/rfiFilter.hpp:69) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (../include/madCpt.hpp:126) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_3' (../include/madCpt.hpp:131) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32766 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'occurence_loop' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2048 for loop 'occurence_loop' in function 'sortList'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_graph_top_rfi_C' (top_graph_top_rfi_C.cpp:126), detected/extracted 11 process function(s): 
	 'Brd_Acq_Im'
	 'Brd_Acq_Real'
	 'STDCpt<2048, 3, ap_int<16> >'
	 'MADCpt<2048, 3, ap_int<16> >'
	 'Brd_STD_R'
	 'Brd_MAD_R'
	 'Brd_MAD_I'
	 'Brd_STD_I'
	 'RFIFilter<0, 2048, ap_int<16> >'
	 'Brd_Res_Im'
	 'Brd_Res_Real'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/stdCpt.hpp:39:37) in function 'stdDeviationList'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:64:38) to (../include/madCpt.hpp:77:1) in function 'computeMedian'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:114:16) to (../include/madCpt.hpp:126:23) in function 'MADCpt<2048, 3, ap_int<16> >'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.04 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.32 seconds; current allocated memory: 601.957 MB.
WARNING: [XFORM 203-561] 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' is an infinite loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list' (../include/stdCpt.hpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_list' (../include/madCpt.hpp:56:34)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/stdCpt.hpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/stdCpt.hpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/stdCpt.hpp:73:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo.V' (../include/stdCpt.hpp:74:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/rfiFilter.hpp:63:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/rfiFilter.hpp:64:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/rfiFilter.hpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'RDRi.V' (../include/madCpt.hpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'RDIi.V' (../include/madCpt.hpp:98:17)
INFO: [HLS 200-472] Inferring partial write operation for 'MRo.V' (../include/madCpt.hpp:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'MIo.V' (../include/madCpt.hpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_I.V' (../include/madCpt.hpp:82:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.15 seconds; current allocated memory: 969.816 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_graph_top_rfi_C' ...
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >' to 'STDCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_96_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_110' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_126_2' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_131_3' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >' to 'MADCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_2' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_1' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_3' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >' to 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.39 seconds; current allocated memory: 971.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 971.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 972.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 972.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' (loop 'loop_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 972.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 972.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_6_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_21_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' consists of the following:	'load' operation ('sum_V_load') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 972.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 972.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_8_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_21_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' consists of the following:	'load' operation ('sum_V_2_load') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 973.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 973.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_29) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.87ns)  of 'mul' operation ('Elog2.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 140, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (3.871ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'mul' operation ('mul_ln691') [53]  (3.87 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 975.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 975.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.31ns)  of 'sitofp' operation ('__x', ../include/stdCpt.hpp:40) exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'stdDeviationList' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 236, loop 'VITIS_LOOP_39_1'
WARNING: [HLS 200-871] Estimated clock period (6.312ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'stdDeviationList' consists of the following:	'sitofp' operation ('__x', ../include/stdCpt.hpp:40) [36]  (6.31 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 977.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 978.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_10_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_32_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' consists of the following:	'load' operation ('sum_V_load_2') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 979.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 979.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_12_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_32_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' consists of the following:	'load' operation ('sum_V_load_1') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 979.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 979.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_72_1'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 980.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 980.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' (loop 'loop_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'loop_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 980.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 980.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.31ns)  of 'sitofp' operation ('__x') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

WARNING: [HLS 200-871] Estimated clock period (6.312ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_s' consists of the following:	'sitofp' operation ('__x') [97]  (6.31 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 980.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 981.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' (loop 'VITIS_LOOP_96_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_96_1'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 982.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 982.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_28_1'
WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_VITIS_LOOP_28_1' consists of the following:	'load' operation ('p_load', ../include/madCpt.hpp:29) on local variable 'empty' [19]  (0 ns)
	'icmp' operation ('icmp_ln1072') [25]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 982.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 982.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.78ns)  of 'icmp' operation ('addr_cmp') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'occurence_loop'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'add' operation ('add_ln885') (combination delay: 4.023 ns) to honor II constraint (II=1) in region 'loop 'occurence_loop''.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_occurence_loop' (loop 'occurence_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('count_V_addr_write_ln885') of variable 'add_ln885' on array 'count_V' and 'load' operation ('count_V_load') on array 'count_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 9, loop 'occurence_loop'
WARNING: [HLS 200-871] Estimated clock period (8.192ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_occurence_loop' consists of the following:	'load' operation ('count_V_load') on array 'count_V' [31]  (1.68 ns)
	'select' operation ('reuse_select') [33]  (0.805 ns)
	'add' operation ('add_ln885') [34]  (4.02 ns)
	'store' operation ('count_V_addr_write_ln885') of variable 'add_ln885' on array 'count_V' [35]  (1.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 983.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 983.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'Inner'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_Inner' (loop 'Inner'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('j_V_write_ln0') of variable 'j_V_1' on local variable 'j_V' and 'load' operation ('j_V_load') on local variable 'j_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'Inner'
WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_Inner' consists of the following:	'alloca' operation ('j_V') [5]  (0 ns)
	'load' operation ('j_V_load') on local variable 'j_V' [14]  (0 ns)
	'icmp' operation ('icmp_ln1072') [17]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 983.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 983.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('empty_98', ../include/madCpt.hpp:59) exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList' consists of the following:	'icmp' operation ('empty_98', ../include/madCpt.hpp:59) [27]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 983.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 983.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.44ns)  of 'sitodp' operation ('conv_i') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

WARNING: [HLS 200-871] Estimated clock period (6.442ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'computeMedian' consists of the following:	'sitodp' operation ('conv_i') [10]  (6.44 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 984.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 984.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'sub' operation ('ret') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_26_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_81_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' consists of the following:	'sub' operation ('ret') [22]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 984.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 984.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'sub' operation ('ret') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_81_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' consists of the following:	'sub' operation ('ret') [22]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 985.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 985.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' (loop 'VITIS_LOOP_126_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_126_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 985.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 985.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_3'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' (loop 'VITIS_LOOP_131_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_131_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 985.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 985.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.44ns)  of 'sitodp' operation ('conv_i_i') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

WARNING: [HLS 200-871] Estimated clock period (6.442ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_s' consists of the following:	'sitodp' operation ('conv_i_i') [44]  (6.44 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 986.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 986.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 987.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 987.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 987.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 987.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 987.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 987.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 988.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 988.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' (loop 'loop_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 988.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 988.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072_2') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_19_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (2.43175ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' consists of the following:	'icmp' operation ('icmp_ln1072_2') [26]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 988.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 988.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072_1') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_20_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (2.43175ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' consists of the following:	'icmp' operation ('icmp_ln1072_1') [26]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 989.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 989.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' (loop 'loop_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'loop_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 989.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 989.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.05ns)  of 'sub' operation ('sub_ln1558') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.5ns, effective cycle time: 1.04ns).

WARNING: [HLS 200-871] Estimated clock period (2.0483ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.5ns, effective delay budget: 1.038ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_s' consists of the following:	'sub' operation ('sub_ln1558') [56]  (2.05 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 989.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 989.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 989.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 990.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 990.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 990.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 990.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 990.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 991.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 992.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 992.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 993.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 994.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 18244 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'add_102ns_102ns_102_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_103ns_103ns_103_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105ns_105_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_106ns_106ns_106_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_107ns_107ns_107_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_109ns_109ns_109_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_109ns_109s_109_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_11ns_11ns_11_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_120s_120ns_120_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_121ns_121ns_121_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_126ns_126ns_126_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12s_12_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_131ns_131ns_131_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_136ns_136ns_136_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_13ns_13ns_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_13s_13s_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_36ns_36ns_36_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_44ns_44ns_44_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_52ns_52ns_52_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_58ns_58ns_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_76ns_76ns_76_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_82ns_82ns_82_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_83ns_83ns_83_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_93ns_93ns_93_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_102ns_102ns_102_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_118ns_118ns_118_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_121ns_121ns_121_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_126ns_126ns_126_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_131ns_131ns_131_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_136ns_136ns_136_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_59ns_59ns_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_76ns_76ns_76_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_82ns_82ns_82_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1004.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stdDeviationList' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'stdDeviationList' is 7985 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stdDeviationList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1013.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1017.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1018.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1019.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1020.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_30_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_32ns_32s_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_16ns_16_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17s_17_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_7ns_7ns_7_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_9ns_9ns_9_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_9ns_9s_9_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1023.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_occurence_loop' pipeline 'occurence_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_occurence_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_Inner' pipeline 'Inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_15ns_15ns_15_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8s_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_Inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16s_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8ns_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8s_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeMedian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' pipeline 'VITIS_LOOP_131_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17ns_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_graph_top_rfi_C' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for top_graph_top_rfi_C
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_graph_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.032 GB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_12ns_12ns_12_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_16ns_16ns_16_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_12ns_12s_12_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_76ns_76ns_76_3_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_76ns_76ns_76_3_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_82ns_82ns_82_3_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_82ns_82ns_82_3_1_Adder_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_102ns_102ns_102_4_1_Adder_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_102ns_102ns_102_4_1_Adder_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_121ns_121ns_121_4_1_Adder_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_121ns_121ns_121_4_1_Adder_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_126ns_126ns_126_4_1_Adder_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_126ns_126ns_126_4_1_Adder_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_131ns_131ns_131_4_1_Adder_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_131ns_131ns_131_4_1_Adder_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_136ns_136ns_136_4_1_Adder_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_136ns_136ns_136_4_1_Adder_16'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_109ns_109ns_109_4_1_Adder_17'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_103ns_103ns_103_4_1_Adder_18'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_93ns_93ns_93_3_1_Adder_19'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_83ns_83ns_83_3_1_Adder_20'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_118ns_118ns_118_4_1_Adder_21'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_109ns_109s_109_4_1_Adder_22'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_120s_120ns_120_4_1_Adder_23'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_13ns_13ns_13_2_1_Adder_24'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_59ns_59ns_59_2_1_Adder_25'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_36ns_36ns_36_2_1_Adder_26'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_44ns_44ns_44_2_1_Adder_27'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_52ns_52ns_52_2_1_Adder_28'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_58ns_58ns_58_2_1_Adder_29'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_107ns_107ns_107_4_1_Adder_30'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_105ns_105ns_105_4_1_Adder_31'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_106ns_106ns_106_4_1_Adder_32'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_13s_13s_13_2_1_Adder_33'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_11ns_11ns_11_2_1_Adder_34'
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' using auto ROMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17s_17s_17_2_1_Adder_35'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_12ns_12ns_12_2_1_Adder_36'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_lshr_54ns_6ns_54_7_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_10ns_10ns_10_2_1_Adder_37'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_shl_16ns_10ns_16_7_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_16ns_16ns_16_2_1_Adder_38'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17ns_17s_17_2_1_Adder_39'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_7ns_7ns_7_2_1_Adder_40'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_9ns_9ns_9_2_1_Adder_41'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_9ns_9s_9_2_1_Adder_42'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_lshr_32ns_32s_32_7_1'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_shl_16ns_16ns_16_7_1'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'top_graph_top_rfi_C_add_16ns_16ns_16_1_1_AddSub_DSP_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_15ns_15ns_15_2_1_Adder_43'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_8s_8ns_8_2_1_Adder_44'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_16ns_16s_16_2_1_Adder_45'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_8ns_8ns_8_2_1_Adder_46'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_17s_17s_17_2_1_Adder_47'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_sorted_list_R_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17ns_17ns_17_2_1_Adder_48'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d8156_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d8156_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_R_o_Brd_STD_R_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_I_o_Brd_STD_I_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1.538ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=top_graph_top_rfi_C.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 1.538 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output top_graph_top_rfi_C.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.3 
INFO: [HLS 200-1510] Running: set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file ../include; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'top_graph_top_rfi_C.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.04 seconds. CPU system time: 0.55 seconds. Elapsed time: 4.8 seconds; current allocated memory: 116.293 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.139.149.159.169.179.189.199.209.278.288)' into 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' into 'stdDeviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/stdCpt.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'computeAverage(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'computeVariance(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'MIN(ap_int<16>*, ap_int<16>) (.518.530.536)' into 'sortList(ap_int<16>*, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:80:0)
INFO: [HLS 214-178] Inlining function 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/madCpt.hpp:89:0)
INFO: [HLS 214-178] Inlining function 'madFilter(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/rfiFilter.hpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.59 seconds. CPU system time: 0.43 seconds. Elapsed time: 9.08 seconds; current allocated memory: 118.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 118.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.83 seconds; current allocated memory: 238.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.69 seconds; current allocated memory: 412.480 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'stdDeviationList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (../include/madCpt.hpp:40) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Inner' (../include/madCpt.hpp:53) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (../include/stdCpt.hpp:72) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/stdCpt.hpp:76) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/rfiFilter.hpp:69) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (../include/madCpt.hpp:126) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_3' (../include/madCpt.hpp:131) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32766 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'occurence_loop' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2048 for loop 'occurence_loop' in function 'sortList'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_graph_top_rfi_C' (top_graph_top_rfi_C.cpp:126), detected/extracted 11 process function(s): 
	 'Brd_Acq_Im'
	 'Brd_Acq_Real'
	 'STDCpt<2048, 3, ap_int<16> >'
	 'MADCpt<2048, 3, ap_int<16> >'
	 'Brd_STD_R'
	 'Brd_MAD_R'
	 'Brd_MAD_I'
	 'Brd_STD_I'
	 'RFIFilter<0, 2048, ap_int<16> >'
	 'Brd_Res_Im'
	 'Brd_Res_Real'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/stdCpt.hpp:39:37) in function 'stdDeviationList'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:64:38) to (../include/madCpt.hpp:77:1) in function 'computeMedian'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:114:16) to (../include/madCpt.hpp:126:23) in function 'MADCpt<2048, 3, ap_int<16> >'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.43 seconds; current allocated memory: 599.238 MB.
WARNING: [XFORM 203-561] 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' is an infinite loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list' (../include/stdCpt.hpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_list' (../include/madCpt.hpp:56:34)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/stdCpt.hpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/stdCpt.hpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/stdCpt.hpp:73:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo.V' (../include/stdCpt.hpp:74:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/rfiFilter.hpp:63:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/rfiFilter.hpp:64:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/rfiFilter.hpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'RDRi.V' (../include/madCpt.hpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'RDIi.V' (../include/madCpt.hpp:98:17)
INFO: [HLS 200-472] Inferring partial write operation for 'MRo.V' (../include/madCpt.hpp:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'MIo.V' (../include/madCpt.hpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_I.V' (../include/madCpt.hpp:82:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.04 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.25 seconds; current allocated memory: 966.270 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_graph_top_rfi_C' ...
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >' to 'STDCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_96_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_110' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_126_2' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_131_3' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >' to 'MADCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_2' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_1' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_3' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >' to 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.33 seconds; current allocated memory: 968.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 968.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 968.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 968.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' (loop 'loop_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 968.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 968.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_6_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_21_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' consists of the following:	'load' operation ('sum_V_load') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 969.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 969.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_8_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_21_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' consists of the following:	'load' operation ('sum_V_2_load') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 969.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 969.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_29) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.87ns)  of 'mul' operation ('Elog2.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 140, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (3.871ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'mul' operation ('mul_ln691') [53]  (3.87 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 972.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 972.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.31ns)  of 'sitofp' operation ('__x', ../include/stdCpt.hpp:40) exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'stdDeviationList' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 236, loop 'VITIS_LOOP_39_1'
WARNING: [HLS 200-871] Estimated clock period (6.312ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'stdDeviationList' consists of the following:	'sitofp' operation ('__x', ../include/stdCpt.hpp:40) [36]  (6.31 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 973.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 974.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_10_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_32_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' consists of the following:	'load' operation ('sum_V_load_2') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 975.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 975.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_12_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_32_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' consists of the following:	'load' operation ('sum_V_load_1') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 976.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 976.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_72_1'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 976.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 976.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' (loop 'loop_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'loop_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 976.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 976.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.31ns)  of 'sitofp' operation ('__x') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

WARNING: [HLS 200-871] Estimated clock period (6.312ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_s' consists of the following:	'sitofp' operation ('__x') [97]  (6.31 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 977.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 977.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' (loop 'VITIS_LOOP_96_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_96_1'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 978.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 978.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_28_1'
WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_VITIS_LOOP_28_1' consists of the following:	'load' operation ('p_load', ../include/madCpt.hpp:29) on local variable 'empty' [19]  (0 ns)
	'icmp' operation ('icmp_ln1072') [25]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 979.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 979.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.78ns)  of 'icmp' operation ('addr_cmp') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'occurence_loop'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'add' operation ('add_ln885') (combination delay: 4.023 ns) to honor II constraint (II=1) in region 'loop 'occurence_loop''.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_occurence_loop' (loop 'occurence_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('count_V_addr_write_ln885') of variable 'add_ln885' on array 'count_V' and 'load' operation ('count_V_load') on array 'count_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 9, loop 'occurence_loop'
WARNING: [HLS 200-871] Estimated clock period (8.192ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_occurence_loop' consists of the following:	'load' operation ('count_V_load') on array 'count_V' [31]  (1.68 ns)
	'select' operation ('reuse_select') [33]  (0.805 ns)
	'add' operation ('add_ln885') [34]  (4.02 ns)
	'store' operation ('count_V_addr_write_ln885') of variable 'add_ln885' on array 'count_V' [35]  (1.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 979.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 979.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'Inner'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_Inner' (loop 'Inner'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('j_V_write_ln0') of variable 'j_V_1' on local variable 'j_V' and 'load' operation ('j_V_load') on local variable 'j_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'Inner'
WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_Inner' consists of the following:	'alloca' operation ('j_V') [5]  (0 ns)
	'load' operation ('j_V_load') on local variable 'j_V' [14]  (0 ns)
	'icmp' operation ('icmp_ln1072') [17]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 980.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 980.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('empty_98', ../include/madCpt.hpp:59) exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList' consists of the following:	'icmp' operation ('empty_98', ../include/madCpt.hpp:59) [27]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 980.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 980.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.44ns)  of 'sitodp' operation ('conv_i') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

WARNING: [HLS 200-871] Estimated clock period (6.442ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'computeMedian' consists of the following:	'sitodp' operation ('conv_i') [10]  (6.44 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 980.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 980.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'sub' operation ('ret') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_26_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_81_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' consists of the following:	'sub' operation ('ret') [22]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 981.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 981.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'sub' operation ('ret') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_81_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' consists of the following:	'sub' operation ('ret') [22]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 981.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 981.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' (loop 'VITIS_LOOP_126_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_126_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 981.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 981.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_3'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' (loop 'VITIS_LOOP_131_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_131_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 982.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 982.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.44ns)  of 'sitodp' operation ('conv_i_i') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

WARNING: [HLS 200-871] Estimated clock period (6.442ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_s' consists of the following:	'sitodp' operation ('conv_i_i') [44]  (6.44 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 982.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 982.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 984.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' (loop 'loop_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 984.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 984.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072_2') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_19_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (2.43175ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' consists of the following:	'icmp' operation ('icmp_ln1072_2') [26]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 985.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 985.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072_1') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_20_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (2.43175ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' consists of the following:	'icmp' operation ('icmp_ln1072_1') [26]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 985.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 985.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' (loop 'loop_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'loop_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 985.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 985.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.05ns)  of 'sub' operation ('sub_ln1558') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.3ns, effective cycle time: 1.24ns).

WARNING: [HLS 200-871] Estimated clock period (2.0483ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.3ns, effective delay budget: 1.238ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_s' consists of the following:	'sub' operation ('sub_ln1558') [56]  (2.05 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 986.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 986.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 986.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 987.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 987.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 987.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 988.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 989.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 990.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 991.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 18244 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'add_102ns_102ns_102_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_103ns_103ns_103_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105ns_105_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_106ns_106ns_106_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_107ns_107ns_107_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_109ns_109ns_109_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_109ns_109s_109_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_11ns_11ns_11_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_120s_120ns_120_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_121ns_121ns_121_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_126ns_126ns_126_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12s_12_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_131ns_131ns_131_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_136ns_136ns_136_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_13ns_13ns_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_13s_13s_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_36ns_36ns_36_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_44ns_44ns_44_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_52ns_52ns_52_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_58ns_58ns_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_76ns_76ns_76_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_82ns_82ns_82_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_83ns_83ns_83_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_93ns_93ns_93_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_102ns_102ns_102_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_118ns_118ns_118_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_121ns_121ns_121_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_126ns_126ns_126_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_131ns_131ns_131_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_136ns_136ns_136_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_59ns_59ns_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_76ns_76ns_76_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_82ns_82ns_82_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1000.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stdDeviationList' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'stdDeviationList' is 7985 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stdDeviationList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1010.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1013.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1014.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1015.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1016.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_30_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_32ns_32s_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_16ns_16_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17s_17_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_7ns_7ns_7_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_9ns_9ns_9_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_9ns_9s_9_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1020.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1023.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_occurence_loop' pipeline 'occurence_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_occurence_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_Inner' pipeline 'Inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_15ns_15ns_15_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8s_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_Inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16s_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8ns_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8s_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeMedian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' pipeline 'VITIS_LOOP_131_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17ns_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_graph_top_rfi_C' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for top_graph_top_rfi_C
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_graph_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.029 GB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_12ns_12ns_12_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_16ns_16ns_16_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_12ns_12s_12_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_76ns_76ns_76_3_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_76ns_76ns_76_3_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_82ns_82ns_82_3_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_82ns_82ns_82_3_1_Adder_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_102ns_102ns_102_4_1_Adder_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_102ns_102ns_102_4_1_Adder_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_121ns_121ns_121_4_1_Adder_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_121ns_121ns_121_4_1_Adder_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_126ns_126ns_126_4_1_Adder_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_126ns_126ns_126_4_1_Adder_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_131ns_131ns_131_4_1_Adder_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_131ns_131ns_131_4_1_Adder_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_136ns_136ns_136_4_1_Adder_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_136ns_136ns_136_4_1_Adder_16'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_109ns_109ns_109_4_1_Adder_17'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_103ns_103ns_103_4_1_Adder_18'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_93ns_93ns_93_3_1_Adder_19'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_83ns_83ns_83_3_1_Adder_20'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_118ns_118ns_118_4_1_Adder_21'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_109ns_109s_109_4_1_Adder_22'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_120s_120ns_120_4_1_Adder_23'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_13ns_13ns_13_2_1_Adder_24'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_59ns_59ns_59_2_1_Adder_25'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_36ns_36ns_36_2_1_Adder_26'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_44ns_44ns_44_2_1_Adder_27'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_52ns_52ns_52_2_1_Adder_28'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_58ns_58ns_58_2_1_Adder_29'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_107ns_107ns_107_4_1_Adder_30'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_105ns_105ns_105_4_1_Adder_31'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_106ns_106ns_106_4_1_Adder_32'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_13s_13s_13_2_1_Adder_33'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_11ns_11ns_11_2_1_Adder_34'
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' using auto ROMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17s_17s_17_2_1_Adder_35'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_12ns_12ns_12_2_1_Adder_36'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_lshr_54ns_6ns_54_7_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_10ns_10ns_10_2_1_Adder_37'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_shl_16ns_10ns_16_7_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_16ns_16ns_16_2_1_Adder_38'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17ns_17s_17_2_1_Adder_39'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_7ns_7ns_7_2_1_Adder_40'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_9ns_9ns_9_2_1_Adder_41'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_9ns_9s_9_2_1_Adder_42'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_lshr_32ns_32s_32_7_1'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_shl_16ns_16ns_16_7_1'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'top_graph_top_rfi_C_add_16ns_16ns_16_1_1_AddSub_DSP_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_15ns_15ns_15_2_1_Adder_43'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_8s_8ns_8_2_1_Adder_44'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_16ns_16s_16_2_1_Adder_45'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_8ns_8ns_8_2_1_Adder_46'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_17s_17s_17_2_1_Adder_47'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_sorted_list_R_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17ns_17ns_17_2_1_Adder_48'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d8156_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d8156_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_R_o_Brd_STD_R_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_I_o_Brd_STD_I_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1.538ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=top_graph_top_rfi_C.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 1.538 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output top_graph_top_rfi_C.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.1 
INFO: [HLS 200-1510] Running: set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file ../include; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'top_graph_top_rfi_C.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.92 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.16 seconds; current allocated memory: 116.293 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.139.149.159.169.179.189.199.209.278.288)' into 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' into 'stdDeviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/stdCpt.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'computeAverage(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'computeVariance(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'MIN(ap_int<16>*, ap_int<16>) (.518.530.536)' into 'sortList(ap_int<16>*, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:80:0)
INFO: [HLS 214-178] Inlining function 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/madCpt.hpp:89:0)
INFO: [HLS 214-178] Inlining function 'madFilter(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/rfiFilter.hpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.05 seconds. CPU system time: 0.41 seconds. Elapsed time: 8.57 seconds; current allocated memory: 118.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 118.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.77 seconds; current allocated memory: 238.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.56 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.79 seconds; current allocated memory: 409.449 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'stdDeviationList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (../include/madCpt.hpp:40) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Inner' (../include/madCpt.hpp:53) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (../include/stdCpt.hpp:72) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/stdCpt.hpp:76) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/rfiFilter.hpp:69) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (../include/madCpt.hpp:126) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_3' (../include/madCpt.hpp:131) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32766 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'occurence_loop' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2048 for loop 'occurence_loop' in function 'sortList'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_graph_top_rfi_C' (top_graph_top_rfi_C.cpp:126), detected/extracted 11 process function(s): 
	 'Brd_Acq_Im'
	 'Brd_Acq_Real'
	 'STDCpt<2048, 3, ap_int<16> >'
	 'MADCpt<2048, 3, ap_int<16> >'
	 'Brd_STD_R'
	 'Brd_MAD_R'
	 'Brd_MAD_I'
	 'Brd_STD_I'
	 'RFIFilter<0, 2048, ap_int<16> >'
	 'Brd_Res_Im'
	 'Brd_Res_Real'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/stdCpt.hpp:39:37) in function 'stdDeviationList'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:64:38) to (../include/madCpt.hpp:77:1) in function 'computeMedian'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:114:16) to (../include/madCpt.hpp:126:23) in function 'MADCpt<2048, 3, ap_int<16> >'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.08 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.38 seconds; current allocated memory: 599.250 MB.
WARNING: [XFORM 203-561] 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' is an infinite loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list' (../include/stdCpt.hpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_list' (../include/madCpt.hpp:56:34)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/stdCpt.hpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/stdCpt.hpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/stdCpt.hpp:73:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo.V' (../include/stdCpt.hpp:74:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/rfiFilter.hpp:63:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/rfiFilter.hpp:64:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/rfiFilter.hpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'RDRi.V' (../include/madCpt.hpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'RDIi.V' (../include/madCpt.hpp:98:17)
INFO: [HLS 200-472] Inferring partial write operation for 'MRo.V' (../include/madCpt.hpp:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'MIo.V' (../include/madCpt.hpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_I.V' (../include/madCpt.hpp:82:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.92 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.11 seconds; current allocated memory: 966.250 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_graph_top_rfi_C' ...
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >' to 'STDCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_96_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_110' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_126_2' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_131_3' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >' to 'MADCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_2' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_1' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_3' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >' to 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 968.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 968.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 968.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 968.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' (loop 'loop_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 968.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 968.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_6_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_21_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' consists of the following:	'load' operation ('sum_V_load') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 969.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 969.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_8_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_21_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' consists of the following:	'load' operation ('sum_V_2_load') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 969.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 969.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_29) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.87ns)  of 'mul' operation ('Elog2.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 140, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (3.871ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'mul' operation ('mul_ln691') [53]  (3.87 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 971.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 972.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.31ns)  of 'sitofp' operation ('__x', ../include/stdCpt.hpp:40) exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'stdDeviationList' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 236, loop 'VITIS_LOOP_39_1'
WARNING: [HLS 200-871] Estimated clock period (6.312ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'stdDeviationList' consists of the following:	'sitofp' operation ('__x', ../include/stdCpt.hpp:40) [36]  (6.31 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 973.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 974.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_10_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_32_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' consists of the following:	'load' operation ('sum_V_load_2') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 975.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 975.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_12_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_32_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' consists of the following:	'load' operation ('sum_V_load_1') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 976.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 976.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_72_1'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 976.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 976.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' (loop 'loop_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'loop_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 976.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 976.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.31ns)  of 'sitofp' operation ('__x') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

WARNING: [HLS 200-871] Estimated clock period (6.312ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_s' consists of the following:	'sitofp' operation ('__x') [97]  (6.31 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 977.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 977.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' (loop 'VITIS_LOOP_96_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_96_1'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 978.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 978.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_28_1'
WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_VITIS_LOOP_28_1' consists of the following:	'load' operation ('p_load', ../include/madCpt.hpp:29) on local variable 'empty' [19]  (0 ns)
	'icmp' operation ('icmp_ln1072') [25]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 979.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 979.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.78ns)  of 'icmp' operation ('addr_cmp') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'occurence_loop'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'add' operation ('add_ln885') (combination delay: 4.023 ns) to honor II constraint (II=1) in region 'loop 'occurence_loop''.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_occurence_loop' (loop 'occurence_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('count_V_addr_write_ln885') of variable 'add_ln885' on array 'count_V' and 'load' operation ('count_V_load') on array 'count_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 9, loop 'occurence_loop'
WARNING: [HLS 200-871] Estimated clock period (8.192ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_occurence_loop' consists of the following:	'load' operation ('count_V_load') on array 'count_V' [31]  (1.68 ns)
	'select' operation ('reuse_select') [33]  (0.805 ns)
	'add' operation ('add_ln885') [34]  (4.02 ns)
	'store' operation ('count_V_addr_write_ln885') of variable 'add_ln885' on array 'count_V' [35]  (1.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 979.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 979.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'Inner'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_Inner' (loop 'Inner'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('j_V_write_ln0') of variable 'j_V_1' on local variable 'j_V' and 'load' operation ('j_V_load') on local variable 'j_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'Inner'
WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_Inner' consists of the following:	'alloca' operation ('j_V') [5]  (0 ns)
	'load' operation ('j_V_load') on local variable 'j_V' [14]  (0 ns)
	'icmp' operation ('icmp_ln1072') [17]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 979.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 979.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('empty_98', ../include/madCpt.hpp:59) exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList' consists of the following:	'icmp' operation ('empty_98', ../include/madCpt.hpp:59) [27]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 980.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 980.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.44ns)  of 'sitodp' operation ('conv_i') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

WARNING: [HLS 200-871] Estimated clock period (6.442ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'computeMedian' consists of the following:	'sitodp' operation ('conv_i') [10]  (6.44 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 980.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 980.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'sub' operation ('ret') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_26_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_81_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' consists of the following:	'sub' operation ('ret') [22]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 981.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 981.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'sub' operation ('ret') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_81_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' consists of the following:	'sub' operation ('ret') [22]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 981.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 981.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' (loop 'VITIS_LOOP_126_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_126_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 981.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 981.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_3'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' (loop 'VITIS_LOOP_131_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_131_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 982.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 982.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.44ns)  of 'sitodp' operation ('conv_i_i') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

WARNING: [HLS 200-871] Estimated clock period (6.442ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_s' consists of the following:	'sitodp' operation ('conv_i_i') [44]  (6.44 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 982.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 982.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 983.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 983.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' (loop 'loop_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 984.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072_2') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_19_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (2.43175ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' consists of the following:	'icmp' operation ('icmp_ln1072_2') [26]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 985.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 985.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072_1') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_20_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (2.43175ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' consists of the following:	'icmp' operation ('icmp_ln1072_1') [26]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 985.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 985.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' (loop 'loop_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'loop_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 986.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.05ns)  of 'sub' operation ('sub_ln1558') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.1ns, effective cycle time: 1.44ns).

WARNING: [HLS 200-871] Estimated clock period (2.0483ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.1ns, effective delay budget: 1.438ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_s' consists of the following:	'sub' operation ('sub_ln1558') [56]  (2.05 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 986.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 986.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 986.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 987.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 987.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 987.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 988.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 989.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 990.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 991.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 18244 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'add_102ns_102ns_102_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_103ns_103ns_103_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105ns_105_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_106ns_106ns_106_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_107ns_107ns_107_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_109ns_109ns_109_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_109ns_109s_109_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_11ns_11ns_11_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_120s_120ns_120_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_121ns_121ns_121_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_126ns_126ns_126_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12s_12_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_131ns_131ns_131_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_136ns_136ns_136_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_13ns_13ns_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_13s_13s_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_36ns_36ns_36_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_44ns_44ns_44_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_52ns_52ns_52_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_58ns_58ns_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_76ns_76ns_76_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_82ns_82ns_82_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_83ns_83ns_83_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_93ns_93ns_93_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_102ns_102ns_102_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_118ns_118ns_118_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_121ns_121ns_121_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_126ns_126ns_126_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_131ns_131ns_131_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_136ns_136ns_136_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_59ns_59ns_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_76ns_76ns_76_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_82ns_82ns_82_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1000.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stdDeviationList' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'stdDeviationList' is 7985 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stdDeviationList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1010.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1013.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1014.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1015.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1016.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_30_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_32ns_32s_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_16ns_16_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17s_17_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_7ns_7ns_7_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_9ns_9ns_9_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_9ns_9s_9_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1020.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1023.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_occurence_loop' pipeline 'occurence_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_occurence_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_Inner' pipeline 'Inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_15ns_15ns_15_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8s_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_Inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16s_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8ns_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8s_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeMedian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' pipeline 'VITIS_LOOP_131_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17ns_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_graph_top_rfi_C' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for top_graph_top_rfi_C
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_graph_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.029 GB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_12ns_12ns_12_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_16ns_16ns_16_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_12ns_12s_12_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_76ns_76ns_76_3_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_76ns_76ns_76_3_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_82ns_82ns_82_3_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_82ns_82ns_82_3_1_Adder_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_102ns_102ns_102_4_1_Adder_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_102ns_102ns_102_4_1_Adder_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_121ns_121ns_121_4_1_Adder_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_121ns_121ns_121_4_1_Adder_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_126ns_126ns_126_4_1_Adder_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_126ns_126ns_126_4_1_Adder_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_131ns_131ns_131_4_1_Adder_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_131ns_131ns_131_4_1_Adder_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_136ns_136ns_136_4_1_Adder_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_136ns_136ns_136_4_1_Adder_16'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_109ns_109ns_109_4_1_Adder_17'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_103ns_103ns_103_4_1_Adder_18'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_93ns_93ns_93_3_1_Adder_19'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_83ns_83ns_83_3_1_Adder_20'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_118ns_118ns_118_4_1_Adder_21'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_109ns_109s_109_4_1_Adder_22'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_120s_120ns_120_4_1_Adder_23'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_13ns_13ns_13_2_1_Adder_24'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_59ns_59ns_59_2_1_Adder_25'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_36ns_36ns_36_2_1_Adder_26'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_44ns_44ns_44_2_1_Adder_27'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_52ns_52ns_52_2_1_Adder_28'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_58ns_58ns_58_2_1_Adder_29'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_107ns_107ns_107_4_1_Adder_30'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_105ns_105ns_105_4_1_Adder_31'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_106ns_106ns_106_4_1_Adder_32'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_13s_13s_13_2_1_Adder_33'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_11ns_11ns_11_2_1_Adder_34'
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' using auto ROMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17s_17s_17_2_1_Adder_35'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_12ns_12ns_12_2_1_Adder_36'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_lshr_54ns_6ns_54_7_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_10ns_10ns_10_2_1_Adder_37'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_shl_16ns_10ns_16_7_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_16ns_16ns_16_2_1_Adder_38'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17ns_17s_17_2_1_Adder_39'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_7ns_7ns_7_2_1_Adder_40'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_9ns_9ns_9_2_1_Adder_41'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_9ns_9s_9_2_1_Adder_42'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_lshr_32ns_32s_32_7_1'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_shl_16ns_16ns_16_7_1'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'top_graph_top_rfi_C_add_16ns_16ns_16_1_1_AddSub_DSP_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_15ns_15ns_15_2_1_Adder_43'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_8s_8ns_8_2_1_Adder_44'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_16ns_16s_16_2_1_Adder_45'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_8ns_8ns_8_2_1_Adder_46'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_17s_17s_17_2_1_Adder_47'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_sorted_list_R_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17ns_17ns_17_2_1_Adder_48'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d8156_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d8156_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_R_o_Brd_STD_R_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_I_o_Brd_STD_I_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1.538ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.01ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=top_graph_top_rfi_C.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 1.538 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output top_graph_top_rfi_C.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.01 
INFO: [HLS 200-1510] Running: set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file ../include; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'top_graph_top_rfi_C.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.19 seconds; current allocated memory: 116.293 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.139.149.159.169.179.189.199.209.278.288)' into 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' into 'stdDeviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/stdCpt.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'computeAverage(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'computeVariance(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'MIN(ap_int<16>*, ap_int<16>) (.518.530.536)' into 'sortList(ap_int<16>*, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:80:0)
INFO: [HLS 214-178] Inlining function 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/madCpt.hpp:89:0)
INFO: [HLS 214-178] Inlining function 'madFilter(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/rfiFilter.hpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.2 seconds. CPU system time: 0.39 seconds. Elapsed time: 8.66 seconds; current allocated memory: 118.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 118.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 238.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.69 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.85 seconds; current allocated memory: 411.559 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'stdDeviationList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (../include/madCpt.hpp:40) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Inner' (../include/madCpt.hpp:53) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (../include/stdCpt.hpp:72) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/stdCpt.hpp:76) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/rfiFilter.hpp:69) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (../include/madCpt.hpp:126) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_3' (../include/madCpt.hpp:131) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32766 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'occurence_loop' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2048 for loop 'occurence_loop' in function 'sortList'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_graph_top_rfi_C' (top_graph_top_rfi_C.cpp:126), detected/extracted 11 process function(s): 
	 'Brd_Acq_Im'
	 'Brd_Acq_Real'
	 'STDCpt<2048, 3, ap_int<16> >'
	 'MADCpt<2048, 3, ap_int<16> >'
	 'Brd_STD_R'
	 'Brd_MAD_R'
	 'Brd_MAD_I'
	 'Brd_STD_I'
	 'RFIFilter<0, 2048, ap_int<16> >'
	 'Brd_Res_Im'
	 'Brd_Res_Real'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/stdCpt.hpp:39:37) in function 'stdDeviationList'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:64:38) to (../include/madCpt.hpp:77:1) in function 'computeMedian'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:114:16) to (../include/madCpt.hpp:126:23) in function 'MADCpt<2048, 3, ap_int<16> >'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.43 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.71 seconds; current allocated memory: 603.102 MB.
WARNING: [XFORM 203-561] 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' is an infinite loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list' (../include/stdCpt.hpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_list' (../include/madCpt.hpp:56:34)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/stdCpt.hpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/stdCpt.hpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/stdCpt.hpp:73:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo.V' (../include/stdCpt.hpp:74:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/rfiFilter.hpp:63:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/rfiFilter.hpp:64:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/rfiFilter.hpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'RDRi.V' (../include/madCpt.hpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'RDIi.V' (../include/madCpt.hpp:98:17)
INFO: [HLS 200-472] Inferring partial write operation for 'MRo.V' (../include/madCpt.hpp:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'MIo.V' (../include/madCpt.hpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_I.V' (../include/madCpt.hpp:82:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.08 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.26 seconds; current allocated memory: 973.277 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_graph_top_rfi_C' ...
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >' to 'STDCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_96_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_110' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_126_2' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_131_3' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >' to 'MADCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_2' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_1' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_3' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >' to 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 975.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 975.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 975.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 975.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' (loop 'loop_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 975.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 975.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_6_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_21_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' consists of the following:	'load' operation ('sum_V_load') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 976.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 976.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_8_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_21_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' consists of the following:	'load' operation ('sum_V_2_load') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 976.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 976.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_29) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.87ns)  of 'mul' operation ('Elog2.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 140, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (3.871ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'mul' operation ('mul_ln691') [53]  (3.87 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 979.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 979.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.31ns)  of 'sitofp' operation ('__x', ../include/stdCpt.hpp:40) exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'stdDeviationList' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 236, loop 'VITIS_LOOP_39_1'
WARNING: [HLS 200-871] Estimated clock period (6.312ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'stdDeviationList' consists of the following:	'sitofp' operation ('__x', ../include/stdCpt.hpp:40) [36]  (6.31 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 980.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 981.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_10_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_32_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' consists of the following:	'load' operation ('sum_V_load_2') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 982.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 982.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'add' operation ('sum.V') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_12_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_32_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' consists of the following:	'load' operation ('sum_V_load_1') on local variable 'sum.V' [16]  (0 ns)
	'add' operation ('sum.V') [21]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 983.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 983.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_72_1'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 983.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 983.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' (loop 'loop_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'loop_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 983.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 983.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.31ns)  of 'sitofp' operation ('__x') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

WARNING: [HLS 200-871] Estimated clock period (6.312ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'STDCpt_2048_3_ap_int_16_s' consists of the following:	'sitofp' operation ('__x') [97]  (6.31 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 984.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 984.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' (loop 'VITIS_LOOP_96_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_96_1'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 985.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 985.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_28_1'
WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_VITIS_LOOP_28_1' consists of the following:	'load' operation ('p_load', ../include/madCpt.hpp:29) on local variable 'empty' [19]  (0 ns)
	'icmp' operation ('icmp_ln1072') [25]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 986.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 986.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.78ns)  of 'icmp' operation ('addr_cmp') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'occurence_loop'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'add' operation ('add_ln885') (combination delay: 4.023 ns) to honor II constraint (II=1) in region 'loop 'occurence_loop''.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_occurence_loop' (loop 'occurence_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('count_V_addr_write_ln885') of variable 'add_ln885' on array 'count_V' and 'load' operation ('count_V_load') on array 'count_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 9, loop 'occurence_loop'
WARNING: [HLS 200-871] Estimated clock period (8.192ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_occurence_loop' consists of the following:	'load' operation ('count_V_load') on array 'count_V' [31]  (1.68 ns)
	'select' operation ('reuse_select') [33]  (0.805 ns)
	'add' operation ('add_ln885') [34]  (4.02 ns)
	'store' operation ('count_V_addr_write_ln885') of variable 'add_ln885' on array 'count_V' [35]  (1.68 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 986.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 986.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'Inner'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_Inner' (loop 'Inner'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('j_V_write_ln0') of variable 'j_V_1' on local variable 'j_V' and 'load' operation ('j_V_load') on local variable 'j_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'Inner'
WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList_Pipeline_Inner' consists of the following:	'alloca' operation ('j_V') [5]  (0 ns)
	'load' operation ('j_V_load') on local variable 'j_V' [14]  (0 ns)
	'icmp' operation ('icmp_ln1072') [17]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 986.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 986.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('empty_98', ../include/madCpt.hpp:59) exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

WARNING: [HLS 200-871] Estimated clock period (2.429ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'sortList' consists of the following:	'icmp' operation ('empty_98', ../include/madCpt.hpp:59) [27]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 987.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 987.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.44ns)  of 'sitodp' operation ('conv_i') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

WARNING: [HLS 200-871] Estimated clock period (6.442ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'computeMedian' consists of the following:	'sitodp' operation ('conv_i') [10]  (6.44 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 987.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 987.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'sub' operation ('ret') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_26_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_81_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' consists of the following:	'sub' operation ('ret') [22]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 988.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 988.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.04ns)  of 'sub' operation ('ret') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_81_1'
WARNING: [HLS 200-871] Estimated clock period (2.03575ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' consists of the following:	'sub' operation ('ret') [22]  (2.04 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 988.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 988.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' (loop 'VITIS_LOOP_126_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_126_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 989.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 989.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_3'.
WARNING: [HLS 200-880] The II Violation in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' (loop 'VITIS_LOOP_131_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_131_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 989.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 989.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.44ns)  of 'sitodp' operation ('conv_i_i') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

WARNING: [HLS 200-871] Estimated clock period (6.442ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'MADCpt_2048_3_ap_int_16_s' consists of the following:	'sitodp' operation ('conv_i_i') [44]  (6.44 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 989.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 990.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 991.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 991.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 991.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 991.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 991.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 991.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 991.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 991.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' (loop 'loop_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_2'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 991.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 991.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072_2') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_19_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (2.43175ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' consists of the following:	'icmp' operation ('icmp_ln1072_2') [26]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 992.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 992.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.43ns)  of 'icmp' operation ('icmp_ln1072_1') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_20_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (2.43175ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' consists of the following:	'icmp' operation ('icmp_ln1072_1') [26]  (2.43 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 992.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 992.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.99ns)  of 'icmp' operation ('icmp_ln1072') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
WARNING: [HLS 200-880] The II Violation in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' (loop 'loop_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_V_write_ln885') of variable 'i.V' on local variable 'i.V' and 'load' operation ('i.V') on local variable 'i.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'loop_3'
WARNING: [HLS 200-871] Estimated clock period (1.99ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' consists of the following:	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'icmp' operation ('icmp_ln1072') [13]  (1.99 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 993.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 993.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (2.05ns)  of 'sub' operation ('sub_ln1558') exceeds the target cycle time (target cycle time: 1.54ns, clock uncertainty: 0.01ns, effective cycle time: 1.53ns).

WARNING: [HLS 200-871] Estimated clock period (2.0483ns) exceeds the target (target clock period: 1.538ns, clock uncertainty: 0.01ns, effective delay budget: 1.528ns).
WARNING: [HLS 200-1016] The critical path in module 'RFIFilter_0_2048_ap_int_16_s' consists of the following:	'sub' operation ('sub_ln1558') [56]  (2.05 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 993.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 993.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 993.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 993.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 993.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 993.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 994.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 994.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 994.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 995.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 996.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 997.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 998.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_3R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 18244 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'add_102ns_102ns_102_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_103ns_103ns_103_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_105ns_105ns_105_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_106ns_106ns_106_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_107ns_107ns_107_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_109ns_109ns_109_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_109ns_109s_109_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_11ns_11ns_11_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_120s_120ns_120_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_121ns_121ns_121_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_126ns_126ns_126_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12s_12_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_131ns_131ns_131_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_136ns_136ns_136_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_13ns_13ns_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_13s_13s_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_36ns_36ns_36_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_44ns_44ns_44_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_52ns_52ns_52_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_58ns_58ns_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_76ns_76ns_76_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_82ns_82ns_82_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_83ns_83ns_83_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_93ns_93ns_93_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_102ns_102ns_102_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_118ns_118ns_118_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_121ns_121ns_121_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_126ns_126ns_126_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_131ns_131ns_131_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_136ns_136ns_136_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_59ns_59ns_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_76ns_76ns_76_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_82ns_82ns_82_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1007.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stdDeviationList' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'stdDeviationList' is 7985 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stdDeviationList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1017.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1020.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1021.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1022.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1023.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_30_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_32ns_32s_32_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_16ns_16_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17s_17_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_7ns_7ns_7_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_9ns_9ns_9_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_9ns_9s_9_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_occurence_loop' pipeline 'occurence_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_occurence_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_Inner' pipeline 'Inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_15ns_15ns_15_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8s_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_Inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_16ns_16s_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8ns_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8s_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeMedian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' pipeline 'VITIS_LOOP_131_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_6ns_54_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_16ns_10ns_16_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_17s_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_16ns_16ns_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17ns_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_17ns_17s_17_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_graph_top_rfi_C' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for top_graph_top_rfi_C
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_graph_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.035 GB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_12ns_12ns_12_2_1_Adder_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_16ns_16ns_16_2_1_Adder_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_12ns_12s_12_2_1_Adder_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_76ns_76ns_76_3_1_Adder_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_76ns_76ns_76_3_1_Adder_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_82ns_82ns_82_3_1_Adder_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_82ns_82ns_82_3_1_Adder_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_102ns_102ns_102_4_1_Adder_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_102ns_102ns_102_4_1_Adder_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_121ns_121ns_121_4_1_Adder_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_121ns_121ns_121_4_1_Adder_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_126ns_126ns_126_4_1_Adder_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_126ns_126ns_126_4_1_Adder_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_131ns_131ns_131_4_1_Adder_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_131ns_131ns_131_4_1_Adder_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_136ns_136ns_136_4_1_Adder_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_136ns_136ns_136_4_1_Adder_16'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_109ns_109ns_109_4_1_Adder_17'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_103ns_103ns_103_4_1_Adder_18'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_93ns_93ns_93_3_1_Adder_19'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_83ns_83ns_83_3_1_Adder_20'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_118ns_118ns_118_4_1_Adder_21'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_109ns_109s_109_4_1_Adder_22'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_120s_120ns_120_4_1_Adder_23'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_13ns_13ns_13_2_1_Adder_24'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_59ns_59ns_59_2_1_Adder_25'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_36ns_36ns_36_2_1_Adder_26'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_44ns_44ns_44_2_1_Adder_27'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_52ns_52ns_52_2_1_Adder_28'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_58ns_58ns_58_2_1_Adder_29'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_107ns_107ns_107_4_1_Adder_30'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_105ns_105ns_105_4_1_Adder_31'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_106ns_106ns_106_4_1_Adder_32'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_13s_13s_13_2_1_Adder_33'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_11ns_11ns_11_2_1_Adder_34'
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' using auto ROMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17s_17s_17_2_1_Adder_35'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_12ns_12ns_12_2_1_Adder_36'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_lshr_54ns_6ns_54_7_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_10ns_10ns_10_2_1_Adder_37'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_shl_16ns_10ns_16_7_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_16ns_16ns_16_2_1_Adder_38'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17ns_17s_17_2_1_Adder_39'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_7ns_7ns_7_2_1_Adder_40'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_9ns_9ns_9_2_1_Adder_41'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_9ns_9s_9_2_1_Adder_42'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_lshr_32ns_32s_32_7_1'
INFO: [RTMG 210-286] Generating pipelined shifter : 'top_graph_top_rfi_C_shl_16ns_16ns_16_7_1'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'top_graph_top_rfi_C_add_16ns_16ns_16_1_1_AddSub_DSP_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_15ns_15ns_15_2_1_Adder_43'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_8s_8ns_8_2_1_Adder_44'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_16ns_16s_16_2_1_Adder_45'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_8ns_8ns_8_2_1_Adder_46'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_add_17s_17s_17_2_1_Adder_47'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_sorted_list_R_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_graph_top_rfi_C_sub_17ns_17ns_17_2_1_Adder_48'
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w16_d8156_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w16_d8156_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_R_o_Brd_STD_R_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_I_o_Brd_STD_I_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_U(top_graph_top_rfi_C_fifo_w16_d4078_A)' using Vivado Default RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=top_graph_top_rfi_C.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output top_graph_top_rfi_C.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file ../include; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'top_graph_top_rfi_C.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.85 seconds; current allocated memory: 116.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.139.149.159.169.179.189.199.209.278.288)' into 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' into 'stdDeviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/stdCpt.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'computeAverage(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'computeVariance(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'MIN(ap_int<16>*, ap_int<16>) (.518.530.536)' into 'sortList(ap_int<16>*, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:80:0)
INFO: [HLS 214-178] Inlining function 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/madCpt.hpp:89:0)
INFO: [HLS 214-178] Inlining function 'madFilter(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/rfiFilter.hpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.99 seconds. CPU system time: 0.43 seconds. Elapsed time: 8.55 seconds; current allocated memory: 118.770 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 118.770 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.73 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.82 seconds; current allocated memory: 238.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 415.918 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'stdDeviationList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (../include/madCpt.hpp:40) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Inner' (../include/madCpt.hpp:53) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (../include/stdCpt.hpp:72) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/stdCpt.hpp:76) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/rfiFilter.hpp:69) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (../include/madCpt.hpp:126) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_3' (../include/madCpt.hpp:131) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32766 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'occurence_loop' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2048 for loop 'occurence_loop' in function 'sortList'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_graph_top_rfi_C' (top_graph_top_rfi_C.cpp:126), detected/extracted 11 process function(s): 
	 'Brd_Acq_Im'
	 'Brd_Acq_Real'
	 'STDCpt<2048, 3, ap_int<16> >'
	 'MADCpt<2048, 3, ap_int<16> >'
	 'Brd_STD_R'
	 'Brd_MAD_R'
	 'Brd_MAD_I'
	 'Brd_STD_I'
	 'RFIFilter<0, 2048, ap_int<16> >'
	 'Brd_Res_Im'
	 'Brd_Res_Real'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/stdCpt.hpp:39:37) in function 'stdDeviationList'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:64:38) to (../include/madCpt.hpp:77:1) in function 'computeMedian'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:114:16) to (../include/madCpt.hpp:126:23) in function 'MADCpt<2048, 3, ap_int<16> >'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.07 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.35 seconds; current allocated memory: 602.305 MB.
WARNING: [XFORM 203-561] 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' is an infinite loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list' (../include/stdCpt.hpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_list' (../include/madCpt.hpp:56:34)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/stdCpt.hpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/stdCpt.hpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/stdCpt.hpp:73:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo.V' (../include/stdCpt.hpp:74:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/rfiFilter.hpp:63:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/rfiFilter.hpp:64:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/rfiFilter.hpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'RDRi.V' (../include/madCpt.hpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'RDIi.V' (../include/madCpt.hpp:98:17)
INFO: [HLS 200-472] Inferring partial write operation for 'MRo.V' (../include/madCpt.hpp:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'MIo.V' (../include/madCpt.hpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_I.V' (../include/madCpt.hpp:82:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.92 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.08 seconds; current allocated memory: 969.816 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_graph_top_rfi_C' ...
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >' to 'STDCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_96_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_110' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_126_2' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_131_3' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >' to 'MADCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_2' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_1' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_3' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >' to 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 971.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 971.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 972.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 972.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 972.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 972.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 972.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 972.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 973.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 973.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_29) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 975.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 975.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 975.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 975.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 976.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 976.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 976.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 976.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 977.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 977.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 977.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 977.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 977.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 977.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 978.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 978.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 979.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 979.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'occurence_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'occurence_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 979.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 979.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 979.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 979.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 980.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 980.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 980.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 980.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 980.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 980.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 981.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 981.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 981.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 981.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_131_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 981.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 981.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 982.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 982.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 983.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 983.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 983.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 983.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 983.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 983.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 983.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 983.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 984.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 984.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 984.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 985.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 985.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 985.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 985.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 985.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 985.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 986.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 986.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 986.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 987.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 987.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 988.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 989.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 993.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stdDeviationList' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stdDeviationList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 999.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1001.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1002.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1003.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1004.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1006.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1009.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1010.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_occurence_loop' pipeline 'occurence_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_occurence_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1011.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_Inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1012.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1013.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeMedian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1014.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1016.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1017.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1018.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' pipeline 'VITIS_LOOP_131_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1019.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1021.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_graph_top_rfi_C' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for top_graph_top_rfi_C
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_graph_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.010 GB.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=top_graph_top_rfi_C.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output top_graph_top_rfi_C.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file ../include; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'top_graph_top_rfi_C.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.41 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.71 seconds; current allocated memory: 116.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.139.149.159.169.179.189.199.209.278.288)' into 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' into 'stdDeviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/stdCpt.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'computeAverage(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'computeVariance(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'MIN(ap_int<16>*, ap_int<16>) (.518.530.536)' into 'sortList(ap_int<16>*, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:80:0)
INFO: [HLS 214-178] Inlining function 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/madCpt.hpp:89:0)
INFO: [HLS 214-178] Inlining function 'madFilter(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/rfiFilter.hpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.82 seconds. CPU system time: 0.53 seconds. Elapsed time: 11.36 seconds; current allocated memory: 118.754 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 118.754 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.08 seconds; current allocated memory: 238.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.28 seconds; current allocated memory: 415.809 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'stdDeviationList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (../include/madCpt.hpp:40) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Inner' (../include/madCpt.hpp:53) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (../include/stdCpt.hpp:72) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/stdCpt.hpp:76) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/rfiFilter.hpp:69) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_1' (../include/madCpt.hpp:81) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (../include/madCpt.hpp:126) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_3' (../include/madCpt.hpp:131) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32766 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'occurence_loop' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2048 for loop 'occurence_loop' in function 'sortList'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_graph_top_rfi_C' (top_graph_top_rfi_C.cpp:126), detected/extracted 11 process function(s): 
	 'Brd_Acq_Im'
	 'Brd_Acq_Real'
	 'STDCpt<2048, 3, ap_int<16> >'
	 'MADCpt<2048, 3, ap_int<16> >'
	 'Brd_STD_R'
	 'Brd_MAD_R'
	 'Brd_MAD_I'
	 'Brd_STD_I'
	 'RFIFilter<0, 2048, ap_int<16> >'
	 'Brd_Res_Im'
	 'Brd_Res_Real'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/stdCpt.hpp:39:37) in function 'stdDeviationList'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:64:38) to (../include/madCpt.hpp:77:1) in function 'computeMedian'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:114:16) to (../include/madCpt.hpp:126:23) in function 'MADCpt<2048, 3, ap_int<16> >'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.66 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.97 seconds; current allocated memory: 602.301 MB.
WARNING: [XFORM 203-561] 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' is an infinite loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Outer' (../include/madCpt.hpp:49:10) in function 'sortList' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list' (../include/stdCpt.hpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_list' (../include/madCpt.hpp:56:34)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/stdCpt.hpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/stdCpt.hpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/stdCpt.hpp:73:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo.V' (../include/stdCpt.hpp:74:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/rfiFilter.hpp:63:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/rfiFilter.hpp:64:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/rfiFilter.hpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'RDRi.V' (../include/madCpt.hpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'RDIi.V' (../include/madCpt.hpp:98:17)
INFO: [HLS 200-472] Inferring partial write operation for 'MRo.V' (../include/madCpt.hpp:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'MIo.V' (../include/madCpt.hpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_I.V' (../include/madCpt.hpp:82:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.41 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.65 seconds; current allocated memory: 969.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_graph_top_rfi_C' ...
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >' to 'STDCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_96_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_81_110' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_126_2' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_131_3' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >' to 'MADCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_2' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_1' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_3' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >' to 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.5 seconds; current allocated memory: 971.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 971.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 972.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 972.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 972.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 972.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 972.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 972.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 972.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 972.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_29) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 70, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 975.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 975.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 112, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 976.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 976.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 977.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 977.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 977.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 977.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 978.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 978.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 978.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 978.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 978.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 978.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 979.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 979.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 980.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 980.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'occurence_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'occurence_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 980.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 980.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 980.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 980.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 981.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 981.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 981.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 981.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 982.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 982.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 982.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 982.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 982.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 982.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_131_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 982.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 982.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 983.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 983.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 984.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 984.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 985.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 985.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 985.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 985.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 985.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 985.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 986.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 986.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 986.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 986.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 986.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 986.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 986.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 987.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 987.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 987.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 988.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 989.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 990.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 990.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 13218 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 996.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stdDeviationList' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'stdDeviationList' is 7451 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stdDeviationList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1004.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1007.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1008.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1009.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1010.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_12_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1012.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1015.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1016.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_occurence_loop' pipeline 'occurence_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_occurence_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1017.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_Inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_Inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1018.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1019.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeMedian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1021.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1022.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1023.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' pipeline 'VITIS_LOOP_131_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_graph_top_rfi_C' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for top_graph_top_rfi_C
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_graph_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.017 GB.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=top_graph_top_rfi_C.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output top_graph_top_rfi_C.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'top_graph_top_rfi_C.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.35 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.56 seconds; current allocated memory: 116.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.139.149.159.169.179.189.199.209.278.288)' into 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' into 'stdDeviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/stdCpt.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'computeAverage(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'computeVariance(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'MIN(ap_int<16>*, ap_int<16>) (.518.530.536)' into 'sortList(ap_int<16>*, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:82:0)
INFO: [HLS 214-178] Inlining function 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/madCpt.hpp:91:0)
INFO: [HLS 214-178] Inlining function 'madFilter(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/rfiFilter.hpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.22 seconds. CPU system time: 0.54 seconds. Elapsed time: 11.83 seconds; current allocated memory: 118.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 118.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.14 seconds; current allocated memory: 238.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.06 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.29 seconds; current allocated memory: 415.926 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'stdDeviationList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (../include/madCpt.hpp:40) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (../include/madCpt.hpp:55) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (../include/stdCpt.hpp:72) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/stdCpt.hpp:76) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/rfiFilter.hpp:69) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_1' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_1' (../include/madCpt.hpp:83) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_1' (../include/madCpt.hpp:83) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_2' (../include/madCpt.hpp:128) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_3' (../include/madCpt.hpp:133) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32766 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'occurence_loop' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2048 for loop 'occurence_loop' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'VITIS_LOOP_52_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2048 for loop 'VITIS_LOOP_52_1' in function 'sortList'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_graph_top_rfi_C' (top_graph_top_rfi_C.cpp:126), detected/extracted 11 process function(s): 
	 'Brd_Acq_Im'
	 'Brd_Acq_Real'
	 'STDCpt<2048, 3, ap_int<16> >'
	 'MADCpt<2048, 3, ap_int<16> >'
	 'Brd_STD_R'
	 'Brd_MAD_R'
	 'Brd_MAD_I'
	 'Brd_STD_I'
	 'RFIFilter<0, 2048, ap_int<16> >'
	 'Brd_Res_Im'
	 'Brd_Res_Real'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/stdCpt.hpp:39:37) in function 'stdDeviationList'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:66:38) to (../include/madCpt.hpp:79:1) in function 'computeMedian'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:116:16) to (../include/madCpt.hpp:128:23) in function 'MADCpt<2048, 3, ap_int<16> >'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.7 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.04 seconds; current allocated memory: 602.215 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_52_1' (../include/madCpt.hpp:52:38) in function 'sortList' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list' (../include/stdCpt.hpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_list' (../include/madCpt.hpp:58:23)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/stdCpt.hpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/stdCpt.hpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/stdCpt.hpp:73:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo.V' (../include/stdCpt.hpp:74:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/rfiFilter.hpp:63:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/rfiFilter.hpp:64:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/rfiFilter.hpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'RDRi.V' (../include/madCpt.hpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'RDIi.V' (../include/madCpt.hpp:100:17)
INFO: [HLS 200-472] Inferring partial write operation for 'MRo.V' (../include/madCpt.hpp:129:12)
INFO: [HLS 200-472] Inferring partial write operation for 'MIo.V' (../include/madCpt.hpp:130:12)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_I.V' (../include/madCpt.hpp:84:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.53 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.7 seconds; current allocated memory: 971.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_graph_top_rfi_C' ...
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >' to 'STDCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_98_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_110' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_128_2' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_133_3' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >' to 'MADCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_2' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_1' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_3' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >' to 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.49 seconds; current allocated memory: 973.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 973.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 974.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 974.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 974.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 974.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 974.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 974.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 975.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 975.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_29) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 70, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 977.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 977.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 112, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 978.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 978.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 979.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 979.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 979.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 979.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 980.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 980.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 980.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 980.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 981.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 981.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_98_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 982.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 982.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 982.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 982.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'occurence_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'occurence_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 982.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 982.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_55_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 983.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 983.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 983.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 983.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 983.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 983.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_83_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 984.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 984.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_83_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 984.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 984.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_128_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 984.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 984.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 985.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 985.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 985.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 985.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 986.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 986.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 987.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 987.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 987.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 987.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 987.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 987.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 988.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 988.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 988.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 988.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 988.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 988.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 988.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 988.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 988.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 988.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 989.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 989.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 990.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 990.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 991.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 992.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 993.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 13218 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 998.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stdDeviationList' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'stdDeviationList' is 7451 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stdDeviationList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1007.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1009.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1010.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1011.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1012.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_12_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1014.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1' pipeline 'VITIS_LOOP_98_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1017.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1018.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_occurence_loop' pipeline 'occurence_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_occurence_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1019.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_55_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1020.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1021.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeMedian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1023.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1' pipeline 'VITIS_LOOP_83_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110' pipeline 'VITIS_LOOP_83_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3' pipeline 'VITIS_LOOP_133_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_graph_top_rfi_C' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for top_graph_top_rfi_C
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_graph_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.019 GB.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=top_graph_top_rfi_C.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output top_graph_top_rfi_C.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'top_graph_top_rfi_C.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.7 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.46 seconds; current allocated memory: 116.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.139.149.159.169.179.189.199.209.278.288)' into 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' into 'stdDeviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/stdCpt.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'computeAverage(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'computeVariance(ap_int<16>*, ap_int<16>)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'MIN(ap_int<16>*, ap_int<16>) (.518.530.536)' into 'sortList(ap_int<16>*, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' (../include/madCpt.hpp:82:0)
INFO: [HLS 214-178] Inlining function 'deviationList(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/madCpt.hpp:91:0)
INFO: [HLS 214-178] Inlining function 'madFilter(ap_int<16>*, ap_int<16>, ap_int<16>, ap_int<16>*)' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (../include/rfiFilter.hpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void STDCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void MADCpt<2048, 3, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'void RFIFilter<0, 2048, ap_int<16> >(hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&) (.1)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.35 seconds. CPU system time: 0.41 seconds. Elapsed time: 8.98 seconds; current allocated memory: 118.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 118.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.82 seconds; current allocated memory: 238.566 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.84 seconds; current allocated memory: 412.770 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'stdDeviationList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (../include/madCpt.hpp:40) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (../include/madCpt.hpp:55) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:21) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:32) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (../include/stdCpt.hpp:72) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/stdCpt.hpp:76) in function 'STDCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:21) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/rfiFilter.hpp:69) in function 'RFIFilter<0, 2048, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_1' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_1' (../include/madCpt.hpp:83) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_1' (../include/madCpt.hpp:83) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_2' (../include/madCpt.hpp:128) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_3' (../include/madCpt.hpp:133) in function 'MADCpt<2048, 3, ap_int<16> >' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2048 for loop 'VITIS_LOOP_39_1' in function 'stdDeviationList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32766 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2047 for loop 'VITIS_LOOP_28_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'occurence_loop' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2048 for loop 'occurence_loop' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 2048 for loop 'VITIS_LOOP_52_1' in function 'sortList'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2048 for loop 'VITIS_LOOP_52_1' in function 'sortList'.
INFO: [XFORM 203-712] Applying dataflow to function 'top_graph_top_rfi_C' (top_graph_top_rfi_C.cpp:126), detected/extracted 11 process function(s): 
	 'Brd_Acq_Im'
	 'Brd_Acq_Real'
	 'STDCpt<2048, 3, ap_int<16> >'
	 'MADCpt<2048, 3, ap_int<16> >'
	 'Brd_STD_R'
	 'Brd_MAD_R'
	 'Brd_MAD_I'
	 'Brd_STD_I'
	 'RFIFilter<0, 2048, ap_int<16> >'
	 'Brd_Res_Im'
	 'Brd_Res_Real'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/stdCpt.hpp:39:37) in function 'stdDeviationList'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:66:38) to (../include/madCpt.hpp:79:1) in function 'computeMedian'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:21:27) in function 'RFIFilter<0, 2048, ap_int<16> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/madCpt.hpp:116:16) to (../include/madCpt.hpp:128:23) in function 'MADCpt<2048, 3, ap_int<16> >'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.12 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.48 seconds; current allocated memory: 598.766 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_52_1' (../include/madCpt.hpp:52:38) in function 'sortList' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list' (../include/stdCpt.hpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'count.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_list' (../include/madCpt.hpp:58:23)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/stdCpt.hpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/stdCpt.hpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/stdCpt.hpp:73:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo.V' (../include/stdCpt.hpp:74:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi.V' (../include/rfiFilter.hpp:63:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi.V' (../include/rfiFilter.hpp:64:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo.V' (../include/rfiFilter.hpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'RDRi.V' (../include/madCpt.hpp:99:13)
INFO: [HLS 200-472] Inferring partial write operation for 'RDIi.V' (../include/madCpt.hpp:100:17)
INFO: [HLS 200-472] Inferring partial write operation for 'MRo.V' (../include/madCpt.hpp:129:12)
INFO: [HLS 200-472] Inferring partial write operation for 'MIo.V' (../include/madCpt.hpp:130:12)
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_I.V' (../include/madCpt.hpp:84:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.92 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.07 seconds; current allocated memory: 966.145 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_graph_top_rfi_C' ...
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_2' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_21_17' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_32_18' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_72_1' to 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >_Pipeline_loop_3' to 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, ap_int<16> >' to 'STDCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_98_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_110' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_128_2' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_133_3' to 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, ap_int<16> >' to 'MADCpt_2048_3_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_2' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_1' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_3' to 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, ap_int<16> >' to 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.4 seconds; current allocated memory: 967.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 967.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 968.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 968.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 968.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 968.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 969.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 969.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 969.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 969.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_29) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 70, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 971.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 971.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 112, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 972.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 972.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 973.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 973.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 974.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 974.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 974.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 974.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 974.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 974.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 975.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 975.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_98_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 976.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 976.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 976.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 976.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'occurence_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'occurence_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 976.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 976.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_55_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 977.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 977.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 977.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 977.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 977.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 977.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_83_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 978.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 978.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_83_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 978.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 978.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_128_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 978.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 978.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_133_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 979.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 979.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 979.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 979.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 980.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 980.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 980.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 980.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 981.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 981.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 981.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 981.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 981.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 981.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 981.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 981.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 982.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 982.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 982.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 982.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 982.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 982.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 982.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 982.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 983.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 983.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 983.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 983.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 984.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 984.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 985.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 986.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 987.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 13218 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 992.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stdDeviationList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stdDeviationList' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'stdDeviationList' is 7451 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stdDeviationList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1001.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1003.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1004.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1005.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1006.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_12_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1009.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1' pipeline 'VITIS_LOOP_98_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1012.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1012.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_occurence_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_occurence_loop' pipeline 'occurence_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_occurence_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1014.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_55_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1015.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1016.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeMedian' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeMedian'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1017.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1' pipeline 'VITIS_LOOP_83_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1019.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110' pipeline 'VITIS_LOOP_83_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1020.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1021.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3' pipeline 'VITIS_LOOP_133_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1021.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_graph_top_rfi_C' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for top_graph_top_rfi_C
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_graph_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.013 GB.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' using auto ROMs.
