Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec 19 10:54:48 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               33          
TIMING-20  Warning   Non-clocked latch                           1           
LATCH-1    Advisory  Existing latches in the design              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (9)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[31]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.419        0.000                      0                 1941        0.095        0.000                      0                 1941        3.750        0.000                       0                   739  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.419        0.000                      0                 1941        0.095        0.000                      0                 1941        3.750        0.000                       0                   739  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 1.324ns (14.215%)  route 7.990ns (85.785%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.561     5.082    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=52, routed)          1.181     6.719    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.843 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b11/O
                         net (fo=4, routed)           0.772     7.615    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.739 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10/O
                         net (fo=2, routed)           0.661     8.400    U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.524 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_3/O
                         net (fo=41, routed)          1.623    10.147    U_RV32I_CORE/U_ControlUnit/aluControl[0]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.124    10.271 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=42, routed)          1.011    11.282    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.406 r  U_RV32I_CORE/U_ControlUnit/q[28]_i_4/O
                         net (fo=24, routed)          1.298    12.704    U_RV32I_CORE/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.828 r  U_RV32I_CORE/U_ControlUnit/q[19]_i_1__0/O
                         net (fo=2, routed)           0.825    13.654    U_RV32I_CORE/U_ControlUnit/D[17]
    SLICE_X1Y21          LUT5 (Prop_lut5_I3_O)        0.124    13.778 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.619    14.396    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DIA1
    SLICE_X2Y21          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.507    14.848    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y21          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.815    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 1.324ns (14.360%)  route 7.896ns (85.640%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.561     5.082    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=52, routed)          1.181     6.719    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.843 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b11/O
                         net (fo=4, routed)           0.772     7.615    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.739 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10/O
                         net (fo=2, routed)           0.661     8.400    U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.524 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_3/O
                         net (fo=41, routed)          1.623    10.147    U_RV32I_CORE/U_ControlUnit/aluControl[0]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.124    10.271 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=42, routed)          1.011    11.282    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.406 r  U_RV32I_CORE/U_ControlUnit/q[28]_i_4/O
                         net (fo=24, routed)          1.338    12.744    U_RV32I_CORE/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I3_O)        0.124    12.868 r  U_RV32I_CORE/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           0.652    13.519    U_RV32I_CORE/U_ControlUnit/D[23]
    SLICE_X3Y26          LUT5 (Prop_lut5_I3_O)        0.124    13.643 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.659    14.303    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X2Y24          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.502    14.843    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y24          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.810    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 1.324ns (14.276%)  route 7.950ns (85.724%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.561     5.082    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=52, routed)          1.181     6.719    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.843 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b11/O
                         net (fo=4, routed)           0.772     7.615    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.739 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10/O
                         net (fo=2, routed)           0.661     8.400    U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.524 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_3/O
                         net (fo=41, routed)          1.623    10.147    U_RV32I_CORE/U_ControlUnit/aluControl[0]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.124    10.271 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=42, routed)          1.011    11.282    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.406 r  U_RV32I_CORE/U_ControlUnit/q[28]_i_4/O
                         net (fo=24, routed)          1.460    12.866    U_RV32I_CORE/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I2_O)        0.124    12.990 r  U_RV32I_CORE/U_ControlUnit/q[26]_i_1__0/O
                         net (fo=2, routed)           0.575    13.565    U_RV32I_CORE/U_ControlUnit/D[24]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.124    13.689 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.667    14.357    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DIB0
    SLICE_X2Y24          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.502    14.843    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y24          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.883    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 1.324ns (14.415%)  route 7.861ns (85.585%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.561     5.082    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=52, routed)          1.181     6.719    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.843 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b11/O
                         net (fo=4, routed)           0.772     7.615    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.739 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10/O
                         net (fo=2, routed)           0.661     8.400    U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.524 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_3/O
                         net (fo=41, routed)          1.623    10.147    U_RV32I_CORE/U_ControlUnit/aluControl[0]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.124    10.271 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=42, routed)          1.208    11.479    U_RV32I_CORE/U_DataPath/U_DecReg1/q_reg[31]_7
    SLICE_X8Y21          LUT3 (Prop_lut3_I1_O)        0.124    11.603 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_7/O
                         net (fo=1, routed)           1.121    12.725    U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_7_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I4_O)        0.124    12.849 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_2__0/O
                         net (fo=2, routed)           0.632    13.481    U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_30_31__0[0]
    SLICE_X3Y26          LUT5 (Prop_lut5_I3_O)        0.124    13.605 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.662    14.267    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31__0/D
    SLICE_X2Y23          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.504    14.845    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31__0/WCLK
    SLICE_X2Y23          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31__0/DP/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y23          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.812    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -14.267    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 1.324ns (14.318%)  route 7.923ns (85.682%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.561     5.082    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=52, routed)          1.181     6.719    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.843 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b11/O
                         net (fo=4, routed)           0.772     7.615    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.739 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10/O
                         net (fo=2, routed)           0.661     8.400    U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.524 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_3/O
                         net (fo=41, routed)          1.623    10.147    U_RV32I_CORE/U_ControlUnit/aluControl[0]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.124    10.271 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=42, routed)          1.011    11.282    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.406 r  U_RV32I_CORE/U_ControlUnit/q[28]_i_4/O
                         net (fo=24, routed)          1.460    12.866    U_RV32I_CORE/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I2_O)        0.124    12.990 r  U_RV32I_CORE/U_ControlUnit/q[26]_i_1__0/O
                         net (fo=2, routed)           0.575    13.565    U_RV32I_CORE/U_ControlUnit/D[24]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.124    13.689 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.640    14.329    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/DIB0
    SLICE_X2Y25          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.502    14.843    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y25          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y25          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.883    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 1.324ns (14.415%)  route 7.861ns (85.585%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.561     5.082    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=52, routed)          1.181     6.719    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.843 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b11/O
                         net (fo=4, routed)           0.772     7.615    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.739 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10/O
                         net (fo=2, routed)           0.661     8.400    U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.524 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_3/O
                         net (fo=41, routed)          1.623    10.147    U_RV32I_CORE/U_ControlUnit/aluControl[0]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.124    10.271 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=42, routed)          1.208    11.479    U_RV32I_CORE/U_DataPath/U_DecReg1/q_reg[31]_7
    SLICE_X8Y21          LUT3 (Prop_lut3_I1_O)        0.124    11.603 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_7/O
                         net (fo=1, routed)           1.121    12.725    U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_7_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I4_O)        0.124    12.849 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_2__0/O
                         net (fo=2, routed)           0.632    13.481    U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_30_31__0[0]
    SLICE_X3Y26          LUT5 (Prop_lut5_I3_O)        0.124    13.605 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.662    14.267    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31__0/D
    SLICE_X2Y23          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.504    14.845    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31__0/WCLK
    SLICE_X2Y23          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31__0/SP/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y23          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.842    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -14.267    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 1.324ns (14.625%)  route 7.729ns (85.375%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.561     5.082    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=52, routed)          1.181     6.719    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.843 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b11/O
                         net (fo=4, routed)           0.772     7.615    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.739 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10/O
                         net (fo=2, routed)           0.661     8.400    U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.524 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_3/O
                         net (fo=41, routed)          1.623    10.147    U_RV32I_CORE/U_ControlUnit/aluControl[0]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.124    10.271 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=42, routed)          1.011    11.282    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.406 r  U_RV32I_CORE/U_ControlUnit/q[28]_i_4/O
                         net (fo=24, routed)          1.338    12.744    U_RV32I_CORE/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I3_O)        0.124    12.868 r  U_RV32I_CORE/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           0.652    13.519    U_RV32I_CORE/U_ControlUnit/D[23]
    SLICE_X3Y26          LUT5 (Prop_lut5_I3_O)        0.124    13.643 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.492    14.135    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/DIA1
    SLICE_X2Y25          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.502    14.843    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y25          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y25          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.810    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 1.324ns (14.644%)  route 7.717ns (85.356%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.561     5.082    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=52, routed)          1.181     6.719    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.843 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b11/O
                         net (fo=4, routed)           0.772     7.615    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.739 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10/O
                         net (fo=2, routed)           0.661     8.400    U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.524 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_3/O
                         net (fo=41, routed)          1.623    10.147    U_RV32I_CORE/U_ControlUnit/aluControl[0]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.124    10.271 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=42, routed)          1.011    11.282    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.406 r  U_RV32I_CORE/U_ControlUnit/q[28]_i_4/O
                         net (fo=24, routed)          1.298    12.704    U_RV32I_CORE/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.828 r  U_RV32I_CORE/U_ControlUnit/q[19]_i_1__0/O
                         net (fo=2, routed)           0.825    13.654    U_RV32I_CORE/U_ControlUnit/D[17]
    SLICE_X1Y21          LUT5 (Prop_lut5_I3_O)        0.124    13.778 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.346    14.124    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/DIA1
    SLICE_X2Y22          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.505    14.846    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y22          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y22          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.813    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 1.324ns (14.654%)  route 7.711ns (85.346%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.561     5.082    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=52, routed)          1.181     6.719    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.843 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b11/O
                         net (fo=4, routed)           0.772     7.615    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.739 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10/O
                         net (fo=2, routed)           0.661     8.400    U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.524 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_3/O
                         net (fo=41, routed)          1.623    10.147    U_RV32I_CORE/U_ControlUnit/aluControl[0]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.124    10.271 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=42, routed)          1.208    11.479    U_RV32I_CORE/U_DataPath/U_DecReg1/q_reg[31]_7
    SLICE_X8Y21          LUT3 (Prop_lut3_I1_O)        0.124    11.603 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_7/O
                         net (fo=1, routed)           1.121    12.725    U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_7_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I4_O)        0.124    12.849 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_2__0/O
                         net (fo=2, routed)           0.632    13.481    U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_30_31__0[0]
    SLICE_X3Y26          LUT5 (Prop_lut5_I3_O)        0.124    13.605 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.513    14.117    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31__0/D
    SLICE_X2Y23          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.504    14.845    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31__0/WCLK
    SLICE_X2Y23          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y23          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    14.832    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.117    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 1.324ns (14.575%)  route 7.760ns (85.425%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.561     5.082    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=52, routed)          1.181     6.719    U_RV32I_CORE/U_DataPath/U_PC/Q[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.843 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b11/O
                         net (fo=4, routed)           0.772     7.615    U_RV32I_CORE/U_DataPath/U_PC/q_reg[2]_0
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.739 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10/O
                         net (fo=2, routed)           0.661     8.400    U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_10_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.524 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_3/O
                         net (fo=41, routed)          1.623    10.147    U_RV32I_CORE/U_ControlUnit/aluControl[0]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.124    10.271 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=42, routed)          1.011    11.282    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.406 r  U_RV32I_CORE/U_ControlUnit/q[28]_i_4/O
                         net (fo=24, routed)          1.295    12.701    U_RV32I_CORE/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.124    12.825 r  U_RV32I_CORE/U_ControlUnit/q[20]_i_1__0/O
                         net (fo=2, routed)           0.741    13.565    U_RV32I_CORE/U_ControlUnit/D[18]
    SLICE_X1Y21          LUT5 (Prop_lut5_I3_O)        0.124    13.689 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.477    14.166    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DIB0
    SLICE_X2Y21          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.507    14.848    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y21          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.888    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -14.166    
  -------------------------------------------------------------------
                         slack                                  0.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.440%)  route 0.175ns (51.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.562     1.445    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[4]/Q
                         net (fo=2, routed)           0.175     1.784    U_DataMemory/dataAddr[2]
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.876     2.004    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.689    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.440%)  route 0.175ns (51.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.562     1.445    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[4]/Q
                         net (fo=2, routed)           0.175     1.784    U_DataMemory/dataAddr[2]
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.873     2.001    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.686    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIO_A/U_APB_Intf_gpio/MODER_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIO_A/U_APB_Intf_gpio/prdata_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.593     1.476    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[23]/Q
                         net (fo=1, routed)           0.054     1.671    U_GPIO_A/U_APB_Intf_gpio/MODER__0[23]
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.045     1.716 r  U_GPIO_A/U_APB_Intf_gpio/prdata[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.716    U_GPIO_A/U_APB_Intf_gpio/prdata[23]_i_1__0_n_0
    SLICE_X2Y11          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.864     1.991    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[23]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.121     1.610    U_GPIO_A/U_APB_Intf_gpio/prdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPO/U_APB_INTF/ODR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPO/U_APB_INTF/prdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.592     1.475    U_GPO/U_APB_INTF/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  U_GPO/U_APB_INTF/ODR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U_GPO/U_APB_INTF/ODR_reg[0]/Q
                         net (fo=1, routed)           0.087     1.703    U_GPO/U_APB_INTF/ODR_reg[3]_0[0]
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.045     1.748 r  U_GPO/U_APB_INTF/prdata[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.748    U_GPO/U_APB_INTF/p_0_in[0]
    SLICE_X2Y12          FDRE                                         r  U_GPO/U_APB_INTF/prdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.862     1.989    U_GPO/U_APB_INTF/clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  U_GPO/U_APB_INTF/prdata_reg[0]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.120     1.608    U_GPO/U_APB_INTF/prdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIO_A/U_APB_Intf_gpio/MODER_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIO_A/U_APB_Intf_gpio/prdata_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.593     1.476    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[15]/Q
                         net (fo=1, routed)           0.087     1.704    U_GPIO_A/U_APB_Intf_gpio/MODER__0[15]
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.045     1.749 r  U_GPIO_A/U_APB_Intf_gpio/prdata[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.749    U_GPIO_A/U_APB_Intf_gpio/prdata[15]_i_1__0_n_0
    SLICE_X2Y11          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.864     1.991    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[15]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.120     1.609    U_GPIO_A/U_APB_Intf_gpio/prdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_FND/U_APB_Intf_fnd/FNR_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_APB_Intf_fnd/prdata_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.593     1.476    U_FND/U_APB_Intf_fnd/clk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  U_FND/U_APB_Intf_fnd/FNR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_FND/U_APB_Intf_fnd/FNR_reg[18]/Q
                         net (fo=1, routed)           0.087     1.704    U_FND/U_APB_Intf_fnd/FNR[18]
    SLICE_X6Y6           LUT3 (Prop_lut3_I0_O)        0.045     1.749 r  U_FND/U_APB_Intf_fnd/prdata[18]_i_1__2/O
                         net (fo=1, routed)           0.000     1.749    U_FND/U_APB_Intf_fnd/prdata[18]_i_1__2_n_0
    SLICE_X6Y6           FDCE                                         r  U_FND/U_APB_Intf_fnd/prdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.864     1.991    U_FND/U_APB_Intf_fnd/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  U_FND/U_APB_Intf_fnd/prdata_reg[18]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y6           FDCE (Hold_fdce_C_D)         0.120     1.609    U_FND/U_APB_Intf_fnd/prdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIO_A/U_APB_Intf_gpio/ODR_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIO_A/U_APB_Intf_gpio/prdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.594     1.477    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/ODR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_GPIO_A/U_APB_Intf_gpio/ODR_reg[17]/Q
                         net (fo=1, routed)           0.058     1.677    U_GPIO_A/U_APB_Intf_gpio/ODR__0[17]
    SLICE_X4Y2           LUT4 (Prop_lut4_I1_O)        0.045     1.722 r  U_GPIO_A/U_APB_Intf_gpio/prdata[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.722    U_GPIO_A/U_APB_Intf_gpio/prdata[17]_i_1__0_n_0
    SLICE_X4Y2           FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.865     1.992    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[17]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X4Y2           FDCE (Hold_fdce_C_D)         0.091     1.581    U_GPIO_A/U_APB_Intf_gpio/prdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_GPIO_A/U_APB_Intf_gpio/ODR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIO_A/U_APB_Intf_gpio/prdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.059%)  route 0.065ns (25.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.593     1.476    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/ODR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_GPIO_A/U_APB_Intf_gpio/ODR_reg[2]/Q
                         net (fo=2, routed)           0.065     1.682    U_GPIO_A/U_APB_Intf_gpio/Q[2]
    SLICE_X1Y10          LUT5 (Prop_lut5_I2_O)        0.045     1.727 r  U_GPIO_A/U_APB_Intf_gpio/prdata[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.727    U_GPIO_A/U_APB_Intf_gpio/prdata[2]_i_1__1_n_0
    SLICE_X1Y10          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.864     1.991    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y10          FDCE (Hold_fdce_C_D)         0.092     1.581    U_GPIO_A/U_APB_Intf_gpio/prdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.081%)  route 0.226ns (57.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.562     1.445    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[7]/Q
                         net (fo=2, routed)           0.226     1.835    U_DataMemory/dataAddr[5]
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.876     2.004    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.689    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.016%)  route 0.226ns (57.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.562     1.445    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[5]/Q
                         net (fo=2, routed)           0.226     1.835    U_DataMemory/dataAddr[3]
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.873     2.001    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.686    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2    U_DataMemory/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    U_DataMemory/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y14   U_DataMemory/ready_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y13    U_FND/U_APB_Intf_fnd/FNR_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y6     U_FND/U_APB_Intf_fnd/FNR_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y6     U_FND/U_APB_Intf_fnd/FNR_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y6     U_FND/U_APB_Intf_fnd/FNR_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y6     U_FND/U_APB_Intf_fnd/FNR_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y9     U_FND/U_APB_Intf_fnd/FNR_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y17    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_GPIO_B/U_APB_Intf_gpio/MODER_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.647ns  (logic 3.993ns (41.387%)  route 5.655ns (58.613%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.631     5.152    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X4Y12          FDPE                                         r  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.608 f  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[3]/Q
                         net (fo=2, routed)           5.655    11.263    GPIO_B_IOBUF[3]_inst/T
    L1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.537    14.800 r  GPIO_B_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.800    GPIO_B[3]
    L1                                                                r  GPIO_B[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPIO_B/U_APB_Intf_gpio/MODER_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.348ns  (logic 3.979ns (42.561%)  route 5.369ns (57.439%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.631     5.152    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X4Y12          FDPE                                         r  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.608 f  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[1]/Q
                         net (fo=2, routed)           5.369    10.978    GPIO_B_IOBUF[1]_inst/T
    N3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.523    14.500 r  GPIO_B_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.500    GPIO_B[1]
    N3                                                                r  GPIO_B[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPIO_B/U_APB_Intf_gpio/MODER_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.210ns  (logic 3.989ns (43.317%)  route 5.220ns (56.683%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.631     5.152    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X4Y12          FDPE                                         r  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.608 f  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[0]/Q
                         net (fo=2, routed)           5.220    10.829    GPIO_B_IOBUF[0]_inst/T
    P3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.533    14.362 r  GPIO_B_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.362    GPIO_B[0]
    P3                                                                r  GPIO_B[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPIO_B/U_APB_Intf_gpio/MODER_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.947ns  (logic 3.987ns (44.560%)  route 4.960ns (55.440%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.630     5.151    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X0Y16          FDPE                                         r  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDPE (Prop_fdpe_C_Q)         0.456     5.607 f  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[2]/Q
                         net (fo=2, routed)           4.960    10.567    GPIO_B_IOBUF[2]_inst/T
    P1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.531    14.098 r  GPIO_B_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.098    GPIO_B[2]
    P1                                                                r  GPIO_B[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FND/U_APB_Intf_fnd/FSR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndCom[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.921ns  (logic 4.373ns (49.020%)  route 4.548ns (50.980%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.565     5.086    U_FND/U_APB_Intf_fnd/clk_IBUF_BUFG
    SLICE_X10Y12         FDCE                                         r  U_FND/U_APB_Intf_fnd/FSR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  U_FND/U_APB_Intf_fnd/FSR_reg[0]/Q
                         net (fo=5, routed)           1.061     6.665    U_FND/U_APB_Intf_fnd/fndSel[0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.150     6.815 r  U_FND/U_APB_Intf_fnd/fndCom_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.487    10.302    fndCom_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    14.007 r  fndCom_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.007    fndCom[0]
    U2                                                                r  fndCom[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FND/U_APB_Intf_fnd/FSR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndCom[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.910ns  (logic 4.165ns (46.746%)  route 4.745ns (53.254%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.565     5.086    U_FND/U_APB_Intf_fnd/clk_IBUF_BUFG
    SLICE_X10Y12         FDCE                                         r  U_FND/U_APB_Intf_fnd/FSR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  U_FND/U_APB_Intf_fnd/FSR_reg[0]/Q
                         net (fo=5, routed)           1.283     6.887    U_FND/U_APB_Intf_fnd/fndSel[0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.011 r  U_FND/U_APB_Intf_fnd/fndCom_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.462    10.473    fndCom_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.996 r  fndCom_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.996    fndCom[2]
    V4                                                                r  fndCom[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FND/U_APB_Intf_fnd/FNR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndFont[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.817ns  (logic 4.355ns (49.390%)  route 4.462ns (50.610%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.564     5.085    U_FND/U_APB_Intf_fnd/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  U_FND/U_APB_Intf_fnd/FNR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_FND/U_APB_Intf_fnd/FNR_reg[1]/Q
                         net (fo=9, routed)           1.236     6.777    U_FND/U_APB_Intf_fnd/FNR[1]
    SLICE_X14Y15         LUT4 (Prop_lut4_I0_O)        0.157     6.934 r  U_FND/U_APB_Intf_fnd/fndFont_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.226    10.160    fndFont_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.742    13.902 r  fndFont_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.902    fndFont[0]
    W7                                                                r  fndFont[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FND/U_APB_Intf_fnd/FSR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndCom[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.806ns  (logic 4.388ns (49.831%)  route 4.418ns (50.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.565     5.086    U_FND/U_APB_Intf_fnd/clk_IBUF_BUFG
    SLICE_X10Y12         FDCE                                         r  U_FND/U_APB_Intf_fnd/FSR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518     5.604 f  U_FND/U_APB_Intf_fnd/FSR_reg[0]/Q
                         net (fo=5, routed)           1.283     6.887    U_FND/U_APB_Intf_fnd/fndSel[0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.152     7.039 r  U_FND/U_APB_Intf_fnd/fndCom_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.135    10.174    fndCom_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    13.893 r  fndCom_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.893    fndCom[3]
    W4                                                                r  fndCom[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FND/U_APB_Intf_fnd/FNR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndFont[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.714ns  (logic 4.314ns (49.502%)  route 4.400ns (50.498%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.564     5.085    U_FND/U_APB_Intf_fnd/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  U_FND/U_APB_Intf_fnd/FNR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.456     5.541 f  U_FND/U_APB_Intf_fnd/FNR_reg[1]/Q
                         net (fo=9, routed)           1.222     6.763    U_FND/U_APB_Intf_fnd/FNR[1]
    SLICE_X14Y15         LUT4 (Prop_lut4_I2_O)        0.153     6.916 r  U_FND/U_APB_Intf_fnd/fndFont_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.178    10.095    fndFont_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.705    13.799 r  fndFont_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.799    fndFont[7]
    V7                                                                r  fndFont[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FND/U_APB_Intf_fnd/FSR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndCom[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.668ns  (logic 4.141ns (47.777%)  route 4.527ns (52.223%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.565     5.086    U_FND/U_APB_Intf_fnd/clk_IBUF_BUFG
    SLICE_X10Y12         FDCE                                         r  U_FND/U_APB_Intf_fnd/FSR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518     5.604 f  U_FND/U_APB_Intf_fnd/FSR_reg[0]/Q
                         net (fo=5, routed)           1.061     6.665    U_FND/U_APB_Intf_fnd/fndSel[0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.124     6.789 r  U_FND/U_APB_Intf_fnd/fndCom_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.466    10.255    fndCom_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.754 r  fndCom_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.754    fndCom[1]
    U4                                                                r  fndCom[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_DataMemory/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Mux_Map/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.209ns (28.707%)  route 0.519ns (71.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.562     1.445    U_DataMemory/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  U_DataMemory/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  U_DataMemory/ready_reg/Q
                         net (fo=1, routed)           0.288     1.897    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/ready__0
    SLICE_X8Y14          LUT3 (Prop_lut3_I1_O)        0.045     1.942 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/ready_reg_i_1/O
                         net (fo=1, routed)           0.231     2.173    U_Mux_Map/FSM_sequential_state_reg[0]
    SLICE_X8Y16          LDCE                                         r  U_Mux_Map/ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPIO_A/U_APB_Intf_gpio/MODER_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.573ns  (logic 0.965ns (61.347%)  route 0.608ns (38.653%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.593     1.476    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X0Y11          FDPE                                         r  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[0]/Q
                         net (fo=2, routed)           0.608     2.225    GPIO_A_IOBUF[0]_inst/T
    V17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.049 r  GPIO_A_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.049    GPIO_A[0]
    V17                                                               r  GPIO_A[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPIO_A/U_APB_Intf_gpio/MODER_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.599ns  (logic 0.965ns (60.358%)  route 0.634ns (39.642%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.593     1.476    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X0Y11          FDPE                                         r  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[1]/Q
                         net (fo=2, routed)           0.634     2.251    GPIO_A_IOBUF[1]_inst/T
    V16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.075 r  GPIO_A_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.075    GPIO_A[1]
    V16                                                               r  GPIO_A[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPIO_A/U_APB_Intf_gpio/MODER_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.607ns  (logic 0.965ns (60.037%)  route 0.642ns (39.963%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.593     1.476    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X0Y11          FDPE                                         r  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[2]/Q
                         net (fo=2, routed)           0.642     2.259    GPIO_A_IOBUF[2]_inst/T
    W16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.083 r  GPIO_A_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.083    GPIO_A[2]
    W16                                                               r  GPIO_A[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPIO_A/U_APB_Intf_gpio/MODER_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.617ns  (logic 0.965ns (59.673%)  route 0.652ns (40.327%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.593     1.476    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X0Y11          FDPE                                         r  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[3]/Q
                         net (fo=2, routed)           0.652     2.269    GPIO_A_IOBUF[3]_inst/T
    W17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.093 r  GPIO_A_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.093    GPIO_A[3]
    W17                                                               r  GPIO_A[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPO/U_APB_INTF/MODER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPO_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.636ns  (logic 0.965ns (58.991%)  route 0.671ns (41.009%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.592     1.475    U_GPO/U_APB_INTF/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  U_GPO/U_APB_INTF/MODER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U_GPO/U_APB_INTF/MODER_reg[3]/Q
                         net (fo=2, routed)           0.671     2.287    GPO_A_TRI[3]
    V19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.111 r  GPO_A_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     3.111    GPO_A[3]
    V19                                                               r  GPO_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPO/U_APB_INTF/MODER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPO_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 0.965ns (58.920%)  route 0.673ns (41.080%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.594     1.477    U_GPO/U_APB_INTF/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  U_GPO/U_APB_INTF/MODER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U_GPO/U_APB_INTF/MODER_reg[0]/Q
                         net (fo=2, routed)           0.673     2.291    GPO_A_TRI[0]
    U16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.115 r  GPO_A_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     3.115    GPO_A[0]
    U16                                                               r  GPO_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPO/U_APB_INTF/ODR_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPO_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.343ns (78.566%)  route 0.366ns (21.434%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.589     1.472    U_GPO/U_APB_INTF/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  U_GPO/U_APB_INTF/ODR_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_GPO/U_APB_INTF/ODR_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.366     1.980    lopt_2
    U19                  OBUFT (Prop_obuft_I_O)       1.202     3.182 r  GPO_A_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     3.182    GPO_A[2]
    U19                                                               r  GPO_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GPO/U_APB_INTF/MODER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPO_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 0.965ns (51.687%)  route 0.902ns (48.313%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.592     1.475    U_GPO/U_APB_INTF/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  U_GPO/U_APB_INTF/MODER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U_GPO/U_APB_INTF/MODER_reg[1]/Q
                         net (fo=2, routed)           0.902     2.518    GPO_A_TRI[1]
    E19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.342 r  GPO_A_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     3.342    GPO_A[1]
    E19                                                               r  GPO_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FND/U_APB_Intf_fnd/FNR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndFont[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.727ns  (logic 1.498ns (54.945%)  route 1.229ns (45.055%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.562     1.445    U_FND/U_APB_Intf_fnd/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  U_FND/U_APB_Intf_fnd/FNR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_FND/U_APB_Intf_fnd/FNR_reg[0]/Q
                         net (fo=9, routed)           0.277     1.863    U_FND/U_APB_Intf_fnd/FNR[0]
    SLICE_X14Y15         LUT4 (Prop_lut4_I2_O)        0.048     1.911 r  U_FND/U_APB_Intf_fnd/fndFont_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.952     2.863    fndFont_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     4.172 r  fndFont_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.172    fndFont[3]
    V8                                                                r  fndFont[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           557 Endpoints
Min Delay           557 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPIO_B[1]
                            (input port)
  Destination:            U_GPIO_B/U_APB_Intf_gpio/prdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.340ns  (logic 1.577ns (24.869%)  route 4.763ns (75.131%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  GPIO_B[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_B_IOBUF[1]_inst/IO
    N3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  GPIO_B_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           4.763     6.216    U_GPIO_B/U_APB_Intf_gpio/GPIO_B_IBUF[1]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.340 r  U_GPIO_B/U_APB_Intf_gpio/prdata[1]_i_1__2/O
                         net (fo=1, routed)           0.000     6.340    U_GPIO_B/U_APB_Intf_gpio/prdata[1]_i_1__2_n_0
    SLICE_X11Y22         FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/prdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.437     4.778    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/prdata_reg[1]/C

Slack:                    inf
  Source:                 GPIO_B[3]
                            (input port)
  Destination:            U_GPIO_B/U_APB_Intf_gpio/prdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.028ns  (logic 1.591ns (26.387%)  route 4.437ns (73.613%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  GPIO_B[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_B_IOBUF[3]_inst/IO
    L1                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  GPIO_B_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           4.437     5.904    U_GPIO_B/U_APB_Intf_gpio/GPIO_B_IBUF[3]
    SLICE_X11Y20         LUT5 (Prop_lut5_I1_O)        0.124     6.028 r  U_GPIO_B/U_APB_Intf_gpio/prdata[3]_i_1__2/O
                         net (fo=1, routed)           0.000     6.028    U_GPIO_B/U_APB_Intf_gpio/prdata[3]_i_1__2_n_0
    SLICE_X11Y20         FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/prdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.440     4.781    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/prdata_reg[3]/C

Slack:                    inf
  Source:                 GPIO_B[0]
                            (input port)
  Destination:            U_GPIO_B/U_APB_Intf_gpio/prdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.850ns  (logic 1.587ns (27.133%)  route 4.263ns (72.867%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  GPIO_B[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_B_IOBUF[0]_inst/IO
    P3                   IBUF (Prop_ibuf_I_O)         1.463     1.463 r  GPIO_B_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           4.263     5.726    U_GPIO_B/U_APB_Intf_gpio/GPIO_B_IBUF[0]
    SLICE_X11Y15         LUT5 (Prop_lut5_I1_O)        0.124     5.850 r  U_GPIO_B/U_APB_Intf_gpio/prdata[0]_i_1__2/O
                         net (fo=1, routed)           0.000     5.850    U_GPIO_B/U_APB_Intf_gpio/prdata[0]_i_1__2_n_0
    SLICE_X11Y15         FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/prdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.445     4.786    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/prdata_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_GPIO_A/U_APB_Intf_gpio/prdata_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.532ns  (logic 1.441ns (26.052%)  route 4.091ns (73.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=546, routed)         4.091     5.532    U_GPIO_A/U_APB_Intf_gpio/reset_IBUF
    SLICE_X3Y29          FDCE                                         f  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.508     4.849    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_GPIO_B/U_APB_Intf_gpio/MODER_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.532ns  (logic 1.441ns (26.052%)  route 4.091ns (73.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=546, routed)         4.091     5.532    U_GPIO_B/U_APB_Intf_gpio/reset_IBUF
    SLICE_X2Y29          FDCE                                         f  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.508     4.849    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_GPIO_B/U_APB_Intf_gpio/MODER_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.532ns  (logic 1.441ns (26.052%)  route 4.091ns (73.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=546, routed)         4.091     5.532    U_GPIO_B/U_APB_Intf_gpio/reset_IBUF
    SLICE_X2Y29          FDCE                                         f  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.508     4.849    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_GPIO_B/U_APB_Intf_gpio/MODER_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.532ns  (logic 1.441ns (26.052%)  route 4.091ns (73.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=546, routed)         4.091     5.532    U_GPIO_B/U_APB_Intf_gpio/reset_IBUF
    SLICE_X2Y29          FDCE                                         f  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.508     4.849    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_GPIO_B/U_APB_Intf_gpio/MODER_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.532ns  (logic 1.441ns (26.052%)  route 4.091ns (73.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=546, routed)         4.091     5.532    U_GPIO_B/U_APB_Intf_gpio/reset_IBUF
    SLICE_X2Y29          FDCE                                         f  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.508     4.849    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_GPIO_A/U_APB_Intf_gpio/prdata_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.194ns  (logic 1.441ns (27.751%)  route 3.752ns (72.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=546, routed)         3.752     5.194    U_GPIO_A/U_APB_Intf_gpio/reset_IBUF
    SLICE_X0Y6           FDCE                                         f  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.519     4.860    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_GPIO_A/U_APB_Intf_gpio/prdata_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.194ns  (logic 1.441ns (27.751%)  route 3.752ns (72.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=546, routed)         3.752     5.194    U_GPIO_A/U_APB_Intf_gpio/reset_IBUF
    SLICE_X0Y6           FDCE                                         f  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         1.519     4.860    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Mux_Map/ready_reg/G
                            (positive level-sensitive latch)
  Destination:            U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.223ns (44.091%)  route 0.283ns (55.909%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          LDCE                         0.000     0.000 r  U_Mux_Map/ready_reg/G
    SLICE_X8Y16          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  U_Mux_Map/ready_reg/Q
                         net (fo=3, routed)           0.283     0.461    U_RV32I_CORE/U_ControlUnit/ready
    SLICE_X10Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.506 r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.506    U_RV32I_CORE/U_ControlUnit/state_next[3]
    SLICE_X10Y15         FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.830     1.957    U_RV32I_CORE/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 U_Mux_Map/ready_reg/G
                            (positive level-sensitive latch)
  Destination:            U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.223ns (43.577%)  route 0.289ns (56.423%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          LDCE                         0.000     0.000 r  U_Mux_Map/ready_reg/G
    SLICE_X8Y16          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  U_Mux_Map/ready_reg/Q
                         net (fo=3, routed)           0.289     0.467    U_RV32I_CORE/U_ControlUnit/ready
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.045     0.512 r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.512    U_RV32I_CORE/U_ControlUnit/state_next[0]
    SLICE_X7Y16          FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.857     1.984    U_RV32I_CORE/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 U_Mux_Map/ready_reg/G
                            (positive level-sensitive latch)
  Destination:            U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.223ns (43.444%)  route 0.290ns (56.556%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          LDCE                         0.000     0.000 r  U_Mux_Map/ready_reg/G
    SLICE_X8Y16          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U_Mux_Map/ready_reg/Q
                         net (fo=3, routed)           0.290     0.468    U_RV32I_CORE/U_ControlUnit/ready
    SLICE_X9Y15          LUT6 (Prop_lut6_I1_O)        0.045     0.513 r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.513    U_RV32I_CORE/U_ControlUnit/state_next[1]
    SLICE_X9Y15          FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.830     1.957    U_RV32I_CORE/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X9Y15          FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_FND/U_APB_Intf_fnd/pready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.210ns (32.527%)  route 0.435ns (67.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=546, routed)         0.435     0.644    U_FND/U_APB_Intf_fnd/reset_IBUF
    SLICE_X5Y13          FDCE                                         f  U_FND/U_APB_Intf_fnd/pready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.859     1.986    U_FND/U_APB_Intf_fnd/clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  U_FND/U_APB_Intf_fnd/pready_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_GPIO_A/U_APB_Intf_gpio/pready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.210ns (32.527%)  route 0.435ns (67.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=546, routed)         0.435     0.644    U_GPIO_A/U_APB_Intf_gpio/reset_IBUF
    SLICE_X5Y13          FDCE                                         f  U_GPIO_A/U_APB_Intf_gpio/pready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.859     1.986    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/pready_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_GPIO_B/U_APB_Intf_gpio/pready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.210ns (32.527%)  route 0.435ns (67.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=546, routed)         0.435     0.644    U_GPIO_B/U_APB_Intf_gpio/reset_IBUF
    SLICE_X5Y13          FDCE                                         f  U_GPIO_B/U_APB_Intf_gpio/pready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.859     1.986    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/pready_reg/C

Slack:                    inf
  Source:                 GPIO_A[2]
                            (input port)
  Destination:            U_GPIO_A/U_APB_Intf_gpio/prdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.277ns (41.145%)  route 0.396ns (58.855%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  GPIO_A[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_A_IOBUF[2]_inst/IO
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  GPIO_A_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           0.396     0.628    U_GPIO_A/U_APB_Intf_gpio/GPIO_A_IBUF[2]
    SLICE_X1Y10          LUT5 (Prop_lut5_I1_O)        0.045     0.673 r  U_GPIO_A/U_APB_Intf_gpio/prdata[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.673    U_GPIO_A/U_APB_Intf_gpio/prdata[2]_i_1__1_n_0
    SLICE_X1Y10          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.864     1.991    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/prdata_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.210ns (29.535%)  route 0.500ns (70.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=546, routed)         0.500     0.709    U_RV32I_CORE/U_DataPath/U_EXE_Reg2/reset_IBUF
    SLICE_X2Y14          FDCE                                         f  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.861     1.988    U_RV32I_CORE/U_DataPath/U_EXE_Reg2/clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_GPIO_A/U_APB_Intf_gpio/MODER_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.210ns (29.478%)  route 0.501ns (70.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=546, routed)         0.501     0.711    U_GPIO_A/U_APB_Intf_gpio/reset_IBUF
    SLICE_X3Y11          FDCE                                         f  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.864     1.991    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_GPIO_A/U_APB_Intf_gpio/MODER_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.210ns (29.478%)  route 0.501ns (70.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=546, routed)         0.501     0.711    U_GPIO_A/U_APB_Intf_gpio/reset_IBUF
    SLICE_X3Y11          FDCE                                         f  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=738, routed)         0.864     1.991    U_GPIO_A/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_GPIO_A/U_APB_Intf_gpio/MODER_reg[23]/C





