<!DOCTYPE html>
<html lang="en">

<head>
  <!-- ## for client-side less
  <link rel="stylesheet/less" type="text/css" href="http://moxielogic.github.io/theme/css/style.less">
  <script src="http://cdnjs.cloudflare.com/ajax/libs/less.js/1.7.3/less.min.js" type="text/javascript"></script>
  -->
  <link rel="stylesheet" type="text/css" href="http://moxielogic.github.io/theme/css/style.css">
  <link rel="stylesheet" type="text/css" href="http://moxielogic.github.io/theme/css/pygments.css">
  <link rel="stylesheet" type="text/css" href="http://fonts.googleapis.com/css?family=PT+Sans|PT+Serif|PT+Mono">

  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta name="author" content="Anthony Green">
  <meta name="description" content="Posts and writings by Anthony Green">



  <title>
    The Moxie Blog
&ndash; Tag: SoC  </title>

</head>

<body>
  <aside>
    <div id="user_meta">
      <a href="http://moxielogic.github.io">
        <img src="http://moxielogic.github.io/images/ml.png" alt="logo">
      </a>
      <h2><a href="http://moxielogic.github.io">The Moxie Blog</a></h2>
      <p>A development blog for the <b>moxie processor</b>, an open source embedded soft-core processor.</p>
      <ul>
      </ul>
    </div>
  </aside>

  <main>
    <header>
      <p>
      <a href="http://moxielogic.github.io">Index</a> &brvbar; <a href="http://moxielogic.github.io/archives.html">Archives</a>
&gt; Tag: SoC
      </p>
    </header>

<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/and-time-ticks-on.html">And time ticks on...</a></h3>
  </div>
  <div class="article_text">
    <p>The interrupt controller <a href="https://github.com/atgreen/moxie-cores/commit/0e44d0f29a2f05ef7f99fb1fc5d670d7f99d7c0b">is working now</a>, as is the timer and my
exception handling firmware. So now I'm able to write a basic stop-watch
application, where the 7-segment display simply increments the count
every second. Yes, this sounds basic, but there's a lot of complexity
under the hood ...</p>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/native-on-chip-gdb-remote-protocol-support.html">Native On-Chip GDB Remote Protocol Support</a></h3>
  </div>
  <div class="article_text">
    <p>A typical software debug solution for an embedded systems might involve
a <a href="http://en.wikipedia.org/wiki/Joint_Test_Action_Group">JTAG</a> connection to the board, and then some kind of protocol
translation software that handles communication between GDB's remote
serial protocol and the target JTAG port (see <a href="http://openocd.sourceforge.net/">OpenOCD</a>, for
instance). The FPGA systems I'm working with ...</p>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/running-a-c-program-on-the-marin-soc.html">Running a C Program on the Marin SoC</a></h3>
  </div>
  <div class="article_text">
    <p>I've just committed the bits required to run a <a href="https://github.com/atgreen/moxie-cores/blob/master/firmware/mdata.c">C program</a> on the
Marin SoC.</p>
<p>Rather than hook up the Nexys3 external RAM module, I'm using extra
space on the FPGA itself for RAM. Most of the hard work was sorting out
the <a href="https://github.com/atgreen/moxie-cores/blob/master/soc/marin/moxie-marin.ld">linker script</a> magic required to ...</p>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/moxie-soc-progress.html">Moxie SoC Progress</a></h3>
  </div>
  <div class="article_text">
    <p>Time for a quick update!</p>
<p><center>
<iframe width="560" height="315" src="http://www.youtube.com/embed/86-OkQcXEes" frameborder="0" allowfullscreen></iframe>
</center></p>
<p>"Marin" is the name of my test SoC consisting of a <a href="http://en.wikipedia.org/wiki/Wishbone_(computer_bus)" title="wishbone">wishbone</a> wrapped
75Mhz big-endian MoxieLite bus master, along with two slave devices:
embedded ROM and the Nexys3's 7-segment display. So, right now I can
write some code into FPGA embedded ROM to manipulate ...</p>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/its-alive.html">It's Alive!</a></h3>
  </div>
  <div class="article_text">
    <p>There's a working hardware implementation of moxie in the wild!</p>
<p>Intrepid hacker <a href="https://twitter.com/toptensoftware" title="Brad Robinson">Brad Robinson</a> created this moxie-compatible core as
a peripheral controller for his SoC. He had been using a simple 8-bit
core, but needed to address more memory than was possible with the 8-bit
part. Moxie is a ...</p>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/fake-ram-loadstore-and-push.html">Fake RAM, load/store and push</a></h3>
  </div>
  <div class="article_text">
    <p>Progress report time....</p>
<p>I need RAM in order to implement/test most instructions. To that end,
I've implemented a fake data cache that is always accessed within a
single cycle during the WRITE pipeline stage. Eventually this will have
to be replaced with a real data cache that reads ...</p>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/a-simulation-milestone-for-the-muskoka-soc.html">A simulation milestone for the Muskoka SoC!</a></h3>
  </div>
  <div class="article_text">
    <p>A moxie-based SoC had it's first successful simulation run today....</p>
<p><center>
<img alt="gtkwave display of first code run" src="http://moxielogic.org/blog/wp-content/uploads/2011/09/gtkwave20110927-300x204.png" />
</center></p>
<p>Pretty exciting! So, here's what's happening...</p>
<p>The SoC, code named "Muskoka", has three main components: the moxie
core, a wishbone switch and a ROM device. The switch was easy to
implement, as I just have a single ...</p>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/on-chip-communications.html">On-chip communications</a></h3>
  </div>
  <div class="article_text">
    <p>I need to build real SoC infrastructure around my developing core in
order to test it on real hardware. For the most part, this means a
memory controller and IO devices. I've decided to implement a shared-bus
wishbone-style interconnect for these devices. <a href="http://en.wikipedia.org/wiki/Wishbone_%28computer_bus%29">Wishbone</a> is an open
source on chip ...</p>
  </div>
</article>

<footer>
<div id="paginator">

</div>
</footer>

    <div id="ending_message">
      <p>&copy; Anthony Green. Built using <a href="http://getpelican.com" target="_blank">Pelican</a>. Theme by Giulio Fidente on <a href="https://github.com/gfidente/pelican-svbhack" target="_blank">github</a>. .</p>
    </div>
  </main>
</body>
</html>