# aclk {FREQ_HZ 199998001 CLK_DOMAIN design_1_zynq_ultra_ps_e_0_3_pl_clk0 PHASE 0.000}
# Clock Domain: design_1_zynq_ultra_ps_e_0_3_pl_clk0
create_clock -name aclk -period 5.000 [get_ports aclk]
# Generated clocks
