-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             r0678912@amazone.esat.kuleuven.be                   
-- Generated date:           Tue Jul 20 22:23:12 CEST 2021                       

Solution Settings: reg.v3
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/reg.cpp
      $PROJECT_HOME/reg.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_channel.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/tb.cpp
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /reg/core                          12       3          1            1  0          
    Design Total:                      12       3          1            1  1          
    
  Bill Of Materials (Datapath)
    Component Name                                        Area Score Delay Post Alloc Post Assign 
    ----------------------------------------------------- ---------- ----- ---------- -----------
    [Lib: ccs_ioport]                                                                             
    ccs_in(1,16)                                               0.000 0.000          1           1 
    ccs_in(3,5)                                                0.000 0.000          1           1 
    ccs_in(4,5)                                                0.000 0.000          1           1 
    ccs_in(5,1)                                                0.000 0.000          1           1 
    ccs_out(2,16)                                              0.000 0.000          1           1 
    [Lib: mgc_ioport]                                                                             
    mgc_io_sync(0)                                             0.000 0.000          5           5 
    [Lib: nangate-45nm_beh]                                                                       
    mgc_and(1,2,1)                                             1.110 0.024          0           1 
    mgc_nand(1,2,1)                                            0.771 0.012          0           1 
    mgc_nor(1,2,1)                                             0.771 0.025          0           1 
    mgc_not(1,1)                                               0.529 0.006          0           1 
    mgc_or(1,3,4)                                              1.385 0.066          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0,4)                               6.375 0.087          0           4 
    mgc_reg_pos(16,0,0,1,1,1,1,4)                            102.000 0.087          0           1 
    mgc_reg_pos(5,0,0,1,1,0,0,4)                              31.875 0.087          0           1 
    [Lib: ram_nangate-45nm-dualport_beh]                                                          
    RAM_dualRW(6,32,16,5,0,1,0,0,0,1,1,16,32,2)             2304.000 0.900          0           1 
    RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)   2304.000 0.900          2           0 
                                                                                                  
    TOTAL AREA (After Assignment):                          2467.941                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   2335.9          2478.9          2478.9        
    Total Reg:            31.9   (1%)    169.4   (7%)    169.4   (7%) 
                                                                      
    DataPath:           2335.9 (100%)   2467.9 (100%)   2467.9 (100%) 
      MUX:                 0.0             0.0             0.0        
      FUNC:                0.0             0.0             0.0        
      LOGIC:               0.0             4.6   (0%)      4.6   (0%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:              2304.0  (99%)   2304.0  (93%)   2304.0  (93%) 
      ROM:                 0.0             0.0             0.0        
      REG:                31.9   (1%)    159.4   (6%)    159.4   (6%) 
                                                                      
    
    FSM:                   0.0            11.0   (0%)     11.0   (0%) 
      FSM-REG:             0.0            10.0  (91%)     10.0  (91%) 
      FSM-COMB:            0.0             1.0   (9%)      1.0   (9%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                         Size(bits) Gated Register CG Opt Done Variables                                             
    -------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    data_out:rsci.idat                       16         Y           Y      data_out:rsci.idat                                    
    asn.itm.1                                 5                            asn.itm.1                                             
    data_out:rsc.triosy:obj.ld                1                            data_out:rsc.triosy:obj.ld                            
    main.stage_0.3                            1                            main.stage_0.3                                        
    reg(reg#1:rsc.@.cgo).cse                  1                            reg(reg#1:rsc.@.cgo).cse                              
    reg(write:rsc.triosy:obj.ld).cse          1                            reg(write:rsc.triosy:obj.ld).cse                      
                                                                                                                                 
    Total:                                   25             16          16 (Total Gating Ratio: 0.64, CG Opt Gating Ratio: 0.64) 
    
  Timing Report
    Critical Path
      Max Delay:  0.9
      Slack:      9.1
      
      Path                                                                                                            Startpoint                                         Endpoint                                                                                              Delay  Slack  
      --------------------------------------------------------------------------------------------------------------- -------------------------------------------------- ----------------------------------------------------------------------------------------------------- ------ ------
      1                                                                                                               reg/reg#1:rsc.comp                                 reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/data_out_d 0.9000 9.1000 
                                                                                                                                                                                                                                                                                             
        Instance                                                                                                      Component                                                                                                                                                Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                -----  -----  
        reg/reg#1:rsc.comp                                                                                            ram_sync_dualRW_be_6_32_16_5_0_1_0_0_0_1_1_16_32_2                                                                                                       0.9000 0.9000 
        reg/reg#1:rsc.data_out                                                                                                                                                                                                                                                 0.0000 0.9000 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/data_out                                                                                                                                                                    0.0000 0.9000 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/if:asn(data_out_d)                                                                                                                                                          0.0000 0.9000 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/data_out_d                                                                                                                                                                  0.0000 0.9000 
                                                                                                                                                                                                                                                                                             
      2                                                                                                               reg/reg#1:rsc.comp                                 reg:core/reg(data_out:rsci.idat)                                                                      0.9000 9.1000 
                                                                                                                                                                                                                                                                                             
        Instance                                                                                                      Component                                                                                                                                                Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                -----  -----  
        reg/reg#1:rsc.comp                                                                                            ram_sync_dualRW_be_6_32_16_5_0_1_0_0_0_1_1_16_32_2                                                                                                       0.9000 0.9000 
        reg/reg#1:rsc.data_out                                                                                                                                                                                                                                                 0.0000 0.9000 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/data_out                                                                                                                                                                    0.0000 0.9000 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/if:asn(data_out_d)                                                                                                                                                          0.0000 0.9000 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/data_out_d                                                                                                                                                                  0.0000 0.9000 
        reg/reg#1:rsci.data_out_d                                                                                                                                                                                                                                              0.0000 0.9000 
        reg:core/reg#1:rsci.data_out_d                                                                                                                                                                                                                                         0.0000 0.9000 
        reg:core/slc(reg#1:rsci.data_out_d)(31-16)                                                                                                                                                                                                                             0.0000 0.9000 
        reg:core/slc(reg#1:rsci.data_out_d)(31-16).itm                                                                                                                                                                                                                         0.0000 0.9000 
        reg:core/reg(data_out:rsci.idat)                                                                              mgc_reg_pos_16_0_0_1_1_1_1_4                                                                                                                             0.0000 0.9000 
                                                                                                                                                                                                                                                                                             
      3                                                                                                               reg:core/reg(main.stage_0.3)                       reg/reg#1:rsc.comp                                                                                    0.2021 9.7979 
                                                                                                                                                                                                                                                                                             
        Instance                                                                                                      Component                                                                                                                                                Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                -----  -----  
        reg:core/reg(main.stage_0.3)                                                                                  mgc_reg_pos_1_0_0_1_1_0_0_4                                                                                                                              0.0870 0.0870 
        reg:core/main.stage_0.3                                                                                                                                                                                                                                                0.0000 0.0870 
        reg:core/or#1                                                                                                 mgc_or_1_3_4                                                                                                                                             0.0660 0.1530 
        reg:core/or#1.itm                                                                                                                                                                                                                                                      0.0000 0.1530 
        reg:core/and#2                                                                                                mgc_and_1_2_1                                                                                                                                            0.0240 0.1770 
        reg:core/and#2.rmff                                                                                                                                                                                                                                                    0.0000 0.1770 
        reg:core:wait_dp/reg#1:rsc.@.cgo_iro                                                                                                                                                                                                                                   0.0000 0.1770 
        reg:core:wait_dp/if:if:nor                                                                                    mgc_nor_1_2_1                                                                                                                                            0.0250 0.2021 
        reg:core:wait_dp/reg#1:rsci.en_d                                                                                                                                                                                                                                       0.0000 0.2021 
        reg:core/reg#1:rsci.en_d                                                                                                                                                                                                                                               0.0000 0.2021 
        reg/reg#1:rsci.en_d                                                                                                                                                                                                                                                    0.0000 0.2021 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/en_d                                                                                                                                                                        0.0000 0.2021 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/if:asn(en)                                                                                                                                                                  0.0000 0.2021 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/en                                                                                                                                                                          0.0000 0.2021 
        reg/reg#1:rsc.en                                                                                                                                                                                                                                                       0.0000 0.2021 
        reg/reg#1:rsc.comp                                                                                            ram_sync_dualRW_be_6_32_16_5_0_1_0_0_0_1_1_16_32_2                                                                                                       0.0000 0.2021 
                                                                                                                                                                                                                                                                                             
      4                                                                                                               reg:core/reg(write:rsc.triosy:obj.ld)              reg/reg#1:rsc.comp                                                                                    0.2021 9.7979 
                                                                                                                                                                                                                                                                                             
        Instance                                                                                                      Component                                                                                                                                                Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                -----  -----  
        reg:core/reg(write:rsc.triosy:obj.ld)                                                                         mgc_reg_pos_1_0_0_1_1_0_0_4                                                                                                                              0.0870 0.0870 
        reg:core/reg(write:rsc.triosy:obj.ld).cse                                                                                                                                                                                                                              0.0000 0.0870 
        reg:core/or#1                                                                                                 mgc_or_1_3_4                                                                                                                                             0.0660 0.1530 
        reg:core/or#1.itm                                                                                                                                                                                                                                                      0.0000 0.1530 
        reg:core/and#2                                                                                                mgc_and_1_2_1                                                                                                                                            0.0240 0.1770 
        reg:core/and#2.rmff                                                                                                                                                                                                                                                    0.0000 0.1770 
        reg:core:wait_dp/reg#1:rsc.@.cgo_iro                                                                                                                                                                                                                                   0.0000 0.1770 
        reg:core:wait_dp/if:if:nor                                                                                    mgc_nor_1_2_1                                                                                                                                            0.0250 0.2021 
        reg:core:wait_dp/reg#1:rsci.en_d                                                                                                                                                                                                                                       0.0000 0.2021 
        reg:core/reg#1:rsci.en_d                                                                                                                                                                                                                                               0.0000 0.2021 
        reg/reg#1:rsci.en_d                                                                                                                                                                                                                                                    0.0000 0.2021 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/en_d                                                                                                                                                                        0.0000 0.2021 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/if:asn(en)                                                                                                                                                                  0.0000 0.2021 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/en                                                                                                                                                                          0.0000 0.2021 
        reg/reg#1:rsc.en                                                                                                                                                                                                                                                       0.0000 0.2021 
        reg/reg#1:rsc.comp                                                                                            ram_sync_dualRW_be_6_32_16_5_0_1_0_0_0_1_1_16_32_2                                                                                                       0.0000 0.2021 
                                                                                                                                                                                                                                                                                             
      5                                                                                                               reg:core/reg(main.stage_0.3)                       reg:core/reg(reg#1:rsc.@.cgo)                                                                         0.1770 9.8230 
                                                                                                                                                                                                                                                                                             
        Instance                                                                                                      Component                                                                                                                                                Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                -----  -----  
        reg:core/reg(main.stage_0.3)                                                                                  mgc_reg_pos_1_0_0_1_1_0_0_4                                                                                                                              0.0870 0.0870 
        reg:core/main.stage_0.3                                                                                                                                                                                                                                                0.0000 0.0870 
        reg:core/or#1                                                                                                 mgc_or_1_3_4                                                                                                                                             0.0660 0.1530 
        reg:core/or#1.itm                                                                                                                                                                                                                                                      0.0000 0.1530 
        reg:core/and#2                                                                                                mgc_and_1_2_1                                                                                                                                            0.0240 0.1770 
        reg:core/and#2.rmff                                                                                                                                                                                                                                                    0.0000 0.1770 
        reg:core/reg(reg#1:rsc.@.cgo)                                                                                 mgc_reg_pos_1_0_0_1_1_0_0_4                                                                                                                              0.0000 0.1770 
                                                                                                                                                                                                                                                                                             
      6                                                                                                               reg:core/reg(write:rsc.triosy:obj.ld)              reg:core/reg(reg#1:rsc.@.cgo)                                                                         0.1770 9.8230 
                                                                                                                                                                                                                                                                                             
        Instance                                                                                                      Component                                                                                                                                                Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                -----  -----  
        reg:core/reg(write:rsc.triosy:obj.ld)                                                                         mgc_reg_pos_1_0_0_1_1_0_0_4                                                                                                                              0.0870 0.0870 
        reg:core/reg(write:rsc.triosy:obj.ld).cse                                                                                                                                                                                                                              0.0000 0.0870 
        reg:core/or#1                                                                                                 mgc_or_1_3_4                                                                                                                                             0.0660 0.1530 
        reg:core/or#1.itm                                                                                                                                                                                                                                                      0.0000 0.1530 
        reg:core/and#2                                                                                                mgc_and_1_2_1                                                                                                                                            0.0240 0.1770 
        reg:core/and#2.rmff                                                                                                                                                                                                                                                    0.0000 0.1770 
        reg:core/reg(reg#1:rsc.@.cgo)                                                                                 mgc_reg_pos_1_0_0_1_1_0_0_4                                                                                                                              0.0000 0.1770 
                                                                                                                                                                                                                                                                                             
      7                                                                                                               reg:core/reg(reg#1:rsc.@.cgo)                      reg/reg#1:rsc.comp                                                                                    0.1120 9.8880 
                                                                                                                                                                                                                                                                                             
        Instance                                                                                                      Component                                                                                                                                                Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                -----  -----  
        reg:core/reg(reg#1:rsc.@.cgo)                                                                                 mgc_reg_pos_1_0_0_1_1_0_0_4                                                                                                                              0.0870 0.0870 
        reg:core/reg(reg#1:rsc.@.cgo).cse                                                                                                                                                                                                                                      0.0000 0.0870 
        reg:core:wait_dp/reg#1:rsc.@.cgo                                                                                                                                                                                                                                       0.0000 0.0870 
        reg:core:wait_dp/if:if:nor                                                                                    mgc_nor_1_2_1                                                                                                                                            0.0250 0.1120 
        reg:core:wait_dp/reg#1:rsci.en_d                                                                                                                                                                                                                                       0.0000 0.1120 
        reg:core/reg#1:rsci.en_d                                                                                                                                                                                                                                               0.0000 0.1120 
        reg/reg#1:rsci.en_d                                                                                                                                                                                                                                                    0.0000 0.1120 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/en_d                                                                                                                                                                        0.0000 0.1120 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/if:asn(en)                                                                                                                                                                  0.0000 0.1120 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/en                                                                                                                                                                          0.0000 0.1120 
        reg/reg#1:rsc.en                                                                                                                                                                                                                                                       0.0000 0.1120 
        reg/reg#1:rsc.comp                                                                                            ram_sync_dualRW_be_6_32_16_5_0_1_0_0_0_1_1_16_32_2                                                                                                       0.0000 0.1120 
                                                                                                                                                                                                                                                                                             
      8                                                                                                               reg:core/reg(write:rsc.triosy:obj.ld)              reg/reg#1:rsc.comp                                                                                    0.0930 9.9070 
                                                                                                                                                                                                                                                                                             
        Instance                                                                                                      Component                                                                                                                                                Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                -----  -----  
        reg:core/reg(write:rsc.triosy:obj.ld)                                                                         mgc_reg_pos_1_0_0_1_1_0_0_4                                                                                                                              0.0870 0.0870 
        reg:core/reg(write:rsc.triosy:obj.ld).cse                                                                                                                                                                                                                              0.0000 0.0870 
        reg:core/if:if:if:not                                                                                         mgc_not_1_1                                                                                                                                              0.0060 0.0930 
        reg:core/if:if:if:not.itm                                                                                                                                                                                                                                              0.0000 0.0930 
        reg:core/if:conc                                                                                                                                                                                                                                                       0.0000 0.0930 
        reg:core/reg#1:rsci.re_d                                                                                                                                                                                                                                               0.0000 0.0930 
        reg/reg#1:rsci.re_d                                                                                                                                                                                                                                                    0.0000 0.0930 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/re_d                                                                                                                                                                        0.0000 0.0930 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/if:asn(re)                                                                                                                                                                  0.0000 0.0930 
        reg:ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(6,32,16,5,0,1,0,0,0,1,1,16,32,2)gen/re                                                                                                                                                                          0.0000 0.0930 
        reg/reg#1:rsc.re                                                                                                                                                                                                                                                       0.0000 0.0930 
        reg/reg#1:rsc.comp                                                                                            ram_sync_dualRW_be_6_32_16_5_0_1_0_0_0_1_1_16_32_2                                                                                                       0.0000 0.0930 
                                                                                                                                                                                                                                                                                             
      9                                                                                                               reg:core/write:rsc.dat                             reg:core/reg(reg#1:rsc.@.cgo)                                                                         0.0900 9.9100 
                                                                                                                                                                                                                                                                                             
        Instance                                                                                                      Component                                                                                                                                                Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                -----  -----  
        reg:core/write:rsc.dat                                                                                                                                                                                                                                                 0.0000 0.0000 
        reg:core/write:rsci                                                                                           ccs_in_v1_5_1                                                                                                                                            0.0000 0.0000 
        reg:core/write:rsci.idat                                                                                                                                                                                                                                               0.0000 0.0000 
        reg:core/or#1                                                                                                 mgc_or_1_3_4                                                                                                                                             0.0660 0.0660 
        reg:core/or#1.itm                                                                                                                                                                                                                                                      0.0000 0.0660 
        reg:core/and#2                                                                                                mgc_and_1_2_1                                                                                                                                            0.0240 0.0900 
        reg:core/and#2.rmff                                                                                                                                                                                                                                                    0.0000 0.0900 
        reg:core/reg(reg#1:rsc.@.cgo)                                                                                 mgc_reg_pos_1_0_0_1_1_0_0_4                                                                                                                              0.0000 0.0900 
                                                                                                                                                                                                                                                                                             
      10                                                                                                              reg:core/addr_in:rsc.triosy:obj                    reg/addr_in:rsc.triosy.lz                                                                             0.0870 9.9130 
                                                                                                                                                                                                                                                                                             
        Instance                                                                                                      Component                                                                                                                                                Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                -----  -----  
        reg:core/addr_in:rsc.triosy:obj                                                                               mgc_io_sync_v2_0                                                                                                                                         0.0870 0.0870 
        reg:core/addr_in:rsc.triosy.lz                                                                                                                                                                                                                                         0.0000 0.0870 
        reg/addr_in:rsc.triosy.lz                                                                                                                                                                                                                                              0.0000 0.0870 
                                                                                                                                                                                                                                                                                             
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                 Port                                    Slack (Delay) Messages 
      ---------------------------------------- ------------------------------------- ------- ------- --------
      reg:core/reg(write:rsc.triosy:obj.ld)    slc(fsm_output)(1)#1.itm              10.0000  0.0000          
      reg:core/reg(data_out:rsc.triosy:obj.ld) main.stage_0.3                         9.7979  0.2021          
      reg:core/reg(reg#1:rsc.@.cgo)            and#2.rmff                             9.7979  0.2021          
      reg:core/reg(data_out:rsci.idat)         slc(reg#1:rsci.data_out_d)(31-16).itm  9.1000  0.9000          
      reg:core/reg(asn.itm.1)                  addr_out:rsci.idat                    10.0000  0.0000          
      reg:core/reg(main.stage_0.3)             reg(write:rsc.triosy:obj.ld).cse       9.7979  0.2021          
      reg                                      data_in:rsc.triosy.lz                  9.9130  0.0870          
      reg                                      data_out:rsc.dat                       9.9130  0.0870          
      reg                                      data_out:rsc.triosy.lz                 9.9130  0.0870          
      reg                                      addr_in:rsc.triosy.lz                  9.9130  0.0870          
      reg                                      addr_out:rsc.triosy.lz                 9.9130  0.0870          
      reg                                      write:rsc.triosy.lz                    9.9130  0.0870          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    and                          
    -                    1     1 
    nand                         
    -                    1     1 
    nor                          
    -                    1     1 
    not                          
    -                    1     1 
    or                           
    -                    1     1 
    read_port                    
    -                    5     2 
    -                   16     1 
    -                    1     1 
    read_ram                     
    -                   32     1 
    read_sync                    
    -                    0     5 
    reg                          
    -                    5     1 
    -                   16     1 
    -                    1     4 
    write_port                   
    -                    0     1 
    
  End of Report
