<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv</a>
time_elapsed: 0.090s
ram usage: 11868 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:2</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;nettype&#39;
nettype real realNet;
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:5</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;interconnect&#39;
interconnect [0:1] iBus;
^~~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:5</a>: syntax error, unexpected &#39;[&#39;
interconnect [0:1] iBus;
             ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p95.sv:16</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;interconnect&#39;
module rlMod(input interconnect [0:1] iBus);
                   ^~~~~~~~~~~~
%Error: Exiting due to 4 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>