# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
DCV_GL_DISPLAY=:0.0
LIBOVERLAY_SCROLLBAR=0
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=c4
SSH_AGENT_PID=2436
HOSTNAME=ip-172-31-58-45.ec2.internal
TERMINATOR_UUID=urn:uuid:6275bacc-f216-4c59-8f0e-f08518dbc331
IMSETTINGS_INTEGRATE_DESKTOP=yes
GIO_LAUNCHED_DESKTOP_FILE_PID=3404
TERM=xterm-256color
MPDDIR=/opt/Xilinx/Vitis/2020.1/cardano/tps/lnx64/target/chessdir/mpddir
XILINX_DSP=
XDG_MENU_PREFIX=gnome-
VTE_VERSION=5202
SHELL=/bin/bash
HISTSIZE=1000
MAKEFLAGS= --jobserver-fds=3,4 -j
XILINX_RS_SESSION=fe5db919-68ad-4b93-9fbe-946f053948f7
CARDANO_ROOT=/opt/Xilinx/Vitis/2020.1/cardano
CHECKERSDIR=/opt/Xilinx/Vitis/2020.1/cardano/tps/lnx64/target/chessdir/checkersdir
LIBRARY_PATH=/usr/lib/x86_64-linux-gnu
MYVIVADO=
LM_PROJECT=ASIP_REGRESSION
HDK_SHELL_DIR=/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2020.1/tps/lnx64
HDI_PROCESSOR=x86_64
CHESSDIR=/opt/Xilinx/Vitis/2020.1/cardano/tps/lnx64/target/chessdir
HDK_SHELL_DESIGN_DIR=/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design
SYNTH_COMMON=/opt/Xilinx/Vitis/2020.1/scripts/rt/data
LC_ALL=C
RDI_JAVA_VERSION=9.0.4
RT_TCL_PATH=/opt/Xilinx/Vitis/2020.1/scripts/rt/base_tcl/tcl
IMSETTINGS_MODULE=none
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2020.1/bin:/opt/Xilinx/Vitis/2020.1/bin
USER=centos
RDI_OPT_EXT=.o
DESKTOP_AUTOSTART_ID=105c8a6bcc94e0e2fa161061149146139100000020920019
TERMINATOR_DBUS_PATH=/net/tenshu/Terminator2
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/lib/:/opt/Xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/lib//server:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/lib/:/opt/Xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/lib//server:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/bin/../lnx64/tools/dot/lib:/opt/Xilinx/Vitis/2020.1/bin/../lnx64/tools/dot/lib
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45
XILINX_ENABLE_AWS_WHITELIST=095707098027
RDI_PATCHROOT=
TCL_LIBRARY=/opt/Xilinx/Vitis/2020.1/tps/tcl/tcl8.5
OXYGEN_DISABLE_INNER_SHADOWS_HACK=1
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
AWS_PLATFORM=/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
RDI_PLATFORM=lnx64
MAKELEVEL=1
SESSION_MANAGER=local/unix:@/tmp/.ICE-unix/2092,unix/unix:/tmp/.ICE-unix/2092
GIO_LAUNCHED_DESKTOP_FILE=/home/centos/.config/autostart/terminator.desktop
MFLAGS=- --jobserver-fds=3,4 -j
RDI_BUILD=yes
DCV_SESSION_ID=centos
RT_LIBPATH=/opt/Xilinx/Vitis/2020.1/scripts/rt/data
RDI_LIBDIR=/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o
GNOME_SHELL_SESSION_MODE=classic
MAIL=/var/spool/mail/centos
PATH=/opt/Xilinx/Vivado/2020.1/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2020.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2020.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2020.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2020.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2020.1/bin:/opt/Xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/bin:/opt/Xilinx/Vitis/2020.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2020.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2020.1/gnu/microblaze/linux_toolchain/lin64_be/bin:/opt/Xilinx/Vitis/2020.1/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2020.1/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2020.1/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2020.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2020.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2020.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2020.1/tps/lnx64/cmake-3.3.2/bin::/opt/Xilinx/Vitis/2020.1/cardano/bin:/opt/Xilinx/Vitis/2020.1/cardano/tps/lnx64/target/bin/LNa64bin:/opt/Xilinx/Vitis/2020.1/cardano/tps/lnx64/target/bin:/opt/Xilinx/Vivado/2020.1/bin:/opt/xilinx/xrt/bin:/home/centos/src/project_data/aws-fpga/shared/bin/scripts:/usr/local/bin:/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/srv/git/centos-git-common:/home/centos/.local/bin:/home/centos/bin
RELEASE_VER=2020.1
XILINX_VITIS=/opt/Xilinx/Vitis/2020.1
HDK_DIR=/home/centos/src/project_data/aws-fpga/hdk
QT_IM_MODULE=ibus
SDK_DIR=/home/centos/src/project_data/aws-fpga/sdk
XILINX_XRT=/opt/xilinx/xrt
PWD=/home/centos/workspace/lab_optimization/Emulation-HW
XDG_SESSION_TYPE=x11
TERMINATOR_DBUS_NAME=net.tenshu.Terminator20x1a6021154d881e
_LMFILES_=/usr/share/Modules/modulefiles/vitis
XMODIFIERS=@im=ibus
XIL_CHECK_TCL_DEBUG=False
SDACCEL_DIR=/home/centos/src/project_data/aws-fpga/SDAccel
LANG=en_US.UTF-8
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2020.1
HDI_APPROOT=/opt/Xilinx/Vitis/2020.1
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles
HDK_COMMON_DIR=/home/centos/src/project_data/aws-fpga/hdk/common
LOADEDMODULES=vitis
PYTHONHOME=/opt/Xilinx/Vitis/2020.1/tps/lnx64/python-2.7.16/
AWS_PLATFORM_201920_2=/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
XILINX_HLS=/opt/Xilinx/Vitis/2020.1
CHESSROOT=/opt/Xilinx/Vitis/2020.1/cardano/tps/lnx64/target
VITIS_DIR=/home/centos/src/project_data/aws-fpga/Vitis
XILINX_VIVADO=/opt/Xilinx/Vivado/2020.1
XILINX_SDK=/opt/Xilinx/Vitis/2020.1
HISTCONTROL=ignoredups
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2020.1/tps/isl
SHLVL=11
HOME=/home/centos
VIVADO_TOOL_VERSION=2020.1
RDI_BASEROOT=/opt/Xilinx/Vitis
GDK_CORE_DEVICE_EVENTS=1
CWD=/home/centos/workspace/lab_optimization/Emulation-HW
RDI_APPROOT=/opt/Xilinx/Vitis/2020.1
PYTHONPATH=/opt/Xilinx/Vitis/2020.1/tps/lnx64/python-2.7.16/lib/python2.7/lib-dynload/:/opt/Xilinx/Vitis/2020.1/tps/lnx64/python-2.7.16/lib/python2.7/
LOGNAME=centos
RDI_JAVA_PLATFORM=
DBUS_SESSION_BUS_ADDRESS=unix:abstract=/tmp/dbus-RUtjcYwmLk,guid=ae9a47e4a19d90c7d1de3f0e5ffffb22
PLATFORM_REPO_PATHS=/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/
RDI_BINROOT=/opt/Xilinx/Vitis/2020.1/bin
XDG_DATA_DIRS=/home/centos/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
MODULESHOME=/usr/share/Modules
VIVADO_TOOL_VER=2020.1
LESSOPEN=||/usr/bin/lesspipe.sh %s
RDI_PROG=/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++
XIL_NO_OVERRIDE=0
DISPLAY=:2
XDG_RUNTIME_DIR=/run/user/1000
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
DCV_VIRTUAL_SESSION=1
AWS_FPGA_REPO_DIR=/home/centos/src/project_data/aws-fpga
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2020.1
XDG_CURRENT_DESKTOP=GNOME
HDIPRELDPATH=/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/lib/:/opt/Xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/lib//server:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/bin/../lnx64/tools/dot/lib:/opt/Xilinx/Vitis/2020.1/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2020.1
XILINX_RS_PORT=43268
RDI_INSTALLROOT=/opt/Xilinx
COLORTERM=truecolor
RDI_DATADIR=/opt/Xilinx/Vitis/2020.1/data
XAUTHORITY=/run/user/1000/dcv/centos.xauth
BASH_FUNC_allow_non_root()=() {  [ ! -z ${AWS_FPGA_ALLOW_NON_ROOT} ]
}
BASH_FUNC_module()=() {  eval `/usr/bin/modulecmd bash $*`
}
_=/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=44701
XILINX_CD_SESSION=b89acb03-b8dc-4539-9e12-51bd1824f69f


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++ --target hw_emu --link --config common-config.cfg --config binary_container_1-link.cfg -obinary_container_1.xclbin binary_container_1.build/krnl_idct.xo 

FINAL PROGRAM OPTIONS
--advanced.misc solution_name=link
--config common-config.cfg
--config binary_container_1-link.cfg
--connectivity.nk krnl_idct:1:krnl_idct_1
--connectivity.sp krnl_idct_1.block:DDR[0]
--connectivity.sp krnl_idct_1.q:DDR[0]
--connectivity.sp krnl_idct_1.voutp:DDR[1]
--debug
--input_files binary_container_1.build/krnl_idct.xo
--link
--log_dir binary_container_1.build/logs
--messageDb binary_container_1.mdb
--optimize 0
--output binary_container_1.xclbin
--platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
--profile_kernel exec:krnl_idct:krnl_idct_1:all
--profile_kernel data:krnl_idct:krnl_idct_1:block:all
--profile_kernel data:krnl_idct:krnl_idct_1:q:all
--profile_kernel data:krnl_idct:krnl_idct_1:voutp:all
--remote_ip_cache /home/centos/workspace/ip_cache
--report_dir binary_container_1.build/reports
--report_level 0
--save-temps
--target hw_emu
--temp_dir binary_container_1.build

PARSED COMMAND LINE OPTIONS
--target hw_emu 
--link 
--config common-config.cfg 
--config binary_container_1-link.cfg 
-obinary_container_1.xclbin 
binary_container_1.build/krnl_idct.xo 

PARSED CONFIG FILE (1) OPTIONS
file: common-config.cfg
platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm 
save-temps 1 

PARSED CONFIG FILE (2) OPTIONS
file: binary_container_1-link.cfg
profile_kernel exec:krnl_idct:krnl_idct_1:all 
profile_kernel data:krnl_idct:krnl_idct_1:block:all 
profile_kernel data:krnl_idct:krnl_idct_1:q:all 
profile_kernel data:krnl_idct:krnl_idct_1:voutp:all 
debug 1 
messageDb binary_container_1.mdb 
temp_dir binary_container_1.build 
report_dir binary_container_1.build/reports 
log_dir binary_container_1.build/logs 
remote_ip_cache /home/centos/workspace/ip_cache 
advanced.misc solution_name=link 
connectivity.nk krnl_idct:1:krnl_idct_1 
connectivity.sp krnl_idct_1.block:DDR[0] 
connectivity.sp krnl_idct_1.q:DDR[0] 
connectivity.sp krnl_idct_1.voutp:DDR[1] 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"

HARDWARE PLATFORM PARAMETERS
--xp param:compiler.lockFlowCritSlackThreshold=0 --xp vivado_param:hd.routingContainmentAreaExpansion=true --xp vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1 --xp vivado_param:bitstream.enablePR=4123 --xp vivado_param:physynth.ultraRAMOptOutput=false --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} --xp vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true} 

FINAL PLATFORM PATH
/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 14 Jan 2021 21:11:40
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 14 Jan 2021 21:11:40
output: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/binary_container_1.xml
------------------------------------------
step: running system_link
timestamp: 14 Jan 2021 21:11:40
cmd: /opt/Xilinx/Vitis/2020.1/bin/system_link --xo /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/krnl_idct.xo -keep --config /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/syslinkConfig.ini --xpfm /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --target emu --output_dir /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int --temp_dir /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 14 Jan 2021 21:11:54
cmd: /opt/Xilinx/Vitis/2020.1/bin/cf2sw -sdsl /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/sdsl.dat -rtd /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/cf2sw.rtd -xclbin /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/xclbin_orig.xml -o /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 14 Jan 2021 21:11:56
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 14 Jan 2021 21:11:59
cmd: /opt/Xilinx/Vitis/2020.1/bin/vpl -t hw_emu -f /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm -g --profile_kernel exec:krnl_idct:krnl_idct_1:all --profile_kernel data:krnl_idct:krnl_idct_1:block:all --profile_kernel data:krnl_idct:krnl_idct_1:q:all --profile_kernel data:krnl_idct:krnl_idct_1:voutp:all --remote_ip_cache /home/centos/workspace/ip_cache -s --output_dir /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int --log_dir /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/logs/link --report_dir /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/reports/link --config /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/vplConfig.ini -k /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link --emulation_mode debug_waveform --no-info --iprepo /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_krnl_idct_1_0 --messageDb /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/run_link/vpl.pb /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/dr.bd.tcl
file: vplConfig.ini
[advanced]
param=compiler.lockFlowCritSlackThreshold=0
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
misc=solution_name=link
param=hw_emu.enableDebugWaveform=1
param=compiler.vppCurrentWorkingDir=/home/centos/workspace/lab_optimization/Emulation-HW
misc=BinaryName=binary_container_1
[connectivity]
nk=krnl_idct:1:krnl_idct_1
[vivado]
param=hd.routingContainmentAreaExpansion=true
param=hd.supportClockNetCrossDiffReconfigurablePartitions=1
param=bitstream.enablePR=4123
param=physynth.ultraRAMOptOutput=false
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
param=synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc solution_name=link
--advanced.misc BinaryName=binary_container_1
--advanced.param compiler.lockFlowCritSlackThreshold=0
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param hw_emu.enableDebugWaveform=1
--advanced.param compiler.vppCurrentWorkingDir=/home/centos/workspace/lab_optimization/Emulation-HW
--config /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/vplConfig.ini
--connectivity.nk krnl_idct:1:krnl_idct_1
--debug
--emulation_mode debug_waveform
--input_file /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/dr.bd.tcl
--iprepo /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_krnl_idct_1_0
--kernels /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/kernel_info.dat
--log_dir /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/logs/link
--messageDb /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/run_link/vpl.pb
--no-info
--output_dir /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int
--platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
--profile_kernel exec:krnl_idct:krnl_idct_1:all
--profile_kernel data:krnl_idct:krnl_idct_1:block:all
--profile_kernel data:krnl_idct:krnl_idct_1:q:all
--profile_kernel data:krnl_idct:krnl_idct_1:voutp:all
--remote_ip_cache /home/centos/workspace/ip_cache
--report_dir /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/reports/link
--save_temps
--target hw_emu
--temp_dir /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link
--vivado.param hd.routingContainmentAreaExpansion=true
--vivado.param hd.supportClockNetCrossDiffReconfigurablePartitions=1
--vivado.param bitstream.enablePR=4123
--vivado.param physynth.ultraRAMOptOutput=false
--vivado.param synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw_emu 
-f /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm 
-g 
--profile_kernel exec:krnl_idct:krnl_idct_1:all 
--profile_kernel data:krnl_idct:krnl_idct_1:block:all 
--profile_kernel data:krnl_idct:krnl_idct_1:q:all 
--profile_kernel data:krnl_idct:krnl_idct_1:voutp:all 
--remote_ip_cache /home/centos/workspace/ip_cache 
-s 
--output_dir /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int 
--log_dir /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/logs/link 
--report_dir /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/reports/link 
--config /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/vplConfig.ini 
-k /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link 
--emulation_mode debug_waveform 
--no-info 
--iprepo /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_krnl_idct_1_0 
--messageDb /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/run_link/vpl.pb 
/home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/vplConfig.ini
advanced.param compiler.lockFlowCritSlackThreshold=0 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.misc solution_name=link 
advanced.param hw_emu.enableDebugWaveform=1 
advanced.param compiler.vppCurrentWorkingDir=/home/centos/workspace/lab_optimization/Emulation-HW 
advanced.misc BinaryName=binary_container_1 
connectivity.nk krnl_idct:1:krnl_idct_1 
vivado.param hd.routingContainmentAreaExpansion=true 
vivado.param hd.supportClockNetCrossDiffReconfigurablePartitions=1 
vivado.param bitstream.enablePR=4123 
vivado.param physynth.ultraRAMOptOutput=false 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} 
vivado.param synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true} 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 14 Jan 2021 21:12:08
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 14 January 2021 21:12:22
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 14 January 2021 21:12:22
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:333
   timestamp: 14 January 2021 21:12:22
   -----------------------
   VPL internal step: source .local/hw_platform/emu/dynamic_pre_sys_link.tcl
   File: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:503
   timestamp: 14 January 2021 21:12:22
   -----------------------
   VPL internal step: create_project -part xcvu9p-flgb2104-2-i -force prj prj
   File: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:392
   timestamp: 14 January 2021 21:12:22
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:1349
   timestamp: 14 January 2021 21:12:24
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/centos/workspace/ip_cache
   File: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:1359
   timestamp: 14 January 2021 21:12:38
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/emu/pfm_dynamic/pfm_dynamic.bd 
   File: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:1071
   timestamp: 14 January 2021 21:12:38
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files pfm_dynamic.bd]
   File: vpl.tcl:190
   timestamp: 14 January 2021 21:12:49
   -----------------------
   VPL internal step: report locked IPs
   File: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:1935
   timestamp: 14 January 2021 21:12:54
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:218
   timestamp: 14 January 2021 21:12:54
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:226
   timestamp: 14 January 2021 21:12:57
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/slr_floorplan.xdc -fileset [current_fileset -constrset]
   File: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:1575
   timestamp: 14 January 2021 21:12:58
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/cl_synth_aws.xdc -fileset [current_fileset -constrset]
   File: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:1575
   timestamp: 14 January 2021 21:12:58
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/cl_clocks_aws.xdc -fileset [current_fileset -constrset]
   File: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:1575
   timestamp: 14 January 2021 21:12:58
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/cl_ddr.xdc -fileset [current_fileset -constrset]
   File: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:1575
   timestamp: 14 January 2021 21:12:58
   -----------------------
   VPL internal step: updating kernel clocks
   File: vpl.tcl:253
   timestamp: 14 January 2021 21:12:58
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:281
   timestamp: 14 January 2021 21:12:58
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:293
   timestamp: 14 January 2021 21:13:04
   -----------------------
   VPL internal step: source .local/hw_platform/emu/dynamic_post_sys_link.tcl
   File: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:1162
   timestamp: 14 January 2021 21:13:04
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:303
   timestamp: 14 January 2021 21:13:05
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:307
   timestamp: 14 January 2021 21:13:06
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files pfm_dynamic.bd]
   File: vpl.tcl:332
   timestamp: 14 January 2021 21:13:06
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files pfm_dynamic.bd]]
   File: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:1224
   timestamp: 14 January 2021 21:13:38
   -----------------------
   VPL internal step: add_files output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:1406
   timestamp: 14 January 2021 21:13:41
   -----------------------
  current step: vpl.config_hw_emulation
   -----------------------
   VPL internal step: import_files /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/hw_platform/emu/emu/emu.bd
   File: vpl.tcl:373
   timestamp: 14 January 2021 21:13:41
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files emu.bd]
   File: vpl.tcl:375
   timestamp: 14 January 2021 21:13:46
   -----------------------
   VPL internal step: add_files -norecurse [make_wrapper -top -files [get_files emu.bd ]]
   File: vpl.tcl:380
   timestamp: 14 January 2021 21:13:50
   -----------------------
   VPL internal step: hw_emu_common_util::generate_simulation_scripts_and_compile
   File: vpl.tcl:389
   timestamp: 14 January 2021 21:14:04
   -----------------------
   VPL internal step: creating /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/_kernel_inst_paths.dat
   File: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:1617
   timestamp: 14 January 2021 21:19:08
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 14 Jan 2021 21:19:09
cmd: /opt/Xilinx/Vitis/2020.1/bin/rtdgen
------------------------------------------
step: calling consolidator
timestamp: 14 Jan 2021 21:19:09
launch dir: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int
cmd: /opt/Xilinx/Vitis/2020.1/bin/xrflink -f /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/consolidated.cf --hls /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/xo/krnl_idct/krnl_idct/debug/krnl_idct.xrf
V++ internal step status: success
------------------------------------------
V++ internal step: generating dwarf symbols
timestamp: 14 Jan 2021 21:19:09
   launch dir: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/krnl_idct
   cmd: /opt/Xilinx/Vitis/2020.1/bin/xcpp -c -g -fPIC /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/xo/krnl_idct/krnl_idct/cpu_sources/krnl_idct.cpp -o /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/xo/krnl_idct/krnl_idct/cpu_sources/krnl_idct.cpp.o -I/opt/Xilinx/Vivado/2020.1/bin/../include -I/opt/Xilinx/Vitis/2020.1/bin/../include -g -I/home/centos/workspace/lab_optimization/src -g
   V++ internal step status: success
   launch dir: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/krnl_idct
   cmd: /opt/Xilinx/Vivado/2020.1/tps/lnx64/binutils-2.26/bin/ar -cr /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/xo/krnl_idct/krnl_idct/cpu_sources/krnl_idct.cpp.o.a /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/xo/krnl_idct/krnl_idct/cpu_sources/krnl_idct.cpp.o
   V++ internal step status: success
   ------------------------------------------
   V++ internal step: running g++ to generate .so
   timestamp: 14 Jan 2021 21:19:11
   launch dir: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int
   cmd: /opt/Xilinx/Vitis/2020.1/bin/xcpp -Wall -shared -Wl,-whole-archive,-soname,binary_container_1.so -o binary_container_1.so /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/xo/krnl_idct/krnl_idct/cpu_sources/krnl_idct.cpp.o.a -Wl,--no-whole-archive
   V++ internal step status: success
------------------------------------------
step: calling consolidator
timestamp: 14 Jan 2021 21:19:11
launch dir: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int
cmd: /opt/Xilinx/Vitis/2020.1/bin/xrflink -f /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/consolidated.cf --DWARF /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/binary_container_1.so
V++ internal step status: success
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 14 Jan 2021 21:19:11
cmd: cf2sw -a /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/address_map.xml -sdsl /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/sdsl.dat -xclbin /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/xclbin_orig.xml -rtd /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/binary_container_1.rtd -o /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/binary_container_1.xml
V++ internal step status: success
------------------------------------------
V++ internal step: generating waveform config (wcfg) file
timestamp: 14 Jan 2021 21:19:13
------------------------------------------
V++ internal step: generating data mining script
timestamp: 14 Jan 2021 21:19:13
------------------------------------------
V++ internal step: appending waveform simulation directory to system emulation file
timestamp: 14 Jan 2021 21:19:13
------------------------------------------
V++ internal step: writing gdb simulation directory to system emulation file
timestamp: 14 Jan 2021 21:19:16
------------------------------------------
step: calling consolidator
timestamp: 14 Jan 2021 21:19:16
launch dir: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int
cmd: /opt/Xilinx/Vitis/2020.1/bin/xrflink -f /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/consolidated.cf --kernel /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/binary_container_1.xml
V++ internal step status: success
------------------------------------------
step: calling consolidator
timestamp: 14 Jan 2021 21:19:16
launch dir: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int
cmd: /opt/Xilinx/Vitis/2020.1/bin/xrflink -f /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/consolidated.cf --hierarchy /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/_kernel_inst_paths.dat
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 14 Jan 2021 21:19:16
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 14 Jan 2021 21:19:16
cmd: /opt/Xilinx/Vitis/2020.1/bin/xclbinutil --add-section DEBUG_DATA:RAW:/home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/consolidated.cf --add-section DEBUG_IP_LAYOUT:JSON:/home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/binary_container_1.rtd --append-section :JSON:/home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/binary_container_1_xml.rtd --add-section BUILD_METADATA:JSON:/home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/binary_container_1_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/binary_container_1.xml --add-section SYSTEM_METADATA:RAW:/home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_aws-vu9p-f1_shell-v04261818_201920_2 --output /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 14 Jan 2021 21:19:16
cmd: /opt/Xilinx/Vitis/2020.1/bin/xclbinutil --quiet --force --info /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.xclbin.info --input /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 14 Jan 2021 21:19:17
cmd: /opt/Xilinx/Vivado/2020.1/tps/lnx64/binutils-2.26/bin
generate_sc_driver status: success
------------------------------------------
hw emulation completed
timestamp: 14 Jan 2021 21:19:17
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 14 Jan 2021 21:19:17
output: /home/centos/workspace/lab_optimization/Emulation-HW/binary_container_1.build/reports/link/system_estimate_binary_container_1.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 14 Jan 2021 21:19:17
