// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Primary design header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.

#ifndef _VTOP_H_
#define _VTOP_H_  // guard

#include "verilated_heavy.h"

//==========

class Vtop__Syms;
class Vtop_VerilatedVcd;
class Vtop_if_connect;
class Vtop_if_axi_light;
class Vtop_if_axi_light__AC4;
class Vtop_mkIQRouterCoreSimple;


//----------

VL_MODULE(Vtop) {
  public:
    // CELLS
    // Public to allow access to /*verilator_public*/ items;
    // otherwise the application code can consider these internals.
    Vtop_if_connect* __PVT__top__DOT__if_connect_node_empty;
    Vtop_if_connect* __PVT__top__DOT__if_connect_node_0;
    Vtop_if_connect* __PVT__top__DOT__if_connect_node_1;
    Vtop_if_connect* __PVT__top__DOT__if_connect_memory;
    Vtop_if_axi_light* __PVT__top__DOT__if_axi_light_controller;
    Vtop_if_axi_light__AC4* __PVT__top__DOT__controller_inst__DOT__if_axi_light_cpu_to_debugger;
    Vtop_if_axi_light__AC4* __PVT__top__DOT__controller_inst__DOT__if_axi_light_debugger_to_offset;
    Vtop_if_axi_light__AC4* __PVT__top__DOT__node_0__DOT__if_axi_light_cpu_to_detector;
    Vtop_if_axi_light* __PVT__top__DOT__node_0__DOT__if_axi_light_detector_to_offset;
    Vtop_if_axi_light* __PVT__top__DOT__node_0__DOT__if_axi_light_offset_to_mux;
    Vtop_if_axi_light* __PVT__top__DOT__node_0__DOT__if_axi_light_self_awareness_to_mux;
    Vtop_if_axi_light* __PVT__top__DOT__node_0__DOT__if_axi_light_mux_to_slave_bridge;
    Vtop_if_axi_light__AC4* __PVT__top__DOT__node_1__DOT__if_axi_light_cpu_to_detector;
    Vtop_if_axi_light* __PVT__top__DOT__node_1__DOT__if_axi_light_detector_to_offset;
    Vtop_if_axi_light* __PVT__top__DOT__node_1__DOT__if_axi_light_offset_to_mux;
    Vtop_if_axi_light* __PVT__top__DOT__node_1__DOT__if_axi_light_self_awareness_to_mux;
    Vtop_if_axi_light* __PVT__top__DOT__node_1__DOT__if_axi_light_mux_to_slave_bridge;
    Vtop_if_axi_light* __PVT__top__DOT__memory_controller_inst__DOT__if_axi_light_bridge_to_arbiter;
    Vtop_if_axi_light* __PVT__top__DOT__memory_controller_inst__DOT__if_axi_light_arbiter_to_detect_demux;
    Vtop_if_axi_light* __PVT__top__DOT__memory_controller_inst__DOT__if_axi_light_demux;
    Vtop_if_axi_light* __PVT__top__DOT__memory_controller_inst__DOT__if_axi_light_memory;
    Vtop_if_axi_light* __PVT__top__DOT__memory_controller_inst__DOT__if_axi_light_control;
    Vtop_mkIQRouterCoreSimple* __PVT__top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core;
    Vtop_mkIQRouterCoreSimple* __PVT__top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core_1;
    Vtop_mkIQRouterCoreSimple* __PVT__top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core_2;
    Vtop_mkIQRouterCoreSimple* __PVT__top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core_3;
    
    // PORTS
    // The application code writes and reads these signals to
    // propagate new values into/out from the Verilated model.
    VL_IN8(clk,0,0);
    VL_IN8(res_n,0,0);
    VL_OUT8(buffer_out_data,6,0);
    VL_OUT8(buffer_out_valid,0,0);
    VL_OUT8(buffer_recv_busy,0,0);
    VL_OUT8(trap,0,0);
    VL_OUT8(trap_nodes,0,0);
    VL_OUT8(leds_status,7,0);
    VL_OUT8(triggers,7,0);
    
    // LOCAL SIGNALS
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ top__DOT__node_0__DOT__w_clk_gated;
        CData/*0:0*/ top__DOT__node_1__DOT__w_clk_gated;
        CData/*0:0*/ top__DOT__w_res_n_syn;
        CData/*0:0*/ top__DOT__w_ascii_s_0;
        CData/*0:0*/ top__DOT__trap_0;
        CData/*0:0*/ top__DOT__trap_1;
        CData/*0:0*/ top__DOT__tx_out;
        CData/*0:0*/ top__DOT__uart_inst__DOT__rx_clk_en_w;
        CData/*0:0*/ top__DOT__uart_inst__DOT__tx_clk_en_w;
        CData/*0:0*/ top__DOT__uart_inst__DOT__clk_baud_rising_w;
        CData/*0:0*/ top__DOT__uart_inst__DOT__uart_clk_inst__DOT__clk_baud;
        CData/*0:0*/ top__DOT__uart_inst__DOT__uart_clk_inst__DOT__clk_baud_old;
        CData/*7:0*/ top__DOT__uart_inst__DOT__uart_tx_inst__DOT__latched_data;
        CData/*0:0*/ top__DOT__ring_buffer_inst__DOT__cooldown;
        CData/*0:0*/ top__DOT__ring_buffer_inst__DOT__empty;
        CData/*0:0*/ top__DOT__ring_buffer_inst__DOT__full_r;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_valid;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_wr;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_wait;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_ready;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__trace_valid;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_valid;
        CData/*3:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_wstrb;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_instr;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_ready;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__axi_adapter__DOT__ack_awvalid;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__axi_adapter__DOT__ack_arvalid;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__axi_adapter__DOT__ack_wvalid;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__axi_adapter__DOT__xfer_done;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_read;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_write;
        CData/*3:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_wstrb;
        CData/*4:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_sh;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_delay;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_active;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_mul_wr;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_mul_wait;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_mul_ready;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_div_wr;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_div_wait;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_div_ready;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_int_wr;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_int_ready;
        CData/*1:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_state;
        CData/*1:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_wordsize;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_do_prefetch;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_do_rinst;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_do_rdata;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_do_wdata;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_xfer;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_secondword;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_firstword_reg;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__last_mem_valid;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__prefetched_high_word;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__clear_prefetched_high_word;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_done;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lui;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_auipc;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_jal;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_jalr;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_beq;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_bne;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_blt;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_bge;
    };
    struct {
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_bltu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_bgeu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lb;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lh;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lw;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lbu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lhu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sb;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sh;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sw;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_addi;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_slti;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sltiu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_xori;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_ori;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_andi;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_slli;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_srli;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_srai;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_add;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sub;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sll;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_slt;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sltu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_xor;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_srl;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sra;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_or;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_and;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_rdcycle;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_rdcycleh;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_rdinstr;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_rdinstrh;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_ecall_ebreak;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_getq;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_setq;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_maskirq;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_waitirq;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_timer;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_trap;
        CData/*4:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_rd;
        CData/*4:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_rs1;
        CData/*4:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_rs2;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoder_trigger;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoder_trigger_q;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoder_pseudo_trigger;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoder_pseudo_trigger_q;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__compressed_instr;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_lui_auipc_jal;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_lb_lh_lw_lbu_lhu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_slli_srli_srai;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_jalr_addi_slti_sltiu_xori_ori_andi;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_sb_sh_sw;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_sll_srl_sra;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_lui_auipc_jal_jalr_addi_add_sub;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_slti_blt_slt;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_sltiu_bltu_sltu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_beq_bne_blt_bge_bltu_bgeu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_lbu_lhu_lw;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_alu_reg_imm;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_alu_reg_reg;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_compare;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_rdcycle_rdcycleh_rdinstr_rdinstrh;
        CData/*4:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_rs1;
    };
    struct {
        CData/*4:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_rs2;
        CData/*4:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_rd;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_rs1val_valid;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_rs2val_valid;
        CData/*4:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_rs1;
        CData/*4:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_rs2;
        CData/*4:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_rd;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_next;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__launch_next_insn;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_valid_insn;
        CData/*4:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_rs1;
        CData/*4:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_rs2;
        CData/*4:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_rd;
        CData/*7:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpu_state;
        CData/*1:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_state;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__set_mem_do_rinst;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__set_mem_do_rdata;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__set_mem_do_wdata;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_store;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_stalu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_branch;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_compr;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_trace;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_is_lu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_is_lh;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_is_lb;
        CData/*4:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_rd;
        CData/*3:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_timeout_counter;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_timeout;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__do_waitirq;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_out_0;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_out_0_q;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_wait;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_wait_2;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_eq;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_ltu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_lts;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__clear_prefetched_high_word_q;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs_write;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_mul;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_mulh;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_mulhsu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_mulhu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_any_mulh;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__pcpi_wait_q;
        CData/*6:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__mul_counter;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__mul_waiting;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__mul_finish;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__instr_div;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__instr_divu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__instr_rem;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__instr_remu;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__pcpi_wait_q;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__start;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__running;
        CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__outsign;
        CData/*0:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__busy;
        CData/*2:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__axi_detector_debugger_inst__DOT__latched_awprot;
        CData/*3:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__axi_detector_debugger_inst__DOT__latched_wstrb;
        CData/*2:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__axi_detector_debugger_inst__DOT__latched_arprot;
        CData/*0:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__axi_detector_debugger_inst__DOT__done;
        CData/*0:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__axi_detector_debugger_inst__DOT__resp_from;
        CData/*0:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__axi_detector_debugger_inst__DOT__r_bvalid;
        CData/*0:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__axi_detector_debugger_inst__DOT__r_rvalid;
    };
    struct {
        CData/*0:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__axi_detector_debugger_inst__DOT__detected;
        CData/*0:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__axi_detector_debugger_inst__DOT__write;
        CData/*0:0*/ top__DOT__node_0__DOT__w_activate;
        CData/*0:0*/ top__DOT__node_0__DOT__w_fin;
        CData/*0:0*/ top__DOT__node_0__DOT__w_res_n_gated;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_valid;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_wr;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_wait;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_ready;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__trace_valid;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_valid;
        CData/*3:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_wstrb;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_instr;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_ready;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__axi_adapter__DOT__ack_awvalid;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__axi_adapter__DOT__ack_arvalid;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__axi_adapter__DOT__ack_wvalid;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__axi_adapter__DOT__xfer_done;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_read;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_write;
        CData/*3:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_wstrb;
        CData/*4:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_sh;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_delay;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_active;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_mul_wr;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_mul_wait;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_mul_ready;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_div_wr;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_div_wait;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_div_ready;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_int_wr;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_int_ready;
        CData/*1:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_state;
        CData/*1:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_wordsize;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_do_prefetch;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_do_rinst;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_do_rdata;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_do_wdata;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_xfer;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_secondword;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_firstword_reg;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__last_mem_valid;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__prefetched_high_word;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__clear_prefetched_high_word;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_done;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lui;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_auipc;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_jal;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_jalr;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_beq;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_bne;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_blt;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_bge;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_bltu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_bgeu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lb;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lh;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lw;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lbu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lhu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sb;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sh;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sw;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_addi;
    };
    struct {
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_slti;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sltiu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_xori;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_ori;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_andi;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_slli;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_srli;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_srai;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_add;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sub;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sll;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_slt;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sltu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_xor;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_srl;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sra;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_or;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_and;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_rdcycle;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_rdcycleh;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_rdinstr;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_rdinstrh;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_ecall_ebreak;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_getq;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_setq;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_maskirq;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_waitirq;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_timer;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_trap;
        CData/*4:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_rd;
        CData/*4:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_rs1;
        CData/*4:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_rs2;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoder_trigger;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoder_trigger_q;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoder_pseudo_trigger;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoder_pseudo_trigger_q;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__compressed_instr;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_lui_auipc_jal;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_lb_lh_lw_lbu_lhu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_slli_srli_srai;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_jalr_addi_slti_sltiu_xori_ori_andi;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_sb_sh_sw;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_sll_srl_sra;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_lui_auipc_jal_jalr_addi_add_sub;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_slti_blt_slt;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_sltiu_bltu_sltu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_beq_bne_blt_bge_bltu_bgeu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_lbu_lhu_lw;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_alu_reg_imm;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_alu_reg_reg;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_compare;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_rdcycle_rdcycleh_rdinstr_rdinstrh;
        CData/*4:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_rs1;
        CData/*4:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_rs2;
        CData/*4:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_rd;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_rs1val_valid;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_rs2val_valid;
        CData/*4:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_rs1;
        CData/*4:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_rs2;
        CData/*4:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_rd;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_next;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__launch_next_insn;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_valid_insn;
        CData/*4:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_rs1;
    };
    struct {
        CData/*4:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_rs2;
        CData/*4:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_rd;
        CData/*7:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpu_state;
        CData/*1:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_state;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__set_mem_do_rinst;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__set_mem_do_rdata;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__set_mem_do_wdata;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_store;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_stalu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_branch;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_compr;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_trace;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_is_lu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_is_lh;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_is_lb;
        CData/*4:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_rd;
        CData/*3:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_timeout_counter;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_timeout;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__do_waitirq;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_out_0;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_out_0_q;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_wait;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_wait_2;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_eq;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_ltu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_lts;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__clear_prefetched_high_word_q;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs_write;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_mul;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_mulh;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_mulhsu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_mulhu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_any_mulh;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__pcpi_wait_q;
        CData/*6:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__mul_counter;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__mul_waiting;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__mul_finish;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__instr_div;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__instr_divu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__instr_rem;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__instr_remu;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__pcpi_wait_q;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__start;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__running;
        CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__outsign;
        CData/*2:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__latched_awprot;
        CData/*3:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__latched_wstrb;
        CData/*2:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__latched_arprot;
        CData/*0:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__done;
        CData/*0:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__resp_from;
        CData/*0:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__r_bvalid;
        CData/*0:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__r_rvalid;
        CData/*0:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__detected;
        CData/*0:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__write;
        CData/*2:0*/ top__DOT__node_0__DOT__self_awareness_inst__DOT__latched_awprot;
        CData/*3:0*/ top__DOT__node_0__DOT__self_awareness_inst__DOT__latched_wstrb;
        CData/*2:0*/ top__DOT__node_0__DOT__self_awareness_inst__DOT__latched_arprot;
        CData/*1:0*/ top__DOT__node_0__DOT__self_awareness_inst__DOT__latched_bresp;
        CData/*1:0*/ top__DOT__node_0__DOT__self_awareness_inst__DOT__latched_rresp;
        CData/*0:0*/ top__DOT__node_0__DOT__self_awareness_inst__DOT__done;
        CData/*2:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__latched_awprot;
        CData/*3:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__latched_wstrb;
        CData/*2:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__latched_arprot;
        CData/*1:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__extracted_bresp;
    };
    struct {
        CData/*1:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__extracted_rresp;
        CData/*0:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__w_merge;
        CData/*0:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__r_merge;
        CData/*0:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__done;
        CData/*0:0*/ top__DOT__node_1__DOT__w_activate;
        CData/*0:0*/ top__DOT__node_1__DOT__w_fin;
        CData/*0:0*/ top__DOT__node_1__DOT__w_res_n_gated;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_valid;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_wr;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_wait;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_ready;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__trace_valid;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_valid;
        CData/*3:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_wstrb;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_instr;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_ready;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__axi_adapter__DOT__ack_awvalid;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__axi_adapter__DOT__ack_arvalid;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__axi_adapter__DOT__ack_wvalid;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__axi_adapter__DOT__xfer_done;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_read;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_write;
        CData/*3:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_wstrb;
        CData/*4:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_sh;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_delay;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_active;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_mul_wr;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_mul_wait;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_mul_ready;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_div_wr;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_div_wait;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_div_ready;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_int_wr;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_int_ready;
        CData/*1:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_state;
        CData/*1:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_wordsize;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_do_prefetch;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_do_rinst;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_do_rdata;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_do_wdata;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_xfer;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_secondword;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_firstword_reg;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__last_mem_valid;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__prefetched_high_word;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__clear_prefetched_high_word;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_done;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lui;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_auipc;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_jal;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_jalr;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_beq;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_bne;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_blt;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_bge;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_bltu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_bgeu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lb;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lh;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lw;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lbu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_lhu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sb;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sh;
    };
    struct {
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sw;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_addi;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_slti;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sltiu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_xori;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_ori;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_andi;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_slli;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_srli;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_srai;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_add;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sub;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sll;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_slt;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sltu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_xor;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_srl;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_sra;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_or;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_and;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_rdcycle;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_rdcycleh;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_rdinstr;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_rdinstrh;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_ecall_ebreak;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_getq;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_setq;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_maskirq;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_waitirq;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_timer;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__instr_trap;
        CData/*4:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_rd;
        CData/*4:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_rs1;
        CData/*4:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_rs2;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoder_trigger;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoder_trigger_q;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoder_pseudo_trigger;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoder_pseudo_trigger_q;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__compressed_instr;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_lui_auipc_jal;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_lb_lh_lw_lbu_lhu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_slli_srli_srai;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_jalr_addi_slti_sltiu_xori_ori_andi;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_sb_sh_sw;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_sll_srl_sra;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_lui_auipc_jal_jalr_addi_add_sub;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_slti_blt_slt;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_sltiu_bltu_sltu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_beq_bne_blt_bge_bltu_bgeu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_lbu_lhu_lw;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_alu_reg_imm;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_alu_reg_reg;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_compare;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__is_rdcycle_rdcycleh_rdinstr_rdinstrh;
        CData/*4:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_rs1;
        CData/*4:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_rs2;
        CData/*4:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_rd;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_rs1val_valid;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_rs2val_valid;
        CData/*4:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_rs1;
        CData/*4:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_rs2;
        CData/*4:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_rd;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_next;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__launch_next_insn;
    };
    struct {
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_valid_insn;
        CData/*4:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_rs1;
        CData/*4:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_rs2;
        CData/*4:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_rd;
        CData/*7:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpu_state;
        CData/*1:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_state;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__set_mem_do_rinst;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__set_mem_do_rdata;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__set_mem_do_wdata;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_store;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_stalu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_branch;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_compr;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_trace;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_is_lu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_is_lh;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_is_lb;
        CData/*4:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__latched_rd;
        CData/*3:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_timeout_counter;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_timeout;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__do_waitirq;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_out_0;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_out_0_q;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_wait;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_wait_2;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_eq;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_ltu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_lts;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__clear_prefetched_high_word_q;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs_write;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_mul;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_mulh;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_mulhsu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_mulhu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__instr_any_mulh;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__pcpi_wait_q;
        CData/*6:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__mul_counter;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__mul_waiting;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__mul_finish;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__instr_div;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__instr_divu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__instr_rem;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__instr_remu;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__pcpi_wait_q;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__start;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__running;
        CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__outsign;
        CData/*2:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__latched_awprot;
        CData/*3:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__latched_wstrb;
        CData/*2:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__latched_arprot;
        CData/*0:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__done;
        CData/*0:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__resp_from;
        CData/*0:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__r_bvalid;
        CData/*0:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__r_rvalid;
        CData/*0:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__detected;
        CData/*0:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__write;
        CData/*2:0*/ top__DOT__node_1__DOT__self_awareness_inst__DOT__latched_awprot;
        CData/*3:0*/ top__DOT__node_1__DOT__self_awareness_inst__DOT__latched_wstrb;
        CData/*2:0*/ top__DOT__node_1__DOT__self_awareness_inst__DOT__latched_arprot;
        CData/*1:0*/ top__DOT__node_1__DOT__self_awareness_inst__DOT__latched_bresp;
        CData/*1:0*/ top__DOT__node_1__DOT__self_awareness_inst__DOT__latched_rresp;
        CData/*0:0*/ top__DOT__node_1__DOT__self_awareness_inst__DOT__done;
        CData/*2:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__latched_awprot;
        CData/*3:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__latched_wstrb;
    };
    struct {
        CData/*2:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__latched_arprot;
        CData/*1:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__extracted_bresp;
        CData/*1:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__extracted_rresp;
        CData/*0:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__w_merge;
        CData/*0:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__r_merge;
        CData/*0:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__done;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__w_data_to_bridge_avail;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__w_data_to_bridge_taken;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__w_data_from_bridge_avail;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__w_data_from_bridge_taken;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__selector;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__sig_demux;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__w_bram_read;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__w_bram_write;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__w_bram_done;
        CData/*3:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT__flits_collected;
        CData/*1:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT__recv_id;
        CData/*1:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT__recv_id_curr;
        CData/*2:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__latched_awprot;
        CData/*3:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__latched_wstrb;
        CData/*2:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__latched_arprot;
        CData/*1:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__latched_bresp;
        CData/*1:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__latched_rresp;
        CData/*2:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__extracted_awprot;
        CData/*3:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__extracted_wstrb;
        CData/*2:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__extracted_arprot;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__w_merge;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__r_merge;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__done;
        CData/*2:0*/ top__DOT__memory_controller_inst__DOT__axi_arbiter_inst__DOT__latched_awprot;
        CData/*3:0*/ top__DOT__memory_controller_inst__DOT__axi_arbiter_inst__DOT__latched_wstrb;
        CData/*2:0*/ top__DOT__memory_controller_inst__DOT__axi_arbiter_inst__DOT__latched_arprot;
        CData/*1:0*/ top__DOT__memory_controller_inst__DOT__axi_arbiter_inst__DOT__latched_bresp;
        CData/*1:0*/ top__DOT__memory_controller_inst__DOT__axi_arbiter_inst__DOT__latched_rresp;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__axi_arbiter_inst__DOT__done_s;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__axi_arbiter_inst__DOT__done_m;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__axi_arbiter_inst__DOT__selector;
        CData/*2:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__latched_awprot;
        CData/*3:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__latched_wstrb;
        CData/*2:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__latched_arprot;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__done;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__resp_from;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__r_bvalid;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__r_rvalid;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__detected;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__write;
        CData/*2:0*/ top__DOT__memory_controller_inst__DOT__bram_controller_inst__DOT__latched_awprot;
        CData/*3:0*/ top__DOT__memory_controller_inst__DOT__bram_controller_inst__DOT__latched_wstrb;
        CData/*2:0*/ top__DOT__memory_controller_inst__DOT__bram_controller_inst__DOT__latched_arprot;
        CData/*1:0*/ top__DOT__memory_controller_inst__DOT__bram_controller_inst__DOT__status;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__bram_controller_inst__DOT__done;
        CData/*2:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__latched_awprot;
        CData/*3:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__latched_wstrb;
        CData/*2:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__latched_arprot;
        CData/*1:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__latched_bresp;
        CData/*1:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__latched_rresp;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__done;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__node_sel;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__trigger_a_reg;
        CData/*0:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__trigger_b_reg;
        SData/*15:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_16bit_buffer;
        SData/*15:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_16bit_buffer;
        SData/*15:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_16bit_buffer;
        IData/*31:0*/ top__DOT__uart_inst__DOT__uart_clk_inst__DOT__cnt;
    };
    struct {
        IData/*31:0*/ top__DOT__uart_inst__DOT__uart_tx_inst__DOT__state;
        IData/*31:0*/ top__DOT__uart_inst__DOT__uart_tx_inst__DOT__cnt_bit;
        IData/*31:0*/ top__DOT__ring_buffer_inst__DOT__p_in;
        IData/*31:0*/ top__DOT__ring_buffer_inst__DOT__p_out;
        IData/*31:0*/ top__DOT__ring_buffer_inst__DOT__i;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_insn;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_rd;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__irq;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__eoi;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_addr;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_wdata;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_wdata;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_pc;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_next_pc;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_op1;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_op2;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_out;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__next_insn_opcode;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_opcode;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_addr;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__next_pc;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_mask;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_pending;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__timer;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__i;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_mul_rd;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_div_rd;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_int_rd;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_rdata_word;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_rdata_q;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_rdata_latched_noshuffle;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_imm;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_imm_uj;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_imm;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_rs1val;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_rs2val;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_imm;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_opcode;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_imm;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_opcode;
        WData/*127:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_ascii_state[4];
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__current_pc;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__next_irq_pending;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_out;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_out_q;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs_wrdata;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs_rs1;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs_rs2;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__dividend;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__quotient;
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__quotient_msk;
        IData/*31:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__axi_detector_debugger_inst__DOT__state;
        IData/*31:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__axi_detector_debugger_inst__DOT__latched_awaddr;
        IData/*31:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__axi_detector_debugger_inst__DOT__latched_wdata;
        IData/*31:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__axi_detector_debugger_inst__DOT__latched_araddr;
        IData/*31:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT__axi_detector_debugger_inst__DOT__addr_to_check;
        IData/*31:0*/ top__DOT__node_0__DOT__w_axi_offset;
        IData/*31:0*/ top__DOT__node_0__DOT__clk_gater_inst__DOT__state;
        IData/*31:0*/ top__DOT__node_0__DOT__clk_gater_inst__DOT__i;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_insn;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_rd;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__irq;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__eoi;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_addr;
    };
    struct {
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_wdata;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_wdata;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_pc;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_next_pc;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_op1;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_op2;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_out;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__next_insn_opcode;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_opcode;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_addr;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__next_pc;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_mask;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_pending;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__timer;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__i;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_mul_rd;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_div_rd;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_int_rd;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_rdata_word;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_rdata_q;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_rdata_latched_noshuffle;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_imm;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_imm_uj;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_imm;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_rs1val;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_rs2val;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_imm;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_opcode;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_imm;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_opcode;
        WData/*127:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_ascii_state[4];
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__current_pc;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__next_irq_pending;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_out;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_out_q;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs_wrdata;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs_rs1;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs_rs2;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__dividend;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__quotient;
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__quotient_msk;
        IData/*31:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__data;
        IData/*31:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__state;
        IData/*31:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__latched_awaddr;
        IData/*31:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__latched_wdata;
        IData/*31:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__latched_araddr;
        IData/*31:0*/ top__DOT__node_0__DOT__axi_detector_inst__DOT__addr_to_check;
        IData/*31:0*/ top__DOT__node_0__DOT__self_awareness_inst__DOT__state;
        IData/*31:0*/ top__DOT__node_0__DOT__self_awareness_inst__DOT__addr_id;
        IData/*31:0*/ top__DOT__node_0__DOT__self_awareness_inst__DOT__latched_awaddr;
        IData/*31:0*/ top__DOT__node_0__DOT__self_awareness_inst__DOT__latched_wdata;
        IData/*31:0*/ top__DOT__node_0__DOT__self_awareness_inst__DOT__latched_araddr;
        IData/*31:0*/ top__DOT__node_0__DOT__self_awareness_inst__DOT__latched_rdata;
        IData/*31:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__state;
        IData/*31:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__flit_index;
        WData/*71:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__merged_request[3];
        IData/*31:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__latched_awaddr;
        IData/*31:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__latched_wdata;
        IData/*31:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__latched_araddr;
        IData/*31:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__extracted_rdata;
        IData/*31:0*/ top__DOT__node_1__DOT__w_axi_offset;
        IData/*31:0*/ top__DOT__node_1__DOT__clk_gater_inst__DOT__state;
        IData/*31:0*/ top__DOT__node_1__DOT__clk_gater_inst__DOT__i;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_insn;
    };
    struct {
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__pcpi_rd;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__irq;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__eoi;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_addr;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__mem_wdata;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_la_wdata;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_pc;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_next_pc;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_op1;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_op2;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__reg_out;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__next_insn_opcode;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_opcode;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_addr;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__next_pc;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_mask;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__irq_pending;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__timer;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__i;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_mul_rd;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_div_rd;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__pcpi_int_rd;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_rdata_word;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_rdata_q;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__mem_rdata_latched_noshuffle;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_imm;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__decoded_imm_uj;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_insn_imm;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_rs1val;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_rs2val;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_imm;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_insn_opcode;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_imm;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_insn_opcode;
        WData/*127:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_ascii_state[4];
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__current_pc;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__next_irq_pending;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_out;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__alu_out_q;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs_wrdata;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs_rs1;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs_rs2;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__dividend;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__quotient;
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__quotient_msk;
        IData/*31:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__data;
        IData/*31:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__state;
        IData/*31:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__latched_awaddr;
        IData/*31:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__latched_wdata;
        IData/*31:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__latched_araddr;
        IData/*31:0*/ top__DOT__node_1__DOT__axi_detector_inst__DOT__addr_to_check;
        IData/*31:0*/ top__DOT__node_1__DOT__self_awareness_inst__DOT__state;
        IData/*31:0*/ top__DOT__node_1__DOT__self_awareness_inst__DOT__addr_id;
        IData/*31:0*/ top__DOT__node_1__DOT__self_awareness_inst__DOT__latched_awaddr;
        IData/*31:0*/ top__DOT__node_1__DOT__self_awareness_inst__DOT__latched_wdata;
        IData/*31:0*/ top__DOT__node_1__DOT__self_awareness_inst__DOT__latched_araddr;
        IData/*31:0*/ top__DOT__node_1__DOT__self_awareness_inst__DOT__latched_rdata;
        IData/*31:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__state;
        IData/*31:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__flit_index;
        WData/*71:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__merged_request[3];
        IData/*31:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__latched_awaddr;
        IData/*31:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__latched_wdata;
        IData/*31:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__latched_araddr;
        IData/*31:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT__extracted_rdata;
    };
    struct {
        WData/*71:0*/ top__DOT__memory_controller_inst__DOT__w_merged_request_buffer_to_bridge[3];
        WData/*71:0*/ top__DOT__memory_controller_inst__DOT__w_merged_request_bridge_to_buffer[3];
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__w_bram_addr;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__w_bram_wdata;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__w_bram_rdata;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT__state;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT__flit_index;
        WData/*71:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT__merged_request[3];
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT__curr_flit_index;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT__flits_collected_select;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT__i;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__state;
        WData/*71:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__merged_request[3];
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__latched_awaddr;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__latched_wdata;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__latched_araddr;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__latched_rdata;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__extracted_awaddr;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__extracted_wdata;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bridge_master_inst__DOT__extracted_araddr;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__axi_arbiter_inst__DOT__state;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__axi_arbiter_inst__DOT__latched_awaddr;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__axi_arbiter_inst__DOT__latched_wdata;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__axi_arbiter_inst__DOT__latched_araddr;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__axi_arbiter_inst__DOT__latched_rdata;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__data;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__state;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__latched_awaddr;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__latched_wdata;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__latched_araddr;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__axi_detector_demux_inst__DOT__addr_to_check;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bram_controller_inst__DOT__state;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bram_controller_inst__DOT__latched_awaddr;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bram_controller_inst__DOT__latched_wdata;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bram_controller_inst__DOT__latched_araddr;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bram_controller_inst__DOT__index;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bram_controller_inst__DOT__wdata_temp;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bram_controller_inst__DOT__rdata_temp;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__state;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__latched_awaddr;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__latched_wdata;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__latched_araddr;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__latched_rdata;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__active;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__counter_global;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__counter_global_prev;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__i;
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__num_active;
        IData/*23:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core__024in_ports_0_putRoutedFlit_flit_in;
        IData/*23:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core__024in_ports_1_putRoutedFlit_flit_in;
        IData/*23:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core__024in_ports_2_putRoutedFlit_flit_in;
        IData/*23:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core_1__024in_ports_0_putRoutedFlit_flit_in;
        IData/*23:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core_1__024in_ports_2_putRoutedFlit_flit_in;
        IData/*23:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core_1__024in_ports_3_putRoutedFlit_flit_in;
        IData/*23:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core_2__024in_ports_0_putRoutedFlit_flit_in;
        IData/*23:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core_2__024in_ports_1_putRoutedFlit_flit_in;
        IData/*23:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core_2__024in_ports_4_putRoutedFlit_flit_in;
        IData/*23:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core_3__024in_ports_0_putRoutedFlit_flit_in;
        IData/*23:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core_3__024in_ports_3_putRoutedFlit_flit_in;
        IData/*23:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_router_core_3__024in_ports_4_putRoutedFlit_flit_in;
        QData/*35:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__trace_data;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__count_cycle;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__count_instr;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__new_ascii_instr;
    };
    struct {
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_ascii_instr;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_ascii_instr;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_ascii_instr;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__rs1;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__rs2;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__rd;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__rdx;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rs1;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rs2;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__this_rs2;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rd;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rdx;
        QData/*63:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rdt;
        QData/*62:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__divisor;
        QData/*35:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__trace_data;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__count_cycle;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__count_instr;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__new_ascii_instr;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_ascii_instr;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_ascii_instr;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_ascii_instr;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__rs1;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__rs2;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__rd;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__rdx;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rs1;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rs2;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__this_rs2;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rd;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rdx;
        QData/*63:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rdt;
        QData/*62:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__divisor;
        QData/*35:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__trace_data;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__count_cycle;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__count_instr;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__new_ascii_instr;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_ascii_instr;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__q_ascii_instr;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cached_ascii_instr;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__rs1;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__rs2;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__rd;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__rdx;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rs1;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rs2;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__this_rs2;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rd;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rdx;
        QData/*63:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT__next_rdt;
        QData/*62:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk3__DOT__pcpi_div__DOT__divisor;
        CData/*0:0*/ top__DOT__res_n_syn_inst__DOT__shift_reg[8];
        CData/*6:0*/ top__DOT__ring_buffer_inst__DOT__buffer[150];
        IData/*31:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs[32];
        IData/*31:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs[32];
        IData/*31:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__cpuregs[32];
        SData/*15:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT__flit_array[6];
        SData/*13:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT__buffer_array[4][6];
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT__flit_index_array[4];
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bram_inst__DOT__mem[32019200];
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__axi_offsets[2];
        IData/*31:0*/ top__DOT__memory_controller_inst__DOT__control_inst__DOT__counters[2];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_1_rt_ifc_banks_banks_rf__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_1_rt_ifc_banks_banks_rf_1__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_1_rt_ifc_banks_banks_rf_2__DOT__arr[4];
    };
    struct {
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_1_rt_ifc_banks_banks_rf_3__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_1_rt_ifc_banks_banks_rf_4__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_2_rt_ifc_banks_banks_rf__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_2_rt_ifc_banks_banks_rf_1__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_2_rt_ifc_banks_banks_rf_2__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_2_rt_ifc_banks_banks_rf_3__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_2_rt_ifc_banks_banks_rf_4__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_3_rt_ifc_banks_banks_rf__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_3_rt_ifc_banks_banks_rf_1__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_3_rt_ifc_banks_banks_rf_2__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_3_rt_ifc_banks_banks_rf_3__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_3_rt_ifc_banks_banks_rf_4__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_rt_ifc_banks_banks_rf__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_rt_ifc_banks_banks_rf_1__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_rt_ifc_banks_banks_rf_2__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_rt_ifc_banks_banks_rf_3__DOT__arr[4];
        CData/*2:0*/ top__DOT__if_wrapper_noc_2x2_16_inst__DOT__mkNetworkSimple_inst__DOT__net_routers_routeTable_rt_ifc_banks_banks_rf_4__DOT__arr[4];
    };
    
    // LOCAL VARIABLES
    // Internals; generally not touched by application code
    CData/*6:0*/ top__DOT__ring_buffer_inst__DOT____Vlvbound1;
    CData/*6:0*/ top__DOT__ring_buffer_inst__DOT____Vlvbound2;
    CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT____Vcellout__picorv32_axi_inst__mem_axi_arvalid;
    CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT____Vcellout__picorv32_axi_inst__mem_axi_wvalid;
    CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT____Vcellout__picorv32_axi_inst__mem_axi_awvalid;
    CData/*0:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT____Vconcswap1;
    CData/*3:0*/ top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT____Vconcswap2;
    CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT____Vcellout__picorv32_axi_inst__mem_axi_arvalid;
    CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT____Vcellout__picorv32_axi_inst__mem_axi_wvalid;
    CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT____Vcellout__picorv32_axi_inst__mem_axi_awvalid;
    CData/*0:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT____Vconcswap1;
    CData/*3:0*/ top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT____Vconcswap2;
    CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT____Vcellout__picorv32_axi_inst__mem_axi_arvalid;
    CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT____Vcellout__picorv32_axi_inst__mem_axi_wvalid;
    CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT____Vcellout__picorv32_axi_inst__mem_axi_awvalid;
    CData/*0:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT____Vconcswap1;
    CData/*3:0*/ top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__genblk2__DOT__genblk1__DOT__pcpi_mul__DOT____Vconcswap2;
    CData/*7:0*/ __Vtableidx1;
    CData/*7:0*/ __Vtableidx2;
    CData/*7:0*/ __Vtableidx3;
    CData/*0:0*/ __Vclklast__TOP__clk;
    CData/*0:0*/ __Vclklast__TOP__top__DOT__node_0__DOT__w_clk_gated;
    CData/*0:0*/ __Vclklast__TOP__top__DOT__node_1__DOT__w_clk_gated;
    SData/*13:0*/ top__DOT__node_0__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT____Vlvbound1;
    SData/*13:0*/ top__DOT__node_1__DOT__bridge_slave_inst__DOT__genblk2__DOT__bridge_slave_missing_inst__DOT____Vlvbound1;
    SData/*13:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT____Vlvbound1;
    SData/*13:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT____Vlvbound2;
    SData/*15:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT____Vlvbound3;
    SData/*15:0*/ top__DOT__memory_controller_inst__DOT__flit_buffer_inst__DOT__genblk2__DOT__flit_buffer_missing_inst__DOT____Vlvbound4;
    IData/*31:0*/ top__DOT__controller_inst__DOT__debugger_inst__DOT____Vcellout__axi_detector_debugger_inst__data;
    IData/*31:0*/ top__DOT__memory_controller_inst__DOT__bram_inst__DOT____Vlvbound1;
    IData/*31:0*/ __Vm_traceActivity;
    static WData/*127:0*/ __Vtable1_top__DOT__controller_inst__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_ascii_state[256][4];
    static WData/*127:0*/ __Vtable2_top__DOT__node_0__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_ascii_state[256][4];
    static WData/*127:0*/ __Vtable3_top__DOT__node_1__DOT__picorv32_if_wrapper_inst__DOT__picorv32_axi_inst__DOT__picorv32_core__DOT__dbg_ascii_state[256][4];
    
    // INTERNAL VARIABLES
    // Internals; generally not touched by application code
    Vtop__Syms* __VlSymsp;  // Symbol table
    
    // CONSTRUCTORS
  private:
    VL_UNCOPYABLE(Vtop);  ///< Copying not allowed
  public:
    /// Construct the model; called by application code
    /// The special name  may be used to make a wrapper with a
    /// single model invisible with respect to DPI scope names.
    Vtop(const char* name = "TOP");
    /// Destroy the model; called (often implicitly) by application code
    ~Vtop();
    /// Trace signals in the model; called by application code
    void trace(VerilatedVcdC* tfp, int levels, int options = 0);
    
    // API METHODS
    /// Evaluate the model.  Application must call when inputs change.
    void eval();
    /// Simulation complete, run final blocks.  Application must call on completion.
    void final();
    
    // INTERNAL METHODS
  private:
    static void _eval_initial_loop(Vtop__Syms* __restrict vlSymsp);
  public:
    void __Vconfigure(Vtop__Syms* symsp, bool first);
  private:
    static QData _change_request(Vtop__Syms* __restrict vlSymsp);
  public:
    static void _combo__TOP__8(Vtop__Syms* __restrict vlSymsp);
  private:
    void _ctor_var_reset() VL_ATTR_COLD;
  public:
    static void _eval(Vtop__Syms* __restrict vlSymsp);
  private:
#ifdef VL_DEBUG
    void _eval_debug_assertions();
#endif  // VL_DEBUG
  public:
    static void _eval_initial(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _eval_settle(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _initial__TOP__1(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _multiclk__TOP__12(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__13(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__14(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__10(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__11(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__2(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__3(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__4(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__5(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__9(Vtop__Syms* __restrict vlSymsp);
    static void _settle__TOP__6(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__7(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void traceChgThis(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__10(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__11(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__12(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__13(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__14(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__15(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__16(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__17(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__2(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__3(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__4(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__5(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__6(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__7(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__8(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__9(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceFullThis(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) VL_ATTR_COLD;
    static void traceFullThis__1(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) VL_ATTR_COLD;
    static void traceInitThis(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) VL_ATTR_COLD;
    static void traceInitThis__1(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) VL_ATTR_COLD;
    static void traceInitThis__1__10(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__11(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__12(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__13(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__14(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__15(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__16(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__17(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__18(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__19(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__2(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__20(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__21(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__22(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__23(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__3(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__4(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__5(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__6(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__7(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__8(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInitThis__1__9(Vtop__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code, const char* scopep) VL_ATTR_COLD;
    static void traceInit(VerilatedVcd* vcdp, void* userthis, uint32_t code);
    static void traceFull(VerilatedVcd* vcdp, void* userthis, uint32_t code);
    static void traceChg(VerilatedVcd* vcdp, void* userthis, uint32_t code);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

//----------


#endif  // guard
