static inline\r\nT_1 F_1 ( const T_1 V_1 , const unsigned V_2 )\r\n{\r\nconst unsigned V_3 = V_2 % 32 ;\r\nreturn ( V_1 >> V_3 ) | ( V_1 << ( 32 - V_3 ) ) ;\r\n}\r\nstatic inline\r\nT_1 F_2 ( const T_1 V_1 , const unsigned V_2 )\r\n{\r\nconst unsigned V_3 = V_2 % 32 ;\r\nreturn ( V_1 << V_3 ) | ( V_1 >> ( 32 - V_3 ) ) ;\r\n}\r\ninline static T_2\r\nF_3 ( const T_1 V_1 , const unsigned V_3 )\r\n{\r\nreturn V_1 >> ( V_3 << 3 ) ;\r\n}\r\nstatic inline T_2 T_3\r\nF_4 ( T_2 V_4 , T_2 V_5 )\r\n{\r\nT_2 V_6 = V_7 [ V_4 ] , V_8 = V_6 + V_7 [ V_5 ] ;\r\nreturn V_9 [ V_8 + ( V_8 < V_6 ? 1 : 0 ) ] ;\r\n}\r\nstatic void T_3\r\nF_5 ( void )\r\n{\r\nT_1 V_10 , V_11 ;\r\nT_2 V_12 , V_13 ;\r\nfor ( V_10 = 0 , V_12 = 1 ; V_10 < 256 ; ++ V_10 ) {\r\nV_9 [ V_10 ] = ( T_2 ) V_12 ;\r\nV_7 [ V_12 ] = ( T_2 ) V_10 ;\r\nV_12 ^= ( V_12 << 1 ) ^ ( V_12 & 0x80 ? 0x01b : 0 ) ;\r\n}\r\nV_7 [ 1 ] = 0 ;\r\nfor ( V_10 = 0 , V_12 = 1 ; V_10 < 10 ; ++ V_10 ) {\r\nV_14 [ V_10 ] = V_12 ;\r\nV_12 = ( V_12 << 1 ) ^ ( V_12 & 0x80 ? 0x01b : 0 ) ;\r\n}\r\nfor ( V_10 = 0 ; V_10 < 256 ; ++ V_10 ) {\r\nV_12 = ( V_10 ? V_9 [ 255 - V_7 [ V_10 ] ] : 0 ) ;\r\nV_13 = ( ( V_12 >> 7 ) | ( V_12 << 1 ) ) ^ ( ( V_12 >> 6 ) | ( V_12 << 2 ) ) ;\r\nV_12 ^= 0x63 ^ V_13 ^ ( ( V_13 >> 6 ) | ( V_13 << 2 ) ) ;\r\nV_15 [ V_10 ] = V_12 ;\r\nV_16 [ V_12 ] = ( T_2 ) V_10 ;\r\n}\r\nfor ( V_10 = 0 ; V_10 < 256 ; ++ V_10 ) {\r\nV_12 = V_15 [ V_10 ] ;\r\nV_11 = V_12 ;\r\nV_17 [ 0 ] [ V_10 ] = V_11 ;\r\nV_17 [ 1 ] [ V_10 ] = F_6 ( V_11 , 8 ) ;\r\nV_17 [ 2 ] [ V_10 ] = F_6 ( V_11 , 16 ) ;\r\nV_17 [ 3 ] [ V_10 ] = F_6 ( V_11 , 24 ) ;\r\nV_11 = ( ( T_1 ) F_7 ( 2 , V_12 ) ) |\r\n( ( T_1 ) V_12 << 8 ) |\r\n( ( T_1 ) V_12 << 16 ) | ( ( T_1 ) F_7 ( 3 , V_12 ) << 24 ) ;\r\nV_18 [ 0 ] [ V_10 ] = V_11 ;\r\nV_18 [ 1 ] [ V_10 ] = F_6 ( V_11 , 8 ) ;\r\nV_18 [ 2 ] [ V_10 ] = F_6 ( V_11 , 16 ) ;\r\nV_18 [ 3 ] [ V_10 ] = F_6 ( V_11 , 24 ) ;\r\nV_12 = V_16 [ V_10 ] ;\r\nV_11 = V_12 ;\r\nV_19 [ 0 ] [ V_10 ] = V_11 ;\r\nV_19 [ 1 ] [ V_10 ] = F_6 ( V_11 , 8 ) ;\r\nV_19 [ 2 ] [ V_10 ] = F_6 ( V_11 , 16 ) ;\r\nV_19 [ 3 ] [ V_10 ] = F_6 ( V_11 , 24 ) ;\r\nV_11 = ( ( T_1 ) F_7 ( 14 , V_12 ) ) |\r\n( ( T_1 ) F_7 ( 9 , V_12 ) << 8 ) |\r\n( ( T_1 ) F_7 ( 13 , V_12 ) << 16 ) |\r\n( ( T_1 ) F_7 ( 11 , V_12 ) << 24 ) ;\r\nV_20 [ 0 ] [ V_10 ] = V_11 ;\r\nV_20 [ 1 ] [ V_10 ] = F_6 ( V_11 , 8 ) ;\r\nV_20 [ 2 ] [ V_10 ] = F_6 ( V_11 , 16 ) ;\r\nV_20 [ 3 ] [ V_10 ] = F_6 ( V_11 , 24 ) ;\r\n}\r\n}\r\nstatic int\r\nF_8 ( void * V_21 , const T_2 * V_22 , unsigned int V_23 , T_1 * V_24 )\r\n{\r\nstruct V_25 * V_26 = V_21 ;\r\nT_1 V_10 , V_11 , V_27 , V_28 , V_29 ;\r\nif ( V_23 != 16 && V_23 != 24 && V_23 != 32 ) {\r\n* V_24 |= V_30 ;\r\nreturn - V_31 ;\r\n}\r\nV_26 -> V_32 = V_23 ;\r\nV_33 [ 0 ] = F_9 ( V_22 ) ;\r\nV_33 [ 1 ] = F_9 ( V_22 + 4 ) ;\r\nV_33 [ 2 ] = F_9 ( V_22 + 8 ) ;\r\nV_33 [ 3 ] = F_9 ( V_22 + 12 ) ;\r\nswitch ( V_23 ) {\r\ncase 16 :\r\nV_11 = V_33 [ 3 ] ;\r\nfor ( V_10 = 0 ; V_10 < 10 ; ++ V_10 )\r\nF_10 ( V_10 ) ;\r\nbreak;\r\ncase 24 :\r\nV_33 [ 4 ] = F_9 ( V_22 + 16 ) ;\r\nV_11 = V_33 [ 5 ] = F_9 ( V_22 + 20 ) ;\r\nfor ( V_10 = 0 ; V_10 < 8 ; ++ V_10 )\r\nF_11 ( V_10 ) ;\r\nbreak;\r\ncase 32 :\r\nV_33 [ 4 ] = F_9 ( V_22 + 16 ) ;\r\nV_33 [ 5 ] = F_9 ( V_22 + 20 ) ;\r\nV_33 [ 6 ] = F_9 ( V_22 + 24 ) ;\r\nV_11 = V_33 [ 7 ] = F_9 ( V_22 + 28 ) ;\r\nfor ( V_10 = 0 ; V_10 < 7 ; ++ V_10 )\r\nF_12 ( V_10 ) ;\r\nbreak;\r\n}\r\nV_34 [ 0 ] = V_33 [ 0 ] ;\r\nV_34 [ 1 ] = V_33 [ 1 ] ;\r\nV_34 [ 2 ] = V_33 [ 2 ] ;\r\nV_34 [ 3 ] = V_33 [ 3 ] ;\r\nfor ( V_10 = 4 ; V_10 < V_23 + 24 ; ++ V_10 ) {\r\nF_13 ( V_34 [ V_10 ] , V_33 [ V_10 ] ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_14 ( void * V_21 , T_2 * V_35 , const T_2 * V_36 )\r\n{\r\nconst struct V_25 * V_26 = V_21 ;\r\nT_1 V_37 [ 4 ] , V_38 [ 4 ] ;\r\nconst T_1 * V_39 = V_33 + 4 ;\r\nV_37 [ 0 ] = F_9 ( V_36 ) ^ V_33 [ 0 ] ;\r\nV_37 [ 1 ] = F_9 ( V_36 + 4 ) ^ V_33 [ 1 ] ;\r\nV_37 [ 2 ] = F_9 ( V_36 + 8 ) ^ V_33 [ 2 ] ;\r\nV_37 [ 3 ] = F_9 ( V_36 + 12 ) ^ V_33 [ 3 ] ;\r\nif ( V_26 -> V_32 > 24 ) {\r\nF_15 ( V_38 , V_37 , V_39 ) ;\r\nF_15 ( V_37 , V_38 , V_39 ) ;\r\n}\r\nif ( V_26 -> V_32 > 16 ) {\r\nF_15 ( V_38 , V_37 , V_39 ) ;\r\nF_15 ( V_37 , V_38 , V_39 ) ;\r\n}\r\nF_15 ( V_38 , V_37 , V_39 ) ;\r\nF_15 ( V_37 , V_38 , V_39 ) ;\r\nF_15 ( V_38 , V_37 , V_39 ) ;\r\nF_15 ( V_37 , V_38 , V_39 ) ;\r\nF_15 ( V_38 , V_37 , V_39 ) ;\r\nF_15 ( V_37 , V_38 , V_39 ) ;\r\nF_15 ( V_38 , V_37 , V_39 ) ;\r\nF_15 ( V_37 , V_38 , V_39 ) ;\r\nF_15 ( V_38 , V_37 , V_39 ) ;\r\nF_16 ( V_37 , V_38 , V_39 ) ;\r\nF_17 ( V_35 , V_37 [ 0 ] ) ;\r\nF_17 ( V_35 + 4 , V_37 [ 1 ] ) ;\r\nF_17 ( V_35 + 8 , V_37 [ 2 ] ) ;\r\nF_17 ( V_35 + 12 , V_37 [ 3 ] ) ;\r\n}\r\nstatic void F_18 ( void * V_21 , T_2 * V_35 , const T_2 * V_36 )\r\n{\r\nconst struct V_25 * V_26 = V_21 ;\r\nT_1 V_37 [ 4 ] , V_38 [ 4 ] ;\r\nconst int V_23 = V_26 -> V_32 ;\r\nconst T_1 * V_39 = V_34 + V_23 + 20 ;\r\nV_37 [ 0 ] = F_9 ( V_36 ) ^ V_33 [ V_23 + 24 ] ;\r\nV_37 [ 1 ] = F_9 ( V_36 + 4 ) ^ V_33 [ V_23 + 25 ] ;\r\nV_37 [ 2 ] = F_9 ( V_36 + 8 ) ^ V_33 [ V_23 + 26 ] ;\r\nV_37 [ 3 ] = F_9 ( V_36 + 12 ) ^ V_33 [ V_23 + 27 ] ;\r\nif ( V_23 > 24 ) {\r\nF_19 ( V_38 , V_37 , V_39 ) ;\r\nF_19 ( V_37 , V_38 , V_39 ) ;\r\n}\r\nif ( V_23 > 16 ) {\r\nF_19 ( V_38 , V_37 , V_39 ) ;\r\nF_19 ( V_37 , V_38 , V_39 ) ;\r\n}\r\nF_19 ( V_38 , V_37 , V_39 ) ;\r\nF_19 ( V_37 , V_38 , V_39 ) ;\r\nF_19 ( V_38 , V_37 , V_39 ) ;\r\nF_19 ( V_37 , V_38 , V_39 ) ;\r\nF_19 ( V_38 , V_37 , V_39 ) ;\r\nF_19 ( V_37 , V_38 , V_39 ) ;\r\nF_19 ( V_38 , V_37 , V_39 ) ;\r\nF_19 ( V_37 , V_38 , V_39 ) ;\r\nF_19 ( V_38 , V_37 , V_39 ) ;\r\nF_20 ( V_37 , V_38 , V_39 ) ;\r\nF_17 ( V_35 , V_37 [ 0 ] ) ;\r\nF_17 ( V_35 + 4 , V_37 [ 1 ] ) ;\r\nF_17 ( V_35 + 8 , V_37 [ 2 ] ) ;\r\nF_17 ( V_35 + 12 , V_37 [ 3 ] ) ;\r\n}\r\nstatic int T_3 F_21 ( void )\r\n{\r\nF_5 () ;\r\nreturn F_22 ( & V_40 ) ;\r\n}\r\nstatic void T_4 F_23 ( void )\r\n{\r\nF_24 ( & V_40 ) ;\r\n}
