Fitter report for lecture_4
Sun Dec 18 00:20:51 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sun Dec 18 00:20:51 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lecture_4                                   ;
; Top-level Entity Name              ; lecture_4                                   ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,767 / 6,272 ( 76 % )                      ;
;     Total combinational functions  ; 4,136 / 6,272 ( 66 % )                      ;
;     Dedicated logic registers      ; 2,734 / 6,272 ( 44 % )                      ;
; Total registers                    ; 2734                                        ;
; Total pins                         ; 13 / 92 ( 14 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 143,800 / 276,480 ( 52 % )                  ;
; Embedded Multiplier 9-bit elements ; 6 / 30 ( 20 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6E22C8                           ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.6%      ;
;     Processor 3            ;   2.5%      ;
;     Processor 4            ;   2.5%      ;
;     Processor 5            ;   2.5%      ;
;     Processor 6            ;   2.5%      ;
;     Processor 7            ;   2.5%      ;
;     Processor 8            ;   2.4%      ;
;     Processors 9-16        ;   2.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                       ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                          ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7227 ) ; 0.00 % ( 0 / 7227 )        ; 0.00 % ( 0 / 7227 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7227 ) ; 0.00 % ( 0 / 7227 )        ; 0.00 % ( 0 / 7227 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6757 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 196 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 264 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/output_files/lecture_4.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,767 / 6,272 ( 76 % )     ;
;     -- Combinational with no register       ; 2033                       ;
;     -- Register only                        ; 631                        ;
;     -- Combinational with a register        ; 2103                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2182                       ;
;     -- 3 input functions                    ; 1245                       ;
;     -- <=2 input functions                  ; 709                        ;
;     -- Register only                        ; 631                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3689                       ;
;     -- arithmetic mode                      ; 447                        ;
;                                             ;                            ;
; Total registers*                            ; 2,734 / 6,684 ( 41 % )     ;
;     -- Dedicated logic registers            ; 2,734 / 6,272 ( 44 % )     ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 358 / 392 ( 91 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 13 / 92 ( 14 % )           ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 27 / 30 ( 90 % )           ;
; Total block memory bits                     ; 143,800 / 276,480 ( 52 % ) ;
; Total block memory implementation bits      ; 248,832 / 276,480 ( 90 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 30 ( 20 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )              ;
; Global signals                              ; 10                         ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 19.2% / 18.7% / 19.8%      ;
; Peak interconnect usage (total/H/V)         ; 34.1% / 33.3% / 35.2%      ;
; Maximum fan-out                             ; 2339                       ;
; Highest non-global fan-out                  ; 655                        ;
; Total fan-out                               ; 25279                      ;
; Average fan-out                             ; 3.41                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                   ;
+---------------------------------------------+----------------------+--------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                  ; pzdyqx:nabboc      ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                ; Low                            ;
;                                             ;                      ;                    ;                    ;                                ;
; Total logic elements                        ; 4453 / 6272 ( 71 % ) ; 129 / 6272 ( 2 % ) ; 185 / 6272 ( 3 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1886                 ; 57                 ; 90                 ; 0                              ;
;     -- Register only                        ; 608                  ; 7                  ; 16                 ; 0                              ;
;     -- Combinational with a register        ; 1959                 ; 65                 ; 79                 ; 0                              ;
;                                             ;                      ;                    ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                    ;                                ;
;     -- 4 input functions                    ; 2051                 ; 54                 ; 77                 ; 0                              ;
;     -- 3 input functions                    ; 1177                 ; 22                 ; 46                 ; 0                              ;
;     -- <=2 input functions                  ; 617                  ; 46                 ; 46                 ; 0                              ;
;     -- Register only                        ; 608                  ; 7                  ; 16                 ; 0                              ;
;                                             ;                      ;                    ;                    ;                                ;
; Logic elements by mode                      ;                      ;                    ;                    ;                                ;
;     -- normal mode                          ; 3411                 ; 118                ; 160                ; 0                              ;
;     -- arithmetic mode                      ; 434                  ; 4                  ; 9                  ; 0                              ;
;                                             ;                      ;                    ;                    ;                                ;
; Total registers                             ; 2567                 ; 72                 ; 95                 ; 0                              ;
;     -- Dedicated logic registers            ; 2567 / 6272 ( 41 % ) ; 72 / 6272 ( 1 % )  ; 95 / 6272 ( 2 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                    ;                                ;
; Total LABs:  partially or completely used   ; 331 / 392 ( 84 % )   ; 14 / 392 ( 4 % )   ; 16 / 392 ( 4 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                    ;                    ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                  ; 0                              ;
; I/O pins                                    ; 13                   ; 0                  ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 30 ( 20 % )      ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 143800               ; 0                  ; 0                  ; 0                              ;
; Total RAM block bits                        ; 248832               ; 0                  ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 27 / 30 ( 90 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 8 / 12 ( 66 % )      ; 2 / 12 ( 16 % )    ; 0 / 12 ( 0 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                    ;                    ;                                ;
; Connections                                 ;                      ;                    ;                    ;                                ;
;     -- Input Connections                    ; 486                  ; 73                 ; 146                ; 0                              ;
;     -- Registered Input Connections         ; 267                  ; 30                 ; 105                ; 0                              ;
;     -- Output Connections                   ; 448                  ; 5                  ; 252                ; 0                              ;
;     -- Registered Output Connections        ; 4                    ; 3                  ; 252                ; 0                              ;
;                                             ;                      ;                    ;                    ;                                ;
; Internal Connections                        ;                      ;                    ;                    ;                                ;
;     -- Total Connections                    ; 24166                ; 570                ; 1118               ; 5                              ;
;     -- Registered Connections               ; 9102                 ; 294                ; 792                ; 0                              ;
;                                             ;                      ;                    ;                    ;                                ;
; External Connections                        ;                      ;                    ;                    ;                                ;
;     -- Top                                  ; 552                  ; 31                 ; 351                ; 0                              ;
;     -- pzdyqx:nabboc                        ; 31                   ; 0                  ; 47                 ; 0                              ;
;     -- sld_hub:auto_hub                     ; 351                  ; 47                 ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                  ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                    ;                                ;
; Partition Interface                         ;                      ;                    ;                    ;                                ;
;     -- Input Ports                          ; 54                   ; 11                 ; 90                 ; 0                              ;
;     -- Output Ports                         ; 20                   ; 4                  ; 107                ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                  ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                    ;                                ;
; Registered Ports                            ;                      ;                    ;                    ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                  ; 3                  ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 3                  ; 62                 ; 0                              ;
;                                             ;                      ;                    ;                    ;                                ;
; Port Connectivity                           ;                      ;                    ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                  ; 6                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                  ; 30                 ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                  ; 69                 ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 2                  ; 74                 ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                  ; 75                 ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk_50Mhz ; 24    ; 2        ; 0            ; 11           ; 14           ; 2339                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ds_com[0] ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ds_com[1] ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ds_com[2] ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ds_com[3] ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ds_seg[0] ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ds_seg[1] ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ds_seg[2] ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ds_seg[3] ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ds_seg[4] ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ds_seg[5] ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ds_seg[6] ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ds_seg[7] ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; ds_com[0]               ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; ds_com[3]               ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; ds_seg[5]               ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 7 / 11 ( 64 % ) ; 3.3V          ; --           ;
; 2        ; 1 / 8 ( 13 % )  ; 3.3V          ; --           ;
; 3        ; 0 / 11 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 10 ( 10 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 9 / 12 ( 75 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ds_seg[2]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; ds_seg[6]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; ds_seg[7]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; clk_50Mhz                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; ds_com[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; ds_com[2]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; ds_com[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; ds_com[3]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; ds_seg[5]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; ds_seg[3]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; ds_seg[4]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; ds_seg[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; ds_seg[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------+
; I/O Assignment Warnings            ;
+-----------+------------------------+
; Pin Name  ; Reason                 ;
+-----------+------------------------+
; ds_seg[0] ; Missing drive strength ;
; ds_seg[1] ; Missing drive strength ;
; ds_seg[2] ; Missing drive strength ;
; ds_seg[3] ; Missing drive strength ;
; ds_seg[4] ; Missing drive strength ;
; ds_seg[5] ; Missing drive strength ;
; ds_seg[6] ; Missing drive strength ;
; ds_seg[7] ; Missing drive strength ;
; ds_com[0] ; Missing drive strength ;
; ds_com[1] ; Missing drive strength ;
; ds_com[2] ; Missing drive strength ;
; ds_com[3] ; Missing drive strength ;
+-----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                                              ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+
; |lecture_4                                                                                                                                                             ; 4767 (1)    ; 2734 (0)                  ; 0 (0)         ; 143800      ; 27   ; 6            ; 0       ; 3         ; 13   ; 0            ; 2033 (1)     ; 631 (0)           ; 2103 (0)         ; |lecture_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lecture_4                                                                ; work         ;
;    |pzdyqx:nabboc|                                                                                                                                                     ; 129 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 7 (0)             ; 65 (0)           ; |lecture_4|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; pzdyqx                                                                   ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                                   ; 129 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (4)       ; 7 (1)             ; 65 (8)           ; |lecture_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; pzdyqx_impl                                                              ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                                               ; 59 (29)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (21)      ; 6 (6)             ; 22 (2)           ; |lecture_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                                                                                                 ; GHVD5181                                                                 ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                                                        ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |lecture_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                                                                                               ; LQYT7093                                                                 ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                                                           ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |lecture_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; KIFI3548                                                                 ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                                                           ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |lecture_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LQYT7093                                                                 ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                                                           ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |lecture_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; PUDL0439                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                                                  ; 185 (1)     ; 95 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (1)       ; 16 (0)            ; 79 (0)           ; |lecture_4|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                                ; 184 (0)     ; 95 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 16 (0)            ; 79 (0)           ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                                              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                          ; 184 (0)     ; 95 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 16 (0)            ; 79 (0)           ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab                                                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                                      ; 184 (8)     ; 95 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (1)       ; 16 (3)            ; 79 (0)           ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                                                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                           ; 180 (0)     ; 88 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (0)       ; 13 (0)            ; 79 (0)           ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                       ; 180 (136)   ; 88 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (73)      ; 13 (12)           ; 79 (53)          ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                         ; sld_jtag_hub                                                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                         ; 23 (23)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 10 (10)          ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                 ; sld_rom_sr                                                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                       ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; |lecture_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                               ; sld_shadow_jsm                                                           ; altera_sld   ;
;    |system_t4:u0|                                                                                                                                                      ; 4452 (0)    ; 2567 (0)                  ; 0 (0)         ; 143800      ; 27   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1885 (0)     ; 608 (0)           ; 1959 (0)         ; |lecture_4|system_t4:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t4                                                                ; system_t4    ;
;       |altera_reset_controller:rst_controller_001|                                                                                                                     ; 17 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 10 (5)            ; 6 (5)            ; |lecture_4|system_t4:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                                  ; system_t4    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                              ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; |lecture_4|system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                                ; system_t4    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |lecture_4|system_t4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                                ; system_t4    ;
;       |altera_reset_controller:rst_controller|                                                                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                                  ; system_t4    ;
;       |stled:st2led_0|                                                                                                                                                 ; 31 (31)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 4 (4)             ; 16 (16)          ; |lecture_4|system_t4:u0|stled:st2led_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; stled                                                                    ; system_t4    ;
;       |system_t4_master_0:master_0|                                                                                                                                    ; 858 (0)     ; 445 (0)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 412 (0)      ; 130 (0)           ; 316 (0)          ; |lecture_4|system_t4:u0|system_t4_master_0:master_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t4_master_0                                                       ; system_t4    ;
;          |altera_avalon_packets_to_master:transacto|                                                                                                                   ; 304 (0)     ; 135 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 166 (0)      ; 14 (0)            ; 124 (0)          ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_packets_to_master                                          ; system_t4    ;
;             |packets_to_master:p2m|                                                                                                                                    ; 304 (304)   ; 135 (135)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 166 (166)    ; 14 (14)           ; 124 (124)        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                                                                                                                                                 ; packets_to_master                                                        ; system_t4    ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                                                  ; 32 (32)     ; 16 (16)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 1 (1)             ; 15 (15)          ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                    ; system_t4    ;
;             |altsyncram:mem_rtl_0|                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                                               ; work         ;
;                |altsyncram_0qg1:auto_generated|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_0qg1                                                          ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                                                       ; 21 (21)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 6 (6)             ; 6 (6)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_bytes_to_packets                                        ; system_t4    ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                                            ; 470 (0)     ; 264 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 206 (0)      ; 107 (0)           ; 157 (0)          ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_st_jtag_interface                                          ; system_t4    ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                                        ; 468 (0)     ; 264 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 204 (0)      ; 107 (0)           ; 157 (0)          ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                                                                                                                                              ; altera_jtag_dc_streaming                                                 ; system_t4    ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                                                           ; 49 (20)     ; 47 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 33 (17)           ; 14 (3)           ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                                           ; system_t4    ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                                                        ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 11 (11)          ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                                           ; system_t4    ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                                            ; system_t4    ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                                            ; system_t4    ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                                                ; 27 (18)     ; 27 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (17)           ; 2 (1)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                                                                                                                                                       ; altera_jtag_src_crosser                                                  ; system_t4    ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                                                         ; 9 (1)       ; 9 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (1)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                                                                                                                                            ; altera_jtag_control_signal_crosser                                       ; system_t4    ;
;                      |altera_std_synchronizer:synchronizer|                                                                                                            ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                                                       ; altera_std_synchronizer                                                  ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                                                  ; 391 (361)   ; 187 (168)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 202 (192)    ; 47 (32)           ; 142 (136)        ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                                                                                                                                                         ; altera_jtag_streaming                                                    ; system_t4    ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                                                       ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                                                                                                                                            ; altera_avalon_st_idle_inserter                                           ; system_t4    ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                                                         ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                                                                                                                                              ; altera_avalon_st_idle_remover                                            ; system_t4    ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                                           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                                                                                                                                                ; altera_std_synchronizer                                                  ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                                                                                                                                                       ; altera_std_synchronizer                                                  ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                                                                                                                                               ; altera_std_synchronizer                                                  ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer                                                  ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                                                                                                                                         ; altera_std_synchronizer                                                  ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                                                ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_jtag_sld_node                                                     ; system_t4    ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                                                                                                                                                    ; sld_virtual_jtag_basic                                                   ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                                                       ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_packets_to_bytes                                        ; system_t4    ;
;          |altera_reset_controller:rst_controller|                                                                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                                  ; system_t4    ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                                ; system_t4    ;
;       |system_t4_mm_interconnect_0:mm_interconnect_0|                                                                                                                  ; 961 (0)     ; 191 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 495 (0)      ; 24 (0)            ; 442 (0)          ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0                                              ; system_t4    ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                                                           ; 28 (28)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 3 (3)             ; 19 (19)          ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                    ; system_t4    ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                                                    ; 25 (25)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 22 (22)          ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                    ; system_t4    ;
;          |altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|                                                                                                            ; 35 (35)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 23 (23)          ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                    ; system_t4    ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                                                            ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                                               ; system_t4    ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                                               ; system_t4    ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                                               ; system_t4    ;
;          |altera_merlin_master_agent:sgdma_0_descriptor_write_agent|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_descriptor_write_agent                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                                               ; system_t4    ;
;          |altera_merlin_master_agent:sgdma_0_m_read_agent|                                                                                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_m_read_agent                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                                               ; system_t4    ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                                                         ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_master_translator                                          ; system_t4    ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                                                  ; 6 (6)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                                          ; system_t4    ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                                ; system_t4    ;
;          |altera_merlin_slave_agent:sgdma_0_csr_agent|                                                                                                                 ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                                ; system_t4    ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                                                      ; 34 (34)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 5 (5)             ; 28 (28)          ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                                           ; system_t4    ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                           ; system_t4    ;
;          |altera_merlin_slave_translator:sgdma_0_csr_translator|                                                                                                       ; 38 (38)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 10 (10)           ; 25 (25)          ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                           ; system_t4    ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                                                       ; 11 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                                            ; system_t4    ;
;          |altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter|                                                                                               ; 11 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 5 (5)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                                            ; system_t4    ;
;          |altera_merlin_traffic_limiter:sgdma_0_m_read_limiter|                                                                                                        ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_m_read_limiter                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                                            ; system_t4    ;
;          |altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter|                                                                                                ; 38 (38)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 5 (5)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                                              ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_demux:cmd_demux_002|                                                                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t4_mm_interconnect_0_cmd_demux                                    ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_demux:cmd_demux_003|                                                                                                         ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_003                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t4_mm_interconnect_0_cmd_demux                                    ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_demux:cmd_demux_004|                                                                                                         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux_004                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t4_mm_interconnect_0_cmd_demux                                    ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                                             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_cmd_demux                                    ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_t4_mm_interconnect_0_cmd_demux_001                                ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_005|                                                                                                     ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_demux_001:cmd_demux_005                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_t4_mm_interconnect_0_cmd_demux_001                                ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                                             ; 152 (131)   ; 13 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (37)      ; 2 (2)             ; 98 (91)          ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_cmd_mux                                      ; system_t4    ;
;             |altera_merlin_arbitrator:arb|                                                                                                                             ; 22 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (3)       ; 0 (0)             ; 7 (7)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                                 ; system_t4    ;
;                |altera_merlin_arb_adder:adder|                                                                                                                         ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_arb_adder                                                  ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                                             ; 155 (135)   ; 13 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (103)    ; 0 (0)             ; 38 (31)          ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_cmd_mux                                      ; system_t4    ;
;             |altera_merlin_arbitrator:arb|                                                                                                                             ; 21 (9)      ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (2)       ; 0 (0)             ; 7 (7)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                                 ; system_t4    ;
;                |altera_merlin_arb_adder:adder|                                                                                                                         ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_arb_adder                                                  ; system_t4    ;
;          |system_t4_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                                                 ; 120 (99)    ; 13 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (49)      ; 3 (3)             ; 54 (46)          ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_t4_mm_interconnect_0_cmd_mux                                      ; system_t4    ;
;             |altera_merlin_arbitrator:arb|                                                                                                                             ; 22 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (3)       ; 0 (0)             ; 8 (7)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                 ; system_t4    ;
;                |altera_merlin_arb_adder:adder|                                                                                                                         ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_arb_adder                                                  ; system_t4    ;
;          |system_t4_mm_interconnect_0_router:router_001|                                                                                                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t4_mm_interconnect_0_router                                       ; system_t4    ;
;          |system_t4_mm_interconnect_0_router:router_002|                                                                                                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_002                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t4_mm_interconnect_0_router                                       ; system_t4    ;
;          |system_t4_mm_interconnect_0_router:router_003|                                                                                                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_003                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t4_mm_interconnect_0_router                                       ; system_t4    ;
;          |system_t4_mm_interconnect_0_router:router_005|                                                                                                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router_005                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t4_mm_interconnect_0_router                                       ; system_t4    ;
;          |system_t4_mm_interconnect_0_router:router|                                                                                                                   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                     ; system_t4_mm_interconnect_0_router                                       ; system_t4    ;
;          |system_t4_mm_interconnect_0_router_004:router_004|                                                                                                           ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t4_mm_interconnect_0_router_004                                   ; system_t4    ;
;          |system_t4_mm_interconnect_0_router_006:router_006|                                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t4_mm_interconnect_0_router_006                                   ; system_t4    ;
;          |system_t4_mm_interconnect_0_router_006:router_007|                                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_007                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t4_mm_interconnect_0_router_006                                   ; system_t4    ;
;          |system_t4_mm_interconnect_0_router_006:router_008|                                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_router_006:router_008                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t4_mm_interconnect_0_router_006                                   ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t4_mm_interconnect_0_rsp_demux                                    ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t4_mm_interconnect_0_rsp_demux                                    ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                                             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_rsp_demux                                    ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                                             ; 65 (65)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 54 (54)          ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_rsp_mux                                      ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_mux:rsp_mux_003|                                                                                                             ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 33 (33)          ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_003                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_rsp_mux                                      ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_mux:rsp_mux_004|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_004                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_rsp_mux                                      ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_mux:rsp_mux_005|                                                                                                             ; 63 (63)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 25 (25)          ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_005                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_mm_interconnect_0_rsp_mux                                      ; system_t4    ;
;          |system_t4_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                                 ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 47 (47)          ; |lecture_4|system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_t4_mm_interconnect_0_rsp_mux                                      ; system_t4    ;
;       |system_t4_nios2_gen2_0:nios2_gen2_0|                                                                                                                            ; 2001 (16)   ; 1193 (16)                 ; 0 (0)         ; 10752       ; 4    ; 6            ; 0       ; 3         ; 0    ; 0            ; 803 (0)      ; 241 (4)           ; 957 (7)          ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_t4_nios2_gen2_0                                                   ; system_t4    ;
;          |system_t4_nios2_gen2_0_cpu:cpu|                                                                                                                              ; 1990 (1598) ; 1177 (908)                ; 0 (0)         ; 10752       ; 4    ; 6            ; 0       ; 3         ; 0    ; 0            ; 803 (684)    ; 237 (180)         ; 950 (734)        ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; system_t4_nios2_gen2_0_cpu                                               ; system_t4    ;
;             |system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                                                                                                                                     ; system_t4_nios2_gen2_0_cpu_bht_module                                    ; system_t4    ;
;                |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                                               ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                                                                                                                                                            ; altsyncram_97d1                                                          ; work         ;
;             |system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                                            ; system_t4_nios2_gen2_0_cpu_mult_cell                                     ; system_t4    ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                                                                                                         ; altera_mult_add                                                          ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                                                                                                                     ; altera_mult_add_vkp2                                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                            ; altera_mult_add_rtl                                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                   ; ama_multiplier_function                                                  ; work         ;
;                            |lpm_mult:Mult0|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                                                                    ; lpm_mult                                                                 ; work         ;
;                               |mult_jp01:auto_generated|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                                                                                                                           ; mult_jp01                                                                ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                                                                                                         ; altera_mult_add                                                          ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                                                                                                                     ; altera_mult_add_vkp2                                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                            ; altera_mult_add_rtl                                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                   ; ama_multiplier_function                                                  ; work         ;
;                            |lpm_mult:Mult0|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                                                                    ; lpm_mult                                                                 ; work         ;
;                               |mult_j011:auto_generated|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                                                                                                                           ; mult_j011                                                                ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                                                                                                         ; altera_mult_add                                                          ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                                                                                                                     ; altera_mult_add_vkp2                                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                            ; altera_mult_add_rtl                                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                   ; ama_multiplier_function                                                  ; work         ;
;                            |lpm_mult:Mult0|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                                                                                                                    ; lpm_mult                                                                 ; work         ;
;                               |mult_j011:auto_generated|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                                                                                                                           ; mult_j011                                                                ; work         ;
;             |system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|                                                                            ; 392 (83)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (3)      ; 57 (4)            ; 216 (76)         ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                            ; system_t4_nios2_gen2_0_cpu_nios2_oci                                     ; system_t4    ;
;                |system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|                                                     ; 143 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (0)       ; 49 (0)            ; 47 (0)           ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                                                                                                                          ; system_t4_nios2_gen2_0_cpu_debug_slave_wrapper                           ; system_t4    ;
;                   |sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy|                                                                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy                                                                                                                                                                                                        ; sld_virtual_jtag_basic                                                   ; work         ;
;                   |system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|                                                    ; 50 (46)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 40 (37)           ; 9 (8)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk                                                                                                                                                                          ; system_t4_nios2_gen2_0_cpu_debug_slave_sysclk                            ; system_t4    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                     ; altera_std_synchronizer                                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                                                                     ; altera_std_synchronizer                                                  ; work         ;
;                   |system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|                                                          ; 91 (88)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 9 (6)             ; 39 (39)          ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck                                                                                                                                                                                ; system_t4_nios2_gen2_0_cpu_debug_slave_tck                               ; system_t4    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                           ; altera_std_synchronizer                                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                           ; altera_std_synchronizer                                                  ; work         ;
;                |system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|                                                           ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                ; system_t4_nios2_gen2_0_cpu_nios2_avalon_reg                              ; system_t4    ;
;                |system_t4_nios2_gen2_0_cpu_nios2_oci_break:the_system_t4_nios2_gen2_0_cpu_nios2_oci_break|                                                             ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_break:the_system_t4_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                  ; system_t4_nios2_gen2_0_cpu_nios2_oci_break                               ; system_t4    ;
;                |system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug|                                                             ; 12 (10)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (1)             ; 8 (8)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                  ; system_t4_nios2_gen2_0_cpu_nios2_oci_debug                               ; system_t4    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                              ; altera_std_synchronizer                                                  ; work         ;
;                |system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|                                                                   ; 113 (113)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 1 (1)             ; 52 (52)          ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                        ; system_t4_nios2_gen2_0_cpu_nios2_ocimem                                  ; system_t4    ;
;                   |system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram                                                                                                                                                                                               ; system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module                          ; system_t4    ;
;                      |altsyncram:the_altsyncram|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                                     ; altsyncram                                                               ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                                                                                                      ; altsyncram_ac71                                                          ; work         ;
;             |system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                             ; system_t4_nios2_gen2_0_cpu_register_bank_a_module                        ; system_t4    ;
;                |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                                               ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_fic1                                                          ; work         ;
;             |system_t4_nios2_gen2_0_cpu_register_bank_b_module:system_t4_nios2_gen2_0_cpu_register_bank_b|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_b_module:system_t4_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                             ; system_t4_nios2_gen2_0_cpu_register_bank_b_module                        ; system_t4    ;
;                |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_b_module:system_t4_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                                               ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_b_module:system_t4_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_fic1                                                          ; work         ;
;       |system_t4_onchip_memory2_0:onchip_memory2_0|                                                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t4_onchip_memory2_0                                               ; system_t4    ;
;          |altsyncram:the_altsyncram|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                               ; work         ;
;             |altsyncram_0bd1:auto_generated|                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0bd1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_0bd1                                                          ; work         ;
;       |system_t4_sgdma_0:sgdma_0|                                                                                                                                      ; 864 (8)     ; 702 (3)                   ; 0 (0)         ; 1464        ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 162 (5)      ; 199 (0)           ; 503 (3)          ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_t4_sgdma_0                                                        ; system_t4    ;
;          |system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|                                                                                                         ; 519 (0)     ; 462 (0)                   ; 0 (0)         ; 70          ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 112 (0)           ; 350 (0)          ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain                                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_t4_sgdma_0_chain                                                  ; system_t4    ;
;             |control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|                              ; 202 (202)   ; 172 (172)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 33 (33)           ; 140 (140)        ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0                                                                                                                                                                                                                                                                                                                   ; control_status_slave_which_resides_within_system_t4_sgdma_0              ; system_t4    ;
;             |descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|                                        ; 268 (217)   ; 242 (203)                 ; 0 (0)         ; 70          ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (14)      ; 78 (63)           ; 164 (140)        ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0                                                                                                                                                                                                                                                                                                                             ; descriptor_read_which_resides_within_system_t4_sgdma_0                   ; system_t4    ;
;                |altshift_taps:desc_assembler_rtl_0|                                                                                                                    ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0                                                                                                                                                                                                                                                                                          ; altshift_taps                                                            ; work         ;
;                   |shift_taps_e4n:auto_generated|                                                                                                                      ; 5 (0)       ; 4 (1)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated                                                                                                                                                                                                                                                            ; shift_taps_e4n                                                           ; work         ;
;                      |altsyncram_s1b1:altsyncram2|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2                                                                                                                                                                                                                                ; altsyncram_s1b1                                                          ; work         ;
;                      |cntr_4pf:cntr1|                                                                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|cntr_4pf:cntr1                                                                                                                                                                                                                                             ; cntr_4pf                                                                 ; work         ;
;                      |cntr_r8h:cntr3|                                                                                                                                  ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|cntr_r8h:cntr3                                                                                                                                                                                                                                             ; cntr_r8h                                                                 ; work         ;
;                |altshift_taps:desc_assembler_rtl_1|                                                                                                                    ; 11 (0)      ; 6 (0)                     ; 0 (0)         ; 24          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (0)             ; 5 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1                                                                                                                                                                                                                                                                                          ; altshift_taps                                                            ; work         ;
;                   |shift_taps_d4n:auto_generated|                                                                                                                      ; 11 (3)      ; 6 (3)                     ; 0 (0)         ; 24          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (1)        ; 1 (1)             ; 5 (1)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated                                                                                                                                                                                                                                                            ; shift_taps_d4n                                                           ; work         ;
;                      |altsyncram_1961:altsyncram4|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4                                                                                                                                                                                                                                ; altsyncram_1961                                                          ; work         ;
;                      |cntr_6pf:cntr1|                                                                                                                                  ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                                                             ; cntr_6pf                                                                 ; work         ;
;                      |cntr_p8h:cntr5|                                                                                                                                  ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|cntr_p8h:cntr5                                                                                                                                                                                                                                             ; cntr_p8h                                                                 ; work         ;
;                |altshift_taps:desc_assembler_rtl_2|                                                                                                                    ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 30          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2                                                                                                                                                                                                                                                                                          ; altshift_taps                                                            ; work         ;
;                   |shift_taps_s5n:auto_generated|                                                                                                                      ; 5 (0)       ; 4 (1)                     ; 0 (0)         ; 30          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated                                                                                                                                                                                                                                                            ; shift_taps_s5n                                                           ; work         ;
;                      |altsyncram_s1b1:altsyncram2|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 30          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|altsyncram_s1b1:altsyncram2                                                                                                                                                                                                                                ; altsyncram_s1b1                                                          ; work         ;
;                      |cntr_4pf:cntr1|                                                                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|cntr_4pf:cntr1                                                                                                                                                                                                                                             ; cntr_4pf                                                                 ; work         ;
;                      |cntr_r8h:cntr3|                                                                                                                                  ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|cntr_r8h:cntr3                                                                                                                                                                                                                                             ; cntr_r8h                                                                 ; work         ;
;                |descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo| ; 30 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 14 (0)            ; 11 (0)           ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo                                                                                                                                                                       ; descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo ; system_t4    ;
;                   |scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|                                                    ; 30 (0)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 14 (0)            ; 11 (0)           ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo                                                                       ; scfifo                                                                   ; work         ;
;                      |a_fffifo:subfifo|                                                                                                                                ; 30 (3)      ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 14 (0)            ; 11 (0)           ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo                                                      ; a_fffifo                                                                 ; work         ;
;                         |a_fefifo:fifo_state|                                                                                                                          ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                  ; a_fefifo                                                                 ; work         ;
;                         |lpm_counter:rd_ptr|                                                                                                                           ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                   ; lpm_counter                                                              ; work         ;
;                            |cntr_0bf:auto_generated|                                                                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_0bf:auto_generated           ; cntr_0bf                                                                 ; work         ;
;                         |lpm_ff:last_data_node[0]|                                                                                                                     ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                             ; lpm_ff                                                                   ; work         ;
;                         |lpm_ff:last_data_node[1]|                                                                                                                     ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                             ; lpm_ff                                                                   ; work         ;
;                         |lpm_ff:output_buffer|                                                                                                                         ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                 ; lpm_ff                                                                   ; work         ;
;                         |lpm_mux:last_row_data_out_mux|                                                                                                                ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                        ; lpm_mux                                                                  ; work         ;
;                            |mux_drc:auto_generated|                                                                                                                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_drc:auto_generated ; mux_drc                                                                  ; work         ;
;             |descriptor_write_which_resides_within_system_t4_sgdma_0:the_descriptor_write_which_resides_within_system_t4_sgdma_0|                                      ; 50 (50)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 47 (47)          ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_write_which_resides_within_system_t4_sgdma_0:the_descriptor_write_which_resides_within_system_t4_sgdma_0                                                                                                                                                                                                                                                                                                                           ; descriptor_write_which_resides_within_system_t4_sgdma_0                  ; system_t4    ;
;          |system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|                                                                                           ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 66          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                 ; system_t4_sgdma_0_command_fifo                                           ; system_t4    ;
;             |scfifo:system_t4_sgdma_0_command_fifo_command_fifo|                                                                                                       ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 66          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo                                                                                                                                                                                                                                                                                                                                                                              ; scfifo                                                                   ; work         ;
;                |scfifo_kc31:auto_generated|                                                                                                                            ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 66          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated                                                                                                                                                                                                                                                                                                                                                   ; scfifo_kc31                                                              ; work         ;
;                   |a_dpfifo_ri31:dpfifo|                                                                                                                               ; 11 (9)      ; 8 (6)                     ; 0 (0)         ; 66          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (6)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo                                                                                                                                                                                                                                                                                                                              ; a_dpfifo_ri31                                                            ; work         ;
;                      |altsyncram_t9h1:FIFOram|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 66          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram                                                                                                                                                                                                                                                                                                      ; altsyncram_t9h1                                                          ; work         ;
;                      |cntr_8o7:usedw_counter|                                                                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_8o7:usedw_counter                                                                                                                                                                                                                                                                                                       ; cntr_8o7                                                                 ; work         ;
;                      |cntr_snb:wr_ptr|                                                                                                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr                                                                                                                                                                                                                                                                                                              ; cntr_snb                                                                 ; work         ;
;          |system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|                                                                                     ; 37 (37)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 30 (30)           ; 6 (6)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_t4_sgdma_0_command_grabber                                        ; system_t4    ;
;          |system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|                                                                                 ; 49 (0)      ; 43 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 25 (0)            ; 18 (0)           ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_t4_sgdma_0_desc_address_fifo                                      ; system_t4    ;
;             |scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|                                                                                             ; 49 (0)      ; 43 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 25 (0)            ; 18 (0)           ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                                   ; work         ;
;                |a_fffifo:subfifo|                                                                                                                                      ; 49 (3)      ; 43 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (3)        ; 25 (0)            ; 18 (0)           ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo                                                                                                                                                                                                                                                                                                                                         ; a_fffifo                                                                 ; work         ;
;                   |a_fefifo:fifo_state|                                                                                                                                ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                                                                                                                                                                     ; a_fefifo                                                                 ; work         ;
;                   |lpm_counter:rd_ptr|                                                                                                                                 ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                                                                                                                                                                      ; lpm_counter                                                              ; work         ;
;                      |cntr_0bf:auto_generated|                                                                                                                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_0bf:auto_generated                                                                                                                                                                                                                                                                                              ; cntr_0bf                                                                 ; work         ;
;                   |lpm_ff:last_data_node[0]|                                                                                                                           ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                                                                                                                                                                ; lpm_ff                                                                   ; work         ;
;                   |lpm_ff:last_data_node[1]|                                                                                                                           ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                                                                                                                                                                ; lpm_ff                                                                   ; work         ;
;                   |lpm_ff:output_buffer|                                                                                                                               ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                                                                                                                                                                    ; lpm_ff                                                                   ; work         ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                                                      ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                                                                                                                                                           ; lpm_mux                                                                  ; work         ;
;                      |mux_rsc:auto_generated|                                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_rsc:auto_generated                                                                                                                                                                                                                                                                                    ; mux_rsc                                                                  ; work         ;
;          |system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|                                                                                                       ; 179 (179)   ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (76)      ; 31 (31)           ; 72 (72)          ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read                                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_t4_sgdma_0_m_read                                                 ; system_t4    ;
;          |system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|                                                                                               ; 55 (8)      ; 44 (8)                    ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 1 (1)             ; 43 (7)           ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo                                                                                                                                                                                                                                                                                                                                                                                                                                     ; system_t4_sgdma_0_m_readfifo                                             ; system_t4    ;
;             |system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|                                                                      ; 47 (0)      ; 36 (0)                    ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 36 (0)           ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                                                                                 ; system_t4_sgdma_0_m_readfifo_m_readfifo                                  ; system_t4    ;
;                |scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|                                                                                             ; 47 (0)      ; 36 (0)                    ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 36 (0)           ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                       ; scfifo                                                                   ; work         ;
;                   |scfifo_q041:auto_generated|                                                                                                                         ; 47 (0)      ; 36 (0)                    ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 36 (0)           ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated                                                                                                                                                                                                                                                            ; scfifo_q041                                                              ; work         ;
;                      |a_dpfifo_1741:dpfifo|                                                                                                                            ; 47 (24)     ; 36 (13)                   ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 36 (13)          ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo                                                                                                                                                                                                                                       ; a_dpfifo_1741                                                            ; work         ;
;                         |altsyncram_pdh1:FIFOram|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram                                                                                                                                                                                                               ; altsyncram_pdh1                                                          ; work         ;
;                         |cntr_2ob:rd_ptr_msb|                                                                                                                          ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|cntr_2ob:rd_ptr_msb                                                                                                                                                                                                                   ; cntr_2ob                                                                 ; work         ;
;                         |cntr_3ob:wr_ptr|                                                                                                                              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|cntr_3ob:wr_ptr                                                                                                                                                                                                                       ; cntr_3ob                                                                 ; work         ;
;                         |cntr_fo7:usedw_counter|                                                                                                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|cntr_fo7:usedw_counter                                                                                                                                                                                                                ; cntr_fo7                                                                 ; work         ;
;          |system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|                                                                                 ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_t4_sgdma_0_status_token_fifo                                      ; system_t4    ;
;             |scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|                                                                                             ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                                   ; work         ;
;                |scfifo_5b31:auto_generated|                                                                                                                            ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated                                                                                                                                                                                                                                                                                                                               ; scfifo_5b31                                                              ; work         ;
;                   |a_dpfifo_ch31:dpfifo|                                                                                                                               ; 11 (9)      ; 8 (6)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (6)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo                                                                                                                                                                                                                                                                                                          ; a_dpfifo_ch31                                                            ; work         ;
;                      |altsyncram_v6h1:FIFOram|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram                                                                                                                                                                                                                                                                                  ; altsyncram_v6h1                                                          ; work         ;
;                      |cntr_8o7:usedw_counter|                                                                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_8o7:usedw_counter                                                                                                                                                                                                                                                                                   ; cntr_8o7                                                                 ; work         ;
;                      |cntr_snb:wr_ptr|                                                                                                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lecture_4|system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_snb:wr_ptr                                                                                                                                                                                                                                                                                          ; cntr_snb                                                                 ; work         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; ds_seg[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ds_seg[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ds_seg[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ds_seg[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ds_seg[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ds_seg[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ds_seg[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ds_seg[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ds_com[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ds_com[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ds_com[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ds_com[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk_50Mhz ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk_50Mhz           ;                   ;         ;
+---------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Location           ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; JTAG_X1_Y12_N0     ; 388     ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; JTAG_X1_Y12_N0     ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; clk_50Mhz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_24             ; 2335    ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X32_Y13_N28 ; 17      ; Clock                                              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                                                                                                            ; FF_X28_Y21_N17     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                                                                                                            ; FF_X29_Y20_N1      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                                                                                                            ; FF_X31_Y19_N19     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                                                                                                            ; FF_X31_Y19_N1      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                                                                                                            ; FF_X32_Y12_N19     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                                                                                                            ; FF_X32_Y12_N17     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                                                                                                            ; FF_X33_Y12_N19     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                                                                                                            ; FF_X33_Y12_N9      ; 20      ; Clock                                              ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                                                                                                                         ; FF_X32_Y13_N23     ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:13:QXXQ6833_1                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y21_N16 ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X32_Y16_N4  ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X32_Y16_N0  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X28_Y19_N27     ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X24_Y19_N3      ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X32_Y16_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X33_Y17_N24 ; 13      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y19_N26 ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y19_N10 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                       ; FF_X17_Y21_N9      ; 29      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                                                                            ; LCCOMB_X16_Y19_N12 ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                                              ; LCCOMB_X16_Y19_N10 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                                            ; LCCOMB_X16_Y19_N0  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                                                                                               ; LCCOMB_X17_Y18_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                                                                                                                                                               ; LCCOMB_X14_Y19_N12 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                                                                                                                                               ; LCCOMB_X14_Y19_N26 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~12                                                                                                                                                              ; LCCOMB_X14_Y19_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6                                                                                                                                                                 ; LCCOMB_X14_Y20_N12 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12                                                                                                                                                 ; LCCOMB_X16_Y17_N14 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19                                                                                                                                                 ; LCCOMB_X17_Y19_N28 ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~10                                                                                                                                                                   ; LCCOMB_X16_Y17_N8  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                                                                          ; LCCOMB_X32_Y16_N2  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                                                                                                                                                        ; LCCOMB_X14_Y19_N2  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                                                                                                                        ; LCCOMB_X14_Y19_N20 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~11                                                                                                                                                       ; LCCOMB_X14_Y19_N30 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~17                                                                                                                                         ; LCCOMB_X4_Y9_N8    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~16                                                                                                                                    ; LCCOMB_X5_Y9_N26   ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                    ; LCCOMB_X4_Y9_N10   ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                            ; FF_X16_Y17_N31     ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; FF_X17_Y17_N19     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                            ; FF_X16_Y17_N17     ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; FF_X32_Y16_N31     ; 66      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                     ; LCCOMB_X16_Y17_N12 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                           ; FF_X12_Y16_N1      ; 58      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                         ; LCCOMB_X17_Y18_N8  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X7_Y17_N29      ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X7_Y17_N17      ; 194     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; system_t4:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X7_Y17_N17      ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X5_Y20_N26  ; 6       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|stled:st2led_0|l_cnt[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y20_N22 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|stled:st2led_0|l_seg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y20_N4  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~8                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y10_N14 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~5                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X13_Y10_N8  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X11_Y10_N2  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~20                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X10_Y14_N20 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~18                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X10_Y14_N26 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~3                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X5_Y11_N30  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable~0                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y18_N2  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]~10                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X5_Y11_N28  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~3                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X9_Y10_N0   ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                                                                                                                                  ; FF_X9_Y10_N15      ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                                                                                                                                                      ; FF_X8_Y10_N1       ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]~0                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X10_Y12_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[14]~2                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X5_Y11_N0   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~4                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X8_Y11_N14  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]~1                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X5_Y11_N14  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]~3                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X10_Y13_N2  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y18_N12 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X14_Y18_N8  ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~2                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X14_Y18_N18 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                                                                                                      ; FF_X7_Y20_N1       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                                                                                                                                    ; LCCOMB_X7_Y21_N12  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                                                                                                                           ; LCCOMB_X8_Y18_N16  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                                                                                                                            ; LCCOMB_X18_Y18_N2  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                                                                                                                     ; LCCOMB_X11_Y20_N30 ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~2                                                                                                                                                                                                                                                                                     ; LCCOMB_X13_Y21_N14 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                                                                                                                          ; LCCOMB_X16_Y22_N6  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                                                                                                              ; FF_X13_Y22_N27     ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~13                                                                                                                                                                                                                                                                      ; LCCOMB_X11_Y22_N24 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~12                                                                                                                                                                                                                                                                         ; LCCOMB_X12_Y20_N12 ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                                                                                                                           ; FF_X13_Y21_N1      ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                                                                                                                               ; LCCOMB_X11_Y20_N12 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y22_N30 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~43                                                                                                                                                                                                                                                                             ; LCCOMB_X11_Y20_N4  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                                                                                                                                 ; LCCOMB_X11_Y20_N26 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~11                                                                                                                                                                                                                                                                                 ; LCCOMB_X11_Y20_N22 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                                                                                                                                                               ; LCCOMB_X12_Y21_N2  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~5                                                                                                                                                                                                                                                                    ; LCCOMB_X12_Y20_N26 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                                                                                                                                   ; LCCOMB_X10_Y19_N2  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y22_N26 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X13_Y21_N18 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                                                                                                                       ; LCCOMB_X9_Y21_N22  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                                                                                                                                    ; LCCOMB_X8_Y19_N10  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~1                                                                                                                                                                                                                                                                         ; LCCOMB_X12_Y21_N30 ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~10                                                                                                                                                                                                                                                                                 ; LCCOMB_X8_Y19_N28  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~13                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y19_N26 ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                                                                                                                                                     ; LCCOMB_X13_Y21_N28 ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                                                                                                                                   ; LCCOMB_X12_Y19_N14 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                                                                                                                                        ; LCCOMB_X11_Y21_N26 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~19                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y21_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                                                                                                       ; FF_X6_Y21_N1       ; 41      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X8_Y20_N8   ; 54      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X8_Y18_N2   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                             ; FF_X6_Y17_N17      ; 217     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y7_N22  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y9_N2   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X22_Y8_N20  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_m_read_agent|av_readdatavalid~6                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y11_N30 ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent|m0_read~1                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X22_Y8_N14  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|save_dest_id~2                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X19_Y6_N6   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_descriptor_read_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X16_Y7_N18  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_0_m_read_limiter|cmd_src_valid[0]~1                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X21_Y9_N28  ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[5]~3                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X23_Y7_N4   ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y7_N6   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[5]~1                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X22_Y5_N22  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y5_N26  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[5]~2                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y5_N12  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|src_data[41]~19                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y6_N12  ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X22_Y8_N16  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_mm_interconnect_0:mm_interconnect_0|system_t4_mm_interconnect_0_rsp_mux:rsp_mux_001|WideOr1                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X16_Y14_N8  ; 89      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_ctrl_ld                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X22_Y9_N19      ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_ctrl_ld32                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X22_Y12_N13     ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y10_N30 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X21_Y10_N21     ; 655     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y9_N4   ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|Add7~5                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X26_Y18_N12 ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X23_Y11_N9      ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X32_Y11_N17     ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|D_src2[0]~3                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y14_N12 ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|D_src2[16]~4                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y14_N24 ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|D_src2[5]~2                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y14_N18 ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X25_Y12_N25     ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|E_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X22_Y12_N15     ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|F_i_read_starting                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y7_N26  ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X26_Y7_N14  ; 131     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y9_N2   ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X28_Y9_N22  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X13_Y16_N20 ; 934     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|i_readdata_arrived~0                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X17_Y11_N28 ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                                       ; FF_X17_Y4_N13      ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0                                                                                                                                          ; LCCOMB_X4_Y10_N10  ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t4_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0                                                                                                                                          ; LCCOMB_X4_Y10_N6   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                                                                                                          ; FF_X4_Y8_N9        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a                                                                                                           ; LCCOMB_X4_Y7_N26   ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                                         ; LCCOMB_X4_Y7_N8    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                                                                         ; LCCOMB_X4_Y7_N20   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                                           ; LCCOMB_X4_Y8_N30   ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t4_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                                              ; FF_X4_Y9_N29       ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~13                                                                                                                             ; LCCOMB_X4_Y10_N4   ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|sr[29]~31                                                                                                                            ; LCCOMB_X5_Y10_N0   ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t4_nios2_gen2_0_cpu_debug_slave_wrapper|system_t4_nios2_gen2_0_cpu_debug_slave_tck:the_system_t4_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21                                                                                                                            ; LCCOMB_X5_Y10_N16  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t4_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                                      ; LCCOMB_X9_Y9_N14   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_break:the_system_t4_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~1                                                                                                                                                                                                                     ; LCCOMB_X4_Y8_N4    ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                                                                                                                                ; LCCOMB_X4_Y9_N26   ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                                                             ; LCCOMB_X11_Y5_N16  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                                                               ; LCCOMB_X4_Y5_N30   ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y9_N20  ; 16      ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|comb~3                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y5_N24  ; 47      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|comb~4                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X16_Y7_N0   ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|reset_n                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X10_Y8_N9       ; 693     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|always2~0                                                                                                                                                                                                                                                               ; LCCOMB_X12_Y7_N28  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|control_reg_en~0                                                                                                                                                                                                                                                        ; LCCOMB_X12_Y10_N26 ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|csr_readdata[29]~27                                                                                                                                                                                                                                                     ; LCCOMB_X12_Y10_N4  ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|descriptor_pointer_lower_reg_en                                                                                                                                                                                                                                         ; LCCOMB_X13_Y7_N30  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|descriptor_pointer_upper_reg_en~0                                                                                                                                                                                                                                       ; LCCOMB_X12_Y10_N24 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|control_status_slave_which_resides_within_system_t4_sgdma_0:the_control_status_slave_which_resides_within_system_t4_sgdma_0|do_restart                                                                                                                                                                                                                                                              ; FF_X7_Y6_N19       ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]~0                                                                                                                                                                              ; LCCOMB_X16_Y14_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4                                                                                                                                                                                                            ; FF_X16_Y14_N23     ; 1       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]~0                                                                                                                                                                              ; LCCOMB_X14_Y13_N28 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6                                                                                                                                                                                                            ; FF_X14_Y13_N11     ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]~0                                                                                                                                                                              ; LCCOMB_X9_Y11_N8   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|dffe4                                                                                                                                                                                                            ; FF_X9_Y11_N31      ; 1       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|always10~1                                                                                                                                                                                                                                                                        ; LCCOMB_X11_Y6_N16  ; 71      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|desc_reg_en                                                                                                                                                                                                                                                                       ; LCCOMB_X11_Y5_N20  ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_read                                                                                                                                                                                                                                                              ; FF_X10_Y5_N17      ; 75      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|_~0        ; LCCOMB_X8_Y9_N20   ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|valid_rreq ; LCCOMB_X8_Y9_N16   ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_t4_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|valid_wreq ; LCCOMB_X8_Y9_N26   ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_write_which_resides_within_system_t4_sgdma_0:the_descriptor_write_which_resides_within_system_t4_sgdma_0|controlbitsfifo_rdreq                                                                                                                                                                                                                                                           ; FF_X10_Y9_N17      ; 24      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|_~1                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y15_N4  ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|valid_rreq                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y15_N2  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|valid_wreq                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y15_N28 ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_grabber:the_system_t4_sgdma_0_command_grabber|command_valid                                                                                                                                                                                                                                                                                                                                                                   ; FF_X11_Y15_N25     ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|_~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X10_Y9_N12  ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_rreq                                                                                                                                                                                                                                                                                    ; LCCOMB_X10_Y9_N4   ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_desc_address_fifo:the_system_t4_sgdma_0_desc_address_fifo|scfifo:system_t4_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_wreq                                                                                                                                                                                                                                                                                    ; LCCOMB_X10_Y5_N14  ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|Equal1~1                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y16_N20 ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_address[23]~45                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X17_Y15_N30 ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_state[1]~27                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y16_N2  ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_state[2]                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X17_Y16_N5      ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|m_read_state[6]                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X17_Y16_N25     ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|received_data_counter[3]~48                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y16_N20 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|transactions_in_queue~26                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y18_N10 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_read:the_system_t4_sgdma_0_m_read|transactions_left_to_post[6]~4                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X18_Y16_N28 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|source_stream_valid_reg                                                                                                                                                                                                                                                                                                                                                                   ; FF_X21_Y20_N31     ; 7       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|_~13                                                                                                                                                                                        ; LCCOMB_X24_Y22_N28 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|_~16                                                                                                                                                                                        ; LCCOMB_X21_Y18_N18 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|valid_rreq~0                                                                                                                                                                                ; LCCOMB_X21_Y20_N2  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|valid_wreq                                                                                                                                                                                  ; LCCOMB_X21_Y18_N30 ; 18      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|_~5                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y12_N28 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|valid_rreq                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y9_N0   ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|valid_wreq                                                                                                                                                                                                                                                     ; LCCOMB_X17_Y16_N8  ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                        ; JTAG_X1_Y12_N0     ; 388     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clk_50Mhz                                                                                                                                                                                                                                                                           ; PIN_24             ; 2335    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                 ; LCCOMB_X32_Y13_N28 ; 17      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                 ; FF_X33_Y12_N9      ; 20      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; system_t4:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                  ; FF_X7_Y17_N17      ; 194     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                  ; FF_X6_Y17_N17      ; 217     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                   ; LCCOMB_X13_Y16_N20 ; 934     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|reset_n                                                                                                                                                                                                                                      ; FF_X10_Y8_N9       ; 693     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; FF_X16_Y14_N23     ; 1       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|dffe4 ; FF_X9_Y11_N31      ; 1       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                       ;
+---------------------------------------------------------------------------------------------+---------+
; Name                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------+---------+
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|A_mem_stall ; 655     ;
+---------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; system_t4:u0|system_t4_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X15_Y18_N0                                                                                                                                                                                                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_bht_module:system_t4_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None ; M9K_X27_Y9_N0                                                                                                                                                                                                                                         ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_ocimem:the_system_t4_nios2_gen2_0_cpu_nios2_ocimem|system_t4_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t4_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X15_Y5_N0                                                                                                                                                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_a_module:system_t4_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X27_Y13_N0                                                                                                                                                                                                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_register_bank_b_module:system_t4_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X27_Y14_N0                                                                                                                                                                                                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t4:u0|system_t4_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0bd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; Single Clock ; 4096         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 4096                        ; 32                          ; --                          ; --                          ; 131072              ; 16   ; None ; M9K_X27_Y10_N0, M9K_X15_Y7_N0, M9K_X27_Y6_N0, M9K_X27_Y12_N0, M9K_X15_Y8_N0, M9K_X15_Y17_N0, M9K_X15_Y3_N0, M9K_X15_Y9_N0, M9K_X15_Y16_N0, M9K_X15_Y13_N0, M9K_X27_Y8_N0, M9K_X27_Y7_N0, M9K_X27_Y15_N0, M9K_X15_Y4_N0, M9K_X15_Y10_N0, M9K_X27_Y4_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 16           ; 2            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32     ; 2                           ; 8                           ; 2                           ; 8                           ; 16                  ; 1    ; None ; M9K_X15_Y6_N0                                                                                                                                                                                                                                         ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 16           ; 3            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 48     ; 3                           ; 8                           ; 3                           ; 8                           ; 24                  ; 1    ; None ; M9K_X15_Y14_N0                                                                                                                                                                                                                                        ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|altsyncram_s1b1:altsyncram2|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 16           ; 2            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32     ; 2                           ; 15                          ; 2                           ; 15                          ; 30                  ; 1    ; None ; M9K_X15_Y11_N0                                                                                                                                                                                                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_command_fifo:the_system_t4_sgdma_0_command_fifo|scfifo:system_t4_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 104          ; 2            ; 104          ; yes                    ; no                      ; yes                    ; yes                     ; 208    ; 2                           ; 33                          ; 2                           ; 33                          ; 66                  ; 1    ; None ; M9K_X15_Y15_N0                                                                                                                                                                                                                                        ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_m_readfifo:the_system_t4_sgdma_0_m_readfifo|system_t4_sgdma_0_m_readfifo_m_readfifo:the_system_t4_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t4_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 10           ; 256          ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 2560   ; 256                         ; 5                           ; 256                         ; 5                           ; 1280                ; 1    ; None ; M9K_X27_Y22_N0                                                                                                                                                                                                                                        ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_status_token_fifo:the_system_t4_sgdma_0_status_token_fifo|scfifo:system_t4_sgdma_0_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 24           ; 2            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 48     ; 2                           ; 24                          ; 2                           ; 24                          ; 48                  ; 1    ; None ; M9K_X15_Y12_N0                                                                                                                                                                                                                                        ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                      ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X20_Y17_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X20_Y16_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_mult_cell:the_system_t4_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X20_Y15_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 7,255 / 32,401 ( 22 % ) ;
; C16 interconnects     ; 43 / 1,326 ( 3 % )      ;
; C4 interconnects      ; 4,377 / 21,816 ( 20 % ) ;
; Direct links          ; 896 / 32,401 ( 3 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 2,476 / 10,320 ( 24 % ) ;
; R24 interconnects     ; 81 / 1,289 ( 6 % )      ;
; R4 interconnects      ; 5,335 / 28,186 ( 19 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.32) ; Number of LABs  (Total = 358) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 8                             ;
; 2                                           ; 10                            ;
; 3                                           ; 9                             ;
; 4                                           ; 5                             ;
; 5                                           ; 6                             ;
; 6                                           ; 6                             ;
; 7                                           ; 3                             ;
; 8                                           ; 4                             ;
; 9                                           ; 7                             ;
; 10                                          ; 10                            ;
; 11                                          ; 6                             ;
; 12                                          ; 9                             ;
; 13                                          ; 21                            ;
; 14                                          ; 28                            ;
; 15                                          ; 45                            ;
; 16                                          ; 181                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.56) ; Number of LABs  (Total = 358) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 240                           ;
; 1 Clock                            ; 337                           ;
; 1 Clock enable                     ; 170                           ;
; 1 Sync. clear                      ; 16                            ;
; 1 Sync. load                       ; 29                            ;
; 2 Async. clears                    ; 36                            ;
; 2 Clock enables                    ; 81                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.37) ; Number of LABs  (Total = 358) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 2                             ;
; 2                                            ; 6                             ;
; 3                                            ; 5                             ;
; 4                                            ; 5                             ;
; 5                                            ; 7                             ;
; 6                                            ; 6                             ;
; 7                                            ; 0                             ;
; 8                                            ; 5                             ;
; 9                                            ; 5                             ;
; 10                                           ; 2                             ;
; 11                                           ; 3                             ;
; 12                                           ; 2                             ;
; 13                                           ; 2                             ;
; 14                                           ; 6                             ;
; 15                                           ; 9                             ;
; 16                                           ; 18                            ;
; 17                                           ; 9                             ;
; 18                                           ; 18                            ;
; 19                                           ; 31                            ;
; 20                                           ; 14                            ;
; 21                                           ; 23                            ;
; 22                                           ; 25                            ;
; 23                                           ; 25                            ;
; 24                                           ; 19                            ;
; 25                                           ; 19                            ;
; 26                                           ; 24                            ;
; 27                                           ; 12                            ;
; 28                                           ; 12                            ;
; 29                                           ; 9                             ;
; 30                                           ; 18                            ;
; 31                                           ; 5                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.39) ; Number of LABs  (Total = 358) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 18                            ;
; 2                                               ; 17                            ;
; 3                                               ; 10                            ;
; 4                                               ; 12                            ;
; 5                                               ; 15                            ;
; 6                                               ; 24                            ;
; 7                                               ; 29                            ;
; 8                                               ; 34                            ;
; 9                                               ; 41                            ;
; 10                                              ; 27                            ;
; 11                                              ; 21                            ;
; 12                                              ; 17                            ;
; 13                                              ; 22                            ;
; 14                                              ; 11                            ;
; 15                                              ; 17                            ;
; 16                                              ; 17                            ;
; 17                                              ; 6                             ;
; 18                                              ; 7                             ;
; 19                                              ; 0                             ;
; 20                                              ; 3                             ;
; 21                                              ; 3                             ;
; 22                                              ; 1                             ;
; 23                                              ; 2                             ;
; 24                                              ; 1                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.11) ; Number of LABs  (Total = 358) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 5                             ;
; 3                                            ; 6                             ;
; 4                                            ; 12                            ;
; 5                                            ; 6                             ;
; 6                                            ; 11                            ;
; 7                                            ; 7                             ;
; 8                                            ; 11                            ;
; 9                                            ; 8                             ;
; 10                                           ; 10                            ;
; 11                                           ; 8                             ;
; 12                                           ; 8                             ;
; 13                                           ; 16                            ;
; 14                                           ; 11                            ;
; 15                                           ; 19                            ;
; 16                                           ; 14                            ;
; 17                                           ; 11                            ;
; 18                                           ; 11                            ;
; 19                                           ; 18                            ;
; 20                                           ; 14                            ;
; 21                                           ; 11                            ;
; 22                                           ; 13                            ;
; 23                                           ; 23                            ;
; 24                                           ; 8                             ;
; 25                                           ; 8                             ;
; 26                                           ; 7                             ;
; 27                                           ; 9                             ;
; 28                                           ; 14                            ;
; 29                                           ; 9                             ;
; 30                                           ; 12                            ;
; 31                                           ; 7                             ;
; 32                                           ; 10                            ;
; 33                                           ; 4                             ;
; 34                                           ; 4                             ;
; 35                                           ; 2                             ;
; 36                                           ; 1                             ;
; 37                                           ; 3                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 13           ; 0            ; 13           ; 0            ; 0            ; 17        ; 13           ; 0            ; 17        ; 17        ; 0            ; 0            ; 0            ; 0            ; 5            ; 0            ; 0            ; 5            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 17        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 17           ; 4            ; 17           ; 17           ; 0         ; 4            ; 17           ; 0         ; 0         ; 17           ; 17           ; 17           ; 17           ; 12           ; 17           ; 17           ; 12           ; 17           ; 17           ; 17           ; 17           ; 17           ; 17           ; 17           ; 17           ; 17           ; 0         ; 17           ; 17           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ds_seg[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ds_seg[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ds_seg[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ds_seg[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ds_seg[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ds_seg[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ds_seg[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ds_seg[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ds_com[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ds_com[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ds_com[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ds_com[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_50Mhz           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "lecture_4"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: clk_50Mhz was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready is being clocked by clk_50Mhz
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk_50Mhz~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7  File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0  File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 829
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system_t4:u0|system_t4_nios2_gen2_0:nios2_gen2_0|system_t4_nios2_gen2_0_cpu:cpu|system_t4_nios2_gen2_0_cpu_nios2_oci:the_system_t4_nios2_gen2_0_cpu_nios2_oci|system_t4_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t4_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node system_t4:u0|system_t4_sgdma_0:sgdma_0|reset_n  File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_sgdma_0.v Line: 2076
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node system_t4:u0|system_t4_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system_t4:u0|system_t4_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1 File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node system_t4:u0|altera_reset_controller:rst_controller_001|r_sync_rst  File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system_t4:u0|stled:st2led_0|div_cnt[0] File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 28
        Info (176357): Destination node system_t4:u0|stled:st2led_0|div_cnt[1] File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 28
        Info (176357): Destination node system_t4:u0|stled:st2led_0|div_cnt[2] File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 28
        Info (176357): Destination node system_t4:u0|stled:st2led_0|div_cnt[3] File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 28
        Info (176357): Destination node system_t4:u0|stled:st2led_0|div_cnt[4] File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 28
        Info (176357): Destination node system_t4:u0|stled:st2led_0|div_cnt[5] File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 28
        Info (176357): Destination node system_t4:u0|stled:st2led_0|div_cnt[6] File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 28
        Info (176357): Destination node system_t4:u0|stled:st2led_0|div_cnt[7] File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 28
        Info (176357): Destination node system_t4:u0|stled:st2led_0|div_cnt[8] File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 28
        Info (176357): Destination node system_t4:u0|stled:st2led_0|div_cnt[9] File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 28
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_s5n:auto_generated|dffe4  File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_s5n.tdf Line: 39
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node system_t4:u0|system_t4_sgdma_0:sgdma_0|system_t4_sgdma_0_chain:the_system_t4_sgdma_0_chain|descriptor_read_which_resides_within_system_t4_sgdma_0:the_descriptor_read_which_resides_within_system_t4_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4  File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/shift_taps_e4n.tdf Line: 39
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type Block RAM
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 48 register duplicates
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 16% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 0.77 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (169177): 5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin ds_seg[0] uses I/O standard 3.3-V LVTTL at 143 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v Line: 3
    Info (169178): Pin ds_seg[1] uses I/O standard 3.3-V LVTTL at 144 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v Line: 3
    Info (169178): Pin ds_seg[2] uses I/O standard 3.3-V LVTTL at 1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v Line: 3
    Info (169178): Pin ds_seg[3] uses I/O standard 3.3-V LVTTL at 141 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v Line: 3
    Info (169178): Pin clk_50Mhz uses I/O standard 3.3-V LVTTL at 24 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/lecture_4.v Line: 2
Info (144001): Generated suppressed messages file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/output_files/lecture_4.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 6572 megabytes
    Info: Processing ended: Sun Dec 18 00:20:53 2022
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/output_files/lecture_4.fit.smsg.


