

================================================================
== Vivado HLS Report for 'doHistStretch'
================================================================
* Date:           Fri Mar 31 01:10:16 2017

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hist_stretch
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.13|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  76832|  76832|  76833|  76833|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  76825|  76825|        27|          1|          1|  76800|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    360|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|    1792|   2569|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     55|
|Register         |        -|      -|     200|     17|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|    1992|   3001|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |                   Instance                   |                   Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |doHistStretch_CRTL_BUS_s_axi_U                |doHistStretch_CRTL_BUS_s_axi               |        0|      0|  548|  700|
    |doHistStretch_fdiv_32ns_32ns_32_16_U1         |doHistStretch_fdiv_32ns_32ns_32_16         |        0|      0|  761|  994|
    |doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U0  |doHistStretch_fmul_32ns_32ns_32_4_max_dsp  |        0|      3|  143|  321|
    |doHistStretch_sitofp_32s_32_6_U2              |doHistStretch_sitofp_32s_32_6              |        0|      0|  340|  554|
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |Total                                         |                                           |        0|      3| 1792| 2569|
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |idxPixel_1_fu_202_p2   |     +    |      0|  0|   17|          17|           1|
    |sh_assign_fu_282_p2    |     +    |      0|  0|    9|           9|           8|
    |tmp_1_i_i_fu_296_p2    |     -    |      0|  0|    8|           7|           8|
    |tmp_2_fu_185_p2        |     -    |      0|  0|    9|           9|           9|
    |tmp_5_fu_240_p2        |     -    |      0|  0|    9|           9|           9|
    |p_Val2_3_fu_341_p3     |  Select  |      0|  0|   54|           1|          54|
    |sh_assign_1_fu_305_p3  |  Select  |      0|  0|    9|           1|           9|
    |ap_sig_bdd_102         |    and   |      0|  0|    1|           1|           1|
    |exitcond_fu_196_p2     |   icmp   |      0|  0|   21|          17|          17|
    |tmp_3_i_i_fu_325_p2    |   lshr   |      0|  0|   63|          24|          24|
    |tmp_5_i_i_fu_335_p2    |    shl   |      0|  0|  160|          54|          54|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  360|         149|         194|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |   6|          9|    3|         27|
    |grp_fu_174_p0     |  32|          3|   32|         96|
    |idxPixel_reg_153  |  17|          2|   17|         34|
    +------------------+----+-----------+-----+-----------+
    |Total             |  55|         14|   52|        157|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_reg_ioackin_outStream_TREADY  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it19           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it20           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it21           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it22           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it23           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it24           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it25           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it26           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9            |   1|   0|    1|          0|
    |exitcond_reg_375                 |   1|   0|    1|          0|
    |idxPixel_reg_153                 |  17|   0|   17|          0|
    |loc_V_1_reg_435                  |  23|   0|   23|          0|
    |loc_V_reg_429                    |   8|   0|    8|          0|
    |tmp_6_reg_419                    |  32|   0|   32|          0|
    |tmp_7_reg_424                    |  32|   0|   32|          0|
    |tmp_cast_reg_360                 |   8|   0|    9|          1|
    |tmp_dest_V_reg_409               |   6|   0|    6|          0|
    |tmp_id_V_reg_404                 |   5|   0|    5|          0|
    |tmp_keep_V_reg_384               |   1|   0|    1|          0|
    |tmp_last_V_reg_399               |   1|   0|    1|          0|
    |tmp_strb_V_reg_389               |   1|   0|    1|          0|
    |tmp_user_V_reg_394               |   2|   0|    2|          0|
    |xMax_minus_xMin_reg_370          |  32|   0|   32|          0|
    |exitcond_reg_375                 |   0|   1|    1|          0|
    |tmp_dest_V_reg_409               |   0|   6|    6|          0|
    |tmp_id_V_reg_404                 |   0|   5|    5|          0|
    |tmp_keep_V_reg_384               |   0|   1|    1|          0|
    |tmp_last_V_reg_399               |   0|   1|    1|          0|
    |tmp_strb_V_reg_389               |   0|   1|    1|          0|
    |tmp_user_V_reg_394               |   0|   2|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 200|  17|  218|          1|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    6|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    6|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    doHistStretch   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    doHistStretch   | return value |
|interrupt               | out |    1| ap_ctrl_hs |    doHistStretch   | return value |
|inStream_TDATA          |  in |    8|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID         |  in |    1|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST          |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP          |  in |    1|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB          |  in |    1|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER          |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID            |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA         | out |    8|    axis    | outStream_V_data_V |    pointer   |
|outStream_TREADY        |  in |    1|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID        | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST         | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP         | out |    1|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB         | out |    1|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER         | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST         | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID           | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

