Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    0  Alloctr    0  Proc  424 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true                

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal5
Warning: The 'VIA23' via enclosure width is less than NDR width constraint of 'metal3' layer. (RT-066)
Warning: The 'VIA34' via enclosure width is less than NDR width constraint of 'metal3' layer. (RT-066)
Warning: The 'VIA34' via enclosure width is less than NDR width constraint of 'metal4' layer. (RT-066)
Warning: The 'VIA45' via enclosure width is less than NDR width constraint of 'metal4' layer. (RT-066)
Warning: The 'VIA45' via enclosure width is less than NDR width constraint of 'metal5' layer. (RT-066)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   18  Alloctr   19  Proc   24 
[End of Read DB] Total (MB): Used   18  Alloctr   20  Proc  448 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,230.64,230.60)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.38
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.38
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 3.04
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 3.04
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   19  Alloctr   21  Proc  448 
Net statistics:
Total number of nets     = 8907
Number of nets to route  = 17
Number of single or zero port nets = 120
8 nets are partially connected,
 of which 8 are detail routed and 0 are global routed.
8770 nets are fully connected,
 of which 8770 are detail routed and 0 are global routed.
13 nets have non-default rule my_route_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   21  Alloctr   23  Proc  449 
Average gCell capacity  4.21     on layer (1)    metal1
Average gCell capacity  6.69     on layer (2)    metal2
Average gCell capacity  3.42     on layer (3)    metal3
Average gCell capacity  3.36     on layer (4)    metal4
Average gCell capacity  1.65     on layer (5)    metal5
Average gCell capacity  0.00     on layer (6)    metal6
Average gCell capacity  0.00     on layer (7)    metal7
Average gCell capacity  0.00     on layer (8)    metal8
Average gCell capacity  0.00     on layer (9)    metal9
Average gCell capacity  0.00     on layer (10)   metal10
Average number of tracks per gCell 10.05         on layer (1)    metal1
Average number of tracks per gCell 7.41  on layer (2)    metal2
Average number of tracks per gCell 3.71  on layer (3)    metal3
Average number of tracks per gCell 3.71  on layer (4)    metal4
Average number of tracks per gCell 1.86  on layer (5)    metal5
Average number of tracks per gCell 1.86  on layer (6)    metal6
Average number of tracks per gCell 0.93  on layer (7)    metal7
Average number of tracks per gCell 0.93  on layer (8)    metal8
Average number of tracks per gCell 0.47  on layer (9)    metal9
Average number of tracks per gCell 0.47  on layer (10)   metal10
Number of gCells = 268960
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Build Congestion map] Total (MB): Used   21  Alloctr   23  Proc  450 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    1 
[End of Build Data] Total (MB): Used   21  Alloctr   23  Proc  450 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   21  Alloctr   23  Proc  450 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Initial Routing] Total (MB): Used   21  Alloctr   23  Proc  451 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4469 Max = 15 GRCs =  3215 (5.90%)
Initial. H routing: Overflow =  2246 Max = 4 (GRCs =  6) GRCs =  1790 (6.57%)
Initial. V routing: Overflow =  2223 Max = 15 (GRCs =  1) GRCs =  1425 (5.23%)
Initial. metal1     Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.02%)
Initial. metal2     Overflow =  1711 Max = 15 (GRCs =  1) GRCs =   941 (3.46%)
Initial. metal3     Overflow =  1910 Max = 4 (GRCs =  6) GRCs =  1457 (5.35%)
Initial. metal4     Overflow =   511 Max = 3 (GRCs =  5) GRCs =   484 (1.78%)
Initial. metal5     Overflow =   330 Max = 2 (GRCs =  3) GRCs =   327 (1.20%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 29.31
Initial. Layer metal1 wire length = 7.18
Initial. Layer metal2 wire length = 20.92
Initial. Layer metal3 wire length = 1.21
Initial. Layer metal4 wire length = 0.00
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 8
Initial. Via VIA12 count = 6
Initial. Via VIA23 count = 2
Initial. Via VIA34 count = 0
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   21  Alloctr   23  Proc  451 
phase1. Routing result:
phase1. Both Dirs: Overflow =  4469 Max = 15 GRCs =  3215 (5.90%)
phase1. H routing: Overflow =  2246 Max = 4 (GRCs =  6) GRCs =  1790 (6.57%)
phase1. V routing: Overflow =  2223 Max = 15 (GRCs =  1) GRCs =  1425 (5.23%)
phase1. metal1     Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.02%)
phase1. metal2     Overflow =  1711 Max = 15 (GRCs =  1) GRCs =   941 (3.46%)
phase1. metal3     Overflow =  1910 Max = 4 (GRCs =  6) GRCs =  1457 (5.35%)
phase1. metal4     Overflow =   511 Max = 3 (GRCs =  5) GRCs =   484 (1.78%)
phase1. metal5     Overflow =   330 Max = 2 (GRCs =  3) GRCs =   327 (1.20%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 31.99
phase1. Layer metal1 wire length = 7.18
phase1. Layer metal2 wire length = 22.50
phase1. Layer metal3 wire length = 2.31
phase1. Layer metal4 wire length = 0.00
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 17
phase1. Via VIA12 count = 11
phase1. Via VIA23 count = 6
phase1. Via VIA34 count = 0
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    2 
[End of Whole Chip Routing] Total (MB): Used   21  Alloctr   23  Proc  451 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 19.43 %
Peak    vertical track utilization   = 230.00 %
Average horizontal track utilization = 15.87 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   21  Alloctr   23  Proc  451 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   21  Alloctr   23  Proc   27 
[GR: Done] Total (MB): Used   21  Alloctr   23  Proc  451 
Writing out congestion map...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc   27 
[End of Global Routing] Total (MB): Used    0  Alloctr    1  Proc  451 

