# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 15 2021 11:19:48

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_1mhz
		4.3::Critical Path Report for clk_app
		4.4::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led
			6.2.2::Path details for port: usb_n:out
			6.2.3::Path details for port: usb_p:out
			6.2.4::Path details for port: usb_pu
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led
			6.5.2::Path details for port: usb_n:out
			6.5.3::Path details for port: usb_p:out
			6.5.4::Path details for port: usb_pu
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 5
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_1mhz          | Frequency: 143.96 MHz  | Target: 1.00 MHz   | 
Clock: clk_app           | Frequency: 71.40 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 60.61 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_1mhz       1e+06            993054      N/A              N/A         N/A              N/A         N/A              N/A         
clk_1mhz      clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           485993      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            4332        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  3995         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  3489         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
led        clk                 19186         clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  14189         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  13910         clk_usb:R              
usb_pu     clk                 18028         clk_1mhz:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -2827       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -2259       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
led        clk                 18639                 clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  10742                 clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  10742                 clk_usb:R              
usb_pu     clk                 17327                 clk_1mhz:R             


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_1_LC_22_17_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_22_17_2/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_22_17_2/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                   Odrv12                         0              1420  RISE       1
I__1747/O                                   Odrv12                       724              2143  RISE       1
I__1748/I                                   Span12Mux_h                    0              2143  RISE       1
I__1748/O                                   Span12Mux_h                  724              2867  RISE       1
I__1749/I                                   Span12Mux_v                    0              2867  RISE       1
I__1749/O                                   Span12Mux_v                  724              3590  RISE       1
I__1750/I                                   Span12Mux_v                    0              3590  RISE       1
I__1750/O                                   Span12Mux_v                  724              4314  RISE       1
I__1751/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1751/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1752/I                                   LocalMux                       0              4665  RISE       1
I__1752/O                                   LocalMux                     486              5151  RISE       1
I__1753/I                                   IoInMux                        0              5151  RISE       1
I__1753/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__10236/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10236/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10237/I                                  GlobalMux                      0              6443  RISE       1
I__10237/O                                  GlobalMux                    227              6671  RISE       1
I__10244/I                                  ClkMux                         0              6671  RISE       1
I__10244/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_22_17_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_1_LC_22_17_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       4
I__10276/I                                    LocalMux                       0              7922  60143  RISE       1
I__10276/O                                    LocalMux                     486              8407  60143  RISE       1
I__10280/I                                    InMux                          0              8407  60143  RISE       1
I__10280/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_22_17_2/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                   Odrv12                         0              1420  RISE       1
I__1747/O                                   Odrv12                       724              2143  RISE       1
I__1748/I                                   Span12Mux_h                    0              2143  RISE       1
I__1748/O                                   Span12Mux_h                  724              2867  RISE       1
I__1749/I                                   Span12Mux_v                    0              2867  RISE       1
I__1749/O                                   Span12Mux_v                  724              3590  RISE       1
I__1750/I                                   Span12Mux_v                    0              3590  RISE       1
I__1750/O                                   Span12Mux_v                  724              4314  RISE       1
I__1751/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1751/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1752/I                                   LocalMux                       0              4665  RISE       1
I__1752/O                                   LocalMux                     486              5151  RISE       1
I__1753/I                                   IoInMux                        0              5151  RISE       1
I__1753/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__10236/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10236/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10237/I                                  GlobalMux                      0              6443  RISE       1
I__10237/O                                  GlobalMux                    227              6671  RISE       1
I__10244/I                                  ClkMux                         0              6671  RISE       1
I__10244/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_22_17_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_1mhz
**************************************
Clock: clk_1mhz
Frequency: 143.96 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_0_LC_17_17_0/lcout
Path End         : up_cnt_20_LC_17_19_4/in3
Capture Clock    : up_cnt_20_LC_17_19_4/clk
Setup Constraint : 1000000p
Path slack       : 993053p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                     7126
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1006722

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   7126
+ Clock To Q                                 796
+ Data Path Delay                           5747
----------------------------------------   ----- 
End-of-path arrival time (ps)              13669
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                   Odrv12                         0              1420  RISE       1
I__1747/O                                   Odrv12                       724              2143  RISE       1
I__1748/I                                   Span12Mux_h                    0              2143  RISE       1
I__1748/O                                   Span12Mux_h                  724              2867  RISE       1
I__1749/I                                   Span12Mux_v                    0              2867  RISE       1
I__1749/O                                   Span12Mux_v                  724              3590  RISE       1
I__1750/I                                   Span12Mux_v                    0              3590  RISE       1
I__1750/O                                   Span12Mux_v                  724              4314  RISE       1
I__1751/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1751/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1752/I                                   LocalMux                       0              4665  RISE       1
I__1752/O                                   LocalMux                     486              5151  RISE       1
I__1753/I                                   IoInMux                        0              5151  RISE       1
I__1753/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__10236/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10236/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10237/I                                  GlobalMux                      0              6443  RISE       1
I__10237/O                                  GlobalMux                    227              6671  RISE       1
I__10240/I                                  ClkMux                         0              6671  RISE       1
I__10240/O                                  ClkMux                       455              7126  RISE       1
up_cnt_0_LC_17_17_0/clk                     LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_0_LC_17_17_0/lcout         LogicCell40_SEQ_MODE_1010    796              7922  993054  RISE       1
I__8097/I                         LocalMux                       0              7922  993054  RISE       1
I__8097/O                         LocalMux                     486              8407  993054  RISE       1
I__8098/I                         InMux                          0              8407  993054  RISE       1
I__8098/O                         InMux                        382              8790  993054  RISE       1
up_cnt_0_LC_17_17_0/in1           LogicCell40_SEQ_MODE_1010      0              8790  993054  RISE       1
up_cnt_0_LC_17_17_0/carryout      LogicCell40_SEQ_MODE_1010    382              9172  993054  RISE       2
up_cnt_1_LC_17_17_1/carryin       LogicCell40_SEQ_MODE_1010      0              9172  993054  RISE       1
up_cnt_1_LC_17_17_1/carryout      LogicCell40_SEQ_MODE_1010    186              9358  993054  RISE       2
up_cnt_2_LC_17_17_2/carryin       LogicCell40_SEQ_MODE_1010      0              9358  993054  RISE       1
up_cnt_2_LC_17_17_2/carryout      LogicCell40_SEQ_MODE_1010    186              9544  993054  RISE       2
up_cnt_3_LC_17_17_3/carryin       LogicCell40_SEQ_MODE_1010      0              9544  993054  RISE       1
up_cnt_3_LC_17_17_3/carryout      LogicCell40_SEQ_MODE_1010    186              9731  993054  RISE       2
up_cnt_4_LC_17_17_4/carryin       LogicCell40_SEQ_MODE_1010      0              9731  993054  RISE       1
up_cnt_4_LC_17_17_4/carryout      LogicCell40_SEQ_MODE_1010    186              9917  993054  RISE       2
up_cnt_5_LC_17_17_5/carryin       LogicCell40_SEQ_MODE_1010      0              9917  993054  RISE       1
up_cnt_5_LC_17_17_5/carryout      LogicCell40_SEQ_MODE_1010    186             10103  993054  RISE       2
up_cnt_6_LC_17_17_6/carryin       LogicCell40_SEQ_MODE_1010      0             10103  993054  RISE       1
up_cnt_6_LC_17_17_6/carryout      LogicCell40_SEQ_MODE_1010    186             10289  993054  RISE       2
up_cnt_7_LC_17_17_7/carryin       LogicCell40_SEQ_MODE_1010      0             10289  993054  RISE       1
up_cnt_7_LC_17_17_7/carryout      LogicCell40_SEQ_MODE_1010    186             10475  993054  RISE       1
IN_MUX_bfv_17_18_0_/carryinitin   ICE_CARRY_IN_MUX               0             10475  993054  RISE       1
IN_MUX_bfv_17_18_0_/carryinitout  ICE_CARRY_IN_MUX             289             10764  993054  RISE       2
up_cnt_8_LC_17_18_0/carryin       LogicCell40_SEQ_MODE_1010      0             10764  993054  RISE       1
up_cnt_8_LC_17_18_0/carryout      LogicCell40_SEQ_MODE_1010    186             10950  993054  RISE       2
up_cnt_9_LC_17_18_1/carryin       LogicCell40_SEQ_MODE_1010      0             10950  993054  RISE       1
up_cnt_9_LC_17_18_1/carryout      LogicCell40_SEQ_MODE_1010    186             11136  993054  RISE       2
up_cnt_10_LC_17_18_2/carryin      LogicCell40_SEQ_MODE_1010      0             11136  993054  RISE       1
up_cnt_10_LC_17_18_2/carryout     LogicCell40_SEQ_MODE_1010    186             11322  993054  RISE       2
up_cnt_11_LC_17_18_3/carryin      LogicCell40_SEQ_MODE_1010      0             11322  993054  RISE       1
up_cnt_11_LC_17_18_3/carryout     LogicCell40_SEQ_MODE_1010    186             11508  993054  RISE       2
up_cnt_12_LC_17_18_4/carryin      LogicCell40_SEQ_MODE_1010      0             11508  993054  RISE       1
up_cnt_12_LC_17_18_4/carryout     LogicCell40_SEQ_MODE_1010    186             11695  993054  RISE       2
up_cnt_13_LC_17_18_5/carryin      LogicCell40_SEQ_MODE_1010      0             11695  993054  RISE       1
up_cnt_13_LC_17_18_5/carryout     LogicCell40_SEQ_MODE_1010    186             11881  993054  RISE       2
up_cnt_14_LC_17_18_6/carryin      LogicCell40_SEQ_MODE_1010      0             11881  993054  RISE       1
up_cnt_14_LC_17_18_6/carryout     LogicCell40_SEQ_MODE_1010    186             12067  993054  RISE       2
up_cnt_15_LC_17_18_7/carryin      LogicCell40_SEQ_MODE_1010      0             12067  993054  RISE       1
up_cnt_15_LC_17_18_7/carryout     LogicCell40_SEQ_MODE_1010    186             12253  993054  RISE       1
IN_MUX_bfv_17_19_0_/carryinitin   ICE_CARRY_IN_MUX               0             12253  993054  RISE       1
IN_MUX_bfv_17_19_0_/carryinitout  ICE_CARRY_IN_MUX             289             12542  993054  RISE       2
up_cnt_16_LC_17_19_0/carryin      LogicCell40_SEQ_MODE_1010      0             12542  993054  RISE       1
up_cnt_16_LC_17_19_0/carryout     LogicCell40_SEQ_MODE_1010    186             12728  993054  RISE       2
up_cnt_17_LC_17_19_1/carryin      LogicCell40_SEQ_MODE_1010      0             12728  993054  RISE       1
up_cnt_17_LC_17_19_1/carryout     LogicCell40_SEQ_MODE_1010    186             12914  993054  RISE       2
up_cnt_18_LC_17_19_2/carryin      LogicCell40_SEQ_MODE_1010      0             12914  993054  RISE       1
up_cnt_18_LC_17_19_2/carryout     LogicCell40_SEQ_MODE_1010    186             13100  993054  RISE       2
up_cnt_19_LC_17_19_3/carryin      LogicCell40_SEQ_MODE_1010      0             13100  993054  RISE       1
up_cnt_19_LC_17_19_3/carryout     LogicCell40_SEQ_MODE_1010    186             13286  993054  RISE       1
I__8150/I                         InMux                          0             13286  993054  RISE       1
I__8150/O                         InMux                        382             13669  993054  RISE       1
up_cnt_20_LC_17_19_4/in3          LogicCell40_SEQ_MODE_1010      0             13669  993054  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                   Odrv12                         0              1420  RISE       1
I__1747/O                                   Odrv12                       724              2143  RISE       1
I__1748/I                                   Span12Mux_h                    0              2143  RISE       1
I__1748/O                                   Span12Mux_h                  724              2867  RISE       1
I__1749/I                                   Span12Mux_v                    0              2867  RISE       1
I__1749/O                                   Span12Mux_v                  724              3590  RISE       1
I__1750/I                                   Span12Mux_v                    0              3590  RISE       1
I__1750/O                                   Span12Mux_v                  724              4314  RISE       1
I__1751/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1751/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1752/I                                   LocalMux                       0              4665  RISE       1
I__1752/O                                   LocalMux                     486              5151  RISE       1
I__1753/I                                   IoInMux                        0              5151  RISE       1
I__1753/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__10236/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10236/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10237/I                                  GlobalMux                      0              6443  RISE       1
I__10237/O                                  GlobalMux                    227              6671  RISE       1
I__10242/I                                  ClkMux                         0              6671  RISE       1
I__10242/O                                  ClkMux                       455              7126  RISE       1
up_cnt_20_LC_17_19_4/clk                    LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 71.40 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_2_LC_20_19_3/lcout
Path End         : u_app.crc32_q_26_LC_19_27_4/ce
Capture Clock    : u_app.crc32_q_26_LC_19_27_4/clk
Setup Constraint : 500000p
Path slack       : 485993p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Master Clock Source Latency                   0
+ Capture Clock Path Delay                  12997
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             512997

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                 12997
+ Clock To Q                                796
+ Data Path Delay                         13211
---------------------------------------   ----- 
End-of-path arrival time (ps)             27004
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                       Odrv12                         0              1420  RISE       1
I__1747/O                                       Odrv12                       724              2143  RISE       1
I__1748/I                                       Span12Mux_h                    0              2143  RISE       1
I__1748/O                                       Span12Mux_h                  724              2867  RISE       1
I__1749/I                                       Span12Mux_v                    0              2867  RISE       1
I__1749/O                                       Span12Mux_v                  724              3590  RISE       1
I__1750/I                                       Span12Mux_v                    0              3590  RISE       1
I__1750/O                                       Span12Mux_v                  724              4314  RISE       1
I__1751/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1751/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1752/I                                       LocalMux                       0              4665  RISE       1
I__1752/O                                       LocalMux                     486              5151  RISE       1
I__1753/I                                       IoInMux                        0              5151  RISE       1
I__1753/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__10236/I                                      gio2CtrlBuf                    0              6443  RISE       1
I__10236/O                                      gio2CtrlBuf                    0              6443  RISE       1
I__10237/I                                      GlobalMux                      0              6443  RISE       1
I__10237/O                                      GlobalMux                    227              6671  RISE       1
I__10244/I                                      ClkMux                         0              6671  RISE       1
I__10244/O                                      ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_22_17_3/clk      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_22_17_3/lcout    LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__10250/I                                      Odrv12                         0              7922  RISE       1
I__10250/O                                      Odrv12                       724              8645  RISE       1
I__10254/I                                      Span12Mux_s7_v                 0              8645  RISE       1
I__10254/O                                      Span12Mux_s7_v               413              9059  RISE       1
I__10257/I                                      Sp12to4                        0              9059  RISE       1
I__10257/O                                      Sp12to4                      631              9689  RISE       1
I__10260/I                                      IoSpan4Mux                     0              9689  RISE       1
I__10260/O                                      IoSpan4Mux                   424             10113  RISE       1
I__10262/I                                      IoSpan4Mux                     0             10113  RISE       1
I__10262/O                                      IoSpan4Mux                   424             10537  RISE       1
I__10264/I                                      LocalMux                       0             10537  RISE       1
I__10264/O                                      LocalMux                     486             11023  RISE       1
I__10265/I                                      IoInMux                        0             11023  RISE       1
I__10265/O                                      IoInMux                      382             11405  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11405  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12315  RISE     162
I__14093/I                                      gio2CtrlBuf                    0             12315  RISE       1
I__14093/O                                      gio2CtrlBuf                    0             12315  RISE       1
I__14094/I                                      GlobalMux                      0             12315  RISE       1
I__14094/O                                      GlobalMux                    227             12542  RISE       1
I__14104/I                                      ClkMux                         0             12542  RISE       1
I__14104/O                                      ClkMux                       455             12997  RISE       1
u_app.wait_cnt_q_2_LC_20_19_3/clk               LogicCell40_SEQ_MODE_1010      0             12997  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_2_LC_20_19_3/lcout           LogicCell40_SEQ_MODE_1010    796             13793  485993  RISE       2
I__9527/I                                     LocalMux                       0             13793  485993  RISE       1
I__9527/O                                     LocalMux                     486             14279  485993  RISE       1
I__9529/I                                     InMux                          0             14279  485993  RISE       1
I__9529/O                                     InMux                        382             14661  485993  RISE       1
u_app.wait_cnt_q_RNIM80Q_0_LC_21_18_1/in0     LogicCell40_SEQ_MODE_0000      0             14661  485993  RISE       1
u_app.wait_cnt_q_RNIM80Q_0_LC_21_18_1/lcout   LogicCell40_SEQ_MODE_0000    662             15323  485993  RISE       1
I__9482/I                                     LocalMux                       0             15323  485993  RISE       1
I__9482/O                                     LocalMux                     486             15809  485993  RISE       1
I__9483/I                                     InMux                          0             15809  485993  RISE       1
I__9483/O                                     InMux                        382             16191  485993  RISE       1
u_app.wait_cnt_q_RNIS11K1_4_LC_21_18_3/in3    LogicCell40_SEQ_MODE_0000      0             16191  485993  RISE       1
u_app.wait_cnt_q_RNIS11K1_4_LC_21_18_3/lcout  LogicCell40_SEQ_MODE_0000    465             16656  485993  RISE      13
I__11423/I                                    LocalMux                       0             16656  485993  RISE       1
I__11423/O                                    LocalMux                     486             17142  485993  RISE       1
I__11429/I                                    InMux                          0             17142  485993  RISE       1
I__11429/O                                    InMux                        382             17525  485993  RISE       1
u_app.wait_cnt_q_RNI637N1_4_LC_22_18_5/in3    LogicCell40_SEQ_MODE_0000      0             17525  485993  RISE       1
u_app.wait_cnt_q_RNI637N1_4_LC_22_18_5/lcout  LogicCell40_SEQ_MODE_0000    465             17990  485993  RISE       7
I__11366/I                                    Odrv4                          0             17990  485993  RISE       1
I__11366/O                                    Odrv4                        517             18507  485993  RISE       1
I__11371/I                                    Span4Mux_h                     0             18507  485993  RISE       1
I__11371/O                                    Span4Mux_h                   444             18951  485993  RISE       1
I__11378/I                                    Span4Mux_v                     0             18951  485993  RISE       1
I__11378/O                                    Span4Mux_v                   517             19468  485993  RISE       1
I__11381/I                                    LocalMux                       0             19468  485993  RISE       1
I__11381/O                                    LocalMux                     486             19954  485993  RISE       1
I__11382/I                                    InMux                          0             19954  485993  RISE       1
I__11382/O                                    InMux                        382             20336  485993  RISE       1
u_app.state_q_RNI88I42_6_LC_18_24_4/in3       LogicCell40_SEQ_MODE_0000      0             20336  485993  RISE       1
u_app.state_q_RNI88I42_6_LC_18_24_4/lcout     LogicCell40_SEQ_MODE_0000    465             20801  485993  RISE       1
I__8816/I                                     Odrv4                          0             20801  485993  RISE       1
I__8816/O                                     Odrv4                        517             21318  485993  RISE       1
I__8817/I                                     Span4Mux_h                     0             21318  485993  RISE       1
I__8817/O                                     Span4Mux_h                   444             21763  485993  RISE       1
I__8818/I                                     Span4Mux_h                     0             21763  485993  RISE       1
I__8818/O                                     Span4Mux_h                   444             22207  485993  RISE       1
I__8819/I                                     Span4Mux_v                     0             22207  485993  RISE       1
I__8819/O                                     Span4Mux_v                   517             22724  485993  RISE       1
I__8820/I                                     LocalMux                       0             22724  485993  RISE       1
I__8820/O                                     LocalMux                     486             23210  485993  RISE       1
I__8821/I                                     InMux                          0             23210  485993  RISE       1
I__8821/O                                     InMux                        382             23592  485993  RISE       1
I__8822/I                                     CascadeMux                     0             23592  485993  RISE       1
I__8822/O                                     CascadeMux                     0             23592  485993  RISE       1
u_app.state_q_RNIKRH58_7_LC_19_25_7/in2       LogicCell40_SEQ_MODE_0000      0             23592  485993  RISE       1
u_app.state_q_RNIKRH58_7_LC_19_25_7/lcout     LogicCell40_SEQ_MODE_0000    558             24151  485993  RISE      32
I__10874/I                                    Odrv4                          0             24151  485993  RISE       1
I__10874/O                                    Odrv4                        517             24667  485993  RISE       1
I__10884/I                                    Span4Mux_h                     0             24667  485993  RISE       1
I__10884/O                                    Span4Mux_h                   444             25112  485993  RISE       1
I__10898/I                                    Span4Mux_v                     0             25112  485993  RISE       1
I__10898/O                                    Span4Mux_v                   517             25629  485993  RISE       1
I__10911/I                                    LocalMux                       0             25629  485993  RISE       1
I__10911/O                                    LocalMux                     486             26115  485993  RISE       1
I__10914/I                                    CEMux                          0             26115  485993  RISE       1
I__10914/O                                    CEMux                        889             27004  485993  RISE       1
u_app.crc32_q_26_LC_19_27_4/ce                LogicCell40_SEQ_MODE_1010      0             27004  485993  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                       Odrv12                         0              1420  RISE       1
I__1747/O                                       Odrv12                       724              2143  RISE       1
I__1748/I                                       Span12Mux_h                    0              2143  RISE       1
I__1748/O                                       Span12Mux_h                  724              2867  RISE       1
I__1749/I                                       Span12Mux_v                    0              2867  RISE       1
I__1749/O                                       Span12Mux_v                  724              3590  RISE       1
I__1750/I                                       Span12Mux_v                    0              3590  RISE       1
I__1750/O                                       Span12Mux_v                  724              4314  RISE       1
I__1751/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1751/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1752/I                                       LocalMux                       0              4665  RISE       1
I__1752/O                                       LocalMux                     486              5151  RISE       1
I__1753/I                                       IoInMux                        0              5151  RISE       1
I__1753/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__10236/I                                      gio2CtrlBuf                    0              6443  RISE       1
I__10236/O                                      gio2CtrlBuf                    0              6443  RISE       1
I__10237/I                                      GlobalMux                      0              6443  RISE       1
I__10237/O                                      GlobalMux                    227              6671  RISE       1
I__10244/I                                      ClkMux                         0              6671  RISE       1
I__10244/O                                      ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_22_17_3/clk      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_22_17_3/lcout    LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__10250/I                                      Odrv12                         0              7922  RISE       1
I__10250/O                                      Odrv12                       724              8645  RISE       1
I__10254/I                                      Span12Mux_s7_v                 0              8645  RISE       1
I__10254/O                                      Span12Mux_s7_v               413              9059  RISE       1
I__10257/I                                      Sp12to4                        0              9059  RISE       1
I__10257/O                                      Sp12to4                      631              9689  RISE       1
I__10260/I                                      IoSpan4Mux                     0              9689  RISE       1
I__10260/O                                      IoSpan4Mux                   424             10113  RISE       1
I__10262/I                                      IoSpan4Mux                     0             10113  RISE       1
I__10262/O                                      IoSpan4Mux                   424             10537  RISE       1
I__10264/I                                      LocalMux                       0             10537  RISE       1
I__10264/O                                      LocalMux                     486             11023  RISE       1
I__10265/I                                      IoInMux                        0             11023  RISE       1
I__10265/O                                      IoInMux                      382             11405  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11405  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12315  RISE     162
I__14093/I                                      gio2CtrlBuf                    0             12315  RISE       1
I__14093/O                                      gio2CtrlBuf                    0             12315  RISE       1
I__14094/I                                      GlobalMux                      0             12315  RISE       1
I__14094/O                                      GlobalMux                    227             12542  RISE       1
I__14157/I                                      ClkMux                         0             12542  RISE       1
I__14157/O                                      ClkMux                       455             12997  RISE       1
u_app.crc32_q_26_LC_19_27_4/clk                 LogicCell40_SEQ_MODE_1010      0             12997  RISE       1


===================================================================== 
4.4::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 60.61 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_18_19_0/lcout
Path End         : u_usb_cdc.u_ctrl_endp.max_length_q_1_LC_14_29_7/ce
Capture Clock    : u_usb_cdc.u_ctrl_endp.max_length_q_1_LC_14_29_7/clk
Setup Constraint : 20830p
Path slack       : 4332p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         15702
---------------------------------------   ----- 
End-of-path arrival time (ps)             17180
 
Launch Clock Path
pin name                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15435/I                                           GlobalMux                               0                 0  RISE       1
I__15435/O                                           GlobalMux                             227               227  RISE       1
I__15456/I                                           ClkMux                                  0               227  RISE       1
I__15456/O                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_18_19_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_18_19_0/lcout               LogicCell40_SEQ_MODE_1010    796              1478   4332  RISE       2
I__8333/I                                                           LocalMux                       0              1478   4332  RISE       1
I__8333/O                                                           LocalMux                     486              1964   4332  RISE       1
I__8334/I                                                           InMux                          0              1964   4332  RISE       1
I__8334/O                                                           InMux                        382              2346   4332  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIPJRB_1_LC_18_19_1/in1         LogicCell40_SEQ_MODE_0000      0              2346   4332  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIPJRB_1_LC_18_19_1/lcout       LogicCell40_SEQ_MODE_0000    589              2936   4332  RISE      11
I__8304/I                                                           Odrv4                          0              2936   4332  RISE       1
I__8304/O                                                           Odrv4                        517              3453   4332  RISE       1
I__8306/I                                                           Span4Mux_h                     0              3453   4332  RISE       1
I__8306/O                                                           Span4Mux_h                   444              3897   4332  RISE       1
I__8308/I                                                           Span4Mux_h                     0              3897   4332  RISE       1
I__8308/O                                                           Span4Mux_h                   444              4342   4332  RISE       1
I__8312/I                                                           Span4Mux_v                     0              4342   4332  RISE       1
I__8312/O                                                           Span4Mux_v                   517              4858   4332  RISE       1
I__8317/I                                                           LocalMux                       0              4858   4332  RISE       1
I__8317/O                                                           LocalMux                     486              5344   4332  RISE       1
I__8323/I                                                           InMux                          0              5344   4332  RISE       1
I__8323/O                                                           InMux                        382              5727   4332  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNI4V8K1_2_LC_7_23_2/in3    LogicCell40_SEQ_MODE_0000      0              5727   4332  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNI4V8K1_2_LC_7_23_2/lcout  LogicCell40_SEQ_MODE_0000    465              6192   4332  RISE      10
I__8551/I                                                           Odrv4                          0              6192   4332  RISE       1
I__8551/O                                                           Odrv4                        517              6709   4332  RISE       1
I__8555/I                                                           LocalMux                       0              6709   4332  RISE       1
I__8555/O                                                           LocalMux                     486              7194   4332  RISE       1
I__8561/I                                                           InMux                          0              7194   4332  RISE       1
I__8561/O                                                           InMux                        382              7577   4332  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIATN13_4_LC_7_25_7/in1        LogicCell40_SEQ_MODE_0000      0              7577   4332  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIATN13_4_LC_7_25_7/lcout      LogicCell40_SEQ_MODE_0000    589              8166   4332  RISE       2
I__3750/I                                                           Odrv12                         0              8166   4332  RISE       1
I__3750/O                                                           Odrv12                       724              8890   4332  RISE       1
I__3751/I                                                           LocalMux                       0              8890   4332  RISE       1
I__3751/O                                                           LocalMux                     486              9376   4332  RISE       1
I__3753/I                                                           InMux                          0              9376   4332  RISE       1
I__3753/O                                                           InMux                        382              9758   4332  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIJANL5_8_LC_11_25_1/in1               LogicCell40_SEQ_MODE_0000      0              9758   4332  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIJANL5_8_LC_11_25_1/lcout             LogicCell40_SEQ_MODE_0000    589             10347   4332  RISE       1
I__3746/I                                                           LocalMux                       0             10347   4332  RISE       1
I__3746/O                                                           LocalMux                     486             10833   4332  RISE       1
I__3747/I                                                           InMux                          0             10833   4332  RISE       1
I__3747/O                                                           InMux                        382             11216   4332  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIL06KJ_8_LC_11_25_6/in0               LogicCell40_SEQ_MODE_0000      0             11216   4332  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIL06KJ_8_LC_11_25_6/ltout             LogicCell40_SEQ_MODE_0000    569             11784   4332  FALL       1
I__3717/I                                                           CascadeMux                     0             11784   4332  FALL       1
I__3717/O                                                           CascadeMux                     0             11784   4332  FALL       1
u_usb_cdc.u_ctrl_endp.clk_gate_1_LC_11_25_7/in2                     LogicCell40_SEQ_MODE_0000      0             11784   4332  FALL       1
u_usb_cdc.u_ctrl_endp.clk_gate_1_LC_11_25_7/lcout                   LogicCell40_SEQ_MODE_0000    558             12342   4332  RISE       1
I__3709/I                                                           Odrv4                          0             12342   4332  RISE       1
I__3709/O                                                           Odrv4                        517             12859   4332  RISE       1
I__3710/I                                                           Span4Mux_v                     0             12859   4332  RISE       1
I__3710/O                                                           Span4Mux_v                   517             13376   4332  RISE       1
I__3711/I                                                           Span4Mux_h                     0             13376   4332  RISE       1
I__3711/O                                                           Span4Mux_h                   444             13820   4332  RISE       1
I__3712/I                                                           Span4Mux_s3_v                  0             13820   4332  RISE       1
I__3712/O                                                           Span4Mux_s3_v                465             14286   4332  RISE       1
I__3713/I                                                           LocalMux                       0             14286   4332  RISE       1
I__3713/O                                                           LocalMux                     486             14771   4332  RISE       1
I__3714/I                                                           IoInMux                        0             14771   4332  RISE       1
I__3714/O                                                           IoInMux                      382             15154   4332  RISE       1
u_usb_cdc.u_ctrl_endp.clk_gate_g_gb/USERSIGNALTOGLOBALBUFFER        ICE_GB                         0             15154   4332  RISE       1
u_usb_cdc.u_ctrl_endp.clk_gate_g_gb/GLOBALBUFFEROUTPUT              ICE_GB                       910             16064   4332  RISE      45
I__6229/I                                                           gio2CtrlBuf                    0             16064   4332  RISE       1
I__6229/O                                                           gio2CtrlBuf                    0             16064   4332  RISE       1
I__6230/I                                                           GlobalMux                      0             16064   4332  RISE       1
I__6230/O                                                           GlobalMux                    227             16291   4332  RISE       1
I__6231/I                                                           CEMux                          0             16291   4332  RISE       1
I__6231/O                                                           CEMux                        889             17180   4332  RISE       1
u_usb_cdc.u_ctrl_endp.max_length_q_1_LC_14_29_7/ce                  LogicCell40_SEQ_MODE_1010      0             17180   4332  RISE       1

Capture Clock Path
pin name                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15435/I                                           GlobalMux                               0                 0  RISE       1
I__15435/O                                           GlobalMux                             227               227  RISE       1
I__15513/I                                           ClkMux                                  0               227  RISE       1
I__15513/O                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_ctrl_endp.max_length_q_1_LC_14_29_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_1_LC_22_17_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_22_17_2/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_22_17_2/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                   Odrv12                         0              1420  RISE       1
I__1747/O                                   Odrv12                       724              2143  RISE       1
I__1748/I                                   Span12Mux_h                    0              2143  RISE       1
I__1748/O                                   Span12Mux_h                  724              2867  RISE       1
I__1749/I                                   Span12Mux_v                    0              2867  RISE       1
I__1749/O                                   Span12Mux_v                  724              3590  RISE       1
I__1750/I                                   Span12Mux_v                    0              3590  RISE       1
I__1750/O                                   Span12Mux_v                  724              4314  RISE       1
I__1751/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1751/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1752/I                                   LocalMux                       0              4665  RISE       1
I__1752/O                                   LocalMux                     486              5151  RISE       1
I__1753/I                                   IoInMux                        0              5151  RISE       1
I__1753/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__10236/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10236/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10237/I                                  GlobalMux                      0              6443  RISE       1
I__10237/O                                  GlobalMux                    227              6671  RISE       1
I__10244/I                                  ClkMux                         0              6671  RISE       1
I__10244/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_22_17_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_1_LC_22_17_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       4
I__10276/I                                    LocalMux                       0              7922  60143  RISE       1
I__10276/O                                    LocalMux                     486              8407  60143  RISE       1
I__10280/I                                    InMux                          0              8407  60143  RISE       1
I__10280/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_22_17_2/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                   Odrv12                         0              1420  RISE       1
I__1747/O                                   Odrv12                       724              2143  RISE       1
I__1748/I                                   Span12Mux_h                    0              2143  RISE       1
I__1748/O                                   Span12Mux_h                  724              2867  RISE       1
I__1749/I                                   Span12Mux_v                    0              2867  RISE       1
I__1749/O                                   Span12Mux_v                  724              3590  RISE       1
I__1750/I                                   Span12Mux_v                    0              3590  RISE       1
I__1750/O                                   Span12Mux_v                  724              4314  RISE       1
I__1751/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1751/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1752/I                                   LocalMux                       0              4665  RISE       1
I__1752/O                                   LocalMux                     486              5151  RISE       1
I__1753/I                                   IoInMux                        0              5151  RISE       1
I__1753/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__10236/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10236/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10237/I                                  GlobalMux                      0              6443  RISE       1
I__10237/O                                  GlobalMux                    227              6671  RISE       1
I__10244/I                                  ClkMux                         0              6671  RISE       1
I__10244/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_22_17_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_18_19_0/lcout
Path End         : u_usb_cdc.u_ctrl_endp.max_length_q_1_LC_14_29_7/ce
Capture Clock    : u_usb_cdc.u_ctrl_endp.max_length_q_1_LC_14_29_7/clk
Setup Constraint : 20830p
Path slack       : 4332p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         15702
---------------------------------------   ----- 
End-of-path arrival time (ps)             17180
 
Launch Clock Path
pin name                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15435/I                                           GlobalMux                               0                 0  RISE       1
I__15435/O                                           GlobalMux                             227               227  RISE       1
I__15456/I                                           ClkMux                                  0               227  RISE       1
I__15456/O                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_18_19_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_18_19_0/lcout               LogicCell40_SEQ_MODE_1010    796              1478   4332  RISE       2
I__8333/I                                                           LocalMux                       0              1478   4332  RISE       1
I__8333/O                                                           LocalMux                     486              1964   4332  RISE       1
I__8334/I                                                           InMux                          0              1964   4332  RISE       1
I__8334/O                                                           InMux                        382              2346   4332  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIPJRB_1_LC_18_19_1/in1         LogicCell40_SEQ_MODE_0000      0              2346   4332  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIPJRB_1_LC_18_19_1/lcout       LogicCell40_SEQ_MODE_0000    589              2936   4332  RISE      11
I__8304/I                                                           Odrv4                          0              2936   4332  RISE       1
I__8304/O                                                           Odrv4                        517              3453   4332  RISE       1
I__8306/I                                                           Span4Mux_h                     0              3453   4332  RISE       1
I__8306/O                                                           Span4Mux_h                   444              3897   4332  RISE       1
I__8308/I                                                           Span4Mux_h                     0              3897   4332  RISE       1
I__8308/O                                                           Span4Mux_h                   444              4342   4332  RISE       1
I__8312/I                                                           Span4Mux_v                     0              4342   4332  RISE       1
I__8312/O                                                           Span4Mux_v                   517              4858   4332  RISE       1
I__8317/I                                                           LocalMux                       0              4858   4332  RISE       1
I__8317/O                                                           LocalMux                     486              5344   4332  RISE       1
I__8323/I                                                           InMux                          0              5344   4332  RISE       1
I__8323/O                                                           InMux                        382              5727   4332  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNI4V8K1_2_LC_7_23_2/in3    LogicCell40_SEQ_MODE_0000      0              5727   4332  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNI4V8K1_2_LC_7_23_2/lcout  LogicCell40_SEQ_MODE_0000    465              6192   4332  RISE      10
I__8551/I                                                           Odrv4                          0              6192   4332  RISE       1
I__8551/O                                                           Odrv4                        517              6709   4332  RISE       1
I__8555/I                                                           LocalMux                       0              6709   4332  RISE       1
I__8555/O                                                           LocalMux                     486              7194   4332  RISE       1
I__8561/I                                                           InMux                          0              7194   4332  RISE       1
I__8561/O                                                           InMux                        382              7577   4332  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIATN13_4_LC_7_25_7/in1        LogicCell40_SEQ_MODE_0000      0              7577   4332  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIATN13_4_LC_7_25_7/lcout      LogicCell40_SEQ_MODE_0000    589              8166   4332  RISE       2
I__3750/I                                                           Odrv12                         0              8166   4332  RISE       1
I__3750/O                                                           Odrv12                       724              8890   4332  RISE       1
I__3751/I                                                           LocalMux                       0              8890   4332  RISE       1
I__3751/O                                                           LocalMux                     486              9376   4332  RISE       1
I__3753/I                                                           InMux                          0              9376   4332  RISE       1
I__3753/O                                                           InMux                        382              9758   4332  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIJANL5_8_LC_11_25_1/in1               LogicCell40_SEQ_MODE_0000      0              9758   4332  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIJANL5_8_LC_11_25_1/lcout             LogicCell40_SEQ_MODE_0000    589             10347   4332  RISE       1
I__3746/I                                                           LocalMux                       0             10347   4332  RISE       1
I__3746/O                                                           LocalMux                     486             10833   4332  RISE       1
I__3747/I                                                           InMux                          0             10833   4332  RISE       1
I__3747/O                                                           InMux                        382             11216   4332  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIL06KJ_8_LC_11_25_6/in0               LogicCell40_SEQ_MODE_0000      0             11216   4332  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIL06KJ_8_LC_11_25_6/ltout             LogicCell40_SEQ_MODE_0000    569             11784   4332  FALL       1
I__3717/I                                                           CascadeMux                     0             11784   4332  FALL       1
I__3717/O                                                           CascadeMux                     0             11784   4332  FALL       1
u_usb_cdc.u_ctrl_endp.clk_gate_1_LC_11_25_7/in2                     LogicCell40_SEQ_MODE_0000      0             11784   4332  FALL       1
u_usb_cdc.u_ctrl_endp.clk_gate_1_LC_11_25_7/lcout                   LogicCell40_SEQ_MODE_0000    558             12342   4332  RISE       1
I__3709/I                                                           Odrv4                          0             12342   4332  RISE       1
I__3709/O                                                           Odrv4                        517             12859   4332  RISE       1
I__3710/I                                                           Span4Mux_v                     0             12859   4332  RISE       1
I__3710/O                                                           Span4Mux_v                   517             13376   4332  RISE       1
I__3711/I                                                           Span4Mux_h                     0             13376   4332  RISE       1
I__3711/O                                                           Span4Mux_h                   444             13820   4332  RISE       1
I__3712/I                                                           Span4Mux_s3_v                  0             13820   4332  RISE       1
I__3712/O                                                           Span4Mux_s3_v                465             14286   4332  RISE       1
I__3713/I                                                           LocalMux                       0             14286   4332  RISE       1
I__3713/O                                                           LocalMux                     486             14771   4332  RISE       1
I__3714/I                                                           IoInMux                        0             14771   4332  RISE       1
I__3714/O                                                           IoInMux                      382             15154   4332  RISE       1
u_usb_cdc.u_ctrl_endp.clk_gate_g_gb/USERSIGNALTOGLOBALBUFFER        ICE_GB                         0             15154   4332  RISE       1
u_usb_cdc.u_ctrl_endp.clk_gate_g_gb/GLOBALBUFFEROUTPUT              ICE_GB                       910             16064   4332  RISE      45
I__6229/I                                                           gio2CtrlBuf                    0             16064   4332  RISE       1
I__6229/O                                                           gio2CtrlBuf                    0             16064   4332  RISE       1
I__6230/I                                                           GlobalMux                      0             16064   4332  RISE       1
I__6230/O                                                           GlobalMux                    227             16291   4332  RISE       1
I__6231/I                                                           CEMux                          0             16291   4332  RISE       1
I__6231/O                                                           CEMux                        889             17180   4332  RISE       1
u_usb_cdc.u_ctrl_endp.max_length_q_1_LC_14_29_7/ce                  LogicCell40_SEQ_MODE_1010      0             17180   4332  RISE       1

Capture Clock Path
pin name                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__15435/I                                           GlobalMux                               0                 0  RISE       1
I__15435/O                                           GlobalMux                             227               227  RISE       1
I__15513/I                                           ClkMux                                  0               227  RISE       1
I__15513/O                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_ctrl_endp.max_length_q_1_LC_14_29_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_0_LC_17_17_0/lcout
Path End         : up_cnt_20_LC_17_19_4/in3
Capture Clock    : up_cnt_20_LC_17_19_4/clk
Setup Constraint : 1000000p
Path slack       : 993053p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                     7126
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1006722

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   7126
+ Clock To Q                                 796
+ Data Path Delay                           5747
----------------------------------------   ----- 
End-of-path arrival time (ps)              13669
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                   Odrv12                         0              1420  RISE       1
I__1747/O                                   Odrv12                       724              2143  RISE       1
I__1748/I                                   Span12Mux_h                    0              2143  RISE       1
I__1748/O                                   Span12Mux_h                  724              2867  RISE       1
I__1749/I                                   Span12Mux_v                    0              2867  RISE       1
I__1749/O                                   Span12Mux_v                  724              3590  RISE       1
I__1750/I                                   Span12Mux_v                    0              3590  RISE       1
I__1750/O                                   Span12Mux_v                  724              4314  RISE       1
I__1751/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1751/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1752/I                                   LocalMux                       0              4665  RISE       1
I__1752/O                                   LocalMux                     486              5151  RISE       1
I__1753/I                                   IoInMux                        0              5151  RISE       1
I__1753/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__10236/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10236/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10237/I                                  GlobalMux                      0              6443  RISE       1
I__10237/O                                  GlobalMux                    227              6671  RISE       1
I__10240/I                                  ClkMux                         0              6671  RISE       1
I__10240/O                                  ClkMux                       455              7126  RISE       1
up_cnt_0_LC_17_17_0/clk                     LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_0_LC_17_17_0/lcout         LogicCell40_SEQ_MODE_1010    796              7922  993054  RISE       1
I__8097/I                         LocalMux                       0              7922  993054  RISE       1
I__8097/O                         LocalMux                     486              8407  993054  RISE       1
I__8098/I                         InMux                          0              8407  993054  RISE       1
I__8098/O                         InMux                        382              8790  993054  RISE       1
up_cnt_0_LC_17_17_0/in1           LogicCell40_SEQ_MODE_1010      0              8790  993054  RISE       1
up_cnt_0_LC_17_17_0/carryout      LogicCell40_SEQ_MODE_1010    382              9172  993054  RISE       2
up_cnt_1_LC_17_17_1/carryin       LogicCell40_SEQ_MODE_1010      0              9172  993054  RISE       1
up_cnt_1_LC_17_17_1/carryout      LogicCell40_SEQ_MODE_1010    186              9358  993054  RISE       2
up_cnt_2_LC_17_17_2/carryin       LogicCell40_SEQ_MODE_1010      0              9358  993054  RISE       1
up_cnt_2_LC_17_17_2/carryout      LogicCell40_SEQ_MODE_1010    186              9544  993054  RISE       2
up_cnt_3_LC_17_17_3/carryin       LogicCell40_SEQ_MODE_1010      0              9544  993054  RISE       1
up_cnt_3_LC_17_17_3/carryout      LogicCell40_SEQ_MODE_1010    186              9731  993054  RISE       2
up_cnt_4_LC_17_17_4/carryin       LogicCell40_SEQ_MODE_1010      0              9731  993054  RISE       1
up_cnt_4_LC_17_17_4/carryout      LogicCell40_SEQ_MODE_1010    186              9917  993054  RISE       2
up_cnt_5_LC_17_17_5/carryin       LogicCell40_SEQ_MODE_1010      0              9917  993054  RISE       1
up_cnt_5_LC_17_17_5/carryout      LogicCell40_SEQ_MODE_1010    186             10103  993054  RISE       2
up_cnt_6_LC_17_17_6/carryin       LogicCell40_SEQ_MODE_1010      0             10103  993054  RISE       1
up_cnt_6_LC_17_17_6/carryout      LogicCell40_SEQ_MODE_1010    186             10289  993054  RISE       2
up_cnt_7_LC_17_17_7/carryin       LogicCell40_SEQ_MODE_1010      0             10289  993054  RISE       1
up_cnt_7_LC_17_17_7/carryout      LogicCell40_SEQ_MODE_1010    186             10475  993054  RISE       1
IN_MUX_bfv_17_18_0_/carryinitin   ICE_CARRY_IN_MUX               0             10475  993054  RISE       1
IN_MUX_bfv_17_18_0_/carryinitout  ICE_CARRY_IN_MUX             289             10764  993054  RISE       2
up_cnt_8_LC_17_18_0/carryin       LogicCell40_SEQ_MODE_1010      0             10764  993054  RISE       1
up_cnt_8_LC_17_18_0/carryout      LogicCell40_SEQ_MODE_1010    186             10950  993054  RISE       2
up_cnt_9_LC_17_18_1/carryin       LogicCell40_SEQ_MODE_1010      0             10950  993054  RISE       1
up_cnt_9_LC_17_18_1/carryout      LogicCell40_SEQ_MODE_1010    186             11136  993054  RISE       2
up_cnt_10_LC_17_18_2/carryin      LogicCell40_SEQ_MODE_1010      0             11136  993054  RISE       1
up_cnt_10_LC_17_18_2/carryout     LogicCell40_SEQ_MODE_1010    186             11322  993054  RISE       2
up_cnt_11_LC_17_18_3/carryin      LogicCell40_SEQ_MODE_1010      0             11322  993054  RISE       1
up_cnt_11_LC_17_18_3/carryout     LogicCell40_SEQ_MODE_1010    186             11508  993054  RISE       2
up_cnt_12_LC_17_18_4/carryin      LogicCell40_SEQ_MODE_1010      0             11508  993054  RISE       1
up_cnt_12_LC_17_18_4/carryout     LogicCell40_SEQ_MODE_1010    186             11695  993054  RISE       2
up_cnt_13_LC_17_18_5/carryin      LogicCell40_SEQ_MODE_1010      0             11695  993054  RISE       1
up_cnt_13_LC_17_18_5/carryout     LogicCell40_SEQ_MODE_1010    186             11881  993054  RISE       2
up_cnt_14_LC_17_18_6/carryin      LogicCell40_SEQ_MODE_1010      0             11881  993054  RISE       1
up_cnt_14_LC_17_18_6/carryout     LogicCell40_SEQ_MODE_1010    186             12067  993054  RISE       2
up_cnt_15_LC_17_18_7/carryin      LogicCell40_SEQ_MODE_1010      0             12067  993054  RISE       1
up_cnt_15_LC_17_18_7/carryout     LogicCell40_SEQ_MODE_1010    186             12253  993054  RISE       1
IN_MUX_bfv_17_19_0_/carryinitin   ICE_CARRY_IN_MUX               0             12253  993054  RISE       1
IN_MUX_bfv_17_19_0_/carryinitout  ICE_CARRY_IN_MUX             289             12542  993054  RISE       2
up_cnt_16_LC_17_19_0/carryin      LogicCell40_SEQ_MODE_1010      0             12542  993054  RISE       1
up_cnt_16_LC_17_19_0/carryout     LogicCell40_SEQ_MODE_1010    186             12728  993054  RISE       2
up_cnt_17_LC_17_19_1/carryin      LogicCell40_SEQ_MODE_1010      0             12728  993054  RISE       1
up_cnt_17_LC_17_19_1/carryout     LogicCell40_SEQ_MODE_1010    186             12914  993054  RISE       2
up_cnt_18_LC_17_19_2/carryin      LogicCell40_SEQ_MODE_1010      0             12914  993054  RISE       1
up_cnt_18_LC_17_19_2/carryout     LogicCell40_SEQ_MODE_1010    186             13100  993054  RISE       2
up_cnt_19_LC_17_19_3/carryin      LogicCell40_SEQ_MODE_1010      0             13100  993054  RISE       1
up_cnt_19_LC_17_19_3/carryout     LogicCell40_SEQ_MODE_1010    186             13286  993054  RISE       1
I__8150/I                         InMux                          0             13286  993054  RISE       1
I__8150/O                         InMux                        382             13669  993054  RISE       1
up_cnt_20_LC_17_19_4/in3          LogicCell40_SEQ_MODE_1010      0             13669  993054  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                   Odrv12                         0              1420  RISE       1
I__1747/O                                   Odrv12                       724              2143  RISE       1
I__1748/I                                   Span12Mux_h                    0              2143  RISE       1
I__1748/O                                   Span12Mux_h                  724              2867  RISE       1
I__1749/I                                   Span12Mux_v                    0              2867  RISE       1
I__1749/O                                   Span12Mux_v                  724              3590  RISE       1
I__1750/I                                   Span12Mux_v                    0              3590  RISE       1
I__1750/O                                   Span12Mux_v                  724              4314  RISE       1
I__1751/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1751/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1752/I                                   LocalMux                       0              4665  RISE       1
I__1752/O                                   LocalMux                     486              5151  RISE       1
I__1753/I                                   IoInMux                        0              5151  RISE       1
I__1753/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      29
I__10236/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10236/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10237/I                                  GlobalMux                      0              6443  RISE       1
I__10237/O                                  GlobalMux                    227              6671  RISE       1
I__10242/I                                  ClkMux                         0              6671  RISE       1
I__10242/O                                  ClkMux                       455              7126  RISE       1
up_cnt_20_LC_17_19_4/clk                    LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_2_LC_20_19_3/lcout
Path End         : u_app.crc32_q_26_LC_19_27_4/ce
Capture Clock    : u_app.crc32_q_26_LC_19_27_4/clk
Setup Constraint : 500000p
Path slack       : 485993p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Master Clock Source Latency                   0
+ Capture Clock Path Delay                  12997
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             512997

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                 12997
+ Clock To Q                                796
+ Data Path Delay                         13211
---------------------------------------   ----- 
End-of-path arrival time (ps)             27004
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                       Odrv12                         0              1420  RISE       1
I__1747/O                                       Odrv12                       724              2143  RISE       1
I__1748/I                                       Span12Mux_h                    0              2143  RISE       1
I__1748/O                                       Span12Mux_h                  724              2867  RISE       1
I__1749/I                                       Span12Mux_v                    0              2867  RISE       1
I__1749/O                                       Span12Mux_v                  724              3590  RISE       1
I__1750/I                                       Span12Mux_v                    0              3590  RISE       1
I__1750/O                                       Span12Mux_v                  724              4314  RISE       1
I__1751/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1751/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1752/I                                       LocalMux                       0              4665  RISE       1
I__1752/O                                       LocalMux                     486              5151  RISE       1
I__1753/I                                       IoInMux                        0              5151  RISE       1
I__1753/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__10236/I                                      gio2CtrlBuf                    0              6443  RISE       1
I__10236/O                                      gio2CtrlBuf                    0              6443  RISE       1
I__10237/I                                      GlobalMux                      0              6443  RISE       1
I__10237/O                                      GlobalMux                    227              6671  RISE       1
I__10244/I                                      ClkMux                         0              6671  RISE       1
I__10244/O                                      ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_22_17_3/clk      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_22_17_3/lcout    LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__10250/I                                      Odrv12                         0              7922  RISE       1
I__10250/O                                      Odrv12                       724              8645  RISE       1
I__10254/I                                      Span12Mux_s7_v                 0              8645  RISE       1
I__10254/O                                      Span12Mux_s7_v               413              9059  RISE       1
I__10257/I                                      Sp12to4                        0              9059  RISE       1
I__10257/O                                      Sp12to4                      631              9689  RISE       1
I__10260/I                                      IoSpan4Mux                     0              9689  RISE       1
I__10260/O                                      IoSpan4Mux                   424             10113  RISE       1
I__10262/I                                      IoSpan4Mux                     0             10113  RISE       1
I__10262/O                                      IoSpan4Mux                   424             10537  RISE       1
I__10264/I                                      LocalMux                       0             10537  RISE       1
I__10264/O                                      LocalMux                     486             11023  RISE       1
I__10265/I                                      IoInMux                        0             11023  RISE       1
I__10265/O                                      IoInMux                      382             11405  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11405  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12315  RISE     162
I__14093/I                                      gio2CtrlBuf                    0             12315  RISE       1
I__14093/O                                      gio2CtrlBuf                    0             12315  RISE       1
I__14094/I                                      GlobalMux                      0             12315  RISE       1
I__14094/O                                      GlobalMux                    227             12542  RISE       1
I__14104/I                                      ClkMux                         0             12542  RISE       1
I__14104/O                                      ClkMux                       455             12997  RISE       1
u_app.wait_cnt_q_2_LC_20_19_3/clk               LogicCell40_SEQ_MODE_1010      0             12997  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_2_LC_20_19_3/lcout           LogicCell40_SEQ_MODE_1010    796             13793  485993  RISE       2
I__9527/I                                     LocalMux                       0             13793  485993  RISE       1
I__9527/O                                     LocalMux                     486             14279  485993  RISE       1
I__9529/I                                     InMux                          0             14279  485993  RISE       1
I__9529/O                                     InMux                        382             14661  485993  RISE       1
u_app.wait_cnt_q_RNIM80Q_0_LC_21_18_1/in0     LogicCell40_SEQ_MODE_0000      0             14661  485993  RISE       1
u_app.wait_cnt_q_RNIM80Q_0_LC_21_18_1/lcout   LogicCell40_SEQ_MODE_0000    662             15323  485993  RISE       1
I__9482/I                                     LocalMux                       0             15323  485993  RISE       1
I__9482/O                                     LocalMux                     486             15809  485993  RISE       1
I__9483/I                                     InMux                          0             15809  485993  RISE       1
I__9483/O                                     InMux                        382             16191  485993  RISE       1
u_app.wait_cnt_q_RNIS11K1_4_LC_21_18_3/in3    LogicCell40_SEQ_MODE_0000      0             16191  485993  RISE       1
u_app.wait_cnt_q_RNIS11K1_4_LC_21_18_3/lcout  LogicCell40_SEQ_MODE_0000    465             16656  485993  RISE      13
I__11423/I                                    LocalMux                       0             16656  485993  RISE       1
I__11423/O                                    LocalMux                     486             17142  485993  RISE       1
I__11429/I                                    InMux                          0             17142  485993  RISE       1
I__11429/O                                    InMux                        382             17525  485993  RISE       1
u_app.wait_cnt_q_RNI637N1_4_LC_22_18_5/in3    LogicCell40_SEQ_MODE_0000      0             17525  485993  RISE       1
u_app.wait_cnt_q_RNI637N1_4_LC_22_18_5/lcout  LogicCell40_SEQ_MODE_0000    465             17990  485993  RISE       7
I__11366/I                                    Odrv4                          0             17990  485993  RISE       1
I__11366/O                                    Odrv4                        517             18507  485993  RISE       1
I__11371/I                                    Span4Mux_h                     0             18507  485993  RISE       1
I__11371/O                                    Span4Mux_h                   444             18951  485993  RISE       1
I__11378/I                                    Span4Mux_v                     0             18951  485993  RISE       1
I__11378/O                                    Span4Mux_v                   517             19468  485993  RISE       1
I__11381/I                                    LocalMux                       0             19468  485993  RISE       1
I__11381/O                                    LocalMux                     486             19954  485993  RISE       1
I__11382/I                                    InMux                          0             19954  485993  RISE       1
I__11382/O                                    InMux                        382             20336  485993  RISE       1
u_app.state_q_RNI88I42_6_LC_18_24_4/in3       LogicCell40_SEQ_MODE_0000      0             20336  485993  RISE       1
u_app.state_q_RNI88I42_6_LC_18_24_4/lcout     LogicCell40_SEQ_MODE_0000    465             20801  485993  RISE       1
I__8816/I                                     Odrv4                          0             20801  485993  RISE       1
I__8816/O                                     Odrv4                        517             21318  485993  RISE       1
I__8817/I                                     Span4Mux_h                     0             21318  485993  RISE       1
I__8817/O                                     Span4Mux_h                   444             21763  485993  RISE       1
I__8818/I                                     Span4Mux_h                     0             21763  485993  RISE       1
I__8818/O                                     Span4Mux_h                   444             22207  485993  RISE       1
I__8819/I                                     Span4Mux_v                     0             22207  485993  RISE       1
I__8819/O                                     Span4Mux_v                   517             22724  485993  RISE       1
I__8820/I                                     LocalMux                       0             22724  485993  RISE       1
I__8820/O                                     LocalMux                     486             23210  485993  RISE       1
I__8821/I                                     InMux                          0             23210  485993  RISE       1
I__8821/O                                     InMux                        382             23592  485993  RISE       1
I__8822/I                                     CascadeMux                     0             23592  485993  RISE       1
I__8822/O                                     CascadeMux                     0             23592  485993  RISE       1
u_app.state_q_RNIKRH58_7_LC_19_25_7/in2       LogicCell40_SEQ_MODE_0000      0             23592  485993  RISE       1
u_app.state_q_RNIKRH58_7_LC_19_25_7/lcout     LogicCell40_SEQ_MODE_0000    558             24151  485993  RISE      32
I__10874/I                                    Odrv4                          0             24151  485993  RISE       1
I__10874/O                                    Odrv4                        517             24667  485993  RISE       1
I__10884/I                                    Span4Mux_h                     0             24667  485993  RISE       1
I__10884/O                                    Span4Mux_h                   444             25112  485993  RISE       1
I__10898/I                                    Span4Mux_v                     0             25112  485993  RISE       1
I__10898/O                                    Span4Mux_v                   517             25629  485993  RISE       1
I__10911/I                                    LocalMux                       0             25629  485993  RISE       1
I__10911/O                                    LocalMux                     486             26115  485993  RISE       1
I__10914/I                                    CEMux                          0             26115  485993  RISE       1
I__10914/O                                    CEMux                        889             27004  485993  RISE       1
u_app.crc32_q_26_LC_19_27_4/ce                LogicCell40_SEQ_MODE_1010      0             27004  485993  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1747/I                                       Odrv12                         0              1420  RISE       1
I__1747/O                                       Odrv12                       724              2143  RISE       1
I__1748/I                                       Span12Mux_h                    0              2143  RISE       1
I__1748/O                                       Span12Mux_h                  724              2867  RISE       1
I__1749/I                                       Span12Mux_v                    0              2867  RISE       1
I__1749/O                                       Span12Mux_v                  724              3590  RISE       1
I__1750/I                                       Span12Mux_v                    0              3590  RISE       1
I__1750/O                                       Span12Mux_v                  724              4314  RISE       1
I__1751/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1751/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1752/I                                       LocalMux                       0              4665  RISE       1
I__1752/O                                       LocalMux                     486              5151  RISE       1
I__1753/I                                       IoInMux                        0              5151  RISE       1
I__1753/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      29
I__10236/I                                      gio2CtrlBuf                    0              6443  RISE       1
I__10236/O                                      gio2CtrlBuf                    0              6443  RISE       1
I__10237/I                                      GlobalMux                      0              6443  RISE       1
I__10237/O                                      GlobalMux                    227              6671  RISE       1
I__10244/I                                      ClkMux                         0              6671  RISE       1
I__10244/O                                      ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_22_17_3/clk      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_22_17_3/lcout    LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__10250/I                                      Odrv12                         0              7922  RISE       1
I__10250/O                                      Odrv12                       724              8645  RISE       1
I__10254/I                                      Span12Mux_s7_v                 0              8645  RISE       1
I__10254/O                                      Span12Mux_s7_v               413              9059  RISE       1
I__10257/I                                      Sp12to4                        0              9059  RISE       1
I__10257/O                                      Sp12to4                      631              9689  RISE       1
I__10260/I                                      IoSpan4Mux                     0              9689  RISE       1
I__10260/O                                      IoSpan4Mux                   424             10113  RISE       1
I__10262/I                                      IoSpan4Mux                     0             10113  RISE       1
I__10262/O                                      IoSpan4Mux                   424             10537  RISE       1
I__10264/I                                      LocalMux                       0             10537  RISE       1
I__10264/O                                      LocalMux                     486             11023  RISE       1
I__10265/I                                      IoInMux                        0             11023  RISE       1
I__10265/O                                      IoInMux                      382             11405  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11405  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             12315  RISE     162
I__14093/I                                      gio2CtrlBuf                    0             12315  RISE       1
I__14093/O                                      gio2CtrlBuf                    0             12315  RISE       1
I__14094/I                                      GlobalMux                      0             12315  RISE       1
I__14094/O                                      GlobalMux                    227             12542  RISE       1
I__14157/I                                      ClkMux                         0             12542  RISE       1
I__14157/O                                      ClkMux                       455             12997  RISE       1
u_app.crc32_q_26_LC_19_27_4/clk                 LogicCell40_SEQ_MODE_1010      0             12997  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3995


Data Path Delay                3985
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3995

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__2981/I                                       Odrv12                     0      1670               RISE  1       
I__2981/O                                       Odrv12                     724    2393               RISE  1       
I__2982/I                                       Span12Mux_v                0      2393               RISE  1       
I__2982/O                                       Span12Mux_v                724    3117               RISE  1       
I__2983/I                                       LocalMux                   0      3117               RISE  1       
I__2983/O                                       LocalMux                   486    3603               RISE  1       
I__2984/I                                       InMux                      0      3603               RISE  1       
I__2984/O                                       InMux                      382    3985               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_14_4/in0  LogicCell40_SEQ_MODE_1010  0      3985               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15435/I                                      GlobalMux                           0      0                  RISE  1       
I__15435/O                                      GlobalMux                           227    227                RISE  1       
I__15445/I                                      ClkMux                              0      227                RISE  1       
I__15445/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_14_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3489


Data Path Delay                3479
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3489

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__4864/I                                       Odrv4                      0      1670               RISE  1       
I__4864/O                                       Odrv4                      517    2186               RISE  1       
I__4865/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__4865/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__4866/I                                       LocalMux                   0      2610               RISE  1       
I__4866/O                                       LocalMux                   486    3096               RISE  1       
I__4867/I                                       InMux                      0      3096               RISE  1       
I__4867/O                                       InMux                      382    3479               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_31_1/in0  LogicCell40_SEQ_MODE_1010  0      3479               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15435/I                                      GlobalMux                           0      0                  RISE  1       
I__15435/O                                      GlobalMux                           227    227                RISE  1       
I__15549/I                                      ClkMux                              0      227                RISE  1       
I__15549/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_31_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 19186


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             11264
---------------------------- ------
Clock To Out Delay            19186

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1747/I                                   Odrv12                     0      1420               RISE  1       
I__1747/O                                   Odrv12                     724    2143               RISE  1       
I__1748/I                                   Span12Mux_h                0      2143               RISE  1       
I__1748/O                                   Span12Mux_h                724    2867               RISE  1       
I__1749/I                                   Span12Mux_v                0      2867               RISE  1       
I__1749/O                                   Span12Mux_v                724    3590               RISE  1       
I__1750/I                                   Span12Mux_v                0      3590               RISE  1       
I__1750/O                                   Span12Mux_v                724    4314               RISE  1       
I__1751/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1751/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1752/I                                   LocalMux                   0      4665               RISE  1       
I__1752/O                                   LocalMux                   486    5151               RISE  1       
I__1753/I                                   IoInMux                    0      5151               RISE  1       
I__1753/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__10236/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__10236/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__10237/I                                  GlobalMux                  0      6443               RISE  1       
I__10237/O                                  GlobalMux                  227    6671               RISE  1       
I__10242/I                                  ClkMux                     0      6671               RISE  1       
I__10242/O                                  ClkMux                     455    7126               RISE  1       
up_cnt_20_LC_17_19_4/clk                    LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_17_19_4/lcout     LogicCell40_SEQ_MODE_1010  796    7922               RISE  3       
I__9033/I                      Odrv4                      0      7922               RISE  1       
I__9033/O                      Odrv4                      517    8438               RISE  1       
I__9036/I                      Span4Mux_v                 0      8438               RISE  1       
I__9036/O                      Span4Mux_v                 517    8955               RISE  1       
I__9039/I                      Span4Mux_v                 0      8955               RISE  1       
I__9039/O                      Span4Mux_v                 517    9472               RISE  1       
I__9041/I                      LocalMux                   0      9472               RISE  1       
I__9041/O                      LocalMux                   486    9958               RISE  1       
I__9042/I                      InMux                      0      9958               RISE  1       
I__9042/O                      InMux                      382    10340              RISE  1       
led_obuf_RNO_LC_16_30_6/in3    LogicCell40_SEQ_MODE_0000  0      10340              RISE  1       
led_obuf_RNO_LC_16_30_6/lcout  LogicCell40_SEQ_MODE_0000  465    10806              RISE  1       
I__8061/I                      Odrv12                     0      10806              RISE  1       
I__8061/O                      Odrv12                     724    11529              RISE  1       
I__8062/I                      Sp12to4                    0      11529              RISE  1       
I__8062/O                      Sp12to4                    631    12160              RISE  1       
I__8063/I                      Span4Mux_s2_v              0      12160              RISE  1       
I__8063/O                      Span4Mux_s2_v              372    12532              RISE  1       
I__8064/I                      LocalMux                   0      12532              RISE  1       
I__8064/O                      LocalMux                   486    13018              RISE  1       
I__8065/I                      IoInMux                    0      13018              RISE  1       
I__8065/O                      IoInMux                    382    13400              RISE  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13400              RISE  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   16698              FALL  1       
led_obuf_iopad/DIN             IO_PAD                     0      16698              FALL  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   19186              FALL  1       
led                            demo                       0      19186              FALL  1       

6.2.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 14189


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             12711
---------------------------- ------
Clock To Out Delay            14189

Launch Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15435/I                                     GlobalMux                           0      0                  RISE  1       
I__15435/O                                     GlobalMux                           227    227                RISE  1       
I__15546/I                                     ClkMux                              0      227                RISE  1       
I__15546/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_6_24_5/clk  LogicCell40_SEQ_MODE_1011           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_6_24_5/lcout             LogicCell40_SEQ_MODE_1011  796    1478               FALL  3       
I__8476/I                                                   Odrv12                     0      1478               FALL  1       
I__8476/O                                                   Odrv12                     796    2274               FALL  1       
I__8478/I                                                   Sp12to4                    0      2274               FALL  1       
I__8478/O                                                   Sp12to4                    662    2936               FALL  1       
I__8479/I                                                   Span4Mux_v                 0      2936               FALL  1       
I__8479/O                                                   Span4Mux_v                 548    3484               FALL  1       
I__8480/I                                                   LocalMux                   0      3484               FALL  1       
I__8480/O                                                   LocalMux                   455    3938               FALL  1       
I__8481/I                                                   InMux                      0      3938               FALL  1       
I__8481/O                                                   InMux                      320    4259               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_18_22_3/in0    LogicCell40_SEQ_MODE_0000  0      4259               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_18_22_3/lcout  LogicCell40_SEQ_MODE_0000  662    4920               RISE  1       
I__8409/I                                                   Odrv12                     0      4920               RISE  1       
I__8409/O                                                   Odrv12                     724    5644               RISE  1       
I__8410/I                                                   Sp12to4                    0      5644               RISE  1       
I__8410/O                                                   Sp12to4                    631    6275               RISE  1       
I__8411/I                                                   Span4Mux_h                 0      6275               RISE  1       
I__8411/O                                                   Span4Mux_h                 444    6719               RISE  1       
I__8412/I                                                   Span4Mux_h                 0      6719               RISE  1       
I__8412/O                                                   Span4Mux_h                 444    7163               RISE  1       
I__8413/I                                                   Span4Mux_s2_v              0      7163               RISE  1       
I__8413/O                                                   Span4Mux_s2_v              372    7536               RISE  1       
I__8414/I                                                   LocalMux                   0      7536               RISE  1       
I__8414/O                                                   LocalMux                   486    8021               RISE  1       
I__8415/I                                                   IoInMux                    0      8021               RISE  1       
I__8415/O                                                   IoInMux                    382    8404               RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      8404               RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   11701              FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      11701              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   14189              FALL  1       
usb_n:out                                                   demo                       0      14189              FALL  1       

6.2.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 13910


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             12432
---------------------------- ------
Clock To Out Delay            13910

Launch Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15435/I                                     GlobalMux                           0      0                  RISE  1       
I__15435/O                                     GlobalMux                           227    227                RISE  1       
I__15546/I                                     ClkMux                              0      227                RISE  1       
I__15546/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_6_24_5/clk  LogicCell40_SEQ_MODE_1011           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_6_24_5/lcout           LogicCell40_SEQ_MODE_1011  796    1478               FALL  3       
I__8476/I                                                 Odrv12                     0      1478               FALL  1       
I__8476/O                                                 Odrv12                     796    2274               FALL  1       
I__8478/I                                                 Sp12to4                    0      2274               FALL  1       
I__8478/O                                                 Sp12to4                    662    2936               FALL  1       
I__8479/I                                                 Span4Mux_v                 0      2936               FALL  1       
I__8479/O                                                 Span4Mux_v                 548    3484               FALL  1       
I__8480/I                                                 LocalMux                   0      3484               FALL  1       
I__8480/O                                                 LocalMux                   455    3938               FALL  1       
I__8482/I                                                 InMux                      0      3938               FALL  1       
I__8482/O                                                 InMux                      320    4259               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_18_22_2/in1    LogicCell40_SEQ_MODE_0000  0      4259               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_18_22_2/lcout  LogicCell40_SEQ_MODE_0000  558    4817               FALL  1       
I__8483/I                                                 Odrv12                     0      4817               FALL  1       
I__8483/O                                                 Odrv12                     796    5613               FALL  1       
I__8484/I                                                 Span12Mux_h                0      5613               FALL  1       
I__8484/O                                                 Span12Mux_h                796    6409               FALL  1       
I__8485/I                                                 Sp12to4                    0      6409               FALL  1       
I__8485/O                                                 Sp12to4                    662    7070               FALL  1       
I__8486/I                                                 Span4Mux_s0_v              0      7070               FALL  1       
I__8486/O                                                 Span4Mux_s0_v              279    7350               FALL  1       
I__8487/I                                                 LocalMux                   0      7350               FALL  1       
I__8487/O                                                 LocalMux                   455    7804               FALL  1       
I__8488/I                                                 IoInMux                    0      7804               FALL  1       
I__8488/O                                                 IoInMux                    320    8125               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      8125               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   11422              FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      11422              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   13910              FALL  1       
usb_p:out                                                 demo                       0      13910              FALL  1       

6.2.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 18028


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             10106
---------------------------- ------
Clock To Out Delay            18028

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1747/I                                   Odrv12                     0      1420               RISE  1       
I__1747/O                                   Odrv12                     724    2143               RISE  1       
I__1748/I                                   Span12Mux_h                0      2143               RISE  1       
I__1748/O                                   Span12Mux_h                724    2867               RISE  1       
I__1749/I                                   Span12Mux_v                0      2867               RISE  1       
I__1749/O                                   Span12Mux_v                724    3590               RISE  1       
I__1750/I                                   Span12Mux_v                0      3590               RISE  1       
I__1750/O                                   Span12Mux_v                724    4314               RISE  1       
I__1751/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1751/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1752/I                                   LocalMux                   0      4665               RISE  1       
I__1752/O                                   LocalMux                   486    5151               RISE  1       
I__1753/I                                   IoInMux                    0      5151               RISE  1       
I__1753/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__10236/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__10236/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__10237/I                                  GlobalMux                  0      6443               RISE  1       
I__10237/O                                  GlobalMux                  227    6671               RISE  1       
I__10243/I                                  ClkMux                     0      6671               RISE  1       
I__10243/O                                  ClkMux                     455    7126               RISE  1       
usb_pu_q_LC_11_17_3/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_11_17_3/lcout         LogicCell40_SEQ_MODE_1010  796    7922               FALL  2       
I__3368/I                         Odrv12                     0      7922               FALL  1       
I__3368/O                         Odrv12                     796    8718               FALL  1       
I__3370/I                         Span12Mux_v                0      8718               FALL  1       
I__3370/O                         Span12Mux_v                796    9513               FALL  1       
I__3371/I                         Span12Mux_h                0      9513               FALL  1       
I__3371/O                         Span12Mux_h                796    10309              FALL  1       
I__3372/I                         Sp12to4                    0      10309              FALL  1       
I__3372/O                         Sp12to4                    662    10971              FALL  1       
I__3373/I                         Span4Mux_s3_v              0      10971              FALL  1       
I__3373/O                         Span4Mux_s3_v              496    11467              FALL  1       
I__3374/I                         LocalMux                   0      11467              FALL  1       
I__3374/O                         LocalMux                   455    11922              FALL  1       
I__3375/I                         IoInMux                    0      11922              FALL  1       
I__3375/O                         IoInMux                    320    12242              FALL  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12242              FALL  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   15540              FALL  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      15540              FALL  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   18028              FALL  1       
usb_pu                            demo                       0      18028              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2827


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3509
---------------------------- ------
Hold Time                     -2827

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__2981/I                                       Odrv12                     0      1142               FALL  1       
I__2981/O                                       Odrv12                     796    1938               FALL  1       
I__2982/I                                       Span12Mux_v                0      1938               FALL  1       
I__2982/O                                       Span12Mux_v                796    2734               FALL  1       
I__2983/I                                       LocalMux                   0      2734               FALL  1       
I__2983/O                                       LocalMux                   455    3189               FALL  1       
I__2984/I                                       InMux                      0      3189               FALL  1       
I__2984/O                                       InMux                      320    3509               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_14_4/in0  LogicCell40_SEQ_MODE_1010  0      3509               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15435/I                                      GlobalMux                           0      0                  RISE  1       
I__15435/O                                      GlobalMux                           227    227                RISE  1       
I__15445/I                                      ClkMux                              0      227                RISE  1       
I__15445/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_14_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2259


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2941
---------------------------- ------
Hold Time                     -2259

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__4864/I                                       Odrv4                      0      1142               FALL  1       
I__4864/O                                       Odrv4                      548    1690               FALL  1       
I__4865/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__4865/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__4866/I                                       LocalMux                   0      2166               FALL  1       
I__4866/O                                       LocalMux                   455    2620               FALL  1       
I__4867/I                                       InMux                      0      2620               FALL  1       
I__4867/O                                       InMux                      320    2941               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_31_1/in0  LogicCell40_SEQ_MODE_1010  0      2941               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15435/I                                      GlobalMux                           0      0                  RISE  1       
I__15435/O                                      GlobalMux                           227    227                RISE  1       
I__15549/I                                      ClkMux                              0      227                RISE  1       
I__15549/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_31_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 18639


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             10717
---------------------------- ------
Clock To Out Delay            18639

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1747/I                                   Odrv12                     0      1420               RISE  1       
I__1747/O                                   Odrv12                     724    2143               RISE  1       
I__1748/I                                   Span12Mux_h                0      2143               RISE  1       
I__1748/O                                   Span12Mux_h                724    2867               RISE  1       
I__1749/I                                   Span12Mux_v                0      2867               RISE  1       
I__1749/O                                   Span12Mux_v                724    3590               RISE  1       
I__1750/I                                   Span12Mux_v                0      3590               RISE  1       
I__1750/O                                   Span12Mux_v                724    4314               RISE  1       
I__1751/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1751/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1752/I                                   LocalMux                   0      4665               RISE  1       
I__1752/O                                   LocalMux                   486    5151               RISE  1       
I__1753/I                                   IoInMux                    0      5151               RISE  1       
I__1753/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__10236/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__10236/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__10237/I                                  GlobalMux                  0      6443               RISE  1       
I__10237/O                                  GlobalMux                  227    6671               RISE  1       
I__10242/I                                  ClkMux                     0      6671               RISE  1       
I__10242/O                                  ClkMux                     455    7126               RISE  1       
up_cnt_20_LC_17_19_4/clk                    LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_17_19_4/lcout     LogicCell40_SEQ_MODE_1010  796    7922               RISE  3       
I__9033/I                      Odrv4                      0      7922               RISE  1       
I__9033/O                      Odrv4                      517    8438               RISE  1       
I__9036/I                      Span4Mux_v                 0      8438               RISE  1       
I__9036/O                      Span4Mux_v                 517    8955               RISE  1       
I__9039/I                      Span4Mux_v                 0      8955               RISE  1       
I__9039/O                      Span4Mux_v                 517    9472               RISE  1       
I__9041/I                      LocalMux                   0      9472               RISE  1       
I__9041/O                      LocalMux                   486    9958               RISE  1       
I__9042/I                      InMux                      0      9958               RISE  1       
I__9042/O                      InMux                      382    10340              RISE  1       
led_obuf_RNO_LC_16_30_6/in3    LogicCell40_SEQ_MODE_0000  0      10340              RISE  1       
led_obuf_RNO_LC_16_30_6/lcout  LogicCell40_SEQ_MODE_0000  424    10764              FALL  1       
I__8061/I                      Odrv12                     0      10764              FALL  1       
I__8061/O                      Odrv12                     796    11560              FALL  1       
I__8062/I                      Sp12to4                    0      11560              FALL  1       
I__8062/O                      Sp12to4                    662    12222              FALL  1       
I__8063/I                      Span4Mux_s2_v              0      12222              FALL  1       
I__8063/O                      Span4Mux_s2_v              372    12594              FALL  1       
I__8064/I                      LocalMux                   0      12594              FALL  1       
I__8064/O                      LocalMux                   455    13049              FALL  1       
I__8065/I                      IoInMux                    0      13049              FALL  1       
I__8065/O                      IoInMux                    320    13369              FALL  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13369              FALL  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   16325              RISE  1       
led_obuf_iopad/DIN             IO_PAD                     0      16325              RISE  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   18639              RISE  1       
led                            demo                       0      18639              RISE  1       

6.5.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10742


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              9264
---------------------------- ------
Clock To Out Delay            10742

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15435/I                                           GlobalMux                           0      0                  RISE  1       
I__15435/O                                           GlobalMux                           227    227                RISE  1       
I__15490/I                                           ClkMux                              0      227                RISE  1       
I__15490/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_18_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_18_4/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  9       
I__8417/I                                                        LocalMux                   0      1478               FALL  1       
I__8417/O                                                        LocalMux                   455    1933               FALL  1       
I__8423/I                                                        InMux                      0      1933               FALL  1       
I__8423/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_7_18_1/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_7_18_1/lcout  LogicCell40_SEQ_MODE_0000  465    2719               RISE  6       
I__8379/I                                                        Odrv12                     0      2719               RISE  1       
I__8379/O                                                        Odrv12                     724    3442               RISE  1       
I__8382/I                                                        Span12Mux_h                0      3442               RISE  1       
I__8382/O                                                        Span12Mux_h                724    4166               RISE  1       
I__8386/I                                                        Span12Mux_v                0      4166               RISE  1       
I__8386/O                                                        Span12Mux_v                724    4889               RISE  1       
I__8392/I                                                        Sp12to4                    0      4889               RISE  1       
I__8392/O                                                        Sp12to4                    631    5520               RISE  1       
I__8395/I                                                        LocalMux                   0      5520               RISE  1       
I__8395/O                                                        LocalMux                   486    6006               RISE  1       
I__8397/I                                                        InMux                      0      6006               RISE  1       
I__8397/O                                                        InMux                      382    6388               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_6_31_2/in0    LogicCell40_SEQ_MODE_0000  0      6388               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_6_31_2/lcout  LogicCell40_SEQ_MODE_0000  569    6957               FALL  2       
I__2304/I                                                        Odrv4                      0      6957               FALL  1       
I__2304/O                                                        Odrv4                      548    7505               FALL  1       
I__2306/I                                                        Span4Mux_s1_v              0      7505               FALL  1       
I__2306/O                                                        Span4Mux_s1_v              289    7794               FALL  1       
I__2308/I                                                        LocalMux                   0      7794               FALL  1       
I__2308/O                                                        LocalMux                   455    8249               FALL  1       
I__2310/I                                                        IoInMux                    0      8249               FALL  1       
I__2310/O                                                        IoInMux                    320    8569               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      8569               FALL  1       
u_usb_n_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    8828               RISE  1       
u_usb_n_iopad/OE                                                 IO_PAD                     0      8828               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   10742              RISE  1       
usb_n:out                                                        demo                       0      10742              RISE  1       

6.5.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10742


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              9264
---------------------------- ------
Clock To Out Delay            10742

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__15435/I                                           GlobalMux                           0      0                  RISE  1       
I__15435/O                                           GlobalMux                           227    227                RISE  1       
I__15490/I                                           ClkMux                              0      227                RISE  1       
I__15490/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_18_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_18_4/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  9       
I__8417/I                                                        LocalMux                   0      1478               FALL  1       
I__8417/O                                                        LocalMux                   455    1933               FALL  1       
I__8423/I                                                        InMux                      0      1933               FALL  1       
I__8423/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_7_18_1/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_7_18_1/lcout  LogicCell40_SEQ_MODE_0000  465    2719               RISE  6       
I__8379/I                                                        Odrv12                     0      2719               RISE  1       
I__8379/O                                                        Odrv12                     724    3442               RISE  1       
I__8382/I                                                        Span12Mux_h                0      3442               RISE  1       
I__8382/O                                                        Span12Mux_h                724    4166               RISE  1       
I__8386/I                                                        Span12Mux_v                0      4166               RISE  1       
I__8386/O                                                        Span12Mux_v                724    4889               RISE  1       
I__8392/I                                                        Sp12to4                    0      4889               RISE  1       
I__8392/O                                                        Sp12to4                    631    5520               RISE  1       
I__8395/I                                                        LocalMux                   0      5520               RISE  1       
I__8395/O                                                        LocalMux                   486    6006               RISE  1       
I__8397/I                                                        InMux                      0      6006               RISE  1       
I__8397/O                                                        InMux                      382    6388               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_6_31_2/in0    LogicCell40_SEQ_MODE_0000  0      6388               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_6_31_2/lcout  LogicCell40_SEQ_MODE_0000  569    6957               FALL  2       
I__2303/I                                                        Odrv4                      0      6957               FALL  1       
I__2303/O                                                        Odrv4                      548    7505               FALL  1       
I__2305/I                                                        Span4Mux_s1_v              0      7505               FALL  1       
I__2305/O                                                        Span4Mux_s1_v              289    7794               FALL  1       
I__2307/I                                                        LocalMux                   0      7794               FALL  1       
I__2307/O                                                        LocalMux                   455    8249               FALL  1       
I__2309/I                                                        IoInMux                    0      8249               FALL  1       
I__2309/O                                                        IoInMux                    320    8569               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      8569               FALL  1       
u_usb_p_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    8828               RISE  1       
u_usb_p_iopad/OE                                                 IO_PAD                     0      8828               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   10742              RISE  1       
usb_p:out                                                        demo                       0      10742              RISE  1       

6.5.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 17327


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9405
---------------------------- ------
Clock To Out Delay            17327

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         demo                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1747/I                                   Odrv12                     0      1420               RISE  1       
I__1747/O                                   Odrv12                     724    2143               RISE  1       
I__1748/I                                   Span12Mux_h                0      2143               RISE  1       
I__1748/O                                   Span12Mux_h                724    2867               RISE  1       
I__1749/I                                   Span12Mux_v                0      2867               RISE  1       
I__1749/O                                   Span12Mux_v                724    3590               RISE  1       
I__1750/I                                   Span12Mux_v                0      3590               RISE  1       
I__1750/O                                   Span12Mux_v                724    4314               RISE  1       
I__1751/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1751/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1752/I                                   LocalMux                   0      4665               RISE  1       
I__1752/O                                   LocalMux                   486    5151               RISE  1       
I__1753/I                                   IoInMux                    0      5151               RISE  1       
I__1753/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  29      
I__10236/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__10236/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__10237/I                                  GlobalMux                  0      6443               RISE  1       
I__10237/O                                  GlobalMux                  227    6671               RISE  1       
I__10243/I                                  ClkMux                     0      6671               RISE  1       
I__10243/O                                  ClkMux                     455    7126               RISE  1       
usb_pu_q_LC_11_17_3/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_11_17_3/lcout         LogicCell40_SEQ_MODE_1010  796    7922               RISE  2       
I__3368/I                         Odrv12                     0      7922               RISE  1       
I__3368/O                         Odrv12                     724    8645               RISE  1       
I__3370/I                         Span12Mux_v                0      8645               RISE  1       
I__3370/O                         Span12Mux_v                724    9369               RISE  1       
I__3371/I                         Span12Mux_h                0      9369               RISE  1       
I__3371/O                         Span12Mux_h                724    10092              RISE  1       
I__3372/I                         Sp12to4                    0      10092              RISE  1       
I__3372/O                         Sp12to4                    631    10723              RISE  1       
I__3373/I                         Span4Mux_s3_v              0      10723              RISE  1       
I__3373/O                         Span4Mux_s3_v              465    11188              RISE  1       
I__3374/I                         LocalMux                   0      11188              RISE  1       
I__3374/O                         LocalMux                   486    11674              RISE  1       
I__3375/I                         IoInMux                    0      11674              RISE  1       
I__3375/O                         IoInMux                    382    12056              RISE  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      12056              RISE  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   15013              RISE  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      15013              RISE  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   17327              RISE  1       
usb_pu                            demo                       0      17327              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

