Classic Timing Analyzer report for addr_mux
Mon Oct 16 19:02:05 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                  ;
+------------------------------+-------+---------------+-------------+----------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From           ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------------+-------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.154 ns   ; dir_addr_in[6] ; abus_out[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;                ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------+
; tpd                                                                        ;
+-------+-------------------+-----------------+----------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From           ; To          ;
+-------+-------------------+-----------------+----------------+-------------+
; N/A   ; None              ; 14.154 ns       ; dir_addr_in[6] ; abus_out[2] ;
; N/A   ; None              ; 13.971 ns       ; dir_addr_in[1] ; abus_out[2] ;
; N/A   ; None              ; 13.525 ns       ; dir_addr_in[6] ; abus_out[1] ;
; N/A   ; None              ; 13.342 ns       ; dir_addr_in[1] ; abus_out[1] ;
; N/A   ; None              ; 13.339 ns       ; dir_addr_in[2] ; abus_out[2] ;
; N/A   ; None              ; 13.236 ns       ; dir_addr_in[5] ; abus_out[2] ;
; N/A   ; None              ; 13.217 ns       ; dir_addr_in[4] ; abus_out[2] ;
; N/A   ; None              ; 12.979 ns       ; dir_addr_in[3] ; abus_out[2] ;
; N/A   ; None              ; 12.845 ns       ; ind_addr_in[2] ; abus_out[2] ;
; N/A   ; None              ; 12.710 ns       ; dir_addr_in[2] ; abus_out[1] ;
; N/A   ; None              ; 12.607 ns       ; dir_addr_in[5] ; abus_out[1] ;
; N/A   ; None              ; 12.588 ns       ; dir_addr_in[4] ; abus_out[1] ;
; N/A   ; None              ; 12.350 ns       ; dir_addr_in[3] ; abus_out[1] ;
; N/A   ; None              ; 11.975 ns       ; ind_addr_in[1] ; abus_out[1] ;
; N/A   ; None              ; 11.529 ns       ; dir_addr_in[6] ; abus_out[0] ;
; N/A   ; None              ; 11.303 ns       ; dir_addr_in[6] ; abus_out[4] ;
; N/A   ; None              ; 11.265 ns       ; dir_addr_in[6] ; abus_out[7] ;
; N/A   ; None              ; 11.254 ns       ; dir_addr_in[6] ; abus_out[5] ;
; N/A   ; None              ; 11.234 ns       ; dir_addr_in[6] ; abus_out[6] ;
; N/A   ; None              ; 11.222 ns       ; dir_addr_in[6] ; abus_out[3] ;
; N/A   ; None              ; 11.220 ns       ; dir_addr_in[6] ; abus_out[8] ;
; N/A   ; None              ; 11.083 ns       ; dir_addr_in[1] ; abus_out[7] ;
; N/A   ; None              ; 11.051 ns       ; dir_addr_in[1] ; abus_out[6] ;
; N/A   ; None              ; 11.040 ns       ; dir_addr_in[1] ; abus_out[3] ;
; N/A   ; None              ; 11.038 ns       ; dir_addr_in[1] ; abus_out[8] ;
; N/A   ; None              ; 11.029 ns       ; dir_addr_in[1] ; abus_out[5] ;
; N/A   ; None              ; 10.986 ns       ; ind_addr_in[6] ; abus_out[6] ;
; N/A   ; None              ; 10.828 ns       ; rp_in[0]       ; abus_out[7] ;
; N/A   ; None              ; 10.802 ns       ; dir_addr_in[1] ; abus_out[0] ;
; N/A   ; None              ; 10.666 ns       ; rp_in[1]       ; abus_out[8] ;
; N/A   ; None              ; 10.611 ns       ; dir_addr_in[5] ; abus_out[0] ;
; N/A   ; None              ; 10.592 ns       ; dir_addr_in[4] ; abus_out[0] ;
; N/A   ; None              ; 10.575 ns       ; dir_addr_in[1] ; abus_out[4] ;
; N/A   ; None              ; 10.451 ns       ; dir_addr_in[2] ; abus_out[7] ;
; N/A   ; None              ; 10.419 ns       ; dir_addr_in[2] ; abus_out[6] ;
; N/A   ; None              ; 10.408 ns       ; dir_addr_in[2] ; abus_out[3] ;
; N/A   ; None              ; 10.406 ns       ; dir_addr_in[2] ; abus_out[8] ;
; N/A   ; None              ; 10.406 ns       ; ind_addr_in[3] ; abus_out[3] ;
; N/A   ; None              ; 10.397 ns       ; dir_addr_in[2] ; abus_out[5] ;
; N/A   ; None              ; 10.385 ns       ; dir_addr_in[5] ; abus_out[4] ;
; N/A   ; None              ; 10.366 ns       ; dir_addr_in[4] ; abus_out[4] ;
; N/A   ; None              ; 10.347 ns       ; dir_addr_in[5] ; abus_out[7] ;
; N/A   ; None              ; 10.336 ns       ; dir_addr_in[5] ; abus_out[5] ;
; N/A   ; None              ; 10.328 ns       ; dir_addr_in[4] ; abus_out[7] ;
; N/A   ; None              ; 10.317 ns       ; dir_addr_in[4] ; abus_out[5] ;
; N/A   ; None              ; 10.316 ns       ; dir_addr_in[5] ; abus_out[6] ;
; N/A   ; None              ; 10.304 ns       ; dir_addr_in[5] ; abus_out[3] ;
; N/A   ; None              ; 10.302 ns       ; dir_addr_in[5] ; abus_out[8] ;
; N/A   ; None              ; 10.297 ns       ; dir_addr_in[4] ; abus_out[6] ;
; N/A   ; None              ; 10.285 ns       ; dir_addr_in[4] ; abus_out[3] ;
; N/A   ; None              ; 10.283 ns       ; dir_addr_in[4] ; abus_out[8] ;
; N/A   ; None              ; 10.170 ns       ; dir_addr_in[2] ; abus_out[0] ;
; N/A   ; None              ; 10.091 ns       ; dir_addr_in[3] ; abus_out[7] ;
; N/A   ; None              ; 10.059 ns       ; dir_addr_in[3] ; abus_out[6] ;
; N/A   ; None              ; 10.048 ns       ; dir_addr_in[3] ; abus_out[3] ;
; N/A   ; None              ; 10.046 ns       ; dir_addr_in[3] ; abus_out[8] ;
; N/A   ; None              ; 10.037 ns       ; dir_addr_in[3] ; abus_out[5] ;
; N/A   ; None              ; 9.989 ns        ; ind_addr_in[7] ; abus_out[7] ;
; N/A   ; None              ; 9.970 ns        ; irp_in         ; abus_out[8] ;
; N/A   ; None              ; 9.943 ns        ; dir_addr_in[2] ; abus_out[4] ;
; N/A   ; None              ; 9.905 ns        ; ind_addr_in[5] ; abus_out[5] ;
; N/A   ; None              ; 9.902 ns        ; dir_addr_in[0] ; abus_out[2] ;
; N/A   ; None              ; 9.810 ns        ; dir_addr_in[3] ; abus_out[0] ;
; N/A   ; None              ; 9.686 ns        ; ind_addr_in[4] ; abus_out[4] ;
; N/A   ; None              ; 9.583 ns        ; dir_addr_in[3] ; abus_out[4] ;
; N/A   ; None              ; 9.273 ns        ; dir_addr_in[0] ; abus_out[1] ;
; N/A   ; None              ; 7.014 ns        ; dir_addr_in[0] ; abus_out[7] ;
; N/A   ; None              ; 6.982 ns        ; dir_addr_in[0] ; abus_out[6] ;
; N/A   ; None              ; 6.971 ns        ; dir_addr_in[0] ; abus_out[3] ;
; N/A   ; None              ; 6.969 ns        ; dir_addr_in[0] ; abus_out[8] ;
; N/A   ; None              ; 6.960 ns        ; dir_addr_in[0] ; abus_out[5] ;
; N/A   ; None              ; 6.740 ns        ; ind_addr_in[0] ; abus_out[0] ;
; N/A   ; None              ; 6.733 ns        ; dir_addr_in[0] ; abus_out[0] ;
; N/A   ; None              ; 6.506 ns        ; dir_addr_in[0] ; abus_out[4] ;
+-------+-------------------+-----------------+----------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Oct 16 19:02:05 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off addr_mux -c addr_mux --timing_analysis_only
Info: Longest tpd from source pin "dir_addr_in[6]" to destination pin "abus_out[2]" is 14.154 ns
    Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC7; Fanout = 2; PIN Node = 'dir_addr_in[6]'
    Info: 2: + IC(6.087 ns) + CELL(0.275 ns) = 7.202 ns; Loc. = LCCOMB_X8_Y35_N2; Fanout = 9; COMB Node = 'Mux8~1'
    Info: 3: + IC(0.306 ns) + CELL(0.150 ns) = 7.658 ns; Loc. = LCCOMB_X8_Y35_N16; Fanout = 1; COMB Node = 'Mux6~0'
    Info: 4: + IC(3.854 ns) + CELL(2.642 ns) = 14.154 ns; Loc. = PIN_D23; Fanout = 0; PIN Node = 'abus_out[2]'
    Info: Total cell delay = 3.907 ns ( 27.60 % )
    Info: Total interconnect delay = 10.247 ns ( 72.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Mon Oct 16 19:02:05 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


