
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _331_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _335_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.04    0.06    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.12 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.05    0.13    0.26 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.05    0.00    0.26 ^ _331_/CLK (sky130_fd_sc_hd__dfrtp_4)
     7    0.02    0.09    0.51    0.76 v _331_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         one_second_counter[0] (net)
                  0.09    0.00    0.77 v _164_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.08    0.30    1.06 v _164_/X (sky130_fd_sc_hd__and4_2)
                                         _156_ (net)
                  0.08    0.00    1.06 v _165_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.07    0.29    1.35 v _165_/X (sky130_fd_sc_hd__and4_2)
                                         _157_ (net)
                  0.07    0.00    1.35 v _166_/B (sky130_fd_sc_hd__and2_1)
     5    0.02    0.09    0.22    1.57 v _166_/X (sky130_fd_sc_hd__and2_1)
                                         _158_ (net)
                  0.09    0.00    1.57 v _187_/A2 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.28    1.85 v _187_/X (sky130_fd_sc_hd__o31a_1)
                                         _072_ (net)
                  0.05    0.00    1.85 v _189_/B (sky130_fd_sc_hd__or3_2)
     1    0.01    0.10    0.49    2.34 v _189_/X (sky130_fd_sc_hd__or3_2)
                                         _074_ (net)
                  0.10    0.00    2.34 v _190_/B2 (sky130_fd_sc_hd__a22oi_4)
     9    0.03    0.26    0.26    2.61 ^ _190_/Y (sky130_fd_sc_hd__a22oi_4)
                                         _075_ (net)
                  0.26    0.00    2.61 ^ _191_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.15    0.25    2.85 ^ _191_/X (sky130_fd_sc_hd__buf_2)
                                         _076_ (net)
                  0.15    0.00    2.85 ^ _290_/B (sky130_fd_sc_hd__and3_1)
     1    0.01    0.08    0.20    3.05 ^ _290_/X (sky130_fd_sc_hd__and3_1)
                                         _150_ (net)
                  0.08    0.00    3.05 ^ _291_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.11    0.14    3.19 ^ _291_/X (sky130_fd_sc_hd__buf_1)
                                         _021_ (net)
                  0.11    0.00    3.19 ^ _335_/D (sky130_fd_sc_hd__dfrtp_2)
                                  3.19   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.04    0.06    0.12   10.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.12 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.05    0.13   10.26 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.05    0.00   10.26 ^ _335_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00   10.26   clock reconvergence pessimism
                         -0.08   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.99   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  reset
Warning: There are 3 unconstrained endpoints.
  count[0]
  count[1]
  count[2]
