/*
 * Phoenix-RTOS
 *
 * plo - operating system loader
 *
 * STM32 XSPI Regular-command Flash driver
 *
 * Copyright 2020, 2025 Phoenix Systems
 * Author: Aleksander Kaminski, Jacek Maksymowicz
 *
 * This file is part of Phoenix-RTOS.
 *
 * %LICENSE%
 */

#include "xspi_common.h"
#include "flash_params.h"

typedef struct {
	u32 ccr;
	u32 tcr;
	u32 ir;
} flash_xspiSetup_t;

typedef struct {
	flash_xspiSetup_t reg;
	u32 addr;
	u32 dataLen;
	u8 isRead;
} flash_opDefinition_t;


/* Parameters of Flash memory connected to a controller */
static struct flash_memParams {
	unsigned char device_id[6];
	int (*init_fn)(int minor);
	flash_opParameters_t params;
	u32 memoryType;
	flash_xspiSetup_t read;
	flash_xspiSetup_t write;
	flash_xspiSetup_t erase;
	const flash_opDefinition_t *chipErase;
	const flash_opDefinition_t *status;
	const flash_opDefinition_t *wrEn;
	const flash_opDefinition_t *wrDis;
	const char *name;
} memParams[XSPI_N_CONTROLLERS];


#define PHASE_TYPE_NO  0
#define PHASE_TYPE_S1  1
#define PHASE_TYPE_S2  2
#define PHASE_TYPE_S4  3
#define PHASE_TYPE_S8  4
#define PHASE_TYPE_D1  (1 | 8)
#define PHASE_TYPE_D2  (2 | 8)
#define PHASE_TYPE_D4  (3 | 8)
#define PHASE_TYPE_D8  (4 | 8)
#define PHASE_TYPE_D16 (5 | 8)

#define MAKE_CCR_VALUE(itype, atype, mtype, dtype, ilen, alen, mlen, dqs) ( \
		((PHASE_TYPE_##itype) << 0) | \
		((PHASE_TYPE_##atype) << 8) | \
		((PHASE_TYPE_##mtype) << 16) | \
		((PHASE_TYPE_##dtype) << 24) | \
		((((ilen) - 1) & 0x3) << 4) | \
		((((alen) - 1) & 0x3) << 12) | \
		((((mlen) - 1) & 0x3) << 20) | \
		(((dqs) & 0x1) << 29))

/* Definitions of default SPI Flash commands */

static const flash_opDefinition_t opDef_read_id = {
	.reg = {
		.ccr = MAKE_CCR_VALUE(S1, NO, NO, S1, 1, 0, 0, 0),
		.tcr = 0,
		.ir = 0x9f,
	},
	.dataLen = 6,
	.addr = 0,
	.isRead = 1,
};


static const flash_opDefinition_t opDef_enter_4byte = {
	.reg = {
		.ccr = MAKE_CCR_VALUE(S1, NO, NO, NO, 1, 0, 0, 0),
		.tcr = 0,
		.ir = 0xb7,
	},
	.dataLen = 0,
	.addr = 0,
	.isRead = 0,
};


static const flash_opDefinition_t opDef_read_status = {
	.reg = {
		.ccr = MAKE_CCR_VALUE(S1, NO, NO, S1, 1, 0, 0, 0),
		.tcr = 0,
		.ir = 0x05,
	},
	.dataLen = 1,
	.addr = 0,
	.isRead = 1,
};


static const flash_opDefinition_t opDef_write_enable = {
	.reg = {
		.ccr = MAKE_CCR_VALUE(S1, NO, NO, NO, 1, 0, 0, 0),
		.tcr = 0,
		.ir = 0x06,
	},
	.dataLen = 0,
	.addr = 0,
	.isRead = 0,
};


static const flash_opDefinition_t opDef_write_disable = {
	.reg = {
		.ccr = MAKE_CCR_VALUE(S1, NO, NO, NO, 1, 0, 0, 0),
		.tcr = 0,
		.ir = 0x04,
	},
	.dataLen = 0,
	.addr = 0,
	.isRead = 0,
};


static const flash_opDefinition_t opDef_chip_erase = {
	.reg = {
		.ccr = MAKE_CCR_VALUE(S1, NO, NO, NO, 1, 0, 0, 0),
		.tcr = 0,
		.ir = 0x60,
	},
	.dataLen = 0,
	.addr = 0,
	.isRead = 0,
};


/* Definitions of octal-SPI Flash commands */


static const flash_opDefinition_t opDef_octa_read_status = {
	.reg = {
		.ccr = MAKE_CCR_VALUE(D8, D8, NO, S8, 2, 4, 0, 1),
		.tcr = 4,
		.ir = 0x05fa,
	},
	.dataLen = 2,
	.addr = 0,
	.isRead = 1,
};


static const flash_opDefinition_t opDef_octa_write_enable = {
	.reg = {
		.ccr = MAKE_CCR_VALUE(D8, NO, NO, NO, 2, 0, 0, 0),
		.tcr = 0,
		.ir = 0x06f9,
	},
	.dataLen = 0,
	.addr = 0,
	.isRead = 0,
};


static const flash_opDefinition_t opDef_octa_write_disable = {
	.reg = {
		.ccr = MAKE_CCR_VALUE(D8, NO, NO, NO, 2, 0, 0, 0),
		.tcr = 0,
		.ir = 0x04fb,
	},
	.dataLen = 0,
	.addr = 0,
	.isRead = 0,
};


static const flash_opDefinition_t opDef_octa_chip_erase = {
	.reg = {
		.ccr = MAKE_CCR_VALUE(D8, NO, NO, NO, 2, 0, 0, 0),
		.tcr = 0,
		.ir = 0x609f,
	},
	.dataLen = 0,
	.addr = 0,
	.isRead = 0,
};


static const u32 opModeToCCR[operation_io_types] = {
	[operation_io_111] = MAKE_CCR_VALUE(S1, S1, S1, S1, 1, 1, 1, 0),
	[operation_io_112] = MAKE_CCR_VALUE(S1, S1, S1, S2, 1, 1, 1, 0),
	[operation_io_122] = MAKE_CCR_VALUE(S1, S2, S2, S2, 1, 1, 1, 0),
	[operation_io_114] = MAKE_CCR_VALUE(S1, S1, S1, S4, 1, 1, 1, 0),
	[operation_io_144] = MAKE_CCR_VALUE(S1, S4, S4, S4, 1, 1, 1, 0),
	[operation_io_222] = MAKE_CCR_VALUE(S2, S2, S2, S2, 1, 1, 1, 0),
	[operation_io_444] = MAKE_CCR_VALUE(S4, S4, S4, S4, 1, 1, 1, 0),
	[operation_io_444d] = MAKE_CCR_VALUE(D4, D4, D4, D4, 1, 1, 1, 1),
	[operation_io_188] = MAKE_CCR_VALUE(S1, S8, S8, S8, 1, 1, 1, 0),
	[operation_io_188d] = MAKE_CCR_VALUE(S1, D8, D8, D8, 1, 1, 1, 1),
	[operation_io_888] = MAKE_CCR_VALUE(S8, S8, S8, S8, 1, 1, 1, 0),
	[operation_io_888d] = MAKE_CCR_VALUE(D8, D8, D8, D8, 1, 1, 1, 1),
};


static u32 flashdrv_makeCCRValue(
		u8 opMode,
		u8 opcodeType,
		u8 addrBytes,
		u8 modeBytes,
		u8 hasData)
{
	u32 ccr = opModeToCCR[opMode];
	if (opcodeType != flash_opcode_8b) {
		ccr |= 1 << 4; /* 2-byte instruction */
	}

	if (addrBytes != 0) {
		ccr |= (addrBytes - 1) << 12;
	}
	else {
		ccr &= ~(0x7 << 8); /* No address */
	}

	if (modeBytes != 0) {
		ccr |= (modeBytes - 1) << 20;
	}
	else {
		ccr &= ~(0x7 << 16); /* No mode bytes */
	}

	if (hasData == 0) {
		ccr &= ~(0x7 << 24); /* No data bytes */
	}

	return ccr;
}


static u32 flashdrv_makeIRValue(u8 opcodeType, u16 opcode)
{
	switch (opcodeType) {
		case flash_opcode_8b_repeat:
			return ((u32)opcode << 8) | opcode;

		case flash_opcode_8b_inverse:
			return ((u32)opcode << 8) | (~opcode & 0xff);

		default:
			return opcode;
	}
}


static u32 flashdrv_changeCtrlMode(unsigned int minor, u32 new_mode)
{
	const xspi_ctrlParams_t *p = &xspi_ctrlParams[minor];
	struct flash_memParams *mp = &memParams[minor];
	u32 prev_mode, v;

	v = *(p->ctrl + xspi_cr);
	prev_mode = (v & XSPI_CR_MODE_MASK);
	if (prev_mode == new_mode) {
		return prev_mode;
	}

	if ((prev_mode == XSPI_CR_MODE_MEMORY) || (prev_mode == XSPI_CR_MODE_AUTOPOLL)) {
		hal_cpuDataMemoryBarrier();
		*(p->ctrl + xspi_cr) = v | (1 << 1); /* Abort operation in progress */
		xspi_waitBusy(minor);
		// *(p->ctrl + xspi_cr) &= ~(1 << 26); /* Disable AXI prefetch */
		// hal_cpuDataMemoryBarrier();
	}

	v &= ~XSPI_CR_MODE_MASK;
	if (new_mode == XSPI_CR_MODE_MEMORY) {
		*(p->ctrl + xspi_cr) = v;
		hal_cpuDataMemoryBarrier();
		xspi_waitBusy(minor);

		*(p->ctrl + xspi_ccr) = mp->read.ccr;
		*(p->ctrl + xspi_tcr) = mp->read.tcr;
		*(p->ctrl + xspi_ir) = mp->read.ir;
		hal_cpuDataMemoryBarrier();
		// *(p->ctrl + xspi_cr) &= ~(3 << 25); /* Enable prefetch */
		// hal_cpuDataMemoryBarrier();
	}

	v |= new_mode;
	*(p->ctrl + xspi_cr) = v;
	xspi_waitBusy(minor);

	/* Clear any flags that may have been set (e.g. in autopoll or memory-mapped mode) */
	*(p->ctrl + xspi_fcr) = XSPI_SR_TCF | XSPI_SR_SMF;
	return prev_mode;
}


static inline int flashdrv_opHasAddr(const flash_opDefinition_t *opDef)
{
	return ((opDef->reg.ccr >> 8) & 0x7) != 0;
}


static void flashdrv_performOp(unsigned int minor, const flash_opDefinition_t *opDef, unsigned char *data)
{
	const xspi_ctrlParams_t *p = &xspi_ctrlParams[minor];
	flashdrv_changeCtrlMode(minor, (opDef->isRead != 0) ? XSPI_CR_MODE_IREAD : XSPI_CR_MODE_IWRITE);
	if (opDef->dataLen != 0) {
		*(p->ctrl + xspi_dlr) = opDef->dataLen - 1;
	}

	*(p->ctrl + xspi_ccr) = opDef->reg.ccr;
	*(p->ctrl + xspi_tcr) = opDef->reg.tcr;
	/* If indirect read mode and no address, this write triggers the operation */
	*(p->ctrl + xspi_ir) = opDef->reg.ir;
	if (flashdrv_opHasAddr(opDef)) {
		/* If indirect read mode with address, this write triggers the operation */
		*(p->ctrl + xspi_ar) = opDef->addr;
	}

	xspi_transferFifo(minor, data, opDef->dataLen, opDef->isRead);
}


static int flashdrv_waitForWriteCompletion(unsigned int minor, const flash_opDefinition_t *opDef, u32 timeout)
{
	int ret = 0;
	const xspi_ctrlParams_t *p = &xspi_ctrlParams[minor];
	time_t time_start = hal_timerGet();

	flashdrv_changeCtrlMode(minor, XSPI_CR_MODE_AUTOPOLL);
	*(p->ctrl + xspi_psmkr) = 0x01; /* Check bit 0 */
	*(p->ctrl + xspi_psmar) = 0x00; /* Check until it's cleared */
	*(p->ctrl + xspi_pir) = 0x10;
	*(p->ctrl + xspi_dlr) = opDef->dataLen - 1;
	*(p->ctrl + xspi_ccr) = opDef->reg.ccr;
	*(p->ctrl + xspi_tcr) = opDef->reg.tcr;
	/* If command has no address, writing XSPI_IR starts the operation */
	*(p->ctrl + xspi_ir) = opDef->reg.ir;
	if (flashdrv_opHasAddr(opDef)) {
		/* If command has address, writing XSPI_AR starts the operation */
		*(p->ctrl + xspi_ar) = opDef->addr;
	}

	while (1) {
		if ((*(p->ctrl + xspi_sr) & XSPI_SR_SMF) != 0) {
			break;
		}

		if (hal_timerGet() - time_start > timeout) {
			*(p->ctrl + xspi_cr) |= (1 << 1); /* Abort auto-polling */
			ret = -ETIME;
			break;
		}
	}
	*(p->ctrl + xspi_fcr) = XSPI_SR_SMF;
	return ret;
}


static int flashdrv_writeEnable(unsigned int minor, int enable)
{
	/* Depending on command status may be 1 or 2 bytes long.
	 * We only care about the first byte, but need to allocate a large enough buffer. */
	u8 status[2];
	const flash_opDefinition_t *opDef = enable ? memParams[minor].wrEn : memParams[minor].wrDis;
	unsigned retries = 10;
	enable = (enable != 0) ? 1 : 0;

	/* Set flag and verify until it's set - required according to Macronix datasheet */
	do {
		if (retries == 0) {
			return -EIO;
		}

		retries--;
		flashdrv_performOp(minor, opDef, NULL);
		flashdrv_performOp(minor, memParams[minor].status, status);
	} while (((status[0] >> 1) & 1) != enable);

	return 0;
}


/* Perform a write-like operation (program or erase) */
static ssize_t flashdrv_performWriteOp(
		unsigned int minor,
		const flash_opDefinition_t *opDef,
		const void *data,
		u32 timeout)
{
	if (flashdrv_writeEnable(minor, 1) < 0) {
		return -EIO;
	}

	flashdrv_performOp(minor, opDef, (void *)data);
	return flashdrv_waitForWriteCompletion(minor, memParams[minor].status, timeout);
}


/* Puts controller into a mode where SFDP data can be accessed within the address space.
 * Returns pointer to SFDP data. */
static const u32 *flashdrv_mountSfdp(int minor)
{
	const xspi_ctrlParams_t *p = &xspi_ctrlParams[minor];
	struct flash_memParams *mp = &memParams[minor];

	mp->read.ccr = MAKE_CCR_VALUE(S1, S1, NO, S1, 1, 3, 0, 0);
	mp->read.tcr = 8;   /* 8 dummy cycles, no sample shifting */
	mp->read.ir = 0x5a; /* Set read command to 0x5a (READ SERIAL FLASH DISCOVERY PARAMETER) */
	flashdrv_changeCtrlMode(minor, XSPI_CR_MODE_MEMORY);
	return p->start;
}


static int flashdrv_detectGeneric(int minor, flash_opParameters_t *res, unsigned char *device_id)
{
	(void)device_id;
	return flashdrv_parseSfdp(flashdrv_mountSfdp(minor), res, 0);
}


static u8 flashdrv_modeCyclesToBits(u8 readIoType, u8 cycles)
{
	switch (readIoType) {
		case operation_io_888: /* Fall-through */
		case operation_io_888d:
			return cycles * 8;

		case operation_io_144: /* Fall-through */
		case operation_io_444: /* Fall-through */
		case operation_io_444d:
			return cycles * 4;

		case operation_io_122: /* Fall-through */
		case operation_io_222:
			return cycles * 2;

		default:
			return cycles;
	}
}


static void flashdrv_fillOperations(struct flash_memParams *mp)
{
	flash_opParameters_t *fp = &mp->params;
	u32 readModeBytes = 0, v;

	if (fp->readModeCyc != 0) {
		v = flashdrv_modeCyclesToBits(fp->readIoType, fp->readModeCyc);
		if ((v % 8) != 0 || ((v / 8) > 4)) {
			/* This controller only supports mode bytes (not bits). If number of bits is % 8 != 0, treat them
			 * as if they were dummy cycles.
			 * This is not entirely correct, but in this case it's likely that the data in SFDP is inaccurate anyway
			 * (manufacturer counted some dummy cycles as "mode cycles" and Flash doesn't care about mode data). */
			fp->readDummy += fp->readModeCyc;
			fp->readModeCyc = 0;
		}
		else {
			readModeBytes = v / 8;
		}
	}

	mp->read.ccr = flashdrv_makeCCRValue(
			fp->readIoType, fp->opcodeType, (fp->addrMode == ADDRMODE_3B) ? 3 : 4, readModeBytes, 1);
	mp->read.tcr = fp->readDummy;
	mp->read.ir = flashdrv_makeIRValue(fp->opcodeType, fp->readOpcode);

	mp->write.ccr = flashdrv_makeCCRValue(
			fp->writeIoType, fp->opcodeType, (fp->addrMode == ADDRMODE_3B) ? 3 : 4, 0, 1);
	mp->write.tcr = fp->writeDummy;
	mp->write.ir = flashdrv_makeIRValue(fp->opcodeType, fp->writeOpcode);

	mp->erase.ccr = flashdrv_makeCCRValue(
			fp->eraseIoType, fp->opcodeType, (fp->addrMode == ADDRMODE_3B) ? 3 : 4, 0, 0);
	mp->erase.tcr = 0;
	mp->erase.ir = flashdrv_makeIRValue(fp->opcodeType, fp->eraseOpcode);
}


static int flashdrv_initGeneric(int minor)
{
	struct flash_memParams *mp = &memParams[minor];
	int ret;

	if (mp->params.addrMode == ADDRMODE_4BO) {
		ret = flashdrv_performWriteOp(minor, &opDef_enter_4byte, NULL, 1000);
		if (ret < 0) {
			return ret;
		}
	}

	flashdrv_fillOperations(mp);
	return 0;
}


static int flashdrv_detectMacronixOcta(int minor, flash_opParameters_t *res, unsigned char *device_id)
{
	(void)device_id;
	int ret = flashdrv_parseSfdp(flashdrv_mountSfdp(minor), res, 0);
	if (ret < 0) {
		return ret;
	}

	/* This chip's SFDP data is almost useless because it only includes 3-byte address versions of commands.
	 * We need to input the 4-byte versions of each command from the datasheet. */
	res->opcodeType = flash_opcode_8b_inverse;
	res->readIoType = operation_io_888d;
	res->readOpcode = 0xee; /* OCTA DTR Read */
	res->readDummy = 20;
	res->readModeCyc = 0;
	res->writeIoType = operation_io_888d;
	res->writeOpcode = 0x12; /* Page program 4B */
	res->writeDummy = 0;
	res->addrMode = ADDRMODE_4B;
	res->eraseIoType = operation_io_888d;
	res->eraseOpcode = 0xdc;
	res->log_eraseSize = 16;
	return 0;
}


static int flashdrv_initMacronixOcta(int minor)
{
	static const flash_opDefinition_t opDef_writeWRCR2 = {
		.reg = {
			.ccr = MAKE_CCR_VALUE(S1, S1, NO, S1, 1, 4, 0, 0),
			.tcr = 0,
			.ir = 0x72,
		},
		.dataLen = 1,
		.addr = 0,
		.isRead = 0,
	};

	struct flash_memParams *mp = &memParams[minor];
	u8 value = 0x02; /* Value to put Flash into DTR mode */
	int ret;

	if (flashdrv_writeEnable(minor, 1) < 0) {
		return -EIO;
	}

	flashdrv_performOp(minor, &opDef_writeWRCR2, &value);
	ret = flashdrv_waitForWriteCompletion(minor, &opDef_octa_read_status, 1000);
	if (ret < 0) {
		return ret;
	}

	flashdrv_fillOperations(mp);
	mp->chipErase = &opDef_octa_chip_erase;
	mp->status = &opDef_octa_read_status;
	mp->wrEn = &opDef_octa_write_enable;
	mp->wrDis = &opDef_octa_write_disable;
	mp->memoryType = XSPI_DCR1_MTYP_MACRONIX;
	return 0;
}


static int flashdrv_detectMT35X(int minor, flash_opParameters_t *res, unsigned char *device_id)
{
	(void)device_id;
	int ret = flashdrv_parseSfdp(flashdrv_mountSfdp(minor), res, 0);
	if (ret < 0) {
		return ret;
	}

	/* Temporary workaround - with a more advanced SFDP parser we can get this data from the chip itself. */
	res->readIoType = operation_io_188d;
	res->readOpcode = 0xfd; /* (1S-8D-8D) DTR_READ */
	res->readDummy = 16;
	res->readModeCyc = 0;
	res->writeIoType = operation_io_188;
	res->writeOpcode = 0x8e; /* (1S-8S-8S) Page Program */
	res->writeDummy = 0;
	return 0;
}


static int flashdrv_detectFlashType(unsigned int minor, flash_opParameters_t *res)
{
	flashdrv_fillDefaultParams(res);
	unsigned char *device_id = memParams[minor].device_id;
	flashdrv_performOp(minor, &opDef_read_id, device_id);

	if ((device_id[0] == 0xc2) && (device_id[1] == 0x80)) {
		memParams[minor].name = "Macronix";
		memParams[minor].init_fn = flashdrv_initMacronixOcta;
		return flashdrv_detectMacronixOcta(minor, res, device_id);
	}
	else if ((device_id[0] == 0x2c) && (device_id[1] == 0x5b)) {
		memParams[minor].name = "Micron MT35X";
		memParams[minor].init_fn = flashdrv_initGeneric;
		return flashdrv_detectMT35X(minor, res, device_id);
	}

	memParams[minor].name = "generic";
	memParams[minor].init_fn = flashdrv_initGeneric;
	return flashdrv_detectGeneric(minor, res, device_id);
}


int xspi_regcom_sync(unsigned int minor)
{
	/* TODO: it may be faster to clear the whole DCache instead of doing it by address
	 * or we can disable caching of this region using MPU */
	hal_cpuInvCache(hal_cpuDCache, (addr_t)xspi_ctrlParams[minor].start, xspi_memSize[minor]);
	return EOK;
}


ssize_t xspi_regcom_read(unsigned int minor, addr_t offs, void *buff, size_t len, time_t timeout)
{
	(void)timeout;
	hal_memcpy(buff, xspi_ctrlParams[minor].start + offs, len);
	return (ssize_t)len;
}


static ssize_t flashdrv_write_internal(unsigned int minor, addr_t offs, const void *buff, size_t len)
{
	flash_opDefinition_t opDef;
	const struct flash_memParams *mp;
	size_t remaining = len;
	u32 pageSize;
	u32 pageRemaining, unalignedEnd = 0;
	ssize_t ret = 0;
	u8 tmp[2];
	const u8 *data = buff;

	/* In DTR mode both offset and length must be aligned to 2 bytes */
	mp = &memParams[minor];
	pageSize = 1 << mp->params.log_pageSize;
	opDef.reg = mp->write;
	opDef.isRead = 0;
	if ((offs % 2) != 0) {
		tmp[0] = 0xff;
		tmp[1] = data[0];
		opDef.addr = offs - 1;
		opDef.dataLen = 2;
		ret = flashdrv_performWriteOp(minor, &opDef, tmp, 1000);
		if (ret < 0) {
			return ret;
		}

		offs++;
		data++;
		remaining--;
	}

	unalignedEnd = remaining % 2;
	remaining -= unalignedEnd;

	while (remaining > 0) {
		pageRemaining = pageSize - (offs & (pageSize - 1));
		if (pageRemaining > remaining) {
			pageRemaining = remaining;
		}

		opDef.addr = offs;
		opDef.dataLen = pageRemaining;
		ret = flashdrv_performWriteOp(minor, &opDef, data, 1000);
		if (ret < 0) {
			return ret;
		}

		offs += pageRemaining;
		data += pageRemaining;
		remaining -= pageRemaining;
	}

	if (unalignedEnd != 0) {
		tmp[0] = data[0];
		tmp[1] = 0xff;
		opDef.addr = offs;
		opDef.dataLen = 2;
		ret = flashdrv_performWriteOp(minor, &opDef, tmp, 1000);
		if (ret < 0) {
			return ret;
		}
	}

	return (ssize_t)len;
}


ssize_t flashdrv_mapped_write(unsigned int minor, addr_t offs, const void *buff, size_t len)
{
	const xspi_ctrlParams_t *p = &xspi_ctrlParams[minor];
	struct flash_memParams *mp = &memParams[minor];
	/* Enable prefetch AXI in CR */
	if (len % 16 != 0) {
		return (ssize_t)-1;
	}
	hal_cpuDataSyncBarrier();
	hal_memcpy(p->start + offs, buff, len);
	flashdrv_waitForWriteCompletion(minor, mp->status, 0);
	flashdrv_performOp(minor, mp->wrEn, 0);
	flashdrv_changeCtrlMode(minor, XSPI_CR_MODE_MEMORY);
	hal_cpuDataSyncBarrier();
	return (ssize_t)len;
}


ssize_t xspi_regcom_write(unsigned int minor, addr_t offs, const void *buff, size_t len)
{
	const xspi_ctrlParams_t *p = &xspi_ctrlParams[minor];
	ssize_t ret;
	u32 prev_mode;

	if (len == 0) {
		return 0;
	}

	if (p->useMCE) {
		ret = flashdrv_mapped_write(minor, offs, buff, len);
	}
	else {
		prev_mode = flashdrv_changeCtrlMode(minor, XSPI_CR_MODE_IWRITE);
		ret = flashdrv_write_internal(minor, offs, buff, len);
		flashdrv_changeCtrlMode(minor, prev_mode);
	}
	return ret;
}


static ssize_t flashdrv_erase_internal(unsigned int minor, addr_t offs, size_t len)
{
	flash_opDefinition_t op;
	const struct flash_memParams *mp;
	u32 eraseSize;
	mp = &memParams[minor];
	int ret = 0;
	ssize_t len_ret = (ssize_t)len;
	if (len == (size_t)-1) {
		ret = flashdrv_performWriteOp(minor, mp->chipErase, NULL, mp->params.eraseChipTimeout);
		return (ret < 0) ? ret : (ssize_t)xspi_memSize[minor];
	}
	else {
		eraseSize = 1 << mp->params.log_eraseSize;
		if ((offs & (eraseSize - 1)) != 0 || (len & (eraseSize - 1)) != 0) {
			return -EINVAL;
		}

		op.reg = mp->erase;
		op.isRead = 0;
		op.dataLen = 0;
		for (; len != 0; offs += eraseSize, len -= eraseSize) {
			op.addr = offs;
			ret = flashdrv_performWriteOp(minor, &op, NULL, mp->params.eraseBlockTimeout);
			if (ret < 0) {
				return ret;
			}
		}

		return (ssize_t)len_ret;
	}
}


ssize_t xspi_regcom_erase(unsigned int minor, addr_t offs, size_t len, unsigned int flags)
{
	ssize_t ret;
	u32 prev_mode;

	(void)flags;
	prev_mode = flashdrv_changeCtrlMode(minor, XSPI_CR_MODE_IWRITE);
	ret = flashdrv_erase_internal(minor, offs, len);
	xspi_regcom_sync(minor);
	flashdrv_changeCtrlMode(minor, prev_mode);
	return ret;
}

// void print_buf(u8 *buf, u32 size)
// {
// 	for (u32 i = 0; i < size; i++) {
// 		lib_printf("%02x ", buf[i]);
// 		if (i % 16 == 15) {
// 			lib_printf("\n");
// 		}
// 	}
// 	lib_printf("\n");
// }

// #define BUFSIZE 1024
// void flashdrv_mce_test(unsigned int minor)
// {
// 	// const xspi_ctrlParams_t *p = &xspi_ctrlParams[minor];
// 	static u8 buf[BUFSIZE] = {};
// 	xspi_regcom_read(minor, 0, buf, BUFSIZE, 0);
// 	print_buf(buf, BUFSIZE);
// }

int xspi_regcom_init(unsigned int minor)
{
	int ret;
	u32 v;
	const xspi_ctrlParams_t *p;
	struct flash_memParams *mp;
	flash_opParameters_t *fp;

	p = &xspi_ctrlParams[minor];
	mp = &memParams[minor];
	fp = &mp->params;

	mp->chipErase = &opDef_chip_erase;
	mp->status = &opDef_read_status;
	mp->wrEn = &opDef_write_enable;
	mp->wrDis = &opDef_write_disable;

	mp->memoryType = XSPI_DCR1_MTYP_STANDARD;
	*(p->ctrl + xspi_dcr1) =
			mp->memoryType | /* Standard memory mode */
			(23 << 16) |     /* 16 MB size */
			(0 << 8) |       /* Chip-select high for at least 1 cycle */
			(0 << 1);        /* Free-running clock disable */

	/* Disable writing in memory mapped mode */
	*(p->ctrl + xspi_wccr) = 0;
	*(p->ctrl + xspi_wtcr) = 0;
	*(p->ctrl + xspi_wir) = 0;

	*(p->ctrl + xspi_cr) |= 1; /* Enable controller */
	xspi_waitBusy(minor);

	/* Read Flash memory details (JEDEC ID and SFDP) */
	ret = flashdrv_detectFlashType(minor, fp);
	if (ret < 0) {
		return ret;
	}

	/* Initialize Flash memory based on details read */
	flashdrv_changeCtrlMode(minor, XSPI_CR_MODE_IWRITE);
	if (mp->init_fn != NULL) {
		ret = mp->init_fn(minor);
		if (ret < 0) {
			return ret;
		}
	}

	/* Configure higher clocks */
	flashdrv_changeCtrlMode(minor, XSPI_CR_MODE_IWRITE);
	xspi_setHigherClock(minor);

	if (fp->log_chipSize > 31) {
		fp->log_chipSize = 31;
	}

	xspi_memSize[minor] = 1 << fp->log_chipSize;
	/* Limit size of the device to what's accessible */
	if (xspi_memSize[minor] > xspi_ctrlParams[minor].size) {
		xspi_memSize[minor] = xspi_ctrlParams[minor].size;
	}

	if ((fp->addrMode == ADDRMODE_3B) && (xspi_memSize[minor] > (1 << 24))) {
		/* If flash was not fully recognized, it may be larger than 16 MB, but we don't know
		 * how to put it into 4-byte addressing mode - so it's limited to 16 MB */
		xspi_memSize[minor] = (1 << 24);
	}

	/* Set new memory size into DCR1 */
	v = *(p->ctrl + xspi_dcr1);
	v &= ~((0x1f << 16) | (0x7 << 24));
	v |= ((fp->log_chipSize - 1) << 16) | mp->memoryType;
	*(p->ctrl + xspi_dcr1) = v;

	flashdrv_changeCtrlMode(minor, XSPI_CR_MODE_MEMORY);
	xspi_regcom_sync(minor);

	lib_printf("\ndev/flash: Configured %s %dMB NOR flash(%d.%d)",
			mp->name,
			xspi_memSize[minor] >> 20,
			DEV_STORAGE,
			minor);

	// flashdrv_mce_test(minor);

	return EOK;
}
