{
    "code": "```verilog\nmodule TopModule (\n    input wire a,\n    input wire b,\n    input wire c,\n    input wire d,\n    output wire q\n);\n    assign q = (a & b & d) | (c & ~a) | (~b & d) | (~c & ~d);\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}