
N64_controller_iter_4_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008af0  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20008af0  20008af0  00010af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000520  20008af8  20008af8  00010af8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000098  20009018  20009018  00011018  2**2
                  ALLOC
  4 .stack        00003000  200090b0  200090b0  00011018  2**0
                  ALLOC
  5 .comment      000000ac  00000000  00000000  00011018  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000000d0  00000000  00000000  000110c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000510  00000000  00000000  00011194  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00003d32  00000000  00000000  000116a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000008a2  00000000  00000000  000153d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00001300  00000000  00000000  00015c78  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001144  00000000  00000000  00016f78  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00001a33  00000000  00000000  000180bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00000ec9  00000000  00000000  00019aef  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0001fb67  00000000  00000000  0001a9b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0003a51f  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000080  00000000  00000000  0003a544  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001719 	.word	0x20001719
2000006c:	20001749 	.word	0x20001749
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20001b79 	.word	0x20001b79
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20008af8 	.word	0x20008af8
20000450:	20008af8 	.word	0x20008af8
20000454:	20008af8 	.word	0x20008af8
20000458:	20009018 	.word	0x20009018
2000045c:	00000000 	.word	0x00000000
20000460:	20009018 	.word	0x20009018
20000464:	200090b0 	.word	0x200090b0
20000468:	20002bbd 	.word	0x20002bbd
2000046c:	200004a1 	.word	0x200004a1

20000470 <__do_global_dtors_aux>:
20000470:	f249 0318 	movw	r3, #36888	; 0x9018
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f648 20f8 	movw	r0, #35576	; 0x8af8
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <main>:
uint8_t calc_right_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right);
uint8_t calc_wheel_direction_stick(int8_t y_axis, int8_t x_axis);
uint8_t calc_wheel_direction_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right);

int main(void)
{
200004a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
200004a4:	b08d      	sub	sp, #52	; 0x34
200004a6:	af00      	add	r7, sp, #0
	uint8_t left_wheel_duty_cycle;

	uint8_t right_wheel_direction; //0 -> stopped, 1 -> forward, 2 -> backward
	uint8_t left_wheel_direction; //0 -> stopped, 1 -> forward, 2 -> backward

	int relevant_data_bytes = 8;
200004a8:	f04f 0c08 	mov.w	ip, #8
200004ac:	f8c7 c020 	str.w	ip, [r7, #32]
	uint8_t dpad_buff[4];
	int8_t axis_buff[2];
	uint8_t mode = 1; //1 = N64 control
200004b0:	f04f 0c01 	mov.w	ip, #1
200004b4:	f887 c026 	strb.w	ip, [r7, #38]	; 0x26

	uint8_t sync_byte = 0xef;
200004b8:	f06f 0c10 	mvn.w	ip, #16
200004bc:	f887 c027 	strb.w	ip, [r7, #39]	; 0x27

	uint8_t tx_buff[relevant_data_bytes];
200004c0:	6a3e      	ldr	r6, [r7, #32]
200004c2:	f106 3cff 	add.w	ip, r6, #4294967295
200004c6:	f8c7 c00c 	str.w	ip, [r7, #12]
200004ca:	46b4      	mov	ip, r6
200004cc:	4664      	mov	r4, ip
200004ce:	f04f 0500 	mov.w	r5, #0
200004d2:	f04f 38ff 	mov.w	r8, #4294967295
200004d6:	f04f 090f 	mov.w	r9, #15
200004da:	ea04 0408 	and.w	r4, r4, r8
200004de:	ea05 0509 	and.w	r5, r5, r9
200004e2:	ea4f 7c54 	mov.w	ip, r4, lsr #29
200004e6:	ea4f 01c5 	mov.w	r1, r5, lsl #3
200004ea:	ea4c 0101 	orr.w	r1, ip, r1
200004ee:	ea4f 00c4 	mov.w	r0, r4, lsl #3
200004f2:	f04f 34ff 	mov.w	r4, #4294967295
200004f6:	f04f 050f 	mov.w	r5, #15
200004fa:	ea00 0004 	and.w	r0, r0, r4
200004fe:	ea01 0105 	and.w	r1, r1, r5
20000502:	4631      	mov	r1, r6
20000504:	4608      	mov	r0, r1
20000506:	f04f 0100 	mov.w	r1, #0
2000050a:	f04f 34ff 	mov.w	r4, #4294967295
2000050e:	f04f 050f 	mov.w	r5, #15
20000512:	ea00 0004 	and.w	r0, r0, r4
20000516:	ea01 0105 	and.w	r1, r1, r5
2000051a:	ea4f 7c50 	mov.w	ip, r0, lsr #29
2000051e:	ea4f 03c1 	mov.w	r3, r1, lsl #3
20000522:	ea4c 0303 	orr.w	r3, ip, r3
20000526:	ea4f 02c0 	mov.w	r2, r0, lsl #3
2000052a:	f04f 30ff 	mov.w	r0, #4294967295
2000052e:	f04f 010f 	mov.w	r1, #15
20000532:	ea02 0200 	and.w	r2, r2, r0
20000536:	ea03 0301 	and.w	r3, r3, r1
2000053a:	4633      	mov	r3, r6
2000053c:	f103 0307 	add.w	r3, r3, #7
20000540:	f103 0307 	add.w	r3, r3, #7
20000544:	ea4f 03d3 	mov.w	r3, r3, lsr #3
20000548:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000054c:	ebad 0d03 	sub.w	sp, sp, r3
20000550:	466b      	mov	r3, sp
20000552:	f103 0307 	add.w	r3, r3, #7
20000556:	ea4f 03d3 	mov.w	r3, r3, lsr #3
2000055a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000055e:	613b      	str	r3, [r7, #16]
	int i = 0;
20000560:	f04f 0300 	mov.w	r3, #0
20000564:	62bb      	str	r3, [r7, #40]	; 0x28

	MSS_UART_init(
20000566:	f249 005c 	movw	r0, #36956	; 0x905c
2000056a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000056e:	f44f 5116 	mov.w	r1, #9600	; 0x2580
20000572:	f04f 0203 	mov.w	r2, #3
20000576:	f001 fa57 	bl	20001a28 <MSS_UART_init>
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
	);

	while( 1 )
	{
		controller_data = *CONTROLLER_DATA_REG;
2000057a:	f240 0300 	movw	r3, #0
2000057e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000582:	681b      	ldr	r3, [r3, #0]
20000584:	617b      	str	r3, [r7, #20]
		//printf("Controller Data: %" PRIu32 "\n\r",controller_data);

		parse_controller_data(controller_data, dpad_buff, axis_buff); //fills in controller_buff with data from buttons/stick
20000586:	f107 0208 	add.w	r2, r7, #8
2000058a:	f107 0304 	add.w	r3, r7, #4
2000058e:	6978      	ldr	r0, [r7, #20]
20000590:	4611      	mov	r1, r2
20000592:	461a      	mov	r2, r3
20000594:	f000 f9ce 	bl	20000934 <parse_controller_data>

		uint8_t use_stick = !dpad_buff[0] && !dpad_buff[1] && !dpad_buff[2] && !dpad_buff[3];
20000598:	7a3b      	ldrb	r3, [r7, #8]
2000059a:	2b00      	cmp	r3, #0
2000059c:	d10b      	bne.n	200005b6 <main+0x116>
2000059e:	7a7b      	ldrb	r3, [r7, #9]
200005a0:	2b00      	cmp	r3, #0
200005a2:	d108      	bne.n	200005b6 <main+0x116>
200005a4:	7abb      	ldrb	r3, [r7, #10]
200005a6:	2b00      	cmp	r3, #0
200005a8:	d105      	bne.n	200005b6 <main+0x116>
200005aa:	7afb      	ldrb	r3, [r7, #11]
200005ac:	2b00      	cmp	r3, #0
200005ae:	d102      	bne.n	200005b6 <main+0x116>
200005b0:	f04f 0301 	mov.w	r3, #1
200005b4:	e001      	b.n	200005ba <main+0x11a>
200005b6:	f04f 0300 	mov.w	r3, #0
200005ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		//calc speed percentage
		//check if Dpad is pressed -> if no, use analog stick coordinates, otherwise 100% for dPad
		speed_percent = (use_stick) ?
200005be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
200005c2:	2b00      	cmp	r3, #0
200005c4:	d011      	beq.n	200005ea <main+0x14a>
				calc_speed_percent_stick(abs(axis_buff[1]), abs(axis_buff[0])) :
200005c6:	797b      	ldrb	r3, [r7, #5]
200005c8:	b25b      	sxtb	r3, r3
200005ca:	2b00      	cmp	r3, #0
200005cc:	bfb8      	it	lt
200005ce:	425b      	neglt	r3, r3
200005d0:	b2da      	uxtb	r2, r3
200005d2:	793b      	ldrb	r3, [r7, #4]
200005d4:	b25b      	sxtb	r3, r3
200005d6:	2b00      	cmp	r3, #0
200005d8:	bfb8      	it	lt
200005da:	425b      	neglt	r3, r3
200005dc:	b2db      	uxtb	r3, r3
200005de:	4610      	mov	r0, r2
200005e0:	4619      	mov	r1, r3
200005e2:	f000 f8ff 	bl	200007e4 <calc_speed_percent_stick>
200005e6:	4603      	mov	r3, r0
200005e8:	e006      	b.n	200005f8 <main+0x158>
				calc_speed_percent_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
200005ea:	7a38      	ldrb	r0, [r7, #8]
200005ec:	7a79      	ldrb	r1, [r7, #9]
200005ee:	7aba      	ldrb	r2, [r7, #10]
200005f0:	7afb      	ldrb	r3, [r7, #11]
200005f2:	f000 f96f 	bl	200008d4 <calc_speed_percent_dpad>
200005f6:	4603      	mov	r3, r0

		uint8_t use_stick = !dpad_buff[0] && !dpad_buff[1] && !dpad_buff[2] && !dpad_buff[3];

		//calc speed percentage
		//check if Dpad is pressed -> if no, use analog stick coordinates, otherwise 100% for dPad
		speed_percent = (use_stick) ?
200005f8:	61bb      	str	r3, [r7, #24]
				calc_speed_percent_stick(abs(axis_buff[1]), abs(axis_buff[0])) :
				calc_speed_percent_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_duty_cycle = (use_stick) ?
200005fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
200005fe:	2b00      	cmp	r3, #0
20000600:	d00a      	beq.n	20000618 <main+0x178>
				calc_right_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
20000602:	797a      	ldrb	r2, [r7, #5]
20000604:	793b      	ldrb	r3, [r7, #4]
20000606:	b252      	sxtb	r2, r2
20000608:	b25b      	sxtb	r3, r3
2000060a:	4610      	mov	r0, r2
2000060c:	4619      	mov	r1, r3
2000060e:	69ba      	ldr	r2, [r7, #24]
20000610:	f000 fa92 	bl	20000b38 <calc_right_wheel_duty_cycle_stick>
20000614:	4603      	mov	r3, r0
20000616:	e006      	b.n	20000626 <main+0x186>
				calc_right_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
20000618:	7a38      	ldrb	r0, [r7, #8]
2000061a:	7a79      	ldrb	r1, [r7, #9]
2000061c:	7aba      	ldrb	r2, [r7, #10]
2000061e:	7afb      	ldrb	r3, [r7, #11]
20000620:	f000 fbf4 	bl	20000e0c <calc_right_wheel_duty_cycle_dpad>
20000624:	4603      	mov	r3, r0
		//check if Dpad is pressed -> if no, use analog stick coordinates, otherwise 100% for dPad
		speed_percent = (use_stick) ?
				calc_speed_percent_stick(abs(axis_buff[1]), abs(axis_buff[0])) :
				calc_speed_percent_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_duty_cycle = (use_stick) ?
20000626:	773b      	strb	r3, [r7, #28]
				calc_right_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
				calc_right_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_duty_cycle = (use_stick) ?
20000628:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
2000062c:	2b00      	cmp	r3, #0
2000062e:	d00a      	beq.n	20000646 <main+0x1a6>
						calc_left_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
20000630:	797a      	ldrb	r2, [r7, #5]
20000632:	793b      	ldrb	r3, [r7, #4]
20000634:	b252      	sxtb	r2, r2
20000636:	b25b      	sxtb	r3, r3
20000638:	4610      	mov	r0, r2
2000063a:	4619      	mov	r1, r3
2000063c:	69ba      	ldr	r2, [r7, #24]
2000063e:	f000 f9cf 	bl	200009e0 <calc_left_wheel_duty_cycle_stick>
20000642:	4603      	mov	r3, r0
20000644:	e006      	b.n	20000654 <main+0x1b4>
						calc_left_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
20000646:	7a38      	ldrb	r0, [r7, #8]
20000648:	7a79      	ldrb	r1, [r7, #9]
2000064a:	7aba      	ldrb	r2, [r7, #10]
2000064c:	7afb      	ldrb	r3, [r7, #11]
2000064e:	f000 fb1f 	bl	20000c90 <calc_left_wheel_duty_cycle_dpad>
20000652:	4603      	mov	r3, r0
				calc_speed_percent_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_duty_cycle = (use_stick) ?
				calc_right_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
				calc_right_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_duty_cycle = (use_stick) ?
20000654:	777b      	strb	r3, [r7, #29]
						calc_left_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
						calc_left_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_direction = (use_stick) ?
20000656:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
2000065a:	2b00      	cmp	r3, #0
2000065c:	d009      	beq.n	20000672 <main+0x1d2>
				calc_wheel_direction_stick(axis_buff[0], axis_buff[1]) :
2000065e:	793a      	ldrb	r2, [r7, #4]
20000660:	797b      	ldrb	r3, [r7, #5]
20000662:	b252      	sxtb	r2, r2
20000664:	b25b      	sxtb	r3, r3
20000666:	4610      	mov	r0, r2
20000668:	4619      	mov	r1, r3
2000066a:	f000 fc8d 	bl	20000f88 <calc_wheel_direction_stick>
2000066e:	4603      	mov	r3, r0
20000670:	e006      	b.n	20000680 <main+0x1e0>
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
20000672:	7a38      	ldrb	r0, [r7, #8]
20000674:	7a79      	ldrb	r1, [r7, #9]
20000676:	7aba      	ldrb	r2, [r7, #10]
20000678:	7afb      	ldrb	r3, [r7, #11]
2000067a:	f000 fcad 	bl	20000fd8 <calc_wheel_direction_dpad>
2000067e:	4603      	mov	r3, r0
				calc_right_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_duty_cycle = (use_stick) ?
						calc_left_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
						calc_left_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_direction = (use_stick) ?
20000680:	77bb      	strb	r3, [r7, #30]
				calc_wheel_direction_stick(axis_buff[0], axis_buff[1]) :
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_direction = (use_stick) ?
20000682:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
20000686:	2b00      	cmp	r3, #0
20000688:	d009      	beq.n	2000069e <main+0x1fe>
				calc_wheel_direction_stick(axis_buff[0], axis_buff[1]) :
2000068a:	793a      	ldrb	r2, [r7, #4]
2000068c:	797b      	ldrb	r3, [r7, #5]
2000068e:	b252      	sxtb	r2, r2
20000690:	b25b      	sxtb	r3, r3
20000692:	4610      	mov	r0, r2
20000694:	4619      	mov	r1, r3
20000696:	f000 fc77 	bl	20000f88 <calc_wheel_direction_stick>
2000069a:	4603      	mov	r3, r0
2000069c:	e006      	b.n	200006ac <main+0x20c>
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
2000069e:	7a38      	ldrb	r0, [r7, #8]
200006a0:	7a79      	ldrb	r1, [r7, #9]
200006a2:	7aba      	ldrb	r2, [r7, #10]
200006a4:	7afb      	ldrb	r3, [r7, #11]
200006a6:	f000 fc97 	bl	20000fd8 <calc_wheel_direction_dpad>
200006aa:	4603      	mov	r3, r0
						calc_left_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_direction = (use_stick) ?
				calc_wheel_direction_stick(axis_buff[0], axis_buff[1]) :
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_direction = (use_stick) ?
200006ac:	77fb      	strb	r3, [r7, #31]
				calc_wheel_direction_stick(axis_buff[0], axis_buff[1]) :
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);


		tx_buff[0] = sync_byte;
200006ae:	693b      	ldr	r3, [r7, #16]
200006b0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
200006b4:	701a      	strb	r2, [r3, #0]
		tx_buff[1] = right_wheel_duty_cycle;
200006b6:	693b      	ldr	r3, [r7, #16]
200006b8:	7f3a      	ldrb	r2, [r7, #28]
200006ba:	705a      	strb	r2, [r3, #1]
		tx_buff[2] = right_wheel_direction;
200006bc:	693b      	ldr	r3, [r7, #16]
200006be:	7fba      	ldrb	r2, [r7, #30]
200006c0:	709a      	strb	r2, [r3, #2]
		tx_buff[3] = left_wheel_duty_cycle;
200006c2:	693b      	ldr	r3, [r7, #16]
200006c4:	7f7a      	ldrb	r2, [r7, #29]
200006c6:	70da      	strb	r2, [r3, #3]
		tx_buff[4] = left_wheel_direction;
200006c8:	693b      	ldr	r3, [r7, #16]
200006ca:	7ffa      	ldrb	r2, [r7, #31]
200006cc:	711a      	strb	r2, [r3, #4]
		tx_buff[5] = mode;
200006ce:	693b      	ldr	r3, [r7, #16]
200006d0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
200006d4:	715a      	strb	r2, [r3, #5]
		tx_buff[6] = 128; //garbage
200006d6:	693b      	ldr	r3, [r7, #16]
200006d8:	f06f 027f 	mvn.w	r2, #127	; 0x7f
200006dc:	719a      	strb	r2, [r3, #6]
		tx_buff[7] = 99; //garbage
200006de:	693b      	ldr	r3, [r7, #16]
200006e0:	f04f 0263 	mov.w	r2, #99	; 0x63
200006e4:	71da      	strb	r2, [r3, #7]


		MSS_UART_polled_tx(&g_mss_uart1, tx_buff, sizeof(tx_buff));
200006e6:	693a      	ldr	r2, [r7, #16]
200006e8:	4633      	mov	r3, r6
200006ea:	f249 005c 	movw	r0, #36956	; 0x905c
200006ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006f2:	4611      	mov	r1, r2
200006f4:	461a      	mov	r2, r3
200006f6:	f000 fd5b 	bl	200011b0 <MSS_UART_polled_tx>

		printf("tx_buff 0 = %d\r\n" , tx_buff[0]);
200006fa:	693b      	ldr	r3, [r7, #16]
200006fc:	781b      	ldrb	r3, [r3, #0]
200006fe:	f248 70b8 	movw	r0, #34744	; 0x87b8
20000702:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000706:	4619      	mov	r1, r3
20000708:	f002 fa80 	bl	20002c0c <printf>
		printf("tx_buff 1 = %d\r\n" , tx_buff[1]);
2000070c:	693b      	ldr	r3, [r7, #16]
2000070e:	785b      	ldrb	r3, [r3, #1]
20000710:	f248 70cc 	movw	r0, #34764	; 0x87cc
20000714:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000718:	4619      	mov	r1, r3
2000071a:	f002 fa77 	bl	20002c0c <printf>
		printf("tx_buff 2 = %d\r\n" , tx_buff[2]);
2000071e:	693b      	ldr	r3, [r7, #16]
20000720:	789b      	ldrb	r3, [r3, #2]
20000722:	f248 70e0 	movw	r0, #34784	; 0x87e0
20000726:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000072a:	4619      	mov	r1, r3
2000072c:	f002 fa6e 	bl	20002c0c <printf>
		printf("tx_buff 3 = %d\r\n" , tx_buff[3]);
20000730:	693b      	ldr	r3, [r7, #16]
20000732:	78db      	ldrb	r3, [r3, #3]
20000734:	f248 70f4 	movw	r0, #34804	; 0x87f4
20000738:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000073c:	4619      	mov	r1, r3
2000073e:	f002 fa65 	bl	20002c0c <printf>
		printf("tx_buff 4 = %d\r\n" , tx_buff[4]);
20000742:	693b      	ldr	r3, [r7, #16]
20000744:	791b      	ldrb	r3, [r3, #4]
20000746:	f648 0008 	movw	r0, #34824	; 0x8808
2000074a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000074e:	4619      	mov	r1, r3
20000750:	f002 fa5c 	bl	20002c0c <printf>
		printf("tx_buff 5 = %d\r\n" , tx_buff[5]);
20000754:	693b      	ldr	r3, [r7, #16]
20000756:	795b      	ldrb	r3, [r3, #5]
20000758:	f648 001c 	movw	r0, #34844	; 0x881c
2000075c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000760:	4619      	mov	r1, r3
20000762:	f002 fa53 	bl	20002c0c <printf>
		printf("tx_buff 6 = %d\r\n" , tx_buff[6]);
20000766:	693b      	ldr	r3, [r7, #16]
20000768:	799b      	ldrb	r3, [r3, #6]
2000076a:	f648 0030 	movw	r0, #34864	; 0x8830
2000076e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000772:	4619      	mov	r1, r3
20000774:	f002 fa4a 	bl	20002c0c <printf>
		printf("tx_buff 7 = %d\r\n\n\n" , tx_buff[7]);
20000778:	693b      	ldr	r3, [r7, #16]
2000077a:	79db      	ldrb	r3, [r3, #7]
2000077c:	f648 0044 	movw	r0, #34884	; 0x8844
20000780:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000784:	4619      	mov	r1, r3
20000786:	f002 fa41 	bl	20002c0c <printf>
	}
2000078a:	e6f6      	b.n	2000057a <main+0xda>

2000078c <change_endianness>:

	return 0;
}


int8_t change_endianness(int8_t old) {
2000078c:	b480      	push	{r7}
2000078e:	b085      	sub	sp, #20
20000790:	af00      	add	r7, sp, #0
20000792:	4603      	mov	r3, r0
20000794:	71fb      	strb	r3, [r7, #7]
	int8_t new = 0;
20000796:	f04f 0300 	mov.w	r3, #0
2000079a:	72fb      	strb	r3, [r7, #11]
	int i;
	for(i = 0; i < 8; i++) {
2000079c:	f04f 0300 	mov.w	r3, #0
200007a0:	60fb      	str	r3, [r7, #12]
200007a2:	e014      	b.n	200007ce <change_endianness+0x42>
		new = new + ((0b00000001 &(old>>(7-i)))<< i);
200007a4:	f997 2007 	ldrsb.w	r2, [r7, #7]
200007a8:	68fb      	ldr	r3, [r7, #12]
200007aa:	f1c3 0307 	rsb	r3, r3, #7
200007ae:	fa42 f303 	asr.w	r3, r2, r3
200007b2:	f003 0201 	and.w	r2, r3, #1
200007b6:	68fb      	ldr	r3, [r7, #12]
200007b8:	fa02 f303 	lsl.w	r3, r2, r3
200007bc:	b2da      	uxtb	r2, r3
200007be:	7afb      	ldrb	r3, [r7, #11]
200007c0:	4413      	add	r3, r2
200007c2:	b2db      	uxtb	r3, r3
200007c4:	72fb      	strb	r3, [r7, #11]


int8_t change_endianness(int8_t old) {
	int8_t new = 0;
	int i;
	for(i = 0; i < 8; i++) {
200007c6:	68fb      	ldr	r3, [r7, #12]
200007c8:	f103 0301 	add.w	r3, r3, #1
200007cc:	60fb      	str	r3, [r7, #12]
200007ce:	68fb      	ldr	r3, [r7, #12]
200007d0:	2b07      	cmp	r3, #7
200007d2:	dde7      	ble.n	200007a4 <change_endianness+0x18>
		new = new + ((0b00000001 &(old>>(7-i)))<< i);
	}
	return new;
200007d4:	7afb      	ldrb	r3, [r7, #11]
200007d6:	b25b      	sxtb	r3, r3
}
200007d8:	4618      	mov	r0, r3
200007da:	f107 0714 	add.w	r7, r7, #20
200007de:	46bd      	mov	sp, r7
200007e0:	bc80      	pop	{r7}
200007e2:	4770      	bx	lr

200007e4 <calc_speed_percent_stick>:

float calc_speed_percent_stick(uint8_t abs_x, uint8_t abs_y) {
200007e4:	b590      	push	{r4, r7, lr}
200007e6:	b085      	sub	sp, #20
200007e8:	af00      	add	r7, sp, #0
200007ea:	4602      	mov	r2, r0
200007ec:	460b      	mov	r3, r1
200007ee:	71fa      	strb	r2, [r7, #7]
200007f0:	71bb      	strb	r3, [r7, #6]
	float speed_percentage;
	if(abs_x >= max_axis_thres && abs_y >= max_axis_thres) {
200007f2:	79fb      	ldrb	r3, [r7, #7]
200007f4:	2b7e      	cmp	r3, #126	; 0x7e
200007f6:	d905      	bls.n	20000804 <calc_speed_percent_stick+0x20>
200007f8:	79bb      	ldrb	r3, [r7, #6]
200007fa:	2b7e      	cmp	r3, #126	; 0x7e
200007fc:	d902      	bls.n	20000804 <calc_speed_percent_stick+0x20>
		speed_percentage =  max_speed_percent;
200007fe:	4b31      	ldr	r3, [pc, #196]	; (200008c4 <calc_speed_percent_stick+0xe0>)
20000800:	60fb      	str	r3, [r7, #12]
	return new;
}

float calc_speed_percent_stick(uint8_t abs_x, uint8_t abs_y) {
	float speed_percentage;
	if(abs_x >= max_axis_thres && abs_y >= max_axis_thres) {
20000802:	e058      	b.n	200008b6 <calc_speed_percent_stick+0xd2>
		speed_percentage =  max_speed_percent;
	}
	else{
		if(abs_x >= max_axis_thres && abs_y < zero_thres) {
20000804:	79fb      	ldrb	r3, [r7, #7]
20000806:	2b7e      	cmp	r3, #126	; 0x7e
20000808:	d922      	bls.n	20000850 <calc_speed_percent_stick+0x6c>
2000080a:	79bb      	ldrb	r3, [r7, #6]
2000080c:	2b13      	cmp	r3, #19
2000080e:	d81f      	bhi.n	20000850 <calc_speed_percent_stick+0x6c>

			speed_percentage = (float)abs_y/max_axis_thres;
20000810:	79bb      	ldrb	r3, [r7, #6]
20000812:	4618      	mov	r0, r3
20000814:	f001 ffae 	bl	20002774 <__aeabi_ui2f>
20000818:	4603      	mov	r3, r0
2000081a:	4618      	mov	r0, r3
2000081c:	492a      	ldr	r1, [pc, #168]	; (200008c8 <calc_speed_percent_stick+0xe4>)
2000081e:	f002 f8b5 	bl	2000298c <__aeabi_fdiv>
20000822:	4603      	mov	r3, r0
20000824:	60fb      	str	r3, [r7, #12]
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
20000826:	f04f 0300 	mov.w	r3, #0
2000082a:	461c      	mov	r4, r3
2000082c:	68f8      	ldr	r0, [r7, #12]
2000082e:	4927      	ldr	r1, [pc, #156]	; (200008cc <calc_speed_percent_stick+0xe8>)
20000830:	f002 f9b4 	bl	20002b9c <__aeabi_fcmpgt>
20000834:	4603      	mov	r3, r0
20000836:	2b00      	cmp	r3, #0
20000838:	d002      	beq.n	20000840 <calc_speed_percent_stick+0x5c>
2000083a:	f04f 0301 	mov.w	r3, #1
2000083e:	461c      	mov	r4, r3
20000840:	b2e3      	uxtb	r3, r4
20000842:	2b00      	cmp	r3, #0
20000844:	d001      	beq.n	2000084a <calc_speed_percent_stick+0x66>
20000846:	68fb      	ldr	r3, [r7, #12]
20000848:	e000      	b.n	2000084c <calc_speed_percent_stick+0x68>
2000084a:	4b1e      	ldr	r3, [pc, #120]	; (200008c4 <calc_speed_percent_stick+0xe0>)
2000084c:	60fb      	str	r3, [r7, #12]
	float speed_percentage;
	if(abs_x >= max_axis_thres && abs_y >= max_axis_thres) {
		speed_percentage =  max_speed_percent;
	}
	else{
		if(abs_x >= max_axis_thres && abs_y < zero_thres) {
2000084e:	e032      	b.n	200008b6 <calc_speed_percent_stick+0xd2>

			speed_percentage = (float)abs_y/max_axis_thres;
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
		}
		else if(abs_y >= max_axis_thres && abs_x < zero_thres) {
20000850:	79bb      	ldrb	r3, [r7, #6]
20000852:	2b7e      	cmp	r3, #126	; 0x7e
20000854:	d922      	bls.n	2000089c <calc_speed_percent_stick+0xb8>
20000856:	79fb      	ldrb	r3, [r7, #7]
20000858:	2b13      	cmp	r3, #19
2000085a:	d81f      	bhi.n	2000089c <calc_speed_percent_stick+0xb8>
			speed_percentage = (float)abs_x/max_axis_thres;
2000085c:	79fb      	ldrb	r3, [r7, #7]
2000085e:	4618      	mov	r0, r3
20000860:	f001 ff88 	bl	20002774 <__aeabi_ui2f>
20000864:	4603      	mov	r3, r0
20000866:	4618      	mov	r0, r3
20000868:	4917      	ldr	r1, [pc, #92]	; (200008c8 <calc_speed_percent_stick+0xe4>)
2000086a:	f002 f88f 	bl	2000298c <__aeabi_fdiv>
2000086e:	4603      	mov	r3, r0
20000870:	60fb      	str	r3, [r7, #12]
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
20000872:	f04f 0300 	mov.w	r3, #0
20000876:	461c      	mov	r4, r3
20000878:	68f8      	ldr	r0, [r7, #12]
2000087a:	4914      	ldr	r1, [pc, #80]	; (200008cc <calc_speed_percent_stick+0xe8>)
2000087c:	f002 f98e 	bl	20002b9c <__aeabi_fcmpgt>
20000880:	4603      	mov	r3, r0
20000882:	2b00      	cmp	r3, #0
20000884:	d002      	beq.n	2000088c <calc_speed_percent_stick+0xa8>
20000886:	f04f 0301 	mov.w	r3, #1
2000088a:	461c      	mov	r4, r3
2000088c:	b2e3      	uxtb	r3, r4
2000088e:	2b00      	cmp	r3, #0
20000890:	d001      	beq.n	20000896 <calc_speed_percent_stick+0xb2>
20000892:	68fb      	ldr	r3, [r7, #12]
20000894:	e000      	b.n	20000898 <calc_speed_percent_stick+0xb4>
20000896:	4b0b      	ldr	r3, [pc, #44]	; (200008c4 <calc_speed_percent_stick+0xe0>)
20000898:	60fb      	str	r3, [r7, #12]
		if(abs_x >= max_axis_thres && abs_y < zero_thres) {

			speed_percentage = (float)abs_y/max_axis_thres;
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
		}
		else if(abs_y >= max_axis_thres && abs_x < zero_thres) {
2000089a:	e00c      	b.n	200008b6 <calc_speed_percent_stick+0xd2>
			speed_percentage = (float)abs_x/max_axis_thres;
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
		}
		else {
			speed_percentage = (float)(abs_x + abs_y)/(2*max_axis_thres);
2000089c:	79fa      	ldrb	r2, [r7, #7]
2000089e:	79bb      	ldrb	r3, [r7, #6]
200008a0:	4413      	add	r3, r2
200008a2:	4618      	mov	r0, r3
200008a4:	f001 ff6a 	bl	2000277c <__aeabi_i2f>
200008a8:	4603      	mov	r3, r0
200008aa:	4618      	mov	r0, r3
200008ac:	4908      	ldr	r1, [pc, #32]	; (200008d0 <calc_speed_percent_stick+0xec>)
200008ae:	f002 f86d 	bl	2000298c <__aeabi_fdiv>
200008b2:	4603      	mov	r3, r0
200008b4:	60fb      	str	r3, [r7, #12]
		}
	}
	return speed_percentage;
200008b6:	68fb      	ldr	r3, [r7, #12]
}
200008b8:	4618      	mov	r0, r3
200008ba:	f107 0714 	add.w	r7, r7, #20
200008be:	46bd      	mov	sp, r7
200008c0:	bd90      	pop	{r4, r7, pc}
200008c2:	bf00      	nop
200008c4:	3f800000 	.word	0x3f800000
200008c8:	42fe0000 	.word	0x42fe0000
200008cc:	00000000 	.word	0x00000000
200008d0:	437e0000 	.word	0x437e0000

200008d4 <calc_speed_percent_dpad>:

float calc_speed_percent_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
200008d4:	b480      	push	{r7}
200008d6:	b085      	sub	sp, #20
200008d8:	af00      	add	r7, sp, #0
200008da:	71f8      	strb	r0, [r7, #7]
200008dc:	71b9      	strb	r1, [r7, #6]
200008de:	717a      	strb	r2, [r7, #5]
200008e0:	713b      	strb	r3, [r7, #4]
	float speed_percentage;
	if((up && !down) || (!up && down) || (right && !left) || (!right && left)) {
200008e2:	79fb      	ldrb	r3, [r7, #7]
200008e4:	2b00      	cmp	r3, #0
200008e6:	d002      	beq.n	200008ee <calc_speed_percent_dpad+0x1a>
200008e8:	79bb      	ldrb	r3, [r7, #6]
200008ea:	2b00      	cmp	r3, #0
200008ec:	d011      	beq.n	20000912 <calc_speed_percent_dpad+0x3e>
200008ee:	79fb      	ldrb	r3, [r7, #7]
200008f0:	2b00      	cmp	r3, #0
200008f2:	d102      	bne.n	200008fa <calc_speed_percent_dpad+0x26>
200008f4:	79bb      	ldrb	r3, [r7, #6]
200008f6:	2b00      	cmp	r3, #0
200008f8:	d10b      	bne.n	20000912 <calc_speed_percent_dpad+0x3e>
200008fa:	793b      	ldrb	r3, [r7, #4]
200008fc:	2b00      	cmp	r3, #0
200008fe:	d002      	beq.n	20000906 <calc_speed_percent_dpad+0x32>
20000900:	797b      	ldrb	r3, [r7, #5]
20000902:	2b00      	cmp	r3, #0
20000904:	d005      	beq.n	20000912 <calc_speed_percent_dpad+0x3e>
20000906:	793b      	ldrb	r3, [r7, #4]
20000908:	2b00      	cmp	r3, #0
2000090a:	d105      	bne.n	20000918 <calc_speed_percent_dpad+0x44>
2000090c:	797b      	ldrb	r3, [r7, #5]
2000090e:	2b00      	cmp	r3, #0
20000910:	d002      	beq.n	20000918 <calc_speed_percent_dpad+0x44>
		 speed_percentage = max_speed_percent;
20000912:	4b06      	ldr	r3, [pc, #24]	; (2000092c <calc_speed_percent_dpad+0x58>)
20000914:	60fb      	str	r3, [r7, #12]
	return speed_percentage;
}

float calc_speed_percent_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
	float speed_percentage;
	if((up && !down) || (!up && down) || (right && !left) || (!right && left)) {
20000916:	e001      	b.n	2000091c <calc_speed_percent_dpad+0x48>
		 speed_percentage = max_speed_percent;
	}
	else {
		speed_percentage = 0.0;
20000918:	4b05      	ldr	r3, [pc, #20]	; (20000930 <calc_speed_percent_dpad+0x5c>)
2000091a:	60fb      	str	r3, [r7, #12]
	}
	return speed_percentage;
2000091c:	68fb      	ldr	r3, [r7, #12]
}
2000091e:	4618      	mov	r0, r3
20000920:	f107 0714 	add.w	r7, r7, #20
20000924:	46bd      	mov	sp, r7
20000926:	bc80      	pop	{r7}
20000928:	4770      	bx	lr
2000092a:	bf00      	nop
2000092c:	3f800000 	.word	0x3f800000
20000930:	00000000 	.word	0x00000000

20000934 <parse_controller_data>:

void parse_controller_data(uint32_t controller_data_local, uint8_t dpad_buff[4], int8_t axis_buff[2]) {
20000934:	b580      	push	{r7, lr}
20000936:	b086      	sub	sp, #24
20000938:	af00      	add	r7, sp, #0
2000093a:	60f8      	str	r0, [r7, #12]
2000093c:	60b9      	str	r1, [r7, #8]
2000093e:	607a      	str	r2, [r7, #4]
	uint8_t up; //1 or 0
	uint8_t down; //1 or 0
	uint8_t left; //1 or 0
	uint8_t right; //1 or 0

	y_axis = (int8_t)((controller_data_local & y_mask) >> 24);
20000940:	68fb      	ldr	r3, [r7, #12]
20000942:	ea4f 6313 	mov.w	r3, r3, lsr #24
20000946:	74bb      	strb	r3, [r7, #18]
	y_axis = change_endianness(y_axis);
20000948:	f997 3012 	ldrsb.w	r3, [r7, #18]
2000094c:	4618      	mov	r0, r3
2000094e:	f7ff ff1d 	bl	2000078c <change_endianness>
20000952:	4603      	mov	r3, r0
20000954:	b2db      	uxtb	r3, r3
20000956:	74bb      	strb	r3, [r7, #18]

	x_axis = (int8_t)((controller_data_local & x_mask) >> 16);
20000958:	68fb      	ldr	r3, [r7, #12]
2000095a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
2000095e:	ea4f 4313 	mov.w	r3, r3, lsr #16
20000962:	74fb      	strb	r3, [r7, #19]
	x_axis = change_endianness(x_axis);
20000964:	f997 3013 	ldrsb.w	r3, [r7, #19]
20000968:	4618      	mov	r0, r3
2000096a:	f7ff ff0f 	bl	2000078c <change_endianness>
2000096e:	4603      	mov	r3, r0
20000970:	b2db      	uxtb	r3, r3
20000972:	74fb      	strb	r3, [r7, #19]

	up = (uint8_t)((controller_data_local & up_mask) >> 4);
20000974:	68fb      	ldr	r3, [r7, #12]
20000976:	f003 0310 	and.w	r3, r3, #16
2000097a:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000097e:	753b      	strb	r3, [r7, #20]
	down = (uint8_t)((controller_data_local & down_mask) >> 5);
20000980:	68fb      	ldr	r3, [r7, #12]
20000982:	f003 0320 	and.w	r3, r3, #32
20000986:	ea4f 1353 	mov.w	r3, r3, lsr #5
2000098a:	757b      	strb	r3, [r7, #21]
	left = (uint8_t)((controller_data_local & left_mask) >> 6);
2000098c:	68fb      	ldr	r3, [r7, #12]
2000098e:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000992:	ea4f 1393 	mov.w	r3, r3, lsr #6
20000996:	75bb      	strb	r3, [r7, #22]
	right =(uint8_t)((controller_data_local & right_mask) >> 7);
20000998:	68fb      	ldr	r3, [r7, #12]
2000099a:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000099e:	ea4f 13d3 	mov.w	r3, r3, lsr #7
200009a2:	75fb      	strb	r3, [r7, #23]

	axis_buff[0] = y_axis;
200009a4:	687b      	ldr	r3, [r7, #4]
200009a6:	7cba      	ldrb	r2, [r7, #18]
200009a8:	701a      	strb	r2, [r3, #0]
	axis_buff[1] = x_axis;
200009aa:	687b      	ldr	r3, [r7, #4]
200009ac:	f103 0301 	add.w	r3, r3, #1
200009b0:	7cfa      	ldrb	r2, [r7, #19]
200009b2:	701a      	strb	r2, [r3, #0]
	dpad_buff[0] = up;
200009b4:	68bb      	ldr	r3, [r7, #8]
200009b6:	7d3a      	ldrb	r2, [r7, #20]
200009b8:	701a      	strb	r2, [r3, #0]
	dpad_buff[1] = down;
200009ba:	68bb      	ldr	r3, [r7, #8]
200009bc:	f103 0301 	add.w	r3, r3, #1
200009c0:	7d7a      	ldrb	r2, [r7, #21]
200009c2:	701a      	strb	r2, [r3, #0]
	dpad_buff[2] = left;
200009c4:	68bb      	ldr	r3, [r7, #8]
200009c6:	f103 0302 	add.w	r3, r3, #2
200009ca:	7dba      	ldrb	r2, [r7, #22]
200009cc:	701a      	strb	r2, [r3, #0]
	dpad_buff[3] = right;
200009ce:	68bb      	ldr	r3, [r7, #8]
200009d0:	f103 0303 	add.w	r3, r3, #3
200009d4:	7dfa      	ldrb	r2, [r7, #23]
200009d6:	701a      	strb	r2, [r3, #0]

}
200009d8:	f107 0718 	add.w	r7, r7, #24
200009dc:	46bd      	mov	sp, r7
200009de:	bd80      	pop	{r7, pc}

200009e0 <calc_left_wheel_duty_cycle_stick>:

uint8_t calc_left_wheel_duty_cycle_stick(int8_t x_axis, int8_t y_axis, float speed_percentage) {
200009e0:	b590      	push	{r4, r7, lr}
200009e2:	b085      	sub	sp, #20
200009e4:	af00      	add	r7, sp, #0
200009e6:	460b      	mov	r3, r1
200009e8:	603a      	str	r2, [r7, #0]
200009ea:	4602      	mov	r2, r0
200009ec:	71fa      	strb	r2, [r7, #7]
200009ee:	71bb      	strb	r3, [r7, #6]
	float duty_cycle;
	if(x_axis > 0) {
200009f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
200009f4:	2b00      	cmp	r3, #0
200009f6:	dd30      	ble.n	20000a5a <calc_left_wheel_duty_cycle_stick+0x7a>
		duty_cycle = speed_percentage * abs(x_axis)/max_axis_thres;
200009f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
200009fc:	2b00      	cmp	r3, #0
200009fe:	bfb8      	it	lt
20000a00:	425b      	neglt	r3, r3
20000a02:	4618      	mov	r0, r3
20000a04:	f001 feba 	bl	2000277c <__aeabi_i2f>
20000a08:	4603      	mov	r3, r0
20000a0a:	4618      	mov	r0, r3
20000a0c:	6839      	ldr	r1, [r7, #0]
20000a0e:	f001 ff09 	bl	20002824 <__aeabi_fmul>
20000a12:	4603      	mov	r3, r0
20000a14:	4618      	mov	r0, r3
20000a16:	4942      	ldr	r1, [pc, #264]	; (20000b20 <calc_left_wheel_duty_cycle_stick+0x140>)
20000a18:	f001 ffb8 	bl	2000298c <__aeabi_fdiv>
20000a1c:	4603      	mov	r3, r0
20000a1e:	60bb      	str	r3, [r7, #8]
		duty_cycle = (duty_cycle > min_duty_cycle) ? duty_cycle : min_duty_cycle;
20000a20:	68b8      	ldr	r0, [r7, #8]
20000a22:	f001 fa93 	bl	20001f4c <__aeabi_f2d>
20000a26:	4602      	mov	r2, r0
20000a28:	460b      	mov	r3, r1
20000a2a:	f04f 0100 	mov.w	r1, #0
20000a2e:	460c      	mov	r4, r1
20000a30:	4610      	mov	r0, r2
20000a32:	4619      	mov	r1, r3
20000a34:	a336      	add	r3, pc, #216	; (adr r3, 20000b10 <calc_left_wheel_duty_cycle_stick+0x130>)
20000a36:	e9d3 2300 	ldrd	r2, r3, [r3]
20000a3a:	f001 fd6b 	bl	20002514 <__aeabi_dcmpgt>
20000a3e:	4603      	mov	r3, r0
20000a40:	2b00      	cmp	r3, #0
20000a42:	d002      	beq.n	20000a4a <calc_left_wheel_duty_cycle_stick+0x6a>
20000a44:	f04f 0301 	mov.w	r3, #1
20000a48:	461c      	mov	r4, r3
20000a4a:	b2e3      	uxtb	r3, r4
20000a4c:	2b00      	cmp	r3, #0
20000a4e:	d001      	beq.n	20000a54 <calc_left_wheel_duty_cycle_stick+0x74>
20000a50:	68bb      	ldr	r3, [r7, #8]
20000a52:	e000      	b.n	20000a56 <calc_left_wheel_duty_cycle_stick+0x76>
20000a54:	4b33      	ldr	r3, [pc, #204]	; (20000b24 <calc_left_wheel_duty_cycle_stick+0x144>)
20000a56:	60bb      	str	r3, [r7, #8]
20000a58:	e027      	b.n	20000aaa <calc_left_wheel_duty_cycle_stick+0xca>
	}
	else if(x_axis <0) {
20000a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000a5e:	2b00      	cmp	r3, #0
20000a60:	da09      	bge.n	20000a76 <calc_left_wheel_duty_cycle_stick+0x96>
		if(y_axis > 0) {
20000a62:	f997 3006 	ldrsb.w	r3, [r7, #6]
20000a66:	2b00      	cmp	r3, #0
20000a68:	dd02      	ble.n	20000a70 <calc_left_wheel_duty_cycle_stick+0x90>
			duty_cycle = mid_duty_cycle;
20000a6a:	4b2f      	ldr	r3, [pc, #188]	; (20000b28 <calc_left_wheel_duty_cycle_stick+0x148>)
20000a6c:	60bb      	str	r3, [r7, #8]
		}else {
			duty_cycle = min_duty_cycle;
20000a6e:	e01c      	b.n	20000aaa <calc_left_wheel_duty_cycle_stick+0xca>
20000a70:	4b2c      	ldr	r3, [pc, #176]	; (20000b24 <calc_left_wheel_duty_cycle_stick+0x144>)
20000a72:	60bb      	str	r3, [r7, #8]
20000a74:	e019      	b.n	20000aaa <calc_left_wheel_duty_cycle_stick+0xca>
		}
	}
	else {
		duty_cycle = (y_axis == 0) ? 0 : speed_percentage * max_duty_cycle;
20000a76:	f997 3006 	ldrsb.w	r3, [r7, #6]
20000a7a:	2b00      	cmp	r3, #0
20000a7c:	d013      	beq.n	20000aa6 <calc_left_wheel_duty_cycle_stick+0xc6>
20000a7e:	6838      	ldr	r0, [r7, #0]
20000a80:	f001 fa64 	bl	20001f4c <__aeabi_f2d>
20000a84:	4602      	mov	r2, r0
20000a86:	460b      	mov	r3, r1
20000a88:	4610      	mov	r0, r2
20000a8a:	4619      	mov	r1, r3
20000a8c:	a322      	add	r3, pc, #136	; (adr r3, 20000b18 <calc_left_wheel_duty_cycle_stick+0x138>)
20000a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000a92:	f001 faaf 	bl	20001ff4 <__aeabi_dmul>
20000a96:	4602      	mov	r2, r0
20000a98:	460b      	mov	r3, r1
20000a9a:	4610      	mov	r0, r2
20000a9c:	4619      	mov	r1, r3
20000a9e:	f001 fd63 	bl	20002568 <__aeabi_d2f>
20000aa2:	4603      	mov	r3, r0
20000aa4:	e000      	b.n	20000aa8 <calc_left_wheel_duty_cycle_stick+0xc8>
20000aa6:	4b21      	ldr	r3, [pc, #132]	; (20000b2c <calc_left_wheel_duty_cycle_stick+0x14c>)
20000aa8:	60bb      	str	r3, [r7, #8]
	}
	uint8_t temp = (uint8_t) floor(duty_cycle *100);
20000aaa:	68b8      	ldr	r0, [r7, #8]
20000aac:	4920      	ldr	r1, [pc, #128]	; (20000b30 <calc_left_wheel_duty_cycle_stick+0x150>)
20000aae:	f001 feb9 	bl	20002824 <__aeabi_fmul>
20000ab2:	4603      	mov	r3, r0
20000ab4:	4618      	mov	r0, r3
20000ab6:	f001 fa49 	bl	20001f4c <__aeabi_f2d>
20000aba:	4602      	mov	r2, r0
20000abc:	460b      	mov	r3, r1
20000abe:	4610      	mov	r0, r2
20000ac0:	4619      	mov	r1, r3
20000ac2:	f007 fde5 	bl	20008690 <floor>
20000ac6:	4602      	mov	r2, r0
20000ac8:	460b      	mov	r3, r1
20000aca:	4610      	mov	r0, r2
20000acc:	4619      	mov	r1, r3
20000ace:	f001 fd2b 	bl	20002528 <__aeabi_d2uiz>
20000ad2:	4603      	mov	r3, r0
20000ad4:	73fb      	strb	r3, [r7, #15]

	return (uint8_t) floor(duty_cycle*100);
20000ad6:	68b8      	ldr	r0, [r7, #8]
20000ad8:	4915      	ldr	r1, [pc, #84]	; (20000b30 <calc_left_wheel_duty_cycle_stick+0x150>)
20000ada:	f001 fea3 	bl	20002824 <__aeabi_fmul>
20000ade:	4603      	mov	r3, r0
20000ae0:	4618      	mov	r0, r3
20000ae2:	f001 fa33 	bl	20001f4c <__aeabi_f2d>
20000ae6:	4602      	mov	r2, r0
20000ae8:	460b      	mov	r3, r1
20000aea:	4610      	mov	r0, r2
20000aec:	4619      	mov	r1, r3
20000aee:	f007 fdcf 	bl	20008690 <floor>
20000af2:	4602      	mov	r2, r0
20000af4:	460b      	mov	r3, r1
20000af6:	4610      	mov	r0, r2
20000af8:	4619      	mov	r1, r3
20000afa:	f001 fd15 	bl	20002528 <__aeabi_d2uiz>
20000afe:	4603      	mov	r3, r0
20000b00:	b2db      	uxtb	r3, r3
}
20000b02:	4618      	mov	r0, r3
20000b04:	f107 0714 	add.w	r7, r7, #20
20000b08:	46bd      	mov	sp, r7
20000b0a:	bd90      	pop	{r4, r7, pc}
20000b0c:	f3af 8000 	nop.w
20000b10:	33333333 	.word	0x33333333
20000b14:	3fd33333 	.word	0x3fd33333
20000b18:	cccccccd 	.word	0xcccccccd
20000b1c:	3feccccc 	.word	0x3feccccc
20000b20:	42fe0000 	.word	0x42fe0000
20000b24:	3e99999a 	.word	0x3e99999a
20000b28:	3f19999a 	.word	0x3f19999a
20000b2c:	00000000 	.word	0x00000000
20000b30:	42c80000 	.word	0x42c80000
20000b34:	f3af 8000 	nop.w

20000b38 <calc_right_wheel_duty_cycle_stick>:

uint8_t calc_right_wheel_duty_cycle_stick(int8_t x_axis, int8_t y_axis, float speed_percentage) {
20000b38:	b590      	push	{r4, r7, lr}
20000b3a:	b085      	sub	sp, #20
20000b3c:	af00      	add	r7, sp, #0
20000b3e:	460b      	mov	r3, r1
20000b40:	603a      	str	r2, [r7, #0]
20000b42:	4602      	mov	r2, r0
20000b44:	71fa      	strb	r2, [r7, #7]
20000b46:	71bb      	strb	r3, [r7, #6]
	float duty_cycle;
	if(x_axis < 0) {
20000b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000b4c:	2b00      	cmp	r3, #0
20000b4e:	da30      	bge.n	20000bb2 <calc_right_wheel_duty_cycle_stick+0x7a>
		duty_cycle = speed_percentage * abs(x_axis)/max_axis_thres;
20000b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000b54:	2b00      	cmp	r3, #0
20000b56:	bfb8      	it	lt
20000b58:	425b      	neglt	r3, r3
20000b5a:	4618      	mov	r0, r3
20000b5c:	f001 fe0e 	bl	2000277c <__aeabi_i2f>
20000b60:	4603      	mov	r3, r0
20000b62:	4618      	mov	r0, r3
20000b64:	6839      	ldr	r1, [r7, #0]
20000b66:	f001 fe5d 	bl	20002824 <__aeabi_fmul>
20000b6a:	4603      	mov	r3, r0
20000b6c:	4618      	mov	r0, r3
20000b6e:	4942      	ldr	r1, [pc, #264]	; (20000c78 <calc_right_wheel_duty_cycle_stick+0x140>)
20000b70:	f001 ff0c 	bl	2000298c <__aeabi_fdiv>
20000b74:	4603      	mov	r3, r0
20000b76:	60bb      	str	r3, [r7, #8]
		duty_cycle = (duty_cycle > min_duty_cycle) ? duty_cycle : min_duty_cycle;
20000b78:	68b8      	ldr	r0, [r7, #8]
20000b7a:	f001 f9e7 	bl	20001f4c <__aeabi_f2d>
20000b7e:	4602      	mov	r2, r0
20000b80:	460b      	mov	r3, r1
20000b82:	f04f 0100 	mov.w	r1, #0
20000b86:	460c      	mov	r4, r1
20000b88:	4610      	mov	r0, r2
20000b8a:	4619      	mov	r1, r3
20000b8c:	a336      	add	r3, pc, #216	; (adr r3, 20000c68 <calc_right_wheel_duty_cycle_stick+0x130>)
20000b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b92:	f001 fcbf 	bl	20002514 <__aeabi_dcmpgt>
20000b96:	4603      	mov	r3, r0
20000b98:	2b00      	cmp	r3, #0
20000b9a:	d002      	beq.n	20000ba2 <calc_right_wheel_duty_cycle_stick+0x6a>
20000b9c:	f04f 0301 	mov.w	r3, #1
20000ba0:	461c      	mov	r4, r3
20000ba2:	b2e3      	uxtb	r3, r4
20000ba4:	2b00      	cmp	r3, #0
20000ba6:	d001      	beq.n	20000bac <calc_right_wheel_duty_cycle_stick+0x74>
20000ba8:	68bb      	ldr	r3, [r7, #8]
20000baa:	e000      	b.n	20000bae <calc_right_wheel_duty_cycle_stick+0x76>
20000bac:	4b33      	ldr	r3, [pc, #204]	; (20000c7c <calc_right_wheel_duty_cycle_stick+0x144>)
20000bae:	60bb      	str	r3, [r7, #8]
20000bb0:	e027      	b.n	20000c02 <calc_right_wheel_duty_cycle_stick+0xca>
	}
	else if(x_axis > 0) {
20000bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000bb6:	2b00      	cmp	r3, #0
20000bb8:	dd09      	ble.n	20000bce <calc_right_wheel_duty_cycle_stick+0x96>
		if(y_axis > 0) {
20000bba:	f997 3006 	ldrsb.w	r3, [r7, #6]
20000bbe:	2b00      	cmp	r3, #0
20000bc0:	dd02      	ble.n	20000bc8 <calc_right_wheel_duty_cycle_stick+0x90>
			duty_cycle = mid_duty_cycle;
20000bc2:	4b2f      	ldr	r3, [pc, #188]	; (20000c80 <calc_right_wheel_duty_cycle_stick+0x148>)
20000bc4:	60bb      	str	r3, [r7, #8]
		}else {
			duty_cycle = min_duty_cycle;
20000bc6:	e01c      	b.n	20000c02 <calc_right_wheel_duty_cycle_stick+0xca>
20000bc8:	4b2c      	ldr	r3, [pc, #176]	; (20000c7c <calc_right_wheel_duty_cycle_stick+0x144>)
20000bca:	60bb      	str	r3, [r7, #8]
20000bcc:	e019      	b.n	20000c02 <calc_right_wheel_duty_cycle_stick+0xca>
		}
	}
	else {
		duty_cycle = (y_axis == 0) ? 0 : speed_percentage * max_duty_cycle;
20000bce:	f997 3006 	ldrsb.w	r3, [r7, #6]
20000bd2:	2b00      	cmp	r3, #0
20000bd4:	d013      	beq.n	20000bfe <calc_right_wheel_duty_cycle_stick+0xc6>
20000bd6:	6838      	ldr	r0, [r7, #0]
20000bd8:	f001 f9b8 	bl	20001f4c <__aeabi_f2d>
20000bdc:	4602      	mov	r2, r0
20000bde:	460b      	mov	r3, r1
20000be0:	4610      	mov	r0, r2
20000be2:	4619      	mov	r1, r3
20000be4:	a322      	add	r3, pc, #136	; (adr r3, 20000c70 <calc_right_wheel_duty_cycle_stick+0x138>)
20000be6:	e9d3 2300 	ldrd	r2, r3, [r3]
20000bea:	f001 fa03 	bl	20001ff4 <__aeabi_dmul>
20000bee:	4602      	mov	r2, r0
20000bf0:	460b      	mov	r3, r1
20000bf2:	4610      	mov	r0, r2
20000bf4:	4619      	mov	r1, r3
20000bf6:	f001 fcb7 	bl	20002568 <__aeabi_d2f>
20000bfa:	4603      	mov	r3, r0
20000bfc:	e000      	b.n	20000c00 <calc_right_wheel_duty_cycle_stick+0xc8>
20000bfe:	4b21      	ldr	r3, [pc, #132]	; (20000c84 <calc_right_wheel_duty_cycle_stick+0x14c>)
20000c00:	60bb      	str	r3, [r7, #8]
	}
	uint8_t temp = (uint8_t) floor(duty_cycle *100);
20000c02:	68b8      	ldr	r0, [r7, #8]
20000c04:	4920      	ldr	r1, [pc, #128]	; (20000c88 <calc_right_wheel_duty_cycle_stick+0x150>)
20000c06:	f001 fe0d 	bl	20002824 <__aeabi_fmul>
20000c0a:	4603      	mov	r3, r0
20000c0c:	4618      	mov	r0, r3
20000c0e:	f001 f99d 	bl	20001f4c <__aeabi_f2d>
20000c12:	4602      	mov	r2, r0
20000c14:	460b      	mov	r3, r1
20000c16:	4610      	mov	r0, r2
20000c18:	4619      	mov	r1, r3
20000c1a:	f007 fd39 	bl	20008690 <floor>
20000c1e:	4602      	mov	r2, r0
20000c20:	460b      	mov	r3, r1
20000c22:	4610      	mov	r0, r2
20000c24:	4619      	mov	r1, r3
20000c26:	f001 fc7f 	bl	20002528 <__aeabi_d2uiz>
20000c2a:	4603      	mov	r3, r0
20000c2c:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) floor(duty_cycle*100);
20000c2e:	68b8      	ldr	r0, [r7, #8]
20000c30:	4915      	ldr	r1, [pc, #84]	; (20000c88 <calc_right_wheel_duty_cycle_stick+0x150>)
20000c32:	f001 fdf7 	bl	20002824 <__aeabi_fmul>
20000c36:	4603      	mov	r3, r0
20000c38:	4618      	mov	r0, r3
20000c3a:	f001 f987 	bl	20001f4c <__aeabi_f2d>
20000c3e:	4602      	mov	r2, r0
20000c40:	460b      	mov	r3, r1
20000c42:	4610      	mov	r0, r2
20000c44:	4619      	mov	r1, r3
20000c46:	f007 fd23 	bl	20008690 <floor>
20000c4a:	4602      	mov	r2, r0
20000c4c:	460b      	mov	r3, r1
20000c4e:	4610      	mov	r0, r2
20000c50:	4619      	mov	r1, r3
20000c52:	f001 fc69 	bl	20002528 <__aeabi_d2uiz>
20000c56:	4603      	mov	r3, r0
20000c58:	b2db      	uxtb	r3, r3
}
20000c5a:	4618      	mov	r0, r3
20000c5c:	f107 0714 	add.w	r7, r7, #20
20000c60:	46bd      	mov	sp, r7
20000c62:	bd90      	pop	{r4, r7, pc}
20000c64:	f3af 8000 	nop.w
20000c68:	33333333 	.word	0x33333333
20000c6c:	3fd33333 	.word	0x3fd33333
20000c70:	cccccccd 	.word	0xcccccccd
20000c74:	3feccccc 	.word	0x3feccccc
20000c78:	42fe0000 	.word	0x42fe0000
20000c7c:	3e99999a 	.word	0x3e99999a
20000c80:	3f19999a 	.word	0x3f19999a
20000c84:	00000000 	.word	0x00000000
20000c88:	42c80000 	.word	0x42c80000
20000c8c:	f3af 8000 	nop.w

20000c90 <calc_left_wheel_duty_cycle_dpad>:

uint8_t calc_left_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right){
20000c90:	b580      	push	{r7, lr}
20000c92:	b084      	sub	sp, #16
20000c94:	af00      	add	r7, sp, #0
20000c96:	71f8      	strb	r0, [r7, #7]
20000c98:	71b9      	strb	r1, [r7, #6]
20000c9a:	717a      	strb	r2, [r7, #5]
20000c9c:	713b      	strb	r3, [r7, #4]
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
20000c9e:	793b      	ldrb	r3, [r7, #4]
20000ca0:	2b00      	cmp	r3, #0
20000ca2:	d008      	beq.n	20000cb6 <calc_left_wheel_duty_cycle_dpad+0x26>
20000ca4:	797b      	ldrb	r3, [r7, #5]
20000ca6:	2b00      	cmp	r3, #0
20000ca8:	d105      	bne.n	20000cb6 <calc_left_wheel_duty_cycle_dpad+0x26>
20000caa:	79fb      	ldrb	r3, [r7, #7]
20000cac:	2b00      	cmp	r3, #0
20000cae:	d102      	bne.n	20000cb6 <calc_left_wheel_duty_cycle_dpad+0x26>
20000cb0:	79bb      	ldrb	r3, [r7, #6]
20000cb2:	2b00      	cmp	r3, #0
20000cb4:	d00b      	beq.n	20000cce <calc_left_wheel_duty_cycle_dpad+0x3e>
20000cb6:	793b      	ldrb	r3, [r7, #4]
20000cb8:	2b00      	cmp	r3, #0
20000cba:	d00b      	beq.n	20000cd4 <calc_left_wheel_duty_cycle_dpad+0x44>
20000cbc:	797b      	ldrb	r3, [r7, #5]
20000cbe:	2b00      	cmp	r3, #0
20000cc0:	d108      	bne.n	20000cd4 <calc_left_wheel_duty_cycle_dpad+0x44>
20000cc2:	79fb      	ldrb	r3, [r7, #7]
20000cc4:	2b00      	cmp	r3, #0
20000cc6:	d005      	beq.n	20000cd4 <calc_left_wheel_duty_cycle_dpad+0x44>
20000cc8:	79bb      	ldrb	r3, [r7, #6]
20000cca:	2b00      	cmp	r3, #0
20000ccc:	d002      	beq.n	20000cd4 <calc_left_wheel_duty_cycle_dpad+0x44>
		duty_cycle = max_duty_cycle;
20000cce:	4b4a      	ldr	r3, [pc, #296]	; (20000df8 <calc_left_wheel_duty_cycle_dpad+0x168>)
20000cd0:	60fb      	str	r3, [r7, #12]
	return (uint8_t) floor(duty_cycle*100);
}

uint8_t calc_left_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right){
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
20000cd2:	e076      	b.n	20000dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
20000cd4:	793b      	ldrb	r3, [r7, #4]
20000cd6:	2b00      	cmp	r3, #0
20000cd8:	d108      	bne.n	20000cec <calc_left_wheel_duty_cycle_dpad+0x5c>
20000cda:	797b      	ldrb	r3, [r7, #5]
20000cdc:	2b00      	cmp	r3, #0
20000cde:	d005      	beq.n	20000cec <calc_left_wheel_duty_cycle_dpad+0x5c>
20000ce0:	79fb      	ldrb	r3, [r7, #7]
20000ce2:	2b00      	cmp	r3, #0
20000ce4:	d102      	bne.n	20000cec <calc_left_wheel_duty_cycle_dpad+0x5c>
20000ce6:	79bb      	ldrb	r3, [r7, #6]
20000ce8:	2b00      	cmp	r3, #0
20000cea:	d00b      	beq.n	20000d04 <calc_left_wheel_duty_cycle_dpad+0x74>
20000cec:	793b      	ldrb	r3, [r7, #4]
20000cee:	2b00      	cmp	r3, #0
20000cf0:	d10b      	bne.n	20000d0a <calc_left_wheel_duty_cycle_dpad+0x7a>
20000cf2:	797b      	ldrb	r3, [r7, #5]
20000cf4:	2b00      	cmp	r3, #0
20000cf6:	d008      	beq.n	20000d0a <calc_left_wheel_duty_cycle_dpad+0x7a>
20000cf8:	79fb      	ldrb	r3, [r7, #7]
20000cfa:	2b00      	cmp	r3, #0
20000cfc:	d005      	beq.n	20000d0a <calc_left_wheel_duty_cycle_dpad+0x7a>
20000cfe:	79bb      	ldrb	r3, [r7, #6]
20000d00:	2b00      	cmp	r3, #0
20000d02:	d002      	beq.n	20000d0a <calc_left_wheel_duty_cycle_dpad+0x7a>
		duty_cycle = min_duty_cycle;
20000d04:	4b3d      	ldr	r3, [pc, #244]	; (20000dfc <calc_left_wheel_duty_cycle_dpad+0x16c>)
20000d06:	60fb      	str	r3, [r7, #12]
uint8_t calc_left_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right){
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
		duty_cycle = max_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
20000d08:	e05b      	b.n	20000dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
20000d0a:	793b      	ldrb	r3, [r7, #4]
20000d0c:	2b00      	cmp	r3, #0
20000d0e:	d108      	bne.n	20000d22 <calc_left_wheel_duty_cycle_dpad+0x92>
20000d10:	797b      	ldrb	r3, [r7, #5]
20000d12:	2b00      	cmp	r3, #0
20000d14:	d105      	bne.n	20000d22 <calc_left_wheel_duty_cycle_dpad+0x92>
20000d16:	79fb      	ldrb	r3, [r7, #7]
20000d18:	2b00      	cmp	r3, #0
20000d1a:	d002      	beq.n	20000d22 <calc_left_wheel_duty_cycle_dpad+0x92>
20000d1c:	79bb      	ldrb	r3, [r7, #6]
20000d1e:	2b00      	cmp	r3, #0
20000d20:	d00b      	beq.n	20000d3a <calc_left_wheel_duty_cycle_dpad+0xaa>
20000d22:	793b      	ldrb	r3, [r7, #4]
20000d24:	2b00      	cmp	r3, #0
20000d26:	d00b      	beq.n	20000d40 <calc_left_wheel_duty_cycle_dpad+0xb0>
20000d28:	797b      	ldrb	r3, [r7, #5]
20000d2a:	2b00      	cmp	r3, #0
20000d2c:	d008      	beq.n	20000d40 <calc_left_wheel_duty_cycle_dpad+0xb0>
20000d2e:	79fb      	ldrb	r3, [r7, #7]
20000d30:	2b00      	cmp	r3, #0
20000d32:	d005      	beq.n	20000d40 <calc_left_wheel_duty_cycle_dpad+0xb0>
20000d34:	79bb      	ldrb	r3, [r7, #6]
20000d36:	2b00      	cmp	r3, #0
20000d38:	d102      	bne.n	20000d40 <calc_left_wheel_duty_cycle_dpad+0xb0>
		duty_cycle = max_duty_cycle;
20000d3a:	4b2f      	ldr	r3, [pc, #188]	; (20000df8 <calc_left_wheel_duty_cycle_dpad+0x168>)
20000d3c:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
		duty_cycle = min_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
20000d3e:	e040      	b.n	20000dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
20000d40:	793b      	ldrb	r3, [r7, #4]
20000d42:	2b00      	cmp	r3, #0
20000d44:	d108      	bne.n	20000d58 <calc_left_wheel_duty_cycle_dpad+0xc8>
20000d46:	797b      	ldrb	r3, [r7, #5]
20000d48:	2b00      	cmp	r3, #0
20000d4a:	d105      	bne.n	20000d58 <calc_left_wheel_duty_cycle_dpad+0xc8>
20000d4c:	79fb      	ldrb	r3, [r7, #7]
20000d4e:	2b00      	cmp	r3, #0
20000d50:	d102      	bne.n	20000d58 <calc_left_wheel_duty_cycle_dpad+0xc8>
20000d52:	79bb      	ldrb	r3, [r7, #6]
20000d54:	2b00      	cmp	r3, #0
20000d56:	d10b      	bne.n	20000d70 <calc_left_wheel_duty_cycle_dpad+0xe0>
20000d58:	793b      	ldrb	r3, [r7, #4]
20000d5a:	2b00      	cmp	r3, #0
20000d5c:	d00b      	beq.n	20000d76 <calc_left_wheel_duty_cycle_dpad+0xe6>
20000d5e:	797b      	ldrb	r3, [r7, #5]
20000d60:	2b00      	cmp	r3, #0
20000d62:	d008      	beq.n	20000d76 <calc_left_wheel_duty_cycle_dpad+0xe6>
20000d64:	79fb      	ldrb	r3, [r7, #7]
20000d66:	2b00      	cmp	r3, #0
20000d68:	d105      	bne.n	20000d76 <calc_left_wheel_duty_cycle_dpad+0xe6>
20000d6a:	79bb      	ldrb	r3, [r7, #6]
20000d6c:	2b00      	cmp	r3, #0
20000d6e:	d002      	beq.n	20000d76 <calc_left_wheel_duty_cycle_dpad+0xe6>
		duty_cycle = max_duty_cycle;
20000d70:	4b21      	ldr	r3, [pc, #132]	; (20000df8 <calc_left_wheel_duty_cycle_dpad+0x168>)
20000d72:	60fb      	str	r3, [r7, #12]
		duty_cycle = min_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
20000d74:	e025      	b.n	20000dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
20000d76:	79bb      	ldrb	r3, [r7, #6]
20000d78:	2b00      	cmp	r3, #0
20000d7a:	d005      	beq.n	20000d88 <calc_left_wheel_duty_cycle_dpad+0xf8>
20000d7c:	793b      	ldrb	r3, [r7, #4]
20000d7e:	2b00      	cmp	r3, #0
20000d80:	d002      	beq.n	20000d88 <calc_left_wheel_duty_cycle_dpad+0xf8>
		duty_cycle = mid_duty_cycle;
20000d82:	4b1f      	ldr	r3, [pc, #124]	; (20000e00 <calc_left_wheel_duty_cycle_dpad+0x170>)
20000d84:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
20000d86:	e01c      	b.n	20000dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = mid_duty_cycle;
	}
	else if(down && left) { //down left
20000d88:	79bb      	ldrb	r3, [r7, #6]
20000d8a:	2b00      	cmp	r3, #0
20000d8c:	d005      	beq.n	20000d9a <calc_left_wheel_duty_cycle_dpad+0x10a>
20000d8e:	797b      	ldrb	r3, [r7, #5]
20000d90:	2b00      	cmp	r3, #0
20000d92:	d002      	beq.n	20000d9a <calc_left_wheel_duty_cycle_dpad+0x10a>
		duty_cycle = min_duty_cycle;
20000d94:	4b19      	ldr	r3, [pc, #100]	; (20000dfc <calc_left_wheel_duty_cycle_dpad+0x16c>)
20000d96:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
		duty_cycle = mid_duty_cycle;
	}
	else if(down && left) { //down left
20000d98:	e013      	b.n	20000dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if(up && left) { //up left
20000d9a:	79fb      	ldrb	r3, [r7, #7]
20000d9c:	2b00      	cmp	r3, #0
20000d9e:	d005      	beq.n	20000dac <calc_left_wheel_duty_cycle_dpad+0x11c>
20000da0:	797b      	ldrb	r3, [r7, #5]
20000da2:	2b00      	cmp	r3, #0
20000da4:	d002      	beq.n	20000dac <calc_left_wheel_duty_cycle_dpad+0x11c>
		duty_cycle = min_duty_cycle;
20000da6:	4b15      	ldr	r3, [pc, #84]	; (20000dfc <calc_left_wheel_duty_cycle_dpad+0x16c>)
20000da8:	60fb      	str	r3, [r7, #12]
		duty_cycle = mid_duty_cycle;
	}
	else if(down && left) { //down left
		duty_cycle = min_duty_cycle;
	}
	else if(up && left) { //up left
20000daa:	e00a      	b.n	20000dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if(up && right) { //up right
20000dac:	79fb      	ldrb	r3, [r7, #7]
20000dae:	2b00      	cmp	r3, #0
20000db0:	d005      	beq.n	20000dbe <calc_left_wheel_duty_cycle_dpad+0x12e>
20000db2:	793b      	ldrb	r3, [r7, #4]
20000db4:	2b00      	cmp	r3, #0
20000db6:	d002      	beq.n	20000dbe <calc_left_wheel_duty_cycle_dpad+0x12e>
		duty_cycle = mid_duty_cycle;
20000db8:	4b11      	ldr	r3, [pc, #68]	; (20000e00 <calc_left_wheel_duty_cycle_dpad+0x170>)
20000dba:	60fb      	str	r3, [r7, #12]
		duty_cycle = min_duty_cycle;
	}
	else if(up && left) { //up left
		duty_cycle = min_duty_cycle;
	}
	else if(up && right) { //up right
20000dbc:	e001      	b.n	20000dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = mid_duty_cycle;
	}
	else {
		duty_cycle = 0;
20000dbe:	4b11      	ldr	r3, [pc, #68]	; (20000e04 <calc_left_wheel_duty_cycle_dpad+0x174>)
20000dc0:	60fb      	str	r3, [r7, #12]
	}
	return (uint8_t) floor(duty_cycle*100);
20000dc2:	68f8      	ldr	r0, [r7, #12]
20000dc4:	4910      	ldr	r1, [pc, #64]	; (20000e08 <calc_left_wheel_duty_cycle_dpad+0x178>)
20000dc6:	f001 fd2d 	bl	20002824 <__aeabi_fmul>
20000dca:	4603      	mov	r3, r0
20000dcc:	4618      	mov	r0, r3
20000dce:	f001 f8bd 	bl	20001f4c <__aeabi_f2d>
20000dd2:	4602      	mov	r2, r0
20000dd4:	460b      	mov	r3, r1
20000dd6:	4610      	mov	r0, r2
20000dd8:	4619      	mov	r1, r3
20000dda:	f007 fc59 	bl	20008690 <floor>
20000dde:	4602      	mov	r2, r0
20000de0:	460b      	mov	r3, r1
20000de2:	4610      	mov	r0, r2
20000de4:	4619      	mov	r1, r3
20000de6:	f001 fb9f 	bl	20002528 <__aeabi_d2uiz>
20000dea:	4603      	mov	r3, r0
20000dec:	b2db      	uxtb	r3, r3
}
20000dee:	4618      	mov	r0, r3
20000df0:	f107 0710 	add.w	r7, r7, #16
20000df4:	46bd      	mov	sp, r7
20000df6:	bd80      	pop	{r7, pc}
20000df8:	3f666666 	.word	0x3f666666
20000dfc:	3e99999a 	.word	0x3e99999a
20000e00:	3f19999a 	.word	0x3f19999a
20000e04:	00000000 	.word	0x00000000
20000e08:	42c80000 	.word	0x42c80000

20000e0c <calc_right_wheel_duty_cycle_dpad>:

uint8_t calc_right_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
20000e0c:	b580      	push	{r7, lr}
20000e0e:	b084      	sub	sp, #16
20000e10:	af00      	add	r7, sp, #0
20000e12:	71f8      	strb	r0, [r7, #7]
20000e14:	71b9      	strb	r1, [r7, #6]
20000e16:	717a      	strb	r2, [r7, #5]
20000e18:	713b      	strb	r3, [r7, #4]
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
20000e1a:	793b      	ldrb	r3, [r7, #4]
20000e1c:	2b00      	cmp	r3, #0
20000e1e:	d008      	beq.n	20000e32 <calc_right_wheel_duty_cycle_dpad+0x26>
20000e20:	797b      	ldrb	r3, [r7, #5]
20000e22:	2b00      	cmp	r3, #0
20000e24:	d105      	bne.n	20000e32 <calc_right_wheel_duty_cycle_dpad+0x26>
20000e26:	79fb      	ldrb	r3, [r7, #7]
20000e28:	2b00      	cmp	r3, #0
20000e2a:	d102      	bne.n	20000e32 <calc_right_wheel_duty_cycle_dpad+0x26>
20000e2c:	79bb      	ldrb	r3, [r7, #6]
20000e2e:	2b00      	cmp	r3, #0
20000e30:	d00b      	beq.n	20000e4a <calc_right_wheel_duty_cycle_dpad+0x3e>
20000e32:	793b      	ldrb	r3, [r7, #4]
20000e34:	2b00      	cmp	r3, #0
20000e36:	d00b      	beq.n	20000e50 <calc_right_wheel_duty_cycle_dpad+0x44>
20000e38:	797b      	ldrb	r3, [r7, #5]
20000e3a:	2b00      	cmp	r3, #0
20000e3c:	d108      	bne.n	20000e50 <calc_right_wheel_duty_cycle_dpad+0x44>
20000e3e:	79fb      	ldrb	r3, [r7, #7]
20000e40:	2b00      	cmp	r3, #0
20000e42:	d005      	beq.n	20000e50 <calc_right_wheel_duty_cycle_dpad+0x44>
20000e44:	79bb      	ldrb	r3, [r7, #6]
20000e46:	2b00      	cmp	r3, #0
20000e48:	d002      	beq.n	20000e50 <calc_right_wheel_duty_cycle_dpad+0x44>
		duty_cycle = min_duty_cycle;
20000e4a:	4b4a      	ldr	r3, [pc, #296]	; (20000f74 <calc_right_wheel_duty_cycle_dpad+0x168>)
20000e4c:	60fb      	str	r3, [r7, #12]
	return (uint8_t) floor(duty_cycle*100);
}

uint8_t calc_right_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
20000e4e:	e076      	b.n	20000f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
20000e50:	793b      	ldrb	r3, [r7, #4]
20000e52:	2b00      	cmp	r3, #0
20000e54:	d108      	bne.n	20000e68 <calc_right_wheel_duty_cycle_dpad+0x5c>
20000e56:	797b      	ldrb	r3, [r7, #5]
20000e58:	2b00      	cmp	r3, #0
20000e5a:	d005      	beq.n	20000e68 <calc_right_wheel_duty_cycle_dpad+0x5c>
20000e5c:	79fb      	ldrb	r3, [r7, #7]
20000e5e:	2b00      	cmp	r3, #0
20000e60:	d102      	bne.n	20000e68 <calc_right_wheel_duty_cycle_dpad+0x5c>
20000e62:	79bb      	ldrb	r3, [r7, #6]
20000e64:	2b00      	cmp	r3, #0
20000e66:	d00b      	beq.n	20000e80 <calc_right_wheel_duty_cycle_dpad+0x74>
20000e68:	793b      	ldrb	r3, [r7, #4]
20000e6a:	2b00      	cmp	r3, #0
20000e6c:	d10b      	bne.n	20000e86 <calc_right_wheel_duty_cycle_dpad+0x7a>
20000e6e:	797b      	ldrb	r3, [r7, #5]
20000e70:	2b00      	cmp	r3, #0
20000e72:	d008      	beq.n	20000e86 <calc_right_wheel_duty_cycle_dpad+0x7a>
20000e74:	79fb      	ldrb	r3, [r7, #7]
20000e76:	2b00      	cmp	r3, #0
20000e78:	d005      	beq.n	20000e86 <calc_right_wheel_duty_cycle_dpad+0x7a>
20000e7a:	79bb      	ldrb	r3, [r7, #6]
20000e7c:	2b00      	cmp	r3, #0
20000e7e:	d002      	beq.n	20000e86 <calc_right_wheel_duty_cycle_dpad+0x7a>
		duty_cycle = max_duty_cycle;
20000e80:	4b3d      	ldr	r3, [pc, #244]	; (20000f78 <calc_right_wheel_duty_cycle_dpad+0x16c>)
20000e82:	60fb      	str	r3, [r7, #12]
uint8_t calc_right_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
		duty_cycle = min_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
20000e84:	e05b      	b.n	20000f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
20000e86:	793b      	ldrb	r3, [r7, #4]
20000e88:	2b00      	cmp	r3, #0
20000e8a:	d108      	bne.n	20000e9e <calc_right_wheel_duty_cycle_dpad+0x92>
20000e8c:	797b      	ldrb	r3, [r7, #5]
20000e8e:	2b00      	cmp	r3, #0
20000e90:	d105      	bne.n	20000e9e <calc_right_wheel_duty_cycle_dpad+0x92>
20000e92:	79fb      	ldrb	r3, [r7, #7]
20000e94:	2b00      	cmp	r3, #0
20000e96:	d002      	beq.n	20000e9e <calc_right_wheel_duty_cycle_dpad+0x92>
20000e98:	79bb      	ldrb	r3, [r7, #6]
20000e9a:	2b00      	cmp	r3, #0
20000e9c:	d00b      	beq.n	20000eb6 <calc_right_wheel_duty_cycle_dpad+0xaa>
20000e9e:	793b      	ldrb	r3, [r7, #4]
20000ea0:	2b00      	cmp	r3, #0
20000ea2:	d00b      	beq.n	20000ebc <calc_right_wheel_duty_cycle_dpad+0xb0>
20000ea4:	797b      	ldrb	r3, [r7, #5]
20000ea6:	2b00      	cmp	r3, #0
20000ea8:	d008      	beq.n	20000ebc <calc_right_wheel_duty_cycle_dpad+0xb0>
20000eaa:	79fb      	ldrb	r3, [r7, #7]
20000eac:	2b00      	cmp	r3, #0
20000eae:	d005      	beq.n	20000ebc <calc_right_wheel_duty_cycle_dpad+0xb0>
20000eb0:	79bb      	ldrb	r3, [r7, #6]
20000eb2:	2b00      	cmp	r3, #0
20000eb4:	d102      	bne.n	20000ebc <calc_right_wheel_duty_cycle_dpad+0xb0>
		duty_cycle = max_duty_cycle;
20000eb6:	4b30      	ldr	r3, [pc, #192]	; (20000f78 <calc_right_wheel_duty_cycle_dpad+0x16c>)
20000eb8:	60fb      	str	r3, [r7, #12]
		duty_cycle = min_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
20000eba:	e040      	b.n	20000f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
20000ebc:	793b      	ldrb	r3, [r7, #4]
20000ebe:	2b00      	cmp	r3, #0
20000ec0:	d108      	bne.n	20000ed4 <calc_right_wheel_duty_cycle_dpad+0xc8>
20000ec2:	797b      	ldrb	r3, [r7, #5]
20000ec4:	2b00      	cmp	r3, #0
20000ec6:	d105      	bne.n	20000ed4 <calc_right_wheel_duty_cycle_dpad+0xc8>
20000ec8:	79fb      	ldrb	r3, [r7, #7]
20000eca:	2b00      	cmp	r3, #0
20000ecc:	d102      	bne.n	20000ed4 <calc_right_wheel_duty_cycle_dpad+0xc8>
20000ece:	79bb      	ldrb	r3, [r7, #6]
20000ed0:	2b00      	cmp	r3, #0
20000ed2:	d10b      	bne.n	20000eec <calc_right_wheel_duty_cycle_dpad+0xe0>
20000ed4:	793b      	ldrb	r3, [r7, #4]
20000ed6:	2b00      	cmp	r3, #0
20000ed8:	d00b      	beq.n	20000ef2 <calc_right_wheel_duty_cycle_dpad+0xe6>
20000eda:	797b      	ldrb	r3, [r7, #5]
20000edc:	2b00      	cmp	r3, #0
20000ede:	d008      	beq.n	20000ef2 <calc_right_wheel_duty_cycle_dpad+0xe6>
20000ee0:	79fb      	ldrb	r3, [r7, #7]
20000ee2:	2b00      	cmp	r3, #0
20000ee4:	d105      	bne.n	20000ef2 <calc_right_wheel_duty_cycle_dpad+0xe6>
20000ee6:	79bb      	ldrb	r3, [r7, #6]
20000ee8:	2b00      	cmp	r3, #0
20000eea:	d002      	beq.n	20000ef2 <calc_right_wheel_duty_cycle_dpad+0xe6>
		duty_cycle = max_duty_cycle;
20000eec:	4b22      	ldr	r3, [pc, #136]	; (20000f78 <calc_right_wheel_duty_cycle_dpad+0x16c>)
20000eee:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
20000ef0:	e025      	b.n	20000f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
20000ef2:	79bb      	ldrb	r3, [r7, #6]
20000ef4:	2b00      	cmp	r3, #0
20000ef6:	d005      	beq.n	20000f04 <calc_right_wheel_duty_cycle_dpad+0xf8>
20000ef8:	793b      	ldrb	r3, [r7, #4]
20000efa:	2b00      	cmp	r3, #0
20000efc:	d002      	beq.n	20000f04 <calc_right_wheel_duty_cycle_dpad+0xf8>
		duty_cycle = min_duty_cycle;
20000efe:	4b1d      	ldr	r3, [pc, #116]	; (20000f74 <calc_right_wheel_duty_cycle_dpad+0x168>)
20000f00:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
20000f02:	e01c      	b.n	20000f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if(down && left) { //down left
20000f04:	79bb      	ldrb	r3, [r7, #6]
20000f06:	2b00      	cmp	r3, #0
20000f08:	d005      	beq.n	20000f16 <calc_right_wheel_duty_cycle_dpad+0x10a>
20000f0a:	797b      	ldrb	r3, [r7, #5]
20000f0c:	2b00      	cmp	r3, #0
20000f0e:	d002      	beq.n	20000f16 <calc_right_wheel_duty_cycle_dpad+0x10a>
		duty_cycle = mid_duty_cycle;
20000f10:	4b1a      	ldr	r3, [pc, #104]	; (20000f7c <calc_right_wheel_duty_cycle_dpad+0x170>)
20000f12:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
		duty_cycle = min_duty_cycle;
	}
	else if(down && left) { //down left
20000f14:	e013      	b.n	20000f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = mid_duty_cycle;
	}
	else if(up && left) { //up left
20000f16:	79fb      	ldrb	r3, [r7, #7]
20000f18:	2b00      	cmp	r3, #0
20000f1a:	d005      	beq.n	20000f28 <calc_right_wheel_duty_cycle_dpad+0x11c>
20000f1c:	797b      	ldrb	r3, [r7, #5]
20000f1e:	2b00      	cmp	r3, #0
20000f20:	d002      	beq.n	20000f28 <calc_right_wheel_duty_cycle_dpad+0x11c>
		duty_cycle = mid_duty_cycle;
20000f22:	4b16      	ldr	r3, [pc, #88]	; (20000f7c <calc_right_wheel_duty_cycle_dpad+0x170>)
20000f24:	60fb      	str	r3, [r7, #12]
		duty_cycle = min_duty_cycle;
	}
	else if(down && left) { //down left
		duty_cycle = mid_duty_cycle;
	}
	else if(up && left) { //up left
20000f26:	e00a      	b.n	20000f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = mid_duty_cycle;
	}
	else if(up && right) { //up right
20000f28:	79fb      	ldrb	r3, [r7, #7]
20000f2a:	2b00      	cmp	r3, #0
20000f2c:	d005      	beq.n	20000f3a <calc_right_wheel_duty_cycle_dpad+0x12e>
20000f2e:	793b      	ldrb	r3, [r7, #4]
20000f30:	2b00      	cmp	r3, #0
20000f32:	d002      	beq.n	20000f3a <calc_right_wheel_duty_cycle_dpad+0x12e>
		duty_cycle = min_duty_cycle;
20000f34:	4b0f      	ldr	r3, [pc, #60]	; (20000f74 <calc_right_wheel_duty_cycle_dpad+0x168>)
20000f36:	60fb      	str	r3, [r7, #12]
		duty_cycle = mid_duty_cycle;
	}
	else if(up && left) { //up left
		duty_cycle = mid_duty_cycle;
	}
	else if(up && right) { //up right
20000f38:	e001      	b.n	20000f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else {
		duty_cycle = 0;
20000f3a:	4b11      	ldr	r3, [pc, #68]	; (20000f80 <calc_right_wheel_duty_cycle_dpad+0x174>)
20000f3c:	60fb      	str	r3, [r7, #12]
	}
	return (uint8_t) floor(duty_cycle*100);
20000f3e:	68f8      	ldr	r0, [r7, #12]
20000f40:	4910      	ldr	r1, [pc, #64]	; (20000f84 <calc_right_wheel_duty_cycle_dpad+0x178>)
20000f42:	f001 fc6f 	bl	20002824 <__aeabi_fmul>
20000f46:	4603      	mov	r3, r0
20000f48:	4618      	mov	r0, r3
20000f4a:	f000 ffff 	bl	20001f4c <__aeabi_f2d>
20000f4e:	4602      	mov	r2, r0
20000f50:	460b      	mov	r3, r1
20000f52:	4610      	mov	r0, r2
20000f54:	4619      	mov	r1, r3
20000f56:	f007 fb9b 	bl	20008690 <floor>
20000f5a:	4602      	mov	r2, r0
20000f5c:	460b      	mov	r3, r1
20000f5e:	4610      	mov	r0, r2
20000f60:	4619      	mov	r1, r3
20000f62:	f001 fae1 	bl	20002528 <__aeabi_d2uiz>
20000f66:	4603      	mov	r3, r0
20000f68:	b2db      	uxtb	r3, r3
}
20000f6a:	4618      	mov	r0, r3
20000f6c:	f107 0710 	add.w	r7, r7, #16
20000f70:	46bd      	mov	sp, r7
20000f72:	bd80      	pop	{r7, pc}
20000f74:	3e99999a 	.word	0x3e99999a
20000f78:	3f666666 	.word	0x3f666666
20000f7c:	3f19999a 	.word	0x3f19999a
20000f80:	00000000 	.word	0x00000000
20000f84:	42c80000 	.word	0x42c80000

20000f88 <calc_wheel_direction_stick>:

uint8_t calc_wheel_direction_stick(int8_t y_axis, int8_t x_axis) {
20000f88:	b480      	push	{r7}
20000f8a:	b083      	sub	sp, #12
20000f8c:	af00      	add	r7, sp, #0
20000f8e:	4602      	mov	r2, r0
20000f90:	460b      	mov	r3, r1
20000f92:	71fa      	strb	r2, [r7, #7]
20000f94:	71bb      	strb	r3, [r7, #6]
	if(y_axis > 0) {
20000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f9a:	2b00      	cmp	r3, #0
20000f9c:	dd02      	ble.n	20000fa4 <calc_wheel_direction_stick+0x1c>
		return 1;
20000f9e:	f04f 0301 	mov.w	r3, #1
20000fa2:	e013      	b.n	20000fcc <calc_wheel_direction_stick+0x44>
	}
	else if(y_axis < 0) {
20000fa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000fa8:	2b00      	cmp	r3, #0
20000faa:	da02      	bge.n	20000fb2 <calc_wheel_direction_stick+0x2a>
		return 2;
20000fac:	f04f 0302 	mov.w	r3, #2
20000fb0:	e00c      	b.n	20000fcc <calc_wheel_direction_stick+0x44>
	}
	else if(x_axis > 0 || x_axis < 0){
20000fb2:	f997 3006 	ldrsb.w	r3, [r7, #6]
20000fb6:	2b00      	cmp	r3, #0
20000fb8:	dc03      	bgt.n	20000fc2 <calc_wheel_direction_stick+0x3a>
20000fba:	f997 3006 	ldrsb.w	r3, [r7, #6]
20000fbe:	2b00      	cmp	r3, #0
20000fc0:	da02      	bge.n	20000fc8 <calc_wheel_direction_stick+0x40>
		return 1;
20000fc2:	f04f 0301 	mov.w	r3, #1
20000fc6:	e001      	b.n	20000fcc <calc_wheel_direction_stick+0x44>
	}
	else{
		return 0;
20000fc8:	f04f 0300 	mov.w	r3, #0
	}
}
20000fcc:	4618      	mov	r0, r3
20000fce:	f107 070c 	add.w	r7, r7, #12
20000fd2:	46bd      	mov	sp, r7
20000fd4:	bc80      	pop	{r7}
20000fd6:	4770      	bx	lr

20000fd8 <calc_wheel_direction_dpad>:

uint8_t calc_wheel_direction_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right){
20000fd8:	b480      	push	{r7}
20000fda:	b083      	sub	sp, #12
20000fdc:	af00      	add	r7, sp, #0
20000fde:	71f8      	strb	r0, [r7, #7]
20000fe0:	71b9      	strb	r1, [r7, #6]
20000fe2:	717a      	strb	r2, [r7, #5]
20000fe4:	713b      	strb	r3, [r7, #4]
	if((up && !down) || (left && !right && !down) || (right && !left)){
20000fe6:	79fb      	ldrb	r3, [r7, #7]
20000fe8:	2b00      	cmp	r3, #0
20000fea:	d002      	beq.n	20000ff2 <calc_wheel_direction_dpad+0x1a>
20000fec:	79bb      	ldrb	r3, [r7, #6]
20000fee:	2b00      	cmp	r3, #0
20000ff0:	d00e      	beq.n	20001010 <calc_wheel_direction_dpad+0x38>
20000ff2:	797b      	ldrb	r3, [r7, #5]
20000ff4:	2b00      	cmp	r3, #0
20000ff6:	d005      	beq.n	20001004 <calc_wheel_direction_dpad+0x2c>
20000ff8:	793b      	ldrb	r3, [r7, #4]
20000ffa:	2b00      	cmp	r3, #0
20000ffc:	d102      	bne.n	20001004 <calc_wheel_direction_dpad+0x2c>
20000ffe:	79bb      	ldrb	r3, [r7, #6]
20001000:	2b00      	cmp	r3, #0
20001002:	d005      	beq.n	20001010 <calc_wheel_direction_dpad+0x38>
20001004:	793b      	ldrb	r3, [r7, #4]
20001006:	2b00      	cmp	r3, #0
20001008:	d005      	beq.n	20001016 <calc_wheel_direction_dpad+0x3e>
2000100a:	797b      	ldrb	r3, [r7, #5]
2000100c:	2b00      	cmp	r3, #0
2000100e:	d102      	bne.n	20001016 <calc_wheel_direction_dpad+0x3e>
		return 1;
20001010:	f04f 0301 	mov.w	r3, #1
20001014:	e00a      	b.n	2000102c <calc_wheel_direction_dpad+0x54>
	}
	else if ((down && !up)){
20001016:	79bb      	ldrb	r3, [r7, #6]
20001018:	2b00      	cmp	r3, #0
2000101a:	d005      	beq.n	20001028 <calc_wheel_direction_dpad+0x50>
2000101c:	79fb      	ldrb	r3, [r7, #7]
2000101e:	2b00      	cmp	r3, #0
20001020:	d102      	bne.n	20001028 <calc_wheel_direction_dpad+0x50>
		return 2;
20001022:	f04f 0302 	mov.w	r3, #2
20001026:	e001      	b.n	2000102c <calc_wheel_direction_dpad+0x54>
	}
	else return 0;
20001028:	f04f 0300 	mov.w	r3, #0
}
2000102c:	4618      	mov	r0, r3
2000102e:	f107 070c 	add.w	r7, r7, #12
20001032:	46bd      	mov	sp, r7
20001034:	bc80      	pop	{r7}
20001036:	4770      	bx	lr

20001038 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
20001038:	f04f 30ff 	mov.w	r0, #4294967295
2000103c:	4770      	bx	lr
2000103e:	bf00      	nop

20001040 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
20001040:	e7fe      	b.n	20001040 <_exit>
20001042:	bf00      	nop

20001044 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001044:	f44f 5300 	mov.w	r3, #8192	; 0x2000
20001048:	604b      	str	r3, [r1, #4]
    return 0;
}
2000104a:	f04f 0000 	mov.w	r0, #0
2000104e:	4770      	bx	lr

20001050 <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
20001050:	f04f 0001 	mov.w	r0, #1
20001054:	4770      	bx	lr
20001056:	bf00      	nop

20001058 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
20001058:	f04f 0001 	mov.w	r0, #1
2000105c:	4770      	bx	lr
2000105e:	bf00      	nop

20001060 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
20001060:	f04f 0000 	mov.w	r0, #0
20001064:	4770      	bx	lr
20001066:	bf00      	nop

20001068 <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
20001068:	f04f 30ff 	mov.w	r0, #4294967295
2000106c:	4770      	bx	lr
2000106e:	bf00      	nop

20001070 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
20001070:	f04f 0000 	mov.w	r0, #0
20001074:	4770      	bx	lr
20001076:	bf00      	nop

20001078 <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001078:	f44f 5300 	mov.w	r3, #8192	; 0x2000
2000107c:	604b      	str	r3, [r1, #4]
    return 0;
}
2000107e:	f04f 0000 	mov.w	r0, #0
20001082:	4770      	bx	lr

20001084 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
20001084:	f04f 30ff 	mov.w	r0, #4294967295
20001088:	4770      	bx	lr
2000108a:	bf00      	nop

2000108c <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
2000108c:	b508      	push	{r3, lr}
    errno = ECHILD;
2000108e:	f001 fd8f 	bl	20002bb0 <__errno>
20001092:	f04f 030a 	mov.w	r3, #10
20001096:	6003      	str	r3, [r0, #0]
    return -1;
}
20001098:	f04f 30ff 	mov.w	r0, #4294967295
2000109c:	bd08      	pop	{r3, pc}
2000109e:	bf00      	nop

200010a0 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
200010a0:	b508      	push	{r3, lr}
    errno = ENOENT;
200010a2:	f001 fd85 	bl	20002bb0 <__errno>
200010a6:	f04f 0302 	mov.w	r3, #2
200010aa:	6003      	str	r3, [r0, #0]
    return -1;
}
200010ac:	f04f 30ff 	mov.w	r0, #4294967295
200010b0:	bd08      	pop	{r3, pc}
200010b2:	bf00      	nop

200010b4 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
200010b4:	b508      	push	{r3, lr}
    errno = EMLINK;
200010b6:	f001 fd7b 	bl	20002bb0 <__errno>
200010ba:	f04f 031f 	mov.w	r3, #31
200010be:	6003      	str	r3, [r0, #0]
    return -1;
}
200010c0:	f04f 30ff 	mov.w	r0, #4294967295
200010c4:	bd08      	pop	{r3, pc}
200010c6:	bf00      	nop

200010c8 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
200010c8:	b508      	push	{r3, lr}
    errno = EINVAL;
200010ca:	f001 fd71 	bl	20002bb0 <__errno>
200010ce:	f04f 0316 	mov.w	r3, #22
200010d2:	6003      	str	r3, [r0, #0]
    return -1;
}
200010d4:	f04f 30ff 	mov.w	r0, #4294967295
200010d8:	bd08      	pop	{r3, pc}
200010da:	bf00      	nop

200010dc <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
200010dc:	b508      	push	{r3, lr}
    errno = EAGAIN;
200010de:	f001 fd67 	bl	20002bb0 <__errno>
200010e2:	f04f 030b 	mov.w	r3, #11
200010e6:	6003      	str	r3, [r0, #0]
    return -1;
}
200010e8:	f04f 30ff 	mov.w	r0, #4294967295
200010ec:	bd08      	pop	{r3, pc}
200010ee:	bf00      	nop

200010f0 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
200010f0:	b508      	push	{r3, lr}
    errno = ENOMEM;
200010f2:	f001 fd5d 	bl	20002bb0 <__errno>
200010f6:	f04f 030c 	mov.w	r3, #12
200010fa:	6003      	str	r3, [r0, #0]
    return -1;
}
200010fc:	f04f 30ff 	mov.w	r0, #4294967295
20001100:	bd08      	pop	{r3, pc}
20001102:	bf00      	nop

20001104 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001104:	b538      	push	{r3, r4, r5, lr}
20001106:	4615      	mov	r5, r2
20001108:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
2000110a:	f249 031c 	movw	r3, #36892	; 0x901c
2000110e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001112:	681b      	ldr	r3, [r3, #0]
20001114:	b983      	cbnz	r3, 20001138 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001116:	f249 0084 	movw	r0, #36996	; 0x9084
2000111a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000111e:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001122:	f04f 0203 	mov.w	r2, #3
20001126:	f000 fc7f 	bl	20001a28 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
2000112a:	f249 031c 	movw	r3, #36892	; 0x901c
2000112e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001132:	f04f 0201 	mov.w	r2, #1
20001136:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20001138:	f249 0084 	movw	r0, #36996	; 0x9084
2000113c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001140:	4629      	mov	r1, r5
20001142:	4622      	mov	r2, r4
20001144:	f000 f834 	bl	200011b0 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001148:	4620      	mov	r0, r4
2000114a:	bd38      	pop	{r3, r4, r5, pc}

2000114c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
2000114c:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
2000114e:	f249 031c 	movw	r3, #36892	; 0x901c
20001152:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001156:	685b      	ldr	r3, [r3, #4]
20001158:	b943      	cbnz	r3, 2000116c <_sbrk+0x20>
    {
      heap_end = &_end;
2000115a:	f249 031c 	movw	r3, #36892	; 0x901c
2000115e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001162:	f249 02b0 	movw	r2, #37040	; 0x90b0
20001166:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000116a:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
2000116c:	f249 031c 	movw	r3, #36892	; 0x901c
20001170:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001174:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001176:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
2000117a:	4410      	add	r0, r2
2000117c:	4283      	cmp	r3, r0
2000117e:	d20f      	bcs.n	200011a0 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001180:	f04f 0000 	mov.w	r0, #0
20001184:	f04f 0101 	mov.w	r1, #1
20001188:	f648 0258 	movw	r2, #34904	; 0x8858
2000118c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001190:	f04f 0319 	mov.w	r3, #25
20001194:	f7ff ffb6 	bl	20001104 <_write_r>
      _exit (1);
20001198:	f04f 0001 	mov.w	r0, #1
2000119c:	f7ff ff50 	bl	20001040 <_exit>
    }
  
    heap_end += incr;
200011a0:	f249 031c 	movw	r3, #36892	; 0x901c
200011a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011a8:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
200011aa:	4610      	mov	r0, r2
200011ac:	bd08      	pop	{r3, pc}
200011ae:	bf00      	nop

200011b0 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200011b0:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200011b4:	f249 0384 	movw	r3, #36996	; 0x9084
200011b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011bc:	4298      	cmp	r0, r3
200011be:	d006      	beq.n	200011ce <MSS_UART_polled_tx+0x1e>
200011c0:	f249 035c 	movw	r3, #36956	; 0x905c
200011c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011c8:	4298      	cmp	r0, r3
200011ca:	d000      	beq.n	200011ce <MSS_UART_polled_tx+0x1e>
200011cc:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
200011ce:	b901      	cbnz	r1, 200011d2 <MSS_UART_polled_tx+0x22>
200011d0:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
200011d2:	b902      	cbnz	r2, 200011d6 <MSS_UART_polled_tx+0x26>
200011d4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200011d6:	f249 0384 	movw	r3, #36996	; 0x9084
200011da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011de:	4298      	cmp	r0, r3
200011e0:	d005      	beq.n	200011ee <MSS_UART_polled_tx+0x3e>
200011e2:	f249 035c 	movw	r3, #36956	; 0x905c
200011e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ea:	4298      	cmp	r0, r3
200011ec:	d133      	bne.n	20001256 <MSS_UART_polled_tx+0xa6>
200011ee:	1e13      	subs	r3, r2, #0
200011f0:	bf18      	it	ne
200011f2:	2301      	movne	r3, #1
200011f4:	2900      	cmp	r1, #0
200011f6:	bf0c      	ite	eq
200011f8:	2300      	moveq	r3, #0
200011fa:	f003 0301 	andne.w	r3, r3, #1
200011fe:	2b00      	cmp	r3, #0
20001200:	d029      	beq.n	20001256 <MSS_UART_polled_tx+0xa6>
20001202:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001206:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001208:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
2000120c:	6803      	ldr	r3, [r0, #0]
2000120e:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
20001210:	f890 c00a 	ldrb.w	ip, [r0, #10]
20001214:	ea43 0c0c 	orr.w	ip, r3, ip
20001218:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
2000121c:	f013 0f20 	tst.w	r3, #32
20001220:	d017      	beq.n	20001252 <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001222:	2a0f      	cmp	r2, #15
20001224:	d904      	bls.n	20001230 <MSS_UART_polled_tx+0x80>
20001226:	4656      	mov	r6, sl
20001228:	46bc      	mov	ip, r7
2000122a:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000122c:	440f      	add	r7, r1
2000122e:	e004      	b.n	2000123a <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001230:	b90a      	cbnz	r2, 20001236 <MSS_UART_polled_tx+0x86>
20001232:	4643      	mov	r3, r8
20001234:	e00b      	b.n	2000124e <MSS_UART_polled_tx+0x9e>
20001236:	4616      	mov	r6, r2
20001238:	e7f6      	b.n	20001228 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000123a:	6804      	ldr	r4, [r0, #0]
2000123c:	5cfd      	ldrb	r5, [r7, r3]
2000123e:	7025      	strb	r5, [r4, #0]
20001240:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001244:	f103 0301 	add.w	r3, r3, #1
20001248:	429e      	cmp	r6, r3
2000124a:	d8f6      	bhi.n	2000123a <MSS_UART_polled_tx+0x8a>
2000124c:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
2000124e:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
20001252:	2a00      	cmp	r2, #0
20001254:	d1da      	bne.n	2000120c <MSS_UART_polled_tx+0x5c>
    }
}
20001256:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
2000125a:	4770      	bx	lr

2000125c <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
2000125c:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000125e:	f249 0384 	movw	r3, #36996	; 0x9084
20001262:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001266:	4298      	cmp	r0, r3
20001268:	d006      	beq.n	20001278 <MSS_UART_polled_tx_string+0x1c>
2000126a:	f249 035c 	movw	r3, #36956	; 0x905c
2000126e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001272:	4298      	cmp	r0, r3
20001274:	d000      	beq.n	20001278 <MSS_UART_polled_tx_string+0x1c>
20001276:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20001278:	b901      	cbnz	r1, 2000127c <MSS_UART_polled_tx_string+0x20>
2000127a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000127c:	f249 0384 	movw	r3, #36996	; 0x9084
20001280:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001284:	4298      	cmp	r0, r3
20001286:	d005      	beq.n	20001294 <MSS_UART_polled_tx_string+0x38>
20001288:	f249 035c 	movw	r3, #36956	; 0x905c
2000128c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001290:	4298      	cmp	r0, r3
20001292:	d128      	bne.n	200012e6 <MSS_UART_polled_tx_string+0x8a>
20001294:	b339      	cbz	r1, 200012e6 <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001296:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001298:	b32d      	cbz	r5, 200012e6 <MSS_UART_polled_tx_string+0x8a>
2000129a:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000129e:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
200012a0:	6804      	ldr	r4, [r0, #0]
200012a2:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
200012a4:	7a82      	ldrb	r2, [r0, #10]
200012a6:	ea43 0202 	orr.w	r2, r3, r2
200012aa:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
200012ac:	f013 0f20 	tst.w	r3, #32
200012b0:	d0f7      	beq.n	200012a2 <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200012b2:	b1c5      	cbz	r5, 200012e6 <MSS_UART_polled_tx_string+0x8a>
200012b4:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
200012b6:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
200012ba:	6802      	ldr	r2, [r0, #0]
200012bc:	b2ed      	uxtb	r5, r5
200012be:	7015      	strb	r5, [r2, #0]
                ++fill_size;
200012c0:	f103 0301 	add.w	r3, r3, #1
200012c4:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
200012c8:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200012ca:	2b0f      	cmp	r3, #15
200012cc:	bf8c      	ite	hi
200012ce:	2200      	movhi	r2, #0
200012d0:	2201      	movls	r2, #1
200012d2:	2d00      	cmp	r5, #0
200012d4:	bf0c      	ite	eq
200012d6:	2200      	moveq	r2, #0
200012d8:	f002 0201 	andne.w	r2, r2, #1
200012dc:	2a00      	cmp	r2, #0
200012de:	d1ec      	bne.n	200012ba <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
200012e0:	b10d      	cbz	r5, 200012e6 <MSS_UART_polled_tx_string+0x8a>
200012e2:	46a4      	mov	ip, r4
200012e4:	e7dc      	b.n	200012a0 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
200012e6:	bcf0      	pop	{r4, r5, r6, r7}
200012e8:	4770      	bx	lr
200012ea:	bf00      	nop

200012ec <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200012ec:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200012ee:	f249 0384 	movw	r3, #36996	; 0x9084
200012f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012f6:	4298      	cmp	r0, r3
200012f8:	d006      	beq.n	20001308 <MSS_UART_irq_tx+0x1c>
200012fa:	f249 035c 	movw	r3, #36956	; 0x905c
200012fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001302:	4298      	cmp	r0, r3
20001304:	d000      	beq.n	20001308 <MSS_UART_irq_tx+0x1c>
20001306:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
20001308:	b901      	cbnz	r1, 2000130c <MSS_UART_irq_tx+0x20>
2000130a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
2000130c:	b90a      	cbnz	r2, 20001312 <MSS_UART_irq_tx+0x26>
2000130e:	be00      	bkpt	0x0000
20001310:	e036      	b.n	20001380 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
20001312:	2900      	cmp	r1, #0
20001314:	d034      	beq.n	20001380 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
20001316:	f249 0384 	movw	r3, #36996	; 0x9084
2000131a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000131e:	4298      	cmp	r0, r3
20001320:	d005      	beq.n	2000132e <MSS_UART_irq_tx+0x42>
20001322:	f249 035c 	movw	r3, #36956	; 0x905c
20001326:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000132a:	4298      	cmp	r0, r3
2000132c:	d128      	bne.n	20001380 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
2000132e:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
20001330:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
20001332:	f04f 0300 	mov.w	r3, #0
20001336:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001338:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000133a:	b219      	sxth	r1, r3
2000133c:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001340:	f003 031f 	and.w	r3, r3, #31
20001344:	f04f 0201 	mov.w	r2, #1
20001348:	fa02 f403 	lsl.w	r4, r2, r3
2000134c:	f24e 1300 	movw	r3, #57600	; 0xe100
20001350:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001354:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001358:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
2000135c:	f241 5195 	movw	r1, #5525	; 0x1595
20001360:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001364:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
20001366:	6841      	ldr	r1, [r0, #4]
20001368:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000136c:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000136e:	b208      	sxth	r0, r1
20001370:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001374:	f001 011f 	and.w	r1, r1, #31
20001378:	fa02 f201 	lsl.w	r2, r2, r1
2000137c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001380:	bc10      	pop	{r4}
20001382:	4770      	bx	lr

20001384 <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001384:	f249 0384 	movw	r3, #36996	; 0x9084
20001388:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000138c:	4298      	cmp	r0, r3
2000138e:	d009      	beq.n	200013a4 <MSS_UART_tx_complete+0x20>
20001390:	f249 035c 	movw	r3, #36956	; 0x905c
20001394:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001398:	4298      	cmp	r0, r3
2000139a:	d003      	beq.n	200013a4 <MSS_UART_tx_complete+0x20>
2000139c:	be00      	bkpt	0x0000
2000139e:	f04f 0000 	mov.w	r0, #0
200013a2:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200013a4:	6803      	ldr	r3, [r0, #0]
200013a6:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
200013a8:	7a82      	ldrb	r2, [r0, #10]
200013aa:	ea43 0202 	orr.w	r2, r3, r2
200013ae:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
200013b0:	6902      	ldr	r2, [r0, #16]
200013b2:	b112      	cbz	r2, 200013ba <MSS_UART_tx_complete+0x36>
200013b4:	f04f 0000 	mov.w	r0, #0
200013b8:	4770      	bx	lr
200013ba:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
200013be:	4770      	bx	lr

200013c0 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
200013c0:	b410      	push	{r4}
200013c2:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200013c4:	f249 0084 	movw	r0, #36996	; 0x9084
200013c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013cc:	4283      	cmp	r3, r0
200013ce:	d006      	beq.n	200013de <MSS_UART_get_rx+0x1e>
200013d0:	f249 005c 	movw	r0, #36956	; 0x905c
200013d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013d8:	4283      	cmp	r3, r0
200013da:	d000      	beq.n	200013de <MSS_UART_get_rx+0x1e>
200013dc:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
200013de:	b901      	cbnz	r1, 200013e2 <MSS_UART_get_rx+0x22>
200013e0:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
200013e2:	b902      	cbnz	r2, 200013e6 <MSS_UART_get_rx+0x26>
200013e4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200013e6:	f249 0084 	movw	r0, #36996	; 0x9084
200013ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013ee:	4283      	cmp	r3, r0
200013f0:	d005      	beq.n	200013fe <MSS_UART_get_rx+0x3e>
200013f2:	f249 005c 	movw	r0, #36956	; 0x905c
200013f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013fa:	4283      	cmp	r3, r0
200013fc:	d12a      	bne.n	20001454 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
200013fe:	1e10      	subs	r0, r2, #0
20001400:	bf18      	it	ne
20001402:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001404:	2900      	cmp	r1, #0
20001406:	bf0c      	ite	eq
20001408:	2400      	moveq	r4, #0
2000140a:	f000 0401 	andne.w	r4, r0, #1
2000140e:	b30c      	cbz	r4, 20001454 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20001410:	681c      	ldr	r4, [r3, #0]
20001412:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
20001416:	7a9c      	ldrb	r4, [r3, #10]
20001418:	ea4c 0404 	orr.w	r4, ip, r4
2000141c:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
2000141e:	ea1c 0f00 	tst.w	ip, r0
20001422:	d017      	beq.n	20001454 <MSS_UART_get_rx+0x94>
20001424:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20001428:	681c      	ldr	r4, [r3, #0]
2000142a:	f894 c000 	ldrb.w	ip, [r4]
2000142e:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
20001432:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
20001436:	681c      	ldr	r4, [r3, #0]
20001438:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
2000143c:	7a9c      	ldrb	r4, [r3, #10]
2000143e:	ea4c 0404 	orr.w	r4, ip, r4
20001442:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001444:	4282      	cmp	r2, r0
20001446:	bf94      	ite	ls
20001448:	2400      	movls	r4, #0
2000144a:	f00c 0401 	andhi.w	r4, ip, #1
2000144e:	2c00      	cmp	r4, #0
20001450:	d1ea      	bne.n	20001428 <MSS_UART_get_rx+0x68>
20001452:	e001      	b.n	20001458 <MSS_UART_get_rx+0x98>
20001454:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
20001458:	bc10      	pop	{r4}
2000145a:	4770      	bx	lr

2000145c <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
2000145c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000145e:	f249 0384 	movw	r3, #36996	; 0x9084
20001462:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001466:	4298      	cmp	r0, r3
20001468:	d007      	beq.n	2000147a <MSS_UART_enable_irq+0x1e>
2000146a:	f249 035c 	movw	r3, #36956	; 0x905c
2000146e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001472:	4298      	cmp	r0, r3
20001474:	d001      	beq.n	2000147a <MSS_UART_enable_irq+0x1e>
20001476:	be00      	bkpt	0x0000
20001478:	e022      	b.n	200014c0 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000147a:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000147c:	fa0f fc83 	sxth.w	ip, r3
20001480:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
20001484:	f003 031f 	and.w	r3, r3, #31
20001488:	f04f 0201 	mov.w	r2, #1
2000148c:	fa02 f403 	lsl.w	r4, r2, r3
20001490:	f24e 1300 	movw	r3, #57600	; 0xe100
20001494:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001498:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
2000149c:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
200014a0:	6804      	ldr	r4, [r0, #0]
200014a2:	f894 c004 	ldrb.w	ip, [r4, #4]
200014a6:	ea41 010c 	orr.w	r1, r1, ip
200014aa:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200014ac:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200014ae:	b208      	sxth	r0, r1
200014b0:	ea4f 1050 	mov.w	r0, r0, lsr #5
200014b4:	f001 011f 	and.w	r1, r1, #31
200014b8:	fa02 f201 	lsl.w	r2, r2, r1
200014bc:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200014c0:	bc10      	pop	{r4}
200014c2:	4770      	bx	lr

200014c4 <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200014c4:	f249 0384 	movw	r3, #36996	; 0x9084
200014c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014cc:	4298      	cmp	r0, r3
200014ce:	d007      	beq.n	200014e0 <MSS_UART_disable_irq+0x1c>
200014d0:	f249 035c 	movw	r3, #36956	; 0x905c
200014d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014d8:	4298      	cmp	r0, r3
200014da:	d001      	beq.n	200014e0 <MSS_UART_disable_irq+0x1c>
200014dc:	be00      	bkpt	0x0000
200014de:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
200014e0:	6803      	ldr	r3, [r0, #0]
200014e2:	791a      	ldrb	r2, [r3, #4]
200014e4:	ea22 0201 	bic.w	r2, r2, r1
200014e8:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200014ea:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200014ec:	b218      	sxth	r0, r3
200014ee:	ea4f 1050 	mov.w	r0, r0, lsr #5
200014f2:	f003 031f 	and.w	r3, r3, #31
200014f6:	f04f 0201 	mov.w	r2, #1
200014fa:	fa02 f203 	lsl.w	r2, r2, r3
200014fe:	f24e 1300 	movw	r3, #57600	; 0xe100
20001502:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001506:	f100 0c60 	add.w	ip, r0, #96	; 0x60
2000150a:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
2000150e:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001510:	bf01      	itttt	eq
20001512:	f24e 1300 	movweq	r3, #57600	; 0xe100
20001516:	f2ce 0300 	movteq	r3, #57344	; 0xe000
2000151a:	3020      	addeq	r0, #32
2000151c:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
20001520:	4770      	bx	lr
20001522:	bf00      	nop

20001524 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001524:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001526:	f249 0384 	movw	r3, #36996	; 0x9084
2000152a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000152e:	4298      	cmp	r0, r3
20001530:	d007      	beq.n	20001542 <MSS_UART_isr+0x1e>
20001532:	f249 035c 	movw	r3, #36956	; 0x905c
20001536:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000153a:	4298      	cmp	r0, r3
2000153c:	d001      	beq.n	20001542 <MSS_UART_isr+0x1e>
2000153e:	be00      	bkpt	0x0000
20001540:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001542:	6803      	ldr	r3, [r0, #0]
20001544:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
20001546:	f003 030f 	and.w	r3, r3, #15
2000154a:	2b0c      	cmp	r3, #12
2000154c:	d820      	bhi.n	20001590 <MSS_UART_isr+0x6c>
2000154e:	e8df f003 	tbb	[pc, r3]
20001552:	1f07      	.short	0x1f07
20001554:	1f131f0d 	.word	0x1f131f0d
20001558:	1f1f1f19 	.word	0x1f1f1f19
2000155c:	1f1f      	.short	0x1f1f
2000155e:	13          	.byte	0x13
2000155f:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001560:	6a43      	ldr	r3, [r0, #36]	; 0x24
20001562:	b90b      	cbnz	r3, 20001568 <MSS_UART_isr+0x44>
20001564:	be00      	bkpt	0x0000
20001566:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001568:	4798      	blx	r3
2000156a:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
2000156c:	6a03      	ldr	r3, [r0, #32]
2000156e:	b90b      	cbnz	r3, 20001574 <MSS_UART_isr+0x50>
20001570:	be00      	bkpt	0x0000
20001572:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
20001574:	4798      	blx	r3
20001576:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001578:	69c3      	ldr	r3, [r0, #28]
2000157a:	b90b      	cbnz	r3, 20001580 <MSS_UART_isr+0x5c>
2000157c:	be00      	bkpt	0x0000
2000157e:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
20001580:	4798      	blx	r3
20001582:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001584:	6983      	ldr	r3, [r0, #24]
20001586:	b90b      	cbnz	r3, 2000158c <MSS_UART_isr+0x68>
20001588:	be00      	bkpt	0x0000
2000158a:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
2000158c:	4798      	blx	r3
2000158e:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001590:	be00      	bkpt	0x0000
20001592:	bd08      	pop	{r3, pc}

20001594 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001594:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001596:	f249 0384 	movw	r3, #36996	; 0x9084
2000159a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000159e:	4298      	cmp	r0, r3
200015a0:	d006      	beq.n	200015b0 <default_tx_handler+0x1c>
200015a2:	f249 035c 	movw	r3, #36956	; 0x905c
200015a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015aa:	4298      	cmp	r0, r3
200015ac:	d000      	beq.n	200015b0 <default_tx_handler+0x1c>
200015ae:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200015b0:	68c2      	ldr	r2, [r0, #12]
200015b2:	b902      	cbnz	r2, 200015b6 <default_tx_handler+0x22>
200015b4:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200015b6:	6901      	ldr	r1, [r0, #16]
200015b8:	b901      	cbnz	r1, 200015bc <default_tx_handler+0x28>
200015ba:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200015bc:	f249 0384 	movw	r3, #36996	; 0x9084
200015c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015c4:	4298      	cmp	r0, r3
200015c6:	d005      	beq.n	200015d4 <default_tx_handler+0x40>
200015c8:	f249 035c 	movw	r3, #36956	; 0x905c
200015cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015d0:	4298      	cmp	r0, r3
200015d2:	d130      	bne.n	20001636 <default_tx_handler+0xa2>
200015d4:	2a00      	cmp	r2, #0
200015d6:	d02e      	beq.n	20001636 <default_tx_handler+0xa2>
200015d8:	2900      	cmp	r1, #0
200015da:	d02c      	beq.n	20001636 <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200015dc:	6803      	ldr	r3, [r0, #0]
200015de:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
200015e0:	7a82      	ldrb	r2, [r0, #10]
200015e2:	ea43 0202 	orr.w	r2, r3, r2
200015e6:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200015e8:	f013 0f20 	tst.w	r3, #32
200015ec:	d01a      	beq.n	20001624 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200015ee:	6902      	ldr	r2, [r0, #16]
200015f0:	6943      	ldr	r3, [r0, #20]
200015f2:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
200015f6:	2b0f      	cmp	r3, #15
200015f8:	d904      	bls.n	20001604 <default_tx_handler+0x70>
200015fa:	f04f 0c10 	mov.w	ip, #16
200015fe:	f04f 0300 	mov.w	r3, #0
20001602:	e002      	b.n	2000160a <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001604:	b173      	cbz	r3, 20001624 <default_tx_handler+0x90>
20001606:	469c      	mov	ip, r3
20001608:	e7f9      	b.n	200015fe <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000160a:	6802      	ldr	r2, [r0, #0]
2000160c:	68c4      	ldr	r4, [r0, #12]
2000160e:	6941      	ldr	r1, [r0, #20]
20001610:	5c61      	ldrb	r1, [r4, r1]
20001612:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
20001614:	6942      	ldr	r2, [r0, #20]
20001616:	f102 0201 	add.w	r2, r2, #1
2000161a:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000161c:	f103 0301 	add.w	r3, r3, #1
20001620:	4563      	cmp	r3, ip
20001622:	d3f2      	bcc.n	2000160a <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001624:	6942      	ldr	r2, [r0, #20]
20001626:	6903      	ldr	r3, [r0, #16]
20001628:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
2000162a:	bf01      	itttt	eq
2000162c:	2300      	moveq	r3, #0
2000162e:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001630:	6842      	ldreq	r2, [r0, #4]
20001632:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
20001636:	bc10      	pop	{r4}
20001638:	4770      	bx	lr
2000163a:	bf00      	nop

2000163c <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
2000163c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000163e:	f249 0384 	movw	r3, #36996	; 0x9084
20001642:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001646:	4298      	cmp	r0, r3
20001648:	d006      	beq.n	20001658 <MSS_UART_set_rx_handler+0x1c>
2000164a:	f249 035c 	movw	r3, #36956	; 0x905c
2000164e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001652:	4298      	cmp	r0, r3
20001654:	d000      	beq.n	20001658 <MSS_UART_set_rx_handler+0x1c>
20001656:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001658:	b901      	cbnz	r1, 2000165c <MSS_UART_set_rx_handler+0x20>
2000165a:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
2000165c:	2ac0      	cmp	r2, #192	; 0xc0
2000165e:	d900      	bls.n	20001662 <MSS_UART_set_rx_handler+0x26>
20001660:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001662:	f249 0384 	movw	r3, #36996	; 0x9084
20001666:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000166a:	4298      	cmp	r0, r3
2000166c:	d005      	beq.n	2000167a <MSS_UART_set_rx_handler+0x3e>
2000166e:	f249 035c 	movw	r3, #36956	; 0x905c
20001672:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001676:	4298      	cmp	r0, r3
20001678:	d12f      	bne.n	200016da <MSS_UART_set_rx_handler+0x9e>
2000167a:	2ac0      	cmp	r2, #192	; 0xc0
2000167c:	bf8c      	ite	hi
2000167e:	2300      	movhi	r3, #0
20001680:	2301      	movls	r3, #1
20001682:	2900      	cmp	r1, #0
20001684:	bf0c      	ite	eq
20001686:	2300      	moveq	r3, #0
20001688:	f003 0301 	andne.w	r3, r3, #1
2000168c:	b32b      	cbz	r3, 200016da <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
2000168e:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
20001690:	6803      	ldr	r3, [r0, #0]
20001692:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
20001696:	f042 020a 	orr.w	r2, r2, #10
2000169a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000169c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000169e:	b219      	sxth	r1, r3
200016a0:	ea4f 1151 	mov.w	r1, r1, lsr #5
200016a4:	f003 031f 	and.w	r3, r3, #31
200016a8:	f04f 0201 	mov.w	r2, #1
200016ac:	fa02 f403 	lsl.w	r4, r2, r3
200016b0:	f24e 1300 	movw	r3, #57600	; 0xe100
200016b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
200016b8:	f101 0160 	add.w	r1, r1, #96	; 0x60
200016bc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
200016c0:	6841      	ldr	r1, [r0, #4]
200016c2:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200016c6:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200016c8:	b208      	sxth	r0, r1
200016ca:	ea4f 1050 	mov.w	r0, r0, lsr #5
200016ce:	f001 011f 	and.w	r1, r1, #31
200016d2:	fa02 f201 	lsl.w	r2, r2, r1
200016d6:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200016da:	bc10      	pop	{r4}
200016dc:	4770      	bx	lr
200016de:	bf00      	nop

200016e0 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200016e0:	f249 0384 	movw	r3, #36996	; 0x9084
200016e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016e8:	4298      	cmp	r0, r3
200016ea:	d007      	beq.n	200016fc <MSS_UART_set_loopback+0x1c>
200016ec:	f249 035c 	movw	r3, #36956	; 0x905c
200016f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016f4:	4298      	cmp	r0, r3
200016f6:	d001      	beq.n	200016fc <MSS_UART_set_loopback+0x1c>
200016f8:	be00      	bkpt	0x0000
200016fa:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
200016fc:	b929      	cbnz	r1, 2000170a <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
200016fe:	6843      	ldr	r3, [r0, #4]
20001700:	f04f 0200 	mov.w	r2, #0
20001704:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001708:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
2000170a:	6843      	ldr	r3, [r0, #4]
2000170c:	f04f 0201 	mov.w	r2, #1
20001710:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001714:	4770      	bx	lr
20001716:	bf00      	nop

20001718 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001718:	4668      	mov	r0, sp
2000171a:	f020 0107 	bic.w	r1, r0, #7
2000171e:	468d      	mov	sp, r1
20001720:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
20001722:	f249 0084 	movw	r0, #36996	; 0x9084
20001726:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000172a:	f7ff fefb 	bl	20001524 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000172e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001732:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001736:	f44f 6280 	mov.w	r2, #1024	; 0x400
2000173a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
2000173e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001742:	4685      	mov	sp, r0
20001744:	4770      	bx	lr
20001746:	bf00      	nop

20001748 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001748:	4668      	mov	r0, sp
2000174a:	f020 0107 	bic.w	r1, r0, #7
2000174e:	468d      	mov	sp, r1
20001750:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
20001752:	f249 005c 	movw	r0, #36956	; 0x905c
20001756:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000175a:	f7ff fee3 	bl	20001524 <MSS_UART_isr>
2000175e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001762:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001766:	f44f 6200 	mov.w	r2, #2048	; 0x800
2000176a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
2000176e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001772:	4685      	mov	sp, r0
20001774:	4770      	bx	lr
20001776:	bf00      	nop

20001778 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001778:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000177a:	f249 0384 	movw	r3, #36996	; 0x9084
2000177e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001782:	4298      	cmp	r0, r3
20001784:	d006      	beq.n	20001794 <MSS_UART_set_rxstatus_handler+0x1c>
20001786:	f249 035c 	movw	r3, #36956	; 0x905c
2000178a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000178e:	4298      	cmp	r0, r3
20001790:	d000      	beq.n	20001794 <MSS_UART_set_rxstatus_handler+0x1c>
20001792:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
20001794:	b901      	cbnz	r1, 20001798 <MSS_UART_set_rxstatus_handler+0x20>
20001796:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001798:	f249 0384 	movw	r3, #36996	; 0x9084
2000179c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017a0:	4298      	cmp	r0, r3
200017a2:	d005      	beq.n	200017b0 <MSS_UART_set_rxstatus_handler+0x38>
200017a4:	f249 035c 	movw	r3, #36956	; 0x905c
200017a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ac:	4298      	cmp	r0, r3
200017ae:	d120      	bne.n	200017f2 <MSS_UART_set_rxstatus_handler+0x7a>
200017b0:	b1f9      	cbz	r1, 200017f2 <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
200017b2:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200017b4:	8903      	ldrh	r3, [r0, #8]
200017b6:	b219      	sxth	r1, r3
200017b8:	ea4f 1151 	mov.w	r1, r1, lsr #5
200017bc:	f003 031f 	and.w	r3, r3, #31
200017c0:	f04f 0201 	mov.w	r2, #1
200017c4:	fa02 f403 	lsl.w	r4, r2, r3
200017c8:	f24e 1300 	movw	r3, #57600	; 0xe100
200017cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
200017d0:	f101 0160 	add.w	r1, r1, #96	; 0x60
200017d4:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
200017d8:	6841      	ldr	r1, [r0, #4]
200017da:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200017de:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200017e0:	b208      	sxth	r0, r1
200017e2:	ea4f 1050 	mov.w	r0, r0, lsr #5
200017e6:	f001 011f 	and.w	r1, r1, #31
200017ea:	fa02 f201 	lsl.w	r2, r2, r1
200017ee:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200017f2:	bc10      	pop	{r4}
200017f4:	4770      	bx	lr
200017f6:	bf00      	nop

200017f8 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200017f8:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200017fa:	f249 0384 	movw	r3, #36996	; 0x9084
200017fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001802:	4298      	cmp	r0, r3
20001804:	d006      	beq.n	20001814 <MSS_UART_set_tx_handler+0x1c>
20001806:	f249 035c 	movw	r3, #36956	; 0x905c
2000180a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000180e:	4298      	cmp	r0, r3
20001810:	d000      	beq.n	20001814 <MSS_UART_set_tx_handler+0x1c>
20001812:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
20001814:	b901      	cbnz	r1, 20001818 <MSS_UART_set_tx_handler+0x20>
20001816:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001818:	f249 0384 	movw	r3, #36996	; 0x9084
2000181c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001820:	4298      	cmp	r0, r3
20001822:	d005      	beq.n	20001830 <MSS_UART_set_tx_handler+0x38>
20001824:	f249 035c 	movw	r3, #36956	; 0x905c
20001828:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000182c:	4298      	cmp	r0, r3
2000182e:	d124      	bne.n	2000187a <MSS_UART_set_tx_handler+0x82>
20001830:	b319      	cbz	r1, 2000187a <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
20001832:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
20001834:	f04f 0300 	mov.w	r3, #0
20001838:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
2000183a:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000183c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000183e:	b219      	sxth	r1, r3
20001840:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001844:	f003 031f 	and.w	r3, r3, #31
20001848:	f04f 0201 	mov.w	r2, #1
2000184c:	fa02 f403 	lsl.w	r4, r2, r3
20001850:	f24e 1300 	movw	r3, #57600	; 0xe100
20001854:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001858:	f101 0160 	add.w	r1, r1, #96	; 0x60
2000185c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
20001860:	6841      	ldr	r1, [r0, #4]
20001862:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001866:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001868:	b208      	sxth	r0, r1
2000186a:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000186e:	f001 011f 	and.w	r1, r1, #31
20001872:	fa02 f201 	lsl.w	r2, r2, r1
20001876:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
2000187a:	bc10      	pop	{r4}
2000187c:	4770      	bx	lr
2000187e:	bf00      	nop

20001880 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001880:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001882:	f249 0384 	movw	r3, #36996	; 0x9084
20001886:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000188a:	4298      	cmp	r0, r3
2000188c:	d006      	beq.n	2000189c <MSS_UART_set_modemstatus_handler+0x1c>
2000188e:	f249 035c 	movw	r3, #36956	; 0x905c
20001892:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001896:	4298      	cmp	r0, r3
20001898:	d000      	beq.n	2000189c <MSS_UART_set_modemstatus_handler+0x1c>
2000189a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
2000189c:	b901      	cbnz	r1, 200018a0 <MSS_UART_set_modemstatus_handler+0x20>
2000189e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200018a0:	f249 0384 	movw	r3, #36996	; 0x9084
200018a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018a8:	4298      	cmp	r0, r3
200018aa:	d005      	beq.n	200018b8 <MSS_UART_set_modemstatus_handler+0x38>
200018ac:	f249 035c 	movw	r3, #36956	; 0x905c
200018b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018b4:	4298      	cmp	r0, r3
200018b6:	d120      	bne.n	200018fa <MSS_UART_set_modemstatus_handler+0x7a>
200018b8:	b1f9      	cbz	r1, 200018fa <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
200018ba:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200018bc:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200018be:	b219      	sxth	r1, r3
200018c0:	ea4f 1151 	mov.w	r1, r1, lsr #5
200018c4:	f003 031f 	and.w	r3, r3, #31
200018c8:	f04f 0201 	mov.w	r2, #1
200018cc:	fa02 f403 	lsl.w	r4, r2, r3
200018d0:	f24e 1300 	movw	r3, #57600	; 0xe100
200018d4:	f2ce 0300 	movt	r3, #57344	; 0xe000
200018d8:	f101 0160 	add.w	r1, r1, #96	; 0x60
200018dc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
200018e0:	6841      	ldr	r1, [r0, #4]
200018e2:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200018e6:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200018e8:	b208      	sxth	r0, r1
200018ea:	ea4f 1050 	mov.w	r0, r0, lsr #5
200018ee:	f001 011f 	and.w	r1, r1, #31
200018f2:	fa02 f201 	lsl.w	r2, r2, r1
200018f6:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200018fa:	bc10      	pop	{r4}
200018fc:	4770      	bx	lr
200018fe:	bf00      	nop

20001900 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20001900:	b410      	push	{r4}
20001902:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001904:	f249 0084 	movw	r0, #36996	; 0x9084
20001908:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000190c:	4283      	cmp	r3, r0
2000190e:	d006      	beq.n	2000191e <MSS_UART_fill_tx_fifo+0x1e>
20001910:	f249 005c 	movw	r0, #36956	; 0x905c
20001914:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001918:	4283      	cmp	r3, r0
2000191a:	d000      	beq.n	2000191e <MSS_UART_fill_tx_fifo+0x1e>
2000191c:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
2000191e:	b901      	cbnz	r1, 20001922 <MSS_UART_fill_tx_fifo+0x22>
20001920:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
20001922:	b902      	cbnz	r2, 20001926 <MSS_UART_fill_tx_fifo+0x26>
20001924:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001926:	f249 0084 	movw	r0, #36996	; 0x9084
2000192a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000192e:	4283      	cmp	r3, r0
20001930:	d005      	beq.n	2000193e <MSS_UART_fill_tx_fifo+0x3e>
20001932:	f249 005c 	movw	r0, #36956	; 0x905c
20001936:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000193a:	4283      	cmp	r3, r0
2000193c:	d126      	bne.n	2000198c <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
2000193e:	1e10      	subs	r0, r2, #0
20001940:	bf18      	it	ne
20001942:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001944:	2900      	cmp	r1, #0
20001946:	bf0c      	ite	eq
20001948:	2400      	moveq	r4, #0
2000194a:	f000 0401 	andne.w	r4, r0, #1
2000194e:	b1ec      	cbz	r4, 2000198c <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
20001950:	681c      	ldr	r4, [r3, #0]
20001952:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
20001956:	7a9c      	ldrb	r4, [r3, #10]
20001958:	ea4c 0404 	orr.w	r4, ip, r4
2000195c:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
2000195e:	f01c 0f20 	tst.w	ip, #32
20001962:	d013      	beq.n	2000198c <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
20001964:	2a0f      	cmp	r2, #15
20001966:	d904      	bls.n	20001972 <MSS_UART_fill_tx_fifo+0x72>
20001968:	f04f 0410 	mov.w	r4, #16
2000196c:	f04f 0000 	mov.w	r0, #0
20001970:	e002      	b.n	20001978 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001972:	b158      	cbz	r0, 2000198c <MSS_UART_fill_tx_fifo+0x8c>
20001974:	4614      	mov	r4, r2
20001976:	e7f9      	b.n	2000196c <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
20001978:	681a      	ldr	r2, [r3, #0]
2000197a:	f811 c000 	ldrb.w	ip, [r1, r0]
2000197e:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001982:	f100 0001 	add.w	r0, r0, #1
20001986:	42a0      	cmp	r0, r4
20001988:	d3f6      	bcc.n	20001978 <MSS_UART_fill_tx_fifo+0x78>
2000198a:	e001      	b.n	20001990 <MSS_UART_fill_tx_fifo+0x90>
2000198c:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
20001990:	bc10      	pop	{r4}
20001992:	4770      	bx	lr

20001994 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
20001994:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001996:	f249 0384 	movw	r3, #36996	; 0x9084
2000199a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000199e:	4298      	cmp	r0, r3
200019a0:	d009      	beq.n	200019b6 <MSS_UART_get_rx_status+0x22>
200019a2:	f249 035c 	movw	r3, #36956	; 0x905c
200019a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019aa:	4298      	cmp	r0, r3
200019ac:	d003      	beq.n	200019b6 <MSS_UART_get_rx_status+0x22>
200019ae:	be00      	bkpt	0x0000
200019b0:	f04f 00ff 	mov.w	r0, #255	; 0xff
200019b4:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
200019b6:	6813      	ldr	r3, [r2, #0]
200019b8:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
200019ba:	7a93      	ldrb	r3, [r2, #10]
200019bc:	ea40 0003 	orr.w	r0, r0, r3
200019c0:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
200019c4:	f04f 0300 	mov.w	r3, #0
200019c8:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
200019ca:	4770      	bx	lr

200019cc <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200019cc:	f249 0384 	movw	r3, #36996	; 0x9084
200019d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019d4:	4298      	cmp	r0, r3
200019d6:	d009      	beq.n	200019ec <MSS_UART_get_modem_status+0x20>
200019d8:	f249 035c 	movw	r3, #36956	; 0x905c
200019dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019e0:	4298      	cmp	r0, r3
200019e2:	d003      	beq.n	200019ec <MSS_UART_get_modem_status+0x20>
200019e4:	be00      	bkpt	0x0000
200019e6:	f04f 00ff 	mov.w	r0, #255	; 0xff
200019ea:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
200019ec:	6803      	ldr	r3, [r0, #0]
200019ee:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
200019f0:	4770      	bx	lr
200019f2:	bf00      	nop

200019f4 <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200019f4:	f249 0384 	movw	r3, #36996	; 0x9084
200019f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019fc:	4298      	cmp	r0, r3
200019fe:	d009      	beq.n	20001a14 <MSS_UART_get_tx_status+0x20>
20001a00:	f249 035c 	movw	r3, #36956	; 0x905c
20001a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a08:	4298      	cmp	r0, r3
20001a0a:	d003      	beq.n	20001a14 <MSS_UART_get_tx_status+0x20>
20001a0c:	be00      	bkpt	0x0000
20001a0e:	f04f 0000 	mov.w	r0, #0
20001a12:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001a14:	6803      	ldr	r3, [r0, #0]
20001a16:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001a18:	7a82      	ldrb	r2, [r0, #10]
20001a1a:	ea43 0202 	orr.w	r2, r3, r2
20001a1e:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
20001a20:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
20001a24:	4770      	bx	lr
20001a26:	bf00      	nop

20001a28 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001a28:	b570      	push	{r4, r5, r6, lr}
20001a2a:	4604      	mov	r4, r0
20001a2c:	460d      	mov	r5, r1
20001a2e:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001a30:	f249 0384 	movw	r3, #36996	; 0x9084
20001a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a38:	4298      	cmp	r0, r3
20001a3a:	d006      	beq.n	20001a4a <MSS_UART_init+0x22>
20001a3c:	f249 035c 	movw	r3, #36956	; 0x905c
20001a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a44:	4298      	cmp	r0, r3
20001a46:	d000      	beq.n	20001a4a <MSS_UART_init+0x22>
20001a48:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001a4a:	b905      	cbnz	r5, 20001a4e <MSS_UART_init+0x26>
20001a4c:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001a4e:	f000 f895 	bl	20001b7c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001a52:	f249 0384 	movw	r3, #36996	; 0x9084
20001a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a5a:	429c      	cmp	r4, r3
20001a5c:	d126      	bne.n	20001aac <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
20001a5e:	f249 0384 	movw	r3, #36996	; 0x9084
20001a62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a66:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001a6a:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001a6c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001a70:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001a72:	f04f 020a 	mov.w	r2, #10
20001a76:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001a78:	f648 3300 	movw	r3, #35584	; 0x8b00
20001a7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a80:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001a82:	f242 0300 	movw	r3, #8192	; 0x2000
20001a86:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001a8c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001a90:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001a92:	f24e 1200 	movw	r2, #57600	; 0xe100
20001a96:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001a9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
20001a9e:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001aa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001aa4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001aa8:	631a      	str	r2, [r3, #48]	; 0x30
20001aaa:	e025      	b.n	20001af8 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001aac:	f240 0300 	movw	r3, #0
20001ab0:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001ab4:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001ab6:	f240 0300 	movw	r3, #0
20001aba:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001abe:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
20001ac0:	f04f 030b 	mov.w	r3, #11
20001ac4:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
20001ac6:	f648 3304 	movw	r3, #35588	; 0x8b04
20001aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ace:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001ad0:	f242 0300 	movw	r3, #8192	; 0x2000
20001ad4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001ad8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001ada:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001ade:	631a      	str	r2, [r3, #48]	; 0x30
20001ae0:	f24e 1200 	movw	r2, #57600	; 0xe100
20001ae4:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001ae8:	f44f 6100 	mov.w	r1, #2048	; 0x800
20001aec:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001af0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001af2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001af6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001af8:	6823      	ldr	r3, [r4, #0]
20001afa:	f04f 0200 	mov.w	r2, #0
20001afe:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001b00:	b915      	cbnz	r5, 20001b08 <MSS_UART_init+0xe0>
20001b02:	f04f 0501 	mov.w	r5, #1
20001b06:	e00f      	b.n	20001b28 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001b08:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
20001b0c:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001b10:	ea4f 1515 	mov.w	r5, r5, lsr #4
20001b14:	bf18      	it	ne
20001b16:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001b18:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
20001b1c:	bf38      	it	cc
20001b1e:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001b20:	d302      	bcc.n	20001b28 <MSS_UART_init+0x100>
20001b22:	be00      	bkpt	0x0000
20001b24:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001b28:	6863      	ldr	r3, [r4, #4]
20001b2a:	f04f 0201 	mov.w	r2, #1
20001b2e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001b32:	6823      	ldr	r3, [r4, #0]
20001b34:	ea4f 2215 	mov.w	r2, r5, lsr #8
20001b38:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001b3a:	6823      	ldr	r3, [r4, #0]
20001b3c:	b2ed      	uxtb	r5, r5
20001b3e:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001b40:	6862      	ldr	r2, [r4, #4]
20001b42:	f04f 0300 	mov.w	r3, #0
20001b46:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001b4a:	6822      	ldr	r2, [r4, #0]
20001b4c:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001b4e:	6822      	ldr	r2, [r4, #0]
20001b50:	f04f 010e 	mov.w	r1, #14
20001b54:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001b56:	6862      	ldr	r2, [r4, #4]
20001b58:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001b5c:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001b5e:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
20001b60:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001b62:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
20001b64:	f241 5295 	movw	r2, #5525	; 0x1595
20001b68:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001b6c:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001b6e:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001b70:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001b72:	72a3      	strb	r3, [r4, #10]
}
20001b74:	bd70      	pop	{r4, r5, r6, pc}
20001b76:	bf00      	nop

20001b78 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20001b78:	4770      	bx	lr
20001b7a:	bf00      	nop

20001b7c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20001b7c:	b430      	push	{r4, r5}
20001b7e:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20001b80:	f648 0374 	movw	r3, #34932	; 0x8874
20001b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b88:	46ec      	mov	ip, sp
20001b8a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001b8c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20001b90:	f242 0300 	movw	r3, #8192	; 0x2000
20001b94:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001b98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001b9a:	f002 020c 	and.w	r2, r2, #12
20001b9e:	a904      	add	r1, sp, #16
20001ba0:	440a      	add	r2, r1
20001ba2:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20001ba6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001ba8:	f3c2 1201 	ubfx	r2, r2, #4, #2
20001bac:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20001bb0:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20001bb4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001bb6:	f3c2 1281 	ubfx	r2, r2, #6, #2
20001bba:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20001bbe:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20001bc2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20001bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
20001bc6:	f3c1 2104 	ubfx	r1, r1, #8, #5
20001bca:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
20001bce:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
20001bd2:	bf18      	it	ne
20001bd4:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20001bd6:	f240 2330 	movw	r3, #560	; 0x230
20001bda:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001bde:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
20001be0:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
20001be4:	f241 13cf 	movw	r3, #4559	; 0x11cf
20001be8:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20001bec:	429a      	cmp	r2, r3
20001bee:	d105      	bne.n	20001bfc <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
20001bf0:	f64e 732c 	movw	r3, #61228	; 0xef2c
20001bf4:	f2c6 0301 	movt	r3, #24577	; 0x6001
20001bf8:	681a      	ldr	r2, [r3, #0]
20001bfa:	e028      	b.n	20001c4e <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20001bfc:	f640 031c 	movw	r3, #2076	; 0x81c
20001c00:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001c04:	681a      	ldr	r2, [r3, #0]
20001c06:	f244 3341 	movw	r3, #17217	; 0x4341
20001c0a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20001c0e:	429a      	cmp	r2, r3
20001c10:	d11e      	bne.n	20001c50 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
20001c12:	f640 0340 	movw	r3, #2112	; 0x840
20001c16:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001c1a:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20001c1c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20001c20:	f240 3300 	movw	r3, #768	; 0x300
20001c24:	f2c0 0301 	movt	r3, #1
20001c28:	429a      	cmp	r2, r3
20001c2a:	d911      	bls.n	20001c50 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20001c2c:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
20001c30:	d205      	bcs.n	20001c3e <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
20001c32:	f241 632c 	movw	r3, #5676	; 0x162c
20001c36:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001c3a:	681a      	ldr	r2, [r3, #0]
20001c3c:	e007      	b.n	20001c4e <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20001c3e:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
20001c42:	d205      	bcs.n	20001c50 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
20001c44:	f641 63ac 	movw	r3, #7852	; 0x1eac
20001c48:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001c4c:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
20001c4e:	b922      	cbnz	r2, 20001c5a <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20001c50:	be00      	bkpt	0x0000
20001c52:	f647 0240 	movw	r2, #30784	; 0x7840
20001c56:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20001c5a:	f648 23fc 	movw	r3, #35580	; 0x8afc
20001c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c62:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20001c64:	fbb2 f5f5 	udiv	r5, r2, r5
20001c68:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20001c6a:	fbb2 f4f4 	udiv	r4, r2, r4
20001c6e:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20001c70:	fbb2 f0f0 	udiv	r0, r2, r0
20001c74:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20001c76:	fbb2 f1f1 	udiv	r1, r2, r1
20001c7a:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20001c7c:	615a      	str	r2, [r3, #20]
}
20001c7e:	b004      	add	sp, #16
20001c80:	bc30      	pop	{r4, r5}
20001c82:	4770      	bx	lr

20001c84 <__aeabi_drsub>:
20001c84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20001c88:	e002      	b.n	20001c90 <__adddf3>
20001c8a:	bf00      	nop

20001c8c <__aeabi_dsub>:
20001c8c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20001c90 <__adddf3>:
20001c90:	b530      	push	{r4, r5, lr}
20001c92:	ea4f 0441 	mov.w	r4, r1, lsl #1
20001c96:	ea4f 0543 	mov.w	r5, r3, lsl #1
20001c9a:	ea94 0f05 	teq	r4, r5
20001c9e:	bf08      	it	eq
20001ca0:	ea90 0f02 	teqeq	r0, r2
20001ca4:	bf1f      	itttt	ne
20001ca6:	ea54 0c00 	orrsne.w	ip, r4, r0
20001caa:	ea55 0c02 	orrsne.w	ip, r5, r2
20001cae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20001cb2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20001cb6:	f000 80e2 	beq.w	20001e7e <__adddf3+0x1ee>
20001cba:	ea4f 5454 	mov.w	r4, r4, lsr #21
20001cbe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20001cc2:	bfb8      	it	lt
20001cc4:	426d      	neglt	r5, r5
20001cc6:	dd0c      	ble.n	20001ce2 <__adddf3+0x52>
20001cc8:	442c      	add	r4, r5
20001cca:	ea80 0202 	eor.w	r2, r0, r2
20001cce:	ea81 0303 	eor.w	r3, r1, r3
20001cd2:	ea82 0000 	eor.w	r0, r2, r0
20001cd6:	ea83 0101 	eor.w	r1, r3, r1
20001cda:	ea80 0202 	eor.w	r2, r0, r2
20001cde:	ea81 0303 	eor.w	r3, r1, r3
20001ce2:	2d36      	cmp	r5, #54	; 0x36
20001ce4:	bf88      	it	hi
20001ce6:	bd30      	pophi	{r4, r5, pc}
20001ce8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20001cec:	ea4f 3101 	mov.w	r1, r1, lsl #12
20001cf0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20001cf4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20001cf8:	d002      	beq.n	20001d00 <__adddf3+0x70>
20001cfa:	4240      	negs	r0, r0
20001cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20001d00:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20001d04:	ea4f 3303 	mov.w	r3, r3, lsl #12
20001d08:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20001d0c:	d002      	beq.n	20001d14 <__adddf3+0x84>
20001d0e:	4252      	negs	r2, r2
20001d10:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20001d14:	ea94 0f05 	teq	r4, r5
20001d18:	f000 80a7 	beq.w	20001e6a <__adddf3+0x1da>
20001d1c:	f1a4 0401 	sub.w	r4, r4, #1
20001d20:	f1d5 0e20 	rsbs	lr, r5, #32
20001d24:	db0d      	blt.n	20001d42 <__adddf3+0xb2>
20001d26:	fa02 fc0e 	lsl.w	ip, r2, lr
20001d2a:	fa22 f205 	lsr.w	r2, r2, r5
20001d2e:	1880      	adds	r0, r0, r2
20001d30:	f141 0100 	adc.w	r1, r1, #0
20001d34:	fa03 f20e 	lsl.w	r2, r3, lr
20001d38:	1880      	adds	r0, r0, r2
20001d3a:	fa43 f305 	asr.w	r3, r3, r5
20001d3e:	4159      	adcs	r1, r3
20001d40:	e00e      	b.n	20001d60 <__adddf3+0xd0>
20001d42:	f1a5 0520 	sub.w	r5, r5, #32
20001d46:	f10e 0e20 	add.w	lr, lr, #32
20001d4a:	2a01      	cmp	r2, #1
20001d4c:	fa03 fc0e 	lsl.w	ip, r3, lr
20001d50:	bf28      	it	cs
20001d52:	f04c 0c02 	orrcs.w	ip, ip, #2
20001d56:	fa43 f305 	asr.w	r3, r3, r5
20001d5a:	18c0      	adds	r0, r0, r3
20001d5c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20001d60:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20001d64:	d507      	bpl.n	20001d76 <__adddf3+0xe6>
20001d66:	f04f 0e00 	mov.w	lr, #0
20001d6a:	f1dc 0c00 	rsbs	ip, ip, #0
20001d6e:	eb7e 0000 	sbcs.w	r0, lr, r0
20001d72:	eb6e 0101 	sbc.w	r1, lr, r1
20001d76:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20001d7a:	d31b      	bcc.n	20001db4 <__adddf3+0x124>
20001d7c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20001d80:	d30c      	bcc.n	20001d9c <__adddf3+0x10c>
20001d82:	0849      	lsrs	r1, r1, #1
20001d84:	ea5f 0030 	movs.w	r0, r0, rrx
20001d88:	ea4f 0c3c 	mov.w	ip, ip, rrx
20001d8c:	f104 0401 	add.w	r4, r4, #1
20001d90:	ea4f 5244 	mov.w	r2, r4, lsl #21
20001d94:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20001d98:	f080 809a 	bcs.w	20001ed0 <__adddf3+0x240>
20001d9c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20001da0:	bf08      	it	eq
20001da2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20001da6:	f150 0000 	adcs.w	r0, r0, #0
20001daa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20001dae:	ea41 0105 	orr.w	r1, r1, r5
20001db2:	bd30      	pop	{r4, r5, pc}
20001db4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20001db8:	4140      	adcs	r0, r0
20001dba:	eb41 0101 	adc.w	r1, r1, r1
20001dbe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20001dc2:	f1a4 0401 	sub.w	r4, r4, #1
20001dc6:	d1e9      	bne.n	20001d9c <__adddf3+0x10c>
20001dc8:	f091 0f00 	teq	r1, #0
20001dcc:	bf04      	itt	eq
20001dce:	4601      	moveq	r1, r0
20001dd0:	2000      	moveq	r0, #0
20001dd2:	fab1 f381 	clz	r3, r1
20001dd6:	bf08      	it	eq
20001dd8:	3320      	addeq	r3, #32
20001dda:	f1a3 030b 	sub.w	r3, r3, #11
20001dde:	f1b3 0220 	subs.w	r2, r3, #32
20001de2:	da0c      	bge.n	20001dfe <__adddf3+0x16e>
20001de4:	320c      	adds	r2, #12
20001de6:	dd08      	ble.n	20001dfa <__adddf3+0x16a>
20001de8:	f102 0c14 	add.w	ip, r2, #20
20001dec:	f1c2 020c 	rsb	r2, r2, #12
20001df0:	fa01 f00c 	lsl.w	r0, r1, ip
20001df4:	fa21 f102 	lsr.w	r1, r1, r2
20001df8:	e00c      	b.n	20001e14 <__adddf3+0x184>
20001dfa:	f102 0214 	add.w	r2, r2, #20
20001dfe:	bfd8      	it	le
20001e00:	f1c2 0c20 	rsble	ip, r2, #32
20001e04:	fa01 f102 	lsl.w	r1, r1, r2
20001e08:	fa20 fc0c 	lsr.w	ip, r0, ip
20001e0c:	bfdc      	itt	le
20001e0e:	ea41 010c 	orrle.w	r1, r1, ip
20001e12:	4090      	lslle	r0, r2
20001e14:	1ae4      	subs	r4, r4, r3
20001e16:	bfa2      	ittt	ge
20001e18:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20001e1c:	4329      	orrge	r1, r5
20001e1e:	bd30      	popge	{r4, r5, pc}
20001e20:	ea6f 0404 	mvn.w	r4, r4
20001e24:	3c1f      	subs	r4, #31
20001e26:	da1c      	bge.n	20001e62 <__adddf3+0x1d2>
20001e28:	340c      	adds	r4, #12
20001e2a:	dc0e      	bgt.n	20001e4a <__adddf3+0x1ba>
20001e2c:	f104 0414 	add.w	r4, r4, #20
20001e30:	f1c4 0220 	rsb	r2, r4, #32
20001e34:	fa20 f004 	lsr.w	r0, r0, r4
20001e38:	fa01 f302 	lsl.w	r3, r1, r2
20001e3c:	ea40 0003 	orr.w	r0, r0, r3
20001e40:	fa21 f304 	lsr.w	r3, r1, r4
20001e44:	ea45 0103 	orr.w	r1, r5, r3
20001e48:	bd30      	pop	{r4, r5, pc}
20001e4a:	f1c4 040c 	rsb	r4, r4, #12
20001e4e:	f1c4 0220 	rsb	r2, r4, #32
20001e52:	fa20 f002 	lsr.w	r0, r0, r2
20001e56:	fa01 f304 	lsl.w	r3, r1, r4
20001e5a:	ea40 0003 	orr.w	r0, r0, r3
20001e5e:	4629      	mov	r1, r5
20001e60:	bd30      	pop	{r4, r5, pc}
20001e62:	fa21 f004 	lsr.w	r0, r1, r4
20001e66:	4629      	mov	r1, r5
20001e68:	bd30      	pop	{r4, r5, pc}
20001e6a:	f094 0f00 	teq	r4, #0
20001e6e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20001e72:	bf06      	itte	eq
20001e74:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20001e78:	3401      	addeq	r4, #1
20001e7a:	3d01      	subne	r5, #1
20001e7c:	e74e      	b.n	20001d1c <__adddf3+0x8c>
20001e7e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20001e82:	bf18      	it	ne
20001e84:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20001e88:	d029      	beq.n	20001ede <__adddf3+0x24e>
20001e8a:	ea94 0f05 	teq	r4, r5
20001e8e:	bf08      	it	eq
20001e90:	ea90 0f02 	teqeq	r0, r2
20001e94:	d005      	beq.n	20001ea2 <__adddf3+0x212>
20001e96:	ea54 0c00 	orrs.w	ip, r4, r0
20001e9a:	bf04      	itt	eq
20001e9c:	4619      	moveq	r1, r3
20001e9e:	4610      	moveq	r0, r2
20001ea0:	bd30      	pop	{r4, r5, pc}
20001ea2:	ea91 0f03 	teq	r1, r3
20001ea6:	bf1e      	ittt	ne
20001ea8:	2100      	movne	r1, #0
20001eaa:	2000      	movne	r0, #0
20001eac:	bd30      	popne	{r4, r5, pc}
20001eae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20001eb2:	d105      	bne.n	20001ec0 <__adddf3+0x230>
20001eb4:	0040      	lsls	r0, r0, #1
20001eb6:	4149      	adcs	r1, r1
20001eb8:	bf28      	it	cs
20001eba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20001ebe:	bd30      	pop	{r4, r5, pc}
20001ec0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20001ec4:	bf3c      	itt	cc
20001ec6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20001eca:	bd30      	popcc	{r4, r5, pc}
20001ecc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20001ed0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20001ed4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20001ed8:	f04f 0000 	mov.w	r0, #0
20001edc:	bd30      	pop	{r4, r5, pc}
20001ede:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20001ee2:	bf1a      	itte	ne
20001ee4:	4619      	movne	r1, r3
20001ee6:	4610      	movne	r0, r2
20001ee8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20001eec:	bf1c      	itt	ne
20001eee:	460b      	movne	r3, r1
20001ef0:	4602      	movne	r2, r0
20001ef2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20001ef6:	bf06      	itte	eq
20001ef8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20001efc:	ea91 0f03 	teqeq	r1, r3
20001f00:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20001f04:	bd30      	pop	{r4, r5, pc}
20001f06:	bf00      	nop

20001f08 <__aeabi_ui2d>:
20001f08:	f090 0f00 	teq	r0, #0
20001f0c:	bf04      	itt	eq
20001f0e:	2100      	moveq	r1, #0
20001f10:	4770      	bxeq	lr
20001f12:	b530      	push	{r4, r5, lr}
20001f14:	f44f 6480 	mov.w	r4, #1024	; 0x400
20001f18:	f104 0432 	add.w	r4, r4, #50	; 0x32
20001f1c:	f04f 0500 	mov.w	r5, #0
20001f20:	f04f 0100 	mov.w	r1, #0
20001f24:	e750      	b.n	20001dc8 <__adddf3+0x138>
20001f26:	bf00      	nop

20001f28 <__aeabi_i2d>:
20001f28:	f090 0f00 	teq	r0, #0
20001f2c:	bf04      	itt	eq
20001f2e:	2100      	moveq	r1, #0
20001f30:	4770      	bxeq	lr
20001f32:	b530      	push	{r4, r5, lr}
20001f34:	f44f 6480 	mov.w	r4, #1024	; 0x400
20001f38:	f104 0432 	add.w	r4, r4, #50	; 0x32
20001f3c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20001f40:	bf48      	it	mi
20001f42:	4240      	negmi	r0, r0
20001f44:	f04f 0100 	mov.w	r1, #0
20001f48:	e73e      	b.n	20001dc8 <__adddf3+0x138>
20001f4a:	bf00      	nop

20001f4c <__aeabi_f2d>:
20001f4c:	0042      	lsls	r2, r0, #1
20001f4e:	ea4f 01e2 	mov.w	r1, r2, asr #3
20001f52:	ea4f 0131 	mov.w	r1, r1, rrx
20001f56:	ea4f 7002 	mov.w	r0, r2, lsl #28
20001f5a:	bf1f      	itttt	ne
20001f5c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20001f60:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20001f64:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20001f68:	4770      	bxne	lr
20001f6a:	f092 0f00 	teq	r2, #0
20001f6e:	bf14      	ite	ne
20001f70:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20001f74:	4770      	bxeq	lr
20001f76:	b530      	push	{r4, r5, lr}
20001f78:	f44f 7460 	mov.w	r4, #896	; 0x380
20001f7c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20001f80:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20001f84:	e720      	b.n	20001dc8 <__adddf3+0x138>
20001f86:	bf00      	nop

20001f88 <__aeabi_ul2d>:
20001f88:	ea50 0201 	orrs.w	r2, r0, r1
20001f8c:	bf08      	it	eq
20001f8e:	4770      	bxeq	lr
20001f90:	b530      	push	{r4, r5, lr}
20001f92:	f04f 0500 	mov.w	r5, #0
20001f96:	e00a      	b.n	20001fae <__aeabi_l2d+0x16>

20001f98 <__aeabi_l2d>:
20001f98:	ea50 0201 	orrs.w	r2, r0, r1
20001f9c:	bf08      	it	eq
20001f9e:	4770      	bxeq	lr
20001fa0:	b530      	push	{r4, r5, lr}
20001fa2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20001fa6:	d502      	bpl.n	20001fae <__aeabi_l2d+0x16>
20001fa8:	4240      	negs	r0, r0
20001faa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20001fae:	f44f 6480 	mov.w	r4, #1024	; 0x400
20001fb2:	f104 0432 	add.w	r4, r4, #50	; 0x32
20001fb6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20001fba:	f43f aedc 	beq.w	20001d76 <__adddf3+0xe6>
20001fbe:	f04f 0203 	mov.w	r2, #3
20001fc2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20001fc6:	bf18      	it	ne
20001fc8:	3203      	addne	r2, #3
20001fca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20001fce:	bf18      	it	ne
20001fd0:	3203      	addne	r2, #3
20001fd2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20001fd6:	f1c2 0320 	rsb	r3, r2, #32
20001fda:	fa00 fc03 	lsl.w	ip, r0, r3
20001fde:	fa20 f002 	lsr.w	r0, r0, r2
20001fe2:	fa01 fe03 	lsl.w	lr, r1, r3
20001fe6:	ea40 000e 	orr.w	r0, r0, lr
20001fea:	fa21 f102 	lsr.w	r1, r1, r2
20001fee:	4414      	add	r4, r2
20001ff0:	e6c1      	b.n	20001d76 <__adddf3+0xe6>
20001ff2:	bf00      	nop

20001ff4 <__aeabi_dmul>:
20001ff4:	b570      	push	{r4, r5, r6, lr}
20001ff6:	f04f 0cff 	mov.w	ip, #255	; 0xff
20001ffa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20001ffe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20002002:	bf1d      	ittte	ne
20002004:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20002008:	ea94 0f0c 	teqne	r4, ip
2000200c:	ea95 0f0c 	teqne	r5, ip
20002010:	f000 f8de 	bleq	200021d0 <__aeabi_dmul+0x1dc>
20002014:	442c      	add	r4, r5
20002016:	ea81 0603 	eor.w	r6, r1, r3
2000201a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
2000201e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20002022:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20002026:	bf18      	it	ne
20002028:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
2000202c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20002030:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20002034:	d038      	beq.n	200020a8 <__aeabi_dmul+0xb4>
20002036:	fba0 ce02 	umull	ip, lr, r0, r2
2000203a:	f04f 0500 	mov.w	r5, #0
2000203e:	fbe1 e502 	umlal	lr, r5, r1, r2
20002042:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20002046:	fbe0 e503 	umlal	lr, r5, r0, r3
2000204a:	f04f 0600 	mov.w	r6, #0
2000204e:	fbe1 5603 	umlal	r5, r6, r1, r3
20002052:	f09c 0f00 	teq	ip, #0
20002056:	bf18      	it	ne
20002058:	f04e 0e01 	orrne.w	lr, lr, #1
2000205c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20002060:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20002064:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20002068:	d204      	bcs.n	20002074 <__aeabi_dmul+0x80>
2000206a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
2000206e:	416d      	adcs	r5, r5
20002070:	eb46 0606 	adc.w	r6, r6, r6
20002074:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20002078:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
2000207c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20002080:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20002084:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20002088:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000208c:	bf88      	it	hi
2000208e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20002092:	d81e      	bhi.n	200020d2 <__aeabi_dmul+0xde>
20002094:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20002098:	bf08      	it	eq
2000209a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
2000209e:	f150 0000 	adcs.w	r0, r0, #0
200020a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200020a6:	bd70      	pop	{r4, r5, r6, pc}
200020a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
200020ac:	ea46 0101 	orr.w	r1, r6, r1
200020b0:	ea40 0002 	orr.w	r0, r0, r2
200020b4:	ea81 0103 	eor.w	r1, r1, r3
200020b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
200020bc:	bfc2      	ittt	gt
200020be:	ebd4 050c 	rsbsgt	r5, r4, ip
200020c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
200020c6:	bd70      	popgt	{r4, r5, r6, pc}
200020c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200020cc:	f04f 0e00 	mov.w	lr, #0
200020d0:	3c01      	subs	r4, #1
200020d2:	f300 80ab 	bgt.w	2000222c <__aeabi_dmul+0x238>
200020d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
200020da:	bfde      	ittt	le
200020dc:	2000      	movle	r0, #0
200020de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
200020e2:	bd70      	pople	{r4, r5, r6, pc}
200020e4:	f1c4 0400 	rsb	r4, r4, #0
200020e8:	3c20      	subs	r4, #32
200020ea:	da35      	bge.n	20002158 <__aeabi_dmul+0x164>
200020ec:	340c      	adds	r4, #12
200020ee:	dc1b      	bgt.n	20002128 <__aeabi_dmul+0x134>
200020f0:	f104 0414 	add.w	r4, r4, #20
200020f4:	f1c4 0520 	rsb	r5, r4, #32
200020f8:	fa00 f305 	lsl.w	r3, r0, r5
200020fc:	fa20 f004 	lsr.w	r0, r0, r4
20002100:	fa01 f205 	lsl.w	r2, r1, r5
20002104:	ea40 0002 	orr.w	r0, r0, r2
20002108:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
2000210c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20002110:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20002114:	fa21 f604 	lsr.w	r6, r1, r4
20002118:	eb42 0106 	adc.w	r1, r2, r6
2000211c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20002120:	bf08      	it	eq
20002122:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20002126:	bd70      	pop	{r4, r5, r6, pc}
20002128:	f1c4 040c 	rsb	r4, r4, #12
2000212c:	f1c4 0520 	rsb	r5, r4, #32
20002130:	fa00 f304 	lsl.w	r3, r0, r4
20002134:	fa20 f005 	lsr.w	r0, r0, r5
20002138:	fa01 f204 	lsl.w	r2, r1, r4
2000213c:	ea40 0002 	orr.w	r0, r0, r2
20002140:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20002144:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20002148:	f141 0100 	adc.w	r1, r1, #0
2000214c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20002150:	bf08      	it	eq
20002152:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20002156:	bd70      	pop	{r4, r5, r6, pc}
20002158:	f1c4 0520 	rsb	r5, r4, #32
2000215c:	fa00 f205 	lsl.w	r2, r0, r5
20002160:	ea4e 0e02 	orr.w	lr, lr, r2
20002164:	fa20 f304 	lsr.w	r3, r0, r4
20002168:	fa01 f205 	lsl.w	r2, r1, r5
2000216c:	ea43 0302 	orr.w	r3, r3, r2
20002170:	fa21 f004 	lsr.w	r0, r1, r4
20002174:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20002178:	fa21 f204 	lsr.w	r2, r1, r4
2000217c:	ea20 0002 	bic.w	r0, r0, r2
20002180:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20002184:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20002188:	bf08      	it	eq
2000218a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000218e:	bd70      	pop	{r4, r5, r6, pc}
20002190:	f094 0f00 	teq	r4, #0
20002194:	d10f      	bne.n	200021b6 <__aeabi_dmul+0x1c2>
20002196:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
2000219a:	0040      	lsls	r0, r0, #1
2000219c:	eb41 0101 	adc.w	r1, r1, r1
200021a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200021a4:	bf08      	it	eq
200021a6:	3c01      	subeq	r4, #1
200021a8:	d0f7      	beq.n	2000219a <__aeabi_dmul+0x1a6>
200021aa:	ea41 0106 	orr.w	r1, r1, r6
200021ae:	f095 0f00 	teq	r5, #0
200021b2:	bf18      	it	ne
200021b4:	4770      	bxne	lr
200021b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
200021ba:	0052      	lsls	r2, r2, #1
200021bc:	eb43 0303 	adc.w	r3, r3, r3
200021c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
200021c4:	bf08      	it	eq
200021c6:	3d01      	subeq	r5, #1
200021c8:	d0f7      	beq.n	200021ba <__aeabi_dmul+0x1c6>
200021ca:	ea43 0306 	orr.w	r3, r3, r6
200021ce:	4770      	bx	lr
200021d0:	ea94 0f0c 	teq	r4, ip
200021d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200021d8:	bf18      	it	ne
200021da:	ea95 0f0c 	teqne	r5, ip
200021de:	d00c      	beq.n	200021fa <__aeabi_dmul+0x206>
200021e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200021e4:	bf18      	it	ne
200021e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200021ea:	d1d1      	bne.n	20002190 <__aeabi_dmul+0x19c>
200021ec:	ea81 0103 	eor.w	r1, r1, r3
200021f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200021f4:	f04f 0000 	mov.w	r0, #0
200021f8:	bd70      	pop	{r4, r5, r6, pc}
200021fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200021fe:	bf06      	itte	eq
20002200:	4610      	moveq	r0, r2
20002202:	4619      	moveq	r1, r3
20002204:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20002208:	d019      	beq.n	2000223e <__aeabi_dmul+0x24a>
2000220a:	ea94 0f0c 	teq	r4, ip
2000220e:	d102      	bne.n	20002216 <__aeabi_dmul+0x222>
20002210:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20002214:	d113      	bne.n	2000223e <__aeabi_dmul+0x24a>
20002216:	ea95 0f0c 	teq	r5, ip
2000221a:	d105      	bne.n	20002228 <__aeabi_dmul+0x234>
2000221c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20002220:	bf1c      	itt	ne
20002222:	4610      	movne	r0, r2
20002224:	4619      	movne	r1, r3
20002226:	d10a      	bne.n	2000223e <__aeabi_dmul+0x24a>
20002228:	ea81 0103 	eor.w	r1, r1, r3
2000222c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20002230:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20002234:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20002238:	f04f 0000 	mov.w	r0, #0
2000223c:	bd70      	pop	{r4, r5, r6, pc}
2000223e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20002242:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20002246:	bd70      	pop	{r4, r5, r6, pc}

20002248 <__aeabi_ddiv>:
20002248:	b570      	push	{r4, r5, r6, lr}
2000224a:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000224e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20002252:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20002256:	bf1d      	ittte	ne
20002258:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
2000225c:	ea94 0f0c 	teqne	r4, ip
20002260:	ea95 0f0c 	teqne	r5, ip
20002264:	f000 f8a7 	bleq	200023b6 <__aeabi_ddiv+0x16e>
20002268:	eba4 0405 	sub.w	r4, r4, r5
2000226c:	ea81 0e03 	eor.w	lr, r1, r3
20002270:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20002274:	ea4f 3101 	mov.w	r1, r1, lsl #12
20002278:	f000 8088 	beq.w	2000238c <__aeabi_ddiv+0x144>
2000227c:	ea4f 3303 	mov.w	r3, r3, lsl #12
20002280:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20002284:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20002288:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
2000228c:	ea4f 2202 	mov.w	r2, r2, lsl #8
20002290:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20002294:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20002298:	ea4f 2600 	mov.w	r6, r0, lsl #8
2000229c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
200022a0:	429d      	cmp	r5, r3
200022a2:	bf08      	it	eq
200022a4:	4296      	cmpeq	r6, r2
200022a6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
200022aa:	f504 7440 	add.w	r4, r4, #768	; 0x300
200022ae:	d202      	bcs.n	200022b6 <__aeabi_ddiv+0x6e>
200022b0:	085b      	lsrs	r3, r3, #1
200022b2:	ea4f 0232 	mov.w	r2, r2, rrx
200022b6:	1ab6      	subs	r6, r6, r2
200022b8:	eb65 0503 	sbc.w	r5, r5, r3
200022bc:	085b      	lsrs	r3, r3, #1
200022be:	ea4f 0232 	mov.w	r2, r2, rrx
200022c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
200022c6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
200022ca:	ebb6 0e02 	subs.w	lr, r6, r2
200022ce:	eb75 0e03 	sbcs.w	lr, r5, r3
200022d2:	bf22      	ittt	cs
200022d4:	1ab6      	subcs	r6, r6, r2
200022d6:	4675      	movcs	r5, lr
200022d8:	ea40 000c 	orrcs.w	r0, r0, ip
200022dc:	085b      	lsrs	r3, r3, #1
200022de:	ea4f 0232 	mov.w	r2, r2, rrx
200022e2:	ebb6 0e02 	subs.w	lr, r6, r2
200022e6:	eb75 0e03 	sbcs.w	lr, r5, r3
200022ea:	bf22      	ittt	cs
200022ec:	1ab6      	subcs	r6, r6, r2
200022ee:	4675      	movcs	r5, lr
200022f0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200022f4:	085b      	lsrs	r3, r3, #1
200022f6:	ea4f 0232 	mov.w	r2, r2, rrx
200022fa:	ebb6 0e02 	subs.w	lr, r6, r2
200022fe:	eb75 0e03 	sbcs.w	lr, r5, r3
20002302:	bf22      	ittt	cs
20002304:	1ab6      	subcs	r6, r6, r2
20002306:	4675      	movcs	r5, lr
20002308:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
2000230c:	085b      	lsrs	r3, r3, #1
2000230e:	ea4f 0232 	mov.w	r2, r2, rrx
20002312:	ebb6 0e02 	subs.w	lr, r6, r2
20002316:	eb75 0e03 	sbcs.w	lr, r5, r3
2000231a:	bf22      	ittt	cs
2000231c:	1ab6      	subcs	r6, r6, r2
2000231e:	4675      	movcs	r5, lr
20002320:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20002324:	ea55 0e06 	orrs.w	lr, r5, r6
20002328:	d018      	beq.n	2000235c <__aeabi_ddiv+0x114>
2000232a:	ea4f 1505 	mov.w	r5, r5, lsl #4
2000232e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20002332:	ea4f 1606 	mov.w	r6, r6, lsl #4
20002336:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000233a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
2000233e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002342:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20002346:	d1c0      	bne.n	200022ca <__aeabi_ddiv+0x82>
20002348:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000234c:	d10b      	bne.n	20002366 <__aeabi_ddiv+0x11e>
2000234e:	ea41 0100 	orr.w	r1, r1, r0
20002352:	f04f 0000 	mov.w	r0, #0
20002356:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
2000235a:	e7b6      	b.n	200022ca <__aeabi_ddiv+0x82>
2000235c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002360:	bf04      	itt	eq
20002362:	4301      	orreq	r1, r0
20002364:	2000      	moveq	r0, #0
20002366:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000236a:	bf88      	it	hi
2000236c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20002370:	f63f aeaf 	bhi.w	200020d2 <__aeabi_dmul+0xde>
20002374:	ebb5 0c03 	subs.w	ip, r5, r3
20002378:	bf04      	itt	eq
2000237a:	ebb6 0c02 	subseq.w	ip, r6, r2
2000237e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20002382:	f150 0000 	adcs.w	r0, r0, #0
20002386:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000238a:	bd70      	pop	{r4, r5, r6, pc}
2000238c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20002390:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20002394:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20002398:	bfc2      	ittt	gt
2000239a:	ebd4 050c 	rsbsgt	r5, r4, ip
2000239e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
200023a2:	bd70      	popgt	{r4, r5, r6, pc}
200023a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200023a8:	f04f 0e00 	mov.w	lr, #0
200023ac:	3c01      	subs	r4, #1
200023ae:	e690      	b.n	200020d2 <__aeabi_dmul+0xde>
200023b0:	ea45 0e06 	orr.w	lr, r5, r6
200023b4:	e68d      	b.n	200020d2 <__aeabi_dmul+0xde>
200023b6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200023ba:	ea94 0f0c 	teq	r4, ip
200023be:	bf08      	it	eq
200023c0:	ea95 0f0c 	teqeq	r5, ip
200023c4:	f43f af3b 	beq.w	2000223e <__aeabi_dmul+0x24a>
200023c8:	ea94 0f0c 	teq	r4, ip
200023cc:	d10a      	bne.n	200023e4 <__aeabi_ddiv+0x19c>
200023ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200023d2:	f47f af34 	bne.w	2000223e <__aeabi_dmul+0x24a>
200023d6:	ea95 0f0c 	teq	r5, ip
200023da:	f47f af25 	bne.w	20002228 <__aeabi_dmul+0x234>
200023de:	4610      	mov	r0, r2
200023e0:	4619      	mov	r1, r3
200023e2:	e72c      	b.n	2000223e <__aeabi_dmul+0x24a>
200023e4:	ea95 0f0c 	teq	r5, ip
200023e8:	d106      	bne.n	200023f8 <__aeabi_ddiv+0x1b0>
200023ea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200023ee:	f43f aefd 	beq.w	200021ec <__aeabi_dmul+0x1f8>
200023f2:	4610      	mov	r0, r2
200023f4:	4619      	mov	r1, r3
200023f6:	e722      	b.n	2000223e <__aeabi_dmul+0x24a>
200023f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200023fc:	bf18      	it	ne
200023fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20002402:	f47f aec5 	bne.w	20002190 <__aeabi_dmul+0x19c>
20002406:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
2000240a:	f47f af0d 	bne.w	20002228 <__aeabi_dmul+0x234>
2000240e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20002412:	f47f aeeb 	bne.w	200021ec <__aeabi_dmul+0x1f8>
20002416:	e712      	b.n	2000223e <__aeabi_dmul+0x24a>

20002418 <__gedf2>:
20002418:	f04f 3cff 	mov.w	ip, #4294967295
2000241c:	e006      	b.n	2000242c <__cmpdf2+0x4>
2000241e:	bf00      	nop

20002420 <__ledf2>:
20002420:	f04f 0c01 	mov.w	ip, #1
20002424:	e002      	b.n	2000242c <__cmpdf2+0x4>
20002426:	bf00      	nop

20002428 <__cmpdf2>:
20002428:	f04f 0c01 	mov.w	ip, #1
2000242c:	f84d cd04 	str.w	ip, [sp, #-4]!
20002430:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20002434:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20002438:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000243c:	bf18      	it	ne
2000243e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20002442:	d01b      	beq.n	2000247c <__cmpdf2+0x54>
20002444:	b001      	add	sp, #4
20002446:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
2000244a:	bf0c      	ite	eq
2000244c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20002450:	ea91 0f03 	teqne	r1, r3
20002454:	bf02      	ittt	eq
20002456:	ea90 0f02 	teqeq	r0, r2
2000245a:	2000      	moveq	r0, #0
2000245c:	4770      	bxeq	lr
2000245e:	f110 0f00 	cmn.w	r0, #0
20002462:	ea91 0f03 	teq	r1, r3
20002466:	bf58      	it	pl
20002468:	4299      	cmppl	r1, r3
2000246a:	bf08      	it	eq
2000246c:	4290      	cmpeq	r0, r2
2000246e:	bf2c      	ite	cs
20002470:	17d8      	asrcs	r0, r3, #31
20002472:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20002476:	f040 0001 	orr.w	r0, r0, #1
2000247a:	4770      	bx	lr
2000247c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20002480:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20002484:	d102      	bne.n	2000248c <__cmpdf2+0x64>
20002486:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
2000248a:	d107      	bne.n	2000249c <__cmpdf2+0x74>
2000248c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20002490:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20002494:	d1d6      	bne.n	20002444 <__cmpdf2+0x1c>
20002496:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
2000249a:	d0d3      	beq.n	20002444 <__cmpdf2+0x1c>
2000249c:	f85d 0b04 	ldr.w	r0, [sp], #4
200024a0:	4770      	bx	lr
200024a2:	bf00      	nop

200024a4 <__aeabi_cdrcmple>:
200024a4:	4684      	mov	ip, r0
200024a6:	4610      	mov	r0, r2
200024a8:	4662      	mov	r2, ip
200024aa:	468c      	mov	ip, r1
200024ac:	4619      	mov	r1, r3
200024ae:	4663      	mov	r3, ip
200024b0:	e000      	b.n	200024b4 <__aeabi_cdcmpeq>
200024b2:	bf00      	nop

200024b4 <__aeabi_cdcmpeq>:
200024b4:	b501      	push	{r0, lr}
200024b6:	f7ff ffb7 	bl	20002428 <__cmpdf2>
200024ba:	2800      	cmp	r0, #0
200024bc:	bf48      	it	mi
200024be:	f110 0f00 	cmnmi.w	r0, #0
200024c2:	bd01      	pop	{r0, pc}

200024c4 <__aeabi_dcmpeq>:
200024c4:	f84d ed08 	str.w	lr, [sp, #-8]!
200024c8:	f7ff fff4 	bl	200024b4 <__aeabi_cdcmpeq>
200024cc:	bf0c      	ite	eq
200024ce:	2001      	moveq	r0, #1
200024d0:	2000      	movne	r0, #0
200024d2:	f85d fb08 	ldr.w	pc, [sp], #8
200024d6:	bf00      	nop

200024d8 <__aeabi_dcmplt>:
200024d8:	f84d ed08 	str.w	lr, [sp, #-8]!
200024dc:	f7ff ffea 	bl	200024b4 <__aeabi_cdcmpeq>
200024e0:	bf34      	ite	cc
200024e2:	2001      	movcc	r0, #1
200024e4:	2000      	movcs	r0, #0
200024e6:	f85d fb08 	ldr.w	pc, [sp], #8
200024ea:	bf00      	nop

200024ec <__aeabi_dcmple>:
200024ec:	f84d ed08 	str.w	lr, [sp, #-8]!
200024f0:	f7ff ffe0 	bl	200024b4 <__aeabi_cdcmpeq>
200024f4:	bf94      	ite	ls
200024f6:	2001      	movls	r0, #1
200024f8:	2000      	movhi	r0, #0
200024fa:	f85d fb08 	ldr.w	pc, [sp], #8
200024fe:	bf00      	nop

20002500 <__aeabi_dcmpge>:
20002500:	f84d ed08 	str.w	lr, [sp, #-8]!
20002504:	f7ff ffce 	bl	200024a4 <__aeabi_cdrcmple>
20002508:	bf94      	ite	ls
2000250a:	2001      	movls	r0, #1
2000250c:	2000      	movhi	r0, #0
2000250e:	f85d fb08 	ldr.w	pc, [sp], #8
20002512:	bf00      	nop

20002514 <__aeabi_dcmpgt>:
20002514:	f84d ed08 	str.w	lr, [sp, #-8]!
20002518:	f7ff ffc4 	bl	200024a4 <__aeabi_cdrcmple>
2000251c:	bf34      	ite	cc
2000251e:	2001      	movcc	r0, #1
20002520:	2000      	movcs	r0, #0
20002522:	f85d fb08 	ldr.w	pc, [sp], #8
20002526:	bf00      	nop

20002528 <__aeabi_d2uiz>:
20002528:	004a      	lsls	r2, r1, #1
2000252a:	d211      	bcs.n	20002550 <__aeabi_d2uiz+0x28>
2000252c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20002530:	d211      	bcs.n	20002556 <__aeabi_d2uiz+0x2e>
20002532:	d50d      	bpl.n	20002550 <__aeabi_d2uiz+0x28>
20002534:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20002538:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
2000253c:	d40e      	bmi.n	2000255c <__aeabi_d2uiz+0x34>
2000253e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20002542:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20002546:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000254a:	fa23 f002 	lsr.w	r0, r3, r2
2000254e:	4770      	bx	lr
20002550:	f04f 0000 	mov.w	r0, #0
20002554:	4770      	bx	lr
20002556:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000255a:	d102      	bne.n	20002562 <__aeabi_d2uiz+0x3a>
2000255c:	f04f 30ff 	mov.w	r0, #4294967295
20002560:	4770      	bx	lr
20002562:	f04f 0000 	mov.w	r0, #0
20002566:	4770      	bx	lr

20002568 <__aeabi_d2f>:
20002568:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000256c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
20002570:	bf24      	itt	cs
20002572:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
20002576:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
2000257a:	d90d      	bls.n	20002598 <__aeabi_d2f+0x30>
2000257c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
20002580:	ea4f 02c0 	mov.w	r2, r0, lsl #3
20002584:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
20002588:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
2000258c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
20002590:	bf08      	it	eq
20002592:	f020 0001 	biceq.w	r0, r0, #1
20002596:	4770      	bx	lr
20002598:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
2000259c:	d121      	bne.n	200025e2 <__aeabi_d2f+0x7a>
2000259e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
200025a2:	bfbc      	itt	lt
200025a4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
200025a8:	4770      	bxlt	lr
200025aa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200025ae:	ea4f 5252 	mov.w	r2, r2, lsr #21
200025b2:	f1c2 0218 	rsb	r2, r2, #24
200025b6:	f1c2 0c20 	rsb	ip, r2, #32
200025ba:	fa10 f30c 	lsls.w	r3, r0, ip
200025be:	fa20 f002 	lsr.w	r0, r0, r2
200025c2:	bf18      	it	ne
200025c4:	f040 0001 	orrne.w	r0, r0, #1
200025c8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200025cc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
200025d0:	fa03 fc0c 	lsl.w	ip, r3, ip
200025d4:	ea40 000c 	orr.w	r0, r0, ip
200025d8:	fa23 f302 	lsr.w	r3, r3, r2
200025dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
200025e0:	e7cc      	b.n	2000257c <__aeabi_d2f+0x14>
200025e2:	ea7f 5362 	mvns.w	r3, r2, asr #21
200025e6:	d107      	bne.n	200025f8 <__aeabi_d2f+0x90>
200025e8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
200025ec:	bf1e      	ittt	ne
200025ee:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
200025f2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
200025f6:	4770      	bxne	lr
200025f8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
200025fc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20002600:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20002604:	4770      	bx	lr
20002606:	bf00      	nop

20002608 <__aeabi_frsub>:
20002608:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
2000260c:	e002      	b.n	20002614 <__addsf3>
2000260e:	bf00      	nop

20002610 <__aeabi_fsub>:
20002610:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

20002614 <__addsf3>:
20002614:	0042      	lsls	r2, r0, #1
20002616:	bf1f      	itttt	ne
20002618:	ea5f 0341 	movsne.w	r3, r1, lsl #1
2000261c:	ea92 0f03 	teqne	r2, r3
20002620:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
20002624:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
20002628:	d06a      	beq.n	20002700 <__addsf3+0xec>
2000262a:	ea4f 6212 	mov.w	r2, r2, lsr #24
2000262e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
20002632:	bfc1      	itttt	gt
20002634:	18d2      	addgt	r2, r2, r3
20002636:	4041      	eorgt	r1, r0
20002638:	4048      	eorgt	r0, r1
2000263a:	4041      	eorgt	r1, r0
2000263c:	bfb8      	it	lt
2000263e:	425b      	neglt	r3, r3
20002640:	2b19      	cmp	r3, #25
20002642:	bf88      	it	hi
20002644:	4770      	bxhi	lr
20002646:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
2000264a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000264e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
20002652:	bf18      	it	ne
20002654:	4240      	negne	r0, r0
20002656:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000265a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
2000265e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
20002662:	bf18      	it	ne
20002664:	4249      	negne	r1, r1
20002666:	ea92 0f03 	teq	r2, r3
2000266a:	d03f      	beq.n	200026ec <__addsf3+0xd8>
2000266c:	f1a2 0201 	sub.w	r2, r2, #1
20002670:	fa41 fc03 	asr.w	ip, r1, r3
20002674:	eb10 000c 	adds.w	r0, r0, ip
20002678:	f1c3 0320 	rsb	r3, r3, #32
2000267c:	fa01 f103 	lsl.w	r1, r1, r3
20002680:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
20002684:	d502      	bpl.n	2000268c <__addsf3+0x78>
20002686:	4249      	negs	r1, r1
20002688:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
2000268c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
20002690:	d313      	bcc.n	200026ba <__addsf3+0xa6>
20002692:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
20002696:	d306      	bcc.n	200026a6 <__addsf3+0x92>
20002698:	0840      	lsrs	r0, r0, #1
2000269a:	ea4f 0131 	mov.w	r1, r1, rrx
2000269e:	f102 0201 	add.w	r2, r2, #1
200026a2:	2afe      	cmp	r2, #254	; 0xfe
200026a4:	d251      	bcs.n	2000274a <__addsf3+0x136>
200026a6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
200026aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
200026ae:	bf08      	it	eq
200026b0:	f020 0001 	biceq.w	r0, r0, #1
200026b4:	ea40 0003 	orr.w	r0, r0, r3
200026b8:	4770      	bx	lr
200026ba:	0049      	lsls	r1, r1, #1
200026bc:	eb40 0000 	adc.w	r0, r0, r0
200026c0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
200026c4:	f1a2 0201 	sub.w	r2, r2, #1
200026c8:	d1ed      	bne.n	200026a6 <__addsf3+0x92>
200026ca:	fab0 fc80 	clz	ip, r0
200026ce:	f1ac 0c08 	sub.w	ip, ip, #8
200026d2:	ebb2 020c 	subs.w	r2, r2, ip
200026d6:	fa00 f00c 	lsl.w	r0, r0, ip
200026da:	bfaa      	itet	ge
200026dc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
200026e0:	4252      	neglt	r2, r2
200026e2:	4318      	orrge	r0, r3
200026e4:	bfbc      	itt	lt
200026e6:	40d0      	lsrlt	r0, r2
200026e8:	4318      	orrlt	r0, r3
200026ea:	4770      	bx	lr
200026ec:	f092 0f00 	teq	r2, #0
200026f0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
200026f4:	bf06      	itte	eq
200026f6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
200026fa:	3201      	addeq	r2, #1
200026fc:	3b01      	subne	r3, #1
200026fe:	e7b5      	b.n	2000266c <__addsf3+0x58>
20002700:	ea4f 0341 	mov.w	r3, r1, lsl #1
20002704:	ea7f 6c22 	mvns.w	ip, r2, asr #24
20002708:	bf18      	it	ne
2000270a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
2000270e:	d021      	beq.n	20002754 <__addsf3+0x140>
20002710:	ea92 0f03 	teq	r2, r3
20002714:	d004      	beq.n	20002720 <__addsf3+0x10c>
20002716:	f092 0f00 	teq	r2, #0
2000271a:	bf08      	it	eq
2000271c:	4608      	moveq	r0, r1
2000271e:	4770      	bx	lr
20002720:	ea90 0f01 	teq	r0, r1
20002724:	bf1c      	itt	ne
20002726:	2000      	movne	r0, #0
20002728:	4770      	bxne	lr
2000272a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
2000272e:	d104      	bne.n	2000273a <__addsf3+0x126>
20002730:	0040      	lsls	r0, r0, #1
20002732:	bf28      	it	cs
20002734:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
20002738:	4770      	bx	lr
2000273a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
2000273e:	bf3c      	itt	cc
20002740:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
20002744:	4770      	bxcc	lr
20002746:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
2000274a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
2000274e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20002752:	4770      	bx	lr
20002754:	ea7f 6222 	mvns.w	r2, r2, asr #24
20002758:	bf16      	itet	ne
2000275a:	4608      	movne	r0, r1
2000275c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
20002760:	4601      	movne	r1, r0
20002762:	0242      	lsls	r2, r0, #9
20002764:	bf06      	itte	eq
20002766:	ea5f 2341 	movseq.w	r3, r1, lsl #9
2000276a:	ea90 0f01 	teqeq	r0, r1
2000276e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
20002772:	4770      	bx	lr

20002774 <__aeabi_ui2f>:
20002774:	f04f 0300 	mov.w	r3, #0
20002778:	e004      	b.n	20002784 <__aeabi_i2f+0x8>
2000277a:	bf00      	nop

2000277c <__aeabi_i2f>:
2000277c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
20002780:	bf48      	it	mi
20002782:	4240      	negmi	r0, r0
20002784:	ea5f 0c00 	movs.w	ip, r0
20002788:	bf08      	it	eq
2000278a:	4770      	bxeq	lr
2000278c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
20002790:	4601      	mov	r1, r0
20002792:	f04f 0000 	mov.w	r0, #0
20002796:	e01c      	b.n	200027d2 <__aeabi_l2f+0x2a>

20002798 <__aeabi_ul2f>:
20002798:	ea50 0201 	orrs.w	r2, r0, r1
2000279c:	bf08      	it	eq
2000279e:	4770      	bxeq	lr
200027a0:	f04f 0300 	mov.w	r3, #0
200027a4:	e00a      	b.n	200027bc <__aeabi_l2f+0x14>
200027a6:	bf00      	nop

200027a8 <__aeabi_l2f>:
200027a8:	ea50 0201 	orrs.w	r2, r0, r1
200027ac:	bf08      	it	eq
200027ae:	4770      	bxeq	lr
200027b0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
200027b4:	d502      	bpl.n	200027bc <__aeabi_l2f+0x14>
200027b6:	4240      	negs	r0, r0
200027b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200027bc:	ea5f 0c01 	movs.w	ip, r1
200027c0:	bf02      	ittt	eq
200027c2:	4684      	moveq	ip, r0
200027c4:	4601      	moveq	r1, r0
200027c6:	2000      	moveq	r0, #0
200027c8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
200027cc:	bf08      	it	eq
200027ce:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
200027d2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
200027d6:	fabc f28c 	clz	r2, ip
200027da:	3a08      	subs	r2, #8
200027dc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
200027e0:	db10      	blt.n	20002804 <__aeabi_l2f+0x5c>
200027e2:	fa01 fc02 	lsl.w	ip, r1, r2
200027e6:	4463      	add	r3, ip
200027e8:	fa00 fc02 	lsl.w	ip, r0, r2
200027ec:	f1c2 0220 	rsb	r2, r2, #32
200027f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
200027f4:	fa20 f202 	lsr.w	r2, r0, r2
200027f8:	eb43 0002 	adc.w	r0, r3, r2
200027fc:	bf08      	it	eq
200027fe:	f020 0001 	biceq.w	r0, r0, #1
20002802:	4770      	bx	lr
20002804:	f102 0220 	add.w	r2, r2, #32
20002808:	fa01 fc02 	lsl.w	ip, r1, r2
2000280c:	f1c2 0220 	rsb	r2, r2, #32
20002810:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
20002814:	fa21 f202 	lsr.w	r2, r1, r2
20002818:	eb43 0002 	adc.w	r0, r3, r2
2000281c:	bf08      	it	eq
2000281e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
20002822:	4770      	bx	lr

20002824 <__aeabi_fmul>:
20002824:	f04f 0cff 	mov.w	ip, #255	; 0xff
20002828:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
2000282c:	bf1e      	ittt	ne
2000282e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
20002832:	ea92 0f0c 	teqne	r2, ip
20002836:	ea93 0f0c 	teqne	r3, ip
2000283a:	d06f      	beq.n	2000291c <__aeabi_fmul+0xf8>
2000283c:	441a      	add	r2, r3
2000283e:	ea80 0c01 	eor.w	ip, r0, r1
20002842:	0240      	lsls	r0, r0, #9
20002844:	bf18      	it	ne
20002846:	ea5f 2141 	movsne.w	r1, r1, lsl #9
2000284a:	d01e      	beq.n	2000288a <__aeabi_fmul+0x66>
2000284c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
20002850:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
20002854:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
20002858:	fba0 3101 	umull	r3, r1, r0, r1
2000285c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
20002860:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
20002864:	bf3e      	ittt	cc
20002866:	0049      	lslcc	r1, r1, #1
20002868:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
2000286c:	005b      	lslcc	r3, r3, #1
2000286e:	ea40 0001 	orr.w	r0, r0, r1
20002872:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
20002876:	2afd      	cmp	r2, #253	; 0xfd
20002878:	d81d      	bhi.n	200028b6 <__aeabi_fmul+0x92>
2000287a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
2000287e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
20002882:	bf08      	it	eq
20002884:	f020 0001 	biceq.w	r0, r0, #1
20002888:	4770      	bx	lr
2000288a:	f090 0f00 	teq	r0, #0
2000288e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
20002892:	bf08      	it	eq
20002894:	0249      	lsleq	r1, r1, #9
20002896:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
2000289a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
2000289e:	3a7f      	subs	r2, #127	; 0x7f
200028a0:	bfc2      	ittt	gt
200028a2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
200028a6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
200028aa:	4770      	bxgt	lr
200028ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200028b0:	f04f 0300 	mov.w	r3, #0
200028b4:	3a01      	subs	r2, #1
200028b6:	dc5d      	bgt.n	20002974 <__aeabi_fmul+0x150>
200028b8:	f112 0f19 	cmn.w	r2, #25
200028bc:	bfdc      	itt	le
200028be:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
200028c2:	4770      	bxle	lr
200028c4:	f1c2 0200 	rsb	r2, r2, #0
200028c8:	0041      	lsls	r1, r0, #1
200028ca:	fa21 f102 	lsr.w	r1, r1, r2
200028ce:	f1c2 0220 	rsb	r2, r2, #32
200028d2:	fa00 fc02 	lsl.w	ip, r0, r2
200028d6:	ea5f 0031 	movs.w	r0, r1, rrx
200028da:	f140 0000 	adc.w	r0, r0, #0
200028de:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
200028e2:	bf08      	it	eq
200028e4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
200028e8:	4770      	bx	lr
200028ea:	f092 0f00 	teq	r2, #0
200028ee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
200028f2:	bf02      	ittt	eq
200028f4:	0040      	lsleq	r0, r0, #1
200028f6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
200028fa:	3a01      	subeq	r2, #1
200028fc:	d0f9      	beq.n	200028f2 <__aeabi_fmul+0xce>
200028fe:	ea40 000c 	orr.w	r0, r0, ip
20002902:	f093 0f00 	teq	r3, #0
20002906:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
2000290a:	bf02      	ittt	eq
2000290c:	0049      	lsleq	r1, r1, #1
2000290e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
20002912:	3b01      	subeq	r3, #1
20002914:	d0f9      	beq.n	2000290a <__aeabi_fmul+0xe6>
20002916:	ea41 010c 	orr.w	r1, r1, ip
2000291a:	e78f      	b.n	2000283c <__aeabi_fmul+0x18>
2000291c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
20002920:	ea92 0f0c 	teq	r2, ip
20002924:	bf18      	it	ne
20002926:	ea93 0f0c 	teqne	r3, ip
2000292a:	d00a      	beq.n	20002942 <__aeabi_fmul+0x11e>
2000292c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
20002930:	bf18      	it	ne
20002932:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
20002936:	d1d8      	bne.n	200028ea <__aeabi_fmul+0xc6>
20002938:	ea80 0001 	eor.w	r0, r0, r1
2000293c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
20002940:	4770      	bx	lr
20002942:	f090 0f00 	teq	r0, #0
20002946:	bf17      	itett	ne
20002948:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
2000294c:	4608      	moveq	r0, r1
2000294e:	f091 0f00 	teqne	r1, #0
20002952:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
20002956:	d014      	beq.n	20002982 <__aeabi_fmul+0x15e>
20002958:	ea92 0f0c 	teq	r2, ip
2000295c:	d101      	bne.n	20002962 <__aeabi_fmul+0x13e>
2000295e:	0242      	lsls	r2, r0, #9
20002960:	d10f      	bne.n	20002982 <__aeabi_fmul+0x15e>
20002962:	ea93 0f0c 	teq	r3, ip
20002966:	d103      	bne.n	20002970 <__aeabi_fmul+0x14c>
20002968:	024b      	lsls	r3, r1, #9
2000296a:	bf18      	it	ne
2000296c:	4608      	movne	r0, r1
2000296e:	d108      	bne.n	20002982 <__aeabi_fmul+0x15e>
20002970:	ea80 0001 	eor.w	r0, r0, r1
20002974:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
20002978:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
2000297c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20002980:	4770      	bx	lr
20002982:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20002986:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
2000298a:	4770      	bx	lr

2000298c <__aeabi_fdiv>:
2000298c:	f04f 0cff 	mov.w	ip, #255	; 0xff
20002990:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
20002994:	bf1e      	ittt	ne
20002996:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
2000299a:	ea92 0f0c 	teqne	r2, ip
2000299e:	ea93 0f0c 	teqne	r3, ip
200029a2:	d069      	beq.n	20002a78 <__aeabi_fdiv+0xec>
200029a4:	eba2 0203 	sub.w	r2, r2, r3
200029a8:	ea80 0c01 	eor.w	ip, r0, r1
200029ac:	0249      	lsls	r1, r1, #9
200029ae:	ea4f 2040 	mov.w	r0, r0, lsl #9
200029b2:	d037      	beq.n	20002a24 <__aeabi_fdiv+0x98>
200029b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
200029b8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
200029bc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
200029c0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
200029c4:	428b      	cmp	r3, r1
200029c6:	bf38      	it	cc
200029c8:	005b      	lslcc	r3, r3, #1
200029ca:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
200029ce:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
200029d2:	428b      	cmp	r3, r1
200029d4:	bf24      	itt	cs
200029d6:	1a5b      	subcs	r3, r3, r1
200029d8:	ea40 000c 	orrcs.w	r0, r0, ip
200029dc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
200029e0:	bf24      	itt	cs
200029e2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
200029e6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200029ea:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
200029ee:	bf24      	itt	cs
200029f0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
200029f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200029f8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
200029fc:	bf24      	itt	cs
200029fe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
20002a02:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20002a06:	011b      	lsls	r3, r3, #4
20002a08:	bf18      	it	ne
20002a0a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
20002a0e:	d1e0      	bne.n	200029d2 <__aeabi_fdiv+0x46>
20002a10:	2afd      	cmp	r2, #253	; 0xfd
20002a12:	f63f af50 	bhi.w	200028b6 <__aeabi_fmul+0x92>
20002a16:	428b      	cmp	r3, r1
20002a18:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
20002a1c:	bf08      	it	eq
20002a1e:	f020 0001 	biceq.w	r0, r0, #1
20002a22:	4770      	bx	lr
20002a24:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
20002a28:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
20002a2c:	327f      	adds	r2, #127	; 0x7f
20002a2e:	bfc2      	ittt	gt
20002a30:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
20002a34:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
20002a38:	4770      	bxgt	lr
20002a3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20002a3e:	f04f 0300 	mov.w	r3, #0
20002a42:	3a01      	subs	r2, #1
20002a44:	e737      	b.n	200028b6 <__aeabi_fmul+0x92>
20002a46:	f092 0f00 	teq	r2, #0
20002a4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
20002a4e:	bf02      	ittt	eq
20002a50:	0040      	lsleq	r0, r0, #1
20002a52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
20002a56:	3a01      	subeq	r2, #1
20002a58:	d0f9      	beq.n	20002a4e <__aeabi_fdiv+0xc2>
20002a5a:	ea40 000c 	orr.w	r0, r0, ip
20002a5e:	f093 0f00 	teq	r3, #0
20002a62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
20002a66:	bf02      	ittt	eq
20002a68:	0049      	lsleq	r1, r1, #1
20002a6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
20002a6e:	3b01      	subeq	r3, #1
20002a70:	d0f9      	beq.n	20002a66 <__aeabi_fdiv+0xda>
20002a72:	ea41 010c 	orr.w	r1, r1, ip
20002a76:	e795      	b.n	200029a4 <__aeabi_fdiv+0x18>
20002a78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
20002a7c:	ea92 0f0c 	teq	r2, ip
20002a80:	d108      	bne.n	20002a94 <__aeabi_fdiv+0x108>
20002a82:	0242      	lsls	r2, r0, #9
20002a84:	f47f af7d 	bne.w	20002982 <__aeabi_fmul+0x15e>
20002a88:	ea93 0f0c 	teq	r3, ip
20002a8c:	f47f af70 	bne.w	20002970 <__aeabi_fmul+0x14c>
20002a90:	4608      	mov	r0, r1
20002a92:	e776      	b.n	20002982 <__aeabi_fmul+0x15e>
20002a94:	ea93 0f0c 	teq	r3, ip
20002a98:	d104      	bne.n	20002aa4 <__aeabi_fdiv+0x118>
20002a9a:	024b      	lsls	r3, r1, #9
20002a9c:	f43f af4c 	beq.w	20002938 <__aeabi_fmul+0x114>
20002aa0:	4608      	mov	r0, r1
20002aa2:	e76e      	b.n	20002982 <__aeabi_fmul+0x15e>
20002aa4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
20002aa8:	bf18      	it	ne
20002aaa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
20002aae:	d1ca      	bne.n	20002a46 <__aeabi_fdiv+0xba>
20002ab0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
20002ab4:	f47f af5c 	bne.w	20002970 <__aeabi_fmul+0x14c>
20002ab8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
20002abc:	f47f af3c 	bne.w	20002938 <__aeabi_fmul+0x114>
20002ac0:	e75f      	b.n	20002982 <__aeabi_fmul+0x15e>
20002ac2:	bf00      	nop

20002ac4 <__gesf2>:
20002ac4:	f04f 3cff 	mov.w	ip, #4294967295
20002ac8:	e006      	b.n	20002ad8 <__cmpsf2+0x4>
20002aca:	bf00      	nop

20002acc <__lesf2>:
20002acc:	f04f 0c01 	mov.w	ip, #1
20002ad0:	e002      	b.n	20002ad8 <__cmpsf2+0x4>
20002ad2:	bf00      	nop

20002ad4 <__cmpsf2>:
20002ad4:	f04f 0c01 	mov.w	ip, #1
20002ad8:	f84d cd04 	str.w	ip, [sp, #-4]!
20002adc:	ea4f 0240 	mov.w	r2, r0, lsl #1
20002ae0:	ea4f 0341 	mov.w	r3, r1, lsl #1
20002ae4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
20002ae8:	bf18      	it	ne
20002aea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
20002aee:	d011      	beq.n	20002b14 <__cmpsf2+0x40>
20002af0:	b001      	add	sp, #4
20002af2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
20002af6:	bf18      	it	ne
20002af8:	ea90 0f01 	teqne	r0, r1
20002afc:	bf58      	it	pl
20002afe:	ebb2 0003 	subspl.w	r0, r2, r3
20002b02:	bf88      	it	hi
20002b04:	17c8      	asrhi	r0, r1, #31
20002b06:	bf38      	it	cc
20002b08:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
20002b0c:	bf18      	it	ne
20002b0e:	f040 0001 	orrne.w	r0, r0, #1
20002b12:	4770      	bx	lr
20002b14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
20002b18:	d102      	bne.n	20002b20 <__cmpsf2+0x4c>
20002b1a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
20002b1e:	d105      	bne.n	20002b2c <__cmpsf2+0x58>
20002b20:	ea7f 6c23 	mvns.w	ip, r3, asr #24
20002b24:	d1e4      	bne.n	20002af0 <__cmpsf2+0x1c>
20002b26:	ea5f 2c41 	movs.w	ip, r1, lsl #9
20002b2a:	d0e1      	beq.n	20002af0 <__cmpsf2+0x1c>
20002b2c:	f85d 0b04 	ldr.w	r0, [sp], #4
20002b30:	4770      	bx	lr
20002b32:	bf00      	nop

20002b34 <__aeabi_cfrcmple>:
20002b34:	4684      	mov	ip, r0
20002b36:	4608      	mov	r0, r1
20002b38:	4661      	mov	r1, ip
20002b3a:	e7ff      	b.n	20002b3c <__aeabi_cfcmpeq>

20002b3c <__aeabi_cfcmpeq>:
20002b3c:	b50f      	push	{r0, r1, r2, r3, lr}
20002b3e:	f7ff ffc9 	bl	20002ad4 <__cmpsf2>
20002b42:	2800      	cmp	r0, #0
20002b44:	bf48      	it	mi
20002b46:	f110 0f00 	cmnmi.w	r0, #0
20002b4a:	bd0f      	pop	{r0, r1, r2, r3, pc}

20002b4c <__aeabi_fcmpeq>:
20002b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
20002b50:	f7ff fff4 	bl	20002b3c <__aeabi_cfcmpeq>
20002b54:	bf0c      	ite	eq
20002b56:	2001      	moveq	r0, #1
20002b58:	2000      	movne	r0, #0
20002b5a:	f85d fb08 	ldr.w	pc, [sp], #8
20002b5e:	bf00      	nop

20002b60 <__aeabi_fcmplt>:
20002b60:	f84d ed08 	str.w	lr, [sp, #-8]!
20002b64:	f7ff ffea 	bl	20002b3c <__aeabi_cfcmpeq>
20002b68:	bf34      	ite	cc
20002b6a:	2001      	movcc	r0, #1
20002b6c:	2000      	movcs	r0, #0
20002b6e:	f85d fb08 	ldr.w	pc, [sp], #8
20002b72:	bf00      	nop

20002b74 <__aeabi_fcmple>:
20002b74:	f84d ed08 	str.w	lr, [sp, #-8]!
20002b78:	f7ff ffe0 	bl	20002b3c <__aeabi_cfcmpeq>
20002b7c:	bf94      	ite	ls
20002b7e:	2001      	movls	r0, #1
20002b80:	2000      	movhi	r0, #0
20002b82:	f85d fb08 	ldr.w	pc, [sp], #8
20002b86:	bf00      	nop

20002b88 <__aeabi_fcmpge>:
20002b88:	f84d ed08 	str.w	lr, [sp, #-8]!
20002b8c:	f7ff ffd2 	bl	20002b34 <__aeabi_cfrcmple>
20002b90:	bf94      	ite	ls
20002b92:	2001      	movls	r0, #1
20002b94:	2000      	movhi	r0, #0
20002b96:	f85d fb08 	ldr.w	pc, [sp], #8
20002b9a:	bf00      	nop

20002b9c <__aeabi_fcmpgt>:
20002b9c:	f84d ed08 	str.w	lr, [sp, #-8]!
20002ba0:	f7ff ffc8 	bl	20002b34 <__aeabi_cfrcmple>
20002ba4:	bf34      	ite	cc
20002ba6:	2001      	movcc	r0, #1
20002ba8:	2000      	movcs	r0, #0
20002baa:	f85d fb08 	ldr.w	pc, [sp], #8
20002bae:	bf00      	nop

20002bb0 <__errno>:
20002bb0:	f648 3314 	movw	r3, #35604	; 0x8b14
20002bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bb8:	6818      	ldr	r0, [r3, #0]
20002bba:	4770      	bx	lr

20002bbc <__libc_init_array>:
20002bbc:	b570      	push	{r4, r5, r6, lr}
20002bbe:	f648 26e8 	movw	r6, #35560	; 0x8ae8
20002bc2:	f648 25e8 	movw	r5, #35560	; 0x8ae8
20002bc6:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002bca:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002bce:	1b76      	subs	r6, r6, r5
20002bd0:	10b6      	asrs	r6, r6, #2
20002bd2:	d006      	beq.n	20002be2 <__libc_init_array+0x26>
20002bd4:	2400      	movs	r4, #0
20002bd6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002bda:	3401      	adds	r4, #1
20002bdc:	4798      	blx	r3
20002bde:	42a6      	cmp	r6, r4
20002be0:	d8f9      	bhi.n	20002bd6 <__libc_init_array+0x1a>
20002be2:	f648 25e8 	movw	r5, #35560	; 0x8ae8
20002be6:	f648 26ec 	movw	r6, #35564	; 0x8aec
20002bea:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002bee:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002bf2:	1b76      	subs	r6, r6, r5
20002bf4:	f005 ff6c 	bl	20008ad0 <_init>
20002bf8:	10b6      	asrs	r6, r6, #2
20002bfa:	d006      	beq.n	20002c0a <__libc_init_array+0x4e>
20002bfc:	2400      	movs	r4, #0
20002bfe:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002c02:	3401      	adds	r4, #1
20002c04:	4798      	blx	r3
20002c06:	42a6      	cmp	r6, r4
20002c08:	d8f9      	bhi.n	20002bfe <__libc_init_array+0x42>
20002c0a:	bd70      	pop	{r4, r5, r6, pc}

20002c0c <printf>:
20002c0c:	b40f      	push	{r0, r1, r2, r3}
20002c0e:	f648 3314 	movw	r3, #35604	; 0x8b14
20002c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c16:	b510      	push	{r4, lr}
20002c18:	681c      	ldr	r4, [r3, #0]
20002c1a:	b082      	sub	sp, #8
20002c1c:	b124      	cbz	r4, 20002c28 <printf+0x1c>
20002c1e:	69a3      	ldr	r3, [r4, #24]
20002c20:	b913      	cbnz	r3, 20002c28 <printf+0x1c>
20002c22:	4620      	mov	r0, r4
20002c24:	f002 fe94 	bl	20005950 <__sinit>
20002c28:	4620      	mov	r0, r4
20002c2a:	ac05      	add	r4, sp, #20
20002c2c:	9a04      	ldr	r2, [sp, #16]
20002c2e:	4623      	mov	r3, r4
20002c30:	6881      	ldr	r1, [r0, #8]
20002c32:	9401      	str	r4, [sp, #4]
20002c34:	f000 f82a 	bl	20002c8c <_vfprintf_r>
20002c38:	b002      	add	sp, #8
20002c3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002c3e:	b004      	add	sp, #16
20002c40:	4770      	bx	lr
20002c42:	bf00      	nop

20002c44 <_printf_r>:
20002c44:	b40e      	push	{r1, r2, r3}
20002c46:	b510      	push	{r4, lr}
20002c48:	4604      	mov	r4, r0
20002c4a:	b083      	sub	sp, #12
20002c4c:	b118      	cbz	r0, 20002c56 <_printf_r+0x12>
20002c4e:	6983      	ldr	r3, [r0, #24]
20002c50:	b90b      	cbnz	r3, 20002c56 <_printf_r+0x12>
20002c52:	f002 fe7d 	bl	20005950 <__sinit>
20002c56:	4620      	mov	r0, r4
20002c58:	ac06      	add	r4, sp, #24
20002c5a:	9a05      	ldr	r2, [sp, #20]
20002c5c:	4623      	mov	r3, r4
20002c5e:	6881      	ldr	r1, [r0, #8]
20002c60:	9401      	str	r4, [sp, #4]
20002c62:	f000 f813 	bl	20002c8c <_vfprintf_r>
20002c66:	b003      	add	sp, #12
20002c68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002c6c:	b003      	add	sp, #12
20002c6e:	4770      	bx	lr

20002c70 <__sprint_r>:
20002c70:	6893      	ldr	r3, [r2, #8]
20002c72:	b510      	push	{r4, lr}
20002c74:	4614      	mov	r4, r2
20002c76:	b913      	cbnz	r3, 20002c7e <__sprint_r+0xe>
20002c78:	6053      	str	r3, [r2, #4]
20002c7a:	4618      	mov	r0, r3
20002c7c:	bd10      	pop	{r4, pc}
20002c7e:	f002 ffcb 	bl	20005c18 <__sfvwrite_r>
20002c82:	2300      	movs	r3, #0
20002c84:	6063      	str	r3, [r4, #4]
20002c86:	60a3      	str	r3, [r4, #8]
20002c88:	bd10      	pop	{r4, pc}
20002c8a:	bf00      	nop

20002c8c <_vfprintf_r>:
20002c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002c90:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20002c94:	b083      	sub	sp, #12
20002c96:	460e      	mov	r6, r1
20002c98:	4615      	mov	r5, r2
20002c9a:	469a      	mov	sl, r3
20002c9c:	4681      	mov	r9, r0
20002c9e:	f003 f9ab 	bl	20005ff8 <_localeconv_r>
20002ca2:	6800      	ldr	r0, [r0, #0]
20002ca4:	901d      	str	r0, [sp, #116]	; 0x74
20002ca6:	f1b9 0f00 	cmp.w	r9, #0
20002caa:	d004      	beq.n	20002cb6 <_vfprintf_r+0x2a>
20002cac:	f8d9 3018 	ldr.w	r3, [r9, #24]
20002cb0:	2b00      	cmp	r3, #0
20002cb2:	f000 815a 	beq.w	20002f6a <_vfprintf_r+0x2de>
20002cb6:	f648 1300 	movw	r3, #35072	; 0x8900
20002cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cbe:	429e      	cmp	r6, r3
20002cc0:	bf08      	it	eq
20002cc2:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20002cc6:	d010      	beq.n	20002cea <_vfprintf_r+0x5e>
20002cc8:	f648 1320 	movw	r3, #35104	; 0x8920
20002ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cd0:	429e      	cmp	r6, r3
20002cd2:	bf08      	it	eq
20002cd4:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20002cd8:	d007      	beq.n	20002cea <_vfprintf_r+0x5e>
20002cda:	f648 1340 	movw	r3, #35136	; 0x8940
20002cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ce2:	429e      	cmp	r6, r3
20002ce4:	bf08      	it	eq
20002ce6:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20002cea:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20002cee:	fa1f f38c 	uxth.w	r3, ip
20002cf2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20002cf6:	d109      	bne.n	20002d0c <_vfprintf_r+0x80>
20002cf8:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20002cfc:	6e72      	ldr	r2, [r6, #100]	; 0x64
20002cfe:	f8a6 c00c 	strh.w	ip, [r6, #12]
20002d02:	fa1f f38c 	uxth.w	r3, ip
20002d06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20002d0a:	6672      	str	r2, [r6, #100]	; 0x64
20002d0c:	f013 0f08 	tst.w	r3, #8
20002d10:	f001 8301 	beq.w	20004316 <_vfprintf_r+0x168a>
20002d14:	6932      	ldr	r2, [r6, #16]
20002d16:	2a00      	cmp	r2, #0
20002d18:	f001 82fd 	beq.w	20004316 <_vfprintf_r+0x168a>
20002d1c:	f003 031a 	and.w	r3, r3, #26
20002d20:	2b0a      	cmp	r3, #10
20002d22:	f000 80e0 	beq.w	20002ee6 <_vfprintf_r+0x25a>
20002d26:	2200      	movs	r2, #0
20002d28:	9212      	str	r2, [sp, #72]	; 0x48
20002d2a:	921a      	str	r2, [sp, #104]	; 0x68
20002d2c:	2300      	movs	r3, #0
20002d2e:	921c      	str	r2, [sp, #112]	; 0x70
20002d30:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002d34:	9211      	str	r2, [sp, #68]	; 0x44
20002d36:	3404      	adds	r4, #4
20002d38:	9219      	str	r2, [sp, #100]	; 0x64
20002d3a:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20002d3e:	931b      	str	r3, [sp, #108]	; 0x6c
20002d40:	3204      	adds	r2, #4
20002d42:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20002d46:	3228      	adds	r2, #40	; 0x28
20002d48:	3303      	adds	r3, #3
20002d4a:	9218      	str	r2, [sp, #96]	; 0x60
20002d4c:	9307      	str	r3, [sp, #28]
20002d4e:	2300      	movs	r3, #0
20002d50:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20002d54:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002d58:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20002d5c:	782b      	ldrb	r3, [r5, #0]
20002d5e:	1e1a      	subs	r2, r3, #0
20002d60:	bf18      	it	ne
20002d62:	2201      	movne	r2, #1
20002d64:	2b25      	cmp	r3, #37	; 0x25
20002d66:	bf0c      	ite	eq
20002d68:	2200      	moveq	r2, #0
20002d6a:	f002 0201 	andne.w	r2, r2, #1
20002d6e:	b332      	cbz	r2, 20002dbe <_vfprintf_r+0x132>
20002d70:	462f      	mov	r7, r5
20002d72:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20002d76:	1e1a      	subs	r2, r3, #0
20002d78:	bf18      	it	ne
20002d7a:	2201      	movne	r2, #1
20002d7c:	2b25      	cmp	r3, #37	; 0x25
20002d7e:	bf0c      	ite	eq
20002d80:	2200      	moveq	r2, #0
20002d82:	f002 0201 	andne.w	r2, r2, #1
20002d86:	2a00      	cmp	r2, #0
20002d88:	d1f3      	bne.n	20002d72 <_vfprintf_r+0xe6>
20002d8a:	ebb7 0805 	subs.w	r8, r7, r5
20002d8e:	bf08      	it	eq
20002d90:	463d      	moveq	r5, r7
20002d92:	d014      	beq.n	20002dbe <_vfprintf_r+0x132>
20002d94:	f8c4 8004 	str.w	r8, [r4, #4]
20002d98:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002d9c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002da0:	3301      	adds	r3, #1
20002da2:	6025      	str	r5, [r4, #0]
20002da4:	2b07      	cmp	r3, #7
20002da6:	4442      	add	r2, r8
20002da8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002dac:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002db0:	dc78      	bgt.n	20002ea4 <_vfprintf_r+0x218>
20002db2:	3408      	adds	r4, #8
20002db4:	9811      	ldr	r0, [sp, #68]	; 0x44
20002db6:	463d      	mov	r5, r7
20002db8:	4440      	add	r0, r8
20002dba:	9011      	str	r0, [sp, #68]	; 0x44
20002dbc:	783b      	ldrb	r3, [r7, #0]
20002dbe:	2b00      	cmp	r3, #0
20002dc0:	d07c      	beq.n	20002ebc <_vfprintf_r+0x230>
20002dc2:	1c6b      	adds	r3, r5, #1
20002dc4:	f04f 37ff 	mov.w	r7, #4294967295
20002dc8:	202b      	movs	r0, #43	; 0x2b
20002dca:	f04f 0c20 	mov.w	ip, #32
20002dce:	2100      	movs	r1, #0
20002dd0:	f04f 0200 	mov.w	r2, #0
20002dd4:	910f      	str	r1, [sp, #60]	; 0x3c
20002dd6:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20002dda:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20002dde:	786a      	ldrb	r2, [r5, #1]
20002de0:	910a      	str	r1, [sp, #40]	; 0x28
20002de2:	1c5d      	adds	r5, r3, #1
20002de4:	f1a2 0320 	sub.w	r3, r2, #32
20002de8:	2b58      	cmp	r3, #88	; 0x58
20002dea:	f200 8286 	bhi.w	200032fa <_vfprintf_r+0x66e>
20002dee:	e8df f013 	tbh	[pc, r3, lsl #1]
20002df2:	0298      	.short	0x0298
20002df4:	02840284 	.word	0x02840284
20002df8:	028402a4 	.word	0x028402a4
20002dfc:	02840284 	.word	0x02840284
20002e00:	02840284 	.word	0x02840284
20002e04:	02ad0284 	.word	0x02ad0284
20002e08:	028402ba 	.word	0x028402ba
20002e0c:	02ca02c1 	.word	0x02ca02c1
20002e10:	02e70284 	.word	0x02e70284
20002e14:	02f002f0 	.word	0x02f002f0
20002e18:	02f002f0 	.word	0x02f002f0
20002e1c:	02f002f0 	.word	0x02f002f0
20002e20:	02f002f0 	.word	0x02f002f0
20002e24:	028402f0 	.word	0x028402f0
20002e28:	02840284 	.word	0x02840284
20002e2c:	02840284 	.word	0x02840284
20002e30:	02840284 	.word	0x02840284
20002e34:	02840284 	.word	0x02840284
20002e38:	03040284 	.word	0x03040284
20002e3c:	02840326 	.word	0x02840326
20002e40:	02840326 	.word	0x02840326
20002e44:	02840284 	.word	0x02840284
20002e48:	036a0284 	.word	0x036a0284
20002e4c:	02840284 	.word	0x02840284
20002e50:	02840481 	.word	0x02840481
20002e54:	02840284 	.word	0x02840284
20002e58:	02840284 	.word	0x02840284
20002e5c:	02840414 	.word	0x02840414
20002e60:	042f0284 	.word	0x042f0284
20002e64:	02840284 	.word	0x02840284
20002e68:	02840284 	.word	0x02840284
20002e6c:	02840284 	.word	0x02840284
20002e70:	02840284 	.word	0x02840284
20002e74:	02840284 	.word	0x02840284
20002e78:	0465044f 	.word	0x0465044f
20002e7c:	03260326 	.word	0x03260326
20002e80:	03730326 	.word	0x03730326
20002e84:	02840465 	.word	0x02840465
20002e88:	03790284 	.word	0x03790284
20002e8c:	03850284 	.word	0x03850284
20002e90:	03ad0396 	.word	0x03ad0396
20002e94:	0284040a 	.word	0x0284040a
20002e98:	028403cc 	.word	0x028403cc
20002e9c:	028403f4 	.word	0x028403f4
20002ea0:	00c00284 	.word	0x00c00284
20002ea4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20002ea8:	4648      	mov	r0, r9
20002eaa:	4631      	mov	r1, r6
20002eac:	320c      	adds	r2, #12
20002eae:	f7ff fedf 	bl	20002c70 <__sprint_r>
20002eb2:	b958      	cbnz	r0, 20002ecc <_vfprintf_r+0x240>
20002eb4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002eb8:	3404      	adds	r4, #4
20002eba:	e77b      	b.n	20002db4 <_vfprintf_r+0x128>
20002ebc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002ec0:	2b00      	cmp	r3, #0
20002ec2:	f041 8192 	bne.w	200041ea <_vfprintf_r+0x155e>
20002ec6:	2300      	movs	r3, #0
20002ec8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002ecc:	89b3      	ldrh	r3, [r6, #12]
20002ece:	f013 0f40 	tst.w	r3, #64	; 0x40
20002ed2:	d002      	beq.n	20002eda <_vfprintf_r+0x24e>
20002ed4:	f04f 30ff 	mov.w	r0, #4294967295
20002ed8:	9011      	str	r0, [sp, #68]	; 0x44
20002eda:	9811      	ldr	r0, [sp, #68]	; 0x44
20002edc:	b05f      	add	sp, #380	; 0x17c
20002ede:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20002ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002ee6:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20002eea:	2b00      	cmp	r3, #0
20002eec:	f6ff af1b 	blt.w	20002d26 <_vfprintf_r+0x9a>
20002ef0:	6a37      	ldr	r7, [r6, #32]
20002ef2:	f02c 0c02 	bic.w	ip, ip, #2
20002ef6:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20002efa:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20002efe:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20002f02:	340c      	adds	r4, #12
20002f04:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20002f08:	462a      	mov	r2, r5
20002f0a:	4653      	mov	r3, sl
20002f0c:	4648      	mov	r0, r9
20002f0e:	4621      	mov	r1, r4
20002f10:	ad1f      	add	r5, sp, #124	; 0x7c
20002f12:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20002f16:	2700      	movs	r7, #0
20002f18:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20002f1c:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20002f20:	f44f 6580 	mov.w	r5, #1024	; 0x400
20002f24:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20002f28:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20002f2c:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20002f30:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20002f34:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20002f38:	f7ff fea8 	bl	20002c8c <_vfprintf_r>
20002f3c:	2800      	cmp	r0, #0
20002f3e:	9011      	str	r0, [sp, #68]	; 0x44
20002f40:	db09      	blt.n	20002f56 <_vfprintf_r+0x2ca>
20002f42:	4621      	mov	r1, r4
20002f44:	4648      	mov	r0, r9
20002f46:	f002 fb93 	bl	20005670 <_fflush_r>
20002f4a:	9911      	ldr	r1, [sp, #68]	; 0x44
20002f4c:	42b8      	cmp	r0, r7
20002f4e:	bf18      	it	ne
20002f50:	f04f 31ff 	movne.w	r1, #4294967295
20002f54:	9111      	str	r1, [sp, #68]	; 0x44
20002f56:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20002f5a:	f013 0f40 	tst.w	r3, #64	; 0x40
20002f5e:	d0bc      	beq.n	20002eda <_vfprintf_r+0x24e>
20002f60:	89b3      	ldrh	r3, [r6, #12]
20002f62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20002f66:	81b3      	strh	r3, [r6, #12]
20002f68:	e7b7      	b.n	20002eda <_vfprintf_r+0x24e>
20002f6a:	4648      	mov	r0, r9
20002f6c:	f002 fcf0 	bl	20005950 <__sinit>
20002f70:	e6a1      	b.n	20002cb6 <_vfprintf_r+0x2a>
20002f72:	980a      	ldr	r0, [sp, #40]	; 0x28
20002f74:	f648 0cd0 	movw	ip, #35024	; 0x88d0
20002f78:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20002f7c:	9216      	str	r2, [sp, #88]	; 0x58
20002f7e:	f010 0f20 	tst.w	r0, #32
20002f82:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20002f86:	f000 836e 	beq.w	20003666 <_vfprintf_r+0x9da>
20002f8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002f8c:	1dcb      	adds	r3, r1, #7
20002f8e:	f023 0307 	bic.w	r3, r3, #7
20002f92:	f103 0208 	add.w	r2, r3, #8
20002f96:	920b      	str	r2, [sp, #44]	; 0x2c
20002f98:	e9d3 ab00 	ldrd	sl, fp, [r3]
20002f9c:	ea5a 020b 	orrs.w	r2, sl, fp
20002fa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002fa2:	bf0c      	ite	eq
20002fa4:	2200      	moveq	r2, #0
20002fa6:	2201      	movne	r2, #1
20002fa8:	4213      	tst	r3, r2
20002faa:	f040 866b 	bne.w	20003c84 <_vfprintf_r+0xff8>
20002fae:	2302      	movs	r3, #2
20002fb0:	f04f 0100 	mov.w	r1, #0
20002fb4:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20002fb8:	2f00      	cmp	r7, #0
20002fba:	bfa2      	ittt	ge
20002fbc:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20002fc0:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20002fc4:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20002fc8:	2f00      	cmp	r7, #0
20002fca:	bf18      	it	ne
20002fcc:	f042 0201 	orrne.w	r2, r2, #1
20002fd0:	2a00      	cmp	r2, #0
20002fd2:	f000 841e 	beq.w	20003812 <_vfprintf_r+0xb86>
20002fd6:	2b01      	cmp	r3, #1
20002fd8:	f000 85de 	beq.w	20003b98 <_vfprintf_r+0xf0c>
20002fdc:	2b02      	cmp	r3, #2
20002fde:	f000 85c1 	beq.w	20003b64 <_vfprintf_r+0xed8>
20002fe2:	9918      	ldr	r1, [sp, #96]	; 0x60
20002fe4:	9113      	str	r1, [sp, #76]	; 0x4c
20002fe6:	ea4f 08da 	mov.w	r8, sl, lsr #3
20002fea:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20002fee:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20002ff2:	f00a 0007 	and.w	r0, sl, #7
20002ff6:	46e3      	mov	fp, ip
20002ff8:	46c2      	mov	sl, r8
20002ffa:	3030      	adds	r0, #48	; 0x30
20002ffc:	ea5a 020b 	orrs.w	r2, sl, fp
20003000:	f801 0d01 	strb.w	r0, [r1, #-1]!
20003004:	d1ef      	bne.n	20002fe6 <_vfprintf_r+0x35a>
20003006:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000300a:	9113      	str	r1, [sp, #76]	; 0x4c
2000300c:	f01c 0f01 	tst.w	ip, #1
20003010:	f040 868c 	bne.w	20003d2c <_vfprintf_r+0x10a0>
20003014:	9818      	ldr	r0, [sp, #96]	; 0x60
20003016:	1a40      	subs	r0, r0, r1
20003018:	9010      	str	r0, [sp, #64]	; 0x40
2000301a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000301e:	9a10      	ldr	r2, [sp, #64]	; 0x40
20003020:	9717      	str	r7, [sp, #92]	; 0x5c
20003022:	42ba      	cmp	r2, r7
20003024:	bfb8      	it	lt
20003026:	463a      	movlt	r2, r7
20003028:	920c      	str	r2, [sp, #48]	; 0x30
2000302a:	b113      	cbz	r3, 20003032 <_vfprintf_r+0x3a6>
2000302c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000302e:	3201      	adds	r2, #1
20003030:	920c      	str	r2, [sp, #48]	; 0x30
20003032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003034:	980a      	ldr	r0, [sp, #40]	; 0x28
20003036:	f013 0302 	ands.w	r3, r3, #2
2000303a:	9315      	str	r3, [sp, #84]	; 0x54
2000303c:	bf1e      	ittt	ne
2000303e:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20003042:	f10c 0c02 	addne.w	ip, ip, #2
20003046:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
2000304a:	f010 0084 	ands.w	r0, r0, #132	; 0x84
2000304e:	9014      	str	r0, [sp, #80]	; 0x50
20003050:	d14d      	bne.n	200030ee <_vfprintf_r+0x462>
20003052:	990f      	ldr	r1, [sp, #60]	; 0x3c
20003054:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003056:	1a8f      	subs	r7, r1, r2
20003058:	2f00      	cmp	r7, #0
2000305a:	dd48      	ble.n	200030ee <_vfprintf_r+0x462>
2000305c:	2f10      	cmp	r7, #16
2000305e:	f648 088c 	movw	r8, #34956	; 0x888c
20003062:	bfd8      	it	le
20003064:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20003068:	dd30      	ble.n	200030cc <_vfprintf_r+0x440>
2000306a:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000306e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20003072:	4643      	mov	r3, r8
20003074:	f04f 0a10 	mov.w	sl, #16
20003078:	46a8      	mov	r8, r5
2000307a:	f10b 0b0c 	add.w	fp, fp, #12
2000307e:	461d      	mov	r5, r3
20003080:	e002      	b.n	20003088 <_vfprintf_r+0x3fc>
20003082:	3f10      	subs	r7, #16
20003084:	2f10      	cmp	r7, #16
20003086:	dd1e      	ble.n	200030c6 <_vfprintf_r+0x43a>
20003088:	f8c4 a004 	str.w	sl, [r4, #4]
2000308c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003090:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003094:	3301      	adds	r3, #1
20003096:	6025      	str	r5, [r4, #0]
20003098:	3210      	adds	r2, #16
2000309a:	2b07      	cmp	r3, #7
2000309c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200030a0:	f104 0408 	add.w	r4, r4, #8
200030a4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200030a8:	ddeb      	ble.n	20003082 <_vfprintf_r+0x3f6>
200030aa:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200030ae:	4648      	mov	r0, r9
200030b0:	4631      	mov	r1, r6
200030b2:	465a      	mov	r2, fp
200030b4:	3404      	adds	r4, #4
200030b6:	f7ff fddb 	bl	20002c70 <__sprint_r>
200030ba:	2800      	cmp	r0, #0
200030bc:	f47f af06 	bne.w	20002ecc <_vfprintf_r+0x240>
200030c0:	3f10      	subs	r7, #16
200030c2:	2f10      	cmp	r7, #16
200030c4:	dce0      	bgt.n	20003088 <_vfprintf_r+0x3fc>
200030c6:	462b      	mov	r3, r5
200030c8:	4645      	mov	r5, r8
200030ca:	4698      	mov	r8, r3
200030cc:	6067      	str	r7, [r4, #4]
200030ce:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200030d2:	f8c4 8000 	str.w	r8, [r4]
200030d6:	1c5a      	adds	r2, r3, #1
200030d8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200030dc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200030e0:	19db      	adds	r3, r3, r7
200030e2:	2a07      	cmp	r2, #7
200030e4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200030e8:	f300 858a 	bgt.w	20003c00 <_vfprintf_r+0xf74>
200030ec:	3408      	adds	r4, #8
200030ee:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200030f2:	b19b      	cbz	r3, 2000311c <_vfprintf_r+0x490>
200030f4:	2301      	movs	r3, #1
200030f6:	6063      	str	r3, [r4, #4]
200030f8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200030fc:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20003100:	3207      	adds	r2, #7
20003102:	6022      	str	r2, [r4, #0]
20003104:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003108:	3301      	adds	r3, #1
2000310a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000310e:	3201      	adds	r2, #1
20003110:	2b07      	cmp	r3, #7
20003112:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003116:	f300 84b6 	bgt.w	20003a86 <_vfprintf_r+0xdfa>
2000311a:	3408      	adds	r4, #8
2000311c:	9b15      	ldr	r3, [sp, #84]	; 0x54
2000311e:	b19b      	cbz	r3, 20003148 <_vfprintf_r+0x4bc>
20003120:	2302      	movs	r3, #2
20003122:	6063      	str	r3, [r4, #4]
20003124:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003128:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
2000312c:	3204      	adds	r2, #4
2000312e:	6022      	str	r2, [r4, #0]
20003130:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003134:	3301      	adds	r3, #1
20003136:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000313a:	3202      	adds	r2, #2
2000313c:	2b07      	cmp	r3, #7
2000313e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003142:	f300 84af 	bgt.w	20003aa4 <_vfprintf_r+0xe18>
20003146:	3408      	adds	r4, #8
20003148:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
2000314c:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20003150:	f000 8376 	beq.w	20003840 <_vfprintf_r+0xbb4>
20003154:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20003156:	9a10      	ldr	r2, [sp, #64]	; 0x40
20003158:	1a9f      	subs	r7, r3, r2
2000315a:	2f00      	cmp	r7, #0
2000315c:	dd43      	ble.n	200031e6 <_vfprintf_r+0x55a>
2000315e:	2f10      	cmp	r7, #16
20003160:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20003cf0 <_vfprintf_r+0x1064>
20003164:	dd2e      	ble.n	200031c4 <_vfprintf_r+0x538>
20003166:	4643      	mov	r3, r8
20003168:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000316c:	46a8      	mov	r8, r5
2000316e:	f04f 0a10 	mov.w	sl, #16
20003172:	f10b 0b0c 	add.w	fp, fp, #12
20003176:	461d      	mov	r5, r3
20003178:	e002      	b.n	20003180 <_vfprintf_r+0x4f4>
2000317a:	3f10      	subs	r7, #16
2000317c:	2f10      	cmp	r7, #16
2000317e:	dd1e      	ble.n	200031be <_vfprintf_r+0x532>
20003180:	f8c4 a004 	str.w	sl, [r4, #4]
20003184:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003188:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000318c:	3301      	adds	r3, #1
2000318e:	6025      	str	r5, [r4, #0]
20003190:	3210      	adds	r2, #16
20003192:	2b07      	cmp	r3, #7
20003194:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003198:	f104 0408 	add.w	r4, r4, #8
2000319c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200031a0:	ddeb      	ble.n	2000317a <_vfprintf_r+0x4ee>
200031a2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200031a6:	4648      	mov	r0, r9
200031a8:	4631      	mov	r1, r6
200031aa:	465a      	mov	r2, fp
200031ac:	3404      	adds	r4, #4
200031ae:	f7ff fd5f 	bl	20002c70 <__sprint_r>
200031b2:	2800      	cmp	r0, #0
200031b4:	f47f ae8a 	bne.w	20002ecc <_vfprintf_r+0x240>
200031b8:	3f10      	subs	r7, #16
200031ba:	2f10      	cmp	r7, #16
200031bc:	dce0      	bgt.n	20003180 <_vfprintf_r+0x4f4>
200031be:	462b      	mov	r3, r5
200031c0:	4645      	mov	r5, r8
200031c2:	4698      	mov	r8, r3
200031c4:	6067      	str	r7, [r4, #4]
200031c6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200031ca:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200031ce:	3301      	adds	r3, #1
200031d0:	f8c4 8000 	str.w	r8, [r4]
200031d4:	19d2      	adds	r2, r2, r7
200031d6:	2b07      	cmp	r3, #7
200031d8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200031dc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200031e0:	f300 8442 	bgt.w	20003a68 <_vfprintf_r+0xddc>
200031e4:	3408      	adds	r4, #8
200031e6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200031ea:	f41c 7f80 	tst.w	ip, #256	; 0x100
200031ee:	f040 829d 	bne.w	2000372c <_vfprintf_r+0xaa0>
200031f2:	9810      	ldr	r0, [sp, #64]	; 0x40
200031f4:	9913      	ldr	r1, [sp, #76]	; 0x4c
200031f6:	6060      	str	r0, [r4, #4]
200031f8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200031fc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003200:	3301      	adds	r3, #1
20003202:	6021      	str	r1, [r4, #0]
20003204:	1812      	adds	r2, r2, r0
20003206:	2b07      	cmp	r3, #7
20003208:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000320c:	bfd8      	it	le
2000320e:	f104 0308 	addle.w	r3, r4, #8
20003212:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003216:	f300 839b 	bgt.w	20003950 <_vfprintf_r+0xcc4>
2000321a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000321c:	f011 0f04 	tst.w	r1, #4
20003220:	d055      	beq.n	200032ce <_vfprintf_r+0x642>
20003222:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20003224:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20003228:	ebcc 0702 	rsb	r7, ip, r2
2000322c:	2f00      	cmp	r7, #0
2000322e:	dd4e      	ble.n	200032ce <_vfprintf_r+0x642>
20003230:	2f10      	cmp	r7, #16
20003232:	f648 088c 	movw	r8, #34956	; 0x888c
20003236:	bfd8      	it	le
20003238:	f2c2 0800 	movtle	r8, #8192	; 0x2000
2000323c:	dd2e      	ble.n	2000329c <_vfprintf_r+0x610>
2000323e:	f2c2 0800 	movt	r8, #8192	; 0x2000
20003242:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003246:	4642      	mov	r2, r8
20003248:	2410      	movs	r4, #16
2000324a:	46a8      	mov	r8, r5
2000324c:	f10a 0a0c 	add.w	sl, sl, #12
20003250:	4615      	mov	r5, r2
20003252:	e002      	b.n	2000325a <_vfprintf_r+0x5ce>
20003254:	3f10      	subs	r7, #16
20003256:	2f10      	cmp	r7, #16
20003258:	dd1d      	ble.n	20003296 <_vfprintf_r+0x60a>
2000325a:	605c      	str	r4, [r3, #4]
2000325c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003260:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003264:	3201      	adds	r2, #1
20003266:	601d      	str	r5, [r3, #0]
20003268:	3110      	adds	r1, #16
2000326a:	2a07      	cmp	r2, #7
2000326c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003270:	f103 0308 	add.w	r3, r3, #8
20003274:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003278:	ddec      	ble.n	20003254 <_vfprintf_r+0x5c8>
2000327a:	4648      	mov	r0, r9
2000327c:	4631      	mov	r1, r6
2000327e:	4652      	mov	r2, sl
20003280:	f7ff fcf6 	bl	20002c70 <__sprint_r>
20003284:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003288:	3304      	adds	r3, #4
2000328a:	2800      	cmp	r0, #0
2000328c:	f47f ae1e 	bne.w	20002ecc <_vfprintf_r+0x240>
20003290:	3f10      	subs	r7, #16
20003292:	2f10      	cmp	r7, #16
20003294:	dce1      	bgt.n	2000325a <_vfprintf_r+0x5ce>
20003296:	462a      	mov	r2, r5
20003298:	4645      	mov	r5, r8
2000329a:	4690      	mov	r8, r2
2000329c:	605f      	str	r7, [r3, #4]
2000329e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200032a2:	f8c3 8000 	str.w	r8, [r3]
200032a6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200032aa:	3201      	adds	r2, #1
200032ac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200032b0:	18fb      	adds	r3, r7, r3
200032b2:	2a07      	cmp	r2, #7
200032b4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200032b8:	dd0b      	ble.n	200032d2 <_vfprintf_r+0x646>
200032ba:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200032be:	4648      	mov	r0, r9
200032c0:	4631      	mov	r1, r6
200032c2:	320c      	adds	r2, #12
200032c4:	f7ff fcd4 	bl	20002c70 <__sprint_r>
200032c8:	2800      	cmp	r0, #0
200032ca:	f47f adff 	bne.w	20002ecc <_vfprintf_r+0x240>
200032ce:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200032d2:	9811      	ldr	r0, [sp, #68]	; 0x44
200032d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200032d6:	990f      	ldr	r1, [sp, #60]	; 0x3c
200032d8:	428a      	cmp	r2, r1
200032da:	bfac      	ite	ge
200032dc:	1880      	addge	r0, r0, r2
200032de:	1840      	addlt	r0, r0, r1
200032e0:	9011      	str	r0, [sp, #68]	; 0x44
200032e2:	2b00      	cmp	r3, #0
200032e4:	f040 8342 	bne.w	2000396c <_vfprintf_r+0xce0>
200032e8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200032ec:	2300      	movs	r3, #0
200032ee:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
200032f2:	3404      	adds	r4, #4
200032f4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200032f8:	e530      	b.n	20002d5c <_vfprintf_r+0xd0>
200032fa:	9216      	str	r2, [sp, #88]	; 0x58
200032fc:	2a00      	cmp	r2, #0
200032fe:	f43f addd 	beq.w	20002ebc <_vfprintf_r+0x230>
20003302:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20003306:	2301      	movs	r3, #1
20003308:	f04f 0c00 	mov.w	ip, #0
2000330c:	3004      	adds	r0, #4
2000330e:	930c      	str	r3, [sp, #48]	; 0x30
20003310:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20003314:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20003318:	9013      	str	r0, [sp, #76]	; 0x4c
2000331a:	9310      	str	r3, [sp, #64]	; 0x40
2000331c:	2100      	movs	r1, #0
2000331e:	9117      	str	r1, [sp, #92]	; 0x5c
20003320:	e687      	b.n	20003032 <_vfprintf_r+0x3a6>
20003322:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003326:	2b00      	cmp	r3, #0
20003328:	f040 852b 	bne.w	20003d82 <_vfprintf_r+0x10f6>
2000332c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000332e:	462b      	mov	r3, r5
20003330:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20003334:	782a      	ldrb	r2, [r5, #0]
20003336:	910b      	str	r1, [sp, #44]	; 0x2c
20003338:	e553      	b.n	20002de2 <_vfprintf_r+0x156>
2000333a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000333c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000333e:	f043 0301 	orr.w	r3, r3, #1
20003342:	930a      	str	r3, [sp, #40]	; 0x28
20003344:	462b      	mov	r3, r5
20003346:	782a      	ldrb	r2, [r5, #0]
20003348:	910b      	str	r1, [sp, #44]	; 0x2c
2000334a:	e54a      	b.n	20002de2 <_vfprintf_r+0x156>
2000334c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000334e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003350:	6809      	ldr	r1, [r1, #0]
20003352:	910f      	str	r1, [sp, #60]	; 0x3c
20003354:	1d11      	adds	r1, r2, #4
20003356:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20003358:	2b00      	cmp	r3, #0
2000335a:	f2c0 8780 	blt.w	2000425e <_vfprintf_r+0x15d2>
2000335e:	782a      	ldrb	r2, [r5, #0]
20003360:	462b      	mov	r3, r5
20003362:	910b      	str	r1, [sp, #44]	; 0x2c
20003364:	e53d      	b.n	20002de2 <_vfprintf_r+0x156>
20003366:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003368:	462b      	mov	r3, r5
2000336a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000336e:	782a      	ldrb	r2, [r5, #0]
20003370:	910b      	str	r1, [sp, #44]	; 0x2c
20003372:	e536      	b.n	20002de2 <_vfprintf_r+0x156>
20003374:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003376:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003378:	f043 0304 	orr.w	r3, r3, #4
2000337c:	930a      	str	r3, [sp, #40]	; 0x28
2000337e:	462b      	mov	r3, r5
20003380:	782a      	ldrb	r2, [r5, #0]
20003382:	910b      	str	r1, [sp, #44]	; 0x2c
20003384:	e52d      	b.n	20002de2 <_vfprintf_r+0x156>
20003386:	462b      	mov	r3, r5
20003388:	f813 2b01 	ldrb.w	r2, [r3], #1
2000338c:	2a2a      	cmp	r2, #42	; 0x2a
2000338e:	f001 80cd 	beq.w	2000452c <_vfprintf_r+0x18a0>
20003392:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003396:	2909      	cmp	r1, #9
20003398:	f201 8037 	bhi.w	2000440a <_vfprintf_r+0x177e>
2000339c:	3502      	adds	r5, #2
2000339e:	2700      	movs	r7, #0
200033a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200033a4:	eb07 0787 	add.w	r7, r7, r7, lsl #2
200033a8:	462b      	mov	r3, r5
200033aa:	3501      	adds	r5, #1
200033ac:	eb01 0747 	add.w	r7, r1, r7, lsl #1
200033b0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200033b4:	2909      	cmp	r1, #9
200033b6:	d9f3      	bls.n	200033a0 <_vfprintf_r+0x714>
200033b8:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
200033bc:	461d      	mov	r5, r3
200033be:	e511      	b.n	20002de4 <_vfprintf_r+0x158>
200033c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200033c2:	462b      	mov	r3, r5
200033c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200033c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200033ca:	920a      	str	r2, [sp, #40]	; 0x28
200033cc:	782a      	ldrb	r2, [r5, #0]
200033ce:	910b      	str	r1, [sp, #44]	; 0x2c
200033d0:	e507      	b.n	20002de2 <_vfprintf_r+0x156>
200033d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200033d6:	f04f 0800 	mov.w	r8, #0
200033da:	462b      	mov	r3, r5
200033dc:	eb08 0888 	add.w	r8, r8, r8, lsl #2
200033e0:	f813 2b01 	ldrb.w	r2, [r3], #1
200033e4:	eb01 0848 	add.w	r8, r1, r8, lsl #1
200033e8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200033ec:	461d      	mov	r5, r3
200033ee:	2909      	cmp	r1, #9
200033f0:	d9f3      	bls.n	200033da <_vfprintf_r+0x74e>
200033f2:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
200033f6:	461d      	mov	r5, r3
200033f8:	e4f4      	b.n	20002de4 <_vfprintf_r+0x158>
200033fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200033fc:	9216      	str	r2, [sp, #88]	; 0x58
200033fe:	f043 0310 	orr.w	r3, r3, #16
20003402:	930a      	str	r3, [sp, #40]	; 0x28
20003404:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003408:	f01c 0f20 	tst.w	ip, #32
2000340c:	f000 815d 	beq.w	200036ca <_vfprintf_r+0xa3e>
20003410:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003412:	1dc3      	adds	r3, r0, #7
20003414:	f023 0307 	bic.w	r3, r3, #7
20003418:	f103 0108 	add.w	r1, r3, #8
2000341c:	910b      	str	r1, [sp, #44]	; 0x2c
2000341e:	e9d3 ab00 	ldrd	sl, fp, [r3]
20003422:	f1ba 0f00 	cmp.w	sl, #0
20003426:	f17b 0200 	sbcs.w	r2, fp, #0
2000342a:	f2c0 849b 	blt.w	20003d64 <_vfprintf_r+0x10d8>
2000342e:	ea5a 030b 	orrs.w	r3, sl, fp
20003432:	f04f 0301 	mov.w	r3, #1
20003436:	bf0c      	ite	eq
20003438:	2200      	moveq	r2, #0
2000343a:	2201      	movne	r2, #1
2000343c:	e5bc      	b.n	20002fb8 <_vfprintf_r+0x32c>
2000343e:	980a      	ldr	r0, [sp, #40]	; 0x28
20003440:	9216      	str	r2, [sp, #88]	; 0x58
20003442:	f010 0f08 	tst.w	r0, #8
20003446:	f000 84ed 	beq.w	20003e24 <_vfprintf_r+0x1198>
2000344a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000344c:	1dcb      	adds	r3, r1, #7
2000344e:	f023 0307 	bic.w	r3, r3, #7
20003452:	f103 0208 	add.w	r2, r3, #8
20003456:	920b      	str	r2, [sp, #44]	; 0x2c
20003458:	f8d3 8004 	ldr.w	r8, [r3, #4]
2000345c:	f8d3 a000 	ldr.w	sl, [r3]
20003460:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20003464:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20003468:	4650      	mov	r0, sl
2000346a:	4641      	mov	r1, r8
2000346c:	f004 f99a 	bl	200077a4 <__isinfd>
20003470:	4683      	mov	fp, r0
20003472:	2800      	cmp	r0, #0
20003474:	f000 8599 	beq.w	20003faa <_vfprintf_r+0x131e>
20003478:	4650      	mov	r0, sl
2000347a:	2200      	movs	r2, #0
2000347c:	2300      	movs	r3, #0
2000347e:	4641      	mov	r1, r8
20003480:	f7ff f82a 	bl	200024d8 <__aeabi_dcmplt>
20003484:	2800      	cmp	r0, #0
20003486:	f040 850b 	bne.w	20003ea0 <_vfprintf_r+0x1214>
2000348a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000348e:	f648 01c4 	movw	r1, #35012	; 0x88c4
20003492:	f648 02c0 	movw	r2, #35008	; 0x88c0
20003496:	9816      	ldr	r0, [sp, #88]	; 0x58
20003498:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000349c:	f2c2 0200 	movt	r2, #8192	; 0x2000
200034a0:	f04f 0c03 	mov.w	ip, #3
200034a4:	2847      	cmp	r0, #71	; 0x47
200034a6:	bfd8      	it	le
200034a8:	4611      	movle	r1, r2
200034aa:	9113      	str	r1, [sp, #76]	; 0x4c
200034ac:	990a      	ldr	r1, [sp, #40]	; 0x28
200034ae:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200034b2:	f021 0180 	bic.w	r1, r1, #128	; 0x80
200034b6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200034ba:	910a      	str	r1, [sp, #40]	; 0x28
200034bc:	f04f 0c00 	mov.w	ip, #0
200034c0:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200034c4:	e5b1      	b.n	2000302a <_vfprintf_r+0x39e>
200034c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200034c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200034ca:	f043 0308 	orr.w	r3, r3, #8
200034ce:	930a      	str	r3, [sp, #40]	; 0x28
200034d0:	462b      	mov	r3, r5
200034d2:	782a      	ldrb	r2, [r5, #0]
200034d4:	910b      	str	r1, [sp, #44]	; 0x2c
200034d6:	e484      	b.n	20002de2 <_vfprintf_r+0x156>
200034d8:	990a      	ldr	r1, [sp, #40]	; 0x28
200034da:	f041 0140 	orr.w	r1, r1, #64	; 0x40
200034de:	910a      	str	r1, [sp, #40]	; 0x28
200034e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200034e2:	e73c      	b.n	2000335e <_vfprintf_r+0x6d2>
200034e4:	782a      	ldrb	r2, [r5, #0]
200034e6:	2a6c      	cmp	r2, #108	; 0x6c
200034e8:	f000 8555 	beq.w	20003f96 <_vfprintf_r+0x130a>
200034ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
200034ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200034f0:	910b      	str	r1, [sp, #44]	; 0x2c
200034f2:	f043 0310 	orr.w	r3, r3, #16
200034f6:	930a      	str	r3, [sp, #40]	; 0x28
200034f8:	462b      	mov	r3, r5
200034fa:	e472      	b.n	20002de2 <_vfprintf_r+0x156>
200034fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200034fe:	f012 0f20 	tst.w	r2, #32
20003502:	f000 8482 	beq.w	20003e0a <_vfprintf_r+0x117e>
20003506:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003508:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000350a:	6803      	ldr	r3, [r0, #0]
2000350c:	4610      	mov	r0, r2
2000350e:	ea4f 71e0 	mov.w	r1, r0, asr #31
20003512:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003514:	e9c3 0100 	strd	r0, r1, [r3]
20003518:	f102 0a04 	add.w	sl, r2, #4
2000351c:	e41e      	b.n	20002d5c <_vfprintf_r+0xd0>
2000351e:	9216      	str	r2, [sp, #88]	; 0x58
20003520:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003522:	f012 0320 	ands.w	r3, r2, #32
20003526:	f000 80ef 	beq.w	20003708 <_vfprintf_r+0xa7c>
2000352a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000352c:	1dda      	adds	r2, r3, #7
2000352e:	2300      	movs	r3, #0
20003530:	f022 0207 	bic.w	r2, r2, #7
20003534:	f102 0c08 	add.w	ip, r2, #8
20003538:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000353c:	e9d2 ab00 	ldrd	sl, fp, [r2]
20003540:	ea5a 000b 	orrs.w	r0, sl, fp
20003544:	bf0c      	ite	eq
20003546:	2200      	moveq	r2, #0
20003548:	2201      	movne	r2, #1
2000354a:	e531      	b.n	20002fb0 <_vfprintf_r+0x324>
2000354c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000354e:	2178      	movs	r1, #120	; 0x78
20003550:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003554:	9116      	str	r1, [sp, #88]	; 0x58
20003556:	6803      	ldr	r3, [r0, #0]
20003558:	f648 00d0 	movw	r0, #35024	; 0x88d0
2000355c:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20003560:	2130      	movs	r1, #48	; 0x30
20003562:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20003566:	f04c 0c02 	orr.w	ip, ip, #2
2000356a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000356c:	1e1a      	subs	r2, r3, #0
2000356e:	bf18      	it	ne
20003570:	2201      	movne	r2, #1
20003572:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003576:	469a      	mov	sl, r3
20003578:	f04f 0b00 	mov.w	fp, #0
2000357c:	3104      	adds	r1, #4
2000357e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20003582:	9019      	str	r0, [sp, #100]	; 0x64
20003584:	2302      	movs	r3, #2
20003586:	910b      	str	r1, [sp, #44]	; 0x2c
20003588:	e512      	b.n	20002fb0 <_vfprintf_r+0x324>
2000358a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000358c:	9216      	str	r2, [sp, #88]	; 0x58
2000358e:	f04f 0200 	mov.w	r2, #0
20003592:	1d18      	adds	r0, r3, #4
20003594:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003598:	681b      	ldr	r3, [r3, #0]
2000359a:	900b      	str	r0, [sp, #44]	; 0x2c
2000359c:	9313      	str	r3, [sp, #76]	; 0x4c
2000359e:	2b00      	cmp	r3, #0
200035a0:	f000 86c6 	beq.w	20004330 <_vfprintf_r+0x16a4>
200035a4:	2f00      	cmp	r7, #0
200035a6:	9813      	ldr	r0, [sp, #76]	; 0x4c
200035a8:	f2c0 868f 	blt.w	200042ca <_vfprintf_r+0x163e>
200035ac:	2100      	movs	r1, #0
200035ae:	463a      	mov	r2, r7
200035b0:	f003 f8a6 	bl	20006700 <memchr>
200035b4:	4603      	mov	r3, r0
200035b6:	2800      	cmp	r0, #0
200035b8:	f000 86f5 	beq.w	200043a6 <_vfprintf_r+0x171a>
200035bc:	9813      	ldr	r0, [sp, #76]	; 0x4c
200035be:	1a1b      	subs	r3, r3, r0
200035c0:	9310      	str	r3, [sp, #64]	; 0x40
200035c2:	42bb      	cmp	r3, r7
200035c4:	f340 85be 	ble.w	20004144 <_vfprintf_r+0x14b8>
200035c8:	9710      	str	r7, [sp, #64]	; 0x40
200035ca:	2100      	movs	r1, #0
200035cc:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200035d0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200035d4:	970c      	str	r7, [sp, #48]	; 0x30
200035d6:	9117      	str	r1, [sp, #92]	; 0x5c
200035d8:	e527      	b.n	2000302a <_vfprintf_r+0x39e>
200035da:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200035de:	9216      	str	r2, [sp, #88]	; 0x58
200035e0:	f01c 0f20 	tst.w	ip, #32
200035e4:	d023      	beq.n	2000362e <_vfprintf_r+0x9a2>
200035e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200035e8:	2301      	movs	r3, #1
200035ea:	1dc2      	adds	r2, r0, #7
200035ec:	f022 0207 	bic.w	r2, r2, #7
200035f0:	f102 0108 	add.w	r1, r2, #8
200035f4:	910b      	str	r1, [sp, #44]	; 0x2c
200035f6:	e9d2 ab00 	ldrd	sl, fp, [r2]
200035fa:	ea5a 020b 	orrs.w	r2, sl, fp
200035fe:	bf0c      	ite	eq
20003600:	2200      	moveq	r2, #0
20003602:	2201      	movne	r2, #1
20003604:	e4d4      	b.n	20002fb0 <_vfprintf_r+0x324>
20003606:	990a      	ldr	r1, [sp, #40]	; 0x28
20003608:	462b      	mov	r3, r5
2000360a:	f041 0120 	orr.w	r1, r1, #32
2000360e:	910a      	str	r1, [sp, #40]	; 0x28
20003610:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003612:	782a      	ldrb	r2, [r5, #0]
20003614:	910b      	str	r1, [sp, #44]	; 0x2c
20003616:	f7ff bbe4 	b.w	20002de2 <_vfprintf_r+0x156>
2000361a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000361c:	9216      	str	r2, [sp, #88]	; 0x58
2000361e:	f043 0310 	orr.w	r3, r3, #16
20003622:	930a      	str	r3, [sp, #40]	; 0x28
20003624:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003628:	f01c 0f20 	tst.w	ip, #32
2000362c:	d1db      	bne.n	200035e6 <_vfprintf_r+0x95a>
2000362e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003630:	f013 0f10 	tst.w	r3, #16
20003634:	f000 83d5 	beq.w	20003de2 <_vfprintf_r+0x1156>
20003638:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000363a:	2301      	movs	r3, #1
2000363c:	1d02      	adds	r2, r0, #4
2000363e:	920b      	str	r2, [sp, #44]	; 0x2c
20003640:	6801      	ldr	r1, [r0, #0]
20003642:	1e0a      	subs	r2, r1, #0
20003644:	bf18      	it	ne
20003646:	2201      	movne	r2, #1
20003648:	468a      	mov	sl, r1
2000364a:	f04f 0b00 	mov.w	fp, #0
2000364e:	e4af      	b.n	20002fb0 <_vfprintf_r+0x324>
20003650:	980a      	ldr	r0, [sp, #40]	; 0x28
20003652:	9216      	str	r2, [sp, #88]	; 0x58
20003654:	f648 02ac 	movw	r2, #34988	; 0x88ac
20003658:	f010 0f20 	tst.w	r0, #32
2000365c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003660:	9219      	str	r2, [sp, #100]	; 0x64
20003662:	f47f ac92 	bne.w	20002f8a <_vfprintf_r+0x2fe>
20003666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003668:	f013 0f10 	tst.w	r3, #16
2000366c:	f040 831a 	bne.w	20003ca4 <_vfprintf_r+0x1018>
20003670:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003672:	f012 0f40 	tst.w	r2, #64	; 0x40
20003676:	f000 8315 	beq.w	20003ca4 <_vfprintf_r+0x1018>
2000367a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000367c:	f103 0c04 	add.w	ip, r3, #4
20003680:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003684:	f8b3 a000 	ldrh.w	sl, [r3]
20003688:	46d2      	mov	sl, sl
2000368a:	f04f 0b00 	mov.w	fp, #0
2000368e:	e485      	b.n	20002f9c <_vfprintf_r+0x310>
20003690:	9216      	str	r2, [sp, #88]	; 0x58
20003692:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20003696:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003698:	f04f 0c01 	mov.w	ip, #1
2000369c:	f04f 0000 	mov.w	r0, #0
200036a0:	3104      	adds	r1, #4
200036a2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200036a6:	6813      	ldr	r3, [r2, #0]
200036a8:	3204      	adds	r2, #4
200036aa:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
200036ae:	920b      	str	r2, [sp, #44]	; 0x2c
200036b0:	9113      	str	r1, [sp, #76]	; 0x4c
200036b2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200036b6:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
200036ba:	e62f      	b.n	2000331c <_vfprintf_r+0x690>
200036bc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200036c0:	9216      	str	r2, [sp, #88]	; 0x58
200036c2:	f01c 0f20 	tst.w	ip, #32
200036c6:	f47f aea3 	bne.w	20003410 <_vfprintf_r+0x784>
200036ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200036cc:	f012 0f10 	tst.w	r2, #16
200036d0:	f040 82f1 	bne.w	20003cb6 <_vfprintf_r+0x102a>
200036d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200036d6:	f012 0f40 	tst.w	r2, #64	; 0x40
200036da:	f000 82ec 	beq.w	20003cb6 <_vfprintf_r+0x102a>
200036de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200036e0:	f103 0c04 	add.w	ip, r3, #4
200036e4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200036e8:	f9b3 a000 	ldrsh.w	sl, [r3]
200036ec:	46d2      	mov	sl, sl
200036ee:	ea4f 7bea 	mov.w	fp, sl, asr #31
200036f2:	e696      	b.n	20003422 <_vfprintf_r+0x796>
200036f4:	990a      	ldr	r1, [sp, #40]	; 0x28
200036f6:	9216      	str	r2, [sp, #88]	; 0x58
200036f8:	f041 0110 	orr.w	r1, r1, #16
200036fc:	910a      	str	r1, [sp, #40]	; 0x28
200036fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003700:	f012 0320 	ands.w	r3, r2, #32
20003704:	f47f af11 	bne.w	2000352a <_vfprintf_r+0x89e>
20003708:	990a      	ldr	r1, [sp, #40]	; 0x28
2000370a:	f011 0210 	ands.w	r2, r1, #16
2000370e:	f000 8354 	beq.w	20003dba <_vfprintf_r+0x112e>
20003712:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003714:	f102 0c04 	add.w	ip, r2, #4
20003718:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000371c:	6811      	ldr	r1, [r2, #0]
2000371e:	1e0a      	subs	r2, r1, #0
20003720:	bf18      	it	ne
20003722:	2201      	movne	r2, #1
20003724:	468a      	mov	sl, r1
20003726:	f04f 0b00 	mov.w	fp, #0
2000372a:	e441      	b.n	20002fb0 <_vfprintf_r+0x324>
2000372c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000372e:	2a65      	cmp	r2, #101	; 0x65
20003730:	f340 8128 	ble.w	20003984 <_vfprintf_r+0xcf8>
20003734:	9812      	ldr	r0, [sp, #72]	; 0x48
20003736:	2200      	movs	r2, #0
20003738:	2300      	movs	r3, #0
2000373a:	991b      	ldr	r1, [sp, #108]	; 0x6c
2000373c:	f7fe fec2 	bl	200024c4 <__aeabi_dcmpeq>
20003740:	2800      	cmp	r0, #0
20003742:	f000 81be 	beq.w	20003ac2 <_vfprintf_r+0xe36>
20003746:	2301      	movs	r3, #1
20003748:	6063      	str	r3, [r4, #4]
2000374a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000374e:	f648 03ec 	movw	r3, #35052	; 0x88ec
20003752:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003756:	6023      	str	r3, [r4, #0]
20003758:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000375c:	3201      	adds	r2, #1
2000375e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003762:	3301      	adds	r3, #1
20003764:	2a07      	cmp	r2, #7
20003766:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000376a:	bfd8      	it	le
2000376c:	f104 0308 	addle.w	r3, r4, #8
20003770:	f300 839b 	bgt.w	20003eaa <_vfprintf_r+0x121e>
20003774:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20003778:	981a      	ldr	r0, [sp, #104]	; 0x68
2000377a:	4282      	cmp	r2, r0
2000377c:	db04      	blt.n	20003788 <_vfprintf_r+0xafc>
2000377e:	990a      	ldr	r1, [sp, #40]	; 0x28
20003780:	f011 0f01 	tst.w	r1, #1
20003784:	f43f ad49 	beq.w	2000321a <_vfprintf_r+0x58e>
20003788:	2201      	movs	r2, #1
2000378a:	605a      	str	r2, [r3, #4]
2000378c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003790:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003794:	3201      	adds	r2, #1
20003796:	981d      	ldr	r0, [sp, #116]	; 0x74
20003798:	3101      	adds	r1, #1
2000379a:	2a07      	cmp	r2, #7
2000379c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200037a0:	6018      	str	r0, [r3, #0]
200037a2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200037a6:	f300 855f 	bgt.w	20004268 <_vfprintf_r+0x15dc>
200037aa:	3308      	adds	r3, #8
200037ac:	991a      	ldr	r1, [sp, #104]	; 0x68
200037ae:	1e4f      	subs	r7, r1, #1
200037b0:	2f00      	cmp	r7, #0
200037b2:	f77f ad32 	ble.w	2000321a <_vfprintf_r+0x58e>
200037b6:	2f10      	cmp	r7, #16
200037b8:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20003cf0 <_vfprintf_r+0x1064>
200037bc:	f340 82ea 	ble.w	20003d94 <_vfprintf_r+0x1108>
200037c0:	4642      	mov	r2, r8
200037c2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200037c6:	46a8      	mov	r8, r5
200037c8:	2410      	movs	r4, #16
200037ca:	f10a 0a0c 	add.w	sl, sl, #12
200037ce:	4615      	mov	r5, r2
200037d0:	e003      	b.n	200037da <_vfprintf_r+0xb4e>
200037d2:	3f10      	subs	r7, #16
200037d4:	2f10      	cmp	r7, #16
200037d6:	f340 82da 	ble.w	20003d8e <_vfprintf_r+0x1102>
200037da:	605c      	str	r4, [r3, #4]
200037dc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200037e0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200037e4:	3201      	adds	r2, #1
200037e6:	601d      	str	r5, [r3, #0]
200037e8:	3110      	adds	r1, #16
200037ea:	2a07      	cmp	r2, #7
200037ec:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200037f0:	f103 0308 	add.w	r3, r3, #8
200037f4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200037f8:	ddeb      	ble.n	200037d2 <_vfprintf_r+0xb46>
200037fa:	4648      	mov	r0, r9
200037fc:	4631      	mov	r1, r6
200037fe:	4652      	mov	r2, sl
20003800:	f7ff fa36 	bl	20002c70 <__sprint_r>
20003804:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003808:	3304      	adds	r3, #4
2000380a:	2800      	cmp	r0, #0
2000380c:	d0e1      	beq.n	200037d2 <_vfprintf_r+0xb46>
2000380e:	f7ff bb5d 	b.w	20002ecc <_vfprintf_r+0x240>
20003812:	b97b      	cbnz	r3, 20003834 <_vfprintf_r+0xba8>
20003814:	990a      	ldr	r1, [sp, #40]	; 0x28
20003816:	f011 0f01 	tst.w	r1, #1
2000381a:	d00b      	beq.n	20003834 <_vfprintf_r+0xba8>
2000381c:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20003820:	2330      	movs	r3, #48	; 0x30
20003822:	3204      	adds	r2, #4
20003824:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20003828:	3227      	adds	r2, #39	; 0x27
2000382a:	2301      	movs	r3, #1
2000382c:	9213      	str	r2, [sp, #76]	; 0x4c
2000382e:	9310      	str	r3, [sp, #64]	; 0x40
20003830:	f7ff bbf3 	b.w	2000301a <_vfprintf_r+0x38e>
20003834:	9818      	ldr	r0, [sp, #96]	; 0x60
20003836:	2100      	movs	r1, #0
20003838:	9110      	str	r1, [sp, #64]	; 0x40
2000383a:	9013      	str	r0, [sp, #76]	; 0x4c
2000383c:	f7ff bbed 	b.w	2000301a <_vfprintf_r+0x38e>
20003840:	980f      	ldr	r0, [sp, #60]	; 0x3c
20003842:	990c      	ldr	r1, [sp, #48]	; 0x30
20003844:	1a47      	subs	r7, r0, r1
20003846:	2f00      	cmp	r7, #0
20003848:	f77f ac84 	ble.w	20003154 <_vfprintf_r+0x4c8>
2000384c:	2f10      	cmp	r7, #16
2000384e:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20003cf0 <_vfprintf_r+0x1064>
20003852:	dd2e      	ble.n	200038b2 <_vfprintf_r+0xc26>
20003854:	4643      	mov	r3, r8
20003856:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000385a:	46a8      	mov	r8, r5
2000385c:	f04f 0a10 	mov.w	sl, #16
20003860:	f10b 0b0c 	add.w	fp, fp, #12
20003864:	461d      	mov	r5, r3
20003866:	e002      	b.n	2000386e <_vfprintf_r+0xbe2>
20003868:	3f10      	subs	r7, #16
2000386a:	2f10      	cmp	r7, #16
2000386c:	dd1e      	ble.n	200038ac <_vfprintf_r+0xc20>
2000386e:	f8c4 a004 	str.w	sl, [r4, #4]
20003872:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003876:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000387a:	3301      	adds	r3, #1
2000387c:	6025      	str	r5, [r4, #0]
2000387e:	3210      	adds	r2, #16
20003880:	2b07      	cmp	r3, #7
20003882:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003886:	f104 0408 	add.w	r4, r4, #8
2000388a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000388e:	ddeb      	ble.n	20003868 <_vfprintf_r+0xbdc>
20003890:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003894:	4648      	mov	r0, r9
20003896:	4631      	mov	r1, r6
20003898:	465a      	mov	r2, fp
2000389a:	3404      	adds	r4, #4
2000389c:	f7ff f9e8 	bl	20002c70 <__sprint_r>
200038a0:	2800      	cmp	r0, #0
200038a2:	f47f ab13 	bne.w	20002ecc <_vfprintf_r+0x240>
200038a6:	3f10      	subs	r7, #16
200038a8:	2f10      	cmp	r7, #16
200038aa:	dce0      	bgt.n	2000386e <_vfprintf_r+0xbe2>
200038ac:	462b      	mov	r3, r5
200038ae:	4645      	mov	r5, r8
200038b0:	4698      	mov	r8, r3
200038b2:	6067      	str	r7, [r4, #4]
200038b4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200038b8:	f8c4 8000 	str.w	r8, [r4]
200038bc:	1c5a      	adds	r2, r3, #1
200038be:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200038c2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200038c6:	19db      	adds	r3, r3, r7
200038c8:	2a07      	cmp	r2, #7
200038ca:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200038ce:	f300 823a 	bgt.w	20003d46 <_vfprintf_r+0x10ba>
200038d2:	3408      	adds	r4, #8
200038d4:	e43e      	b.n	20003154 <_vfprintf_r+0x4c8>
200038d6:	9913      	ldr	r1, [sp, #76]	; 0x4c
200038d8:	6063      	str	r3, [r4, #4]
200038da:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200038de:	6021      	str	r1, [r4, #0]
200038e0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200038e4:	3201      	adds	r2, #1
200038e6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200038ea:	18cb      	adds	r3, r1, r3
200038ec:	2a07      	cmp	r2, #7
200038ee:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200038f2:	f300 8549 	bgt.w	20004388 <_vfprintf_r+0x16fc>
200038f6:	3408      	adds	r4, #8
200038f8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
200038fa:	2301      	movs	r3, #1
200038fc:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20003900:	6063      	str	r3, [r4, #4]
20003902:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003906:	6022      	str	r2, [r4, #0]
20003908:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000390c:	3301      	adds	r3, #1
2000390e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003912:	3201      	adds	r2, #1
20003914:	2b07      	cmp	r3, #7
20003916:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000391a:	bfd8      	it	le
2000391c:	f104 0308 	addle.w	r3, r4, #8
20003920:	f300 8523 	bgt.w	2000436a <_vfprintf_r+0x16de>
20003924:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003926:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
2000392a:	19c7      	adds	r7, r0, r7
2000392c:	981a      	ldr	r0, [sp, #104]	; 0x68
2000392e:	601f      	str	r7, [r3, #0]
20003930:	1a81      	subs	r1, r0, r2
20003932:	6059      	str	r1, [r3, #4]
20003934:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003938:	1a8a      	subs	r2, r1, r2
2000393a:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
2000393e:	1812      	adds	r2, r2, r0
20003940:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003944:	3101      	adds	r1, #1
20003946:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
2000394a:	2907      	cmp	r1, #7
2000394c:	f340 8232 	ble.w	20003db4 <_vfprintf_r+0x1128>
20003950:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003954:	4648      	mov	r0, r9
20003956:	4631      	mov	r1, r6
20003958:	320c      	adds	r2, #12
2000395a:	f7ff f989 	bl	20002c70 <__sprint_r>
2000395e:	2800      	cmp	r0, #0
20003960:	f47f aab4 	bne.w	20002ecc <_vfprintf_r+0x240>
20003964:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003968:	3304      	adds	r3, #4
2000396a:	e456      	b.n	2000321a <_vfprintf_r+0x58e>
2000396c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003970:	4648      	mov	r0, r9
20003972:	4631      	mov	r1, r6
20003974:	320c      	adds	r2, #12
20003976:	f7ff f97b 	bl	20002c70 <__sprint_r>
2000397a:	2800      	cmp	r0, #0
2000397c:	f43f acb4 	beq.w	200032e8 <_vfprintf_r+0x65c>
20003980:	f7ff baa4 	b.w	20002ecc <_vfprintf_r+0x240>
20003984:	991a      	ldr	r1, [sp, #104]	; 0x68
20003986:	2901      	cmp	r1, #1
20003988:	dd4c      	ble.n	20003a24 <_vfprintf_r+0xd98>
2000398a:	2301      	movs	r3, #1
2000398c:	6063      	str	r3, [r4, #4]
2000398e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003992:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003996:	3301      	adds	r3, #1
20003998:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000399a:	3201      	adds	r2, #1
2000399c:	2b07      	cmp	r3, #7
2000399e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200039a2:	6020      	str	r0, [r4, #0]
200039a4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200039a8:	f300 81b2 	bgt.w	20003d10 <_vfprintf_r+0x1084>
200039ac:	3408      	adds	r4, #8
200039ae:	2301      	movs	r3, #1
200039b0:	6063      	str	r3, [r4, #4]
200039b2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200039b6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200039ba:	3301      	adds	r3, #1
200039bc:	991d      	ldr	r1, [sp, #116]	; 0x74
200039be:	3201      	adds	r2, #1
200039c0:	2b07      	cmp	r3, #7
200039c2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200039c6:	6021      	str	r1, [r4, #0]
200039c8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200039cc:	f300 8192 	bgt.w	20003cf4 <_vfprintf_r+0x1068>
200039d0:	3408      	adds	r4, #8
200039d2:	9812      	ldr	r0, [sp, #72]	; 0x48
200039d4:	2200      	movs	r2, #0
200039d6:	2300      	movs	r3, #0
200039d8:	991b      	ldr	r1, [sp, #108]	; 0x6c
200039da:	f7fe fd73 	bl	200024c4 <__aeabi_dcmpeq>
200039de:	2800      	cmp	r0, #0
200039e0:	f040 811d 	bne.w	20003c1e <_vfprintf_r+0xf92>
200039e4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200039e6:	9813      	ldr	r0, [sp, #76]	; 0x4c
200039e8:	1e5a      	subs	r2, r3, #1
200039ea:	6062      	str	r2, [r4, #4]
200039ec:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200039f0:	1c41      	adds	r1, r0, #1
200039f2:	6021      	str	r1, [r4, #0]
200039f4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200039f8:	3301      	adds	r3, #1
200039fa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200039fe:	188a      	adds	r2, r1, r2
20003a00:	2b07      	cmp	r3, #7
20003a02:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003a06:	dc21      	bgt.n	20003a4c <_vfprintf_r+0xdc0>
20003a08:	3408      	adds	r4, #8
20003a0a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20003a0c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20003a10:	981c      	ldr	r0, [sp, #112]	; 0x70
20003a12:	6022      	str	r2, [r4, #0]
20003a14:	6063      	str	r3, [r4, #4]
20003a16:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003a1a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003a1e:	3301      	adds	r3, #1
20003a20:	f7ff bbf0 	b.w	20003204 <_vfprintf_r+0x578>
20003a24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003a26:	f012 0f01 	tst.w	r2, #1
20003a2a:	d1ae      	bne.n	2000398a <_vfprintf_r+0xcfe>
20003a2c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20003a2e:	2301      	movs	r3, #1
20003a30:	6063      	str	r3, [r4, #4]
20003a32:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003a36:	6022      	str	r2, [r4, #0]
20003a38:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003a3c:	3301      	adds	r3, #1
20003a3e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003a42:	3201      	adds	r2, #1
20003a44:	2b07      	cmp	r3, #7
20003a46:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003a4a:	dddd      	ble.n	20003a08 <_vfprintf_r+0xd7c>
20003a4c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003a50:	4648      	mov	r0, r9
20003a52:	4631      	mov	r1, r6
20003a54:	320c      	adds	r2, #12
20003a56:	f7ff f90b 	bl	20002c70 <__sprint_r>
20003a5a:	2800      	cmp	r0, #0
20003a5c:	f47f aa36 	bne.w	20002ecc <_vfprintf_r+0x240>
20003a60:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003a64:	3404      	adds	r4, #4
20003a66:	e7d0      	b.n	20003a0a <_vfprintf_r+0xd7e>
20003a68:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003a6c:	4648      	mov	r0, r9
20003a6e:	4631      	mov	r1, r6
20003a70:	320c      	adds	r2, #12
20003a72:	f7ff f8fd 	bl	20002c70 <__sprint_r>
20003a76:	2800      	cmp	r0, #0
20003a78:	f47f aa28 	bne.w	20002ecc <_vfprintf_r+0x240>
20003a7c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003a80:	3404      	adds	r4, #4
20003a82:	f7ff bbb0 	b.w	200031e6 <_vfprintf_r+0x55a>
20003a86:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003a8a:	4648      	mov	r0, r9
20003a8c:	4631      	mov	r1, r6
20003a8e:	320c      	adds	r2, #12
20003a90:	f7ff f8ee 	bl	20002c70 <__sprint_r>
20003a94:	2800      	cmp	r0, #0
20003a96:	f47f aa19 	bne.w	20002ecc <_vfprintf_r+0x240>
20003a9a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003a9e:	3404      	adds	r4, #4
20003aa0:	f7ff bb3c 	b.w	2000311c <_vfprintf_r+0x490>
20003aa4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003aa8:	4648      	mov	r0, r9
20003aaa:	4631      	mov	r1, r6
20003aac:	320c      	adds	r2, #12
20003aae:	f7ff f8df 	bl	20002c70 <__sprint_r>
20003ab2:	2800      	cmp	r0, #0
20003ab4:	f47f aa0a 	bne.w	20002ecc <_vfprintf_r+0x240>
20003ab8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003abc:	3404      	adds	r4, #4
20003abe:	f7ff bb43 	b.w	20003148 <_vfprintf_r+0x4bc>
20003ac2:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20003ac6:	2b00      	cmp	r3, #0
20003ac8:	f340 81fd 	ble.w	20003ec6 <_vfprintf_r+0x123a>
20003acc:	991a      	ldr	r1, [sp, #104]	; 0x68
20003ace:	428b      	cmp	r3, r1
20003ad0:	f6ff af01 	blt.w	200038d6 <_vfprintf_r+0xc4a>
20003ad4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20003ad6:	6061      	str	r1, [r4, #4]
20003ad8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003adc:	6022      	str	r2, [r4, #0]
20003ade:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003ae2:	3301      	adds	r3, #1
20003ae4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003ae8:	1852      	adds	r2, r2, r1
20003aea:	2b07      	cmp	r3, #7
20003aec:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003af0:	bfd8      	it	le
20003af2:	f104 0308 	addle.w	r3, r4, #8
20003af6:	f300 8429 	bgt.w	2000434c <_vfprintf_r+0x16c0>
20003afa:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20003afe:	981a      	ldr	r0, [sp, #104]	; 0x68
20003b00:	1a24      	subs	r4, r4, r0
20003b02:	2c00      	cmp	r4, #0
20003b04:	f340 81b3 	ble.w	20003e6e <_vfprintf_r+0x11e2>
20003b08:	2c10      	cmp	r4, #16
20003b0a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20003cf0 <_vfprintf_r+0x1064>
20003b0e:	f340 819d 	ble.w	20003e4c <_vfprintf_r+0x11c0>
20003b12:	4642      	mov	r2, r8
20003b14:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003b18:	46a8      	mov	r8, r5
20003b1a:	2710      	movs	r7, #16
20003b1c:	f10a 0a0c 	add.w	sl, sl, #12
20003b20:	4615      	mov	r5, r2
20003b22:	e003      	b.n	20003b2c <_vfprintf_r+0xea0>
20003b24:	3c10      	subs	r4, #16
20003b26:	2c10      	cmp	r4, #16
20003b28:	f340 818d 	ble.w	20003e46 <_vfprintf_r+0x11ba>
20003b2c:	605f      	str	r7, [r3, #4]
20003b2e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003b32:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003b36:	3201      	adds	r2, #1
20003b38:	601d      	str	r5, [r3, #0]
20003b3a:	3110      	adds	r1, #16
20003b3c:	2a07      	cmp	r2, #7
20003b3e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003b42:	f103 0308 	add.w	r3, r3, #8
20003b46:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003b4a:	ddeb      	ble.n	20003b24 <_vfprintf_r+0xe98>
20003b4c:	4648      	mov	r0, r9
20003b4e:	4631      	mov	r1, r6
20003b50:	4652      	mov	r2, sl
20003b52:	f7ff f88d 	bl	20002c70 <__sprint_r>
20003b56:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003b5a:	3304      	adds	r3, #4
20003b5c:	2800      	cmp	r0, #0
20003b5e:	d0e1      	beq.n	20003b24 <_vfprintf_r+0xe98>
20003b60:	f7ff b9b4 	b.w	20002ecc <_vfprintf_r+0x240>
20003b64:	9a18      	ldr	r2, [sp, #96]	; 0x60
20003b66:	9819      	ldr	r0, [sp, #100]	; 0x64
20003b68:	4613      	mov	r3, r2
20003b6a:	9213      	str	r2, [sp, #76]	; 0x4c
20003b6c:	f00a 020f 	and.w	r2, sl, #15
20003b70:	ea4f 111a 	mov.w	r1, sl, lsr #4
20003b74:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20003b78:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20003b7c:	5c82      	ldrb	r2, [r0, r2]
20003b7e:	468a      	mov	sl, r1
20003b80:	46e3      	mov	fp, ip
20003b82:	ea5a 0c0b 	orrs.w	ip, sl, fp
20003b86:	f803 2d01 	strb.w	r2, [r3, #-1]!
20003b8a:	d1ef      	bne.n	20003b6c <_vfprintf_r+0xee0>
20003b8c:	9818      	ldr	r0, [sp, #96]	; 0x60
20003b8e:	9313      	str	r3, [sp, #76]	; 0x4c
20003b90:	1ac0      	subs	r0, r0, r3
20003b92:	9010      	str	r0, [sp, #64]	; 0x40
20003b94:	f7ff ba41 	b.w	2000301a <_vfprintf_r+0x38e>
20003b98:	2209      	movs	r2, #9
20003b9a:	2300      	movs	r3, #0
20003b9c:	4552      	cmp	r2, sl
20003b9e:	eb73 000b 	sbcs.w	r0, r3, fp
20003ba2:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20003ba6:	d21f      	bcs.n	20003be8 <_vfprintf_r+0xf5c>
20003ba8:	4623      	mov	r3, r4
20003baa:	4644      	mov	r4, r8
20003bac:	46b8      	mov	r8, r7
20003bae:	461f      	mov	r7, r3
20003bb0:	4650      	mov	r0, sl
20003bb2:	4659      	mov	r1, fp
20003bb4:	220a      	movs	r2, #10
20003bb6:	2300      	movs	r3, #0
20003bb8:	f004 f9f4 	bl	20007fa4 <__aeabi_uldivmod>
20003bbc:	2300      	movs	r3, #0
20003bbe:	4650      	mov	r0, sl
20003bc0:	4659      	mov	r1, fp
20003bc2:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20003bc6:	220a      	movs	r2, #10
20003bc8:	f804 cd01 	strb.w	ip, [r4, #-1]!
20003bcc:	f004 f9ea 	bl	20007fa4 <__aeabi_uldivmod>
20003bd0:	2209      	movs	r2, #9
20003bd2:	2300      	movs	r3, #0
20003bd4:	4682      	mov	sl, r0
20003bd6:	468b      	mov	fp, r1
20003bd8:	4552      	cmp	r2, sl
20003bda:	eb73 030b 	sbcs.w	r3, r3, fp
20003bde:	d3e7      	bcc.n	20003bb0 <_vfprintf_r+0xf24>
20003be0:	463b      	mov	r3, r7
20003be2:	4647      	mov	r7, r8
20003be4:	46a0      	mov	r8, r4
20003be6:	461c      	mov	r4, r3
20003be8:	f108 30ff 	add.w	r0, r8, #4294967295
20003bec:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20003bf0:	9013      	str	r0, [sp, #76]	; 0x4c
20003bf2:	f808 ac01 	strb.w	sl, [r8, #-1]
20003bf6:	9918      	ldr	r1, [sp, #96]	; 0x60
20003bf8:	1a09      	subs	r1, r1, r0
20003bfa:	9110      	str	r1, [sp, #64]	; 0x40
20003bfc:	f7ff ba0d 	b.w	2000301a <_vfprintf_r+0x38e>
20003c00:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003c04:	4648      	mov	r0, r9
20003c06:	4631      	mov	r1, r6
20003c08:	320c      	adds	r2, #12
20003c0a:	f7ff f831 	bl	20002c70 <__sprint_r>
20003c0e:	2800      	cmp	r0, #0
20003c10:	f47f a95c 	bne.w	20002ecc <_vfprintf_r+0x240>
20003c14:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003c18:	3404      	adds	r4, #4
20003c1a:	f7ff ba68 	b.w	200030ee <_vfprintf_r+0x462>
20003c1e:	991a      	ldr	r1, [sp, #104]	; 0x68
20003c20:	1e4f      	subs	r7, r1, #1
20003c22:	2f00      	cmp	r7, #0
20003c24:	f77f aef1 	ble.w	20003a0a <_vfprintf_r+0xd7e>
20003c28:	2f10      	cmp	r7, #16
20003c2a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20003cf0 <_vfprintf_r+0x1064>
20003c2e:	dd4e      	ble.n	20003cce <_vfprintf_r+0x1042>
20003c30:	4643      	mov	r3, r8
20003c32:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20003c36:	46a8      	mov	r8, r5
20003c38:	f04f 0a10 	mov.w	sl, #16
20003c3c:	f10b 0b0c 	add.w	fp, fp, #12
20003c40:	461d      	mov	r5, r3
20003c42:	e002      	b.n	20003c4a <_vfprintf_r+0xfbe>
20003c44:	3f10      	subs	r7, #16
20003c46:	2f10      	cmp	r7, #16
20003c48:	dd3e      	ble.n	20003cc8 <_vfprintf_r+0x103c>
20003c4a:	f8c4 a004 	str.w	sl, [r4, #4]
20003c4e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003c52:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003c56:	3301      	adds	r3, #1
20003c58:	6025      	str	r5, [r4, #0]
20003c5a:	3210      	adds	r2, #16
20003c5c:	2b07      	cmp	r3, #7
20003c5e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003c62:	f104 0408 	add.w	r4, r4, #8
20003c66:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003c6a:	ddeb      	ble.n	20003c44 <_vfprintf_r+0xfb8>
20003c6c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003c70:	4648      	mov	r0, r9
20003c72:	4631      	mov	r1, r6
20003c74:	465a      	mov	r2, fp
20003c76:	3404      	adds	r4, #4
20003c78:	f7fe fffa 	bl	20002c70 <__sprint_r>
20003c7c:	2800      	cmp	r0, #0
20003c7e:	d0e1      	beq.n	20003c44 <_vfprintf_r+0xfb8>
20003c80:	f7ff b924 	b.w	20002ecc <_vfprintf_r+0x240>
20003c84:	9816      	ldr	r0, [sp, #88]	; 0x58
20003c86:	2130      	movs	r1, #48	; 0x30
20003c88:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003c8c:	2201      	movs	r2, #1
20003c8e:	2302      	movs	r3, #2
20003c90:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20003c94:	f04c 0c02 	orr.w	ip, ip, #2
20003c98:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20003c9c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20003ca0:	f7ff b986 	b.w	20002fb0 <_vfprintf_r+0x324>
20003ca4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003ca6:	1d01      	adds	r1, r0, #4
20003ca8:	6803      	ldr	r3, [r0, #0]
20003caa:	910b      	str	r1, [sp, #44]	; 0x2c
20003cac:	469a      	mov	sl, r3
20003cae:	f04f 0b00 	mov.w	fp, #0
20003cb2:	f7ff b973 	b.w	20002f9c <_vfprintf_r+0x310>
20003cb6:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003cb8:	1d01      	adds	r1, r0, #4
20003cba:	6803      	ldr	r3, [r0, #0]
20003cbc:	910b      	str	r1, [sp, #44]	; 0x2c
20003cbe:	469a      	mov	sl, r3
20003cc0:	ea4f 7bea 	mov.w	fp, sl, asr #31
20003cc4:	f7ff bbad 	b.w	20003422 <_vfprintf_r+0x796>
20003cc8:	462b      	mov	r3, r5
20003cca:	4645      	mov	r5, r8
20003ccc:	4698      	mov	r8, r3
20003cce:	6067      	str	r7, [r4, #4]
20003cd0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003cd4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003cd8:	3301      	adds	r3, #1
20003cda:	f8c4 8000 	str.w	r8, [r4]
20003cde:	19d2      	adds	r2, r2, r7
20003ce0:	2b07      	cmp	r3, #7
20003ce2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003ce6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003cea:	f77f ae8d 	ble.w	20003a08 <_vfprintf_r+0xd7c>
20003cee:	e6ad      	b.n	20003a4c <_vfprintf_r+0xdc0>
20003cf0:	2000889c 	.word	0x2000889c
20003cf4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003cf8:	4648      	mov	r0, r9
20003cfa:	4631      	mov	r1, r6
20003cfc:	320c      	adds	r2, #12
20003cfe:	f7fe ffb7 	bl	20002c70 <__sprint_r>
20003d02:	2800      	cmp	r0, #0
20003d04:	f47f a8e2 	bne.w	20002ecc <_vfprintf_r+0x240>
20003d08:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003d0c:	3404      	adds	r4, #4
20003d0e:	e660      	b.n	200039d2 <_vfprintf_r+0xd46>
20003d10:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003d14:	4648      	mov	r0, r9
20003d16:	4631      	mov	r1, r6
20003d18:	320c      	adds	r2, #12
20003d1a:	f7fe ffa9 	bl	20002c70 <__sprint_r>
20003d1e:	2800      	cmp	r0, #0
20003d20:	f47f a8d4 	bne.w	20002ecc <_vfprintf_r+0x240>
20003d24:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003d28:	3404      	adds	r4, #4
20003d2a:	e640      	b.n	200039ae <_vfprintf_r+0xd22>
20003d2c:	2830      	cmp	r0, #48	; 0x30
20003d2e:	f000 82ec 	beq.w	2000430a <_vfprintf_r+0x167e>
20003d32:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003d34:	2330      	movs	r3, #48	; 0x30
20003d36:	f800 3d01 	strb.w	r3, [r0, #-1]!
20003d3a:	9918      	ldr	r1, [sp, #96]	; 0x60
20003d3c:	9013      	str	r0, [sp, #76]	; 0x4c
20003d3e:	1a09      	subs	r1, r1, r0
20003d40:	9110      	str	r1, [sp, #64]	; 0x40
20003d42:	f7ff b96a 	b.w	2000301a <_vfprintf_r+0x38e>
20003d46:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003d4a:	4648      	mov	r0, r9
20003d4c:	4631      	mov	r1, r6
20003d4e:	320c      	adds	r2, #12
20003d50:	f7fe ff8e 	bl	20002c70 <__sprint_r>
20003d54:	2800      	cmp	r0, #0
20003d56:	f47f a8b9 	bne.w	20002ecc <_vfprintf_r+0x240>
20003d5a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003d5e:	3404      	adds	r4, #4
20003d60:	f7ff b9f8 	b.w	20003154 <_vfprintf_r+0x4c8>
20003d64:	f1da 0a00 	rsbs	sl, sl, #0
20003d68:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20003d6c:	232d      	movs	r3, #45	; 0x2d
20003d6e:	ea5a 0c0b 	orrs.w	ip, sl, fp
20003d72:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20003d76:	bf0c      	ite	eq
20003d78:	2200      	moveq	r2, #0
20003d7a:	2201      	movne	r2, #1
20003d7c:	2301      	movs	r3, #1
20003d7e:	f7ff b91b 	b.w	20002fb8 <_vfprintf_r+0x32c>
20003d82:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003d84:	462b      	mov	r3, r5
20003d86:	782a      	ldrb	r2, [r5, #0]
20003d88:	910b      	str	r1, [sp, #44]	; 0x2c
20003d8a:	f7ff b82a 	b.w	20002de2 <_vfprintf_r+0x156>
20003d8e:	462a      	mov	r2, r5
20003d90:	4645      	mov	r5, r8
20003d92:	4690      	mov	r8, r2
20003d94:	605f      	str	r7, [r3, #4]
20003d96:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003d9a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003d9e:	3201      	adds	r2, #1
20003da0:	f8c3 8000 	str.w	r8, [r3]
20003da4:	19c9      	adds	r1, r1, r7
20003da6:	2a07      	cmp	r2, #7
20003da8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003dac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003db0:	f73f adce 	bgt.w	20003950 <_vfprintf_r+0xcc4>
20003db4:	3308      	adds	r3, #8
20003db6:	f7ff ba30 	b.w	2000321a <_vfprintf_r+0x58e>
20003dba:	980a      	ldr	r0, [sp, #40]	; 0x28
20003dbc:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20003dc0:	f000 81ed 	beq.w	2000419e <_vfprintf_r+0x1512>
20003dc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003dc6:	4613      	mov	r3, r2
20003dc8:	1d0a      	adds	r2, r1, #4
20003dca:	920b      	str	r2, [sp, #44]	; 0x2c
20003dcc:	f8b1 a000 	ldrh.w	sl, [r1]
20003dd0:	f1ba 0200 	subs.w	r2, sl, #0
20003dd4:	bf18      	it	ne
20003dd6:	2201      	movne	r2, #1
20003dd8:	46d2      	mov	sl, sl
20003dda:	f04f 0b00 	mov.w	fp, #0
20003dde:	f7ff b8e7 	b.w	20002fb0 <_vfprintf_r+0x324>
20003de2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003de4:	f013 0f40 	tst.w	r3, #64	; 0x40
20003de8:	f000 81cc 	beq.w	20004184 <_vfprintf_r+0x14f8>
20003dec:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003dee:	2301      	movs	r3, #1
20003df0:	1d01      	adds	r1, r0, #4
20003df2:	910b      	str	r1, [sp, #44]	; 0x2c
20003df4:	f8b0 a000 	ldrh.w	sl, [r0]
20003df8:	f1ba 0200 	subs.w	r2, sl, #0
20003dfc:	bf18      	it	ne
20003dfe:	2201      	movne	r2, #1
20003e00:	46d2      	mov	sl, sl
20003e02:	f04f 0b00 	mov.w	fp, #0
20003e06:	f7ff b8d3 	b.w	20002fb0 <_vfprintf_r+0x324>
20003e0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003e0c:	f013 0f10 	tst.w	r3, #16
20003e10:	f000 81a4 	beq.w	2000415c <_vfprintf_r+0x14d0>
20003e14:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003e16:	9911      	ldr	r1, [sp, #68]	; 0x44
20003e18:	f100 0a04 	add.w	sl, r0, #4
20003e1c:	6803      	ldr	r3, [r0, #0]
20003e1e:	6019      	str	r1, [r3, #0]
20003e20:	f7fe bf9c 	b.w	20002d5c <_vfprintf_r+0xd0>
20003e24:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003e26:	1dc3      	adds	r3, r0, #7
20003e28:	f023 0307 	bic.w	r3, r3, #7
20003e2c:	f103 0108 	add.w	r1, r3, #8
20003e30:	910b      	str	r1, [sp, #44]	; 0x2c
20003e32:	f8d3 8004 	ldr.w	r8, [r3, #4]
20003e36:	f8d3 a000 	ldr.w	sl, [r3]
20003e3a:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20003e3e:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20003e42:	f7ff bb11 	b.w	20003468 <_vfprintf_r+0x7dc>
20003e46:	462a      	mov	r2, r5
20003e48:	4645      	mov	r5, r8
20003e4a:	4690      	mov	r8, r2
20003e4c:	605c      	str	r4, [r3, #4]
20003e4e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003e52:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003e56:	3201      	adds	r2, #1
20003e58:	f8c3 8000 	str.w	r8, [r3]
20003e5c:	1909      	adds	r1, r1, r4
20003e5e:	2a07      	cmp	r2, #7
20003e60:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003e64:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003e68:	f300 82ea 	bgt.w	20004440 <_vfprintf_r+0x17b4>
20003e6c:	3308      	adds	r3, #8
20003e6e:	990a      	ldr	r1, [sp, #40]	; 0x28
20003e70:	f011 0f01 	tst.w	r1, #1
20003e74:	f43f a9d1 	beq.w	2000321a <_vfprintf_r+0x58e>
20003e78:	2201      	movs	r2, #1
20003e7a:	605a      	str	r2, [r3, #4]
20003e7c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003e80:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003e84:	3201      	adds	r2, #1
20003e86:	981d      	ldr	r0, [sp, #116]	; 0x74
20003e88:	3101      	adds	r1, #1
20003e8a:	2a07      	cmp	r2, #7
20003e8c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003e90:	6018      	str	r0, [r3, #0]
20003e92:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003e96:	f73f ad5b 	bgt.w	20003950 <_vfprintf_r+0xcc4>
20003e9a:	3308      	adds	r3, #8
20003e9c:	f7ff b9bd 	b.w	2000321a <_vfprintf_r+0x58e>
20003ea0:	232d      	movs	r3, #45	; 0x2d
20003ea2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20003ea6:	f7ff baf2 	b.w	2000348e <_vfprintf_r+0x802>
20003eaa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003eae:	4648      	mov	r0, r9
20003eb0:	4631      	mov	r1, r6
20003eb2:	320c      	adds	r2, #12
20003eb4:	f7fe fedc 	bl	20002c70 <__sprint_r>
20003eb8:	2800      	cmp	r0, #0
20003eba:	f47f a807 	bne.w	20002ecc <_vfprintf_r+0x240>
20003ebe:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003ec2:	3304      	adds	r3, #4
20003ec4:	e456      	b.n	20003774 <_vfprintf_r+0xae8>
20003ec6:	2301      	movs	r3, #1
20003ec8:	6063      	str	r3, [r4, #4]
20003eca:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003ece:	f648 03ec 	movw	r3, #35052	; 0x88ec
20003ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ed6:	6023      	str	r3, [r4, #0]
20003ed8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003edc:	3201      	adds	r2, #1
20003ede:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003ee2:	3301      	adds	r3, #1
20003ee4:	2a07      	cmp	r2, #7
20003ee6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003eea:	bfd8      	it	le
20003eec:	f104 0308 	addle.w	r3, r4, #8
20003ef0:	f300 8187 	bgt.w	20004202 <_vfprintf_r+0x1576>
20003ef4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20003ef8:	b93a      	cbnz	r2, 20003f0a <_vfprintf_r+0x127e>
20003efa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20003efc:	b92a      	cbnz	r2, 20003f0a <_vfprintf_r+0x127e>
20003efe:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003f02:	f01c 0f01 	tst.w	ip, #1
20003f06:	f43f a988 	beq.w	2000321a <_vfprintf_r+0x58e>
20003f0a:	2201      	movs	r2, #1
20003f0c:	605a      	str	r2, [r3, #4]
20003f0e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003f12:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003f16:	3201      	adds	r2, #1
20003f18:	981d      	ldr	r0, [sp, #116]	; 0x74
20003f1a:	3101      	adds	r1, #1
20003f1c:	2a07      	cmp	r2, #7
20003f1e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003f22:	6018      	str	r0, [r3, #0]
20003f24:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003f28:	f300 8179 	bgt.w	2000421e <_vfprintf_r+0x1592>
20003f2c:	3308      	adds	r3, #8
20003f2e:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20003f32:	427f      	negs	r7, r7
20003f34:	2f00      	cmp	r7, #0
20003f36:	f340 81b3 	ble.w	200042a0 <_vfprintf_r+0x1614>
20003f3a:	2f10      	cmp	r7, #16
20003f3c:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20004590 <_vfprintf_r+0x1904>
20003f40:	f340 81d2 	ble.w	200042e8 <_vfprintf_r+0x165c>
20003f44:	4642      	mov	r2, r8
20003f46:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003f4a:	46a8      	mov	r8, r5
20003f4c:	2410      	movs	r4, #16
20003f4e:	f10a 0a0c 	add.w	sl, sl, #12
20003f52:	4615      	mov	r5, r2
20003f54:	e003      	b.n	20003f5e <_vfprintf_r+0x12d2>
20003f56:	3f10      	subs	r7, #16
20003f58:	2f10      	cmp	r7, #16
20003f5a:	f340 81c2 	ble.w	200042e2 <_vfprintf_r+0x1656>
20003f5e:	605c      	str	r4, [r3, #4]
20003f60:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003f64:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003f68:	3201      	adds	r2, #1
20003f6a:	601d      	str	r5, [r3, #0]
20003f6c:	3110      	adds	r1, #16
20003f6e:	2a07      	cmp	r2, #7
20003f70:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003f74:	f103 0308 	add.w	r3, r3, #8
20003f78:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003f7c:	ddeb      	ble.n	20003f56 <_vfprintf_r+0x12ca>
20003f7e:	4648      	mov	r0, r9
20003f80:	4631      	mov	r1, r6
20003f82:	4652      	mov	r2, sl
20003f84:	f7fe fe74 	bl	20002c70 <__sprint_r>
20003f88:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003f8c:	3304      	adds	r3, #4
20003f8e:	2800      	cmp	r0, #0
20003f90:	d0e1      	beq.n	20003f56 <_vfprintf_r+0x12ca>
20003f92:	f7fe bf9b 	b.w	20002ecc <_vfprintf_r+0x240>
20003f96:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003f98:	1c6b      	adds	r3, r5, #1
20003f9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003f9c:	f042 0220 	orr.w	r2, r2, #32
20003fa0:	920a      	str	r2, [sp, #40]	; 0x28
20003fa2:	786a      	ldrb	r2, [r5, #1]
20003fa4:	910b      	str	r1, [sp, #44]	; 0x2c
20003fa6:	f7fe bf1c 	b.w	20002de2 <_vfprintf_r+0x156>
20003faa:	4650      	mov	r0, sl
20003fac:	4641      	mov	r1, r8
20003fae:	f003 fc0b 	bl	200077c8 <__isnand>
20003fb2:	2800      	cmp	r0, #0
20003fb4:	f040 80ff 	bne.w	200041b6 <_vfprintf_r+0x152a>
20003fb8:	f1b7 3fff 	cmp.w	r7, #4294967295
20003fbc:	f000 8251 	beq.w	20004462 <_vfprintf_r+0x17d6>
20003fc0:	9816      	ldr	r0, [sp, #88]	; 0x58
20003fc2:	2867      	cmp	r0, #103	; 0x67
20003fc4:	bf14      	ite	ne
20003fc6:	2300      	movne	r3, #0
20003fc8:	2301      	moveq	r3, #1
20003fca:	2847      	cmp	r0, #71	; 0x47
20003fcc:	bf08      	it	eq
20003fce:	f043 0301 	orreq.w	r3, r3, #1
20003fd2:	b113      	cbz	r3, 20003fda <_vfprintf_r+0x134e>
20003fd4:	2f00      	cmp	r7, #0
20003fd6:	bf08      	it	eq
20003fd8:	2701      	moveq	r7, #1
20003fda:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20003fde:	4643      	mov	r3, r8
20003fe0:	4652      	mov	r2, sl
20003fe2:	990a      	ldr	r1, [sp, #40]	; 0x28
20003fe4:	e9c0 2300 	strd	r2, r3, [r0]
20003fe8:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20003fec:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20003ff0:	910a      	str	r1, [sp, #40]	; 0x28
20003ff2:	2b00      	cmp	r3, #0
20003ff4:	f2c0 8264 	blt.w	200044c0 <_vfprintf_r+0x1834>
20003ff8:	2100      	movs	r1, #0
20003ffa:	9117      	str	r1, [sp, #92]	; 0x5c
20003ffc:	9816      	ldr	r0, [sp, #88]	; 0x58
20003ffe:	2866      	cmp	r0, #102	; 0x66
20004000:	bf14      	ite	ne
20004002:	2300      	movne	r3, #0
20004004:	2301      	moveq	r3, #1
20004006:	2846      	cmp	r0, #70	; 0x46
20004008:	bf08      	it	eq
2000400a:	f043 0301 	orreq.w	r3, r3, #1
2000400e:	9310      	str	r3, [sp, #64]	; 0x40
20004010:	2b00      	cmp	r3, #0
20004012:	f000 81d1 	beq.w	200043b8 <_vfprintf_r+0x172c>
20004016:	46bc      	mov	ip, r7
20004018:	2303      	movs	r3, #3
2000401a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
2000401e:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20004022:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20004026:	4648      	mov	r0, r9
20004028:	9300      	str	r3, [sp, #0]
2000402a:	9102      	str	r1, [sp, #8]
2000402c:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20004030:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004034:	310c      	adds	r1, #12
20004036:	f8cd c004 	str.w	ip, [sp, #4]
2000403a:	9103      	str	r1, [sp, #12]
2000403c:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20004040:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20004044:	9104      	str	r1, [sp, #16]
20004046:	f000 fbc7 	bl	200047d8 <_dtoa_r>
2000404a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000404c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20004050:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20004054:	bf18      	it	ne
20004056:	2301      	movne	r3, #1
20004058:	2a47      	cmp	r2, #71	; 0x47
2000405a:	bf0c      	ite	eq
2000405c:	2300      	moveq	r3, #0
2000405e:	f003 0301 	andne.w	r3, r3, #1
20004062:	9013      	str	r0, [sp, #76]	; 0x4c
20004064:	b933      	cbnz	r3, 20004074 <_vfprintf_r+0x13e8>
20004066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004068:	f013 0f01 	tst.w	r3, #1
2000406c:	bf08      	it	eq
2000406e:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20004072:	d016      	beq.n	200040a2 <_vfprintf_r+0x1416>
20004074:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004076:	9910      	ldr	r1, [sp, #64]	; 0x40
20004078:	eb00 0b0c 	add.w	fp, r0, ip
2000407c:	b131      	cbz	r1, 2000408c <_vfprintf_r+0x1400>
2000407e:	7803      	ldrb	r3, [r0, #0]
20004080:	2b30      	cmp	r3, #48	; 0x30
20004082:	f000 80da 	beq.w	2000423a <_vfprintf_r+0x15ae>
20004086:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000408a:	449b      	add	fp, r3
2000408c:	4650      	mov	r0, sl
2000408e:	2200      	movs	r2, #0
20004090:	2300      	movs	r3, #0
20004092:	4641      	mov	r1, r8
20004094:	f7fe fa16 	bl	200024c4 <__aeabi_dcmpeq>
20004098:	2800      	cmp	r0, #0
2000409a:	f000 81c2 	beq.w	20004422 <_vfprintf_r+0x1796>
2000409e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
200040a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
200040a4:	9813      	ldr	r0, [sp, #76]	; 0x4c
200040a6:	2a67      	cmp	r2, #103	; 0x67
200040a8:	bf14      	ite	ne
200040aa:	2300      	movne	r3, #0
200040ac:	2301      	moveq	r3, #1
200040ae:	2a47      	cmp	r2, #71	; 0x47
200040b0:	bf08      	it	eq
200040b2:	f043 0301 	orreq.w	r3, r3, #1
200040b6:	ebc0 000b 	rsb	r0, r0, fp
200040ba:	901a      	str	r0, [sp, #104]	; 0x68
200040bc:	2b00      	cmp	r3, #0
200040be:	f000 818a 	beq.w	200043d6 <_vfprintf_r+0x174a>
200040c2:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
200040c6:	f111 0f03 	cmn.w	r1, #3
200040ca:	9110      	str	r1, [sp, #64]	; 0x40
200040cc:	db02      	blt.n	200040d4 <_vfprintf_r+0x1448>
200040ce:	428f      	cmp	r7, r1
200040d0:	f280 818c 	bge.w	200043ec <_vfprintf_r+0x1760>
200040d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
200040d6:	3a02      	subs	r2, #2
200040d8:	9216      	str	r2, [sp, #88]	; 0x58
200040da:	9910      	ldr	r1, [sp, #64]	; 0x40
200040dc:	9a16      	ldr	r2, [sp, #88]	; 0x58
200040de:	1e4b      	subs	r3, r1, #1
200040e0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200040e4:	2b00      	cmp	r3, #0
200040e6:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
200040ea:	f2c0 8234 	blt.w	20004556 <_vfprintf_r+0x18ca>
200040ee:	222b      	movs	r2, #43	; 0x2b
200040f0:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200040f4:	2b09      	cmp	r3, #9
200040f6:	f300 81b6 	bgt.w	20004466 <_vfprintf_r+0x17da>
200040fa:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200040fe:	3330      	adds	r3, #48	; 0x30
20004100:	3204      	adds	r2, #4
20004102:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20004106:	2330      	movs	r3, #48	; 0x30
20004108:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
2000410c:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20004110:	981a      	ldr	r0, [sp, #104]	; 0x68
20004112:	991a      	ldr	r1, [sp, #104]	; 0x68
20004114:	1ad3      	subs	r3, r2, r3
20004116:	1818      	adds	r0, r3, r0
20004118:	931c      	str	r3, [sp, #112]	; 0x70
2000411a:	2901      	cmp	r1, #1
2000411c:	9010      	str	r0, [sp, #64]	; 0x40
2000411e:	f340 8210 	ble.w	20004542 <_vfprintf_r+0x18b6>
20004122:	9810      	ldr	r0, [sp, #64]	; 0x40
20004124:	3001      	adds	r0, #1
20004126:	9010      	str	r0, [sp, #64]	; 0x40
20004128:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
2000412c:	910c      	str	r1, [sp, #48]	; 0x30
2000412e:	9817      	ldr	r0, [sp, #92]	; 0x5c
20004130:	2800      	cmp	r0, #0
20004132:	f000 816e 	beq.w	20004412 <_vfprintf_r+0x1786>
20004136:	232d      	movs	r3, #45	; 0x2d
20004138:	2100      	movs	r1, #0
2000413a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000413e:	9117      	str	r1, [sp, #92]	; 0x5c
20004140:	f7fe bf74 	b.w	2000302c <_vfprintf_r+0x3a0>
20004144:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004146:	f04f 0c00 	mov.w	ip, #0
2000414a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000414e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20004152:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20004156:	920c      	str	r2, [sp, #48]	; 0x30
20004158:	f7fe bf67 	b.w	2000302a <_vfprintf_r+0x39e>
2000415c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000415e:	f012 0f40 	tst.w	r2, #64	; 0x40
20004162:	bf17      	itett	ne
20004164:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20004166:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20004168:	9911      	ldrne	r1, [sp, #68]	; 0x44
2000416a:	f100 0a04 	addne.w	sl, r0, #4
2000416e:	bf11      	iteee	ne
20004170:	6803      	ldrne	r3, [r0, #0]
20004172:	f102 0a04 	addeq.w	sl, r2, #4
20004176:	6813      	ldreq	r3, [r2, #0]
20004178:	9811      	ldreq	r0, [sp, #68]	; 0x44
2000417a:	bf14      	ite	ne
2000417c:	8019      	strhne	r1, [r3, #0]
2000417e:	6018      	streq	r0, [r3, #0]
20004180:	f7fe bdec 	b.w	20002d5c <_vfprintf_r+0xd0>
20004184:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004186:	1d13      	adds	r3, r2, #4
20004188:	930b      	str	r3, [sp, #44]	; 0x2c
2000418a:	6811      	ldr	r1, [r2, #0]
2000418c:	2301      	movs	r3, #1
2000418e:	1e0a      	subs	r2, r1, #0
20004190:	bf18      	it	ne
20004192:	2201      	movne	r2, #1
20004194:	468a      	mov	sl, r1
20004196:	f04f 0b00 	mov.w	fp, #0
2000419a:	f7fe bf09 	b.w	20002fb0 <_vfprintf_r+0x324>
2000419e:	980b      	ldr	r0, [sp, #44]	; 0x2c
200041a0:	1d02      	adds	r2, r0, #4
200041a2:	920b      	str	r2, [sp, #44]	; 0x2c
200041a4:	6801      	ldr	r1, [r0, #0]
200041a6:	1e0a      	subs	r2, r1, #0
200041a8:	bf18      	it	ne
200041aa:	2201      	movne	r2, #1
200041ac:	468a      	mov	sl, r1
200041ae:	f04f 0b00 	mov.w	fp, #0
200041b2:	f7fe befd 	b.w	20002fb0 <_vfprintf_r+0x324>
200041b6:	f648 02cc 	movw	r2, #35020	; 0x88cc
200041ba:	f648 03c8 	movw	r3, #35016	; 0x88c8
200041be:	9916      	ldr	r1, [sp, #88]	; 0x58
200041c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200041c4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200041c8:	2003      	movs	r0, #3
200041ca:	2947      	cmp	r1, #71	; 0x47
200041cc:	bfd8      	it	le
200041ce:	461a      	movle	r2, r3
200041d0:	9213      	str	r2, [sp, #76]	; 0x4c
200041d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200041d4:	900c      	str	r0, [sp, #48]	; 0x30
200041d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200041da:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
200041de:	920a      	str	r2, [sp, #40]	; 0x28
200041e0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200041e4:	9010      	str	r0, [sp, #64]	; 0x40
200041e6:	f7fe bf20 	b.w	2000302a <_vfprintf_r+0x39e>
200041ea:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200041ee:	4648      	mov	r0, r9
200041f0:	4631      	mov	r1, r6
200041f2:	320c      	adds	r2, #12
200041f4:	f7fe fd3c 	bl	20002c70 <__sprint_r>
200041f8:	2800      	cmp	r0, #0
200041fa:	f47e ae67 	bne.w	20002ecc <_vfprintf_r+0x240>
200041fe:	f7fe be62 	b.w	20002ec6 <_vfprintf_r+0x23a>
20004202:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004206:	4648      	mov	r0, r9
20004208:	4631      	mov	r1, r6
2000420a:	320c      	adds	r2, #12
2000420c:	f7fe fd30 	bl	20002c70 <__sprint_r>
20004210:	2800      	cmp	r0, #0
20004212:	f47e ae5b 	bne.w	20002ecc <_vfprintf_r+0x240>
20004216:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000421a:	3304      	adds	r3, #4
2000421c:	e66a      	b.n	20003ef4 <_vfprintf_r+0x1268>
2000421e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004222:	4648      	mov	r0, r9
20004224:	4631      	mov	r1, r6
20004226:	320c      	adds	r2, #12
20004228:	f7fe fd22 	bl	20002c70 <__sprint_r>
2000422c:	2800      	cmp	r0, #0
2000422e:	f47e ae4d 	bne.w	20002ecc <_vfprintf_r+0x240>
20004232:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004236:	3304      	adds	r3, #4
20004238:	e679      	b.n	20003f2e <_vfprintf_r+0x12a2>
2000423a:	4650      	mov	r0, sl
2000423c:	2200      	movs	r2, #0
2000423e:	2300      	movs	r3, #0
20004240:	4641      	mov	r1, r8
20004242:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20004246:	f7fe f93d 	bl	200024c4 <__aeabi_dcmpeq>
2000424a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
2000424e:	2800      	cmp	r0, #0
20004250:	f47f af19 	bne.w	20004086 <_vfprintf_r+0x13fa>
20004254:	f1cc 0301 	rsb	r3, ip, #1
20004258:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
2000425c:	e715      	b.n	2000408a <_vfprintf_r+0x13fe>
2000425e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004260:	4252      	negs	r2, r2
20004262:	920f      	str	r2, [sp, #60]	; 0x3c
20004264:	f7ff b887 	b.w	20003376 <_vfprintf_r+0x6ea>
20004268:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000426c:	4648      	mov	r0, r9
2000426e:	4631      	mov	r1, r6
20004270:	320c      	adds	r2, #12
20004272:	f7fe fcfd 	bl	20002c70 <__sprint_r>
20004276:	2800      	cmp	r0, #0
20004278:	f47e ae28 	bne.w	20002ecc <_vfprintf_r+0x240>
2000427c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004280:	3304      	adds	r3, #4
20004282:	f7ff ba93 	b.w	200037ac <_vfprintf_r+0xb20>
20004286:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000428a:	4648      	mov	r0, r9
2000428c:	4631      	mov	r1, r6
2000428e:	320c      	adds	r2, #12
20004290:	f7fe fcee 	bl	20002c70 <__sprint_r>
20004294:	2800      	cmp	r0, #0
20004296:	f47e ae19 	bne.w	20002ecc <_vfprintf_r+0x240>
2000429a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000429e:	3304      	adds	r3, #4
200042a0:	991a      	ldr	r1, [sp, #104]	; 0x68
200042a2:	9813      	ldr	r0, [sp, #76]	; 0x4c
200042a4:	6059      	str	r1, [r3, #4]
200042a6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200042aa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200042ae:	6018      	str	r0, [r3, #0]
200042b0:	3201      	adds	r2, #1
200042b2:	981a      	ldr	r0, [sp, #104]	; 0x68
200042b4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200042b8:	1809      	adds	r1, r1, r0
200042ba:	2a07      	cmp	r2, #7
200042bc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200042c0:	f73f ab46 	bgt.w	20003950 <_vfprintf_r+0xcc4>
200042c4:	3308      	adds	r3, #8
200042c6:	f7fe bfa8 	b.w	2000321a <_vfprintf_r+0x58e>
200042ca:	2100      	movs	r1, #0
200042cc:	9117      	str	r1, [sp, #92]	; 0x5c
200042ce:	f003 fbd3 	bl	20007a78 <strlen>
200042d2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200042d6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200042da:	9010      	str	r0, [sp, #64]	; 0x40
200042dc:	920c      	str	r2, [sp, #48]	; 0x30
200042de:	f7fe bea4 	b.w	2000302a <_vfprintf_r+0x39e>
200042e2:	462a      	mov	r2, r5
200042e4:	4645      	mov	r5, r8
200042e6:	4690      	mov	r8, r2
200042e8:	605f      	str	r7, [r3, #4]
200042ea:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200042ee:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200042f2:	3201      	adds	r2, #1
200042f4:	f8c3 8000 	str.w	r8, [r3]
200042f8:	19c9      	adds	r1, r1, r7
200042fa:	2a07      	cmp	r2, #7
200042fc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004300:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004304:	dcbf      	bgt.n	20004286 <_vfprintf_r+0x15fa>
20004306:	3308      	adds	r3, #8
20004308:	e7ca      	b.n	200042a0 <_vfprintf_r+0x1614>
2000430a:	9a18      	ldr	r2, [sp, #96]	; 0x60
2000430c:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000430e:	1a51      	subs	r1, r2, r1
20004310:	9110      	str	r1, [sp, #64]	; 0x40
20004312:	f7fe be82 	b.w	2000301a <_vfprintf_r+0x38e>
20004316:	4648      	mov	r0, r9
20004318:	4631      	mov	r1, r6
2000431a:	f000 f949 	bl	200045b0 <__swsetup_r>
2000431e:	2800      	cmp	r0, #0
20004320:	f47e add8 	bne.w	20002ed4 <_vfprintf_r+0x248>
20004324:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20004328:	fa1f f38c 	uxth.w	r3, ip
2000432c:	f7fe bcf6 	b.w	20002d1c <_vfprintf_r+0x90>
20004330:	2f06      	cmp	r7, #6
20004332:	bf28      	it	cs
20004334:	2706      	movcs	r7, #6
20004336:	f648 01e4 	movw	r1, #35044	; 0x88e4
2000433a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000433e:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20004342:	9710      	str	r7, [sp, #64]	; 0x40
20004344:	9113      	str	r1, [sp, #76]	; 0x4c
20004346:	920c      	str	r2, [sp, #48]	; 0x30
20004348:	f7fe bfe8 	b.w	2000331c <_vfprintf_r+0x690>
2000434c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004350:	4648      	mov	r0, r9
20004352:	4631      	mov	r1, r6
20004354:	320c      	adds	r2, #12
20004356:	f7fe fc8b 	bl	20002c70 <__sprint_r>
2000435a:	2800      	cmp	r0, #0
2000435c:	f47e adb6 	bne.w	20002ecc <_vfprintf_r+0x240>
20004360:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004364:	3304      	adds	r3, #4
20004366:	f7ff bbc8 	b.w	20003afa <_vfprintf_r+0xe6e>
2000436a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000436e:	4648      	mov	r0, r9
20004370:	4631      	mov	r1, r6
20004372:	320c      	adds	r2, #12
20004374:	f7fe fc7c 	bl	20002c70 <__sprint_r>
20004378:	2800      	cmp	r0, #0
2000437a:	f47e ada7 	bne.w	20002ecc <_vfprintf_r+0x240>
2000437e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004382:	3304      	adds	r3, #4
20004384:	f7ff bace 	b.w	20003924 <_vfprintf_r+0xc98>
20004388:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000438c:	4648      	mov	r0, r9
2000438e:	4631      	mov	r1, r6
20004390:	320c      	adds	r2, #12
20004392:	f7fe fc6d 	bl	20002c70 <__sprint_r>
20004396:	2800      	cmp	r0, #0
20004398:	f47e ad98 	bne.w	20002ecc <_vfprintf_r+0x240>
2000439c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200043a0:	3404      	adds	r4, #4
200043a2:	f7ff baa9 	b.w	200038f8 <_vfprintf_r+0xc6c>
200043a6:	9710      	str	r7, [sp, #64]	; 0x40
200043a8:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200043ac:	9017      	str	r0, [sp, #92]	; 0x5c
200043ae:	970c      	str	r7, [sp, #48]	; 0x30
200043b0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200043b4:	f7fe be39 	b.w	2000302a <_vfprintf_r+0x39e>
200043b8:	9916      	ldr	r1, [sp, #88]	; 0x58
200043ba:	2965      	cmp	r1, #101	; 0x65
200043bc:	bf14      	ite	ne
200043be:	2300      	movne	r3, #0
200043c0:	2301      	moveq	r3, #1
200043c2:	2945      	cmp	r1, #69	; 0x45
200043c4:	bf08      	it	eq
200043c6:	f043 0301 	orreq.w	r3, r3, #1
200043ca:	2b00      	cmp	r3, #0
200043cc:	d046      	beq.n	2000445c <_vfprintf_r+0x17d0>
200043ce:	f107 0c01 	add.w	ip, r7, #1
200043d2:	2302      	movs	r3, #2
200043d4:	e621      	b.n	2000401a <_vfprintf_r+0x138e>
200043d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
200043d8:	2b65      	cmp	r3, #101	; 0x65
200043da:	dd76      	ble.n	200044ca <_vfprintf_r+0x183e>
200043dc:	9a16      	ldr	r2, [sp, #88]	; 0x58
200043de:	2a66      	cmp	r2, #102	; 0x66
200043e0:	bf1c      	itt	ne
200043e2:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
200043e6:	9310      	strne	r3, [sp, #64]	; 0x40
200043e8:	f000 8083 	beq.w	200044f2 <_vfprintf_r+0x1866>
200043ec:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200043ee:	9810      	ldr	r0, [sp, #64]	; 0x40
200043f0:	4283      	cmp	r3, r0
200043f2:	dc6e      	bgt.n	200044d2 <_vfprintf_r+0x1846>
200043f4:	990a      	ldr	r1, [sp, #40]	; 0x28
200043f6:	f011 0f01 	tst.w	r1, #1
200043fa:	f040 808e 	bne.w	2000451a <_vfprintf_r+0x188e>
200043fe:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20004402:	2367      	movs	r3, #103	; 0x67
20004404:	920c      	str	r2, [sp, #48]	; 0x30
20004406:	9316      	str	r3, [sp, #88]	; 0x58
20004408:	e691      	b.n	2000412e <_vfprintf_r+0x14a2>
2000440a:	2700      	movs	r7, #0
2000440c:	461d      	mov	r5, r3
2000440e:	f7fe bce9 	b.w	20002de4 <_vfprintf_r+0x158>
20004412:	9910      	ldr	r1, [sp, #64]	; 0x40
20004414:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004418:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
2000441c:	910c      	str	r1, [sp, #48]	; 0x30
2000441e:	f7fe be04 	b.w	2000302a <_vfprintf_r+0x39e>
20004422:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20004426:	459b      	cmp	fp, r3
20004428:	bf98      	it	ls
2000442a:	469b      	movls	fp, r3
2000442c:	f67f ae39 	bls.w	200040a2 <_vfprintf_r+0x1416>
20004430:	2230      	movs	r2, #48	; 0x30
20004432:	f803 2b01 	strb.w	r2, [r3], #1
20004436:	459b      	cmp	fp, r3
20004438:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
2000443c:	d8f9      	bhi.n	20004432 <_vfprintf_r+0x17a6>
2000443e:	e630      	b.n	200040a2 <_vfprintf_r+0x1416>
20004440:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004444:	4648      	mov	r0, r9
20004446:	4631      	mov	r1, r6
20004448:	320c      	adds	r2, #12
2000444a:	f7fe fc11 	bl	20002c70 <__sprint_r>
2000444e:	2800      	cmp	r0, #0
20004450:	f47e ad3c 	bne.w	20002ecc <_vfprintf_r+0x240>
20004454:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004458:	3304      	adds	r3, #4
2000445a:	e508      	b.n	20003e6e <_vfprintf_r+0x11e2>
2000445c:	46bc      	mov	ip, r7
2000445e:	3302      	adds	r3, #2
20004460:	e5db      	b.n	2000401a <_vfprintf_r+0x138e>
20004462:	3707      	adds	r7, #7
20004464:	e5b9      	b.n	20003fda <_vfprintf_r+0x134e>
20004466:	f246 6c67 	movw	ip, #26215	; 0x6667
2000446a:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
2000446e:	3103      	adds	r1, #3
20004470:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20004474:	fb8c 2003 	smull	r2, r0, ip, r3
20004478:	17da      	asrs	r2, r3, #31
2000447a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
2000447e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20004482:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20004486:	4613      	mov	r3, r2
20004488:	3030      	adds	r0, #48	; 0x30
2000448a:	2a09      	cmp	r2, #9
2000448c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004490:	dcf0      	bgt.n	20004474 <_vfprintf_r+0x17e8>
20004492:	3330      	adds	r3, #48	; 0x30
20004494:	1e48      	subs	r0, r1, #1
20004496:	b2da      	uxtb	r2, r3
20004498:	f801 2c01 	strb.w	r2, [r1, #-1]
2000449c:	9b07      	ldr	r3, [sp, #28]
2000449e:	4283      	cmp	r3, r0
200044a0:	d96a      	bls.n	20004578 <_vfprintf_r+0x18ec>
200044a2:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200044a6:	3303      	adds	r3, #3
200044a8:	e001      	b.n	200044ae <_vfprintf_r+0x1822>
200044aa:	f811 2b01 	ldrb.w	r2, [r1], #1
200044ae:	f803 2c01 	strb.w	r2, [r3, #-1]
200044b2:	461a      	mov	r2, r3
200044b4:	f8dd c01c 	ldr.w	ip, [sp, #28]
200044b8:	3301      	adds	r3, #1
200044ba:	458c      	cmp	ip, r1
200044bc:	d8f5      	bhi.n	200044aa <_vfprintf_r+0x181e>
200044be:	e625      	b.n	2000410c <_vfprintf_r+0x1480>
200044c0:	222d      	movs	r2, #45	; 0x2d
200044c2:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
200044c6:	9217      	str	r2, [sp, #92]	; 0x5c
200044c8:	e598      	b.n	20003ffc <_vfprintf_r+0x1370>
200044ca:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200044ce:	9010      	str	r0, [sp, #64]	; 0x40
200044d0:	e603      	b.n	200040da <_vfprintf_r+0x144e>
200044d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
200044d4:	991a      	ldr	r1, [sp, #104]	; 0x68
200044d6:	2b00      	cmp	r3, #0
200044d8:	bfda      	itte	le
200044da:	9810      	ldrle	r0, [sp, #64]	; 0x40
200044dc:	f1c0 0302 	rsble	r3, r0, #2
200044e0:	2301      	movgt	r3, #1
200044e2:	185b      	adds	r3, r3, r1
200044e4:	2267      	movs	r2, #103	; 0x67
200044e6:	9310      	str	r3, [sp, #64]	; 0x40
200044e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
200044ec:	9216      	str	r2, [sp, #88]	; 0x58
200044ee:	930c      	str	r3, [sp, #48]	; 0x30
200044f0:	e61d      	b.n	2000412e <_vfprintf_r+0x14a2>
200044f2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200044f6:	2800      	cmp	r0, #0
200044f8:	9010      	str	r0, [sp, #64]	; 0x40
200044fa:	dd31      	ble.n	20004560 <_vfprintf_r+0x18d4>
200044fc:	b91f      	cbnz	r7, 20004506 <_vfprintf_r+0x187a>
200044fe:	990a      	ldr	r1, [sp, #40]	; 0x28
20004500:	f011 0f01 	tst.w	r1, #1
20004504:	d00e      	beq.n	20004524 <_vfprintf_r+0x1898>
20004506:	9810      	ldr	r0, [sp, #64]	; 0x40
20004508:	2166      	movs	r1, #102	; 0x66
2000450a:	9116      	str	r1, [sp, #88]	; 0x58
2000450c:	1c43      	adds	r3, r0, #1
2000450e:	19db      	adds	r3, r3, r7
20004510:	9310      	str	r3, [sp, #64]	; 0x40
20004512:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20004516:	920c      	str	r2, [sp, #48]	; 0x30
20004518:	e609      	b.n	2000412e <_vfprintf_r+0x14a2>
2000451a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000451c:	2167      	movs	r1, #103	; 0x67
2000451e:	9116      	str	r1, [sp, #88]	; 0x58
20004520:	3001      	adds	r0, #1
20004522:	9010      	str	r0, [sp, #64]	; 0x40
20004524:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20004528:	920c      	str	r2, [sp, #48]	; 0x30
2000452a:	e600      	b.n	2000412e <_vfprintf_r+0x14a2>
2000452c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000452e:	781a      	ldrb	r2, [r3, #0]
20004530:	680f      	ldr	r7, [r1, #0]
20004532:	3104      	adds	r1, #4
20004534:	910b      	str	r1, [sp, #44]	; 0x2c
20004536:	2f00      	cmp	r7, #0
20004538:	bfb8      	it	lt
2000453a:	f04f 37ff 	movlt.w	r7, #4294967295
2000453e:	f7fe bc50 	b.w	20002de2 <_vfprintf_r+0x156>
20004542:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004544:	f012 0f01 	tst.w	r2, #1
20004548:	bf04      	itt	eq
2000454a:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
2000454e:	930c      	streq	r3, [sp, #48]	; 0x30
20004550:	f43f aded 	beq.w	2000412e <_vfprintf_r+0x14a2>
20004554:	e5e5      	b.n	20004122 <_vfprintf_r+0x1496>
20004556:	222d      	movs	r2, #45	; 0x2d
20004558:	425b      	negs	r3, r3
2000455a:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000455e:	e5c9      	b.n	200040f4 <_vfprintf_r+0x1468>
20004560:	b977      	cbnz	r7, 20004580 <_vfprintf_r+0x18f4>
20004562:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004564:	f013 0f01 	tst.w	r3, #1
20004568:	d10a      	bne.n	20004580 <_vfprintf_r+0x18f4>
2000456a:	f04f 0c01 	mov.w	ip, #1
2000456e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004572:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004576:	e5da      	b.n	2000412e <_vfprintf_r+0x14a2>
20004578:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000457c:	3202      	adds	r2, #2
2000457e:	e5c5      	b.n	2000410c <_vfprintf_r+0x1480>
20004580:	3702      	adds	r7, #2
20004582:	2166      	movs	r1, #102	; 0x66
20004584:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20004588:	9710      	str	r7, [sp, #64]	; 0x40
2000458a:	9116      	str	r1, [sp, #88]	; 0x58
2000458c:	920c      	str	r2, [sp, #48]	; 0x30
2000458e:	e5ce      	b.n	2000412e <_vfprintf_r+0x14a2>
20004590:	2000889c 	.word	0x2000889c

20004594 <vfprintf>:
20004594:	b410      	push	{r4}
20004596:	f648 3414 	movw	r4, #35604	; 0x8b14
2000459a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000459e:	468c      	mov	ip, r1
200045a0:	4613      	mov	r3, r2
200045a2:	4601      	mov	r1, r0
200045a4:	4662      	mov	r2, ip
200045a6:	6820      	ldr	r0, [r4, #0]
200045a8:	bc10      	pop	{r4}
200045aa:	f7fe bb6f 	b.w	20002c8c <_vfprintf_r>
200045ae:	bf00      	nop

200045b0 <__swsetup_r>:
200045b0:	b570      	push	{r4, r5, r6, lr}
200045b2:	f648 3514 	movw	r5, #35604	; 0x8b14
200045b6:	f2c2 0500 	movt	r5, #8192	; 0x2000
200045ba:	4606      	mov	r6, r0
200045bc:	460c      	mov	r4, r1
200045be:	6828      	ldr	r0, [r5, #0]
200045c0:	b110      	cbz	r0, 200045c8 <__swsetup_r+0x18>
200045c2:	6983      	ldr	r3, [r0, #24]
200045c4:	2b00      	cmp	r3, #0
200045c6:	d036      	beq.n	20004636 <__swsetup_r+0x86>
200045c8:	f648 1300 	movw	r3, #35072	; 0x8900
200045cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200045d0:	429c      	cmp	r4, r3
200045d2:	d038      	beq.n	20004646 <__swsetup_r+0x96>
200045d4:	f648 1320 	movw	r3, #35104	; 0x8920
200045d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200045dc:	429c      	cmp	r4, r3
200045de:	d041      	beq.n	20004664 <__swsetup_r+0xb4>
200045e0:	f648 1340 	movw	r3, #35136	; 0x8940
200045e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200045e8:	429c      	cmp	r4, r3
200045ea:	bf04      	itt	eq
200045ec:	682b      	ldreq	r3, [r5, #0]
200045ee:	68dc      	ldreq	r4, [r3, #12]
200045f0:	89a2      	ldrh	r2, [r4, #12]
200045f2:	4611      	mov	r1, r2
200045f4:	b293      	uxth	r3, r2
200045f6:	f013 0f08 	tst.w	r3, #8
200045fa:	4618      	mov	r0, r3
200045fc:	bf18      	it	ne
200045fe:	6922      	ldrne	r2, [r4, #16]
20004600:	d033      	beq.n	2000466a <__swsetup_r+0xba>
20004602:	b31a      	cbz	r2, 2000464c <__swsetup_r+0x9c>
20004604:	f013 0101 	ands.w	r1, r3, #1
20004608:	d007      	beq.n	2000461a <__swsetup_r+0x6a>
2000460a:	6963      	ldr	r3, [r4, #20]
2000460c:	2100      	movs	r1, #0
2000460e:	60a1      	str	r1, [r4, #8]
20004610:	425b      	negs	r3, r3
20004612:	61a3      	str	r3, [r4, #24]
20004614:	b142      	cbz	r2, 20004628 <__swsetup_r+0x78>
20004616:	2000      	movs	r0, #0
20004618:	bd70      	pop	{r4, r5, r6, pc}
2000461a:	f013 0f02 	tst.w	r3, #2
2000461e:	bf08      	it	eq
20004620:	6961      	ldreq	r1, [r4, #20]
20004622:	60a1      	str	r1, [r4, #8]
20004624:	2a00      	cmp	r2, #0
20004626:	d1f6      	bne.n	20004616 <__swsetup_r+0x66>
20004628:	89a3      	ldrh	r3, [r4, #12]
2000462a:	f013 0f80 	tst.w	r3, #128	; 0x80
2000462e:	d0f2      	beq.n	20004616 <__swsetup_r+0x66>
20004630:	f04f 30ff 	mov.w	r0, #4294967295
20004634:	bd70      	pop	{r4, r5, r6, pc}
20004636:	f001 f98b 	bl	20005950 <__sinit>
2000463a:	f648 1300 	movw	r3, #35072	; 0x8900
2000463e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004642:	429c      	cmp	r4, r3
20004644:	d1c6      	bne.n	200045d4 <__swsetup_r+0x24>
20004646:	682b      	ldr	r3, [r5, #0]
20004648:	685c      	ldr	r4, [r3, #4]
2000464a:	e7d1      	b.n	200045f0 <__swsetup_r+0x40>
2000464c:	f403 7120 	and.w	r1, r3, #640	; 0x280
20004650:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20004654:	d0d6      	beq.n	20004604 <__swsetup_r+0x54>
20004656:	4630      	mov	r0, r6
20004658:	4621      	mov	r1, r4
2000465a:	f001 fd01 	bl	20006060 <__smakebuf_r>
2000465e:	89a3      	ldrh	r3, [r4, #12]
20004660:	6922      	ldr	r2, [r4, #16]
20004662:	e7cf      	b.n	20004604 <__swsetup_r+0x54>
20004664:	682b      	ldr	r3, [r5, #0]
20004666:	689c      	ldr	r4, [r3, #8]
20004668:	e7c2      	b.n	200045f0 <__swsetup_r+0x40>
2000466a:	f013 0f10 	tst.w	r3, #16
2000466e:	d0df      	beq.n	20004630 <__swsetup_r+0x80>
20004670:	f013 0f04 	tst.w	r3, #4
20004674:	bf08      	it	eq
20004676:	6922      	ldreq	r2, [r4, #16]
20004678:	d017      	beq.n	200046aa <__swsetup_r+0xfa>
2000467a:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000467c:	b151      	cbz	r1, 20004694 <__swsetup_r+0xe4>
2000467e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20004682:	4299      	cmp	r1, r3
20004684:	d003      	beq.n	2000468e <__swsetup_r+0xde>
20004686:	4630      	mov	r0, r6
20004688:	f001 f9e6 	bl	20005a58 <_free_r>
2000468c:	89a2      	ldrh	r2, [r4, #12]
2000468e:	b290      	uxth	r0, r2
20004690:	2300      	movs	r3, #0
20004692:	6363      	str	r3, [r4, #52]	; 0x34
20004694:	6922      	ldr	r2, [r4, #16]
20004696:	f64f 71db 	movw	r1, #65499	; 0xffdb
2000469a:	f2c0 0100 	movt	r1, #0
2000469e:	2300      	movs	r3, #0
200046a0:	ea00 0101 	and.w	r1, r0, r1
200046a4:	6063      	str	r3, [r4, #4]
200046a6:	81a1      	strh	r1, [r4, #12]
200046a8:	6022      	str	r2, [r4, #0]
200046aa:	f041 0308 	orr.w	r3, r1, #8
200046ae:	81a3      	strh	r3, [r4, #12]
200046b0:	b29b      	uxth	r3, r3
200046b2:	e7a6      	b.n	20004602 <__swsetup_r+0x52>
200046b4:	0000      	lsls	r0, r0, #0
	...

200046b8 <quorem>:
200046b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200046bc:	6903      	ldr	r3, [r0, #16]
200046be:	690e      	ldr	r6, [r1, #16]
200046c0:	4682      	mov	sl, r0
200046c2:	4689      	mov	r9, r1
200046c4:	429e      	cmp	r6, r3
200046c6:	f300 8083 	bgt.w	200047d0 <quorem+0x118>
200046ca:	1cf2      	adds	r2, r6, #3
200046cc:	f101 0514 	add.w	r5, r1, #20
200046d0:	f100 0414 	add.w	r4, r0, #20
200046d4:	3e01      	subs	r6, #1
200046d6:	0092      	lsls	r2, r2, #2
200046d8:	188b      	adds	r3, r1, r2
200046da:	1812      	adds	r2, r2, r0
200046dc:	f103 0804 	add.w	r8, r3, #4
200046e0:	6859      	ldr	r1, [r3, #4]
200046e2:	6850      	ldr	r0, [r2, #4]
200046e4:	3101      	adds	r1, #1
200046e6:	f003 faf7 	bl	20007cd8 <__aeabi_uidiv>
200046ea:	4607      	mov	r7, r0
200046ec:	2800      	cmp	r0, #0
200046ee:	d039      	beq.n	20004764 <quorem+0xac>
200046f0:	2300      	movs	r3, #0
200046f2:	469c      	mov	ip, r3
200046f4:	461a      	mov	r2, r3
200046f6:	58e9      	ldr	r1, [r5, r3]
200046f8:	58e0      	ldr	r0, [r4, r3]
200046fa:	fa1f fe81 	uxth.w	lr, r1
200046fe:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20004702:	b281      	uxth	r1, r0
20004704:	fb0e ce07 	mla	lr, lr, r7, ip
20004708:	1851      	adds	r1, r2, r1
2000470a:	fb0b fc07 	mul.w	ip, fp, r7
2000470e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20004712:	fa1f fe8e 	uxth.w	lr, lr
20004716:	ebce 0101 	rsb	r1, lr, r1
2000471a:	fa1f f28c 	uxth.w	r2, ip
2000471e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20004722:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20004726:	fa1f fe81 	uxth.w	lr, r1
2000472a:	eb02 4221 	add.w	r2, r2, r1, asr #16
2000472e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20004732:	50e1      	str	r1, [r4, r3]
20004734:	3304      	adds	r3, #4
20004736:	1412      	asrs	r2, r2, #16
20004738:	1959      	adds	r1, r3, r5
2000473a:	4588      	cmp	r8, r1
2000473c:	d2db      	bcs.n	200046f6 <quorem+0x3e>
2000473e:	1d32      	adds	r2, r6, #4
20004740:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20004744:	6859      	ldr	r1, [r3, #4]
20004746:	b969      	cbnz	r1, 20004764 <quorem+0xac>
20004748:	429c      	cmp	r4, r3
2000474a:	d209      	bcs.n	20004760 <quorem+0xa8>
2000474c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20004750:	b112      	cbz	r2, 20004758 <quorem+0xa0>
20004752:	e005      	b.n	20004760 <quorem+0xa8>
20004754:	681a      	ldr	r2, [r3, #0]
20004756:	b91a      	cbnz	r2, 20004760 <quorem+0xa8>
20004758:	3b04      	subs	r3, #4
2000475a:	3e01      	subs	r6, #1
2000475c:	429c      	cmp	r4, r3
2000475e:	d3f9      	bcc.n	20004754 <quorem+0x9c>
20004760:	f8ca 6010 	str.w	r6, [sl, #16]
20004764:	4649      	mov	r1, r9
20004766:	4650      	mov	r0, sl
20004768:	f002 f9e8 	bl	20006b3c <__mcmp>
2000476c:	2800      	cmp	r0, #0
2000476e:	db2c      	blt.n	200047ca <quorem+0x112>
20004770:	2300      	movs	r3, #0
20004772:	3701      	adds	r7, #1
20004774:	469c      	mov	ip, r3
20004776:	58ea      	ldr	r2, [r5, r3]
20004778:	58e0      	ldr	r0, [r4, r3]
2000477a:	b291      	uxth	r1, r2
2000477c:	0c12      	lsrs	r2, r2, #16
2000477e:	fa1f f980 	uxth.w	r9, r0
20004782:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20004786:	ebc1 0109 	rsb	r1, r1, r9
2000478a:	4461      	add	r1, ip
2000478c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20004790:	b289      	uxth	r1, r1
20004792:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20004796:	50e1      	str	r1, [r4, r3]
20004798:	3304      	adds	r3, #4
2000479a:	ea4f 4c22 	mov.w	ip, r2, asr #16
2000479e:	195a      	adds	r2, r3, r5
200047a0:	4590      	cmp	r8, r2
200047a2:	d2e8      	bcs.n	20004776 <quorem+0xbe>
200047a4:	1d32      	adds	r2, r6, #4
200047a6:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200047aa:	6859      	ldr	r1, [r3, #4]
200047ac:	b969      	cbnz	r1, 200047ca <quorem+0x112>
200047ae:	429c      	cmp	r4, r3
200047b0:	d209      	bcs.n	200047c6 <quorem+0x10e>
200047b2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200047b6:	b112      	cbz	r2, 200047be <quorem+0x106>
200047b8:	e005      	b.n	200047c6 <quorem+0x10e>
200047ba:	681a      	ldr	r2, [r3, #0]
200047bc:	b91a      	cbnz	r2, 200047c6 <quorem+0x10e>
200047be:	3b04      	subs	r3, #4
200047c0:	3e01      	subs	r6, #1
200047c2:	429c      	cmp	r4, r3
200047c4:	d3f9      	bcc.n	200047ba <quorem+0x102>
200047c6:	f8ca 6010 	str.w	r6, [sl, #16]
200047ca:	4638      	mov	r0, r7
200047cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200047d0:	2000      	movs	r0, #0
200047d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200047d6:	bf00      	nop

200047d8 <_dtoa_r>:
200047d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200047dc:	6a46      	ldr	r6, [r0, #36]	; 0x24
200047de:	b0a1      	sub	sp, #132	; 0x84
200047e0:	4604      	mov	r4, r0
200047e2:	4690      	mov	r8, r2
200047e4:	4699      	mov	r9, r3
200047e6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
200047e8:	2e00      	cmp	r6, #0
200047ea:	f000 8423 	beq.w	20005034 <_dtoa_r+0x85c>
200047ee:	6832      	ldr	r2, [r6, #0]
200047f0:	b182      	cbz	r2, 20004814 <_dtoa_r+0x3c>
200047f2:	6a61      	ldr	r1, [r4, #36]	; 0x24
200047f4:	f04f 0c01 	mov.w	ip, #1
200047f8:	6876      	ldr	r6, [r6, #4]
200047fa:	4620      	mov	r0, r4
200047fc:	680b      	ldr	r3, [r1, #0]
200047fe:	6056      	str	r6, [r2, #4]
20004800:	684a      	ldr	r2, [r1, #4]
20004802:	4619      	mov	r1, r3
20004804:	fa0c f202 	lsl.w	r2, ip, r2
20004808:	609a      	str	r2, [r3, #8]
2000480a:	f002 fad1 	bl	20006db0 <_Bfree>
2000480e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20004810:	2200      	movs	r2, #0
20004812:	601a      	str	r2, [r3, #0]
20004814:	f1b9 0600 	subs.w	r6, r9, #0
20004818:	db38      	blt.n	2000488c <_dtoa_r+0xb4>
2000481a:	2300      	movs	r3, #0
2000481c:	602b      	str	r3, [r5, #0]
2000481e:	f240 0300 	movw	r3, #0
20004822:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20004826:	461a      	mov	r2, r3
20004828:	ea06 0303 	and.w	r3, r6, r3
2000482c:	4293      	cmp	r3, r2
2000482e:	d017      	beq.n	20004860 <_dtoa_r+0x88>
20004830:	2200      	movs	r2, #0
20004832:	2300      	movs	r3, #0
20004834:	4640      	mov	r0, r8
20004836:	4649      	mov	r1, r9
20004838:	e9cd 8906 	strd	r8, r9, [sp, #24]
2000483c:	f7fd fe42 	bl	200024c4 <__aeabi_dcmpeq>
20004840:	2800      	cmp	r0, #0
20004842:	d029      	beq.n	20004898 <_dtoa_r+0xc0>
20004844:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004846:	2301      	movs	r3, #1
20004848:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000484a:	6003      	str	r3, [r0, #0]
2000484c:	2900      	cmp	r1, #0
2000484e:	f000 80d0 	beq.w	200049f2 <_dtoa_r+0x21a>
20004852:	4b79      	ldr	r3, [pc, #484]	; (20004a38 <_dtoa_r+0x260>)
20004854:	1e58      	subs	r0, r3, #1
20004856:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20004858:	6013      	str	r3, [r2, #0]
2000485a:	b021      	add	sp, #132	; 0x84
2000485c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004860:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004862:	f242 730f 	movw	r3, #9999	; 0x270f
20004866:	6003      	str	r3, [r0, #0]
20004868:	f1b8 0f00 	cmp.w	r8, #0
2000486c:	f000 8095 	beq.w	2000499a <_dtoa_r+0x1c2>
20004870:	f648 00fc 	movw	r0, #35068	; 0x88fc
20004874:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004878:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000487a:	2900      	cmp	r1, #0
2000487c:	d0ed      	beq.n	2000485a <_dtoa_r+0x82>
2000487e:	78c2      	ldrb	r2, [r0, #3]
20004880:	1cc3      	adds	r3, r0, #3
20004882:	2a00      	cmp	r2, #0
20004884:	d0e7      	beq.n	20004856 <_dtoa_r+0x7e>
20004886:	f100 0308 	add.w	r3, r0, #8
2000488a:	e7e4      	b.n	20004856 <_dtoa_r+0x7e>
2000488c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20004890:	2301      	movs	r3, #1
20004892:	46b1      	mov	r9, r6
20004894:	602b      	str	r3, [r5, #0]
20004896:	e7c2      	b.n	2000481e <_dtoa_r+0x46>
20004898:	4620      	mov	r0, r4
2000489a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000489e:	a91e      	add	r1, sp, #120	; 0x78
200048a0:	9100      	str	r1, [sp, #0]
200048a2:	a91f      	add	r1, sp, #124	; 0x7c
200048a4:	9101      	str	r1, [sp, #4]
200048a6:	f002 fad5 	bl	20006e54 <__d2b>
200048aa:	f3c6 550a 	ubfx	r5, r6, #20, #11
200048ae:	4683      	mov	fp, r0
200048b0:	2d00      	cmp	r5, #0
200048b2:	d07e      	beq.n	200049b2 <_dtoa_r+0x1da>
200048b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200048b8:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
200048bc:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
200048be:	3d07      	subs	r5, #7
200048c0:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
200048c4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200048c8:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
200048cc:	2300      	movs	r3, #0
200048ce:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
200048d2:	9319      	str	r3, [sp, #100]	; 0x64
200048d4:	f240 0300 	movw	r3, #0
200048d8:	2200      	movs	r2, #0
200048da:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
200048de:	f7fd f9d5 	bl	20001c8c <__aeabi_dsub>
200048e2:	a34f      	add	r3, pc, #316	; (adr r3, 20004a20 <_dtoa_r+0x248>)
200048e4:	e9d3 2300 	ldrd	r2, r3, [r3]
200048e8:	f7fd fb84 	bl	20001ff4 <__aeabi_dmul>
200048ec:	a34e      	add	r3, pc, #312	; (adr r3, 20004a28 <_dtoa_r+0x250>)
200048ee:	e9d3 2300 	ldrd	r2, r3, [r3]
200048f2:	f7fd f9cd 	bl	20001c90 <__adddf3>
200048f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200048fa:	4628      	mov	r0, r5
200048fc:	f7fd fb14 	bl	20001f28 <__aeabi_i2d>
20004900:	a34b      	add	r3, pc, #300	; (adr r3, 20004a30 <_dtoa_r+0x258>)
20004902:	e9d3 2300 	ldrd	r2, r3, [r3]
20004906:	f7fd fb75 	bl	20001ff4 <__aeabi_dmul>
2000490a:	4602      	mov	r2, r0
2000490c:	460b      	mov	r3, r1
2000490e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20004912:	f7fd f9bd 	bl	20001c90 <__adddf3>
20004916:	e9cd 0108 	strd	r0, r1, [sp, #32]
2000491a:	f003 fb1b 	bl	20007f54 <__aeabi_d2iz>
2000491e:	2200      	movs	r2, #0
20004920:	2300      	movs	r3, #0
20004922:	4606      	mov	r6, r0
20004924:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20004928:	f7fd fdd6 	bl	200024d8 <__aeabi_dcmplt>
2000492c:	b140      	cbz	r0, 20004940 <_dtoa_r+0x168>
2000492e:	4630      	mov	r0, r6
20004930:	f7fd fafa 	bl	20001f28 <__aeabi_i2d>
20004934:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20004938:	f7fd fdc4 	bl	200024c4 <__aeabi_dcmpeq>
2000493c:	b900      	cbnz	r0, 20004940 <_dtoa_r+0x168>
2000493e:	3e01      	subs	r6, #1
20004940:	2e16      	cmp	r6, #22
20004942:	d95b      	bls.n	200049fc <_dtoa_r+0x224>
20004944:	2301      	movs	r3, #1
20004946:	9318      	str	r3, [sp, #96]	; 0x60
20004948:	3f01      	subs	r7, #1
2000494a:	ebb7 0a05 	subs.w	sl, r7, r5
2000494e:	bf42      	ittt	mi
20004950:	f1ca 0a00 	rsbmi	sl, sl, #0
20004954:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20004958:	f04f 0a00 	movmi.w	sl, #0
2000495c:	d401      	bmi.n	20004962 <_dtoa_r+0x18a>
2000495e:	2200      	movs	r2, #0
20004960:	920f      	str	r2, [sp, #60]	; 0x3c
20004962:	2e00      	cmp	r6, #0
20004964:	f2c0 8371 	blt.w	2000504a <_dtoa_r+0x872>
20004968:	44b2      	add	sl, r6
2000496a:	2300      	movs	r3, #0
2000496c:	9617      	str	r6, [sp, #92]	; 0x5c
2000496e:	9315      	str	r3, [sp, #84]	; 0x54
20004970:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20004972:	2b09      	cmp	r3, #9
20004974:	d862      	bhi.n	20004a3c <_dtoa_r+0x264>
20004976:	2b05      	cmp	r3, #5
20004978:	f340 8677 	ble.w	2000566a <_dtoa_r+0xe92>
2000497c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000497e:	2700      	movs	r7, #0
20004980:	3804      	subs	r0, #4
20004982:	902a      	str	r0, [sp, #168]	; 0xa8
20004984:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004986:	1e8b      	subs	r3, r1, #2
20004988:	2b03      	cmp	r3, #3
2000498a:	f200 83dd 	bhi.w	20005148 <_dtoa_r+0x970>
2000498e:	e8df f013 	tbh	[pc, r3, lsl #1]
20004992:	03a5      	.short	0x03a5
20004994:	03d503d8 	.word	0x03d503d8
20004998:	03c4      	.short	0x03c4
2000499a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
2000499e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
200049a2:	2e00      	cmp	r6, #0
200049a4:	f47f af64 	bne.w	20004870 <_dtoa_r+0x98>
200049a8:	f648 00f0 	movw	r0, #35056	; 0x88f0
200049ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200049b0:	e762      	b.n	20004878 <_dtoa_r+0xa0>
200049b2:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
200049b4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
200049b6:	18fb      	adds	r3, r7, r3
200049b8:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200049bc:	1c9d      	adds	r5, r3, #2
200049be:	2d20      	cmp	r5, #32
200049c0:	bfdc      	itt	le
200049c2:	f1c5 0020 	rsble	r0, r5, #32
200049c6:	fa08 f000 	lslle.w	r0, r8, r0
200049ca:	dd08      	ble.n	200049de <_dtoa_r+0x206>
200049cc:	3b1e      	subs	r3, #30
200049ce:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
200049d2:	fa16 f202 	lsls.w	r2, r6, r2
200049d6:	fa28 f303 	lsr.w	r3, r8, r3
200049da:	ea42 0003 	orr.w	r0, r2, r3
200049de:	f7fd fa93 	bl	20001f08 <__aeabi_ui2d>
200049e2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
200049e6:	2201      	movs	r2, #1
200049e8:	3d03      	subs	r5, #3
200049ea:	9219      	str	r2, [sp, #100]	; 0x64
200049ec:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
200049f0:	e770      	b.n	200048d4 <_dtoa_r+0xfc>
200049f2:	f648 00ec 	movw	r0, #35052	; 0x88ec
200049f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200049fa:	e72e      	b.n	2000485a <_dtoa_r+0x82>
200049fc:	f648 13a8 	movw	r3, #35240	; 0x89a8
20004a00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a08:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20004a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
20004a10:	f7fd fd62 	bl	200024d8 <__aeabi_dcmplt>
20004a14:	2800      	cmp	r0, #0
20004a16:	f040 8320 	bne.w	2000505a <_dtoa_r+0x882>
20004a1a:	9018      	str	r0, [sp, #96]	; 0x60
20004a1c:	e794      	b.n	20004948 <_dtoa_r+0x170>
20004a1e:	bf00      	nop
20004a20:	636f4361 	.word	0x636f4361
20004a24:	3fd287a7 	.word	0x3fd287a7
20004a28:	8b60c8b3 	.word	0x8b60c8b3
20004a2c:	3fc68a28 	.word	0x3fc68a28
20004a30:	509f79fb 	.word	0x509f79fb
20004a34:	3fd34413 	.word	0x3fd34413
20004a38:	200088ed 	.word	0x200088ed
20004a3c:	2300      	movs	r3, #0
20004a3e:	f04f 30ff 	mov.w	r0, #4294967295
20004a42:	461f      	mov	r7, r3
20004a44:	2101      	movs	r1, #1
20004a46:	932a      	str	r3, [sp, #168]	; 0xa8
20004a48:	9011      	str	r0, [sp, #68]	; 0x44
20004a4a:	9116      	str	r1, [sp, #88]	; 0x58
20004a4c:	9008      	str	r0, [sp, #32]
20004a4e:	932b      	str	r3, [sp, #172]	; 0xac
20004a50:	6a65      	ldr	r5, [r4, #36]	; 0x24
20004a52:	2300      	movs	r3, #0
20004a54:	606b      	str	r3, [r5, #4]
20004a56:	4620      	mov	r0, r4
20004a58:	6869      	ldr	r1, [r5, #4]
20004a5a:	f002 f9c5 	bl	20006de8 <_Balloc>
20004a5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20004a60:	6028      	str	r0, [r5, #0]
20004a62:	681b      	ldr	r3, [r3, #0]
20004a64:	9310      	str	r3, [sp, #64]	; 0x40
20004a66:	2f00      	cmp	r7, #0
20004a68:	f000 815b 	beq.w	20004d22 <_dtoa_r+0x54a>
20004a6c:	2e00      	cmp	r6, #0
20004a6e:	f340 842a 	ble.w	200052c6 <_dtoa_r+0xaee>
20004a72:	f648 13a8 	movw	r3, #35240	; 0x89a8
20004a76:	f006 020f 	and.w	r2, r6, #15
20004a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a7e:	1135      	asrs	r5, r6, #4
20004a80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20004a84:	f015 0f10 	tst.w	r5, #16
20004a88:	e9d3 0100 	ldrd	r0, r1, [r3]
20004a8c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004a90:	f000 82e7 	beq.w	20005062 <_dtoa_r+0x88a>
20004a94:	f648 2380 	movw	r3, #35456	; 0x8a80
20004a98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004aa0:	f005 050f 	and.w	r5, r5, #15
20004aa4:	f04f 0803 	mov.w	r8, #3
20004aa8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20004aac:	f7fd fbcc 	bl	20002248 <__aeabi_ddiv>
20004ab0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20004ab4:	b1bd      	cbz	r5, 20004ae6 <_dtoa_r+0x30e>
20004ab6:	f648 2780 	movw	r7, #35456	; 0x8a80
20004aba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004abe:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004ac2:	f015 0f01 	tst.w	r5, #1
20004ac6:	4610      	mov	r0, r2
20004ac8:	4619      	mov	r1, r3
20004aca:	d007      	beq.n	20004adc <_dtoa_r+0x304>
20004acc:	e9d7 2300 	ldrd	r2, r3, [r7]
20004ad0:	f108 0801 	add.w	r8, r8, #1
20004ad4:	f7fd fa8e 	bl	20001ff4 <__aeabi_dmul>
20004ad8:	4602      	mov	r2, r0
20004ada:	460b      	mov	r3, r1
20004adc:	3708      	adds	r7, #8
20004ade:	106d      	asrs	r5, r5, #1
20004ae0:	d1ef      	bne.n	20004ac2 <_dtoa_r+0x2ea>
20004ae2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20004ae6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004aea:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20004aee:	f7fd fbab 	bl	20002248 <__aeabi_ddiv>
20004af2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004af6:	9918      	ldr	r1, [sp, #96]	; 0x60
20004af8:	2900      	cmp	r1, #0
20004afa:	f000 80de 	beq.w	20004cba <_dtoa_r+0x4e2>
20004afe:	f240 0300 	movw	r3, #0
20004b02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b06:	2200      	movs	r2, #0
20004b08:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20004b0c:	f04f 0500 	mov.w	r5, #0
20004b10:	f7fd fce2 	bl	200024d8 <__aeabi_dcmplt>
20004b14:	b108      	cbz	r0, 20004b1a <_dtoa_r+0x342>
20004b16:	f04f 0501 	mov.w	r5, #1
20004b1a:	9a08      	ldr	r2, [sp, #32]
20004b1c:	2a00      	cmp	r2, #0
20004b1e:	bfd4      	ite	le
20004b20:	2500      	movle	r5, #0
20004b22:	f005 0501 	andgt.w	r5, r5, #1
20004b26:	2d00      	cmp	r5, #0
20004b28:	f000 80c7 	beq.w	20004cba <_dtoa_r+0x4e2>
20004b2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
20004b2e:	2b00      	cmp	r3, #0
20004b30:	f340 80f5 	ble.w	20004d1e <_dtoa_r+0x546>
20004b34:	f240 0300 	movw	r3, #0
20004b38:	2200      	movs	r2, #0
20004b3a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004b3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b42:	f7fd fa57 	bl	20001ff4 <__aeabi_dmul>
20004b46:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004b4a:	f108 0001 	add.w	r0, r8, #1
20004b4e:	1e71      	subs	r1, r6, #1
20004b50:	9112      	str	r1, [sp, #72]	; 0x48
20004b52:	f7fd f9e9 	bl	20001f28 <__aeabi_i2d>
20004b56:	4602      	mov	r2, r0
20004b58:	460b      	mov	r3, r1
20004b5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b5e:	f7fd fa49 	bl	20001ff4 <__aeabi_dmul>
20004b62:	f240 0300 	movw	r3, #0
20004b66:	2200      	movs	r2, #0
20004b68:	f2c4 031c 	movt	r3, #16412	; 0x401c
20004b6c:	f7fd f890 	bl	20001c90 <__adddf3>
20004b70:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20004b74:	4680      	mov	r8, r0
20004b76:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20004b7a:	9b16      	ldr	r3, [sp, #88]	; 0x58
20004b7c:	2b00      	cmp	r3, #0
20004b7e:	f000 83ad 	beq.w	200052dc <_dtoa_r+0xb04>
20004b82:	f648 13a8 	movw	r3, #35240	; 0x89a8
20004b86:	f240 0100 	movw	r1, #0
20004b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004b8e:	2000      	movs	r0, #0
20004b90:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20004b94:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20004b98:	f8cd c00c 	str.w	ip, [sp, #12]
20004b9c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20004ba0:	f7fd fb52 	bl	20002248 <__aeabi_ddiv>
20004ba4:	4642      	mov	r2, r8
20004ba6:	464b      	mov	r3, r9
20004ba8:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004baa:	f7fd f86f 	bl	20001c8c <__aeabi_dsub>
20004bae:	4680      	mov	r8, r0
20004bb0:	4689      	mov	r9, r1
20004bb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004bb6:	f003 f9cd 	bl	20007f54 <__aeabi_d2iz>
20004bba:	4607      	mov	r7, r0
20004bbc:	f7fd f9b4 	bl	20001f28 <__aeabi_i2d>
20004bc0:	4602      	mov	r2, r0
20004bc2:	460b      	mov	r3, r1
20004bc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004bc8:	f7fd f860 	bl	20001c8c <__aeabi_dsub>
20004bcc:	f107 0330 	add.w	r3, r7, #48	; 0x30
20004bd0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004bd4:	4640      	mov	r0, r8
20004bd6:	f805 3b01 	strb.w	r3, [r5], #1
20004bda:	4649      	mov	r1, r9
20004bdc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004be0:	f7fd fc98 	bl	20002514 <__aeabi_dcmpgt>
20004be4:	2800      	cmp	r0, #0
20004be6:	f040 8213 	bne.w	20005010 <_dtoa_r+0x838>
20004bea:	f240 0100 	movw	r1, #0
20004bee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004bf2:	2000      	movs	r0, #0
20004bf4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20004bf8:	f7fd f848 	bl	20001c8c <__aeabi_dsub>
20004bfc:	4602      	mov	r2, r0
20004bfe:	460b      	mov	r3, r1
20004c00:	4640      	mov	r0, r8
20004c02:	4649      	mov	r1, r9
20004c04:	f7fd fc86 	bl	20002514 <__aeabi_dcmpgt>
20004c08:	f8dd c00c 	ldr.w	ip, [sp, #12]
20004c0c:	2800      	cmp	r0, #0
20004c0e:	f040 83e7 	bne.w	200053e0 <_dtoa_r+0xc08>
20004c12:	f1bc 0f01 	cmp.w	ip, #1
20004c16:	f340 8082 	ble.w	20004d1e <_dtoa_r+0x546>
20004c1a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20004c1e:	2701      	movs	r7, #1
20004c20:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20004c24:	961d      	str	r6, [sp, #116]	; 0x74
20004c26:	4666      	mov	r6, ip
20004c28:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20004c2c:	940c      	str	r4, [sp, #48]	; 0x30
20004c2e:	e010      	b.n	20004c52 <_dtoa_r+0x47a>
20004c30:	f240 0100 	movw	r1, #0
20004c34:	2000      	movs	r0, #0
20004c36:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20004c3a:	f7fd f827 	bl	20001c8c <__aeabi_dsub>
20004c3e:	4642      	mov	r2, r8
20004c40:	464b      	mov	r3, r9
20004c42:	f7fd fc49 	bl	200024d8 <__aeabi_dcmplt>
20004c46:	2800      	cmp	r0, #0
20004c48:	f040 83c7 	bne.w	200053da <_dtoa_r+0xc02>
20004c4c:	42b7      	cmp	r7, r6
20004c4e:	f280 848b 	bge.w	20005568 <_dtoa_r+0xd90>
20004c52:	f240 0300 	movw	r3, #0
20004c56:	4640      	mov	r0, r8
20004c58:	4649      	mov	r1, r9
20004c5a:	2200      	movs	r2, #0
20004c5c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004c60:	3501      	adds	r5, #1
20004c62:	f7fd f9c7 	bl	20001ff4 <__aeabi_dmul>
20004c66:	f240 0300 	movw	r3, #0
20004c6a:	2200      	movs	r2, #0
20004c6c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004c70:	4680      	mov	r8, r0
20004c72:	4689      	mov	r9, r1
20004c74:	4650      	mov	r0, sl
20004c76:	4659      	mov	r1, fp
20004c78:	f7fd f9bc 	bl	20001ff4 <__aeabi_dmul>
20004c7c:	468b      	mov	fp, r1
20004c7e:	4682      	mov	sl, r0
20004c80:	f003 f968 	bl	20007f54 <__aeabi_d2iz>
20004c84:	4604      	mov	r4, r0
20004c86:	f7fd f94f 	bl	20001f28 <__aeabi_i2d>
20004c8a:	3430      	adds	r4, #48	; 0x30
20004c8c:	4602      	mov	r2, r0
20004c8e:	460b      	mov	r3, r1
20004c90:	4650      	mov	r0, sl
20004c92:	4659      	mov	r1, fp
20004c94:	f7fc fffa 	bl	20001c8c <__aeabi_dsub>
20004c98:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004c9a:	464b      	mov	r3, r9
20004c9c:	55d4      	strb	r4, [r2, r7]
20004c9e:	4642      	mov	r2, r8
20004ca0:	3701      	adds	r7, #1
20004ca2:	4682      	mov	sl, r0
20004ca4:	468b      	mov	fp, r1
20004ca6:	f7fd fc17 	bl	200024d8 <__aeabi_dcmplt>
20004caa:	4652      	mov	r2, sl
20004cac:	465b      	mov	r3, fp
20004cae:	2800      	cmp	r0, #0
20004cb0:	d0be      	beq.n	20004c30 <_dtoa_r+0x458>
20004cb2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20004cb6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20004cb8:	e1aa      	b.n	20005010 <_dtoa_r+0x838>
20004cba:	4640      	mov	r0, r8
20004cbc:	f7fd f934 	bl	20001f28 <__aeabi_i2d>
20004cc0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004cc4:	f7fd f996 	bl	20001ff4 <__aeabi_dmul>
20004cc8:	f240 0300 	movw	r3, #0
20004ccc:	2200      	movs	r2, #0
20004cce:	f2c4 031c 	movt	r3, #16412	; 0x401c
20004cd2:	f7fc ffdd 	bl	20001c90 <__adddf3>
20004cd6:	9a08      	ldr	r2, [sp, #32]
20004cd8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20004cdc:	4680      	mov	r8, r0
20004cde:	46a9      	mov	r9, r5
20004ce0:	2a00      	cmp	r2, #0
20004ce2:	f040 82ec 	bne.w	200052be <_dtoa_r+0xae6>
20004ce6:	f240 0300 	movw	r3, #0
20004cea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004cee:	2200      	movs	r2, #0
20004cf0:	f2c4 0314 	movt	r3, #16404	; 0x4014
20004cf4:	f7fc ffca 	bl	20001c8c <__aeabi_dsub>
20004cf8:	4642      	mov	r2, r8
20004cfa:	462b      	mov	r3, r5
20004cfc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004d00:	f7fd fc08 	bl	20002514 <__aeabi_dcmpgt>
20004d04:	2800      	cmp	r0, #0
20004d06:	f040 824a 	bne.w	2000519e <_dtoa_r+0x9c6>
20004d0a:	4642      	mov	r2, r8
20004d0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004d10:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20004d14:	f7fd fbe0 	bl	200024d8 <__aeabi_dcmplt>
20004d18:	2800      	cmp	r0, #0
20004d1a:	f040 81d5 	bne.w	200050c8 <_dtoa_r+0x8f0>
20004d1e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20004d22:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20004d24:	ea6f 0703 	mvn.w	r7, r3
20004d28:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20004d2c:	2e0e      	cmp	r6, #14
20004d2e:	bfcc      	ite	gt
20004d30:	2700      	movgt	r7, #0
20004d32:	f007 0701 	andle.w	r7, r7, #1
20004d36:	2f00      	cmp	r7, #0
20004d38:	f000 80b7 	beq.w	20004eaa <_dtoa_r+0x6d2>
20004d3c:	982b      	ldr	r0, [sp, #172]	; 0xac
20004d3e:	f648 13a8 	movw	r3, #35240	; 0x89a8
20004d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004d46:	9908      	ldr	r1, [sp, #32]
20004d48:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20004d4c:	0fc2      	lsrs	r2, r0, #31
20004d4e:	2900      	cmp	r1, #0
20004d50:	bfcc      	ite	gt
20004d52:	2200      	movgt	r2, #0
20004d54:	f002 0201 	andle.w	r2, r2, #1
20004d58:	e9d3 0100 	ldrd	r0, r1, [r3]
20004d5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
20004d60:	2a00      	cmp	r2, #0
20004d62:	f040 81a0 	bne.w	200050a6 <_dtoa_r+0x8ce>
20004d66:	4602      	mov	r2, r0
20004d68:	460b      	mov	r3, r1
20004d6a:	4640      	mov	r0, r8
20004d6c:	4649      	mov	r1, r9
20004d6e:	f7fd fa6b 	bl	20002248 <__aeabi_ddiv>
20004d72:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004d74:	f003 f8ee 	bl	20007f54 <__aeabi_d2iz>
20004d78:	4682      	mov	sl, r0
20004d7a:	f7fd f8d5 	bl	20001f28 <__aeabi_i2d>
20004d7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004d82:	f7fd f937 	bl	20001ff4 <__aeabi_dmul>
20004d86:	4602      	mov	r2, r0
20004d88:	460b      	mov	r3, r1
20004d8a:	4640      	mov	r0, r8
20004d8c:	4649      	mov	r1, r9
20004d8e:	f7fc ff7d 	bl	20001c8c <__aeabi_dsub>
20004d92:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20004d96:	f805 3b01 	strb.w	r3, [r5], #1
20004d9a:	9a08      	ldr	r2, [sp, #32]
20004d9c:	2a01      	cmp	r2, #1
20004d9e:	4680      	mov	r8, r0
20004da0:	4689      	mov	r9, r1
20004da2:	d052      	beq.n	20004e4a <_dtoa_r+0x672>
20004da4:	f240 0300 	movw	r3, #0
20004da8:	2200      	movs	r2, #0
20004daa:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004dae:	f7fd f921 	bl	20001ff4 <__aeabi_dmul>
20004db2:	2200      	movs	r2, #0
20004db4:	2300      	movs	r3, #0
20004db6:	e9cd 0106 	strd	r0, r1, [sp, #24]
20004dba:	f7fd fb83 	bl	200024c4 <__aeabi_dcmpeq>
20004dbe:	2800      	cmp	r0, #0
20004dc0:	f040 81eb 	bne.w	2000519a <_dtoa_r+0x9c2>
20004dc4:	9810      	ldr	r0, [sp, #64]	; 0x40
20004dc6:	f04f 0801 	mov.w	r8, #1
20004dca:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20004dce:	46a3      	mov	fp, r4
20004dd0:	1c87      	adds	r7, r0, #2
20004dd2:	960f      	str	r6, [sp, #60]	; 0x3c
20004dd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
20004dd8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20004ddc:	e00a      	b.n	20004df4 <_dtoa_r+0x61c>
20004dde:	f7fd f909 	bl	20001ff4 <__aeabi_dmul>
20004de2:	2200      	movs	r2, #0
20004de4:	2300      	movs	r3, #0
20004de6:	4604      	mov	r4, r0
20004de8:	460d      	mov	r5, r1
20004dea:	f7fd fb6b 	bl	200024c4 <__aeabi_dcmpeq>
20004dee:	2800      	cmp	r0, #0
20004df0:	f040 81ce 	bne.w	20005190 <_dtoa_r+0x9b8>
20004df4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004df8:	4620      	mov	r0, r4
20004dfa:	4629      	mov	r1, r5
20004dfc:	f108 0801 	add.w	r8, r8, #1
20004e00:	f7fd fa22 	bl	20002248 <__aeabi_ddiv>
20004e04:	463e      	mov	r6, r7
20004e06:	f003 f8a5 	bl	20007f54 <__aeabi_d2iz>
20004e0a:	4682      	mov	sl, r0
20004e0c:	f7fd f88c 	bl	20001f28 <__aeabi_i2d>
20004e10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004e14:	f7fd f8ee 	bl	20001ff4 <__aeabi_dmul>
20004e18:	4602      	mov	r2, r0
20004e1a:	460b      	mov	r3, r1
20004e1c:	4620      	mov	r0, r4
20004e1e:	4629      	mov	r1, r5
20004e20:	f7fc ff34 	bl	20001c8c <__aeabi_dsub>
20004e24:	2200      	movs	r2, #0
20004e26:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20004e2a:	f807 cc01 	strb.w	ip, [r7, #-1]
20004e2e:	3701      	adds	r7, #1
20004e30:	45c1      	cmp	r9, r8
20004e32:	f240 0300 	movw	r3, #0
20004e36:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004e3a:	d1d0      	bne.n	20004dde <_dtoa_r+0x606>
20004e3c:	4635      	mov	r5, r6
20004e3e:	465c      	mov	r4, fp
20004e40:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20004e42:	4680      	mov	r8, r0
20004e44:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20004e48:	4689      	mov	r9, r1
20004e4a:	4642      	mov	r2, r8
20004e4c:	464b      	mov	r3, r9
20004e4e:	4640      	mov	r0, r8
20004e50:	4649      	mov	r1, r9
20004e52:	f7fc ff1d 	bl	20001c90 <__adddf3>
20004e56:	4680      	mov	r8, r0
20004e58:	4689      	mov	r9, r1
20004e5a:	4642      	mov	r2, r8
20004e5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004e60:	464b      	mov	r3, r9
20004e62:	f7fd fb39 	bl	200024d8 <__aeabi_dcmplt>
20004e66:	b960      	cbnz	r0, 20004e82 <_dtoa_r+0x6aa>
20004e68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004e6c:	4642      	mov	r2, r8
20004e6e:	464b      	mov	r3, r9
20004e70:	f7fd fb28 	bl	200024c4 <__aeabi_dcmpeq>
20004e74:	2800      	cmp	r0, #0
20004e76:	f000 8190 	beq.w	2000519a <_dtoa_r+0x9c2>
20004e7a:	f01a 0f01 	tst.w	sl, #1
20004e7e:	f000 818c 	beq.w	2000519a <_dtoa_r+0x9c2>
20004e82:	9910      	ldr	r1, [sp, #64]	; 0x40
20004e84:	e000      	b.n	20004e88 <_dtoa_r+0x6b0>
20004e86:	461d      	mov	r5, r3
20004e88:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004e8c:	1e6b      	subs	r3, r5, #1
20004e8e:	2a39      	cmp	r2, #57	; 0x39
20004e90:	f040 8367 	bne.w	20005562 <_dtoa_r+0xd8a>
20004e94:	428b      	cmp	r3, r1
20004e96:	d1f6      	bne.n	20004e86 <_dtoa_r+0x6ae>
20004e98:	9910      	ldr	r1, [sp, #64]	; 0x40
20004e9a:	2330      	movs	r3, #48	; 0x30
20004e9c:	3601      	adds	r6, #1
20004e9e:	2231      	movs	r2, #49	; 0x31
20004ea0:	700b      	strb	r3, [r1, #0]
20004ea2:	9b10      	ldr	r3, [sp, #64]	; 0x40
20004ea4:	701a      	strb	r2, [r3, #0]
20004ea6:	9612      	str	r6, [sp, #72]	; 0x48
20004ea8:	e0b2      	b.n	20005010 <_dtoa_r+0x838>
20004eaa:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004eac:	2a00      	cmp	r2, #0
20004eae:	f040 80df 	bne.w	20005070 <_dtoa_r+0x898>
20004eb2:	9f15      	ldr	r7, [sp, #84]	; 0x54
20004eb4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004eb6:	920c      	str	r2, [sp, #48]	; 0x30
20004eb8:	2d00      	cmp	r5, #0
20004eba:	bfd4      	ite	le
20004ebc:	2300      	movle	r3, #0
20004ebe:	2301      	movgt	r3, #1
20004ec0:	f1ba 0f00 	cmp.w	sl, #0
20004ec4:	bfd4      	ite	le
20004ec6:	2300      	movle	r3, #0
20004ec8:	f003 0301 	andgt.w	r3, r3, #1
20004ecc:	b14b      	cbz	r3, 20004ee2 <_dtoa_r+0x70a>
20004ece:	45aa      	cmp	sl, r5
20004ed0:	bfb4      	ite	lt
20004ed2:	4653      	movlt	r3, sl
20004ed4:	462b      	movge	r3, r5
20004ed6:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004ed8:	ebc3 0a0a 	rsb	sl, r3, sl
20004edc:	1aed      	subs	r5, r5, r3
20004ede:	1ac0      	subs	r0, r0, r3
20004ee0:	900f      	str	r0, [sp, #60]	; 0x3c
20004ee2:	9915      	ldr	r1, [sp, #84]	; 0x54
20004ee4:	2900      	cmp	r1, #0
20004ee6:	dd1c      	ble.n	20004f22 <_dtoa_r+0x74a>
20004ee8:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004eea:	2a00      	cmp	r2, #0
20004eec:	f000 82e9 	beq.w	200054c2 <_dtoa_r+0xcea>
20004ef0:	2f00      	cmp	r7, #0
20004ef2:	dd12      	ble.n	20004f1a <_dtoa_r+0x742>
20004ef4:	990c      	ldr	r1, [sp, #48]	; 0x30
20004ef6:	463a      	mov	r2, r7
20004ef8:	4620      	mov	r0, r4
20004efa:	f002 f9d5 	bl	200072a8 <__pow5mult>
20004efe:	465a      	mov	r2, fp
20004f00:	900c      	str	r0, [sp, #48]	; 0x30
20004f02:	4620      	mov	r0, r4
20004f04:	990c      	ldr	r1, [sp, #48]	; 0x30
20004f06:	f002 f8e7 	bl	200070d8 <__multiply>
20004f0a:	4659      	mov	r1, fp
20004f0c:	4603      	mov	r3, r0
20004f0e:	4620      	mov	r0, r4
20004f10:	9303      	str	r3, [sp, #12]
20004f12:	f001 ff4d 	bl	20006db0 <_Bfree>
20004f16:	9b03      	ldr	r3, [sp, #12]
20004f18:	469b      	mov	fp, r3
20004f1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
20004f1c:	1bda      	subs	r2, r3, r7
20004f1e:	f040 8311 	bne.w	20005544 <_dtoa_r+0xd6c>
20004f22:	2101      	movs	r1, #1
20004f24:	4620      	mov	r0, r4
20004f26:	f002 f971 	bl	2000720c <__i2b>
20004f2a:	9006      	str	r0, [sp, #24]
20004f2c:	9817      	ldr	r0, [sp, #92]	; 0x5c
20004f2e:	2800      	cmp	r0, #0
20004f30:	dd05      	ble.n	20004f3e <_dtoa_r+0x766>
20004f32:	9906      	ldr	r1, [sp, #24]
20004f34:	4620      	mov	r0, r4
20004f36:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20004f38:	f002 f9b6 	bl	200072a8 <__pow5mult>
20004f3c:	9006      	str	r0, [sp, #24]
20004f3e:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004f40:	2901      	cmp	r1, #1
20004f42:	f340 810a 	ble.w	2000515a <_dtoa_r+0x982>
20004f46:	2700      	movs	r7, #0
20004f48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004f4a:	2b00      	cmp	r3, #0
20004f4c:	f040 8261 	bne.w	20005412 <_dtoa_r+0xc3a>
20004f50:	2301      	movs	r3, #1
20004f52:	4453      	add	r3, sl
20004f54:	f013 031f 	ands.w	r3, r3, #31
20004f58:	f040 812a 	bne.w	200051b0 <_dtoa_r+0x9d8>
20004f5c:	231c      	movs	r3, #28
20004f5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004f60:	449a      	add	sl, r3
20004f62:	18ed      	adds	r5, r5, r3
20004f64:	18d2      	adds	r2, r2, r3
20004f66:	920f      	str	r2, [sp, #60]	; 0x3c
20004f68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004f6a:	2b00      	cmp	r3, #0
20004f6c:	dd05      	ble.n	20004f7a <_dtoa_r+0x7a2>
20004f6e:	4659      	mov	r1, fp
20004f70:	461a      	mov	r2, r3
20004f72:	4620      	mov	r0, r4
20004f74:	f002 f852 	bl	2000701c <__lshift>
20004f78:	4683      	mov	fp, r0
20004f7a:	f1ba 0f00 	cmp.w	sl, #0
20004f7e:	dd05      	ble.n	20004f8c <_dtoa_r+0x7b4>
20004f80:	9906      	ldr	r1, [sp, #24]
20004f82:	4652      	mov	r2, sl
20004f84:	4620      	mov	r0, r4
20004f86:	f002 f849 	bl	2000701c <__lshift>
20004f8a:	9006      	str	r0, [sp, #24]
20004f8c:	9818      	ldr	r0, [sp, #96]	; 0x60
20004f8e:	2800      	cmp	r0, #0
20004f90:	f040 8229 	bne.w	200053e6 <_dtoa_r+0xc0e>
20004f94:	982a      	ldr	r0, [sp, #168]	; 0xa8
20004f96:	9908      	ldr	r1, [sp, #32]
20004f98:	2802      	cmp	r0, #2
20004f9a:	bfd4      	ite	le
20004f9c:	2300      	movle	r3, #0
20004f9e:	2301      	movgt	r3, #1
20004fa0:	2900      	cmp	r1, #0
20004fa2:	bfcc      	ite	gt
20004fa4:	2300      	movgt	r3, #0
20004fa6:	f003 0301 	andle.w	r3, r3, #1
20004faa:	2b00      	cmp	r3, #0
20004fac:	f000 810c 	beq.w	200051c8 <_dtoa_r+0x9f0>
20004fb0:	2900      	cmp	r1, #0
20004fb2:	f040 808c 	bne.w	200050ce <_dtoa_r+0x8f6>
20004fb6:	2205      	movs	r2, #5
20004fb8:	9906      	ldr	r1, [sp, #24]
20004fba:	9b08      	ldr	r3, [sp, #32]
20004fbc:	4620      	mov	r0, r4
20004fbe:	f002 f92f 	bl	20007220 <__multadd>
20004fc2:	9006      	str	r0, [sp, #24]
20004fc4:	4658      	mov	r0, fp
20004fc6:	9906      	ldr	r1, [sp, #24]
20004fc8:	f001 fdb8 	bl	20006b3c <__mcmp>
20004fcc:	2800      	cmp	r0, #0
20004fce:	dd7e      	ble.n	200050ce <_dtoa_r+0x8f6>
20004fd0:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004fd2:	3601      	adds	r6, #1
20004fd4:	2700      	movs	r7, #0
20004fd6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20004fda:	2331      	movs	r3, #49	; 0x31
20004fdc:	f805 3b01 	strb.w	r3, [r5], #1
20004fe0:	9906      	ldr	r1, [sp, #24]
20004fe2:	4620      	mov	r0, r4
20004fe4:	f001 fee4 	bl	20006db0 <_Bfree>
20004fe8:	f1ba 0f00 	cmp.w	sl, #0
20004fec:	f000 80d5 	beq.w	2000519a <_dtoa_r+0x9c2>
20004ff0:	1e3b      	subs	r3, r7, #0
20004ff2:	bf18      	it	ne
20004ff4:	2301      	movne	r3, #1
20004ff6:	4557      	cmp	r7, sl
20004ff8:	bf0c      	ite	eq
20004ffa:	2300      	moveq	r3, #0
20004ffc:	f003 0301 	andne.w	r3, r3, #1
20005000:	2b00      	cmp	r3, #0
20005002:	f040 80d0 	bne.w	200051a6 <_dtoa_r+0x9ce>
20005006:	4651      	mov	r1, sl
20005008:	4620      	mov	r0, r4
2000500a:	f001 fed1 	bl	20006db0 <_Bfree>
2000500e:	9612      	str	r6, [sp, #72]	; 0x48
20005010:	4620      	mov	r0, r4
20005012:	4659      	mov	r1, fp
20005014:	f001 fecc 	bl	20006db0 <_Bfree>
20005018:	9a12      	ldr	r2, [sp, #72]	; 0x48
2000501a:	1c53      	adds	r3, r2, #1
2000501c:	2200      	movs	r2, #0
2000501e:	702a      	strb	r2, [r5, #0]
20005020:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005022:	992e      	ldr	r1, [sp, #184]	; 0xb8
20005024:	6003      	str	r3, [r0, #0]
20005026:	2900      	cmp	r1, #0
20005028:	f000 81d4 	beq.w	200053d4 <_dtoa_r+0xbfc>
2000502c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
2000502e:	9810      	ldr	r0, [sp, #64]	; 0x40
20005030:	6015      	str	r5, [r2, #0]
20005032:	e412      	b.n	2000485a <_dtoa_r+0x82>
20005034:	2010      	movs	r0, #16
20005036:	f001 f889 	bl	2000614c <malloc>
2000503a:	60c6      	str	r6, [r0, #12]
2000503c:	6046      	str	r6, [r0, #4]
2000503e:	6086      	str	r6, [r0, #8]
20005040:	6006      	str	r6, [r0, #0]
20005042:	4606      	mov	r6, r0
20005044:	6260      	str	r0, [r4, #36]	; 0x24
20005046:	f7ff bbd2 	b.w	200047ee <_dtoa_r+0x16>
2000504a:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000504c:	4271      	negs	r1, r6
2000504e:	2200      	movs	r2, #0
20005050:	9115      	str	r1, [sp, #84]	; 0x54
20005052:	1b80      	subs	r0, r0, r6
20005054:	9217      	str	r2, [sp, #92]	; 0x5c
20005056:	900f      	str	r0, [sp, #60]	; 0x3c
20005058:	e48a      	b.n	20004970 <_dtoa_r+0x198>
2000505a:	2100      	movs	r1, #0
2000505c:	3e01      	subs	r6, #1
2000505e:	9118      	str	r1, [sp, #96]	; 0x60
20005060:	e472      	b.n	20004948 <_dtoa_r+0x170>
20005062:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20005066:	f04f 0802 	mov.w	r8, #2
2000506a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
2000506e:	e521      	b.n	20004ab4 <_dtoa_r+0x2dc>
20005070:	982a      	ldr	r0, [sp, #168]	; 0xa8
20005072:	2801      	cmp	r0, #1
20005074:	f340 826c 	ble.w	20005550 <_dtoa_r+0xd78>
20005078:	9a08      	ldr	r2, [sp, #32]
2000507a:	9815      	ldr	r0, [sp, #84]	; 0x54
2000507c:	1e53      	subs	r3, r2, #1
2000507e:	4298      	cmp	r0, r3
20005080:	f2c0 8258 	blt.w	20005534 <_dtoa_r+0xd5c>
20005084:	1ac7      	subs	r7, r0, r3
20005086:	9b08      	ldr	r3, [sp, #32]
20005088:	2b00      	cmp	r3, #0
2000508a:	bfa8      	it	ge
2000508c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
2000508e:	f2c0 8273 	blt.w	20005578 <_dtoa_r+0xda0>
20005092:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005094:	4620      	mov	r0, r4
20005096:	2101      	movs	r1, #1
20005098:	449a      	add	sl, r3
2000509a:	18d2      	adds	r2, r2, r3
2000509c:	920f      	str	r2, [sp, #60]	; 0x3c
2000509e:	f002 f8b5 	bl	2000720c <__i2b>
200050a2:	900c      	str	r0, [sp, #48]	; 0x30
200050a4:	e708      	b.n	20004eb8 <_dtoa_r+0x6e0>
200050a6:	9b08      	ldr	r3, [sp, #32]
200050a8:	b973      	cbnz	r3, 200050c8 <_dtoa_r+0x8f0>
200050aa:	f240 0300 	movw	r3, #0
200050ae:	2200      	movs	r2, #0
200050b0:	f2c4 0314 	movt	r3, #16404	; 0x4014
200050b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200050b8:	f7fc ff9c 	bl	20001ff4 <__aeabi_dmul>
200050bc:	4642      	mov	r2, r8
200050be:	464b      	mov	r3, r9
200050c0:	f7fd fa1e 	bl	20002500 <__aeabi_dcmpge>
200050c4:	2800      	cmp	r0, #0
200050c6:	d06a      	beq.n	2000519e <_dtoa_r+0x9c6>
200050c8:	2200      	movs	r2, #0
200050ca:	9206      	str	r2, [sp, #24]
200050cc:	920c      	str	r2, [sp, #48]	; 0x30
200050ce:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200050d0:	2700      	movs	r7, #0
200050d2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200050d6:	43de      	mvns	r6, r3
200050d8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200050da:	e781      	b.n	20004fe0 <_dtoa_r+0x808>
200050dc:	2100      	movs	r1, #0
200050de:	9116      	str	r1, [sp, #88]	; 0x58
200050e0:	982b      	ldr	r0, [sp, #172]	; 0xac
200050e2:	2800      	cmp	r0, #0
200050e4:	f340 819f 	ble.w	20005426 <_dtoa_r+0xc4e>
200050e8:	982b      	ldr	r0, [sp, #172]	; 0xac
200050ea:	4601      	mov	r1, r0
200050ec:	9011      	str	r0, [sp, #68]	; 0x44
200050ee:	9008      	str	r0, [sp, #32]
200050f0:	6a65      	ldr	r5, [r4, #36]	; 0x24
200050f2:	2200      	movs	r2, #0
200050f4:	2917      	cmp	r1, #23
200050f6:	606a      	str	r2, [r5, #4]
200050f8:	f240 82ab 	bls.w	20005652 <_dtoa_r+0xe7a>
200050fc:	2304      	movs	r3, #4
200050fe:	005b      	lsls	r3, r3, #1
20005100:	3201      	adds	r2, #1
20005102:	f103 0014 	add.w	r0, r3, #20
20005106:	4288      	cmp	r0, r1
20005108:	d9f9      	bls.n	200050fe <_dtoa_r+0x926>
2000510a:	9b08      	ldr	r3, [sp, #32]
2000510c:	606a      	str	r2, [r5, #4]
2000510e:	2b0e      	cmp	r3, #14
20005110:	bf8c      	ite	hi
20005112:	2700      	movhi	r7, #0
20005114:	f007 0701 	andls.w	r7, r7, #1
20005118:	e49d      	b.n	20004a56 <_dtoa_r+0x27e>
2000511a:	2201      	movs	r2, #1
2000511c:	9216      	str	r2, [sp, #88]	; 0x58
2000511e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20005120:	18f3      	adds	r3, r6, r3
20005122:	9311      	str	r3, [sp, #68]	; 0x44
20005124:	1c59      	adds	r1, r3, #1
20005126:	2900      	cmp	r1, #0
20005128:	bfc8      	it	gt
2000512a:	9108      	strgt	r1, [sp, #32]
2000512c:	dce0      	bgt.n	200050f0 <_dtoa_r+0x918>
2000512e:	290e      	cmp	r1, #14
20005130:	bf8c      	ite	hi
20005132:	2700      	movhi	r7, #0
20005134:	f007 0701 	andls.w	r7, r7, #1
20005138:	9108      	str	r1, [sp, #32]
2000513a:	e489      	b.n	20004a50 <_dtoa_r+0x278>
2000513c:	2301      	movs	r3, #1
2000513e:	9316      	str	r3, [sp, #88]	; 0x58
20005140:	e7ce      	b.n	200050e0 <_dtoa_r+0x908>
20005142:	2200      	movs	r2, #0
20005144:	9216      	str	r2, [sp, #88]	; 0x58
20005146:	e7ea      	b.n	2000511e <_dtoa_r+0x946>
20005148:	f04f 33ff 	mov.w	r3, #4294967295
2000514c:	2700      	movs	r7, #0
2000514e:	2001      	movs	r0, #1
20005150:	9311      	str	r3, [sp, #68]	; 0x44
20005152:	9016      	str	r0, [sp, #88]	; 0x58
20005154:	9308      	str	r3, [sp, #32]
20005156:	972b      	str	r7, [sp, #172]	; 0xac
20005158:	e47a      	b.n	20004a50 <_dtoa_r+0x278>
2000515a:	f1b8 0f00 	cmp.w	r8, #0
2000515e:	f47f aef2 	bne.w	20004f46 <_dtoa_r+0x76e>
20005162:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20005166:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000516a:	2b00      	cmp	r3, #0
2000516c:	f47f aeeb 	bne.w	20004f46 <_dtoa_r+0x76e>
20005170:	f240 0300 	movw	r3, #0
20005174:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20005178:	ea09 0303 	and.w	r3, r9, r3
2000517c:	2b00      	cmp	r3, #0
2000517e:	f43f aee2 	beq.w	20004f46 <_dtoa_r+0x76e>
20005182:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005184:	f10a 0a01 	add.w	sl, sl, #1
20005188:	2701      	movs	r7, #1
2000518a:	3201      	adds	r2, #1
2000518c:	920f      	str	r2, [sp, #60]	; 0x3c
2000518e:	e6db      	b.n	20004f48 <_dtoa_r+0x770>
20005190:	4635      	mov	r5, r6
20005192:	465c      	mov	r4, fp
20005194:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20005196:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
2000519a:	9612      	str	r6, [sp, #72]	; 0x48
2000519c:	e738      	b.n	20005010 <_dtoa_r+0x838>
2000519e:	2000      	movs	r0, #0
200051a0:	9006      	str	r0, [sp, #24]
200051a2:	900c      	str	r0, [sp, #48]	; 0x30
200051a4:	e714      	b.n	20004fd0 <_dtoa_r+0x7f8>
200051a6:	4639      	mov	r1, r7
200051a8:	4620      	mov	r0, r4
200051aa:	f001 fe01 	bl	20006db0 <_Bfree>
200051ae:	e72a      	b.n	20005006 <_dtoa_r+0x82e>
200051b0:	f1c3 0320 	rsb	r3, r3, #32
200051b4:	2b04      	cmp	r3, #4
200051b6:	f340 8254 	ble.w	20005662 <_dtoa_r+0xe8a>
200051ba:	990f      	ldr	r1, [sp, #60]	; 0x3c
200051bc:	3b04      	subs	r3, #4
200051be:	449a      	add	sl, r3
200051c0:	18ed      	adds	r5, r5, r3
200051c2:	18c9      	adds	r1, r1, r3
200051c4:	910f      	str	r1, [sp, #60]	; 0x3c
200051c6:	e6cf      	b.n	20004f68 <_dtoa_r+0x790>
200051c8:	9916      	ldr	r1, [sp, #88]	; 0x58
200051ca:	2900      	cmp	r1, #0
200051cc:	f000 8131 	beq.w	20005432 <_dtoa_r+0xc5a>
200051d0:	2d00      	cmp	r5, #0
200051d2:	dd05      	ble.n	200051e0 <_dtoa_r+0xa08>
200051d4:	990c      	ldr	r1, [sp, #48]	; 0x30
200051d6:	462a      	mov	r2, r5
200051d8:	4620      	mov	r0, r4
200051da:	f001 ff1f 	bl	2000701c <__lshift>
200051de:	900c      	str	r0, [sp, #48]	; 0x30
200051e0:	2f00      	cmp	r7, #0
200051e2:	f040 81ea 	bne.w	200055ba <_dtoa_r+0xde2>
200051e6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200051ea:	9d10      	ldr	r5, [sp, #64]	; 0x40
200051ec:	2301      	movs	r3, #1
200051ee:	f008 0001 	and.w	r0, r8, #1
200051f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
200051f4:	9011      	str	r0, [sp, #68]	; 0x44
200051f6:	950f      	str	r5, [sp, #60]	; 0x3c
200051f8:	461d      	mov	r5, r3
200051fa:	960c      	str	r6, [sp, #48]	; 0x30
200051fc:	9906      	ldr	r1, [sp, #24]
200051fe:	4658      	mov	r0, fp
20005200:	f7ff fa5a 	bl	200046b8 <quorem>
20005204:	4639      	mov	r1, r7
20005206:	3030      	adds	r0, #48	; 0x30
20005208:	900b      	str	r0, [sp, #44]	; 0x2c
2000520a:	4658      	mov	r0, fp
2000520c:	f001 fc96 	bl	20006b3c <__mcmp>
20005210:	9906      	ldr	r1, [sp, #24]
20005212:	4652      	mov	r2, sl
20005214:	4606      	mov	r6, r0
20005216:	4620      	mov	r0, r4
20005218:	f001 fe84 	bl	20006f24 <__mdiff>
2000521c:	68c3      	ldr	r3, [r0, #12]
2000521e:	4680      	mov	r8, r0
20005220:	2b00      	cmp	r3, #0
20005222:	d03d      	beq.n	200052a0 <_dtoa_r+0xac8>
20005224:	f04f 0901 	mov.w	r9, #1
20005228:	4641      	mov	r1, r8
2000522a:	4620      	mov	r0, r4
2000522c:	f001 fdc0 	bl	20006db0 <_Bfree>
20005230:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005232:	ea59 0101 	orrs.w	r1, r9, r1
20005236:	d103      	bne.n	20005240 <_dtoa_r+0xa68>
20005238:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000523a:	2a00      	cmp	r2, #0
2000523c:	f000 81eb 	beq.w	20005616 <_dtoa_r+0xe3e>
20005240:	2e00      	cmp	r6, #0
20005242:	f2c0 819e 	blt.w	20005582 <_dtoa_r+0xdaa>
20005246:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20005248:	4332      	orrs	r2, r6
2000524a:	d103      	bne.n	20005254 <_dtoa_r+0xa7c>
2000524c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000524e:	2b00      	cmp	r3, #0
20005250:	f000 8197 	beq.w	20005582 <_dtoa_r+0xdaa>
20005254:	f1b9 0f00 	cmp.w	r9, #0
20005258:	f300 81ce 	bgt.w	200055f8 <_dtoa_r+0xe20>
2000525c:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000525e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005260:	f801 2b01 	strb.w	r2, [r1], #1
20005264:	9b08      	ldr	r3, [sp, #32]
20005266:	910f      	str	r1, [sp, #60]	; 0x3c
20005268:	429d      	cmp	r5, r3
2000526a:	f000 81c2 	beq.w	200055f2 <_dtoa_r+0xe1a>
2000526e:	4659      	mov	r1, fp
20005270:	220a      	movs	r2, #10
20005272:	2300      	movs	r3, #0
20005274:	4620      	mov	r0, r4
20005276:	f001 ffd3 	bl	20007220 <__multadd>
2000527a:	4557      	cmp	r7, sl
2000527c:	4639      	mov	r1, r7
2000527e:	4683      	mov	fp, r0
20005280:	d014      	beq.n	200052ac <_dtoa_r+0xad4>
20005282:	220a      	movs	r2, #10
20005284:	2300      	movs	r3, #0
20005286:	4620      	mov	r0, r4
20005288:	3501      	adds	r5, #1
2000528a:	f001 ffc9 	bl	20007220 <__multadd>
2000528e:	4651      	mov	r1, sl
20005290:	220a      	movs	r2, #10
20005292:	2300      	movs	r3, #0
20005294:	4607      	mov	r7, r0
20005296:	4620      	mov	r0, r4
20005298:	f001 ffc2 	bl	20007220 <__multadd>
2000529c:	4682      	mov	sl, r0
2000529e:	e7ad      	b.n	200051fc <_dtoa_r+0xa24>
200052a0:	4658      	mov	r0, fp
200052a2:	4641      	mov	r1, r8
200052a4:	f001 fc4a 	bl	20006b3c <__mcmp>
200052a8:	4681      	mov	r9, r0
200052aa:	e7bd      	b.n	20005228 <_dtoa_r+0xa50>
200052ac:	4620      	mov	r0, r4
200052ae:	220a      	movs	r2, #10
200052b0:	2300      	movs	r3, #0
200052b2:	3501      	adds	r5, #1
200052b4:	f001 ffb4 	bl	20007220 <__multadd>
200052b8:	4607      	mov	r7, r0
200052ba:	4682      	mov	sl, r0
200052bc:	e79e      	b.n	200051fc <_dtoa_r+0xa24>
200052be:	9612      	str	r6, [sp, #72]	; 0x48
200052c0:	f8dd c020 	ldr.w	ip, [sp, #32]
200052c4:	e459      	b.n	20004b7a <_dtoa_r+0x3a2>
200052c6:	4275      	negs	r5, r6
200052c8:	2d00      	cmp	r5, #0
200052ca:	f040 8101 	bne.w	200054d0 <_dtoa_r+0xcf8>
200052ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200052d2:	f04f 0802 	mov.w	r8, #2
200052d6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200052da:	e40c      	b.n	20004af6 <_dtoa_r+0x31e>
200052dc:	f648 11a8 	movw	r1, #35240	; 0x89a8
200052e0:	4642      	mov	r2, r8
200052e2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200052e6:	464b      	mov	r3, r9
200052e8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
200052ec:	f8cd c00c 	str.w	ip, [sp, #12]
200052f0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200052f2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
200052f6:	f7fc fe7d 	bl	20001ff4 <__aeabi_dmul>
200052fa:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
200052fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005302:	f002 fe27 	bl	20007f54 <__aeabi_d2iz>
20005306:	4607      	mov	r7, r0
20005308:	f7fc fe0e 	bl	20001f28 <__aeabi_i2d>
2000530c:	460b      	mov	r3, r1
2000530e:	4602      	mov	r2, r0
20005310:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005314:	f7fc fcba 	bl	20001c8c <__aeabi_dsub>
20005318:	f107 0330 	add.w	r3, r7, #48	; 0x30
2000531c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005320:	f805 3b01 	strb.w	r3, [r5], #1
20005324:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005328:	f1bc 0f01 	cmp.w	ip, #1
2000532c:	d029      	beq.n	20005382 <_dtoa_r+0xbaa>
2000532e:	46d1      	mov	r9, sl
20005330:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005334:	46b2      	mov	sl, r6
20005336:	9e10      	ldr	r6, [sp, #64]	; 0x40
20005338:	951c      	str	r5, [sp, #112]	; 0x70
2000533a:	2701      	movs	r7, #1
2000533c:	4665      	mov	r5, ip
2000533e:	46a0      	mov	r8, r4
20005340:	f240 0300 	movw	r3, #0
20005344:	2200      	movs	r2, #0
20005346:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000534a:	f7fc fe53 	bl	20001ff4 <__aeabi_dmul>
2000534e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005352:	f002 fdff 	bl	20007f54 <__aeabi_d2iz>
20005356:	4604      	mov	r4, r0
20005358:	f7fc fde6 	bl	20001f28 <__aeabi_i2d>
2000535c:	3430      	adds	r4, #48	; 0x30
2000535e:	4602      	mov	r2, r0
20005360:	460b      	mov	r3, r1
20005362:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005366:	f7fc fc91 	bl	20001c8c <__aeabi_dsub>
2000536a:	55f4      	strb	r4, [r6, r7]
2000536c:	3701      	adds	r7, #1
2000536e:	42af      	cmp	r7, r5
20005370:	d1e6      	bne.n	20005340 <_dtoa_r+0xb68>
20005372:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20005374:	3f01      	subs	r7, #1
20005376:	4656      	mov	r6, sl
20005378:	4644      	mov	r4, r8
2000537a:	46ca      	mov	sl, r9
2000537c:	19ed      	adds	r5, r5, r7
2000537e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005382:	f240 0300 	movw	r3, #0
20005386:	2200      	movs	r2, #0
20005388:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
2000538c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20005390:	f7fc fc7e 	bl	20001c90 <__adddf3>
20005394:	4602      	mov	r2, r0
20005396:	460b      	mov	r3, r1
20005398:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000539c:	f7fd f8ba 	bl	20002514 <__aeabi_dcmpgt>
200053a0:	b9f0      	cbnz	r0, 200053e0 <_dtoa_r+0xc08>
200053a2:	f240 0100 	movw	r1, #0
200053a6:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
200053aa:	2000      	movs	r0, #0
200053ac:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
200053b0:	f7fc fc6c 	bl	20001c8c <__aeabi_dsub>
200053b4:	4602      	mov	r2, r0
200053b6:	460b      	mov	r3, r1
200053b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200053bc:	f7fd f88c 	bl	200024d8 <__aeabi_dcmplt>
200053c0:	2800      	cmp	r0, #0
200053c2:	f43f acac 	beq.w	20004d1e <_dtoa_r+0x546>
200053c6:	462b      	mov	r3, r5
200053c8:	461d      	mov	r5, r3
200053ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200053ce:	2a30      	cmp	r2, #48	; 0x30
200053d0:	d0fa      	beq.n	200053c8 <_dtoa_r+0xbf0>
200053d2:	e61d      	b.n	20005010 <_dtoa_r+0x838>
200053d4:	9810      	ldr	r0, [sp, #64]	; 0x40
200053d6:	f7ff ba40 	b.w	2000485a <_dtoa_r+0x82>
200053da:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200053de:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200053e0:	9e12      	ldr	r6, [sp, #72]	; 0x48
200053e2:	9910      	ldr	r1, [sp, #64]	; 0x40
200053e4:	e550      	b.n	20004e88 <_dtoa_r+0x6b0>
200053e6:	4658      	mov	r0, fp
200053e8:	9906      	ldr	r1, [sp, #24]
200053ea:	f001 fba7 	bl	20006b3c <__mcmp>
200053ee:	2800      	cmp	r0, #0
200053f0:	f6bf add0 	bge.w	20004f94 <_dtoa_r+0x7bc>
200053f4:	4659      	mov	r1, fp
200053f6:	4620      	mov	r0, r4
200053f8:	220a      	movs	r2, #10
200053fa:	2300      	movs	r3, #0
200053fc:	f001 ff10 	bl	20007220 <__multadd>
20005400:	9916      	ldr	r1, [sp, #88]	; 0x58
20005402:	3e01      	subs	r6, #1
20005404:	4683      	mov	fp, r0
20005406:	2900      	cmp	r1, #0
20005408:	f040 8119 	bne.w	2000563e <_dtoa_r+0xe66>
2000540c:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000540e:	9208      	str	r2, [sp, #32]
20005410:	e5c0      	b.n	20004f94 <_dtoa_r+0x7bc>
20005412:	9806      	ldr	r0, [sp, #24]
20005414:	6903      	ldr	r3, [r0, #16]
20005416:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000541a:	6918      	ldr	r0, [r3, #16]
2000541c:	f001 fb3c 	bl	20006a98 <__hi0bits>
20005420:	f1c0 0320 	rsb	r3, r0, #32
20005424:	e595      	b.n	20004f52 <_dtoa_r+0x77a>
20005426:	2101      	movs	r1, #1
20005428:	9111      	str	r1, [sp, #68]	; 0x44
2000542a:	9108      	str	r1, [sp, #32]
2000542c:	912b      	str	r1, [sp, #172]	; 0xac
2000542e:	f7ff bb0f 	b.w	20004a50 <_dtoa_r+0x278>
20005432:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005434:	46b1      	mov	r9, r6
20005436:	9f16      	ldr	r7, [sp, #88]	; 0x58
20005438:	46aa      	mov	sl, r5
2000543a:	f8dd 8018 	ldr.w	r8, [sp, #24]
2000543e:	9e08      	ldr	r6, [sp, #32]
20005440:	e002      	b.n	20005448 <_dtoa_r+0xc70>
20005442:	f001 feed 	bl	20007220 <__multadd>
20005446:	4683      	mov	fp, r0
20005448:	4641      	mov	r1, r8
2000544a:	4658      	mov	r0, fp
2000544c:	f7ff f934 	bl	200046b8 <quorem>
20005450:	3501      	adds	r5, #1
20005452:	220a      	movs	r2, #10
20005454:	2300      	movs	r3, #0
20005456:	4659      	mov	r1, fp
20005458:	f100 0c30 	add.w	ip, r0, #48	; 0x30
2000545c:	f80a c007 	strb.w	ip, [sl, r7]
20005460:	3701      	adds	r7, #1
20005462:	4620      	mov	r0, r4
20005464:	42be      	cmp	r6, r7
20005466:	dcec      	bgt.n	20005442 <_dtoa_r+0xc6a>
20005468:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000546c:	464e      	mov	r6, r9
2000546e:	2700      	movs	r7, #0
20005470:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005474:	4659      	mov	r1, fp
20005476:	2201      	movs	r2, #1
20005478:	4620      	mov	r0, r4
2000547a:	f001 fdcf 	bl	2000701c <__lshift>
2000547e:	9906      	ldr	r1, [sp, #24]
20005480:	4683      	mov	fp, r0
20005482:	f001 fb5b 	bl	20006b3c <__mcmp>
20005486:	2800      	cmp	r0, #0
20005488:	dd0f      	ble.n	200054aa <_dtoa_r+0xcd2>
2000548a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000548c:	e000      	b.n	20005490 <_dtoa_r+0xcb8>
2000548e:	461d      	mov	r5, r3
20005490:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005494:	1e6b      	subs	r3, r5, #1
20005496:	2a39      	cmp	r2, #57	; 0x39
20005498:	f040 808c 	bne.w	200055b4 <_dtoa_r+0xddc>
2000549c:	428b      	cmp	r3, r1
2000549e:	d1f6      	bne.n	2000548e <_dtoa_r+0xcb6>
200054a0:	9910      	ldr	r1, [sp, #64]	; 0x40
200054a2:	2331      	movs	r3, #49	; 0x31
200054a4:	3601      	adds	r6, #1
200054a6:	700b      	strb	r3, [r1, #0]
200054a8:	e59a      	b.n	20004fe0 <_dtoa_r+0x808>
200054aa:	d103      	bne.n	200054b4 <_dtoa_r+0xcdc>
200054ac:	980b      	ldr	r0, [sp, #44]	; 0x2c
200054ae:	f010 0f01 	tst.w	r0, #1
200054b2:	d1ea      	bne.n	2000548a <_dtoa_r+0xcb2>
200054b4:	462b      	mov	r3, r5
200054b6:	461d      	mov	r5, r3
200054b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200054bc:	2a30      	cmp	r2, #48	; 0x30
200054be:	d0fa      	beq.n	200054b6 <_dtoa_r+0xcde>
200054c0:	e58e      	b.n	20004fe0 <_dtoa_r+0x808>
200054c2:	4659      	mov	r1, fp
200054c4:	9a15      	ldr	r2, [sp, #84]	; 0x54
200054c6:	4620      	mov	r0, r4
200054c8:	f001 feee 	bl	200072a8 <__pow5mult>
200054cc:	4683      	mov	fp, r0
200054ce:	e528      	b.n	20004f22 <_dtoa_r+0x74a>
200054d0:	f005 030f 	and.w	r3, r5, #15
200054d4:	f648 12a8 	movw	r2, #35240	; 0x89a8
200054d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200054dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200054e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
200054e4:	e9d3 2300 	ldrd	r2, r3, [r3]
200054e8:	f7fc fd84 	bl	20001ff4 <__aeabi_dmul>
200054ec:	112d      	asrs	r5, r5, #4
200054ee:	bf08      	it	eq
200054f0:	f04f 0802 	moveq.w	r8, #2
200054f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200054f8:	f43f aafd 	beq.w	20004af6 <_dtoa_r+0x31e>
200054fc:	f648 2780 	movw	r7, #35456	; 0x8a80
20005500:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005504:	f04f 0802 	mov.w	r8, #2
20005508:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000550c:	f015 0f01 	tst.w	r5, #1
20005510:	4610      	mov	r0, r2
20005512:	4619      	mov	r1, r3
20005514:	d007      	beq.n	20005526 <_dtoa_r+0xd4e>
20005516:	e9d7 2300 	ldrd	r2, r3, [r7]
2000551a:	f108 0801 	add.w	r8, r8, #1
2000551e:	f7fc fd69 	bl	20001ff4 <__aeabi_dmul>
20005522:	4602      	mov	r2, r0
20005524:	460b      	mov	r3, r1
20005526:	3708      	adds	r7, #8
20005528:	106d      	asrs	r5, r5, #1
2000552a:	d1ef      	bne.n	2000550c <_dtoa_r+0xd34>
2000552c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20005530:	f7ff bae1 	b.w	20004af6 <_dtoa_r+0x31e>
20005534:	9915      	ldr	r1, [sp, #84]	; 0x54
20005536:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20005538:	1a5b      	subs	r3, r3, r1
2000553a:	18c9      	adds	r1, r1, r3
2000553c:	18d2      	adds	r2, r2, r3
2000553e:	9115      	str	r1, [sp, #84]	; 0x54
20005540:	9217      	str	r2, [sp, #92]	; 0x5c
20005542:	e5a0      	b.n	20005086 <_dtoa_r+0x8ae>
20005544:	4659      	mov	r1, fp
20005546:	4620      	mov	r0, r4
20005548:	f001 feae 	bl	200072a8 <__pow5mult>
2000554c:	4683      	mov	fp, r0
2000554e:	e4e8      	b.n	20004f22 <_dtoa_r+0x74a>
20005550:	9919      	ldr	r1, [sp, #100]	; 0x64
20005552:	2900      	cmp	r1, #0
20005554:	d047      	beq.n	200055e6 <_dtoa_r+0xe0e>
20005556:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000555a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000555c:	3303      	adds	r3, #3
2000555e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005560:	e597      	b.n	20005092 <_dtoa_r+0x8ba>
20005562:	3201      	adds	r2, #1
20005564:	b2d2      	uxtb	r2, r2
20005566:	e49d      	b.n	20004ea4 <_dtoa_r+0x6cc>
20005568:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000556c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20005570:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20005572:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005574:	f7ff bbd3 	b.w	20004d1e <_dtoa_r+0x546>
20005578:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000557a:	2300      	movs	r3, #0
2000557c:	9808      	ldr	r0, [sp, #32]
2000557e:	1a0d      	subs	r5, r1, r0
20005580:	e587      	b.n	20005092 <_dtoa_r+0x8ba>
20005582:	f1b9 0f00 	cmp.w	r9, #0
20005586:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005588:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000558a:	dd0f      	ble.n	200055ac <_dtoa_r+0xdd4>
2000558c:	4659      	mov	r1, fp
2000558e:	2201      	movs	r2, #1
20005590:	4620      	mov	r0, r4
20005592:	f001 fd43 	bl	2000701c <__lshift>
20005596:	9906      	ldr	r1, [sp, #24]
20005598:	4683      	mov	fp, r0
2000559a:	f001 facf 	bl	20006b3c <__mcmp>
2000559e:	2800      	cmp	r0, #0
200055a0:	dd47      	ble.n	20005632 <_dtoa_r+0xe5a>
200055a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200055a4:	2939      	cmp	r1, #57	; 0x39
200055a6:	d031      	beq.n	2000560c <_dtoa_r+0xe34>
200055a8:	3101      	adds	r1, #1
200055aa:	910b      	str	r1, [sp, #44]	; 0x2c
200055ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200055ae:	f805 2b01 	strb.w	r2, [r5], #1
200055b2:	e515      	b.n	20004fe0 <_dtoa_r+0x808>
200055b4:	3201      	adds	r2, #1
200055b6:	701a      	strb	r2, [r3, #0]
200055b8:	e512      	b.n	20004fe0 <_dtoa_r+0x808>
200055ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200055bc:	4620      	mov	r0, r4
200055be:	6851      	ldr	r1, [r2, #4]
200055c0:	f001 fc12 	bl	20006de8 <_Balloc>
200055c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
200055c6:	f103 010c 	add.w	r1, r3, #12
200055ca:	691a      	ldr	r2, [r3, #16]
200055cc:	3202      	adds	r2, #2
200055ce:	0092      	lsls	r2, r2, #2
200055d0:	4605      	mov	r5, r0
200055d2:	300c      	adds	r0, #12
200055d4:	f001 f8ce 	bl	20006774 <memcpy>
200055d8:	4620      	mov	r0, r4
200055da:	4629      	mov	r1, r5
200055dc:	2201      	movs	r2, #1
200055de:	f001 fd1d 	bl	2000701c <__lshift>
200055e2:	4682      	mov	sl, r0
200055e4:	e601      	b.n	200051ea <_dtoa_r+0xa12>
200055e6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
200055e8:	9f15      	ldr	r7, [sp, #84]	; 0x54
200055ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200055ec:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
200055f0:	e54f      	b.n	20005092 <_dtoa_r+0x8ba>
200055f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200055f4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200055f6:	e73d      	b.n	20005474 <_dtoa_r+0xc9c>
200055f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200055fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200055fc:	2b39      	cmp	r3, #57	; 0x39
200055fe:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005600:	d004      	beq.n	2000560c <_dtoa_r+0xe34>
20005602:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005604:	1c43      	adds	r3, r0, #1
20005606:	f805 3b01 	strb.w	r3, [r5], #1
2000560a:	e4e9      	b.n	20004fe0 <_dtoa_r+0x808>
2000560c:	2339      	movs	r3, #57	; 0x39
2000560e:	f805 3b01 	strb.w	r3, [r5], #1
20005612:	9910      	ldr	r1, [sp, #64]	; 0x40
20005614:	e73c      	b.n	20005490 <_dtoa_r+0xcb8>
20005616:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005618:	4633      	mov	r3, r6
2000561a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000561c:	2839      	cmp	r0, #57	; 0x39
2000561e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005620:	d0f4      	beq.n	2000560c <_dtoa_r+0xe34>
20005622:	2b00      	cmp	r3, #0
20005624:	dd01      	ble.n	2000562a <_dtoa_r+0xe52>
20005626:	3001      	adds	r0, #1
20005628:	900b      	str	r0, [sp, #44]	; 0x2c
2000562a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000562c:	f805 1b01 	strb.w	r1, [r5], #1
20005630:	e4d6      	b.n	20004fe0 <_dtoa_r+0x808>
20005632:	d1bb      	bne.n	200055ac <_dtoa_r+0xdd4>
20005634:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005636:	f010 0f01 	tst.w	r0, #1
2000563a:	d0b7      	beq.n	200055ac <_dtoa_r+0xdd4>
2000563c:	e7b1      	b.n	200055a2 <_dtoa_r+0xdca>
2000563e:	2300      	movs	r3, #0
20005640:	990c      	ldr	r1, [sp, #48]	; 0x30
20005642:	4620      	mov	r0, r4
20005644:	220a      	movs	r2, #10
20005646:	f001 fdeb 	bl	20007220 <__multadd>
2000564a:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000564c:	9308      	str	r3, [sp, #32]
2000564e:	900c      	str	r0, [sp, #48]	; 0x30
20005650:	e4a0      	b.n	20004f94 <_dtoa_r+0x7bc>
20005652:	9908      	ldr	r1, [sp, #32]
20005654:	290e      	cmp	r1, #14
20005656:	bf8c      	ite	hi
20005658:	2700      	movhi	r7, #0
2000565a:	f007 0701 	andls.w	r7, r7, #1
2000565e:	f7ff b9fa 	b.w	20004a56 <_dtoa_r+0x27e>
20005662:	f43f ac81 	beq.w	20004f68 <_dtoa_r+0x790>
20005666:	331c      	adds	r3, #28
20005668:	e479      	b.n	20004f5e <_dtoa_r+0x786>
2000566a:	2701      	movs	r7, #1
2000566c:	f7ff b98a 	b.w	20004984 <_dtoa_r+0x1ac>

20005670 <_fflush_r>:
20005670:	690b      	ldr	r3, [r1, #16]
20005672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005676:	460c      	mov	r4, r1
20005678:	4680      	mov	r8, r0
2000567a:	2b00      	cmp	r3, #0
2000567c:	d071      	beq.n	20005762 <_fflush_r+0xf2>
2000567e:	b110      	cbz	r0, 20005686 <_fflush_r+0x16>
20005680:	6983      	ldr	r3, [r0, #24]
20005682:	2b00      	cmp	r3, #0
20005684:	d078      	beq.n	20005778 <_fflush_r+0x108>
20005686:	f648 1300 	movw	r3, #35072	; 0x8900
2000568a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000568e:	429c      	cmp	r4, r3
20005690:	bf08      	it	eq
20005692:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20005696:	d010      	beq.n	200056ba <_fflush_r+0x4a>
20005698:	f648 1320 	movw	r3, #35104	; 0x8920
2000569c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200056a0:	429c      	cmp	r4, r3
200056a2:	bf08      	it	eq
200056a4:	f8d8 4008 	ldreq.w	r4, [r8, #8]
200056a8:	d007      	beq.n	200056ba <_fflush_r+0x4a>
200056aa:	f648 1340 	movw	r3, #35136	; 0x8940
200056ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200056b2:	429c      	cmp	r4, r3
200056b4:	bf08      	it	eq
200056b6:	f8d8 400c 	ldreq.w	r4, [r8, #12]
200056ba:	89a3      	ldrh	r3, [r4, #12]
200056bc:	b21a      	sxth	r2, r3
200056be:	f012 0f08 	tst.w	r2, #8
200056c2:	d135      	bne.n	20005730 <_fflush_r+0xc0>
200056c4:	6862      	ldr	r2, [r4, #4]
200056c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200056ca:	81a3      	strh	r3, [r4, #12]
200056cc:	2a00      	cmp	r2, #0
200056ce:	dd5e      	ble.n	2000578e <_fflush_r+0x11e>
200056d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200056d2:	2e00      	cmp	r6, #0
200056d4:	d045      	beq.n	20005762 <_fflush_r+0xf2>
200056d6:	b29b      	uxth	r3, r3
200056d8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200056dc:	bf18      	it	ne
200056de:	6d65      	ldrne	r5, [r4, #84]	; 0x54
200056e0:	d059      	beq.n	20005796 <_fflush_r+0x126>
200056e2:	f013 0f04 	tst.w	r3, #4
200056e6:	d14a      	bne.n	2000577e <_fflush_r+0x10e>
200056e8:	2300      	movs	r3, #0
200056ea:	4640      	mov	r0, r8
200056ec:	6a21      	ldr	r1, [r4, #32]
200056ee:	462a      	mov	r2, r5
200056f0:	47b0      	blx	r6
200056f2:	4285      	cmp	r5, r0
200056f4:	d138      	bne.n	20005768 <_fflush_r+0xf8>
200056f6:	89a1      	ldrh	r1, [r4, #12]
200056f8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
200056fc:	6922      	ldr	r2, [r4, #16]
200056fe:	f2c0 0300 	movt	r3, #0
20005702:	ea01 0303 	and.w	r3, r1, r3
20005706:	2100      	movs	r1, #0
20005708:	6061      	str	r1, [r4, #4]
2000570a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
2000570e:	6b61      	ldr	r1, [r4, #52]	; 0x34
20005710:	81a3      	strh	r3, [r4, #12]
20005712:	6022      	str	r2, [r4, #0]
20005714:	bf18      	it	ne
20005716:	6565      	strne	r5, [r4, #84]	; 0x54
20005718:	b319      	cbz	r1, 20005762 <_fflush_r+0xf2>
2000571a:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000571e:	4299      	cmp	r1, r3
20005720:	d002      	beq.n	20005728 <_fflush_r+0xb8>
20005722:	4640      	mov	r0, r8
20005724:	f000 f998 	bl	20005a58 <_free_r>
20005728:	2000      	movs	r0, #0
2000572a:	6360      	str	r0, [r4, #52]	; 0x34
2000572c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005730:	6926      	ldr	r6, [r4, #16]
20005732:	b1b6      	cbz	r6, 20005762 <_fflush_r+0xf2>
20005734:	6825      	ldr	r5, [r4, #0]
20005736:	6026      	str	r6, [r4, #0]
20005738:	1bad      	subs	r5, r5, r6
2000573a:	f012 0f03 	tst.w	r2, #3
2000573e:	bf0c      	ite	eq
20005740:	6963      	ldreq	r3, [r4, #20]
20005742:	2300      	movne	r3, #0
20005744:	60a3      	str	r3, [r4, #8]
20005746:	e00a      	b.n	2000575e <_fflush_r+0xee>
20005748:	4632      	mov	r2, r6
2000574a:	462b      	mov	r3, r5
2000574c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000574e:	4640      	mov	r0, r8
20005750:	6a21      	ldr	r1, [r4, #32]
20005752:	47b8      	blx	r7
20005754:	2800      	cmp	r0, #0
20005756:	ebc0 0505 	rsb	r5, r0, r5
2000575a:	4406      	add	r6, r0
2000575c:	dd04      	ble.n	20005768 <_fflush_r+0xf8>
2000575e:	2d00      	cmp	r5, #0
20005760:	dcf2      	bgt.n	20005748 <_fflush_r+0xd8>
20005762:	2000      	movs	r0, #0
20005764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005768:	89a3      	ldrh	r3, [r4, #12]
2000576a:	f04f 30ff 	mov.w	r0, #4294967295
2000576e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005772:	81a3      	strh	r3, [r4, #12]
20005774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005778:	f000 f8ea 	bl	20005950 <__sinit>
2000577c:	e783      	b.n	20005686 <_fflush_r+0x16>
2000577e:	6862      	ldr	r2, [r4, #4]
20005780:	6b63      	ldr	r3, [r4, #52]	; 0x34
20005782:	1aad      	subs	r5, r5, r2
20005784:	2b00      	cmp	r3, #0
20005786:	d0af      	beq.n	200056e8 <_fflush_r+0x78>
20005788:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000578a:	1aed      	subs	r5, r5, r3
2000578c:	e7ac      	b.n	200056e8 <_fflush_r+0x78>
2000578e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20005790:	2a00      	cmp	r2, #0
20005792:	dc9d      	bgt.n	200056d0 <_fflush_r+0x60>
20005794:	e7e5      	b.n	20005762 <_fflush_r+0xf2>
20005796:	2301      	movs	r3, #1
20005798:	4640      	mov	r0, r8
2000579a:	6a21      	ldr	r1, [r4, #32]
2000579c:	47b0      	blx	r6
2000579e:	f1b0 3fff 	cmp.w	r0, #4294967295
200057a2:	4605      	mov	r5, r0
200057a4:	d002      	beq.n	200057ac <_fflush_r+0x13c>
200057a6:	89a3      	ldrh	r3, [r4, #12]
200057a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200057aa:	e79a      	b.n	200056e2 <_fflush_r+0x72>
200057ac:	f8d8 3000 	ldr.w	r3, [r8]
200057b0:	2b1d      	cmp	r3, #29
200057b2:	d0d6      	beq.n	20005762 <_fflush_r+0xf2>
200057b4:	89a3      	ldrh	r3, [r4, #12]
200057b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200057ba:	81a3      	strh	r3, [r4, #12]
200057bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200057c0 <fflush>:
200057c0:	4601      	mov	r1, r0
200057c2:	b128      	cbz	r0, 200057d0 <fflush+0x10>
200057c4:	f648 3314 	movw	r3, #35604	; 0x8b14
200057c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057cc:	6818      	ldr	r0, [r3, #0]
200057ce:	e74f      	b.n	20005670 <_fflush_r>
200057d0:	f648 0384 	movw	r3, #34948	; 0x8884
200057d4:	f245 6171 	movw	r1, #22129	; 0x5671
200057d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057dc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200057e0:	6818      	ldr	r0, [r3, #0]
200057e2:	f000 bbb3 	b.w	20005f4c <_fwalk_reent>
200057e6:	bf00      	nop

200057e8 <__sfp_lock_acquire>:
200057e8:	4770      	bx	lr
200057ea:	bf00      	nop

200057ec <__sfp_lock_release>:
200057ec:	4770      	bx	lr
200057ee:	bf00      	nop

200057f0 <__sinit_lock_acquire>:
200057f0:	4770      	bx	lr
200057f2:	bf00      	nop

200057f4 <__sinit_lock_release>:
200057f4:	4770      	bx	lr
200057f6:	bf00      	nop

200057f8 <__fp_lock>:
200057f8:	2000      	movs	r0, #0
200057fa:	4770      	bx	lr

200057fc <__fp_unlock>:
200057fc:	2000      	movs	r0, #0
200057fe:	4770      	bx	lr

20005800 <__fp_unlock_all>:
20005800:	f648 3314 	movw	r3, #35604	; 0x8b14
20005804:	f245 71fd 	movw	r1, #22525	; 0x57fd
20005808:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000580c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005810:	6818      	ldr	r0, [r3, #0]
20005812:	f000 bbc5 	b.w	20005fa0 <_fwalk>
20005816:	bf00      	nop

20005818 <__fp_lock_all>:
20005818:	f648 3314 	movw	r3, #35604	; 0x8b14
2000581c:	f245 71f9 	movw	r1, #22521	; 0x57f9
20005820:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005824:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005828:	6818      	ldr	r0, [r3, #0]
2000582a:	f000 bbb9 	b.w	20005fa0 <_fwalk>
2000582e:	bf00      	nop

20005830 <_cleanup_r>:
20005830:	f647 4119 	movw	r1, #31769	; 0x7c19
20005834:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005838:	f000 bbb2 	b.w	20005fa0 <_fwalk>

2000583c <_cleanup>:
2000583c:	f648 0384 	movw	r3, #34948	; 0x8884
20005840:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005844:	6818      	ldr	r0, [r3, #0]
20005846:	e7f3      	b.n	20005830 <_cleanup_r>

20005848 <std>:
20005848:	b510      	push	{r4, lr}
2000584a:	4604      	mov	r4, r0
2000584c:	2300      	movs	r3, #0
2000584e:	305c      	adds	r0, #92	; 0x5c
20005850:	81a1      	strh	r1, [r4, #12]
20005852:	4619      	mov	r1, r3
20005854:	81e2      	strh	r2, [r4, #14]
20005856:	2208      	movs	r2, #8
20005858:	6023      	str	r3, [r4, #0]
2000585a:	6063      	str	r3, [r4, #4]
2000585c:	60a3      	str	r3, [r4, #8]
2000585e:	6663      	str	r3, [r4, #100]	; 0x64
20005860:	6123      	str	r3, [r4, #16]
20005862:	6163      	str	r3, [r4, #20]
20005864:	61a3      	str	r3, [r4, #24]
20005866:	f001 f8a9 	bl	200069bc <memset>
2000586a:	f647 0079 	movw	r0, #30841	; 0x7879
2000586e:	f647 013d 	movw	r1, #30781	; 0x783d
20005872:	f647 0215 	movw	r2, #30741	; 0x7815
20005876:	f647 030d 	movw	r3, #30733	; 0x780d
2000587a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000587e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005882:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005886:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000588a:	6260      	str	r0, [r4, #36]	; 0x24
2000588c:	62a1      	str	r1, [r4, #40]	; 0x28
2000588e:	62e2      	str	r2, [r4, #44]	; 0x2c
20005890:	6323      	str	r3, [r4, #48]	; 0x30
20005892:	6224      	str	r4, [r4, #32]
20005894:	bd10      	pop	{r4, pc}
20005896:	bf00      	nop

20005898 <__sfmoreglue>:
20005898:	b570      	push	{r4, r5, r6, lr}
2000589a:	2568      	movs	r5, #104	; 0x68
2000589c:	460e      	mov	r6, r1
2000589e:	fb05 f501 	mul.w	r5, r5, r1
200058a2:	f105 010c 	add.w	r1, r5, #12
200058a6:	f000 fc59 	bl	2000615c <_malloc_r>
200058aa:	4604      	mov	r4, r0
200058ac:	b148      	cbz	r0, 200058c2 <__sfmoreglue+0x2a>
200058ae:	f100 030c 	add.w	r3, r0, #12
200058b2:	2100      	movs	r1, #0
200058b4:	6046      	str	r6, [r0, #4]
200058b6:	462a      	mov	r2, r5
200058b8:	4618      	mov	r0, r3
200058ba:	6021      	str	r1, [r4, #0]
200058bc:	60a3      	str	r3, [r4, #8]
200058be:	f001 f87d 	bl	200069bc <memset>
200058c2:	4620      	mov	r0, r4
200058c4:	bd70      	pop	{r4, r5, r6, pc}
200058c6:	bf00      	nop

200058c8 <__sfp>:
200058c8:	f648 0384 	movw	r3, #34948	; 0x8884
200058cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200058d0:	b570      	push	{r4, r5, r6, lr}
200058d2:	681d      	ldr	r5, [r3, #0]
200058d4:	4606      	mov	r6, r0
200058d6:	69ab      	ldr	r3, [r5, #24]
200058d8:	2b00      	cmp	r3, #0
200058da:	d02a      	beq.n	20005932 <__sfp+0x6a>
200058dc:	35d8      	adds	r5, #216	; 0xd8
200058de:	686b      	ldr	r3, [r5, #4]
200058e0:	68ac      	ldr	r4, [r5, #8]
200058e2:	3b01      	subs	r3, #1
200058e4:	d503      	bpl.n	200058ee <__sfp+0x26>
200058e6:	e020      	b.n	2000592a <__sfp+0x62>
200058e8:	3468      	adds	r4, #104	; 0x68
200058ea:	3b01      	subs	r3, #1
200058ec:	d41d      	bmi.n	2000592a <__sfp+0x62>
200058ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200058f2:	2a00      	cmp	r2, #0
200058f4:	d1f8      	bne.n	200058e8 <__sfp+0x20>
200058f6:	2500      	movs	r5, #0
200058f8:	f04f 33ff 	mov.w	r3, #4294967295
200058fc:	6665      	str	r5, [r4, #100]	; 0x64
200058fe:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20005902:	81e3      	strh	r3, [r4, #14]
20005904:	4629      	mov	r1, r5
20005906:	f04f 0301 	mov.w	r3, #1
2000590a:	6025      	str	r5, [r4, #0]
2000590c:	81a3      	strh	r3, [r4, #12]
2000590e:	2208      	movs	r2, #8
20005910:	60a5      	str	r5, [r4, #8]
20005912:	6065      	str	r5, [r4, #4]
20005914:	6125      	str	r5, [r4, #16]
20005916:	6165      	str	r5, [r4, #20]
20005918:	61a5      	str	r5, [r4, #24]
2000591a:	f001 f84f 	bl	200069bc <memset>
2000591e:	64e5      	str	r5, [r4, #76]	; 0x4c
20005920:	6365      	str	r5, [r4, #52]	; 0x34
20005922:	63a5      	str	r5, [r4, #56]	; 0x38
20005924:	64a5      	str	r5, [r4, #72]	; 0x48
20005926:	4620      	mov	r0, r4
20005928:	bd70      	pop	{r4, r5, r6, pc}
2000592a:	6828      	ldr	r0, [r5, #0]
2000592c:	b128      	cbz	r0, 2000593a <__sfp+0x72>
2000592e:	4605      	mov	r5, r0
20005930:	e7d5      	b.n	200058de <__sfp+0x16>
20005932:	4628      	mov	r0, r5
20005934:	f000 f80c 	bl	20005950 <__sinit>
20005938:	e7d0      	b.n	200058dc <__sfp+0x14>
2000593a:	4630      	mov	r0, r6
2000593c:	2104      	movs	r1, #4
2000593e:	f7ff ffab 	bl	20005898 <__sfmoreglue>
20005942:	6028      	str	r0, [r5, #0]
20005944:	2800      	cmp	r0, #0
20005946:	d1f2      	bne.n	2000592e <__sfp+0x66>
20005948:	230c      	movs	r3, #12
2000594a:	4604      	mov	r4, r0
2000594c:	6033      	str	r3, [r6, #0]
2000594e:	e7ea      	b.n	20005926 <__sfp+0x5e>

20005950 <__sinit>:
20005950:	b570      	push	{r4, r5, r6, lr}
20005952:	6986      	ldr	r6, [r0, #24]
20005954:	4604      	mov	r4, r0
20005956:	b106      	cbz	r6, 2000595a <__sinit+0xa>
20005958:	bd70      	pop	{r4, r5, r6, pc}
2000595a:	f645 0331 	movw	r3, #22577	; 0x5831
2000595e:	2501      	movs	r5, #1
20005960:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005964:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20005968:	6283      	str	r3, [r0, #40]	; 0x28
2000596a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
2000596e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20005972:	6185      	str	r5, [r0, #24]
20005974:	f7ff ffa8 	bl	200058c8 <__sfp>
20005978:	6060      	str	r0, [r4, #4]
2000597a:	4620      	mov	r0, r4
2000597c:	f7ff ffa4 	bl	200058c8 <__sfp>
20005980:	60a0      	str	r0, [r4, #8]
20005982:	4620      	mov	r0, r4
20005984:	f7ff ffa0 	bl	200058c8 <__sfp>
20005988:	4632      	mov	r2, r6
2000598a:	2104      	movs	r1, #4
2000598c:	4623      	mov	r3, r4
2000598e:	60e0      	str	r0, [r4, #12]
20005990:	6860      	ldr	r0, [r4, #4]
20005992:	f7ff ff59 	bl	20005848 <std>
20005996:	462a      	mov	r2, r5
20005998:	68a0      	ldr	r0, [r4, #8]
2000599a:	2109      	movs	r1, #9
2000599c:	4623      	mov	r3, r4
2000599e:	f7ff ff53 	bl	20005848 <std>
200059a2:	4623      	mov	r3, r4
200059a4:	68e0      	ldr	r0, [r4, #12]
200059a6:	2112      	movs	r1, #18
200059a8:	2202      	movs	r2, #2
200059aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
200059ae:	e74b      	b.n	20005848 <std>

200059b0 <_malloc_trim_r>:
200059b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200059b2:	f648 4408 	movw	r4, #35848	; 0x8c08
200059b6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200059ba:	460f      	mov	r7, r1
200059bc:	4605      	mov	r5, r0
200059be:	f001 f867 	bl	20006a90 <__malloc_lock>
200059c2:	68a3      	ldr	r3, [r4, #8]
200059c4:	685e      	ldr	r6, [r3, #4]
200059c6:	f026 0603 	bic.w	r6, r6, #3
200059ca:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
200059ce:	330f      	adds	r3, #15
200059d0:	1bdf      	subs	r7, r3, r7
200059d2:	0b3f      	lsrs	r7, r7, #12
200059d4:	3f01      	subs	r7, #1
200059d6:	033f      	lsls	r7, r7, #12
200059d8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
200059dc:	db07      	blt.n	200059ee <_malloc_trim_r+0x3e>
200059de:	2100      	movs	r1, #0
200059e0:	4628      	mov	r0, r5
200059e2:	f001 feff 	bl	200077e4 <_sbrk_r>
200059e6:	68a3      	ldr	r3, [r4, #8]
200059e8:	18f3      	adds	r3, r6, r3
200059ea:	4283      	cmp	r3, r0
200059ec:	d004      	beq.n	200059f8 <_malloc_trim_r+0x48>
200059ee:	4628      	mov	r0, r5
200059f0:	f001 f850 	bl	20006a94 <__malloc_unlock>
200059f4:	2000      	movs	r0, #0
200059f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200059f8:	4279      	negs	r1, r7
200059fa:	4628      	mov	r0, r5
200059fc:	f001 fef2 	bl	200077e4 <_sbrk_r>
20005a00:	f1b0 3fff 	cmp.w	r0, #4294967295
20005a04:	d010      	beq.n	20005a28 <_malloc_trim_r+0x78>
20005a06:	68a2      	ldr	r2, [r4, #8]
20005a08:	f249 032c 	movw	r3, #36908	; 0x902c
20005a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a10:	1bf6      	subs	r6, r6, r7
20005a12:	f046 0601 	orr.w	r6, r6, #1
20005a16:	4628      	mov	r0, r5
20005a18:	6056      	str	r6, [r2, #4]
20005a1a:	681a      	ldr	r2, [r3, #0]
20005a1c:	1bd7      	subs	r7, r2, r7
20005a1e:	601f      	str	r7, [r3, #0]
20005a20:	f001 f838 	bl	20006a94 <__malloc_unlock>
20005a24:	2001      	movs	r0, #1
20005a26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20005a28:	2100      	movs	r1, #0
20005a2a:	4628      	mov	r0, r5
20005a2c:	f001 feda 	bl	200077e4 <_sbrk_r>
20005a30:	68a3      	ldr	r3, [r4, #8]
20005a32:	1ac2      	subs	r2, r0, r3
20005a34:	2a0f      	cmp	r2, #15
20005a36:	ddda      	ble.n	200059ee <_malloc_trim_r+0x3e>
20005a38:	f249 0410 	movw	r4, #36880	; 0x9010
20005a3c:	f249 012c 	movw	r1, #36908	; 0x902c
20005a40:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005a44:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005a48:	f042 0201 	orr.w	r2, r2, #1
20005a4c:	6824      	ldr	r4, [r4, #0]
20005a4e:	1b00      	subs	r0, r0, r4
20005a50:	6008      	str	r0, [r1, #0]
20005a52:	605a      	str	r2, [r3, #4]
20005a54:	e7cb      	b.n	200059ee <_malloc_trim_r+0x3e>
20005a56:	bf00      	nop

20005a58 <_free_r>:
20005a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005a5c:	4605      	mov	r5, r0
20005a5e:	460c      	mov	r4, r1
20005a60:	2900      	cmp	r1, #0
20005a62:	f000 8088 	beq.w	20005b76 <_free_r+0x11e>
20005a66:	f001 f813 	bl	20006a90 <__malloc_lock>
20005a6a:	f1a4 0208 	sub.w	r2, r4, #8
20005a6e:	f648 4008 	movw	r0, #35848	; 0x8c08
20005a72:	6856      	ldr	r6, [r2, #4]
20005a74:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005a78:	f026 0301 	bic.w	r3, r6, #1
20005a7c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20005a80:	18d1      	adds	r1, r2, r3
20005a82:	458c      	cmp	ip, r1
20005a84:	684f      	ldr	r7, [r1, #4]
20005a86:	f027 0703 	bic.w	r7, r7, #3
20005a8a:	f000 8095 	beq.w	20005bb8 <_free_r+0x160>
20005a8e:	f016 0601 	ands.w	r6, r6, #1
20005a92:	604f      	str	r7, [r1, #4]
20005a94:	d05f      	beq.n	20005b56 <_free_r+0xfe>
20005a96:	2600      	movs	r6, #0
20005a98:	19cc      	adds	r4, r1, r7
20005a9a:	6864      	ldr	r4, [r4, #4]
20005a9c:	f014 0f01 	tst.w	r4, #1
20005aa0:	d106      	bne.n	20005ab0 <_free_r+0x58>
20005aa2:	19db      	adds	r3, r3, r7
20005aa4:	2e00      	cmp	r6, #0
20005aa6:	d07a      	beq.n	20005b9e <_free_r+0x146>
20005aa8:	688c      	ldr	r4, [r1, #8]
20005aaa:	68c9      	ldr	r1, [r1, #12]
20005aac:	608c      	str	r4, [r1, #8]
20005aae:	60e1      	str	r1, [r4, #12]
20005ab0:	f043 0101 	orr.w	r1, r3, #1
20005ab4:	50d3      	str	r3, [r2, r3]
20005ab6:	6051      	str	r1, [r2, #4]
20005ab8:	2e00      	cmp	r6, #0
20005aba:	d147      	bne.n	20005b4c <_free_r+0xf4>
20005abc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20005ac0:	d35b      	bcc.n	20005b7a <_free_r+0x122>
20005ac2:	0a59      	lsrs	r1, r3, #9
20005ac4:	2904      	cmp	r1, #4
20005ac6:	bf9e      	ittt	ls
20005ac8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20005acc:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20005ad0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005ad4:	d928      	bls.n	20005b28 <_free_r+0xd0>
20005ad6:	2914      	cmp	r1, #20
20005ad8:	bf9c      	itt	ls
20005ada:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20005ade:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005ae2:	d921      	bls.n	20005b28 <_free_r+0xd0>
20005ae4:	2954      	cmp	r1, #84	; 0x54
20005ae6:	bf9e      	ittt	ls
20005ae8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20005aec:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20005af0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005af4:	d918      	bls.n	20005b28 <_free_r+0xd0>
20005af6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20005afa:	bf9e      	ittt	ls
20005afc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20005b00:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20005b04:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005b08:	d90e      	bls.n	20005b28 <_free_r+0xd0>
20005b0a:	f240 5c54 	movw	ip, #1364	; 0x554
20005b0e:	4561      	cmp	r1, ip
20005b10:	bf95      	itete	ls
20005b12:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20005b16:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20005b1a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20005b1e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20005b22:	bf98      	it	ls
20005b24:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005b28:	1904      	adds	r4, r0, r4
20005b2a:	68a1      	ldr	r1, [r4, #8]
20005b2c:	42a1      	cmp	r1, r4
20005b2e:	d103      	bne.n	20005b38 <_free_r+0xe0>
20005b30:	e064      	b.n	20005bfc <_free_r+0x1a4>
20005b32:	6889      	ldr	r1, [r1, #8]
20005b34:	428c      	cmp	r4, r1
20005b36:	d004      	beq.n	20005b42 <_free_r+0xea>
20005b38:	6848      	ldr	r0, [r1, #4]
20005b3a:	f020 0003 	bic.w	r0, r0, #3
20005b3e:	4283      	cmp	r3, r0
20005b40:	d3f7      	bcc.n	20005b32 <_free_r+0xda>
20005b42:	68cb      	ldr	r3, [r1, #12]
20005b44:	60d3      	str	r3, [r2, #12]
20005b46:	6091      	str	r1, [r2, #8]
20005b48:	60ca      	str	r2, [r1, #12]
20005b4a:	609a      	str	r2, [r3, #8]
20005b4c:	4628      	mov	r0, r5
20005b4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20005b52:	f000 bf9f 	b.w	20006a94 <__malloc_unlock>
20005b56:	f854 4c08 	ldr.w	r4, [r4, #-8]
20005b5a:	f100 0c08 	add.w	ip, r0, #8
20005b5e:	1b12      	subs	r2, r2, r4
20005b60:	191b      	adds	r3, r3, r4
20005b62:	6894      	ldr	r4, [r2, #8]
20005b64:	4564      	cmp	r4, ip
20005b66:	d047      	beq.n	20005bf8 <_free_r+0x1a0>
20005b68:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20005b6c:	f8cc 4008 	str.w	r4, [ip, #8]
20005b70:	f8c4 c00c 	str.w	ip, [r4, #12]
20005b74:	e790      	b.n	20005a98 <_free_r+0x40>
20005b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005b7a:	08db      	lsrs	r3, r3, #3
20005b7c:	f04f 0c01 	mov.w	ip, #1
20005b80:	6846      	ldr	r6, [r0, #4]
20005b82:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20005b86:	109b      	asrs	r3, r3, #2
20005b88:	fa0c f303 	lsl.w	r3, ip, r3
20005b8c:	60d1      	str	r1, [r2, #12]
20005b8e:	688c      	ldr	r4, [r1, #8]
20005b90:	ea46 0303 	orr.w	r3, r6, r3
20005b94:	6043      	str	r3, [r0, #4]
20005b96:	6094      	str	r4, [r2, #8]
20005b98:	60e2      	str	r2, [r4, #12]
20005b9a:	608a      	str	r2, [r1, #8]
20005b9c:	e7d6      	b.n	20005b4c <_free_r+0xf4>
20005b9e:	688c      	ldr	r4, [r1, #8]
20005ba0:	4f1c      	ldr	r7, [pc, #112]	; (20005c14 <_free_r+0x1bc>)
20005ba2:	42bc      	cmp	r4, r7
20005ba4:	d181      	bne.n	20005aaa <_free_r+0x52>
20005ba6:	50d3      	str	r3, [r2, r3]
20005ba8:	f043 0301 	orr.w	r3, r3, #1
20005bac:	60e2      	str	r2, [r4, #12]
20005bae:	60a2      	str	r2, [r4, #8]
20005bb0:	6053      	str	r3, [r2, #4]
20005bb2:	6094      	str	r4, [r2, #8]
20005bb4:	60d4      	str	r4, [r2, #12]
20005bb6:	e7c9      	b.n	20005b4c <_free_r+0xf4>
20005bb8:	18fb      	adds	r3, r7, r3
20005bba:	f016 0f01 	tst.w	r6, #1
20005bbe:	d107      	bne.n	20005bd0 <_free_r+0x178>
20005bc0:	f854 1c08 	ldr.w	r1, [r4, #-8]
20005bc4:	1a52      	subs	r2, r2, r1
20005bc6:	185b      	adds	r3, r3, r1
20005bc8:	68d4      	ldr	r4, [r2, #12]
20005bca:	6891      	ldr	r1, [r2, #8]
20005bcc:	60a1      	str	r1, [r4, #8]
20005bce:	60cc      	str	r4, [r1, #12]
20005bd0:	f249 0114 	movw	r1, #36884	; 0x9014
20005bd4:	6082      	str	r2, [r0, #8]
20005bd6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005bda:	f043 0001 	orr.w	r0, r3, #1
20005bde:	6050      	str	r0, [r2, #4]
20005be0:	680a      	ldr	r2, [r1, #0]
20005be2:	4293      	cmp	r3, r2
20005be4:	d3b2      	bcc.n	20005b4c <_free_r+0xf4>
20005be6:	f249 0328 	movw	r3, #36904	; 0x9028
20005bea:	4628      	mov	r0, r5
20005bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005bf0:	6819      	ldr	r1, [r3, #0]
20005bf2:	f7ff fedd 	bl	200059b0 <_malloc_trim_r>
20005bf6:	e7a9      	b.n	20005b4c <_free_r+0xf4>
20005bf8:	2601      	movs	r6, #1
20005bfa:	e74d      	b.n	20005a98 <_free_r+0x40>
20005bfc:	2601      	movs	r6, #1
20005bfe:	6844      	ldr	r4, [r0, #4]
20005c00:	ea4f 0cac 	mov.w	ip, ip, asr #2
20005c04:	460b      	mov	r3, r1
20005c06:	fa06 fc0c 	lsl.w	ip, r6, ip
20005c0a:	ea44 040c 	orr.w	r4, r4, ip
20005c0e:	6044      	str	r4, [r0, #4]
20005c10:	e798      	b.n	20005b44 <_free_r+0xec>
20005c12:	bf00      	nop
20005c14:	20008c10 	.word	0x20008c10

20005c18 <__sfvwrite_r>:
20005c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005c1c:	6893      	ldr	r3, [r2, #8]
20005c1e:	b085      	sub	sp, #20
20005c20:	4690      	mov	r8, r2
20005c22:	460c      	mov	r4, r1
20005c24:	9003      	str	r0, [sp, #12]
20005c26:	2b00      	cmp	r3, #0
20005c28:	d064      	beq.n	20005cf4 <__sfvwrite_r+0xdc>
20005c2a:	8988      	ldrh	r0, [r1, #12]
20005c2c:	fa1f fa80 	uxth.w	sl, r0
20005c30:	f01a 0f08 	tst.w	sl, #8
20005c34:	f000 80a0 	beq.w	20005d78 <__sfvwrite_r+0x160>
20005c38:	690b      	ldr	r3, [r1, #16]
20005c3a:	2b00      	cmp	r3, #0
20005c3c:	f000 809c 	beq.w	20005d78 <__sfvwrite_r+0x160>
20005c40:	f01a 0b02 	ands.w	fp, sl, #2
20005c44:	f8d8 5000 	ldr.w	r5, [r8]
20005c48:	bf1c      	itt	ne
20005c4a:	f04f 0a00 	movne.w	sl, #0
20005c4e:	4657      	movne	r7, sl
20005c50:	d136      	bne.n	20005cc0 <__sfvwrite_r+0xa8>
20005c52:	f01a 0a01 	ands.w	sl, sl, #1
20005c56:	bf1d      	ittte	ne
20005c58:	46dc      	movne	ip, fp
20005c5a:	46d9      	movne	r9, fp
20005c5c:	465f      	movne	r7, fp
20005c5e:	4656      	moveq	r6, sl
20005c60:	d152      	bne.n	20005d08 <__sfvwrite_r+0xf0>
20005c62:	b326      	cbz	r6, 20005cae <__sfvwrite_r+0x96>
20005c64:	b280      	uxth	r0, r0
20005c66:	68a7      	ldr	r7, [r4, #8]
20005c68:	f410 7f00 	tst.w	r0, #512	; 0x200
20005c6c:	f000 808f 	beq.w	20005d8e <__sfvwrite_r+0x176>
20005c70:	42be      	cmp	r6, r7
20005c72:	46bb      	mov	fp, r7
20005c74:	f080 80a7 	bcs.w	20005dc6 <__sfvwrite_r+0x1ae>
20005c78:	6820      	ldr	r0, [r4, #0]
20005c7a:	4637      	mov	r7, r6
20005c7c:	46b3      	mov	fp, r6
20005c7e:	465a      	mov	r2, fp
20005c80:	4651      	mov	r1, sl
20005c82:	f000 fe3f 	bl	20006904 <memmove>
20005c86:	68a2      	ldr	r2, [r4, #8]
20005c88:	6823      	ldr	r3, [r4, #0]
20005c8a:	46b1      	mov	r9, r6
20005c8c:	1bd7      	subs	r7, r2, r7
20005c8e:	60a7      	str	r7, [r4, #8]
20005c90:	4637      	mov	r7, r6
20005c92:	445b      	add	r3, fp
20005c94:	6023      	str	r3, [r4, #0]
20005c96:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005c9a:	ebc9 0606 	rsb	r6, r9, r6
20005c9e:	44ca      	add	sl, r9
20005ca0:	1bdf      	subs	r7, r3, r7
20005ca2:	f8c8 7008 	str.w	r7, [r8, #8]
20005ca6:	b32f      	cbz	r7, 20005cf4 <__sfvwrite_r+0xdc>
20005ca8:	89a0      	ldrh	r0, [r4, #12]
20005caa:	2e00      	cmp	r6, #0
20005cac:	d1da      	bne.n	20005c64 <__sfvwrite_r+0x4c>
20005cae:	f8d5 a000 	ldr.w	sl, [r5]
20005cb2:	686e      	ldr	r6, [r5, #4]
20005cb4:	3508      	adds	r5, #8
20005cb6:	e7d4      	b.n	20005c62 <__sfvwrite_r+0x4a>
20005cb8:	f8d5 a000 	ldr.w	sl, [r5]
20005cbc:	686f      	ldr	r7, [r5, #4]
20005cbe:	3508      	adds	r5, #8
20005cc0:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20005cc4:	bf34      	ite	cc
20005cc6:	463b      	movcc	r3, r7
20005cc8:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20005ccc:	4652      	mov	r2, sl
20005cce:	9803      	ldr	r0, [sp, #12]
20005cd0:	2f00      	cmp	r7, #0
20005cd2:	d0f1      	beq.n	20005cb8 <__sfvwrite_r+0xa0>
20005cd4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20005cd6:	6a21      	ldr	r1, [r4, #32]
20005cd8:	47b0      	blx	r6
20005cda:	2800      	cmp	r0, #0
20005cdc:	4482      	add	sl, r0
20005cde:	ebc0 0707 	rsb	r7, r0, r7
20005ce2:	f340 80ec 	ble.w	20005ebe <__sfvwrite_r+0x2a6>
20005ce6:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005cea:	1a18      	subs	r0, r3, r0
20005cec:	f8c8 0008 	str.w	r0, [r8, #8]
20005cf0:	2800      	cmp	r0, #0
20005cf2:	d1e5      	bne.n	20005cc0 <__sfvwrite_r+0xa8>
20005cf4:	2000      	movs	r0, #0
20005cf6:	b005      	add	sp, #20
20005cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005cfc:	f8d5 9000 	ldr.w	r9, [r5]
20005d00:	f04f 0c00 	mov.w	ip, #0
20005d04:	686f      	ldr	r7, [r5, #4]
20005d06:	3508      	adds	r5, #8
20005d08:	2f00      	cmp	r7, #0
20005d0a:	d0f7      	beq.n	20005cfc <__sfvwrite_r+0xe4>
20005d0c:	f1bc 0f00 	cmp.w	ip, #0
20005d10:	f000 80b5 	beq.w	20005e7e <__sfvwrite_r+0x266>
20005d14:	6963      	ldr	r3, [r4, #20]
20005d16:	45bb      	cmp	fp, r7
20005d18:	bf34      	ite	cc
20005d1a:	46da      	movcc	sl, fp
20005d1c:	46ba      	movcs	sl, r7
20005d1e:	68a6      	ldr	r6, [r4, #8]
20005d20:	6820      	ldr	r0, [r4, #0]
20005d22:	6922      	ldr	r2, [r4, #16]
20005d24:	199e      	adds	r6, r3, r6
20005d26:	4290      	cmp	r0, r2
20005d28:	bf94      	ite	ls
20005d2a:	2200      	movls	r2, #0
20005d2c:	2201      	movhi	r2, #1
20005d2e:	45b2      	cmp	sl, r6
20005d30:	bfd4      	ite	le
20005d32:	2200      	movle	r2, #0
20005d34:	f002 0201 	andgt.w	r2, r2, #1
20005d38:	2a00      	cmp	r2, #0
20005d3a:	f040 80ae 	bne.w	20005e9a <__sfvwrite_r+0x282>
20005d3e:	459a      	cmp	sl, r3
20005d40:	f2c0 8082 	blt.w	20005e48 <__sfvwrite_r+0x230>
20005d44:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20005d46:	464a      	mov	r2, r9
20005d48:	f8cd c004 	str.w	ip, [sp, #4]
20005d4c:	9803      	ldr	r0, [sp, #12]
20005d4e:	6a21      	ldr	r1, [r4, #32]
20005d50:	47b0      	blx	r6
20005d52:	f8dd c004 	ldr.w	ip, [sp, #4]
20005d56:	1e06      	subs	r6, r0, #0
20005d58:	f340 80b1 	ble.w	20005ebe <__sfvwrite_r+0x2a6>
20005d5c:	ebbb 0b06 	subs.w	fp, fp, r6
20005d60:	f000 8086 	beq.w	20005e70 <__sfvwrite_r+0x258>
20005d64:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005d68:	44b1      	add	r9, r6
20005d6a:	1bbf      	subs	r7, r7, r6
20005d6c:	1b9e      	subs	r6, r3, r6
20005d6e:	f8c8 6008 	str.w	r6, [r8, #8]
20005d72:	2e00      	cmp	r6, #0
20005d74:	d1c8      	bne.n	20005d08 <__sfvwrite_r+0xf0>
20005d76:	e7bd      	b.n	20005cf4 <__sfvwrite_r+0xdc>
20005d78:	9803      	ldr	r0, [sp, #12]
20005d7a:	4621      	mov	r1, r4
20005d7c:	f7fe fc18 	bl	200045b0 <__swsetup_r>
20005d80:	2800      	cmp	r0, #0
20005d82:	f040 80d4 	bne.w	20005f2e <__sfvwrite_r+0x316>
20005d86:	89a0      	ldrh	r0, [r4, #12]
20005d88:	fa1f fa80 	uxth.w	sl, r0
20005d8c:	e758      	b.n	20005c40 <__sfvwrite_r+0x28>
20005d8e:	6820      	ldr	r0, [r4, #0]
20005d90:	46b9      	mov	r9, r7
20005d92:	6923      	ldr	r3, [r4, #16]
20005d94:	4298      	cmp	r0, r3
20005d96:	bf94      	ite	ls
20005d98:	2300      	movls	r3, #0
20005d9a:	2301      	movhi	r3, #1
20005d9c:	42b7      	cmp	r7, r6
20005d9e:	bf2c      	ite	cs
20005da0:	2300      	movcs	r3, #0
20005da2:	f003 0301 	andcc.w	r3, r3, #1
20005da6:	2b00      	cmp	r3, #0
20005da8:	f040 809d 	bne.w	20005ee6 <__sfvwrite_r+0x2ce>
20005dac:	6963      	ldr	r3, [r4, #20]
20005dae:	429e      	cmp	r6, r3
20005db0:	f0c0 808c 	bcc.w	20005ecc <__sfvwrite_r+0x2b4>
20005db4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20005db6:	4652      	mov	r2, sl
20005db8:	9803      	ldr	r0, [sp, #12]
20005dba:	6a21      	ldr	r1, [r4, #32]
20005dbc:	47b8      	blx	r7
20005dbe:	1e07      	subs	r7, r0, #0
20005dc0:	dd7d      	ble.n	20005ebe <__sfvwrite_r+0x2a6>
20005dc2:	46b9      	mov	r9, r7
20005dc4:	e767      	b.n	20005c96 <__sfvwrite_r+0x7e>
20005dc6:	f410 6f90 	tst.w	r0, #1152	; 0x480
20005dca:	bf08      	it	eq
20005dcc:	6820      	ldreq	r0, [r4, #0]
20005dce:	f43f af56 	beq.w	20005c7e <__sfvwrite_r+0x66>
20005dd2:	6962      	ldr	r2, [r4, #20]
20005dd4:	6921      	ldr	r1, [r4, #16]
20005dd6:	6823      	ldr	r3, [r4, #0]
20005dd8:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20005ddc:	1a5b      	subs	r3, r3, r1
20005dde:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20005de2:	f103 0c01 	add.w	ip, r3, #1
20005de6:	44b4      	add	ip, r6
20005de8:	ea4f 0969 	mov.w	r9, r9, asr #1
20005dec:	45e1      	cmp	r9, ip
20005dee:	464a      	mov	r2, r9
20005df0:	bf3c      	itt	cc
20005df2:	46e1      	movcc	r9, ip
20005df4:	464a      	movcc	r2, r9
20005df6:	f410 6f80 	tst.w	r0, #1024	; 0x400
20005dfa:	f000 8083 	beq.w	20005f04 <__sfvwrite_r+0x2ec>
20005dfe:	4611      	mov	r1, r2
20005e00:	9803      	ldr	r0, [sp, #12]
20005e02:	9302      	str	r3, [sp, #8]
20005e04:	f000 f9aa 	bl	2000615c <_malloc_r>
20005e08:	9b02      	ldr	r3, [sp, #8]
20005e0a:	2800      	cmp	r0, #0
20005e0c:	f000 8099 	beq.w	20005f42 <__sfvwrite_r+0x32a>
20005e10:	461a      	mov	r2, r3
20005e12:	6921      	ldr	r1, [r4, #16]
20005e14:	9302      	str	r3, [sp, #8]
20005e16:	9001      	str	r0, [sp, #4]
20005e18:	f000 fcac 	bl	20006774 <memcpy>
20005e1c:	89a2      	ldrh	r2, [r4, #12]
20005e1e:	9b02      	ldr	r3, [sp, #8]
20005e20:	f8dd c004 	ldr.w	ip, [sp, #4]
20005e24:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20005e28:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20005e2c:	81a2      	strh	r2, [r4, #12]
20005e2e:	ebc3 0209 	rsb	r2, r3, r9
20005e32:	eb0c 0003 	add.w	r0, ip, r3
20005e36:	4637      	mov	r7, r6
20005e38:	46b3      	mov	fp, r6
20005e3a:	60a2      	str	r2, [r4, #8]
20005e3c:	f8c4 c010 	str.w	ip, [r4, #16]
20005e40:	6020      	str	r0, [r4, #0]
20005e42:	f8c4 9014 	str.w	r9, [r4, #20]
20005e46:	e71a      	b.n	20005c7e <__sfvwrite_r+0x66>
20005e48:	4652      	mov	r2, sl
20005e4a:	4649      	mov	r1, r9
20005e4c:	4656      	mov	r6, sl
20005e4e:	f8cd c004 	str.w	ip, [sp, #4]
20005e52:	f000 fd57 	bl	20006904 <memmove>
20005e56:	68a2      	ldr	r2, [r4, #8]
20005e58:	6823      	ldr	r3, [r4, #0]
20005e5a:	ebbb 0b06 	subs.w	fp, fp, r6
20005e5e:	ebca 0202 	rsb	r2, sl, r2
20005e62:	f8dd c004 	ldr.w	ip, [sp, #4]
20005e66:	4453      	add	r3, sl
20005e68:	60a2      	str	r2, [r4, #8]
20005e6a:	6023      	str	r3, [r4, #0]
20005e6c:	f47f af7a 	bne.w	20005d64 <__sfvwrite_r+0x14c>
20005e70:	9803      	ldr	r0, [sp, #12]
20005e72:	4621      	mov	r1, r4
20005e74:	f7ff fbfc 	bl	20005670 <_fflush_r>
20005e78:	bb08      	cbnz	r0, 20005ebe <__sfvwrite_r+0x2a6>
20005e7a:	46dc      	mov	ip, fp
20005e7c:	e772      	b.n	20005d64 <__sfvwrite_r+0x14c>
20005e7e:	4648      	mov	r0, r9
20005e80:	210a      	movs	r1, #10
20005e82:	463a      	mov	r2, r7
20005e84:	f000 fc3c 	bl	20006700 <memchr>
20005e88:	2800      	cmp	r0, #0
20005e8a:	d04b      	beq.n	20005f24 <__sfvwrite_r+0x30c>
20005e8c:	f100 0b01 	add.w	fp, r0, #1
20005e90:	f04f 0c01 	mov.w	ip, #1
20005e94:	ebc9 0b0b 	rsb	fp, r9, fp
20005e98:	e73c      	b.n	20005d14 <__sfvwrite_r+0xfc>
20005e9a:	4649      	mov	r1, r9
20005e9c:	4632      	mov	r2, r6
20005e9e:	f8cd c004 	str.w	ip, [sp, #4]
20005ea2:	f000 fd2f 	bl	20006904 <memmove>
20005ea6:	6823      	ldr	r3, [r4, #0]
20005ea8:	4621      	mov	r1, r4
20005eaa:	9803      	ldr	r0, [sp, #12]
20005eac:	199b      	adds	r3, r3, r6
20005eae:	6023      	str	r3, [r4, #0]
20005eb0:	f7ff fbde 	bl	20005670 <_fflush_r>
20005eb4:	f8dd c004 	ldr.w	ip, [sp, #4]
20005eb8:	2800      	cmp	r0, #0
20005eba:	f43f af4f 	beq.w	20005d5c <__sfvwrite_r+0x144>
20005ebe:	89a3      	ldrh	r3, [r4, #12]
20005ec0:	f04f 30ff 	mov.w	r0, #4294967295
20005ec4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005ec8:	81a3      	strh	r3, [r4, #12]
20005eca:	e714      	b.n	20005cf6 <__sfvwrite_r+0xde>
20005ecc:	4632      	mov	r2, r6
20005ece:	4651      	mov	r1, sl
20005ed0:	f000 fd18 	bl	20006904 <memmove>
20005ed4:	68a2      	ldr	r2, [r4, #8]
20005ed6:	6823      	ldr	r3, [r4, #0]
20005ed8:	4637      	mov	r7, r6
20005eda:	1b92      	subs	r2, r2, r6
20005edc:	46b1      	mov	r9, r6
20005ede:	199b      	adds	r3, r3, r6
20005ee0:	60a2      	str	r2, [r4, #8]
20005ee2:	6023      	str	r3, [r4, #0]
20005ee4:	e6d7      	b.n	20005c96 <__sfvwrite_r+0x7e>
20005ee6:	4651      	mov	r1, sl
20005ee8:	463a      	mov	r2, r7
20005eea:	f000 fd0b 	bl	20006904 <memmove>
20005eee:	6823      	ldr	r3, [r4, #0]
20005ef0:	9803      	ldr	r0, [sp, #12]
20005ef2:	4621      	mov	r1, r4
20005ef4:	19db      	adds	r3, r3, r7
20005ef6:	6023      	str	r3, [r4, #0]
20005ef8:	f7ff fbba 	bl	20005670 <_fflush_r>
20005efc:	2800      	cmp	r0, #0
20005efe:	f43f aeca 	beq.w	20005c96 <__sfvwrite_r+0x7e>
20005f02:	e7dc      	b.n	20005ebe <__sfvwrite_r+0x2a6>
20005f04:	9803      	ldr	r0, [sp, #12]
20005f06:	9302      	str	r3, [sp, #8]
20005f08:	f001 fa72 	bl	200073f0 <_realloc_r>
20005f0c:	9b02      	ldr	r3, [sp, #8]
20005f0e:	4684      	mov	ip, r0
20005f10:	2800      	cmp	r0, #0
20005f12:	d18c      	bne.n	20005e2e <__sfvwrite_r+0x216>
20005f14:	6921      	ldr	r1, [r4, #16]
20005f16:	9803      	ldr	r0, [sp, #12]
20005f18:	f7ff fd9e 	bl	20005a58 <_free_r>
20005f1c:	9903      	ldr	r1, [sp, #12]
20005f1e:	230c      	movs	r3, #12
20005f20:	600b      	str	r3, [r1, #0]
20005f22:	e7cc      	b.n	20005ebe <__sfvwrite_r+0x2a6>
20005f24:	f107 0b01 	add.w	fp, r7, #1
20005f28:	f04f 0c01 	mov.w	ip, #1
20005f2c:	e6f2      	b.n	20005d14 <__sfvwrite_r+0xfc>
20005f2e:	9903      	ldr	r1, [sp, #12]
20005f30:	2209      	movs	r2, #9
20005f32:	89a3      	ldrh	r3, [r4, #12]
20005f34:	f04f 30ff 	mov.w	r0, #4294967295
20005f38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005f3c:	600a      	str	r2, [r1, #0]
20005f3e:	81a3      	strh	r3, [r4, #12]
20005f40:	e6d9      	b.n	20005cf6 <__sfvwrite_r+0xde>
20005f42:	9a03      	ldr	r2, [sp, #12]
20005f44:	230c      	movs	r3, #12
20005f46:	6013      	str	r3, [r2, #0]
20005f48:	e7b9      	b.n	20005ebe <__sfvwrite_r+0x2a6>
20005f4a:	bf00      	nop

20005f4c <_fwalk_reent>:
20005f4c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20005f50:	4607      	mov	r7, r0
20005f52:	468a      	mov	sl, r1
20005f54:	f7ff fc48 	bl	200057e8 <__sfp_lock_acquire>
20005f58:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20005f5c:	bf08      	it	eq
20005f5e:	46b0      	moveq	r8, r6
20005f60:	d018      	beq.n	20005f94 <_fwalk_reent+0x48>
20005f62:	f04f 0800 	mov.w	r8, #0
20005f66:	6875      	ldr	r5, [r6, #4]
20005f68:	68b4      	ldr	r4, [r6, #8]
20005f6a:	3d01      	subs	r5, #1
20005f6c:	d40f      	bmi.n	20005f8e <_fwalk_reent+0x42>
20005f6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20005f72:	b14b      	cbz	r3, 20005f88 <_fwalk_reent+0x3c>
20005f74:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20005f78:	4621      	mov	r1, r4
20005f7a:	4638      	mov	r0, r7
20005f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
20005f80:	d002      	beq.n	20005f88 <_fwalk_reent+0x3c>
20005f82:	47d0      	blx	sl
20005f84:	ea48 0800 	orr.w	r8, r8, r0
20005f88:	3468      	adds	r4, #104	; 0x68
20005f8a:	3d01      	subs	r5, #1
20005f8c:	d5ef      	bpl.n	20005f6e <_fwalk_reent+0x22>
20005f8e:	6836      	ldr	r6, [r6, #0]
20005f90:	2e00      	cmp	r6, #0
20005f92:	d1e8      	bne.n	20005f66 <_fwalk_reent+0x1a>
20005f94:	f7ff fc2a 	bl	200057ec <__sfp_lock_release>
20005f98:	4640      	mov	r0, r8
20005f9a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20005f9e:	bf00      	nop

20005fa0 <_fwalk>:
20005fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005fa4:	4606      	mov	r6, r0
20005fa6:	4688      	mov	r8, r1
20005fa8:	f7ff fc1e 	bl	200057e8 <__sfp_lock_acquire>
20005fac:	36d8      	adds	r6, #216	; 0xd8
20005fae:	bf08      	it	eq
20005fb0:	4637      	moveq	r7, r6
20005fb2:	d015      	beq.n	20005fe0 <_fwalk+0x40>
20005fb4:	2700      	movs	r7, #0
20005fb6:	6875      	ldr	r5, [r6, #4]
20005fb8:	68b4      	ldr	r4, [r6, #8]
20005fba:	3d01      	subs	r5, #1
20005fbc:	d40d      	bmi.n	20005fda <_fwalk+0x3a>
20005fbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20005fc2:	b13b      	cbz	r3, 20005fd4 <_fwalk+0x34>
20005fc4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20005fc8:	4620      	mov	r0, r4
20005fca:	f1b3 3fff 	cmp.w	r3, #4294967295
20005fce:	d001      	beq.n	20005fd4 <_fwalk+0x34>
20005fd0:	47c0      	blx	r8
20005fd2:	4307      	orrs	r7, r0
20005fd4:	3468      	adds	r4, #104	; 0x68
20005fd6:	3d01      	subs	r5, #1
20005fd8:	d5f1      	bpl.n	20005fbe <_fwalk+0x1e>
20005fda:	6836      	ldr	r6, [r6, #0]
20005fdc:	2e00      	cmp	r6, #0
20005fde:	d1ea      	bne.n	20005fb6 <_fwalk+0x16>
20005fe0:	f7ff fc04 	bl	200057ec <__sfp_lock_release>
20005fe4:	4638      	mov	r0, r7
20005fe6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005fea:	bf00      	nop

20005fec <__locale_charset>:
20005fec:	f648 1360 	movw	r3, #35168	; 0x8960
20005ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ff4:	6818      	ldr	r0, [r3, #0]
20005ff6:	4770      	bx	lr

20005ff8 <_localeconv_r>:
20005ff8:	4800      	ldr	r0, [pc, #0]	; (20005ffc <_localeconv_r+0x4>)
20005ffa:	4770      	bx	lr
20005ffc:	20008964 	.word	0x20008964

20006000 <localeconv>:
20006000:	4800      	ldr	r0, [pc, #0]	; (20006004 <localeconv+0x4>)
20006002:	4770      	bx	lr
20006004:	20008964 	.word	0x20008964

20006008 <_setlocale_r>:
20006008:	b570      	push	{r4, r5, r6, lr}
2000600a:	4605      	mov	r5, r0
2000600c:	460e      	mov	r6, r1
2000600e:	4614      	mov	r4, r2
20006010:	b172      	cbz	r2, 20006030 <_setlocale_r+0x28>
20006012:	f648 0188 	movw	r1, #34952	; 0x8888
20006016:	4610      	mov	r0, r2
20006018:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000601c:	f001 fc3e 	bl	2000789c <strcmp>
20006020:	b958      	cbnz	r0, 2000603a <_setlocale_r+0x32>
20006022:	f648 0088 	movw	r0, #34952	; 0x8888
20006026:	622c      	str	r4, [r5, #32]
20006028:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000602c:	61ee      	str	r6, [r5, #28]
2000602e:	bd70      	pop	{r4, r5, r6, pc}
20006030:	f648 0088 	movw	r0, #34952	; 0x8888
20006034:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006038:	bd70      	pop	{r4, r5, r6, pc}
2000603a:	f648 01bc 	movw	r1, #35004	; 0x88bc
2000603e:	4620      	mov	r0, r4
20006040:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006044:	f001 fc2a 	bl	2000789c <strcmp>
20006048:	2800      	cmp	r0, #0
2000604a:	d0ea      	beq.n	20006022 <_setlocale_r+0x1a>
2000604c:	2000      	movs	r0, #0
2000604e:	bd70      	pop	{r4, r5, r6, pc}

20006050 <setlocale>:
20006050:	f648 3314 	movw	r3, #35604	; 0x8b14
20006054:	460a      	mov	r2, r1
20006056:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000605a:	4601      	mov	r1, r0
2000605c:	6818      	ldr	r0, [r3, #0]
2000605e:	e7d3      	b.n	20006008 <_setlocale_r>

20006060 <__smakebuf_r>:
20006060:	898b      	ldrh	r3, [r1, #12]
20006062:	b5f0      	push	{r4, r5, r6, r7, lr}
20006064:	460c      	mov	r4, r1
20006066:	b29a      	uxth	r2, r3
20006068:	b091      	sub	sp, #68	; 0x44
2000606a:	f012 0f02 	tst.w	r2, #2
2000606e:	4605      	mov	r5, r0
20006070:	d141      	bne.n	200060f6 <__smakebuf_r+0x96>
20006072:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006076:	2900      	cmp	r1, #0
20006078:	db18      	blt.n	200060ac <__smakebuf_r+0x4c>
2000607a:	aa01      	add	r2, sp, #4
2000607c:	f001 fdd4 	bl	20007c28 <_fstat_r>
20006080:	2800      	cmp	r0, #0
20006082:	db11      	blt.n	200060a8 <__smakebuf_r+0x48>
20006084:	9b02      	ldr	r3, [sp, #8]
20006086:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000608a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000608e:	bf14      	ite	ne
20006090:	2700      	movne	r7, #0
20006092:	2701      	moveq	r7, #1
20006094:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20006098:	d040      	beq.n	2000611c <__smakebuf_r+0xbc>
2000609a:	89a3      	ldrh	r3, [r4, #12]
2000609c:	f44f 6680 	mov.w	r6, #1024	; 0x400
200060a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200060a4:	81a3      	strh	r3, [r4, #12]
200060a6:	e00b      	b.n	200060c0 <__smakebuf_r+0x60>
200060a8:	89a3      	ldrh	r3, [r4, #12]
200060aa:	b29a      	uxth	r2, r3
200060ac:	f012 0f80 	tst.w	r2, #128	; 0x80
200060b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200060b4:	bf0c      	ite	eq
200060b6:	f44f 6680 	moveq.w	r6, #1024	; 0x400
200060ba:	2640      	movne	r6, #64	; 0x40
200060bc:	2700      	movs	r7, #0
200060be:	81a3      	strh	r3, [r4, #12]
200060c0:	4628      	mov	r0, r5
200060c2:	4631      	mov	r1, r6
200060c4:	f000 f84a 	bl	2000615c <_malloc_r>
200060c8:	b170      	cbz	r0, 200060e8 <__smakebuf_r+0x88>
200060ca:	89a1      	ldrh	r1, [r4, #12]
200060cc:	f645 0231 	movw	r2, #22577	; 0x5831
200060d0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200060d4:	6120      	str	r0, [r4, #16]
200060d6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
200060da:	6166      	str	r6, [r4, #20]
200060dc:	62aa      	str	r2, [r5, #40]	; 0x28
200060de:	81a1      	strh	r1, [r4, #12]
200060e0:	6020      	str	r0, [r4, #0]
200060e2:	b97f      	cbnz	r7, 20006104 <__smakebuf_r+0xa4>
200060e4:	b011      	add	sp, #68	; 0x44
200060e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
200060e8:	89a3      	ldrh	r3, [r4, #12]
200060ea:	f413 7f00 	tst.w	r3, #512	; 0x200
200060ee:	d1f9      	bne.n	200060e4 <__smakebuf_r+0x84>
200060f0:	f043 0302 	orr.w	r3, r3, #2
200060f4:	81a3      	strh	r3, [r4, #12]
200060f6:	f104 0347 	add.w	r3, r4, #71	; 0x47
200060fa:	6123      	str	r3, [r4, #16]
200060fc:	6023      	str	r3, [r4, #0]
200060fe:	2301      	movs	r3, #1
20006100:	6163      	str	r3, [r4, #20]
20006102:	e7ef      	b.n	200060e4 <__smakebuf_r+0x84>
20006104:	4628      	mov	r0, r5
20006106:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000610a:	f001 fda3 	bl	20007c54 <_isatty_r>
2000610e:	2800      	cmp	r0, #0
20006110:	d0e8      	beq.n	200060e4 <__smakebuf_r+0x84>
20006112:	89a3      	ldrh	r3, [r4, #12]
20006114:	f043 0301 	orr.w	r3, r3, #1
20006118:	81a3      	strh	r3, [r4, #12]
2000611a:	e7e3      	b.n	200060e4 <__smakebuf_r+0x84>
2000611c:	f647 0315 	movw	r3, #30741	; 0x7815
20006120:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20006122:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006126:	429a      	cmp	r2, r3
20006128:	d1b7      	bne.n	2000609a <__smakebuf_r+0x3a>
2000612a:	89a2      	ldrh	r2, [r4, #12]
2000612c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20006130:	461e      	mov	r6, r3
20006132:	6523      	str	r3, [r4, #80]	; 0x50
20006134:	ea42 0303 	orr.w	r3, r2, r3
20006138:	81a3      	strh	r3, [r4, #12]
2000613a:	e7c1      	b.n	200060c0 <__smakebuf_r+0x60>

2000613c <free>:
2000613c:	f648 3314 	movw	r3, #35604	; 0x8b14
20006140:	4601      	mov	r1, r0
20006142:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006146:	6818      	ldr	r0, [r3, #0]
20006148:	f7ff bc86 	b.w	20005a58 <_free_r>

2000614c <malloc>:
2000614c:	f648 3314 	movw	r3, #35604	; 0x8b14
20006150:	4601      	mov	r1, r0
20006152:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006156:	6818      	ldr	r0, [r3, #0]
20006158:	f000 b800 	b.w	2000615c <_malloc_r>

2000615c <_malloc_r>:
2000615c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006160:	f101 040b 	add.w	r4, r1, #11
20006164:	2c16      	cmp	r4, #22
20006166:	b083      	sub	sp, #12
20006168:	4606      	mov	r6, r0
2000616a:	d82f      	bhi.n	200061cc <_malloc_r+0x70>
2000616c:	2300      	movs	r3, #0
2000616e:	2410      	movs	r4, #16
20006170:	428c      	cmp	r4, r1
20006172:	bf2c      	ite	cs
20006174:	4619      	movcs	r1, r3
20006176:	f043 0101 	orrcc.w	r1, r3, #1
2000617a:	2900      	cmp	r1, #0
2000617c:	d130      	bne.n	200061e0 <_malloc_r+0x84>
2000617e:	4630      	mov	r0, r6
20006180:	f000 fc86 	bl	20006a90 <__malloc_lock>
20006184:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20006188:	d22e      	bcs.n	200061e8 <_malloc_r+0x8c>
2000618a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
2000618e:	f648 4508 	movw	r5, #35848	; 0x8c08
20006192:	f2c2 0500 	movt	r5, #8192	; 0x2000
20006196:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
2000619a:	68d3      	ldr	r3, [r2, #12]
2000619c:	4293      	cmp	r3, r2
2000619e:	f000 8206 	beq.w	200065ae <_malloc_r+0x452>
200061a2:	685a      	ldr	r2, [r3, #4]
200061a4:	f103 0508 	add.w	r5, r3, #8
200061a8:	68d9      	ldr	r1, [r3, #12]
200061aa:	4630      	mov	r0, r6
200061ac:	f022 0c03 	bic.w	ip, r2, #3
200061b0:	689a      	ldr	r2, [r3, #8]
200061b2:	4463      	add	r3, ip
200061b4:	685c      	ldr	r4, [r3, #4]
200061b6:	608a      	str	r2, [r1, #8]
200061b8:	f044 0401 	orr.w	r4, r4, #1
200061bc:	60d1      	str	r1, [r2, #12]
200061be:	605c      	str	r4, [r3, #4]
200061c0:	f000 fc68 	bl	20006a94 <__malloc_unlock>
200061c4:	4628      	mov	r0, r5
200061c6:	b003      	add	sp, #12
200061c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200061cc:	f024 0407 	bic.w	r4, r4, #7
200061d0:	0fe3      	lsrs	r3, r4, #31
200061d2:	428c      	cmp	r4, r1
200061d4:	bf2c      	ite	cs
200061d6:	4619      	movcs	r1, r3
200061d8:	f043 0101 	orrcc.w	r1, r3, #1
200061dc:	2900      	cmp	r1, #0
200061de:	d0ce      	beq.n	2000617e <_malloc_r+0x22>
200061e0:	230c      	movs	r3, #12
200061e2:	2500      	movs	r5, #0
200061e4:	6033      	str	r3, [r6, #0]
200061e6:	e7ed      	b.n	200061c4 <_malloc_r+0x68>
200061e8:	ea5f 2e54 	movs.w	lr, r4, lsr #9
200061ec:	bf04      	itt	eq
200061ee:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200061f2:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200061f6:	f040 8090 	bne.w	2000631a <_malloc_r+0x1be>
200061fa:	f648 4508 	movw	r5, #35848	; 0x8c08
200061fe:	f2c2 0500 	movt	r5, #8192	; 0x2000
20006202:	1828      	adds	r0, r5, r0
20006204:	68c3      	ldr	r3, [r0, #12]
20006206:	4298      	cmp	r0, r3
20006208:	d106      	bne.n	20006218 <_malloc_r+0xbc>
2000620a:	e00d      	b.n	20006228 <_malloc_r+0xcc>
2000620c:	2a00      	cmp	r2, #0
2000620e:	f280 816f 	bge.w	200064f0 <_malloc_r+0x394>
20006212:	68db      	ldr	r3, [r3, #12]
20006214:	4298      	cmp	r0, r3
20006216:	d007      	beq.n	20006228 <_malloc_r+0xcc>
20006218:	6859      	ldr	r1, [r3, #4]
2000621a:	f021 0103 	bic.w	r1, r1, #3
2000621e:	1b0a      	subs	r2, r1, r4
20006220:	2a0f      	cmp	r2, #15
20006222:	ddf3      	ble.n	2000620c <_malloc_r+0xb0>
20006224:	f10e 3eff 	add.w	lr, lr, #4294967295
20006228:	f10e 0e01 	add.w	lr, lr, #1
2000622c:	f648 4708 	movw	r7, #35848	; 0x8c08
20006230:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006234:	f107 0108 	add.w	r1, r7, #8
20006238:	688b      	ldr	r3, [r1, #8]
2000623a:	4299      	cmp	r1, r3
2000623c:	bf08      	it	eq
2000623e:	687a      	ldreq	r2, [r7, #4]
20006240:	d026      	beq.n	20006290 <_malloc_r+0x134>
20006242:	685a      	ldr	r2, [r3, #4]
20006244:	f022 0c03 	bic.w	ip, r2, #3
20006248:	ebc4 020c 	rsb	r2, r4, ip
2000624c:	2a0f      	cmp	r2, #15
2000624e:	f300 8194 	bgt.w	2000657a <_malloc_r+0x41e>
20006252:	2a00      	cmp	r2, #0
20006254:	60c9      	str	r1, [r1, #12]
20006256:	6089      	str	r1, [r1, #8]
20006258:	f280 8099 	bge.w	2000638e <_malloc_r+0x232>
2000625c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20006260:	f080 8165 	bcs.w	2000652e <_malloc_r+0x3d2>
20006264:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20006268:	f04f 0a01 	mov.w	sl, #1
2000626c:	687a      	ldr	r2, [r7, #4]
2000626e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20006272:	ea4f 0cac 	mov.w	ip, ip, asr #2
20006276:	fa0a fc0c 	lsl.w	ip, sl, ip
2000627a:	60d8      	str	r0, [r3, #12]
2000627c:	f8d0 8008 	ldr.w	r8, [r0, #8]
20006280:	ea4c 0202 	orr.w	r2, ip, r2
20006284:	607a      	str	r2, [r7, #4]
20006286:	f8c3 8008 	str.w	r8, [r3, #8]
2000628a:	f8c8 300c 	str.w	r3, [r8, #12]
2000628e:	6083      	str	r3, [r0, #8]
20006290:	f04f 0c01 	mov.w	ip, #1
20006294:	ea4f 03ae 	mov.w	r3, lr, asr #2
20006298:	fa0c fc03 	lsl.w	ip, ip, r3
2000629c:	4594      	cmp	ip, r2
2000629e:	f200 8082 	bhi.w	200063a6 <_malloc_r+0x24a>
200062a2:	ea12 0f0c 	tst.w	r2, ip
200062a6:	d108      	bne.n	200062ba <_malloc_r+0x15e>
200062a8:	f02e 0e03 	bic.w	lr, lr, #3
200062ac:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200062b0:	f10e 0e04 	add.w	lr, lr, #4
200062b4:	ea12 0f0c 	tst.w	r2, ip
200062b8:	d0f8      	beq.n	200062ac <_malloc_r+0x150>
200062ba:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200062be:	46f2      	mov	sl, lr
200062c0:	46c8      	mov	r8, r9
200062c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
200062c6:	4598      	cmp	r8, r3
200062c8:	d107      	bne.n	200062da <_malloc_r+0x17e>
200062ca:	e168      	b.n	2000659e <_malloc_r+0x442>
200062cc:	2a00      	cmp	r2, #0
200062ce:	f280 8178 	bge.w	200065c2 <_malloc_r+0x466>
200062d2:	68db      	ldr	r3, [r3, #12]
200062d4:	4598      	cmp	r8, r3
200062d6:	f000 8162 	beq.w	2000659e <_malloc_r+0x442>
200062da:	6858      	ldr	r0, [r3, #4]
200062dc:	f020 0003 	bic.w	r0, r0, #3
200062e0:	1b02      	subs	r2, r0, r4
200062e2:	2a0f      	cmp	r2, #15
200062e4:	ddf2      	ble.n	200062cc <_malloc_r+0x170>
200062e6:	461d      	mov	r5, r3
200062e8:	191f      	adds	r7, r3, r4
200062ea:	f8d3 c00c 	ldr.w	ip, [r3, #12]
200062ee:	f044 0e01 	orr.w	lr, r4, #1
200062f2:	f855 4f08 	ldr.w	r4, [r5, #8]!
200062f6:	4630      	mov	r0, r6
200062f8:	50ba      	str	r2, [r7, r2]
200062fa:	f042 0201 	orr.w	r2, r2, #1
200062fe:	f8c3 e004 	str.w	lr, [r3, #4]
20006302:	f8cc 4008 	str.w	r4, [ip, #8]
20006306:	f8c4 c00c 	str.w	ip, [r4, #12]
2000630a:	608f      	str	r7, [r1, #8]
2000630c:	60cf      	str	r7, [r1, #12]
2000630e:	607a      	str	r2, [r7, #4]
20006310:	60b9      	str	r1, [r7, #8]
20006312:	60f9      	str	r1, [r7, #12]
20006314:	f000 fbbe 	bl	20006a94 <__malloc_unlock>
20006318:	e754      	b.n	200061c4 <_malloc_r+0x68>
2000631a:	f1be 0f04 	cmp.w	lr, #4
2000631e:	bf9e      	ittt	ls
20006320:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20006324:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20006328:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000632c:	f67f af65 	bls.w	200061fa <_malloc_r+0x9e>
20006330:	f1be 0f14 	cmp.w	lr, #20
20006334:	bf9c      	itt	ls
20006336:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
2000633a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000633e:	f67f af5c 	bls.w	200061fa <_malloc_r+0x9e>
20006342:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20006346:	bf9e      	ittt	ls
20006348:	ea4f 3e14 	movls.w	lr, r4, lsr #12
2000634c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20006350:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006354:	f67f af51 	bls.w	200061fa <_malloc_r+0x9e>
20006358:	f5be 7faa 	cmp.w	lr, #340	; 0x154
2000635c:	bf9e      	ittt	ls
2000635e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20006362:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20006366:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000636a:	f67f af46 	bls.w	200061fa <_malloc_r+0x9e>
2000636e:	f240 5354 	movw	r3, #1364	; 0x554
20006372:	459e      	cmp	lr, r3
20006374:	bf95      	itete	ls
20006376:	ea4f 4e94 	movls.w	lr, r4, lsr #18
2000637a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
2000637e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20006382:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20006386:	bf98      	it	ls
20006388:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000638c:	e735      	b.n	200061fa <_malloc_r+0x9e>
2000638e:	eb03 020c 	add.w	r2, r3, ip
20006392:	f103 0508 	add.w	r5, r3, #8
20006396:	4630      	mov	r0, r6
20006398:	6853      	ldr	r3, [r2, #4]
2000639a:	f043 0301 	orr.w	r3, r3, #1
2000639e:	6053      	str	r3, [r2, #4]
200063a0:	f000 fb78 	bl	20006a94 <__malloc_unlock>
200063a4:	e70e      	b.n	200061c4 <_malloc_r+0x68>
200063a6:	f8d7 8008 	ldr.w	r8, [r7, #8]
200063aa:	f8d8 3004 	ldr.w	r3, [r8, #4]
200063ae:	f023 0903 	bic.w	r9, r3, #3
200063b2:	ebc4 0209 	rsb	r2, r4, r9
200063b6:	454c      	cmp	r4, r9
200063b8:	bf94      	ite	ls
200063ba:	2300      	movls	r3, #0
200063bc:	2301      	movhi	r3, #1
200063be:	2a0f      	cmp	r2, #15
200063c0:	bfd8      	it	le
200063c2:	f043 0301 	orrle.w	r3, r3, #1
200063c6:	2b00      	cmp	r3, #0
200063c8:	f000 80a1 	beq.w	2000650e <_malloc_r+0x3b2>
200063cc:	f249 0b28 	movw	fp, #36904	; 0x9028
200063d0:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200063d4:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200063d8:	f8db 3000 	ldr.w	r3, [fp]
200063dc:	3310      	adds	r3, #16
200063de:	191b      	adds	r3, r3, r4
200063e0:	f1b2 3fff 	cmp.w	r2, #4294967295
200063e4:	d006      	beq.n	200063f4 <_malloc_r+0x298>
200063e6:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200063ea:	331f      	adds	r3, #31
200063ec:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200063f0:	f023 031f 	bic.w	r3, r3, #31
200063f4:	4619      	mov	r1, r3
200063f6:	4630      	mov	r0, r6
200063f8:	9301      	str	r3, [sp, #4]
200063fa:	f001 f9f3 	bl	200077e4 <_sbrk_r>
200063fe:	9b01      	ldr	r3, [sp, #4]
20006400:	f1b0 3fff 	cmp.w	r0, #4294967295
20006404:	4682      	mov	sl, r0
20006406:	f000 80f4 	beq.w	200065f2 <_malloc_r+0x496>
2000640a:	eb08 0109 	add.w	r1, r8, r9
2000640e:	4281      	cmp	r1, r0
20006410:	f200 80ec 	bhi.w	200065ec <_malloc_r+0x490>
20006414:	f8db 2004 	ldr.w	r2, [fp, #4]
20006418:	189a      	adds	r2, r3, r2
2000641a:	4551      	cmp	r1, sl
2000641c:	f8cb 2004 	str.w	r2, [fp, #4]
20006420:	f000 8145 	beq.w	200066ae <_malloc_r+0x552>
20006424:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20006428:	f648 4008 	movw	r0, #35848	; 0x8c08
2000642c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006430:	f1b5 3fff 	cmp.w	r5, #4294967295
20006434:	bf08      	it	eq
20006436:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
2000643a:	d003      	beq.n	20006444 <_malloc_r+0x2e8>
2000643c:	4452      	add	r2, sl
2000643e:	1a51      	subs	r1, r2, r1
20006440:	f8cb 1004 	str.w	r1, [fp, #4]
20006444:	f01a 0507 	ands.w	r5, sl, #7
20006448:	4630      	mov	r0, r6
2000644a:	bf17      	itett	ne
2000644c:	f1c5 0508 	rsbne	r5, r5, #8
20006450:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20006454:	44aa      	addne	sl, r5
20006456:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
2000645a:	4453      	add	r3, sl
2000645c:	051b      	lsls	r3, r3, #20
2000645e:	0d1b      	lsrs	r3, r3, #20
20006460:	1aed      	subs	r5, r5, r3
20006462:	4629      	mov	r1, r5
20006464:	f001 f9be 	bl	200077e4 <_sbrk_r>
20006468:	f1b0 3fff 	cmp.w	r0, #4294967295
2000646c:	f000 812c 	beq.w	200066c8 <_malloc_r+0x56c>
20006470:	ebca 0100 	rsb	r1, sl, r0
20006474:	1949      	adds	r1, r1, r5
20006476:	f041 0101 	orr.w	r1, r1, #1
2000647a:	f8db 2004 	ldr.w	r2, [fp, #4]
2000647e:	f249 0328 	movw	r3, #36904	; 0x9028
20006482:	f8c7 a008 	str.w	sl, [r7, #8]
20006486:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000648a:	18aa      	adds	r2, r5, r2
2000648c:	45b8      	cmp	r8, r7
2000648e:	f8cb 2004 	str.w	r2, [fp, #4]
20006492:	f8ca 1004 	str.w	r1, [sl, #4]
20006496:	d017      	beq.n	200064c8 <_malloc_r+0x36c>
20006498:	f1b9 0f0f 	cmp.w	r9, #15
2000649c:	f240 80df 	bls.w	2000665e <_malloc_r+0x502>
200064a0:	f1a9 010c 	sub.w	r1, r9, #12
200064a4:	2505      	movs	r5, #5
200064a6:	f021 0107 	bic.w	r1, r1, #7
200064aa:	eb08 0001 	add.w	r0, r8, r1
200064ae:	290f      	cmp	r1, #15
200064b0:	6085      	str	r5, [r0, #8]
200064b2:	6045      	str	r5, [r0, #4]
200064b4:	f8d8 0004 	ldr.w	r0, [r8, #4]
200064b8:	f000 0001 	and.w	r0, r0, #1
200064bc:	ea41 0000 	orr.w	r0, r1, r0
200064c0:	f8c8 0004 	str.w	r0, [r8, #4]
200064c4:	f200 80ac 	bhi.w	20006620 <_malloc_r+0x4c4>
200064c8:	46d0      	mov	r8, sl
200064ca:	f249 0328 	movw	r3, #36904	; 0x9028
200064ce:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200064d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200064d6:	428a      	cmp	r2, r1
200064d8:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200064dc:	bf88      	it	hi
200064de:	62da      	strhi	r2, [r3, #44]	; 0x2c
200064e0:	f249 0328 	movw	r3, #36904	; 0x9028
200064e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200064e8:	428a      	cmp	r2, r1
200064ea:	bf88      	it	hi
200064ec:	631a      	strhi	r2, [r3, #48]	; 0x30
200064ee:	e082      	b.n	200065f6 <_malloc_r+0x49a>
200064f0:	185c      	adds	r4, r3, r1
200064f2:	689a      	ldr	r2, [r3, #8]
200064f4:	68d9      	ldr	r1, [r3, #12]
200064f6:	4630      	mov	r0, r6
200064f8:	6866      	ldr	r6, [r4, #4]
200064fa:	f103 0508 	add.w	r5, r3, #8
200064fe:	608a      	str	r2, [r1, #8]
20006500:	f046 0301 	orr.w	r3, r6, #1
20006504:	60d1      	str	r1, [r2, #12]
20006506:	6063      	str	r3, [r4, #4]
20006508:	f000 fac4 	bl	20006a94 <__malloc_unlock>
2000650c:	e65a      	b.n	200061c4 <_malloc_r+0x68>
2000650e:	eb08 0304 	add.w	r3, r8, r4
20006512:	f042 0201 	orr.w	r2, r2, #1
20006516:	f044 0401 	orr.w	r4, r4, #1
2000651a:	4630      	mov	r0, r6
2000651c:	f8c8 4004 	str.w	r4, [r8, #4]
20006520:	f108 0508 	add.w	r5, r8, #8
20006524:	605a      	str	r2, [r3, #4]
20006526:	60bb      	str	r3, [r7, #8]
20006528:	f000 fab4 	bl	20006a94 <__malloc_unlock>
2000652c:	e64a      	b.n	200061c4 <_malloc_r+0x68>
2000652e:	ea4f 225c 	mov.w	r2, ip, lsr #9
20006532:	2a04      	cmp	r2, #4
20006534:	d954      	bls.n	200065e0 <_malloc_r+0x484>
20006536:	2a14      	cmp	r2, #20
20006538:	f200 8089 	bhi.w	2000664e <_malloc_r+0x4f2>
2000653c:	325b      	adds	r2, #91	; 0x5b
2000653e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006542:	44a8      	add	r8, r5
20006544:	f648 4708 	movw	r7, #35848	; 0x8c08
20006548:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000654c:	f8d8 0008 	ldr.w	r0, [r8, #8]
20006550:	4540      	cmp	r0, r8
20006552:	d103      	bne.n	2000655c <_malloc_r+0x400>
20006554:	e06f      	b.n	20006636 <_malloc_r+0x4da>
20006556:	6880      	ldr	r0, [r0, #8]
20006558:	4580      	cmp	r8, r0
2000655a:	d004      	beq.n	20006566 <_malloc_r+0x40a>
2000655c:	6842      	ldr	r2, [r0, #4]
2000655e:	f022 0203 	bic.w	r2, r2, #3
20006562:	4594      	cmp	ip, r2
20006564:	d3f7      	bcc.n	20006556 <_malloc_r+0x3fa>
20006566:	f8d0 c00c 	ldr.w	ip, [r0, #12]
2000656a:	f8c3 c00c 	str.w	ip, [r3, #12]
2000656e:	6098      	str	r0, [r3, #8]
20006570:	687a      	ldr	r2, [r7, #4]
20006572:	60c3      	str	r3, [r0, #12]
20006574:	f8cc 3008 	str.w	r3, [ip, #8]
20006578:	e68a      	b.n	20006290 <_malloc_r+0x134>
2000657a:	191f      	adds	r7, r3, r4
2000657c:	4630      	mov	r0, r6
2000657e:	f044 0401 	orr.w	r4, r4, #1
20006582:	60cf      	str	r7, [r1, #12]
20006584:	605c      	str	r4, [r3, #4]
20006586:	f103 0508 	add.w	r5, r3, #8
2000658a:	50ba      	str	r2, [r7, r2]
2000658c:	f042 0201 	orr.w	r2, r2, #1
20006590:	608f      	str	r7, [r1, #8]
20006592:	607a      	str	r2, [r7, #4]
20006594:	60b9      	str	r1, [r7, #8]
20006596:	60f9      	str	r1, [r7, #12]
20006598:	f000 fa7c 	bl	20006a94 <__malloc_unlock>
2000659c:	e612      	b.n	200061c4 <_malloc_r+0x68>
2000659e:	f10a 0a01 	add.w	sl, sl, #1
200065a2:	f01a 0f03 	tst.w	sl, #3
200065a6:	d05f      	beq.n	20006668 <_malloc_r+0x50c>
200065a8:	f103 0808 	add.w	r8, r3, #8
200065ac:	e689      	b.n	200062c2 <_malloc_r+0x166>
200065ae:	f103 0208 	add.w	r2, r3, #8
200065b2:	68d3      	ldr	r3, [r2, #12]
200065b4:	429a      	cmp	r2, r3
200065b6:	bf08      	it	eq
200065b8:	f10e 0e02 	addeq.w	lr, lr, #2
200065bc:	f43f ae36 	beq.w	2000622c <_malloc_r+0xd0>
200065c0:	e5ef      	b.n	200061a2 <_malloc_r+0x46>
200065c2:	461d      	mov	r5, r3
200065c4:	1819      	adds	r1, r3, r0
200065c6:	68da      	ldr	r2, [r3, #12]
200065c8:	4630      	mov	r0, r6
200065ca:	f855 3f08 	ldr.w	r3, [r5, #8]!
200065ce:	684c      	ldr	r4, [r1, #4]
200065d0:	6093      	str	r3, [r2, #8]
200065d2:	f044 0401 	orr.w	r4, r4, #1
200065d6:	60da      	str	r2, [r3, #12]
200065d8:	604c      	str	r4, [r1, #4]
200065da:	f000 fa5b 	bl	20006a94 <__malloc_unlock>
200065de:	e5f1      	b.n	200061c4 <_malloc_r+0x68>
200065e0:	ea4f 129c 	mov.w	r2, ip, lsr #6
200065e4:	3238      	adds	r2, #56	; 0x38
200065e6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200065ea:	e7aa      	b.n	20006542 <_malloc_r+0x3e6>
200065ec:	45b8      	cmp	r8, r7
200065ee:	f43f af11 	beq.w	20006414 <_malloc_r+0x2b8>
200065f2:	f8d7 8008 	ldr.w	r8, [r7, #8]
200065f6:	f8d8 2004 	ldr.w	r2, [r8, #4]
200065fa:	f022 0203 	bic.w	r2, r2, #3
200065fe:	4294      	cmp	r4, r2
20006600:	bf94      	ite	ls
20006602:	2300      	movls	r3, #0
20006604:	2301      	movhi	r3, #1
20006606:	1b12      	subs	r2, r2, r4
20006608:	2a0f      	cmp	r2, #15
2000660a:	bfd8      	it	le
2000660c:	f043 0301 	orrle.w	r3, r3, #1
20006610:	2b00      	cmp	r3, #0
20006612:	f43f af7c 	beq.w	2000650e <_malloc_r+0x3b2>
20006616:	4630      	mov	r0, r6
20006618:	2500      	movs	r5, #0
2000661a:	f000 fa3b 	bl	20006a94 <__malloc_unlock>
2000661e:	e5d1      	b.n	200061c4 <_malloc_r+0x68>
20006620:	f108 0108 	add.w	r1, r8, #8
20006624:	4630      	mov	r0, r6
20006626:	9301      	str	r3, [sp, #4]
20006628:	f7ff fa16 	bl	20005a58 <_free_r>
2000662c:	9b01      	ldr	r3, [sp, #4]
2000662e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20006632:	685a      	ldr	r2, [r3, #4]
20006634:	e749      	b.n	200064ca <_malloc_r+0x36e>
20006636:	f04f 0a01 	mov.w	sl, #1
2000663a:	f8d7 8004 	ldr.w	r8, [r7, #4]
2000663e:	1092      	asrs	r2, r2, #2
20006640:	4684      	mov	ip, r0
20006642:	fa0a f202 	lsl.w	r2, sl, r2
20006646:	ea48 0202 	orr.w	r2, r8, r2
2000664a:	607a      	str	r2, [r7, #4]
2000664c:	e78d      	b.n	2000656a <_malloc_r+0x40e>
2000664e:	2a54      	cmp	r2, #84	; 0x54
20006650:	d824      	bhi.n	2000669c <_malloc_r+0x540>
20006652:	ea4f 321c 	mov.w	r2, ip, lsr #12
20006656:	326e      	adds	r2, #110	; 0x6e
20006658:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000665c:	e771      	b.n	20006542 <_malloc_r+0x3e6>
2000665e:	2301      	movs	r3, #1
20006660:	46d0      	mov	r8, sl
20006662:	f8ca 3004 	str.w	r3, [sl, #4]
20006666:	e7c6      	b.n	200065f6 <_malloc_r+0x49a>
20006668:	464a      	mov	r2, r9
2000666a:	f01e 0f03 	tst.w	lr, #3
2000666e:	4613      	mov	r3, r2
20006670:	f10e 3eff 	add.w	lr, lr, #4294967295
20006674:	d033      	beq.n	200066de <_malloc_r+0x582>
20006676:	f853 2908 	ldr.w	r2, [r3], #-8
2000667a:	429a      	cmp	r2, r3
2000667c:	d0f5      	beq.n	2000666a <_malloc_r+0x50e>
2000667e:	687b      	ldr	r3, [r7, #4]
20006680:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20006684:	459c      	cmp	ip, r3
20006686:	f63f ae8e 	bhi.w	200063a6 <_malloc_r+0x24a>
2000668a:	f1bc 0f00 	cmp.w	ip, #0
2000668e:	f43f ae8a 	beq.w	200063a6 <_malloc_r+0x24a>
20006692:	ea1c 0f03 	tst.w	ip, r3
20006696:	d027      	beq.n	200066e8 <_malloc_r+0x58c>
20006698:	46d6      	mov	lr, sl
2000669a:	e60e      	b.n	200062ba <_malloc_r+0x15e>
2000669c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
200066a0:	d815      	bhi.n	200066ce <_malloc_r+0x572>
200066a2:	ea4f 32dc 	mov.w	r2, ip, lsr #15
200066a6:	3277      	adds	r2, #119	; 0x77
200066a8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200066ac:	e749      	b.n	20006542 <_malloc_r+0x3e6>
200066ae:	0508      	lsls	r0, r1, #20
200066b0:	0d00      	lsrs	r0, r0, #20
200066b2:	2800      	cmp	r0, #0
200066b4:	f47f aeb6 	bne.w	20006424 <_malloc_r+0x2c8>
200066b8:	f8d7 8008 	ldr.w	r8, [r7, #8]
200066bc:	444b      	add	r3, r9
200066be:	f043 0301 	orr.w	r3, r3, #1
200066c2:	f8c8 3004 	str.w	r3, [r8, #4]
200066c6:	e700      	b.n	200064ca <_malloc_r+0x36e>
200066c8:	2101      	movs	r1, #1
200066ca:	2500      	movs	r5, #0
200066cc:	e6d5      	b.n	2000647a <_malloc_r+0x31e>
200066ce:	f240 5054 	movw	r0, #1364	; 0x554
200066d2:	4282      	cmp	r2, r0
200066d4:	d90d      	bls.n	200066f2 <_malloc_r+0x596>
200066d6:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200066da:	227e      	movs	r2, #126	; 0x7e
200066dc:	e731      	b.n	20006542 <_malloc_r+0x3e6>
200066de:	687b      	ldr	r3, [r7, #4]
200066e0:	ea23 030c 	bic.w	r3, r3, ip
200066e4:	607b      	str	r3, [r7, #4]
200066e6:	e7cb      	b.n	20006680 <_malloc_r+0x524>
200066e8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200066ec:	f10a 0a04 	add.w	sl, sl, #4
200066f0:	e7cf      	b.n	20006692 <_malloc_r+0x536>
200066f2:	ea4f 429c 	mov.w	r2, ip, lsr #18
200066f6:	327c      	adds	r2, #124	; 0x7c
200066f8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200066fc:	e721      	b.n	20006542 <_malloc_r+0x3e6>
200066fe:	bf00      	nop

20006700 <memchr>:
20006700:	f010 0f03 	tst.w	r0, #3
20006704:	b2c9      	uxtb	r1, r1
20006706:	b410      	push	{r4}
20006708:	d010      	beq.n	2000672c <memchr+0x2c>
2000670a:	2a00      	cmp	r2, #0
2000670c:	d02f      	beq.n	2000676e <memchr+0x6e>
2000670e:	7803      	ldrb	r3, [r0, #0]
20006710:	428b      	cmp	r3, r1
20006712:	d02a      	beq.n	2000676a <memchr+0x6a>
20006714:	3a01      	subs	r2, #1
20006716:	e005      	b.n	20006724 <memchr+0x24>
20006718:	2a00      	cmp	r2, #0
2000671a:	d028      	beq.n	2000676e <memchr+0x6e>
2000671c:	7803      	ldrb	r3, [r0, #0]
2000671e:	3a01      	subs	r2, #1
20006720:	428b      	cmp	r3, r1
20006722:	d022      	beq.n	2000676a <memchr+0x6a>
20006724:	3001      	adds	r0, #1
20006726:	f010 0f03 	tst.w	r0, #3
2000672a:	d1f5      	bne.n	20006718 <memchr+0x18>
2000672c:	2a03      	cmp	r2, #3
2000672e:	d911      	bls.n	20006754 <memchr+0x54>
20006730:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20006734:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20006738:	6803      	ldr	r3, [r0, #0]
2000673a:	ea84 0303 	eor.w	r3, r4, r3
2000673e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20006742:	ea2c 0303 	bic.w	r3, ip, r3
20006746:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
2000674a:	d103      	bne.n	20006754 <memchr+0x54>
2000674c:	3a04      	subs	r2, #4
2000674e:	3004      	adds	r0, #4
20006750:	2a03      	cmp	r2, #3
20006752:	d8f1      	bhi.n	20006738 <memchr+0x38>
20006754:	b15a      	cbz	r2, 2000676e <memchr+0x6e>
20006756:	7803      	ldrb	r3, [r0, #0]
20006758:	428b      	cmp	r3, r1
2000675a:	d006      	beq.n	2000676a <memchr+0x6a>
2000675c:	3a01      	subs	r2, #1
2000675e:	b132      	cbz	r2, 2000676e <memchr+0x6e>
20006760:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20006764:	3a01      	subs	r2, #1
20006766:	428b      	cmp	r3, r1
20006768:	d1f9      	bne.n	2000675e <memchr+0x5e>
2000676a:	bc10      	pop	{r4}
2000676c:	4770      	bx	lr
2000676e:	2000      	movs	r0, #0
20006770:	e7fb      	b.n	2000676a <memchr+0x6a>
20006772:	bf00      	nop

20006774 <memcpy>:
20006774:	2a03      	cmp	r2, #3
20006776:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000677a:	d80b      	bhi.n	20006794 <memcpy+0x20>
2000677c:	b13a      	cbz	r2, 2000678e <memcpy+0x1a>
2000677e:	2300      	movs	r3, #0
20006780:	f811 c003 	ldrb.w	ip, [r1, r3]
20006784:	f800 c003 	strb.w	ip, [r0, r3]
20006788:	3301      	adds	r3, #1
2000678a:	4293      	cmp	r3, r2
2000678c:	d1f8      	bne.n	20006780 <memcpy+0xc>
2000678e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20006792:	4770      	bx	lr
20006794:	1882      	adds	r2, r0, r2
20006796:	460c      	mov	r4, r1
20006798:	4603      	mov	r3, r0
2000679a:	e003      	b.n	200067a4 <memcpy+0x30>
2000679c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
200067a0:	f803 1c01 	strb.w	r1, [r3, #-1]
200067a4:	f003 0603 	and.w	r6, r3, #3
200067a8:	4619      	mov	r1, r3
200067aa:	46a4      	mov	ip, r4
200067ac:	3301      	adds	r3, #1
200067ae:	3401      	adds	r4, #1
200067b0:	2e00      	cmp	r6, #0
200067b2:	d1f3      	bne.n	2000679c <memcpy+0x28>
200067b4:	f01c 0403 	ands.w	r4, ip, #3
200067b8:	4663      	mov	r3, ip
200067ba:	bf08      	it	eq
200067bc:	ebc1 0c02 	rsbeq	ip, r1, r2
200067c0:	d068      	beq.n	20006894 <memcpy+0x120>
200067c2:	4265      	negs	r5, r4
200067c4:	f1c4 0a04 	rsb	sl, r4, #4
200067c8:	eb0c 0705 	add.w	r7, ip, r5
200067cc:	4633      	mov	r3, r6
200067ce:	ea4f 0aca 	mov.w	sl, sl, lsl #3
200067d2:	f85c 6005 	ldr.w	r6, [ip, r5]
200067d6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
200067da:	1a55      	subs	r5, r2, r1
200067dc:	e008      	b.n	200067f0 <memcpy+0x7c>
200067de:	f857 4f04 	ldr.w	r4, [r7, #4]!
200067e2:	4626      	mov	r6, r4
200067e4:	fa04 f40a 	lsl.w	r4, r4, sl
200067e8:	ea49 0404 	orr.w	r4, r9, r4
200067ec:	50cc      	str	r4, [r1, r3]
200067ee:	3304      	adds	r3, #4
200067f0:	185c      	adds	r4, r3, r1
200067f2:	2d03      	cmp	r5, #3
200067f4:	fa26 f908 	lsr.w	r9, r6, r8
200067f8:	f1a5 0504 	sub.w	r5, r5, #4
200067fc:	eb0c 0603 	add.w	r6, ip, r3
20006800:	dced      	bgt.n	200067de <memcpy+0x6a>
20006802:	2300      	movs	r3, #0
20006804:	e002      	b.n	2000680c <memcpy+0x98>
20006806:	5cf1      	ldrb	r1, [r6, r3]
20006808:	54e1      	strb	r1, [r4, r3]
2000680a:	3301      	adds	r3, #1
2000680c:	1919      	adds	r1, r3, r4
2000680e:	4291      	cmp	r1, r2
20006810:	d3f9      	bcc.n	20006806 <memcpy+0x92>
20006812:	e7bc      	b.n	2000678e <memcpy+0x1a>
20006814:	f853 4c40 	ldr.w	r4, [r3, #-64]
20006818:	f841 4c40 	str.w	r4, [r1, #-64]
2000681c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20006820:	f841 4c3c 	str.w	r4, [r1, #-60]
20006824:	f853 4c38 	ldr.w	r4, [r3, #-56]
20006828:	f841 4c38 	str.w	r4, [r1, #-56]
2000682c:	f853 4c34 	ldr.w	r4, [r3, #-52]
20006830:	f841 4c34 	str.w	r4, [r1, #-52]
20006834:	f853 4c30 	ldr.w	r4, [r3, #-48]
20006838:	f841 4c30 	str.w	r4, [r1, #-48]
2000683c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20006840:	f841 4c2c 	str.w	r4, [r1, #-44]
20006844:	f853 4c28 	ldr.w	r4, [r3, #-40]
20006848:	f841 4c28 	str.w	r4, [r1, #-40]
2000684c:	f853 4c24 	ldr.w	r4, [r3, #-36]
20006850:	f841 4c24 	str.w	r4, [r1, #-36]
20006854:	f853 4c20 	ldr.w	r4, [r3, #-32]
20006858:	f841 4c20 	str.w	r4, [r1, #-32]
2000685c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20006860:	f841 4c1c 	str.w	r4, [r1, #-28]
20006864:	f853 4c18 	ldr.w	r4, [r3, #-24]
20006868:	f841 4c18 	str.w	r4, [r1, #-24]
2000686c:	f853 4c14 	ldr.w	r4, [r3, #-20]
20006870:	f841 4c14 	str.w	r4, [r1, #-20]
20006874:	f853 4c10 	ldr.w	r4, [r3, #-16]
20006878:	f841 4c10 	str.w	r4, [r1, #-16]
2000687c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20006880:	f841 4c0c 	str.w	r4, [r1, #-12]
20006884:	f853 4c08 	ldr.w	r4, [r3, #-8]
20006888:	f841 4c08 	str.w	r4, [r1, #-8]
2000688c:	f853 4c04 	ldr.w	r4, [r3, #-4]
20006890:	f841 4c04 	str.w	r4, [r1, #-4]
20006894:	461c      	mov	r4, r3
20006896:	460d      	mov	r5, r1
20006898:	3340      	adds	r3, #64	; 0x40
2000689a:	3140      	adds	r1, #64	; 0x40
2000689c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
200068a0:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
200068a4:	dcb6      	bgt.n	20006814 <memcpy+0xa0>
200068a6:	4621      	mov	r1, r4
200068a8:	462b      	mov	r3, r5
200068aa:	1b54      	subs	r4, r2, r5
200068ac:	e00f      	b.n	200068ce <memcpy+0x15a>
200068ae:	f851 5c10 	ldr.w	r5, [r1, #-16]
200068b2:	f843 5c10 	str.w	r5, [r3, #-16]
200068b6:	f851 5c0c 	ldr.w	r5, [r1, #-12]
200068ba:	f843 5c0c 	str.w	r5, [r3, #-12]
200068be:	f851 5c08 	ldr.w	r5, [r1, #-8]
200068c2:	f843 5c08 	str.w	r5, [r3, #-8]
200068c6:	f851 5c04 	ldr.w	r5, [r1, #-4]
200068ca:	f843 5c04 	str.w	r5, [r3, #-4]
200068ce:	2c0f      	cmp	r4, #15
200068d0:	460d      	mov	r5, r1
200068d2:	469c      	mov	ip, r3
200068d4:	f101 0110 	add.w	r1, r1, #16
200068d8:	f103 0310 	add.w	r3, r3, #16
200068dc:	f1a4 0410 	sub.w	r4, r4, #16
200068e0:	dce5      	bgt.n	200068ae <memcpy+0x13a>
200068e2:	ebcc 0102 	rsb	r1, ip, r2
200068e6:	2300      	movs	r3, #0
200068e8:	e003      	b.n	200068f2 <memcpy+0x17e>
200068ea:	58ec      	ldr	r4, [r5, r3]
200068ec:	f84c 4003 	str.w	r4, [ip, r3]
200068f0:	3304      	adds	r3, #4
200068f2:	195e      	adds	r6, r3, r5
200068f4:	2903      	cmp	r1, #3
200068f6:	eb03 040c 	add.w	r4, r3, ip
200068fa:	f1a1 0104 	sub.w	r1, r1, #4
200068fe:	dcf4      	bgt.n	200068ea <memcpy+0x176>
20006900:	e77f      	b.n	20006802 <memcpy+0x8e>
20006902:	bf00      	nop

20006904 <memmove>:
20006904:	4288      	cmp	r0, r1
20006906:	468c      	mov	ip, r1
20006908:	b470      	push	{r4, r5, r6}
2000690a:	4605      	mov	r5, r0
2000690c:	4614      	mov	r4, r2
2000690e:	d90e      	bls.n	2000692e <memmove+0x2a>
20006910:	188b      	adds	r3, r1, r2
20006912:	4298      	cmp	r0, r3
20006914:	d20b      	bcs.n	2000692e <memmove+0x2a>
20006916:	b142      	cbz	r2, 2000692a <memmove+0x26>
20006918:	ebc2 0c03 	rsb	ip, r2, r3
2000691c:	4601      	mov	r1, r0
2000691e:	1e53      	subs	r3, r2, #1
20006920:	f81c 2003 	ldrb.w	r2, [ip, r3]
20006924:	54ca      	strb	r2, [r1, r3]
20006926:	3b01      	subs	r3, #1
20006928:	d2fa      	bcs.n	20006920 <memmove+0x1c>
2000692a:	bc70      	pop	{r4, r5, r6}
2000692c:	4770      	bx	lr
2000692e:	2a0f      	cmp	r2, #15
20006930:	d809      	bhi.n	20006946 <memmove+0x42>
20006932:	2c00      	cmp	r4, #0
20006934:	d0f9      	beq.n	2000692a <memmove+0x26>
20006936:	2300      	movs	r3, #0
20006938:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000693c:	54ea      	strb	r2, [r5, r3]
2000693e:	3301      	adds	r3, #1
20006940:	42a3      	cmp	r3, r4
20006942:	d1f9      	bne.n	20006938 <memmove+0x34>
20006944:	e7f1      	b.n	2000692a <memmove+0x26>
20006946:	ea41 0300 	orr.w	r3, r1, r0
2000694a:	f013 0f03 	tst.w	r3, #3
2000694e:	d1f0      	bne.n	20006932 <memmove+0x2e>
20006950:	4694      	mov	ip, r2
20006952:	460c      	mov	r4, r1
20006954:	4603      	mov	r3, r0
20006956:	6825      	ldr	r5, [r4, #0]
20006958:	f1ac 0c10 	sub.w	ip, ip, #16
2000695c:	601d      	str	r5, [r3, #0]
2000695e:	6865      	ldr	r5, [r4, #4]
20006960:	605d      	str	r5, [r3, #4]
20006962:	68a5      	ldr	r5, [r4, #8]
20006964:	609d      	str	r5, [r3, #8]
20006966:	68e5      	ldr	r5, [r4, #12]
20006968:	3410      	adds	r4, #16
2000696a:	60dd      	str	r5, [r3, #12]
2000696c:	3310      	adds	r3, #16
2000696e:	f1bc 0f0f 	cmp.w	ip, #15
20006972:	d8f0      	bhi.n	20006956 <memmove+0x52>
20006974:	3a10      	subs	r2, #16
20006976:	ea4f 1c12 	mov.w	ip, r2, lsr #4
2000697a:	f10c 0501 	add.w	r5, ip, #1
2000697e:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20006982:	012d      	lsls	r5, r5, #4
20006984:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20006988:	eb01 0c05 	add.w	ip, r1, r5
2000698c:	1945      	adds	r5, r0, r5
2000698e:	2e03      	cmp	r6, #3
20006990:	4634      	mov	r4, r6
20006992:	d9ce      	bls.n	20006932 <memmove+0x2e>
20006994:	2300      	movs	r3, #0
20006996:	f85c 2003 	ldr.w	r2, [ip, r3]
2000699a:	50ea      	str	r2, [r5, r3]
2000699c:	3304      	adds	r3, #4
2000699e:	1af2      	subs	r2, r6, r3
200069a0:	2a03      	cmp	r2, #3
200069a2:	d8f8      	bhi.n	20006996 <memmove+0x92>
200069a4:	3e04      	subs	r6, #4
200069a6:	08b3      	lsrs	r3, r6, #2
200069a8:	1c5a      	adds	r2, r3, #1
200069aa:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
200069ae:	0092      	lsls	r2, r2, #2
200069b0:	4494      	add	ip, r2
200069b2:	eb06 0483 	add.w	r4, r6, r3, lsl #2
200069b6:	18ad      	adds	r5, r5, r2
200069b8:	e7bb      	b.n	20006932 <memmove+0x2e>
200069ba:	bf00      	nop

200069bc <memset>:
200069bc:	2a03      	cmp	r2, #3
200069be:	b2c9      	uxtb	r1, r1
200069c0:	b430      	push	{r4, r5}
200069c2:	d807      	bhi.n	200069d4 <memset+0x18>
200069c4:	b122      	cbz	r2, 200069d0 <memset+0x14>
200069c6:	2300      	movs	r3, #0
200069c8:	54c1      	strb	r1, [r0, r3]
200069ca:	3301      	adds	r3, #1
200069cc:	4293      	cmp	r3, r2
200069ce:	d1fb      	bne.n	200069c8 <memset+0xc>
200069d0:	bc30      	pop	{r4, r5}
200069d2:	4770      	bx	lr
200069d4:	eb00 0c02 	add.w	ip, r0, r2
200069d8:	4603      	mov	r3, r0
200069da:	e001      	b.n	200069e0 <memset+0x24>
200069dc:	f803 1c01 	strb.w	r1, [r3, #-1]
200069e0:	f003 0403 	and.w	r4, r3, #3
200069e4:	461a      	mov	r2, r3
200069e6:	3301      	adds	r3, #1
200069e8:	2c00      	cmp	r4, #0
200069ea:	d1f7      	bne.n	200069dc <memset+0x20>
200069ec:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200069f0:	ebc2 040c 	rsb	r4, r2, ip
200069f4:	fb03 f301 	mul.w	r3, r3, r1
200069f8:	e01f      	b.n	20006a3a <memset+0x7e>
200069fa:	f842 3c40 	str.w	r3, [r2, #-64]
200069fe:	f842 3c3c 	str.w	r3, [r2, #-60]
20006a02:	f842 3c38 	str.w	r3, [r2, #-56]
20006a06:	f842 3c34 	str.w	r3, [r2, #-52]
20006a0a:	f842 3c30 	str.w	r3, [r2, #-48]
20006a0e:	f842 3c2c 	str.w	r3, [r2, #-44]
20006a12:	f842 3c28 	str.w	r3, [r2, #-40]
20006a16:	f842 3c24 	str.w	r3, [r2, #-36]
20006a1a:	f842 3c20 	str.w	r3, [r2, #-32]
20006a1e:	f842 3c1c 	str.w	r3, [r2, #-28]
20006a22:	f842 3c18 	str.w	r3, [r2, #-24]
20006a26:	f842 3c14 	str.w	r3, [r2, #-20]
20006a2a:	f842 3c10 	str.w	r3, [r2, #-16]
20006a2e:	f842 3c0c 	str.w	r3, [r2, #-12]
20006a32:	f842 3c08 	str.w	r3, [r2, #-8]
20006a36:	f842 3c04 	str.w	r3, [r2, #-4]
20006a3a:	4615      	mov	r5, r2
20006a3c:	3240      	adds	r2, #64	; 0x40
20006a3e:	2c3f      	cmp	r4, #63	; 0x3f
20006a40:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20006a44:	dcd9      	bgt.n	200069fa <memset+0x3e>
20006a46:	462a      	mov	r2, r5
20006a48:	ebc5 040c 	rsb	r4, r5, ip
20006a4c:	e007      	b.n	20006a5e <memset+0xa2>
20006a4e:	f842 3c10 	str.w	r3, [r2, #-16]
20006a52:	f842 3c0c 	str.w	r3, [r2, #-12]
20006a56:	f842 3c08 	str.w	r3, [r2, #-8]
20006a5a:	f842 3c04 	str.w	r3, [r2, #-4]
20006a5e:	4615      	mov	r5, r2
20006a60:	3210      	adds	r2, #16
20006a62:	2c0f      	cmp	r4, #15
20006a64:	f1a4 0410 	sub.w	r4, r4, #16
20006a68:	dcf1      	bgt.n	20006a4e <memset+0x92>
20006a6a:	462a      	mov	r2, r5
20006a6c:	ebc5 050c 	rsb	r5, r5, ip
20006a70:	e001      	b.n	20006a76 <memset+0xba>
20006a72:	f842 3c04 	str.w	r3, [r2, #-4]
20006a76:	4614      	mov	r4, r2
20006a78:	3204      	adds	r2, #4
20006a7a:	2d03      	cmp	r5, #3
20006a7c:	f1a5 0504 	sub.w	r5, r5, #4
20006a80:	dcf7      	bgt.n	20006a72 <memset+0xb6>
20006a82:	e001      	b.n	20006a88 <memset+0xcc>
20006a84:	f804 1b01 	strb.w	r1, [r4], #1
20006a88:	4564      	cmp	r4, ip
20006a8a:	d3fb      	bcc.n	20006a84 <memset+0xc8>
20006a8c:	e7a0      	b.n	200069d0 <memset+0x14>
20006a8e:	bf00      	nop

20006a90 <__malloc_lock>:
20006a90:	4770      	bx	lr
20006a92:	bf00      	nop

20006a94 <__malloc_unlock>:
20006a94:	4770      	bx	lr
20006a96:	bf00      	nop

20006a98 <__hi0bits>:
20006a98:	0c02      	lsrs	r2, r0, #16
20006a9a:	4603      	mov	r3, r0
20006a9c:	0412      	lsls	r2, r2, #16
20006a9e:	b1b2      	cbz	r2, 20006ace <__hi0bits+0x36>
20006aa0:	2000      	movs	r0, #0
20006aa2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20006aa6:	d101      	bne.n	20006aac <__hi0bits+0x14>
20006aa8:	3008      	adds	r0, #8
20006aaa:	021b      	lsls	r3, r3, #8
20006aac:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20006ab0:	d101      	bne.n	20006ab6 <__hi0bits+0x1e>
20006ab2:	3004      	adds	r0, #4
20006ab4:	011b      	lsls	r3, r3, #4
20006ab6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20006aba:	d101      	bne.n	20006ac0 <__hi0bits+0x28>
20006abc:	3002      	adds	r0, #2
20006abe:	009b      	lsls	r3, r3, #2
20006ac0:	2b00      	cmp	r3, #0
20006ac2:	db03      	blt.n	20006acc <__hi0bits+0x34>
20006ac4:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20006ac8:	d004      	beq.n	20006ad4 <__hi0bits+0x3c>
20006aca:	3001      	adds	r0, #1
20006acc:	4770      	bx	lr
20006ace:	0403      	lsls	r3, r0, #16
20006ad0:	2010      	movs	r0, #16
20006ad2:	e7e6      	b.n	20006aa2 <__hi0bits+0xa>
20006ad4:	2020      	movs	r0, #32
20006ad6:	4770      	bx	lr

20006ad8 <__lo0bits>:
20006ad8:	6803      	ldr	r3, [r0, #0]
20006ada:	4602      	mov	r2, r0
20006adc:	f013 0007 	ands.w	r0, r3, #7
20006ae0:	d009      	beq.n	20006af6 <__lo0bits+0x1e>
20006ae2:	f013 0f01 	tst.w	r3, #1
20006ae6:	d121      	bne.n	20006b2c <__lo0bits+0x54>
20006ae8:	f013 0f02 	tst.w	r3, #2
20006aec:	d122      	bne.n	20006b34 <__lo0bits+0x5c>
20006aee:	089b      	lsrs	r3, r3, #2
20006af0:	2002      	movs	r0, #2
20006af2:	6013      	str	r3, [r2, #0]
20006af4:	4770      	bx	lr
20006af6:	b299      	uxth	r1, r3
20006af8:	b909      	cbnz	r1, 20006afe <__lo0bits+0x26>
20006afa:	0c1b      	lsrs	r3, r3, #16
20006afc:	2010      	movs	r0, #16
20006afe:	f013 0fff 	tst.w	r3, #255	; 0xff
20006b02:	d101      	bne.n	20006b08 <__lo0bits+0x30>
20006b04:	3008      	adds	r0, #8
20006b06:	0a1b      	lsrs	r3, r3, #8
20006b08:	f013 0f0f 	tst.w	r3, #15
20006b0c:	d101      	bne.n	20006b12 <__lo0bits+0x3a>
20006b0e:	3004      	adds	r0, #4
20006b10:	091b      	lsrs	r3, r3, #4
20006b12:	f013 0f03 	tst.w	r3, #3
20006b16:	d101      	bne.n	20006b1c <__lo0bits+0x44>
20006b18:	3002      	adds	r0, #2
20006b1a:	089b      	lsrs	r3, r3, #2
20006b1c:	f013 0f01 	tst.w	r3, #1
20006b20:	d102      	bne.n	20006b28 <__lo0bits+0x50>
20006b22:	085b      	lsrs	r3, r3, #1
20006b24:	d004      	beq.n	20006b30 <__lo0bits+0x58>
20006b26:	3001      	adds	r0, #1
20006b28:	6013      	str	r3, [r2, #0]
20006b2a:	4770      	bx	lr
20006b2c:	2000      	movs	r0, #0
20006b2e:	4770      	bx	lr
20006b30:	2020      	movs	r0, #32
20006b32:	4770      	bx	lr
20006b34:	085b      	lsrs	r3, r3, #1
20006b36:	2001      	movs	r0, #1
20006b38:	6013      	str	r3, [r2, #0]
20006b3a:	4770      	bx	lr

20006b3c <__mcmp>:
20006b3c:	4603      	mov	r3, r0
20006b3e:	690a      	ldr	r2, [r1, #16]
20006b40:	6900      	ldr	r0, [r0, #16]
20006b42:	b410      	push	{r4}
20006b44:	1a80      	subs	r0, r0, r2
20006b46:	d111      	bne.n	20006b6c <__mcmp+0x30>
20006b48:	3204      	adds	r2, #4
20006b4a:	f103 0c14 	add.w	ip, r3, #20
20006b4e:	0092      	lsls	r2, r2, #2
20006b50:	189b      	adds	r3, r3, r2
20006b52:	1889      	adds	r1, r1, r2
20006b54:	3104      	adds	r1, #4
20006b56:	3304      	adds	r3, #4
20006b58:	f853 4c04 	ldr.w	r4, [r3, #-4]
20006b5c:	3b04      	subs	r3, #4
20006b5e:	f851 2c04 	ldr.w	r2, [r1, #-4]
20006b62:	3904      	subs	r1, #4
20006b64:	4294      	cmp	r4, r2
20006b66:	d103      	bne.n	20006b70 <__mcmp+0x34>
20006b68:	459c      	cmp	ip, r3
20006b6a:	d3f5      	bcc.n	20006b58 <__mcmp+0x1c>
20006b6c:	bc10      	pop	{r4}
20006b6e:	4770      	bx	lr
20006b70:	bf38      	it	cc
20006b72:	f04f 30ff 	movcc.w	r0, #4294967295
20006b76:	d3f9      	bcc.n	20006b6c <__mcmp+0x30>
20006b78:	2001      	movs	r0, #1
20006b7a:	e7f7      	b.n	20006b6c <__mcmp+0x30>

20006b7c <__ulp>:
20006b7c:	f240 0300 	movw	r3, #0
20006b80:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006b84:	ea01 0303 	and.w	r3, r1, r3
20006b88:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20006b8c:	2b00      	cmp	r3, #0
20006b8e:	dd02      	ble.n	20006b96 <__ulp+0x1a>
20006b90:	4619      	mov	r1, r3
20006b92:	2000      	movs	r0, #0
20006b94:	4770      	bx	lr
20006b96:	425b      	negs	r3, r3
20006b98:	151b      	asrs	r3, r3, #20
20006b9a:	2b13      	cmp	r3, #19
20006b9c:	dd0e      	ble.n	20006bbc <__ulp+0x40>
20006b9e:	3b14      	subs	r3, #20
20006ba0:	2b1e      	cmp	r3, #30
20006ba2:	dd03      	ble.n	20006bac <__ulp+0x30>
20006ba4:	2301      	movs	r3, #1
20006ba6:	2100      	movs	r1, #0
20006ba8:	4618      	mov	r0, r3
20006baa:	4770      	bx	lr
20006bac:	2201      	movs	r2, #1
20006bae:	f1c3 031f 	rsb	r3, r3, #31
20006bb2:	2100      	movs	r1, #0
20006bb4:	fa12 f303 	lsls.w	r3, r2, r3
20006bb8:	4618      	mov	r0, r3
20006bba:	4770      	bx	lr
20006bbc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20006bc0:	2000      	movs	r0, #0
20006bc2:	fa52 f103 	asrs.w	r1, r2, r3
20006bc6:	4770      	bx	lr

20006bc8 <__b2d>:
20006bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006bcc:	6904      	ldr	r4, [r0, #16]
20006bce:	f100 0614 	add.w	r6, r0, #20
20006bd2:	460f      	mov	r7, r1
20006bd4:	3404      	adds	r4, #4
20006bd6:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20006bda:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20006bde:	46a0      	mov	r8, r4
20006be0:	4628      	mov	r0, r5
20006be2:	f7ff ff59 	bl	20006a98 <__hi0bits>
20006be6:	280a      	cmp	r0, #10
20006be8:	f1c0 0320 	rsb	r3, r0, #32
20006bec:	603b      	str	r3, [r7, #0]
20006bee:	dc14      	bgt.n	20006c1a <__b2d+0x52>
20006bf0:	42a6      	cmp	r6, r4
20006bf2:	f1c0 030b 	rsb	r3, r0, #11
20006bf6:	d237      	bcs.n	20006c68 <__b2d+0xa0>
20006bf8:	f854 1c04 	ldr.w	r1, [r4, #-4]
20006bfc:	40d9      	lsrs	r1, r3
20006bfe:	fa25 fc03 	lsr.w	ip, r5, r3
20006c02:	3015      	adds	r0, #21
20006c04:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20006c08:	4085      	lsls	r5, r0
20006c0a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20006c0e:	ea41 0205 	orr.w	r2, r1, r5
20006c12:	4610      	mov	r0, r2
20006c14:	4619      	mov	r1, r3
20006c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006c1a:	42a6      	cmp	r6, r4
20006c1c:	d320      	bcc.n	20006c60 <__b2d+0x98>
20006c1e:	2100      	movs	r1, #0
20006c20:	380b      	subs	r0, #11
20006c22:	bf02      	ittt	eq
20006c24:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20006c28:	460a      	moveq	r2, r1
20006c2a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20006c2e:	d0f0      	beq.n	20006c12 <__b2d+0x4a>
20006c30:	42b4      	cmp	r4, r6
20006c32:	f1c0 0320 	rsb	r3, r0, #32
20006c36:	d919      	bls.n	20006c6c <__b2d+0xa4>
20006c38:	f854 4c04 	ldr.w	r4, [r4, #-4]
20006c3c:	40dc      	lsrs	r4, r3
20006c3e:	4085      	lsls	r5, r0
20006c40:	fa21 fc03 	lsr.w	ip, r1, r3
20006c44:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20006c48:	fa11 f000 	lsls.w	r0, r1, r0
20006c4c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20006c50:	ea44 0200 	orr.w	r2, r4, r0
20006c54:	ea45 030c 	orr.w	r3, r5, ip
20006c58:	4610      	mov	r0, r2
20006c5a:	4619      	mov	r1, r3
20006c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006c60:	f854 1c04 	ldr.w	r1, [r4, #-4]
20006c64:	3c04      	subs	r4, #4
20006c66:	e7db      	b.n	20006c20 <__b2d+0x58>
20006c68:	2100      	movs	r1, #0
20006c6a:	e7c8      	b.n	20006bfe <__b2d+0x36>
20006c6c:	2400      	movs	r4, #0
20006c6e:	e7e6      	b.n	20006c3e <__b2d+0x76>

20006c70 <__ratio>:
20006c70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20006c74:	b083      	sub	sp, #12
20006c76:	460e      	mov	r6, r1
20006c78:	a901      	add	r1, sp, #4
20006c7a:	4607      	mov	r7, r0
20006c7c:	f7ff ffa4 	bl	20006bc8 <__b2d>
20006c80:	460d      	mov	r5, r1
20006c82:	4604      	mov	r4, r0
20006c84:	4669      	mov	r1, sp
20006c86:	4630      	mov	r0, r6
20006c88:	f7ff ff9e 	bl	20006bc8 <__b2d>
20006c8c:	f8dd c004 	ldr.w	ip, [sp, #4]
20006c90:	46a9      	mov	r9, r5
20006c92:	46a0      	mov	r8, r4
20006c94:	460b      	mov	r3, r1
20006c96:	4602      	mov	r2, r0
20006c98:	6931      	ldr	r1, [r6, #16]
20006c9a:	4616      	mov	r6, r2
20006c9c:	6938      	ldr	r0, [r7, #16]
20006c9e:	461f      	mov	r7, r3
20006ca0:	1a40      	subs	r0, r0, r1
20006ca2:	9900      	ldr	r1, [sp, #0]
20006ca4:	ebc1 010c 	rsb	r1, r1, ip
20006ca8:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20006cac:	2900      	cmp	r1, #0
20006cae:	bfc9      	itett	gt
20006cb0:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20006cb4:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20006cb8:	4624      	movgt	r4, r4
20006cba:	464d      	movgt	r5, r9
20006cbc:	bfdc      	itt	le
20006cbe:	4612      	movle	r2, r2
20006cc0:	463b      	movle	r3, r7
20006cc2:	4620      	mov	r0, r4
20006cc4:	4629      	mov	r1, r5
20006cc6:	f7fb fabf 	bl	20002248 <__aeabi_ddiv>
20006cca:	b003      	add	sp, #12
20006ccc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20006cd0 <_mprec_log10>:
20006cd0:	2817      	cmp	r0, #23
20006cd2:	b510      	push	{r4, lr}
20006cd4:	4604      	mov	r4, r0
20006cd6:	dd0e      	ble.n	20006cf6 <_mprec_log10+0x26>
20006cd8:	f240 0100 	movw	r1, #0
20006cdc:	2000      	movs	r0, #0
20006cde:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006ce2:	f240 0300 	movw	r3, #0
20006ce6:	2200      	movs	r2, #0
20006ce8:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006cec:	f7fb f982 	bl	20001ff4 <__aeabi_dmul>
20006cf0:	3c01      	subs	r4, #1
20006cf2:	d1f6      	bne.n	20006ce2 <_mprec_log10+0x12>
20006cf4:	bd10      	pop	{r4, pc}
20006cf6:	f648 13a8 	movw	r3, #35240	; 0x89a8
20006cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006cfe:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20006d02:	e9d3 0100 	ldrd	r0, r1, [r3]
20006d06:	bd10      	pop	{r4, pc}

20006d08 <__copybits>:
20006d08:	6913      	ldr	r3, [r2, #16]
20006d0a:	3901      	subs	r1, #1
20006d0c:	f102 0c14 	add.w	ip, r2, #20
20006d10:	b410      	push	{r4}
20006d12:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20006d16:	114c      	asrs	r4, r1, #5
20006d18:	3214      	adds	r2, #20
20006d1a:	3401      	adds	r4, #1
20006d1c:	4594      	cmp	ip, r2
20006d1e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20006d22:	d20f      	bcs.n	20006d44 <__copybits+0x3c>
20006d24:	2300      	movs	r3, #0
20006d26:	f85c 1003 	ldr.w	r1, [ip, r3]
20006d2a:	50c1      	str	r1, [r0, r3]
20006d2c:	3304      	adds	r3, #4
20006d2e:	eb03 010c 	add.w	r1, r3, ip
20006d32:	428a      	cmp	r2, r1
20006d34:	d8f7      	bhi.n	20006d26 <__copybits+0x1e>
20006d36:	ea6f 0c0c 	mvn.w	ip, ip
20006d3a:	4462      	add	r2, ip
20006d3c:	f022 0203 	bic.w	r2, r2, #3
20006d40:	3204      	adds	r2, #4
20006d42:	1880      	adds	r0, r0, r2
20006d44:	4284      	cmp	r4, r0
20006d46:	d904      	bls.n	20006d52 <__copybits+0x4a>
20006d48:	2300      	movs	r3, #0
20006d4a:	f840 3b04 	str.w	r3, [r0], #4
20006d4e:	4284      	cmp	r4, r0
20006d50:	d8fb      	bhi.n	20006d4a <__copybits+0x42>
20006d52:	bc10      	pop	{r4}
20006d54:	4770      	bx	lr
20006d56:	bf00      	nop

20006d58 <__any_on>:
20006d58:	6902      	ldr	r2, [r0, #16]
20006d5a:	114b      	asrs	r3, r1, #5
20006d5c:	429a      	cmp	r2, r3
20006d5e:	db10      	blt.n	20006d82 <__any_on+0x2a>
20006d60:	dd0e      	ble.n	20006d80 <__any_on+0x28>
20006d62:	f011 011f 	ands.w	r1, r1, #31
20006d66:	d00b      	beq.n	20006d80 <__any_on+0x28>
20006d68:	461a      	mov	r2, r3
20006d6a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20006d6e:	695b      	ldr	r3, [r3, #20]
20006d70:	fa23 fc01 	lsr.w	ip, r3, r1
20006d74:	fa0c f101 	lsl.w	r1, ip, r1
20006d78:	4299      	cmp	r1, r3
20006d7a:	d002      	beq.n	20006d82 <__any_on+0x2a>
20006d7c:	2001      	movs	r0, #1
20006d7e:	4770      	bx	lr
20006d80:	461a      	mov	r2, r3
20006d82:	3204      	adds	r2, #4
20006d84:	f100 0114 	add.w	r1, r0, #20
20006d88:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20006d8c:	f103 0c04 	add.w	ip, r3, #4
20006d90:	4561      	cmp	r1, ip
20006d92:	d20b      	bcs.n	20006dac <__any_on+0x54>
20006d94:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20006d98:	2a00      	cmp	r2, #0
20006d9a:	d1ef      	bne.n	20006d7c <__any_on+0x24>
20006d9c:	4299      	cmp	r1, r3
20006d9e:	d205      	bcs.n	20006dac <__any_on+0x54>
20006da0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20006da4:	2a00      	cmp	r2, #0
20006da6:	d1e9      	bne.n	20006d7c <__any_on+0x24>
20006da8:	4299      	cmp	r1, r3
20006daa:	d3f9      	bcc.n	20006da0 <__any_on+0x48>
20006dac:	2000      	movs	r0, #0
20006dae:	4770      	bx	lr

20006db0 <_Bfree>:
20006db0:	b530      	push	{r4, r5, lr}
20006db2:	6a45      	ldr	r5, [r0, #36]	; 0x24
20006db4:	b083      	sub	sp, #12
20006db6:	4604      	mov	r4, r0
20006db8:	b155      	cbz	r5, 20006dd0 <_Bfree+0x20>
20006dba:	b139      	cbz	r1, 20006dcc <_Bfree+0x1c>
20006dbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006dbe:	684a      	ldr	r2, [r1, #4]
20006dc0:	68db      	ldr	r3, [r3, #12]
20006dc2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20006dc6:	6008      	str	r0, [r1, #0]
20006dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20006dcc:	b003      	add	sp, #12
20006dce:	bd30      	pop	{r4, r5, pc}
20006dd0:	2010      	movs	r0, #16
20006dd2:	9101      	str	r1, [sp, #4]
20006dd4:	f7ff f9ba 	bl	2000614c <malloc>
20006dd8:	9901      	ldr	r1, [sp, #4]
20006dda:	6260      	str	r0, [r4, #36]	; 0x24
20006ddc:	60c5      	str	r5, [r0, #12]
20006dde:	6045      	str	r5, [r0, #4]
20006de0:	6085      	str	r5, [r0, #8]
20006de2:	6005      	str	r5, [r0, #0]
20006de4:	e7e9      	b.n	20006dba <_Bfree+0xa>
20006de6:	bf00      	nop

20006de8 <_Balloc>:
20006de8:	b570      	push	{r4, r5, r6, lr}
20006dea:	6a44      	ldr	r4, [r0, #36]	; 0x24
20006dec:	4606      	mov	r6, r0
20006dee:	460d      	mov	r5, r1
20006df0:	b164      	cbz	r4, 20006e0c <_Balloc+0x24>
20006df2:	68e2      	ldr	r2, [r4, #12]
20006df4:	b1a2      	cbz	r2, 20006e20 <_Balloc+0x38>
20006df6:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20006dfa:	b1eb      	cbz	r3, 20006e38 <_Balloc+0x50>
20006dfc:	6819      	ldr	r1, [r3, #0]
20006dfe:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20006e02:	2200      	movs	r2, #0
20006e04:	60da      	str	r2, [r3, #12]
20006e06:	611a      	str	r2, [r3, #16]
20006e08:	4618      	mov	r0, r3
20006e0a:	bd70      	pop	{r4, r5, r6, pc}
20006e0c:	2010      	movs	r0, #16
20006e0e:	f7ff f99d 	bl	2000614c <malloc>
20006e12:	2300      	movs	r3, #0
20006e14:	4604      	mov	r4, r0
20006e16:	6270      	str	r0, [r6, #36]	; 0x24
20006e18:	60c3      	str	r3, [r0, #12]
20006e1a:	6043      	str	r3, [r0, #4]
20006e1c:	6083      	str	r3, [r0, #8]
20006e1e:	6003      	str	r3, [r0, #0]
20006e20:	2210      	movs	r2, #16
20006e22:	4630      	mov	r0, r6
20006e24:	2104      	movs	r1, #4
20006e26:	f000 fe57 	bl	20007ad8 <_calloc_r>
20006e2a:	6a73      	ldr	r3, [r6, #36]	; 0x24
20006e2c:	60e0      	str	r0, [r4, #12]
20006e2e:	68da      	ldr	r2, [r3, #12]
20006e30:	2a00      	cmp	r2, #0
20006e32:	d1e0      	bne.n	20006df6 <_Balloc+0xe>
20006e34:	4613      	mov	r3, r2
20006e36:	e7e7      	b.n	20006e08 <_Balloc+0x20>
20006e38:	2401      	movs	r4, #1
20006e3a:	4630      	mov	r0, r6
20006e3c:	4621      	mov	r1, r4
20006e3e:	40ac      	lsls	r4, r5
20006e40:	1d62      	adds	r2, r4, #5
20006e42:	0092      	lsls	r2, r2, #2
20006e44:	f000 fe48 	bl	20007ad8 <_calloc_r>
20006e48:	4603      	mov	r3, r0
20006e4a:	2800      	cmp	r0, #0
20006e4c:	d0dc      	beq.n	20006e08 <_Balloc+0x20>
20006e4e:	6045      	str	r5, [r0, #4]
20006e50:	6084      	str	r4, [r0, #8]
20006e52:	e7d6      	b.n	20006e02 <_Balloc+0x1a>

20006e54 <__d2b>:
20006e54:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20006e58:	b083      	sub	sp, #12
20006e5a:	2101      	movs	r1, #1
20006e5c:	461d      	mov	r5, r3
20006e5e:	4614      	mov	r4, r2
20006e60:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20006e62:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20006e64:	f7ff ffc0 	bl	20006de8 <_Balloc>
20006e68:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20006e6c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20006e70:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006e74:	4615      	mov	r5, r2
20006e76:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20006e7a:	9300      	str	r3, [sp, #0]
20006e7c:	bf1c      	itt	ne
20006e7e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20006e82:	9300      	strne	r3, [sp, #0]
20006e84:	4680      	mov	r8, r0
20006e86:	2c00      	cmp	r4, #0
20006e88:	d023      	beq.n	20006ed2 <__d2b+0x7e>
20006e8a:	a802      	add	r0, sp, #8
20006e8c:	f840 4d04 	str.w	r4, [r0, #-4]!
20006e90:	f7ff fe22 	bl	20006ad8 <__lo0bits>
20006e94:	4603      	mov	r3, r0
20006e96:	2800      	cmp	r0, #0
20006e98:	d137      	bne.n	20006f0a <__d2b+0xb6>
20006e9a:	9901      	ldr	r1, [sp, #4]
20006e9c:	9a00      	ldr	r2, [sp, #0]
20006e9e:	f8c8 1014 	str.w	r1, [r8, #20]
20006ea2:	2a00      	cmp	r2, #0
20006ea4:	bf14      	ite	ne
20006ea6:	2402      	movne	r4, #2
20006ea8:	2401      	moveq	r4, #1
20006eaa:	f8c8 2018 	str.w	r2, [r8, #24]
20006eae:	f8c8 4010 	str.w	r4, [r8, #16]
20006eb2:	f1ba 0f00 	cmp.w	sl, #0
20006eb6:	d01b      	beq.n	20006ef0 <__d2b+0x9c>
20006eb8:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20006ebc:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20006ec0:	f1aa 0a03 	sub.w	sl, sl, #3
20006ec4:	4453      	add	r3, sl
20006ec6:	603b      	str	r3, [r7, #0]
20006ec8:	6032      	str	r2, [r6, #0]
20006eca:	4640      	mov	r0, r8
20006ecc:	b003      	add	sp, #12
20006ece:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20006ed2:	4668      	mov	r0, sp
20006ed4:	f7ff fe00 	bl	20006ad8 <__lo0bits>
20006ed8:	2301      	movs	r3, #1
20006eda:	461c      	mov	r4, r3
20006edc:	f8c8 3010 	str.w	r3, [r8, #16]
20006ee0:	9b00      	ldr	r3, [sp, #0]
20006ee2:	f8c8 3014 	str.w	r3, [r8, #20]
20006ee6:	f100 0320 	add.w	r3, r0, #32
20006eea:	f1ba 0f00 	cmp.w	sl, #0
20006eee:	d1e3      	bne.n	20006eb8 <__d2b+0x64>
20006ef0:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20006ef4:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20006ef8:	3b02      	subs	r3, #2
20006efa:	603b      	str	r3, [r7, #0]
20006efc:	6910      	ldr	r0, [r2, #16]
20006efe:	f7ff fdcb 	bl	20006a98 <__hi0bits>
20006f02:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20006f06:	6030      	str	r0, [r6, #0]
20006f08:	e7df      	b.n	20006eca <__d2b+0x76>
20006f0a:	9a00      	ldr	r2, [sp, #0]
20006f0c:	f1c0 0120 	rsb	r1, r0, #32
20006f10:	fa12 f101 	lsls.w	r1, r2, r1
20006f14:	40c2      	lsrs	r2, r0
20006f16:	9801      	ldr	r0, [sp, #4]
20006f18:	4301      	orrs	r1, r0
20006f1a:	f8c8 1014 	str.w	r1, [r8, #20]
20006f1e:	9200      	str	r2, [sp, #0]
20006f20:	e7bf      	b.n	20006ea2 <__d2b+0x4e>
20006f22:	bf00      	nop

20006f24 <__mdiff>:
20006f24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006f28:	6913      	ldr	r3, [r2, #16]
20006f2a:	690f      	ldr	r7, [r1, #16]
20006f2c:	460c      	mov	r4, r1
20006f2e:	4615      	mov	r5, r2
20006f30:	1aff      	subs	r7, r7, r3
20006f32:	2f00      	cmp	r7, #0
20006f34:	d04f      	beq.n	20006fd6 <__mdiff+0xb2>
20006f36:	db6a      	blt.n	2000700e <__mdiff+0xea>
20006f38:	2700      	movs	r7, #0
20006f3a:	f101 0614 	add.w	r6, r1, #20
20006f3e:	6861      	ldr	r1, [r4, #4]
20006f40:	f7ff ff52 	bl	20006de8 <_Balloc>
20006f44:	f8d5 8010 	ldr.w	r8, [r5, #16]
20006f48:	f8d4 c010 	ldr.w	ip, [r4, #16]
20006f4c:	f105 0114 	add.w	r1, r5, #20
20006f50:	2200      	movs	r2, #0
20006f52:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20006f56:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20006f5a:	f105 0814 	add.w	r8, r5, #20
20006f5e:	3414      	adds	r4, #20
20006f60:	f100 0314 	add.w	r3, r0, #20
20006f64:	60c7      	str	r7, [r0, #12]
20006f66:	f851 7b04 	ldr.w	r7, [r1], #4
20006f6a:	f856 5b04 	ldr.w	r5, [r6], #4
20006f6e:	46bb      	mov	fp, r7
20006f70:	fa1f fa87 	uxth.w	sl, r7
20006f74:	0c3f      	lsrs	r7, r7, #16
20006f76:	fa1f f985 	uxth.w	r9, r5
20006f7a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20006f7e:	ebca 0a09 	rsb	sl, sl, r9
20006f82:	4452      	add	r2, sl
20006f84:	eb07 4722 	add.w	r7, r7, r2, asr #16
20006f88:	b292      	uxth	r2, r2
20006f8a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20006f8e:	f843 2b04 	str.w	r2, [r3], #4
20006f92:	143a      	asrs	r2, r7, #16
20006f94:	4588      	cmp	r8, r1
20006f96:	d8e6      	bhi.n	20006f66 <__mdiff+0x42>
20006f98:	42a6      	cmp	r6, r4
20006f9a:	d20e      	bcs.n	20006fba <__mdiff+0x96>
20006f9c:	f856 1b04 	ldr.w	r1, [r6], #4
20006fa0:	b28d      	uxth	r5, r1
20006fa2:	0c09      	lsrs	r1, r1, #16
20006fa4:	1952      	adds	r2, r2, r5
20006fa6:	eb01 4122 	add.w	r1, r1, r2, asr #16
20006faa:	b292      	uxth	r2, r2
20006fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20006fb0:	f843 2b04 	str.w	r2, [r3], #4
20006fb4:	140a      	asrs	r2, r1, #16
20006fb6:	42b4      	cmp	r4, r6
20006fb8:	d8f0      	bhi.n	20006f9c <__mdiff+0x78>
20006fba:	f853 2c04 	ldr.w	r2, [r3, #-4]
20006fbe:	b932      	cbnz	r2, 20006fce <__mdiff+0xaa>
20006fc0:	f853 2c08 	ldr.w	r2, [r3, #-8]
20006fc4:	f10c 3cff 	add.w	ip, ip, #4294967295
20006fc8:	3b04      	subs	r3, #4
20006fca:	2a00      	cmp	r2, #0
20006fcc:	d0f8      	beq.n	20006fc0 <__mdiff+0x9c>
20006fce:	f8c0 c010 	str.w	ip, [r0, #16]
20006fd2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006fd6:	3304      	adds	r3, #4
20006fd8:	f101 0614 	add.w	r6, r1, #20
20006fdc:	009b      	lsls	r3, r3, #2
20006fde:	18d2      	adds	r2, r2, r3
20006fe0:	18cb      	adds	r3, r1, r3
20006fe2:	3304      	adds	r3, #4
20006fe4:	3204      	adds	r2, #4
20006fe6:	f853 cc04 	ldr.w	ip, [r3, #-4]
20006fea:	3b04      	subs	r3, #4
20006fec:	f852 1c04 	ldr.w	r1, [r2, #-4]
20006ff0:	3a04      	subs	r2, #4
20006ff2:	458c      	cmp	ip, r1
20006ff4:	d10a      	bne.n	2000700c <__mdiff+0xe8>
20006ff6:	429e      	cmp	r6, r3
20006ff8:	d3f5      	bcc.n	20006fe6 <__mdiff+0xc2>
20006ffa:	2100      	movs	r1, #0
20006ffc:	f7ff fef4 	bl	20006de8 <_Balloc>
20007000:	2301      	movs	r3, #1
20007002:	6103      	str	r3, [r0, #16]
20007004:	2300      	movs	r3, #0
20007006:	6143      	str	r3, [r0, #20]
20007008:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000700c:	d297      	bcs.n	20006f3e <__mdiff+0x1a>
2000700e:	4623      	mov	r3, r4
20007010:	462c      	mov	r4, r5
20007012:	2701      	movs	r7, #1
20007014:	461d      	mov	r5, r3
20007016:	f104 0614 	add.w	r6, r4, #20
2000701a:	e790      	b.n	20006f3e <__mdiff+0x1a>

2000701c <__lshift>:
2000701c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007020:	690d      	ldr	r5, [r1, #16]
20007022:	688b      	ldr	r3, [r1, #8]
20007024:	1156      	asrs	r6, r2, #5
20007026:	3501      	adds	r5, #1
20007028:	460c      	mov	r4, r1
2000702a:	19ad      	adds	r5, r5, r6
2000702c:	4690      	mov	r8, r2
2000702e:	429d      	cmp	r5, r3
20007030:	4682      	mov	sl, r0
20007032:	6849      	ldr	r1, [r1, #4]
20007034:	dd03      	ble.n	2000703e <__lshift+0x22>
20007036:	005b      	lsls	r3, r3, #1
20007038:	3101      	adds	r1, #1
2000703a:	429d      	cmp	r5, r3
2000703c:	dcfb      	bgt.n	20007036 <__lshift+0x1a>
2000703e:	4650      	mov	r0, sl
20007040:	f7ff fed2 	bl	20006de8 <_Balloc>
20007044:	2e00      	cmp	r6, #0
20007046:	4607      	mov	r7, r0
20007048:	f100 0214 	add.w	r2, r0, #20
2000704c:	dd0a      	ble.n	20007064 <__lshift+0x48>
2000704e:	2300      	movs	r3, #0
20007050:	4619      	mov	r1, r3
20007052:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20007056:	3301      	adds	r3, #1
20007058:	42b3      	cmp	r3, r6
2000705a:	d1fa      	bne.n	20007052 <__lshift+0x36>
2000705c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20007060:	f103 0214 	add.w	r2, r3, #20
20007064:	6920      	ldr	r0, [r4, #16]
20007066:	f104 0314 	add.w	r3, r4, #20
2000706a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000706e:	3014      	adds	r0, #20
20007070:	f018 081f 	ands.w	r8, r8, #31
20007074:	d01b      	beq.n	200070ae <__lshift+0x92>
20007076:	f1c8 0e20 	rsb	lr, r8, #32
2000707a:	2100      	movs	r1, #0
2000707c:	681e      	ldr	r6, [r3, #0]
2000707e:	fa06 fc08 	lsl.w	ip, r6, r8
20007082:	ea41 010c 	orr.w	r1, r1, ip
20007086:	f842 1b04 	str.w	r1, [r2], #4
2000708a:	f853 1b04 	ldr.w	r1, [r3], #4
2000708e:	4298      	cmp	r0, r3
20007090:	fa21 f10e 	lsr.w	r1, r1, lr
20007094:	d8f2      	bhi.n	2000707c <__lshift+0x60>
20007096:	6011      	str	r1, [r2, #0]
20007098:	b101      	cbz	r1, 2000709c <__lshift+0x80>
2000709a:	3501      	adds	r5, #1
2000709c:	4650      	mov	r0, sl
2000709e:	3d01      	subs	r5, #1
200070a0:	4621      	mov	r1, r4
200070a2:	613d      	str	r5, [r7, #16]
200070a4:	f7ff fe84 	bl	20006db0 <_Bfree>
200070a8:	4638      	mov	r0, r7
200070aa:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200070ae:	f853 1008 	ldr.w	r1, [r3, r8]
200070b2:	f842 1008 	str.w	r1, [r2, r8]
200070b6:	f108 0804 	add.w	r8, r8, #4
200070ba:	eb08 0103 	add.w	r1, r8, r3
200070be:	4288      	cmp	r0, r1
200070c0:	d9ec      	bls.n	2000709c <__lshift+0x80>
200070c2:	f853 1008 	ldr.w	r1, [r3, r8]
200070c6:	f842 1008 	str.w	r1, [r2, r8]
200070ca:	f108 0804 	add.w	r8, r8, #4
200070ce:	eb08 0103 	add.w	r1, r8, r3
200070d2:	4288      	cmp	r0, r1
200070d4:	d8eb      	bhi.n	200070ae <__lshift+0x92>
200070d6:	e7e1      	b.n	2000709c <__lshift+0x80>

200070d8 <__multiply>:
200070d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200070dc:	f8d1 8010 	ldr.w	r8, [r1, #16]
200070e0:	6917      	ldr	r7, [r2, #16]
200070e2:	460d      	mov	r5, r1
200070e4:	4616      	mov	r6, r2
200070e6:	b087      	sub	sp, #28
200070e8:	45b8      	cmp	r8, r7
200070ea:	bfb5      	itete	lt
200070ec:	4615      	movlt	r5, r2
200070ee:	463b      	movge	r3, r7
200070f0:	460b      	movlt	r3, r1
200070f2:	4647      	movge	r7, r8
200070f4:	bfb4      	ite	lt
200070f6:	461e      	movlt	r6, r3
200070f8:	4698      	movge	r8, r3
200070fa:	68ab      	ldr	r3, [r5, #8]
200070fc:	eb08 0407 	add.w	r4, r8, r7
20007100:	6869      	ldr	r1, [r5, #4]
20007102:	429c      	cmp	r4, r3
20007104:	bfc8      	it	gt
20007106:	3101      	addgt	r1, #1
20007108:	f7ff fe6e 	bl	20006de8 <_Balloc>
2000710c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20007110:	f100 0b14 	add.w	fp, r0, #20
20007114:	3314      	adds	r3, #20
20007116:	9003      	str	r0, [sp, #12]
20007118:	459b      	cmp	fp, r3
2000711a:	9304      	str	r3, [sp, #16]
2000711c:	d206      	bcs.n	2000712c <__multiply+0x54>
2000711e:	9904      	ldr	r1, [sp, #16]
20007120:	465b      	mov	r3, fp
20007122:	2200      	movs	r2, #0
20007124:	f843 2b04 	str.w	r2, [r3], #4
20007128:	4299      	cmp	r1, r3
2000712a:	d8fb      	bhi.n	20007124 <__multiply+0x4c>
2000712c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20007130:	f106 0914 	add.w	r9, r6, #20
20007134:	f108 0814 	add.w	r8, r8, #20
20007138:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
2000713c:	3514      	adds	r5, #20
2000713e:	45c1      	cmp	r9, r8
20007140:	f8cd 8004 	str.w	r8, [sp, #4]
20007144:	f10c 0c14 	add.w	ip, ip, #20
20007148:	9502      	str	r5, [sp, #8]
2000714a:	d24b      	bcs.n	200071e4 <__multiply+0x10c>
2000714c:	f04f 0a00 	mov.w	sl, #0
20007150:	9405      	str	r4, [sp, #20]
20007152:	f859 400a 	ldr.w	r4, [r9, sl]
20007156:	eb0a 080b 	add.w	r8, sl, fp
2000715a:	b2a0      	uxth	r0, r4
2000715c:	b1d8      	cbz	r0, 20007196 <__multiply+0xbe>
2000715e:	9a02      	ldr	r2, [sp, #8]
20007160:	4643      	mov	r3, r8
20007162:	2400      	movs	r4, #0
20007164:	f852 5b04 	ldr.w	r5, [r2], #4
20007168:	6819      	ldr	r1, [r3, #0]
2000716a:	b2af      	uxth	r7, r5
2000716c:	0c2d      	lsrs	r5, r5, #16
2000716e:	b28e      	uxth	r6, r1
20007170:	0c09      	lsrs	r1, r1, #16
20007172:	fb00 6607 	mla	r6, r0, r7, r6
20007176:	fb00 1105 	mla	r1, r0, r5, r1
2000717a:	1936      	adds	r6, r6, r4
2000717c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
20007180:	b2b6      	uxth	r6, r6
20007182:	0c0c      	lsrs	r4, r1, #16
20007184:	4594      	cmp	ip, r2
20007186:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
2000718a:	f843 6b04 	str.w	r6, [r3], #4
2000718e:	d8e9      	bhi.n	20007164 <__multiply+0x8c>
20007190:	601c      	str	r4, [r3, #0]
20007192:	f859 400a 	ldr.w	r4, [r9, sl]
20007196:	0c24      	lsrs	r4, r4, #16
20007198:	d01c      	beq.n	200071d4 <__multiply+0xfc>
2000719a:	f85b 200a 	ldr.w	r2, [fp, sl]
2000719e:	4641      	mov	r1, r8
200071a0:	9b02      	ldr	r3, [sp, #8]
200071a2:	2500      	movs	r5, #0
200071a4:	4610      	mov	r0, r2
200071a6:	881e      	ldrh	r6, [r3, #0]
200071a8:	b297      	uxth	r7, r2
200071aa:	fb06 5504 	mla	r5, r6, r4, r5
200071ae:	eb05 4510 	add.w	r5, r5, r0, lsr #16
200071b2:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
200071b6:	600f      	str	r7, [r1, #0]
200071b8:	f851 0f04 	ldr.w	r0, [r1, #4]!
200071bc:	f853 2b04 	ldr.w	r2, [r3], #4
200071c0:	b286      	uxth	r6, r0
200071c2:	0c12      	lsrs	r2, r2, #16
200071c4:	fb02 6204 	mla	r2, r2, r4, r6
200071c8:	eb02 4215 	add.w	r2, r2, r5, lsr #16
200071cc:	0c15      	lsrs	r5, r2, #16
200071ce:	459c      	cmp	ip, r3
200071d0:	d8e9      	bhi.n	200071a6 <__multiply+0xce>
200071d2:	600a      	str	r2, [r1, #0]
200071d4:	f10a 0a04 	add.w	sl, sl, #4
200071d8:	9a01      	ldr	r2, [sp, #4]
200071da:	eb0a 0309 	add.w	r3, sl, r9
200071de:	429a      	cmp	r2, r3
200071e0:	d8b7      	bhi.n	20007152 <__multiply+0x7a>
200071e2:	9c05      	ldr	r4, [sp, #20]
200071e4:	2c00      	cmp	r4, #0
200071e6:	dd0b      	ble.n	20007200 <__multiply+0x128>
200071e8:	9a04      	ldr	r2, [sp, #16]
200071ea:	f852 3c04 	ldr.w	r3, [r2, #-4]
200071ee:	b93b      	cbnz	r3, 20007200 <__multiply+0x128>
200071f0:	4613      	mov	r3, r2
200071f2:	e003      	b.n	200071fc <__multiply+0x124>
200071f4:	f853 2c08 	ldr.w	r2, [r3, #-8]
200071f8:	3b04      	subs	r3, #4
200071fa:	b90a      	cbnz	r2, 20007200 <__multiply+0x128>
200071fc:	3c01      	subs	r4, #1
200071fe:	d1f9      	bne.n	200071f4 <__multiply+0x11c>
20007200:	9b03      	ldr	r3, [sp, #12]
20007202:	4618      	mov	r0, r3
20007204:	611c      	str	r4, [r3, #16]
20007206:	b007      	add	sp, #28
20007208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

2000720c <__i2b>:
2000720c:	b510      	push	{r4, lr}
2000720e:	460c      	mov	r4, r1
20007210:	2101      	movs	r1, #1
20007212:	f7ff fde9 	bl	20006de8 <_Balloc>
20007216:	2201      	movs	r2, #1
20007218:	6144      	str	r4, [r0, #20]
2000721a:	6102      	str	r2, [r0, #16]
2000721c:	bd10      	pop	{r4, pc}
2000721e:	bf00      	nop

20007220 <__multadd>:
20007220:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007224:	460d      	mov	r5, r1
20007226:	2100      	movs	r1, #0
20007228:	4606      	mov	r6, r0
2000722a:	692c      	ldr	r4, [r5, #16]
2000722c:	b083      	sub	sp, #12
2000722e:	f105 0814 	add.w	r8, r5, #20
20007232:	4608      	mov	r0, r1
20007234:	f858 7001 	ldr.w	r7, [r8, r1]
20007238:	3001      	adds	r0, #1
2000723a:	fa1f fa87 	uxth.w	sl, r7
2000723e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20007242:	fb0a 3302 	mla	r3, sl, r2, r3
20007246:	fb0c fc02 	mul.w	ip, ip, r2
2000724a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000724e:	b29b      	uxth	r3, r3
20007250:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20007254:	f848 3001 	str.w	r3, [r8, r1]
20007258:	3104      	adds	r1, #4
2000725a:	4284      	cmp	r4, r0
2000725c:	ea4f 431c 	mov.w	r3, ip, lsr #16
20007260:	dce8      	bgt.n	20007234 <__multadd+0x14>
20007262:	b13b      	cbz	r3, 20007274 <__multadd+0x54>
20007264:	68aa      	ldr	r2, [r5, #8]
20007266:	4294      	cmp	r4, r2
20007268:	da08      	bge.n	2000727c <__multadd+0x5c>
2000726a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000726e:	3401      	adds	r4, #1
20007270:	612c      	str	r4, [r5, #16]
20007272:	6153      	str	r3, [r2, #20]
20007274:	4628      	mov	r0, r5
20007276:	b003      	add	sp, #12
20007278:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000727c:	6869      	ldr	r1, [r5, #4]
2000727e:	4630      	mov	r0, r6
20007280:	9301      	str	r3, [sp, #4]
20007282:	3101      	adds	r1, #1
20007284:	f7ff fdb0 	bl	20006de8 <_Balloc>
20007288:	692a      	ldr	r2, [r5, #16]
2000728a:	f105 010c 	add.w	r1, r5, #12
2000728e:	3202      	adds	r2, #2
20007290:	0092      	lsls	r2, r2, #2
20007292:	4607      	mov	r7, r0
20007294:	300c      	adds	r0, #12
20007296:	f7ff fa6d 	bl	20006774 <memcpy>
2000729a:	4629      	mov	r1, r5
2000729c:	4630      	mov	r0, r6
2000729e:	463d      	mov	r5, r7
200072a0:	f7ff fd86 	bl	20006db0 <_Bfree>
200072a4:	9b01      	ldr	r3, [sp, #4]
200072a6:	e7e0      	b.n	2000726a <__multadd+0x4a>

200072a8 <__pow5mult>:
200072a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200072ac:	4615      	mov	r5, r2
200072ae:	f012 0203 	ands.w	r2, r2, #3
200072b2:	4604      	mov	r4, r0
200072b4:	4688      	mov	r8, r1
200072b6:	d12c      	bne.n	20007312 <__pow5mult+0x6a>
200072b8:	10ad      	asrs	r5, r5, #2
200072ba:	d01e      	beq.n	200072fa <__pow5mult+0x52>
200072bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
200072be:	2e00      	cmp	r6, #0
200072c0:	d034      	beq.n	2000732c <__pow5mult+0x84>
200072c2:	68b7      	ldr	r7, [r6, #8]
200072c4:	2f00      	cmp	r7, #0
200072c6:	d03b      	beq.n	20007340 <__pow5mult+0x98>
200072c8:	f015 0f01 	tst.w	r5, #1
200072cc:	d108      	bne.n	200072e0 <__pow5mult+0x38>
200072ce:	106d      	asrs	r5, r5, #1
200072d0:	d013      	beq.n	200072fa <__pow5mult+0x52>
200072d2:	683e      	ldr	r6, [r7, #0]
200072d4:	b1a6      	cbz	r6, 20007300 <__pow5mult+0x58>
200072d6:	4630      	mov	r0, r6
200072d8:	4607      	mov	r7, r0
200072da:	f015 0f01 	tst.w	r5, #1
200072de:	d0f6      	beq.n	200072ce <__pow5mult+0x26>
200072e0:	4641      	mov	r1, r8
200072e2:	463a      	mov	r2, r7
200072e4:	4620      	mov	r0, r4
200072e6:	f7ff fef7 	bl	200070d8 <__multiply>
200072ea:	4641      	mov	r1, r8
200072ec:	4606      	mov	r6, r0
200072ee:	4620      	mov	r0, r4
200072f0:	f7ff fd5e 	bl	20006db0 <_Bfree>
200072f4:	106d      	asrs	r5, r5, #1
200072f6:	46b0      	mov	r8, r6
200072f8:	d1eb      	bne.n	200072d2 <__pow5mult+0x2a>
200072fa:	4640      	mov	r0, r8
200072fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007300:	4639      	mov	r1, r7
20007302:	463a      	mov	r2, r7
20007304:	4620      	mov	r0, r4
20007306:	f7ff fee7 	bl	200070d8 <__multiply>
2000730a:	6038      	str	r0, [r7, #0]
2000730c:	4607      	mov	r7, r0
2000730e:	6006      	str	r6, [r0, #0]
20007310:	e7e3      	b.n	200072da <__pow5mult+0x32>
20007312:	f648 1ca8 	movw	ip, #35240	; 0x89a8
20007316:	2300      	movs	r3, #0
20007318:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000731c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20007320:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20007324:	f7ff ff7c 	bl	20007220 <__multadd>
20007328:	4680      	mov	r8, r0
2000732a:	e7c5      	b.n	200072b8 <__pow5mult+0x10>
2000732c:	2010      	movs	r0, #16
2000732e:	f7fe ff0d 	bl	2000614c <malloc>
20007332:	2300      	movs	r3, #0
20007334:	4606      	mov	r6, r0
20007336:	6260      	str	r0, [r4, #36]	; 0x24
20007338:	60c3      	str	r3, [r0, #12]
2000733a:	6043      	str	r3, [r0, #4]
2000733c:	6083      	str	r3, [r0, #8]
2000733e:	6003      	str	r3, [r0, #0]
20007340:	4620      	mov	r0, r4
20007342:	f240 2171 	movw	r1, #625	; 0x271
20007346:	f7ff ff61 	bl	2000720c <__i2b>
2000734a:	2300      	movs	r3, #0
2000734c:	60b0      	str	r0, [r6, #8]
2000734e:	4607      	mov	r7, r0
20007350:	6003      	str	r3, [r0, #0]
20007352:	e7b9      	b.n	200072c8 <__pow5mult+0x20>

20007354 <__s2b>:
20007354:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007358:	461e      	mov	r6, r3
2000735a:	f648 6339 	movw	r3, #36409	; 0x8e39
2000735e:	f106 0c08 	add.w	ip, r6, #8
20007362:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20007366:	4688      	mov	r8, r1
20007368:	4605      	mov	r5, r0
2000736a:	4617      	mov	r7, r2
2000736c:	fb83 130c 	smull	r1, r3, r3, ip
20007370:	ea4f 7cec 	mov.w	ip, ip, asr #31
20007374:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20007378:	f1bc 0f01 	cmp.w	ip, #1
2000737c:	dd35      	ble.n	200073ea <__s2b+0x96>
2000737e:	2100      	movs	r1, #0
20007380:	2201      	movs	r2, #1
20007382:	0052      	lsls	r2, r2, #1
20007384:	3101      	adds	r1, #1
20007386:	4594      	cmp	ip, r2
20007388:	dcfb      	bgt.n	20007382 <__s2b+0x2e>
2000738a:	4628      	mov	r0, r5
2000738c:	f7ff fd2c 	bl	20006de8 <_Balloc>
20007390:	9b08      	ldr	r3, [sp, #32]
20007392:	6143      	str	r3, [r0, #20]
20007394:	2301      	movs	r3, #1
20007396:	2f09      	cmp	r7, #9
20007398:	6103      	str	r3, [r0, #16]
2000739a:	dd22      	ble.n	200073e2 <__s2b+0x8e>
2000739c:	f108 0a09 	add.w	sl, r8, #9
200073a0:	2409      	movs	r4, #9
200073a2:	f818 3004 	ldrb.w	r3, [r8, r4]
200073a6:	4601      	mov	r1, r0
200073a8:	220a      	movs	r2, #10
200073aa:	3401      	adds	r4, #1
200073ac:	3b30      	subs	r3, #48	; 0x30
200073ae:	4628      	mov	r0, r5
200073b0:	f7ff ff36 	bl	20007220 <__multadd>
200073b4:	42a7      	cmp	r7, r4
200073b6:	dcf4      	bgt.n	200073a2 <__s2b+0x4e>
200073b8:	eb0a 0807 	add.w	r8, sl, r7
200073bc:	f1a8 0808 	sub.w	r8, r8, #8
200073c0:	42be      	cmp	r6, r7
200073c2:	dd0c      	ble.n	200073de <__s2b+0x8a>
200073c4:	2400      	movs	r4, #0
200073c6:	f818 3004 	ldrb.w	r3, [r8, r4]
200073ca:	4601      	mov	r1, r0
200073cc:	3401      	adds	r4, #1
200073ce:	220a      	movs	r2, #10
200073d0:	3b30      	subs	r3, #48	; 0x30
200073d2:	4628      	mov	r0, r5
200073d4:	f7ff ff24 	bl	20007220 <__multadd>
200073d8:	19e3      	adds	r3, r4, r7
200073da:	429e      	cmp	r6, r3
200073dc:	dcf3      	bgt.n	200073c6 <__s2b+0x72>
200073de:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200073e2:	f108 080a 	add.w	r8, r8, #10
200073e6:	2709      	movs	r7, #9
200073e8:	e7ea      	b.n	200073c0 <__s2b+0x6c>
200073ea:	2100      	movs	r1, #0
200073ec:	e7cd      	b.n	2000738a <__s2b+0x36>
200073ee:	bf00      	nop

200073f0 <_realloc_r>:
200073f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200073f4:	4691      	mov	r9, r2
200073f6:	b083      	sub	sp, #12
200073f8:	4607      	mov	r7, r0
200073fa:	460e      	mov	r6, r1
200073fc:	2900      	cmp	r1, #0
200073fe:	f000 813a 	beq.w	20007676 <_realloc_r+0x286>
20007402:	f1a1 0808 	sub.w	r8, r1, #8
20007406:	f109 040b 	add.w	r4, r9, #11
2000740a:	f7ff fb41 	bl	20006a90 <__malloc_lock>
2000740e:	2c16      	cmp	r4, #22
20007410:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007414:	460b      	mov	r3, r1
20007416:	f200 80a0 	bhi.w	2000755a <_realloc_r+0x16a>
2000741a:	2210      	movs	r2, #16
2000741c:	2500      	movs	r5, #0
2000741e:	4614      	mov	r4, r2
20007420:	454c      	cmp	r4, r9
20007422:	bf38      	it	cc
20007424:	f045 0501 	orrcc.w	r5, r5, #1
20007428:	2d00      	cmp	r5, #0
2000742a:	f040 812a 	bne.w	20007682 <_realloc_r+0x292>
2000742e:	f021 0a03 	bic.w	sl, r1, #3
20007432:	4592      	cmp	sl, r2
20007434:	bfa2      	ittt	ge
20007436:	4640      	movge	r0, r8
20007438:	4655      	movge	r5, sl
2000743a:	f108 0808 	addge.w	r8, r8, #8
2000743e:	da75      	bge.n	2000752c <_realloc_r+0x13c>
20007440:	f648 4308 	movw	r3, #35848	; 0x8c08
20007444:	eb08 000a 	add.w	r0, r8, sl
20007448:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000744c:	f8d3 e008 	ldr.w	lr, [r3, #8]
20007450:	4586      	cmp	lr, r0
20007452:	f000 811a 	beq.w	2000768a <_realloc_r+0x29a>
20007456:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000745a:	f02c 0b01 	bic.w	fp, ip, #1
2000745e:	4483      	add	fp, r0
20007460:	f8db b004 	ldr.w	fp, [fp, #4]
20007464:	f01b 0f01 	tst.w	fp, #1
20007468:	d07c      	beq.n	20007564 <_realloc_r+0x174>
2000746a:	46ac      	mov	ip, r5
2000746c:	4628      	mov	r0, r5
2000746e:	f011 0f01 	tst.w	r1, #1
20007472:	f040 809b 	bne.w	200075ac <_realloc_r+0x1bc>
20007476:	f856 1c08 	ldr.w	r1, [r6, #-8]
2000747a:	ebc1 0b08 	rsb	fp, r1, r8
2000747e:	f8db 5004 	ldr.w	r5, [fp, #4]
20007482:	f025 0503 	bic.w	r5, r5, #3
20007486:	2800      	cmp	r0, #0
20007488:	f000 80dd 	beq.w	20007646 <_realloc_r+0x256>
2000748c:	4570      	cmp	r0, lr
2000748e:	f000 811f 	beq.w	200076d0 <_realloc_r+0x2e0>
20007492:	eb05 030a 	add.w	r3, r5, sl
20007496:	eb0c 0503 	add.w	r5, ip, r3
2000749a:	4295      	cmp	r5, r2
2000749c:	bfb8      	it	lt
2000749e:	461d      	movlt	r5, r3
200074a0:	f2c0 80d2 	blt.w	20007648 <_realloc_r+0x258>
200074a4:	6881      	ldr	r1, [r0, #8]
200074a6:	465b      	mov	r3, fp
200074a8:	68c0      	ldr	r0, [r0, #12]
200074aa:	f1aa 0204 	sub.w	r2, sl, #4
200074ae:	2a24      	cmp	r2, #36	; 0x24
200074b0:	6081      	str	r1, [r0, #8]
200074b2:	60c8      	str	r0, [r1, #12]
200074b4:	f853 1f08 	ldr.w	r1, [r3, #8]!
200074b8:	f8db 000c 	ldr.w	r0, [fp, #12]
200074bc:	6081      	str	r1, [r0, #8]
200074be:	60c8      	str	r0, [r1, #12]
200074c0:	f200 80d0 	bhi.w	20007664 <_realloc_r+0x274>
200074c4:	2a13      	cmp	r2, #19
200074c6:	469c      	mov	ip, r3
200074c8:	d921      	bls.n	2000750e <_realloc_r+0x11e>
200074ca:	4631      	mov	r1, r6
200074cc:	f10b 0c10 	add.w	ip, fp, #16
200074d0:	f851 0b04 	ldr.w	r0, [r1], #4
200074d4:	f8cb 0008 	str.w	r0, [fp, #8]
200074d8:	6870      	ldr	r0, [r6, #4]
200074da:	1d0e      	adds	r6, r1, #4
200074dc:	2a1b      	cmp	r2, #27
200074de:	f8cb 000c 	str.w	r0, [fp, #12]
200074e2:	d914      	bls.n	2000750e <_realloc_r+0x11e>
200074e4:	6848      	ldr	r0, [r1, #4]
200074e6:	1d31      	adds	r1, r6, #4
200074e8:	f10b 0c18 	add.w	ip, fp, #24
200074ec:	f8cb 0010 	str.w	r0, [fp, #16]
200074f0:	6870      	ldr	r0, [r6, #4]
200074f2:	1d0e      	adds	r6, r1, #4
200074f4:	2a24      	cmp	r2, #36	; 0x24
200074f6:	f8cb 0014 	str.w	r0, [fp, #20]
200074fa:	d108      	bne.n	2000750e <_realloc_r+0x11e>
200074fc:	684a      	ldr	r2, [r1, #4]
200074fe:	f10b 0c20 	add.w	ip, fp, #32
20007502:	f8cb 2018 	str.w	r2, [fp, #24]
20007506:	6872      	ldr	r2, [r6, #4]
20007508:	3608      	adds	r6, #8
2000750a:	f8cb 201c 	str.w	r2, [fp, #28]
2000750e:	4631      	mov	r1, r6
20007510:	4698      	mov	r8, r3
20007512:	4662      	mov	r2, ip
20007514:	4658      	mov	r0, fp
20007516:	f851 3b04 	ldr.w	r3, [r1], #4
2000751a:	f842 3b04 	str.w	r3, [r2], #4
2000751e:	6873      	ldr	r3, [r6, #4]
20007520:	f8cc 3004 	str.w	r3, [ip, #4]
20007524:	684b      	ldr	r3, [r1, #4]
20007526:	6053      	str	r3, [r2, #4]
20007528:	f8db 3004 	ldr.w	r3, [fp, #4]
2000752c:	ebc4 0c05 	rsb	ip, r4, r5
20007530:	f1bc 0f0f 	cmp.w	ip, #15
20007534:	d826      	bhi.n	20007584 <_realloc_r+0x194>
20007536:	1942      	adds	r2, r0, r5
20007538:	f003 0301 	and.w	r3, r3, #1
2000753c:	ea43 0505 	orr.w	r5, r3, r5
20007540:	6045      	str	r5, [r0, #4]
20007542:	6853      	ldr	r3, [r2, #4]
20007544:	f043 0301 	orr.w	r3, r3, #1
20007548:	6053      	str	r3, [r2, #4]
2000754a:	4638      	mov	r0, r7
2000754c:	4645      	mov	r5, r8
2000754e:	f7ff faa1 	bl	20006a94 <__malloc_unlock>
20007552:	4628      	mov	r0, r5
20007554:	b003      	add	sp, #12
20007556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000755a:	f024 0407 	bic.w	r4, r4, #7
2000755e:	4622      	mov	r2, r4
20007560:	0fe5      	lsrs	r5, r4, #31
20007562:	e75d      	b.n	20007420 <_realloc_r+0x30>
20007564:	f02c 0c03 	bic.w	ip, ip, #3
20007568:	eb0c 050a 	add.w	r5, ip, sl
2000756c:	4295      	cmp	r5, r2
2000756e:	f6ff af7e 	blt.w	2000746e <_realloc_r+0x7e>
20007572:	6882      	ldr	r2, [r0, #8]
20007574:	460b      	mov	r3, r1
20007576:	68c1      	ldr	r1, [r0, #12]
20007578:	4640      	mov	r0, r8
2000757a:	f108 0808 	add.w	r8, r8, #8
2000757e:	608a      	str	r2, [r1, #8]
20007580:	60d1      	str	r1, [r2, #12]
20007582:	e7d3      	b.n	2000752c <_realloc_r+0x13c>
20007584:	1901      	adds	r1, r0, r4
20007586:	f003 0301 	and.w	r3, r3, #1
2000758a:	eb01 020c 	add.w	r2, r1, ip
2000758e:	ea43 0404 	orr.w	r4, r3, r4
20007592:	f04c 0301 	orr.w	r3, ip, #1
20007596:	6044      	str	r4, [r0, #4]
20007598:	604b      	str	r3, [r1, #4]
2000759a:	4638      	mov	r0, r7
2000759c:	6853      	ldr	r3, [r2, #4]
2000759e:	3108      	adds	r1, #8
200075a0:	f043 0301 	orr.w	r3, r3, #1
200075a4:	6053      	str	r3, [r2, #4]
200075a6:	f7fe fa57 	bl	20005a58 <_free_r>
200075aa:	e7ce      	b.n	2000754a <_realloc_r+0x15a>
200075ac:	4649      	mov	r1, r9
200075ae:	4638      	mov	r0, r7
200075b0:	f7fe fdd4 	bl	2000615c <_malloc_r>
200075b4:	4605      	mov	r5, r0
200075b6:	2800      	cmp	r0, #0
200075b8:	d041      	beq.n	2000763e <_realloc_r+0x24e>
200075ba:	f8d8 3004 	ldr.w	r3, [r8, #4]
200075be:	f1a0 0208 	sub.w	r2, r0, #8
200075c2:	f023 0101 	bic.w	r1, r3, #1
200075c6:	4441      	add	r1, r8
200075c8:	428a      	cmp	r2, r1
200075ca:	f000 80d7 	beq.w	2000777c <_realloc_r+0x38c>
200075ce:	f1aa 0204 	sub.w	r2, sl, #4
200075d2:	4631      	mov	r1, r6
200075d4:	2a24      	cmp	r2, #36	; 0x24
200075d6:	d878      	bhi.n	200076ca <_realloc_r+0x2da>
200075d8:	2a13      	cmp	r2, #19
200075da:	4603      	mov	r3, r0
200075dc:	d921      	bls.n	20007622 <_realloc_r+0x232>
200075de:	4634      	mov	r4, r6
200075e0:	f854 3b04 	ldr.w	r3, [r4], #4
200075e4:	1d21      	adds	r1, r4, #4
200075e6:	f840 3b04 	str.w	r3, [r0], #4
200075ea:	1d03      	adds	r3, r0, #4
200075ec:	f8d6 c004 	ldr.w	ip, [r6, #4]
200075f0:	2a1b      	cmp	r2, #27
200075f2:	f8c5 c004 	str.w	ip, [r5, #4]
200075f6:	d914      	bls.n	20007622 <_realloc_r+0x232>
200075f8:	f8d4 e004 	ldr.w	lr, [r4, #4]
200075fc:	1d1c      	adds	r4, r3, #4
200075fe:	f101 0c04 	add.w	ip, r1, #4
20007602:	f8c0 e004 	str.w	lr, [r0, #4]
20007606:	6848      	ldr	r0, [r1, #4]
20007608:	f10c 0104 	add.w	r1, ip, #4
2000760c:	6058      	str	r0, [r3, #4]
2000760e:	1d23      	adds	r3, r4, #4
20007610:	2a24      	cmp	r2, #36	; 0x24
20007612:	d106      	bne.n	20007622 <_realloc_r+0x232>
20007614:	f8dc 2004 	ldr.w	r2, [ip, #4]
20007618:	6062      	str	r2, [r4, #4]
2000761a:	684a      	ldr	r2, [r1, #4]
2000761c:	3108      	adds	r1, #8
2000761e:	605a      	str	r2, [r3, #4]
20007620:	3308      	adds	r3, #8
20007622:	4608      	mov	r0, r1
20007624:	461a      	mov	r2, r3
20007626:	f850 4b04 	ldr.w	r4, [r0], #4
2000762a:	f842 4b04 	str.w	r4, [r2], #4
2000762e:	6849      	ldr	r1, [r1, #4]
20007630:	6059      	str	r1, [r3, #4]
20007632:	6843      	ldr	r3, [r0, #4]
20007634:	6053      	str	r3, [r2, #4]
20007636:	4631      	mov	r1, r6
20007638:	4638      	mov	r0, r7
2000763a:	f7fe fa0d 	bl	20005a58 <_free_r>
2000763e:	4638      	mov	r0, r7
20007640:	f7ff fa28 	bl	20006a94 <__malloc_unlock>
20007644:	e785      	b.n	20007552 <_realloc_r+0x162>
20007646:	4455      	add	r5, sl
20007648:	4295      	cmp	r5, r2
2000764a:	dbaf      	blt.n	200075ac <_realloc_r+0x1bc>
2000764c:	465b      	mov	r3, fp
2000764e:	f8db 000c 	ldr.w	r0, [fp, #12]
20007652:	f1aa 0204 	sub.w	r2, sl, #4
20007656:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000765a:	2a24      	cmp	r2, #36	; 0x24
2000765c:	6081      	str	r1, [r0, #8]
2000765e:	60c8      	str	r0, [r1, #12]
20007660:	f67f af30 	bls.w	200074c4 <_realloc_r+0xd4>
20007664:	4618      	mov	r0, r3
20007666:	4631      	mov	r1, r6
20007668:	4698      	mov	r8, r3
2000766a:	f7ff f94b 	bl	20006904 <memmove>
2000766e:	4658      	mov	r0, fp
20007670:	f8db 3004 	ldr.w	r3, [fp, #4]
20007674:	e75a      	b.n	2000752c <_realloc_r+0x13c>
20007676:	4611      	mov	r1, r2
20007678:	b003      	add	sp, #12
2000767a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000767e:	f7fe bd6d 	b.w	2000615c <_malloc_r>
20007682:	230c      	movs	r3, #12
20007684:	2500      	movs	r5, #0
20007686:	603b      	str	r3, [r7, #0]
20007688:	e763      	b.n	20007552 <_realloc_r+0x162>
2000768a:	f8de 5004 	ldr.w	r5, [lr, #4]
2000768e:	f104 0b10 	add.w	fp, r4, #16
20007692:	f025 0c03 	bic.w	ip, r5, #3
20007696:	eb0c 000a 	add.w	r0, ip, sl
2000769a:	4558      	cmp	r0, fp
2000769c:	bfb8      	it	lt
2000769e:	4670      	movlt	r0, lr
200076a0:	f6ff aee5 	blt.w	2000746e <_realloc_r+0x7e>
200076a4:	eb08 0204 	add.w	r2, r8, r4
200076a8:	1b01      	subs	r1, r0, r4
200076aa:	f041 0101 	orr.w	r1, r1, #1
200076ae:	609a      	str	r2, [r3, #8]
200076b0:	6051      	str	r1, [r2, #4]
200076b2:	4638      	mov	r0, r7
200076b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
200076b8:	4635      	mov	r5, r6
200076ba:	f001 0301 	and.w	r3, r1, #1
200076be:	431c      	orrs	r4, r3
200076c0:	f8c8 4004 	str.w	r4, [r8, #4]
200076c4:	f7ff f9e6 	bl	20006a94 <__malloc_unlock>
200076c8:	e743      	b.n	20007552 <_realloc_r+0x162>
200076ca:	f7ff f91b 	bl	20006904 <memmove>
200076ce:	e7b2      	b.n	20007636 <_realloc_r+0x246>
200076d0:	4455      	add	r5, sl
200076d2:	f104 0110 	add.w	r1, r4, #16
200076d6:	44ac      	add	ip, r5
200076d8:	458c      	cmp	ip, r1
200076da:	dbb5      	blt.n	20007648 <_realloc_r+0x258>
200076dc:	465d      	mov	r5, fp
200076de:	f8db 000c 	ldr.w	r0, [fp, #12]
200076e2:	f1aa 0204 	sub.w	r2, sl, #4
200076e6:	f855 1f08 	ldr.w	r1, [r5, #8]!
200076ea:	2a24      	cmp	r2, #36	; 0x24
200076ec:	6081      	str	r1, [r0, #8]
200076ee:	60c8      	str	r0, [r1, #12]
200076f0:	d84c      	bhi.n	2000778c <_realloc_r+0x39c>
200076f2:	2a13      	cmp	r2, #19
200076f4:	4628      	mov	r0, r5
200076f6:	d924      	bls.n	20007742 <_realloc_r+0x352>
200076f8:	4631      	mov	r1, r6
200076fa:	f10b 0010 	add.w	r0, fp, #16
200076fe:	f851 eb04 	ldr.w	lr, [r1], #4
20007702:	f8cb e008 	str.w	lr, [fp, #8]
20007706:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000770a:	1d0e      	adds	r6, r1, #4
2000770c:	2a1b      	cmp	r2, #27
2000770e:	f8cb e00c 	str.w	lr, [fp, #12]
20007712:	d916      	bls.n	20007742 <_realloc_r+0x352>
20007714:	f8d1 e004 	ldr.w	lr, [r1, #4]
20007718:	1d31      	adds	r1, r6, #4
2000771a:	f10b 0018 	add.w	r0, fp, #24
2000771e:	f8cb e010 	str.w	lr, [fp, #16]
20007722:	f8d6 e004 	ldr.w	lr, [r6, #4]
20007726:	1d0e      	adds	r6, r1, #4
20007728:	2a24      	cmp	r2, #36	; 0x24
2000772a:	f8cb e014 	str.w	lr, [fp, #20]
2000772e:	d108      	bne.n	20007742 <_realloc_r+0x352>
20007730:	684a      	ldr	r2, [r1, #4]
20007732:	f10b 0020 	add.w	r0, fp, #32
20007736:	f8cb 2018 	str.w	r2, [fp, #24]
2000773a:	6872      	ldr	r2, [r6, #4]
2000773c:	3608      	adds	r6, #8
2000773e:	f8cb 201c 	str.w	r2, [fp, #28]
20007742:	4631      	mov	r1, r6
20007744:	4602      	mov	r2, r0
20007746:	f851 eb04 	ldr.w	lr, [r1], #4
2000774a:	f842 eb04 	str.w	lr, [r2], #4
2000774e:	6876      	ldr	r6, [r6, #4]
20007750:	6046      	str	r6, [r0, #4]
20007752:	6849      	ldr	r1, [r1, #4]
20007754:	6051      	str	r1, [r2, #4]
20007756:	eb0b 0204 	add.w	r2, fp, r4
2000775a:	ebc4 010c 	rsb	r1, r4, ip
2000775e:	f041 0101 	orr.w	r1, r1, #1
20007762:	609a      	str	r2, [r3, #8]
20007764:	6051      	str	r1, [r2, #4]
20007766:	4638      	mov	r0, r7
20007768:	f8db 1004 	ldr.w	r1, [fp, #4]
2000776c:	f001 0301 	and.w	r3, r1, #1
20007770:	431c      	orrs	r4, r3
20007772:	f8cb 4004 	str.w	r4, [fp, #4]
20007776:	f7ff f98d 	bl	20006a94 <__malloc_unlock>
2000777a:	e6ea      	b.n	20007552 <_realloc_r+0x162>
2000777c:	6855      	ldr	r5, [r2, #4]
2000777e:	4640      	mov	r0, r8
20007780:	f108 0808 	add.w	r8, r8, #8
20007784:	f025 0503 	bic.w	r5, r5, #3
20007788:	4455      	add	r5, sl
2000778a:	e6cf      	b.n	2000752c <_realloc_r+0x13c>
2000778c:	4631      	mov	r1, r6
2000778e:	4628      	mov	r0, r5
20007790:	9300      	str	r3, [sp, #0]
20007792:	f8cd c004 	str.w	ip, [sp, #4]
20007796:	f7ff f8b5 	bl	20006904 <memmove>
2000779a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000779e:	9b00      	ldr	r3, [sp, #0]
200077a0:	e7d9      	b.n	20007756 <_realloc_r+0x366>
200077a2:	bf00      	nop

200077a4 <__isinfd>:
200077a4:	4602      	mov	r2, r0
200077a6:	4240      	negs	r0, r0
200077a8:	ea40 0302 	orr.w	r3, r0, r2
200077ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200077b0:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
200077b4:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
200077b8:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
200077bc:	4258      	negs	r0, r3
200077be:	ea40 0303 	orr.w	r3, r0, r3
200077c2:	17d8      	asrs	r0, r3, #31
200077c4:	3001      	adds	r0, #1
200077c6:	4770      	bx	lr

200077c8 <__isnand>:
200077c8:	4602      	mov	r2, r0
200077ca:	4240      	negs	r0, r0
200077cc:	4310      	orrs	r0, r2
200077ce:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200077d2:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
200077d6:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
200077da:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
200077de:	0fc0      	lsrs	r0, r0, #31
200077e0:	4770      	bx	lr
200077e2:	bf00      	nop

200077e4 <_sbrk_r>:
200077e4:	b538      	push	{r3, r4, r5, lr}
200077e6:	f249 04ac 	movw	r4, #37036	; 0x90ac
200077ea:	f2c2 0400 	movt	r4, #8192	; 0x2000
200077ee:	4605      	mov	r5, r0
200077f0:	4608      	mov	r0, r1
200077f2:	2300      	movs	r3, #0
200077f4:	6023      	str	r3, [r4, #0]
200077f6:	f7f9 fca9 	bl	2000114c <_sbrk>
200077fa:	f1b0 3fff 	cmp.w	r0, #4294967295
200077fe:	d000      	beq.n	20007802 <_sbrk_r+0x1e>
20007800:	bd38      	pop	{r3, r4, r5, pc}
20007802:	6823      	ldr	r3, [r4, #0]
20007804:	2b00      	cmp	r3, #0
20007806:	d0fb      	beq.n	20007800 <_sbrk_r+0x1c>
20007808:	602b      	str	r3, [r5, #0]
2000780a:	bd38      	pop	{r3, r4, r5, pc}

2000780c <__sclose>:
2000780c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007810:	f000 b990 	b.w	20007b34 <_close_r>

20007814 <__sseek>:
20007814:	b510      	push	{r4, lr}
20007816:	460c      	mov	r4, r1
20007818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000781c:	f000 fa2e 	bl	20007c7c <_lseek_r>
20007820:	89a3      	ldrh	r3, [r4, #12]
20007822:	f1b0 3fff 	cmp.w	r0, #4294967295
20007826:	bf15      	itete	ne
20007828:	6560      	strne	r0, [r4, #84]	; 0x54
2000782a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000782e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20007832:	81a3      	strheq	r3, [r4, #12]
20007834:	bf18      	it	ne
20007836:	81a3      	strhne	r3, [r4, #12]
20007838:	bd10      	pop	{r4, pc}
2000783a:	bf00      	nop

2000783c <__swrite>:
2000783c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007840:	461d      	mov	r5, r3
20007842:	898b      	ldrh	r3, [r1, #12]
20007844:	460c      	mov	r4, r1
20007846:	4616      	mov	r6, r2
20007848:	4607      	mov	r7, r0
2000784a:	f413 7f80 	tst.w	r3, #256	; 0x100
2000784e:	d006      	beq.n	2000785e <__swrite+0x22>
20007850:	2302      	movs	r3, #2
20007852:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007856:	2200      	movs	r2, #0
20007858:	f000 fa10 	bl	20007c7c <_lseek_r>
2000785c:	89a3      	ldrh	r3, [r4, #12]
2000785e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20007862:	4638      	mov	r0, r7
20007864:	81a3      	strh	r3, [r4, #12]
20007866:	4632      	mov	r2, r6
20007868:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000786c:	462b      	mov	r3, r5
2000786e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20007872:	f7f9 bc47 	b.w	20001104 <_write_r>
20007876:	bf00      	nop

20007878 <__sread>:
20007878:	b510      	push	{r4, lr}
2000787a:	460c      	mov	r4, r1
2000787c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007880:	f000 fa12 	bl	20007ca8 <_read_r>
20007884:	2800      	cmp	r0, #0
20007886:	db03      	blt.n	20007890 <__sread+0x18>
20007888:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000788a:	181b      	adds	r3, r3, r0
2000788c:	6563      	str	r3, [r4, #84]	; 0x54
2000788e:	bd10      	pop	{r4, pc}
20007890:	89a3      	ldrh	r3, [r4, #12]
20007892:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20007896:	81a3      	strh	r3, [r4, #12]
20007898:	bd10      	pop	{r4, pc}
2000789a:	bf00      	nop

2000789c <strcmp>:
2000789c:	ea80 0201 	eor.w	r2, r0, r1
200078a0:	f012 0f03 	tst.w	r2, #3
200078a4:	d13a      	bne.n	2000791c <strcmp_unaligned>
200078a6:	f010 0203 	ands.w	r2, r0, #3
200078aa:	f020 0003 	bic.w	r0, r0, #3
200078ae:	f021 0103 	bic.w	r1, r1, #3
200078b2:	f850 cb04 	ldr.w	ip, [r0], #4
200078b6:	bf08      	it	eq
200078b8:	f851 3b04 	ldreq.w	r3, [r1], #4
200078bc:	d00d      	beq.n	200078da <strcmp+0x3e>
200078be:	f082 0203 	eor.w	r2, r2, #3
200078c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200078c6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
200078ca:	fa23 f202 	lsr.w	r2, r3, r2
200078ce:	f851 3b04 	ldr.w	r3, [r1], #4
200078d2:	ea4c 0c02 	orr.w	ip, ip, r2
200078d6:	ea43 0302 	orr.w	r3, r3, r2
200078da:	bf00      	nop
200078dc:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
200078e0:	459c      	cmp	ip, r3
200078e2:	bf01      	itttt	eq
200078e4:	ea22 020c 	biceq.w	r2, r2, ip
200078e8:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
200078ec:	f850 cb04 	ldreq.w	ip, [r0], #4
200078f0:	f851 3b04 	ldreq.w	r3, [r1], #4
200078f4:	d0f2      	beq.n	200078dc <strcmp+0x40>
200078f6:	ea4f 600c 	mov.w	r0, ip, lsl #24
200078fa:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
200078fe:	2801      	cmp	r0, #1
20007900:	bf28      	it	cs
20007902:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20007906:	bf08      	it	eq
20007908:	0a1b      	lsreq	r3, r3, #8
2000790a:	d0f4      	beq.n	200078f6 <strcmp+0x5a>
2000790c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20007910:	ea4f 6010 	mov.w	r0, r0, lsr #24
20007914:	eba0 0003 	sub.w	r0, r0, r3
20007918:	4770      	bx	lr
2000791a:	bf00      	nop

2000791c <strcmp_unaligned>:
2000791c:	f010 0f03 	tst.w	r0, #3
20007920:	d00a      	beq.n	20007938 <strcmp_unaligned+0x1c>
20007922:	f810 2b01 	ldrb.w	r2, [r0], #1
20007926:	f811 3b01 	ldrb.w	r3, [r1], #1
2000792a:	2a01      	cmp	r2, #1
2000792c:	bf28      	it	cs
2000792e:	429a      	cmpcs	r2, r3
20007930:	d0f4      	beq.n	2000791c <strcmp_unaligned>
20007932:	eba2 0003 	sub.w	r0, r2, r3
20007936:	4770      	bx	lr
20007938:	f84d 5d04 	str.w	r5, [sp, #-4]!
2000793c:	f84d 4d04 	str.w	r4, [sp, #-4]!
20007940:	f04f 0201 	mov.w	r2, #1
20007944:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20007948:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
2000794c:	f001 0c03 	and.w	ip, r1, #3
20007950:	f021 0103 	bic.w	r1, r1, #3
20007954:	f850 4b04 	ldr.w	r4, [r0], #4
20007958:	f851 5b04 	ldr.w	r5, [r1], #4
2000795c:	f1bc 0f02 	cmp.w	ip, #2
20007960:	d026      	beq.n	200079b0 <strcmp_unaligned+0x94>
20007962:	d84b      	bhi.n	200079fc <strcmp_unaligned+0xe0>
20007964:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20007968:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
2000796c:	eba4 0302 	sub.w	r3, r4, r2
20007970:	ea23 0304 	bic.w	r3, r3, r4
20007974:	d10d      	bne.n	20007992 <strcmp_unaligned+0x76>
20007976:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000797a:	bf08      	it	eq
2000797c:	f851 5b04 	ldreq.w	r5, [r1], #4
20007980:	d10a      	bne.n	20007998 <strcmp_unaligned+0x7c>
20007982:	ea8c 0c04 	eor.w	ip, ip, r4
20007986:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000798a:	d10c      	bne.n	200079a6 <strcmp_unaligned+0x8a>
2000798c:	f850 4b04 	ldr.w	r4, [r0], #4
20007990:	e7e8      	b.n	20007964 <strcmp_unaligned+0x48>
20007992:	ea4f 2515 	mov.w	r5, r5, lsr #8
20007996:	e05c      	b.n	20007a52 <strcmp_unaligned+0x136>
20007998:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
2000799c:	d152      	bne.n	20007a44 <strcmp_unaligned+0x128>
2000799e:	780d      	ldrb	r5, [r1, #0]
200079a0:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200079a4:	e055      	b.n	20007a52 <strcmp_unaligned+0x136>
200079a6:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200079aa:	f005 05ff 	and.w	r5, r5, #255	; 0xff
200079ae:	e050      	b.n	20007a52 <strcmp_unaligned+0x136>
200079b0:	ea4f 4c04 	mov.w	ip, r4, lsl #16
200079b4:	eba4 0302 	sub.w	r3, r4, r2
200079b8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200079bc:	ea23 0304 	bic.w	r3, r3, r4
200079c0:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
200079c4:	d117      	bne.n	200079f6 <strcmp_unaligned+0xda>
200079c6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200079ca:	bf08      	it	eq
200079cc:	f851 5b04 	ldreq.w	r5, [r1], #4
200079d0:	d107      	bne.n	200079e2 <strcmp_unaligned+0xc6>
200079d2:	ea8c 0c04 	eor.w	ip, ip, r4
200079d6:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
200079da:	d108      	bne.n	200079ee <strcmp_unaligned+0xd2>
200079dc:	f850 4b04 	ldr.w	r4, [r0], #4
200079e0:	e7e6      	b.n	200079b0 <strcmp_unaligned+0x94>
200079e2:	041b      	lsls	r3, r3, #16
200079e4:	d12e      	bne.n	20007a44 <strcmp_unaligned+0x128>
200079e6:	880d      	ldrh	r5, [r1, #0]
200079e8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200079ec:	e031      	b.n	20007a52 <strcmp_unaligned+0x136>
200079ee:	ea4f 4505 	mov.w	r5, r5, lsl #16
200079f2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200079f6:	ea4f 4515 	mov.w	r5, r5, lsr #16
200079fa:	e02a      	b.n	20007a52 <strcmp_unaligned+0x136>
200079fc:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20007a00:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20007a04:	eba4 0302 	sub.w	r3, r4, r2
20007a08:	ea23 0304 	bic.w	r3, r3, r4
20007a0c:	d10d      	bne.n	20007a2a <strcmp_unaligned+0x10e>
20007a0e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20007a12:	bf08      	it	eq
20007a14:	f851 5b04 	ldreq.w	r5, [r1], #4
20007a18:	d10a      	bne.n	20007a30 <strcmp_unaligned+0x114>
20007a1a:	ea8c 0c04 	eor.w	ip, ip, r4
20007a1e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20007a22:	d10a      	bne.n	20007a3a <strcmp_unaligned+0x11e>
20007a24:	f850 4b04 	ldr.w	r4, [r0], #4
20007a28:	e7e8      	b.n	200079fc <strcmp_unaligned+0xe0>
20007a2a:	ea4f 6515 	mov.w	r5, r5, lsr #24
20007a2e:	e010      	b.n	20007a52 <strcmp_unaligned+0x136>
20007a30:	f014 0fff 	tst.w	r4, #255	; 0xff
20007a34:	d006      	beq.n	20007a44 <strcmp_unaligned+0x128>
20007a36:	f851 5b04 	ldr.w	r5, [r1], #4
20007a3a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20007a3e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20007a42:	e006      	b.n	20007a52 <strcmp_unaligned+0x136>
20007a44:	f04f 0000 	mov.w	r0, #0
20007a48:	f85d 4b04 	ldr.w	r4, [sp], #4
20007a4c:	f85d 5b04 	ldr.w	r5, [sp], #4
20007a50:	4770      	bx	lr
20007a52:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20007a56:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20007a5a:	2801      	cmp	r0, #1
20007a5c:	bf28      	it	cs
20007a5e:	4290      	cmpcs	r0, r2
20007a60:	bf04      	itt	eq
20007a62:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20007a66:	0a2d      	lsreq	r5, r5, #8
20007a68:	d0f3      	beq.n	20007a52 <strcmp_unaligned+0x136>
20007a6a:	eba2 0000 	sub.w	r0, r2, r0
20007a6e:	f85d 4b04 	ldr.w	r4, [sp], #4
20007a72:	f85d 5b04 	ldr.w	r5, [sp], #4
20007a76:	4770      	bx	lr

20007a78 <strlen>:
20007a78:	f020 0103 	bic.w	r1, r0, #3
20007a7c:	f010 0003 	ands.w	r0, r0, #3
20007a80:	f1c0 0000 	rsb	r0, r0, #0
20007a84:	f851 3b04 	ldr.w	r3, [r1], #4
20007a88:	f100 0c04 	add.w	ip, r0, #4
20007a8c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20007a90:	f06f 0200 	mvn.w	r2, #0
20007a94:	bf1c      	itt	ne
20007a96:	fa22 f20c 	lsrne.w	r2, r2, ip
20007a9a:	4313      	orrne	r3, r2
20007a9c:	f04f 0c01 	mov.w	ip, #1
20007aa0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20007aa4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20007aa8:	eba3 020c 	sub.w	r2, r3, ip
20007aac:	ea22 0203 	bic.w	r2, r2, r3
20007ab0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20007ab4:	bf04      	itt	eq
20007ab6:	f851 3b04 	ldreq.w	r3, [r1], #4
20007aba:	3004      	addeq	r0, #4
20007abc:	d0f4      	beq.n	20007aa8 <strlen+0x30>
20007abe:	f013 0fff 	tst.w	r3, #255	; 0xff
20007ac2:	bf1f      	itttt	ne
20007ac4:	3001      	addne	r0, #1
20007ac6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20007aca:	3001      	addne	r0, #1
20007acc:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20007ad0:	bf18      	it	ne
20007ad2:	3001      	addne	r0, #1
20007ad4:	4770      	bx	lr
20007ad6:	bf00      	nop

20007ad8 <_calloc_r>:
20007ad8:	b538      	push	{r3, r4, r5, lr}
20007ada:	fb01 f102 	mul.w	r1, r1, r2
20007ade:	f7fe fb3d 	bl	2000615c <_malloc_r>
20007ae2:	4604      	mov	r4, r0
20007ae4:	b1f8      	cbz	r0, 20007b26 <_calloc_r+0x4e>
20007ae6:	f850 2c04 	ldr.w	r2, [r0, #-4]
20007aea:	f022 0203 	bic.w	r2, r2, #3
20007aee:	3a04      	subs	r2, #4
20007af0:	2a24      	cmp	r2, #36	; 0x24
20007af2:	d81a      	bhi.n	20007b2a <_calloc_r+0x52>
20007af4:	2a13      	cmp	r2, #19
20007af6:	4603      	mov	r3, r0
20007af8:	d90f      	bls.n	20007b1a <_calloc_r+0x42>
20007afa:	2100      	movs	r1, #0
20007afc:	f840 1b04 	str.w	r1, [r0], #4
20007b00:	1d03      	adds	r3, r0, #4
20007b02:	2a1b      	cmp	r2, #27
20007b04:	6061      	str	r1, [r4, #4]
20007b06:	d908      	bls.n	20007b1a <_calloc_r+0x42>
20007b08:	1d1d      	adds	r5, r3, #4
20007b0a:	6041      	str	r1, [r0, #4]
20007b0c:	6059      	str	r1, [r3, #4]
20007b0e:	1d2b      	adds	r3, r5, #4
20007b10:	2a24      	cmp	r2, #36	; 0x24
20007b12:	bf02      	ittt	eq
20007b14:	6069      	streq	r1, [r5, #4]
20007b16:	6059      	streq	r1, [r3, #4]
20007b18:	3308      	addeq	r3, #8
20007b1a:	461a      	mov	r2, r3
20007b1c:	2100      	movs	r1, #0
20007b1e:	f842 1b04 	str.w	r1, [r2], #4
20007b22:	6059      	str	r1, [r3, #4]
20007b24:	6051      	str	r1, [r2, #4]
20007b26:	4620      	mov	r0, r4
20007b28:	bd38      	pop	{r3, r4, r5, pc}
20007b2a:	2100      	movs	r1, #0
20007b2c:	f7fe ff46 	bl	200069bc <memset>
20007b30:	4620      	mov	r0, r4
20007b32:	bd38      	pop	{r3, r4, r5, pc}

20007b34 <_close_r>:
20007b34:	b538      	push	{r3, r4, r5, lr}
20007b36:	f249 04ac 	movw	r4, #37036	; 0x90ac
20007b3a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007b3e:	4605      	mov	r5, r0
20007b40:	4608      	mov	r0, r1
20007b42:	2300      	movs	r3, #0
20007b44:	6023      	str	r3, [r4, #0]
20007b46:	f7f9 fa77 	bl	20001038 <_close>
20007b4a:	f1b0 3fff 	cmp.w	r0, #4294967295
20007b4e:	d000      	beq.n	20007b52 <_close_r+0x1e>
20007b50:	bd38      	pop	{r3, r4, r5, pc}
20007b52:	6823      	ldr	r3, [r4, #0]
20007b54:	2b00      	cmp	r3, #0
20007b56:	d0fb      	beq.n	20007b50 <_close_r+0x1c>
20007b58:	602b      	str	r3, [r5, #0]
20007b5a:	bd38      	pop	{r3, r4, r5, pc}

20007b5c <_fclose_r>:
20007b5c:	b570      	push	{r4, r5, r6, lr}
20007b5e:	4605      	mov	r5, r0
20007b60:	460c      	mov	r4, r1
20007b62:	2900      	cmp	r1, #0
20007b64:	d04b      	beq.n	20007bfe <_fclose_r+0xa2>
20007b66:	f7fd fe3f 	bl	200057e8 <__sfp_lock_acquire>
20007b6a:	b115      	cbz	r5, 20007b72 <_fclose_r+0x16>
20007b6c:	69ab      	ldr	r3, [r5, #24]
20007b6e:	2b00      	cmp	r3, #0
20007b70:	d048      	beq.n	20007c04 <_fclose_r+0xa8>
20007b72:	f648 1300 	movw	r3, #35072	; 0x8900
20007b76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007b7a:	429c      	cmp	r4, r3
20007b7c:	bf08      	it	eq
20007b7e:	686c      	ldreq	r4, [r5, #4]
20007b80:	d00e      	beq.n	20007ba0 <_fclose_r+0x44>
20007b82:	f648 1320 	movw	r3, #35104	; 0x8920
20007b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007b8a:	429c      	cmp	r4, r3
20007b8c:	bf08      	it	eq
20007b8e:	68ac      	ldreq	r4, [r5, #8]
20007b90:	d006      	beq.n	20007ba0 <_fclose_r+0x44>
20007b92:	f648 1340 	movw	r3, #35136	; 0x8940
20007b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007b9a:	429c      	cmp	r4, r3
20007b9c:	bf08      	it	eq
20007b9e:	68ec      	ldreq	r4, [r5, #12]
20007ba0:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20007ba4:	b33e      	cbz	r6, 20007bf6 <_fclose_r+0x9a>
20007ba6:	4628      	mov	r0, r5
20007ba8:	4621      	mov	r1, r4
20007baa:	f7fd fd61 	bl	20005670 <_fflush_r>
20007bae:	6b23      	ldr	r3, [r4, #48]	; 0x30
20007bb0:	4606      	mov	r6, r0
20007bb2:	b13b      	cbz	r3, 20007bc4 <_fclose_r+0x68>
20007bb4:	4628      	mov	r0, r5
20007bb6:	6a21      	ldr	r1, [r4, #32]
20007bb8:	4798      	blx	r3
20007bba:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20007bbe:	bf28      	it	cs
20007bc0:	f04f 36ff 	movcs.w	r6, #4294967295
20007bc4:	89a3      	ldrh	r3, [r4, #12]
20007bc6:	f013 0f80 	tst.w	r3, #128	; 0x80
20007bca:	d11f      	bne.n	20007c0c <_fclose_r+0xb0>
20007bcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
20007bce:	b141      	cbz	r1, 20007be2 <_fclose_r+0x86>
20007bd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
20007bd4:	4299      	cmp	r1, r3
20007bd6:	d002      	beq.n	20007bde <_fclose_r+0x82>
20007bd8:	4628      	mov	r0, r5
20007bda:	f7fd ff3d 	bl	20005a58 <_free_r>
20007bde:	2300      	movs	r3, #0
20007be0:	6363      	str	r3, [r4, #52]	; 0x34
20007be2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20007be4:	b121      	cbz	r1, 20007bf0 <_fclose_r+0x94>
20007be6:	4628      	mov	r0, r5
20007be8:	f7fd ff36 	bl	20005a58 <_free_r>
20007bec:	2300      	movs	r3, #0
20007bee:	64a3      	str	r3, [r4, #72]	; 0x48
20007bf0:	f04f 0300 	mov.w	r3, #0
20007bf4:	81a3      	strh	r3, [r4, #12]
20007bf6:	f7fd fdf9 	bl	200057ec <__sfp_lock_release>
20007bfa:	4630      	mov	r0, r6
20007bfc:	bd70      	pop	{r4, r5, r6, pc}
20007bfe:	460e      	mov	r6, r1
20007c00:	4630      	mov	r0, r6
20007c02:	bd70      	pop	{r4, r5, r6, pc}
20007c04:	4628      	mov	r0, r5
20007c06:	f7fd fea3 	bl	20005950 <__sinit>
20007c0a:	e7b2      	b.n	20007b72 <_fclose_r+0x16>
20007c0c:	4628      	mov	r0, r5
20007c0e:	6921      	ldr	r1, [r4, #16]
20007c10:	f7fd ff22 	bl	20005a58 <_free_r>
20007c14:	e7da      	b.n	20007bcc <_fclose_r+0x70>
20007c16:	bf00      	nop

20007c18 <fclose>:
20007c18:	f648 3314 	movw	r3, #35604	; 0x8b14
20007c1c:	4601      	mov	r1, r0
20007c1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007c22:	6818      	ldr	r0, [r3, #0]
20007c24:	e79a      	b.n	20007b5c <_fclose_r>
20007c26:	bf00      	nop

20007c28 <_fstat_r>:
20007c28:	b538      	push	{r3, r4, r5, lr}
20007c2a:	f249 04ac 	movw	r4, #37036	; 0x90ac
20007c2e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007c32:	4605      	mov	r5, r0
20007c34:	4608      	mov	r0, r1
20007c36:	4611      	mov	r1, r2
20007c38:	2300      	movs	r3, #0
20007c3a:	6023      	str	r3, [r4, #0]
20007c3c:	f7f9 fa02 	bl	20001044 <_fstat>
20007c40:	f1b0 3fff 	cmp.w	r0, #4294967295
20007c44:	d000      	beq.n	20007c48 <_fstat_r+0x20>
20007c46:	bd38      	pop	{r3, r4, r5, pc}
20007c48:	6823      	ldr	r3, [r4, #0]
20007c4a:	2b00      	cmp	r3, #0
20007c4c:	d0fb      	beq.n	20007c46 <_fstat_r+0x1e>
20007c4e:	602b      	str	r3, [r5, #0]
20007c50:	bd38      	pop	{r3, r4, r5, pc}
20007c52:	bf00      	nop

20007c54 <_isatty_r>:
20007c54:	b538      	push	{r3, r4, r5, lr}
20007c56:	f249 04ac 	movw	r4, #37036	; 0x90ac
20007c5a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007c5e:	4605      	mov	r5, r0
20007c60:	4608      	mov	r0, r1
20007c62:	2300      	movs	r3, #0
20007c64:	6023      	str	r3, [r4, #0]
20007c66:	f7f9 f9f7 	bl	20001058 <_isatty>
20007c6a:	f1b0 3fff 	cmp.w	r0, #4294967295
20007c6e:	d000      	beq.n	20007c72 <_isatty_r+0x1e>
20007c70:	bd38      	pop	{r3, r4, r5, pc}
20007c72:	6823      	ldr	r3, [r4, #0]
20007c74:	2b00      	cmp	r3, #0
20007c76:	d0fb      	beq.n	20007c70 <_isatty_r+0x1c>
20007c78:	602b      	str	r3, [r5, #0]
20007c7a:	bd38      	pop	{r3, r4, r5, pc}

20007c7c <_lseek_r>:
20007c7c:	b538      	push	{r3, r4, r5, lr}
20007c7e:	f249 04ac 	movw	r4, #37036	; 0x90ac
20007c82:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007c86:	4605      	mov	r5, r0
20007c88:	4608      	mov	r0, r1
20007c8a:	4611      	mov	r1, r2
20007c8c:	461a      	mov	r2, r3
20007c8e:	2300      	movs	r3, #0
20007c90:	6023      	str	r3, [r4, #0]
20007c92:	f7f9 f9e5 	bl	20001060 <_lseek>
20007c96:	f1b0 3fff 	cmp.w	r0, #4294967295
20007c9a:	d000      	beq.n	20007c9e <_lseek_r+0x22>
20007c9c:	bd38      	pop	{r3, r4, r5, pc}
20007c9e:	6823      	ldr	r3, [r4, #0]
20007ca0:	2b00      	cmp	r3, #0
20007ca2:	d0fb      	beq.n	20007c9c <_lseek_r+0x20>
20007ca4:	602b      	str	r3, [r5, #0]
20007ca6:	bd38      	pop	{r3, r4, r5, pc}

20007ca8 <_read_r>:
20007ca8:	b538      	push	{r3, r4, r5, lr}
20007caa:	f249 04ac 	movw	r4, #37036	; 0x90ac
20007cae:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007cb2:	4605      	mov	r5, r0
20007cb4:	4608      	mov	r0, r1
20007cb6:	4611      	mov	r1, r2
20007cb8:	461a      	mov	r2, r3
20007cba:	2300      	movs	r3, #0
20007cbc:	6023      	str	r3, [r4, #0]
20007cbe:	f7f9 f9d7 	bl	20001070 <_read>
20007cc2:	f1b0 3fff 	cmp.w	r0, #4294967295
20007cc6:	d000      	beq.n	20007cca <_read_r+0x22>
20007cc8:	bd38      	pop	{r3, r4, r5, pc}
20007cca:	6823      	ldr	r3, [r4, #0]
20007ccc:	2b00      	cmp	r3, #0
20007cce:	d0fb      	beq.n	20007cc8 <_read_r+0x20>
20007cd0:	602b      	str	r3, [r5, #0]
20007cd2:	bd38      	pop	{r3, r4, r5, pc}
20007cd4:	0000      	lsls	r0, r0, #0
	...

20007cd8 <__aeabi_uidiv>:
20007cd8:	1e4a      	subs	r2, r1, #1
20007cda:	bf08      	it	eq
20007cdc:	4770      	bxeq	lr
20007cde:	f0c0 8124 	bcc.w	20007f2a <__aeabi_uidiv+0x252>
20007ce2:	4288      	cmp	r0, r1
20007ce4:	f240 8116 	bls.w	20007f14 <__aeabi_uidiv+0x23c>
20007ce8:	4211      	tst	r1, r2
20007cea:	f000 8117 	beq.w	20007f1c <__aeabi_uidiv+0x244>
20007cee:	fab0 f380 	clz	r3, r0
20007cf2:	fab1 f281 	clz	r2, r1
20007cf6:	eba2 0303 	sub.w	r3, r2, r3
20007cfa:	f1c3 031f 	rsb	r3, r3, #31
20007cfe:	a204      	add	r2, pc, #16	; (adr r2, 20007d10 <__aeabi_uidiv+0x38>)
20007d00:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20007d04:	f04f 0200 	mov.w	r2, #0
20007d08:	469f      	mov	pc, r3
20007d0a:	bf00      	nop
20007d0c:	f3af 8000 	nop.w
20007d10:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20007d14:	bf00      	nop
20007d16:	eb42 0202 	adc.w	r2, r2, r2
20007d1a:	bf28      	it	cs
20007d1c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20007d20:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20007d24:	bf00      	nop
20007d26:	eb42 0202 	adc.w	r2, r2, r2
20007d2a:	bf28      	it	cs
20007d2c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20007d30:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20007d34:	bf00      	nop
20007d36:	eb42 0202 	adc.w	r2, r2, r2
20007d3a:	bf28      	it	cs
20007d3c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20007d40:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20007d44:	bf00      	nop
20007d46:	eb42 0202 	adc.w	r2, r2, r2
20007d4a:	bf28      	it	cs
20007d4c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20007d50:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20007d54:	bf00      	nop
20007d56:	eb42 0202 	adc.w	r2, r2, r2
20007d5a:	bf28      	it	cs
20007d5c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20007d60:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20007d64:	bf00      	nop
20007d66:	eb42 0202 	adc.w	r2, r2, r2
20007d6a:	bf28      	it	cs
20007d6c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20007d70:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20007d74:	bf00      	nop
20007d76:	eb42 0202 	adc.w	r2, r2, r2
20007d7a:	bf28      	it	cs
20007d7c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20007d80:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20007d84:	bf00      	nop
20007d86:	eb42 0202 	adc.w	r2, r2, r2
20007d8a:	bf28      	it	cs
20007d8c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20007d90:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20007d94:	bf00      	nop
20007d96:	eb42 0202 	adc.w	r2, r2, r2
20007d9a:	bf28      	it	cs
20007d9c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20007da0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20007da4:	bf00      	nop
20007da6:	eb42 0202 	adc.w	r2, r2, r2
20007daa:	bf28      	it	cs
20007dac:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20007db0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20007db4:	bf00      	nop
20007db6:	eb42 0202 	adc.w	r2, r2, r2
20007dba:	bf28      	it	cs
20007dbc:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20007dc0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20007dc4:	bf00      	nop
20007dc6:	eb42 0202 	adc.w	r2, r2, r2
20007dca:	bf28      	it	cs
20007dcc:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20007dd0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20007dd4:	bf00      	nop
20007dd6:	eb42 0202 	adc.w	r2, r2, r2
20007dda:	bf28      	it	cs
20007ddc:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20007de0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20007de4:	bf00      	nop
20007de6:	eb42 0202 	adc.w	r2, r2, r2
20007dea:	bf28      	it	cs
20007dec:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20007df0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20007df4:	bf00      	nop
20007df6:	eb42 0202 	adc.w	r2, r2, r2
20007dfa:	bf28      	it	cs
20007dfc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20007e00:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20007e04:	bf00      	nop
20007e06:	eb42 0202 	adc.w	r2, r2, r2
20007e0a:	bf28      	it	cs
20007e0c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20007e10:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20007e14:	bf00      	nop
20007e16:	eb42 0202 	adc.w	r2, r2, r2
20007e1a:	bf28      	it	cs
20007e1c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20007e20:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20007e24:	bf00      	nop
20007e26:	eb42 0202 	adc.w	r2, r2, r2
20007e2a:	bf28      	it	cs
20007e2c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20007e30:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20007e34:	bf00      	nop
20007e36:	eb42 0202 	adc.w	r2, r2, r2
20007e3a:	bf28      	it	cs
20007e3c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20007e40:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20007e44:	bf00      	nop
20007e46:	eb42 0202 	adc.w	r2, r2, r2
20007e4a:	bf28      	it	cs
20007e4c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20007e50:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20007e54:	bf00      	nop
20007e56:	eb42 0202 	adc.w	r2, r2, r2
20007e5a:	bf28      	it	cs
20007e5c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20007e60:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20007e64:	bf00      	nop
20007e66:	eb42 0202 	adc.w	r2, r2, r2
20007e6a:	bf28      	it	cs
20007e6c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20007e70:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20007e74:	bf00      	nop
20007e76:	eb42 0202 	adc.w	r2, r2, r2
20007e7a:	bf28      	it	cs
20007e7c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20007e80:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20007e84:	bf00      	nop
20007e86:	eb42 0202 	adc.w	r2, r2, r2
20007e8a:	bf28      	it	cs
20007e8c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20007e90:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20007e94:	bf00      	nop
20007e96:	eb42 0202 	adc.w	r2, r2, r2
20007e9a:	bf28      	it	cs
20007e9c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20007ea0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20007ea4:	bf00      	nop
20007ea6:	eb42 0202 	adc.w	r2, r2, r2
20007eaa:	bf28      	it	cs
20007eac:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20007eb0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20007eb4:	bf00      	nop
20007eb6:	eb42 0202 	adc.w	r2, r2, r2
20007eba:	bf28      	it	cs
20007ebc:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20007ec0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20007ec4:	bf00      	nop
20007ec6:	eb42 0202 	adc.w	r2, r2, r2
20007eca:	bf28      	it	cs
20007ecc:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20007ed0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20007ed4:	bf00      	nop
20007ed6:	eb42 0202 	adc.w	r2, r2, r2
20007eda:	bf28      	it	cs
20007edc:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20007ee0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20007ee4:	bf00      	nop
20007ee6:	eb42 0202 	adc.w	r2, r2, r2
20007eea:	bf28      	it	cs
20007eec:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20007ef0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20007ef4:	bf00      	nop
20007ef6:	eb42 0202 	adc.w	r2, r2, r2
20007efa:	bf28      	it	cs
20007efc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20007f00:	ebb0 0f01 	cmp.w	r0, r1
20007f04:	bf00      	nop
20007f06:	eb42 0202 	adc.w	r2, r2, r2
20007f0a:	bf28      	it	cs
20007f0c:	eba0 0001 	subcs.w	r0, r0, r1
20007f10:	4610      	mov	r0, r2
20007f12:	4770      	bx	lr
20007f14:	bf0c      	ite	eq
20007f16:	2001      	moveq	r0, #1
20007f18:	2000      	movne	r0, #0
20007f1a:	4770      	bx	lr
20007f1c:	fab1 f281 	clz	r2, r1
20007f20:	f1c2 021f 	rsb	r2, r2, #31
20007f24:	fa20 f002 	lsr.w	r0, r0, r2
20007f28:	4770      	bx	lr
20007f2a:	b108      	cbz	r0, 20007f30 <__aeabi_uidiv+0x258>
20007f2c:	f04f 30ff 	mov.w	r0, #4294967295
20007f30:	f000 b80e 	b.w	20007f50 <__aeabi_idiv0>

20007f34 <__aeabi_uidivmod>:
20007f34:	2900      	cmp	r1, #0
20007f36:	d0f8      	beq.n	20007f2a <__aeabi_uidiv+0x252>
20007f38:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20007f3c:	f7ff fecc 	bl	20007cd8 <__aeabi_uidiv>
20007f40:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20007f44:	fb02 f300 	mul.w	r3, r2, r0
20007f48:	eba1 0103 	sub.w	r1, r1, r3
20007f4c:	4770      	bx	lr
20007f4e:	bf00      	nop

20007f50 <__aeabi_idiv0>:
20007f50:	4770      	bx	lr
20007f52:	bf00      	nop

20007f54 <__aeabi_d2iz>:
20007f54:	ea4f 0241 	mov.w	r2, r1, lsl #1
20007f58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20007f5c:	d215      	bcs.n	20007f8a <__aeabi_d2iz+0x36>
20007f5e:	d511      	bpl.n	20007f84 <__aeabi_d2iz+0x30>
20007f60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20007f64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20007f68:	d912      	bls.n	20007f90 <__aeabi_d2iz+0x3c>
20007f6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20007f6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20007f72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20007f76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20007f7a:	fa23 f002 	lsr.w	r0, r3, r2
20007f7e:	bf18      	it	ne
20007f80:	4240      	negne	r0, r0
20007f82:	4770      	bx	lr
20007f84:	f04f 0000 	mov.w	r0, #0
20007f88:	4770      	bx	lr
20007f8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20007f8e:	d105      	bne.n	20007f9c <__aeabi_d2iz+0x48>
20007f90:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20007f94:	bf08      	it	eq
20007f96:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20007f9a:	4770      	bx	lr
20007f9c:	f04f 0000 	mov.w	r0, #0
20007fa0:	4770      	bx	lr
20007fa2:	bf00      	nop

20007fa4 <__aeabi_uldivmod>:
20007fa4:	b94b      	cbnz	r3, 20007fba <__aeabi_uldivmod+0x16>
20007fa6:	b942      	cbnz	r2, 20007fba <__aeabi_uldivmod+0x16>
20007fa8:	2900      	cmp	r1, #0
20007faa:	bf08      	it	eq
20007fac:	2800      	cmpeq	r0, #0
20007fae:	d002      	beq.n	20007fb6 <__aeabi_uldivmod+0x12>
20007fb0:	f04f 31ff 	mov.w	r1, #4294967295
20007fb4:	4608      	mov	r0, r1
20007fb6:	f7ff bfcb 	b.w	20007f50 <__aeabi_idiv0>
20007fba:	b082      	sub	sp, #8
20007fbc:	46ec      	mov	ip, sp
20007fbe:	e92d 5000 	stmdb	sp!, {ip, lr}
20007fc2:	f000 f805 	bl	20007fd0 <__gnu_uldivmod_helper>
20007fc6:	f8dd e004 	ldr.w	lr, [sp, #4]
20007fca:	b002      	add	sp, #8
20007fcc:	bc0c      	pop	{r2, r3}
20007fce:	4770      	bx	lr

20007fd0 <__gnu_uldivmod_helper>:
20007fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20007fd2:	4614      	mov	r4, r2
20007fd4:	461d      	mov	r5, r3
20007fd6:	4606      	mov	r6, r0
20007fd8:	460f      	mov	r7, r1
20007fda:	f000 f9d7 	bl	2000838c <__udivdi3>
20007fde:	fb00 f505 	mul.w	r5, r0, r5
20007fe2:	fba0 2304 	umull	r2, r3, r0, r4
20007fe6:	fb04 5401 	mla	r4, r4, r1, r5
20007fea:	18e3      	adds	r3, r4, r3
20007fec:	1ab6      	subs	r6, r6, r2
20007fee:	eb67 0703 	sbc.w	r7, r7, r3
20007ff2:	9b06      	ldr	r3, [sp, #24]
20007ff4:	e9c3 6700 	strd	r6, r7, [r3]
20007ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007ffa:	bf00      	nop

20007ffc <__gnu_ldivmod_helper>:
20007ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20007ffe:	4614      	mov	r4, r2
20008000:	461d      	mov	r5, r3
20008002:	4606      	mov	r6, r0
20008004:	460f      	mov	r7, r1
20008006:	f000 f80f 	bl	20008028 <__divdi3>
2000800a:	fb00 f505 	mul.w	r5, r0, r5
2000800e:	fba0 2304 	umull	r2, r3, r0, r4
20008012:	fb04 5401 	mla	r4, r4, r1, r5
20008016:	18e3      	adds	r3, r4, r3
20008018:	1ab6      	subs	r6, r6, r2
2000801a:	eb67 0703 	sbc.w	r7, r7, r3
2000801e:	9b06      	ldr	r3, [sp, #24]
20008020:	e9c3 6700 	strd	r6, r7, [r3]
20008024:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008026:	bf00      	nop

20008028 <__divdi3>:
20008028:	2900      	cmp	r1, #0
2000802a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000802e:	b085      	sub	sp, #20
20008030:	f2c0 80c8 	blt.w	200081c4 <__divdi3+0x19c>
20008034:	2600      	movs	r6, #0
20008036:	2b00      	cmp	r3, #0
20008038:	f2c0 80bf 	blt.w	200081ba <__divdi3+0x192>
2000803c:	4689      	mov	r9, r1
2000803e:	4614      	mov	r4, r2
20008040:	4605      	mov	r5, r0
20008042:	469b      	mov	fp, r3
20008044:	2b00      	cmp	r3, #0
20008046:	d14a      	bne.n	200080de <__divdi3+0xb6>
20008048:	428a      	cmp	r2, r1
2000804a:	d957      	bls.n	200080fc <__divdi3+0xd4>
2000804c:	fab2 f382 	clz	r3, r2
20008050:	b153      	cbz	r3, 20008068 <__divdi3+0x40>
20008052:	f1c3 0020 	rsb	r0, r3, #32
20008056:	fa01 f903 	lsl.w	r9, r1, r3
2000805a:	fa25 f800 	lsr.w	r8, r5, r0
2000805e:	fa12 f403 	lsls.w	r4, r2, r3
20008062:	409d      	lsls	r5, r3
20008064:	ea48 0909 	orr.w	r9, r8, r9
20008068:	0c27      	lsrs	r7, r4, #16
2000806a:	4648      	mov	r0, r9
2000806c:	4639      	mov	r1, r7
2000806e:	fa1f fb84 	uxth.w	fp, r4
20008072:	f7ff fe31 	bl	20007cd8 <__aeabi_uidiv>
20008076:	4639      	mov	r1, r7
20008078:	4682      	mov	sl, r0
2000807a:	4648      	mov	r0, r9
2000807c:	f7ff ff5a 	bl	20007f34 <__aeabi_uidivmod>
20008080:	0c2a      	lsrs	r2, r5, #16
20008082:	fb0b f30a 	mul.w	r3, fp, sl
20008086:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000808a:	454b      	cmp	r3, r9
2000808c:	d909      	bls.n	200080a2 <__divdi3+0x7a>
2000808e:	eb19 0904 	adds.w	r9, r9, r4
20008092:	f10a 3aff 	add.w	sl, sl, #4294967295
20008096:	d204      	bcs.n	200080a2 <__divdi3+0x7a>
20008098:	454b      	cmp	r3, r9
2000809a:	bf84      	itt	hi
2000809c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200080a0:	44a1      	addhi	r9, r4
200080a2:	ebc3 0909 	rsb	r9, r3, r9
200080a6:	4639      	mov	r1, r7
200080a8:	4648      	mov	r0, r9
200080aa:	b2ad      	uxth	r5, r5
200080ac:	f7ff fe14 	bl	20007cd8 <__aeabi_uidiv>
200080b0:	4639      	mov	r1, r7
200080b2:	4680      	mov	r8, r0
200080b4:	4648      	mov	r0, r9
200080b6:	f7ff ff3d 	bl	20007f34 <__aeabi_uidivmod>
200080ba:	fb0b fb08 	mul.w	fp, fp, r8
200080be:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
200080c2:	45ab      	cmp	fp, r5
200080c4:	d907      	bls.n	200080d6 <__divdi3+0xae>
200080c6:	192d      	adds	r5, r5, r4
200080c8:	f108 38ff 	add.w	r8, r8, #4294967295
200080cc:	d203      	bcs.n	200080d6 <__divdi3+0xae>
200080ce:	45ab      	cmp	fp, r5
200080d0:	bf88      	it	hi
200080d2:	f108 38ff 	addhi.w	r8, r8, #4294967295
200080d6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
200080da:	2700      	movs	r7, #0
200080dc:	e003      	b.n	200080e6 <__divdi3+0xbe>
200080de:	428b      	cmp	r3, r1
200080e0:	d957      	bls.n	20008192 <__divdi3+0x16a>
200080e2:	2700      	movs	r7, #0
200080e4:	46b8      	mov	r8, r7
200080e6:	4642      	mov	r2, r8
200080e8:	463b      	mov	r3, r7
200080ea:	b116      	cbz	r6, 200080f2 <__divdi3+0xca>
200080ec:	4252      	negs	r2, r2
200080ee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200080f2:	4619      	mov	r1, r3
200080f4:	4610      	mov	r0, r2
200080f6:	b005      	add	sp, #20
200080f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200080fc:	b922      	cbnz	r2, 20008108 <__divdi3+0xe0>
200080fe:	4611      	mov	r1, r2
20008100:	2001      	movs	r0, #1
20008102:	f7ff fde9 	bl	20007cd8 <__aeabi_uidiv>
20008106:	4604      	mov	r4, r0
20008108:	fab4 f884 	clz	r8, r4
2000810c:	f1b8 0f00 	cmp.w	r8, #0
20008110:	d15e      	bne.n	200081d0 <__divdi3+0x1a8>
20008112:	ebc4 0809 	rsb	r8, r4, r9
20008116:	0c27      	lsrs	r7, r4, #16
20008118:	fa1f f984 	uxth.w	r9, r4
2000811c:	2101      	movs	r1, #1
2000811e:	9102      	str	r1, [sp, #8]
20008120:	4639      	mov	r1, r7
20008122:	4640      	mov	r0, r8
20008124:	f7ff fdd8 	bl	20007cd8 <__aeabi_uidiv>
20008128:	4639      	mov	r1, r7
2000812a:	4682      	mov	sl, r0
2000812c:	4640      	mov	r0, r8
2000812e:	f7ff ff01 	bl	20007f34 <__aeabi_uidivmod>
20008132:	ea4f 4815 	mov.w	r8, r5, lsr #16
20008136:	fb09 f30a 	mul.w	r3, r9, sl
2000813a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000813e:	455b      	cmp	r3, fp
20008140:	d909      	bls.n	20008156 <__divdi3+0x12e>
20008142:	eb1b 0b04 	adds.w	fp, fp, r4
20008146:	f10a 3aff 	add.w	sl, sl, #4294967295
2000814a:	d204      	bcs.n	20008156 <__divdi3+0x12e>
2000814c:	455b      	cmp	r3, fp
2000814e:	bf84      	itt	hi
20008150:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008154:	44a3      	addhi	fp, r4
20008156:	ebc3 0b0b 	rsb	fp, r3, fp
2000815a:	4639      	mov	r1, r7
2000815c:	4658      	mov	r0, fp
2000815e:	b2ad      	uxth	r5, r5
20008160:	f7ff fdba 	bl	20007cd8 <__aeabi_uidiv>
20008164:	4639      	mov	r1, r7
20008166:	4680      	mov	r8, r0
20008168:	4658      	mov	r0, fp
2000816a:	f7ff fee3 	bl	20007f34 <__aeabi_uidivmod>
2000816e:	fb09 f908 	mul.w	r9, r9, r8
20008172:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008176:	45a9      	cmp	r9, r5
20008178:	d907      	bls.n	2000818a <__divdi3+0x162>
2000817a:	192d      	adds	r5, r5, r4
2000817c:	f108 38ff 	add.w	r8, r8, #4294967295
20008180:	d203      	bcs.n	2000818a <__divdi3+0x162>
20008182:	45a9      	cmp	r9, r5
20008184:	bf88      	it	hi
20008186:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000818a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000818e:	9f02      	ldr	r7, [sp, #8]
20008190:	e7a9      	b.n	200080e6 <__divdi3+0xbe>
20008192:	fab3 f783 	clz	r7, r3
20008196:	2f00      	cmp	r7, #0
20008198:	d168      	bne.n	2000826c <__divdi3+0x244>
2000819a:	428b      	cmp	r3, r1
2000819c:	bf2c      	ite	cs
2000819e:	f04f 0900 	movcs.w	r9, #0
200081a2:	f04f 0901 	movcc.w	r9, #1
200081a6:	4282      	cmp	r2, r0
200081a8:	bf8c      	ite	hi
200081aa:	464c      	movhi	r4, r9
200081ac:	f049 0401 	orrls.w	r4, r9, #1
200081b0:	2c00      	cmp	r4, #0
200081b2:	d096      	beq.n	200080e2 <__divdi3+0xba>
200081b4:	f04f 0801 	mov.w	r8, #1
200081b8:	e795      	b.n	200080e6 <__divdi3+0xbe>
200081ba:	4252      	negs	r2, r2
200081bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200081c0:	43f6      	mvns	r6, r6
200081c2:	e73b      	b.n	2000803c <__divdi3+0x14>
200081c4:	4240      	negs	r0, r0
200081c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200081ca:	f04f 36ff 	mov.w	r6, #4294967295
200081ce:	e732      	b.n	20008036 <__divdi3+0xe>
200081d0:	fa04 f408 	lsl.w	r4, r4, r8
200081d4:	f1c8 0720 	rsb	r7, r8, #32
200081d8:	fa35 f307 	lsrs.w	r3, r5, r7
200081dc:	fa29 fa07 	lsr.w	sl, r9, r7
200081e0:	0c27      	lsrs	r7, r4, #16
200081e2:	fa09 fb08 	lsl.w	fp, r9, r8
200081e6:	4639      	mov	r1, r7
200081e8:	4650      	mov	r0, sl
200081ea:	ea43 020b 	orr.w	r2, r3, fp
200081ee:	9202      	str	r2, [sp, #8]
200081f0:	f7ff fd72 	bl	20007cd8 <__aeabi_uidiv>
200081f4:	4639      	mov	r1, r7
200081f6:	fa1f f984 	uxth.w	r9, r4
200081fa:	4683      	mov	fp, r0
200081fc:	4650      	mov	r0, sl
200081fe:	f7ff fe99 	bl	20007f34 <__aeabi_uidivmod>
20008202:	9802      	ldr	r0, [sp, #8]
20008204:	fb09 f20b 	mul.w	r2, r9, fp
20008208:	0c03      	lsrs	r3, r0, #16
2000820a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000820e:	429a      	cmp	r2, r3
20008210:	d904      	bls.n	2000821c <__divdi3+0x1f4>
20008212:	191b      	adds	r3, r3, r4
20008214:	f10b 3bff 	add.w	fp, fp, #4294967295
20008218:	f0c0 80b1 	bcc.w	2000837e <__divdi3+0x356>
2000821c:	1a9b      	subs	r3, r3, r2
2000821e:	4639      	mov	r1, r7
20008220:	4618      	mov	r0, r3
20008222:	9301      	str	r3, [sp, #4]
20008224:	f7ff fd58 	bl	20007cd8 <__aeabi_uidiv>
20008228:	9901      	ldr	r1, [sp, #4]
2000822a:	4682      	mov	sl, r0
2000822c:	4608      	mov	r0, r1
2000822e:	4639      	mov	r1, r7
20008230:	f7ff fe80 	bl	20007f34 <__aeabi_uidivmod>
20008234:	f8dd c008 	ldr.w	ip, [sp, #8]
20008238:	fb09 f30a 	mul.w	r3, r9, sl
2000823c:	fa1f f08c 	uxth.w	r0, ip
20008240:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20008244:	4293      	cmp	r3, r2
20008246:	d908      	bls.n	2000825a <__divdi3+0x232>
20008248:	1912      	adds	r2, r2, r4
2000824a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000824e:	d204      	bcs.n	2000825a <__divdi3+0x232>
20008250:	4293      	cmp	r3, r2
20008252:	bf84      	itt	hi
20008254:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008258:	1912      	addhi	r2, r2, r4
2000825a:	fa05 f508 	lsl.w	r5, r5, r8
2000825e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20008262:	ebc3 0802 	rsb	r8, r3, r2
20008266:	f8cd e008 	str.w	lr, [sp, #8]
2000826a:	e759      	b.n	20008120 <__divdi3+0xf8>
2000826c:	f1c7 0020 	rsb	r0, r7, #32
20008270:	fa03 fa07 	lsl.w	sl, r3, r7
20008274:	40c2      	lsrs	r2, r0
20008276:	fa35 f300 	lsrs.w	r3, r5, r0
2000827a:	ea42 0b0a 	orr.w	fp, r2, sl
2000827e:	fa21 f800 	lsr.w	r8, r1, r0
20008282:	fa01 f907 	lsl.w	r9, r1, r7
20008286:	4640      	mov	r0, r8
20008288:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000828c:	ea43 0109 	orr.w	r1, r3, r9
20008290:	9102      	str	r1, [sp, #8]
20008292:	4651      	mov	r1, sl
20008294:	fa1f f28b 	uxth.w	r2, fp
20008298:	9203      	str	r2, [sp, #12]
2000829a:	f7ff fd1d 	bl	20007cd8 <__aeabi_uidiv>
2000829e:	4651      	mov	r1, sl
200082a0:	4681      	mov	r9, r0
200082a2:	4640      	mov	r0, r8
200082a4:	f7ff fe46 	bl	20007f34 <__aeabi_uidivmod>
200082a8:	9b03      	ldr	r3, [sp, #12]
200082aa:	f8dd c008 	ldr.w	ip, [sp, #8]
200082ae:	fb03 f209 	mul.w	r2, r3, r9
200082b2:	ea4f 401c 	mov.w	r0, ip, lsr #16
200082b6:	fa14 f307 	lsls.w	r3, r4, r7
200082ba:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
200082be:	42a2      	cmp	r2, r4
200082c0:	d904      	bls.n	200082cc <__divdi3+0x2a4>
200082c2:	eb14 040b 	adds.w	r4, r4, fp
200082c6:	f109 39ff 	add.w	r9, r9, #4294967295
200082ca:	d352      	bcc.n	20008372 <__divdi3+0x34a>
200082cc:	1aa4      	subs	r4, r4, r2
200082ce:	4651      	mov	r1, sl
200082d0:	4620      	mov	r0, r4
200082d2:	9301      	str	r3, [sp, #4]
200082d4:	f7ff fd00 	bl	20007cd8 <__aeabi_uidiv>
200082d8:	4651      	mov	r1, sl
200082da:	4680      	mov	r8, r0
200082dc:	4620      	mov	r0, r4
200082de:	f7ff fe29 	bl	20007f34 <__aeabi_uidivmod>
200082e2:	9803      	ldr	r0, [sp, #12]
200082e4:	f8dd c008 	ldr.w	ip, [sp, #8]
200082e8:	fb00 f208 	mul.w	r2, r0, r8
200082ec:	fa1f f38c 	uxth.w	r3, ip
200082f0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
200082f4:	9b01      	ldr	r3, [sp, #4]
200082f6:	4282      	cmp	r2, r0
200082f8:	d904      	bls.n	20008304 <__divdi3+0x2dc>
200082fa:	eb10 000b 	adds.w	r0, r0, fp
200082fe:	f108 38ff 	add.w	r8, r8, #4294967295
20008302:	d330      	bcc.n	20008366 <__divdi3+0x33e>
20008304:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20008308:	fa1f fc83 	uxth.w	ip, r3
2000830c:	0c1b      	lsrs	r3, r3, #16
2000830e:	1a80      	subs	r0, r0, r2
20008310:	fa1f fe88 	uxth.w	lr, r8
20008314:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20008318:	fb0c f90e 	mul.w	r9, ip, lr
2000831c:	fb0c fc0a 	mul.w	ip, ip, sl
20008320:	fb03 c10e 	mla	r1, r3, lr, ip
20008324:	fb03 f20a 	mul.w	r2, r3, sl
20008328:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000832c:	458c      	cmp	ip, r1
2000832e:	bf88      	it	hi
20008330:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20008334:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20008338:	4570      	cmp	r0, lr
2000833a:	d310      	bcc.n	2000835e <__divdi3+0x336>
2000833c:	fa1f f989 	uxth.w	r9, r9
20008340:	fa05 f707 	lsl.w	r7, r5, r7
20008344:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20008348:	bf14      	ite	ne
2000834a:	2200      	movne	r2, #0
2000834c:	2201      	moveq	r2, #1
2000834e:	4287      	cmp	r7, r0
20008350:	bf2c      	ite	cs
20008352:	2700      	movcs	r7, #0
20008354:	f002 0701 	andcc.w	r7, r2, #1
20008358:	2f00      	cmp	r7, #0
2000835a:	f43f aec4 	beq.w	200080e6 <__divdi3+0xbe>
2000835e:	f108 38ff 	add.w	r8, r8, #4294967295
20008362:	2700      	movs	r7, #0
20008364:	e6bf      	b.n	200080e6 <__divdi3+0xbe>
20008366:	4282      	cmp	r2, r0
20008368:	bf84      	itt	hi
2000836a:	4458      	addhi	r0, fp
2000836c:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008370:	e7c8      	b.n	20008304 <__divdi3+0x2dc>
20008372:	42a2      	cmp	r2, r4
20008374:	bf84      	itt	hi
20008376:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000837a:	445c      	addhi	r4, fp
2000837c:	e7a6      	b.n	200082cc <__divdi3+0x2a4>
2000837e:	429a      	cmp	r2, r3
20008380:	bf84      	itt	hi
20008382:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008386:	191b      	addhi	r3, r3, r4
20008388:	e748      	b.n	2000821c <__divdi3+0x1f4>
2000838a:	bf00      	nop

2000838c <__udivdi3>:
2000838c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008390:	460c      	mov	r4, r1
20008392:	b083      	sub	sp, #12
20008394:	4680      	mov	r8, r0
20008396:	4616      	mov	r6, r2
20008398:	4689      	mov	r9, r1
2000839a:	461f      	mov	r7, r3
2000839c:	4615      	mov	r5, r2
2000839e:	468a      	mov	sl, r1
200083a0:	2b00      	cmp	r3, #0
200083a2:	d14b      	bne.n	2000843c <__udivdi3+0xb0>
200083a4:	428a      	cmp	r2, r1
200083a6:	d95c      	bls.n	20008462 <__udivdi3+0xd6>
200083a8:	fab2 f382 	clz	r3, r2
200083ac:	b15b      	cbz	r3, 200083c6 <__udivdi3+0x3a>
200083ae:	f1c3 0020 	rsb	r0, r3, #32
200083b2:	fa01 fa03 	lsl.w	sl, r1, r3
200083b6:	fa28 f200 	lsr.w	r2, r8, r0
200083ba:	fa16 f503 	lsls.w	r5, r6, r3
200083be:	fa08 f803 	lsl.w	r8, r8, r3
200083c2:	ea42 0a0a 	orr.w	sl, r2, sl
200083c6:	0c2e      	lsrs	r6, r5, #16
200083c8:	4650      	mov	r0, sl
200083ca:	4631      	mov	r1, r6
200083cc:	b2af      	uxth	r7, r5
200083ce:	f7ff fc83 	bl	20007cd8 <__aeabi_uidiv>
200083d2:	4631      	mov	r1, r6
200083d4:	ea4f 4418 	mov.w	r4, r8, lsr #16
200083d8:	4681      	mov	r9, r0
200083da:	4650      	mov	r0, sl
200083dc:	f7ff fdaa 	bl	20007f34 <__aeabi_uidivmod>
200083e0:	fb07 f309 	mul.w	r3, r7, r9
200083e4:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
200083e8:	4553      	cmp	r3, sl
200083ea:	d909      	bls.n	20008400 <__udivdi3+0x74>
200083ec:	eb1a 0a05 	adds.w	sl, sl, r5
200083f0:	f109 39ff 	add.w	r9, r9, #4294967295
200083f4:	d204      	bcs.n	20008400 <__udivdi3+0x74>
200083f6:	4553      	cmp	r3, sl
200083f8:	bf84      	itt	hi
200083fa:	f109 39ff 	addhi.w	r9, r9, #4294967295
200083fe:	44aa      	addhi	sl, r5
20008400:	ebc3 0a0a 	rsb	sl, r3, sl
20008404:	4631      	mov	r1, r6
20008406:	4650      	mov	r0, sl
20008408:	fa1f f888 	uxth.w	r8, r8
2000840c:	f7ff fc64 	bl	20007cd8 <__aeabi_uidiv>
20008410:	4631      	mov	r1, r6
20008412:	4604      	mov	r4, r0
20008414:	4650      	mov	r0, sl
20008416:	f7ff fd8d 	bl	20007f34 <__aeabi_uidivmod>
2000841a:	fb07 f704 	mul.w	r7, r7, r4
2000841e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008422:	4547      	cmp	r7, r8
20008424:	d906      	bls.n	20008434 <__udivdi3+0xa8>
20008426:	3c01      	subs	r4, #1
20008428:	eb18 0805 	adds.w	r8, r8, r5
2000842c:	d202      	bcs.n	20008434 <__udivdi3+0xa8>
2000842e:	4547      	cmp	r7, r8
20008430:	bf88      	it	hi
20008432:	3c01      	subhi	r4, #1
20008434:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008438:	2600      	movs	r6, #0
2000843a:	e05c      	b.n	200084f6 <__udivdi3+0x16a>
2000843c:	428b      	cmp	r3, r1
2000843e:	d858      	bhi.n	200084f2 <__udivdi3+0x166>
20008440:	fab3 f683 	clz	r6, r3
20008444:	2e00      	cmp	r6, #0
20008446:	d15b      	bne.n	20008500 <__udivdi3+0x174>
20008448:	428b      	cmp	r3, r1
2000844a:	bf2c      	ite	cs
2000844c:	2200      	movcs	r2, #0
2000844e:	2201      	movcc	r2, #1
20008450:	4285      	cmp	r5, r0
20008452:	bf8c      	ite	hi
20008454:	4615      	movhi	r5, r2
20008456:	f042 0501 	orrls.w	r5, r2, #1
2000845a:	2d00      	cmp	r5, #0
2000845c:	d049      	beq.n	200084f2 <__udivdi3+0x166>
2000845e:	2401      	movs	r4, #1
20008460:	e049      	b.n	200084f6 <__udivdi3+0x16a>
20008462:	b922      	cbnz	r2, 2000846e <__udivdi3+0xe2>
20008464:	4611      	mov	r1, r2
20008466:	2001      	movs	r0, #1
20008468:	f7ff fc36 	bl	20007cd8 <__aeabi_uidiv>
2000846c:	4605      	mov	r5, r0
2000846e:	fab5 f685 	clz	r6, r5
20008472:	2e00      	cmp	r6, #0
20008474:	f040 80ba 	bne.w	200085ec <__udivdi3+0x260>
20008478:	1b64      	subs	r4, r4, r5
2000847a:	0c2f      	lsrs	r7, r5, #16
2000847c:	fa1f fa85 	uxth.w	sl, r5
20008480:	2601      	movs	r6, #1
20008482:	4639      	mov	r1, r7
20008484:	4620      	mov	r0, r4
20008486:	f7ff fc27 	bl	20007cd8 <__aeabi_uidiv>
2000848a:	4639      	mov	r1, r7
2000848c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20008490:	4681      	mov	r9, r0
20008492:	4620      	mov	r0, r4
20008494:	f7ff fd4e 	bl	20007f34 <__aeabi_uidivmod>
20008498:	fb0a f309 	mul.w	r3, sl, r9
2000849c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
200084a0:	455b      	cmp	r3, fp
200084a2:	d909      	bls.n	200084b8 <__udivdi3+0x12c>
200084a4:	eb1b 0b05 	adds.w	fp, fp, r5
200084a8:	f109 39ff 	add.w	r9, r9, #4294967295
200084ac:	d204      	bcs.n	200084b8 <__udivdi3+0x12c>
200084ae:	455b      	cmp	r3, fp
200084b0:	bf84      	itt	hi
200084b2:	f109 39ff 	addhi.w	r9, r9, #4294967295
200084b6:	44ab      	addhi	fp, r5
200084b8:	ebc3 0b0b 	rsb	fp, r3, fp
200084bc:	4639      	mov	r1, r7
200084be:	4658      	mov	r0, fp
200084c0:	fa1f f888 	uxth.w	r8, r8
200084c4:	f7ff fc08 	bl	20007cd8 <__aeabi_uidiv>
200084c8:	4639      	mov	r1, r7
200084ca:	4604      	mov	r4, r0
200084cc:	4658      	mov	r0, fp
200084ce:	f7ff fd31 	bl	20007f34 <__aeabi_uidivmod>
200084d2:	fb0a fa04 	mul.w	sl, sl, r4
200084d6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
200084da:	45c2      	cmp	sl, r8
200084dc:	d906      	bls.n	200084ec <__udivdi3+0x160>
200084de:	3c01      	subs	r4, #1
200084e0:	eb18 0805 	adds.w	r8, r8, r5
200084e4:	d202      	bcs.n	200084ec <__udivdi3+0x160>
200084e6:	45c2      	cmp	sl, r8
200084e8:	bf88      	it	hi
200084ea:	3c01      	subhi	r4, #1
200084ec:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200084f0:	e001      	b.n	200084f6 <__udivdi3+0x16a>
200084f2:	2600      	movs	r6, #0
200084f4:	4634      	mov	r4, r6
200084f6:	4631      	mov	r1, r6
200084f8:	4620      	mov	r0, r4
200084fa:	b003      	add	sp, #12
200084fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008500:	f1c6 0020 	rsb	r0, r6, #32
20008504:	40b3      	lsls	r3, r6
20008506:	fa32 f700 	lsrs.w	r7, r2, r0
2000850a:	fa21 fb00 	lsr.w	fp, r1, r0
2000850e:	431f      	orrs	r7, r3
20008510:	fa14 f206 	lsls.w	r2, r4, r6
20008514:	fa28 f100 	lsr.w	r1, r8, r0
20008518:	4658      	mov	r0, fp
2000851a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000851e:	4311      	orrs	r1, r2
20008520:	9100      	str	r1, [sp, #0]
20008522:	4651      	mov	r1, sl
20008524:	b2bb      	uxth	r3, r7
20008526:	9301      	str	r3, [sp, #4]
20008528:	f7ff fbd6 	bl	20007cd8 <__aeabi_uidiv>
2000852c:	4651      	mov	r1, sl
2000852e:	40b5      	lsls	r5, r6
20008530:	4681      	mov	r9, r0
20008532:	4658      	mov	r0, fp
20008534:	f7ff fcfe 	bl	20007f34 <__aeabi_uidivmod>
20008538:	9c01      	ldr	r4, [sp, #4]
2000853a:	9800      	ldr	r0, [sp, #0]
2000853c:	fb04 f309 	mul.w	r3, r4, r9
20008540:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20008544:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20008548:	455b      	cmp	r3, fp
2000854a:	d905      	bls.n	20008558 <__udivdi3+0x1cc>
2000854c:	eb1b 0b07 	adds.w	fp, fp, r7
20008550:	f109 39ff 	add.w	r9, r9, #4294967295
20008554:	f0c0 808e 	bcc.w	20008674 <__udivdi3+0x2e8>
20008558:	ebc3 0b0b 	rsb	fp, r3, fp
2000855c:	4651      	mov	r1, sl
2000855e:	4658      	mov	r0, fp
20008560:	f7ff fbba 	bl	20007cd8 <__aeabi_uidiv>
20008564:	4651      	mov	r1, sl
20008566:	4604      	mov	r4, r0
20008568:	4658      	mov	r0, fp
2000856a:	f7ff fce3 	bl	20007f34 <__aeabi_uidivmod>
2000856e:	9801      	ldr	r0, [sp, #4]
20008570:	9a00      	ldr	r2, [sp, #0]
20008572:	fb00 f304 	mul.w	r3, r0, r4
20008576:	fa1f fc82 	uxth.w	ip, r2
2000857a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000857e:	4293      	cmp	r3, r2
20008580:	d906      	bls.n	20008590 <__udivdi3+0x204>
20008582:	3c01      	subs	r4, #1
20008584:	19d2      	adds	r2, r2, r7
20008586:	d203      	bcs.n	20008590 <__udivdi3+0x204>
20008588:	4293      	cmp	r3, r2
2000858a:	d901      	bls.n	20008590 <__udivdi3+0x204>
2000858c:	19d2      	adds	r2, r2, r7
2000858e:	3c01      	subs	r4, #1
20008590:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008594:	b2a8      	uxth	r0, r5
20008596:	1ad2      	subs	r2, r2, r3
20008598:	0c2d      	lsrs	r5, r5, #16
2000859a:	fa1f fc84 	uxth.w	ip, r4
2000859e:	0c23      	lsrs	r3, r4, #16
200085a0:	fb00 f70c 	mul.w	r7, r0, ip
200085a4:	fb00 fe03 	mul.w	lr, r0, r3
200085a8:	fb05 e10c 	mla	r1, r5, ip, lr
200085ac:	fb05 f503 	mul.w	r5, r5, r3
200085b0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
200085b4:	458e      	cmp	lr, r1
200085b6:	bf88      	it	hi
200085b8:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
200085bc:	eb05 4511 	add.w	r5, r5, r1, lsr #16
200085c0:	42aa      	cmp	r2, r5
200085c2:	d310      	bcc.n	200085e6 <__udivdi3+0x25a>
200085c4:	b2bf      	uxth	r7, r7
200085c6:	fa08 f606 	lsl.w	r6, r8, r6
200085ca:	eb07 4201 	add.w	r2, r7, r1, lsl #16
200085ce:	bf14      	ite	ne
200085d0:	f04f 0e00 	movne.w	lr, #0
200085d4:	f04f 0e01 	moveq.w	lr, #1
200085d8:	4296      	cmp	r6, r2
200085da:	bf2c      	ite	cs
200085dc:	2600      	movcs	r6, #0
200085de:	f00e 0601 	andcc.w	r6, lr, #1
200085e2:	2e00      	cmp	r6, #0
200085e4:	d087      	beq.n	200084f6 <__udivdi3+0x16a>
200085e6:	3c01      	subs	r4, #1
200085e8:	2600      	movs	r6, #0
200085ea:	e784      	b.n	200084f6 <__udivdi3+0x16a>
200085ec:	40b5      	lsls	r5, r6
200085ee:	f1c6 0120 	rsb	r1, r6, #32
200085f2:	fa24 f901 	lsr.w	r9, r4, r1
200085f6:	fa28 f201 	lsr.w	r2, r8, r1
200085fa:	0c2f      	lsrs	r7, r5, #16
200085fc:	40b4      	lsls	r4, r6
200085fe:	4639      	mov	r1, r7
20008600:	4648      	mov	r0, r9
20008602:	4322      	orrs	r2, r4
20008604:	9200      	str	r2, [sp, #0]
20008606:	f7ff fb67 	bl	20007cd8 <__aeabi_uidiv>
2000860a:	4639      	mov	r1, r7
2000860c:	fa1f fa85 	uxth.w	sl, r5
20008610:	4683      	mov	fp, r0
20008612:	4648      	mov	r0, r9
20008614:	f7ff fc8e 	bl	20007f34 <__aeabi_uidivmod>
20008618:	9b00      	ldr	r3, [sp, #0]
2000861a:	0c1a      	lsrs	r2, r3, #16
2000861c:	fb0a f30b 	mul.w	r3, sl, fp
20008620:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20008624:	42a3      	cmp	r3, r4
20008626:	d903      	bls.n	20008630 <__udivdi3+0x2a4>
20008628:	1964      	adds	r4, r4, r5
2000862a:	f10b 3bff 	add.w	fp, fp, #4294967295
2000862e:	d327      	bcc.n	20008680 <__udivdi3+0x2f4>
20008630:	1ae4      	subs	r4, r4, r3
20008632:	4639      	mov	r1, r7
20008634:	4620      	mov	r0, r4
20008636:	f7ff fb4f 	bl	20007cd8 <__aeabi_uidiv>
2000863a:	4639      	mov	r1, r7
2000863c:	4681      	mov	r9, r0
2000863e:	4620      	mov	r0, r4
20008640:	f7ff fc78 	bl	20007f34 <__aeabi_uidivmod>
20008644:	9800      	ldr	r0, [sp, #0]
20008646:	fb0a f309 	mul.w	r3, sl, r9
2000864a:	fa1f fc80 	uxth.w	ip, r0
2000864e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20008652:	42a3      	cmp	r3, r4
20008654:	d908      	bls.n	20008668 <__udivdi3+0x2dc>
20008656:	1964      	adds	r4, r4, r5
20008658:	f109 39ff 	add.w	r9, r9, #4294967295
2000865c:	d204      	bcs.n	20008668 <__udivdi3+0x2dc>
2000865e:	42a3      	cmp	r3, r4
20008660:	bf84      	itt	hi
20008662:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008666:	1964      	addhi	r4, r4, r5
20008668:	fa08 f806 	lsl.w	r8, r8, r6
2000866c:	1ae4      	subs	r4, r4, r3
2000866e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20008672:	e706      	b.n	20008482 <__udivdi3+0xf6>
20008674:	455b      	cmp	r3, fp
20008676:	bf84      	itt	hi
20008678:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000867c:	44bb      	addhi	fp, r7
2000867e:	e76b      	b.n	20008558 <__udivdi3+0x1cc>
20008680:	42a3      	cmp	r3, r4
20008682:	bf84      	itt	hi
20008684:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008688:	1964      	addhi	r4, r4, r5
2000868a:	e7d1      	b.n	20008630 <__udivdi3+0x2a4>
2000868c:	0000      	lsls	r0, r0, #0
	...

20008690 <floor>:
20008690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20008694:	f3c1 540a 	ubfx	r4, r1, #20, #11
20008698:	f5a4 747e 	sub.w	r4, r4, #1016	; 0x3f8
2000869c:	4602      	mov	r2, r0
2000869e:	3c07      	subs	r4, #7
200086a0:	460b      	mov	r3, r1
200086a2:	2c13      	cmp	r4, #19
200086a4:	4606      	mov	r6, r0
200086a6:	460f      	mov	r7, r1
200086a8:	460d      	mov	r5, r1
200086aa:	468a      	mov	sl, r1
200086ac:	4680      	mov	r8, r0
200086ae:	dc21      	bgt.n	200086f4 <floor+0x64>
200086b0:	2c00      	cmp	r4, #0
200086b2:	db40      	blt.n	20008736 <floor+0xa6>
200086b4:	f64f 7cff 	movw	ip, #65535	; 0xffff
200086b8:	f2c0 0c0f 	movt	ip, #15
200086bc:	fa4c f904 	asr.w	r9, ip, r4
200086c0:	ea09 0501 	and.w	r5, r9, r1
200086c4:	4305      	orrs	r5, r0
200086c6:	d011      	beq.n	200086ec <floor+0x5c>
200086c8:	a339      	add	r3, pc, #228	; (adr r3, 200087b0 <floor+0x120>)
200086ca:	e9d3 2300 	ldrd	r2, r3, [r3]
200086ce:	f7f9 fadf 	bl	20001c90 <__adddf3>
200086d2:	2200      	movs	r2, #0
200086d4:	2300      	movs	r3, #0
200086d6:	f7f9 ff1d 	bl	20002514 <__aeabi_dcmpgt>
200086da:	2800      	cmp	r0, #0
200086dc:	d03c      	beq.n	20008758 <floor+0xc8>
200086de:	2f00      	cmp	r7, #0
200086e0:	db5d      	blt.n	2000879e <floor+0x10e>
200086e2:	ea2a 0a09 	bic.w	sl, sl, r9
200086e6:	2500      	movs	r5, #0
200086e8:	4653      	mov	r3, sl
200086ea:	462a      	mov	r2, r5
200086ec:	4610      	mov	r0, r2
200086ee:	4619      	mov	r1, r3
200086f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
200086f4:	2c33      	cmp	r4, #51	; 0x33
200086f6:	dd07      	ble.n	20008708 <floor+0x78>
200086f8:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
200086fc:	d1f6      	bne.n	200086ec <floor+0x5c>
200086fe:	f7f9 fac7 	bl	20001c90 <__adddf3>
20008702:	4602      	mov	r2, r0
20008704:	460b      	mov	r3, r1
20008706:	e7f1      	b.n	200086ec <floor+0x5c>
20008708:	f04f 35ff 	mov.w	r5, #4294967295
2000870c:	f1a4 0c14 	sub.w	ip, r4, #20
20008710:	fa25 f50c 	lsr.w	r5, r5, ip
20008714:	4205      	tst	r5, r0
20008716:	d0e9      	beq.n	200086ec <floor+0x5c>
20008718:	a325      	add	r3, pc, #148	; (adr r3, 200087b0 <floor+0x120>)
2000871a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000871e:	f7f9 fab7 	bl	20001c90 <__adddf3>
20008722:	2200      	movs	r2, #0
20008724:	2300      	movs	r3, #0
20008726:	f7f9 fef5 	bl	20002514 <__aeabi_dcmpgt>
2000872a:	b1a8      	cbz	r0, 20008758 <floor+0xc8>
2000872c:	2f00      	cmp	r7, #0
2000872e:	db1b      	blt.n	20008768 <floor+0xd8>
20008730:	ea26 0505 	bic.w	r5, r6, r5
20008734:	e00a      	b.n	2000874c <floor+0xbc>
20008736:	a31e      	add	r3, pc, #120	; (adr r3, 200087b0 <floor+0x120>)
20008738:	e9d3 2300 	ldrd	r2, r3, [r3]
2000873c:	f7f9 faa8 	bl	20001c90 <__adddf3>
20008740:	2200      	movs	r2, #0
20008742:	2300      	movs	r3, #0
20008744:	f7f9 fee6 	bl	20002514 <__aeabi_dcmpgt>
20008748:	b948      	cbnz	r0, 2000875e <floor+0xce>
2000874a:	4635      	mov	r5, r6
2000874c:	4653      	mov	r3, sl
2000874e:	462a      	mov	r2, r5
20008750:	4610      	mov	r0, r2
20008752:	4619      	mov	r1, r3
20008754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
20008758:	4635      	mov	r5, r6
2000875a:	46ba      	mov	sl, r7
2000875c:	e7f6      	b.n	2000874c <floor+0xbc>
2000875e:	2f00      	cmp	r7, #0
20008760:	db10      	blt.n	20008784 <floor+0xf4>
20008762:	2500      	movs	r5, #0
20008764:	46aa      	mov	sl, r5
20008766:	e7f1      	b.n	2000874c <floor+0xbc>
20008768:	2c14      	cmp	r4, #20
2000876a:	d006      	beq.n	2000877a <floor+0xea>
2000876c:	2601      	movs	r6, #1
2000876e:	f1c4 0434 	rsb	r4, r4, #52	; 0x34
20008772:	40a6      	lsls	r6, r4
20008774:	eb16 0608 	adds.w	r6, r6, r8
20008778:	d3da      	bcc.n	20008730 <floor+0xa0>
2000877a:	f10a 0a01 	add.w	sl, sl, #1
2000877e:	ea26 0505 	bic.w	r5, r6, r5
20008782:	e7e3      	b.n	2000874c <floor+0xbc>
20008784:	f027 4500 	bic.w	r5, r7, #2147483648	; 0x80000000
20008788:	f240 0a00 	movw	sl, #0
2000878c:	4335      	orrs	r5, r6
2000878e:	f6cb 7af0 	movt	sl, #49136	; 0xbff0
20008792:	2d00      	cmp	r5, #0
20008794:	bf08      	it	eq
20008796:	46ba      	moveq	sl, r7
20008798:	bf18      	it	ne
2000879a:	2500      	movne	r5, #0
2000879c:	e7d6      	b.n	2000874c <floor+0xbc>
2000879e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
200087a2:	fa53 f404 	asrs.w	r4, r3, r4
200087a6:	eb07 0a04 	add.w	sl, r7, r4
200087aa:	e79a      	b.n	200086e2 <floor+0x52>
200087ac:	f3af 8000 	nop.w
200087b0:	8800759c 	.word	0x8800759c
200087b4:	7e37e43c 	.word	0x7e37e43c
200087b8:	625f7874 	.word	0x625f7874
200087bc:	20666675 	.word	0x20666675
200087c0:	203d2030 	.word	0x203d2030
200087c4:	0a0d6425 	.word	0x0a0d6425
200087c8:	00000000 	.word	0x00000000
200087cc:	625f7874 	.word	0x625f7874
200087d0:	20666675 	.word	0x20666675
200087d4:	203d2031 	.word	0x203d2031
200087d8:	0a0d6425 	.word	0x0a0d6425
200087dc:	00000000 	.word	0x00000000
200087e0:	625f7874 	.word	0x625f7874
200087e4:	20666675 	.word	0x20666675
200087e8:	203d2032 	.word	0x203d2032
200087ec:	0a0d6425 	.word	0x0a0d6425
200087f0:	00000000 	.word	0x00000000
200087f4:	625f7874 	.word	0x625f7874
200087f8:	20666675 	.word	0x20666675
200087fc:	203d2033 	.word	0x203d2033
20008800:	0a0d6425 	.word	0x0a0d6425
20008804:	00000000 	.word	0x00000000
20008808:	625f7874 	.word	0x625f7874
2000880c:	20666675 	.word	0x20666675
20008810:	203d2034 	.word	0x203d2034
20008814:	0a0d6425 	.word	0x0a0d6425
20008818:	00000000 	.word	0x00000000
2000881c:	625f7874 	.word	0x625f7874
20008820:	20666675 	.word	0x20666675
20008824:	203d2035 	.word	0x203d2035
20008828:	0a0d6425 	.word	0x0a0d6425
2000882c:	00000000 	.word	0x00000000
20008830:	625f7874 	.word	0x625f7874
20008834:	20666675 	.word	0x20666675
20008838:	203d2036 	.word	0x203d2036
2000883c:	0a0d6425 	.word	0x0a0d6425
20008840:	00000000 	.word	0x00000000
20008844:	625f7874 	.word	0x625f7874
20008848:	20666675 	.word	0x20666675
2000884c:	203d2037 	.word	0x203d2037
20008850:	0a0d6425 	.word	0x0a0d6425
20008854:	00000a0a 	.word	0x00000a0a
20008858:	70616548 	.word	0x70616548
2000885c:	646e6120 	.word	0x646e6120
20008860:	61747320 	.word	0x61747320
20008864:	63206b63 	.word	0x63206b63
20008868:	696c6c6f 	.word	0x696c6c6f
2000886c:	6e6f6973 	.word	0x6e6f6973
20008870:	0000000a 	.word	0x0000000a

20008874 <C.16.2565>:
20008874:	00000001 00000002 00000004 00000001     ................

20008884 <_global_impure_ptr>:
20008884:	20008b18 00000043                       ... C...

2000888c <blanks.3577>:
2000888c:	20202020 20202020 20202020 20202020                     

2000889c <zeroes.3578>:
2000889c:	30303030 30303030 30303030 30303030     0000000000000000
200088ac:	33323130 37363534 42413938 46454443     0123456789ABCDEF
200088bc:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
200088cc:	006e616e 33323130 37363534 62613938     nan.0123456789ab
200088dc:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
200088ec:	00000030 69666e49 7974696e 00000000     0...Infinity....
200088fc:	004e614e                                NaN.

20008900 <__sf_fake_stdin>:
	...

20008920 <__sf_fake_stdout>:
	...

20008940 <__sf_fake_stderr>:
	...

20008960 <charset>:
20008960:	20008998                                ... 

20008964 <lconv>:
20008964:	20008994 200088bc 200088bc 200088bc     ... ... ... ... 
20008974:	200088bc 200088bc 200088bc 200088bc     ... ... ... ... 
20008984:	200088bc 200088bc ffffffff ffffffff     ... ... ........
20008994:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
200089a4:	00000000                                ....

200089a8 <__mprec_tens>:
200089a8:	00000000 3ff00000 00000000 40240000     .......?......$@
200089b8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
200089c8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
200089d8:	00000000 412e8480 00000000 416312d0     .......A......cA
200089e8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
200089f8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
20008a08:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
20008a18:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
20008a28:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
20008a38:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
20008a48:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
20008a58:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
20008a68:	79d99db4 44ea7843                       ...yCx.D

20008a70 <p05.2463>:
20008a70:	00000005 00000019 0000007d 00000000     ........}.......

20008a80 <__mprec_bigtens>:
20008a80:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
20008a90:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
20008aa0:	7f73bf3c 75154fdd                       <.s..O.u

20008aa8 <__mprec_tinytens>:
20008aa8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
20008ab8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
20008ac8:	64ac6f43 0ac80628                       Co.d(...

20008ad0 <_init>:
20008ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008ad2:	bf00      	nop
20008ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
20008ad6:	bc08      	pop	{r3}
20008ad8:	469e      	mov	lr, r3
20008ada:	4770      	bx	lr

20008adc <_fini>:
20008adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008ade:	bf00      	nop
20008ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
20008ae2:	bc08      	pop	{r3}
20008ae4:	469e      	mov	lr, r3
20008ae6:	4770      	bx	lr

20008ae8 <__frame_dummy_init_array_entry>:
20008ae8:	0485 2000                                   ... 

20008aec <__do_global_dtors_aux_fini_array_entry>:
20008aec:	0471 2000                                   q.. 
