#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Aug 16 06:25:42 2024
# Process ID: 97439
# Current directory: /home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Scripts
# Command line: vivado
# Log file: /home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Scripts/vivado.log
# Journal file: /home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Scripts/vivado.jou
#-----------------------------------------------------------
start_gui
create_project design_axi2sdaram /home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Scripts/design_axi2sdaram -part xc7vx485tffg1157-1
add_files -norecurse {/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/fifo_sdram_controller.sv /home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/AXI2SDRAM_Top.sv /home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/SDRAM_Controller.sv /home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/async_fifo_1.v /home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/async_fifo.v /home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/axil_slave.sv /home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/fifo.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
refresh_design
refresh_design
close_design
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
