ARM GAS  /tmp/ccAZvYXL.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_uart_ex.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c"
  20              		.section	.rodata.CHANNEL_OFFSET_TAB,"a"
  21              		.align	2
  24              	CHANNEL_OFFSET_TAB:
  25 0000 081C3044 		.ascii	"\010\0340DXl\200"
  25      586C80
  26              		.section	.text.HAL_RS485Ex_Init,"ax",%progbits
  27              		.align	1
  28              		.global	HAL_RS485Ex_Init
  29              		.syntax unified
  30              		.thumb
  31              		.thumb_func
  33              	HAL_RS485Ex_Init:
  34              	.LFB445:
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @file    stm32l4xx_hal_uart_ex.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief   Extended UART HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          This file provides firmware functions to manage the following extended
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          functionalities of the Universal Asynchronous Receiver Transmitter Peripheral (UART).
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *           + Peripheral Control functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ******************************************************************************
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @attention
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * Copyright (c) 2017 STMicroelectronics.
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * All rights reserved.
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * in the root directory of this software component.
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ******************************************************************************
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   @verbatim
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ==============================================================================
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                ##### UART peripheral extended features  #####
ARM GAS  /tmp/ccAZvYXL.s 			page 2


  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ==============================================================================
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   [..]
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) Declare a UART_HandleTypeDef handle structure.
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) For the UART RS485 Driver Enable mode, initialize the UART registers
  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         by calling the HAL_RS485Ex_Init() API.
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) FIFO mode enabling/disabling and RX/TX FIFO threshold programming.
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         -@- When UART operates in FIFO mode, FIFO mode must be enabled prior
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****             starting RX/TX transfers. Also RX/TX FIFO thresholds must be
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****             configured prior starting RX/TX transfers.
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   @endverbatim
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ******************************************************************************
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* Includes ------------------------------------------------------------------*/
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #include "stm32l4xx_hal.h"
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @defgroup UARTEx UARTEx
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief UART Extended HAL module driver
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #ifdef HAL_UART_MODULE_ENABLED
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* Private typedef -----------------------------------------------------------*/
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* Private define ------------------------------------------------------------*/
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #if defined(USART_CR1_FIFOEN)
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @defgroup UARTEX_Private_Constants UARTEx Private Constants
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* UART RX FIFO depth */
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #define RX_FIFO_DEPTH 8U
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* UART TX FIFO depth */
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #define TX_FIFO_DEPTH 8U
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @}
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* USART_CR1_FIFOEN */
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* Private macros ------------------------------------------------------------*/
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* Private variables ---------------------------------------------------------*/
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* Private function prototypes -----------------------------------------------*/
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @defgroup UARTEx_Private_Functions UARTEx Private Functions
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelecti
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #if defined(USART_CR1_FIFOEN)
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart);
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* USART_CR1_FIFOEN */
ARM GAS  /tmp/ccAZvYXL.s 			page 3


  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @}
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* Exported functions --------------------------------------------------------*/
  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @defgroup UARTEx_Exported_Functions  UARTEx Exported Functions
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @defgroup UARTEx_Exported_Functions_Group1 Initialization and de-initialization functions
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief    Extended Initialization and Configuration Functions
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** @verbatim
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** ===============================================================================
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****             ##### Initialization and Configuration functions #####
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****  ===============================================================================
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     [..]
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     This subsection provides a set of functions allowing to initialize the USARTx or the UARTy
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     in asynchronous mode.
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       (+) For the asynchronous mode the parameters below can be configured:
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) Baud Rate
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) Word Length
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) Stop Bit
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) Parity: If the parity is enabled, then the MSB bit of the data written
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****              in the data register is transmitted but is changed by the parity bit.
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) Hardware flow control
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) Receiver/transmitter modes
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) Over Sampling Method
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) One-Bit Sampling Method
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       (+) For the asynchronous mode, the following advanced features can be configured as well:
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) TX and/or RX pin level inversion
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) data logical level inversion
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) RX and TX pins swap
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) RX overrun detection disabling
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) DMA disabling on RX error
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) MSB first on communication line
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) auto Baud rate detection
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     [..]
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     The HAL_RS485Ex_Init() API follows the UART RS485 mode configuration
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      procedures (details for the procedures are available in reference manual).
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** @endverbatim
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   Depending on the frame length defined by the M1 and M0 bits (7-bit,
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   8-bit or 9-bit), the possible UART formats are listed in the
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   following table.
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     Table 1. UART frame format.
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     +-----------------------------------------------------------------------+
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |  M1 bit |  M0 bit |  PCE bit  |             UART frame                |
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |    0    |    0    |    0      |    | SB |    8 bit data   | STB |     |
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |    0    |    0    |    1      |    | SB | 7 bit data | PB | STB |     |
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |    0    |    1    |    0      |    | SB |    9 bit data   | STB |     |
ARM GAS  /tmp/ccAZvYXL.s 			page 4


 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |    0    |    1    |    1      |    | SB | 8 bit data | PB | STB |     |
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |    1    |    0    |    0      |    | SB |    7 bit data   | STB |     |
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |    1    |    0    |    1      |    | SB | 6 bit data | PB | STB |     |
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     +-----------------------------------------------------------------------+
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Initialize the RS485 Driver enable feature according to the specified
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *         parameters in the UART_InitTypeDef and creates the associated handle.
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart            UART handle.
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param Polarity         Select the driver enable polarity.
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          This parameter can be one of the following values:
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          @arg @ref UART_DE_POLARITY_HIGH DE signal is active high
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          @arg @ref UART_DE_POLARITY_LOW  DE signal is active low
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param AssertionTime    Driver Enable assertion time:
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       5-bit value defining the time between the activation of the DE (Driver Enable)
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       signal and the beginning of the start bit. It is expressed in sample time
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       units (1/8 or 1/16 bit time, depending on the oversampling rate)
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param DeassertionTime  Driver Enable deassertion time:
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       5-bit value defining the time between the end of the last stop bit, in a
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       transmitted message, and the de-activation of the DE (Driver Enable) signal.
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       It is expressed in sample time units (1/8 or 1/16 bit time, depending on the
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       oversampling rate).
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t Assertion
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                                    uint32_t DeassertionTime)
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
  35              		.loc 1 172 1
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 24
  38              		@ frame_needed = 1, uses_anonymous_args = 0
  39 0000 80B5     		push	{r7, lr}
  40              		.cfi_def_cfa_offset 8
  41              		.cfi_offset 7, -8
  42              		.cfi_offset 14, -4
  43 0002 86B0     		sub	sp, sp, #24
  44              		.cfi_def_cfa_offset 32
  45 0004 00AF     		add	r7, sp, #0
  46              		.cfi_def_cfa_register 7
  47 0006 F860     		str	r0, [r7, #12]
  48 0008 B960     		str	r1, [r7, #8]
  49 000a 7A60     		str	r2, [r7, #4]
  50 000c 3B60     		str	r3, [r7]
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t temp;
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the UART handle allocation */
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart == NULL)
  51              		.loc 1 176 6
  52 000e FB68     		ldr	r3, [r7, #12]
  53 0010 002B     		cmp	r3, #0
  54 0012 01D1     		bne	.L2
ARM GAS  /tmp/ccAZvYXL.s 			page 5


 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return HAL_ERROR;
  55              		.loc 1 178 12
  56 0014 0123     		movs	r3, #1
  57 0016 56E0     		b	.L3
  58              	.L2:
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the Driver Enable UART instance */
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the Driver Enable polarity */
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_DE_POLARITY(Polarity));
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the Driver Enable assertion time */
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the Driver Enable deassertion time */
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart->gState == HAL_UART_STATE_RESET)
  59              		.loc 1 192 12
  60 0018 FB68     		ldr	r3, [r7, #12]
  61 001a DB6F     		ldr	r3, [r3, #124]
  62              		.loc 1 192 6
  63 001c 002B     		cmp	r3, #0
  64 001e 06D1     		bne	.L4
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Allocate lock resource and initialize it */
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->Lock = HAL_UNLOCKED;
  65              		.loc 1 195 17
  66 0020 FB68     		ldr	r3, [r7, #12]
  67 0022 0022     		movs	r2, #0
  68 0024 83F87820 		strb	r2, [r3, #120]
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     UART_InitCallbacksToDefault(huart);
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     if (huart->MspInitCallback == NULL)
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       huart->MspInitCallback = HAL_UART_MspInit;
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Init the low level hardware */
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->MspInitCallback(huart);
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #else
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Init the low level hardware : GPIO, CLOCK, CORTEX */
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     HAL_UART_MspInit(huart);
  69              		.loc 1 209 5
  70 0028 F868     		ldr	r0, [r7, #12]
  71 002a FFF7FEFF 		bl	HAL_UART_MspInit
  72              	.L4:
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
  73              		.loc 1 213 17
  74 002e FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccAZvYXL.s 			page 6


  75 0030 2422     		movs	r2, #36
  76 0032 DA67     		str	r2, [r3, #124]
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable the Peripheral */
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
  77              		.loc 1 216 3
  78 0034 FB68     		ldr	r3, [r7, #12]
  79 0036 1B68     		ldr	r3, [r3]
  80 0038 1A68     		ldr	r2, [r3]
  81 003a FB68     		ldr	r3, [r7, #12]
  82 003c 1B68     		ldr	r3, [r3]
  83 003e 22F00102 		bic	r2, r2, #1
  84 0042 1A60     		str	r2, [r3]
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Perform advanced settings configuration */
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* For some items, configuration requires to be done prior TE and RE bits are set */
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
  85              		.loc 1 220 26
  86 0044 FB68     		ldr	r3, [r7, #12]
  87 0046 5B6A     		ldr	r3, [r3, #36]
  88              		.loc 1 220 6
  89 0048 002B     		cmp	r3, #0
  90 004a 02D0     		beq	.L5
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     UART_AdvFeatureConfig(huart);
  91              		.loc 1 222 5
  92 004c F868     		ldr	r0, [r7, #12]
  93 004e FFF7FEFF 		bl	UART_AdvFeatureConfig
  94              	.L5:
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set the UART Communication parameters */
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (UART_SetConfig(huart) == HAL_ERROR)
  95              		.loc 1 226 7
  96 0052 F868     		ldr	r0, [r7, #12]
  97 0054 FFF7FEFF 		bl	UART_SetConfig
  98 0058 0346     		mov	r3, r0
  99              		.loc 1 226 6 discriminator 1
 100 005a 012B     		cmp	r3, #1
 101 005c 01D1     		bne	.L6
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return HAL_ERROR;
 102              		.loc 1 228 12
 103 005e 0123     		movs	r3, #1
 104 0060 31E0     		b	.L3
 105              	.L6:
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 106              		.loc 1 232 3
 107 0062 FB68     		ldr	r3, [r7, #12]
 108 0064 1B68     		ldr	r3, [r3]
 109 0066 9A68     		ldr	r2, [r3, #8]
 110 0068 FB68     		ldr	r3, [r7, #12]
 111 006a 1B68     		ldr	r3, [r3]
 112 006c 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/ccAZvYXL.s 			page 7


 113 0070 9A60     		str	r2, [r3, #8]
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set the Driver Enable polarity */
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 114              		.loc 1 235 3
 115 0072 FB68     		ldr	r3, [r7, #12]
 116 0074 1B68     		ldr	r3, [r3]
 117 0076 9B68     		ldr	r3, [r3, #8]
 118 0078 23F40041 		bic	r1, r3, #32768
 119 007c FB68     		ldr	r3, [r7, #12]
 120 007e 1B68     		ldr	r3, [r3]
 121 0080 BA68     		ldr	r2, [r7, #8]
 122 0082 0A43     		orrs	r2, r2, r1
 123 0084 9A60     		str	r2, [r3, #8]
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set the Driver Enable assertion and deassertion times */
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 124              		.loc 1 238 8
 125 0086 7B68     		ldr	r3, [r7, #4]
 126 0088 5B05     		lsls	r3, r3, #21
 127 008a 7B61     		str	r3, [r7, #20]
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 128              		.loc 1 239 28
 129 008c 3B68     		ldr	r3, [r7]
 130 008e 1B04     		lsls	r3, r3, #16
 131              		.loc 1 239 8
 132 0090 7A69     		ldr	r2, [r7, #20]
 133 0092 1343     		orrs	r3, r3, r2
 134 0094 7B61     		str	r3, [r7, #20]
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 135              		.loc 1 240 3
 136 0096 FB68     		ldr	r3, [r7, #12]
 137 0098 1B68     		ldr	r3, [r3]
 138 009a 1B68     		ldr	r3, [r3]
 139 009c 23F07F73 		bic	r3, r3, #66846720
 140 00a0 23F44033 		bic	r3, r3, #196608
 141 00a4 FA68     		ldr	r2, [r7, #12]
 142 00a6 1268     		ldr	r2, [r2]
 143 00a8 7969     		ldr	r1, [r7, #20]
 144 00aa 0B43     		orrs	r3, r3, r1
 145 00ac 1360     		str	r3, [r2]
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Enable the Peripheral */
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_ENABLE(huart);
 146              		.loc 1 243 3
 147 00ae FB68     		ldr	r3, [r7, #12]
 148 00b0 1B68     		ldr	r3, [r3]
 149 00b2 1A68     		ldr	r2, [r3]
 150 00b4 FB68     		ldr	r3, [r7, #12]
 151 00b6 1B68     		ldr	r3, [r3]
 152 00b8 42F00102 		orr	r2, r2, #1
 153 00bc 1A60     		str	r2, [r3]
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return (UART_CheckIdleState(huart));
 154              		.loc 1 246 11
 155 00be F868     		ldr	r0, [r7, #12]
ARM GAS  /tmp/ccAZvYXL.s 			page 8


 156 00c0 FFF7FEFF 		bl	UART_CheckIdleState
 157 00c4 0346     		mov	r3, r0
 158              	.L3:
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 159              		.loc 1 247 1
 160 00c6 1846     		mov	r0, r3
 161 00c8 1837     		adds	r7, r7, #24
 162              		.cfi_def_cfa_offset 8
 163 00ca BD46     		mov	sp, r7
 164              		.cfi_def_cfa_register 13
 165              		@ sp needed
 166 00cc 80BD     		pop	{r7, pc}
 167              		.cfi_endproc
 168              	.LFE445:
 170              		.section	.text.HAL_UARTEx_WakeupCallback,"ax",%progbits
 171              		.align	1
 172              		.weak	HAL_UARTEx_WakeupCallback
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	HAL_UARTEx_WakeupCallback:
 178              	.LFB446:
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @}
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @defgroup UARTEx_Exported_Functions_Group2 IO operation functions
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *  @brief Extended functions
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** @verbatim
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****  ===============================================================================
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                       ##### IO operation functions #####
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****  ===============================================================================
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     [..]
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     This subsection provides a set of Wakeup and FIFO mode related callback functions.
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) Wakeup from Stop mode Callback:
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) HAL_UARTEx_WakeupCallback()
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) TX/RX Fifos Callbacks:
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) HAL_UARTEx_RxFifoFullCallback()
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) HAL_UARTEx_TxFifoEmptyCallback()
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** @endverbatim
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief UART wakeup from Stop mode callback.
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart UART handle.
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval None
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** __weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 179              		.loc 1 277 1
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 8
 182              		@ frame_needed = 1, uses_anonymous_args = 0
 183              		@ link register save eliminated.
ARM GAS  /tmp/ccAZvYXL.s 			page 9


 184 0000 80B4     		push	{r7}
 185              		.cfi_def_cfa_offset 4
 186              		.cfi_offset 7, -4
 187 0002 83B0     		sub	sp, sp, #12
 188              		.cfi_def_cfa_offset 16
 189 0004 00AF     		add	r7, sp, #0
 190              		.cfi_def_cfa_register 7
 191 0006 7860     		str	r0, [r7, #4]
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Prevent unused argument(s) compilation warning */
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   UNUSED(huart);
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****             the HAL_UARTEx_WakeupCallback can be implemented in the user file.
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****    */
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 192              		.loc 1 284 1
 193 0008 00BF     		nop
 194 000a 0C37     		adds	r7, r7, #12
 195              		.cfi_def_cfa_offset 4
 196 000c BD46     		mov	sp, r7
 197              		.cfi_def_cfa_register 13
 198              		@ sp needed
 199 000e 5DF8047B 		ldr	r7, [sp], #4
 200              		.cfi_restore 7
 201              		.cfi_def_cfa_offset 0
 202 0012 7047     		bx	lr
 203              		.cfi_endproc
 204              	.LFE446:
 206              		.section	.text.HAL_UARTEx_EnableClockStopMode,"ax",%progbits
 207              		.align	1
 208              		.global	HAL_UARTEx_EnableClockStopMode
 209              		.syntax unified
 210              		.thumb
 211              		.thumb_func
 213              	HAL_UARTEx_EnableClockStopMode:
 214              	.LFB447:
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #if defined(USART_CR1_FIFOEN)
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  UART RX Fifo full callback.
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param  huart UART handle.
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval None
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** __weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Prevent unused argument(s) compilation warning */
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   UNUSED(huart);
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****             the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****    */
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  UART TX Fifo empty callback.
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param  huart UART handle.
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval None
ARM GAS  /tmp/ccAZvYXL.s 			page 10


 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** __weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Prevent unused argument(s) compilation warning */
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   UNUSED(huart);
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****             the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****    */
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* USART_CR1_FIFOEN */
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @}
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @defgroup UARTEx_Exported_Functions_Group3 Peripheral Control functions
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief    Extended Peripheral Control functions
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** @verbatim
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****  ===============================================================================
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                       ##### Peripheral Control functions #####
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****  ===============================================================================
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     [..] This section provides the following functions:
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_EnableClockStopMode() API enables the UART clock (HSI or LSE only) during stop 
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_DisableClockStopMode() API disables the above functionality
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_MultiProcessorEx_AddressLength_Set() API optionally sets the UART node address
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****          detection length to more than 4 bits for multiprocessor address mark wake up.
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_StopModeWakeUpSourceConfig() API defines the wake-up from stop mode
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****          trigger: address match, Start Bit detection or RXNE bit status.
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_EnableStopMode() API enables the UART to wake up the MCU from stop mode
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_DisableStopMode() API disables the above functionality
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_EnableFifoMode() API enables the FIFO mode
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_DisableFifoMode() API disables the FIFO mode
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_SetTxFifoThreshold() API sets the TX FIFO threshold
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_SetRxFifoThreshold() API sets the RX FIFO threshold
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     [..] This subsection also provides a set of additional functions providing enhanced reception
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     services to user. (For example, these functions allow application to handle use cases
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     where number of data to be received is unknown).
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) Compared to standard reception services which only consider number of received
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         data elements as reception completion criteria, these functions also consider additional ev
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         as triggers for updating reception status to caller :
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****        (++) Detection of inactivity period (RX line has not been active for a given period).
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           (+++) RX inactivity detected by IDLE event, i.e. RX line has been in idle state (normally
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                for 1 frame time, after last received byte.
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           (+++) RX inactivity detected by RTO, i.e. line has been in idle state
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                for a programmable time, after last received byte.
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****        (++) Detection that a specific character has been received.
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) There are two modes of transfer:
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****        (++) Blocking mode: The reception is performed in polling mode, until either expected number
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            or till IDLE event occurs. Reception is handled only during function execution.
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            When function exits, no data reception could occur. HAL status and number of actually re
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            are returned by function after finishing transfer.
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****        (++) Non-Blocking mode: The reception is performed using Interrupts or DMA.
ARM GAS  /tmp/ccAZvYXL.s 			page 11


 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            These API's return the HAL status.
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            The end of the data processing will be indicated through the
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            dedicated UART IRQ when using Interrupt mode or the DMA IRQ when using DMA mode.
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            The HAL_UARTEx_RxEventCallback() user callback will be executed during Receive process
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            The HAL_UART_ErrorCallback()user callback will be executed when a reception error is det
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) Blocking mode API:
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) HAL_UARTEx_ReceiveToIdle()
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) Non-Blocking mode API with Interrupt:
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) HAL_UARTEx_ReceiveToIdle_IT()
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) Non-Blocking mode API with DMA:
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) HAL_UARTEx_ReceiveToIdle_DMA()
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** @endverbatim
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #if defined(USART_CR3_UCESM)
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  Keep UART Clock enabled when in Stop Mode.
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note   When the USART clock source is configured to be LSE or HSI, it is possible to keep enab
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *         this clock during STOP mode by setting the UCESM bit in USART_CR3 control register.
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note   When LPUART is used to wakeup from stop with LSE is selected as LPUART clock source,
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *         and desired baud rate is 9600 baud, the bit UCESM bit in LPUART_CR3 control register mu
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param  huart UART handle.
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_EnableClockStopMode(UART_HandleTypeDef *huart)
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 215              		.loc 1 393 1
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 32
 218              		@ frame_needed = 1, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 220 0000 80B4     		push	{r7}
 221              		.cfi_def_cfa_offset 4
 222              		.cfi_offset 7, -4
 223 0002 89B0     		sub	sp, sp, #36
 224              		.cfi_def_cfa_offset 40
 225 0004 00AF     		add	r7, sp, #0
 226              		.cfi_def_cfa_register 7
 227 0006 7860     		str	r0, [r7, #4]
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 228              		.loc 1 395 3
 229 0008 7B68     		ldr	r3, [r7, #4]
 230 000a 93F87830 		ldrb	r3, [r3, #120]	@ zero_extendqisi2
 231 000e 012B     		cmp	r3, #1
 232 0010 01D1     		bne	.L9
 233              		.loc 1 395 3 is_stmt 0 discriminator 1
 234 0012 0223     		movs	r3, #2
 235              		.loc 1 395 3
 236 0014 22E0     		b	.L10
 237              	.L9:
 238              		.loc 1 395 3 discriminator 2
ARM GAS  /tmp/ccAZvYXL.s 			page 12


 239 0016 7B68     		ldr	r3, [r7, #4]
 240 0018 0122     		movs	r2, #1
 241 001a 83F87820 		strb	r2, [r3, #120]
 242              	.L13:
 243              	.LBB32:
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set UCESM bit */
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_UCESM);
 244              		.loc 1 398 3 is_stmt 1 discriminator 1
 245 001e 7B68     		ldr	r3, [r7, #4]
 246 0020 1B68     		ldr	r3, [r3]
 247 0022 0833     		adds	r3, r3, #8
 248 0024 FB60     		str	r3, [r7, #12]
 249              	.LBB33:
 250              	.LBB34:
 251              		.file 2 "Drivers/CMSIS/Core/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
ARM GAS  /tmp/ccAZvYXL.s 			page 13


  42:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
ARM GAS  /tmp/ccAZvYXL.s 			page 14


  99:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   }
ARM GAS  /tmp/ccAZvYXL.s 			page 15


 156:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccAZvYXL.s 			page 16


 213:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
ARM GAS  /tmp/ccAZvYXL.s 			page 17


 270:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
ARM GAS  /tmp/ccAZvYXL.s 			page 18


 327:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
ARM GAS  /tmp/ccAZvYXL.s 			page 19


 384:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccAZvYXL.s 			page 20


 441:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccAZvYXL.s 			page 21


 498:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
ARM GAS  /tmp/ccAZvYXL.s 			page 22


 555:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccAZvYXL.s 			page 23


 612:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
ARM GAS  /tmp/ccAZvYXL.s 			page 24


 669:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
ARM GAS  /tmp/ccAZvYXL.s 			page 25


 726:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccAZvYXL.s 			page 26


 783:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
ARM GAS  /tmp/ccAZvYXL.s 			page 27


 840:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
ARM GAS  /tmp/ccAZvYXL.s 			page 28


 897:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
ARM GAS  /tmp/ccAZvYXL.s 			page 29


 954:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccAZvYXL.s 			page 30


1011:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccAZvYXL.s 			page 31


1068:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
ARM GAS  /tmp/ccAZvYXL.s 			page 32


1125:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 252              		.loc 2 1155 4
 253 0026 FB68     		ldr	r3, [r7, #12]
 254              		.syntax unified
 255              	@ 1155 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 256 0028 53E8003F 		ldrex r3, [r3]
 257              	@ 0 "" 2
 258              		.thumb
 259              		.syntax unified
 260 002c BB60     		str	r3, [r7, #8]
1156:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 261              		.loc 2 1156 10
 262 002e BB68     		ldr	r3, [r7, #8]
 263              	.LBE34:
 264              	.LBE33:
 265              		.loc 1 398 3 discriminator 1
 266 0030 43F40003 		orr	r3, r3, #8388608
 267 0034 FB61     		str	r3, [r7, #28]
 268 0036 7B68     		ldr	r3, [r7, #4]
 269 0038 1B68     		ldr	r3, [r3]
 270 003a 0833     		adds	r3, r3, #8
 271 003c FA69     		ldr	r2, [r7, #28]
 272 003e BA61     		str	r2, [r7, #24]
 273 0040 7B61     		str	r3, [r7, #20]
 274              	.LBB35:
 275              	.LBB36:
1157:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccAZvYXL.s 			page 33


1158:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 276              		.loc 2 1206 4
 277 0042 7969     		ldr	r1, [r7, #20]
 278 0044 BA69     		ldr	r2, [r7, #24]
 279              		.syntax unified
 280              	@ 1206 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 281 0046 41E80023 		strex r3, r2, [r1]
 282              	@ 0 "" 2
 283              		.thumb
ARM GAS  /tmp/ccAZvYXL.s 			page 34


 284              		.syntax unified
 285 004a 3B61     		str	r3, [r7, #16]
1207:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 286              		.loc 2 1207 10
 287 004c 3B69     		ldr	r3, [r7, #16]
 288              	.LBE36:
 289              	.LBE35:
 290              		.loc 1 398 3 discriminator 1
 291 004e 002B     		cmp	r3, #0
 292 0050 E5D1     		bne	.L13
 293              	.LBE32:
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 294              		.loc 1 401 3
 295 0052 7B68     		ldr	r3, [r7, #4]
 296 0054 0022     		movs	r2, #0
 297 0056 83F87820 		strb	r2, [r3, #120]
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
 298              		.loc 1 403 10
 299 005a 0023     		movs	r3, #0
 300              	.L10:
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 301              		.loc 1 404 1
 302 005c 1846     		mov	r0, r3
 303 005e 2437     		adds	r7, r7, #36
 304              		.cfi_def_cfa_offset 4
 305 0060 BD46     		mov	sp, r7
 306              		.cfi_def_cfa_register 13
 307              		@ sp needed
 308 0062 5DF8047B 		ldr	r7, [sp], #4
 309              		.cfi_restore 7
 310              		.cfi_def_cfa_offset 0
 311 0066 7047     		bx	lr
 312              		.cfi_endproc
 313              	.LFE447:
 315              		.section	.text.HAL_UARTEx_DisableClockStopMode,"ax",%progbits
 316              		.align	1
 317              		.global	HAL_UARTEx_DisableClockStopMode
 318              		.syntax unified
 319              		.thumb
 320              		.thumb_func
 322              	HAL_UARTEx_DisableClockStopMode:
 323              	.LFB448:
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  Disable UART Clock when in Stop Mode.
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param  huart UART handle.
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_DisableClockStopMode(UART_HandleTypeDef *huart)
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 324              		.loc 1 412 1
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 32
 327              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccAZvYXL.s 			page 35


 328              		@ link register save eliminated.
 329 0000 80B4     		push	{r7}
 330              		.cfi_def_cfa_offset 4
 331              		.cfi_offset 7, -4
 332 0002 89B0     		sub	sp, sp, #36
 333              		.cfi_def_cfa_offset 40
 334 0004 00AF     		add	r7, sp, #0
 335              		.cfi_def_cfa_register 7
 336 0006 7860     		str	r0, [r7, #4]
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 337              		.loc 1 414 3
 338 0008 7B68     		ldr	r3, [r7, #4]
 339 000a 93F87830 		ldrb	r3, [r3, #120]	@ zero_extendqisi2
 340 000e 012B     		cmp	r3, #1
 341 0010 01D1     		bne	.L15
 342              		.loc 1 414 3 is_stmt 0 discriminator 1
 343 0012 0223     		movs	r3, #2
 344              		.loc 1 414 3
 345 0014 22E0     		b	.L16
 346              	.L15:
 347              		.loc 1 414 3 discriminator 2
 348 0016 7B68     		ldr	r3, [r7, #4]
 349 0018 0122     		movs	r2, #1
 350 001a 83F87820 		strb	r2, [r3, #120]
 351              	.L19:
 352              	.LBB37:
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Clear UCESM bit */
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_UCESM);
 353              		.loc 1 417 3 is_stmt 1 discriminator 1
 354 001e 7B68     		ldr	r3, [r7, #4]
 355 0020 1B68     		ldr	r3, [r3]
 356 0022 0833     		adds	r3, r3, #8
 357 0024 FB60     		str	r3, [r7, #12]
 358              	.LBB38:
 359              	.LBB39:
1155:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 360              		.loc 2 1155 4
 361 0026 FB68     		ldr	r3, [r7, #12]
 362              		.syntax unified
 363              	@ 1155 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 364 0028 53E8003F 		ldrex r3, [r3]
 365              	@ 0 "" 2
 366              		.thumb
 367              		.syntax unified
 368 002c BB60     		str	r3, [r7, #8]
1156:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 369              		.loc 2 1156 10
 370 002e BB68     		ldr	r3, [r7, #8]
 371              	.LBE39:
 372              	.LBE38:
 373              		.loc 1 417 3 discriminator 1
 374 0030 23F40003 		bic	r3, r3, #8388608
 375 0034 FB61     		str	r3, [r7, #28]
 376 0036 7B68     		ldr	r3, [r7, #4]
 377 0038 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccAZvYXL.s 			page 36


 378 003a 0833     		adds	r3, r3, #8
 379 003c FA69     		ldr	r2, [r7, #28]
 380 003e BA61     		str	r2, [r7, #24]
 381 0040 7B61     		str	r3, [r7, #20]
 382              	.LBB40:
 383              	.LBB41:
1206:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 384              		.loc 2 1206 4
 385 0042 7969     		ldr	r1, [r7, #20]
 386 0044 BA69     		ldr	r2, [r7, #24]
 387              		.syntax unified
 388              	@ 1206 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 389 0046 41E80023 		strex r3, r2, [r1]
 390              	@ 0 "" 2
 391              		.thumb
 392              		.syntax unified
 393 004a 3B61     		str	r3, [r7, #16]
 394              		.loc 2 1207 10
 395 004c 3B69     		ldr	r3, [r7, #16]
 396              	.LBE41:
 397              	.LBE40:
 398              		.loc 1 417 3 discriminator 1
 399 004e 002B     		cmp	r3, #0
 400 0050 E5D1     		bne	.L19
 401              	.LBE37:
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 402              		.loc 1 420 3
 403 0052 7B68     		ldr	r3, [r7, #4]
 404 0054 0022     		movs	r2, #0
 405 0056 83F87820 		strb	r2, [r3, #120]
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
 406              		.loc 1 422 10
 407 005a 0023     		movs	r3, #0
 408              	.L16:
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 409              		.loc 1 423 1
 410 005c 1846     		mov	r0, r3
 411 005e 2437     		adds	r7, r7, #36
 412              		.cfi_def_cfa_offset 4
 413 0060 BD46     		mov	sp, r7
 414              		.cfi_def_cfa_register 13
 415              		@ sp needed
 416 0062 5DF8047B 		ldr	r7, [sp], #4
 417              		.cfi_restore 7
 418              		.cfi_def_cfa_offset 0
 419 0066 7047     		bx	lr
 420              		.cfi_endproc
 421              	.LFE448:
 423              		.section	.text.HAL_MultiProcessorEx_AddressLength_Set,"ax",%progbits
 424              		.align	1
 425              		.global	HAL_MultiProcessorEx_AddressLength_Set
 426              		.syntax unified
 427              		.thumb
 428              		.thumb_func
ARM GAS  /tmp/ccAZvYXL.s 			page 37


 430              	HAL_MultiProcessorEx_AddressLength_Set:
 431              	.LFB449:
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* USART_CR3_UCESM */
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief By default in multiprocessor mode, when the wake up method is set
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        to address mark, the UART handles only 4-bit long addresses detection;
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        this API allows to enable longer addresses detection (6-, 7- or 8-bit
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        long).
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  Addresses detection lengths are: 6-bit address detection in 7-bit data mode,
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        7-bit address detection in 8-bit data mode, 8-bit address detection in 9-bit data mode.
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart         UART handle.
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param AddressLength This parameter can be one of the following values:
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          @arg @ref UART_ADDRESS_DETECT_4B 4-bit long address
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          @arg @ref UART_ADDRESS_DETECT_7B 6-, 7- or 8-bit long address
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t Addres
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 432              		.loc 1 440 1
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 8
 435              		@ frame_needed = 1, uses_anonymous_args = 0
 436 0000 80B5     		push	{r7, lr}
 437              		.cfi_def_cfa_offset 8
 438              		.cfi_offset 7, -8
 439              		.cfi_offset 14, -4
 440 0002 82B0     		sub	sp, sp, #8
 441              		.cfi_def_cfa_offset 16
 442 0004 00AF     		add	r7, sp, #0
 443              		.cfi_def_cfa_register 7
 444 0006 7860     		str	r0, [r7, #4]
 445 0008 3960     		str	r1, [r7]
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the UART handle allocation */
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart == NULL)
 446              		.loc 1 442 6
 447 000a 7B68     		ldr	r3, [r7, #4]
 448 000c 002B     		cmp	r3, #0
 449 000e 01D1     		bne	.L21
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return HAL_ERROR;
 450              		.loc 1 444 12
 451 0010 0123     		movs	r3, #1
 452 0012 20E0     		b	.L22
 453              	.L21:
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the address length parameter */
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_ADDRESSLENGTH_DETECT(AddressLength));
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 454              		.loc 1 450 17
 455 0014 7B68     		ldr	r3, [r7, #4]
 456 0016 2422     		movs	r2, #36
 457 0018 DA67     		str	r2, [r3, #124]
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable the Peripheral */
ARM GAS  /tmp/ccAZvYXL.s 			page 38


 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 458              		.loc 1 453 3
 459 001a 7B68     		ldr	r3, [r7, #4]
 460 001c 1B68     		ldr	r3, [r3]
 461 001e 1A68     		ldr	r2, [r3]
 462 0020 7B68     		ldr	r3, [r7, #4]
 463 0022 1B68     		ldr	r3, [r3]
 464 0024 22F00102 		bic	r2, r2, #1
 465 0028 1A60     		str	r2, [r3]
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set the address length */
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
 466              		.loc 1 456 3
 467 002a 7B68     		ldr	r3, [r7, #4]
 468 002c 1B68     		ldr	r3, [r3]
 469 002e 5B68     		ldr	r3, [r3, #4]
 470 0030 23F01001 		bic	r1, r3, #16
 471 0034 7B68     		ldr	r3, [r7, #4]
 472 0036 1B68     		ldr	r3, [r3]
 473 0038 3A68     		ldr	r2, [r7]
 474 003a 0A43     		orrs	r2, r2, r1
 475 003c 5A60     		str	r2, [r3, #4]
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Enable the Peripheral */
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_ENABLE(huart);
 476              		.loc 1 459 3
 477 003e 7B68     		ldr	r3, [r7, #4]
 478 0040 1B68     		ldr	r3, [r3]
 479 0042 1A68     		ldr	r2, [r3]
 480 0044 7B68     		ldr	r3, [r7, #4]
 481 0046 1B68     		ldr	r3, [r3]
 482 0048 42F00102 		orr	r2, r2, #1
 483 004c 1A60     		str	r2, [r3]
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* TEACK and/or REACK to check before moving huart->gState to Ready */
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return (UART_CheckIdleState(huart));
 484              		.loc 1 462 11
 485 004e 7868     		ldr	r0, [r7, #4]
 486 0050 FFF7FEFF 		bl	UART_CheckIdleState
 487 0054 0346     		mov	r3, r0
 488              	.L22:
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 489              		.loc 1 463 1
 490 0056 1846     		mov	r0, r3
 491 0058 0837     		adds	r7, r7, #8
 492              		.cfi_def_cfa_offset 8
 493 005a BD46     		mov	sp, r7
 494              		.cfi_def_cfa_register 13
 495              		@ sp needed
 496 005c 80BD     		pop	{r7, pc}
 497              		.cfi_endproc
 498              	.LFE449:
 500              		.section	.text.HAL_UARTEx_StopModeWakeUpSourceConfig,"ax",%progbits
 501              		.align	1
 502              		.global	HAL_UARTEx_StopModeWakeUpSourceConfig
 503              		.syntax unified
 504              		.thumb
ARM GAS  /tmp/ccAZvYXL.s 			page 39


 505              		.thumb_func
 507              	HAL_UARTEx_StopModeWakeUpSourceConfig:
 508              	.LFB450:
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Set Wakeup from Stop mode interrupt flag selection.
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note It is the application responsibility to enable the interrupt used as
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       usart_wkup interrupt source before entering low-power mode.
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart           UART handle.
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param WakeUpSelection Address match, Start Bit detection or RXNE/RXFNE bit status.
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          This parameter can be one of the following values:
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          @arg @ref UART_WAKEUP_ON_ADDRESS
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          @arg @ref UART_WAKEUP_ON_STARTBIT
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeD
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 509              		.loc 1 478 1
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 24
 512              		@ frame_needed = 1, uses_anonymous_args = 0
 513 0000 80B5     		push	{r7, lr}
 514              		.cfi_def_cfa_offset 8
 515              		.cfi_offset 7, -8
 516              		.cfi_offset 14, -4
 517 0002 88B0     		sub	sp, sp, #32
 518              		.cfi_def_cfa_offset 40
 519 0004 02AF     		add	r7, sp, #8
 520              		.cfi_def_cfa 7, 32
 521 0006 F860     		str	r0, [r7, #12]
 522 0008 3B1D     		adds	r3, r7, #4
 523 000a 83E80600 		stm	r3, {r1, r2}
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 524              		.loc 1 479 21
 525 000e 0023     		movs	r3, #0
 526 0010 FB75     		strb	r3, [r7, #23]
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tickstart;
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* check the wake-up from stop mode UART instance */
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* check the wake-up selection parameter */
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 527              		.loc 1 488 3
 528 0012 FB68     		ldr	r3, [r7, #12]
 529 0014 93F87830 		ldrb	r3, [r3, #120]	@ zero_extendqisi2
 530 0018 012B     		cmp	r3, #1
 531 001a 01D1     		bne	.L24
 532              		.loc 1 488 3 is_stmt 0 discriminator 1
 533 001c 0223     		movs	r3, #2
 534              		.loc 1 488 3
 535 001e 44E0     		b	.L25
 536              	.L24:
 537              		.loc 1 488 3 discriminator 2
ARM GAS  /tmp/ccAZvYXL.s 			page 40


 538 0020 FB68     		ldr	r3, [r7, #12]
 539 0022 0122     		movs	r2, #1
 540 0024 83F87820 		strb	r2, [r3, #120]
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 541              		.loc 1 490 17 is_stmt 1
 542 0028 FB68     		ldr	r3, [r7, #12]
 543 002a 2422     		movs	r2, #36
 544 002c DA67     		str	r2, [r3, #124]
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable the Peripheral */
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 545              		.loc 1 493 3
 546 002e FB68     		ldr	r3, [r7, #12]
 547 0030 1B68     		ldr	r3, [r3]
 548 0032 1A68     		ldr	r2, [r3]
 549 0034 FB68     		ldr	r3, [r7, #12]
 550 0036 1B68     		ldr	r3, [r3]
 551 0038 22F00102 		bic	r2, r2, #1
 552 003c 1A60     		str	r2, [r3]
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set the wake-up selection scheme */
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 553              		.loc 1 496 3
 554 003e FB68     		ldr	r3, [r7, #12]
 555 0040 1B68     		ldr	r3, [r3]
 556 0042 9B68     		ldr	r3, [r3, #8]
 557 0044 23F44011 		bic	r1, r3, #3145728
 558 0048 7A68     		ldr	r2, [r7, #4]
 559 004a FB68     		ldr	r3, [r7, #12]
 560 004c 1B68     		ldr	r3, [r3]
 561 004e 0A43     		orrs	r2, r2, r1
 562 0050 9A60     		str	r2, [r3, #8]
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 563              		.loc 1 498 22
 564 0052 7B68     		ldr	r3, [r7, #4]
 565              		.loc 1 498 6
 566 0054 002B     		cmp	r3, #0
 567 0056 05D1     		bne	.L26
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 568              		.loc 1 500 5
 569 0058 3B1D     		adds	r3, r7, #4
 570 005a 93E80600 		ldm	r3, {r1, r2}
 571 005e F868     		ldr	r0, [r7, #12]
 572 0060 FFF7FEFF 		bl	UARTEx_Wakeup_AddressConfig
 573              	.L26:
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Enable the Peripheral */
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_ENABLE(huart);
 574              		.loc 1 504 3
 575 0064 FB68     		ldr	r3, [r7, #12]
 576 0066 1B68     		ldr	r3, [r3]
 577 0068 1A68     		ldr	r2, [r3]
 578 006a FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccAZvYXL.s 			page 41


 579 006c 1B68     		ldr	r3, [r3]
 580 006e 42F00102 		orr	r2, r2, #1
 581 0072 1A60     		str	r2, [r3]
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Init tickstart for timeout management */
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   tickstart = HAL_GetTick();
 582              		.loc 1 507 15
 583 0074 FFF7FEFF 		bl	HAL_GetTick
 584 0078 3861     		str	r0, [r7, #16]
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Wait until REACK flag is set */
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE)
 585              		.loc 1 510 7
 586 007a 6FF07E43 		mvn	r3, #-33554432
 587 007e 0093     		str	r3, [sp]
 588 0080 3B69     		ldr	r3, [r7, #16]
 589 0082 0022     		movs	r2, #0
 590 0084 4FF48001 		mov	r1, #4194304
 591 0088 F868     		ldr	r0, [r7, #12]
 592 008a FFF7FEFF 		bl	UART_WaitOnFlagUntilTimeout
 593 008e 0346     		mov	r3, r0
 594              		.loc 1 510 6 discriminator 1
 595 0090 002B     		cmp	r3, #0
 596 0092 02D0     		beq	.L27
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     status = HAL_TIMEOUT;
 597              		.loc 1 512 12
 598 0094 0323     		movs	r3, #3
 599 0096 FB75     		strb	r3, [r7, #23]
 600 0098 02E0     		b	.L28
 601              	.L27:
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   else
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Initialize the UART State */
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->gState = HAL_UART_STATE_READY;
 602              		.loc 1 517 19
 603 009a FB68     		ldr	r3, [r7, #12]
 604 009c 2022     		movs	r2, #32
 605 009e DA67     		str	r2, [r3, #124]
 606              	.L28:
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 607              		.loc 1 521 3
 608 00a0 FB68     		ldr	r3, [r7, #12]
 609 00a2 0022     		movs	r2, #0
 610 00a4 83F87820 		strb	r2, [r3, #120]
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return status;
 611              		.loc 1 523 10
 612 00a8 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 613              	.L25:
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 614              		.loc 1 524 1
 615 00aa 1846     		mov	r0, r3
ARM GAS  /tmp/ccAZvYXL.s 			page 42


 616 00ac 1837     		adds	r7, r7, #24
 617              		.cfi_def_cfa_offset 8
 618 00ae BD46     		mov	sp, r7
 619              		.cfi_def_cfa_register 13
 620              		@ sp needed
 621 00b0 80BD     		pop	{r7, pc}
 622              		.cfi_endproc
 623              	.LFE450:
 625              		.section	.text.HAL_UARTEx_EnableStopMode,"ax",%progbits
 626              		.align	1
 627              		.global	HAL_UARTEx_EnableStopMode
 628              		.syntax unified
 629              		.thumb
 630              		.thumb_func
 632              	HAL_UARTEx_EnableStopMode:
 633              	.LFB451:
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Enable UART Stop Mode.
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart UART handle.
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 634              		.loc 1 533 1
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 32
 637              		@ frame_needed = 1, uses_anonymous_args = 0
 638              		@ link register save eliminated.
 639 0000 80B4     		push	{r7}
 640              		.cfi_def_cfa_offset 4
 641              		.cfi_offset 7, -4
 642 0002 89B0     		sub	sp, sp, #36
 643              		.cfi_def_cfa_offset 40
 644 0004 00AF     		add	r7, sp, #0
 645              		.cfi_def_cfa_register 7
 646 0006 7860     		str	r0, [r7, #4]
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 647              		.loc 1 535 3
 648 0008 7B68     		ldr	r3, [r7, #4]
 649 000a 93F87830 		ldrb	r3, [r3, #120]	@ zero_extendqisi2
 650 000e 012B     		cmp	r3, #1
 651 0010 01D1     		bne	.L30
 652              		.loc 1 535 3 is_stmt 0 discriminator 1
 653 0012 0223     		movs	r3, #2
 654              		.loc 1 535 3
 655 0014 21E0     		b	.L31
 656              	.L30:
 657              		.loc 1 535 3 discriminator 2
 658 0016 7B68     		ldr	r3, [r7, #4]
 659 0018 0122     		movs	r2, #1
 660 001a 83F87820 		strb	r2, [r3, #120]
 661              	.L34:
 662              	.LBB42:
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/ccAZvYXL.s 			page 43


 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set UESM bit */
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 663              		.loc 1 538 3 is_stmt 1 discriminator 1
 664 001e 7B68     		ldr	r3, [r7, #4]
 665 0020 1B68     		ldr	r3, [r3]
 666 0022 FB60     		str	r3, [r7, #12]
 667              	.LBB43:
 668              	.LBB44:
1155:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 669              		.loc 2 1155 4
 670 0024 FB68     		ldr	r3, [r7, #12]
 671              		.syntax unified
 672              	@ 1155 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 673 0026 53E8003F 		ldrex r3, [r3]
 674              	@ 0 "" 2
 675              		.thumb
 676              		.syntax unified
 677 002a BB60     		str	r3, [r7, #8]
1156:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 678              		.loc 2 1156 10
 679 002c BB68     		ldr	r3, [r7, #8]
 680              	.LBE44:
 681              	.LBE43:
 682              		.loc 1 538 3 discriminator 1
 683 002e 43F00203 		orr	r3, r3, #2
 684 0032 FB61     		str	r3, [r7, #28]
 685 0034 7B68     		ldr	r3, [r7, #4]
 686 0036 1B68     		ldr	r3, [r3]
 687 0038 1A46     		mov	r2, r3
 688 003a FB69     		ldr	r3, [r7, #28]
 689 003c BB61     		str	r3, [r7, #24]
 690 003e 7A61     		str	r2, [r7, #20]
 691              	.LBB45:
 692              	.LBB46:
1206:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 693              		.loc 2 1206 4
 694 0040 7969     		ldr	r1, [r7, #20]
 695 0042 BA69     		ldr	r2, [r7, #24]
 696              		.syntax unified
 697              	@ 1206 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 698 0044 41E80023 		strex r3, r2, [r1]
 699              	@ 0 "" 2
 700              		.thumb
 701              		.syntax unified
 702 0048 3B61     		str	r3, [r7, #16]
 703              		.loc 2 1207 10
 704 004a 3B69     		ldr	r3, [r7, #16]
 705              	.LBE46:
 706              	.LBE45:
 707              		.loc 1 538 3 discriminator 1
 708 004c 002B     		cmp	r3, #0
 709 004e E6D1     		bne	.L34
 710              	.LBE42:
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 711              		.loc 1 541 3
ARM GAS  /tmp/ccAZvYXL.s 			page 44


 712 0050 7B68     		ldr	r3, [r7, #4]
 713 0052 0022     		movs	r2, #0
 714 0054 83F87820 		strb	r2, [r3, #120]
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
 715              		.loc 1 543 10
 716 0058 0023     		movs	r3, #0
 717              	.L31:
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 718              		.loc 1 544 1
 719 005a 1846     		mov	r0, r3
 720 005c 2437     		adds	r7, r7, #36
 721              		.cfi_def_cfa_offset 4
 722 005e BD46     		mov	sp, r7
 723              		.cfi_def_cfa_register 13
 724              		@ sp needed
 725 0060 5DF8047B 		ldr	r7, [sp], #4
 726              		.cfi_restore 7
 727              		.cfi_def_cfa_offset 0
 728 0064 7047     		bx	lr
 729              		.cfi_endproc
 730              	.LFE451:
 732              		.section	.text.HAL_UARTEx_DisableStopMode,"ax",%progbits
 733              		.align	1
 734              		.global	HAL_UARTEx_DisableStopMode
 735              		.syntax unified
 736              		.thumb
 737              		.thumb_func
 739              	HAL_UARTEx_DisableStopMode:
 740              	.LFB452:
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Disable UART Stop Mode.
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart UART handle.
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(UART_HandleTypeDef *huart)
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 741              		.loc 1 552 1
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 32
 744              		@ frame_needed = 1, uses_anonymous_args = 0
 745              		@ link register save eliminated.
 746 0000 80B4     		push	{r7}
 747              		.cfi_def_cfa_offset 4
 748              		.cfi_offset 7, -4
 749 0002 89B0     		sub	sp, sp, #36
 750              		.cfi_def_cfa_offset 40
 751 0004 00AF     		add	r7, sp, #0
 752              		.cfi_def_cfa_register 7
 753 0006 7860     		str	r0, [r7, #4]
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 754              		.loc 1 554 3
 755 0008 7B68     		ldr	r3, [r7, #4]
 756 000a 93F87830 		ldrb	r3, [r3, #120]	@ zero_extendqisi2
 757 000e 012B     		cmp	r3, #1
ARM GAS  /tmp/ccAZvYXL.s 			page 45


 758 0010 01D1     		bne	.L36
 759              		.loc 1 554 3 is_stmt 0 discriminator 1
 760 0012 0223     		movs	r3, #2
 761              		.loc 1 554 3
 762 0014 21E0     		b	.L37
 763              	.L36:
 764              		.loc 1 554 3 discriminator 2
 765 0016 7B68     		ldr	r3, [r7, #4]
 766 0018 0122     		movs	r2, #1
 767 001a 83F87820 		strb	r2, [r3, #120]
 768              	.L40:
 769              	.LBB47:
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Clear UESM bit */
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM);
 770              		.loc 1 557 3 is_stmt 1 discriminator 1
 771 001e 7B68     		ldr	r3, [r7, #4]
 772 0020 1B68     		ldr	r3, [r3]
 773 0022 FB60     		str	r3, [r7, #12]
 774              	.LBB48:
 775              	.LBB49:
1155:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 776              		.loc 2 1155 4
 777 0024 FB68     		ldr	r3, [r7, #12]
 778              		.syntax unified
 779              	@ 1155 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 780 0026 53E8003F 		ldrex r3, [r3]
 781              	@ 0 "" 2
 782              		.thumb
 783              		.syntax unified
 784 002a BB60     		str	r3, [r7, #8]
1156:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 785              		.loc 2 1156 10
 786 002c BB68     		ldr	r3, [r7, #8]
 787              	.LBE49:
 788              	.LBE48:
 789              		.loc 1 557 3 discriminator 1
 790 002e 23F00203 		bic	r3, r3, #2
 791 0032 FB61     		str	r3, [r7, #28]
 792 0034 7B68     		ldr	r3, [r7, #4]
 793 0036 1B68     		ldr	r3, [r3]
 794 0038 1A46     		mov	r2, r3
 795 003a FB69     		ldr	r3, [r7, #28]
 796 003c BB61     		str	r3, [r7, #24]
 797 003e 7A61     		str	r2, [r7, #20]
 798              	.LBB50:
 799              	.LBB51:
1206:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 800              		.loc 2 1206 4
 801 0040 7969     		ldr	r1, [r7, #20]
 802 0042 BA69     		ldr	r2, [r7, #24]
 803              		.syntax unified
 804              	@ 1206 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 805 0044 41E80023 		strex r3, r2, [r1]
 806              	@ 0 "" 2
 807              		.thumb
 808              		.syntax unified
ARM GAS  /tmp/ccAZvYXL.s 			page 46


 809 0048 3B61     		str	r3, [r7, #16]
 810              		.loc 2 1207 10
 811 004a 3B69     		ldr	r3, [r7, #16]
 812              	.LBE51:
 813              	.LBE50:
 814              		.loc 1 557 3 discriminator 1
 815 004c 002B     		cmp	r3, #0
 816 004e E6D1     		bne	.L40
 817              	.LBE47:
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 818              		.loc 1 560 3
 819 0050 7B68     		ldr	r3, [r7, #4]
 820 0052 0022     		movs	r2, #0
 821 0054 83F87820 		strb	r2, [r3, #120]
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
 822              		.loc 1 562 10
 823 0058 0023     		movs	r3, #0
 824              	.L37:
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 825              		.loc 1 563 1
 826 005a 1846     		mov	r0, r3
 827 005c 2437     		adds	r7, r7, #36
 828              		.cfi_def_cfa_offset 4
 829 005e BD46     		mov	sp, r7
 830              		.cfi_def_cfa_register 13
 831              		@ sp needed
 832 0060 5DF8047B 		ldr	r7, [sp], #4
 833              		.cfi_restore 7
 834              		.cfi_def_cfa_offset 0
 835 0064 7047     		bx	lr
 836              		.cfi_endproc
 837              	.LFE452:
 839              		.section	.text.HAL_UARTEx_ReceiveToIdle,"ax",%progbits
 840              		.align	1
 841              		.global	HAL_UARTEx_ReceiveToIdle
 842              		.syntax unified
 843              		.thumb
 844              		.thumb_func
 846              	HAL_UARTEx_ReceiveToIdle:
 847              	.LFB453:
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #if defined(USART_CR1_FIFOEN)
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  Enable the FIFO mode.
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart      UART handle.
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check parameters */
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/ccAZvYXL.s 			page 47


 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Save actual UART configuration */
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   tmpcr1 = READ_REG(huart->Instance->CR1);
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable UART */
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Enable FIFO mode */
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->FifoMode = UART_FIFOMODE_ENABLE;
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Restore UART configuration */
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   WRITE_REG(huart->Instance->CR1, tmpcr1);
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Determine the number of data to process during RX/TX ISR execution */
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   UARTEx_SetNbDataToProcess(huart);
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_READY;
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  Disable the FIFO mode.
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart      UART handle.
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check parameters */
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Save actual UART configuration */
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   tmpcr1 = READ_REG(huart->Instance->CR1);
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable UART */
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable FIFO mode */
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->FifoMode = UART_FIFOMODE_DISABLE;
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Restore UART configuration */
ARM GAS  /tmp/ccAZvYXL.s 			page 48


 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   WRITE_REG(huart->Instance->CR1, tmpcr1);
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_READY;
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  Set the TXFIFO threshold.
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart      UART handle.
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param Threshold  TX FIFO threshold value
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          This parameter can be one of the following values:
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_1_8
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_1_4
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_1_2
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_3_4
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check parameters */
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Save actual UART configuration */
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   tmpcr1 = READ_REG(huart->Instance->CR1);
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable UART */
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Update TX threshold configuration */
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Determine the number of data to process during RX/TX ISR execution */
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   UARTEx_SetNbDataToProcess(huart);
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Restore UART configuration */
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   WRITE_REG(huart->Instance->CR1, tmpcr1);
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_READY;
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
ARM GAS  /tmp/ccAZvYXL.s 			page 49


 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  Set the RXFIFO threshold.
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart      UART handle.
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param Threshold  RX FIFO threshold value
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          This parameter can be one of the following values:
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_1_8
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_1_4
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_1_2
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_3_4
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the parameters */
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Save actual UART configuration */
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   tmpcr1 = READ_REG(huart->Instance->CR1);
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable UART */
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Update RX threshold configuration */
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Determine the number of data to process during RX/TX ISR execution */
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   UARTEx_SetNbDataToProcess(huart);
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Restore UART configuration */
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   WRITE_REG(huart->Instance->CR1, tmpcr1);
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_READY;
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* USART_CR1_FIFOEN */
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Receive an amount of data in blocking mode till either the expected number of data
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        is received or an IDLE event occurs.
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  HAL_OK is returned if reception is completed (expected number of data has been received)
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        or if reception is stopped after IDLE event (less than the expected number of data has b
ARM GAS  /tmp/ccAZvYXL.s 			page 50


 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        In this case, RxLen output parameter indicates number of data available in reception buf
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        the received data is handled as a set of uint16_t. In this case, Size must indicate the 
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        of uint16_t available through pData.
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note When FIFO mode is enabled, the RXFNE flag is set as long as the RXFIFO
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       is not empty. Read operations from the RDR register are performed when
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       RXFNE flag is set. From hardware perspective, RXFNE flag and
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       RXNE are mapped on the same bit-field.
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart   UART handle.
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param pData   Pointer to data buffer (uint8_t or uint16_t data elements).
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param Size    Amount of data elements (uint8_t or uint16_t) to be received.
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param RxLen   Number of data elements finally received
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *                (could be lower than Size, in case reception ends on IDLE event)
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                                            uint32_t Timeout)
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 848              		.loc 1 767 1
 849              		.cfi_startproc
 850              		@ args = 4, pretend = 0, frame = 32
 851              		@ frame_needed = 1, uses_anonymous_args = 0
 852 0000 80B5     		push	{r7, lr}
 853              		.cfi_def_cfa_offset 8
 854              		.cfi_offset 7, -8
 855              		.cfi_offset 14, -4
 856 0002 88B0     		sub	sp, sp, #32
 857              		.cfi_def_cfa_offset 40
 858 0004 00AF     		add	r7, sp, #0
 859              		.cfi_def_cfa_register 7
 860 0006 F860     		str	r0, [r7, #12]
 861 0008 B960     		str	r1, [r7, #8]
 862 000a 3B60     		str	r3, [r7]
 863 000c 1346     		mov	r3, r2	@ movhi
 864 000e FB80     		strh	r3, [r7, #6]	@ movhi
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint8_t  *pdata8bits;
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint16_t *pdata16bits;
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint16_t uhMask;
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tickstart;
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check that a Rx process is not already ongoing */
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart->RxState == HAL_UART_STATE_READY)
 865              		.loc 1 774 12
 866 0010 FB68     		ldr	r3, [r7, #12]
 867 0012 D3F88030 		ldr	r3, [r3, #128]
 868              		.loc 1 774 6
 869 0016 202B     		cmp	r3, #32
 870 0018 40F0EF80 		bne	.L42
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     if ((pData == NULL) || (Size == 0U))
 871              		.loc 1 776 8
 872 001c BB68     		ldr	r3, [r7, #8]
 873 001e 002B     		cmp	r3, #0
 874 0020 02D0     		beq	.L43
 875              		.loc 1 776 25 discriminator 1
 876 0022 FB88     		ldrh	r3, [r7, #6]
ARM GAS  /tmp/ccAZvYXL.s 			page 51


 877 0024 002B     		cmp	r3, #0
 878 0026 01D1     		bne	.L44
 879              	.L43:
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       return  HAL_ERROR;
 880              		.loc 1 778 15
 881 0028 0123     		movs	r3, #1
 882 002a E7E0     		b	.L45
 883              	.L44:
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->ErrorCode = HAL_UART_ERROR_NONE;
 884              		.loc 1 781 22
 885 002c FB68     		ldr	r3, [r7, #12]
 886 002e 0022     		movs	r2, #0
 887 0030 C3F88420 		str	r2, [r3, #132]
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 888              		.loc 1 782 20
 889 0034 FB68     		ldr	r3, [r7, #12]
 890 0036 2222     		movs	r2, #34
 891 0038 C3F88020 		str	r2, [r3, #128]
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 892              		.loc 1 783 26
 893 003c FB68     		ldr	r3, [r7, #12]
 894 003e 0122     		movs	r2, #1
 895 0040 1A66     		str	r2, [r3, #96]
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxEventType = HAL_UART_RXEVENT_TC;
 896              		.loc 1 784 24
 897 0042 FB68     		ldr	r3, [r7, #12]
 898 0044 0022     		movs	r2, #0
 899 0046 5A66     		str	r2, [r3, #100]
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Init tickstart for timeout management */
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     tickstart = HAL_GetTick();
 900              		.loc 1 787 17
 901 0048 FFF7FEFF 		bl	HAL_GetTick
 902 004c 7861     		str	r0, [r7, #20]
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxXferSize  = Size;
 903              		.loc 1 789 24
 904 004e FB68     		ldr	r3, [r7, #12]
 905 0050 FA88     		ldrh	r2, [r7, #6]	@ movhi
 906 0052 A3F85820 		strh	r2, [r3, #88]	@ movhi
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxXferCount = Size;
 907              		.loc 1 790 24
 908 0056 FB68     		ldr	r3, [r7, #12]
 909 0058 FA88     		ldrh	r2, [r7, #6]	@ movhi
 910 005a A3F85A20 		strh	r2, [r3, #90]	@ movhi
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Computation of UART mask to apply to RDR register */
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     UART_MASK_COMPUTATION(huart);
 911              		.loc 1 793 5
 912 005e FB68     		ldr	r3, [r7, #12]
 913 0060 9B68     		ldr	r3, [r3, #8]
 914 0062 B3F5805F 		cmp	r3, #4096
 915 0066 0ED1     		bne	.L46
 916              		.loc 1 793 5 is_stmt 0 discriminator 1
ARM GAS  /tmp/ccAZvYXL.s 			page 52


 917 0068 FB68     		ldr	r3, [r7, #12]
 918 006a 1B69     		ldr	r3, [r3, #16]
 919 006c 002B     		cmp	r3, #0
 920 006e 05D1     		bne	.L47
 921              		.loc 1 793 5 discriminator 3
 922 0070 FB68     		ldr	r3, [r7, #12]
 923 0072 40F2FF12 		movw	r2, #511
 924 0076 A3F85C20 		strh	r2, [r3, #92]	@ movhi
 925 007a 2DE0     		b	.L48
 926              	.L47:
 927              		.loc 1 793 5 discriminator 4
 928 007c FB68     		ldr	r3, [r7, #12]
 929 007e FF22     		movs	r2, #255
 930 0080 A3F85C20 		strh	r2, [r3, #92]	@ movhi
 931 0084 28E0     		b	.L48
 932              	.L46:
 933              		.loc 1 793 5 discriminator 2
 934 0086 FB68     		ldr	r3, [r7, #12]
 935 0088 9B68     		ldr	r3, [r3, #8]
 936 008a 002B     		cmp	r3, #0
 937 008c 0DD1     		bne	.L49
 938              		.loc 1 793 5 discriminator 5
 939 008e FB68     		ldr	r3, [r7, #12]
 940 0090 1B69     		ldr	r3, [r3, #16]
 941 0092 002B     		cmp	r3, #0
 942 0094 04D1     		bne	.L50
 943              		.loc 1 793 5 discriminator 7
 944 0096 FB68     		ldr	r3, [r7, #12]
 945 0098 FF22     		movs	r2, #255
 946 009a A3F85C20 		strh	r2, [r3, #92]	@ movhi
 947 009e 1BE0     		b	.L48
 948              	.L50:
 949              		.loc 1 793 5 discriminator 8
 950 00a0 FB68     		ldr	r3, [r7, #12]
 951 00a2 7F22     		movs	r2, #127
 952 00a4 A3F85C20 		strh	r2, [r3, #92]	@ movhi
 953 00a8 16E0     		b	.L48
 954              	.L49:
 955              		.loc 1 793 5 discriminator 6
 956 00aa FB68     		ldr	r3, [r7, #12]
 957 00ac 9B68     		ldr	r3, [r3, #8]
 958 00ae B3F1805F 		cmp	r3, #268435456
 959 00b2 0DD1     		bne	.L51
 960              		.loc 1 793 5 discriminator 9
 961 00b4 FB68     		ldr	r3, [r7, #12]
 962 00b6 1B69     		ldr	r3, [r3, #16]
 963 00b8 002B     		cmp	r3, #0
 964 00ba 04D1     		bne	.L52
 965              		.loc 1 793 5 discriminator 11
 966 00bc FB68     		ldr	r3, [r7, #12]
 967 00be 7F22     		movs	r2, #127
 968 00c0 A3F85C20 		strh	r2, [r3, #92]	@ movhi
 969 00c4 08E0     		b	.L48
 970              	.L52:
 971              		.loc 1 793 5 discriminator 12
 972 00c6 FB68     		ldr	r3, [r7, #12]
 973 00c8 3F22     		movs	r2, #63
ARM GAS  /tmp/ccAZvYXL.s 			page 53


 974 00ca A3F85C20 		strh	r2, [r3, #92]	@ movhi
 975 00ce 03E0     		b	.L48
 976              	.L51:
 977              		.loc 1 793 5 discriminator 10
 978 00d0 FB68     		ldr	r3, [r7, #12]
 979 00d2 0022     		movs	r2, #0
 980 00d4 A3F85C20 		strh	r2, [r3, #92]	@ movhi
 981              	.L48:
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 982              		.loc 1 794 12 is_stmt 1
 983 00d8 FB68     		ldr	r3, [r7, #12]
 984 00da B3F85C30 		ldrh	r3, [r3, #92]	@ movhi
 985 00de 7B82     		strh	r3, [r7, #18]	@ movhi
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 986              		.loc 1 797 21
 987 00e0 FB68     		ldr	r3, [r7, #12]
 988 00e2 9B68     		ldr	r3, [r3, #8]
 989              		.loc 1 797 8
 990 00e4 B3F5805F 		cmp	r3, #4096
 991 00e8 08D1     		bne	.L53
 992              		.loc 1 797 71 discriminator 1
 993 00ea FB68     		ldr	r3, [r7, #12]
 994 00ec 1B69     		ldr	r3, [r3, #16]
 995              		.loc 1 797 56 discriminator 1
 996 00ee 002B     		cmp	r3, #0
 997 00f0 04D1     		bne	.L53
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       pdata8bits  = NULL;
 998              		.loc 1 799 19
 999 00f2 0023     		movs	r3, #0
 1000 00f4 FB61     		str	r3, [r7, #28]
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       pdata16bits = (uint16_t *) pData;
 1001              		.loc 1 800 19
 1002 00f6 BB68     		ldr	r3, [r7, #8]
 1003 00f8 BB61     		str	r3, [r7, #24]
 1004 00fa 03E0     		b	.L54
 1005              	.L53:
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     else
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       pdata8bits  = pData;
 1006              		.loc 1 804 19
 1007 00fc BB68     		ldr	r3, [r7, #8]
 1008 00fe FB61     		str	r3, [r7, #28]
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       pdata16bits = NULL;
 1009              		.loc 1 805 19
 1010 0100 0023     		movs	r3, #0
 1011 0102 BB61     		str	r3, [r7, #24]
 1012              	.L54:
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Initialize output number of received elements */
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     *RxLen = 0U;
 1013              		.loc 1 809 12
 1014 0104 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccAZvYXL.s 			page 54


 1015 0106 0022     		movs	r2, #0
 1016 0108 1A80     		strh	r2, [r3]	@ movhi
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* as long as data have to be received */
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     while (huart->RxXferCount > 0U)
 1017              		.loc 1 812 11
 1018 010a 5FE0     		b	.L55
 1019              	.L62:
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       /* Check if IDLE flag is set */
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 1020              		.loc 1 815 11
 1021 010c FB68     		ldr	r3, [r7, #12]
 1022 010e 1B68     		ldr	r3, [r3]
 1023 0110 DB69     		ldr	r3, [r3, #28]
 1024 0112 03F01003 		and	r3, r3, #16
 1025              		.loc 1 815 10
 1026 0116 102B     		cmp	r3, #16
 1027 0118 10D1     		bne	.L56
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         /* Clear IDLE flag in ISR */
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 1028              		.loc 1 818 9
 1029 011a FB68     		ldr	r3, [r7, #12]
 1030 011c 1B68     		ldr	r3, [r3]
 1031 011e 1022     		movs	r2, #16
 1032 0120 1A62     		str	r2, [r3, #32]
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         /* If Set, but no data ever received, clear flag without exiting loop */
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         /* If Set, and data has already been received, this means Idle Event is valid : End recepti
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         if (*RxLen > 0U)
 1033              		.loc 1 822 13
 1034 0122 3B68     		ldr	r3, [r7]
 1035 0124 1B88     		ldrh	r3, [r3]
 1036              		.loc 1 822 12
 1037 0126 002B     		cmp	r3, #0
 1038 0128 08D0     		beq	.L56
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 1039              		.loc 1 824 30
 1040 012a FB68     		ldr	r3, [r7, #12]
 1041 012c 0222     		movs	r2, #2
 1042 012e 5A66     		str	r2, [r3, #100]
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           huart->RxState = HAL_UART_STATE_READY;
 1043              		.loc 1 825 26
 1044 0130 FB68     		ldr	r3, [r7, #12]
 1045 0132 2022     		movs	r2, #32
 1046 0134 C3F88020 		str	r2, [r3, #128]
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           return HAL_OK;
 1047              		.loc 1 827 18
 1048 0138 0023     		movs	r3, #0
 1049 013a 5FE0     		b	.L45
 1050              	.L56:
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/ccAZvYXL.s 			page 55


 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       /* Check if RXNE flag is set */
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 1051              		.loc 1 832 11
 1052 013c FB68     		ldr	r3, [r7, #12]
 1053 013e 1B68     		ldr	r3, [r3]
 1054 0140 DB69     		ldr	r3, [r3, #28]
 1055 0142 03F02003 		and	r3, r3, #32
 1056              		.loc 1 832 10
 1057 0146 202B     		cmp	r3, #32
 1058 0148 2BD1     		bne	.L57
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         if (pdata8bits == NULL)
 1059              		.loc 1 834 12
 1060 014a FB69     		ldr	r3, [r7, #28]
 1061 014c 002B     		cmp	r3, #0
 1062 014e 0CD1     		bne	.L58
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 1063              		.loc 1 836 42
 1064 0150 FB68     		ldr	r3, [r7, #12]
 1065 0152 1B68     		ldr	r3, [r3]
 1066              		.loc 1 836 52
 1067 0154 5B6A     		ldr	r3, [r3, #36]
 1068              		.loc 1 836 26
 1069 0156 9AB2     		uxth	r2, r3
 1070 0158 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 1071 015a 1340     		ands	r3, r3, r2
 1072 015c 9AB2     		uxth	r2, r3
 1073              		.loc 1 836 24
 1074 015e BB69     		ldr	r3, [r7, #24]
 1075 0160 1A80     		strh	r2, [r3]	@ movhi
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           pdata16bits++;
 1076              		.loc 1 837 22
 1077 0162 BB69     		ldr	r3, [r7, #24]
 1078 0164 0233     		adds	r3, r3, #2
 1079 0166 BB61     		str	r3, [r7, #24]
 1080 0168 0CE0     		b	.L59
 1081              	.L58:
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         else
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 1082              		.loc 1 841 40
 1083 016a FB68     		ldr	r3, [r7, #12]
 1084 016c 1B68     		ldr	r3, [r3]
 1085              		.loc 1 841 50
 1086 016e 5B6A     		ldr	r3, [r3, #36]
 1087              		.loc 1 841 25
 1088 0170 DAB2     		uxtb	r2, r3
 1089              		.loc 1 841 58
 1090 0172 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 1091 0174 DBB2     		uxtb	r3, r3
 1092              		.loc 1 841 25
 1093 0176 1340     		ands	r3, r3, r2
 1094 0178 DAB2     		uxtb	r2, r3
 1095              		.loc 1 841 23
 1096 017a FB69     		ldr	r3, [r7, #28]
ARM GAS  /tmp/ccAZvYXL.s 			page 56


 1097 017c 1A70     		strb	r2, [r3]
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           pdata8bits++;
 1098              		.loc 1 842 21
 1099 017e FB69     		ldr	r3, [r7, #28]
 1100 0180 0133     		adds	r3, r3, #1
 1101 0182 FB61     		str	r3, [r7, #28]
 1102              	.L59:
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         /* Increment number of received elements */
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         *RxLen += 1U;
 1103              		.loc 1 845 9
 1104 0184 3B68     		ldr	r3, [r7]
 1105 0186 1B88     		ldrh	r3, [r3]
 1106              		.loc 1 845 16
 1107 0188 0133     		adds	r3, r3, #1
 1108 018a 9AB2     		uxth	r2, r3
 1109 018c 3B68     		ldr	r3, [r7]
 1110 018e 1A80     		strh	r2, [r3]	@ movhi
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         huart->RxXferCount--;
 1111              		.loc 1 846 14
 1112 0190 FB68     		ldr	r3, [r7, #12]
 1113 0192 B3F85A30 		ldrh	r3, [r3, #90]	@ movhi
 1114 0196 9BB2     		uxth	r3, r3
 1115              		.loc 1 846 27
 1116 0198 013B     		subs	r3, r3, #1
 1117 019a 9AB2     		uxth	r2, r3
 1118 019c FB68     		ldr	r3, [r7, #12]
 1119 019e A3F85A20 		strh	r2, [r3, #90]	@ movhi
 1120              	.L57:
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       /* Check for the Timeout */
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       if (Timeout != HAL_MAX_DELAY)
 1121              		.loc 1 850 10
 1122 01a2 BB6A     		ldr	r3, [r7, #40]
 1123 01a4 B3F1FF3F 		cmp	r3, #-1
 1124 01a8 10D0     		beq	.L55
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 1125              		.loc 1 852 15
 1126 01aa FFF7FEFF 		bl	HAL_GetTick
 1127 01ae 0246     		mov	r2, r0
 1128              		.loc 1 852 29 discriminator 1
 1129 01b0 7B69     		ldr	r3, [r7, #20]
 1130 01b2 D31A     		subs	r3, r2, r3
 1131              		.loc 1 852 12 discriminator 1
 1132 01b4 BA6A     		ldr	r2, [r7, #40]
 1133 01b6 9A42     		cmp	r2, r3
 1134 01b8 02D3     		bcc	.L61
 1135              		.loc 1 852 53 discriminator 1
 1136 01ba BB6A     		ldr	r3, [r7, #40]
 1137 01bc 002B     		cmp	r3, #0
 1138 01be 05D1     		bne	.L55
 1139              	.L61:
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           huart->RxState = HAL_UART_STATE_READY;
 1140              		.loc 1 854 26
ARM GAS  /tmp/ccAZvYXL.s 			page 57


 1141 01c0 FB68     		ldr	r3, [r7, #12]
 1142 01c2 2022     		movs	r2, #32
 1143 01c4 C3F88020 		str	r2, [r3, #128]
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           return HAL_TIMEOUT;
 1144              		.loc 1 856 18
 1145 01c8 0323     		movs	r3, #3
 1146 01ca 17E0     		b	.L45
 1147              	.L55:
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1148              		.loc 1 812 17
 1149 01cc FB68     		ldr	r3, [r7, #12]
 1150 01ce B3F85A30 		ldrh	r3, [r3, #90]	@ movhi
 1151 01d2 9BB2     		uxth	r3, r3
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1152              		.loc 1 812 31
 1153 01d4 002B     		cmp	r3, #0
 1154 01d6 99D1     		bne	.L62
 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Set number of received elements in output parameter : RxLen */
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     *RxLen = huart->RxXferSize - huart->RxXferCount;
 1155              		.loc 1 862 19
 1156 01d8 FB68     		ldr	r3, [r7, #12]
 1157 01da B3F85820 		ldrh	r2, [r3, #88]
 1158              		.loc 1 862 39
 1159 01de FB68     		ldr	r3, [r7, #12]
 1160 01e0 B3F85A30 		ldrh	r3, [r3, #90]	@ movhi
 1161 01e4 9BB2     		uxth	r3, r3
 1162              		.loc 1 862 32
 1163 01e6 D31A     		subs	r3, r2, r3
 1164 01e8 9AB2     		uxth	r2, r3
 1165              		.loc 1 862 12
 1166 01ea 3B68     		ldr	r3, [r7]
 1167 01ec 1A80     		strh	r2, [r3]	@ movhi
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* At end of Rx process, restore huart->RxState to Ready */
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxState = HAL_UART_STATE_READY;
 1168              		.loc 1 864 20
 1169 01ee FB68     		ldr	r3, [r7, #12]
 1170 01f0 2022     		movs	r2, #32
 1171 01f2 C3F88020 		str	r2, [r3, #128]
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return HAL_OK;
 1172              		.loc 1 866 12
 1173 01f6 0023     		movs	r3, #0
 1174 01f8 00E0     		b	.L45
 1175              	.L42:
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   else
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return HAL_BUSY;
 1176              		.loc 1 870 12
 1177 01fa 0223     		movs	r3, #2
 1178              	.L45:
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
ARM GAS  /tmp/ccAZvYXL.s 			page 58


 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 1179              		.loc 1 872 1
 1180 01fc 1846     		mov	r0, r3
 1181 01fe 2037     		adds	r7, r7, #32
 1182              		.cfi_def_cfa_offset 8
 1183 0200 BD46     		mov	sp, r7
 1184              		.cfi_def_cfa_register 13
 1185              		@ sp needed
 1186 0202 80BD     		pop	{r7, pc}
 1187              		.cfi_endproc
 1188              	.LFE453:
 1190              		.section	.text.HAL_UARTEx_ReceiveToIdle_IT,"ax",%progbits
 1191              		.align	1
 1192              		.global	HAL_UARTEx_ReceiveToIdle_IT
 1193              		.syntax unified
 1194              		.thumb
 1195              		.thumb_func
 1197              	HAL_UARTEx_ReceiveToIdle_IT:
 1198              	.LFB454:
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Receive an amount of data in interrupt mode till either the expected number of data
 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        is received or an IDLE event occurs.
 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  Reception is initiated by this function call. Further progress of reception is achieved 
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        to UART interrupts raised by RXNE and IDLE events. Callback is called at end of receptio
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        number of received data elements.
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        the received data is handled as a set of uint16_t. In this case, Size must indicate the 
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        of uint16_t available through pData.
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart UART handle.
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t S
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 1199              		.loc 1 889 1
 1200              		.cfi_startproc
 1201              		@ args = 0, pretend = 0, frame = 48
 1202              		@ frame_needed = 1, uses_anonymous_args = 0
 1203 0000 80B5     		push	{r7, lr}
 1204              		.cfi_def_cfa_offset 8
 1205              		.cfi_offset 7, -8
 1206              		.cfi_offset 14, -4
 1207 0002 8CB0     		sub	sp, sp, #48
 1208              		.cfi_def_cfa_offset 56
 1209 0004 00AF     		add	r7, sp, #0
 1210              		.cfi_def_cfa_register 7
 1211 0006 F860     		str	r0, [r7, #12]
 1212 0008 B960     		str	r1, [r7, #8]
 1213 000a 1346     		mov	r3, r2
 1214 000c FB80     		strh	r3, [r7, #6]	@ movhi
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1215              		.loc 1 890 21
 1216 000e 0023     		movs	r3, #0
 1217 0010 87F82F30 		strb	r3, [r7, #47]
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/ccAZvYXL.s 			page 59


 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check that a Rx process is not already ongoing */
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart->RxState == HAL_UART_STATE_READY)
 1218              		.loc 1 893 12
 1219 0014 FB68     		ldr	r3, [r7, #12]
 1220 0016 D3F88030 		ldr	r3, [r3, #128]
 1221              		.loc 1 893 6
 1222 001a 202B     		cmp	r3, #32
 1223 001c 3BD1     		bne	.L64
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     if ((pData == NULL) || (Size == 0U))
 1224              		.loc 1 895 8
 1225 001e BB68     		ldr	r3, [r7, #8]
 1226 0020 002B     		cmp	r3, #0
 1227 0022 02D0     		beq	.L65
 1228              		.loc 1 895 25 discriminator 1
 1229 0024 FB88     		ldrh	r3, [r7, #6]
 1230 0026 002B     		cmp	r3, #0
 1231 0028 01D1     		bne	.L66
 1232              	.L65:
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       return HAL_ERROR;
 1233              		.loc 1 897 14
 1234 002a 0123     		movs	r3, #1
 1235 002c 34E0     		b	.L67
 1236              	.L66:
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Set Reception type to reception till IDLE Event*/
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 1237              		.loc 1 901 26
 1238 002e FB68     		ldr	r3, [r7, #12]
 1239 0030 0122     		movs	r2, #1
 1240 0032 1A66     		str	r2, [r3, #96]
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxEventType = HAL_UART_RXEVENT_TC;
 1241              		.loc 1 902 24
 1242 0034 FB68     		ldr	r3, [r7, #12]
 1243 0036 0022     		movs	r2, #0
 1244 0038 5A66     		str	r2, [r3, #100]
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (void)UART_Start_Receive_IT(huart, pData, Size);
 1245              		.loc 1 904 11
 1246 003a FB88     		ldrh	r3, [r7, #6]
 1247 003c 1A46     		mov	r2, r3
 1248 003e B968     		ldr	r1, [r7, #8]
 1249 0040 F868     		ldr	r0, [r7, #12]
 1250 0042 FFF7FEFF 		bl	UART_Start_Receive_IT
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 1251              		.loc 1 906 14
 1252 0046 FB68     		ldr	r3, [r7, #12]
 1253 0048 1B6E     		ldr	r3, [r3, #96]
 1254              		.loc 1 906 8
 1255 004a 012B     		cmp	r3, #1
 1256 004c 1DD1     		bne	.L68
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 1257              		.loc 1 908 7
ARM GAS  /tmp/ccAZvYXL.s 			page 60


 1258 004e FB68     		ldr	r3, [r7, #12]
 1259 0050 1B68     		ldr	r3, [r3]
 1260 0052 1022     		movs	r2, #16
 1261 0054 1A62     		str	r2, [r3, #32]
 1262              	.L71:
 1263              	.LBB52:
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 1264              		.loc 1 909 7 discriminator 1
 1265 0056 FB68     		ldr	r3, [r7, #12]
 1266 0058 1B68     		ldr	r3, [r3]
 1267 005a BB61     		str	r3, [r7, #24]
 1268              	.LBB53:
 1269              	.LBB54:
1155:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 1270              		.loc 2 1155 4
 1271 005c BB69     		ldr	r3, [r7, #24]
 1272              		.syntax unified
 1273              	@ 1155 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1274 005e 53E8003F 		ldrex r3, [r3]
 1275              	@ 0 "" 2
 1276              		.thumb
 1277              		.syntax unified
 1278 0062 7B61     		str	r3, [r7, #20]
1156:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1279              		.loc 2 1156 10
 1280 0064 7B69     		ldr	r3, [r7, #20]
 1281              	.LBE54:
 1282              	.LBE53:
 1283              		.loc 1 909 7 discriminator 1
 1284 0066 43F01003 		orr	r3, r3, #16
 1285 006a BB62     		str	r3, [r7, #40]
 1286 006c FB68     		ldr	r3, [r7, #12]
 1287 006e 1B68     		ldr	r3, [r3]
 1288 0070 1A46     		mov	r2, r3
 1289 0072 BB6A     		ldr	r3, [r7, #40]
 1290 0074 7B62     		str	r3, [r7, #36]
 1291 0076 3A62     		str	r2, [r7, #32]
 1292              	.LBB55:
 1293              	.LBB56:
1206:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 1294              		.loc 2 1206 4
 1295 0078 396A     		ldr	r1, [r7, #32]
 1296 007a 7A6A     		ldr	r2, [r7, #36]
 1297              		.syntax unified
 1298              	@ 1206 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1299 007c 41E80023 		strex r3, r2, [r1]
 1300              	@ 0 "" 2
 1301              		.thumb
 1302              		.syntax unified
 1303 0080 FB61     		str	r3, [r7, #28]
 1304              		.loc 2 1207 10
 1305 0082 FB69     		ldr	r3, [r7, #28]
 1306              	.LBE56:
 1307              	.LBE55:
 1308              		.loc 1 909 7 discriminator 1
 1309 0084 002B     		cmp	r3, #0
 1310 0086 E6D1     		bne	.L71
ARM GAS  /tmp/ccAZvYXL.s 			page 61


 1311 0088 02E0     		b	.L72
 1312              	.L68:
 1313              	.LBE52:
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     else
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       /* In case of errors already pending when reception is started,
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****          Interrupts may have already been raised and lead to reception abortion.
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****          (Overrun error for instance).
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****          In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       status = HAL_ERROR;
 1314              		.loc 1 917 14
 1315 008a 0123     		movs	r3, #1
 1316 008c 87F82F30 		strb	r3, [r7, #47]
 1317              	.L72:
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return status;
 1318              		.loc 1 920 12
 1319 0090 97F82F30 		ldrb	r3, [r7, #47]	@ zero_extendqisi2
 1320 0094 00E0     		b	.L67
 1321              	.L64:
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   else
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return HAL_BUSY;
 1322              		.loc 1 924 12
 1323 0096 0223     		movs	r3, #2
 1324              	.L67:
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 1325              		.loc 1 926 1
 1326 0098 1846     		mov	r0, r3
 1327 009a 3037     		adds	r7, r7, #48
 1328              		.cfi_def_cfa_offset 8
 1329 009c BD46     		mov	sp, r7
 1330              		.cfi_def_cfa_register 13
 1331              		@ sp needed
 1332 009e 80BD     		pop	{r7, pc}
 1333              		.cfi_endproc
 1334              	.LFE454:
 1336              		.section	.text.HAL_UARTEx_ReceiveToIdle_DMA,"ax",%progbits
 1337              		.align	1
 1338              		.global	HAL_UARTEx_ReceiveToIdle_DMA
 1339              		.syntax unified
 1340              		.thumb
 1341              		.thumb_func
 1343              	HAL_UARTEx_ReceiveToIdle_DMA:
 1344              	.LFB455:
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Receive an amount of data in DMA mode till either the expected number
 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        of data is received or an IDLE event occurs.
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  Reception is initiated by this function call. Further progress of reception is achieved 
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        to DMA services, transferring automatically received data elements in user reception buf
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        calling registered callbacks at half/end of reception. UART IDLE events are also used to
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        reception phase as ended. In all cases, callback execution will indicate number of recei
ARM GAS  /tmp/ccAZvYXL.s 			page 62


 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  When the UART parity is enabled (PCE = 1), the received data contain
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        the parity bit (MSB position).
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        the received data is handled as a set of uint16_t. In this case, Size must indicate the 
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        of uint16_t available through pData.
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart UART handle.
 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t 
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 1345              		.loc 1 946 1
 1346              		.cfi_startproc
 1347              		@ args = 0, pretend = 0, frame = 48
 1348              		@ frame_needed = 1, uses_anonymous_args = 0
 1349 0000 80B5     		push	{r7, lr}
 1350              		.cfi_def_cfa_offset 8
 1351              		.cfi_offset 7, -8
 1352              		.cfi_offset 14, -4
 1353 0002 8CB0     		sub	sp, sp, #48
 1354              		.cfi_def_cfa_offset 56
 1355 0004 00AF     		add	r7, sp, #0
 1356              		.cfi_def_cfa_register 7
 1357 0006 F860     		str	r0, [r7, #12]
 1358 0008 B960     		str	r1, [r7, #8]
 1359 000a 1346     		mov	r3, r2
 1360 000c FB80     		strh	r3, [r7, #6]	@ movhi
 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   HAL_StatusTypeDef status;
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check that a Rx process is not already ongoing */
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart->RxState == HAL_UART_STATE_READY)
 1361              		.loc 1 950 12
 1362 000e FB68     		ldr	r3, [r7, #12]
 1363 0010 D3F88030 		ldr	r3, [r3, #128]
 1364              		.loc 1 950 6
 1365 0014 202B     		cmp	r3, #32
 1366 0016 42D1     		bne	.L74
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     if ((pData == NULL) || (Size == 0U))
 1367              		.loc 1 952 8
 1368 0018 BB68     		ldr	r3, [r7, #8]
 1369 001a 002B     		cmp	r3, #0
 1370 001c 02D0     		beq	.L75
 1371              		.loc 1 952 25 discriminator 1
 1372 001e FB88     		ldrh	r3, [r7, #6]
 1373 0020 002B     		cmp	r3, #0
 1374 0022 01D1     		bne	.L76
 1375              	.L75:
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       return HAL_ERROR;
 1376              		.loc 1 954 14
 1377 0024 0123     		movs	r3, #1
 1378 0026 3BE0     		b	.L77
 1379              	.L76:
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/ccAZvYXL.s 			page 63


 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Set Reception type to reception till IDLE Event*/
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 1380              		.loc 1 958 26
 1381 0028 FB68     		ldr	r3, [r7, #12]
 1382 002a 0122     		movs	r2, #1
 1383 002c 1A66     		str	r2, [r3, #96]
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxEventType = HAL_UART_RXEVENT_TC;
 1384              		.loc 1 959 24
 1385 002e FB68     		ldr	r3, [r7, #12]
 1386 0030 0022     		movs	r2, #0
 1387 0032 5A66     		str	r2, [r3, #100]
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     status =  UART_Start_Receive_DMA(huart, pData, Size);
 1388              		.loc 1 961 15
 1389 0034 FB88     		ldrh	r3, [r7, #6]
 1390 0036 1A46     		mov	r2, r3
 1391 0038 B968     		ldr	r1, [r7, #8]
 1392 003a F868     		ldr	r0, [r7, #12]
 1393 003c FFF7FEFF 		bl	UART_Start_Receive_DMA
 1394 0040 0346     		mov	r3, r0
 1395 0042 87F82F30 		strb	r3, [r7, #47]
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Check Rx process has been successfully started */
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     if (status == HAL_OK)
 1396              		.loc 1 964 8
 1397 0046 97F82F30 		ldrb	r3, [r7, #47]	@ zero_extendqisi2
 1398 004a 002B     		cmp	r3, #0
 1399 004c 24D1     		bne	.L78
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 1400              		.loc 1 966 16
 1401 004e FB68     		ldr	r3, [r7, #12]
 1402 0050 1B6E     		ldr	r3, [r3, #96]
 1403              		.loc 1 966 10
 1404 0052 012B     		cmp	r3, #1
 1405 0054 1DD1     		bne	.L79
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 1406              		.loc 1 968 9
 1407 0056 FB68     		ldr	r3, [r7, #12]
 1408 0058 1B68     		ldr	r3, [r3]
 1409 005a 1022     		movs	r2, #16
 1410 005c 1A62     		str	r2, [r3, #32]
 1411              	.L82:
 1412              	.LBB57:
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 1413              		.loc 1 969 9 discriminator 1
 1414 005e FB68     		ldr	r3, [r7, #12]
 1415 0060 1B68     		ldr	r3, [r3]
 1416 0062 BB61     		str	r3, [r7, #24]
 1417              	.LBB58:
 1418              	.LBB59:
1155:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 1419              		.loc 2 1155 4
 1420 0064 BB69     		ldr	r3, [r7, #24]
 1421              		.syntax unified
 1422              	@ 1155 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccAZvYXL.s 			page 64


 1423 0066 53E8003F 		ldrex r3, [r3]
 1424              	@ 0 "" 2
 1425              		.thumb
 1426              		.syntax unified
 1427 006a 7B61     		str	r3, [r7, #20]
1156:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1428              		.loc 2 1156 10
 1429 006c 7B69     		ldr	r3, [r7, #20]
 1430              	.LBE59:
 1431              	.LBE58:
 1432              		.loc 1 969 9 discriminator 1
 1433 006e 43F01003 		orr	r3, r3, #16
 1434 0072 BB62     		str	r3, [r7, #40]
 1435 0074 FB68     		ldr	r3, [r7, #12]
 1436 0076 1B68     		ldr	r3, [r3]
 1437 0078 1A46     		mov	r2, r3
 1438 007a BB6A     		ldr	r3, [r7, #40]
 1439 007c 7B62     		str	r3, [r7, #36]
 1440 007e 3A62     		str	r2, [r7, #32]
 1441              	.LBB60:
 1442              	.LBB61:
1206:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 1443              		.loc 2 1206 4
 1444 0080 396A     		ldr	r1, [r7, #32]
 1445 0082 7A6A     		ldr	r2, [r7, #36]
 1446              		.syntax unified
 1447              	@ 1206 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1448 0084 41E80023 		strex r3, r2, [r1]
 1449              	@ 0 "" 2
 1450              		.thumb
 1451              		.syntax unified
 1452 0088 FB61     		str	r3, [r7, #28]
 1453              		.loc 2 1207 10
 1454 008a FB69     		ldr	r3, [r7, #28]
 1455              	.LBE61:
 1456              	.LBE60:
 1457              		.loc 1 969 9 discriminator 1
 1458 008c 002B     		cmp	r3, #0
 1459 008e E6D1     		bne	.L82
 1460 0090 02E0     		b	.L78
 1461              	.L79:
 1462              	.LBE57:
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       else
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         /* In case of errors already pending when reception is started,
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            Interrupts may have already been raised and lead to reception abortion.
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            (Overrun error for instance).
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         status = HAL_ERROR;
 1463              		.loc 1 977 16
 1464 0092 0123     		movs	r3, #1
 1465 0094 87F82F30 		strb	r3, [r7, #47]
 1466              	.L78:
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/ccAZvYXL.s 			page 65


 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return status;
 1467              		.loc 1 981 12
 1468 0098 97F82F30 		ldrb	r3, [r7, #47]	@ zero_extendqisi2
 1469 009c 00E0     		b	.L77
 1470              	.L74:
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   else
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return HAL_BUSY;
 1471              		.loc 1 985 12
 1472 009e 0223     		movs	r3, #2
 1473              	.L77:
 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 1474              		.loc 1 987 1
 1475 00a0 1846     		mov	r0, r3
 1476 00a2 3037     		adds	r7, r7, #48
 1477              		.cfi_def_cfa_offset 8
 1478 00a4 BD46     		mov	sp, r7
 1479              		.cfi_def_cfa_register 13
 1480              		@ sp needed
 1481 00a6 80BD     		pop	{r7, pc}
 1482              		.cfi_endproc
 1483              	.LFE455:
 1485              		.section	.text.HAL_UARTEx_GetRxEventType,"ax",%progbits
 1486              		.align	1
 1487              		.global	HAL_UARTEx_GetRxEventType
 1488              		.syntax unified
 1489              		.thumb
 1490              		.thumb_func
 1492              	HAL_UARTEx_GetRxEventType:
 1493              	.LFB456:
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Provide Rx Event type that has lead to RxEvent callback execution.
 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  When HAL_UARTEx_ReceiveToIdle_IT() or HAL_UARTEx_ReceiveToIdle_DMA() API are called, pro
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        of reception process is provided to application through calls of Rx Event callback (eith
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        HAL_UARTEx_RxEventCallback() or user registered one). As several types of events could o
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        Half Transfer, or Transfer Complete), this function allows to retrieve the Rx Event type
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        to Rx Event callback execution.
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  This function is expected to be called within the user implementation of Rx Event Callba
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        in order to provide the accurate value.
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  In Interrupt Mode:
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        - HAL_UART_RXEVENT_TC : when Reception has been completed (expected nb of data has been 
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        - HAL_UART_RXEVENT_IDLE : when Idle event occurred prior reception has been completed.
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  In DMA Mode:
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        - HAL_UART_RXEVENT_TC : when Reception has been completed (expected nb of data has been 
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        - HAL_UART_RXEVENT_HT : when half of expected nb of data has been received.
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        - HAL_UART_RXEVENT_IDLE : when Idle event occurred prior reception has been completed.
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  In DMA mode, RxEvent callback could be called several times;
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        When DMA is configured in Normal Mode, HT event does not stop Reception process;
1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception proc
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param  huart UART handle.
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval Rx Event Type (return vale will be a value of @ref UART_RxEvent_Type_Values)
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(const UART_HandleTypeDef *huart)
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
ARM GAS  /tmp/ccAZvYXL.s 			page 66


 1494              		.loc 1 1012 1
 1495              		.cfi_startproc
 1496              		@ args = 0, pretend = 0, frame = 8
 1497              		@ frame_needed = 1, uses_anonymous_args = 0
 1498              		@ link register save eliminated.
 1499 0000 80B4     		push	{r7}
 1500              		.cfi_def_cfa_offset 4
 1501              		.cfi_offset 7, -4
 1502 0002 83B0     		sub	sp, sp, #12
 1503              		.cfi_def_cfa_offset 16
 1504 0004 00AF     		add	r7, sp, #0
 1505              		.cfi_def_cfa_register 7
 1506 0006 7860     		str	r0, [r7, #4]
1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Return Rx Event type value, as stored in UART handle */
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return (huart->RxEventType);
 1507              		.loc 1 1014 16
 1508 0008 7B68     		ldr	r3, [r7, #4]
 1509 000a 5B6E     		ldr	r3, [r3, #100]
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 1510              		.loc 1 1015 1
 1511 000c 1846     		mov	r0, r3
 1512 000e 0C37     		adds	r7, r7, #12
 1513              		.cfi_def_cfa_offset 4
 1514 0010 BD46     		mov	sp, r7
 1515              		.cfi_def_cfa_register 13
 1516              		@ sp needed
 1517 0012 5DF8047B 		ldr	r7, [sp], #4
 1518              		.cfi_restore 7
 1519              		.cfi_def_cfa_offset 0
 1520 0016 7047     		bx	lr
 1521              		.cfi_endproc
 1522              	.LFE456:
 1524              		.section	.text.UARTEx_Wakeup_AddressConfig,"ax",%progbits
 1525              		.align	1
 1526              		.syntax unified
 1527              		.thumb
 1528              		.thumb_func
 1530              	UARTEx_Wakeup_AddressConfig:
 1531              	.LFB457:
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @}
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @}
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @addtogroup UARTEx_Private_Functions
1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Initialize the UART wake-up from stop mode parameters when triggered by address detectio
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart           UART handle.
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param WakeUpSelection UART wake up from stop mode parameters.
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval None
ARM GAS  /tmp/ccAZvYXL.s 			page 67


1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelecti
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 1532              		.loc 1 1036 1
 1533              		.cfi_startproc
 1534              		@ args = 0, pretend = 0, frame = 16
 1535              		@ frame_needed = 1, uses_anonymous_args = 0
 1536              		@ link register save eliminated.
 1537 0000 80B4     		push	{r7}
 1538              		.cfi_def_cfa_offset 4
 1539              		.cfi_offset 7, -4
 1540 0002 85B0     		sub	sp, sp, #20
 1541              		.cfi_def_cfa_offset 24
 1542 0004 00AF     		add	r7, sp, #0
 1543              		.cfi_def_cfa_register 7
 1544 0006 F860     		str	r0, [r7, #12]
 1545 0008 3B1D     		adds	r3, r7, #4
 1546 000a 83E80600 		stm	r3, {r1, r2}
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set the USART address length */
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 1547              		.loc 1 1040 3
 1548 000e FB68     		ldr	r3, [r7, #12]
 1549 0010 1B68     		ldr	r3, [r3]
 1550 0012 5B68     		ldr	r3, [r3, #4]
 1551 0014 23F01002 		bic	r2, r3, #16
 1552 0018 3B89     		ldrh	r3, [r7, #8]
 1553 001a 1946     		mov	r1, r3
 1554 001c FB68     		ldr	r3, [r7, #12]
 1555 001e 1B68     		ldr	r3, [r3]
 1556 0020 0A43     		orrs	r2, r2, r1
 1557 0022 5A60     		str	r2, [r3, #4]
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set the USART address node */
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_AD
 1558              		.loc 1 1043 3
 1559 0024 FB68     		ldr	r3, [r7, #12]
 1560 0026 1B68     		ldr	r3, [r3]
 1561 0028 5B68     		ldr	r3, [r3, #4]
 1562 002a 23F07F41 		bic	r1, r3, #-16777216
 1563 002e BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1564 0030 1A06     		lsls	r2, r3, #24
 1565 0032 FB68     		ldr	r3, [r7, #12]
 1566 0034 1B68     		ldr	r3, [r3]
 1567 0036 0A43     		orrs	r2, r2, r1
 1568 0038 5A60     		str	r2, [r3, #4]
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 1569              		.loc 1 1044 1
 1570 003a 00BF     		nop
 1571 003c 1437     		adds	r7, r7, #20
 1572              		.cfi_def_cfa_offset 4
 1573 003e BD46     		mov	sp, r7
 1574              		.cfi_def_cfa_register 13
 1575              		@ sp needed
 1576 0040 5DF8047B 		ldr	r7, [sp], #4
 1577              		.cfi_restore 7
ARM GAS  /tmp/ccAZvYXL.s 			page 68


 1578              		.cfi_def_cfa_offset 0
 1579 0044 7047     		bx	lr
 1580              		.cfi_endproc
 1581              	.LFE457:
 1583              		.text
 1584              	.Letext0:
 1585              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 1586              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"
 1587              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1588              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1589              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1590              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1591              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h"
 1592              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h"
 1593              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  /tmp/ccAZvYXL.s 			page 69


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_uart_ex.c
     /tmp/ccAZvYXL.s:21     .rodata.CHANNEL_OFFSET_TAB:00000000 $d
     /tmp/ccAZvYXL.s:24     .rodata.CHANNEL_OFFSET_TAB:00000000 CHANNEL_OFFSET_TAB
     /tmp/ccAZvYXL.s:27     .text.HAL_RS485Ex_Init:00000000 $t
     /tmp/ccAZvYXL.s:33     .text.HAL_RS485Ex_Init:00000000 HAL_RS485Ex_Init
     /tmp/ccAZvYXL.s:171    .text.HAL_UARTEx_WakeupCallback:00000000 $t
     /tmp/ccAZvYXL.s:177    .text.HAL_UARTEx_WakeupCallback:00000000 HAL_UARTEx_WakeupCallback
     /tmp/ccAZvYXL.s:207    .text.HAL_UARTEx_EnableClockStopMode:00000000 $t
     /tmp/ccAZvYXL.s:213    .text.HAL_UARTEx_EnableClockStopMode:00000000 HAL_UARTEx_EnableClockStopMode
     /tmp/ccAZvYXL.s:316    .text.HAL_UARTEx_DisableClockStopMode:00000000 $t
     /tmp/ccAZvYXL.s:322    .text.HAL_UARTEx_DisableClockStopMode:00000000 HAL_UARTEx_DisableClockStopMode
     /tmp/ccAZvYXL.s:424    .text.HAL_MultiProcessorEx_AddressLength_Set:00000000 $t
     /tmp/ccAZvYXL.s:430    .text.HAL_MultiProcessorEx_AddressLength_Set:00000000 HAL_MultiProcessorEx_AddressLength_Set
     /tmp/ccAZvYXL.s:501    .text.HAL_UARTEx_StopModeWakeUpSourceConfig:00000000 $t
     /tmp/ccAZvYXL.s:507    .text.HAL_UARTEx_StopModeWakeUpSourceConfig:00000000 HAL_UARTEx_StopModeWakeUpSourceConfig
     /tmp/ccAZvYXL.s:1530   .text.UARTEx_Wakeup_AddressConfig:00000000 UARTEx_Wakeup_AddressConfig
     /tmp/ccAZvYXL.s:626    .text.HAL_UARTEx_EnableStopMode:00000000 $t
     /tmp/ccAZvYXL.s:632    .text.HAL_UARTEx_EnableStopMode:00000000 HAL_UARTEx_EnableStopMode
     /tmp/ccAZvYXL.s:733    .text.HAL_UARTEx_DisableStopMode:00000000 $t
     /tmp/ccAZvYXL.s:739    .text.HAL_UARTEx_DisableStopMode:00000000 HAL_UARTEx_DisableStopMode
     /tmp/ccAZvYXL.s:840    .text.HAL_UARTEx_ReceiveToIdle:00000000 $t
     /tmp/ccAZvYXL.s:846    .text.HAL_UARTEx_ReceiveToIdle:00000000 HAL_UARTEx_ReceiveToIdle
     /tmp/ccAZvYXL.s:1191   .text.HAL_UARTEx_ReceiveToIdle_IT:00000000 $t
     /tmp/ccAZvYXL.s:1197   .text.HAL_UARTEx_ReceiveToIdle_IT:00000000 HAL_UARTEx_ReceiveToIdle_IT
     /tmp/ccAZvYXL.s:1337   .text.HAL_UARTEx_ReceiveToIdle_DMA:00000000 $t
     /tmp/ccAZvYXL.s:1343   .text.HAL_UARTEx_ReceiveToIdle_DMA:00000000 HAL_UARTEx_ReceiveToIdle_DMA
     /tmp/ccAZvYXL.s:1486   .text.HAL_UARTEx_GetRxEventType:00000000 $t
     /tmp/ccAZvYXL.s:1492   .text.HAL_UARTEx_GetRxEventType:00000000 HAL_UARTEx_GetRxEventType
     /tmp/ccAZvYXL.s:1525   .text.UARTEx_Wakeup_AddressConfig:00000000 $t
                           .group:00000000 wm4.0.e7b64c2c371cf922f2c8028878d5c18e
                           .group:00000000 wm4.stm32l4xx_hal_conf.h.23.286c2f63aaa73ed97ffb4d26f7caa6e9
                           .group:00000000 wm4.stm32l4xx.h.38.9f5830373ca31b8a3cd182fdc6c7b69a
                           .group:00000000 wm4.stm32l475xx.h.34.2f1a75aed66751e299f09004aef64973
                           .group:00000000 wm4.stdint.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
                           .group:00000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:00000000 wm4.cmsis_gcc.h.26.78077cef1206e937f7b56043ffca496a
                           .group:00000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:00000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:00000000 wm4.stm32l475xx.h.423.4d783859c9ac66890c9807dd7bd3a4db
                           .group:00000000 wm4.stm32l4xx.h.196.f5ae8047c57b6175c94f246ef967a286
                           .group:00000000 wm4.stm32_hal_legacy.h.22.08b8350ccf512ba8d98002fb33e7cbe5
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.stm32l4xx_hal_def.h.58.1058a33f7217e935f2a6b51956d66a69
                           .group:00000000 wm4.stm32l4xx_hal_rcc.h.156.ab8eecc4e10f4827a2aa75d3549a356d
                           .group:00000000 wm4.stm32l4xx_hal_rcc_ex.h.20.4a82a27d561b6d42fa16a54f82e29067
                           .group:00000000 wm4.stm32l4xx_hal_gpio.h.21.2d2b1fd6aa6afa7b6dcc89cf752a9a25
                           .group:00000000 wm4.stm32l4xx_hal_gpio_ex.h.21.7ea705f5185dd3c6b8ea336f2858cd46
                           .group:00000000 wm4.stm32l4xx_ll_dma.h.21.b30e7f48d60d1fc53041ec1e3fd6e54a
                           .group:00000000 wm4.stm32l4xx_hal_dma.h.166.54a7f8d65cee6f051d541dc010387b5a
                           .group:00000000 wm4.stm32l4xx_hal_dfsdm.h.21.6785e38d00075079c7f2e5657def82ae
                           .group:00000000 wm4.stm32l4xx_hal_cortex.h.21.cb491126bd2d6f44e90b66f27acb8434
                           .group:00000000 wm4.stm32l4xx_ll_adc.h.21.0c578f71501c74365c67044efed214d6
                           .group:00000000 wm4.stm32l4xx_hal_adc.h.411.68f60682cdb20556089756a482f23764
                           .group:00000000 wm4.stm32l4xx_hal_adc_ex.h.21.7b82cb80166a21dfa8cb3e2fa8f8e654
                           .group:00000000 wm4.stm32l4xx_hal_can.h.21.5019586d8e7137c0cec16eb1f9d6677b
ARM GAS  /tmp/ccAZvYXL.s 			page 70


                           .group:00000000 wm4.stm32l4xx_ll_exti.h.21.d866eff070d6f999af2ce4ea60aa40ac
                           .group:00000000 wm4.stm32l4xx_hal_comp.h.87.7f14cb673a463359c83faa552328844d
                           .group:00000000 wm4.stm32l4xx_hal_crc.h.21.4c36a140cca35e6a8e478e76c6ad98e3
                           .group:00000000 wm4.stm32l4xx_hal_crc_ex.h.21.9cc3dead436542d416ee5572c231a242
                           .group:00000000 wm4.stm32l4xx_hal_dac.h.21.69feba704135531cf3d9b92de27b71d5
                           .group:00000000 wm4.stm32l4xx_hal_dac_ex.h.21.c86699169bead5415cc3e94027b67df4
                           .group:00000000 wm4.stm32l4xx_hal_exti.h.21.242e0410874d91d6d7523948fff74125
                           .group:00000000 wm4.stm32l4xx_hal_firewall.h.21.7ed44f4228fcc2ef96d2177dd8632645
                           .group:00000000 wm4.stm32l4xx_hal_flash.h.20.5e337018ccfa211b4afe888a79aae9f5
                           .group:00000000 wm4.stm32l4xx_hal_flash.h.846.0445f6ea07a3f9aac82891c8687d96fb
                           .group:00000000 wm4.stm32l4xx_ll_usb.h.21.5b5e42fb72a33dd326d7b20064953946
                           .group:00000000 wm4.stm32l4xx_hal_hcd.h.107.73f2fd24f57e8822da5cc86bd5ad3dfd
                           .group:00000000 wm4.stm32l4xx_hal_i2c.h.21.e7fc2065051c77019a818818e4a637d8
                           .group:00000000 wm4.stm32l4xx_hal_i2c_ex.h.21.ad4ad4e558d4fec06df87d163a6927d7
                           .group:00000000 wm4.stm32l4xx_hal_i2c.h.737.fa3908c81294cf0f9894ae336466002c
                           .group:00000000 wm4.stm32l4xx_hal_irda.h.21.136c042f9eef333167a549cc099df0c9
                           .group:00000000 wm4.stm32l4xx_hal_irda_ex.h.21.e0ada4e6d2b2cadfb512dd3c8ac0a637
                           .group:00000000 wm4.stm32l4xx_hal_iwdg.h.21.f94ca75f2fe1ebc7a2a8d0f5b58d8430
                           .group:00000000 wm4.stm32l4xx_hal_lptim.h.21.78222ea6639fc8c02789d293a048991e
                           .group:00000000 wm4.stm32l4xx_ll_sdmmc.h.21.65a5a8696b6ca7b87cc93d218084d702
                           .group:00000000 wm4.stm32l4xx_hal_mmc.h.69.8f4159f0a88ef1ebc33c58a8f10362b9
                           .group:00000000 wm4.stm32l4xx_ll_fmc.h.21.156a244c55010643ee92c6119049cb68
                           .group:00000000 wm4.stm32l4xx_hal_nand.h.176.9bfeac6e4e757991088bbd0df44e2be9
                           .group:00000000 wm4.stm32l4xx_hal_nor.h.21.d47e91e825f466bbac02fac0a7845a7a
                           .group:00000000 wm4.stm32l4xx_hal_opamp.h.21.9d841e1eaccee939f247b3f973f8af5f
                           .group:00000000 wm4.stm32l4xx_hal_pcd.h.169.addb1fac652268a18a0707cfcb5e2e47
                           .group:00000000 wm4.stm32l4xx_hal_pwr.h.21.7ddab2caa97243c36e496eca17b27618
                           .group:00000000 wm4.stm32l4xx_hal_pwr_ex.h.21.65ad8bbdbcb1950d945c0de10f22dc80
                           .group:00000000 wm4.stm32l4xx_hal_qspi.h.21.0291dad4eaa82101f2f77d76315c9b12
                           .group:00000000 wm4.stm32l4xx_hal_rng.h.21.96593715bdeab0c74ac9dfc538fb2feb
                           .group:00000000 wm4.stm32l4xx_hal_rtc.h.21.9da6b1aeebde99930891f803cb7f9678
                           .group:00000000 wm4.stm32l4xx_hal_rtc_ex.h.21.c692539378320719c7f2a2da1ca64502
                           .group:00000000 wm4.stm32l4xx_hal_rtc.h.999.c8bd9450c783628bd606ecb31bea5cc9
                           .group:00000000 wm4.stm32l4xx_hal_sai.h.21.c1165aaf2bbde65fae28ed4817be5cc5
                           .group:00000000 wm4.stm32l4xx_hal_sd.h.21.b395c90a87e82f7e8d77d4a518036063
                           .group:00000000 wm4.stm32l4xx_hal_smartcard.h.21.423c3ad63e0df35b864303e89e6d253c
                           .group:00000000 wm4.stm32l4xx_hal_smartcard_ex.h.21.801a2ce9252a785aec000b3fc7667a74
                           .group:00000000 wm4.stm32l4xx_hal_smbus.h.21.7480adb16468bfdce819ee591f21299e
                           .group:00000000 wm4.stm32l4xx_hal_smbus_ex.h.21.bdc715f5f6fb6612a871d3c03c3b871f
                           .group:00000000 wm4.stm32l4xx_hal_spi.h.21.3b51f9f7b241962f6b3483c47a43334f
                           .group:00000000 wm4.stm32l4xx_hal_sram.h.21.285210181e158bddc1cdde63dde572fd
                           .group:00000000 wm4.stm32l4xx_hal_swpmi.h.21.787f994f40b117a62aad9a6dd408b8fc
                           .group:00000000 wm4.stm32l4xx_hal_tim.h.21.d190832030e7505384ad081daa7ba8d6
                           .group:00000000 wm4.stm32l4xx_hal_tim_ex.h.21.1d0860218366ee9f64a97fd8af0ddee1
                           .group:00000000 wm4.stm32l4xx_hal_tsc.h.21.e9010049847ea38297d4b95a5ede0d8c
                           .group:00000000 wm4.stm32l4xx_hal_uart.h.21.480c0a64ca01596a921cda9dceb01df4
                           .group:00000000 wm4.stm32l4xx_hal_uart_ex.h.21.d793e64693c93af07c90464aef42bd83
                           .group:00000000 wm4.stm32l4xx_hal_usart.h.21.561c0058e33cb8df6671dcd29d5d25f9
                           .group:00000000 wm4.stm32l4xx_hal_usart_ex.h.21.111da650523691ebc80d64103d7b26e5
                           .group:00000000 wm4.stm32l4xx_hal_wwdg.h.21.073aa79d58120ae4fb8590c46b210051
                           .group:00000000 wm4.stm32l4xx_hal.h.75.d364b3778b3801d2f66bb409c48d396d

UNDEFINED SYMBOLS
HAL_UART_MspInit
UART_AdvFeatureConfig
UART_SetConfig
UART_CheckIdleState
ARM GAS  /tmp/ccAZvYXL.s 			page 71


HAL_GetTick
UART_WaitOnFlagUntilTimeout
UART_Start_Receive_IT
UART_Start_Receive_DMA
