

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5'
================================================================
* Date:           Wed Jul 10 00:10:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.072 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_5  |        2|        2|         1|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    707|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      68|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      68|    743|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln114_fu_144_p2               |         +|   0|  0|    9|           2|           1|
    |add_ln346_fu_200_p2               |         +|   0|  0|   16|           9|           8|
    |result_V_2_fu_282_p2              |         -|   0|  0|   39|           1|          32|
    |sub_ln1512_fu_214_p2              |         -|   0|  0|   15|           7|           8|
    |ap_condition_229                  |       and|   0|  0|    2|           1|           1|
    |icmp_ln114_fu_138_p2              |      icmp|   0|  0|    8|           2|           3|
    |r_V_fu_240_p2                     |      lshr|   0|  0|  240|          79|          79|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |refPixel_1_5_fu_300_p3            |    select|   0|  0|   32|           1|          32|
    |refPixel_1_6_fu_308_p3            |    select|   0|  0|   32|           1|          32|
    |result_V_fu_288_p3                |    select|   0|  0|   32|           1|          32|
    |ush_fu_224_p3                     |    select|   0|  0|    8|           1|           9|
    |val_fu_274_p3                     |    select|   0|  0|   32|           1|          32|
    |r_V_1_fu_246_p2                   |       shl|   0|  0|  240|          79|          79|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  707|         186|         349|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i     |   9|          2|    2|          4|
    |i_1_fu_86              |   9|          2|    2|          4|
    |in_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|    6|         12|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   1|   0|    1|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |i_1_fu_86           |   2|   0|    2|          0|
    |refPixel_1_3_fu_94  |  32|   0|   32|          0|
    |refPixel_1_fu_90    |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  68|   0|   68|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_114_5|  return value|
|in_stream_TVALID           |   in|    1|        axis|                                  in_stream_V_data_V|       pointer|
|in_stream_TDATA            |   in|   32|        axis|                                  in_stream_V_data_V|       pointer|
|in_stream_TREADY           |  out|    1|        axis|                                  in_stream_V_dest_V|       pointer|
|in_stream_TDEST            |   in|    5|        axis|                                  in_stream_V_dest_V|       pointer|
|in_stream_TKEEP            |   in|    4|        axis|                                  in_stream_V_keep_V|       pointer|
|in_stream_TSTRB            |   in|    4|        axis|                                  in_stream_V_strb_V|       pointer|
|in_stream_TUSER            |   in|    4|        axis|                                  in_stream_V_user_V|       pointer|
|in_stream_TLAST            |   in|    1|        axis|                                  in_stream_V_last_V|       pointer|
|in_stream_TID              |   in|    5|        axis|                                    in_stream_V_id_V|       pointer|
|refPixel_1_034_out         |  out|   32|      ap_vld|                                  refPixel_1_034_out|       pointer|
|refPixel_1_034_out_ap_vld  |  out|    1|      ap_vld|                                  refPixel_1_034_out|       pointer|
|refPixel_0_033_out         |  out|   32|      ap_vld|                                  refPixel_0_033_out|       pointer|
|refPixel_0_033_out_ap_vld  |  out|    1|      ap_vld|                                  refPixel_0_033_out|       pointer|
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+

