/*
 * Digilent ARTY Z7 board DTS
 *
 *  Copyright (C) 2016 Digilent
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */
/dts-v1/;
#include "zynq-7000.dtsi"

/ {
	amba_pl: amba_pl {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		ranges ;
		axi_iic_0: i2c@41600000 {
			#address-cells = <1>;
			#size-cells = <0>;
			clock-names = "s_axi_aclk";
			clocks = <&clkc 15>;
			compatible = "xlnx,axi-iic-2.1", "xlnx,xps-iic-2.00.a";
			interrupt-names = "iic2intc_irpt";
			interrupt-parent = <&intc>;
			interrupts = <0 29 4>;
			reg = <0x41600000 0x10000>;
		};
	};
};


/ {
	model = "Zynq ARTY Z7 Development Board";
	compatible = "digilent,zynq-artyz7", "xlnx,zynq-7000";

	aliases {
		ethernet0 = &gem0;
		mmc0 = &sdhci0;
		serial0 = &uart0;
		spi0 = &qspi;
                i2c0 = &axi_iic_0;
                i2c1 = &i2c0;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x20000000>;
	};

	chosen {
		bootargs = "";
		stdout-path = "serial0:115200n8";
	};

	usb_phy0: phy0 {
                compatible = "ulpi-phy";
                #phy-cells = <0>;
                reg = <0xe0002000 0x1000>;
                view-port = <0x170>;
                drv-vbus;
	};
};

&clkc {
	ps-clk-frequency = <50000000>;
};

&gem0 {
	status = "okay";
	phy-mode = "rgmii-id";
	phy-handle = <&ethernet_phy>;
        local-mac-address = [00 0a 35 00 00 00];

	ethernet_phy: ethernet-phy@0 { /* rtl8211e-vl */
		reg = <1>;
	};
};

&qspi {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&sdhci0 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&uart0 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&usb0 {
	phy_type = "ulpi";
	status = "okay";
	usb-reset = <&gpio0 46 0>;
};


&intc {
	num_cpus = <2>;
	num_interrupts = <96>;
};

&axi_iic_0 {
	clock-frequency = <100000>;
	status = "okay";
};


&i2c0 {
	clock-frequency = <100000>;
	status = "okay";
};
