// Seed: 4027044659
module module_0 ();
endmodule
module module_1 #(
    parameter id_7 = 32'd27
) (
    input supply0 id_0,
    input wire id_1,
    input wand id_2,
    input supply0 id_3
    , id_5
);
  parameter id_6 = 1;
  module_0 modCall_1 ();
  wire _id_7;
  assign id_7 = id_7;
  logic [7:0][id_7] id_8;
endmodule
module module_2 #(
    parameter id_4 = 32'd48
) (
    output uwire id_0
);
  assign id_0 = -1;
  integer id_2;
  reg id_3, _id_4;
  module_0 modCall_1 ();
  assign id_0 = -1;
  assign id_4 = id_4;
  wire id_5[1 'd0 : 1 'b0];
  wire id_6, id_7;
  logic [7:0][(  id_4  )] id_8;
  ;
  struct packed {
    logic id_9;
    logic id_10;
    logic id_11;
    struct packed {logic id_12;} id_13;
  } id_14;
  ;
  wand id_15;
  assign id_14 = {-1{{id_14.id_9{1}}}};
  assign id_0  = 1 ? 1'h0 : 1'b0;
  wire id_16 = 1;
  wand id_17, id_18;
  assign id_15 = -1;
  assign id_18 = -1;
  logic id_19;
  ;
  parameter id_20 = 1;
  assign id_19 = id_14.id_10;
  initial id_3 = 1;
  wire id_21;
  assign id_14.id_10 = -1;
endmodule
