# CLA-VLSI

# ğŸ§® CLA-VLSI: 4-bit Carry Look-Ahead Adder

A **4-bit Carry Look-Ahead (CLA) Adder** computes the sum of two 4-bit binary numbers and outputs a 4-bit sum along with a 5th carry-out bit. Unlike the **Ripple Carry Adder**, which processes carries sequentially, the CLA adder computes all carries in parallel using generate and propagate logic, significantly reducing propagation delay.

---

## ğŸ“˜ CLA Block Structure

The CLA adder consists of three main blocks:
1. **Propagate (`pi`)**
2. **Generate (`gi`)**
3. **Carry (`ci`)**

### â¤ Propagate and Generate Logic

Given two input bits `ai` and `bi`:
pi = ai âŠ• bi
gi = ai â‹… bi

### â¤ Carry Equations

Using `pi` and `gi`, the carry outputs are:
c1 = (p0 â‹… c0) + g0
c2 = (p1 â‹… p0 â‹… c0) + (p1 â‹… g0) + g1
c3 = (p2 â‹… p1 â‹… p0 â‹… c0) + (p2 â‹… p1 â‹… g0) + (p2 â‹… g1) + g2
c4 = (p3 â‹… p2 â‹… p1 â‹… p0 â‹… c0) + (p3 â‹… p2 â‹… p1 â‹… g0) + (p3 â‹… p2 â‹… g1) + (p3 â‹… g2) + g3

### â¤ Final Sum

Each sum bit is calculated as:
Si = pi âŠ• ci

## ğŸ§© Gate-Level Representation

The CLA circuit is implemented using a combination of:
- **XOR gates** (for `pi` and `Si`)
- **AND gates** (for intermediate propagate products)
- **OR gates** (for carry computation)

This results in a fully combinational logic circuit with significantly faster performance compared to sequential carry propagation.

---

## ğŸ–¼ï¸ CLA Circuit Diagram
[4-bit CLA Logic Diagram](./cla_diagram.png "Carry Look-Ahead Adder Circuit")
That will render the image like this (once pushed to GitHub):
