
IO_Tile_1_31

 (15 14)  (91 511)  (91 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (90 510)  (90 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IO_Tile_2_31

 (15 14)  (145 511)  (145 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (144 510)  (144 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_3_31

 (15 14)  (199 511)  (199 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (198 510)  (198 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_4_31

 (15 14)  (253 511)  (253 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (252 510)  (252 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_5_31

 (15 14)  (307 511)  (307 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (306 510)  (306 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_6_31

 (14 4)  (360 500)  (360 500)  routing T_6_31.lc_trk_g1_6 <X> T_6_31.wire_gbuf/in
 (15 4)  (361 500)  (361 500)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (360 501)  (360 501)  routing T_6_31.lc_trk_g1_6 <X> T_6_31.wire_gbuf/in
 (15 5)  (361 501)  (361 501)  routing T_6_31.lc_trk_g1_6 <X> T_6_31.wire_gbuf/in
 (15 14)  (361 511)  (361 511)  IO control bit: GIOLEFT0_extra_padeb_test_1

 (6 15)  (342 510)  (342 510)  routing T_6_31.span12_vert_14 <X> T_6_31.lc_trk_g1_6
 (7 15)  (343 510)  (343 510)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6
 (14 15)  (360 510)  (360 510)  IO control bit: GIOLEFT0_extra_padeb_test_0



IO_Tile_7_31

 (15 14)  (403 511)  (403 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (402 510)  (402 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_8_31

 (6 4)  (438 500)  (438 500)  routing T_8_31.span12_vert_13 <X> T_8_31.lc_trk_g0_5
 (7 4)  (439 500)  (439 500)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (2 6)  (446 503)  (446 503)  IO control bit: BIOUP_REN_1

 (13 10)  (455 507)  (455 507)  routing T_8_31.lc_trk_g0_5 <X> T_8_31.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (424 507)  (424 507)  IOB_1 IO Functioning bit
 (13 11)  (455 506)  (455 506)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (457 508)  (457 508)  IO control bit: BIOUP_cf_bit_39

 (17 13)  (425 509)  (425 509)  IOB_1 IO Functioning bit
 (16 14)  (424 511)  (424 511)  IOB_1 IO Functioning bit
 (14 15)  (456 510)  (456 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_9_31

 (2 6)  (500 503)  (500 503)  IO control bit: BIOUP_REN_1

 (4 10)  (490 507)  (490 507)  routing T_9_31.logic_op_bot_2 <X> T_9_31.lc_trk_g1_2
 (12 10)  (508 507)  (508 507)  routing T_9_31.lc_trk_g1_2 <X> T_9_31.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (478 507)  (478 507)  IOB_1 IO Functioning bit
 (4 11)  (490 506)  (490 506)  routing T_9_31.logic_op_bot_2 <X> T_9_31.lc_trk_g1_2
 (7 11)  (493 506)  (493 506)  Enable bit of Mux _local_links/g1_mux_2 => logic_op_bot_2 lc_trk_g1_2
 (12 11)  (508 506)  (508 506)  routing T_9_31.lc_trk_g1_2 <X> T_9_31.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (509 506)  (509 506)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (511 508)  (511 508)  IO control bit: BIOUP_cf_bit_39

 (17 13)  (479 509)  (479 509)  IOB_1 IO Functioning bit
 (16 14)  (478 511)  (478 511)  IOB_1 IO Functioning bit
 (14 15)  (510 510)  (510 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_10_31

 (14 4)  (564 500)  (564 500)  routing T_10_31.lc_trk_g0_7 <X> T_10_31.fabout
 (15 4)  (565 500)  (565 500)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (3 5)  (555 501)  (555 501)  PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_6

 (15 5)  (565 501)  (565 501)  routing T_10_31.lc_trk_g0_7 <X> T_10_31.fabout
 (5 6)  (545 503)  (545 503)  routing T_10_31.span4_vert_47 <X> T_10_31.lc_trk_g0_7
 (6 6)  (546 503)  (546 503)  routing T_10_31.span4_vert_47 <X> T_10_31.lc_trk_g0_7
 (7 6)  (547 503)  (547 503)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (548 503)  (548 503)  routing T_10_31.span4_vert_47 <X> T_10_31.lc_trk_g0_7
 (8 7)  (548 502)  (548 502)  routing T_10_31.span4_vert_47 <X> T_10_31.lc_trk_g0_7
 (15 14)  (565 511)  (565 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (564 510)  (564 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_11_31

 (3 0)  (609 496)  (609 496)  PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_2

 (2 2)  (608 499)  (608 499)  PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_4

 (3 3)  (609 498)  (609 498)  PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_3

 (3 5)  (609 501)  (609 501)  PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_6

 (15 14)  (619 511)  (619 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (618 510)  (618 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_12_31

 (3 2)  (663 499)  (663 499)  PLL config bit: CLOCK_T_12_31_IOUP_cf_bit_5

 (17 13)  (641 509)  (641 509)  IOB_1 IO Functioning bit
 (14 15)  (672 510)  (672 510)  IO control bit: GIOUP1_extra_padeb_test_0



IO_Tile_13_31

 (6 0)  (712 496)  (712 496)  routing T_13_31.span4_vert_9 <X> T_13_31.lc_trk_g0_1
 (7 0)  (713 496)  (713 496)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (714 496)  (714 496)  routing T_13_31.span4_vert_9 <X> T_13_31.lc_trk_g0_1
 (8 1)  (714 497)  (714 497)  routing T_13_31.span4_vert_9 <X> T_13_31.lc_trk_g0_1
 (15 4)  (731 500)  (731 500)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (730 501)  (730 501)  routing T_13_31.lc_trk_g1_0 <X> T_13_31.wire_gbuf/in
 (2 6)  (720 503)  (720 503)  IO control bit: GIOUP0_REN_1

 (4 8)  (710 504)  (710 504)  routing T_13_31.span12_vert_0 <X> T_13_31.lc_trk_g1_0
 (4 9)  (710 505)  (710 505)  routing T_13_31.span12_vert_0 <X> T_13_31.lc_trk_g1_0
 (5 9)  (711 505)  (711 505)  routing T_13_31.span12_vert_0 <X> T_13_31.lc_trk_g1_0
 (7 9)  (713 505)  (713 505)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (16 10)  (698 507)  (698 507)  IOB_1 IO Functioning bit
 (13 11)  (729 506)  (729 506)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (731 508)  (731 508)  IO control bit: GIOUP0_cf_bit_39

 (17 13)  (699 509)  (699 509)  IOB_1 IO Functioning bit
 (16 14)  (698 511)  (698 511)  IOB_1 IO Functioning bit
 (14 15)  (730 510)  (730 510)  IO control bit: GIOUP0_extra_padeb_test_0



IO_Tile_14_31

 (2 0)  (774 496)  (774 496)  PLL config bit: CLOCK_T_14_31_IOUP_cf_bit_1

 (3 2)  (775 499)  (775 499)  PLL config bit: CLOCK_T_14_31_IOUP_cf_bit_5

 (13 7)  (783 502)  (783 502)  routing T_14_31.span4_vert_13 <X> T_14_31.span4_horz_r_2
 (14 7)  (784 502)  (784 502)  routing T_14_31.span4_vert_13 <X> T_14_31.span4_horz_r_2
 (15 14)  (785 511)  (785 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (784 510)  (784 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_15_31

 (15 14)  (839 511)  (839 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (838 510)  (838 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_16_31

 (5 0)  (873 496)  (873 496)  routing T_16_31.span4_vert_17 <X> T_16_31.lc_trk_g0_1
 (6 0)  (874 496)  (874 496)  routing T_16_31.span4_vert_17 <X> T_16_31.lc_trk_g0_1
 (7 0)  (875 496)  (875 496)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (14 4)  (892 500)  (892 500)  routing T_16_31.lc_trk_g1_2 <X> T_16_31.fabout
 (15 4)  (893 500)  (893 500)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 fabout
 (14 5)  (892 501)  (892 501)  routing T_16_31.lc_trk_g1_2 <X> T_16_31.fabout
 (2 6)  (882 503)  (882 503)  IO control bit: BIOUP_REN_1

 (4 10)  (872 507)  (872 507)  routing T_16_31.span4_horz_r_10 <X> T_16_31.lc_trk_g1_2
 (16 10)  (860 507)  (860 507)  IOB_1 IO Functioning bit
 (5 11)  (873 506)  (873 506)  routing T_16_31.span4_horz_r_10 <X> T_16_31.lc_trk_g1_2
 (7 11)  (875 506)  (875 506)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (13 11)  (891 506)  (891 506)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (893 508)  (893 508)  IO control bit: BIOUP_cf_bit_39

 (17 13)  (861 509)  (861 509)  IOB_1 IO Functioning bit
 (16 14)  (860 511)  (860 511)  IOB_1 IO Functioning bit
 (14 15)  (892 510)  (892 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_17_31

 (15 14)  (947 511)  (947 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (946 510)  (946 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_18_31

 (15 14)  (1001 511)  (1001 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (1000 510)  (1000 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_19_31

 (15 14)  (1055 511)  (1055 511)  IO control bit: GIORIGHT0_extra_padeb_test_1

 (14 15)  (1054 510)  (1054 510)  IO control bit: GIORIGHT0_extra_padeb_test_0



IO_Tile_20_31

 (15 14)  (1097 511)  (1097 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1096 510)  (1096 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_21_31

 (15 14)  (1151 511)  (1151 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1150 510)  (1150 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_22_31

 (15 14)  (1205 511)  (1205 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1204 510)  (1204 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_23_31

 (15 14)  (1259 511)  (1259 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1258 510)  (1258 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_24_31

 (15 14)  (1313 511)  (1313 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (1312 510)  (1312 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IpCon_Tile_0_30

 (7 0)  (7 480)  (7 480)  Hard IP config bit: IPCON_bram_cbit_1

 (36 0)  (36 480)  (36 480)  LC_0 Logic Functioning bit
 (37 0)  (37 480)  (37 480)  LC_0 Logic Functioning bit
 (42 0)  (42 480)  (42 480)  LC_0 Logic Functioning bit
 (43 0)  (43 480)  (43 480)  LC_0 Logic Functioning bit
 (50 0)  (50 480)  (50 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (7 1)  (7 481)  (7 481)  Hard IP config bit: IPCON_bram_cbit_0

 (36 1)  (36 481)  (36 481)  LC_0 Logic Functioning bit
 (37 1)  (37 481)  (37 481)  LC_0 Logic Functioning bit
 (42 1)  (42 481)  (42 481)  LC_0 Logic Functioning bit
 (43 1)  (43 481)  (43 481)  LC_0 Logic Functioning bit
 (7 2)  (7 482)  (7 482)  Hard IP config bit: IPCON_bram_cbit_3

 (22 2)  (22 482)  (22 482)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (27 482)  (27 482)  routing T_0_30.lc_trk_g3_1 <X> T_0_30.wire_con_box/lc_1/in_1
 (28 2)  (28 482)  (28 482)  routing T_0_30.lc_trk_g3_1 <X> T_0_30.wire_con_box/lc_1/in_1
 (29 2)  (29 482)  (29 482)  Enable bit of Mux _con_box/lcb1_1 => lc_trk_g3_1 wire_con_box/lc_1/in_1
 (36 2)  (36 482)  (36 482)  LC_1 Logic Functioning bit
 (37 2)  (37 482)  (37 482)  LC_1 Logic Functioning bit
 (42 2)  (42 482)  (42 482)  LC_1 Logic Functioning bit
 (43 2)  (43 482)  (43 482)  LC_1 Logic Functioning bit
 (50 2)  (50 482)  (50 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (7 3)  (7 483)  (7 483)  Hard IP config bit: IPCON_bram_cbit_2

 (36 3)  (36 483)  (36 483)  LC_1 Logic Functioning bit
 (37 3)  (37 483)  (37 483)  LC_1 Logic Functioning bit
 (42 3)  (42 483)  (42 483)  LC_1 Logic Functioning bit
 (43 3)  (43 483)  (43 483)  LC_1 Logic Functioning bit
 (7 4)  (7 484)  (7 484)  Hard IP config bit: IPCON_bram_cbit_5

 (29 4)  (29 484)  (29 484)  Enable bit of Mux _con_box/lcb1_2 => lc_trk_g0_7 wire_con_box/lc_2/in_1
 (30 4)  (30 484)  (30 484)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_con_box/lc_2/in_1
 (36 4)  (36 484)  (36 484)  LC_2 Logic Functioning bit
 (37 4)  (37 484)  (37 484)  LC_2 Logic Functioning bit
 (42 4)  (42 484)  (42 484)  LC_2 Logic Functioning bit
 (43 4)  (43 484)  (43 484)  LC_2 Logic Functioning bit
 (50 4)  (50 484)  (50 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (7 5)  (7 485)  (7 485)  Hard IP config bit: IPCON_bram_cbit_4

 (30 5)  (30 485)  (30 485)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_con_box/lc_2/in_1
 (36 5)  (36 485)  (36 485)  LC_2 Logic Functioning bit
 (37 5)  (37 485)  (37 485)  LC_2 Logic Functioning bit
 (42 5)  (42 485)  (42 485)  LC_2 Logic Functioning bit
 (43 5)  (43 485)  (43 485)  LC_2 Logic Functioning bit
 (7 6)  (7 486)  (7 486)  Hard IP config bit: IPCON_bram_cbit_7

 (28 6)  (28 486)  (28 486)  routing T_0_30.lc_trk_g2_2 <X> T_0_30.wire_con_box/lc_3/in_1
 (29 6)  (29 486)  (29 486)  Enable bit of Mux _con_box/lcb1_3 => lc_trk_g2_2 wire_con_box/lc_3/in_1
 (36 6)  (36 486)  (36 486)  LC_3 Logic Functioning bit
 (37 6)  (37 486)  (37 486)  LC_3 Logic Functioning bit
 (42 6)  (42 486)  (42 486)  LC_3 Logic Functioning bit
 (43 6)  (43 486)  (43 486)  LC_3 Logic Functioning bit
 (50 6)  (50 486)  (50 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (7 7)  (7 487)  (7 487)  Hard IP config bit: IPCON_bram_cbit_6

 (30 7)  (30 487)  (30 487)  routing T_0_30.lc_trk_g2_2 <X> T_0_30.wire_con_box/lc_3/in_1
 (36 7)  (36 487)  (36 487)  LC_3 Logic Functioning bit
 (37 7)  (37 487)  (37 487)  LC_3 Logic Functioning bit
 (42 7)  (42 487)  (42 487)  LC_3 Logic Functioning bit
 (43 7)  (43 487)  (43 487)  LC_3 Logic Functioning bit
 (25 8)  (25 488)  (25 488)  routing T_0_30.rgt_op_2 <X> T_0_30.lc_trk_g2_2
 (27 8)  (27 488)  (27 488)  routing T_0_30.lc_trk_g3_4 <X> T_0_30.wire_con_box/lc_4/in_1
 (28 8)  (28 488)  (28 488)  routing T_0_30.lc_trk_g3_4 <X> T_0_30.wire_con_box/lc_4/in_1
 (29 8)  (29 488)  (29 488)  Enable bit of Mux _con_box/lcb1_4 => lc_trk_g3_4 wire_con_box/lc_4/in_1
 (30 8)  (30 488)  (30 488)  routing T_0_30.lc_trk_g3_4 <X> T_0_30.wire_con_box/lc_4/in_1
 (36 8)  (36 488)  (36 488)  LC_4 Logic Functioning bit
 (37 8)  (37 488)  (37 488)  LC_4 Logic Functioning bit
 (42 8)  (42 488)  (42 488)  LC_4 Logic Functioning bit
 (43 8)  (43 488)  (43 488)  LC_4 Logic Functioning bit
 (50 8)  (50 488)  (50 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (22 9)  (22 489)  (22 489)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (24 489)  (24 489)  routing T_0_30.rgt_op_2 <X> T_0_30.lc_trk_g2_2
 (36 9)  (36 489)  (36 489)  LC_4 Logic Functioning bit
 (37 9)  (37 489)  (37 489)  LC_4 Logic Functioning bit
 (42 9)  (42 489)  (42 489)  LC_4 Logic Functioning bit
 (43 9)  (43 489)  (43 489)  LC_4 Logic Functioning bit
 (36 10)  (36 490)  (36 490)  LC_5 Logic Functioning bit
 (37 10)  (37 490)  (37 490)  LC_5 Logic Functioning bit
 (42 10)  (42 490)  (42 490)  LC_5 Logic Functioning bit
 (43 10)  (43 490)  (43 490)  LC_5 Logic Functioning bit
 (50 10)  (50 490)  (50 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 491)  (36 491)  LC_5 Logic Functioning bit
 (37 11)  (37 491)  (37 491)  LC_5 Logic Functioning bit
 (42 11)  (42 491)  (42 491)  LC_5 Logic Functioning bit
 (43 11)  (43 491)  (43 491)  LC_5 Logic Functioning bit
 (1 12)  (1 492)  (1 492)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_0 glb2local_3
 (15 12)  (15 492)  (15 492)  routing T_0_30.rgt_op_1 <X> T_0_30.lc_trk_g3_1
 (17 12)  (17 492)  (17 492)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (18 492)  (18 492)  routing T_0_30.rgt_op_1 <X> T_0_30.lc_trk_g3_1
 (36 12)  (36 492)  (36 492)  LC_6 Logic Functioning bit
 (37 12)  (37 492)  (37 492)  LC_6 Logic Functioning bit
 (42 12)  (42 492)  (42 492)  LC_6 Logic Functioning bit
 (43 12)  (43 492)  (43 492)  LC_6 Logic Functioning bit
 (50 12)  (50 492)  (50 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 493)  (36 493)  LC_6 Logic Functioning bit
 (37 13)  (37 493)  (37 493)  LC_6 Logic Functioning bit
 (42 13)  (42 493)  (42 493)  LC_6 Logic Functioning bit
 (43 13)  (43 493)  (43 493)  LC_6 Logic Functioning bit
 (14 14)  (14 494)  (14 494)  routing T_0_30.rgt_op_4 <X> T_0_30.lc_trk_g3_4
 (36 14)  (36 494)  (36 494)  LC_7 Logic Functioning bit
 (37 14)  (37 494)  (37 494)  LC_7 Logic Functioning bit
 (42 14)  (42 494)  (42 494)  LC_7 Logic Functioning bit
 (43 14)  (43 494)  (43 494)  LC_7 Logic Functioning bit
 (50 14)  (50 494)  (50 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (15 15)  (15 495)  (15 495)  routing T_0_30.rgt_op_4 <X> T_0_30.lc_trk_g3_4
 (17 15)  (17 495)  (17 495)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (36 15)  (36 495)  (36 495)  LC_7 Logic Functioning bit
 (37 15)  (37 495)  (37 495)  LC_7 Logic Functioning bit
 (42 15)  (42 495)  (42 495)  LC_7 Logic Functioning bit
 (43 15)  (43 495)  (43 495)  LC_7 Logic Functioning bit


LogicTile_1_30

 (36 2)  (90 482)  (90 482)  LC_1 Logic Functioning bit
 (37 2)  (91 482)  (91 482)  LC_1 Logic Functioning bit
 (38 2)  (92 482)  (92 482)  LC_1 Logic Functioning bit
 (39 2)  (93 482)  (93 482)  LC_1 Logic Functioning bit
 (40 2)  (94 482)  (94 482)  LC_1 Logic Functioning bit
 (41 2)  (95 482)  (95 482)  LC_1 Logic Functioning bit
 (42 2)  (96 482)  (96 482)  LC_1 Logic Functioning bit
 (43 2)  (97 482)  (97 482)  LC_1 Logic Functioning bit
 (52 2)  (106 482)  (106 482)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (76 483)  (76 483)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (36 3)  (90 483)  (90 483)  LC_1 Logic Functioning bit
 (37 3)  (91 483)  (91 483)  LC_1 Logic Functioning bit
 (38 3)  (92 483)  (92 483)  LC_1 Logic Functioning bit
 (39 3)  (93 483)  (93 483)  LC_1 Logic Functioning bit
 (40 3)  (94 483)  (94 483)  LC_1 Logic Functioning bit
 (41 3)  (95 483)  (95 483)  LC_1 Logic Functioning bit
 (42 3)  (96 483)  (96 483)  LC_1 Logic Functioning bit
 (43 3)  (97 483)  (97 483)  LC_1 Logic Functioning bit
 (26 4)  (80 484)  (80 484)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (31 4)  (85 484)  (85 484)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 484)  (86 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 484)  (87 484)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (88 484)  (88 484)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_2/in_3
 (37 4)  (91 484)  (91 484)  LC_2 Logic Functioning bit
 (39 4)  (93 484)  (93 484)  LC_2 Logic Functioning bit
 (26 5)  (80 485)  (80 485)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 485)  (83 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (85 485)  (85 485)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 485)  (90 485)  LC_2 Logic Functioning bit
 (38 5)  (92 485)  (92 485)  LC_2 Logic Functioning bit
 (26 8)  (80 488)  (80 488)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (31 8)  (85 488)  (85 488)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 488)  (86 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 488)  (87 488)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 488)  (88 488)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 488)  (90 488)  LC_4 Logic Functioning bit
 (38 8)  (92 488)  (92 488)  LC_4 Logic Functioning bit
 (40 8)  (94 488)  (94 488)  LC_4 Logic Functioning bit
 (42 8)  (96 488)  (96 488)  LC_4 Logic Functioning bit
 (26 9)  (80 489)  (80 489)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 489)  (83 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (85 489)  (85 489)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_4/in_3
 (37 9)  (91 489)  (91 489)  LC_4 Logic Functioning bit
 (39 9)  (93 489)  (93 489)  LC_4 Logic Functioning bit
 (41 9)  (95 489)  (95 489)  LC_4 Logic Functioning bit
 (43 9)  (97 489)  (97 489)  LC_4 Logic Functioning bit
 (1 10)  (55 490)  (55 490)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_0 glb2local_2
 (22 15)  (76 495)  (76 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_3_30

 (17 3)  (179 483)  (179 483)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (188 484)  (188 484)  routing T_3_30.lc_trk_g0_4 <X> T_3_30.wire_logic_cluster/lc_2/in_0
 (36 4)  (198 484)  (198 484)  LC_2 Logic Functioning bit
 (38 4)  (200 484)  (200 484)  LC_2 Logic Functioning bit
 (41 4)  (203 484)  (203 484)  LC_2 Logic Functioning bit
 (43 4)  (205 484)  (205 484)  LC_2 Logic Functioning bit
 (46 4)  (208 484)  (208 484)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (29 5)  (191 485)  (191 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (199 485)  (199 485)  LC_2 Logic Functioning bit
 (39 5)  (201 485)  (201 485)  LC_2 Logic Functioning bit
 (40 5)  (202 485)  (202 485)  LC_2 Logic Functioning bit
 (42 5)  (204 485)  (204 485)  LC_2 Logic Functioning bit
 (1 6)  (163 486)  (163 486)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (163 487)  (163 487)  routing T_3_30.glb_netwk_4 <X> T_3_30.glb2local_0


LogicTile_4_30

 (9 7)  (225 487)  (225 487)  routing T_4_30.sp4_v_b_8 <X> T_4_30.sp4_v_t_41
 (10 7)  (226 487)  (226 487)  routing T_4_30.sp4_v_b_8 <X> T_4_30.sp4_v_t_41
 (8 9)  (224 489)  (224 489)  routing T_4_30.sp4_v_t_41 <X> T_4_30.sp4_v_b_7
 (10 9)  (226 489)  (226 489)  routing T_4_30.sp4_v_t_41 <X> T_4_30.sp4_v_b_7


RAM_Tile_6_30

 (11 5)  (335 485)  (335 485)  routing T_6_30.sp4_h_l_44 <X> T_6_30.sp4_h_r_5
 (13 5)  (337 485)  (337 485)  routing T_6_30.sp4_h_l_44 <X> T_6_30.sp4_h_r_5


LogicTile_9_30

 (0 2)  (474 482)  (474 482)  routing T_9_30.glb_netwk_7 <X> T_9_30.wire_logic_cluster/lc_7/clk
 (1 2)  (475 482)  (475 482)  routing T_9_30.glb_netwk_7 <X> T_9_30.wire_logic_cluster/lc_7/clk
 (2 2)  (476 482)  (476 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (474 483)  (474 483)  routing T_9_30.glb_netwk_7 <X> T_9_30.wire_logic_cluster/lc_7/clk
 (31 4)  (505 484)  (505 484)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (506 484)  (506 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 484)  (507 484)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (508 484)  (508 484)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (510 484)  (510 484)  LC_2 Logic Functioning bit
 (37 4)  (511 484)  (511 484)  LC_2 Logic Functioning bit
 (38 4)  (512 484)  (512 484)  LC_2 Logic Functioning bit
 (39 4)  (513 484)  (513 484)  LC_2 Logic Functioning bit
 (45 4)  (519 484)  (519 484)  LC_2 Logic Functioning bit
 (31 5)  (505 485)  (505 485)  routing T_9_30.lc_trk_g3_6 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (36 5)  (510 485)  (510 485)  LC_2 Logic Functioning bit
 (37 5)  (511 485)  (511 485)  LC_2 Logic Functioning bit
 (38 5)  (512 485)  (512 485)  LC_2 Logic Functioning bit
 (39 5)  (513 485)  (513 485)  LC_2 Logic Functioning bit
 (45 5)  (519 485)  (519 485)  LC_2 Logic Functioning bit
 (1 14)  (475 494)  (475 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (25 14)  (499 494)  (499 494)  routing T_9_30.sp4_v_b_38 <X> T_9_30.lc_trk_g3_6
 (22 15)  (496 495)  (496 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (497 495)  (497 495)  routing T_9_30.sp4_v_b_38 <X> T_9_30.lc_trk_g3_6
 (25 15)  (499 495)  (499 495)  routing T_9_30.sp4_v_b_38 <X> T_9_30.lc_trk_g3_6


LogicTile_10_30

 (10 15)  (538 495)  (538 495)  routing T_10_30.sp4_h_l_40 <X> T_10_30.sp4_v_t_47


IpCon_Tile_25_30

 (36 0)  (1366 480)  (1366 480)  LC_0 Logic Functioning bit
 (37 0)  (1367 480)  (1367 480)  LC_0 Logic Functioning bit
 (42 0)  (1372 480)  (1372 480)  LC_0 Logic Functioning bit
 (43 0)  (1373 480)  (1373 480)  LC_0 Logic Functioning bit
 (50 0)  (1380 480)  (1380 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 481)  (1366 481)  LC_0 Logic Functioning bit
 (37 1)  (1367 481)  (1367 481)  LC_0 Logic Functioning bit
 (42 1)  (1372 481)  (1372 481)  LC_0 Logic Functioning bit
 (43 1)  (1373 481)  (1373 481)  LC_0 Logic Functioning bit
 (36 2)  (1366 482)  (1366 482)  LC_1 Logic Functioning bit
 (37 2)  (1367 482)  (1367 482)  LC_1 Logic Functioning bit
 (42 2)  (1372 482)  (1372 482)  LC_1 Logic Functioning bit
 (43 2)  (1373 482)  (1373 482)  LC_1 Logic Functioning bit
 (50 2)  (1380 482)  (1380 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 483)  (1366 483)  LC_1 Logic Functioning bit
 (37 3)  (1367 483)  (1367 483)  LC_1 Logic Functioning bit
 (42 3)  (1372 483)  (1372 483)  LC_1 Logic Functioning bit
 (43 3)  (1373 483)  (1373 483)  LC_1 Logic Functioning bit
 (36 4)  (1366 484)  (1366 484)  LC_2 Logic Functioning bit
 (37 4)  (1367 484)  (1367 484)  LC_2 Logic Functioning bit
 (42 4)  (1372 484)  (1372 484)  LC_2 Logic Functioning bit
 (43 4)  (1373 484)  (1373 484)  LC_2 Logic Functioning bit
 (50 4)  (1380 484)  (1380 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 485)  (1366 485)  LC_2 Logic Functioning bit
 (37 5)  (1367 485)  (1367 485)  LC_2 Logic Functioning bit
 (42 5)  (1372 485)  (1372 485)  LC_2 Logic Functioning bit
 (43 5)  (1373 485)  (1373 485)  LC_2 Logic Functioning bit
 (36 6)  (1366 486)  (1366 486)  LC_3 Logic Functioning bit
 (37 6)  (1367 486)  (1367 486)  LC_3 Logic Functioning bit
 (42 6)  (1372 486)  (1372 486)  LC_3 Logic Functioning bit
 (43 6)  (1373 486)  (1373 486)  LC_3 Logic Functioning bit
 (50 6)  (1380 486)  (1380 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 487)  (1366 487)  LC_3 Logic Functioning bit
 (37 7)  (1367 487)  (1367 487)  LC_3 Logic Functioning bit
 (42 7)  (1372 487)  (1372 487)  LC_3 Logic Functioning bit
 (43 7)  (1373 487)  (1373 487)  LC_3 Logic Functioning bit
 (36 8)  (1366 488)  (1366 488)  LC_4 Logic Functioning bit
 (37 8)  (1367 488)  (1367 488)  LC_4 Logic Functioning bit
 (42 8)  (1372 488)  (1372 488)  LC_4 Logic Functioning bit
 (43 8)  (1373 488)  (1373 488)  LC_4 Logic Functioning bit
 (50 8)  (1380 488)  (1380 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 489)  (1366 489)  LC_4 Logic Functioning bit
 (37 9)  (1367 489)  (1367 489)  LC_4 Logic Functioning bit
 (42 9)  (1372 489)  (1372 489)  LC_4 Logic Functioning bit
 (43 9)  (1373 489)  (1373 489)  LC_4 Logic Functioning bit
 (36 10)  (1366 490)  (1366 490)  LC_5 Logic Functioning bit
 (37 10)  (1367 490)  (1367 490)  LC_5 Logic Functioning bit
 (42 10)  (1372 490)  (1372 490)  LC_5 Logic Functioning bit
 (43 10)  (1373 490)  (1373 490)  LC_5 Logic Functioning bit
 (50 10)  (1380 490)  (1380 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 491)  (1366 491)  LC_5 Logic Functioning bit
 (37 11)  (1367 491)  (1367 491)  LC_5 Logic Functioning bit
 (42 11)  (1372 491)  (1372 491)  LC_5 Logic Functioning bit
 (43 11)  (1373 491)  (1373 491)  LC_5 Logic Functioning bit
 (36 12)  (1366 492)  (1366 492)  LC_6 Logic Functioning bit
 (37 12)  (1367 492)  (1367 492)  LC_6 Logic Functioning bit
 (42 12)  (1372 492)  (1372 492)  LC_6 Logic Functioning bit
 (43 12)  (1373 492)  (1373 492)  LC_6 Logic Functioning bit
 (50 12)  (1380 492)  (1380 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 493)  (1366 493)  LC_6 Logic Functioning bit
 (37 13)  (1367 493)  (1367 493)  LC_6 Logic Functioning bit
 (42 13)  (1372 493)  (1372 493)  LC_6 Logic Functioning bit
 (43 13)  (1373 493)  (1373 493)  LC_6 Logic Functioning bit
 (36 14)  (1366 494)  (1366 494)  LC_7 Logic Functioning bit
 (37 14)  (1367 494)  (1367 494)  LC_7 Logic Functioning bit
 (42 14)  (1372 494)  (1372 494)  LC_7 Logic Functioning bit
 (43 14)  (1373 494)  (1373 494)  LC_7 Logic Functioning bit
 (50 14)  (1380 494)  (1380 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 495)  (1366 495)  LC_7 Logic Functioning bit
 (37 15)  (1367 495)  (1367 495)  LC_7 Logic Functioning bit
 (42 15)  (1372 495)  (1372 495)  LC_7 Logic Functioning bit
 (43 15)  (1373 495)  (1373 495)  LC_7 Logic Functioning bit


IpCon_Tile_0_29

 (7 0)  (7 464)  (7 464)  Hard IP config bit: IPCON_bram_cbit_1

 (28 0)  (28 464)  (28 464)  routing T_0_29.lc_trk_g2_1 <X> T_0_29.wire_con_box/lc_0/in_1
 (29 0)  (29 464)  (29 464)  Enable bit of Mux _con_box/lcb1_0 => lc_trk_g2_1 wire_con_box/lc_0/in_1
 (36 0)  (36 464)  (36 464)  LC_0 Logic Functioning bit
 (37 0)  (37 464)  (37 464)  LC_0 Logic Functioning bit
 (42 0)  (42 464)  (42 464)  LC_0 Logic Functioning bit
 (43 0)  (43 464)  (43 464)  LC_0 Logic Functioning bit
 (50 0)  (50 464)  (50 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (7 1)  (7 465)  (7 465)  Hard IP config bit: IPCON_bram_cbit_0

 (36 1)  (36 465)  (36 465)  LC_0 Logic Functioning bit
 (37 1)  (37 465)  (37 465)  LC_0 Logic Functioning bit
 (42 1)  (42 465)  (42 465)  LC_0 Logic Functioning bit
 (43 1)  (43 465)  (43 465)  LC_0 Logic Functioning bit
 (7 2)  (7 466)  (7 466)  Hard IP config bit: IPCON_bram_cbit_3

 (36 2)  (36 466)  (36 466)  LC_1 Logic Functioning bit
 (37 2)  (37 466)  (37 466)  LC_1 Logic Functioning bit
 (42 2)  (42 466)  (42 466)  LC_1 Logic Functioning bit
 (43 2)  (43 466)  (43 466)  LC_1 Logic Functioning bit
 (50 2)  (50 466)  (50 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (7 3)  (7 467)  (7 467)  Hard IP config bit: IPCON_bram_cbit_2

 (36 3)  (36 467)  (36 467)  LC_1 Logic Functioning bit
 (37 3)  (37 467)  (37 467)  LC_1 Logic Functioning bit
 (42 3)  (42 467)  (42 467)  LC_1 Logic Functioning bit
 (43 3)  (43 467)  (43 467)  LC_1 Logic Functioning bit
 (7 4)  (7 468)  (7 468)  Hard IP config bit: IPCON_bram_cbit_5

 (36 4)  (36 468)  (36 468)  LC_2 Logic Functioning bit
 (37 4)  (37 468)  (37 468)  LC_2 Logic Functioning bit
 (42 4)  (42 468)  (42 468)  LC_2 Logic Functioning bit
 (43 4)  (43 468)  (43 468)  LC_2 Logic Functioning bit
 (50 4)  (50 468)  (50 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (7 5)  (7 469)  (7 469)  Hard IP config bit: IPCON_bram_cbit_4

 (36 5)  (36 469)  (36 469)  LC_2 Logic Functioning bit
 (37 5)  (37 469)  (37 469)  LC_2 Logic Functioning bit
 (42 5)  (42 469)  (42 469)  LC_2 Logic Functioning bit
 (43 5)  (43 469)  (43 469)  LC_2 Logic Functioning bit
 (7 6)  (7 470)  (7 470)  Hard IP config bit: IPCON_bram_cbit_7

 (36 6)  (36 470)  (36 470)  LC_3 Logic Functioning bit
 (37 6)  (37 470)  (37 470)  LC_3 Logic Functioning bit
 (42 6)  (42 470)  (42 470)  LC_3 Logic Functioning bit
 (43 6)  (43 470)  (43 470)  LC_3 Logic Functioning bit
 (50 6)  (50 470)  (50 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (7 7)  (7 471)  (7 471)  Hard IP config bit: IPCON_bram_cbit_6

 (36 7)  (36 471)  (36 471)  LC_3 Logic Functioning bit
 (37 7)  (37 471)  (37 471)  LC_3 Logic Functioning bit
 (42 7)  (42 471)  (42 471)  LC_3 Logic Functioning bit
 (43 7)  (43 471)  (43 471)  LC_3 Logic Functioning bit
 (15 8)  (15 472)  (15 472)  routing T_0_29.tnr_op_1 <X> T_0_29.lc_trk_g2_1
 (17 8)  (17 472)  (17 472)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (36 8)  (36 472)  (36 472)  LC_4 Logic Functioning bit
 (37 8)  (37 472)  (37 472)  LC_4 Logic Functioning bit
 (42 8)  (42 472)  (42 472)  LC_4 Logic Functioning bit
 (43 8)  (43 472)  (43 472)  LC_4 Logic Functioning bit
 (50 8)  (50 472)  (50 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 473)  (36 473)  LC_4 Logic Functioning bit
 (37 9)  (37 473)  (37 473)  LC_4 Logic Functioning bit
 (42 9)  (42 473)  (42 473)  LC_4 Logic Functioning bit
 (43 9)  (43 473)  (43 473)  LC_4 Logic Functioning bit
 (36 10)  (36 474)  (36 474)  LC_5 Logic Functioning bit
 (37 10)  (37 474)  (37 474)  LC_5 Logic Functioning bit
 (42 10)  (42 474)  (42 474)  LC_5 Logic Functioning bit
 (43 10)  (43 474)  (43 474)  LC_5 Logic Functioning bit
 (50 10)  (50 474)  (50 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 475)  (36 475)  LC_5 Logic Functioning bit
 (37 11)  (37 475)  (37 475)  LC_5 Logic Functioning bit
 (42 11)  (42 475)  (42 475)  LC_5 Logic Functioning bit
 (43 11)  (43 475)  (43 475)  LC_5 Logic Functioning bit
 (15 12)  (15 476)  (15 476)  routing T_0_29.tnr_op_1 <X> T_0_29.lc_trk_g3_1
 (17 12)  (17 476)  (17 476)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (36 12)  (36 476)  (36 476)  LC_6 Logic Functioning bit
 (37 12)  (37 476)  (37 476)  LC_6 Logic Functioning bit
 (42 12)  (42 476)  (42 476)  LC_6 Logic Functioning bit
 (43 12)  (43 476)  (43 476)  LC_6 Logic Functioning bit
 (50 12)  (50 476)  (50 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 477)  (36 477)  LC_6 Logic Functioning bit
 (37 13)  (37 477)  (37 477)  LC_6 Logic Functioning bit
 (42 13)  (42 477)  (42 477)  LC_6 Logic Functioning bit
 (43 13)  (43 477)  (43 477)  LC_6 Logic Functioning bit
 (32 14)  (32 478)  (32 478)  Enable bit of Mux _con_box/lcb3_7 => lc_trk_g3_1 wire_con_box/lc_7/in_3
 (33 14)  (33 478)  (33 478)  routing T_0_29.lc_trk_g3_1 <X> T_0_29.wire_con_box/lc_7/in_3
 (34 14)  (34 478)  (34 478)  routing T_0_29.lc_trk_g3_1 <X> T_0_29.wire_con_box/lc_7/in_3
 (36 14)  (36 478)  (36 478)  LC_7 Logic Functioning bit
 (37 14)  (37 478)  (37 478)  LC_7 Logic Functioning bit
 (42 14)  (42 478)  (42 478)  LC_7 Logic Functioning bit
 (43 14)  (43 478)  (43 478)  LC_7 Logic Functioning bit
 (50 14)  (50 478)  (50 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 479)  (36 479)  LC_7 Logic Functioning bit
 (37 15)  (37 479)  (37 479)  LC_7 Logic Functioning bit
 (42 15)  (42 479)  (42 479)  LC_7 Logic Functioning bit
 (43 15)  (43 479)  (43 479)  LC_7 Logic Functioning bit


LogicTile_9_29

 (4 6)  (478 470)  (478 470)  routing T_9_29.sp4_v_b_7 <X> T_9_29.sp4_v_t_38
 (6 6)  (480 470)  (480 470)  routing T_9_29.sp4_v_b_7 <X> T_9_29.sp4_v_t_38


IpCon_Tile_25_29

 (36 0)  (1366 464)  (1366 464)  LC_0 Logic Functioning bit
 (37 0)  (1367 464)  (1367 464)  LC_0 Logic Functioning bit
 (42 0)  (1372 464)  (1372 464)  LC_0 Logic Functioning bit
 (43 0)  (1373 464)  (1373 464)  LC_0 Logic Functioning bit
 (50 0)  (1380 464)  (1380 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 465)  (1366 465)  LC_0 Logic Functioning bit
 (37 1)  (1367 465)  (1367 465)  LC_0 Logic Functioning bit
 (42 1)  (1372 465)  (1372 465)  LC_0 Logic Functioning bit
 (43 1)  (1373 465)  (1373 465)  LC_0 Logic Functioning bit
 (36 2)  (1366 466)  (1366 466)  LC_1 Logic Functioning bit
 (37 2)  (1367 466)  (1367 466)  LC_1 Logic Functioning bit
 (42 2)  (1372 466)  (1372 466)  LC_1 Logic Functioning bit
 (43 2)  (1373 466)  (1373 466)  LC_1 Logic Functioning bit
 (50 2)  (1380 466)  (1380 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 467)  (1366 467)  LC_1 Logic Functioning bit
 (37 3)  (1367 467)  (1367 467)  LC_1 Logic Functioning bit
 (42 3)  (1372 467)  (1372 467)  LC_1 Logic Functioning bit
 (43 3)  (1373 467)  (1373 467)  LC_1 Logic Functioning bit
 (36 4)  (1366 468)  (1366 468)  LC_2 Logic Functioning bit
 (37 4)  (1367 468)  (1367 468)  LC_2 Logic Functioning bit
 (42 4)  (1372 468)  (1372 468)  LC_2 Logic Functioning bit
 (43 4)  (1373 468)  (1373 468)  LC_2 Logic Functioning bit
 (50 4)  (1380 468)  (1380 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 469)  (1366 469)  LC_2 Logic Functioning bit
 (37 5)  (1367 469)  (1367 469)  LC_2 Logic Functioning bit
 (42 5)  (1372 469)  (1372 469)  LC_2 Logic Functioning bit
 (43 5)  (1373 469)  (1373 469)  LC_2 Logic Functioning bit
 (36 6)  (1366 470)  (1366 470)  LC_3 Logic Functioning bit
 (37 6)  (1367 470)  (1367 470)  LC_3 Logic Functioning bit
 (42 6)  (1372 470)  (1372 470)  LC_3 Logic Functioning bit
 (43 6)  (1373 470)  (1373 470)  LC_3 Logic Functioning bit
 (50 6)  (1380 470)  (1380 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 471)  (1366 471)  LC_3 Logic Functioning bit
 (37 7)  (1367 471)  (1367 471)  LC_3 Logic Functioning bit
 (42 7)  (1372 471)  (1372 471)  LC_3 Logic Functioning bit
 (43 7)  (1373 471)  (1373 471)  LC_3 Logic Functioning bit
 (36 8)  (1366 472)  (1366 472)  LC_4 Logic Functioning bit
 (37 8)  (1367 472)  (1367 472)  LC_4 Logic Functioning bit
 (42 8)  (1372 472)  (1372 472)  LC_4 Logic Functioning bit
 (43 8)  (1373 472)  (1373 472)  LC_4 Logic Functioning bit
 (50 8)  (1380 472)  (1380 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 473)  (1366 473)  LC_4 Logic Functioning bit
 (37 9)  (1367 473)  (1367 473)  LC_4 Logic Functioning bit
 (42 9)  (1372 473)  (1372 473)  LC_4 Logic Functioning bit
 (43 9)  (1373 473)  (1373 473)  LC_4 Logic Functioning bit
 (16 10)  (1346 474)  (1346 474)  routing T_25_29.sp12_v_b_21 <X> T_25_29.lc_trk_g2_5
 (17 10)  (1347 474)  (1347 474)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (36 10)  (1366 474)  (1366 474)  LC_5 Logic Functioning bit
 (37 10)  (1367 474)  (1367 474)  LC_5 Logic Functioning bit
 (42 10)  (1372 474)  (1372 474)  LC_5 Logic Functioning bit
 (43 10)  (1373 474)  (1373 474)  LC_5 Logic Functioning bit
 (50 10)  (1380 474)  (1380 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (18 11)  (1348 475)  (1348 475)  routing T_25_29.sp12_v_b_21 <X> T_25_29.lc_trk_g2_5
 (36 11)  (1366 475)  (1366 475)  LC_5 Logic Functioning bit
 (37 11)  (1367 475)  (1367 475)  LC_5 Logic Functioning bit
 (42 11)  (1372 475)  (1372 475)  LC_5 Logic Functioning bit
 (43 11)  (1373 475)  (1373 475)  LC_5 Logic Functioning bit
 (31 12)  (1361 476)  (1361 476)  routing T_25_29.lc_trk_g2_5 <X> T_25_29.wire_con_box/lc_6/in_3
 (32 12)  (1362 476)  (1362 476)  Enable bit of Mux _con_box/lcb3_6 => lc_trk_g2_5 wire_con_box/lc_6/in_3
 (33 12)  (1363 476)  (1363 476)  routing T_25_29.lc_trk_g2_5 <X> T_25_29.wire_con_box/lc_6/in_3
 (36 12)  (1366 476)  (1366 476)  LC_6 Logic Functioning bit
 (37 12)  (1367 476)  (1367 476)  LC_6 Logic Functioning bit
 (42 12)  (1372 476)  (1372 476)  LC_6 Logic Functioning bit
 (43 12)  (1373 476)  (1373 476)  LC_6 Logic Functioning bit
 (50 12)  (1380 476)  (1380 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 477)  (1366 477)  LC_6 Logic Functioning bit
 (37 13)  (1367 477)  (1367 477)  LC_6 Logic Functioning bit
 (42 13)  (1372 477)  (1372 477)  LC_6 Logic Functioning bit
 (43 13)  (1373 477)  (1373 477)  LC_6 Logic Functioning bit
 (36 14)  (1366 478)  (1366 478)  LC_7 Logic Functioning bit
 (37 14)  (1367 478)  (1367 478)  LC_7 Logic Functioning bit
 (42 14)  (1372 478)  (1372 478)  LC_7 Logic Functioning bit
 (43 14)  (1373 478)  (1373 478)  LC_7 Logic Functioning bit
 (50 14)  (1380 478)  (1380 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 479)  (1366 479)  LC_7 Logic Functioning bit
 (37 15)  (1367 479)  (1367 479)  LC_7 Logic Functioning bit
 (42 15)  (1372 479)  (1372 479)  LC_7 Logic Functioning bit
 (43 15)  (1373 479)  (1373 479)  LC_7 Logic Functioning bit


IpCon_Tile_0_28

 (36 0)  (36 448)  (36 448)  LC_0 Logic Functioning bit
 (37 0)  (37 448)  (37 448)  LC_0 Logic Functioning bit
 (42 0)  (42 448)  (42 448)  LC_0 Logic Functioning bit
 (43 0)  (43 448)  (43 448)  LC_0 Logic Functioning bit
 (50 0)  (50 448)  (50 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 449)  (36 449)  LC_0 Logic Functioning bit
 (37 1)  (37 449)  (37 449)  LC_0 Logic Functioning bit
 (42 1)  (42 449)  (42 449)  LC_0 Logic Functioning bit
 (43 1)  (43 449)  (43 449)  LC_0 Logic Functioning bit
 (36 2)  (36 450)  (36 450)  LC_1 Logic Functioning bit
 (37 2)  (37 450)  (37 450)  LC_1 Logic Functioning bit
 (42 2)  (42 450)  (42 450)  LC_1 Logic Functioning bit
 (43 2)  (43 450)  (43 450)  LC_1 Logic Functioning bit
 (50 2)  (50 450)  (50 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 451)  (36 451)  LC_1 Logic Functioning bit
 (37 3)  (37 451)  (37 451)  LC_1 Logic Functioning bit
 (42 3)  (42 451)  (42 451)  LC_1 Logic Functioning bit
 (43 3)  (43 451)  (43 451)  LC_1 Logic Functioning bit
 (7 4)  (7 452)  (7 452)  Hard IP config bit: IPCON_bram_cbit_5

 (36 4)  (36 452)  (36 452)  LC_2 Logic Functioning bit
 (37 4)  (37 452)  (37 452)  LC_2 Logic Functioning bit
 (42 4)  (42 452)  (42 452)  LC_2 Logic Functioning bit
 (43 4)  (43 452)  (43 452)  LC_2 Logic Functioning bit
 (50 4)  (50 452)  (50 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 453)  (36 453)  LC_2 Logic Functioning bit
 (37 5)  (37 453)  (37 453)  LC_2 Logic Functioning bit
 (42 5)  (42 453)  (42 453)  LC_2 Logic Functioning bit
 (43 5)  (43 453)  (43 453)  LC_2 Logic Functioning bit
 (7 6)  (7 454)  (7 454)  Hard IP config bit: IPCON_bram_cbit_7

 (36 6)  (36 454)  (36 454)  LC_3 Logic Functioning bit
 (37 6)  (37 454)  (37 454)  LC_3 Logic Functioning bit
 (42 6)  (42 454)  (42 454)  LC_3 Logic Functioning bit
 (43 6)  (43 454)  (43 454)  LC_3 Logic Functioning bit
 (50 6)  (50 454)  (50 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (7 7)  (7 455)  (7 455)  Hard IP config bit: IPCON_bram_cbit_6

 (36 7)  (36 455)  (36 455)  LC_3 Logic Functioning bit
 (37 7)  (37 455)  (37 455)  LC_3 Logic Functioning bit
 (42 7)  (42 455)  (42 455)  LC_3 Logic Functioning bit
 (43 7)  (43 455)  (43 455)  LC_3 Logic Functioning bit
 (36 8)  (36 456)  (36 456)  LC_4 Logic Functioning bit
 (37 8)  (37 456)  (37 456)  LC_4 Logic Functioning bit
 (42 8)  (42 456)  (42 456)  LC_4 Logic Functioning bit
 (43 8)  (43 456)  (43 456)  LC_4 Logic Functioning bit
 (50 8)  (50 456)  (50 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 457)  (36 457)  LC_4 Logic Functioning bit
 (37 9)  (37 457)  (37 457)  LC_4 Logic Functioning bit
 (42 9)  (42 457)  (42 457)  LC_4 Logic Functioning bit
 (43 9)  (43 457)  (43 457)  LC_4 Logic Functioning bit
 (36 10)  (36 458)  (36 458)  LC_5 Logic Functioning bit
 (37 10)  (37 458)  (37 458)  LC_5 Logic Functioning bit
 (42 10)  (42 458)  (42 458)  LC_5 Logic Functioning bit
 (43 10)  (43 458)  (43 458)  LC_5 Logic Functioning bit
 (50 10)  (50 458)  (50 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 459)  (36 459)  LC_5 Logic Functioning bit
 (37 11)  (37 459)  (37 459)  LC_5 Logic Functioning bit
 (42 11)  (42 459)  (42 459)  LC_5 Logic Functioning bit
 (43 11)  (43 459)  (43 459)  LC_5 Logic Functioning bit
 (36 12)  (36 460)  (36 460)  LC_6 Logic Functioning bit
 (37 12)  (37 460)  (37 460)  LC_6 Logic Functioning bit
 (42 12)  (42 460)  (42 460)  LC_6 Logic Functioning bit
 (43 12)  (43 460)  (43 460)  LC_6 Logic Functioning bit
 (50 12)  (50 460)  (50 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 461)  (36 461)  LC_6 Logic Functioning bit
 (37 13)  (37 461)  (37 461)  LC_6 Logic Functioning bit
 (42 13)  (42 461)  (42 461)  LC_6 Logic Functioning bit
 (43 13)  (43 461)  (43 461)  LC_6 Logic Functioning bit
 (36 14)  (36 462)  (36 462)  LC_7 Logic Functioning bit
 (37 14)  (37 462)  (37 462)  LC_7 Logic Functioning bit
 (42 14)  (42 462)  (42 462)  LC_7 Logic Functioning bit
 (43 14)  (43 462)  (43 462)  LC_7 Logic Functioning bit
 (50 14)  (50 462)  (50 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 463)  (36 463)  LC_7 Logic Functioning bit
 (37 15)  (37 463)  (37 463)  LC_7 Logic Functioning bit
 (42 15)  (42 463)  (42 463)  LC_7 Logic Functioning bit
 (43 15)  (43 463)  (43 463)  LC_7 Logic Functioning bit


LogicTile_2_28

 (25 0)  (133 448)  (133 448)  routing T_2_28.sp4_h_r_10 <X> T_2_28.lc_trk_g0_2
 (22 1)  (130 449)  (130 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (131 449)  (131 449)  routing T_2_28.sp4_h_r_10 <X> T_2_28.lc_trk_g0_2
 (24 1)  (132 449)  (132 449)  routing T_2_28.sp4_h_r_10 <X> T_2_28.lc_trk_g0_2
 (0 2)  (108 450)  (108 450)  routing T_2_28.glb_netwk_7 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (1 2)  (109 450)  (109 450)  routing T_2_28.glb_netwk_7 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (2 2)  (110 450)  (110 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (129 450)  (129 450)  routing T_2_28.sp4_h_l_2 <X> T_2_28.lc_trk_g0_7
 (22 2)  (130 450)  (130 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (131 450)  (131 450)  routing T_2_28.sp4_h_l_2 <X> T_2_28.lc_trk_g0_7
 (24 2)  (132 450)  (132 450)  routing T_2_28.sp4_h_l_2 <X> T_2_28.lc_trk_g0_7
 (26 2)  (134 450)  (134 450)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (135 450)  (135 450)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 450)  (136 450)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 450)  (137 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 450)  (140 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (142 450)  (142 450)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_1/in_3
 (35 2)  (143 450)  (143 450)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.input_2_1
 (37 2)  (145 450)  (145 450)  LC_1 Logic Functioning bit
 (42 2)  (150 450)  (150 450)  LC_1 Logic Functioning bit
 (45 2)  (153 450)  (153 450)  LC_1 Logic Functioning bit
 (48 2)  (156 450)  (156 450)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (108 451)  (108 451)  routing T_2_28.glb_netwk_7 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (26 3)  (134 451)  (134 451)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (135 451)  (135 451)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 451)  (137 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 451)  (139 451)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 451)  (140 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (143 451)  (143 451)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.input_2_1
 (36 3)  (144 451)  (144 451)  LC_1 Logic Functioning bit
 (38 3)  (146 451)  (146 451)  LC_1 Logic Functioning bit
 (53 3)  (161 451)  (161 451)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (109 452)  (109 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (129 452)  (129 452)  routing T_2_28.bnr_op_3 <X> T_2_28.lc_trk_g1_3
 (22 4)  (130 452)  (130 452)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (1 5)  (109 453)  (109 453)  routing T_2_28.lc_trk_g0_2 <X> T_2_28.wire_logic_cluster/lc_7/cen
 (21 5)  (129 453)  (129 453)  routing T_2_28.bnr_op_3 <X> T_2_28.lc_trk_g1_3
 (25 6)  (133 454)  (133 454)  routing T_2_28.wire_logic_cluster/lc_6/out <X> T_2_28.lc_trk_g1_6
 (22 7)  (130 455)  (130 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (5 12)  (113 460)  (113 460)  routing T_2_28.sp4_v_b_9 <X> T_2_28.sp4_h_r_9
 (17 12)  (125 460)  (125 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (126 460)  (126 460)  routing T_2_28.wire_logic_cluster/lc_1/out <X> T_2_28.lc_trk_g3_1
 (29 12)  (137 460)  (137 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 460)  (138 460)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (139 460)  (139 460)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 460)  (140 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (142 460)  (142 460)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (38 12)  (146 460)  (146 460)  LC_6 Logic Functioning bit
 (42 12)  (150 460)  (150 460)  LC_6 Logic Functioning bit
 (45 12)  (153 460)  (153 460)  LC_6 Logic Functioning bit
 (53 12)  (161 460)  (161 460)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (6 13)  (114 461)  (114 461)  routing T_2_28.sp4_v_b_9 <X> T_2_28.sp4_h_r_9
 (26 13)  (134 461)  (134 461)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (135 461)  (135 461)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 461)  (137 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (138 461)  (138 461)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (139 461)  (139 461)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (140 461)  (140 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (141 461)  (141 461)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.input_2_6
 (34 13)  (142 461)  (142 461)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.input_2_6
 (38 13)  (146 461)  (146 461)  LC_6 Logic Functioning bit
 (43 13)  (151 461)  (151 461)  LC_6 Logic Functioning bit


LogicTile_3_28

 (15 0)  (177 448)  (177 448)  routing T_3_28.lft_op_1 <X> T_3_28.lc_trk_g0_1
 (17 0)  (179 448)  (179 448)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (180 448)  (180 448)  routing T_3_28.lft_op_1 <X> T_3_28.lc_trk_g0_1
 (25 6)  (187 454)  (187 454)  routing T_3_28.lft_op_6 <X> T_3_28.lc_trk_g1_6
 (22 7)  (184 455)  (184 455)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (186 455)  (186 455)  routing T_3_28.lft_op_6 <X> T_3_28.lc_trk_g1_6
 (22 9)  (184 457)  (184 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (185 457)  (185 457)  routing T_3_28.sp4_h_l_15 <X> T_3_28.lc_trk_g2_2
 (24 9)  (186 457)  (186 457)  routing T_3_28.sp4_h_l_15 <X> T_3_28.lc_trk_g2_2
 (25 9)  (187 457)  (187 457)  routing T_3_28.sp4_h_l_15 <X> T_3_28.lc_trk_g2_2
 (29 12)  (191 460)  (191 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (193 460)  (193 460)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 460)  (194 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (196 460)  (196 460)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (26 13)  (188 461)  (188 461)  routing T_3_28.lc_trk_g2_2 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 461)  (190 461)  routing T_3_28.lc_trk_g2_2 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 461)  (191 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (193 461)  (193 461)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (37 13)  (199 461)  (199 461)  LC_6 Logic Functioning bit
 (39 13)  (201 461)  (201 461)  LC_6 Logic Functioning bit


LogicTile_4_28

 (0 2)  (216 450)  (216 450)  routing T_4_28.glb_netwk_7 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (1 2)  (217 450)  (217 450)  routing T_4_28.glb_netwk_7 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (2 2)  (218 450)  (218 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (216 451)  (216 451)  routing T_4_28.glb_netwk_7 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (25 6)  (241 454)  (241 454)  routing T_4_28.lft_op_6 <X> T_4_28.lc_trk_g1_6
 (22 7)  (238 455)  (238 455)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (240 455)  (240 455)  routing T_4_28.lft_op_6 <X> T_4_28.lc_trk_g1_6
 (21 10)  (237 458)  (237 458)  routing T_4_28.wire_logic_cluster/lc_7/out <X> T_4_28.lc_trk_g2_7
 (22 10)  (238 458)  (238 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (15 12)  (231 460)  (231 460)  routing T_4_28.sp4_h_r_33 <X> T_4_28.lc_trk_g3_1
 (16 12)  (232 460)  (232 460)  routing T_4_28.sp4_h_r_33 <X> T_4_28.lc_trk_g3_1
 (17 12)  (233 460)  (233 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (234 460)  (234 460)  routing T_4_28.sp4_h_r_33 <X> T_4_28.lc_trk_g3_1
 (21 12)  (237 460)  (237 460)  routing T_4_28.bnl_op_3 <X> T_4_28.lc_trk_g3_3
 (22 12)  (238 460)  (238 460)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (237 461)  (237 461)  routing T_4_28.bnl_op_3 <X> T_4_28.lc_trk_g3_3
 (1 14)  (217 462)  (217 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (26 14)  (242 462)  (242 462)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (243 462)  (243 462)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 462)  (244 462)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 462)  (245 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (248 462)  (248 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 462)  (249 462)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (250 462)  (250 462)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (251 462)  (251 462)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.input_2_7
 (36 14)  (252 462)  (252 462)  LC_7 Logic Functioning bit
 (38 14)  (254 462)  (254 462)  LC_7 Logic Functioning bit
 (41 14)  (257 462)  (257 462)  LC_7 Logic Functioning bit
 (43 14)  (259 462)  (259 462)  LC_7 Logic Functioning bit
 (45 14)  (261 462)  (261 462)  LC_7 Logic Functioning bit
 (26 15)  (242 463)  (242 463)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 463)  (244 463)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 463)  (245 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (247 463)  (247 463)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (248 463)  (248 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (250 463)  (250 463)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.input_2_7
 (35 15)  (251 463)  (251 463)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.input_2_7
 (37 15)  (253 463)  (253 463)  LC_7 Logic Functioning bit
 (41 15)  (257 463)  (257 463)  LC_7 Logic Functioning bit
 (42 15)  (258 463)  (258 463)  LC_7 Logic Functioning bit
 (45 15)  (261 463)  (261 463)  LC_7 Logic Functioning bit
 (52 15)  (268 463)  (268 463)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_5_28

 (13 3)  (283 451)  (283 451)  routing T_5_28.sp4_v_b_9 <X> T_5_28.sp4_h_l_39


RAM_Tile_6_28

 (9 14)  (333 462)  (333 462)  routing T_6_28.sp4_h_r_7 <X> T_6_28.sp4_h_l_47
 (10 14)  (334 462)  (334 462)  routing T_6_28.sp4_h_r_7 <X> T_6_28.sp4_h_l_47


LogicTile_10_28

 (9 10)  (537 458)  (537 458)  routing T_10_28.sp4_h_r_4 <X> T_10_28.sp4_h_l_42
 (10 10)  (538 458)  (538 458)  routing T_10_28.sp4_h_r_4 <X> T_10_28.sp4_h_l_42


LogicTile_12_28

 (12 12)  (648 460)  (648 460)  routing T_12_28.sp4_v_b_11 <X> T_12_28.sp4_h_r_11
 (11 13)  (647 461)  (647 461)  routing T_12_28.sp4_v_b_11 <X> T_12_28.sp4_h_r_11


LogicTile_14_28

 (4 2)  (752 450)  (752 450)  routing T_14_28.sp4_v_b_4 <X> T_14_28.sp4_v_t_37
 (6 2)  (754 450)  (754 450)  routing T_14_28.sp4_v_b_4 <X> T_14_28.sp4_v_t_37
 (9 6)  (757 454)  (757 454)  routing T_14_28.sp4_v_b_4 <X> T_14_28.sp4_h_l_41


LogicTile_16_28

 (10 7)  (866 455)  (866 455)  routing T_16_28.sp4_h_l_46 <X> T_16_28.sp4_v_t_41


IpCon_Tile_25_28

 (36 0)  (1366 448)  (1366 448)  LC_0 Logic Functioning bit
 (37 0)  (1367 448)  (1367 448)  LC_0 Logic Functioning bit
 (42 0)  (1372 448)  (1372 448)  LC_0 Logic Functioning bit
 (43 0)  (1373 448)  (1373 448)  LC_0 Logic Functioning bit
 (50 0)  (1380 448)  (1380 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 449)  (1366 449)  LC_0 Logic Functioning bit
 (37 1)  (1367 449)  (1367 449)  LC_0 Logic Functioning bit
 (42 1)  (1372 449)  (1372 449)  LC_0 Logic Functioning bit
 (43 1)  (1373 449)  (1373 449)  LC_0 Logic Functioning bit
 (36 2)  (1366 450)  (1366 450)  LC_1 Logic Functioning bit
 (37 2)  (1367 450)  (1367 450)  LC_1 Logic Functioning bit
 (42 2)  (1372 450)  (1372 450)  LC_1 Logic Functioning bit
 (43 2)  (1373 450)  (1373 450)  LC_1 Logic Functioning bit
 (50 2)  (1380 450)  (1380 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 451)  (1366 451)  LC_1 Logic Functioning bit
 (37 3)  (1367 451)  (1367 451)  LC_1 Logic Functioning bit
 (42 3)  (1372 451)  (1372 451)  LC_1 Logic Functioning bit
 (43 3)  (1373 451)  (1373 451)  LC_1 Logic Functioning bit
 (36 4)  (1366 452)  (1366 452)  LC_2 Logic Functioning bit
 (37 4)  (1367 452)  (1367 452)  LC_2 Logic Functioning bit
 (42 4)  (1372 452)  (1372 452)  LC_2 Logic Functioning bit
 (43 4)  (1373 452)  (1373 452)  LC_2 Logic Functioning bit
 (50 4)  (1380 452)  (1380 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 453)  (1366 453)  LC_2 Logic Functioning bit
 (37 5)  (1367 453)  (1367 453)  LC_2 Logic Functioning bit
 (42 5)  (1372 453)  (1372 453)  LC_2 Logic Functioning bit
 (43 5)  (1373 453)  (1373 453)  LC_2 Logic Functioning bit
 (36 6)  (1366 454)  (1366 454)  LC_3 Logic Functioning bit
 (37 6)  (1367 454)  (1367 454)  LC_3 Logic Functioning bit
 (42 6)  (1372 454)  (1372 454)  LC_3 Logic Functioning bit
 (43 6)  (1373 454)  (1373 454)  LC_3 Logic Functioning bit
 (50 6)  (1380 454)  (1380 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 455)  (1366 455)  LC_3 Logic Functioning bit
 (37 7)  (1367 455)  (1367 455)  LC_3 Logic Functioning bit
 (42 7)  (1372 455)  (1372 455)  LC_3 Logic Functioning bit
 (43 7)  (1373 455)  (1373 455)  LC_3 Logic Functioning bit
 (36 8)  (1366 456)  (1366 456)  LC_4 Logic Functioning bit
 (37 8)  (1367 456)  (1367 456)  LC_4 Logic Functioning bit
 (42 8)  (1372 456)  (1372 456)  LC_4 Logic Functioning bit
 (43 8)  (1373 456)  (1373 456)  LC_4 Logic Functioning bit
 (50 8)  (1380 456)  (1380 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 457)  (1366 457)  LC_4 Logic Functioning bit
 (37 9)  (1367 457)  (1367 457)  LC_4 Logic Functioning bit
 (42 9)  (1372 457)  (1372 457)  LC_4 Logic Functioning bit
 (43 9)  (1373 457)  (1373 457)  LC_4 Logic Functioning bit
 (36 10)  (1366 458)  (1366 458)  LC_5 Logic Functioning bit
 (37 10)  (1367 458)  (1367 458)  LC_5 Logic Functioning bit
 (42 10)  (1372 458)  (1372 458)  LC_5 Logic Functioning bit
 (43 10)  (1373 458)  (1373 458)  LC_5 Logic Functioning bit
 (50 10)  (1380 458)  (1380 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 459)  (1366 459)  LC_5 Logic Functioning bit
 (37 11)  (1367 459)  (1367 459)  LC_5 Logic Functioning bit
 (42 11)  (1372 459)  (1372 459)  LC_5 Logic Functioning bit
 (43 11)  (1373 459)  (1373 459)  LC_5 Logic Functioning bit
 (36 12)  (1366 460)  (1366 460)  LC_6 Logic Functioning bit
 (37 12)  (1367 460)  (1367 460)  LC_6 Logic Functioning bit
 (42 12)  (1372 460)  (1372 460)  LC_6 Logic Functioning bit
 (43 12)  (1373 460)  (1373 460)  LC_6 Logic Functioning bit
 (50 12)  (1380 460)  (1380 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 461)  (1366 461)  LC_6 Logic Functioning bit
 (37 13)  (1367 461)  (1367 461)  LC_6 Logic Functioning bit
 (42 13)  (1372 461)  (1372 461)  LC_6 Logic Functioning bit
 (43 13)  (1373 461)  (1373 461)  LC_6 Logic Functioning bit
 (36 14)  (1366 462)  (1366 462)  LC_7 Logic Functioning bit
 (37 14)  (1367 462)  (1367 462)  LC_7 Logic Functioning bit
 (42 14)  (1372 462)  (1372 462)  LC_7 Logic Functioning bit
 (43 14)  (1373 462)  (1373 462)  LC_7 Logic Functioning bit
 (50 14)  (1380 462)  (1380 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 463)  (1366 463)  LC_7 Logic Functioning bit
 (37 15)  (1367 463)  (1367 463)  LC_7 Logic Functioning bit
 (42 15)  (1372 463)  (1372 463)  LC_7 Logic Functioning bit
 (43 15)  (1373 463)  (1373 463)  LC_7 Logic Functioning bit


IpCon_Tile_0_27

 (36 0)  (36 432)  (36 432)  LC_0 Logic Functioning bit
 (37 0)  (37 432)  (37 432)  LC_0 Logic Functioning bit
 (42 0)  (42 432)  (42 432)  LC_0 Logic Functioning bit
 (43 0)  (43 432)  (43 432)  LC_0 Logic Functioning bit
 (50 0)  (50 432)  (50 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 433)  (36 433)  LC_0 Logic Functioning bit
 (37 1)  (37 433)  (37 433)  LC_0 Logic Functioning bit
 (42 1)  (42 433)  (42 433)  LC_0 Logic Functioning bit
 (43 1)  (43 433)  (43 433)  LC_0 Logic Functioning bit
 (36 2)  (36 434)  (36 434)  LC_1 Logic Functioning bit
 (37 2)  (37 434)  (37 434)  LC_1 Logic Functioning bit
 (42 2)  (42 434)  (42 434)  LC_1 Logic Functioning bit
 (43 2)  (43 434)  (43 434)  LC_1 Logic Functioning bit
 (50 2)  (50 434)  (50 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 435)  (36 435)  LC_1 Logic Functioning bit
 (37 3)  (37 435)  (37 435)  LC_1 Logic Functioning bit
 (42 3)  (42 435)  (42 435)  LC_1 Logic Functioning bit
 (43 3)  (43 435)  (43 435)  LC_1 Logic Functioning bit
 (36 4)  (36 436)  (36 436)  LC_2 Logic Functioning bit
 (37 4)  (37 436)  (37 436)  LC_2 Logic Functioning bit
 (42 4)  (42 436)  (42 436)  LC_2 Logic Functioning bit
 (43 4)  (43 436)  (43 436)  LC_2 Logic Functioning bit
 (50 4)  (50 436)  (50 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 437)  (36 437)  LC_2 Logic Functioning bit
 (37 5)  (37 437)  (37 437)  LC_2 Logic Functioning bit
 (42 5)  (42 437)  (42 437)  LC_2 Logic Functioning bit
 (43 5)  (43 437)  (43 437)  LC_2 Logic Functioning bit
 (36 6)  (36 438)  (36 438)  LC_3 Logic Functioning bit
 (37 6)  (37 438)  (37 438)  LC_3 Logic Functioning bit
 (42 6)  (42 438)  (42 438)  LC_3 Logic Functioning bit
 (43 6)  (43 438)  (43 438)  LC_3 Logic Functioning bit
 (50 6)  (50 438)  (50 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 439)  (36 439)  LC_3 Logic Functioning bit
 (37 7)  (37 439)  (37 439)  LC_3 Logic Functioning bit
 (42 7)  (42 439)  (42 439)  LC_3 Logic Functioning bit
 (43 7)  (43 439)  (43 439)  LC_3 Logic Functioning bit
 (36 8)  (36 440)  (36 440)  LC_4 Logic Functioning bit
 (37 8)  (37 440)  (37 440)  LC_4 Logic Functioning bit
 (42 8)  (42 440)  (42 440)  LC_4 Logic Functioning bit
 (43 8)  (43 440)  (43 440)  LC_4 Logic Functioning bit
 (50 8)  (50 440)  (50 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (7 9)  (7 441)  (7 441)  Column buffer control bit: IPCON_colbuf_cntl_0

 (36 9)  (36 441)  (36 441)  LC_4 Logic Functioning bit
 (37 9)  (37 441)  (37 441)  LC_4 Logic Functioning bit
 (42 9)  (42 441)  (42 441)  LC_4 Logic Functioning bit
 (43 9)  (43 441)  (43 441)  LC_4 Logic Functioning bit
 (36 10)  (36 442)  (36 442)  LC_5 Logic Functioning bit
 (37 10)  (37 442)  (37 442)  LC_5 Logic Functioning bit
 (42 10)  (42 442)  (42 442)  LC_5 Logic Functioning bit
 (43 10)  (43 442)  (43 442)  LC_5 Logic Functioning bit
 (50 10)  (50 442)  (50 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 443)  (36 443)  LC_5 Logic Functioning bit
 (37 11)  (37 443)  (37 443)  LC_5 Logic Functioning bit
 (42 11)  (42 443)  (42 443)  LC_5 Logic Functioning bit
 (43 11)  (43 443)  (43 443)  LC_5 Logic Functioning bit
 (36 12)  (36 444)  (36 444)  LC_6 Logic Functioning bit
 (37 12)  (37 444)  (37 444)  LC_6 Logic Functioning bit
 (42 12)  (42 444)  (42 444)  LC_6 Logic Functioning bit
 (43 12)  (43 444)  (43 444)  LC_6 Logic Functioning bit
 (50 12)  (50 444)  (50 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 445)  (36 445)  LC_6 Logic Functioning bit
 (37 13)  (37 445)  (37 445)  LC_6 Logic Functioning bit
 (42 13)  (42 445)  (42 445)  LC_6 Logic Functioning bit
 (43 13)  (43 445)  (43 445)  LC_6 Logic Functioning bit
 (36 14)  (36 446)  (36 446)  LC_7 Logic Functioning bit
 (37 14)  (37 446)  (37 446)  LC_7 Logic Functioning bit
 (42 14)  (42 446)  (42 446)  LC_7 Logic Functioning bit
 (43 14)  (43 446)  (43 446)  LC_7 Logic Functioning bit
 (50 14)  (50 446)  (50 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 447)  (36 447)  LC_7 Logic Functioning bit
 (37 15)  (37 447)  (37 447)  LC_7 Logic Functioning bit
 (42 15)  (42 447)  (42 447)  LC_7 Logic Functioning bit
 (43 15)  (43 447)  (43 447)  LC_7 Logic Functioning bit


LogicTile_1_27

 (7 9)  (61 441)  (61 441)  Column buffer control bit: LH_colbuf_cntl_0

 (3 12)  (57 444)  (57 444)  routing T_1_27.sp12_v_t_22 <X> T_1_27.sp12_h_r_1


LogicTile_2_27

 (15 0)  (123 432)  (123 432)  routing T_2_27.top_op_1 <X> T_2_27.lc_trk_g0_1
 (17 0)  (125 432)  (125 432)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (130 432)  (130 432)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (132 432)  (132 432)  routing T_2_27.bot_op_3 <X> T_2_27.lc_trk_g0_3
 (18 1)  (126 433)  (126 433)  routing T_2_27.top_op_1 <X> T_2_27.lc_trk_g0_1
 (29 4)  (137 436)  (137 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (139 436)  (139 436)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 436)  (140 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (142 436)  (142 436)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (41 4)  (149 436)  (149 436)  LC_2 Logic Functioning bit
 (43 4)  (151 436)  (151 436)  LC_2 Logic Functioning bit
 (31 5)  (139 437)  (139 437)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (41 5)  (149 437)  (149 437)  LC_2 Logic Functioning bit
 (43 5)  (151 437)  (151 437)  LC_2 Logic Functioning bit
 (48 5)  (156 437)  (156 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (32 6)  (140 438)  (140 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 438)  (141 438)  routing T_2_27.lc_trk_g3_3 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (142 438)  (142 438)  routing T_2_27.lc_trk_g3_3 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 438)  (144 438)  LC_3 Logic Functioning bit
 (37 6)  (145 438)  (145 438)  LC_3 Logic Functioning bit
 (48 6)  (156 438)  (156 438)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (158 438)  (158 438)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (130 439)  (130 439)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (132 439)  (132 439)  routing T_2_27.top_op_6 <X> T_2_27.lc_trk_g1_6
 (25 7)  (133 439)  (133 439)  routing T_2_27.top_op_6 <X> T_2_27.lc_trk_g1_6
 (31 7)  (139 439)  (139 439)  routing T_2_27.lc_trk_g3_3 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (144 439)  (144 439)  LC_3 Logic Functioning bit
 (37 7)  (145 439)  (145 439)  LC_3 Logic Functioning bit
 (27 8)  (135 440)  (135 440)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 440)  (136 440)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 440)  (137 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 440)  (140 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (145 440)  (145 440)  LC_4 Logic Functioning bit
 (39 8)  (147 440)  (147 440)  LC_4 Logic Functioning bit
 (41 8)  (149 440)  (149 440)  LC_4 Logic Functioning bit
 (43 8)  (151 440)  (151 440)  LC_4 Logic Functioning bit
 (26 9)  (134 441)  (134 441)  routing T_2_27.lc_trk_g3_3 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (135 441)  (135 441)  routing T_2_27.lc_trk_g3_3 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 441)  (136 441)  routing T_2_27.lc_trk_g3_3 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 441)  (137 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 441)  (138 441)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 441)  (139 441)  routing T_2_27.lc_trk_g0_3 <X> T_2_27.wire_logic_cluster/lc_4/in_3
 (36 9)  (144 441)  (144 441)  LC_4 Logic Functioning bit
 (37 9)  (145 441)  (145 441)  LC_4 Logic Functioning bit
 (38 9)  (146 441)  (146 441)  LC_4 Logic Functioning bit
 (39 9)  (147 441)  (147 441)  LC_4 Logic Functioning bit
 (21 12)  (129 444)  (129 444)  routing T_2_27.rgt_op_3 <X> T_2_27.lc_trk_g3_3
 (22 12)  (130 444)  (130 444)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (132 444)  (132 444)  routing T_2_27.rgt_op_3 <X> T_2_27.lc_trk_g3_3
 (25 12)  (133 444)  (133 444)  routing T_2_27.wire_logic_cluster/lc_2/out <X> T_2_27.lc_trk_g3_2
 (22 13)  (130 445)  (130 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (7 14)  (115 446)  (115 446)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (119 446)  (119 446)  routing T_2_27.sp4_h_r_5 <X> T_2_27.sp4_v_t_46
 (13 14)  (121 446)  (121 446)  routing T_2_27.sp4_h_r_5 <X> T_2_27.sp4_v_t_46
 (12 15)  (120 447)  (120 447)  routing T_2_27.sp4_h_r_5 <X> T_2_27.sp4_v_t_46


LogicTile_3_27

 (14 0)  (176 432)  (176 432)  routing T_3_27.wire_logic_cluster/lc_0/out <X> T_3_27.lc_trk_g0_0
 (25 0)  (187 432)  (187 432)  routing T_3_27.wire_logic_cluster/lc_2/out <X> T_3_27.lc_trk_g0_2
 (28 0)  (190 432)  (190 432)  routing T_3_27.lc_trk_g2_3 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 432)  (191 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 432)  (194 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 432)  (195 432)  routing T_3_27.lc_trk_g3_0 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (196 432)  (196 432)  routing T_3_27.lc_trk_g3_0 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (40 0)  (202 432)  (202 432)  LC_0 Logic Functioning bit
 (41 0)  (203 432)  (203 432)  LC_0 Logic Functioning bit
 (42 0)  (204 432)  (204 432)  LC_0 Logic Functioning bit
 (43 0)  (205 432)  (205 432)  LC_0 Logic Functioning bit
 (44 0)  (206 432)  (206 432)  LC_0 Logic Functioning bit
 (17 1)  (179 433)  (179 433)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (184 433)  (184 433)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (192 433)  (192 433)  routing T_3_27.lc_trk_g2_3 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 433)  (194 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (202 433)  (202 433)  LC_0 Logic Functioning bit
 (41 1)  (203 433)  (203 433)  LC_0 Logic Functioning bit
 (42 1)  (204 433)  (204 433)  LC_0 Logic Functioning bit
 (43 1)  (205 433)  (205 433)  LC_0 Logic Functioning bit
 (49 1)  (211 433)  (211 433)  Carry_In_Mux bit 

 (27 2)  (189 434)  (189 434)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (190 434)  (190 434)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 434)  (191 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 434)  (192 434)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 434)  (193 434)  routing T_3_27.lc_trk_g2_6 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 434)  (194 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 434)  (195 434)  routing T_3_27.lc_trk_g2_6 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (40 2)  (202 434)  (202 434)  LC_1 Logic Functioning bit
 (41 2)  (203 434)  (203 434)  LC_1 Logic Functioning bit
 (42 2)  (204 434)  (204 434)  LC_1 Logic Functioning bit
 (43 2)  (205 434)  (205 434)  LC_1 Logic Functioning bit
 (44 2)  (206 434)  (206 434)  LC_1 Logic Functioning bit
 (30 3)  (192 435)  (192 435)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (193 435)  (193 435)  routing T_3_27.lc_trk_g2_6 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 435)  (194 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (195 435)  (195 435)  routing T_3_27.lc_trk_g2_1 <X> T_3_27.input_2_1
 (40 3)  (202 435)  (202 435)  LC_1 Logic Functioning bit
 (41 3)  (203 435)  (203 435)  LC_1 Logic Functioning bit
 (42 3)  (204 435)  (204 435)  LC_1 Logic Functioning bit
 (43 3)  (205 435)  (205 435)  LC_1 Logic Functioning bit
 (25 4)  (187 436)  (187 436)  routing T_3_27.lft_op_2 <X> T_3_27.lc_trk_g1_2
 (27 4)  (189 436)  (189 436)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 436)  (190 436)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 436)  (191 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (193 436)  (193 436)  routing T_3_27.lc_trk_g2_5 <X> T_3_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 436)  (194 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 436)  (195 436)  routing T_3_27.lc_trk_g2_5 <X> T_3_27.wire_logic_cluster/lc_2/in_3
 (40 4)  (202 436)  (202 436)  LC_2 Logic Functioning bit
 (41 4)  (203 436)  (203 436)  LC_2 Logic Functioning bit
 (42 4)  (204 436)  (204 436)  LC_2 Logic Functioning bit
 (43 4)  (205 436)  (205 436)  LC_2 Logic Functioning bit
 (44 4)  (206 436)  (206 436)  LC_2 Logic Functioning bit
 (22 5)  (184 437)  (184 437)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (186 437)  (186 437)  routing T_3_27.lft_op_2 <X> T_3_27.lc_trk_g1_2
 (30 5)  (192 437)  (192 437)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (32 5)  (194 437)  (194 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (197 437)  (197 437)  routing T_3_27.lc_trk_g0_2 <X> T_3_27.input_2_2
 (40 5)  (202 437)  (202 437)  LC_2 Logic Functioning bit
 (41 5)  (203 437)  (203 437)  LC_2 Logic Functioning bit
 (42 5)  (204 437)  (204 437)  LC_2 Logic Functioning bit
 (43 5)  (205 437)  (205 437)  LC_2 Logic Functioning bit
 (32 6)  (194 438)  (194 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 438)  (198 438)  LC_3 Logic Functioning bit
 (37 6)  (199 438)  (199 438)  LC_3 Logic Functioning bit
 (38 6)  (200 438)  (200 438)  LC_3 Logic Functioning bit
 (39 6)  (201 438)  (201 438)  LC_3 Logic Functioning bit
 (36 7)  (198 439)  (198 439)  LC_3 Logic Functioning bit
 (37 7)  (199 439)  (199 439)  LC_3 Logic Functioning bit
 (38 7)  (200 439)  (200 439)  LC_3 Logic Functioning bit
 (39 7)  (201 439)  (201 439)  LC_3 Logic Functioning bit
 (17 8)  (179 440)  (179 440)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 440)  (180 440)  routing T_3_27.wire_logic_cluster/lc_1/out <X> T_3_27.lc_trk_g2_1
 (21 8)  (183 440)  (183 440)  routing T_3_27.rgt_op_3 <X> T_3_27.lc_trk_g2_3
 (22 8)  (184 440)  (184 440)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (186 440)  (186 440)  routing T_3_27.rgt_op_3 <X> T_3_27.lc_trk_g2_3
 (32 8)  (194 440)  (194 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (196 440)  (196 440)  routing T_3_27.lc_trk_g1_2 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (198 440)  (198 440)  LC_4 Logic Functioning bit
 (37 8)  (199 440)  (199 440)  LC_4 Logic Functioning bit
 (50 8)  (212 440)  (212 440)  Cascade bit: LH_LC04_inmux02_5

 (31 9)  (193 441)  (193 441)  routing T_3_27.lc_trk_g1_2 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (36 9)  (198 441)  (198 441)  LC_4 Logic Functioning bit
 (37 9)  (199 441)  (199 441)  LC_4 Logic Functioning bit
 (48 9)  (210 441)  (210 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (179 442)  (179 442)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (180 442)  (180 442)  routing T_3_27.bnl_op_5 <X> T_3_27.lc_trk_g2_5
 (25 10)  (187 442)  (187 442)  routing T_3_27.bnl_op_6 <X> T_3_27.lc_trk_g2_6
 (18 11)  (180 443)  (180 443)  routing T_3_27.bnl_op_5 <X> T_3_27.lc_trk_g2_5
 (22 11)  (184 443)  (184 443)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (187 443)  (187 443)  routing T_3_27.bnl_op_6 <X> T_3_27.lc_trk_g2_6
 (14 12)  (176 444)  (176 444)  routing T_3_27.bnl_op_0 <X> T_3_27.lc_trk_g3_0
 (15 12)  (177 444)  (177 444)  routing T_3_27.tnl_op_1 <X> T_3_27.lc_trk_g3_1
 (17 12)  (179 444)  (179 444)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (187 444)  (187 444)  routing T_3_27.rgt_op_2 <X> T_3_27.lc_trk_g3_2
 (27 12)  (189 444)  (189 444)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 444)  (190 444)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 444)  (191 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 444)  (192 444)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (193 444)  (193 444)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 444)  (194 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 444)  (195 444)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 444)  (196 444)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (7 13)  (169 445)  (169 445)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (176 445)  (176 445)  routing T_3_27.bnl_op_0 <X> T_3_27.lc_trk_g3_0
 (17 13)  (179 445)  (179 445)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (180 445)  (180 445)  routing T_3_27.tnl_op_1 <X> T_3_27.lc_trk_g3_1
 (22 13)  (184 445)  (184 445)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (186 445)  (186 445)  routing T_3_27.rgt_op_2 <X> T_3_27.lc_trk_g3_2
 (27 13)  (189 445)  (189 445)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 445)  (190 445)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 445)  (191 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (193 445)  (193 445)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (41 13)  (203 445)  (203 445)  LC_6 Logic Functioning bit
 (43 13)  (205 445)  (205 445)  LC_6 Logic Functioning bit
 (51 13)  (213 445)  (213 445)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (215 445)  (215 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (21 14)  (183 446)  (183 446)  routing T_3_27.rgt_op_7 <X> T_3_27.lc_trk_g3_7
 (22 14)  (184 446)  (184 446)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (186 446)  (186 446)  routing T_3_27.rgt_op_7 <X> T_3_27.lc_trk_g3_7
 (14 15)  (176 447)  (176 447)  routing T_3_27.sp4_h_l_17 <X> T_3_27.lc_trk_g3_4
 (15 15)  (177 447)  (177 447)  routing T_3_27.sp4_h_l_17 <X> T_3_27.lc_trk_g3_4
 (16 15)  (178 447)  (178 447)  routing T_3_27.sp4_h_l_17 <X> T_3_27.lc_trk_g3_4
 (17 15)  (179 447)  (179 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (184 447)  (184 447)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (186 447)  (186 447)  routing T_3_27.tnl_op_6 <X> T_3_27.lc_trk_g3_6
 (25 15)  (187 447)  (187 447)  routing T_3_27.tnl_op_6 <X> T_3_27.lc_trk_g3_6


LogicTile_4_27

 (0 2)  (216 434)  (216 434)  routing T_4_27.glb_netwk_7 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (1 2)  (217 434)  (217 434)  routing T_4_27.glb_netwk_7 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (2 2)  (218 434)  (218 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (237 434)  (237 434)  routing T_4_27.sp4_v_b_7 <X> T_4_27.lc_trk_g0_7
 (22 2)  (238 434)  (238 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (239 434)  (239 434)  routing T_4_27.sp4_v_b_7 <X> T_4_27.lc_trk_g0_7
 (0 3)  (216 435)  (216 435)  routing T_4_27.glb_netwk_7 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (0 4)  (216 436)  (216 436)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_7/cen
 (1 4)  (217 436)  (217 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (237 436)  (237 436)  routing T_4_27.sp4_v_b_11 <X> T_4_27.lc_trk_g1_3
 (22 4)  (238 436)  (238 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (239 436)  (239 436)  routing T_4_27.sp4_v_b_11 <X> T_4_27.lc_trk_g1_3
 (31 4)  (247 436)  (247 436)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 436)  (248 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (252 436)  (252 436)  LC_2 Logic Functioning bit
 (37 4)  (253 436)  (253 436)  LC_2 Logic Functioning bit
 (38 4)  (254 436)  (254 436)  LC_2 Logic Functioning bit
 (39 4)  (255 436)  (255 436)  LC_2 Logic Functioning bit
 (45 4)  (261 436)  (261 436)  LC_2 Logic Functioning bit
 (1 5)  (217 437)  (217 437)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_7/cen
 (21 5)  (237 437)  (237 437)  routing T_4_27.sp4_v_b_11 <X> T_4_27.lc_trk_g1_3
 (31 5)  (247 437)  (247 437)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (252 437)  (252 437)  LC_2 Logic Functioning bit
 (37 5)  (253 437)  (253 437)  LC_2 Logic Functioning bit
 (38 5)  (254 437)  (254 437)  LC_2 Logic Functioning bit
 (39 5)  (255 437)  (255 437)  LC_2 Logic Functioning bit
 (45 5)  (261 437)  (261 437)  LC_2 Logic Functioning bit
 (32 6)  (248 438)  (248 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 438)  (250 438)  routing T_4_27.lc_trk_g1_3 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 438)  (252 438)  LC_3 Logic Functioning bit
 (37 6)  (253 438)  (253 438)  LC_3 Logic Functioning bit
 (38 6)  (254 438)  (254 438)  LC_3 Logic Functioning bit
 (39 6)  (255 438)  (255 438)  LC_3 Logic Functioning bit
 (45 6)  (261 438)  (261 438)  LC_3 Logic Functioning bit
 (31 7)  (247 439)  (247 439)  routing T_4_27.lc_trk_g1_3 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (252 439)  (252 439)  LC_3 Logic Functioning bit
 (37 7)  (253 439)  (253 439)  LC_3 Logic Functioning bit
 (38 7)  (254 439)  (254 439)  LC_3 Logic Functioning bit
 (39 7)  (255 439)  (255 439)  LC_3 Logic Functioning bit
 (45 7)  (261 439)  (261 439)  LC_3 Logic Functioning bit
 (7 9)  (223 441)  (223 441)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (238 441)  (238 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (239 441)  (239 441)  routing T_4_27.sp4_v_b_42 <X> T_4_27.lc_trk_g2_2
 (24 9)  (240 441)  (240 441)  routing T_4_27.sp4_v_b_42 <X> T_4_27.lc_trk_g2_2
 (22 12)  (238 444)  (238 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (239 444)  (239 444)  routing T_4_27.sp4_h_r_27 <X> T_4_27.lc_trk_g3_3
 (24 12)  (240 444)  (240 444)  routing T_4_27.sp4_h_r_27 <X> T_4_27.lc_trk_g3_3
 (21 13)  (237 445)  (237 445)  routing T_4_27.sp4_h_r_27 <X> T_4_27.lc_trk_g3_3
 (1 14)  (217 446)  (217 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (223 446)  (223 446)  Column buffer control bit: LH_colbuf_cntl_7

 (32 14)  (248 446)  (248 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 446)  (249 446)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (250 446)  (250 446)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 446)  (252 446)  LC_7 Logic Functioning bit
 (37 14)  (253 446)  (253 446)  LC_7 Logic Functioning bit
 (38 14)  (254 446)  (254 446)  LC_7 Logic Functioning bit
 (39 14)  (255 446)  (255 446)  LC_7 Logic Functioning bit
 (45 14)  (261 446)  (261 446)  LC_7 Logic Functioning bit
 (31 15)  (247 447)  (247 447)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (252 447)  (252 447)  LC_7 Logic Functioning bit
 (37 15)  (253 447)  (253 447)  LC_7 Logic Functioning bit
 (38 15)  (254 447)  (254 447)  LC_7 Logic Functioning bit
 (39 15)  (255 447)  (255 447)  LC_7 Logic Functioning bit
 (45 15)  (261 447)  (261 447)  LC_7 Logic Functioning bit


LogicTile_5_27

 (9 6)  (279 438)  (279 438)  routing T_5_27.sp4_v_b_4 <X> T_5_27.sp4_h_l_41


RAM_Tile_6_27

 (5 6)  (329 438)  (329 438)  routing T_6_27.sp4_v_b_3 <X> T_6_27.sp4_h_l_38
 (13 7)  (337 439)  (337 439)  routing T_6_27.sp4_v_b_0 <X> T_6_27.sp4_h_l_40


LogicTile_7_27



LogicTile_8_27



LogicTile_9_27

 (7 9)  (481 441)  (481 441)  Column buffer control bit: LH_colbuf_cntl_0

 (7 14)  (481 446)  (481 446)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_10_27



LogicTile_11_27



LogicTile_12_27



LogicTile_13_27

 (3 13)  (697 445)  (697 445)  routing T_13_27.sp12_h_l_22 <X> T_13_27.sp12_h_r_1
 (4 14)  (698 446)  (698 446)  routing T_13_27.sp4_v_b_9 <X> T_13_27.sp4_v_t_44


LogicTile_14_27



LogicTile_15_27



LogicTile_16_27



LogicTile_17_27



LogicTile_18_27



RAM_Tile_19_27



LogicTile_20_27



LogicTile_21_27



LogicTile_22_27



LogicTile_23_27



LogicTile_24_27



IpCon_Tile_25_27

 (36 0)  (1366 432)  (1366 432)  LC_0 Logic Functioning bit
 (37 0)  (1367 432)  (1367 432)  LC_0 Logic Functioning bit
 (42 0)  (1372 432)  (1372 432)  LC_0 Logic Functioning bit
 (43 0)  (1373 432)  (1373 432)  LC_0 Logic Functioning bit
 (50 0)  (1380 432)  (1380 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 433)  (1366 433)  LC_0 Logic Functioning bit
 (37 1)  (1367 433)  (1367 433)  LC_0 Logic Functioning bit
 (42 1)  (1372 433)  (1372 433)  LC_0 Logic Functioning bit
 (43 1)  (1373 433)  (1373 433)  LC_0 Logic Functioning bit
 (36 2)  (1366 434)  (1366 434)  LC_1 Logic Functioning bit
 (37 2)  (1367 434)  (1367 434)  LC_1 Logic Functioning bit
 (42 2)  (1372 434)  (1372 434)  LC_1 Logic Functioning bit
 (43 2)  (1373 434)  (1373 434)  LC_1 Logic Functioning bit
 (50 2)  (1380 434)  (1380 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 435)  (1366 435)  LC_1 Logic Functioning bit
 (37 3)  (1367 435)  (1367 435)  LC_1 Logic Functioning bit
 (42 3)  (1372 435)  (1372 435)  LC_1 Logic Functioning bit
 (43 3)  (1373 435)  (1373 435)  LC_1 Logic Functioning bit
 (36 4)  (1366 436)  (1366 436)  LC_2 Logic Functioning bit
 (37 4)  (1367 436)  (1367 436)  LC_2 Logic Functioning bit
 (42 4)  (1372 436)  (1372 436)  LC_2 Logic Functioning bit
 (43 4)  (1373 436)  (1373 436)  LC_2 Logic Functioning bit
 (50 4)  (1380 436)  (1380 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 437)  (1366 437)  LC_2 Logic Functioning bit
 (37 5)  (1367 437)  (1367 437)  LC_2 Logic Functioning bit
 (42 5)  (1372 437)  (1372 437)  LC_2 Logic Functioning bit
 (43 5)  (1373 437)  (1373 437)  LC_2 Logic Functioning bit
 (36 6)  (1366 438)  (1366 438)  LC_3 Logic Functioning bit
 (37 6)  (1367 438)  (1367 438)  LC_3 Logic Functioning bit
 (42 6)  (1372 438)  (1372 438)  LC_3 Logic Functioning bit
 (43 6)  (1373 438)  (1373 438)  LC_3 Logic Functioning bit
 (50 6)  (1380 438)  (1380 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 439)  (1366 439)  LC_3 Logic Functioning bit
 (37 7)  (1367 439)  (1367 439)  LC_3 Logic Functioning bit
 (42 7)  (1372 439)  (1372 439)  LC_3 Logic Functioning bit
 (43 7)  (1373 439)  (1373 439)  LC_3 Logic Functioning bit
 (36 8)  (1366 440)  (1366 440)  LC_4 Logic Functioning bit
 (37 8)  (1367 440)  (1367 440)  LC_4 Logic Functioning bit
 (42 8)  (1372 440)  (1372 440)  LC_4 Logic Functioning bit
 (43 8)  (1373 440)  (1373 440)  LC_4 Logic Functioning bit
 (50 8)  (1380 440)  (1380 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 441)  (1366 441)  LC_4 Logic Functioning bit
 (37 9)  (1367 441)  (1367 441)  LC_4 Logic Functioning bit
 (42 9)  (1372 441)  (1372 441)  LC_4 Logic Functioning bit
 (43 9)  (1373 441)  (1373 441)  LC_4 Logic Functioning bit
 (36 10)  (1366 442)  (1366 442)  LC_5 Logic Functioning bit
 (37 10)  (1367 442)  (1367 442)  LC_5 Logic Functioning bit
 (42 10)  (1372 442)  (1372 442)  LC_5 Logic Functioning bit
 (43 10)  (1373 442)  (1373 442)  LC_5 Logic Functioning bit
 (50 10)  (1380 442)  (1380 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 443)  (1366 443)  LC_5 Logic Functioning bit
 (37 11)  (1367 443)  (1367 443)  LC_5 Logic Functioning bit
 (42 11)  (1372 443)  (1372 443)  LC_5 Logic Functioning bit
 (43 11)  (1373 443)  (1373 443)  LC_5 Logic Functioning bit
 (36 12)  (1366 444)  (1366 444)  LC_6 Logic Functioning bit
 (37 12)  (1367 444)  (1367 444)  LC_6 Logic Functioning bit
 (42 12)  (1372 444)  (1372 444)  LC_6 Logic Functioning bit
 (43 12)  (1373 444)  (1373 444)  LC_6 Logic Functioning bit
 (50 12)  (1380 444)  (1380 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 445)  (1366 445)  LC_6 Logic Functioning bit
 (37 13)  (1367 445)  (1367 445)  LC_6 Logic Functioning bit
 (42 13)  (1372 445)  (1372 445)  LC_6 Logic Functioning bit
 (43 13)  (1373 445)  (1373 445)  LC_6 Logic Functioning bit
 (36 14)  (1366 446)  (1366 446)  LC_7 Logic Functioning bit
 (37 14)  (1367 446)  (1367 446)  LC_7 Logic Functioning bit
 (42 14)  (1372 446)  (1372 446)  LC_7 Logic Functioning bit
 (43 14)  (1373 446)  (1373 446)  LC_7 Logic Functioning bit
 (50 14)  (1380 446)  (1380 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (3 15)  (1333 447)  (1333 447)  routing T_25_27.sp12_h_l_22 <X> T_25_27.sp12_v_t_22
 (36 15)  (1366 447)  (1366 447)  LC_7 Logic Functioning bit
 (37 15)  (1367 447)  (1367 447)  LC_7 Logic Functioning bit
 (42 15)  (1372 447)  (1372 447)  LC_7 Logic Functioning bit
 (43 15)  (1373 447)  (1373 447)  LC_7 Logic Functioning bit


DSP_Tile_0_26



LogicTile_1_26



LogicTile_2_26

 (21 0)  (129 416)  (129 416)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g0_3
 (22 0)  (130 416)  (130 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (131 416)  (131 416)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g0_3
 (24 0)  (132 416)  (132 416)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g0_3
 (27 0)  (135 416)  (135 416)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (136 416)  (136 416)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 416)  (137 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 416)  (140 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (142 416)  (142 416)  routing T_2_26.lc_trk_g1_0 <X> T_2_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 416)  (144 416)  LC_0 Logic Functioning bit
 (38 0)  (146 416)  (146 416)  LC_0 Logic Functioning bit
 (39 0)  (147 416)  (147 416)  LC_0 Logic Functioning bit
 (45 0)  (153 416)  (153 416)  LC_0 Logic Functioning bit
 (21 1)  (129 417)  (129 417)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g0_3
 (22 1)  (130 417)  (130 417)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (132 417)  (132 417)  routing T_2_26.bot_op_2 <X> T_2_26.lc_trk_g0_2
 (28 1)  (136 417)  (136 417)  routing T_2_26.lc_trk_g2_0 <X> T_2_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 417)  (137 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (138 417)  (138 417)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 417)  (140 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (142 417)  (142 417)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.input_2_0
 (35 1)  (143 417)  (143 417)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.input_2_0
 (36 1)  (144 417)  (144 417)  LC_0 Logic Functioning bit
 (37 1)  (145 417)  (145 417)  LC_0 Logic Functioning bit
 (38 1)  (146 417)  (146 417)  LC_0 Logic Functioning bit
 (45 1)  (153 417)  (153 417)  LC_0 Logic Functioning bit
 (0 2)  (108 418)  (108 418)  routing T_2_26.glb_netwk_7 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (1 2)  (109 418)  (109 418)  routing T_2_26.glb_netwk_7 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (2 2)  (110 418)  (110 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 418)  (122 418)  routing T_2_26.sp4_v_t_1 <X> T_2_26.lc_trk_g0_4
 (25 2)  (133 418)  (133 418)  routing T_2_26.sp4_v_t_3 <X> T_2_26.lc_trk_g0_6
 (28 2)  (136 418)  (136 418)  routing T_2_26.lc_trk_g2_0 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 418)  (137 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 418)  (139 418)  routing T_2_26.lc_trk_g0_6 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 418)  (140 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (144 418)  (144 418)  LC_1 Logic Functioning bit
 (38 2)  (146 418)  (146 418)  LC_1 Logic Functioning bit
 (39 2)  (147 418)  (147 418)  LC_1 Logic Functioning bit
 (45 2)  (153 418)  (153 418)  LC_1 Logic Functioning bit
 (46 2)  (154 418)  (154 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (108 419)  (108 419)  routing T_2_26.glb_netwk_7 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (14 3)  (122 419)  (122 419)  routing T_2_26.sp4_v_t_1 <X> T_2_26.lc_trk_g0_4
 (16 3)  (124 419)  (124 419)  routing T_2_26.sp4_v_t_1 <X> T_2_26.lc_trk_g0_4
 (17 3)  (125 419)  (125 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (130 419)  (130 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (131 419)  (131 419)  routing T_2_26.sp4_v_t_3 <X> T_2_26.lc_trk_g0_6
 (25 3)  (133 419)  (133 419)  routing T_2_26.sp4_v_t_3 <X> T_2_26.lc_trk_g0_6
 (26 3)  (134 419)  (134 419)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (135 419)  (135 419)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 419)  (136 419)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 419)  (137 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 419)  (139 419)  routing T_2_26.lc_trk_g0_6 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 419)  (140 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (143 419)  (143 419)  routing T_2_26.lc_trk_g0_3 <X> T_2_26.input_2_1
 (36 3)  (144 419)  (144 419)  LC_1 Logic Functioning bit
 (37 3)  (145 419)  (145 419)  LC_1 Logic Functioning bit
 (39 3)  (147 419)  (147 419)  LC_1 Logic Functioning bit
 (45 3)  (153 419)  (153 419)  LC_1 Logic Functioning bit
 (48 3)  (156 419)  (156 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (123 420)  (123 420)  routing T_2_26.bot_op_1 <X> T_2_26.lc_trk_g1_1
 (17 4)  (125 420)  (125 420)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (129 420)  (129 420)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g1_3
 (22 4)  (130 420)  (130 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (131 420)  (131 420)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g1_3
 (24 4)  (132 420)  (132 420)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g1_3
 (25 4)  (133 420)  (133 420)  routing T_2_26.sp4_v_b_10 <X> T_2_26.lc_trk_g1_2
 (27 4)  (135 420)  (135 420)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (136 420)  (136 420)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 420)  (137 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 420)  (140 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 420)  (141 420)  routing T_2_26.lc_trk_g2_1 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 420)  (144 420)  LC_2 Logic Functioning bit
 (38 4)  (146 420)  (146 420)  LC_2 Logic Functioning bit
 (39 4)  (147 420)  (147 420)  LC_2 Logic Functioning bit
 (45 4)  (153 420)  (153 420)  LC_2 Logic Functioning bit
 (15 5)  (123 421)  (123 421)  routing T_2_26.bot_op_0 <X> T_2_26.lc_trk_g1_0
 (17 5)  (125 421)  (125 421)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (129 421)  (129 421)  routing T_2_26.sp4_h_r_19 <X> T_2_26.lc_trk_g1_3
 (22 5)  (130 421)  (130 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (131 421)  (131 421)  routing T_2_26.sp4_v_b_10 <X> T_2_26.lc_trk_g1_2
 (25 5)  (133 421)  (133 421)  routing T_2_26.sp4_v_b_10 <X> T_2_26.lc_trk_g1_2
 (28 5)  (136 421)  (136 421)  routing T_2_26.lc_trk_g2_0 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 421)  (137 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 421)  (138 421)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 421)  (140 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (142 421)  (142 421)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.input_2_2
 (35 5)  (143 421)  (143 421)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.input_2_2
 (36 5)  (144 421)  (144 421)  LC_2 Logic Functioning bit
 (37 5)  (145 421)  (145 421)  LC_2 Logic Functioning bit
 (38 5)  (146 421)  (146 421)  LC_2 Logic Functioning bit
 (45 5)  (153 421)  (153 421)  LC_2 Logic Functioning bit
 (48 5)  (156 421)  (156 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (26 6)  (134 422)  (134 422)  routing T_2_26.lc_trk_g1_4 <X> T_2_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (135 422)  (135 422)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 422)  (137 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 422)  (140 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 422)  (141 422)  routing T_2_26.lc_trk_g2_0 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 422)  (144 422)  LC_3 Logic Functioning bit
 (38 6)  (146 422)  (146 422)  LC_3 Logic Functioning bit
 (43 6)  (151 422)  (151 422)  LC_3 Logic Functioning bit
 (45 6)  (153 422)  (153 422)  LC_3 Logic Functioning bit
 (48 6)  (156 422)  (156 422)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (122 423)  (122 423)  routing T_2_26.top_op_4 <X> T_2_26.lc_trk_g1_4
 (15 7)  (123 423)  (123 423)  routing T_2_26.top_op_4 <X> T_2_26.lc_trk_g1_4
 (17 7)  (125 423)  (125 423)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (135 423)  (135 423)  routing T_2_26.lc_trk_g1_4 <X> T_2_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 423)  (137 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 423)  (138 423)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (32 7)  (140 423)  (140 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (141 423)  (141 423)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.input_2_3
 (34 7)  (142 423)  (142 423)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.input_2_3
 (35 7)  (143 423)  (143 423)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.input_2_3
 (37 7)  (145 423)  (145 423)  LC_3 Logic Functioning bit
 (40 7)  (148 423)  (148 423)  LC_3 Logic Functioning bit
 (42 7)  (150 423)  (150 423)  LC_3 Logic Functioning bit
 (45 7)  (153 423)  (153 423)  LC_3 Logic Functioning bit
 (17 8)  (125 424)  (125 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 8)  (135 424)  (135 424)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 424)  (136 424)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 424)  (137 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 424)  (140 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (142 424)  (142 424)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 424)  (144 424)  LC_4 Logic Functioning bit
 (38 8)  (146 424)  (146 424)  LC_4 Logic Functioning bit
 (39 8)  (147 424)  (147 424)  LC_4 Logic Functioning bit
 (45 8)  (153 424)  (153 424)  LC_4 Logic Functioning bit
 (7 9)  (115 425)  (115 425)  Column buffer control bit: LH_colbuf_cntl_0

 (17 9)  (125 425)  (125 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (136 425)  (136 425)  routing T_2_26.lc_trk_g2_0 <X> T_2_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 425)  (137 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 425)  (138 425)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 425)  (139 425)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (140 425)  (140 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (142 425)  (142 425)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.input_2_4
 (35 9)  (143 425)  (143 425)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.input_2_4
 (36 9)  (144 425)  (144 425)  LC_4 Logic Functioning bit
 (37 9)  (145 425)  (145 425)  LC_4 Logic Functioning bit
 (38 9)  (146 425)  (146 425)  LC_4 Logic Functioning bit
 (45 9)  (153 425)  (153 425)  LC_4 Logic Functioning bit
 (48 9)  (156 425)  (156 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (28 10)  (136 426)  (136 426)  routing T_2_26.lc_trk_g2_0 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 426)  (137 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 426)  (140 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (144 426)  (144 426)  LC_5 Logic Functioning bit
 (38 10)  (146 426)  (146 426)  LC_5 Logic Functioning bit
 (39 10)  (147 426)  (147 426)  LC_5 Logic Functioning bit
 (45 10)  (153 426)  (153 426)  LC_5 Logic Functioning bit
 (26 11)  (134 427)  (134 427)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (135 427)  (135 427)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 427)  (136 427)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 427)  (137 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 427)  (139 427)  routing T_2_26.lc_trk_g0_2 <X> T_2_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (140 427)  (140 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (143 427)  (143 427)  routing T_2_26.lc_trk_g0_3 <X> T_2_26.input_2_5
 (36 11)  (144 427)  (144 427)  LC_5 Logic Functioning bit
 (37 11)  (145 427)  (145 427)  LC_5 Logic Functioning bit
 (39 11)  (147 427)  (147 427)  LC_5 Logic Functioning bit
 (45 11)  (153 427)  (153 427)  LC_5 Logic Functioning bit
 (25 12)  (133 428)  (133 428)  routing T_2_26.sp4_v_b_26 <X> T_2_26.lc_trk_g3_2
 (29 12)  (137 428)  (137 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 428)  (140 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 428)  (141 428)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (142 428)  (142 428)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 428)  (144 428)  LC_6 Logic Functioning bit
 (37 12)  (145 428)  (145 428)  LC_6 Logic Functioning bit
 (42 12)  (150 428)  (150 428)  LC_6 Logic Functioning bit
 (43 12)  (151 428)  (151 428)  LC_6 Logic Functioning bit
 (45 12)  (153 428)  (153 428)  LC_6 Logic Functioning bit
 (22 13)  (130 429)  (130 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (131 429)  (131 429)  routing T_2_26.sp4_v_b_26 <X> T_2_26.lc_trk_g3_2
 (28 13)  (136 429)  (136 429)  routing T_2_26.lc_trk_g2_0 <X> T_2_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 429)  (137 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (138 429)  (138 429)  routing T_2_26.lc_trk_g0_3 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (139 429)  (139 429)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (140 429)  (140 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (142 429)  (142 429)  routing T_2_26.lc_trk_g1_1 <X> T_2_26.input_2_6
 (36 13)  (144 429)  (144 429)  LC_6 Logic Functioning bit
 (37 13)  (145 429)  (145 429)  LC_6 Logic Functioning bit
 (45 13)  (153 429)  (153 429)  LC_6 Logic Functioning bit
 (1 14)  (109 430)  (109 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (115 430)  (115 430)  Column buffer control bit: LH_colbuf_cntl_7

 (28 14)  (136 430)  (136 430)  routing T_2_26.lc_trk_g2_0 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 430)  (137 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (139 430)  (139 430)  routing T_2_26.lc_trk_g0_4 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 430)  (140 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (144 430)  (144 430)  LC_7 Logic Functioning bit
 (38 14)  (146 430)  (146 430)  LC_7 Logic Functioning bit
 (39 14)  (147 430)  (147 430)  LC_7 Logic Functioning bit
 (45 14)  (153 430)  (153 430)  LC_7 Logic Functioning bit
 (26 15)  (134 431)  (134 431)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (135 431)  (135 431)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (136 431)  (136 431)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 431)  (137 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (140 431)  (140 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (143 431)  (143 431)  routing T_2_26.lc_trk_g0_3 <X> T_2_26.input_2_7
 (36 15)  (144 431)  (144 431)  LC_7 Logic Functioning bit
 (37 15)  (145 431)  (145 431)  LC_7 Logic Functioning bit
 (39 15)  (147 431)  (147 431)  LC_7 Logic Functioning bit
 (45 15)  (153 431)  (153 431)  LC_7 Logic Functioning bit
 (52 15)  (160 431)  (160 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_3_26

 (14 0)  (176 416)  (176 416)  routing T_3_26.wire_logic_cluster/lc_0/out <X> T_3_26.lc_trk_g0_0
 (17 0)  (179 416)  (179 416)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (180 416)  (180 416)  routing T_3_26.bnr_op_1 <X> T_3_26.lc_trk_g0_1
 (21 0)  (183 416)  (183 416)  routing T_3_26.wire_logic_cluster/lc_3/out <X> T_3_26.lc_trk_g0_3
 (22 0)  (184 416)  (184 416)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (187 416)  (187 416)  routing T_3_26.bnr_op_2 <X> T_3_26.lc_trk_g0_2
 (27 0)  (189 416)  (189 416)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 416)  (190 416)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 416)  (191 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 416)  (192 416)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 416)  (194 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (196 416)  (196 416)  routing T_3_26.lc_trk_g1_2 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (40 0)  (202 416)  (202 416)  LC_0 Logic Functioning bit
 (41 0)  (203 416)  (203 416)  LC_0 Logic Functioning bit
 (42 0)  (204 416)  (204 416)  LC_0 Logic Functioning bit
 (43 0)  (205 416)  (205 416)  LC_0 Logic Functioning bit
 (44 0)  (206 416)  (206 416)  LC_0 Logic Functioning bit
 (17 1)  (179 417)  (179 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (180 417)  (180 417)  routing T_3_26.bnr_op_1 <X> T_3_26.lc_trk_g0_1
 (22 1)  (184 417)  (184 417)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (187 417)  (187 417)  routing T_3_26.bnr_op_2 <X> T_3_26.lc_trk_g0_2
 (30 1)  (192 417)  (192 417)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (193 417)  (193 417)  routing T_3_26.lc_trk_g1_2 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 417)  (194 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (202 417)  (202 417)  LC_0 Logic Functioning bit
 (41 1)  (203 417)  (203 417)  LC_0 Logic Functioning bit
 (42 1)  (204 417)  (204 417)  LC_0 Logic Functioning bit
 (43 1)  (205 417)  (205 417)  LC_0 Logic Functioning bit
 (49 1)  (211 417)  (211 417)  Carry_In_Mux bit 

 (14 2)  (176 418)  (176 418)  routing T_3_26.lft_op_4 <X> T_3_26.lc_trk_g0_4
 (17 2)  (179 418)  (179 418)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (180 418)  (180 418)  routing T_3_26.wire_logic_cluster/lc_5/out <X> T_3_26.lc_trk_g0_5
 (21 2)  (183 418)  (183 418)  routing T_3_26.lft_op_7 <X> T_3_26.lc_trk_g0_7
 (22 2)  (184 418)  (184 418)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (186 418)  (186 418)  routing T_3_26.lft_op_7 <X> T_3_26.lc_trk_g0_7
 (25 2)  (187 418)  (187 418)  routing T_3_26.wire_logic_cluster/lc_6/out <X> T_3_26.lc_trk_g0_6
 (29 2)  (191 418)  (191 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (193 418)  (193 418)  routing T_3_26.lc_trk_g0_4 <X> T_3_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 418)  (194 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (202 418)  (202 418)  LC_1 Logic Functioning bit
 (41 2)  (203 418)  (203 418)  LC_1 Logic Functioning bit
 (42 2)  (204 418)  (204 418)  LC_1 Logic Functioning bit
 (43 2)  (205 418)  (205 418)  LC_1 Logic Functioning bit
 (44 2)  (206 418)  (206 418)  LC_1 Logic Functioning bit
 (15 3)  (177 419)  (177 419)  routing T_3_26.lft_op_4 <X> T_3_26.lc_trk_g0_4
 (17 3)  (179 419)  (179 419)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (184 419)  (184 419)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (192 419)  (192 419)  routing T_3_26.lc_trk_g0_2 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (32 3)  (194 419)  (194 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (195 419)  (195 419)  routing T_3_26.lc_trk_g2_1 <X> T_3_26.input_2_1
 (40 3)  (202 419)  (202 419)  LC_1 Logic Functioning bit
 (41 3)  (203 419)  (203 419)  LC_1 Logic Functioning bit
 (42 3)  (204 419)  (204 419)  LC_1 Logic Functioning bit
 (43 3)  (205 419)  (205 419)  LC_1 Logic Functioning bit
 (13 4)  (175 420)  (175 420)  routing T_3_26.sp4_v_t_40 <X> T_3_26.sp4_v_b_5
 (14 4)  (176 420)  (176 420)  routing T_3_26.bnr_op_0 <X> T_3_26.lc_trk_g1_0
 (16 4)  (178 420)  (178 420)  routing T_3_26.sp4_v_b_1 <X> T_3_26.lc_trk_g1_1
 (17 4)  (179 420)  (179 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (180 420)  (180 420)  routing T_3_26.sp4_v_b_1 <X> T_3_26.lc_trk_g1_1
 (25 4)  (187 420)  (187 420)  routing T_3_26.lft_op_2 <X> T_3_26.lc_trk_g1_2
 (27 4)  (189 420)  (189 420)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 420)  (190 420)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 420)  (191 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (193 420)  (193 420)  routing T_3_26.lc_trk_g0_7 <X> T_3_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 420)  (194 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (202 420)  (202 420)  LC_2 Logic Functioning bit
 (41 4)  (203 420)  (203 420)  LC_2 Logic Functioning bit
 (42 4)  (204 420)  (204 420)  LC_2 Logic Functioning bit
 (43 4)  (205 420)  (205 420)  LC_2 Logic Functioning bit
 (44 4)  (206 420)  (206 420)  LC_2 Logic Functioning bit
 (14 5)  (176 421)  (176 421)  routing T_3_26.bnr_op_0 <X> T_3_26.lc_trk_g1_0
 (17 5)  (179 421)  (179 421)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (184 421)  (184 421)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (186 421)  (186 421)  routing T_3_26.lft_op_2 <X> T_3_26.lc_trk_g1_2
 (30 5)  (192 421)  (192 421)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (193 421)  (193 421)  routing T_3_26.lc_trk_g0_7 <X> T_3_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 421)  (194 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (195 421)  (195 421)  routing T_3_26.lc_trk_g2_2 <X> T_3_26.input_2_2
 (35 5)  (197 421)  (197 421)  routing T_3_26.lc_trk_g2_2 <X> T_3_26.input_2_2
 (40 5)  (202 421)  (202 421)  LC_2 Logic Functioning bit
 (41 5)  (203 421)  (203 421)  LC_2 Logic Functioning bit
 (42 5)  (204 421)  (204 421)  LC_2 Logic Functioning bit
 (43 5)  (205 421)  (205 421)  LC_2 Logic Functioning bit
 (17 6)  (179 422)  (179 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (183 422)  (183 422)  routing T_3_26.bnr_op_7 <X> T_3_26.lc_trk_g1_7
 (22 6)  (184 422)  (184 422)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (187 422)  (187 422)  routing T_3_26.sp4_v_t_3 <X> T_3_26.lc_trk_g1_6
 (27 6)  (189 422)  (189 422)  routing T_3_26.lc_trk_g1_5 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 422)  (191 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 422)  (192 422)  routing T_3_26.lc_trk_g1_5 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (193 422)  (193 422)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 422)  (194 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 422)  (195 422)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (196 422)  (196 422)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (40 6)  (202 422)  (202 422)  LC_3 Logic Functioning bit
 (41 6)  (203 422)  (203 422)  LC_3 Logic Functioning bit
 (42 6)  (204 422)  (204 422)  LC_3 Logic Functioning bit
 (43 6)  (205 422)  (205 422)  LC_3 Logic Functioning bit
 (44 6)  (206 422)  (206 422)  LC_3 Logic Functioning bit
 (18 7)  (180 423)  (180 423)  routing T_3_26.sp4_r_v_b_29 <X> T_3_26.lc_trk_g1_5
 (21 7)  (183 423)  (183 423)  routing T_3_26.bnr_op_7 <X> T_3_26.lc_trk_g1_7
 (22 7)  (184 423)  (184 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (185 423)  (185 423)  routing T_3_26.sp4_v_t_3 <X> T_3_26.lc_trk_g1_6
 (25 7)  (187 423)  (187 423)  routing T_3_26.sp4_v_t_3 <X> T_3_26.lc_trk_g1_6
 (31 7)  (193 423)  (193 423)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (194 423)  (194 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 423)  (197 423)  routing T_3_26.lc_trk_g0_3 <X> T_3_26.input_2_3
 (40 7)  (202 423)  (202 423)  LC_3 Logic Functioning bit
 (41 7)  (203 423)  (203 423)  LC_3 Logic Functioning bit
 (42 7)  (204 423)  (204 423)  LC_3 Logic Functioning bit
 (43 7)  (205 423)  (205 423)  LC_3 Logic Functioning bit
 (11 8)  (173 424)  (173 424)  routing T_3_26.sp4_v_t_40 <X> T_3_26.sp4_v_b_8
 (17 8)  (179 424)  (179 424)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 424)  (180 424)  routing T_3_26.wire_logic_cluster/lc_1/out <X> T_3_26.lc_trk_g2_1
 (25 8)  (187 424)  (187 424)  routing T_3_26.wire_logic_cluster/lc_2/out <X> T_3_26.lc_trk_g2_2
 (29 8)  (191 424)  (191 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (193 424)  (193 424)  routing T_3_26.lc_trk_g1_6 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 424)  (194 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (196 424)  (196 424)  routing T_3_26.lc_trk_g1_6 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 424)  (197 424)  routing T_3_26.lc_trk_g2_4 <X> T_3_26.input_2_4
 (40 8)  (202 424)  (202 424)  LC_4 Logic Functioning bit
 (41 8)  (203 424)  (203 424)  LC_4 Logic Functioning bit
 (42 8)  (204 424)  (204 424)  LC_4 Logic Functioning bit
 (43 8)  (205 424)  (205 424)  LC_4 Logic Functioning bit
 (44 8)  (206 424)  (206 424)  LC_4 Logic Functioning bit
 (7 9)  (169 425)  (169 425)  Column buffer control bit: LH_colbuf_cntl_0

 (9 9)  (171 425)  (171 425)  routing T_3_26.sp4_v_t_46 <X> T_3_26.sp4_v_b_7
 (10 9)  (172 425)  (172 425)  routing T_3_26.sp4_v_t_46 <X> T_3_26.sp4_v_b_7
 (12 9)  (174 425)  (174 425)  routing T_3_26.sp4_v_t_40 <X> T_3_26.sp4_v_b_8
 (22 9)  (184 425)  (184 425)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (193 425)  (193 425)  routing T_3_26.lc_trk_g1_6 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (194 425)  (194 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (195 425)  (195 425)  routing T_3_26.lc_trk_g2_4 <X> T_3_26.input_2_4
 (40 9)  (202 425)  (202 425)  LC_4 Logic Functioning bit
 (41 9)  (203 425)  (203 425)  LC_4 Logic Functioning bit
 (42 9)  (204 425)  (204 425)  LC_4 Logic Functioning bit
 (43 9)  (205 425)  (205 425)  LC_4 Logic Functioning bit
 (14 10)  (176 426)  (176 426)  routing T_3_26.wire_logic_cluster/lc_4/out <X> T_3_26.lc_trk_g2_4
 (16 10)  (178 426)  (178 426)  routing T_3_26.sp12_v_t_10 <X> T_3_26.lc_trk_g2_5
 (17 10)  (179 426)  (179 426)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (183 426)  (183 426)  routing T_3_26.wire_logic_cluster/lc_7/out <X> T_3_26.lc_trk_g2_7
 (22 10)  (184 426)  (184 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (187 426)  (187 426)  routing T_3_26.rgt_op_6 <X> T_3_26.lc_trk_g2_6
 (27 10)  (189 426)  (189 426)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 426)  (191 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 426)  (192 426)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (194 426)  (194 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 426)  (196 426)  routing T_3_26.lc_trk_g1_1 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 426)  (197 426)  routing T_3_26.lc_trk_g0_5 <X> T_3_26.input_2_5
 (40 10)  (202 426)  (202 426)  LC_5 Logic Functioning bit
 (41 10)  (203 426)  (203 426)  LC_5 Logic Functioning bit
 (42 10)  (204 426)  (204 426)  LC_5 Logic Functioning bit
 (43 10)  (205 426)  (205 426)  LC_5 Logic Functioning bit
 (44 10)  (206 426)  (206 426)  LC_5 Logic Functioning bit
 (17 11)  (179 427)  (179 427)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (184 427)  (184 427)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (186 427)  (186 427)  routing T_3_26.rgt_op_6 <X> T_3_26.lc_trk_g2_6
 (30 11)  (192 427)  (192 427)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 427)  (194 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (202 427)  (202 427)  LC_5 Logic Functioning bit
 (41 11)  (203 427)  (203 427)  LC_5 Logic Functioning bit
 (42 11)  (204 427)  (204 427)  LC_5 Logic Functioning bit
 (43 11)  (205 427)  (205 427)  LC_5 Logic Functioning bit
 (22 12)  (184 428)  (184 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (185 428)  (185 428)  routing T_3_26.sp12_v_b_11 <X> T_3_26.lc_trk_g3_3
 (27 12)  (189 428)  (189 428)  routing T_3_26.lc_trk_g1_0 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 428)  (191 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (193 428)  (193 428)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 428)  (194 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 428)  (195 428)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (197 428)  (197 428)  routing T_3_26.lc_trk_g0_6 <X> T_3_26.input_2_6
 (40 12)  (202 428)  (202 428)  LC_6 Logic Functioning bit
 (41 12)  (203 428)  (203 428)  LC_6 Logic Functioning bit
 (42 12)  (204 428)  (204 428)  LC_6 Logic Functioning bit
 (43 12)  (205 428)  (205 428)  LC_6 Logic Functioning bit
 (44 12)  (206 428)  (206 428)  LC_6 Logic Functioning bit
 (22 13)  (184 429)  (184 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (185 429)  (185 429)  routing T_3_26.sp4_v_b_42 <X> T_3_26.lc_trk_g3_2
 (24 13)  (186 429)  (186 429)  routing T_3_26.sp4_v_b_42 <X> T_3_26.lc_trk_g3_2
 (32 13)  (194 429)  (194 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (197 429)  (197 429)  routing T_3_26.lc_trk_g0_6 <X> T_3_26.input_2_6
 (40 13)  (202 429)  (202 429)  LC_6 Logic Functioning bit
 (41 13)  (203 429)  (203 429)  LC_6 Logic Functioning bit
 (42 13)  (204 429)  (204 429)  LC_6 Logic Functioning bit
 (43 13)  (205 429)  (205 429)  LC_6 Logic Functioning bit
 (7 14)  (169 430)  (169 430)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (184 430)  (184 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (185 430)  (185 430)  routing T_3_26.sp4_h_r_31 <X> T_3_26.lc_trk_g3_7
 (24 14)  (186 430)  (186 430)  routing T_3_26.sp4_h_r_31 <X> T_3_26.lc_trk_g3_7
 (28 14)  (190 430)  (190 430)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 430)  (191 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 430)  (192 430)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (194 430)  (194 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 430)  (195 430)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (196 430)  (196 430)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 430)  (197 430)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.input_2_7
 (40 14)  (202 430)  (202 430)  LC_7 Logic Functioning bit
 (41 14)  (203 430)  (203 430)  LC_7 Logic Functioning bit
 (42 14)  (204 430)  (204 430)  LC_7 Logic Functioning bit
 (43 14)  (205 430)  (205 430)  LC_7 Logic Functioning bit
 (44 14)  (206 430)  (206 430)  LC_7 Logic Functioning bit
 (21 15)  (183 431)  (183 431)  routing T_3_26.sp4_h_r_31 <X> T_3_26.lc_trk_g3_7
 (22 15)  (184 431)  (184 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (185 431)  (185 431)  routing T_3_26.sp12_v_t_21 <X> T_3_26.lc_trk_g3_6
 (25 15)  (187 431)  (187 431)  routing T_3_26.sp12_v_t_21 <X> T_3_26.lc_trk_g3_6
 (30 15)  (192 431)  (192 431)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (193 431)  (193 431)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (194 431)  (194 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (195 431)  (195 431)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.input_2_7
 (35 15)  (197 431)  (197 431)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.input_2_7
 (40 15)  (202 431)  (202 431)  LC_7 Logic Functioning bit
 (41 15)  (203 431)  (203 431)  LC_7 Logic Functioning bit
 (42 15)  (204 431)  (204 431)  LC_7 Logic Functioning bit
 (43 15)  (205 431)  (205 431)  LC_7 Logic Functioning bit


LogicTile_4_26

 (25 0)  (241 416)  (241 416)  routing T_4_26.sp4_v_b_10 <X> T_4_26.lc_trk_g0_2
 (22 1)  (238 417)  (238 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (239 417)  (239 417)  routing T_4_26.sp4_v_b_10 <X> T_4_26.lc_trk_g0_2
 (25 1)  (241 417)  (241 417)  routing T_4_26.sp4_v_b_10 <X> T_4_26.lc_trk_g0_2
 (0 2)  (216 418)  (216 418)  routing T_4_26.glb_netwk_7 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (1 2)  (217 418)  (217 418)  routing T_4_26.glb_netwk_7 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (2 2)  (218 418)  (218 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (216 419)  (216 419)  routing T_4_26.glb_netwk_7 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (1 4)  (217 420)  (217 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (25 4)  (241 420)  (241 420)  routing T_4_26.sp4_h_l_7 <X> T_4_26.lc_trk_g1_2
 (1 5)  (217 421)  (217 421)  routing T_4_26.lc_trk_g0_2 <X> T_4_26.wire_logic_cluster/lc_7/cen
 (22 5)  (238 421)  (238 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (239 421)  (239 421)  routing T_4_26.sp4_h_l_7 <X> T_4_26.lc_trk_g1_2
 (24 5)  (240 421)  (240 421)  routing T_4_26.sp4_h_l_7 <X> T_4_26.lc_trk_g1_2
 (25 5)  (241 421)  (241 421)  routing T_4_26.sp4_h_l_7 <X> T_4_26.lc_trk_g1_2
 (7 9)  (223 425)  (223 425)  Column buffer control bit: LH_colbuf_cntl_0

 (32 12)  (248 428)  (248 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (250 428)  (250 428)  routing T_4_26.lc_trk_g1_2 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 428)  (252 428)  LC_6 Logic Functioning bit
 (37 12)  (253 428)  (253 428)  LC_6 Logic Functioning bit
 (38 12)  (254 428)  (254 428)  LC_6 Logic Functioning bit
 (39 12)  (255 428)  (255 428)  LC_6 Logic Functioning bit
 (45 12)  (261 428)  (261 428)  LC_6 Logic Functioning bit
 (8 13)  (224 429)  (224 429)  routing T_4_26.sp4_v_t_42 <X> T_4_26.sp4_v_b_10
 (10 13)  (226 429)  (226 429)  routing T_4_26.sp4_v_t_42 <X> T_4_26.sp4_v_b_10
 (31 13)  (247 429)  (247 429)  routing T_4_26.lc_trk_g1_2 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (252 429)  (252 429)  LC_6 Logic Functioning bit
 (37 13)  (253 429)  (253 429)  LC_6 Logic Functioning bit
 (38 13)  (254 429)  (254 429)  LC_6 Logic Functioning bit
 (39 13)  (255 429)  (255 429)  LC_6 Logic Functioning bit
 (45 13)  (261 429)  (261 429)  LC_6 Logic Functioning bit
 (1 14)  (217 430)  (217 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (223 430)  (223 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_5_26

 (15 6)  (285 422)  (285 422)  routing T_5_26.bot_op_5 <X> T_5_26.lc_trk_g1_5
 (17 6)  (287 422)  (287 422)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (27 6)  (297 422)  (297 422)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 422)  (299 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 422)  (300 422)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (301 422)  (301 422)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 422)  (302 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 422)  (303 422)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (304 422)  (304 422)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 422)  (306 422)  LC_3 Logic Functioning bit
 (38 6)  (308 422)  (308 422)  LC_3 Logic Functioning bit
 (31 7)  (301 423)  (301 423)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 423)  (306 423)  LC_3 Logic Functioning bit
 (38 7)  (308 423)  (308 423)  LC_3 Logic Functioning bit
 (48 7)  (318 423)  (318 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (7 9)  (277 425)  (277 425)  Column buffer control bit: LH_colbuf_cntl_0

 (4 11)  (274 427)  (274 427)  routing T_5_26.sp4_v_b_1 <X> T_5_26.sp4_h_l_43
 (12 12)  (282 428)  (282 428)  routing T_5_26.sp4_v_b_5 <X> T_5_26.sp4_h_r_11
 (11 13)  (281 429)  (281 429)  routing T_5_26.sp4_v_b_5 <X> T_5_26.sp4_h_r_11
 (13 13)  (283 429)  (283 429)  routing T_5_26.sp4_v_b_5 <X> T_5_26.sp4_h_r_11
 (7 14)  (277 430)  (277 430)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (291 430)  (291 430)  routing T_5_26.sp4_v_t_26 <X> T_5_26.lc_trk_g3_7
 (22 14)  (292 430)  (292 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (293 430)  (293 430)  routing T_5_26.sp4_v_t_26 <X> T_5_26.lc_trk_g3_7
 (21 15)  (291 431)  (291 431)  routing T_5_26.sp4_v_t_26 <X> T_5_26.lc_trk_g3_7


RAM_Tile_6_26

 (19 0)  (343 416)  (343 416)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 14)  (327 430)  (327 430)  routing T_6_26.sp12_v_b_1 <X> T_6_26.sp12_v_t_22


LogicTile_7_26

 (7 9)  (373 425)  (373 425)  Column buffer control bit: LH_colbuf_cntl_0

 (9 10)  (375 426)  (375 426)  routing T_7_26.sp4_v_b_7 <X> T_7_26.sp4_h_l_42
 (7 14)  (373 430)  (373 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_8_26

 (0 2)  (420 418)  (420 418)  routing T_8_26.glb_netwk_7 <X> T_8_26.wire_logic_cluster/lc_7/clk
 (1 2)  (421 418)  (421 418)  routing T_8_26.glb_netwk_7 <X> T_8_26.wire_logic_cluster/lc_7/clk
 (2 2)  (422 418)  (422 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 419)  (420 419)  routing T_8_26.glb_netwk_7 <X> T_8_26.wire_logic_cluster/lc_7/clk
 (31 6)  (451 422)  (451 422)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 422)  (452 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 422)  (453 422)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 422)  (456 422)  LC_3 Logic Functioning bit
 (37 6)  (457 422)  (457 422)  LC_3 Logic Functioning bit
 (38 6)  (458 422)  (458 422)  LC_3 Logic Functioning bit
 (39 6)  (459 422)  (459 422)  LC_3 Logic Functioning bit
 (45 6)  (465 422)  (465 422)  LC_3 Logic Functioning bit
 (52 6)  (472 422)  (472 422)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (451 423)  (451 423)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (456 423)  (456 423)  LC_3 Logic Functioning bit
 (37 7)  (457 423)  (457 423)  LC_3 Logic Functioning bit
 (38 7)  (458 423)  (458 423)  LC_3 Logic Functioning bit
 (39 7)  (459 423)  (459 423)  LC_3 Logic Functioning bit
 (45 7)  (465 423)  (465 423)  LC_3 Logic Functioning bit
 (7 8)  (427 424)  (427 424)  Column buffer control bit: LH_colbuf_cntl_1

 (7 9)  (427 425)  (427 425)  Column buffer control bit: LH_colbuf_cntl_0

 (25 10)  (445 426)  (445 426)  routing T_8_26.sp4_h_r_46 <X> T_8_26.lc_trk_g2_6
 (22 11)  (442 427)  (442 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (443 427)  (443 427)  routing T_8_26.sp4_h_r_46 <X> T_8_26.lc_trk_g2_6
 (24 11)  (444 427)  (444 427)  routing T_8_26.sp4_h_r_46 <X> T_8_26.lc_trk_g2_6
 (25 11)  (445 427)  (445 427)  routing T_8_26.sp4_h_r_46 <X> T_8_26.lc_trk_g2_6
 (1 14)  (421 430)  (421 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (427 430)  (427 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_9_26

 (7 9)  (481 425)  (481 425)  Column buffer control bit: LH_colbuf_cntl_0

 (7 14)  (481 430)  (481 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_10_26

 (7 8)  (535 424)  (535 424)  Column buffer control bit: LH_colbuf_cntl_1

 (7 9)  (535 425)  (535 425)  Column buffer control bit: LH_colbuf_cntl_0

 (7 14)  (535 430)  (535 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_11_26



LogicTile_12_26



LogicTile_13_26

 (7 9)  (701 425)  (701 425)  Column buffer control bit: LH_colbuf_cntl_0



LogicTile_14_26



LogicTile_15_26



LogicTile_16_26



LogicTile_17_26



LogicTile_18_26



RAM_Tile_19_26



LogicTile_20_26



LogicTile_21_26



LogicTile_22_26



LogicTile_23_26



LogicTile_24_26



DSP_Tile_25_26



LogicTile_2_25

 (27 0)  (135 400)  (135 400)  routing T_2_25.lc_trk_g1_0 <X> T_2_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 400)  (137 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 400)  (140 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (144 400)  (144 400)  LC_0 Logic Functioning bit
 (37 0)  (145 400)  (145 400)  LC_0 Logic Functioning bit
 (38 0)  (146 400)  (146 400)  LC_0 Logic Functioning bit
 (39 0)  (147 400)  (147 400)  LC_0 Logic Functioning bit
 (44 0)  (152 400)  (152 400)  LC_0 Logic Functioning bit
 (40 1)  (148 401)  (148 401)  LC_0 Logic Functioning bit
 (41 1)  (149 401)  (149 401)  LC_0 Logic Functioning bit
 (42 1)  (150 401)  (150 401)  LC_0 Logic Functioning bit
 (43 1)  (151 401)  (151 401)  LC_0 Logic Functioning bit
 (49 1)  (157 401)  (157 401)  Carry_In_Mux bit 

 (15 2)  (123 402)  (123 402)  routing T_2_25.top_op_5 <X> T_2_25.lc_trk_g0_5
 (17 2)  (125 402)  (125 402)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (137 402)  (137 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 402)  (138 402)  routing T_2_25.lc_trk_g0_6 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 402)  (140 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 402)  (144 402)  LC_1 Logic Functioning bit
 (37 2)  (145 402)  (145 402)  LC_1 Logic Functioning bit
 (38 2)  (146 402)  (146 402)  LC_1 Logic Functioning bit
 (39 2)  (147 402)  (147 402)  LC_1 Logic Functioning bit
 (44 2)  (152 402)  (152 402)  LC_1 Logic Functioning bit
 (18 3)  (126 403)  (126 403)  routing T_2_25.top_op_5 <X> T_2_25.lc_trk_g0_5
 (22 3)  (130 403)  (130 403)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (132 403)  (132 403)  routing T_2_25.top_op_6 <X> T_2_25.lc_trk_g0_6
 (25 3)  (133 403)  (133 403)  routing T_2_25.top_op_6 <X> T_2_25.lc_trk_g0_6
 (30 3)  (138 403)  (138 403)  routing T_2_25.lc_trk_g0_6 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (40 3)  (148 403)  (148 403)  LC_1 Logic Functioning bit
 (41 3)  (149 403)  (149 403)  LC_1 Logic Functioning bit
 (42 3)  (150 403)  (150 403)  LC_1 Logic Functioning bit
 (43 3)  (151 403)  (151 403)  LC_1 Logic Functioning bit
 (29 4)  (137 404)  (137 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 404)  (138 404)  routing T_2_25.lc_trk_g0_5 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 404)  (140 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (145 404)  (145 404)  LC_2 Logic Functioning bit
 (39 4)  (147 404)  (147 404)  LC_2 Logic Functioning bit
 (41 4)  (149 404)  (149 404)  LC_2 Logic Functioning bit
 (43 4)  (151 404)  (151 404)  LC_2 Logic Functioning bit
 (14 5)  (122 405)  (122 405)  routing T_2_25.top_op_0 <X> T_2_25.lc_trk_g1_0
 (15 5)  (123 405)  (123 405)  routing T_2_25.top_op_0 <X> T_2_25.lc_trk_g1_0
 (17 5)  (125 405)  (125 405)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (37 5)  (145 405)  (145 405)  LC_2 Logic Functioning bit
 (39 5)  (147 405)  (147 405)  LC_2 Logic Functioning bit
 (41 5)  (149 405)  (149 405)  LC_2 Logic Functioning bit
 (43 5)  (151 405)  (151 405)  LC_2 Logic Functioning bit


LogicTile_3_25

 (14 0)  (176 400)  (176 400)  routing T_3_25.wire_logic_cluster/lc_0/out <X> T_3_25.lc_trk_g0_0
 (17 0)  (179 400)  (179 400)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (180 400)  (180 400)  routing T_3_25.bnr_op_1 <X> T_3_25.lc_trk_g0_1
 (21 0)  (183 400)  (183 400)  routing T_3_25.wire_logic_cluster/lc_3/out <X> T_3_25.lc_trk_g0_3
 (22 0)  (184 400)  (184 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (187 400)  (187 400)  routing T_3_25.wire_logic_cluster/lc_2/out <X> T_3_25.lc_trk_g0_2
 (29 0)  (191 400)  (191 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 400)  (194 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 400)  (195 400)  routing T_3_25.lc_trk_g2_3 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (40 0)  (202 400)  (202 400)  LC_0 Logic Functioning bit
 (41 0)  (203 400)  (203 400)  LC_0 Logic Functioning bit
 (42 0)  (204 400)  (204 400)  LC_0 Logic Functioning bit
 (43 0)  (205 400)  (205 400)  LC_0 Logic Functioning bit
 (44 0)  (206 400)  (206 400)  LC_0 Logic Functioning bit
 (17 1)  (179 401)  (179 401)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (180 401)  (180 401)  routing T_3_25.bnr_op_1 <X> T_3_25.lc_trk_g0_1
 (22 1)  (184 401)  (184 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (193 401)  (193 401)  routing T_3_25.lc_trk_g2_3 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 401)  (194 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (202 401)  (202 401)  LC_0 Logic Functioning bit
 (41 1)  (203 401)  (203 401)  LC_0 Logic Functioning bit
 (42 1)  (204 401)  (204 401)  LC_0 Logic Functioning bit
 (43 1)  (205 401)  (205 401)  LC_0 Logic Functioning bit
 (15 2)  (177 402)  (177 402)  routing T_3_25.bot_op_5 <X> T_3_25.lc_trk_g0_5
 (17 2)  (179 402)  (179 402)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (189 402)  (189 402)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (190 402)  (190 402)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 402)  (191 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (193 402)  (193 402)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 402)  (194 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 402)  (196 402)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (197 402)  (197 402)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.input_2_1
 (40 2)  (202 402)  (202 402)  LC_1 Logic Functioning bit
 (41 2)  (203 402)  (203 402)  LC_1 Logic Functioning bit
 (42 2)  (204 402)  (204 402)  LC_1 Logic Functioning bit
 (43 2)  (205 402)  (205 402)  LC_1 Logic Functioning bit
 (44 2)  (206 402)  (206 402)  LC_1 Logic Functioning bit
 (15 3)  (177 403)  (177 403)  routing T_3_25.bot_op_4 <X> T_3_25.lc_trk_g0_4
 (17 3)  (179 403)  (179 403)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (184 403)  (184 403)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (186 403)  (186 403)  routing T_3_25.bot_op_6 <X> T_3_25.lc_trk_g0_6
 (31 3)  (193 403)  (193 403)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 403)  (194 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (196 403)  (196 403)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.input_2_1
 (40 3)  (202 403)  (202 403)  LC_1 Logic Functioning bit
 (41 3)  (203 403)  (203 403)  LC_1 Logic Functioning bit
 (42 3)  (204 403)  (204 403)  LC_1 Logic Functioning bit
 (43 3)  (205 403)  (205 403)  LC_1 Logic Functioning bit
 (15 4)  (177 404)  (177 404)  routing T_3_25.bot_op_1 <X> T_3_25.lc_trk_g1_1
 (17 4)  (179 404)  (179 404)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (183 404)  (183 404)  routing T_3_25.bnr_op_3 <X> T_3_25.lc_trk_g1_3
 (22 4)  (184 404)  (184 404)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (189 404)  (189 404)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 404)  (191 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 404)  (192 404)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 404)  (194 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (196 404)  (196 404)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (40 4)  (202 404)  (202 404)  LC_2 Logic Functioning bit
 (41 4)  (203 404)  (203 404)  LC_2 Logic Functioning bit
 (42 4)  (204 404)  (204 404)  LC_2 Logic Functioning bit
 (43 4)  (205 404)  (205 404)  LC_2 Logic Functioning bit
 (44 4)  (206 404)  (206 404)  LC_2 Logic Functioning bit
 (10 5)  (172 405)  (172 405)  routing T_3_25.sp4_h_r_11 <X> T_3_25.sp4_v_b_4
 (15 5)  (177 405)  (177 405)  routing T_3_25.bot_op_0 <X> T_3_25.lc_trk_g1_0
 (17 5)  (179 405)  (179 405)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (183 405)  (183 405)  routing T_3_25.bnr_op_3 <X> T_3_25.lc_trk_g1_3
 (22 5)  (184 405)  (184 405)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (186 405)  (186 405)  routing T_3_25.bot_op_2 <X> T_3_25.lc_trk_g1_2
 (30 5)  (192 405)  (192 405)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (193 405)  (193 405)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 405)  (194 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (197 405)  (197 405)  routing T_3_25.lc_trk_g0_2 <X> T_3_25.input_2_2
 (40 5)  (202 405)  (202 405)  LC_2 Logic Functioning bit
 (41 5)  (203 405)  (203 405)  LC_2 Logic Functioning bit
 (42 5)  (204 405)  (204 405)  LC_2 Logic Functioning bit
 (43 5)  (205 405)  (205 405)  LC_2 Logic Functioning bit
 (14 6)  (176 406)  (176 406)  routing T_3_25.bnr_op_4 <X> T_3_25.lc_trk_g1_4
 (17 6)  (179 406)  (179 406)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (180 406)  (180 406)  routing T_3_25.bnr_op_5 <X> T_3_25.lc_trk_g1_5
 (22 6)  (184 406)  (184 406)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (186 406)  (186 406)  routing T_3_25.bot_op_7 <X> T_3_25.lc_trk_g1_7
 (25 6)  (187 406)  (187 406)  routing T_3_25.bnr_op_6 <X> T_3_25.lc_trk_g1_6
 (27 6)  (189 406)  (189 406)  routing T_3_25.lc_trk_g1_5 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 406)  (191 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 406)  (192 406)  routing T_3_25.lc_trk_g1_5 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (193 406)  (193 406)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 406)  (194 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (202 406)  (202 406)  LC_3 Logic Functioning bit
 (41 6)  (203 406)  (203 406)  LC_3 Logic Functioning bit
 (42 6)  (204 406)  (204 406)  LC_3 Logic Functioning bit
 (43 6)  (205 406)  (205 406)  LC_3 Logic Functioning bit
 (44 6)  (206 406)  (206 406)  LC_3 Logic Functioning bit
 (14 7)  (176 407)  (176 407)  routing T_3_25.bnr_op_4 <X> T_3_25.lc_trk_g1_4
 (17 7)  (179 407)  (179 407)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (180 407)  (180 407)  routing T_3_25.bnr_op_5 <X> T_3_25.lc_trk_g1_5
 (22 7)  (184 407)  (184 407)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (187 407)  (187 407)  routing T_3_25.bnr_op_6 <X> T_3_25.lc_trk_g1_6
 (31 7)  (193 407)  (193 407)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (194 407)  (194 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 407)  (197 407)  routing T_3_25.lc_trk_g0_3 <X> T_3_25.input_2_3
 (40 7)  (202 407)  (202 407)  LC_3 Logic Functioning bit
 (41 7)  (203 407)  (203 407)  LC_3 Logic Functioning bit
 (42 7)  (204 407)  (204 407)  LC_3 Logic Functioning bit
 (43 7)  (205 407)  (205 407)  LC_3 Logic Functioning bit
 (22 8)  (184 408)  (184 408)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (186 408)  (186 408)  routing T_3_25.tnl_op_3 <X> T_3_25.lc_trk_g2_3
 (27 8)  (189 408)  (189 408)  routing T_3_25.lc_trk_g3_0 <X> T_3_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (190 408)  (190 408)  routing T_3_25.lc_trk_g3_0 <X> T_3_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 408)  (191 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (193 408)  (193 408)  routing T_3_25.lc_trk_g0_5 <X> T_3_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 408)  (194 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (197 408)  (197 408)  routing T_3_25.lc_trk_g2_4 <X> T_3_25.input_2_4
 (40 8)  (202 408)  (202 408)  LC_4 Logic Functioning bit
 (41 8)  (203 408)  (203 408)  LC_4 Logic Functioning bit
 (42 8)  (204 408)  (204 408)  LC_4 Logic Functioning bit
 (43 8)  (205 408)  (205 408)  LC_4 Logic Functioning bit
 (44 8)  (206 408)  (206 408)  LC_4 Logic Functioning bit
 (4 9)  (166 409)  (166 409)  routing T_3_25.sp4_h_l_47 <X> T_3_25.sp4_h_r_6
 (6 9)  (168 409)  (168 409)  routing T_3_25.sp4_h_l_47 <X> T_3_25.sp4_h_r_6
 (21 9)  (183 409)  (183 409)  routing T_3_25.tnl_op_3 <X> T_3_25.lc_trk_g2_3
 (32 9)  (194 409)  (194 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (195 409)  (195 409)  routing T_3_25.lc_trk_g2_4 <X> T_3_25.input_2_4
 (40 9)  (202 409)  (202 409)  LC_4 Logic Functioning bit
 (41 9)  (203 409)  (203 409)  LC_4 Logic Functioning bit
 (42 9)  (204 409)  (204 409)  LC_4 Logic Functioning bit
 (43 9)  (205 409)  (205 409)  LC_4 Logic Functioning bit
 (14 10)  (176 410)  (176 410)  routing T_3_25.wire_logic_cluster/lc_4/out <X> T_3_25.lc_trk_g2_4
 (17 10)  (179 410)  (179 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (180 410)  (180 410)  routing T_3_25.wire_logic_cluster/lc_5/out <X> T_3_25.lc_trk_g2_5
 (21 10)  (183 410)  (183 410)  routing T_3_25.wire_logic_cluster/lc_7/out <X> T_3_25.lc_trk_g2_7
 (22 10)  (184 410)  (184 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (187 410)  (187 410)  routing T_3_25.wire_logic_cluster/lc_6/out <X> T_3_25.lc_trk_g2_6
 (27 10)  (189 410)  (189 410)  routing T_3_25.lc_trk_g1_3 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 410)  (191 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (35 10)  (197 410)  (197 410)  routing T_3_25.lc_trk_g2_5 <X> T_3_25.input_2_5
 (37 10)  (199 410)  (199 410)  LC_5 Logic Functioning bit
 (39 10)  (201 410)  (201 410)  LC_5 Logic Functioning bit
 (40 10)  (202 410)  (202 410)  LC_5 Logic Functioning bit
 (42 10)  (204 410)  (204 410)  LC_5 Logic Functioning bit
 (44 10)  (206 410)  (206 410)  LC_5 Logic Functioning bit
 (8 11)  (170 411)  (170 411)  routing T_3_25.sp4_h_r_1 <X> T_3_25.sp4_v_t_42
 (9 11)  (171 411)  (171 411)  routing T_3_25.sp4_h_r_1 <X> T_3_25.sp4_v_t_42
 (10 11)  (172 411)  (172 411)  routing T_3_25.sp4_h_r_1 <X> T_3_25.sp4_v_t_42
 (17 11)  (179 411)  (179 411)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (184 411)  (184 411)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (189 411)  (189 411)  routing T_3_25.lc_trk_g1_0 <X> T_3_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 411)  (191 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 411)  (192 411)  routing T_3_25.lc_trk_g1_3 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 411)  (194 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (195 411)  (195 411)  routing T_3_25.lc_trk_g2_5 <X> T_3_25.input_2_5
 (36 11)  (198 411)  (198 411)  LC_5 Logic Functioning bit
 (38 11)  (200 411)  (200 411)  LC_5 Logic Functioning bit
 (41 11)  (203 411)  (203 411)  LC_5 Logic Functioning bit
 (43 11)  (205 411)  (205 411)  LC_5 Logic Functioning bit
 (14 12)  (176 412)  (176 412)  routing T_3_25.sp4_h_r_40 <X> T_3_25.lc_trk_g3_0
 (17 12)  (179 412)  (179 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (180 412)  (180 412)  routing T_3_25.wire_logic_cluster/lc_1/out <X> T_3_25.lc_trk_g3_1
 (22 12)  (184 412)  (184 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (189 412)  (189 412)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 412)  (190 412)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 412)  (191 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 412)  (192 412)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (35 12)  (197 412)  (197 412)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.input_2_6
 (37 12)  (199 412)  (199 412)  LC_6 Logic Functioning bit
 (39 12)  (201 412)  (201 412)  LC_6 Logic Functioning bit
 (40 12)  (202 412)  (202 412)  LC_6 Logic Functioning bit
 (42 12)  (204 412)  (204 412)  LC_6 Logic Functioning bit
 (44 12)  (206 412)  (206 412)  LC_6 Logic Functioning bit
 (14 13)  (176 413)  (176 413)  routing T_3_25.sp4_h_r_40 <X> T_3_25.lc_trk_g3_0
 (15 13)  (177 413)  (177 413)  routing T_3_25.sp4_h_r_40 <X> T_3_25.lc_trk_g3_0
 (16 13)  (178 413)  (178 413)  routing T_3_25.sp4_h_r_40 <X> T_3_25.lc_trk_g3_0
 (17 13)  (179 413)  (179 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (27 13)  (189 413)  (189 413)  routing T_3_25.lc_trk_g1_1 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 413)  (191 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (194 413)  (194 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (195 413)  (195 413)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.input_2_6
 (35 13)  (197 413)  (197 413)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.input_2_6
 (36 13)  (198 413)  (198 413)  LC_6 Logic Functioning bit
 (38 13)  (200 413)  (200 413)  LC_6 Logic Functioning bit
 (41 13)  (203 413)  (203 413)  LC_6 Logic Functioning bit
 (43 13)  (205 413)  (205 413)  LC_6 Logic Functioning bit
 (3 14)  (165 414)  (165 414)  routing T_3_25.sp12_h_r_1 <X> T_3_25.sp12_v_t_22
 (8 14)  (170 414)  (170 414)  routing T_3_25.sp4_v_t_41 <X> T_3_25.sp4_h_l_47
 (9 14)  (171 414)  (171 414)  routing T_3_25.sp4_v_t_41 <X> T_3_25.sp4_h_l_47
 (10 14)  (172 414)  (172 414)  routing T_3_25.sp4_v_t_41 <X> T_3_25.sp4_h_l_47
 (14 14)  (176 414)  (176 414)  routing T_3_25.sp4_h_r_44 <X> T_3_25.lc_trk_g3_4
 (27 14)  (189 414)  (189 414)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (190 414)  (190 414)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 414)  (191 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 414)  (193 414)  routing T_3_25.lc_trk_g0_4 <X> T_3_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 414)  (194 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (197 414)  (197 414)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.input_2_7
 (40 14)  (202 414)  (202 414)  LC_7 Logic Functioning bit
 (41 14)  (203 414)  (203 414)  LC_7 Logic Functioning bit
 (42 14)  (204 414)  (204 414)  LC_7 Logic Functioning bit
 (43 14)  (205 414)  (205 414)  LC_7 Logic Functioning bit
 (44 14)  (206 414)  (206 414)  LC_7 Logic Functioning bit
 (3 15)  (165 415)  (165 415)  routing T_3_25.sp12_h_r_1 <X> T_3_25.sp12_v_t_22
 (14 15)  (176 415)  (176 415)  routing T_3_25.sp4_h_r_44 <X> T_3_25.lc_trk_g3_4
 (15 15)  (177 415)  (177 415)  routing T_3_25.sp4_h_r_44 <X> T_3_25.lc_trk_g3_4
 (16 15)  (178 415)  (178 415)  routing T_3_25.sp4_h_r_44 <X> T_3_25.lc_trk_g3_4
 (17 15)  (179 415)  (179 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (30 15)  (192 415)  (192 415)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (194 415)  (194 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (195 415)  (195 415)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.input_2_7
 (35 15)  (197 415)  (197 415)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.input_2_7
 (40 15)  (202 415)  (202 415)  LC_7 Logic Functioning bit
 (41 15)  (203 415)  (203 415)  LC_7 Logic Functioning bit
 (42 15)  (204 415)  (204 415)  LC_7 Logic Functioning bit
 (43 15)  (205 415)  (205 415)  LC_7 Logic Functioning bit


LogicTile_4_25

 (17 0)  (233 400)  (233 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (242 400)  (242 400)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (245 400)  (245 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (252 400)  (252 400)  LC_0 Logic Functioning bit
 (38 0)  (254 400)  (254 400)  LC_0 Logic Functioning bit
 (41 0)  (257 400)  (257 400)  LC_0 Logic Functioning bit
 (43 0)  (259 400)  (259 400)  LC_0 Logic Functioning bit
 (45 0)  (261 400)  (261 400)  LC_0 Logic Functioning bit
 (18 1)  (234 401)  (234 401)  routing T_4_25.sp4_r_v_b_34 <X> T_4_25.lc_trk_g0_1
 (22 1)  (238 401)  (238 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (242 401)  (242 401)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (244 401)  (244 401)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 401)  (245 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (45 1)  (261 401)  (261 401)  LC_0 Logic Functioning bit
 (0 2)  (216 402)  (216 402)  routing T_4_25.glb_netwk_7 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (1 2)  (217 402)  (217 402)  routing T_4_25.glb_netwk_7 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (2 2)  (218 402)  (218 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (242 402)  (242 402)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_1/in_0
 (32 2)  (248 402)  (248 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (250 402)  (250 402)  routing T_4_25.lc_trk_g1_1 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 402)  (252 402)  LC_1 Logic Functioning bit
 (38 2)  (254 402)  (254 402)  LC_1 Logic Functioning bit
 (45 2)  (261 402)  (261 402)  LC_1 Logic Functioning bit
 (0 3)  (216 403)  (216 403)  routing T_4_25.glb_netwk_7 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (28 3)  (244 403)  (244 403)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 403)  (245 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (253 403)  (253 403)  LC_1 Logic Functioning bit
 (39 3)  (255 403)  (255 403)  LC_1 Logic Functioning bit
 (45 3)  (261 403)  (261 403)  LC_1 Logic Functioning bit
 (1 4)  (217 404)  (217 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (231 404)  (231 404)  routing T_4_25.sp4_v_b_17 <X> T_4_25.lc_trk_g1_1
 (16 4)  (232 404)  (232 404)  routing T_4_25.sp4_v_b_17 <X> T_4_25.lc_trk_g1_1
 (17 4)  (233 404)  (233 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (237 404)  (237 404)  routing T_4_25.sp4_h_r_19 <X> T_4_25.lc_trk_g1_3
 (22 4)  (238 404)  (238 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (239 404)  (239 404)  routing T_4_25.sp4_h_r_19 <X> T_4_25.lc_trk_g1_3
 (24 4)  (240 404)  (240 404)  routing T_4_25.sp4_h_r_19 <X> T_4_25.lc_trk_g1_3
 (28 4)  (244 404)  (244 404)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 404)  (245 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 404)  (246 404)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 404)  (248 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (250 404)  (250 404)  routing T_4_25.lc_trk_g1_0 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 404)  (252 404)  LC_2 Logic Functioning bit
 (38 4)  (254 404)  (254 404)  LC_2 Logic Functioning bit
 (45 4)  (261 404)  (261 404)  LC_2 Logic Functioning bit
 (0 5)  (216 405)  (216 405)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.wire_logic_cluster/lc_7/cen
 (1 5)  (217 405)  (217 405)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.wire_logic_cluster/lc_7/cen
 (15 5)  (231 405)  (231 405)  routing T_4_25.sp4_v_t_5 <X> T_4_25.lc_trk_g1_0
 (16 5)  (232 405)  (232 405)  routing T_4_25.sp4_v_t_5 <X> T_4_25.lc_trk_g1_0
 (17 5)  (233 405)  (233 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (237 405)  (237 405)  routing T_4_25.sp4_h_r_19 <X> T_4_25.lc_trk_g1_3
 (36 5)  (252 405)  (252 405)  LC_2 Logic Functioning bit
 (38 5)  (254 405)  (254 405)  LC_2 Logic Functioning bit
 (45 5)  (261 405)  (261 405)  LC_2 Logic Functioning bit
 (12 6)  (228 406)  (228 406)  routing T_4_25.sp4_v_b_5 <X> T_4_25.sp4_h_l_40
 (14 6)  (230 406)  (230 406)  routing T_4_25.sp4_v_t_1 <X> T_4_25.lc_trk_g1_4
 (21 6)  (237 406)  (237 406)  routing T_4_25.sp4_v_b_7 <X> T_4_25.lc_trk_g1_7
 (22 6)  (238 406)  (238 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (239 406)  (239 406)  routing T_4_25.sp4_v_b_7 <X> T_4_25.lc_trk_g1_7
 (25 6)  (241 406)  (241 406)  routing T_4_25.sp4_v_t_3 <X> T_4_25.lc_trk_g1_6
 (14 7)  (230 407)  (230 407)  routing T_4_25.sp4_v_t_1 <X> T_4_25.lc_trk_g1_4
 (16 7)  (232 407)  (232 407)  routing T_4_25.sp4_v_t_1 <X> T_4_25.lc_trk_g1_4
 (17 7)  (233 407)  (233 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (238 407)  (238 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (239 407)  (239 407)  routing T_4_25.sp4_v_t_3 <X> T_4_25.lc_trk_g1_6
 (25 7)  (241 407)  (241 407)  routing T_4_25.sp4_v_t_3 <X> T_4_25.lc_trk_g1_6
 (28 8)  (244 408)  (244 408)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 408)  (245 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 408)  (246 408)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (247 408)  (247 408)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 408)  (248 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (250 408)  (250 408)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 408)  (252 408)  LC_4 Logic Functioning bit
 (38 8)  (254 408)  (254 408)  LC_4 Logic Functioning bit
 (45 8)  (261 408)  (261 408)  LC_4 Logic Functioning bit
 (51 8)  (267 408)  (267 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (247 409)  (247 409)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (252 409)  (252 409)  LC_4 Logic Functioning bit
 (38 9)  (254 409)  (254 409)  LC_4 Logic Functioning bit
 (45 9)  (261 409)  (261 409)  LC_4 Logic Functioning bit
 (17 10)  (233 410)  (233 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (243 410)  (243 410)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 410)  (245 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 410)  (246 410)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 410)  (248 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (251 410)  (251 410)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.input_2_5
 (36 10)  (252 410)  (252 410)  LC_5 Logic Functioning bit
 (37 10)  (253 410)  (253 410)  LC_5 Logic Functioning bit
 (38 10)  (254 410)  (254 410)  LC_5 Logic Functioning bit
 (39 10)  (255 410)  (255 410)  LC_5 Logic Functioning bit
 (40 10)  (256 410)  (256 410)  LC_5 Logic Functioning bit
 (41 10)  (257 410)  (257 410)  LC_5 Logic Functioning bit
 (45 10)  (261 410)  (261 410)  LC_5 Logic Functioning bit
 (47 10)  (263 410)  (263 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (238 411)  (238 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (239 411)  (239 411)  routing T_4_25.sp12_v_b_14 <X> T_4_25.lc_trk_g2_6
 (29 11)  (245 411)  (245 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 411)  (246 411)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (247 411)  (247 411)  routing T_4_25.lc_trk_g0_2 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (248 411)  (248 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (249 411)  (249 411)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.input_2_5
 (36 11)  (252 411)  (252 411)  LC_5 Logic Functioning bit
 (37 11)  (253 411)  (253 411)  LC_5 Logic Functioning bit
 (38 11)  (254 411)  (254 411)  LC_5 Logic Functioning bit
 (39 11)  (255 411)  (255 411)  LC_5 Logic Functioning bit
 (40 11)  (256 411)  (256 411)  LC_5 Logic Functioning bit
 (45 11)  (261 411)  (261 411)  LC_5 Logic Functioning bit
 (21 12)  (237 412)  (237 412)  routing T_4_25.sp4_v_t_14 <X> T_4_25.lc_trk_g3_3
 (22 12)  (238 412)  (238 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (239 412)  (239 412)  routing T_4_25.sp4_v_t_14 <X> T_4_25.lc_trk_g3_3
 (28 12)  (244 412)  (244 412)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 412)  (245 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 412)  (246 412)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 412)  (247 412)  routing T_4_25.lc_trk_g1_4 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 412)  (248 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (250 412)  (250 412)  routing T_4_25.lc_trk_g1_4 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 412)  (252 412)  LC_6 Logic Functioning bit
 (38 12)  (254 412)  (254 412)  LC_6 Logic Functioning bit
 (45 12)  (261 412)  (261 412)  LC_6 Logic Functioning bit
 (36 13)  (252 413)  (252 413)  LC_6 Logic Functioning bit
 (38 13)  (254 413)  (254 413)  LC_6 Logic Functioning bit
 (45 13)  (261 413)  (261 413)  LC_6 Logic Functioning bit
 (46 13)  (262 413)  (262 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (217 414)  (217 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (5 14)  (221 414)  (221 414)  routing T_4_25.sp4_v_b_9 <X> T_4_25.sp4_h_l_44
 (28 14)  (244 414)  (244 414)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 414)  (245 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 414)  (246 414)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 414)  (248 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 414)  (249 414)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (250 414)  (250 414)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 414)  (252 414)  LC_7 Logic Functioning bit
 (37 14)  (253 414)  (253 414)  LC_7 Logic Functioning bit
 (38 14)  (254 414)  (254 414)  LC_7 Logic Functioning bit
 (39 14)  (255 414)  (255 414)  LC_7 Logic Functioning bit
 (45 14)  (261 414)  (261 414)  LC_7 Logic Functioning bit
 (29 15)  (245 415)  (245 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 415)  (246 415)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (247 415)  (247 415)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (252 415)  (252 415)  LC_7 Logic Functioning bit
 (37 15)  (253 415)  (253 415)  LC_7 Logic Functioning bit
 (38 15)  (254 415)  (254 415)  LC_7 Logic Functioning bit
 (39 15)  (255 415)  (255 415)  LC_7 Logic Functioning bit
 (40 15)  (256 415)  (256 415)  LC_7 Logic Functioning bit
 (42 15)  (258 415)  (258 415)  LC_7 Logic Functioning bit
 (45 15)  (261 415)  (261 415)  LC_7 Logic Functioning bit


LogicTile_5_25

 (17 0)  (287 400)  (287 400)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (288 400)  (288 400)  routing T_5_25.wire_logic_cluster/lc_1/out <X> T_5_25.lc_trk_g0_1
 (26 0)  (296 400)  (296 400)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (297 400)  (297 400)  routing T_5_25.lc_trk_g3_0 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (298 400)  (298 400)  routing T_5_25.lc_trk_g3_0 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 400)  (299 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (301 400)  (301 400)  routing T_5_25.lc_trk_g0_5 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 400)  (302 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (305 400)  (305 400)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.input_2_0
 (36 0)  (306 400)  (306 400)  LC_0 Logic Functioning bit
 (38 0)  (308 400)  (308 400)  LC_0 Logic Functioning bit
 (41 0)  (311 400)  (311 400)  LC_0 Logic Functioning bit
 (45 0)  (315 400)  (315 400)  LC_0 Logic Functioning bit
 (48 0)  (318 400)  (318 400)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (296 401)  (296 401)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (297 401)  (297 401)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 401)  (299 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (302 401)  (302 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (305 401)  (305 401)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.input_2_0
 (37 1)  (307 401)  (307 401)  LC_0 Logic Functioning bit
 (38 1)  (308 401)  (308 401)  LC_0 Logic Functioning bit
 (39 1)  (309 401)  (309 401)  LC_0 Logic Functioning bit
 (41 1)  (311 401)  (311 401)  LC_0 Logic Functioning bit
 (45 1)  (315 401)  (315 401)  LC_0 Logic Functioning bit
 (48 1)  (318 401)  (318 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (270 402)  (270 402)  routing T_5_25.glb_netwk_7 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (1 2)  (271 402)  (271 402)  routing T_5_25.glb_netwk_7 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (2 2)  (272 402)  (272 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (287 402)  (287 402)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (288 402)  (288 402)  routing T_5_25.wire_logic_cluster/lc_5/out <X> T_5_25.lc_trk_g0_5
 (22 2)  (292 402)  (292 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (293 402)  (293 402)  routing T_5_25.sp4_v_b_23 <X> T_5_25.lc_trk_g0_7
 (24 2)  (294 402)  (294 402)  routing T_5_25.sp4_v_b_23 <X> T_5_25.lc_trk_g0_7
 (25 2)  (295 402)  (295 402)  routing T_5_25.sp4_v_b_6 <X> T_5_25.lc_trk_g0_6
 (26 2)  (296 402)  (296 402)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (297 402)  (297 402)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 402)  (298 402)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 402)  (299 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 402)  (302 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 402)  (304 402)  routing T_5_25.lc_trk_g1_3 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 402)  (306 402)  LC_1 Logic Functioning bit
 (41 2)  (311 402)  (311 402)  LC_1 Logic Functioning bit
 (43 2)  (313 402)  (313 402)  LC_1 Logic Functioning bit
 (45 2)  (315 402)  (315 402)  LC_1 Logic Functioning bit
 (0 3)  (270 403)  (270 403)  routing T_5_25.glb_netwk_7 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (22 3)  (292 403)  (292 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (293 403)  (293 403)  routing T_5_25.sp4_v_b_6 <X> T_5_25.lc_trk_g0_6
 (26 3)  (296 403)  (296 403)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 403)  (299 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (301 403)  (301 403)  routing T_5_25.lc_trk_g1_3 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (302 403)  (302 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (304 403)  (304 403)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.input_2_1
 (35 3)  (305 403)  (305 403)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.input_2_1
 (37 3)  (307 403)  (307 403)  LC_1 Logic Functioning bit
 (41 3)  (311 403)  (311 403)  LC_1 Logic Functioning bit
 (42 3)  (312 403)  (312 403)  LC_1 Logic Functioning bit
 (45 3)  (315 403)  (315 403)  LC_1 Logic Functioning bit
 (46 3)  (316 403)  (316 403)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (22 4)  (292 404)  (292 404)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (294 404)  (294 404)  routing T_5_25.bot_op_3 <X> T_5_25.lc_trk_g1_3
 (22 5)  (292 405)  (292 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (22 6)  (292 406)  (292 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (293 406)  (293 406)  routing T_5_25.sp4_h_r_7 <X> T_5_25.lc_trk_g1_7
 (24 6)  (294 406)  (294 406)  routing T_5_25.sp4_h_r_7 <X> T_5_25.lc_trk_g1_7
 (15 7)  (285 407)  (285 407)  routing T_5_25.bot_op_4 <X> T_5_25.lc_trk_g1_4
 (17 7)  (287 407)  (287 407)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (291 407)  (291 407)  routing T_5_25.sp4_h_r_7 <X> T_5_25.lc_trk_g1_7
 (10 8)  (280 408)  (280 408)  routing T_5_25.sp4_v_t_39 <X> T_5_25.sp4_h_r_7
 (25 10)  (295 410)  (295 410)  routing T_5_25.wire_logic_cluster/lc_6/out <X> T_5_25.lc_trk_g2_6
 (27 10)  (297 410)  (297 410)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 410)  (299 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 410)  (300 410)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 410)  (302 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 410)  (304 410)  routing T_5_25.lc_trk_g1_3 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (305 410)  (305 410)  routing T_5_25.lc_trk_g0_5 <X> T_5_25.input_2_5
 (36 10)  (306 410)  (306 410)  LC_5 Logic Functioning bit
 (37 10)  (307 410)  (307 410)  LC_5 Logic Functioning bit
 (38 10)  (308 410)  (308 410)  LC_5 Logic Functioning bit
 (42 10)  (312 410)  (312 410)  LC_5 Logic Functioning bit
 (45 10)  (315 410)  (315 410)  LC_5 Logic Functioning bit
 (22 11)  (292 411)  (292 411)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (299 411)  (299 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 411)  (300 411)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (301 411)  (301 411)  routing T_5_25.lc_trk_g1_3 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (302 411)  (302 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (307 411)  (307 411)  LC_5 Logic Functioning bit
 (39 11)  (309 411)  (309 411)  LC_5 Logic Functioning bit
 (42 11)  (312 411)  (312 411)  LC_5 Logic Functioning bit
 (45 11)  (315 411)  (315 411)  LC_5 Logic Functioning bit
 (14 12)  (284 412)  (284 412)  routing T_5_25.wire_logic_cluster/lc_0/out <X> T_5_25.lc_trk_g3_0
 (17 12)  (287 412)  (287 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 412)  (288 412)  routing T_5_25.wire_logic_cluster/lc_1/out <X> T_5_25.lc_trk_g3_1
 (21 12)  (291 412)  (291 412)  routing T_5_25.sp4_v_t_22 <X> T_5_25.lc_trk_g3_3
 (22 12)  (292 412)  (292 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (293 412)  (293 412)  routing T_5_25.sp4_v_t_22 <X> T_5_25.lc_trk_g3_3
 (26 12)  (296 412)  (296 412)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 412)  (297 412)  routing T_5_25.lc_trk_g1_4 <X> T_5_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 412)  (299 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 412)  (300 412)  routing T_5_25.lc_trk_g1_4 <X> T_5_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 412)  (302 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 412)  (304 412)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 412)  (306 412)  LC_6 Logic Functioning bit
 (38 12)  (308 412)  (308 412)  LC_6 Logic Functioning bit
 (41 12)  (311 412)  (311 412)  LC_6 Logic Functioning bit
 (43 12)  (313 412)  (313 412)  LC_6 Logic Functioning bit
 (45 12)  (315 412)  (315 412)  LC_6 Logic Functioning bit
 (51 12)  (321 412)  (321 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (287 413)  (287 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (291 413)  (291 413)  routing T_5_25.sp4_v_t_22 <X> T_5_25.lc_trk_g3_3
 (26 13)  (296 413)  (296 413)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (298 413)  (298 413)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 413)  (299 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (301 413)  (301 413)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (302 413)  (302 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (303 413)  (303 413)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.input_2_6
 (34 13)  (304 413)  (304 413)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.input_2_6
 (35 13)  (305 413)  (305 413)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.input_2_6
 (36 13)  (306 413)  (306 413)  LC_6 Logic Functioning bit
 (38 13)  (308 413)  (308 413)  LC_6 Logic Functioning bit
 (40 13)  (310 413)  (310 413)  LC_6 Logic Functioning bit
 (41 13)  (311 413)  (311 413)  LC_6 Logic Functioning bit
 (43 13)  (313 413)  (313 413)  LC_6 Logic Functioning bit
 (45 13)  (315 413)  (315 413)  LC_6 Logic Functioning bit
 (48 13)  (318 413)  (318 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (321 413)  (321 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (271 414)  (271 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_7_25

 (11 15)  (377 415)  (377 415)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_h_l_46
 (13 15)  (379 415)  (379 415)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_h_l_46


LogicTile_9_25

 (10 11)  (484 411)  (484 411)  routing T_9_25.sp4_h_l_39 <X> T_9_25.sp4_v_t_42


LogicTile_11_25

 (5 6)  (587 406)  (587 406)  routing T_11_25.sp4_h_r_0 <X> T_11_25.sp4_h_l_38
 (4 7)  (586 407)  (586 407)  routing T_11_25.sp4_h_r_0 <X> T_11_25.sp4_h_l_38


LogicTile_13_25

 (22 3)  (716 403)  (716 403)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 8)  (720 408)  (720 408)  routing T_13_25.lc_trk_g0_6 <X> T_13_25.wire_logic_cluster/lc_4/in_0
 (37 8)  (731 408)  (731 408)  LC_4 Logic Functioning bit
 (39 8)  (733 408)  (733 408)  LC_4 Logic Functioning bit
 (40 8)  (734 408)  (734 408)  LC_4 Logic Functioning bit
 (42 8)  (736 408)  (736 408)  LC_4 Logic Functioning bit
 (46 8)  (740 408)  (740 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (720 409)  (720 409)  routing T_13_25.lc_trk_g0_6 <X> T_13_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 409)  (723 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (730 409)  (730 409)  LC_4 Logic Functioning bit
 (38 9)  (732 409)  (732 409)  LC_4 Logic Functioning bit
 (41 9)  (735 409)  (735 409)  LC_4 Logic Functioning bit
 (43 9)  (737 409)  (737 409)  LC_4 Logic Functioning bit
 (53 9)  (747 409)  (747 409)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (1 10)  (695 410)  (695 410)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_0 glb2local_2


LogicTile_2_24

 (14 0)  (122 384)  (122 384)  routing T_2_24.bnr_op_0 <X> T_2_24.lc_trk_g0_0
 (17 0)  (125 384)  (125 384)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (126 384)  (126 384)  routing T_2_24.bnr_op_1 <X> T_2_24.lc_trk_g0_1
 (25 0)  (133 384)  (133 384)  routing T_2_24.bnr_op_2 <X> T_2_24.lc_trk_g0_2
 (27 0)  (135 384)  (135 384)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (136 384)  (136 384)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 384)  (137 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 384)  (138 384)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 384)  (140 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (144 384)  (144 384)  LC_0 Logic Functioning bit
 (37 0)  (145 384)  (145 384)  LC_0 Logic Functioning bit
 (38 0)  (146 384)  (146 384)  LC_0 Logic Functioning bit
 (39 0)  (147 384)  (147 384)  LC_0 Logic Functioning bit
 (44 0)  (152 384)  (152 384)  LC_0 Logic Functioning bit
 (14 1)  (122 385)  (122 385)  routing T_2_24.bnr_op_0 <X> T_2_24.lc_trk_g0_0
 (17 1)  (125 385)  (125 385)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (126 385)  (126 385)  routing T_2_24.bnr_op_1 <X> T_2_24.lc_trk_g0_1
 (22 1)  (130 385)  (130 385)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (133 385)  (133 385)  routing T_2_24.bnr_op_2 <X> T_2_24.lc_trk_g0_2
 (40 1)  (148 385)  (148 385)  LC_0 Logic Functioning bit
 (41 1)  (149 385)  (149 385)  LC_0 Logic Functioning bit
 (42 1)  (150 385)  (150 385)  LC_0 Logic Functioning bit
 (43 1)  (151 385)  (151 385)  LC_0 Logic Functioning bit
 (49 1)  (157 385)  (157 385)  Carry_In_Mux bit 

 (53 1)  (161 385)  (161 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (28 2)  (136 386)  (136 386)  routing T_2_24.lc_trk_g2_0 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 386)  (137 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 386)  (140 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 386)  (144 386)  LC_1 Logic Functioning bit
 (37 2)  (145 386)  (145 386)  LC_1 Logic Functioning bit
 (38 2)  (146 386)  (146 386)  LC_1 Logic Functioning bit
 (39 2)  (147 386)  (147 386)  LC_1 Logic Functioning bit
 (44 2)  (152 386)  (152 386)  LC_1 Logic Functioning bit
 (40 3)  (148 387)  (148 387)  LC_1 Logic Functioning bit
 (41 3)  (149 387)  (149 387)  LC_1 Logic Functioning bit
 (42 3)  (150 387)  (150 387)  LC_1 Logic Functioning bit
 (43 3)  (151 387)  (151 387)  LC_1 Logic Functioning bit
 (51 3)  (159 387)  (159 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (28 4)  (136 388)  (136 388)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 388)  (137 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 388)  (138 388)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 388)  (140 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 388)  (144 388)  LC_2 Logic Functioning bit
 (37 4)  (145 388)  (145 388)  LC_2 Logic Functioning bit
 (38 4)  (146 388)  (146 388)  LC_2 Logic Functioning bit
 (39 4)  (147 388)  (147 388)  LC_2 Logic Functioning bit
 (44 4)  (152 388)  (152 388)  LC_2 Logic Functioning bit
 (30 5)  (138 389)  (138 389)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_2/in_1
 (40 5)  (148 389)  (148 389)  LC_2 Logic Functioning bit
 (41 5)  (149 389)  (149 389)  LC_2 Logic Functioning bit
 (42 5)  (150 389)  (150 389)  LC_2 Logic Functioning bit
 (43 5)  (151 389)  (151 389)  LC_2 Logic Functioning bit
 (51 5)  (159 389)  (159 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (28 6)  (136 390)  (136 390)  routing T_2_24.lc_trk_g2_2 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 390)  (137 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 390)  (140 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 390)  (144 390)  LC_3 Logic Functioning bit
 (37 6)  (145 390)  (145 390)  LC_3 Logic Functioning bit
 (38 6)  (146 390)  (146 390)  LC_3 Logic Functioning bit
 (39 6)  (147 390)  (147 390)  LC_3 Logic Functioning bit
 (44 6)  (152 390)  (152 390)  LC_3 Logic Functioning bit
 (30 7)  (138 391)  (138 391)  routing T_2_24.lc_trk_g2_2 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (40 7)  (148 391)  (148 391)  LC_3 Logic Functioning bit
 (41 7)  (149 391)  (149 391)  LC_3 Logic Functioning bit
 (42 7)  (150 391)  (150 391)  LC_3 Logic Functioning bit
 (43 7)  (151 391)  (151 391)  LC_3 Logic Functioning bit
 (51 7)  (159 391)  (159 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (10 8)  (118 392)  (118 392)  routing T_2_24.sp4_v_t_39 <X> T_2_24.sp4_h_r_7
 (14 8)  (122 392)  (122 392)  routing T_2_24.sp4_v_t_21 <X> T_2_24.lc_trk_g2_0
 (21 8)  (129 392)  (129 392)  routing T_2_24.rgt_op_3 <X> T_2_24.lc_trk_g2_3
 (22 8)  (130 392)  (130 392)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (132 392)  (132 392)  routing T_2_24.rgt_op_3 <X> T_2_24.lc_trk_g2_3
 (28 8)  (136 392)  (136 392)  routing T_2_24.lc_trk_g2_3 <X> T_2_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 392)  (137 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 392)  (140 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (144 392)  (144 392)  LC_4 Logic Functioning bit
 (37 8)  (145 392)  (145 392)  LC_4 Logic Functioning bit
 (38 8)  (146 392)  (146 392)  LC_4 Logic Functioning bit
 (39 8)  (147 392)  (147 392)  LC_4 Logic Functioning bit
 (44 8)  (152 392)  (152 392)  LC_4 Logic Functioning bit
 (14 9)  (122 393)  (122 393)  routing T_2_24.sp4_v_t_21 <X> T_2_24.lc_trk_g2_0
 (16 9)  (124 393)  (124 393)  routing T_2_24.sp4_v_t_21 <X> T_2_24.lc_trk_g2_0
 (17 9)  (125 393)  (125 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (130 393)  (130 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (131 393)  (131 393)  routing T_2_24.sp4_v_b_42 <X> T_2_24.lc_trk_g2_2
 (24 9)  (132 393)  (132 393)  routing T_2_24.sp4_v_b_42 <X> T_2_24.lc_trk_g2_2
 (30 9)  (138 393)  (138 393)  routing T_2_24.lc_trk_g2_3 <X> T_2_24.wire_logic_cluster/lc_4/in_1
 (40 9)  (148 393)  (148 393)  LC_4 Logic Functioning bit
 (41 9)  (149 393)  (149 393)  LC_4 Logic Functioning bit
 (42 9)  (150 393)  (150 393)  LC_4 Logic Functioning bit
 (43 9)  (151 393)  (151 393)  LC_4 Logic Functioning bit
 (22 10)  (130 394)  (130 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (137 394)  (137 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 394)  (140 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (144 394)  (144 394)  LC_5 Logic Functioning bit
 (37 10)  (145 394)  (145 394)  LC_5 Logic Functioning bit
 (38 10)  (146 394)  (146 394)  LC_5 Logic Functioning bit
 (39 10)  (147 394)  (147 394)  LC_5 Logic Functioning bit
 (44 10)  (152 394)  (152 394)  LC_5 Logic Functioning bit
 (21 11)  (129 395)  (129 395)  routing T_2_24.sp4_r_v_b_39 <X> T_2_24.lc_trk_g2_7
 (30 11)  (138 395)  (138 395)  routing T_2_24.lc_trk_g0_2 <X> T_2_24.wire_logic_cluster/lc_5/in_1
 (40 11)  (148 395)  (148 395)  LC_5 Logic Functioning bit
 (41 11)  (149 395)  (149 395)  LC_5 Logic Functioning bit
 (42 11)  (150 395)  (150 395)  LC_5 Logic Functioning bit
 (43 11)  (151 395)  (151 395)  LC_5 Logic Functioning bit
 (29 12)  (137 396)  (137 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 396)  (140 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (144 396)  (144 396)  LC_6 Logic Functioning bit
 (37 12)  (145 396)  (145 396)  LC_6 Logic Functioning bit
 (38 12)  (146 396)  (146 396)  LC_6 Logic Functioning bit
 (39 12)  (147 396)  (147 396)  LC_6 Logic Functioning bit
 (44 12)  (152 396)  (152 396)  LC_6 Logic Functioning bit
 (40 13)  (148 397)  (148 397)  LC_6 Logic Functioning bit
 (41 13)  (149 397)  (149 397)  LC_6 Logic Functioning bit
 (42 13)  (150 397)  (150 397)  LC_6 Logic Functioning bit
 (43 13)  (151 397)  (151 397)  LC_6 Logic Functioning bit
 (29 14)  (137 398)  (137 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 398)  (140 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (144 398)  (144 398)  LC_7 Logic Functioning bit
 (37 14)  (145 398)  (145 398)  LC_7 Logic Functioning bit
 (38 14)  (146 398)  (146 398)  LC_7 Logic Functioning bit
 (39 14)  (147 398)  (147 398)  LC_7 Logic Functioning bit
 (44 14)  (152 398)  (152 398)  LC_7 Logic Functioning bit
 (15 15)  (123 399)  (123 399)  routing T_2_24.sp4_v_t_33 <X> T_2_24.lc_trk_g3_4
 (16 15)  (124 399)  (124 399)  routing T_2_24.sp4_v_t_33 <X> T_2_24.lc_trk_g3_4
 (17 15)  (125 399)  (125 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (40 15)  (148 399)  (148 399)  LC_7 Logic Functioning bit
 (41 15)  (149 399)  (149 399)  LC_7 Logic Functioning bit
 (42 15)  (150 399)  (150 399)  LC_7 Logic Functioning bit
 (43 15)  (151 399)  (151 399)  LC_7 Logic Functioning bit


LogicTile_3_24

 (3 0)  (165 384)  (165 384)  routing T_3_24.sp12_h_r_0 <X> T_3_24.sp12_v_b_0
 (25 0)  (187 384)  (187 384)  routing T_3_24.sp4_h_l_7 <X> T_3_24.lc_trk_g0_2
 (28 0)  (190 384)  (190 384)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 384)  (191 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 384)  (194 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 384)  (195 384)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (196 384)  (196 384)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (197 384)  (197 384)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.input_2_0
 (36 0)  (198 384)  (198 384)  LC_0 Logic Functioning bit
 (42 0)  (204 384)  (204 384)  LC_0 Logic Functioning bit
 (43 0)  (205 384)  (205 384)  LC_0 Logic Functioning bit
 (45 0)  (207 384)  (207 384)  LC_0 Logic Functioning bit
 (3 1)  (165 385)  (165 385)  routing T_3_24.sp12_h_r_0 <X> T_3_24.sp12_v_b_0
 (22 1)  (184 385)  (184 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (185 385)  (185 385)  routing T_3_24.sp4_h_l_7 <X> T_3_24.lc_trk_g0_2
 (24 1)  (186 385)  (186 385)  routing T_3_24.sp4_h_l_7 <X> T_3_24.lc_trk_g0_2
 (25 1)  (187 385)  (187 385)  routing T_3_24.sp4_h_l_7 <X> T_3_24.lc_trk_g0_2
 (26 1)  (188 385)  (188 385)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 385)  (191 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (194 385)  (194 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (195 385)  (195 385)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.input_2_0
 (34 1)  (196 385)  (196 385)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.input_2_0
 (36 1)  (198 385)  (198 385)  LC_0 Logic Functioning bit
 (37 1)  (199 385)  (199 385)  LC_0 Logic Functioning bit
 (42 1)  (204 385)  (204 385)  LC_0 Logic Functioning bit
 (45 1)  (207 385)  (207 385)  LC_0 Logic Functioning bit
 (0 2)  (162 386)  (162 386)  routing T_3_24.glb_netwk_7 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (1 2)  (163 386)  (163 386)  routing T_3_24.glb_netwk_7 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (2 2)  (164 386)  (164 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (176 386)  (176 386)  routing T_3_24.lft_op_4 <X> T_3_24.lc_trk_g0_4
 (29 2)  (191 386)  (191 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (193 386)  (193 386)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 386)  (194 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 386)  (195 386)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 386)  (198 386)  LC_1 Logic Functioning bit
 (38 2)  (200 386)  (200 386)  LC_1 Logic Functioning bit
 (39 2)  (201 386)  (201 386)  LC_1 Logic Functioning bit
 (45 2)  (207 386)  (207 386)  LC_1 Logic Functioning bit
 (0 3)  (162 387)  (162 387)  routing T_3_24.glb_netwk_7 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (15 3)  (177 387)  (177 387)  routing T_3_24.lft_op_4 <X> T_3_24.lc_trk_g0_4
 (17 3)  (179 387)  (179 387)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (189 387)  (189 387)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (190 387)  (190 387)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 387)  (191 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (192 387)  (192 387)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (193 387)  (193 387)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 387)  (194 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (195 387)  (195 387)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.input_2_1
 (36 3)  (198 387)  (198 387)  LC_1 Logic Functioning bit
 (37 3)  (199 387)  (199 387)  LC_1 Logic Functioning bit
 (38 3)  (200 387)  (200 387)  LC_1 Logic Functioning bit
 (45 3)  (207 387)  (207 387)  LC_1 Logic Functioning bit
 (28 4)  (190 388)  (190 388)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 388)  (191 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 388)  (194 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 388)  (195 388)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (196 388)  (196 388)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (198 388)  (198 388)  LC_2 Logic Functioning bit
 (42 4)  (204 388)  (204 388)  LC_2 Logic Functioning bit
 (43 4)  (205 388)  (205 388)  LC_2 Logic Functioning bit
 (45 4)  (207 388)  (207 388)  LC_2 Logic Functioning bit
 (26 5)  (188 389)  (188 389)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 389)  (191 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (194 389)  (194 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (195 389)  (195 389)  routing T_3_24.lc_trk_g2_2 <X> T_3_24.input_2_2
 (35 5)  (197 389)  (197 389)  routing T_3_24.lc_trk_g2_2 <X> T_3_24.input_2_2
 (36 5)  (198 389)  (198 389)  LC_2 Logic Functioning bit
 (37 5)  (199 389)  (199 389)  LC_2 Logic Functioning bit
 (42 5)  (204 389)  (204 389)  LC_2 Logic Functioning bit
 (45 5)  (207 389)  (207 389)  LC_2 Logic Functioning bit
 (29 6)  (191 390)  (191 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 390)  (193 390)  routing T_3_24.lc_trk_g0_4 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 390)  (194 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (198 390)  (198 390)  LC_3 Logic Functioning bit
 (38 6)  (200 390)  (200 390)  LC_3 Logic Functioning bit
 (39 6)  (201 390)  (201 390)  LC_3 Logic Functioning bit
 (45 6)  (207 390)  (207 390)  LC_3 Logic Functioning bit
 (27 7)  (189 391)  (189 391)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 391)  (190 391)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 391)  (191 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 391)  (192 391)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (194 391)  (194 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (195 391)  (195 391)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.input_2_3
 (36 7)  (198 391)  (198 391)  LC_3 Logic Functioning bit
 (37 7)  (199 391)  (199 391)  LC_3 Logic Functioning bit
 (38 7)  (200 391)  (200 391)  LC_3 Logic Functioning bit
 (45 7)  (207 391)  (207 391)  LC_3 Logic Functioning bit
 (51 7)  (213 391)  (213 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (177 392)  (177 392)  routing T_3_24.sp4_h_r_33 <X> T_3_24.lc_trk_g2_1
 (16 8)  (178 392)  (178 392)  routing T_3_24.sp4_h_r_33 <X> T_3_24.lc_trk_g2_1
 (17 8)  (179 392)  (179 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (180 392)  (180 392)  routing T_3_24.sp4_h_r_33 <X> T_3_24.lc_trk_g2_1
 (25 8)  (187 392)  (187 392)  routing T_3_24.bnl_op_2 <X> T_3_24.lc_trk_g2_2
 (28 8)  (190 392)  (190 392)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 392)  (191 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (194 392)  (194 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 392)  (195 392)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 392)  (196 392)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 392)  (197 392)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.input_2_4
 (36 8)  (198 392)  (198 392)  LC_4 Logic Functioning bit
 (42 8)  (204 392)  (204 392)  LC_4 Logic Functioning bit
 (43 8)  (205 392)  (205 392)  LC_4 Logic Functioning bit
 (45 8)  (207 392)  (207 392)  LC_4 Logic Functioning bit
 (22 9)  (184 393)  (184 393)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (187 393)  (187 393)  routing T_3_24.bnl_op_2 <X> T_3_24.lc_trk_g2_2
 (26 9)  (188 393)  (188 393)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 393)  (191 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (194 393)  (194 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (195 393)  (195 393)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.input_2_4
 (34 9)  (196 393)  (196 393)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.input_2_4
 (35 9)  (197 393)  (197 393)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.input_2_4
 (36 9)  (198 393)  (198 393)  LC_4 Logic Functioning bit
 (37 9)  (199 393)  (199 393)  LC_4 Logic Functioning bit
 (42 9)  (204 393)  (204 393)  LC_4 Logic Functioning bit
 (45 9)  (207 393)  (207 393)  LC_4 Logic Functioning bit
 (14 10)  (176 394)  (176 394)  routing T_3_24.bnl_op_4 <X> T_3_24.lc_trk_g2_4
 (25 10)  (187 394)  (187 394)  routing T_3_24.bnl_op_6 <X> T_3_24.lc_trk_g2_6
 (29 10)  (191 394)  (191 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 394)  (193 394)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 394)  (194 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 394)  (195 394)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 394)  (198 394)  LC_5 Logic Functioning bit
 (38 10)  (200 394)  (200 394)  LC_5 Logic Functioning bit
 (39 10)  (201 394)  (201 394)  LC_5 Logic Functioning bit
 (45 10)  (207 394)  (207 394)  LC_5 Logic Functioning bit
 (14 11)  (176 395)  (176 395)  routing T_3_24.bnl_op_4 <X> T_3_24.lc_trk_g2_4
 (17 11)  (179 395)  (179 395)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (184 395)  (184 395)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (187 395)  (187 395)  routing T_3_24.bnl_op_6 <X> T_3_24.lc_trk_g2_6
 (27 11)  (189 395)  (189 395)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 395)  (190 395)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 395)  (191 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 395)  (192 395)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 395)  (194 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (195 395)  (195 395)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.input_2_5
 (36 11)  (198 395)  (198 395)  LC_5 Logic Functioning bit
 (37 11)  (199 395)  (199 395)  LC_5 Logic Functioning bit
 (38 11)  (200 395)  (200 395)  LC_5 Logic Functioning bit
 (45 11)  (207 395)  (207 395)  LC_5 Logic Functioning bit
 (14 12)  (176 396)  (176 396)  routing T_3_24.sp4_v_t_21 <X> T_3_24.lc_trk_g3_0
 (17 12)  (179 396)  (179 396)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (180 396)  (180 396)  routing T_3_24.bnl_op_1 <X> T_3_24.lc_trk_g3_1
 (21 12)  (183 396)  (183 396)  routing T_3_24.bnl_op_3 <X> T_3_24.lc_trk_g3_3
 (22 12)  (184 396)  (184 396)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (28 12)  (190 396)  (190 396)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 396)  (191 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 396)  (194 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 396)  (195 396)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 396)  (196 396)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (198 396)  (198 396)  LC_6 Logic Functioning bit
 (42 12)  (204 396)  (204 396)  LC_6 Logic Functioning bit
 (43 12)  (205 396)  (205 396)  LC_6 Logic Functioning bit
 (45 12)  (207 396)  (207 396)  LC_6 Logic Functioning bit
 (14 13)  (176 397)  (176 397)  routing T_3_24.sp4_v_t_21 <X> T_3_24.lc_trk_g3_0
 (16 13)  (178 397)  (178 397)  routing T_3_24.sp4_v_t_21 <X> T_3_24.lc_trk_g3_0
 (17 13)  (179 397)  (179 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (180 397)  (180 397)  routing T_3_24.bnl_op_1 <X> T_3_24.lc_trk_g3_1
 (21 13)  (183 397)  (183 397)  routing T_3_24.bnl_op_3 <X> T_3_24.lc_trk_g3_3
 (26 13)  (188 397)  (188 397)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 397)  (191 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (194 397)  (194 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (195 397)  (195 397)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.input_2_6
 (34 13)  (196 397)  (196 397)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.input_2_6
 (35 13)  (197 397)  (197 397)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.input_2_6
 (36 13)  (198 397)  (198 397)  LC_6 Logic Functioning bit
 (37 13)  (199 397)  (199 397)  LC_6 Logic Functioning bit
 (42 13)  (204 397)  (204 397)  LC_6 Logic Functioning bit
 (45 13)  (207 397)  (207 397)  LC_6 Logic Functioning bit
 (1 14)  (163 398)  (163 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (17 14)  (179 398)  (179 398)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (180 398)  (180 398)  routing T_3_24.bnl_op_5 <X> T_3_24.lc_trk_g3_5
 (21 14)  (183 398)  (183 398)  routing T_3_24.bnl_op_7 <X> T_3_24.lc_trk_g3_7
 (22 14)  (184 398)  (184 398)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (29 14)  (191 398)  (191 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 398)  (194 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 398)  (195 398)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (196 398)  (196 398)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (198 398)  (198 398)  LC_7 Logic Functioning bit
 (38 14)  (200 398)  (200 398)  LC_7 Logic Functioning bit
 (39 14)  (201 398)  (201 398)  LC_7 Logic Functioning bit
 (45 14)  (207 398)  (207 398)  LC_7 Logic Functioning bit
 (18 15)  (180 399)  (180 399)  routing T_3_24.bnl_op_5 <X> T_3_24.lc_trk_g3_5
 (21 15)  (183 399)  (183 399)  routing T_3_24.bnl_op_7 <X> T_3_24.lc_trk_g3_7
 (27 15)  (189 399)  (189 399)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 399)  (190 399)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 399)  (191 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (192 399)  (192 399)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_7/in_1
 (32 15)  (194 399)  (194 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (195 399)  (195 399)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.input_2_7
 (36 15)  (198 399)  (198 399)  LC_7 Logic Functioning bit
 (37 15)  (199 399)  (199 399)  LC_7 Logic Functioning bit
 (38 15)  (200 399)  (200 399)  LC_7 Logic Functioning bit
 (45 15)  (207 399)  (207 399)  LC_7 Logic Functioning bit


LogicTile_4_24

 (14 0)  (230 384)  (230 384)  routing T_4_24.sp4_h_l_5 <X> T_4_24.lc_trk_g0_0
 (15 0)  (231 384)  (231 384)  routing T_4_24.sp4_h_l_4 <X> T_4_24.lc_trk_g0_1
 (16 0)  (232 384)  (232 384)  routing T_4_24.sp4_h_l_4 <X> T_4_24.lc_trk_g0_1
 (17 0)  (233 384)  (233 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (234 384)  (234 384)  routing T_4_24.sp4_h_l_4 <X> T_4_24.lc_trk_g0_1
 (26 0)  (242 384)  (242 384)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (245 384)  (245 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 384)  (246 384)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (247 384)  (247 384)  routing T_4_24.lc_trk_g0_5 <X> T_4_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 384)  (248 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (252 384)  (252 384)  LC_0 Logic Functioning bit
 (38 0)  (254 384)  (254 384)  LC_0 Logic Functioning bit
 (45 0)  (261 384)  (261 384)  LC_0 Logic Functioning bit
 (14 1)  (230 385)  (230 385)  routing T_4_24.sp4_h_l_5 <X> T_4_24.lc_trk_g0_0
 (15 1)  (231 385)  (231 385)  routing T_4_24.sp4_h_l_5 <X> T_4_24.lc_trk_g0_0
 (16 1)  (232 385)  (232 385)  routing T_4_24.sp4_h_l_5 <X> T_4_24.lc_trk_g0_0
 (17 1)  (233 385)  (233 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (234 385)  (234 385)  routing T_4_24.sp4_h_l_4 <X> T_4_24.lc_trk_g0_1
 (26 1)  (242 385)  (242 385)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 385)  (245 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (246 385)  (246 385)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (36 1)  (252 385)  (252 385)  LC_0 Logic Functioning bit
 (37 1)  (253 385)  (253 385)  LC_0 Logic Functioning bit
 (38 1)  (254 385)  (254 385)  LC_0 Logic Functioning bit
 (39 1)  (255 385)  (255 385)  LC_0 Logic Functioning bit
 (45 1)  (261 385)  (261 385)  LC_0 Logic Functioning bit
 (48 1)  (264 385)  (264 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (216 386)  (216 386)  routing T_4_24.glb_netwk_7 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (1 2)  (217 386)  (217 386)  routing T_4_24.glb_netwk_7 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (2 2)  (218 386)  (218 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (231 386)  (231 386)  routing T_4_24.sp4_h_r_21 <X> T_4_24.lc_trk_g0_5
 (16 2)  (232 386)  (232 386)  routing T_4_24.sp4_h_r_21 <X> T_4_24.lc_trk_g0_5
 (17 2)  (233 386)  (233 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (234 386)  (234 386)  routing T_4_24.sp4_h_r_21 <X> T_4_24.lc_trk_g0_5
 (22 2)  (238 386)  (238 386)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (240 386)  (240 386)  routing T_4_24.bot_op_7 <X> T_4_24.lc_trk_g0_7
 (26 2)  (242 386)  (242 386)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (29 2)  (245 386)  (245 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 386)  (246 386)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 386)  (248 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 386)  (249 386)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (250 386)  (250 386)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 386)  (252 386)  LC_1 Logic Functioning bit
 (37 2)  (253 386)  (253 386)  LC_1 Logic Functioning bit
 (38 2)  (254 386)  (254 386)  LC_1 Logic Functioning bit
 (39 2)  (255 386)  (255 386)  LC_1 Logic Functioning bit
 (43 2)  (259 386)  (259 386)  LC_1 Logic Functioning bit
 (45 2)  (261 386)  (261 386)  LC_1 Logic Functioning bit
 (0 3)  (216 387)  (216 387)  routing T_4_24.glb_netwk_7 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (18 3)  (234 387)  (234 387)  routing T_4_24.sp4_h_r_21 <X> T_4_24.lc_trk_g0_5
 (22 3)  (238 387)  (238 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (239 387)  (239 387)  routing T_4_24.sp4_v_b_22 <X> T_4_24.lc_trk_g0_6
 (24 3)  (240 387)  (240 387)  routing T_4_24.sp4_v_b_22 <X> T_4_24.lc_trk_g0_6
 (26 3)  (242 387)  (242 387)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 387)  (245 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 387)  (246 387)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (248 387)  (248 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (252 387)  (252 387)  LC_1 Logic Functioning bit
 (37 3)  (253 387)  (253 387)  LC_1 Logic Functioning bit
 (38 3)  (254 387)  (254 387)  LC_1 Logic Functioning bit
 (39 3)  (255 387)  (255 387)  LC_1 Logic Functioning bit
 (42 3)  (258 387)  (258 387)  LC_1 Logic Functioning bit
 (43 3)  (259 387)  (259 387)  LC_1 Logic Functioning bit
 (45 3)  (261 387)  (261 387)  LC_1 Logic Functioning bit
 (0 4)  (216 388)  (216 388)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.wire_logic_cluster/lc_7/cen
 (1 4)  (217 388)  (217 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (231 388)  (231 388)  routing T_4_24.sp4_h_r_1 <X> T_4_24.lc_trk_g1_1
 (16 4)  (232 388)  (232 388)  routing T_4_24.sp4_h_r_1 <X> T_4_24.lc_trk_g1_1
 (17 4)  (233 388)  (233 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (35 4)  (251 388)  (251 388)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.input_2_2
 (36 4)  (252 388)  (252 388)  LC_2 Logic Functioning bit
 (43 4)  (259 388)  (259 388)  LC_2 Logic Functioning bit
 (45 4)  (261 388)  (261 388)  LC_2 Logic Functioning bit
 (1 5)  (217 389)  (217 389)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.wire_logic_cluster/lc_7/cen
 (18 5)  (234 389)  (234 389)  routing T_4_24.sp4_h_r_1 <X> T_4_24.lc_trk_g1_1
 (28 5)  (244 389)  (244 389)  routing T_4_24.lc_trk_g2_0 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 389)  (245 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (248 389)  (248 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (251 389)  (251 389)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.input_2_2
 (37 5)  (253 389)  (253 389)  LC_2 Logic Functioning bit
 (42 5)  (258 389)  (258 389)  LC_2 Logic Functioning bit
 (45 5)  (261 389)  (261 389)  LC_2 Logic Functioning bit
 (48 5)  (264 389)  (264 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (25 6)  (241 390)  (241 390)  routing T_4_24.sp4_v_t_3 <X> T_4_24.lc_trk_g1_6
 (26 6)  (242 390)  (242 390)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (29 6)  (245 390)  (245 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 390)  (246 390)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (247 390)  (247 390)  routing T_4_24.lc_trk_g2_4 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 390)  (248 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 390)  (249 390)  routing T_4_24.lc_trk_g2_4 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (253 390)  (253 390)  LC_3 Logic Functioning bit
 (39 6)  (255 390)  (255 390)  LC_3 Logic Functioning bit
 (40 6)  (256 390)  (256 390)  LC_3 Logic Functioning bit
 (42 6)  (258 390)  (258 390)  LC_3 Logic Functioning bit
 (45 6)  (261 390)  (261 390)  LC_3 Logic Functioning bit
 (14 7)  (230 391)  (230 391)  routing T_4_24.sp4_h_r_4 <X> T_4_24.lc_trk_g1_4
 (15 7)  (231 391)  (231 391)  routing T_4_24.sp4_h_r_4 <X> T_4_24.lc_trk_g1_4
 (16 7)  (232 391)  (232 391)  routing T_4_24.sp4_h_r_4 <X> T_4_24.lc_trk_g1_4
 (17 7)  (233 391)  (233 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (238 391)  (238 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (239 391)  (239 391)  routing T_4_24.sp4_v_t_3 <X> T_4_24.lc_trk_g1_6
 (25 7)  (241 391)  (241 391)  routing T_4_24.sp4_v_t_3 <X> T_4_24.lc_trk_g1_6
 (26 7)  (242 391)  (242 391)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 391)  (245 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (246 391)  (246 391)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (252 391)  (252 391)  LC_3 Logic Functioning bit
 (38 7)  (254 391)  (254 391)  LC_3 Logic Functioning bit
 (45 7)  (261 391)  (261 391)  LC_3 Logic Functioning bit
 (25 8)  (241 392)  (241 392)  routing T_4_24.sp4_v_t_23 <X> T_4_24.lc_trk_g2_2
 (27 8)  (243 392)  (243 392)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 392)  (245 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 392)  (246 392)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (247 392)  (247 392)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 392)  (248 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (251 392)  (251 392)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.input_2_4
 (45 8)  (261 392)  (261 392)  LC_4 Logic Functioning bit
 (17 9)  (233 393)  (233 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (238 393)  (238 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (239 393)  (239 393)  routing T_4_24.sp4_v_t_23 <X> T_4_24.lc_trk_g2_2
 (25 9)  (241 393)  (241 393)  routing T_4_24.sp4_v_t_23 <X> T_4_24.lc_trk_g2_2
 (27 9)  (243 393)  (243 393)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (244 393)  (244 393)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 393)  (245 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (247 393)  (247 393)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (248 393)  (248 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (251 393)  (251 393)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.input_2_4
 (36 9)  (252 393)  (252 393)  LC_4 Logic Functioning bit
 (38 9)  (254 393)  (254 393)  LC_4 Logic Functioning bit
 (43 9)  (259 393)  (259 393)  LC_4 Logic Functioning bit
 (45 9)  (261 393)  (261 393)  LC_4 Logic Functioning bit
 (26 10)  (242 394)  (242 394)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (243 394)  (243 394)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 394)  (244 394)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 394)  (245 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 394)  (246 394)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (247 394)  (247 394)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 394)  (248 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (252 394)  (252 394)  LC_5 Logic Functioning bit
 (38 10)  (254 394)  (254 394)  LC_5 Logic Functioning bit
 (41 10)  (257 394)  (257 394)  LC_5 Logic Functioning bit
 (43 10)  (259 394)  (259 394)  LC_5 Logic Functioning bit
 (45 10)  (261 394)  (261 394)  LC_5 Logic Functioning bit
 (15 11)  (231 395)  (231 395)  routing T_4_24.sp4_v_t_33 <X> T_4_24.lc_trk_g2_4
 (16 11)  (232 395)  (232 395)  routing T_4_24.sp4_v_t_33 <X> T_4_24.lc_trk_g2_4
 (17 11)  (233 395)  (233 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (242 395)  (242 395)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 395)  (245 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 395)  (246 395)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (247 395)  (247 395)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (252 395)  (252 395)  LC_5 Logic Functioning bit
 (38 11)  (254 395)  (254 395)  LC_5 Logic Functioning bit
 (45 11)  (261 395)  (261 395)  LC_5 Logic Functioning bit
 (17 12)  (233 396)  (233 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (242 396)  (242 396)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (245 396)  (245 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 396)  (246 396)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 396)  (247 396)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 396)  (248 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (250 396)  (250 396)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 396)  (252 396)  LC_6 Logic Functioning bit
 (37 12)  (253 396)  (253 396)  LC_6 Logic Functioning bit
 (38 12)  (254 396)  (254 396)  LC_6 Logic Functioning bit
 (39 12)  (255 396)  (255 396)  LC_6 Logic Functioning bit
 (43 12)  (259 396)  (259 396)  LC_6 Logic Functioning bit
 (45 12)  (261 396)  (261 396)  LC_6 Logic Functioning bit
 (26 13)  (242 397)  (242 397)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 397)  (245 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 397)  (246 397)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (247 397)  (247 397)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (248 397)  (248 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (252 397)  (252 397)  LC_6 Logic Functioning bit
 (37 13)  (253 397)  (253 397)  LC_6 Logic Functioning bit
 (38 13)  (254 397)  (254 397)  LC_6 Logic Functioning bit
 (39 13)  (255 397)  (255 397)  LC_6 Logic Functioning bit
 (42 13)  (258 397)  (258 397)  LC_6 Logic Functioning bit
 (43 13)  (259 397)  (259 397)  LC_6 Logic Functioning bit
 (45 13)  (261 397)  (261 397)  LC_6 Logic Functioning bit
 (1 14)  (217 398)  (217 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (21 14)  (237 398)  (237 398)  routing T_4_24.sp4_v_t_18 <X> T_4_24.lc_trk_g3_7
 (22 14)  (238 398)  (238 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (239 398)  (239 398)  routing T_4_24.sp4_v_t_18 <X> T_4_24.lc_trk_g3_7
 (29 14)  (245 398)  (245 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 398)  (246 398)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 398)  (248 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (250 398)  (250 398)  routing T_4_24.lc_trk_g1_1 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 398)  (252 398)  LC_7 Logic Functioning bit
 (38 14)  (254 398)  (254 398)  LC_7 Logic Functioning bit
 (45 14)  (261 398)  (261 398)  LC_7 Logic Functioning bit
 (30 15)  (246 399)  (246 399)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (252 399)  (252 399)  LC_7 Logic Functioning bit
 (38 15)  (254 399)  (254 399)  LC_7 Logic Functioning bit
 (45 15)  (261 399)  (261 399)  LC_7 Logic Functioning bit
 (51 15)  (267 399)  (267 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_24

 (15 0)  (285 384)  (285 384)  routing T_5_24.top_op_1 <X> T_5_24.lc_trk_g0_1
 (17 0)  (287 384)  (287 384)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (291 384)  (291 384)  routing T_5_24.wire_logic_cluster/lc_3/out <X> T_5_24.lc_trk_g0_3
 (22 0)  (292 384)  (292 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (18 1)  (288 385)  (288 385)  routing T_5_24.top_op_1 <X> T_5_24.lc_trk_g0_1
 (0 2)  (270 386)  (270 386)  routing T_5_24.glb_netwk_7 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (1 2)  (271 386)  (271 386)  routing T_5_24.glb_netwk_7 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (2 2)  (272 386)  (272 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (296 386)  (296 386)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (31 2)  (301 386)  (301 386)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 386)  (302 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 386)  (303 386)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (304 386)  (304 386)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 386)  (306 386)  LC_1 Logic Functioning bit
 (38 2)  (308 386)  (308 386)  LC_1 Logic Functioning bit
 (0 3)  (270 387)  (270 387)  routing T_5_24.glb_netwk_7 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (28 3)  (298 387)  (298 387)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 387)  (299 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (307 387)  (307 387)  LC_1 Logic Functioning bit
 (39 3)  (309 387)  (309 387)  LC_1 Logic Functioning bit
 (51 3)  (321 387)  (321 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 6)  (287 390)  (287 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (288 390)  (288 390)  routing T_5_24.wire_logic_cluster/lc_5/out <X> T_5_24.lc_trk_g1_5
 (31 6)  (301 390)  (301 390)  routing T_5_24.lc_trk_g1_5 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 390)  (302 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (304 390)  (304 390)  routing T_5_24.lc_trk_g1_5 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 390)  (306 390)  LC_3 Logic Functioning bit
 (37 6)  (307 390)  (307 390)  LC_3 Logic Functioning bit
 (38 6)  (308 390)  (308 390)  LC_3 Logic Functioning bit
 (39 6)  (309 390)  (309 390)  LC_3 Logic Functioning bit
 (45 6)  (315 390)  (315 390)  LC_3 Logic Functioning bit
 (36 7)  (306 391)  (306 391)  LC_3 Logic Functioning bit
 (37 7)  (307 391)  (307 391)  LC_3 Logic Functioning bit
 (38 7)  (308 391)  (308 391)  LC_3 Logic Functioning bit
 (39 7)  (309 391)  (309 391)  LC_3 Logic Functioning bit
 (29 8)  (299 392)  (299 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (302 392)  (302 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (306 392)  (306 392)  LC_4 Logic Functioning bit
 (38 8)  (308 392)  (308 392)  LC_4 Logic Functioning bit
 (12 9)  (282 393)  (282 393)  routing T_5_24.sp4_h_r_8 <X> T_5_24.sp4_v_b_8
 (31 9)  (301 393)  (301 393)  routing T_5_24.lc_trk_g0_3 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (306 393)  (306 393)  LC_4 Logic Functioning bit
 (38 9)  (308 393)  (308 393)  LC_4 Logic Functioning bit
 (17 10)  (287 394)  (287 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (32 10)  (302 394)  (302 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 394)  (303 394)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (304 394)  (304 394)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (306 394)  (306 394)  LC_5 Logic Functioning bit
 (37 10)  (307 394)  (307 394)  LC_5 Logic Functioning bit
 (38 10)  (308 394)  (308 394)  LC_5 Logic Functioning bit
 (39 10)  (309 394)  (309 394)  LC_5 Logic Functioning bit
 (45 10)  (315 394)  (315 394)  LC_5 Logic Functioning bit
 (18 11)  (288 395)  (288 395)  routing T_5_24.sp4_r_v_b_37 <X> T_5_24.lc_trk_g2_5
 (31 11)  (301 395)  (301 395)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (306 395)  (306 395)  LC_5 Logic Functioning bit
 (37 11)  (307 395)  (307 395)  LC_5 Logic Functioning bit
 (38 11)  (308 395)  (308 395)  LC_5 Logic Functioning bit
 (39 11)  (309 395)  (309 395)  LC_5 Logic Functioning bit
 (21 12)  (291 396)  (291 396)  routing T_5_24.sp12_v_t_0 <X> T_5_24.lc_trk_g3_3
 (22 12)  (292 396)  (292 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (294 396)  (294 396)  routing T_5_24.sp12_v_t_0 <X> T_5_24.lc_trk_g3_3
 (21 13)  (291 397)  (291 397)  routing T_5_24.sp12_v_t_0 <X> T_5_24.lc_trk_g3_3
 (5 14)  (275 398)  (275 398)  routing T_5_24.sp4_v_t_44 <X> T_5_24.sp4_h_l_44
 (15 14)  (285 398)  (285 398)  routing T_5_24.sp12_v_t_2 <X> T_5_24.lc_trk_g3_5
 (17 14)  (287 398)  (287 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (288 398)  (288 398)  routing T_5_24.sp12_v_t_2 <X> T_5_24.lc_trk_g3_5
 (6 15)  (276 399)  (276 399)  routing T_5_24.sp4_v_t_44 <X> T_5_24.sp4_h_l_44
 (18 15)  (288 399)  (288 399)  routing T_5_24.sp12_v_t_2 <X> T_5_24.lc_trk_g3_5


LogicTile_7_24

 (14 0)  (380 384)  (380 384)  routing T_7_24.wire_logic_cluster/lc_0/out <X> T_7_24.lc_trk_g0_0
 (27 0)  (393 384)  (393 384)  routing T_7_24.lc_trk_g1_4 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 384)  (395 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 384)  (396 384)  routing T_7_24.lc_trk_g1_4 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (398 384)  (398 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (400 384)  (400 384)  routing T_7_24.lc_trk_g1_0 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (401 384)  (401 384)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.input_2_0
 (36 0)  (402 384)  (402 384)  LC_0 Logic Functioning bit
 (41 0)  (407 384)  (407 384)  LC_0 Logic Functioning bit
 (43 0)  (409 384)  (409 384)  LC_0 Logic Functioning bit
 (45 0)  (411 384)  (411 384)  LC_0 Logic Functioning bit
 (47 0)  (413 384)  (413 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (383 385)  (383 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (395 385)  (395 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (398 385)  (398 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (400 385)  (400 385)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.input_2_0
 (35 1)  (401 385)  (401 385)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.input_2_0
 (36 1)  (402 385)  (402 385)  LC_0 Logic Functioning bit
 (40 1)  (406 385)  (406 385)  LC_0 Logic Functioning bit
 (42 1)  (408 385)  (408 385)  LC_0 Logic Functioning bit
 (47 1)  (413 385)  (413 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (366 386)  (366 386)  routing T_7_24.glb_netwk_7 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (1 2)  (367 386)  (367 386)  routing T_7_24.glb_netwk_7 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (2 2)  (368 386)  (368 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (366 387)  (366 387)  routing T_7_24.glb_netwk_7 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (14 4)  (380 388)  (380 388)  routing T_7_24.bnr_op_0 <X> T_7_24.lc_trk_g1_0
 (27 4)  (393 388)  (393 388)  routing T_7_24.lc_trk_g1_4 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 388)  (395 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 388)  (396 388)  routing T_7_24.lc_trk_g1_4 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 388)  (398 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (400 388)  (400 388)  routing T_7_24.lc_trk_g1_0 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (401 388)  (401 388)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.input_2_2
 (36 4)  (402 388)  (402 388)  LC_2 Logic Functioning bit
 (41 4)  (407 388)  (407 388)  LC_2 Logic Functioning bit
 (43 4)  (409 388)  (409 388)  LC_2 Logic Functioning bit
 (45 4)  (411 388)  (411 388)  LC_2 Logic Functioning bit
 (51 4)  (417 388)  (417 388)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (14 5)  (380 389)  (380 389)  routing T_7_24.bnr_op_0 <X> T_7_24.lc_trk_g1_0
 (17 5)  (383 389)  (383 389)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (26 5)  (392 389)  (392 389)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (394 389)  (394 389)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 389)  (395 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (398 389)  (398 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (400 389)  (400 389)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.input_2_2
 (36 5)  (402 389)  (402 389)  LC_2 Logic Functioning bit
 (40 5)  (406 389)  (406 389)  LC_2 Logic Functioning bit
 (42 5)  (408 389)  (408 389)  LC_2 Logic Functioning bit
 (47 5)  (413 389)  (413 389)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (417 389)  (417 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (9 6)  (375 390)  (375 390)  routing T_7_24.sp4_v_b_4 <X> T_7_24.sp4_h_l_41
 (14 6)  (380 390)  (380 390)  routing T_7_24.bnr_op_4 <X> T_7_24.lc_trk_g1_4
 (15 6)  (381 390)  (381 390)  routing T_7_24.sp4_h_r_13 <X> T_7_24.lc_trk_g1_5
 (16 6)  (382 390)  (382 390)  routing T_7_24.sp4_h_r_13 <X> T_7_24.lc_trk_g1_5
 (17 6)  (383 390)  (383 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (384 390)  (384 390)  routing T_7_24.sp4_h_r_13 <X> T_7_24.lc_trk_g1_5
 (21 6)  (387 390)  (387 390)  routing T_7_24.sp4_h_l_10 <X> T_7_24.lc_trk_g1_7
 (22 6)  (388 390)  (388 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (389 390)  (389 390)  routing T_7_24.sp4_h_l_10 <X> T_7_24.lc_trk_g1_7
 (24 6)  (390 390)  (390 390)  routing T_7_24.sp4_h_l_10 <X> T_7_24.lc_trk_g1_7
 (13 7)  (379 391)  (379 391)  routing T_7_24.sp4_v_b_0 <X> T_7_24.sp4_h_l_40
 (14 7)  (380 391)  (380 391)  routing T_7_24.bnr_op_4 <X> T_7_24.lc_trk_g1_4
 (17 7)  (383 391)  (383 391)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (387 391)  (387 391)  routing T_7_24.sp4_h_l_10 <X> T_7_24.lc_trk_g1_7
 (25 8)  (391 392)  (391 392)  routing T_7_24.wire_logic_cluster/lc_2/out <X> T_7_24.lc_trk_g2_2
 (22 9)  (388 393)  (388 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (12 10)  (378 394)  (378 394)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_h_l_45
 (1 14)  (367 398)  (367 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_8_24

 (0 2)  (420 386)  (420 386)  routing T_8_24.glb_netwk_7 <X> T_8_24.wire_logic_cluster/lc_7/clk
 (1 2)  (421 386)  (421 386)  routing T_8_24.glb_netwk_7 <X> T_8_24.wire_logic_cluster/lc_7/clk
 (2 2)  (422 386)  (422 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (449 386)  (449 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 386)  (450 386)  routing T_8_24.lc_trk_g0_6 <X> T_8_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (452 386)  (452 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (454 386)  (454 386)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 386)  (456 386)  LC_1 Logic Functioning bit
 (38 2)  (458 386)  (458 386)  LC_1 Logic Functioning bit
 (45 2)  (465 386)  (465 386)  LC_1 Logic Functioning bit
 (0 3)  (420 387)  (420 387)  routing T_8_24.glb_netwk_7 <X> T_8_24.wire_logic_cluster/lc_7/clk
 (22 3)  (442 387)  (442 387)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (444 387)  (444 387)  routing T_8_24.bot_op_6 <X> T_8_24.lc_trk_g0_6
 (27 3)  (447 387)  (447 387)  routing T_8_24.lc_trk_g1_0 <X> T_8_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 387)  (449 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (450 387)  (450 387)  routing T_8_24.lc_trk_g0_6 <X> T_8_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (451 387)  (451 387)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (456 387)  (456 387)  LC_1 Logic Functioning bit
 (37 3)  (457 387)  (457 387)  LC_1 Logic Functioning bit
 (38 3)  (458 387)  (458 387)  LC_1 Logic Functioning bit
 (39 3)  (459 387)  (459 387)  LC_1 Logic Functioning bit
 (51 3)  (471 387)  (471 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (420 388)  (420 388)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_logic_cluster/lc_7/cen
 (1 4)  (421 388)  (421 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (431 388)  (431 388)  routing T_8_24.sp4_h_r_0 <X> T_8_24.sp4_v_b_5
 (22 4)  (442 388)  (442 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (420 389)  (420 389)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_logic_cluster/lc_7/cen
 (1 5)  (421 389)  (421 389)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_logic_cluster/lc_7/cen
 (14 5)  (434 389)  (434 389)  routing T_8_24.sp4_h_r_0 <X> T_8_24.lc_trk_g1_0
 (15 5)  (435 389)  (435 389)  routing T_8_24.sp4_h_r_0 <X> T_8_24.lc_trk_g1_0
 (16 5)  (436 389)  (436 389)  routing T_8_24.sp4_h_r_0 <X> T_8_24.lc_trk_g1_0
 (17 5)  (437 389)  (437 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (441 389)  (441 389)  routing T_8_24.sp4_r_v_b_27 <X> T_8_24.lc_trk_g1_3
 (10 6)  (430 390)  (430 390)  routing T_8_24.sp4_v_b_11 <X> T_8_24.sp4_h_l_41
 (21 12)  (441 396)  (441 396)  routing T_8_24.sp4_h_r_43 <X> T_8_24.lc_trk_g3_3
 (22 12)  (442 396)  (442 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (443 396)  (443 396)  routing T_8_24.sp4_h_r_43 <X> T_8_24.lc_trk_g3_3
 (24 12)  (444 396)  (444 396)  routing T_8_24.sp4_h_r_43 <X> T_8_24.lc_trk_g3_3
 (21 13)  (441 397)  (441 397)  routing T_8_24.sp4_h_r_43 <X> T_8_24.lc_trk_g3_3
 (1 14)  (421 398)  (421 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_9_24

 (26 0)  (500 384)  (500 384)  routing T_9_24.lc_trk_g0_4 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (501 384)  (501 384)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 384)  (502 384)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 384)  (503 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 384)  (506 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (511 384)  (511 384)  LC_0 Logic Functioning bit
 (39 0)  (513 384)  (513 384)  LC_0 Logic Functioning bit
 (44 0)  (518 384)  (518 384)  LC_0 Logic Functioning bit
 (45 0)  (519 384)  (519 384)  LC_0 Logic Functioning bit
 (29 1)  (503 385)  (503 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (515 385)  (515 385)  LC_0 Logic Functioning bit
 (43 1)  (517 385)  (517 385)  LC_0 Logic Functioning bit
 (45 1)  (519 385)  (519 385)  LC_0 Logic Functioning bit
 (49 1)  (523 385)  (523 385)  Carry_In_Mux bit 

 (0 2)  (474 386)  (474 386)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (1 2)  (475 386)  (475 386)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (476 386)  (476 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (500 386)  (500 386)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (501 386)  (501 386)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 386)  (502 386)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 386)  (503 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 386)  (506 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (511 386)  (511 386)  LC_1 Logic Functioning bit
 (39 2)  (513 386)  (513 386)  LC_1 Logic Functioning bit
 (44 2)  (518 386)  (518 386)  LC_1 Logic Functioning bit
 (45 2)  (519 386)  (519 386)  LC_1 Logic Functioning bit
 (0 3)  (474 387)  (474 387)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (14 3)  (488 387)  (488 387)  routing T_9_24.sp4_h_r_4 <X> T_9_24.lc_trk_g0_4
 (15 3)  (489 387)  (489 387)  routing T_9_24.sp4_h_r_4 <X> T_9_24.lc_trk_g0_4
 (16 3)  (490 387)  (490 387)  routing T_9_24.sp4_h_r_4 <X> T_9_24.lc_trk_g0_4
 (17 3)  (491 387)  (491 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (501 387)  (501 387)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 387)  (503 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (515 387)  (515 387)  LC_1 Logic Functioning bit
 (43 3)  (517 387)  (517 387)  LC_1 Logic Functioning bit
 (45 3)  (519 387)  (519 387)  LC_1 Logic Functioning bit
 (0 4)  (474 388)  (474 388)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_7/cen
 (1 4)  (475 388)  (475 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (495 388)  (495 388)  routing T_9_24.wire_logic_cluster/lc_3/out <X> T_9_24.lc_trk_g1_3
 (22 4)  (496 388)  (496 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (499 388)  (499 388)  routing T_9_24.wire_logic_cluster/lc_2/out <X> T_9_24.lc_trk_g1_2
 (26 4)  (500 388)  (500 388)  routing T_9_24.lc_trk_g0_4 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (501 388)  (501 388)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 388)  (503 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 388)  (506 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (511 388)  (511 388)  LC_2 Logic Functioning bit
 (39 4)  (513 388)  (513 388)  LC_2 Logic Functioning bit
 (44 4)  (518 388)  (518 388)  LC_2 Logic Functioning bit
 (45 4)  (519 388)  (519 388)  LC_2 Logic Functioning bit
 (1 5)  (475 389)  (475 389)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_7/cen
 (8 5)  (482 389)  (482 389)  routing T_9_24.sp4_h_r_4 <X> T_9_24.sp4_v_b_4
 (22 5)  (496 389)  (496 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (503 389)  (503 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 389)  (504 389)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_2/in_1
 (41 5)  (515 389)  (515 389)  LC_2 Logic Functioning bit
 (43 5)  (517 389)  (517 389)  LC_2 Logic Functioning bit
 (45 5)  (519 389)  (519 389)  LC_2 Logic Functioning bit
 (26 6)  (500 390)  (500 390)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (501 390)  (501 390)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 390)  (503 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 390)  (506 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (511 390)  (511 390)  LC_3 Logic Functioning bit
 (39 6)  (513 390)  (513 390)  LC_3 Logic Functioning bit
 (44 6)  (518 390)  (518 390)  LC_3 Logic Functioning bit
 (45 6)  (519 390)  (519 390)  LC_3 Logic Functioning bit
 (14 7)  (488 391)  (488 391)  routing T_9_24.sp4_h_r_4 <X> T_9_24.lc_trk_g1_4
 (15 7)  (489 391)  (489 391)  routing T_9_24.sp4_h_r_4 <X> T_9_24.lc_trk_g1_4
 (16 7)  (490 391)  (490 391)  routing T_9_24.sp4_h_r_4 <X> T_9_24.lc_trk_g1_4
 (17 7)  (491 391)  (491 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (501 391)  (501 391)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 391)  (503 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (504 391)  (504 391)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (41 7)  (515 391)  (515 391)  LC_3 Logic Functioning bit
 (43 7)  (517 391)  (517 391)  LC_3 Logic Functioning bit
 (45 7)  (519 391)  (519 391)  LC_3 Logic Functioning bit
 (25 8)  (499 392)  (499 392)  routing T_9_24.sp4_v_t_23 <X> T_9_24.lc_trk_g2_2
 (26 8)  (500 392)  (500 392)  routing T_9_24.lc_trk_g0_4 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 392)  (501 392)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 392)  (502 392)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 392)  (503 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 392)  (504 392)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 392)  (506 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (511 392)  (511 392)  LC_4 Logic Functioning bit
 (39 8)  (513 392)  (513 392)  LC_4 Logic Functioning bit
 (44 8)  (518 392)  (518 392)  LC_4 Logic Functioning bit
 (45 8)  (519 392)  (519 392)  LC_4 Logic Functioning bit
 (22 9)  (496 393)  (496 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (497 393)  (497 393)  routing T_9_24.sp4_v_t_23 <X> T_9_24.lc_trk_g2_2
 (25 9)  (499 393)  (499 393)  routing T_9_24.sp4_v_t_23 <X> T_9_24.lc_trk_g2_2
 (29 9)  (503 393)  (503 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (515 393)  (515 393)  LC_4 Logic Functioning bit
 (43 9)  (517 393)  (517 393)  LC_4 Logic Functioning bit
 (45 9)  (519 393)  (519 393)  LC_4 Logic Functioning bit
 (5 10)  (479 394)  (479 394)  routing T_9_24.sp4_v_b_6 <X> T_9_24.sp4_h_l_43
 (17 10)  (491 394)  (491 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (492 394)  (492 394)  routing T_9_24.wire_logic_cluster/lc_5/out <X> T_9_24.lc_trk_g2_5
 (26 10)  (500 394)  (500 394)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (503 394)  (503 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 394)  (504 394)  routing T_9_24.lc_trk_g0_4 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 394)  (506 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (511 394)  (511 394)  LC_5 Logic Functioning bit
 (39 10)  (513 394)  (513 394)  LC_5 Logic Functioning bit
 (45 10)  (519 394)  (519 394)  LC_5 Logic Functioning bit
 (28 11)  (502 395)  (502 395)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 395)  (503 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (40 11)  (514 395)  (514 395)  LC_5 Logic Functioning bit
 (42 11)  (516 395)  (516 395)  LC_5 Logic Functioning bit
 (45 11)  (519 395)  (519 395)  LC_5 Logic Functioning bit
 (6 12)  (480 396)  (480 396)  routing T_9_24.sp4_h_r_4 <X> T_9_24.sp4_v_b_9
 (14 12)  (488 396)  (488 396)  routing T_9_24.wire_logic_cluster/lc_0/out <X> T_9_24.lc_trk_g3_0
 (17 12)  (491 396)  (491 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 396)  (492 396)  routing T_9_24.wire_logic_cluster/lc_1/out <X> T_9_24.lc_trk_g3_1
 (17 13)  (491 397)  (491 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (475 398)  (475 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (488 398)  (488 398)  routing T_9_24.wire_logic_cluster/lc_4/out <X> T_9_24.lc_trk_g3_4
 (17 15)  (491 399)  (491 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_10_24

 (21 0)  (549 384)  (549 384)  routing T_10_24.lft_op_3 <X> T_10_24.lc_trk_g0_3
 (22 0)  (550 384)  (550 384)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (552 384)  (552 384)  routing T_10_24.lft_op_3 <X> T_10_24.lc_trk_g0_3
 (25 0)  (553 384)  (553 384)  routing T_10_24.lft_op_2 <X> T_10_24.lc_trk_g0_2
 (27 0)  (555 384)  (555 384)  routing T_10_24.lc_trk_g1_0 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 384)  (557 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (560 384)  (560 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (564 384)  (564 384)  LC_0 Logic Functioning bit
 (39 0)  (567 384)  (567 384)  LC_0 Logic Functioning bit
 (41 0)  (569 384)  (569 384)  LC_0 Logic Functioning bit
 (42 0)  (570 384)  (570 384)  LC_0 Logic Functioning bit
 (44 0)  (572 384)  (572 384)  LC_0 Logic Functioning bit
 (45 0)  (573 384)  (573 384)  LC_0 Logic Functioning bit
 (22 1)  (550 385)  (550 385)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (552 385)  (552 385)  routing T_10_24.lft_op_2 <X> T_10_24.lc_trk_g0_2
 (32 1)  (560 385)  (560 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (563 385)  (563 385)  routing T_10_24.lc_trk_g0_2 <X> T_10_24.input_2_0
 (36 1)  (564 385)  (564 385)  LC_0 Logic Functioning bit
 (39 1)  (567 385)  (567 385)  LC_0 Logic Functioning bit
 (41 1)  (569 385)  (569 385)  LC_0 Logic Functioning bit
 (42 1)  (570 385)  (570 385)  LC_0 Logic Functioning bit
 (45 1)  (573 385)  (573 385)  LC_0 Logic Functioning bit
 (49 1)  (577 385)  (577 385)  Carry_In_Mux bit 

 (0 2)  (528 386)  (528 386)  routing T_10_24.glb_netwk_7 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (1 2)  (529 386)  (529 386)  routing T_10_24.glb_netwk_7 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (2 2)  (530 386)  (530 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (555 386)  (555 386)  routing T_10_24.lc_trk_g1_1 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 386)  (557 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (560 386)  (560 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (564 386)  (564 386)  LC_1 Logic Functioning bit
 (39 2)  (567 386)  (567 386)  LC_1 Logic Functioning bit
 (41 2)  (569 386)  (569 386)  LC_1 Logic Functioning bit
 (42 2)  (570 386)  (570 386)  LC_1 Logic Functioning bit
 (44 2)  (572 386)  (572 386)  LC_1 Logic Functioning bit
 (45 2)  (573 386)  (573 386)  LC_1 Logic Functioning bit
 (0 3)  (528 387)  (528 387)  routing T_10_24.glb_netwk_7 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (4 3)  (532 387)  (532 387)  routing T_10_24.sp4_v_b_7 <X> T_10_24.sp4_h_l_37
 (32 3)  (560 387)  (560 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (563 387)  (563 387)  routing T_10_24.lc_trk_g0_3 <X> T_10_24.input_2_1
 (36 3)  (564 387)  (564 387)  LC_1 Logic Functioning bit
 (39 3)  (567 387)  (567 387)  LC_1 Logic Functioning bit
 (41 3)  (569 387)  (569 387)  LC_1 Logic Functioning bit
 (42 3)  (570 387)  (570 387)  LC_1 Logic Functioning bit
 (45 3)  (573 387)  (573 387)  LC_1 Logic Functioning bit
 (1 4)  (529 388)  (529 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 4)  (542 388)  (542 388)  routing T_10_24.lft_op_0 <X> T_10_24.lc_trk_g1_0
 (15 4)  (543 388)  (543 388)  routing T_10_24.lft_op_1 <X> T_10_24.lc_trk_g1_1
 (17 4)  (545 388)  (545 388)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (546 388)  (546 388)  routing T_10_24.lft_op_1 <X> T_10_24.lc_trk_g1_1
 (27 4)  (555 388)  (555 388)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 388)  (557 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 388)  (558 388)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 388)  (560 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (564 388)  (564 388)  LC_2 Logic Functioning bit
 (39 4)  (567 388)  (567 388)  LC_2 Logic Functioning bit
 (41 4)  (569 388)  (569 388)  LC_2 Logic Functioning bit
 (42 4)  (570 388)  (570 388)  LC_2 Logic Functioning bit
 (44 4)  (572 388)  (572 388)  LC_2 Logic Functioning bit
 (45 4)  (573 388)  (573 388)  LC_2 Logic Functioning bit
 (15 5)  (543 389)  (543 389)  routing T_10_24.lft_op_0 <X> T_10_24.lc_trk_g1_0
 (17 5)  (545 389)  (545 389)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (32 5)  (560 389)  (560 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (563 389)  (563 389)  routing T_10_24.lc_trk_g0_2 <X> T_10_24.input_2_2
 (36 5)  (564 389)  (564 389)  LC_2 Logic Functioning bit
 (39 5)  (567 389)  (567 389)  LC_2 Logic Functioning bit
 (41 5)  (569 389)  (569 389)  LC_2 Logic Functioning bit
 (42 5)  (570 389)  (570 389)  LC_2 Logic Functioning bit
 (45 5)  (573 389)  (573 389)  LC_2 Logic Functioning bit
 (14 6)  (542 390)  (542 390)  routing T_10_24.lft_op_4 <X> T_10_24.lc_trk_g1_4
 (15 6)  (543 390)  (543 390)  routing T_10_24.lft_op_5 <X> T_10_24.lc_trk_g1_5
 (17 6)  (545 390)  (545 390)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (546 390)  (546 390)  routing T_10_24.lft_op_5 <X> T_10_24.lc_trk_g1_5
 (27 6)  (555 390)  (555 390)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 390)  (557 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 390)  (558 390)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (560 390)  (560 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (564 390)  (564 390)  LC_3 Logic Functioning bit
 (39 6)  (567 390)  (567 390)  LC_3 Logic Functioning bit
 (41 6)  (569 390)  (569 390)  LC_3 Logic Functioning bit
 (42 6)  (570 390)  (570 390)  LC_3 Logic Functioning bit
 (44 6)  (572 390)  (572 390)  LC_3 Logic Functioning bit
 (45 6)  (573 390)  (573 390)  LC_3 Logic Functioning bit
 (15 7)  (543 391)  (543 391)  routing T_10_24.lft_op_4 <X> T_10_24.lc_trk_g1_4
 (17 7)  (545 391)  (545 391)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (32 7)  (560 391)  (560 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (563 391)  (563 391)  routing T_10_24.lc_trk_g0_3 <X> T_10_24.input_2_3
 (36 7)  (564 391)  (564 391)  LC_3 Logic Functioning bit
 (39 7)  (567 391)  (567 391)  LC_3 Logic Functioning bit
 (41 7)  (569 391)  (569 391)  LC_3 Logic Functioning bit
 (42 7)  (570 391)  (570 391)  LC_3 Logic Functioning bit
 (45 7)  (573 391)  (573 391)  LC_3 Logic Functioning bit
 (32 8)  (560 392)  (560 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (564 392)  (564 392)  LC_4 Logic Functioning bit
 (37 8)  (565 392)  (565 392)  LC_4 Logic Functioning bit
 (38 8)  (566 392)  (566 392)  LC_4 Logic Functioning bit
 (39 8)  (567 392)  (567 392)  LC_4 Logic Functioning bit
 (45 8)  (573 392)  (573 392)  LC_4 Logic Functioning bit
 (46 8)  (574 392)  (574 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (564 393)  (564 393)  LC_4 Logic Functioning bit
 (37 9)  (565 393)  (565 393)  LC_4 Logic Functioning bit
 (38 9)  (566 393)  (566 393)  LC_4 Logic Functioning bit
 (39 9)  (567 393)  (567 393)  LC_4 Logic Functioning bit
 (45 9)  (573 393)  (573 393)  LC_4 Logic Functioning bit
 (53 9)  (581 393)  (581 393)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (1 14)  (529 398)  (529 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (10 14)  (538 398)  (538 398)  routing T_10_24.sp4_v_b_5 <X> T_10_24.sp4_h_l_47


LogicTile_11_24

 (21 0)  (603 384)  (603 384)  routing T_11_24.lft_op_3 <X> T_11_24.lc_trk_g0_3
 (22 0)  (604 384)  (604 384)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (606 384)  (606 384)  routing T_11_24.lft_op_3 <X> T_11_24.lc_trk_g0_3
 (29 0)  (611 384)  (611 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (614 384)  (614 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (616 384)  (616 384)  routing T_11_24.lc_trk_g1_2 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (618 384)  (618 384)  LC_0 Logic Functioning bit
 (37 0)  (619 384)  (619 384)  LC_0 Logic Functioning bit
 (38 0)  (620 384)  (620 384)  LC_0 Logic Functioning bit
 (39 0)  (621 384)  (621 384)  LC_0 Logic Functioning bit
 (41 0)  (623 384)  (623 384)  LC_0 Logic Functioning bit
 (43 0)  (625 384)  (625 384)  LC_0 Logic Functioning bit
 (30 1)  (612 385)  (612 385)  routing T_11_24.lc_trk_g0_3 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (613 385)  (613 385)  routing T_11_24.lc_trk_g1_2 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (618 385)  (618 385)  LC_0 Logic Functioning bit
 (37 1)  (619 385)  (619 385)  LC_0 Logic Functioning bit
 (38 1)  (620 385)  (620 385)  LC_0 Logic Functioning bit
 (39 1)  (621 385)  (621 385)  LC_0 Logic Functioning bit
 (41 1)  (623 385)  (623 385)  LC_0 Logic Functioning bit
 (43 1)  (625 385)  (625 385)  LC_0 Logic Functioning bit
 (25 4)  (607 388)  (607 388)  routing T_11_24.lft_op_2 <X> T_11_24.lc_trk_g1_2
 (22 5)  (604 389)  (604 389)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (606 389)  (606 389)  routing T_11_24.lft_op_2 <X> T_11_24.lc_trk_g1_2


LogicTile_12_24

 (13 14)  (649 398)  (649 398)  routing T_12_24.sp4_v_b_11 <X> T_12_24.sp4_v_t_46


LogicTile_13_24

 (10 6)  (704 390)  (704 390)  routing T_13_24.sp4_v_b_11 <X> T_13_24.sp4_h_l_41


LogicTile_14_24

 (8 9)  (756 393)  (756 393)  routing T_14_24.sp4_v_t_41 <X> T_14_24.sp4_v_b_7
 (10 9)  (758 393)  (758 393)  routing T_14_24.sp4_v_t_41 <X> T_14_24.sp4_v_b_7


LogicTile_2_23

 (28 0)  (136 368)  (136 368)  routing T_2_23.lc_trk_g2_3 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 368)  (137 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (35 0)  (143 368)  (143 368)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.input_2_0
 (44 0)  (152 368)  (152 368)  LC_0 Logic Functioning bit
 (30 1)  (138 369)  (138 369)  routing T_2_23.lc_trk_g2_3 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 369)  (140 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (141 369)  (141 369)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.input_2_0
 (34 1)  (142 369)  (142 369)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.input_2_0
 (27 2)  (135 370)  (135 370)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 370)  (136 370)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 370)  (137 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 370)  (138 370)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 370)  (140 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 370)  (144 370)  LC_1 Logic Functioning bit
 (37 2)  (145 370)  (145 370)  LC_1 Logic Functioning bit
 (38 2)  (146 370)  (146 370)  LC_1 Logic Functioning bit
 (39 2)  (147 370)  (147 370)  LC_1 Logic Functioning bit
 (44 2)  (152 370)  (152 370)  LC_1 Logic Functioning bit
 (22 3)  (130 371)  (130 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (131 371)  (131 371)  routing T_2_23.sp4_h_r_6 <X> T_2_23.lc_trk_g0_6
 (24 3)  (132 371)  (132 371)  routing T_2_23.sp4_h_r_6 <X> T_2_23.lc_trk_g0_6
 (25 3)  (133 371)  (133 371)  routing T_2_23.sp4_h_r_6 <X> T_2_23.lc_trk_g0_6
 (30 3)  (138 371)  (138 371)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (40 3)  (148 371)  (148 371)  LC_1 Logic Functioning bit
 (41 3)  (149 371)  (149 371)  LC_1 Logic Functioning bit
 (42 3)  (150 371)  (150 371)  LC_1 Logic Functioning bit
 (43 3)  (151 371)  (151 371)  LC_1 Logic Functioning bit
 (27 4)  (135 372)  (135 372)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (136 372)  (136 372)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 372)  (137 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 372)  (140 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (143 372)  (143 372)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.input_2_2
 (36 4)  (144 372)  (144 372)  LC_2 Logic Functioning bit
 (39 4)  (147 372)  (147 372)  LC_2 Logic Functioning bit
 (41 4)  (149 372)  (149 372)  LC_2 Logic Functioning bit
 (42 4)  (150 372)  (150 372)  LC_2 Logic Functioning bit
 (44 4)  (152 372)  (152 372)  LC_2 Logic Functioning bit
 (30 5)  (138 373)  (138 373)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 373)  (140 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (143 373)  (143 373)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.input_2_2
 (36 5)  (144 373)  (144 373)  LC_2 Logic Functioning bit
 (39 5)  (147 373)  (147 373)  LC_2 Logic Functioning bit
 (41 5)  (149 373)  (149 373)  LC_2 Logic Functioning bit
 (42 5)  (150 373)  (150 373)  LC_2 Logic Functioning bit
 (28 6)  (136 374)  (136 374)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 374)  (137 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 374)  (138 374)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 374)  (140 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 374)  (144 374)  LC_3 Logic Functioning bit
 (37 6)  (145 374)  (145 374)  LC_3 Logic Functioning bit
 (38 6)  (146 374)  (146 374)  LC_3 Logic Functioning bit
 (39 6)  (147 374)  (147 374)  LC_3 Logic Functioning bit
 (44 6)  (152 374)  (152 374)  LC_3 Logic Functioning bit
 (30 7)  (138 375)  (138 375)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (40 7)  (148 375)  (148 375)  LC_3 Logic Functioning bit
 (41 7)  (149 375)  (149 375)  LC_3 Logic Functioning bit
 (42 7)  (150 375)  (150 375)  LC_3 Logic Functioning bit
 (43 7)  (151 375)  (151 375)  LC_3 Logic Functioning bit
 (5 8)  (113 376)  (113 376)  routing T_2_23.sp4_v_t_43 <X> T_2_23.sp4_h_r_6
 (15 8)  (123 376)  (123 376)  routing T_2_23.tnr_op_1 <X> T_2_23.lc_trk_g2_1
 (17 8)  (125 376)  (125 376)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (130 376)  (130 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (131 376)  (131 376)  routing T_2_23.sp4_v_t_30 <X> T_2_23.lc_trk_g2_3
 (24 8)  (132 376)  (132 376)  routing T_2_23.sp4_v_t_30 <X> T_2_23.lc_trk_g2_3
 (28 8)  (136 376)  (136 376)  routing T_2_23.lc_trk_g2_5 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 376)  (137 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 376)  (138 376)  routing T_2_23.lc_trk_g2_5 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 376)  (140 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (144 376)  (144 376)  LC_4 Logic Functioning bit
 (37 8)  (145 376)  (145 376)  LC_4 Logic Functioning bit
 (38 8)  (146 376)  (146 376)  LC_4 Logic Functioning bit
 (39 8)  (147 376)  (147 376)  LC_4 Logic Functioning bit
 (44 8)  (152 376)  (152 376)  LC_4 Logic Functioning bit
 (15 9)  (123 377)  (123 377)  routing T_2_23.tnr_op_0 <X> T_2_23.lc_trk_g2_0
 (17 9)  (125 377)  (125 377)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (40 9)  (148 377)  (148 377)  LC_4 Logic Functioning bit
 (41 9)  (149 377)  (149 377)  LC_4 Logic Functioning bit
 (42 9)  (150 377)  (150 377)  LC_4 Logic Functioning bit
 (43 9)  (151 377)  (151 377)  LC_4 Logic Functioning bit
 (15 10)  (123 378)  (123 378)  routing T_2_23.tnr_op_5 <X> T_2_23.lc_trk_g2_5
 (17 10)  (125 378)  (125 378)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (28 10)  (136 378)  (136 378)  routing T_2_23.lc_trk_g2_0 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 378)  (137 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 378)  (140 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (144 378)  (144 378)  LC_5 Logic Functioning bit
 (37 10)  (145 378)  (145 378)  LC_5 Logic Functioning bit
 (38 10)  (146 378)  (146 378)  LC_5 Logic Functioning bit
 (39 10)  (147 378)  (147 378)  LC_5 Logic Functioning bit
 (44 10)  (152 378)  (152 378)  LC_5 Logic Functioning bit
 (15 11)  (123 379)  (123 379)  routing T_2_23.tnr_op_4 <X> T_2_23.lc_trk_g2_4
 (17 11)  (125 379)  (125 379)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (130 379)  (130 379)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (132 379)  (132 379)  routing T_2_23.tnr_op_6 <X> T_2_23.lc_trk_g2_6
 (40 11)  (148 379)  (148 379)  LC_5 Logic Functioning bit
 (41 11)  (149 379)  (149 379)  LC_5 Logic Functioning bit
 (42 11)  (150 379)  (150 379)  LC_5 Logic Functioning bit
 (43 11)  (151 379)  (151 379)  LC_5 Logic Functioning bit
 (28 12)  (136 380)  (136 380)  routing T_2_23.lc_trk_g2_1 <X> T_2_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 380)  (137 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 380)  (140 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (144 380)  (144 380)  LC_6 Logic Functioning bit
 (37 12)  (145 380)  (145 380)  LC_6 Logic Functioning bit
 (38 12)  (146 380)  (146 380)  LC_6 Logic Functioning bit
 (39 12)  (147 380)  (147 380)  LC_6 Logic Functioning bit
 (44 12)  (152 380)  (152 380)  LC_6 Logic Functioning bit
 (22 13)  (130 381)  (130 381)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (132 381)  (132 381)  routing T_2_23.tnr_op_2 <X> T_2_23.lc_trk_g3_2
 (40 13)  (148 381)  (148 381)  LC_6 Logic Functioning bit
 (41 13)  (149 381)  (149 381)  LC_6 Logic Functioning bit
 (42 13)  (150 381)  (150 381)  LC_6 Logic Functioning bit
 (43 13)  (151 381)  (151 381)  LC_6 Logic Functioning bit
 (15 14)  (123 382)  (123 382)  routing T_2_23.sp4_h_r_45 <X> T_2_23.lc_trk_g3_5
 (16 14)  (124 382)  (124 382)  routing T_2_23.sp4_h_r_45 <X> T_2_23.lc_trk_g3_5
 (17 14)  (125 382)  (125 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (126 382)  (126 382)  routing T_2_23.sp4_h_r_45 <X> T_2_23.lc_trk_g3_5
 (22 14)  (130 382)  (130 382)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (132 382)  (132 382)  routing T_2_23.tnr_op_7 <X> T_2_23.lc_trk_g3_7
 (28 14)  (136 382)  (136 382)  routing T_2_23.lc_trk_g2_4 <X> T_2_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 382)  (137 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 382)  (138 382)  routing T_2_23.lc_trk_g2_4 <X> T_2_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 382)  (140 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (144 382)  (144 382)  LC_7 Logic Functioning bit
 (37 14)  (145 382)  (145 382)  LC_7 Logic Functioning bit
 (38 14)  (146 382)  (146 382)  LC_7 Logic Functioning bit
 (39 14)  (147 382)  (147 382)  LC_7 Logic Functioning bit
 (44 14)  (152 382)  (152 382)  LC_7 Logic Functioning bit
 (18 15)  (126 383)  (126 383)  routing T_2_23.sp4_h_r_45 <X> T_2_23.lc_trk_g3_5
 (40 15)  (148 383)  (148 383)  LC_7 Logic Functioning bit
 (41 15)  (149 383)  (149 383)  LC_7 Logic Functioning bit
 (42 15)  (150 383)  (150 383)  LC_7 Logic Functioning bit
 (43 15)  (151 383)  (151 383)  LC_7 Logic Functioning bit


LogicTile_3_23

 (27 0)  (189 368)  (189 368)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 368)  (190 368)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 368)  (191 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (193 368)  (193 368)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 368)  (194 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 368)  (195 368)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (198 368)  (198 368)  LC_0 Logic Functioning bit
 (38 0)  (200 368)  (200 368)  LC_0 Logic Functioning bit
 (39 0)  (201 368)  (201 368)  LC_0 Logic Functioning bit
 (45 0)  (207 368)  (207 368)  LC_0 Logic Functioning bit
 (52 0)  (214 368)  (214 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (190 369)  (190 369)  routing T_3_23.lc_trk_g2_0 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 369)  (191 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 369)  (192 369)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (193 369)  (193 369)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 369)  (194 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (195 369)  (195 369)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.input_2_0
 (35 1)  (197 369)  (197 369)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.input_2_0
 (36 1)  (198 369)  (198 369)  LC_0 Logic Functioning bit
 (37 1)  (199 369)  (199 369)  LC_0 Logic Functioning bit
 (38 1)  (200 369)  (200 369)  LC_0 Logic Functioning bit
 (45 1)  (207 369)  (207 369)  LC_0 Logic Functioning bit
 (0 2)  (162 370)  (162 370)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (1 2)  (163 370)  (163 370)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (2 2)  (164 370)  (164 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (190 370)  (190 370)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 370)  (191 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 370)  (194 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 370)  (195 370)  routing T_3_23.lc_trk_g2_0 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (197 370)  (197 370)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.input_2_1
 (36 2)  (198 370)  (198 370)  LC_1 Logic Functioning bit
 (42 2)  (204 370)  (204 370)  LC_1 Logic Functioning bit
 (43 2)  (205 370)  (205 370)  LC_1 Logic Functioning bit
 (45 2)  (207 370)  (207 370)  LC_1 Logic Functioning bit
 (52 2)  (214 370)  (214 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (162 371)  (162 371)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (26 3)  (188 371)  (188 371)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (189 371)  (189 371)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (190 371)  (190 371)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 371)  (191 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (192 371)  (192 371)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (194 371)  (194 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (195 371)  (195 371)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.input_2_1
 (34 3)  (196 371)  (196 371)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.input_2_1
 (35 3)  (197 371)  (197 371)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.input_2_1
 (36 3)  (198 371)  (198 371)  LC_1 Logic Functioning bit
 (37 3)  (199 371)  (199 371)  LC_1 Logic Functioning bit
 (42 3)  (204 371)  (204 371)  LC_1 Logic Functioning bit
 (45 3)  (207 371)  (207 371)  LC_1 Logic Functioning bit
 (27 4)  (189 372)  (189 372)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 372)  (190 372)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 372)  (191 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (193 372)  (193 372)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 372)  (194 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 372)  (195 372)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (198 372)  (198 372)  LC_2 Logic Functioning bit
 (38 4)  (200 372)  (200 372)  LC_2 Logic Functioning bit
 (39 4)  (201 372)  (201 372)  LC_2 Logic Functioning bit
 (45 4)  (207 372)  (207 372)  LC_2 Logic Functioning bit
 (28 5)  (190 373)  (190 373)  routing T_3_23.lc_trk_g2_0 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 373)  (191 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 373)  (192 373)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (194 373)  (194 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (195 373)  (195 373)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.input_2_2
 (35 5)  (197 373)  (197 373)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.input_2_2
 (36 5)  (198 373)  (198 373)  LC_2 Logic Functioning bit
 (37 5)  (199 373)  (199 373)  LC_2 Logic Functioning bit
 (38 5)  (200 373)  (200 373)  LC_2 Logic Functioning bit
 (45 5)  (207 373)  (207 373)  LC_2 Logic Functioning bit
 (51 5)  (213 373)  (213 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 8)  (187 376)  (187 376)  routing T_3_23.sp4_h_r_34 <X> T_3_23.lc_trk_g2_2
 (15 9)  (177 377)  (177 377)  routing T_3_23.sp4_v_t_29 <X> T_3_23.lc_trk_g2_0
 (16 9)  (178 377)  (178 377)  routing T_3_23.sp4_v_t_29 <X> T_3_23.lc_trk_g2_0
 (17 9)  (179 377)  (179 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (184 377)  (184 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (185 377)  (185 377)  routing T_3_23.sp4_h_r_34 <X> T_3_23.lc_trk_g2_2
 (24 9)  (186 377)  (186 377)  routing T_3_23.sp4_h_r_34 <X> T_3_23.lc_trk_g2_2
 (12 10)  (174 378)  (174 378)  routing T_3_23.sp4_v_t_45 <X> T_3_23.sp4_h_l_45
 (15 10)  (177 378)  (177 378)  routing T_3_23.tnl_op_5 <X> T_3_23.lc_trk_g2_5
 (17 10)  (179 378)  (179 378)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (184 378)  (184 378)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (186 378)  (186 378)  routing T_3_23.tnl_op_7 <X> T_3_23.lc_trk_g2_7
 (11 11)  (173 379)  (173 379)  routing T_3_23.sp4_v_t_45 <X> T_3_23.sp4_h_l_45
 (18 11)  (180 379)  (180 379)  routing T_3_23.tnl_op_5 <X> T_3_23.lc_trk_g2_5
 (21 11)  (183 379)  (183 379)  routing T_3_23.tnl_op_7 <X> T_3_23.lc_trk_g2_7
 (22 13)  (184 381)  (184 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (185 381)  (185 381)  routing T_3_23.sp4_v_b_42 <X> T_3_23.lc_trk_g3_2
 (24 13)  (186 381)  (186 381)  routing T_3_23.sp4_v_b_42 <X> T_3_23.lc_trk_g3_2
 (1 14)  (163 382)  (163 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (22 15)  (184 383)  (184 383)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (186 383)  (186 383)  routing T_3_23.tnl_op_6 <X> T_3_23.lc_trk_g3_6
 (25 15)  (187 383)  (187 383)  routing T_3_23.tnl_op_6 <X> T_3_23.lc_trk_g3_6


LogicTile_4_23

 (15 0)  (231 368)  (231 368)  routing T_4_23.sp4_h_r_9 <X> T_4_23.lc_trk_g0_1
 (16 0)  (232 368)  (232 368)  routing T_4_23.sp4_h_r_9 <X> T_4_23.lc_trk_g0_1
 (17 0)  (233 368)  (233 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (234 368)  (234 368)  routing T_4_23.sp4_h_r_9 <X> T_4_23.lc_trk_g0_1
 (22 0)  (238 368)  (238 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (239 368)  (239 368)  routing T_4_23.sp4_h_r_3 <X> T_4_23.lc_trk_g0_3
 (24 0)  (240 368)  (240 368)  routing T_4_23.sp4_h_r_3 <X> T_4_23.lc_trk_g0_3
 (8 1)  (224 369)  (224 369)  routing T_4_23.sp4_h_r_1 <X> T_4_23.sp4_v_b_1
 (21 1)  (237 369)  (237 369)  routing T_4_23.sp4_h_r_3 <X> T_4_23.lc_trk_g0_3
 (15 2)  (231 370)  (231 370)  routing T_4_23.bot_op_5 <X> T_4_23.lc_trk_g0_5
 (17 2)  (233 370)  (233 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (237 370)  (237 370)  routing T_4_23.sp12_h_l_4 <X> T_4_23.lc_trk_g0_7
 (22 2)  (238 370)  (238 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (240 370)  (240 370)  routing T_4_23.sp12_h_l_4 <X> T_4_23.lc_trk_g0_7
 (27 2)  (243 370)  (243 370)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 370)  (245 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 370)  (246 370)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (247 370)  (247 370)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 370)  (248 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (250 370)  (250 370)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (251 370)  (251 370)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.input_2_1
 (37 2)  (253 370)  (253 370)  LC_1 Logic Functioning bit
 (38 2)  (254 370)  (254 370)  LC_1 Logic Functioning bit
 (39 2)  (255 370)  (255 370)  LC_1 Logic Functioning bit
 (40 2)  (256 370)  (256 370)  LC_1 Logic Functioning bit
 (41 2)  (257 370)  (257 370)  LC_1 Logic Functioning bit
 (42 2)  (258 370)  (258 370)  LC_1 Logic Functioning bit
 (43 2)  (259 370)  (259 370)  LC_1 Logic Functioning bit
 (51 2)  (267 370)  (267 370)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (268 370)  (268 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (237 371)  (237 371)  routing T_4_23.sp12_h_l_4 <X> T_4_23.lc_trk_g0_7
 (26 3)  (242 371)  (242 371)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 371)  (244 371)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 371)  (245 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (247 371)  (247 371)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 371)  (248 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (251 371)  (251 371)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.input_2_1
 (36 3)  (252 371)  (252 371)  LC_1 Logic Functioning bit
 (37 3)  (253 371)  (253 371)  LC_1 Logic Functioning bit
 (38 3)  (254 371)  (254 371)  LC_1 Logic Functioning bit
 (39 3)  (255 371)  (255 371)  LC_1 Logic Functioning bit
 (40 3)  (256 371)  (256 371)  LC_1 Logic Functioning bit
 (41 3)  (257 371)  (257 371)  LC_1 Logic Functioning bit
 (42 3)  (258 371)  (258 371)  LC_1 Logic Functioning bit
 (43 3)  (259 371)  (259 371)  LC_1 Logic Functioning bit
 (25 4)  (241 372)  (241 372)  routing T_4_23.sp4_h_l_7 <X> T_4_23.lc_trk_g1_2
 (29 4)  (245 372)  (245 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (252 372)  (252 372)  LC_2 Logic Functioning bit
 (37 4)  (253 372)  (253 372)  LC_2 Logic Functioning bit
 (39 4)  (255 372)  (255 372)  LC_2 Logic Functioning bit
 (40 4)  (256 372)  (256 372)  LC_2 Logic Functioning bit
 (42 4)  (258 372)  (258 372)  LC_2 Logic Functioning bit
 (43 4)  (259 372)  (259 372)  LC_2 Logic Functioning bit
 (50 4)  (266 372)  (266 372)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (267 372)  (267 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (238 373)  (238 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (239 373)  (239 373)  routing T_4_23.sp4_h_l_7 <X> T_4_23.lc_trk_g1_2
 (24 5)  (240 373)  (240 373)  routing T_4_23.sp4_h_l_7 <X> T_4_23.lc_trk_g1_2
 (25 5)  (241 373)  (241 373)  routing T_4_23.sp4_h_l_7 <X> T_4_23.lc_trk_g1_2
 (26 5)  (242 373)  (242 373)  routing T_4_23.lc_trk_g2_2 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 373)  (244 373)  routing T_4_23.lc_trk_g2_2 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 373)  (245 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (252 373)  (252 373)  LC_2 Logic Functioning bit
 (37 5)  (253 373)  (253 373)  LC_2 Logic Functioning bit
 (42 5)  (258 373)  (258 373)  LC_2 Logic Functioning bit
 (43 5)  (259 373)  (259 373)  LC_2 Logic Functioning bit
 (53 5)  (269 373)  (269 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (220 374)  (220 374)  routing T_4_23.sp4_h_r_9 <X> T_4_23.sp4_v_t_38
 (6 6)  (222 374)  (222 374)  routing T_4_23.sp4_h_r_9 <X> T_4_23.sp4_v_t_38
 (15 6)  (231 374)  (231 374)  routing T_4_23.sp4_h_r_5 <X> T_4_23.lc_trk_g1_5
 (16 6)  (232 374)  (232 374)  routing T_4_23.sp4_h_r_5 <X> T_4_23.lc_trk_g1_5
 (17 6)  (233 374)  (233 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (238 374)  (238 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (239 374)  (239 374)  routing T_4_23.sp4_h_r_7 <X> T_4_23.lc_trk_g1_7
 (24 6)  (240 374)  (240 374)  routing T_4_23.sp4_h_r_7 <X> T_4_23.lc_trk_g1_7
 (5 7)  (221 375)  (221 375)  routing T_4_23.sp4_h_r_9 <X> T_4_23.sp4_v_t_38
 (18 7)  (234 375)  (234 375)  routing T_4_23.sp4_h_r_5 <X> T_4_23.lc_trk_g1_5
 (21 7)  (237 375)  (237 375)  routing T_4_23.sp4_h_r_7 <X> T_4_23.lc_trk_g1_7
 (21 8)  (237 376)  (237 376)  routing T_4_23.sp4_h_r_35 <X> T_4_23.lc_trk_g2_3
 (22 8)  (238 376)  (238 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (239 376)  (239 376)  routing T_4_23.sp4_h_r_35 <X> T_4_23.lc_trk_g2_3
 (24 8)  (240 376)  (240 376)  routing T_4_23.sp4_h_r_35 <X> T_4_23.lc_trk_g2_3
 (22 9)  (238 377)  (238 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (8 11)  (224 379)  (224 379)  routing T_4_23.sp4_h_r_1 <X> T_4_23.sp4_v_t_42
 (9 11)  (225 379)  (225 379)  routing T_4_23.sp4_h_r_1 <X> T_4_23.sp4_v_t_42
 (10 11)  (226 379)  (226 379)  routing T_4_23.sp4_h_r_1 <X> T_4_23.sp4_v_t_42
 (26 12)  (242 380)  (242 380)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (243 380)  (243 380)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 380)  (245 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (248 380)  (248 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (40 12)  (256 380)  (256 380)  LC_6 Logic Functioning bit
 (42 12)  (258 380)  (258 380)  LC_6 Logic Functioning bit
 (5 13)  (221 381)  (221 381)  routing T_4_23.sp4_h_r_9 <X> T_4_23.sp4_v_b_9
 (10 13)  (226 381)  (226 381)  routing T_4_23.sp4_h_r_5 <X> T_4_23.sp4_v_b_10
 (27 13)  (243 381)  (243 381)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 381)  (244 381)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 381)  (245 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 381)  (246 381)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (247 381)  (247 381)  routing T_4_23.lc_trk_g0_3 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (4 14)  (220 382)  (220 382)  routing T_4_23.sp4_h_r_3 <X> T_4_23.sp4_v_t_44
 (6 14)  (222 382)  (222 382)  routing T_4_23.sp4_h_r_3 <X> T_4_23.sp4_v_t_44
 (11 14)  (227 382)  (227 382)  routing T_4_23.sp4_h_r_5 <X> T_4_23.sp4_v_t_46
 (13 14)  (229 382)  (229 382)  routing T_4_23.sp4_h_r_5 <X> T_4_23.sp4_v_t_46
 (17 14)  (233 382)  (233 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (242 382)  (242 382)  routing T_4_23.lc_trk_g0_5 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (32 14)  (248 382)  (248 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 382)  (249 382)  routing T_4_23.lc_trk_g2_2 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (43 14)  (259 382)  (259 382)  LC_7 Logic Functioning bit
 (50 14)  (266 382)  (266 382)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (267 382)  (267 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (221 383)  (221 383)  routing T_4_23.sp4_h_r_3 <X> T_4_23.sp4_v_t_44
 (12 15)  (228 383)  (228 383)  routing T_4_23.sp4_h_r_5 <X> T_4_23.sp4_v_t_46
 (29 15)  (245 383)  (245 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (247 383)  (247 383)  routing T_4_23.lc_trk_g2_2 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (42 15)  (258 383)  (258 383)  LC_7 Logic Functioning bit


LogicTile_5_23

 (10 1)  (280 369)  (280 369)  routing T_5_23.sp4_h_r_8 <X> T_5_23.sp4_v_b_1
 (11 2)  (281 370)  (281 370)  routing T_5_23.sp4_h_r_8 <X> T_5_23.sp4_v_t_39
 (13 2)  (283 370)  (283 370)  routing T_5_23.sp4_h_r_8 <X> T_5_23.sp4_v_t_39
 (14 2)  (284 370)  (284 370)  routing T_5_23.sp4_v_t_1 <X> T_5_23.lc_trk_g0_4
 (12 3)  (282 371)  (282 371)  routing T_5_23.sp4_h_r_8 <X> T_5_23.sp4_v_t_39
 (14 3)  (284 371)  (284 371)  routing T_5_23.sp4_v_t_1 <X> T_5_23.lc_trk_g0_4
 (16 3)  (286 371)  (286 371)  routing T_5_23.sp4_v_t_1 <X> T_5_23.lc_trk_g0_4
 (17 3)  (287 371)  (287 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (15 6)  (285 374)  (285 374)  routing T_5_23.sp4_h_r_13 <X> T_5_23.lc_trk_g1_5
 (16 6)  (286 374)  (286 374)  routing T_5_23.sp4_h_r_13 <X> T_5_23.lc_trk_g1_5
 (17 6)  (287 374)  (287 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (288 374)  (288 374)  routing T_5_23.sp4_h_r_13 <X> T_5_23.lc_trk_g1_5
 (22 6)  (292 374)  (292 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (294 374)  (294 374)  routing T_5_23.bot_op_7 <X> T_5_23.lc_trk_g1_7
 (28 6)  (298 374)  (298 374)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 374)  (299 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (301 374)  (301 374)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 374)  (302 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (304 374)  (304 374)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 374)  (306 374)  LC_3 Logic Functioning bit
 (38 6)  (308 374)  (308 374)  LC_3 Logic Functioning bit
 (36 7)  (306 375)  (306 375)  LC_3 Logic Functioning bit
 (38 7)  (308 375)  (308 375)  LC_3 Logic Functioning bit
 (12 9)  (282 377)  (282 377)  routing T_5_23.sp4_h_r_8 <X> T_5_23.sp4_v_b_8
 (15 9)  (285 377)  (285 377)  routing T_5_23.sp4_v_t_29 <X> T_5_23.lc_trk_g2_0
 (16 9)  (286 377)  (286 377)  routing T_5_23.sp4_v_t_29 <X> T_5_23.lc_trk_g2_0
 (17 9)  (287 377)  (287 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (29 10)  (299 378)  (299 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 378)  (300 378)  routing T_5_23.lc_trk_g0_4 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (301 378)  (301 378)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 378)  (302 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 378)  (304 378)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (306 378)  (306 378)  LC_5 Logic Functioning bit
 (38 10)  (308 378)  (308 378)  LC_5 Logic Functioning bit
 (31 11)  (301 379)  (301 379)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (306 379)  (306 379)  LC_5 Logic Functioning bit
 (38 11)  (308 379)  (308 379)  LC_5 Logic Functioning bit
 (8 13)  (278 381)  (278 381)  routing T_5_23.sp4_h_r_10 <X> T_5_23.sp4_v_b_10
 (8 14)  (278 382)  (278 382)  routing T_5_23.sp4_v_t_41 <X> T_5_23.sp4_h_l_47
 (9 14)  (279 382)  (279 382)  routing T_5_23.sp4_v_t_41 <X> T_5_23.sp4_h_l_47
 (10 14)  (280 382)  (280 382)  routing T_5_23.sp4_v_t_41 <X> T_5_23.sp4_h_l_47
 (8 15)  (278 383)  (278 383)  routing T_5_23.sp4_h_r_10 <X> T_5_23.sp4_v_t_47
 (9 15)  (279 383)  (279 383)  routing T_5_23.sp4_h_r_10 <X> T_5_23.sp4_v_t_47


RAM_Tile_6_23

 (4 6)  (328 374)  (328 374)  routing T_6_23.sp4_h_r_3 <X> T_6_23.sp4_v_t_38
 (5 7)  (329 375)  (329 375)  routing T_6_23.sp4_h_r_3 <X> T_6_23.sp4_v_t_38
 (11 15)  (335 383)  (335 383)  routing T_6_23.sp4_h_r_3 <X> T_6_23.sp4_h_l_46
 (13 15)  (337 383)  (337 383)  routing T_6_23.sp4_h_r_3 <X> T_6_23.sp4_h_l_46


LogicTile_7_23

 (25 0)  (391 368)  (391 368)  routing T_7_23.sp4_h_r_10 <X> T_7_23.lc_trk_g0_2
 (27 0)  (393 368)  (393 368)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 368)  (394 368)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 368)  (395 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (397 368)  (397 368)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 368)  (398 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 368)  (399 368)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (400 368)  (400 368)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (403 368)  (403 368)  LC_0 Logic Functioning bit
 (40 0)  (406 368)  (406 368)  LC_0 Logic Functioning bit
 (42 0)  (408 368)  (408 368)  LC_0 Logic Functioning bit
 (45 0)  (411 368)  (411 368)  LC_0 Logic Functioning bit
 (22 1)  (388 369)  (388 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (389 369)  (389 369)  routing T_7_23.sp4_h_r_10 <X> T_7_23.lc_trk_g0_2
 (24 1)  (390 369)  (390 369)  routing T_7_23.sp4_h_r_10 <X> T_7_23.lc_trk_g0_2
 (26 1)  (392 369)  (392 369)  routing T_7_23.lc_trk_g0_2 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 369)  (395 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 369)  (396 369)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (397 369)  (397 369)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 369)  (398 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (400 369)  (400 369)  routing T_7_23.lc_trk_g1_1 <X> T_7_23.input_2_0
 (37 1)  (403 369)  (403 369)  LC_0 Logic Functioning bit
 (42 1)  (408 369)  (408 369)  LC_0 Logic Functioning bit
 (47 1)  (413 369)  (413 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (366 370)  (366 370)  routing T_7_23.glb_netwk_7 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (1 2)  (367 370)  (367 370)  routing T_7_23.glb_netwk_7 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (2 2)  (368 370)  (368 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (380 370)  (380 370)  routing T_7_23.sp12_h_l_3 <X> T_7_23.lc_trk_g0_4
 (26 2)  (392 370)  (392 370)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (394 370)  (394 370)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 370)  (395 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 370)  (396 370)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (397 370)  (397 370)  routing T_7_23.lc_trk_g0_4 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 370)  (398 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (402 370)  (402 370)  LC_1 Logic Functioning bit
 (41 2)  (407 370)  (407 370)  LC_1 Logic Functioning bit
 (43 2)  (409 370)  (409 370)  LC_1 Logic Functioning bit
 (45 2)  (411 370)  (411 370)  LC_1 Logic Functioning bit
 (0 3)  (366 371)  (366 371)  routing T_7_23.glb_netwk_7 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (14 3)  (380 371)  (380 371)  routing T_7_23.sp12_h_l_3 <X> T_7_23.lc_trk_g0_4
 (15 3)  (381 371)  (381 371)  routing T_7_23.sp12_h_l_3 <X> T_7_23.lc_trk_g0_4
 (17 3)  (383 371)  (383 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (28 3)  (394 371)  (394 371)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 371)  (395 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (398 371)  (398 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (400 371)  (400 371)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.input_2_1
 (35 3)  (401 371)  (401 371)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.input_2_1
 (36 3)  (402 371)  (402 371)  LC_1 Logic Functioning bit
 (43 3)  (409 371)  (409 371)  LC_1 Logic Functioning bit
 (47 3)  (413 371)  (413 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (366 372)  (366 372)  routing T_7_23.lc_trk_g2_2 <X> T_7_23.wire_logic_cluster/lc_7/cen
 (1 4)  (367 372)  (367 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (381 372)  (381 372)  routing T_7_23.sp4_h_l_4 <X> T_7_23.lc_trk_g1_1
 (16 4)  (382 372)  (382 372)  routing T_7_23.sp4_h_l_4 <X> T_7_23.lc_trk_g1_1
 (17 4)  (383 372)  (383 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (384 372)  (384 372)  routing T_7_23.sp4_h_l_4 <X> T_7_23.lc_trk_g1_1
 (25 4)  (391 372)  (391 372)  routing T_7_23.sp4_h_r_10 <X> T_7_23.lc_trk_g1_2
 (26 4)  (392 372)  (392 372)  routing T_7_23.lc_trk_g0_4 <X> T_7_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (393 372)  (393 372)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 372)  (395 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (398 372)  (398 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 372)  (399 372)  routing T_7_23.lc_trk_g2_1 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 372)  (402 372)  LC_2 Logic Functioning bit
 (37 4)  (403 372)  (403 372)  LC_2 Logic Functioning bit
 (38 4)  (404 372)  (404 372)  LC_2 Logic Functioning bit
 (39 4)  (405 372)  (405 372)  LC_2 Logic Functioning bit
 (45 4)  (411 372)  (411 372)  LC_2 Logic Functioning bit
 (47 4)  (413 372)  (413 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (367 373)  (367 373)  routing T_7_23.lc_trk_g2_2 <X> T_7_23.wire_logic_cluster/lc_7/cen
 (18 5)  (384 373)  (384 373)  routing T_7_23.sp4_h_l_4 <X> T_7_23.lc_trk_g1_1
 (22 5)  (388 373)  (388 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (389 373)  (389 373)  routing T_7_23.sp4_h_r_10 <X> T_7_23.lc_trk_g1_2
 (24 5)  (390 373)  (390 373)  routing T_7_23.sp4_h_r_10 <X> T_7_23.lc_trk_g1_2
 (29 5)  (395 373)  (395 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (396 373)  (396 373)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (402 373)  (402 373)  LC_2 Logic Functioning bit
 (37 5)  (403 373)  (403 373)  LC_2 Logic Functioning bit
 (38 5)  (404 373)  (404 373)  LC_2 Logic Functioning bit
 (39 5)  (405 373)  (405 373)  LC_2 Logic Functioning bit
 (40 5)  (406 373)  (406 373)  LC_2 Logic Functioning bit
 (42 5)  (408 373)  (408 373)  LC_2 Logic Functioning bit
 (47 5)  (413 373)  (413 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (417 373)  (417 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (380 374)  (380 374)  routing T_7_23.sp4_h_l_1 <X> T_7_23.lc_trk_g1_4
 (25 6)  (391 374)  (391 374)  routing T_7_23.sp4_h_l_11 <X> T_7_23.lc_trk_g1_6
 (26 6)  (392 374)  (392 374)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (394 374)  (394 374)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 374)  (395 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 374)  (396 374)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (397 374)  (397 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 374)  (398 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 374)  (399 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 374)  (400 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 374)  (402 374)  LC_3 Logic Functioning bit
 (37 6)  (403 374)  (403 374)  LC_3 Logic Functioning bit
 (40 6)  (406 374)  (406 374)  LC_3 Logic Functioning bit
 (42 6)  (408 374)  (408 374)  LC_3 Logic Functioning bit
 (43 6)  (409 374)  (409 374)  LC_3 Logic Functioning bit
 (45 6)  (411 374)  (411 374)  LC_3 Logic Functioning bit
 (48 6)  (414 374)  (414 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (15 7)  (381 375)  (381 375)  routing T_7_23.sp4_h_l_1 <X> T_7_23.lc_trk_g1_4
 (16 7)  (382 375)  (382 375)  routing T_7_23.sp4_h_l_1 <X> T_7_23.lc_trk_g1_4
 (17 7)  (383 375)  (383 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (388 375)  (388 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (389 375)  (389 375)  routing T_7_23.sp4_h_l_11 <X> T_7_23.lc_trk_g1_6
 (24 7)  (390 375)  (390 375)  routing T_7_23.sp4_h_l_11 <X> T_7_23.lc_trk_g1_6
 (25 7)  (391 375)  (391 375)  routing T_7_23.sp4_h_l_11 <X> T_7_23.lc_trk_g1_6
 (27 7)  (393 375)  (393 375)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 375)  (394 375)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 375)  (395 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (397 375)  (397 375)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (398 375)  (398 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (399 375)  (399 375)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.input_2_3
 (35 7)  (401 375)  (401 375)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.input_2_3
 (36 7)  (402 375)  (402 375)  LC_3 Logic Functioning bit
 (37 7)  (403 375)  (403 375)  LC_3 Logic Functioning bit
 (38 7)  (404 375)  (404 375)  LC_3 Logic Functioning bit
 (41 7)  (407 375)  (407 375)  LC_3 Logic Functioning bit
 (42 7)  (408 375)  (408 375)  LC_3 Logic Functioning bit
 (43 7)  (409 375)  (409 375)  LC_3 Logic Functioning bit
 (47 7)  (413 375)  (413 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (381 376)  (381 376)  routing T_7_23.sp4_h_r_25 <X> T_7_23.lc_trk_g2_1
 (16 8)  (382 376)  (382 376)  routing T_7_23.sp4_h_r_25 <X> T_7_23.lc_trk_g2_1
 (17 8)  (383 376)  (383 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (387 376)  (387 376)  routing T_7_23.sp4_v_t_14 <X> T_7_23.lc_trk_g2_3
 (22 8)  (388 376)  (388 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (389 376)  (389 376)  routing T_7_23.sp4_v_t_14 <X> T_7_23.lc_trk_g2_3
 (26 8)  (392 376)  (392 376)  routing T_7_23.lc_trk_g0_4 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (393 376)  (393 376)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 376)  (395 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (397 376)  (397 376)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 376)  (398 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (400 376)  (400 376)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 376)  (402 376)  LC_4 Logic Functioning bit
 (37 8)  (403 376)  (403 376)  LC_4 Logic Functioning bit
 (38 8)  (404 376)  (404 376)  LC_4 Logic Functioning bit
 (39 8)  (405 376)  (405 376)  LC_4 Logic Functioning bit
 (45 8)  (411 376)  (411 376)  LC_4 Logic Functioning bit
 (51 8)  (417 376)  (417 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (374 377)  (374 377)  routing T_7_23.sp4_h_r_7 <X> T_7_23.sp4_v_b_7
 (18 9)  (384 377)  (384 377)  routing T_7_23.sp4_h_r_25 <X> T_7_23.lc_trk_g2_1
 (22 9)  (388 377)  (388 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (391 377)  (391 377)  routing T_7_23.sp4_r_v_b_34 <X> T_7_23.lc_trk_g2_2
 (29 9)  (395 377)  (395 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (396 377)  (396 377)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (402 377)  (402 377)  LC_4 Logic Functioning bit
 (37 9)  (403 377)  (403 377)  LC_4 Logic Functioning bit
 (38 9)  (404 377)  (404 377)  LC_4 Logic Functioning bit
 (39 9)  (405 377)  (405 377)  LC_4 Logic Functioning bit
 (40 9)  (406 377)  (406 377)  LC_4 Logic Functioning bit
 (42 9)  (408 377)  (408 377)  LC_4 Logic Functioning bit
 (47 9)  (413 377)  (413 377)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (8 10)  (374 378)  (374 378)  routing T_7_23.sp4_v_t_36 <X> T_7_23.sp4_h_l_42
 (9 10)  (375 378)  (375 378)  routing T_7_23.sp4_v_t_36 <X> T_7_23.sp4_h_l_42
 (10 10)  (376 378)  (376 378)  routing T_7_23.sp4_v_t_36 <X> T_7_23.sp4_h_l_42
 (15 10)  (381 378)  (381 378)  routing T_7_23.rgt_op_5 <X> T_7_23.lc_trk_g2_5
 (17 10)  (383 378)  (383 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (384 378)  (384 378)  routing T_7_23.rgt_op_5 <X> T_7_23.lc_trk_g2_5
 (27 10)  (393 378)  (393 378)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (394 378)  (394 378)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 378)  (395 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 378)  (396 378)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (397 378)  (397 378)  routing T_7_23.lc_trk_g0_4 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 378)  (398 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (402 378)  (402 378)  LC_5 Logic Functioning bit
 (37 10)  (403 378)  (403 378)  LC_5 Logic Functioning bit
 (38 10)  (404 378)  (404 378)  LC_5 Logic Functioning bit
 (39 10)  (405 378)  (405 378)  LC_5 Logic Functioning bit
 (41 10)  (407 378)  (407 378)  LC_5 Logic Functioning bit
 (43 10)  (409 378)  (409 378)  LC_5 Logic Functioning bit
 (45 10)  (411 378)  (411 378)  LC_5 Logic Functioning bit
 (51 10)  (417 378)  (417 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (380 379)  (380 379)  routing T_7_23.sp4_r_v_b_36 <X> T_7_23.lc_trk_g2_4
 (17 11)  (383 379)  (383 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (392 379)  (392 379)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (393 379)  (393 379)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 379)  (395 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (402 379)  (402 379)  LC_5 Logic Functioning bit
 (38 11)  (404 379)  (404 379)  LC_5 Logic Functioning bit
 (41 11)  (407 379)  (407 379)  LC_5 Logic Functioning bit
 (43 11)  (409 379)  (409 379)  LC_5 Logic Functioning bit
 (47 11)  (413 379)  (413 379)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (414 379)  (414 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (388 380)  (388 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (391 380)  (391 380)  routing T_7_23.rgt_op_2 <X> T_7_23.lc_trk_g3_2
 (27 12)  (393 380)  (393 380)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 380)  (394 380)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 380)  (395 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 380)  (396 380)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (397 380)  (397 380)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 380)  (398 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (400 380)  (400 380)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 380)  (402 380)  LC_6 Logic Functioning bit
 (37 12)  (403 380)  (403 380)  LC_6 Logic Functioning bit
 (38 12)  (404 380)  (404 380)  LC_6 Logic Functioning bit
 (39 12)  (405 380)  (405 380)  LC_6 Logic Functioning bit
 (40 12)  (406 380)  (406 380)  LC_6 Logic Functioning bit
 (42 12)  (408 380)  (408 380)  LC_6 Logic Functioning bit
 (45 12)  (411 380)  (411 380)  LC_6 Logic Functioning bit
 (51 12)  (417 380)  (417 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (387 381)  (387 381)  routing T_7_23.sp4_r_v_b_43 <X> T_7_23.lc_trk_g3_3
 (22 13)  (388 381)  (388 381)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (390 381)  (390 381)  routing T_7_23.rgt_op_2 <X> T_7_23.lc_trk_g3_2
 (26 13)  (392 381)  (392 381)  routing T_7_23.lc_trk_g0_2 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 381)  (395 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 381)  (396 381)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (397 381)  (397 381)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (402 381)  (402 381)  LC_6 Logic Functioning bit
 (37 13)  (403 381)  (403 381)  LC_6 Logic Functioning bit
 (38 13)  (404 381)  (404 381)  LC_6 Logic Functioning bit
 (39 13)  (405 381)  (405 381)  LC_6 Logic Functioning bit
 (47 13)  (413 381)  (413 381)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (367 382)  (367 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (380 382)  (380 382)  routing T_7_23.rgt_op_4 <X> T_7_23.lc_trk_g3_4
 (17 14)  (383 382)  (383 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (387 382)  (387 382)  routing T_7_23.rgt_op_7 <X> T_7_23.lc_trk_g3_7
 (22 14)  (388 382)  (388 382)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (390 382)  (390 382)  routing T_7_23.rgt_op_7 <X> T_7_23.lc_trk_g3_7
 (25 14)  (391 382)  (391 382)  routing T_7_23.rgt_op_6 <X> T_7_23.lc_trk_g3_6
 (27 14)  (393 382)  (393 382)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 382)  (394 382)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 382)  (395 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (397 382)  (397 382)  routing T_7_23.lc_trk_g0_4 <X> T_7_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 382)  (398 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (402 382)  (402 382)  LC_7 Logic Functioning bit
 (37 14)  (403 382)  (403 382)  LC_7 Logic Functioning bit
 (38 14)  (404 382)  (404 382)  LC_7 Logic Functioning bit
 (39 14)  (405 382)  (405 382)  LC_7 Logic Functioning bit
 (41 14)  (407 382)  (407 382)  LC_7 Logic Functioning bit
 (43 14)  (409 382)  (409 382)  LC_7 Logic Functioning bit
 (45 14)  (411 382)  (411 382)  LC_7 Logic Functioning bit
 (51 14)  (417 382)  (417 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (381 383)  (381 383)  routing T_7_23.rgt_op_4 <X> T_7_23.lc_trk_g3_4
 (17 15)  (383 383)  (383 383)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (384 383)  (384 383)  routing T_7_23.sp4_r_v_b_45 <X> T_7_23.lc_trk_g3_5
 (22 15)  (388 383)  (388 383)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (390 383)  (390 383)  routing T_7_23.rgt_op_6 <X> T_7_23.lc_trk_g3_6
 (26 15)  (392 383)  (392 383)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (393 383)  (393 383)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 383)  (395 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 383)  (396 383)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (402 383)  (402 383)  LC_7 Logic Functioning bit
 (38 15)  (404 383)  (404 383)  LC_7 Logic Functioning bit
 (41 15)  (407 383)  (407 383)  LC_7 Logic Functioning bit
 (43 15)  (409 383)  (409 383)  LC_7 Logic Functioning bit
 (46 15)  (412 383)  (412 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_8_23

 (15 0)  (435 368)  (435 368)  routing T_8_23.bot_op_1 <X> T_8_23.lc_trk_g0_1
 (17 0)  (437 368)  (437 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (449 368)  (449 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 368)  (450 368)  routing T_8_23.lc_trk_g0_7 <X> T_8_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (451 368)  (451 368)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 368)  (452 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 368)  (453 368)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (455 368)  (455 368)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.input_2_0
 (39 0)  (459 368)  (459 368)  LC_0 Logic Functioning bit
 (40 0)  (460 368)  (460 368)  LC_0 Logic Functioning bit
 (41 0)  (461 368)  (461 368)  LC_0 Logic Functioning bit
 (15 1)  (435 369)  (435 369)  routing T_8_23.bot_op_0 <X> T_8_23.lc_trk_g0_0
 (17 1)  (437 369)  (437 369)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (449 369)  (449 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (450 369)  (450 369)  routing T_8_23.lc_trk_g0_7 <X> T_8_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (451 369)  (451 369)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 369)  (452 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (454 369)  (454 369)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.input_2_0
 (35 1)  (455 369)  (455 369)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.input_2_0
 (40 1)  (460 369)  (460 369)  LC_0 Logic Functioning bit
 (41 1)  (461 369)  (461 369)  LC_0 Logic Functioning bit
 (17 2)  (437 370)  (437 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (438 370)  (438 370)  routing T_8_23.wire_logic_cluster/lc_5/out <X> T_8_23.lc_trk_g0_5
 (22 2)  (442 370)  (442 370)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (444 370)  (444 370)  routing T_8_23.bot_op_7 <X> T_8_23.lc_trk_g0_7
 (31 2)  (451 370)  (451 370)  routing T_8_23.lc_trk_g0_4 <X> T_8_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 370)  (452 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (456 370)  (456 370)  LC_1 Logic Functioning bit
 (37 2)  (457 370)  (457 370)  LC_1 Logic Functioning bit
 (38 2)  (458 370)  (458 370)  LC_1 Logic Functioning bit
 (39 2)  (459 370)  (459 370)  LC_1 Logic Functioning bit
 (42 2)  (462 370)  (462 370)  LC_1 Logic Functioning bit
 (43 2)  (463 370)  (463 370)  LC_1 Logic Functioning bit
 (46 2)  (466 370)  (466 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (470 370)  (470 370)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (473 370)  (473 370)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (424 371)  (424 371)  routing T_8_23.sp4_v_b_7 <X> T_8_23.sp4_h_l_37
 (17 3)  (437 371)  (437 371)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (36 3)  (456 371)  (456 371)  LC_1 Logic Functioning bit
 (37 3)  (457 371)  (457 371)  LC_1 Logic Functioning bit
 (38 3)  (458 371)  (458 371)  LC_1 Logic Functioning bit
 (39 3)  (459 371)  (459 371)  LC_1 Logic Functioning bit
 (42 3)  (462 371)  (462 371)  LC_1 Logic Functioning bit
 (43 3)  (463 371)  (463 371)  LC_1 Logic Functioning bit
 (51 3)  (471 371)  (471 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (435 372)  (435 372)  routing T_8_23.sp4_h_r_1 <X> T_8_23.lc_trk_g1_1
 (16 4)  (436 372)  (436 372)  routing T_8_23.sp4_h_r_1 <X> T_8_23.lc_trk_g1_1
 (17 4)  (437 372)  (437 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (29 4)  (449 372)  (449 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 372)  (452 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 372)  (453 372)  routing T_8_23.lc_trk_g3_0 <X> T_8_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (454 372)  (454 372)  routing T_8_23.lc_trk_g3_0 <X> T_8_23.wire_logic_cluster/lc_2/in_3
 (15 5)  (435 373)  (435 373)  routing T_8_23.sp4_v_t_5 <X> T_8_23.lc_trk_g1_0
 (16 5)  (436 373)  (436 373)  routing T_8_23.sp4_v_t_5 <X> T_8_23.lc_trk_g1_0
 (17 5)  (437 373)  (437 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (438 373)  (438 373)  routing T_8_23.sp4_h_r_1 <X> T_8_23.lc_trk_g1_1
 (27 5)  (447 373)  (447 373)  routing T_8_23.lc_trk_g1_1 <X> T_8_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 373)  (449 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (452 373)  (452 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (453 373)  (453 373)  routing T_8_23.lc_trk_g3_1 <X> T_8_23.input_2_2
 (34 5)  (454 373)  (454 373)  routing T_8_23.lc_trk_g3_1 <X> T_8_23.input_2_2
 (41 5)  (461 373)  (461 373)  LC_2 Logic Functioning bit
 (1 6)  (421 374)  (421 374)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_0 glb2local_0
 (17 6)  (437 374)  (437 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (441 374)  (441 374)  routing T_8_23.sp4_h_l_10 <X> T_8_23.lc_trk_g1_7
 (22 6)  (442 374)  (442 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (443 374)  (443 374)  routing T_8_23.sp4_h_l_10 <X> T_8_23.lc_trk_g1_7
 (24 6)  (444 374)  (444 374)  routing T_8_23.sp4_h_l_10 <X> T_8_23.lc_trk_g1_7
 (27 6)  (447 374)  (447 374)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 374)  (448 374)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 374)  (449 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 374)  (450 374)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (452 374)  (452 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 374)  (453 374)  routing T_8_23.lc_trk_g3_1 <X> T_8_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (454 374)  (454 374)  routing T_8_23.lc_trk_g3_1 <X> T_8_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (455 374)  (455 374)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.input_2_3
 (39 6)  (459 374)  (459 374)  LC_3 Logic Functioning bit
 (40 6)  (460 374)  (460 374)  LC_3 Logic Functioning bit
 (21 7)  (441 375)  (441 375)  routing T_8_23.sp4_h_l_10 <X> T_8_23.lc_trk_g1_7
 (29 7)  (449 375)  (449 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (452 375)  (452 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (453 375)  (453 375)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.input_2_3
 (34 7)  (454 375)  (454 375)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.input_2_3
 (35 7)  (455 375)  (455 375)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.input_2_3
 (39 7)  (459 375)  (459 375)  LC_3 Logic Functioning bit
 (40 7)  (460 375)  (460 375)  LC_3 Logic Functioning bit
 (42 7)  (462 375)  (462 375)  LC_3 Logic Functioning bit
 (15 8)  (435 376)  (435 376)  routing T_8_23.sp4_h_r_25 <X> T_8_23.lc_trk_g2_1
 (16 8)  (436 376)  (436 376)  routing T_8_23.sp4_h_r_25 <X> T_8_23.lc_trk_g2_1
 (17 8)  (437 376)  (437 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (447 376)  (447 376)  routing T_8_23.lc_trk_g1_0 <X> T_8_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 376)  (449 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (451 376)  (451 376)  routing T_8_23.lc_trk_g0_5 <X> T_8_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 376)  (452 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (456 376)  (456 376)  LC_4 Logic Functioning bit
 (37 8)  (457 376)  (457 376)  LC_4 Logic Functioning bit
 (38 8)  (458 376)  (458 376)  LC_4 Logic Functioning bit
 (39 8)  (459 376)  (459 376)  LC_4 Logic Functioning bit
 (41 8)  (461 376)  (461 376)  LC_4 Logic Functioning bit
 (42 8)  (462 376)  (462 376)  LC_4 Logic Functioning bit
 (43 8)  (463 376)  (463 376)  LC_4 Logic Functioning bit
 (50 8)  (470 376)  (470 376)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (434 377)  (434 377)  routing T_8_23.sp4_h_r_24 <X> T_8_23.lc_trk_g2_0
 (15 9)  (435 377)  (435 377)  routing T_8_23.sp4_h_r_24 <X> T_8_23.lc_trk_g2_0
 (16 9)  (436 377)  (436 377)  routing T_8_23.sp4_h_r_24 <X> T_8_23.lc_trk_g2_0
 (17 9)  (437 377)  (437 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (438 377)  (438 377)  routing T_8_23.sp4_h_r_25 <X> T_8_23.lc_trk_g2_1
 (27 9)  (447 377)  (447 377)  routing T_8_23.lc_trk_g1_1 <X> T_8_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 377)  (449 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (456 377)  (456 377)  LC_4 Logic Functioning bit
 (38 9)  (458 377)  (458 377)  LC_4 Logic Functioning bit
 (41 9)  (461 377)  (461 377)  LC_4 Logic Functioning bit
 (43 9)  (463 377)  (463 377)  LC_4 Logic Functioning bit
 (15 10)  (435 378)  (435 378)  routing T_8_23.sp4_v_t_32 <X> T_8_23.lc_trk_g2_5
 (16 10)  (436 378)  (436 378)  routing T_8_23.sp4_v_t_32 <X> T_8_23.lc_trk_g2_5
 (17 10)  (437 378)  (437 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (441 378)  (441 378)  routing T_8_23.wire_logic_cluster/lc_7/out <X> T_8_23.lc_trk_g2_7
 (22 10)  (442 378)  (442 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (446 378)  (446 378)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (447 378)  (447 378)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 378)  (449 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 378)  (450 378)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 378)  (452 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 378)  (453 378)  routing T_8_23.lc_trk_g3_3 <X> T_8_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (454 378)  (454 378)  routing T_8_23.lc_trk_g3_3 <X> T_8_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (457 378)  (457 378)  LC_5 Logic Functioning bit
 (38 10)  (458 378)  (458 378)  LC_5 Logic Functioning bit
 (39 10)  (459 378)  (459 378)  LC_5 Logic Functioning bit
 (40 10)  (460 378)  (460 378)  LC_5 Logic Functioning bit
 (41 10)  (461 378)  (461 378)  LC_5 Logic Functioning bit
 (42 10)  (462 378)  (462 378)  LC_5 Logic Functioning bit
 (43 10)  (463 378)  (463 378)  LC_5 Logic Functioning bit
 (28 11)  (448 379)  (448 379)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 379)  (449 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (451 379)  (451 379)  routing T_8_23.lc_trk_g3_3 <X> T_8_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (452 379)  (452 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (453 379)  (453 379)  routing T_8_23.lc_trk_g2_1 <X> T_8_23.input_2_5
 (36 11)  (456 379)  (456 379)  LC_5 Logic Functioning bit
 (37 11)  (457 379)  (457 379)  LC_5 Logic Functioning bit
 (38 11)  (458 379)  (458 379)  LC_5 Logic Functioning bit
 (39 11)  (459 379)  (459 379)  LC_5 Logic Functioning bit
 (40 11)  (460 379)  (460 379)  LC_5 Logic Functioning bit
 (41 11)  (461 379)  (461 379)  LC_5 Logic Functioning bit
 (42 11)  (462 379)  (462 379)  LC_5 Logic Functioning bit
 (43 11)  (463 379)  (463 379)  LC_5 Logic Functioning bit
 (15 12)  (435 380)  (435 380)  routing T_8_23.sp4_h_r_33 <X> T_8_23.lc_trk_g3_1
 (16 12)  (436 380)  (436 380)  routing T_8_23.sp4_h_r_33 <X> T_8_23.lc_trk_g3_1
 (17 12)  (437 380)  (437 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (438 380)  (438 380)  routing T_8_23.sp4_h_r_33 <X> T_8_23.lc_trk_g3_1
 (22 12)  (442 380)  (442 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (443 380)  (443 380)  routing T_8_23.sp4_v_t_30 <X> T_8_23.lc_trk_g3_3
 (24 12)  (444 380)  (444 380)  routing T_8_23.sp4_v_t_30 <X> T_8_23.lc_trk_g3_3
 (27 12)  (447 380)  (447 380)  routing T_8_23.lc_trk_g3_0 <X> T_8_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (448 380)  (448 380)  routing T_8_23.lc_trk_g3_0 <X> T_8_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 380)  (449 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (451 380)  (451 380)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 380)  (452 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 380)  (453 380)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (454 380)  (454 380)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (457 380)  (457 380)  LC_6 Logic Functioning bit
 (40 12)  (460 380)  (460 380)  LC_6 Logic Functioning bit
 (42 12)  (462 380)  (462 380)  LC_6 Logic Functioning bit
 (50 12)  (470 380)  (470 380)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (435 381)  (435 381)  routing T_8_23.sp4_v_t_29 <X> T_8_23.lc_trk_g3_0
 (16 13)  (436 381)  (436 381)  routing T_8_23.sp4_v_t_29 <X> T_8_23.lc_trk_g3_0
 (17 13)  (437 381)  (437 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (442 381)  (442 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (443 381)  (443 381)  routing T_8_23.sp4_h_l_15 <X> T_8_23.lc_trk_g3_2
 (24 13)  (444 381)  (444 381)  routing T_8_23.sp4_h_l_15 <X> T_8_23.lc_trk_g3_2
 (25 13)  (445 381)  (445 381)  routing T_8_23.sp4_h_l_15 <X> T_8_23.lc_trk_g3_2
 (27 13)  (447 381)  (447 381)  routing T_8_23.lc_trk_g1_1 <X> T_8_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 381)  (449 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (451 381)  (451 381)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (456 381)  (456 381)  LC_6 Logic Functioning bit
 (43 13)  (463 381)  (463 381)  LC_6 Logic Functioning bit
 (16 14)  (436 382)  (436 382)  routing T_8_23.sp4_v_b_37 <X> T_8_23.lc_trk_g3_5
 (17 14)  (437 382)  (437 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (438 382)  (438 382)  routing T_8_23.sp4_v_b_37 <X> T_8_23.lc_trk_g3_5
 (28 14)  (448 382)  (448 382)  routing T_8_23.lc_trk_g2_0 <X> T_8_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 382)  (449 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (452 382)  (452 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (454 382)  (454 382)  routing T_8_23.lc_trk_g1_1 <X> T_8_23.wire_logic_cluster/lc_7/in_3
 (18 15)  (438 383)  (438 383)  routing T_8_23.sp4_v_b_37 <X> T_8_23.lc_trk_g3_5
 (22 15)  (442 383)  (442 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (445 383)  (445 383)  routing T_8_23.sp4_r_v_b_46 <X> T_8_23.lc_trk_g3_6
 (29 15)  (449 383)  (449 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (452 383)  (452 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (453 383)  (453 383)  routing T_8_23.lc_trk_g3_2 <X> T_8_23.input_2_7
 (34 15)  (454 383)  (454 383)  routing T_8_23.lc_trk_g3_2 <X> T_8_23.input_2_7
 (35 15)  (455 383)  (455 383)  routing T_8_23.lc_trk_g3_2 <X> T_8_23.input_2_7
 (40 15)  (460 383)  (460 383)  LC_7 Logic Functioning bit


LogicTile_9_23

 (15 0)  (489 368)  (489 368)  routing T_9_23.sp4_v_b_17 <X> T_9_23.lc_trk_g0_1
 (16 0)  (490 368)  (490 368)  routing T_9_23.sp4_v_b_17 <X> T_9_23.lc_trk_g0_1
 (17 0)  (491 368)  (491 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (500 368)  (500 368)  routing T_9_23.lc_trk_g0_4 <X> T_9_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (501 368)  (501 368)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 368)  (502 368)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 368)  (503 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 368)  (506 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (511 368)  (511 368)  LC_0 Logic Functioning bit
 (39 0)  (513 368)  (513 368)  LC_0 Logic Functioning bit
 (44 0)  (518 368)  (518 368)  LC_0 Logic Functioning bit
 (45 0)  (519 368)  (519 368)  LC_0 Logic Functioning bit
 (22 1)  (496 369)  (496 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (499 369)  (499 369)  routing T_9_23.sp4_r_v_b_33 <X> T_9_23.lc_trk_g0_2
 (29 1)  (503 369)  (503 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (515 369)  (515 369)  LC_0 Logic Functioning bit
 (43 1)  (517 369)  (517 369)  LC_0 Logic Functioning bit
 (45 1)  (519 369)  (519 369)  LC_0 Logic Functioning bit
 (49 1)  (523 369)  (523 369)  Carry_In_Mux bit 

 (0 2)  (474 370)  (474 370)  routing T_9_23.glb_netwk_7 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (1 2)  (475 370)  (475 370)  routing T_9_23.glb_netwk_7 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (2 2)  (476 370)  (476 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (482 370)  (482 370)  routing T_9_23.sp4_h_r_5 <X> T_9_23.sp4_h_l_36
 (10 2)  (484 370)  (484 370)  routing T_9_23.sp4_h_r_5 <X> T_9_23.sp4_h_l_36
 (27 2)  (501 370)  (501 370)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 370)  (502 370)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 370)  (503 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 370)  (506 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (511 370)  (511 370)  LC_1 Logic Functioning bit
 (39 2)  (513 370)  (513 370)  LC_1 Logic Functioning bit
 (44 2)  (518 370)  (518 370)  LC_1 Logic Functioning bit
 (45 2)  (519 370)  (519 370)  LC_1 Logic Functioning bit
 (0 3)  (474 371)  (474 371)  routing T_9_23.glb_netwk_7 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (15 3)  (489 371)  (489 371)  routing T_9_23.sp4_v_t_9 <X> T_9_23.lc_trk_g0_4
 (16 3)  (490 371)  (490 371)  routing T_9_23.sp4_v_t_9 <X> T_9_23.lc_trk_g0_4
 (17 3)  (491 371)  (491 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (29 3)  (503 371)  (503 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (515 371)  (515 371)  LC_1 Logic Functioning bit
 (43 3)  (517 371)  (517 371)  LC_1 Logic Functioning bit
 (45 3)  (519 371)  (519 371)  LC_1 Logic Functioning bit
 (1 4)  (475 372)  (475 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (495 372)  (495 372)  routing T_9_23.wire_logic_cluster/lc_3/out <X> T_9_23.lc_trk_g1_3
 (22 4)  (496 372)  (496 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (499 372)  (499 372)  routing T_9_23.wire_logic_cluster/lc_2/out <X> T_9_23.lc_trk_g1_2
 (26 4)  (500 372)  (500 372)  routing T_9_23.lc_trk_g0_4 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (501 372)  (501 372)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 372)  (503 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 372)  (506 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (511 372)  (511 372)  LC_2 Logic Functioning bit
 (39 4)  (513 372)  (513 372)  LC_2 Logic Functioning bit
 (44 4)  (518 372)  (518 372)  LC_2 Logic Functioning bit
 (45 4)  (519 372)  (519 372)  LC_2 Logic Functioning bit
 (1 5)  (475 373)  (475 373)  routing T_9_23.lc_trk_g0_2 <X> T_9_23.wire_logic_cluster/lc_7/cen
 (12 5)  (486 373)  (486 373)  routing T_9_23.sp4_h_r_5 <X> T_9_23.sp4_v_b_5
 (22 5)  (496 373)  (496 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (503 373)  (503 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 373)  (504 373)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (41 5)  (515 373)  (515 373)  LC_2 Logic Functioning bit
 (43 5)  (517 373)  (517 373)  LC_2 Logic Functioning bit
 (45 5)  (519 373)  (519 373)  LC_2 Logic Functioning bit
 (17 6)  (491 374)  (491 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (492 374)  (492 374)  routing T_9_23.wire_logic_cluster/lc_5/out <X> T_9_23.lc_trk_g1_5
 (25 6)  (499 374)  (499 374)  routing T_9_23.wire_logic_cluster/lc_6/out <X> T_9_23.lc_trk_g1_6
 (27 6)  (501 374)  (501 374)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 374)  (503 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 374)  (506 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (511 374)  (511 374)  LC_3 Logic Functioning bit
 (39 6)  (513 374)  (513 374)  LC_3 Logic Functioning bit
 (44 6)  (518 374)  (518 374)  LC_3 Logic Functioning bit
 (45 6)  (519 374)  (519 374)  LC_3 Logic Functioning bit
 (22 7)  (496 375)  (496 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (503 375)  (503 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (504 375)  (504 375)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (41 7)  (515 375)  (515 375)  LC_3 Logic Functioning bit
 (43 7)  (517 375)  (517 375)  LC_3 Logic Functioning bit
 (45 7)  (519 375)  (519 375)  LC_3 Logic Functioning bit
 (26 8)  (500 376)  (500 376)  routing T_9_23.lc_trk_g0_4 <X> T_9_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 376)  (501 376)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 376)  (502 376)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 376)  (503 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 376)  (504 376)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 376)  (506 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (511 376)  (511 376)  LC_4 Logic Functioning bit
 (39 8)  (513 376)  (513 376)  LC_4 Logic Functioning bit
 (44 8)  (518 376)  (518 376)  LC_4 Logic Functioning bit
 (45 8)  (519 376)  (519 376)  LC_4 Logic Functioning bit
 (29 9)  (503 377)  (503 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (515 377)  (515 377)  LC_4 Logic Functioning bit
 (43 9)  (517 377)  (517 377)  LC_4 Logic Functioning bit
 (45 9)  (519 377)  (519 377)  LC_4 Logic Functioning bit
 (27 10)  (501 378)  (501 378)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 378)  (503 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 378)  (504 378)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 378)  (506 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (511 378)  (511 378)  LC_5 Logic Functioning bit
 (39 10)  (513 378)  (513 378)  LC_5 Logic Functioning bit
 (44 10)  (518 378)  (518 378)  LC_5 Logic Functioning bit
 (45 10)  (519 378)  (519 378)  LC_5 Logic Functioning bit
 (29 11)  (503 379)  (503 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (515 379)  (515 379)  LC_5 Logic Functioning bit
 (43 11)  (517 379)  (517 379)  LC_5 Logic Functioning bit
 (45 11)  (519 379)  (519 379)  LC_5 Logic Functioning bit
 (14 12)  (488 380)  (488 380)  routing T_9_23.wire_logic_cluster/lc_0/out <X> T_9_23.lc_trk_g3_0
 (17 12)  (491 380)  (491 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 380)  (492 380)  routing T_9_23.wire_logic_cluster/lc_1/out <X> T_9_23.lc_trk_g3_1
 (26 12)  (500 380)  (500 380)  routing T_9_23.lc_trk_g0_4 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (501 380)  (501 380)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 380)  (503 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 380)  (504 380)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 380)  (506 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (511 380)  (511 380)  LC_6 Logic Functioning bit
 (39 12)  (513 380)  (513 380)  LC_6 Logic Functioning bit
 (44 12)  (518 380)  (518 380)  LC_6 Logic Functioning bit
 (45 12)  (519 380)  (519 380)  LC_6 Logic Functioning bit
 (17 13)  (491 381)  (491 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (29 13)  (503 381)  (503 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 381)  (504 381)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (41 13)  (515 381)  (515 381)  LC_6 Logic Functioning bit
 (43 13)  (517 381)  (517 381)  LC_6 Logic Functioning bit
 (45 13)  (519 381)  (519 381)  LC_6 Logic Functioning bit
 (1 14)  (475 382)  (475 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (488 382)  (488 382)  routing T_9_23.wire_logic_cluster/lc_4/out <X> T_9_23.lc_trk_g3_4
 (21 14)  (495 382)  (495 382)  routing T_9_23.wire_logic_cluster/lc_7/out <X> T_9_23.lc_trk_g3_7
 (22 14)  (496 382)  (496 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (501 382)  (501 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 382)  (502 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 382)  (503 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 382)  (504 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (506 382)  (506 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (511 382)  (511 382)  LC_7 Logic Functioning bit
 (39 14)  (513 382)  (513 382)  LC_7 Logic Functioning bit
 (44 14)  (518 382)  (518 382)  LC_7 Logic Functioning bit
 (45 14)  (519 382)  (519 382)  LC_7 Logic Functioning bit
 (17 15)  (491 383)  (491 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (503 383)  (503 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 383)  (504 383)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (41 15)  (515 383)  (515 383)  LC_7 Logic Functioning bit
 (43 15)  (517 383)  (517 383)  LC_7 Logic Functioning bit
 (45 15)  (519 383)  (519 383)  LC_7 Logic Functioning bit


LogicTile_10_23

 (21 0)  (549 368)  (549 368)  routing T_10_23.lft_op_3 <X> T_10_23.lc_trk_g0_3
 (22 0)  (550 368)  (550 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (552 368)  (552 368)  routing T_10_23.lft_op_3 <X> T_10_23.lc_trk_g0_3
 (25 0)  (553 368)  (553 368)  routing T_10_23.lft_op_2 <X> T_10_23.lc_trk_g0_2
 (27 0)  (555 368)  (555 368)  routing T_10_23.lc_trk_g1_0 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 368)  (557 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (560 368)  (560 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (564 368)  (564 368)  LC_0 Logic Functioning bit
 (39 0)  (567 368)  (567 368)  LC_0 Logic Functioning bit
 (41 0)  (569 368)  (569 368)  LC_0 Logic Functioning bit
 (42 0)  (570 368)  (570 368)  LC_0 Logic Functioning bit
 (44 0)  (572 368)  (572 368)  LC_0 Logic Functioning bit
 (45 0)  (573 368)  (573 368)  LC_0 Logic Functioning bit
 (46 0)  (574 368)  (574 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (550 369)  (550 369)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (552 369)  (552 369)  routing T_10_23.lft_op_2 <X> T_10_23.lc_trk_g0_2
 (32 1)  (560 369)  (560 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (563 369)  (563 369)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.input_2_0
 (36 1)  (564 369)  (564 369)  LC_0 Logic Functioning bit
 (39 1)  (567 369)  (567 369)  LC_0 Logic Functioning bit
 (41 1)  (569 369)  (569 369)  LC_0 Logic Functioning bit
 (42 1)  (570 369)  (570 369)  LC_0 Logic Functioning bit
 (45 1)  (573 369)  (573 369)  LC_0 Logic Functioning bit
 (49 1)  (577 369)  (577 369)  Carry_In_Mux bit 

 (0 2)  (528 370)  (528 370)  routing T_10_23.glb_netwk_7 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (1 2)  (529 370)  (529 370)  routing T_10_23.glb_netwk_7 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (530 370)  (530 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (533 370)  (533 370)  routing T_10_23.sp4_v_b_0 <X> T_10_23.sp4_h_l_37
 (9 2)  (537 370)  (537 370)  routing T_10_23.sp4_v_b_1 <X> T_10_23.sp4_h_l_36
 (12 2)  (540 370)  (540 370)  routing T_10_23.sp4_v_b_2 <X> T_10_23.sp4_h_l_39
 (21 2)  (549 370)  (549 370)  routing T_10_23.lft_op_7 <X> T_10_23.lc_trk_g0_7
 (22 2)  (550 370)  (550 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (552 370)  (552 370)  routing T_10_23.lft_op_7 <X> T_10_23.lc_trk_g0_7
 (25 2)  (553 370)  (553 370)  routing T_10_23.lft_op_6 <X> T_10_23.lc_trk_g0_6
 (27 2)  (555 370)  (555 370)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 370)  (557 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (560 370)  (560 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (564 370)  (564 370)  LC_1 Logic Functioning bit
 (39 2)  (567 370)  (567 370)  LC_1 Logic Functioning bit
 (41 2)  (569 370)  (569 370)  LC_1 Logic Functioning bit
 (42 2)  (570 370)  (570 370)  LC_1 Logic Functioning bit
 (44 2)  (572 370)  (572 370)  LC_1 Logic Functioning bit
 (45 2)  (573 370)  (573 370)  LC_1 Logic Functioning bit
 (0 3)  (528 371)  (528 371)  routing T_10_23.glb_netwk_7 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (22 3)  (550 371)  (550 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (552 371)  (552 371)  routing T_10_23.lft_op_6 <X> T_10_23.lc_trk_g0_6
 (32 3)  (560 371)  (560 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (563 371)  (563 371)  routing T_10_23.lc_trk_g0_3 <X> T_10_23.input_2_1
 (36 3)  (564 371)  (564 371)  LC_1 Logic Functioning bit
 (39 3)  (567 371)  (567 371)  LC_1 Logic Functioning bit
 (41 3)  (569 371)  (569 371)  LC_1 Logic Functioning bit
 (42 3)  (570 371)  (570 371)  LC_1 Logic Functioning bit
 (45 3)  (573 371)  (573 371)  LC_1 Logic Functioning bit
 (1 4)  (529 372)  (529 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 4)  (542 372)  (542 372)  routing T_10_23.lft_op_0 <X> T_10_23.lc_trk_g1_0
 (15 4)  (543 372)  (543 372)  routing T_10_23.lft_op_1 <X> T_10_23.lc_trk_g1_1
 (17 4)  (545 372)  (545 372)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (546 372)  (546 372)  routing T_10_23.lft_op_1 <X> T_10_23.lc_trk_g1_1
 (27 4)  (555 372)  (555 372)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 372)  (557 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 372)  (558 372)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 372)  (560 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (564 372)  (564 372)  LC_2 Logic Functioning bit
 (39 4)  (567 372)  (567 372)  LC_2 Logic Functioning bit
 (41 4)  (569 372)  (569 372)  LC_2 Logic Functioning bit
 (42 4)  (570 372)  (570 372)  LC_2 Logic Functioning bit
 (44 4)  (572 372)  (572 372)  LC_2 Logic Functioning bit
 (45 4)  (573 372)  (573 372)  LC_2 Logic Functioning bit
 (15 5)  (543 373)  (543 373)  routing T_10_23.lft_op_0 <X> T_10_23.lc_trk_g1_0
 (17 5)  (545 373)  (545 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (32 5)  (560 373)  (560 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (563 373)  (563 373)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.input_2_2
 (36 5)  (564 373)  (564 373)  LC_2 Logic Functioning bit
 (39 5)  (567 373)  (567 373)  LC_2 Logic Functioning bit
 (41 5)  (569 373)  (569 373)  LC_2 Logic Functioning bit
 (42 5)  (570 373)  (570 373)  LC_2 Logic Functioning bit
 (45 5)  (573 373)  (573 373)  LC_2 Logic Functioning bit
 (9 6)  (537 374)  (537 374)  routing T_10_23.sp4_v_b_4 <X> T_10_23.sp4_h_l_41
 (14 6)  (542 374)  (542 374)  routing T_10_23.lft_op_4 <X> T_10_23.lc_trk_g1_4
 (15 6)  (543 374)  (543 374)  routing T_10_23.lft_op_5 <X> T_10_23.lc_trk_g1_5
 (17 6)  (545 374)  (545 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (546 374)  (546 374)  routing T_10_23.lft_op_5 <X> T_10_23.lc_trk_g1_5
 (27 6)  (555 374)  (555 374)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 374)  (557 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 374)  (558 374)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (560 374)  (560 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (564 374)  (564 374)  LC_3 Logic Functioning bit
 (39 6)  (567 374)  (567 374)  LC_3 Logic Functioning bit
 (41 6)  (569 374)  (569 374)  LC_3 Logic Functioning bit
 (42 6)  (570 374)  (570 374)  LC_3 Logic Functioning bit
 (44 6)  (572 374)  (572 374)  LC_3 Logic Functioning bit
 (45 6)  (573 374)  (573 374)  LC_3 Logic Functioning bit
 (15 7)  (543 375)  (543 375)  routing T_10_23.lft_op_4 <X> T_10_23.lc_trk_g1_4
 (17 7)  (545 375)  (545 375)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (32 7)  (560 375)  (560 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (563 375)  (563 375)  routing T_10_23.lc_trk_g0_3 <X> T_10_23.input_2_3
 (36 7)  (564 375)  (564 375)  LC_3 Logic Functioning bit
 (39 7)  (567 375)  (567 375)  LC_3 Logic Functioning bit
 (41 7)  (569 375)  (569 375)  LC_3 Logic Functioning bit
 (42 7)  (570 375)  (570 375)  LC_3 Logic Functioning bit
 (45 7)  (573 375)  (573 375)  LC_3 Logic Functioning bit
 (27 8)  (555 376)  (555 376)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 376)  (557 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (558 376)  (558 376)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (560 376)  (560 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (563 376)  (563 376)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.input_2_4
 (36 8)  (564 376)  (564 376)  LC_4 Logic Functioning bit
 (39 8)  (567 376)  (567 376)  LC_4 Logic Functioning bit
 (41 8)  (569 376)  (569 376)  LC_4 Logic Functioning bit
 (42 8)  (570 376)  (570 376)  LC_4 Logic Functioning bit
 (44 8)  (572 376)  (572 376)  LC_4 Logic Functioning bit
 (45 8)  (573 376)  (573 376)  LC_4 Logic Functioning bit
 (32 9)  (560 377)  (560 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (563 377)  (563 377)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.input_2_4
 (36 9)  (564 377)  (564 377)  LC_4 Logic Functioning bit
 (39 9)  (567 377)  (567 377)  LC_4 Logic Functioning bit
 (41 9)  (569 377)  (569 377)  LC_4 Logic Functioning bit
 (42 9)  (570 377)  (570 377)  LC_4 Logic Functioning bit
 (45 9)  (573 377)  (573 377)  LC_4 Logic Functioning bit
 (27 10)  (555 378)  (555 378)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 378)  (557 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 378)  (558 378)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (560 378)  (560 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (563 378)  (563 378)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.input_2_5
 (36 10)  (564 378)  (564 378)  LC_5 Logic Functioning bit
 (39 10)  (567 378)  (567 378)  LC_5 Logic Functioning bit
 (41 10)  (569 378)  (569 378)  LC_5 Logic Functioning bit
 (42 10)  (570 378)  (570 378)  LC_5 Logic Functioning bit
 (44 10)  (572 378)  (572 378)  LC_5 Logic Functioning bit
 (45 10)  (573 378)  (573 378)  LC_5 Logic Functioning bit
 (32 11)  (560 379)  (560 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (563 379)  (563 379)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.input_2_5
 (36 11)  (564 379)  (564 379)  LC_5 Logic Functioning bit
 (39 11)  (567 379)  (567 379)  LC_5 Logic Functioning bit
 (41 11)  (569 379)  (569 379)  LC_5 Logic Functioning bit
 (42 11)  (570 379)  (570 379)  LC_5 Logic Functioning bit
 (45 11)  (573 379)  (573 379)  LC_5 Logic Functioning bit
 (15 12)  (543 380)  (543 380)  routing T_10_23.tnl_op_1 <X> T_10_23.lc_trk_g3_1
 (17 12)  (545 380)  (545 380)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (555 380)  (555 380)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (556 380)  (556 380)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 380)  (557 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (560 380)  (560 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (563 380)  (563 380)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.input_2_6
 (36 12)  (564 380)  (564 380)  LC_6 Logic Functioning bit
 (39 12)  (567 380)  (567 380)  LC_6 Logic Functioning bit
 (41 12)  (569 380)  (569 380)  LC_6 Logic Functioning bit
 (42 12)  (570 380)  (570 380)  LC_6 Logic Functioning bit
 (44 12)  (572 380)  (572 380)  LC_6 Logic Functioning bit
 (45 12)  (573 380)  (573 380)  LC_6 Logic Functioning bit
 (14 13)  (542 381)  (542 381)  routing T_10_23.tnl_op_0 <X> T_10_23.lc_trk_g3_0
 (15 13)  (543 381)  (543 381)  routing T_10_23.tnl_op_0 <X> T_10_23.lc_trk_g3_0
 (17 13)  (545 381)  (545 381)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (546 381)  (546 381)  routing T_10_23.tnl_op_1 <X> T_10_23.lc_trk_g3_1
 (32 13)  (560 381)  (560 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (563 381)  (563 381)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.input_2_6
 (36 13)  (564 381)  (564 381)  LC_6 Logic Functioning bit
 (39 13)  (567 381)  (567 381)  LC_6 Logic Functioning bit
 (41 13)  (569 381)  (569 381)  LC_6 Logic Functioning bit
 (42 13)  (570 381)  (570 381)  LC_6 Logic Functioning bit
 (45 13)  (573 381)  (573 381)  LC_6 Logic Functioning bit
 (1 14)  (529 382)  (529 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (12 14)  (540 382)  (540 382)  routing T_10_23.sp4_v_b_11 <X> T_10_23.sp4_h_l_46
 (27 14)  (555 382)  (555 382)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (556 382)  (556 382)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 382)  (557 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (560 382)  (560 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (563 382)  (563 382)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.input_2_7
 (36 14)  (564 382)  (564 382)  LC_7 Logic Functioning bit
 (39 14)  (567 382)  (567 382)  LC_7 Logic Functioning bit
 (41 14)  (569 382)  (569 382)  LC_7 Logic Functioning bit
 (42 14)  (570 382)  (570 382)  LC_7 Logic Functioning bit
 (44 14)  (572 382)  (572 382)  LC_7 Logic Functioning bit
 (45 14)  (573 382)  (573 382)  LC_7 Logic Functioning bit
 (4 15)  (532 383)  (532 383)  routing T_10_23.sp4_v_b_4 <X> T_10_23.sp4_h_l_44
 (32 15)  (560 383)  (560 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (563 383)  (563 383)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.input_2_7
 (36 15)  (564 383)  (564 383)  LC_7 Logic Functioning bit
 (39 15)  (567 383)  (567 383)  LC_7 Logic Functioning bit
 (41 15)  (569 383)  (569 383)  LC_7 Logic Functioning bit
 (42 15)  (570 383)  (570 383)  LC_7 Logic Functioning bit
 (45 15)  (573 383)  (573 383)  LC_7 Logic Functioning bit


LogicTile_11_23

 (21 0)  (603 368)  (603 368)  routing T_11_23.wire_logic_cluster/lc_3/out <X> T_11_23.lc_trk_g0_3
 (22 0)  (604 368)  (604 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (607 368)  (607 368)  routing T_11_23.lft_op_2 <X> T_11_23.lc_trk_g0_2
 (22 1)  (604 369)  (604 369)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (606 369)  (606 369)  routing T_11_23.lft_op_2 <X> T_11_23.lc_trk_g0_2
 (15 2)  (597 370)  (597 370)  routing T_11_23.lft_op_5 <X> T_11_23.lc_trk_g0_5
 (17 2)  (599 370)  (599 370)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (600 370)  (600 370)  routing T_11_23.lft_op_5 <X> T_11_23.lc_trk_g0_5
 (25 2)  (607 370)  (607 370)  routing T_11_23.lft_op_6 <X> T_11_23.lc_trk_g0_6
 (26 2)  (608 370)  (608 370)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (609 370)  (609 370)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 370)  (611 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (614 370)  (614 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (617 370)  (617 370)  routing T_11_23.lc_trk_g0_5 <X> T_11_23.input_2_1
 (36 2)  (618 370)  (618 370)  LC_1 Logic Functioning bit
 (37 2)  (619 370)  (619 370)  LC_1 Logic Functioning bit
 (38 2)  (620 370)  (620 370)  LC_1 Logic Functioning bit
 (39 2)  (621 370)  (621 370)  LC_1 Logic Functioning bit
 (41 2)  (623 370)  (623 370)  LC_1 Logic Functioning bit
 (42 2)  (624 370)  (624 370)  LC_1 Logic Functioning bit
 (43 2)  (625 370)  (625 370)  LC_1 Logic Functioning bit
 (22 3)  (604 371)  (604 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (606 371)  (606 371)  routing T_11_23.lft_op_6 <X> T_11_23.lc_trk_g0_6
 (27 3)  (609 371)  (609 371)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (611 371)  (611 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (612 371)  (612 371)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (613 371)  (613 371)  routing T_11_23.lc_trk_g0_2 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (614 371)  (614 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (618 371)  (618 371)  LC_1 Logic Functioning bit
 (37 3)  (619 371)  (619 371)  LC_1 Logic Functioning bit
 (38 3)  (620 371)  (620 371)  LC_1 Logic Functioning bit
 (39 3)  (621 371)  (621 371)  LC_1 Logic Functioning bit
 (40 3)  (622 371)  (622 371)  LC_1 Logic Functioning bit
 (41 3)  (623 371)  (623 371)  LC_1 Logic Functioning bit
 (42 3)  (624 371)  (624 371)  LC_1 Logic Functioning bit
 (43 3)  (625 371)  (625 371)  LC_1 Logic Functioning bit
 (15 4)  (597 372)  (597 372)  routing T_11_23.lft_op_1 <X> T_11_23.lc_trk_g1_1
 (17 4)  (599 372)  (599 372)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (600 372)  (600 372)  routing T_11_23.lft_op_1 <X> T_11_23.lc_trk_g1_1
 (21 4)  (603 372)  (603 372)  routing T_11_23.lft_op_3 <X> T_11_23.lc_trk_g1_3
 (22 4)  (604 372)  (604 372)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (606 372)  (606 372)  routing T_11_23.lft_op_3 <X> T_11_23.lc_trk_g1_3
 (29 4)  (611 372)  (611 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (614 372)  (614 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (616 372)  (616 372)  routing T_11_23.lc_trk_g1_0 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (618 372)  (618 372)  LC_2 Logic Functioning bit
 (37 4)  (619 372)  (619 372)  LC_2 Logic Functioning bit
 (38 4)  (620 372)  (620 372)  LC_2 Logic Functioning bit
 (39 4)  (621 372)  (621 372)  LC_2 Logic Functioning bit
 (41 4)  (623 372)  (623 372)  LC_2 Logic Functioning bit
 (42 4)  (624 372)  (624 372)  LC_2 Logic Functioning bit
 (43 4)  (625 372)  (625 372)  LC_2 Logic Functioning bit
 (47 4)  (629 372)  (629 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (632 372)  (632 372)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (596 373)  (596 373)  routing T_11_23.top_op_0 <X> T_11_23.lc_trk_g1_0
 (15 5)  (597 373)  (597 373)  routing T_11_23.top_op_0 <X> T_11_23.lc_trk_g1_0
 (17 5)  (599 373)  (599 373)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (27 5)  (609 373)  (609 373)  routing T_11_23.lc_trk_g1_1 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (611 373)  (611 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (612 373)  (612 373)  routing T_11_23.lc_trk_g0_3 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (618 373)  (618 373)  LC_2 Logic Functioning bit
 (37 5)  (619 373)  (619 373)  LC_2 Logic Functioning bit
 (38 5)  (620 373)  (620 373)  LC_2 Logic Functioning bit
 (39 5)  (621 373)  (621 373)  LC_2 Logic Functioning bit
 (40 5)  (622 373)  (622 373)  LC_2 Logic Functioning bit
 (41 5)  (623 373)  (623 373)  LC_2 Logic Functioning bit
 (42 5)  (624 373)  (624 373)  LC_2 Logic Functioning bit
 (43 5)  (625 373)  (625 373)  LC_2 Logic Functioning bit
 (47 5)  (629 373)  (629 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (596 374)  (596 374)  routing T_11_23.lft_op_4 <X> T_11_23.lc_trk_g1_4
 (21 6)  (603 374)  (603 374)  routing T_11_23.lft_op_7 <X> T_11_23.lc_trk_g1_7
 (22 6)  (604 374)  (604 374)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (606 374)  (606 374)  routing T_11_23.lft_op_7 <X> T_11_23.lc_trk_g1_7
 (27 6)  (609 374)  (609 374)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 374)  (611 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (612 374)  (612 374)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (613 374)  (613 374)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (614 374)  (614 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (618 374)  (618 374)  LC_3 Logic Functioning bit
 (37 6)  (619 374)  (619 374)  LC_3 Logic Functioning bit
 (38 6)  (620 374)  (620 374)  LC_3 Logic Functioning bit
 (39 6)  (621 374)  (621 374)  LC_3 Logic Functioning bit
 (41 6)  (623 374)  (623 374)  LC_3 Logic Functioning bit
 (42 6)  (624 374)  (624 374)  LC_3 Logic Functioning bit
 (43 6)  (625 374)  (625 374)  LC_3 Logic Functioning bit
 (15 7)  (597 375)  (597 375)  routing T_11_23.lft_op_4 <X> T_11_23.lc_trk_g1_4
 (17 7)  (599 375)  (599 375)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (609 375)  (609 375)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (610 375)  (610 375)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (611 375)  (611 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (612 375)  (612 375)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (613 375)  (613 375)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (614 375)  (614 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (615 375)  (615 375)  routing T_11_23.lc_trk_g2_1 <X> T_11_23.input_2_3
 (36 7)  (618 375)  (618 375)  LC_3 Logic Functioning bit
 (37 7)  (619 375)  (619 375)  LC_3 Logic Functioning bit
 (38 7)  (620 375)  (620 375)  LC_3 Logic Functioning bit
 (39 7)  (621 375)  (621 375)  LC_3 Logic Functioning bit
 (40 7)  (622 375)  (622 375)  LC_3 Logic Functioning bit
 (41 7)  (623 375)  (623 375)  LC_3 Logic Functioning bit
 (42 7)  (624 375)  (624 375)  LC_3 Logic Functioning bit
 (43 7)  (625 375)  (625 375)  LC_3 Logic Functioning bit
 (15 8)  (597 376)  (597 376)  routing T_11_23.tnl_op_1 <X> T_11_23.lc_trk_g2_1
 (17 8)  (599 376)  (599 376)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (600 377)  (600 377)  routing T_11_23.tnl_op_1 <X> T_11_23.lc_trk_g2_1
 (14 13)  (596 381)  (596 381)  routing T_11_23.tnl_op_0 <X> T_11_23.lc_trk_g3_0
 (15 13)  (597 381)  (597 381)  routing T_11_23.tnl_op_0 <X> T_11_23.lc_trk_g3_0
 (17 13)  (599 381)  (599 381)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (8 14)  (590 382)  (590 382)  routing T_11_23.sp4_v_t_41 <X> T_11_23.sp4_h_l_47
 (9 14)  (591 382)  (591 382)  routing T_11_23.sp4_v_t_41 <X> T_11_23.sp4_h_l_47
 (10 14)  (592 382)  (592 382)  routing T_11_23.sp4_v_t_41 <X> T_11_23.sp4_h_l_47


LogicTile_13_23

 (4 14)  (698 382)  (698 382)  routing T_13_23.sp4_v_b_9 <X> T_13_23.sp4_v_t_44


IpCon_Tile_0_22

 (36 0)  (36 352)  (36 352)  LC_0 Logic Functioning bit
 (37 0)  (37 352)  (37 352)  LC_0 Logic Functioning bit
 (42 0)  (42 352)  (42 352)  LC_0 Logic Functioning bit
 (43 0)  (43 352)  (43 352)  LC_0 Logic Functioning bit
 (50 0)  (50 352)  (50 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 353)  (36 353)  LC_0 Logic Functioning bit
 (37 1)  (37 353)  (37 353)  LC_0 Logic Functioning bit
 (42 1)  (42 353)  (42 353)  LC_0 Logic Functioning bit
 (43 1)  (43 353)  (43 353)  LC_0 Logic Functioning bit
 (36 2)  (36 354)  (36 354)  LC_1 Logic Functioning bit
 (37 2)  (37 354)  (37 354)  LC_1 Logic Functioning bit
 (42 2)  (42 354)  (42 354)  LC_1 Logic Functioning bit
 (43 2)  (43 354)  (43 354)  LC_1 Logic Functioning bit
 (50 2)  (50 354)  (50 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 355)  (36 355)  LC_1 Logic Functioning bit
 (37 3)  (37 355)  (37 355)  LC_1 Logic Functioning bit
 (42 3)  (42 355)  (42 355)  LC_1 Logic Functioning bit
 (43 3)  (43 355)  (43 355)  LC_1 Logic Functioning bit
 (36 4)  (36 356)  (36 356)  LC_2 Logic Functioning bit
 (37 4)  (37 356)  (37 356)  LC_2 Logic Functioning bit
 (42 4)  (42 356)  (42 356)  LC_2 Logic Functioning bit
 (43 4)  (43 356)  (43 356)  LC_2 Logic Functioning bit
 (50 4)  (50 356)  (50 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 357)  (36 357)  LC_2 Logic Functioning bit
 (37 5)  (37 357)  (37 357)  LC_2 Logic Functioning bit
 (42 5)  (42 357)  (42 357)  LC_2 Logic Functioning bit
 (43 5)  (43 357)  (43 357)  LC_2 Logic Functioning bit
 (36 6)  (36 358)  (36 358)  LC_3 Logic Functioning bit
 (37 6)  (37 358)  (37 358)  LC_3 Logic Functioning bit
 (42 6)  (42 358)  (42 358)  LC_3 Logic Functioning bit
 (43 6)  (43 358)  (43 358)  LC_3 Logic Functioning bit
 (50 6)  (50 358)  (50 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 359)  (36 359)  LC_3 Logic Functioning bit
 (37 7)  (37 359)  (37 359)  LC_3 Logic Functioning bit
 (42 7)  (42 359)  (42 359)  LC_3 Logic Functioning bit
 (43 7)  (43 359)  (43 359)  LC_3 Logic Functioning bit
 (36 8)  (36 360)  (36 360)  LC_4 Logic Functioning bit
 (37 8)  (37 360)  (37 360)  LC_4 Logic Functioning bit
 (42 8)  (42 360)  (42 360)  LC_4 Logic Functioning bit
 (43 8)  (43 360)  (43 360)  LC_4 Logic Functioning bit
 (50 8)  (50 360)  (50 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 361)  (36 361)  LC_4 Logic Functioning bit
 (37 9)  (37 361)  (37 361)  LC_4 Logic Functioning bit
 (42 9)  (42 361)  (42 361)  LC_4 Logic Functioning bit
 (43 9)  (43 361)  (43 361)  LC_4 Logic Functioning bit
 (36 10)  (36 362)  (36 362)  LC_5 Logic Functioning bit
 (37 10)  (37 362)  (37 362)  LC_5 Logic Functioning bit
 (42 10)  (42 362)  (42 362)  LC_5 Logic Functioning bit
 (43 10)  (43 362)  (43 362)  LC_5 Logic Functioning bit
 (50 10)  (50 362)  (50 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 363)  (36 363)  LC_5 Logic Functioning bit
 (37 11)  (37 363)  (37 363)  LC_5 Logic Functioning bit
 (42 11)  (42 363)  (42 363)  LC_5 Logic Functioning bit
 (43 11)  (43 363)  (43 363)  LC_5 Logic Functioning bit
 (36 12)  (36 364)  (36 364)  LC_6 Logic Functioning bit
 (37 12)  (37 364)  (37 364)  LC_6 Logic Functioning bit
 (42 12)  (42 364)  (42 364)  LC_6 Logic Functioning bit
 (43 12)  (43 364)  (43 364)  LC_6 Logic Functioning bit
 (50 12)  (50 364)  (50 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 365)  (36 365)  LC_6 Logic Functioning bit
 (37 13)  (37 365)  (37 365)  LC_6 Logic Functioning bit
 (42 13)  (42 365)  (42 365)  LC_6 Logic Functioning bit
 (43 13)  (43 365)  (43 365)  LC_6 Logic Functioning bit
 (36 14)  (36 366)  (36 366)  LC_7 Logic Functioning bit
 (37 14)  (37 366)  (37 366)  LC_7 Logic Functioning bit
 (42 14)  (42 366)  (42 366)  LC_7 Logic Functioning bit
 (43 14)  (43 366)  (43 366)  LC_7 Logic Functioning bit
 (50 14)  (50 366)  (50 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 367)  (36 367)  LC_7 Logic Functioning bit
 (37 15)  (37 367)  (37 367)  LC_7 Logic Functioning bit
 (42 15)  (42 367)  (42 367)  LC_7 Logic Functioning bit
 (43 15)  (43 367)  (43 367)  LC_7 Logic Functioning bit


LogicTile_4_22

 (14 0)  (230 352)  (230 352)  routing T_4_22.sp4_h_l_5 <X> T_4_22.lc_trk_g0_0
 (15 0)  (231 352)  (231 352)  routing T_4_22.top_op_1 <X> T_4_22.lc_trk_g0_1
 (17 0)  (233 352)  (233 352)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (238 352)  (238 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (239 352)  (239 352)  routing T_4_22.sp4_h_r_3 <X> T_4_22.lc_trk_g0_3
 (24 0)  (240 352)  (240 352)  routing T_4_22.sp4_h_r_3 <X> T_4_22.lc_trk_g0_3
 (26 0)  (242 352)  (242 352)  routing T_4_22.lc_trk_g0_4 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (244 352)  (244 352)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 352)  (245 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 352)  (246 352)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (247 352)  (247 352)  routing T_4_22.lc_trk_g0_7 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 352)  (248 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (251 352)  (251 352)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.input_2_0
 (40 0)  (256 352)  (256 352)  LC_0 Logic Functioning bit
 (8 1)  (224 353)  (224 353)  routing T_4_22.sp4_h_r_1 <X> T_4_22.sp4_v_b_1
 (14 1)  (230 353)  (230 353)  routing T_4_22.sp4_h_l_5 <X> T_4_22.lc_trk_g0_0
 (15 1)  (231 353)  (231 353)  routing T_4_22.sp4_h_l_5 <X> T_4_22.lc_trk_g0_0
 (16 1)  (232 353)  (232 353)  routing T_4_22.sp4_h_l_5 <X> T_4_22.lc_trk_g0_0
 (17 1)  (233 353)  (233 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (234 353)  (234 353)  routing T_4_22.top_op_1 <X> T_4_22.lc_trk_g0_1
 (21 1)  (237 353)  (237 353)  routing T_4_22.sp4_h_r_3 <X> T_4_22.lc_trk_g0_3
 (29 1)  (245 353)  (245 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 353)  (247 353)  routing T_4_22.lc_trk_g0_7 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 353)  (248 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (249 353)  (249 353)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.input_2_0
 (34 1)  (250 353)  (250 353)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.input_2_0
 (35 1)  (251 353)  (251 353)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.input_2_0
 (14 2)  (230 354)  (230 354)  routing T_4_22.sp4_h_l_9 <X> T_4_22.lc_trk_g0_4
 (15 2)  (231 354)  (231 354)  routing T_4_22.sp12_h_r_5 <X> T_4_22.lc_trk_g0_5
 (17 2)  (233 354)  (233 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (234 354)  (234 354)  routing T_4_22.sp12_h_r_5 <X> T_4_22.lc_trk_g0_5
 (22 2)  (238 354)  (238 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (239 354)  (239 354)  routing T_4_22.sp4_h_r_7 <X> T_4_22.lc_trk_g0_7
 (24 2)  (240 354)  (240 354)  routing T_4_22.sp4_h_r_7 <X> T_4_22.lc_trk_g0_7
 (8 3)  (224 355)  (224 355)  routing T_4_22.sp4_h_r_1 <X> T_4_22.sp4_v_t_36
 (9 3)  (225 355)  (225 355)  routing T_4_22.sp4_h_r_1 <X> T_4_22.sp4_v_t_36
 (14 3)  (230 355)  (230 355)  routing T_4_22.sp4_h_l_9 <X> T_4_22.lc_trk_g0_4
 (15 3)  (231 355)  (231 355)  routing T_4_22.sp4_h_l_9 <X> T_4_22.lc_trk_g0_4
 (16 3)  (232 355)  (232 355)  routing T_4_22.sp4_h_l_9 <X> T_4_22.lc_trk_g0_4
 (17 3)  (233 355)  (233 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (234 355)  (234 355)  routing T_4_22.sp12_h_r_5 <X> T_4_22.lc_trk_g0_5
 (21 3)  (237 355)  (237 355)  routing T_4_22.sp4_h_r_7 <X> T_4_22.lc_trk_g0_7
 (22 3)  (238 355)  (238 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (240 355)  (240 355)  routing T_4_22.top_op_6 <X> T_4_22.lc_trk_g0_6
 (25 3)  (241 355)  (241 355)  routing T_4_22.top_op_6 <X> T_4_22.lc_trk_g0_6
 (14 4)  (230 356)  (230 356)  routing T_4_22.wire_logic_cluster/lc_0/out <X> T_4_22.lc_trk_g1_0
 (15 4)  (231 356)  (231 356)  routing T_4_22.sp4_h_r_1 <X> T_4_22.lc_trk_g1_1
 (16 4)  (232 356)  (232 356)  routing T_4_22.sp4_h_r_1 <X> T_4_22.lc_trk_g1_1
 (17 4)  (233 356)  (233 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (237 356)  (237 356)  routing T_4_22.sp4_h_r_11 <X> T_4_22.lc_trk_g1_3
 (22 4)  (238 356)  (238 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (239 356)  (239 356)  routing T_4_22.sp4_h_r_11 <X> T_4_22.lc_trk_g1_3
 (24 4)  (240 356)  (240 356)  routing T_4_22.sp4_h_r_11 <X> T_4_22.lc_trk_g1_3
 (25 4)  (241 356)  (241 356)  routing T_4_22.sp4_h_l_7 <X> T_4_22.lc_trk_g1_2
 (27 4)  (243 356)  (243 356)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 356)  (245 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 356)  (246 356)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 356)  (248 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (250 356)  (250 356)  routing T_4_22.lc_trk_g1_2 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (251 356)  (251 356)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.input_2_2
 (40 4)  (256 356)  (256 356)  LC_2 Logic Functioning bit
 (8 5)  (224 357)  (224 357)  routing T_4_22.sp4_h_r_4 <X> T_4_22.sp4_v_b_4
 (12 5)  (228 357)  (228 357)  routing T_4_22.sp4_h_r_5 <X> T_4_22.sp4_v_b_5
 (17 5)  (233 357)  (233 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (234 357)  (234 357)  routing T_4_22.sp4_h_r_1 <X> T_4_22.lc_trk_g1_1
 (22 5)  (238 357)  (238 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (239 357)  (239 357)  routing T_4_22.sp4_h_l_7 <X> T_4_22.lc_trk_g1_2
 (24 5)  (240 357)  (240 357)  routing T_4_22.sp4_h_l_7 <X> T_4_22.lc_trk_g1_2
 (25 5)  (241 357)  (241 357)  routing T_4_22.sp4_h_l_7 <X> T_4_22.lc_trk_g1_2
 (29 5)  (245 357)  (245 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 357)  (246 357)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (247 357)  (247 357)  routing T_4_22.lc_trk_g1_2 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (248 357)  (248 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (250 357)  (250 357)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.input_2_2
 (35 5)  (251 357)  (251 357)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.input_2_2
 (4 6)  (220 358)  (220 358)  routing T_4_22.sp4_h_r_3 <X> T_4_22.sp4_v_t_38
 (11 6)  (227 358)  (227 358)  routing T_4_22.sp4_h_r_11 <X> T_4_22.sp4_v_t_40
 (13 6)  (229 358)  (229 358)  routing T_4_22.sp4_h_r_11 <X> T_4_22.sp4_v_t_40
 (15 6)  (231 358)  (231 358)  routing T_4_22.sp4_h_r_5 <X> T_4_22.lc_trk_g1_5
 (16 6)  (232 358)  (232 358)  routing T_4_22.sp4_h_r_5 <X> T_4_22.lc_trk_g1_5
 (17 6)  (233 358)  (233 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (237 358)  (237 358)  routing T_4_22.sp4_h_l_2 <X> T_4_22.lc_trk_g1_7
 (22 6)  (238 358)  (238 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (239 358)  (239 358)  routing T_4_22.sp4_h_l_2 <X> T_4_22.lc_trk_g1_7
 (24 6)  (240 358)  (240 358)  routing T_4_22.sp4_h_l_2 <X> T_4_22.lc_trk_g1_7
 (25 6)  (241 358)  (241 358)  routing T_4_22.sp4_h_l_11 <X> T_4_22.lc_trk_g1_6
 (29 6)  (245 358)  (245 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 358)  (246 358)  routing T_4_22.lc_trk_g0_6 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (247 358)  (247 358)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 358)  (248 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 358)  (249 358)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 358)  (252 358)  LC_3 Logic Functioning bit
 (50 6)  (266 358)  (266 358)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (267 358)  (267 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (5 7)  (221 359)  (221 359)  routing T_4_22.sp4_h_r_3 <X> T_4_22.sp4_v_t_38
 (8 7)  (224 359)  (224 359)  routing T_4_22.sp4_h_r_4 <X> T_4_22.sp4_v_t_41
 (9 7)  (225 359)  (225 359)  routing T_4_22.sp4_h_r_4 <X> T_4_22.sp4_v_t_41
 (12 7)  (228 359)  (228 359)  routing T_4_22.sp4_h_r_11 <X> T_4_22.sp4_v_t_40
 (14 7)  (230 359)  (230 359)  routing T_4_22.sp4_h_r_4 <X> T_4_22.lc_trk_g1_4
 (15 7)  (231 359)  (231 359)  routing T_4_22.sp4_h_r_4 <X> T_4_22.lc_trk_g1_4
 (16 7)  (232 359)  (232 359)  routing T_4_22.sp4_h_r_4 <X> T_4_22.lc_trk_g1_4
 (17 7)  (233 359)  (233 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (234 359)  (234 359)  routing T_4_22.sp4_h_r_5 <X> T_4_22.lc_trk_g1_5
 (22 7)  (238 359)  (238 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (239 359)  (239 359)  routing T_4_22.sp4_h_l_11 <X> T_4_22.lc_trk_g1_6
 (24 7)  (240 359)  (240 359)  routing T_4_22.sp4_h_l_11 <X> T_4_22.lc_trk_g1_6
 (25 7)  (241 359)  (241 359)  routing T_4_22.sp4_h_l_11 <X> T_4_22.lc_trk_g1_6
 (27 7)  (243 359)  (243 359)  routing T_4_22.lc_trk_g1_0 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 359)  (245 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (246 359)  (246 359)  routing T_4_22.lc_trk_g0_6 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (247 359)  (247 359)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (51 7)  (267 359)  (267 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (3 8)  (219 360)  (219 360)  routing T_4_22.sp12_h_r_1 <X> T_4_22.sp12_v_b_1
 (11 8)  (227 360)  (227 360)  routing T_4_22.sp4_h_r_3 <X> T_4_22.sp4_v_b_8
 (26 8)  (242 360)  (242 360)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (31 8)  (247 360)  (247 360)  routing T_4_22.lc_trk_g0_5 <X> T_4_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 360)  (248 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (253 360)  (253 360)  LC_4 Logic Functioning bit
 (42 8)  (258 360)  (258 360)  LC_4 Logic Functioning bit
 (43 8)  (259 360)  (259 360)  LC_4 Logic Functioning bit
 (50 8)  (266 360)  (266 360)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (268 360)  (268 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (3 9)  (219 361)  (219 361)  routing T_4_22.sp12_h_r_1 <X> T_4_22.sp12_v_b_1
 (8 9)  (224 361)  (224 361)  routing T_4_22.sp4_h_r_7 <X> T_4_22.sp4_v_b_7
 (27 9)  (243 361)  (243 361)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 361)  (245 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (252 361)  (252 361)  LC_4 Logic Functioning bit
 (42 9)  (258 361)  (258 361)  LC_4 Logic Functioning bit
 (43 9)  (259 361)  (259 361)  LC_4 Logic Functioning bit
 (53 9)  (269 361)  (269 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (231 362)  (231 362)  routing T_4_22.sp4_h_l_16 <X> T_4_22.lc_trk_g2_5
 (16 10)  (232 362)  (232 362)  routing T_4_22.sp4_h_l_16 <X> T_4_22.lc_trk_g2_5
 (17 10)  (233 362)  (233 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (241 362)  (241 362)  routing T_4_22.wire_logic_cluster/lc_6/out <X> T_4_22.lc_trk_g2_6
 (27 10)  (243 362)  (243 362)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 362)  (245 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 362)  (248 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 362)  (250 362)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (251 362)  (251 362)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.input_2_5
 (40 10)  (256 362)  (256 362)  LC_5 Logic Functioning bit
 (51 10)  (267 362)  (267 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (268 362)  (268 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (224 363)  (224 363)  routing T_4_22.sp4_h_r_7 <X> T_4_22.sp4_v_t_42
 (9 11)  (225 363)  (225 363)  routing T_4_22.sp4_h_r_7 <X> T_4_22.sp4_v_t_42
 (18 11)  (234 363)  (234 363)  routing T_4_22.sp4_h_l_16 <X> T_4_22.lc_trk_g2_5
 (22 11)  (238 363)  (238 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (242 363)  (242 363)  routing T_4_22.lc_trk_g0_3 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 363)  (245 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 363)  (247 363)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (248 363)  (248 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (250 363)  (250 363)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.input_2_5
 (13 12)  (229 364)  (229 364)  routing T_4_22.sp4_v_t_46 <X> T_4_22.sp4_v_b_11
 (26 12)  (242 364)  (242 364)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (37 12)  (253 364)  (253 364)  LC_6 Logic Functioning bit
 (42 12)  (258 364)  (258 364)  LC_6 Logic Functioning bit
 (50 12)  (266 364)  (266 364)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (243 365)  (243 365)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 365)  (244 365)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 365)  (245 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (252 365)  (252 365)  LC_6 Logic Functioning bit
 (43 13)  (259 365)  (259 365)  LC_6 Logic Functioning bit
 (17 14)  (233 366)  (233 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (238 366)  (238 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (243 366)  (243 366)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 366)  (244 366)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 366)  (245 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 366)  (246 366)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 366)  (247 366)  routing T_4_22.lc_trk_g0_4 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 366)  (248 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (252 366)  (252 366)  LC_7 Logic Functioning bit
 (37 14)  (253 366)  (253 366)  LC_7 Logic Functioning bit
 (38 14)  (254 366)  (254 366)  LC_7 Logic Functioning bit
 (40 14)  (256 366)  (256 366)  LC_7 Logic Functioning bit
 (41 14)  (257 366)  (257 366)  LC_7 Logic Functioning bit
 (42 14)  (258 366)  (258 366)  LC_7 Logic Functioning bit
 (43 14)  (259 366)  (259 366)  LC_7 Logic Functioning bit
 (50 14)  (266 366)  (266 366)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (267 366)  (267 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (29 15)  (245 367)  (245 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 367)  (246 367)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (37 15)  (253 367)  (253 367)  LC_7 Logic Functioning bit
 (39 15)  (255 367)  (255 367)  LC_7 Logic Functioning bit
 (40 15)  (256 367)  (256 367)  LC_7 Logic Functioning bit
 (42 15)  (258 367)  (258 367)  LC_7 Logic Functioning bit


LogicTile_5_22

 (22 1)  (292 353)  (292 353)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (294 353)  (294 353)  routing T_5_22.bot_op_2 <X> T_5_22.lc_trk_g0_2
 (0 2)  (270 354)  (270 354)  routing T_5_22.glb_netwk_7 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (1 2)  (271 354)  (271 354)  routing T_5_22.glb_netwk_7 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (2 2)  (272 354)  (272 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (281 354)  (281 354)  routing T_5_22.sp4_v_b_6 <X> T_5_22.sp4_v_t_39
 (13 2)  (283 354)  (283 354)  routing T_5_22.sp4_v_b_6 <X> T_5_22.sp4_v_t_39
 (15 2)  (285 354)  (285 354)  routing T_5_22.top_op_5 <X> T_5_22.lc_trk_g0_5
 (17 2)  (287 354)  (287 354)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (270 355)  (270 355)  routing T_5_22.glb_netwk_7 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (18 3)  (288 355)  (288 355)  routing T_5_22.top_op_5 <X> T_5_22.lc_trk_g0_5
 (22 4)  (292 356)  (292 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (294 356)  (294 356)  routing T_5_22.top_op_3 <X> T_5_22.lc_trk_g1_3
 (21 5)  (291 357)  (291 357)  routing T_5_22.top_op_3 <X> T_5_22.lc_trk_g1_3
 (14 6)  (284 358)  (284 358)  routing T_5_22.wire_logic_cluster/lc_4/out <X> T_5_22.lc_trk_g1_4
 (21 6)  (291 358)  (291 358)  routing T_5_22.wire_logic_cluster/lc_7/out <X> T_5_22.lc_trk_g1_7
 (22 6)  (292 358)  (292 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (296 358)  (296 358)  routing T_5_22.lc_trk_g0_5 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (297 358)  (297 358)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (298 358)  (298 358)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 358)  (299 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (302 358)  (302 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 358)  (303 358)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (304 358)  (304 358)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (305 358)  (305 358)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.input_2_3
 (36 6)  (306 358)  (306 358)  LC_3 Logic Functioning bit
 (38 6)  (308 358)  (308 358)  LC_3 Logic Functioning bit
 (41 6)  (311 358)  (311 358)  LC_3 Logic Functioning bit
 (43 6)  (313 358)  (313 358)  LC_3 Logic Functioning bit
 (45 6)  (315 358)  (315 358)  LC_3 Logic Functioning bit
 (17 7)  (287 359)  (287 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (299 359)  (299 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (300 359)  (300 359)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (302 359)  (302 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (303 359)  (303 359)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.input_2_3
 (34 7)  (304 359)  (304 359)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.input_2_3
 (35 7)  (305 359)  (305 359)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.input_2_3
 (37 7)  (307 359)  (307 359)  LC_3 Logic Functioning bit
 (38 7)  (308 359)  (308 359)  LC_3 Logic Functioning bit
 (39 7)  (309 359)  (309 359)  LC_3 Logic Functioning bit
 (40 7)  (310 359)  (310 359)  LC_3 Logic Functioning bit
 (41 7)  (311 359)  (311 359)  LC_3 Logic Functioning bit
 (42 7)  (312 359)  (312 359)  LC_3 Logic Functioning bit
 (43 7)  (313 359)  (313 359)  LC_3 Logic Functioning bit
 (44 7)  (314 359)  (314 359)  LC_3 Logic Functioning bit
 (45 7)  (315 359)  (315 359)  LC_3 Logic Functioning bit
 (53 7)  (323 359)  (323 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (297 360)  (297 360)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 360)  (299 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 360)  (300 360)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 360)  (301 360)  routing T_5_22.lc_trk_g0_5 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 360)  (302 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (306 360)  (306 360)  LC_4 Logic Functioning bit
 (38 8)  (308 360)  (308 360)  LC_4 Logic Functioning bit
 (41 8)  (311 360)  (311 360)  LC_4 Logic Functioning bit
 (43 8)  (313 360)  (313 360)  LC_4 Logic Functioning bit
 (45 8)  (315 360)  (315 360)  LC_4 Logic Functioning bit
 (46 8)  (316 360)  (316 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (321 360)  (321 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (296 361)  (296 361)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (297 361)  (297 361)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 361)  (299 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (302 361)  (302 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (303 361)  (303 361)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_4
 (34 9)  (304 361)  (304 361)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_4
 (35 9)  (305 361)  (305 361)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_4
 (37 9)  (307 361)  (307 361)  LC_4 Logic Functioning bit
 (39 9)  (309 361)  (309 361)  LC_4 Logic Functioning bit
 (40 9)  (310 361)  (310 361)  LC_4 Logic Functioning bit
 (41 9)  (311 361)  (311 361)  LC_4 Logic Functioning bit
 (42 9)  (312 361)  (312 361)  LC_4 Logic Functioning bit
 (45 9)  (315 361)  (315 361)  LC_4 Logic Functioning bit
 (48 9)  (318 361)  (318 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 10)  (286 362)  (286 362)  routing T_5_22.sp4_v_b_37 <X> T_5_22.lc_trk_g2_5
 (17 10)  (287 362)  (287 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (288 362)  (288 362)  routing T_5_22.sp4_v_b_37 <X> T_5_22.lc_trk_g2_5
 (18 11)  (288 363)  (288 363)  routing T_5_22.sp4_v_b_37 <X> T_5_22.lc_trk_g2_5
 (14 12)  (284 364)  (284 364)  routing T_5_22.sp4_h_l_21 <X> T_5_22.lc_trk_g3_0
 (16 12)  (286 364)  (286 364)  routing T_5_22.sp12_v_t_6 <X> T_5_22.lc_trk_g3_1
 (17 12)  (287 364)  (287 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 12)  (291 364)  (291 364)  routing T_5_22.wire_logic_cluster/lc_3/out <X> T_5_22.lc_trk_g3_3
 (22 12)  (292 364)  (292 364)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (9 13)  (279 365)  (279 365)  routing T_5_22.sp4_v_t_39 <X> T_5_22.sp4_v_b_10
 (10 13)  (280 365)  (280 365)  routing T_5_22.sp4_v_t_39 <X> T_5_22.sp4_v_b_10
 (15 13)  (285 365)  (285 365)  routing T_5_22.sp4_h_l_21 <X> T_5_22.lc_trk_g3_0
 (16 13)  (286 365)  (286 365)  routing T_5_22.sp4_h_l_21 <X> T_5_22.lc_trk_g3_0
 (17 13)  (287 365)  (287 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (1 14)  (271 366)  (271 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (29 14)  (299 366)  (299 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (301 366)  (301 366)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 366)  (302 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (304 366)  (304 366)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 366)  (305 366)  routing T_5_22.lc_trk_g2_5 <X> T_5_22.input_2_7
 (36 14)  (306 366)  (306 366)  LC_7 Logic Functioning bit
 (37 14)  (307 366)  (307 366)  LC_7 Logic Functioning bit
 (39 14)  (309 366)  (309 366)  LC_7 Logic Functioning bit
 (43 14)  (313 366)  (313 366)  LC_7 Logic Functioning bit
 (45 14)  (315 366)  (315 366)  LC_7 Logic Functioning bit
 (22 15)  (292 367)  (292 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (297 367)  (297 367)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 367)  (298 367)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 367)  (299 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 367)  (300 367)  routing T_5_22.lc_trk_g0_2 <X> T_5_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (301 367)  (301 367)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 367)  (302 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (303 367)  (303 367)  routing T_5_22.lc_trk_g2_5 <X> T_5_22.input_2_7
 (37 15)  (307 367)  (307 367)  LC_7 Logic Functioning bit
 (39 15)  (309 367)  (309 367)  LC_7 Logic Functioning bit
 (42 15)  (312 367)  (312 367)  LC_7 Logic Functioning bit
 (45 15)  (315 367)  (315 367)  LC_7 Logic Functioning bit


RAM_Tile_6_22

 (11 7)  (335 359)  (335 359)  routing T_6_22.sp4_h_r_5 <X> T_6_22.sp4_h_l_40


LogicTile_7_22

 (21 0)  (387 352)  (387 352)  routing T_7_22.sp12_h_r_3 <X> T_7_22.lc_trk_g0_3
 (22 0)  (388 352)  (388 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (390 352)  (390 352)  routing T_7_22.sp12_h_r_3 <X> T_7_22.lc_trk_g0_3
 (26 0)  (392 352)  (392 352)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (393 352)  (393 352)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 352)  (395 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 352)  (398 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 352)  (399 352)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (400 352)  (400 352)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (401 352)  (401 352)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.input_2_0
 (36 0)  (402 352)  (402 352)  LC_0 Logic Functioning bit
 (37 0)  (403 352)  (403 352)  LC_0 Logic Functioning bit
 (38 0)  (404 352)  (404 352)  LC_0 Logic Functioning bit
 (45 0)  (411 352)  (411 352)  LC_0 Logic Functioning bit
 (46 0)  (412 352)  (412 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (387 353)  (387 353)  routing T_7_22.sp12_h_r_3 <X> T_7_22.lc_trk_g0_3
 (22 1)  (388 353)  (388 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (389 353)  (389 353)  routing T_7_22.sp4_v_b_18 <X> T_7_22.lc_trk_g0_2
 (24 1)  (390 353)  (390 353)  routing T_7_22.sp4_v_b_18 <X> T_7_22.lc_trk_g0_2
 (26 1)  (392 353)  (392 353)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (393 353)  (393 353)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (394 353)  (394 353)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 353)  (395 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (397 353)  (397 353)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 353)  (398 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (399 353)  (399 353)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.input_2_0
 (36 1)  (402 353)  (402 353)  LC_0 Logic Functioning bit
 (37 1)  (403 353)  (403 353)  LC_0 Logic Functioning bit
 (48 1)  (414 353)  (414 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (417 353)  (417 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (366 354)  (366 354)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (1 2)  (367 354)  (367 354)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (2 2)  (368 354)  (368 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (383 354)  (383 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (391 354)  (391 354)  routing T_7_22.sp4_h_r_14 <X> T_7_22.lc_trk_g0_6
 (28 2)  (394 354)  (394 354)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 354)  (395 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 354)  (396 354)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (397 354)  (397 354)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 354)  (398 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 354)  (399 354)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (400 354)  (400 354)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 354)  (402 354)  LC_1 Logic Functioning bit
 (38 2)  (404 354)  (404 354)  LC_1 Logic Functioning bit
 (41 2)  (407 354)  (407 354)  LC_1 Logic Functioning bit
 (43 2)  (409 354)  (409 354)  LC_1 Logic Functioning bit
 (45 2)  (411 354)  (411 354)  LC_1 Logic Functioning bit
 (47 2)  (413 354)  (413 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (419 354)  (419 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (366 355)  (366 355)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (11 3)  (377 355)  (377 355)  routing T_7_22.sp4_h_r_6 <X> T_7_22.sp4_h_l_39
 (13 3)  (379 355)  (379 355)  routing T_7_22.sp4_h_r_6 <X> T_7_22.sp4_h_l_39
 (18 3)  (384 355)  (384 355)  routing T_7_22.sp4_r_v_b_29 <X> T_7_22.lc_trk_g0_5
 (22 3)  (388 355)  (388 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (389 355)  (389 355)  routing T_7_22.sp4_h_r_14 <X> T_7_22.lc_trk_g0_6
 (24 3)  (390 355)  (390 355)  routing T_7_22.sp4_h_r_14 <X> T_7_22.lc_trk_g0_6
 (26 3)  (392 355)  (392 355)  routing T_7_22.lc_trk_g1_2 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (393 355)  (393 355)  routing T_7_22.lc_trk_g1_2 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 355)  (395 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (397 355)  (397 355)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (398 355)  (398 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (400 355)  (400 355)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.input_2_1
 (37 3)  (403 355)  (403 355)  LC_1 Logic Functioning bit
 (53 3)  (419 355)  (419 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (367 356)  (367 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (387 356)  (387 356)  routing T_7_22.bnr_op_3 <X> T_7_22.lc_trk_g1_3
 (22 4)  (388 356)  (388 356)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (391 356)  (391 356)  routing T_7_22.bnr_op_2 <X> T_7_22.lc_trk_g1_2
 (26 4)  (392 356)  (392 356)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (395 356)  (395 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 356)  (396 356)  routing T_7_22.lc_trk_g0_5 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 356)  (398 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (402 356)  (402 356)  LC_2 Logic Functioning bit
 (38 4)  (404 356)  (404 356)  LC_2 Logic Functioning bit
 (45 4)  (411 356)  (411 356)  LC_2 Logic Functioning bit
 (1 5)  (367 357)  (367 357)  routing T_7_22.lc_trk_g0_2 <X> T_7_22.wire_logic_cluster/lc_7/cen
 (15 5)  (381 357)  (381 357)  routing T_7_22.bot_op_0 <X> T_7_22.lc_trk_g1_0
 (17 5)  (383 357)  (383 357)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (387 357)  (387 357)  routing T_7_22.bnr_op_3 <X> T_7_22.lc_trk_g1_3
 (22 5)  (388 357)  (388 357)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (391 357)  (391 357)  routing T_7_22.bnr_op_2 <X> T_7_22.lc_trk_g1_2
 (26 5)  (392 357)  (392 357)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (394 357)  (394 357)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 357)  (395 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (397 357)  (397 357)  routing T_7_22.lc_trk_g0_3 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (402 357)  (402 357)  LC_2 Logic Functioning bit
 (37 5)  (403 357)  (403 357)  LC_2 Logic Functioning bit
 (38 5)  (404 357)  (404 357)  LC_2 Logic Functioning bit
 (39 5)  (405 357)  (405 357)  LC_2 Logic Functioning bit
 (47 5)  (413 357)  (413 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (378 358)  (378 358)  routing T_7_22.sp4_v_t_46 <X> T_7_22.sp4_h_l_40
 (21 6)  (387 358)  (387 358)  routing T_7_22.sp4_h_l_10 <X> T_7_22.lc_trk_g1_7
 (22 6)  (388 358)  (388 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (389 358)  (389 358)  routing T_7_22.sp4_h_l_10 <X> T_7_22.lc_trk_g1_7
 (24 6)  (390 358)  (390 358)  routing T_7_22.sp4_h_l_10 <X> T_7_22.lc_trk_g1_7
 (26 6)  (392 358)  (392 358)  routing T_7_22.lc_trk_g0_5 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (394 358)  (394 358)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 358)  (395 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 358)  (396 358)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (398 358)  (398 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 358)  (399 358)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 358)  (400 358)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 358)  (402 358)  LC_3 Logic Functioning bit
 (38 6)  (404 358)  (404 358)  LC_3 Logic Functioning bit
 (45 6)  (411 358)  (411 358)  LC_3 Logic Functioning bit
 (11 7)  (377 359)  (377 359)  routing T_7_22.sp4_v_t_46 <X> T_7_22.sp4_h_l_40
 (13 7)  (379 359)  (379 359)  routing T_7_22.sp4_v_t_46 <X> T_7_22.sp4_h_l_40
 (21 7)  (387 359)  (387 359)  routing T_7_22.sp4_h_l_10 <X> T_7_22.lc_trk_g1_7
 (29 7)  (395 359)  (395 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 359)  (396 359)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (397 359)  (397 359)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (402 359)  (402 359)  LC_3 Logic Functioning bit
 (37 7)  (403 359)  (403 359)  LC_3 Logic Functioning bit
 (38 7)  (404 359)  (404 359)  LC_3 Logic Functioning bit
 (39 7)  (405 359)  (405 359)  LC_3 Logic Functioning bit
 (47 7)  (413 359)  (413 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (370 360)  (370 360)  routing T_7_22.sp4_h_l_37 <X> T_7_22.sp4_v_b_6
 (6 8)  (372 360)  (372 360)  routing T_7_22.sp4_h_l_37 <X> T_7_22.sp4_v_b_6
 (26 8)  (392 360)  (392 360)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (393 360)  (393 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 360)  (394 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 360)  (395 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 360)  (396 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (398 360)  (398 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (400 360)  (400 360)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (401 360)  (401 360)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.input_2_4
 (36 8)  (402 360)  (402 360)  LC_4 Logic Functioning bit
 (43 8)  (409 360)  (409 360)  LC_4 Logic Functioning bit
 (45 8)  (411 360)  (411 360)  LC_4 Logic Functioning bit
 (4 9)  (370 361)  (370 361)  routing T_7_22.sp4_v_t_36 <X> T_7_22.sp4_h_r_6
 (5 9)  (371 361)  (371 361)  routing T_7_22.sp4_h_l_37 <X> T_7_22.sp4_v_b_6
 (9 9)  (375 361)  (375 361)  routing T_7_22.sp4_v_t_46 <X> T_7_22.sp4_v_b_7
 (10 9)  (376 361)  (376 361)  routing T_7_22.sp4_v_t_46 <X> T_7_22.sp4_v_b_7
 (26 9)  (392 361)  (392 361)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (393 361)  (393 361)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (394 361)  (394 361)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 361)  (395 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (398 361)  (398 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (400 361)  (400 361)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.input_2_4
 (35 9)  (401 361)  (401 361)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.input_2_4
 (36 9)  (402 361)  (402 361)  LC_4 Logic Functioning bit
 (37 9)  (403 361)  (403 361)  LC_4 Logic Functioning bit
 (43 9)  (409 361)  (409 361)  LC_4 Logic Functioning bit
 (44 9)  (410 361)  (410 361)  LC_4 Logic Functioning bit
 (47 9)  (413 361)  (413 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (417 361)  (417 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (374 362)  (374 362)  routing T_7_22.sp4_v_t_42 <X> T_7_22.sp4_h_l_42
 (9 10)  (375 362)  (375 362)  routing T_7_22.sp4_v_t_42 <X> T_7_22.sp4_h_l_42
 (15 10)  (381 362)  (381 362)  routing T_7_22.sp4_v_t_32 <X> T_7_22.lc_trk_g2_5
 (16 10)  (382 362)  (382 362)  routing T_7_22.sp4_v_t_32 <X> T_7_22.lc_trk_g2_5
 (17 10)  (383 362)  (383 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (28 10)  (394 362)  (394 362)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 362)  (395 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 362)  (396 362)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (397 362)  (397 362)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 362)  (398 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 362)  (399 362)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (400 362)  (400 362)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (401 362)  (401 362)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.input_2_5
 (36 10)  (402 362)  (402 362)  LC_5 Logic Functioning bit
 (43 10)  (409 362)  (409 362)  LC_5 Logic Functioning bit
 (45 10)  (411 362)  (411 362)  LC_5 Logic Functioning bit
 (13 11)  (379 363)  (379 363)  routing T_7_22.sp4_v_b_3 <X> T_7_22.sp4_h_l_45
 (15 11)  (381 363)  (381 363)  routing T_7_22.tnr_op_4 <X> T_7_22.lc_trk_g2_4
 (17 11)  (383 363)  (383 363)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (388 363)  (388 363)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (390 363)  (390 363)  routing T_7_22.tnr_op_6 <X> T_7_22.lc_trk_g2_6
 (27 11)  (393 363)  (393 363)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 363)  (395 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (397 363)  (397 363)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (398 363)  (398 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (399 363)  (399 363)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.input_2_5
 (36 11)  (402 363)  (402 363)  LC_5 Logic Functioning bit
 (37 11)  (403 363)  (403 363)  LC_5 Logic Functioning bit
 (43 11)  (409 363)  (409 363)  LC_5 Logic Functioning bit
 (47 11)  (413 363)  (413 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (21 12)  (387 364)  (387 364)  routing T_7_22.sp4_h_r_43 <X> T_7_22.lc_trk_g3_3
 (22 12)  (388 364)  (388 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (389 364)  (389 364)  routing T_7_22.sp4_h_r_43 <X> T_7_22.lc_trk_g3_3
 (24 12)  (390 364)  (390 364)  routing T_7_22.sp4_h_r_43 <X> T_7_22.lc_trk_g3_3
 (26 12)  (392 364)  (392 364)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (393 364)  (393 364)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 364)  (395 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (397 364)  (397 364)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 364)  (398 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 364)  (399 364)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 364)  (400 364)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 364)  (402 364)  LC_6 Logic Functioning bit
 (37 12)  (403 364)  (403 364)  LC_6 Logic Functioning bit
 (43 12)  (409 364)  (409 364)  LC_6 Logic Functioning bit
 (45 12)  (411 364)  (411 364)  LC_6 Logic Functioning bit
 (21 13)  (387 365)  (387 365)  routing T_7_22.sp4_h_r_43 <X> T_7_22.lc_trk_g3_3
 (22 13)  (388 365)  (388 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (389 365)  (389 365)  routing T_7_22.sp4_v_b_42 <X> T_7_22.lc_trk_g3_2
 (24 13)  (390 365)  (390 365)  routing T_7_22.sp4_v_b_42 <X> T_7_22.lc_trk_g3_2
 (26 13)  (392 365)  (392 365)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (393 365)  (393 365)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 365)  (394 365)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 365)  (395 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (398 365)  (398 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (400 365)  (400 365)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.input_2_6
 (35 13)  (401 365)  (401 365)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.input_2_6
 (36 13)  (402 365)  (402 365)  LC_6 Logic Functioning bit
 (37 13)  (403 365)  (403 365)  LC_6 Logic Functioning bit
 (44 13)  (410 365)  (410 365)  LC_6 Logic Functioning bit
 (48 13)  (414 365)  (414 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (417 365)  (417 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (367 366)  (367 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (5 14)  (371 366)  (371 366)  routing T_7_22.sp4_v_t_44 <X> T_7_22.sp4_h_l_44
 (12 14)  (378 366)  (378 366)  routing T_7_22.sp4_v_t_40 <X> T_7_22.sp4_h_l_46
 (22 14)  (388 366)  (388 366)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (390 366)  (390 366)  routing T_7_22.tnr_op_7 <X> T_7_22.lc_trk_g3_7
 (26 14)  (392 366)  (392 366)  routing T_7_22.lc_trk_g0_5 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (394 366)  (394 366)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 366)  (395 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 366)  (396 366)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (397 366)  (397 366)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 366)  (398 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (402 366)  (402 366)  LC_7 Logic Functioning bit
 (38 14)  (404 366)  (404 366)  LC_7 Logic Functioning bit
 (45 14)  (411 366)  (411 366)  LC_7 Logic Functioning bit
 (47 14)  (413 366)  (413 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (6 15)  (372 367)  (372 367)  routing T_7_22.sp4_v_t_44 <X> T_7_22.sp4_h_l_44
 (11 15)  (377 367)  (377 367)  routing T_7_22.sp4_v_t_40 <X> T_7_22.sp4_h_l_46
 (13 15)  (379 367)  (379 367)  routing T_7_22.sp4_v_t_40 <X> T_7_22.sp4_h_l_46
 (15 15)  (381 367)  (381 367)  routing T_7_22.tnr_op_4 <X> T_7_22.lc_trk_g3_4
 (17 15)  (383 367)  (383 367)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (29 15)  (395 367)  (395 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 367)  (396 367)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (397 367)  (397 367)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (402 367)  (402 367)  LC_7 Logic Functioning bit
 (37 15)  (403 367)  (403 367)  LC_7 Logic Functioning bit
 (38 15)  (404 367)  (404 367)  LC_7 Logic Functioning bit
 (39 15)  (405 367)  (405 367)  LC_7 Logic Functioning bit
 (47 15)  (413 367)  (413 367)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_8_22

 (14 0)  (434 352)  (434 352)  routing T_8_22.sp4_h_r_8 <X> T_8_22.lc_trk_g0_0
 (22 0)  (442 352)  (442 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (444 352)  (444 352)  routing T_8_22.bot_op_3 <X> T_8_22.lc_trk_g0_3
 (26 0)  (446 352)  (446 352)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (449 352)  (449 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 352)  (450 352)  routing T_8_22.lc_trk_g0_5 <X> T_8_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (452 352)  (452 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 352)  (453 352)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.wire_logic_cluster/lc_0/in_3
 (15 1)  (435 353)  (435 353)  routing T_8_22.sp4_h_r_8 <X> T_8_22.lc_trk_g0_0
 (16 1)  (436 353)  (436 353)  routing T_8_22.sp4_h_r_8 <X> T_8_22.lc_trk_g0_0
 (17 1)  (437 353)  (437 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (442 353)  (442 353)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (444 353)  (444 353)  routing T_8_22.bot_op_2 <X> T_8_22.lc_trk_g0_2
 (28 1)  (448 353)  (448 353)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 353)  (449 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (451 353)  (451 353)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 353)  (452 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (454 353)  (454 353)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.input_2_0
 (35 1)  (455 353)  (455 353)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.input_2_0
 (37 1)  (457 353)  (457 353)  LC_0 Logic Functioning bit
 (4 2)  (424 354)  (424 354)  routing T_8_22.sp4_h_r_0 <X> T_8_22.sp4_v_t_37
 (15 2)  (435 354)  (435 354)  routing T_8_22.top_op_5 <X> T_8_22.lc_trk_g0_5
 (17 2)  (437 354)  (437 354)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (441 354)  (441 354)  routing T_8_22.sp4_v_b_7 <X> T_8_22.lc_trk_g0_7
 (22 2)  (442 354)  (442 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (443 354)  (443 354)  routing T_8_22.sp4_v_b_7 <X> T_8_22.lc_trk_g0_7
 (29 2)  (449 354)  (449 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 354)  (452 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 354)  (453 354)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (454 354)  (454 354)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (455 354)  (455 354)  routing T_8_22.lc_trk_g1_4 <X> T_8_22.input_2_1
 (40 2)  (460 354)  (460 354)  LC_1 Logic Functioning bit
 (5 3)  (425 355)  (425 355)  routing T_8_22.sp4_h_r_0 <X> T_8_22.sp4_v_t_37
 (6 3)  (426 355)  (426 355)  routing T_8_22.sp4_h_r_0 <X> T_8_22.sp4_h_l_37
 (9 3)  (429 355)  (429 355)  routing T_8_22.sp4_v_b_5 <X> T_8_22.sp4_v_t_36
 (10 3)  (430 355)  (430 355)  routing T_8_22.sp4_v_b_5 <X> T_8_22.sp4_v_t_36
 (14 3)  (434 355)  (434 355)  routing T_8_22.sp4_h_r_4 <X> T_8_22.lc_trk_g0_4
 (15 3)  (435 355)  (435 355)  routing T_8_22.sp4_h_r_4 <X> T_8_22.lc_trk_g0_4
 (16 3)  (436 355)  (436 355)  routing T_8_22.sp4_h_r_4 <X> T_8_22.lc_trk_g0_4
 (17 3)  (437 355)  (437 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (438 355)  (438 355)  routing T_8_22.top_op_5 <X> T_8_22.lc_trk_g0_5
 (26 3)  (446 355)  (446 355)  routing T_8_22.lc_trk_g1_2 <X> T_8_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (447 355)  (447 355)  routing T_8_22.lc_trk_g1_2 <X> T_8_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 355)  (449 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (451 355)  (451 355)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (452 355)  (452 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (454 355)  (454 355)  routing T_8_22.lc_trk_g1_4 <X> T_8_22.input_2_1
 (11 4)  (431 356)  (431 356)  routing T_8_22.sp4_h_r_0 <X> T_8_22.sp4_v_b_5
 (21 4)  (441 356)  (441 356)  routing T_8_22.wire_logic_cluster/lc_3/out <X> T_8_22.lc_trk_g1_3
 (22 4)  (442 356)  (442 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (445 356)  (445 356)  routing T_8_22.sp4_h_r_10 <X> T_8_22.lc_trk_g1_2
 (27 4)  (447 356)  (447 356)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 356)  (448 356)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 356)  (449 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 356)  (450 356)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (451 356)  (451 356)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 356)  (452 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 356)  (453 356)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (454 356)  (454 356)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (460 356)  (460 356)  LC_2 Logic Functioning bit
 (42 4)  (462 356)  (462 356)  LC_2 Logic Functioning bit
 (22 5)  (442 357)  (442 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (443 357)  (443 357)  routing T_8_22.sp4_h_r_10 <X> T_8_22.lc_trk_g1_2
 (24 5)  (444 357)  (444 357)  routing T_8_22.sp4_h_r_10 <X> T_8_22.lc_trk_g1_2
 (30 5)  (450 357)  (450 357)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_2/in_1
 (40 5)  (460 357)  (460 357)  LC_2 Logic Functioning bit
 (42 5)  (462 357)  (462 357)  LC_2 Logic Functioning bit
 (8 6)  (428 358)  (428 358)  routing T_8_22.sp4_v_t_47 <X> T_8_22.sp4_h_l_41
 (9 6)  (429 358)  (429 358)  routing T_8_22.sp4_v_t_47 <X> T_8_22.sp4_h_l_41
 (10 6)  (430 358)  (430 358)  routing T_8_22.sp4_v_t_47 <X> T_8_22.sp4_h_l_41
 (11 6)  (431 358)  (431 358)  routing T_8_22.sp4_h_l_37 <X> T_8_22.sp4_v_t_40
 (14 6)  (434 358)  (434 358)  routing T_8_22.sp4_h_l_1 <X> T_8_22.lc_trk_g1_4
 (26 6)  (446 358)  (446 358)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (448 358)  (448 358)  routing T_8_22.lc_trk_g2_2 <X> T_8_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 358)  (449 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 358)  (452 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (15 7)  (435 359)  (435 359)  routing T_8_22.sp4_h_l_1 <X> T_8_22.lc_trk_g1_4
 (16 7)  (436 359)  (436 359)  routing T_8_22.sp4_h_l_1 <X> T_8_22.lc_trk_g1_4
 (17 7)  (437 359)  (437 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (442 359)  (442 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (443 359)  (443 359)  routing T_8_22.sp4_h_r_6 <X> T_8_22.lc_trk_g1_6
 (24 7)  (444 359)  (444 359)  routing T_8_22.sp4_h_r_6 <X> T_8_22.lc_trk_g1_6
 (25 7)  (445 359)  (445 359)  routing T_8_22.sp4_h_r_6 <X> T_8_22.lc_trk_g1_6
 (26 7)  (446 359)  (446 359)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 359)  (448 359)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 359)  (449 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 359)  (450 359)  routing T_8_22.lc_trk_g2_2 <X> T_8_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (451 359)  (451 359)  routing T_8_22.lc_trk_g0_2 <X> T_8_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (452 359)  (452 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (455 359)  (455 359)  routing T_8_22.lc_trk_g0_3 <X> T_8_22.input_2_3
 (40 7)  (460 359)  (460 359)  LC_3 Logic Functioning bit
 (14 8)  (434 360)  (434 360)  routing T_8_22.sp4_h_l_21 <X> T_8_22.lc_trk_g2_0
 (21 8)  (441 360)  (441 360)  routing T_8_22.bnl_op_3 <X> T_8_22.lc_trk_g2_3
 (22 8)  (442 360)  (442 360)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (445 360)  (445 360)  routing T_8_22.sp4_h_r_34 <X> T_8_22.lc_trk_g2_2
 (27 8)  (447 360)  (447 360)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 360)  (448 360)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 360)  (449 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 360)  (450 360)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (451 360)  (451 360)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 360)  (452 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 360)  (453 360)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (454 360)  (454 360)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_logic_cluster/lc_4/in_3
 (10 9)  (430 361)  (430 361)  routing T_8_22.sp4_h_r_2 <X> T_8_22.sp4_v_b_7
 (15 9)  (435 361)  (435 361)  routing T_8_22.sp4_h_l_21 <X> T_8_22.lc_trk_g2_0
 (16 9)  (436 361)  (436 361)  routing T_8_22.sp4_h_l_21 <X> T_8_22.lc_trk_g2_0
 (17 9)  (437 361)  (437 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (441 361)  (441 361)  routing T_8_22.bnl_op_3 <X> T_8_22.lc_trk_g2_3
 (22 9)  (442 361)  (442 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (443 361)  (443 361)  routing T_8_22.sp4_h_r_34 <X> T_8_22.lc_trk_g2_2
 (24 9)  (444 361)  (444 361)  routing T_8_22.sp4_h_r_34 <X> T_8_22.lc_trk_g2_2
 (28 9)  (448 361)  (448 361)  routing T_8_22.lc_trk_g2_0 <X> T_8_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 361)  (449 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (450 361)  (450 361)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (456 361)  (456 361)  LC_4 Logic Functioning bit
 (38 9)  (458 361)  (458 361)  LC_4 Logic Functioning bit
 (4 10)  (424 362)  (424 362)  routing T_8_22.sp4_h_r_6 <X> T_8_22.sp4_v_t_43
 (11 10)  (431 362)  (431 362)  routing T_8_22.sp4_h_r_2 <X> T_8_22.sp4_v_t_45
 (13 10)  (433 362)  (433 362)  routing T_8_22.sp4_h_r_2 <X> T_8_22.sp4_v_t_45
 (14 10)  (434 362)  (434 362)  routing T_8_22.wire_logic_cluster/lc_4/out <X> T_8_22.lc_trk_g2_4
 (21 10)  (441 362)  (441 362)  routing T_8_22.sp4_h_r_39 <X> T_8_22.lc_trk_g2_7
 (22 10)  (442 362)  (442 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (443 362)  (443 362)  routing T_8_22.sp4_h_r_39 <X> T_8_22.lc_trk_g2_7
 (24 10)  (444 362)  (444 362)  routing T_8_22.sp4_h_r_39 <X> T_8_22.lc_trk_g2_7
 (26 10)  (446 362)  (446 362)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (448 362)  (448 362)  routing T_8_22.lc_trk_g2_2 <X> T_8_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 362)  (449 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (452 362)  (452 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (39 10)  (459 362)  (459 362)  LC_5 Logic Functioning bit
 (40 10)  (460 362)  (460 362)  LC_5 Logic Functioning bit
 (4 11)  (424 363)  (424 363)  routing T_8_22.sp4_h_r_10 <X> T_8_22.sp4_h_l_43
 (5 11)  (425 363)  (425 363)  routing T_8_22.sp4_h_r_6 <X> T_8_22.sp4_v_t_43
 (6 11)  (426 363)  (426 363)  routing T_8_22.sp4_h_r_10 <X> T_8_22.sp4_h_l_43
 (12 11)  (432 363)  (432 363)  routing T_8_22.sp4_h_r_2 <X> T_8_22.sp4_v_t_45
 (17 11)  (437 363)  (437 363)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (446 363)  (446 363)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (447 363)  (447 363)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 363)  (449 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (450 363)  (450 363)  routing T_8_22.lc_trk_g2_2 <X> T_8_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (451 363)  (451 363)  routing T_8_22.lc_trk_g0_2 <X> T_8_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (452 363)  (452 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (453 363)  (453 363)  routing T_8_22.lc_trk_g3_0 <X> T_8_22.input_2_5
 (34 11)  (454 363)  (454 363)  routing T_8_22.lc_trk_g3_0 <X> T_8_22.input_2_5
 (41 11)  (461 363)  (461 363)  LC_5 Logic Functioning bit
 (22 12)  (442 364)  (442 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (443 364)  (443 364)  routing T_8_22.sp4_h_r_27 <X> T_8_22.lc_trk_g3_3
 (24 12)  (444 364)  (444 364)  routing T_8_22.sp4_h_r_27 <X> T_8_22.lc_trk_g3_3
 (25 12)  (445 364)  (445 364)  routing T_8_22.wire_logic_cluster/lc_2/out <X> T_8_22.lc_trk_g3_2
 (26 12)  (446 364)  (446 364)  routing T_8_22.lc_trk_g0_4 <X> T_8_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (449 364)  (449 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 364)  (450 364)  routing T_8_22.lc_trk_g0_7 <X> T_8_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 364)  (452 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 364)  (453 364)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (457 364)  (457 364)  LC_6 Logic Functioning bit
 (50 12)  (470 364)  (470 364)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (437 365)  (437 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (441 365)  (441 365)  routing T_8_22.sp4_h_r_27 <X> T_8_22.lc_trk_g3_3
 (22 13)  (442 365)  (442 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (449 365)  (449 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (450 365)  (450 365)  routing T_8_22.lc_trk_g0_7 <X> T_8_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (451 365)  (451 365)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.wire_logic_cluster/lc_6/in_3
 (21 14)  (441 366)  (441 366)  routing T_8_22.sp4_h_r_39 <X> T_8_22.lc_trk_g3_7
 (22 14)  (442 366)  (442 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (443 366)  (443 366)  routing T_8_22.sp4_h_r_39 <X> T_8_22.lc_trk_g3_7
 (24 14)  (444 366)  (444 366)  routing T_8_22.sp4_h_r_39 <X> T_8_22.lc_trk_g3_7
 (27 14)  (447 366)  (447 366)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 366)  (448 366)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 366)  (449 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 366)  (450 366)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 366)  (452 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 366)  (453 366)  routing T_8_22.lc_trk_g2_0 <X> T_8_22.wire_logic_cluster/lc_7/in_3
 (50 14)  (470 366)  (470 366)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (434 367)  (434 367)  routing T_8_22.sp4_h_l_17 <X> T_8_22.lc_trk_g3_4
 (15 15)  (435 367)  (435 367)  routing T_8_22.sp4_h_l_17 <X> T_8_22.lc_trk_g3_4
 (16 15)  (436 367)  (436 367)  routing T_8_22.sp4_h_l_17 <X> T_8_22.lc_trk_g3_4
 (17 15)  (437 367)  (437 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (442 367)  (442 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (443 367)  (443 367)  routing T_8_22.sp4_h_r_30 <X> T_8_22.lc_trk_g3_6
 (24 15)  (444 367)  (444 367)  routing T_8_22.sp4_h_r_30 <X> T_8_22.lc_trk_g3_6
 (25 15)  (445 367)  (445 367)  routing T_8_22.sp4_h_r_30 <X> T_8_22.lc_trk_g3_6
 (26 15)  (446 367)  (446 367)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (447 367)  (447 367)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (448 367)  (448 367)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 367)  (449 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 367)  (450 367)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_logic_cluster/lc_7/in_1
 (42 15)  (462 367)  (462 367)  LC_7 Logic Functioning bit


LogicTile_9_22

 (25 0)  (499 352)  (499 352)  routing T_9_22.sp4_h_r_10 <X> T_9_22.lc_trk_g0_2
 (26 0)  (500 352)  (500 352)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (501 352)  (501 352)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 352)  (502 352)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 352)  (503 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 352)  (506 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (511 352)  (511 352)  LC_0 Logic Functioning bit
 (39 0)  (513 352)  (513 352)  LC_0 Logic Functioning bit
 (44 0)  (518 352)  (518 352)  LC_0 Logic Functioning bit
 (45 0)  (519 352)  (519 352)  LC_0 Logic Functioning bit
 (22 1)  (496 353)  (496 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (497 353)  (497 353)  routing T_9_22.sp4_h_r_10 <X> T_9_22.lc_trk_g0_2
 (24 1)  (498 353)  (498 353)  routing T_9_22.sp4_h_r_10 <X> T_9_22.lc_trk_g0_2
 (28 1)  (502 353)  (502 353)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 353)  (503 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (515 353)  (515 353)  LC_0 Logic Functioning bit
 (43 1)  (517 353)  (517 353)  LC_0 Logic Functioning bit
 (45 1)  (519 353)  (519 353)  LC_0 Logic Functioning bit
 (49 1)  (523 353)  (523 353)  Carry_In_Mux bit 

 (0 2)  (474 354)  (474 354)  routing T_9_22.glb_netwk_7 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (1 2)  (475 354)  (475 354)  routing T_9_22.glb_netwk_7 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (476 354)  (476 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (486 354)  (486 354)  routing T_9_22.sp4_h_r_11 <X> T_9_22.sp4_h_l_39
 (27 2)  (501 354)  (501 354)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 354)  (502 354)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 354)  (503 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 354)  (506 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (511 354)  (511 354)  LC_1 Logic Functioning bit
 (39 2)  (513 354)  (513 354)  LC_1 Logic Functioning bit
 (44 2)  (518 354)  (518 354)  LC_1 Logic Functioning bit
 (45 2)  (519 354)  (519 354)  LC_1 Logic Functioning bit
 (0 3)  (474 355)  (474 355)  routing T_9_22.glb_netwk_7 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (13 3)  (487 355)  (487 355)  routing T_9_22.sp4_h_r_11 <X> T_9_22.sp4_h_l_39
 (28 3)  (502 355)  (502 355)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 355)  (503 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (515 355)  (515 355)  LC_1 Logic Functioning bit
 (43 3)  (517 355)  (517 355)  LC_1 Logic Functioning bit
 (45 3)  (519 355)  (519 355)  LC_1 Logic Functioning bit
 (1 4)  (475 356)  (475 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (495 356)  (495 356)  routing T_9_22.wire_logic_cluster/lc_3/out <X> T_9_22.lc_trk_g1_3
 (22 4)  (496 356)  (496 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (499 356)  (499 356)  routing T_9_22.wire_logic_cluster/lc_2/out <X> T_9_22.lc_trk_g1_2
 (26 4)  (500 356)  (500 356)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (501 356)  (501 356)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 356)  (503 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 356)  (506 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (511 356)  (511 356)  LC_2 Logic Functioning bit
 (39 4)  (513 356)  (513 356)  LC_2 Logic Functioning bit
 (44 4)  (518 356)  (518 356)  LC_2 Logic Functioning bit
 (45 4)  (519 356)  (519 356)  LC_2 Logic Functioning bit
 (1 5)  (475 357)  (475 357)  routing T_9_22.lc_trk_g0_2 <X> T_9_22.wire_logic_cluster/lc_7/cen
 (22 5)  (496 357)  (496 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (502 357)  (502 357)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 357)  (503 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 357)  (504 357)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (41 5)  (515 357)  (515 357)  LC_2 Logic Functioning bit
 (43 5)  (517 357)  (517 357)  LC_2 Logic Functioning bit
 (45 5)  (519 357)  (519 357)  LC_2 Logic Functioning bit
 (4 6)  (478 358)  (478 358)  routing T_9_22.sp4_h_r_9 <X> T_9_22.sp4_v_t_38
 (6 6)  (480 358)  (480 358)  routing T_9_22.sp4_h_r_9 <X> T_9_22.sp4_v_t_38
 (17 6)  (491 358)  (491 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (492 358)  (492 358)  routing T_9_22.wire_logic_cluster/lc_5/out <X> T_9_22.lc_trk_g1_5
 (25 6)  (499 358)  (499 358)  routing T_9_22.wire_logic_cluster/lc_6/out <X> T_9_22.lc_trk_g1_6
 (27 6)  (501 358)  (501 358)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 358)  (503 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 358)  (506 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (511 358)  (511 358)  LC_3 Logic Functioning bit
 (39 6)  (513 358)  (513 358)  LC_3 Logic Functioning bit
 (44 6)  (518 358)  (518 358)  LC_3 Logic Functioning bit
 (45 6)  (519 358)  (519 358)  LC_3 Logic Functioning bit
 (5 7)  (479 359)  (479 359)  routing T_9_22.sp4_h_r_9 <X> T_9_22.sp4_v_t_38
 (22 7)  (496 359)  (496 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (502 359)  (502 359)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 359)  (503 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (504 359)  (504 359)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (41 7)  (515 359)  (515 359)  LC_3 Logic Functioning bit
 (43 7)  (517 359)  (517 359)  LC_3 Logic Functioning bit
 (45 7)  (519 359)  (519 359)  LC_3 Logic Functioning bit
 (16 8)  (490 360)  (490 360)  routing T_9_22.sp4_v_b_33 <X> T_9_22.lc_trk_g2_1
 (17 8)  (491 360)  (491 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (492 360)  (492 360)  routing T_9_22.sp4_v_b_33 <X> T_9_22.lc_trk_g2_1
 (26 8)  (500 360)  (500 360)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 360)  (501 360)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 360)  (502 360)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 360)  (503 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 360)  (504 360)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 360)  (506 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (511 360)  (511 360)  LC_4 Logic Functioning bit
 (39 8)  (513 360)  (513 360)  LC_4 Logic Functioning bit
 (44 8)  (518 360)  (518 360)  LC_4 Logic Functioning bit
 (45 8)  (519 360)  (519 360)  LC_4 Logic Functioning bit
 (18 9)  (492 361)  (492 361)  routing T_9_22.sp4_v_b_33 <X> T_9_22.lc_trk_g2_1
 (28 9)  (502 361)  (502 361)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 361)  (503 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (515 361)  (515 361)  LC_4 Logic Functioning bit
 (43 9)  (517 361)  (517 361)  LC_4 Logic Functioning bit
 (45 9)  (519 361)  (519 361)  LC_4 Logic Functioning bit
 (14 10)  (488 362)  (488 362)  routing T_9_22.sp4_v_t_17 <X> T_9_22.lc_trk_g2_4
 (27 10)  (501 362)  (501 362)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 362)  (503 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 362)  (504 362)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 362)  (506 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (511 362)  (511 362)  LC_5 Logic Functioning bit
 (39 10)  (513 362)  (513 362)  LC_5 Logic Functioning bit
 (44 10)  (518 362)  (518 362)  LC_5 Logic Functioning bit
 (45 10)  (519 362)  (519 362)  LC_5 Logic Functioning bit
 (16 11)  (490 363)  (490 363)  routing T_9_22.sp4_v_t_17 <X> T_9_22.lc_trk_g2_4
 (17 11)  (491 363)  (491 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (28 11)  (502 363)  (502 363)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 363)  (503 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (515 363)  (515 363)  LC_5 Logic Functioning bit
 (43 11)  (517 363)  (517 363)  LC_5 Logic Functioning bit
 (45 11)  (519 363)  (519 363)  LC_5 Logic Functioning bit
 (14 12)  (488 364)  (488 364)  routing T_9_22.wire_logic_cluster/lc_0/out <X> T_9_22.lc_trk_g3_0
 (17 12)  (491 364)  (491 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 364)  (492 364)  routing T_9_22.wire_logic_cluster/lc_1/out <X> T_9_22.lc_trk_g3_1
 (26 12)  (500 364)  (500 364)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (501 364)  (501 364)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 364)  (503 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 364)  (504 364)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 364)  (506 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (511 364)  (511 364)  LC_6 Logic Functioning bit
 (39 12)  (513 364)  (513 364)  LC_6 Logic Functioning bit
 (44 12)  (518 364)  (518 364)  LC_6 Logic Functioning bit
 (45 12)  (519 364)  (519 364)  LC_6 Logic Functioning bit
 (17 13)  (491 365)  (491 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (28 13)  (502 365)  (502 365)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 365)  (503 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 365)  (504 365)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (41 13)  (515 365)  (515 365)  LC_6 Logic Functioning bit
 (43 13)  (517 365)  (517 365)  LC_6 Logic Functioning bit
 (45 13)  (519 365)  (519 365)  LC_6 Logic Functioning bit
 (1 14)  (475 366)  (475 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (13 14)  (487 366)  (487 366)  routing T_9_22.sp4_h_r_11 <X> T_9_22.sp4_v_t_46
 (14 14)  (488 366)  (488 366)  routing T_9_22.wire_logic_cluster/lc_4/out <X> T_9_22.lc_trk_g3_4
 (21 14)  (495 366)  (495 366)  routing T_9_22.wire_logic_cluster/lc_7/out <X> T_9_22.lc_trk_g3_7
 (22 14)  (496 366)  (496 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (501 366)  (501 366)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 366)  (502 366)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 366)  (503 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 366)  (504 366)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (506 366)  (506 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (511 366)  (511 366)  LC_7 Logic Functioning bit
 (39 14)  (513 366)  (513 366)  LC_7 Logic Functioning bit
 (44 14)  (518 366)  (518 366)  LC_7 Logic Functioning bit
 (45 14)  (519 366)  (519 366)  LC_7 Logic Functioning bit
 (8 15)  (482 367)  (482 367)  routing T_9_22.sp4_h_r_10 <X> T_9_22.sp4_v_t_47
 (9 15)  (483 367)  (483 367)  routing T_9_22.sp4_h_r_10 <X> T_9_22.sp4_v_t_47
 (12 15)  (486 367)  (486 367)  routing T_9_22.sp4_h_r_11 <X> T_9_22.sp4_v_t_46
 (17 15)  (491 367)  (491 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (502 367)  (502 367)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 367)  (503 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 367)  (504 367)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (41 15)  (515 367)  (515 367)  LC_7 Logic Functioning bit
 (43 15)  (517 367)  (517 367)  LC_7 Logic Functioning bit
 (45 15)  (519 367)  (519 367)  LC_7 Logic Functioning bit


LogicTile_10_22

 (21 0)  (549 352)  (549 352)  routing T_10_22.lft_op_3 <X> T_10_22.lc_trk_g0_3
 (22 0)  (550 352)  (550 352)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (552 352)  (552 352)  routing T_10_22.lft_op_3 <X> T_10_22.lc_trk_g0_3
 (25 0)  (553 352)  (553 352)  routing T_10_22.lft_op_2 <X> T_10_22.lc_trk_g0_2
 (27 0)  (555 352)  (555 352)  routing T_10_22.lc_trk_g1_0 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 352)  (557 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (560 352)  (560 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (564 352)  (564 352)  LC_0 Logic Functioning bit
 (39 0)  (567 352)  (567 352)  LC_0 Logic Functioning bit
 (41 0)  (569 352)  (569 352)  LC_0 Logic Functioning bit
 (42 0)  (570 352)  (570 352)  LC_0 Logic Functioning bit
 (44 0)  (572 352)  (572 352)  LC_0 Logic Functioning bit
 (45 0)  (573 352)  (573 352)  LC_0 Logic Functioning bit
 (47 0)  (575 352)  (575 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (550 353)  (550 353)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (552 353)  (552 353)  routing T_10_22.lft_op_2 <X> T_10_22.lc_trk_g0_2
 (32 1)  (560 353)  (560 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (563 353)  (563 353)  routing T_10_22.lc_trk_g0_2 <X> T_10_22.input_2_0
 (36 1)  (564 353)  (564 353)  LC_0 Logic Functioning bit
 (39 1)  (567 353)  (567 353)  LC_0 Logic Functioning bit
 (41 1)  (569 353)  (569 353)  LC_0 Logic Functioning bit
 (42 1)  (570 353)  (570 353)  LC_0 Logic Functioning bit
 (45 1)  (573 353)  (573 353)  LC_0 Logic Functioning bit
 (47 1)  (575 353)  (575 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (577 353)  (577 353)  Carry_In_Mux bit 

 (0 2)  (528 354)  (528 354)  routing T_10_22.glb_netwk_7 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (1 2)  (529 354)  (529 354)  routing T_10_22.glb_netwk_7 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (530 354)  (530 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (549 354)  (549 354)  routing T_10_22.lft_op_7 <X> T_10_22.lc_trk_g0_7
 (22 2)  (550 354)  (550 354)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (552 354)  (552 354)  routing T_10_22.lft_op_7 <X> T_10_22.lc_trk_g0_7
 (25 2)  (553 354)  (553 354)  routing T_10_22.lft_op_6 <X> T_10_22.lc_trk_g0_6
 (27 2)  (555 354)  (555 354)  routing T_10_22.lc_trk_g1_1 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 354)  (557 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (560 354)  (560 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (564 354)  (564 354)  LC_1 Logic Functioning bit
 (39 2)  (567 354)  (567 354)  LC_1 Logic Functioning bit
 (41 2)  (569 354)  (569 354)  LC_1 Logic Functioning bit
 (42 2)  (570 354)  (570 354)  LC_1 Logic Functioning bit
 (44 2)  (572 354)  (572 354)  LC_1 Logic Functioning bit
 (45 2)  (573 354)  (573 354)  LC_1 Logic Functioning bit
 (0 3)  (528 355)  (528 355)  routing T_10_22.glb_netwk_7 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (22 3)  (550 355)  (550 355)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (552 355)  (552 355)  routing T_10_22.lft_op_6 <X> T_10_22.lc_trk_g0_6
 (32 3)  (560 355)  (560 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (563 355)  (563 355)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.input_2_1
 (36 3)  (564 355)  (564 355)  LC_1 Logic Functioning bit
 (39 3)  (567 355)  (567 355)  LC_1 Logic Functioning bit
 (41 3)  (569 355)  (569 355)  LC_1 Logic Functioning bit
 (42 3)  (570 355)  (570 355)  LC_1 Logic Functioning bit
 (45 3)  (573 355)  (573 355)  LC_1 Logic Functioning bit
 (47 3)  (575 355)  (575 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (529 356)  (529 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 4)  (542 356)  (542 356)  routing T_10_22.lft_op_0 <X> T_10_22.lc_trk_g1_0
 (15 4)  (543 356)  (543 356)  routing T_10_22.lft_op_1 <X> T_10_22.lc_trk_g1_1
 (17 4)  (545 356)  (545 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (546 356)  (546 356)  routing T_10_22.lft_op_1 <X> T_10_22.lc_trk_g1_1
 (27 4)  (555 356)  (555 356)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 356)  (557 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 356)  (558 356)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 356)  (560 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (564 356)  (564 356)  LC_2 Logic Functioning bit
 (39 4)  (567 356)  (567 356)  LC_2 Logic Functioning bit
 (41 4)  (569 356)  (569 356)  LC_2 Logic Functioning bit
 (42 4)  (570 356)  (570 356)  LC_2 Logic Functioning bit
 (44 4)  (572 356)  (572 356)  LC_2 Logic Functioning bit
 (45 4)  (573 356)  (573 356)  LC_2 Logic Functioning bit
 (46 4)  (574 356)  (574 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (543 357)  (543 357)  routing T_10_22.lft_op_0 <X> T_10_22.lc_trk_g1_0
 (17 5)  (545 357)  (545 357)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (32 5)  (560 357)  (560 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (563 357)  (563 357)  routing T_10_22.lc_trk_g0_2 <X> T_10_22.input_2_2
 (36 5)  (564 357)  (564 357)  LC_2 Logic Functioning bit
 (39 5)  (567 357)  (567 357)  LC_2 Logic Functioning bit
 (41 5)  (569 357)  (569 357)  LC_2 Logic Functioning bit
 (42 5)  (570 357)  (570 357)  LC_2 Logic Functioning bit
 (45 5)  (573 357)  (573 357)  LC_2 Logic Functioning bit
 (47 5)  (575 357)  (575 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (533 358)  (533 358)  routing T_10_22.sp4_v_b_3 <X> T_10_22.sp4_h_l_38
 (10 6)  (538 358)  (538 358)  routing T_10_22.sp4_v_b_11 <X> T_10_22.sp4_h_l_41
 (14 6)  (542 358)  (542 358)  routing T_10_22.lft_op_4 <X> T_10_22.lc_trk_g1_4
 (15 6)  (543 358)  (543 358)  routing T_10_22.lft_op_5 <X> T_10_22.lc_trk_g1_5
 (17 6)  (545 358)  (545 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (546 358)  (546 358)  routing T_10_22.lft_op_5 <X> T_10_22.lc_trk_g1_5
 (27 6)  (555 358)  (555 358)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 358)  (557 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 358)  (558 358)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (560 358)  (560 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (564 358)  (564 358)  LC_3 Logic Functioning bit
 (39 6)  (567 358)  (567 358)  LC_3 Logic Functioning bit
 (41 6)  (569 358)  (569 358)  LC_3 Logic Functioning bit
 (42 6)  (570 358)  (570 358)  LC_3 Logic Functioning bit
 (44 6)  (572 358)  (572 358)  LC_3 Logic Functioning bit
 (45 6)  (573 358)  (573 358)  LC_3 Logic Functioning bit
 (46 6)  (574 358)  (574 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (543 359)  (543 359)  routing T_10_22.lft_op_4 <X> T_10_22.lc_trk_g1_4
 (17 7)  (545 359)  (545 359)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (32 7)  (560 359)  (560 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (563 359)  (563 359)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.input_2_3
 (36 7)  (564 359)  (564 359)  LC_3 Logic Functioning bit
 (39 7)  (567 359)  (567 359)  LC_3 Logic Functioning bit
 (41 7)  (569 359)  (569 359)  LC_3 Logic Functioning bit
 (42 7)  (570 359)  (570 359)  LC_3 Logic Functioning bit
 (45 7)  (573 359)  (573 359)  LC_3 Logic Functioning bit
 (48 7)  (576 359)  (576 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (555 360)  (555 360)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 360)  (557 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (558 360)  (558 360)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (560 360)  (560 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (563 360)  (563 360)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.input_2_4
 (36 8)  (564 360)  (564 360)  LC_4 Logic Functioning bit
 (39 8)  (567 360)  (567 360)  LC_4 Logic Functioning bit
 (41 8)  (569 360)  (569 360)  LC_4 Logic Functioning bit
 (42 8)  (570 360)  (570 360)  LC_4 Logic Functioning bit
 (44 8)  (572 360)  (572 360)  LC_4 Logic Functioning bit
 (45 8)  (573 360)  (573 360)  LC_4 Logic Functioning bit
 (46 8)  (574 360)  (574 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (32 9)  (560 361)  (560 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (563 361)  (563 361)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.input_2_4
 (36 9)  (564 361)  (564 361)  LC_4 Logic Functioning bit
 (39 9)  (567 361)  (567 361)  LC_4 Logic Functioning bit
 (41 9)  (569 361)  (569 361)  LC_4 Logic Functioning bit
 (42 9)  (570 361)  (570 361)  LC_4 Logic Functioning bit
 (45 9)  (573 361)  (573 361)  LC_4 Logic Functioning bit
 (46 9)  (574 361)  (574 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (555 362)  (555 362)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 362)  (557 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 362)  (558 362)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (560 362)  (560 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (563 362)  (563 362)  routing T_10_22.lc_trk_g0_7 <X> T_10_22.input_2_5
 (36 10)  (564 362)  (564 362)  LC_5 Logic Functioning bit
 (39 10)  (567 362)  (567 362)  LC_5 Logic Functioning bit
 (41 10)  (569 362)  (569 362)  LC_5 Logic Functioning bit
 (42 10)  (570 362)  (570 362)  LC_5 Logic Functioning bit
 (44 10)  (572 362)  (572 362)  LC_5 Logic Functioning bit
 (45 10)  (573 362)  (573 362)  LC_5 Logic Functioning bit
 (46 10)  (574 362)  (574 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (532 363)  (532 363)  routing T_10_22.sp4_v_b_1 <X> T_10_22.sp4_h_l_43
 (11 11)  (539 363)  (539 363)  routing T_10_22.sp4_h_r_8 <X> T_10_22.sp4_h_l_45
 (32 11)  (560 363)  (560 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (563 363)  (563 363)  routing T_10_22.lc_trk_g0_7 <X> T_10_22.input_2_5
 (36 11)  (564 363)  (564 363)  LC_5 Logic Functioning bit
 (39 11)  (567 363)  (567 363)  LC_5 Logic Functioning bit
 (41 11)  (569 363)  (569 363)  LC_5 Logic Functioning bit
 (42 11)  (570 363)  (570 363)  LC_5 Logic Functioning bit
 (45 11)  (573 363)  (573 363)  LC_5 Logic Functioning bit
 (15 12)  (543 364)  (543 364)  routing T_10_22.tnl_op_1 <X> T_10_22.lc_trk_g3_1
 (17 12)  (545 364)  (545 364)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (555 364)  (555 364)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (556 364)  (556 364)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 364)  (557 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (560 364)  (560 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (563 364)  (563 364)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.input_2_6
 (36 12)  (564 364)  (564 364)  LC_6 Logic Functioning bit
 (39 12)  (567 364)  (567 364)  LC_6 Logic Functioning bit
 (41 12)  (569 364)  (569 364)  LC_6 Logic Functioning bit
 (42 12)  (570 364)  (570 364)  LC_6 Logic Functioning bit
 (44 12)  (572 364)  (572 364)  LC_6 Logic Functioning bit
 (45 12)  (573 364)  (573 364)  LC_6 Logic Functioning bit
 (46 12)  (574 364)  (574 364)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (542 365)  (542 365)  routing T_10_22.tnl_op_0 <X> T_10_22.lc_trk_g3_0
 (15 13)  (543 365)  (543 365)  routing T_10_22.tnl_op_0 <X> T_10_22.lc_trk_g3_0
 (17 13)  (545 365)  (545 365)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (546 365)  (546 365)  routing T_10_22.tnl_op_1 <X> T_10_22.lc_trk_g3_1
 (32 13)  (560 365)  (560 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (563 365)  (563 365)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.input_2_6
 (36 13)  (564 365)  (564 365)  LC_6 Logic Functioning bit
 (39 13)  (567 365)  (567 365)  LC_6 Logic Functioning bit
 (41 13)  (569 365)  (569 365)  LC_6 Logic Functioning bit
 (42 13)  (570 365)  (570 365)  LC_6 Logic Functioning bit
 (45 13)  (573 365)  (573 365)  LC_6 Logic Functioning bit
 (48 13)  (576 365)  (576 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (529 366)  (529 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (10 14)  (538 366)  (538 366)  routing T_10_22.sp4_v_b_5 <X> T_10_22.sp4_h_l_47
 (27 14)  (555 366)  (555 366)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (556 366)  (556 366)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 366)  (557 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (560 366)  (560 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (563 366)  (563 366)  routing T_10_22.lc_trk_g0_7 <X> T_10_22.input_2_7
 (36 14)  (564 366)  (564 366)  LC_7 Logic Functioning bit
 (39 14)  (567 366)  (567 366)  LC_7 Logic Functioning bit
 (41 14)  (569 366)  (569 366)  LC_7 Logic Functioning bit
 (42 14)  (570 366)  (570 366)  LC_7 Logic Functioning bit
 (44 14)  (572 366)  (572 366)  LC_7 Logic Functioning bit
 (45 14)  (573 366)  (573 366)  LC_7 Logic Functioning bit
 (46 14)  (574 366)  (574 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (32 15)  (560 367)  (560 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (563 367)  (563 367)  routing T_10_22.lc_trk_g0_7 <X> T_10_22.input_2_7
 (36 15)  (564 367)  (564 367)  LC_7 Logic Functioning bit
 (39 15)  (567 367)  (567 367)  LC_7 Logic Functioning bit
 (41 15)  (569 367)  (569 367)  LC_7 Logic Functioning bit
 (42 15)  (570 367)  (570 367)  LC_7 Logic Functioning bit
 (45 15)  (573 367)  (573 367)  LC_7 Logic Functioning bit


LogicTile_13_22

 (8 8)  (702 360)  (702 360)  routing T_13_22.sp4_v_b_1 <X> T_13_22.sp4_h_r_7
 (9 8)  (703 360)  (703 360)  routing T_13_22.sp4_v_b_1 <X> T_13_22.sp4_h_r_7
 (10 8)  (704 360)  (704 360)  routing T_13_22.sp4_v_b_1 <X> T_13_22.sp4_h_r_7
 (9 14)  (703 366)  (703 366)  routing T_13_22.sp4_h_r_7 <X> T_13_22.sp4_h_l_47
 (10 14)  (704 366)  (704 366)  routing T_13_22.sp4_h_r_7 <X> T_13_22.sp4_h_l_47


IpCon_Tile_25_22

 (36 0)  (1366 352)  (1366 352)  LC_0 Logic Functioning bit
 (37 0)  (1367 352)  (1367 352)  LC_0 Logic Functioning bit
 (42 0)  (1372 352)  (1372 352)  LC_0 Logic Functioning bit
 (43 0)  (1373 352)  (1373 352)  LC_0 Logic Functioning bit
 (50 0)  (1380 352)  (1380 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 353)  (1366 353)  LC_0 Logic Functioning bit
 (37 1)  (1367 353)  (1367 353)  LC_0 Logic Functioning bit
 (42 1)  (1372 353)  (1372 353)  LC_0 Logic Functioning bit
 (43 1)  (1373 353)  (1373 353)  LC_0 Logic Functioning bit
 (36 2)  (1366 354)  (1366 354)  LC_1 Logic Functioning bit
 (37 2)  (1367 354)  (1367 354)  LC_1 Logic Functioning bit
 (42 2)  (1372 354)  (1372 354)  LC_1 Logic Functioning bit
 (43 2)  (1373 354)  (1373 354)  LC_1 Logic Functioning bit
 (50 2)  (1380 354)  (1380 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 355)  (1366 355)  LC_1 Logic Functioning bit
 (37 3)  (1367 355)  (1367 355)  LC_1 Logic Functioning bit
 (42 3)  (1372 355)  (1372 355)  LC_1 Logic Functioning bit
 (43 3)  (1373 355)  (1373 355)  LC_1 Logic Functioning bit
 (36 4)  (1366 356)  (1366 356)  LC_2 Logic Functioning bit
 (37 4)  (1367 356)  (1367 356)  LC_2 Logic Functioning bit
 (42 4)  (1372 356)  (1372 356)  LC_2 Logic Functioning bit
 (43 4)  (1373 356)  (1373 356)  LC_2 Logic Functioning bit
 (50 4)  (1380 356)  (1380 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 357)  (1366 357)  LC_2 Logic Functioning bit
 (37 5)  (1367 357)  (1367 357)  LC_2 Logic Functioning bit
 (42 5)  (1372 357)  (1372 357)  LC_2 Logic Functioning bit
 (43 5)  (1373 357)  (1373 357)  LC_2 Logic Functioning bit
 (36 6)  (1366 358)  (1366 358)  LC_3 Logic Functioning bit
 (37 6)  (1367 358)  (1367 358)  LC_3 Logic Functioning bit
 (42 6)  (1372 358)  (1372 358)  LC_3 Logic Functioning bit
 (43 6)  (1373 358)  (1373 358)  LC_3 Logic Functioning bit
 (50 6)  (1380 358)  (1380 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 359)  (1366 359)  LC_3 Logic Functioning bit
 (37 7)  (1367 359)  (1367 359)  LC_3 Logic Functioning bit
 (42 7)  (1372 359)  (1372 359)  LC_3 Logic Functioning bit
 (43 7)  (1373 359)  (1373 359)  LC_3 Logic Functioning bit
 (36 8)  (1366 360)  (1366 360)  LC_4 Logic Functioning bit
 (37 8)  (1367 360)  (1367 360)  LC_4 Logic Functioning bit
 (42 8)  (1372 360)  (1372 360)  LC_4 Logic Functioning bit
 (43 8)  (1373 360)  (1373 360)  LC_4 Logic Functioning bit
 (50 8)  (1380 360)  (1380 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 361)  (1366 361)  LC_4 Logic Functioning bit
 (37 9)  (1367 361)  (1367 361)  LC_4 Logic Functioning bit
 (42 9)  (1372 361)  (1372 361)  LC_4 Logic Functioning bit
 (43 9)  (1373 361)  (1373 361)  LC_4 Logic Functioning bit
 (36 10)  (1366 362)  (1366 362)  LC_5 Logic Functioning bit
 (37 10)  (1367 362)  (1367 362)  LC_5 Logic Functioning bit
 (42 10)  (1372 362)  (1372 362)  LC_5 Logic Functioning bit
 (43 10)  (1373 362)  (1373 362)  LC_5 Logic Functioning bit
 (50 10)  (1380 362)  (1380 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 363)  (1366 363)  LC_5 Logic Functioning bit
 (37 11)  (1367 363)  (1367 363)  LC_5 Logic Functioning bit
 (42 11)  (1372 363)  (1372 363)  LC_5 Logic Functioning bit
 (43 11)  (1373 363)  (1373 363)  LC_5 Logic Functioning bit
 (36 12)  (1366 364)  (1366 364)  LC_6 Logic Functioning bit
 (37 12)  (1367 364)  (1367 364)  LC_6 Logic Functioning bit
 (42 12)  (1372 364)  (1372 364)  LC_6 Logic Functioning bit
 (43 12)  (1373 364)  (1373 364)  LC_6 Logic Functioning bit
 (50 12)  (1380 364)  (1380 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 365)  (1366 365)  LC_6 Logic Functioning bit
 (37 13)  (1367 365)  (1367 365)  LC_6 Logic Functioning bit
 (42 13)  (1372 365)  (1372 365)  LC_6 Logic Functioning bit
 (43 13)  (1373 365)  (1373 365)  LC_6 Logic Functioning bit
 (36 14)  (1366 366)  (1366 366)  LC_7 Logic Functioning bit
 (37 14)  (1367 366)  (1367 366)  LC_7 Logic Functioning bit
 (42 14)  (1372 366)  (1372 366)  LC_7 Logic Functioning bit
 (43 14)  (1373 366)  (1373 366)  LC_7 Logic Functioning bit
 (50 14)  (1380 366)  (1380 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 367)  (1366 367)  LC_7 Logic Functioning bit
 (37 15)  (1367 367)  (1367 367)  LC_7 Logic Functioning bit
 (42 15)  (1372 367)  (1372 367)  LC_7 Logic Functioning bit
 (43 15)  (1373 367)  (1373 367)  LC_7 Logic Functioning bit


IpCon_Tile_0_21

 (36 0)  (36 336)  (36 336)  LC_0 Logic Functioning bit
 (37 0)  (37 336)  (37 336)  LC_0 Logic Functioning bit
 (42 0)  (42 336)  (42 336)  LC_0 Logic Functioning bit
 (43 0)  (43 336)  (43 336)  LC_0 Logic Functioning bit
 (50 0)  (50 336)  (50 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 337)  (36 337)  LC_0 Logic Functioning bit
 (37 1)  (37 337)  (37 337)  LC_0 Logic Functioning bit
 (42 1)  (42 337)  (42 337)  LC_0 Logic Functioning bit
 (43 1)  (43 337)  (43 337)  LC_0 Logic Functioning bit
 (36 2)  (36 338)  (36 338)  LC_1 Logic Functioning bit
 (37 2)  (37 338)  (37 338)  LC_1 Logic Functioning bit
 (42 2)  (42 338)  (42 338)  LC_1 Logic Functioning bit
 (43 2)  (43 338)  (43 338)  LC_1 Logic Functioning bit
 (50 2)  (50 338)  (50 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 339)  (36 339)  LC_1 Logic Functioning bit
 (37 3)  (37 339)  (37 339)  LC_1 Logic Functioning bit
 (42 3)  (42 339)  (42 339)  LC_1 Logic Functioning bit
 (43 3)  (43 339)  (43 339)  LC_1 Logic Functioning bit
 (36 4)  (36 340)  (36 340)  LC_2 Logic Functioning bit
 (37 4)  (37 340)  (37 340)  LC_2 Logic Functioning bit
 (42 4)  (42 340)  (42 340)  LC_2 Logic Functioning bit
 (43 4)  (43 340)  (43 340)  LC_2 Logic Functioning bit
 (50 4)  (50 340)  (50 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 341)  (36 341)  LC_2 Logic Functioning bit
 (37 5)  (37 341)  (37 341)  LC_2 Logic Functioning bit
 (42 5)  (42 341)  (42 341)  LC_2 Logic Functioning bit
 (43 5)  (43 341)  (43 341)  LC_2 Logic Functioning bit
 (36 6)  (36 342)  (36 342)  LC_3 Logic Functioning bit
 (37 6)  (37 342)  (37 342)  LC_3 Logic Functioning bit
 (42 6)  (42 342)  (42 342)  LC_3 Logic Functioning bit
 (43 6)  (43 342)  (43 342)  LC_3 Logic Functioning bit
 (50 6)  (50 342)  (50 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 343)  (36 343)  LC_3 Logic Functioning bit
 (37 7)  (37 343)  (37 343)  LC_3 Logic Functioning bit
 (42 7)  (42 343)  (42 343)  LC_3 Logic Functioning bit
 (43 7)  (43 343)  (43 343)  LC_3 Logic Functioning bit
 (36 8)  (36 344)  (36 344)  LC_4 Logic Functioning bit
 (37 8)  (37 344)  (37 344)  LC_4 Logic Functioning bit
 (42 8)  (42 344)  (42 344)  LC_4 Logic Functioning bit
 (43 8)  (43 344)  (43 344)  LC_4 Logic Functioning bit
 (50 8)  (50 344)  (50 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 345)  (36 345)  LC_4 Logic Functioning bit
 (37 9)  (37 345)  (37 345)  LC_4 Logic Functioning bit
 (42 9)  (42 345)  (42 345)  LC_4 Logic Functioning bit
 (43 9)  (43 345)  (43 345)  LC_4 Logic Functioning bit
 (36 10)  (36 346)  (36 346)  LC_5 Logic Functioning bit
 (37 10)  (37 346)  (37 346)  LC_5 Logic Functioning bit
 (42 10)  (42 346)  (42 346)  LC_5 Logic Functioning bit
 (43 10)  (43 346)  (43 346)  LC_5 Logic Functioning bit
 (50 10)  (50 346)  (50 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 347)  (36 347)  LC_5 Logic Functioning bit
 (37 11)  (37 347)  (37 347)  LC_5 Logic Functioning bit
 (42 11)  (42 347)  (42 347)  LC_5 Logic Functioning bit
 (43 11)  (43 347)  (43 347)  LC_5 Logic Functioning bit
 (36 12)  (36 348)  (36 348)  LC_6 Logic Functioning bit
 (37 12)  (37 348)  (37 348)  LC_6 Logic Functioning bit
 (42 12)  (42 348)  (42 348)  LC_6 Logic Functioning bit
 (43 12)  (43 348)  (43 348)  LC_6 Logic Functioning bit
 (50 12)  (50 348)  (50 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 349)  (36 349)  LC_6 Logic Functioning bit
 (37 13)  (37 349)  (37 349)  LC_6 Logic Functioning bit
 (42 13)  (42 349)  (42 349)  LC_6 Logic Functioning bit
 (43 13)  (43 349)  (43 349)  LC_6 Logic Functioning bit
 (36 14)  (36 350)  (36 350)  LC_7 Logic Functioning bit
 (37 14)  (37 350)  (37 350)  LC_7 Logic Functioning bit
 (42 14)  (42 350)  (42 350)  LC_7 Logic Functioning bit
 (43 14)  (43 350)  (43 350)  LC_7 Logic Functioning bit
 (50 14)  (50 350)  (50 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 351)  (36 351)  LC_7 Logic Functioning bit
 (37 15)  (37 351)  (37 351)  LC_7 Logic Functioning bit
 (42 15)  (42 351)  (42 351)  LC_7 Logic Functioning bit
 (43 15)  (43 351)  (43 351)  LC_7 Logic Functioning bit


LogicTile_2_21

 (0 2)  (108 338)  (108 338)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (1 2)  (109 338)  (109 338)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (2 2)  (110 338)  (110 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 338)  (122 338)  routing T_2_21.sp4_h_l_1 <X> T_2_21.lc_trk_g0_4
 (31 2)  (139 338)  (139 338)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 338)  (140 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (142 338)  (142 338)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 338)  (144 338)  LC_1 Logic Functioning bit
 (37 2)  (145 338)  (145 338)  LC_1 Logic Functioning bit
 (38 2)  (146 338)  (146 338)  LC_1 Logic Functioning bit
 (39 2)  (147 338)  (147 338)  LC_1 Logic Functioning bit
 (45 2)  (153 338)  (153 338)  LC_1 Logic Functioning bit
 (0 3)  (108 339)  (108 339)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (15 3)  (123 339)  (123 339)  routing T_2_21.sp4_h_l_1 <X> T_2_21.lc_trk_g0_4
 (16 3)  (124 339)  (124 339)  routing T_2_21.sp4_h_l_1 <X> T_2_21.lc_trk_g0_4
 (17 3)  (125 339)  (125 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (31 3)  (139 339)  (139 339)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (144 339)  (144 339)  LC_1 Logic Functioning bit
 (37 3)  (145 339)  (145 339)  LC_1 Logic Functioning bit
 (38 3)  (146 339)  (146 339)  LC_1 Logic Functioning bit
 (39 3)  (147 339)  (147 339)  LC_1 Logic Functioning bit
 (45 3)  (153 339)  (153 339)  LC_1 Logic Functioning bit
 (0 4)  (108 340)  (108 340)  routing T_2_21.lc_trk_g2_2 <X> T_2_21.wire_logic_cluster/lc_7/cen
 (1 4)  (109 340)  (109 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (109 341)  (109 341)  routing T_2_21.lc_trk_g2_2 <X> T_2_21.wire_logic_cluster/lc_7/cen
 (21 6)  (129 342)  (129 342)  routing T_2_21.sp4_h_l_10 <X> T_2_21.lc_trk_g1_7
 (22 6)  (130 342)  (130 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (131 342)  (131 342)  routing T_2_21.sp4_h_l_10 <X> T_2_21.lc_trk_g1_7
 (24 6)  (132 342)  (132 342)  routing T_2_21.sp4_h_l_10 <X> T_2_21.lc_trk_g1_7
 (31 6)  (139 342)  (139 342)  routing T_2_21.lc_trk_g0_4 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 342)  (140 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (144 342)  (144 342)  LC_3 Logic Functioning bit
 (37 6)  (145 342)  (145 342)  LC_3 Logic Functioning bit
 (38 6)  (146 342)  (146 342)  LC_3 Logic Functioning bit
 (39 6)  (147 342)  (147 342)  LC_3 Logic Functioning bit
 (45 6)  (153 342)  (153 342)  LC_3 Logic Functioning bit
 (21 7)  (129 343)  (129 343)  routing T_2_21.sp4_h_l_10 <X> T_2_21.lc_trk_g1_7
 (36 7)  (144 343)  (144 343)  LC_3 Logic Functioning bit
 (37 7)  (145 343)  (145 343)  LC_3 Logic Functioning bit
 (38 7)  (146 343)  (146 343)  LC_3 Logic Functioning bit
 (39 7)  (147 343)  (147 343)  LC_3 Logic Functioning bit
 (45 7)  (153 343)  (153 343)  LC_3 Logic Functioning bit
 (22 9)  (130 345)  (130 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (131 345)  (131 345)  routing T_2_21.sp12_v_t_9 <X> T_2_21.lc_trk_g2_2
 (21 12)  (129 348)  (129 348)  routing T_2_21.sp4_v_t_14 <X> T_2_21.lc_trk_g3_3
 (22 12)  (130 348)  (130 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (131 348)  (131 348)  routing T_2_21.sp4_v_t_14 <X> T_2_21.lc_trk_g3_3
 (1 14)  (109 350)  (109 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (32 14)  (140 350)  (140 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 350)  (141 350)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 350)  (142 350)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 350)  (144 350)  LC_7 Logic Functioning bit
 (37 14)  (145 350)  (145 350)  LC_7 Logic Functioning bit
 (38 14)  (146 350)  (146 350)  LC_7 Logic Functioning bit
 (39 14)  (147 350)  (147 350)  LC_7 Logic Functioning bit
 (45 14)  (153 350)  (153 350)  LC_7 Logic Functioning bit
 (31 15)  (139 351)  (139 351)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (144 351)  (144 351)  LC_7 Logic Functioning bit
 (37 15)  (145 351)  (145 351)  LC_7 Logic Functioning bit
 (38 15)  (146 351)  (146 351)  LC_7 Logic Functioning bit
 (39 15)  (147 351)  (147 351)  LC_7 Logic Functioning bit
 (45 15)  (153 351)  (153 351)  LC_7 Logic Functioning bit


LogicTile_3_21

 (14 0)  (176 336)  (176 336)  routing T_3_21.wire_logic_cluster/lc_0/out <X> T_3_21.lc_trk_g0_0
 (17 0)  (179 336)  (179 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (180 336)  (180 336)  routing T_3_21.wire_logic_cluster/lc_1/out <X> T_3_21.lc_trk_g0_1
 (21 0)  (183 336)  (183 336)  routing T_3_21.lft_op_3 <X> T_3_21.lc_trk_g0_3
 (22 0)  (184 336)  (184 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (186 336)  (186 336)  routing T_3_21.lft_op_3 <X> T_3_21.lc_trk_g0_3
 (25 0)  (187 336)  (187 336)  routing T_3_21.wire_logic_cluster/lc_2/out <X> T_3_21.lc_trk_g0_2
 (29 0)  (191 336)  (191 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (193 336)  (193 336)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 336)  (194 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 336)  (195 336)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (40 0)  (202 336)  (202 336)  LC_0 Logic Functioning bit
 (41 0)  (203 336)  (203 336)  LC_0 Logic Functioning bit
 (42 0)  (204 336)  (204 336)  LC_0 Logic Functioning bit
 (43 0)  (205 336)  (205 336)  LC_0 Logic Functioning bit
 (44 0)  (206 336)  (206 336)  LC_0 Logic Functioning bit
 (17 1)  (179 337)  (179 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (184 337)  (184 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (192 337)  (192 337)  routing T_3_21.lc_trk_g0_3 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (193 337)  (193 337)  routing T_3_21.lc_trk_g2_7 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 337)  (194 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (202 337)  (202 337)  LC_0 Logic Functioning bit
 (41 1)  (203 337)  (203 337)  LC_0 Logic Functioning bit
 (42 1)  (204 337)  (204 337)  LC_0 Logic Functioning bit
 (43 1)  (205 337)  (205 337)  LC_0 Logic Functioning bit
 (49 1)  (211 337)  (211 337)  Carry_In_Mux bit 

 (21 2)  (183 338)  (183 338)  routing T_3_21.lft_op_7 <X> T_3_21.lc_trk_g0_7
 (22 2)  (184 338)  (184 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (186 338)  (186 338)  routing T_3_21.lft_op_7 <X> T_3_21.lc_trk_g0_7
 (27 2)  (189 338)  (189 338)  routing T_3_21.lc_trk_g1_1 <X> T_3_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 338)  (191 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (193 338)  (193 338)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 338)  (194 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 338)  (195 338)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 338)  (196 338)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (202 338)  (202 338)  LC_1 Logic Functioning bit
 (41 2)  (203 338)  (203 338)  LC_1 Logic Functioning bit
 (42 2)  (204 338)  (204 338)  LC_1 Logic Functioning bit
 (43 2)  (205 338)  (205 338)  LC_1 Logic Functioning bit
 (44 2)  (206 338)  (206 338)  LC_1 Logic Functioning bit
 (32 3)  (194 339)  (194 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (40 3)  (202 339)  (202 339)  LC_1 Logic Functioning bit
 (41 3)  (203 339)  (203 339)  LC_1 Logic Functioning bit
 (42 3)  (204 339)  (204 339)  LC_1 Logic Functioning bit
 (43 3)  (205 339)  (205 339)  LC_1 Logic Functioning bit
 (15 4)  (177 340)  (177 340)  routing T_3_21.lft_op_1 <X> T_3_21.lc_trk_g1_1
 (17 4)  (179 340)  (179 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (180 340)  (180 340)  routing T_3_21.lft_op_1 <X> T_3_21.lc_trk_g1_1
 (21 4)  (183 340)  (183 340)  routing T_3_21.wire_logic_cluster/lc_3/out <X> T_3_21.lc_trk_g1_3
 (22 4)  (184 340)  (184 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (191 340)  (191 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 340)  (192 340)  routing T_3_21.lc_trk_g0_7 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 340)  (194 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 340)  (195 340)  routing T_3_21.lc_trk_g2_1 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (202 340)  (202 340)  LC_2 Logic Functioning bit
 (41 4)  (203 340)  (203 340)  LC_2 Logic Functioning bit
 (42 4)  (204 340)  (204 340)  LC_2 Logic Functioning bit
 (43 4)  (205 340)  (205 340)  LC_2 Logic Functioning bit
 (44 4)  (206 340)  (206 340)  LC_2 Logic Functioning bit
 (30 5)  (192 341)  (192 341)  routing T_3_21.lc_trk_g0_7 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (194 341)  (194 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (197 341)  (197 341)  routing T_3_21.lc_trk_g0_2 <X> T_3_21.input_2_2
 (40 5)  (202 341)  (202 341)  LC_2 Logic Functioning bit
 (41 5)  (203 341)  (203 341)  LC_2 Logic Functioning bit
 (42 5)  (204 341)  (204 341)  LC_2 Logic Functioning bit
 (43 5)  (205 341)  (205 341)  LC_2 Logic Functioning bit
 (32 6)  (194 342)  (194 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 342)  (198 342)  LC_3 Logic Functioning bit
 (37 6)  (199 342)  (199 342)  LC_3 Logic Functioning bit
 (38 6)  (200 342)  (200 342)  LC_3 Logic Functioning bit
 (39 6)  (201 342)  (201 342)  LC_3 Logic Functioning bit
 (48 6)  (210 342)  (210 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (36 7)  (198 343)  (198 343)  LC_3 Logic Functioning bit
 (37 7)  (199 343)  (199 343)  LC_3 Logic Functioning bit
 (38 7)  (200 343)  (200 343)  LC_3 Logic Functioning bit
 (39 7)  (201 343)  (201 343)  LC_3 Logic Functioning bit
 (14 8)  (176 344)  (176 344)  routing T_3_21.bnl_op_0 <X> T_3_21.lc_trk_g2_0
 (17 8)  (179 344)  (179 344)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (180 344)  (180 344)  routing T_3_21.bnl_op_1 <X> T_3_21.lc_trk_g2_1
 (32 8)  (194 344)  (194 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 344)  (195 344)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 344)  (196 344)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (198 344)  (198 344)  LC_4 Logic Functioning bit
 (37 8)  (199 344)  (199 344)  LC_4 Logic Functioning bit
 (50 8)  (212 344)  (212 344)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (170 345)  (170 345)  routing T_3_21.sp4_v_t_41 <X> T_3_21.sp4_v_b_7
 (10 9)  (172 345)  (172 345)  routing T_3_21.sp4_v_t_41 <X> T_3_21.sp4_v_b_7
 (14 9)  (176 345)  (176 345)  routing T_3_21.bnl_op_0 <X> T_3_21.lc_trk_g2_0
 (17 9)  (179 345)  (179 345)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (180 345)  (180 345)  routing T_3_21.bnl_op_1 <X> T_3_21.lc_trk_g2_1
 (36 9)  (198 345)  (198 345)  LC_4 Logic Functioning bit
 (37 9)  (199 345)  (199 345)  LC_4 Logic Functioning bit
 (48 9)  (210 345)  (210 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (183 346)  (183 346)  routing T_3_21.bnl_op_7 <X> T_3_21.lc_trk_g2_7
 (22 10)  (184 346)  (184 346)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (183 347)  (183 347)  routing T_3_21.bnl_op_7 <X> T_3_21.lc_trk_g2_7
 (15 13)  (177 349)  (177 349)  routing T_3_21.sp4_v_t_29 <X> T_3_21.lc_trk_g3_0
 (16 13)  (178 349)  (178 349)  routing T_3_21.sp4_v_t_29 <X> T_3_21.lc_trk_g3_0
 (17 13)  (179 349)  (179 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (17 14)  (179 350)  (179 350)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (180 350)  (180 350)  routing T_3_21.bnl_op_5 <X> T_3_21.lc_trk_g3_5
 (27 14)  (189 350)  (189 350)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 350)  (191 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 350)  (194 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 350)  (195 350)  routing T_3_21.lc_trk_g2_0 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (199 350)  (199 350)  LC_7 Logic Functioning bit
 (39 14)  (201 350)  (201 350)  LC_7 Logic Functioning bit
 (41 14)  (203 350)  (203 350)  LC_7 Logic Functioning bit
 (43 14)  (205 350)  (205 350)  LC_7 Logic Functioning bit
 (18 15)  (180 351)  (180 351)  routing T_3_21.bnl_op_5 <X> T_3_21.lc_trk_g3_5
 (27 15)  (189 351)  (189 351)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 351)  (190 351)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 351)  (191 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (192 351)  (192 351)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (198 351)  (198 351)  LC_7 Logic Functioning bit
 (37 15)  (199 351)  (199 351)  LC_7 Logic Functioning bit
 (38 15)  (200 351)  (200 351)  LC_7 Logic Functioning bit
 (39 15)  (201 351)  (201 351)  LC_7 Logic Functioning bit


LogicTile_4_21

 (26 2)  (242 338)  (242 338)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (243 338)  (243 338)  routing T_4_21.lc_trk_g1_5 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 338)  (245 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 338)  (246 338)  routing T_4_21.lc_trk_g1_5 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 338)  (248 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (250 338)  (250 338)  routing T_4_21.lc_trk_g1_1 <X> T_4_21.wire_logic_cluster/lc_1/in_3
 (53 2)  (269 338)  (269 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (27 3)  (243 339)  (243 339)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 339)  (244 339)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 339)  (245 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (40 3)  (256 339)  (256 339)  LC_1 Logic Functioning bit
 (42 3)  (258 339)  (258 339)  LC_1 Logic Functioning bit
 (15 4)  (231 340)  (231 340)  routing T_4_21.sp4_h_r_9 <X> T_4_21.lc_trk_g1_1
 (16 4)  (232 340)  (232 340)  routing T_4_21.sp4_h_r_9 <X> T_4_21.lc_trk_g1_1
 (17 4)  (233 340)  (233 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (234 340)  (234 340)  routing T_4_21.sp4_h_r_9 <X> T_4_21.lc_trk_g1_1
 (15 6)  (231 342)  (231 342)  routing T_4_21.sp4_h_r_21 <X> T_4_21.lc_trk_g1_5
 (16 6)  (232 342)  (232 342)  routing T_4_21.sp4_h_r_21 <X> T_4_21.lc_trk_g1_5
 (17 6)  (233 342)  (233 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (234 342)  (234 342)  routing T_4_21.sp4_h_r_21 <X> T_4_21.lc_trk_g1_5
 (18 7)  (234 343)  (234 343)  routing T_4_21.sp4_h_r_21 <X> T_4_21.lc_trk_g1_5
 (9 9)  (225 345)  (225 345)  routing T_4_21.sp4_v_t_46 <X> T_4_21.sp4_v_b_7
 (10 9)  (226 345)  (226 345)  routing T_4_21.sp4_v_t_46 <X> T_4_21.sp4_v_b_7
 (15 15)  (231 351)  (231 351)  routing T_4_21.tnr_op_4 <X> T_4_21.lc_trk_g3_4
 (17 15)  (233 351)  (233 351)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_5_21

 (11 0)  (281 336)  (281 336)  routing T_5_21.sp4_h_r_9 <X> T_5_21.sp4_v_b_2
 (0 2)  (270 338)  (270 338)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (1 2)  (271 338)  (271 338)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 2)  (272 338)  (272 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (279 338)  (279 338)  routing T_5_21.sp4_h_r_10 <X> T_5_21.sp4_h_l_36
 (10 2)  (280 338)  (280 338)  routing T_5_21.sp4_h_r_10 <X> T_5_21.sp4_h_l_36
 (0 3)  (270 339)  (270 339)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (12 4)  (282 340)  (282 340)  routing T_5_21.sp4_v_t_40 <X> T_5_21.sp4_h_r_5
 (28 4)  (298 340)  (298 340)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 340)  (299 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 340)  (300 340)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (301 340)  (301 340)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 340)  (302 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 340)  (304 340)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (305 340)  (305 340)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.input_2_2
 (36 4)  (306 340)  (306 340)  LC_2 Logic Functioning bit
 (38 4)  (308 340)  (308 340)  LC_2 Logic Functioning bit
 (41 4)  (311 340)  (311 340)  LC_2 Logic Functioning bit
 (43 4)  (313 340)  (313 340)  LC_2 Logic Functioning bit
 (45 4)  (315 340)  (315 340)  LC_2 Logic Functioning bit
 (26 5)  (296 341)  (296 341)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (298 341)  (298 341)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 341)  (299 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (301 341)  (301 341)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (302 341)  (302 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (303 341)  (303 341)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.input_2_2
 (34 5)  (304 341)  (304 341)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.input_2_2
 (35 5)  (305 341)  (305 341)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.input_2_2
 (37 5)  (307 341)  (307 341)  LC_2 Logic Functioning bit
 (41 5)  (311 341)  (311 341)  LC_2 Logic Functioning bit
 (42 5)  (312 341)  (312 341)  LC_2 Logic Functioning bit
 (45 5)  (315 341)  (315 341)  LC_2 Logic Functioning bit
 (51 5)  (321 341)  (321 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (295 342)  (295 342)  routing T_5_21.sp4_v_t_3 <X> T_5_21.lc_trk_g1_6
 (22 7)  (292 343)  (292 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (293 343)  (293 343)  routing T_5_21.sp4_v_t_3 <X> T_5_21.lc_trk_g1_6
 (25 7)  (295 343)  (295 343)  routing T_5_21.sp4_v_t_3 <X> T_5_21.lc_trk_g1_6
 (11 8)  (281 344)  (281 344)  routing T_5_21.sp4_v_t_40 <X> T_5_21.sp4_v_b_8
 (25 8)  (295 344)  (295 344)  routing T_5_21.wire_logic_cluster/lc_2/out <X> T_5_21.lc_trk_g2_2
 (12 9)  (282 345)  (282 345)  routing T_5_21.sp4_v_t_40 <X> T_5_21.sp4_v_b_8
 (22 9)  (292 345)  (292 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (4 10)  (274 346)  (274 346)  routing T_5_21.sp4_h_r_6 <X> T_5_21.sp4_v_t_43
 (16 10)  (286 346)  (286 346)  routing T_5_21.sp4_v_t_16 <X> T_5_21.lc_trk_g2_5
 (17 10)  (287 346)  (287 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (288 346)  (288 346)  routing T_5_21.sp4_v_t_16 <X> T_5_21.lc_trk_g2_5
 (5 11)  (275 347)  (275 347)  routing T_5_21.sp4_h_r_6 <X> T_5_21.sp4_v_t_43
 (1 14)  (271 350)  (271 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (9 14)  (279 350)  (279 350)  routing T_5_21.sp4_h_r_7 <X> T_5_21.sp4_h_l_47
 (10 14)  (280 350)  (280 350)  routing T_5_21.sp4_h_r_7 <X> T_5_21.sp4_h_l_47
 (21 14)  (291 350)  (291 350)  routing T_5_21.sp4_h_l_34 <X> T_5_21.lc_trk_g3_7
 (22 14)  (292 350)  (292 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (293 350)  (293 350)  routing T_5_21.sp4_h_l_34 <X> T_5_21.lc_trk_g3_7
 (24 14)  (294 350)  (294 350)  routing T_5_21.sp4_h_l_34 <X> T_5_21.lc_trk_g3_7
 (21 15)  (291 351)  (291 351)  routing T_5_21.sp4_h_l_34 <X> T_5_21.lc_trk_g3_7


RAM_Tile_6_21

 (9 14)  (333 350)  (333 350)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_h_l_47
 (10 14)  (334 350)  (334 350)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_h_l_47


LogicTile_7_21

 (22 0)  (388 336)  (388 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (389 336)  (389 336)  routing T_7_21.sp4_h_r_3 <X> T_7_21.lc_trk_g0_3
 (24 0)  (390 336)  (390 336)  routing T_7_21.sp4_h_r_3 <X> T_7_21.lc_trk_g0_3
 (25 0)  (391 336)  (391 336)  routing T_7_21.bnr_op_2 <X> T_7_21.lc_trk_g0_2
 (27 0)  (393 336)  (393 336)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 336)  (394 336)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 336)  (395 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 336)  (398 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (406 336)  (406 336)  LC_0 Logic Functioning bit
 (42 0)  (408 336)  (408 336)  LC_0 Logic Functioning bit
 (21 1)  (387 337)  (387 337)  routing T_7_21.sp4_h_r_3 <X> T_7_21.lc_trk_g0_3
 (22 1)  (388 337)  (388 337)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (391 337)  (391 337)  routing T_7_21.bnr_op_2 <X> T_7_21.lc_trk_g0_2
 (31 1)  (397 337)  (397 337)  routing T_7_21.lc_trk_g0_3 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (40 1)  (406 337)  (406 337)  LC_0 Logic Functioning bit
 (42 1)  (408 337)  (408 337)  LC_0 Logic Functioning bit
 (0 2)  (366 338)  (366 338)  routing T_7_21.glb_netwk_7 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (1 2)  (367 338)  (367 338)  routing T_7_21.glb_netwk_7 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (368 338)  (368 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (392 338)  (392 338)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (393 338)  (393 338)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 338)  (395 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 338)  (396 338)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (398 338)  (398 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (41 2)  (407 338)  (407 338)  LC_1 Logic Functioning bit
 (43 2)  (409 338)  (409 338)  LC_1 Logic Functioning bit
 (46 2)  (412 338)  (412 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (366 339)  (366 339)  routing T_7_21.glb_netwk_7 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (28 3)  (394 339)  (394 339)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 339)  (395 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (396 339)  (396 339)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (397 339)  (397 339)  routing T_7_21.lc_trk_g0_2 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (15 4)  (381 340)  (381 340)  routing T_7_21.sp4_h_r_1 <X> T_7_21.lc_trk_g1_1
 (16 4)  (382 340)  (382 340)  routing T_7_21.sp4_h_r_1 <X> T_7_21.lc_trk_g1_1
 (17 4)  (383 340)  (383 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (384 341)  (384 341)  routing T_7_21.sp4_h_r_1 <X> T_7_21.lc_trk_g1_1
 (4 6)  (370 342)  (370 342)  routing T_7_21.sp4_h_r_3 <X> T_7_21.sp4_v_t_38
 (15 6)  (381 342)  (381 342)  routing T_7_21.sp12_h_r_5 <X> T_7_21.lc_trk_g1_5
 (17 6)  (383 342)  (383 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (384 342)  (384 342)  routing T_7_21.sp12_h_r_5 <X> T_7_21.lc_trk_g1_5
 (22 6)  (388 342)  (388 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (390 342)  (390 342)  routing T_7_21.bot_op_7 <X> T_7_21.lc_trk_g1_7
 (27 6)  (393 342)  (393 342)  routing T_7_21.lc_trk_g1_1 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 342)  (395 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (397 342)  (397 342)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 342)  (398 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (400 342)  (400 342)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (406 342)  (406 342)  LC_3 Logic Functioning bit
 (42 6)  (408 342)  (408 342)  LC_3 Logic Functioning bit
 (5 7)  (371 343)  (371 343)  routing T_7_21.sp4_h_r_3 <X> T_7_21.sp4_v_t_38
 (18 7)  (384 343)  (384 343)  routing T_7_21.sp12_h_r_5 <X> T_7_21.lc_trk_g1_5
 (40 7)  (406 343)  (406 343)  LC_3 Logic Functioning bit
 (42 7)  (408 343)  (408 343)  LC_3 Logic Functioning bit
 (11 10)  (377 346)  (377 346)  routing T_7_21.sp4_h_r_2 <X> T_7_21.sp4_v_t_45
 (13 10)  (379 346)  (379 346)  routing T_7_21.sp4_h_r_2 <X> T_7_21.sp4_v_t_45
 (15 10)  (381 346)  (381 346)  routing T_7_21.sp4_h_l_16 <X> T_7_21.lc_trk_g2_5
 (16 10)  (382 346)  (382 346)  routing T_7_21.sp4_h_l_16 <X> T_7_21.lc_trk_g2_5
 (17 10)  (383 346)  (383 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (8 11)  (374 347)  (374 347)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_42
 (9 11)  (375 347)  (375 347)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_42
 (10 11)  (376 347)  (376 347)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_42
 (12 11)  (378 347)  (378 347)  routing T_7_21.sp4_h_r_2 <X> T_7_21.sp4_v_t_45
 (13 11)  (379 347)  (379 347)  routing T_7_21.sp4_v_b_3 <X> T_7_21.sp4_h_l_45
 (18 11)  (384 347)  (384 347)  routing T_7_21.sp4_h_l_16 <X> T_7_21.lc_trk_g2_5
 (15 12)  (381 348)  (381 348)  routing T_7_21.sp12_v_b_1 <X> T_7_21.lc_trk_g3_1
 (17 12)  (383 348)  (383 348)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (384 348)  (384 348)  routing T_7_21.sp12_v_b_1 <X> T_7_21.lc_trk_g3_1
 (17 13)  (383 349)  (383 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (384 349)  (384 349)  routing T_7_21.sp12_v_b_1 <X> T_7_21.lc_trk_g3_1
 (32 14)  (398 350)  (398 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 350)  (399 350)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (400 350)  (400 350)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 350)  (402 350)  LC_7 Logic Functioning bit
 (37 14)  (403 350)  (403 350)  LC_7 Logic Functioning bit
 (38 14)  (404 350)  (404 350)  LC_7 Logic Functioning bit
 (39 14)  (405 350)  (405 350)  LC_7 Logic Functioning bit
 (45 14)  (411 350)  (411 350)  LC_7 Logic Functioning bit
 (46 14)  (412 350)  (412 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (53 14)  (419 350)  (419 350)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (36 15)  (402 351)  (402 351)  LC_7 Logic Functioning bit
 (37 15)  (403 351)  (403 351)  LC_7 Logic Functioning bit
 (38 15)  (404 351)  (404 351)  LC_7 Logic Functioning bit
 (39 15)  (405 351)  (405 351)  LC_7 Logic Functioning bit
 (48 15)  (414 351)  (414 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_8_21

 (0 2)  (420 338)  (420 338)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (1 2)  (421 338)  (421 338)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (2 2)  (422 338)  (422 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 339)  (420 339)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (1 4)  (421 340)  (421 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (32 4)  (452 340)  (452 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 340)  (453 340)  routing T_8_21.lc_trk_g2_1 <X> T_8_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (456 340)  (456 340)  LC_2 Logic Functioning bit
 (37 4)  (457 340)  (457 340)  LC_2 Logic Functioning bit
 (38 4)  (458 340)  (458 340)  LC_2 Logic Functioning bit
 (39 4)  (459 340)  (459 340)  LC_2 Logic Functioning bit
 (45 4)  (465 340)  (465 340)  LC_2 Logic Functioning bit
 (36 5)  (456 341)  (456 341)  LC_2 Logic Functioning bit
 (37 5)  (457 341)  (457 341)  LC_2 Logic Functioning bit
 (38 5)  (458 341)  (458 341)  LC_2 Logic Functioning bit
 (39 5)  (459 341)  (459 341)  LC_2 Logic Functioning bit
 (45 5)  (465 341)  (465 341)  LC_2 Logic Functioning bit
 (32 6)  (452 342)  (452 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 342)  (453 342)  routing T_8_21.lc_trk_g2_0 <X> T_8_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 342)  (456 342)  LC_3 Logic Functioning bit
 (37 6)  (457 342)  (457 342)  LC_3 Logic Functioning bit
 (38 6)  (458 342)  (458 342)  LC_3 Logic Functioning bit
 (39 6)  (459 342)  (459 342)  LC_3 Logic Functioning bit
 (45 6)  (465 342)  (465 342)  LC_3 Logic Functioning bit
 (36 7)  (456 343)  (456 343)  LC_3 Logic Functioning bit
 (37 7)  (457 343)  (457 343)  LC_3 Logic Functioning bit
 (38 7)  (458 343)  (458 343)  LC_3 Logic Functioning bit
 (39 7)  (459 343)  (459 343)  LC_3 Logic Functioning bit
 (45 7)  (465 343)  (465 343)  LC_3 Logic Functioning bit
 (14 8)  (434 344)  (434 344)  routing T_8_21.rgt_op_0 <X> T_8_21.lc_trk_g2_0
 (15 8)  (435 344)  (435 344)  routing T_8_21.rgt_op_1 <X> T_8_21.lc_trk_g2_1
 (17 8)  (437 344)  (437 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (438 344)  (438 344)  routing T_8_21.rgt_op_1 <X> T_8_21.lc_trk_g2_1
 (15 9)  (435 345)  (435 345)  routing T_8_21.rgt_op_0 <X> T_8_21.lc_trk_g2_0
 (17 9)  (437 345)  (437 345)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (1 14)  (421 350)  (421 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (5 14)  (425 350)  (425 350)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_h_l_44
 (19 14)  (439 350)  (439 350)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_9_21

 (25 0)  (499 336)  (499 336)  routing T_9_21.sp4_h_l_7 <X> T_9_21.lc_trk_g0_2
 (26 0)  (500 336)  (500 336)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (501 336)  (501 336)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 336)  (502 336)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 336)  (503 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 336)  (506 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (511 336)  (511 336)  LC_0 Logic Functioning bit
 (39 0)  (513 336)  (513 336)  LC_0 Logic Functioning bit
 (44 0)  (518 336)  (518 336)  LC_0 Logic Functioning bit
 (45 0)  (519 336)  (519 336)  LC_0 Logic Functioning bit
 (22 1)  (496 337)  (496 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (497 337)  (497 337)  routing T_9_21.sp4_h_l_7 <X> T_9_21.lc_trk_g0_2
 (24 1)  (498 337)  (498 337)  routing T_9_21.sp4_h_l_7 <X> T_9_21.lc_trk_g0_2
 (25 1)  (499 337)  (499 337)  routing T_9_21.sp4_h_l_7 <X> T_9_21.lc_trk_g0_2
 (26 1)  (500 337)  (500 337)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 337)  (503 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (41 1)  (515 337)  (515 337)  LC_0 Logic Functioning bit
 (43 1)  (517 337)  (517 337)  LC_0 Logic Functioning bit
 (45 1)  (519 337)  (519 337)  LC_0 Logic Functioning bit
 (50 1)  (524 337)  (524 337)  Carry_In_Mux bit 

 (0 2)  (474 338)  (474 338)  routing T_9_21.glb_netwk_7 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (475 338)  (475 338)  routing T_9_21.glb_netwk_7 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (476 338)  (476 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (501 338)  (501 338)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 338)  (502 338)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 338)  (503 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 338)  (506 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (511 338)  (511 338)  LC_1 Logic Functioning bit
 (39 2)  (513 338)  (513 338)  LC_1 Logic Functioning bit
 (44 2)  (518 338)  (518 338)  LC_1 Logic Functioning bit
 (45 2)  (519 338)  (519 338)  LC_1 Logic Functioning bit
 (0 3)  (474 339)  (474 339)  routing T_9_21.glb_netwk_7 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (22 3)  (496 339)  (496 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (497 339)  (497 339)  routing T_9_21.sp12_h_r_14 <X> T_9_21.lc_trk_g0_6
 (28 3)  (502 339)  (502 339)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 339)  (503 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (515 339)  (515 339)  LC_1 Logic Functioning bit
 (43 3)  (517 339)  (517 339)  LC_1 Logic Functioning bit
 (45 3)  (519 339)  (519 339)  LC_1 Logic Functioning bit
 (1 4)  (475 340)  (475 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (476 340)  (476 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (495 340)  (495 340)  routing T_9_21.wire_logic_cluster/lc_3/out <X> T_9_21.lc_trk_g1_3
 (22 4)  (496 340)  (496 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (499 340)  (499 340)  routing T_9_21.wire_logic_cluster/lc_2/out <X> T_9_21.lc_trk_g1_2
 (26 4)  (500 340)  (500 340)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (501 340)  (501 340)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 340)  (503 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 340)  (506 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (511 340)  (511 340)  LC_2 Logic Functioning bit
 (39 4)  (513 340)  (513 340)  LC_2 Logic Functioning bit
 (44 4)  (518 340)  (518 340)  LC_2 Logic Functioning bit
 (45 4)  (519 340)  (519 340)  LC_2 Logic Functioning bit
 (1 5)  (475 341)  (475 341)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.wire_logic_cluster/lc_7/cen
 (22 5)  (496 341)  (496 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (500 341)  (500 341)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 341)  (503 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 341)  (504 341)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (41 5)  (515 341)  (515 341)  LC_2 Logic Functioning bit
 (43 5)  (517 341)  (517 341)  LC_2 Logic Functioning bit
 (45 5)  (519 341)  (519 341)  LC_2 Logic Functioning bit
 (17 6)  (491 342)  (491 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (492 342)  (492 342)  routing T_9_21.wire_logic_cluster/lc_5/out <X> T_9_21.lc_trk_g1_5
 (25 6)  (499 342)  (499 342)  routing T_9_21.wire_logic_cluster/lc_6/out <X> T_9_21.lc_trk_g1_6
 (27 6)  (501 342)  (501 342)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 342)  (503 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 342)  (506 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (511 342)  (511 342)  LC_3 Logic Functioning bit
 (39 6)  (513 342)  (513 342)  LC_3 Logic Functioning bit
 (44 6)  (518 342)  (518 342)  LC_3 Logic Functioning bit
 (45 6)  (519 342)  (519 342)  LC_3 Logic Functioning bit
 (22 7)  (496 343)  (496 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (502 343)  (502 343)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 343)  (503 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (504 343)  (504 343)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (41 7)  (515 343)  (515 343)  LC_3 Logic Functioning bit
 (43 7)  (517 343)  (517 343)  LC_3 Logic Functioning bit
 (45 7)  (519 343)  (519 343)  LC_3 Logic Functioning bit
 (15 8)  (489 344)  (489 344)  routing T_9_21.sp4_v_t_28 <X> T_9_21.lc_trk_g2_1
 (16 8)  (490 344)  (490 344)  routing T_9_21.sp4_v_t_28 <X> T_9_21.lc_trk_g2_1
 (17 8)  (491 344)  (491 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (500 344)  (500 344)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 344)  (501 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 344)  (502 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 344)  (503 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 344)  (504 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 344)  (506 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (511 344)  (511 344)  LC_4 Logic Functioning bit
 (39 8)  (513 344)  (513 344)  LC_4 Logic Functioning bit
 (44 8)  (518 344)  (518 344)  LC_4 Logic Functioning bit
 (45 8)  (519 344)  (519 344)  LC_4 Logic Functioning bit
 (26 9)  (500 345)  (500 345)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 345)  (503 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (515 345)  (515 345)  LC_4 Logic Functioning bit
 (43 9)  (517 345)  (517 345)  LC_4 Logic Functioning bit
 (45 9)  (519 345)  (519 345)  LC_4 Logic Functioning bit
 (9 10)  (483 346)  (483 346)  routing T_9_21.sp4_v_b_7 <X> T_9_21.sp4_h_l_42
 (27 10)  (501 346)  (501 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 346)  (503 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 346)  (504 346)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 346)  (506 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (511 346)  (511 346)  LC_5 Logic Functioning bit
 (39 10)  (513 346)  (513 346)  LC_5 Logic Functioning bit
 (44 10)  (518 346)  (518 346)  LC_5 Logic Functioning bit
 (45 10)  (519 346)  (519 346)  LC_5 Logic Functioning bit
 (28 11)  (502 347)  (502 347)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 347)  (503 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (515 347)  (515 347)  LC_5 Logic Functioning bit
 (43 11)  (517 347)  (517 347)  LC_5 Logic Functioning bit
 (45 11)  (519 347)  (519 347)  LC_5 Logic Functioning bit
 (14 12)  (488 348)  (488 348)  routing T_9_21.wire_logic_cluster/lc_0/out <X> T_9_21.lc_trk_g3_0
 (17 12)  (491 348)  (491 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 348)  (492 348)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g3_1
 (26 12)  (500 348)  (500 348)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (501 348)  (501 348)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 348)  (503 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 348)  (504 348)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 348)  (506 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (511 348)  (511 348)  LC_6 Logic Functioning bit
 (39 12)  (513 348)  (513 348)  LC_6 Logic Functioning bit
 (44 12)  (518 348)  (518 348)  LC_6 Logic Functioning bit
 (45 12)  (519 348)  (519 348)  LC_6 Logic Functioning bit
 (17 13)  (491 349)  (491 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (500 349)  (500 349)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 349)  (503 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 349)  (504 349)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (41 13)  (515 349)  (515 349)  LC_6 Logic Functioning bit
 (43 13)  (517 349)  (517 349)  LC_6 Logic Functioning bit
 (45 13)  (519 349)  (519 349)  LC_6 Logic Functioning bit
 (1 14)  (475 350)  (475 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (10 14)  (484 350)  (484 350)  routing T_9_21.sp4_v_b_5 <X> T_9_21.sp4_h_l_47
 (14 14)  (488 350)  (488 350)  routing T_9_21.wire_logic_cluster/lc_4/out <X> T_9_21.lc_trk_g3_4
 (21 14)  (495 350)  (495 350)  routing T_9_21.wire_logic_cluster/lc_7/out <X> T_9_21.lc_trk_g3_7
 (22 14)  (496 350)  (496 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (501 350)  (501 350)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 350)  (502 350)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 350)  (503 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 350)  (504 350)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (506 350)  (506 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (511 350)  (511 350)  LC_7 Logic Functioning bit
 (39 14)  (513 350)  (513 350)  LC_7 Logic Functioning bit
 (44 14)  (518 350)  (518 350)  LC_7 Logic Functioning bit
 (45 14)  (519 350)  (519 350)  LC_7 Logic Functioning bit
 (4 15)  (478 351)  (478 351)  routing T_9_21.sp4_v_b_4 <X> T_9_21.sp4_h_l_44
 (17 15)  (491 351)  (491 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (502 351)  (502 351)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 351)  (503 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 351)  (504 351)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (41 15)  (515 351)  (515 351)  LC_7 Logic Functioning bit
 (43 15)  (517 351)  (517 351)  LC_7 Logic Functioning bit
 (45 15)  (519 351)  (519 351)  LC_7 Logic Functioning bit


LogicTile_10_21

 (21 0)  (549 336)  (549 336)  routing T_10_21.lft_op_3 <X> T_10_21.lc_trk_g0_3
 (22 0)  (550 336)  (550 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (552 336)  (552 336)  routing T_10_21.lft_op_3 <X> T_10_21.lc_trk_g0_3
 (25 0)  (553 336)  (553 336)  routing T_10_21.lft_op_2 <X> T_10_21.lc_trk_g0_2
 (27 0)  (555 336)  (555 336)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 336)  (557 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (37 0)  (565 336)  (565 336)  LC_0 Logic Functioning bit
 (38 0)  (566 336)  (566 336)  LC_0 Logic Functioning bit
 (41 0)  (569 336)  (569 336)  LC_0 Logic Functioning bit
 (42 0)  (570 336)  (570 336)  LC_0 Logic Functioning bit
 (44 0)  (572 336)  (572 336)  LC_0 Logic Functioning bit
 (45 0)  (573 336)  (573 336)  LC_0 Logic Functioning bit
 (22 1)  (550 337)  (550 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (552 337)  (552 337)  routing T_10_21.lft_op_2 <X> T_10_21.lc_trk_g0_2
 (32 1)  (560 337)  (560 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (563 337)  (563 337)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.input_2_0
 (37 1)  (565 337)  (565 337)  LC_0 Logic Functioning bit
 (38 1)  (566 337)  (566 337)  LC_0 Logic Functioning bit
 (41 1)  (569 337)  (569 337)  LC_0 Logic Functioning bit
 (42 1)  (570 337)  (570 337)  LC_0 Logic Functioning bit
 (45 1)  (573 337)  (573 337)  LC_0 Logic Functioning bit
 (48 1)  (576 337)  (576 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (528 338)  (528 338)  routing T_10_21.glb_netwk_7 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (1 2)  (529 338)  (529 338)  routing T_10_21.glb_netwk_7 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (530 338)  (530 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (549 338)  (549 338)  routing T_10_21.lft_op_7 <X> T_10_21.lc_trk_g0_7
 (22 2)  (550 338)  (550 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (552 338)  (552 338)  routing T_10_21.lft_op_7 <X> T_10_21.lc_trk_g0_7
 (25 2)  (553 338)  (553 338)  routing T_10_21.lft_op_6 <X> T_10_21.lc_trk_g0_6
 (27 2)  (555 338)  (555 338)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 338)  (557 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (560 338)  (560 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (564 338)  (564 338)  LC_1 Logic Functioning bit
 (39 2)  (567 338)  (567 338)  LC_1 Logic Functioning bit
 (41 2)  (569 338)  (569 338)  LC_1 Logic Functioning bit
 (42 2)  (570 338)  (570 338)  LC_1 Logic Functioning bit
 (44 2)  (572 338)  (572 338)  LC_1 Logic Functioning bit
 (45 2)  (573 338)  (573 338)  LC_1 Logic Functioning bit
 (47 2)  (575 338)  (575 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (528 339)  (528 339)  routing T_10_21.glb_netwk_7 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (22 3)  (550 339)  (550 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (552 339)  (552 339)  routing T_10_21.lft_op_6 <X> T_10_21.lc_trk_g0_6
 (32 3)  (560 339)  (560 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (563 339)  (563 339)  routing T_10_21.lc_trk_g0_3 <X> T_10_21.input_2_1
 (36 3)  (564 339)  (564 339)  LC_1 Logic Functioning bit
 (39 3)  (567 339)  (567 339)  LC_1 Logic Functioning bit
 (41 3)  (569 339)  (569 339)  LC_1 Logic Functioning bit
 (42 3)  (570 339)  (570 339)  LC_1 Logic Functioning bit
 (45 3)  (573 339)  (573 339)  LC_1 Logic Functioning bit
 (1 4)  (529 340)  (529 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 4)  (542 340)  (542 340)  routing T_10_21.lft_op_0 <X> T_10_21.lc_trk_g1_0
 (15 4)  (543 340)  (543 340)  routing T_10_21.lft_op_1 <X> T_10_21.lc_trk_g1_1
 (17 4)  (545 340)  (545 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (546 340)  (546 340)  routing T_10_21.lft_op_1 <X> T_10_21.lc_trk_g1_1
 (27 4)  (555 340)  (555 340)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 340)  (557 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 340)  (558 340)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 340)  (560 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (564 340)  (564 340)  LC_2 Logic Functioning bit
 (39 4)  (567 340)  (567 340)  LC_2 Logic Functioning bit
 (41 4)  (569 340)  (569 340)  LC_2 Logic Functioning bit
 (42 4)  (570 340)  (570 340)  LC_2 Logic Functioning bit
 (44 4)  (572 340)  (572 340)  LC_2 Logic Functioning bit
 (45 4)  (573 340)  (573 340)  LC_2 Logic Functioning bit
 (15 5)  (543 341)  (543 341)  routing T_10_21.lft_op_0 <X> T_10_21.lc_trk_g1_0
 (17 5)  (545 341)  (545 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (32 5)  (560 341)  (560 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (563 341)  (563 341)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.input_2_2
 (36 5)  (564 341)  (564 341)  LC_2 Logic Functioning bit
 (39 5)  (567 341)  (567 341)  LC_2 Logic Functioning bit
 (41 5)  (569 341)  (569 341)  LC_2 Logic Functioning bit
 (42 5)  (570 341)  (570 341)  LC_2 Logic Functioning bit
 (45 5)  (573 341)  (573 341)  LC_2 Logic Functioning bit
 (47 5)  (575 341)  (575 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (542 342)  (542 342)  routing T_10_21.lft_op_4 <X> T_10_21.lc_trk_g1_4
 (15 6)  (543 342)  (543 342)  routing T_10_21.lft_op_5 <X> T_10_21.lc_trk_g1_5
 (17 6)  (545 342)  (545 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (546 342)  (546 342)  routing T_10_21.lft_op_5 <X> T_10_21.lc_trk_g1_5
 (27 6)  (555 342)  (555 342)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 342)  (557 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 342)  (558 342)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (560 342)  (560 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (564 342)  (564 342)  LC_3 Logic Functioning bit
 (39 6)  (567 342)  (567 342)  LC_3 Logic Functioning bit
 (41 6)  (569 342)  (569 342)  LC_3 Logic Functioning bit
 (42 6)  (570 342)  (570 342)  LC_3 Logic Functioning bit
 (44 6)  (572 342)  (572 342)  LC_3 Logic Functioning bit
 (45 6)  (573 342)  (573 342)  LC_3 Logic Functioning bit
 (15 7)  (543 343)  (543 343)  routing T_10_21.lft_op_4 <X> T_10_21.lc_trk_g1_4
 (17 7)  (545 343)  (545 343)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (32 7)  (560 343)  (560 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (563 343)  (563 343)  routing T_10_21.lc_trk_g0_3 <X> T_10_21.input_2_3
 (36 7)  (564 343)  (564 343)  LC_3 Logic Functioning bit
 (39 7)  (567 343)  (567 343)  LC_3 Logic Functioning bit
 (41 7)  (569 343)  (569 343)  LC_3 Logic Functioning bit
 (42 7)  (570 343)  (570 343)  LC_3 Logic Functioning bit
 (45 7)  (573 343)  (573 343)  LC_3 Logic Functioning bit
 (47 7)  (575 343)  (575 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (576 343)  (576 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (555 344)  (555 344)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 344)  (557 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (558 344)  (558 344)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (560 344)  (560 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (563 344)  (563 344)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.input_2_4
 (36 8)  (564 344)  (564 344)  LC_4 Logic Functioning bit
 (39 8)  (567 344)  (567 344)  LC_4 Logic Functioning bit
 (41 8)  (569 344)  (569 344)  LC_4 Logic Functioning bit
 (42 8)  (570 344)  (570 344)  LC_4 Logic Functioning bit
 (44 8)  (572 344)  (572 344)  LC_4 Logic Functioning bit
 (45 8)  (573 344)  (573 344)  LC_4 Logic Functioning bit
 (51 8)  (579 344)  (579 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (32 9)  (560 345)  (560 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (563 345)  (563 345)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.input_2_4
 (36 9)  (564 345)  (564 345)  LC_4 Logic Functioning bit
 (39 9)  (567 345)  (567 345)  LC_4 Logic Functioning bit
 (41 9)  (569 345)  (569 345)  LC_4 Logic Functioning bit
 (42 9)  (570 345)  (570 345)  LC_4 Logic Functioning bit
 (45 9)  (573 345)  (573 345)  LC_4 Logic Functioning bit
 (51 9)  (579 345)  (579 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (555 346)  (555 346)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 346)  (557 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 346)  (558 346)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (560 346)  (560 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (563 346)  (563 346)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.input_2_5
 (36 10)  (564 346)  (564 346)  LC_5 Logic Functioning bit
 (39 10)  (567 346)  (567 346)  LC_5 Logic Functioning bit
 (41 10)  (569 346)  (569 346)  LC_5 Logic Functioning bit
 (42 10)  (570 346)  (570 346)  LC_5 Logic Functioning bit
 (44 10)  (572 346)  (572 346)  LC_5 Logic Functioning bit
 (45 10)  (573 346)  (573 346)  LC_5 Logic Functioning bit
 (51 10)  (579 346)  (579 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (32 11)  (560 347)  (560 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (563 347)  (563 347)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.input_2_5
 (36 11)  (564 347)  (564 347)  LC_5 Logic Functioning bit
 (39 11)  (567 347)  (567 347)  LC_5 Logic Functioning bit
 (41 11)  (569 347)  (569 347)  LC_5 Logic Functioning bit
 (42 11)  (570 347)  (570 347)  LC_5 Logic Functioning bit
 (45 11)  (573 347)  (573 347)  LC_5 Logic Functioning bit
 (51 11)  (579 347)  (579 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (543 348)  (543 348)  routing T_10_21.tnl_op_1 <X> T_10_21.lc_trk_g3_1
 (17 12)  (545 348)  (545 348)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (555 348)  (555 348)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (556 348)  (556 348)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 348)  (557 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (560 348)  (560 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (563 348)  (563 348)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.input_2_6
 (36 12)  (564 348)  (564 348)  LC_6 Logic Functioning bit
 (39 12)  (567 348)  (567 348)  LC_6 Logic Functioning bit
 (41 12)  (569 348)  (569 348)  LC_6 Logic Functioning bit
 (42 12)  (570 348)  (570 348)  LC_6 Logic Functioning bit
 (44 12)  (572 348)  (572 348)  LC_6 Logic Functioning bit
 (45 12)  (573 348)  (573 348)  LC_6 Logic Functioning bit
 (14 13)  (542 349)  (542 349)  routing T_10_21.tnl_op_0 <X> T_10_21.lc_trk_g3_0
 (15 13)  (543 349)  (543 349)  routing T_10_21.tnl_op_0 <X> T_10_21.lc_trk_g3_0
 (17 13)  (545 349)  (545 349)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (546 349)  (546 349)  routing T_10_21.tnl_op_1 <X> T_10_21.lc_trk_g3_1
 (32 13)  (560 349)  (560 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (563 349)  (563 349)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.input_2_6
 (36 13)  (564 349)  (564 349)  LC_6 Logic Functioning bit
 (39 13)  (567 349)  (567 349)  LC_6 Logic Functioning bit
 (41 13)  (569 349)  (569 349)  LC_6 Logic Functioning bit
 (42 13)  (570 349)  (570 349)  LC_6 Logic Functioning bit
 (45 13)  (573 349)  (573 349)  LC_6 Logic Functioning bit
 (48 13)  (576 349)  (576 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (579 349)  (579 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (529 350)  (529 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (4 14)  (532 350)  (532 350)  routing T_10_21.sp4_h_r_9 <X> T_10_21.sp4_v_t_44
 (27 14)  (555 350)  (555 350)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (556 350)  (556 350)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 350)  (557 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (560 350)  (560 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (563 350)  (563 350)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.input_2_7
 (36 14)  (564 350)  (564 350)  LC_7 Logic Functioning bit
 (39 14)  (567 350)  (567 350)  LC_7 Logic Functioning bit
 (41 14)  (569 350)  (569 350)  LC_7 Logic Functioning bit
 (42 14)  (570 350)  (570 350)  LC_7 Logic Functioning bit
 (44 14)  (572 350)  (572 350)  LC_7 Logic Functioning bit
 (45 14)  (573 350)  (573 350)  LC_7 Logic Functioning bit
 (5 15)  (533 351)  (533 351)  routing T_10_21.sp4_h_r_9 <X> T_10_21.sp4_v_t_44
 (32 15)  (560 351)  (560 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (563 351)  (563 351)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.input_2_7
 (36 15)  (564 351)  (564 351)  LC_7 Logic Functioning bit
 (39 15)  (567 351)  (567 351)  LC_7 Logic Functioning bit
 (41 15)  (569 351)  (569 351)  LC_7 Logic Functioning bit
 (42 15)  (570 351)  (570 351)  LC_7 Logic Functioning bit
 (45 15)  (573 351)  (573 351)  LC_7 Logic Functioning bit
 (48 15)  (576 351)  (576 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_21

 (22 1)  (716 337)  (716 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (718 337)  (718 337)  routing T_13_21.bot_op_2 <X> T_13_21.lc_trk_g0_2
 (15 2)  (709 338)  (709 338)  routing T_13_21.bot_op_5 <X> T_13_21.lc_trk_g0_5
 (17 2)  (711 338)  (711 338)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 4)  (721 340)  (721 340)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 340)  (723 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (725 340)  (725 340)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (726 340)  (726 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (730 340)  (730 340)  LC_2 Logic Functioning bit
 (38 4)  (732 340)  (732 340)  LC_2 Logic Functioning bit
 (52 4)  (746 340)  (746 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (716 341)  (716 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (717 341)  (717 341)  routing T_13_21.sp4_v_b_18 <X> T_13_21.lc_trk_g1_2
 (24 5)  (718 341)  (718 341)  routing T_13_21.sp4_v_b_18 <X> T_13_21.lc_trk_g1_2
 (30 5)  (724 341)  (724 341)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (730 341)  (730 341)  LC_2 Logic Functioning bit
 (38 5)  (732 341)  (732 341)  LC_2 Logic Functioning bit
 (27 12)  (721 348)  (721 348)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 348)  (723 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (725 348)  (725 348)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 348)  (726 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (731 348)  (731 348)  LC_6 Logic Functioning bit
 (39 12)  (733 348)  (733 348)  LC_6 Logic Functioning bit
 (41 12)  (735 348)  (735 348)  LC_6 Logic Functioning bit
 (43 12)  (737 348)  (737 348)  LC_6 Logic Functioning bit
 (48 12)  (742 348)  (742 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (720 349)  (720 349)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 349)  (723 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 349)  (724 349)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (37 13)  (731 349)  (731 349)  LC_6 Logic Functioning bit
 (39 13)  (733 349)  (733 349)  LC_6 Logic Functioning bit
 (40 13)  (734 349)  (734 349)  LC_6 Logic Functioning bit
 (42 13)  (736 349)  (736 349)  LC_6 Logic Functioning bit
 (47 13)  (741 349)  (741 349)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (742 349)  (742 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (26 14)  (720 350)  (720 350)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (37 14)  (731 350)  (731 350)  LC_7 Logic Functioning bit
 (39 14)  (733 350)  (733 350)  LC_7 Logic Functioning bit
 (40 14)  (734 350)  (734 350)  LC_7 Logic Functioning bit
 (42 14)  (736 350)  (736 350)  LC_7 Logic Functioning bit
 (48 14)  (742 350)  (742 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (745 350)  (745 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (29 15)  (723 351)  (723 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (730 351)  (730 351)  LC_7 Logic Functioning bit
 (38 15)  (732 351)  (732 351)  LC_7 Logic Functioning bit
 (41 15)  (735 351)  (735 351)  LC_7 Logic Functioning bit
 (43 15)  (737 351)  (737 351)  LC_7 Logic Functioning bit


IpCon_Tile_25_21

 (36 0)  (1366 336)  (1366 336)  LC_0 Logic Functioning bit
 (37 0)  (1367 336)  (1367 336)  LC_0 Logic Functioning bit
 (42 0)  (1372 336)  (1372 336)  LC_0 Logic Functioning bit
 (43 0)  (1373 336)  (1373 336)  LC_0 Logic Functioning bit
 (50 0)  (1380 336)  (1380 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 337)  (1366 337)  LC_0 Logic Functioning bit
 (37 1)  (1367 337)  (1367 337)  LC_0 Logic Functioning bit
 (42 1)  (1372 337)  (1372 337)  LC_0 Logic Functioning bit
 (43 1)  (1373 337)  (1373 337)  LC_0 Logic Functioning bit
 (36 2)  (1366 338)  (1366 338)  LC_1 Logic Functioning bit
 (37 2)  (1367 338)  (1367 338)  LC_1 Logic Functioning bit
 (42 2)  (1372 338)  (1372 338)  LC_1 Logic Functioning bit
 (43 2)  (1373 338)  (1373 338)  LC_1 Logic Functioning bit
 (50 2)  (1380 338)  (1380 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 339)  (1366 339)  LC_1 Logic Functioning bit
 (37 3)  (1367 339)  (1367 339)  LC_1 Logic Functioning bit
 (42 3)  (1372 339)  (1372 339)  LC_1 Logic Functioning bit
 (43 3)  (1373 339)  (1373 339)  LC_1 Logic Functioning bit
 (36 4)  (1366 340)  (1366 340)  LC_2 Logic Functioning bit
 (37 4)  (1367 340)  (1367 340)  LC_2 Logic Functioning bit
 (42 4)  (1372 340)  (1372 340)  LC_2 Logic Functioning bit
 (43 4)  (1373 340)  (1373 340)  LC_2 Logic Functioning bit
 (50 4)  (1380 340)  (1380 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 341)  (1366 341)  LC_2 Logic Functioning bit
 (37 5)  (1367 341)  (1367 341)  LC_2 Logic Functioning bit
 (42 5)  (1372 341)  (1372 341)  LC_2 Logic Functioning bit
 (43 5)  (1373 341)  (1373 341)  LC_2 Logic Functioning bit
 (36 6)  (1366 342)  (1366 342)  LC_3 Logic Functioning bit
 (37 6)  (1367 342)  (1367 342)  LC_3 Logic Functioning bit
 (42 6)  (1372 342)  (1372 342)  LC_3 Logic Functioning bit
 (43 6)  (1373 342)  (1373 342)  LC_3 Logic Functioning bit
 (50 6)  (1380 342)  (1380 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 343)  (1366 343)  LC_3 Logic Functioning bit
 (37 7)  (1367 343)  (1367 343)  LC_3 Logic Functioning bit
 (42 7)  (1372 343)  (1372 343)  LC_3 Logic Functioning bit
 (43 7)  (1373 343)  (1373 343)  LC_3 Logic Functioning bit
 (36 8)  (1366 344)  (1366 344)  LC_4 Logic Functioning bit
 (37 8)  (1367 344)  (1367 344)  LC_4 Logic Functioning bit
 (42 8)  (1372 344)  (1372 344)  LC_4 Logic Functioning bit
 (43 8)  (1373 344)  (1373 344)  LC_4 Logic Functioning bit
 (50 8)  (1380 344)  (1380 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 345)  (1366 345)  LC_4 Logic Functioning bit
 (37 9)  (1367 345)  (1367 345)  LC_4 Logic Functioning bit
 (42 9)  (1372 345)  (1372 345)  LC_4 Logic Functioning bit
 (43 9)  (1373 345)  (1373 345)  LC_4 Logic Functioning bit
 (36 10)  (1366 346)  (1366 346)  LC_5 Logic Functioning bit
 (37 10)  (1367 346)  (1367 346)  LC_5 Logic Functioning bit
 (42 10)  (1372 346)  (1372 346)  LC_5 Logic Functioning bit
 (43 10)  (1373 346)  (1373 346)  LC_5 Logic Functioning bit
 (50 10)  (1380 346)  (1380 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 347)  (1366 347)  LC_5 Logic Functioning bit
 (37 11)  (1367 347)  (1367 347)  LC_5 Logic Functioning bit
 (42 11)  (1372 347)  (1372 347)  LC_5 Logic Functioning bit
 (43 11)  (1373 347)  (1373 347)  LC_5 Logic Functioning bit
 (36 12)  (1366 348)  (1366 348)  LC_6 Logic Functioning bit
 (37 12)  (1367 348)  (1367 348)  LC_6 Logic Functioning bit
 (42 12)  (1372 348)  (1372 348)  LC_6 Logic Functioning bit
 (43 12)  (1373 348)  (1373 348)  LC_6 Logic Functioning bit
 (50 12)  (1380 348)  (1380 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 349)  (1366 349)  LC_6 Logic Functioning bit
 (37 13)  (1367 349)  (1367 349)  LC_6 Logic Functioning bit
 (42 13)  (1372 349)  (1372 349)  LC_6 Logic Functioning bit
 (43 13)  (1373 349)  (1373 349)  LC_6 Logic Functioning bit
 (36 14)  (1366 350)  (1366 350)  LC_7 Logic Functioning bit
 (37 14)  (1367 350)  (1367 350)  LC_7 Logic Functioning bit
 (42 14)  (1372 350)  (1372 350)  LC_7 Logic Functioning bit
 (43 14)  (1373 350)  (1373 350)  LC_7 Logic Functioning bit
 (50 14)  (1380 350)  (1380 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 351)  (1366 351)  LC_7 Logic Functioning bit
 (37 15)  (1367 351)  (1367 351)  LC_7 Logic Functioning bit
 (42 15)  (1372 351)  (1372 351)  LC_7 Logic Functioning bit
 (43 15)  (1373 351)  (1373 351)  LC_7 Logic Functioning bit


IpCon_Tile_0_20

 (36 0)  (36 320)  (36 320)  LC_0 Logic Functioning bit
 (37 0)  (37 320)  (37 320)  LC_0 Logic Functioning bit
 (42 0)  (42 320)  (42 320)  LC_0 Logic Functioning bit
 (43 0)  (43 320)  (43 320)  LC_0 Logic Functioning bit
 (50 0)  (50 320)  (50 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 321)  (36 321)  LC_0 Logic Functioning bit
 (37 1)  (37 321)  (37 321)  LC_0 Logic Functioning bit
 (42 1)  (42 321)  (42 321)  LC_0 Logic Functioning bit
 (43 1)  (43 321)  (43 321)  LC_0 Logic Functioning bit
 (36 2)  (36 322)  (36 322)  LC_1 Logic Functioning bit
 (37 2)  (37 322)  (37 322)  LC_1 Logic Functioning bit
 (42 2)  (42 322)  (42 322)  LC_1 Logic Functioning bit
 (43 2)  (43 322)  (43 322)  LC_1 Logic Functioning bit
 (50 2)  (50 322)  (50 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 323)  (36 323)  LC_1 Logic Functioning bit
 (37 3)  (37 323)  (37 323)  LC_1 Logic Functioning bit
 (42 3)  (42 323)  (42 323)  LC_1 Logic Functioning bit
 (43 3)  (43 323)  (43 323)  LC_1 Logic Functioning bit
 (36 4)  (36 324)  (36 324)  LC_2 Logic Functioning bit
 (37 4)  (37 324)  (37 324)  LC_2 Logic Functioning bit
 (42 4)  (42 324)  (42 324)  LC_2 Logic Functioning bit
 (43 4)  (43 324)  (43 324)  LC_2 Logic Functioning bit
 (50 4)  (50 324)  (50 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 325)  (36 325)  LC_2 Logic Functioning bit
 (37 5)  (37 325)  (37 325)  LC_2 Logic Functioning bit
 (42 5)  (42 325)  (42 325)  LC_2 Logic Functioning bit
 (43 5)  (43 325)  (43 325)  LC_2 Logic Functioning bit
 (36 6)  (36 326)  (36 326)  LC_3 Logic Functioning bit
 (37 6)  (37 326)  (37 326)  LC_3 Logic Functioning bit
 (42 6)  (42 326)  (42 326)  LC_3 Logic Functioning bit
 (43 6)  (43 326)  (43 326)  LC_3 Logic Functioning bit
 (50 6)  (50 326)  (50 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 327)  (36 327)  LC_3 Logic Functioning bit
 (37 7)  (37 327)  (37 327)  LC_3 Logic Functioning bit
 (42 7)  (42 327)  (42 327)  LC_3 Logic Functioning bit
 (43 7)  (43 327)  (43 327)  LC_3 Logic Functioning bit
 (36 8)  (36 328)  (36 328)  LC_4 Logic Functioning bit
 (37 8)  (37 328)  (37 328)  LC_4 Logic Functioning bit
 (42 8)  (42 328)  (42 328)  LC_4 Logic Functioning bit
 (43 8)  (43 328)  (43 328)  LC_4 Logic Functioning bit
 (50 8)  (50 328)  (50 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 329)  (36 329)  LC_4 Logic Functioning bit
 (37 9)  (37 329)  (37 329)  LC_4 Logic Functioning bit
 (42 9)  (42 329)  (42 329)  LC_4 Logic Functioning bit
 (43 9)  (43 329)  (43 329)  LC_4 Logic Functioning bit
 (36 10)  (36 330)  (36 330)  LC_5 Logic Functioning bit
 (37 10)  (37 330)  (37 330)  LC_5 Logic Functioning bit
 (42 10)  (42 330)  (42 330)  LC_5 Logic Functioning bit
 (43 10)  (43 330)  (43 330)  LC_5 Logic Functioning bit
 (50 10)  (50 330)  (50 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 331)  (36 331)  LC_5 Logic Functioning bit
 (37 11)  (37 331)  (37 331)  LC_5 Logic Functioning bit
 (42 11)  (42 331)  (42 331)  LC_5 Logic Functioning bit
 (43 11)  (43 331)  (43 331)  LC_5 Logic Functioning bit
 (36 12)  (36 332)  (36 332)  LC_6 Logic Functioning bit
 (37 12)  (37 332)  (37 332)  LC_6 Logic Functioning bit
 (42 12)  (42 332)  (42 332)  LC_6 Logic Functioning bit
 (43 12)  (43 332)  (43 332)  LC_6 Logic Functioning bit
 (50 12)  (50 332)  (50 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 333)  (36 333)  LC_6 Logic Functioning bit
 (37 13)  (37 333)  (37 333)  LC_6 Logic Functioning bit
 (42 13)  (42 333)  (42 333)  LC_6 Logic Functioning bit
 (43 13)  (43 333)  (43 333)  LC_6 Logic Functioning bit
 (36 14)  (36 334)  (36 334)  LC_7 Logic Functioning bit
 (37 14)  (37 334)  (37 334)  LC_7 Logic Functioning bit
 (42 14)  (42 334)  (42 334)  LC_7 Logic Functioning bit
 (43 14)  (43 334)  (43 334)  LC_7 Logic Functioning bit
 (50 14)  (50 334)  (50 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 335)  (36 335)  LC_7 Logic Functioning bit
 (37 15)  (37 335)  (37 335)  LC_7 Logic Functioning bit
 (42 15)  (42 335)  (42 335)  LC_7 Logic Functioning bit
 (43 15)  (43 335)  (43 335)  LC_7 Logic Functioning bit


LogicTile_2_20

 (26 0)  (134 320)  (134 320)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (135 320)  (135 320)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (136 320)  (136 320)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 320)  (137 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 320)  (138 320)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (139 320)  (139 320)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 320)  (140 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 320)  (141 320)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (143 320)  (143 320)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.input_2_0
 (36 0)  (144 320)  (144 320)  LC_0 Logic Functioning bit
 (38 0)  (146 320)  (146 320)  LC_0 Logic Functioning bit
 (39 0)  (147 320)  (147 320)  LC_0 Logic Functioning bit
 (45 0)  (153 320)  (153 320)  LC_0 Logic Functioning bit
 (48 0)  (156 320)  (156 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (28 1)  (136 321)  (136 321)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 321)  (137 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 321)  (139 321)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 321)  (140 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (141 321)  (141 321)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.input_2_0
 (35 1)  (143 321)  (143 321)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.input_2_0
 (36 1)  (144 321)  (144 321)  LC_0 Logic Functioning bit
 (37 1)  (145 321)  (145 321)  LC_0 Logic Functioning bit
 (39 1)  (147 321)  (147 321)  LC_0 Logic Functioning bit
 (45 1)  (153 321)  (153 321)  LC_0 Logic Functioning bit
 (0 2)  (108 322)  (108 322)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (1 2)  (109 322)  (109 322)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (2 2)  (110 322)  (110 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (134 322)  (134 322)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (136 322)  (136 322)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 322)  (137 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 322)  (138 322)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 322)  (140 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 322)  (141 322)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (143 322)  (143 322)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_1
 (36 2)  (144 322)  (144 322)  LC_1 Logic Functioning bit
 (38 2)  (146 322)  (146 322)  LC_1 Logic Functioning bit
 (39 2)  (147 322)  (147 322)  LC_1 Logic Functioning bit
 (45 2)  (153 322)  (153 322)  LC_1 Logic Functioning bit
 (0 3)  (108 323)  (108 323)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (27 3)  (135 323)  (135 323)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 323)  (136 323)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 323)  (137 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 323)  (139 323)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 323)  (140 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (141 323)  (141 323)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_1
 (34 3)  (142 323)  (142 323)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_1
 (35 3)  (143 323)  (143 323)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_1
 (36 3)  (144 323)  (144 323)  LC_1 Logic Functioning bit
 (37 3)  (145 323)  (145 323)  LC_1 Logic Functioning bit
 (38 3)  (146 323)  (146 323)  LC_1 Logic Functioning bit
 (45 3)  (153 323)  (153 323)  LC_1 Logic Functioning bit
 (14 8)  (122 328)  (122 328)  routing T_2_20.bnl_op_0 <X> T_2_20.lc_trk_g2_0
 (25 8)  (133 328)  (133 328)  routing T_2_20.bnl_op_2 <X> T_2_20.lc_trk_g2_2
 (14 9)  (122 329)  (122 329)  routing T_2_20.bnl_op_0 <X> T_2_20.lc_trk_g2_0
 (17 9)  (125 329)  (125 329)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (130 329)  (130 329)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (133 329)  (133 329)  routing T_2_20.bnl_op_2 <X> T_2_20.lc_trk_g2_2
 (22 10)  (130 330)  (130 330)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (132 330)  (132 330)  routing T_2_20.tnr_op_7 <X> T_2_20.lc_trk_g2_7
 (26 10)  (134 330)  (134 330)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (136 330)  (136 330)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 330)  (137 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 330)  (138 330)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 330)  (140 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 330)  (141 330)  routing T_2_20.lc_trk_g3_1 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (142 330)  (142 330)  routing T_2_20.lc_trk_g3_1 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 330)  (143 330)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_5
 (36 10)  (144 330)  (144 330)  LC_5 Logic Functioning bit
 (38 10)  (146 330)  (146 330)  LC_5 Logic Functioning bit
 (39 10)  (147 330)  (147 330)  LC_5 Logic Functioning bit
 (45 10)  (153 330)  (153 330)  LC_5 Logic Functioning bit
 (17 11)  (125 331)  (125 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (130 331)  (130 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (131 331)  (131 331)  routing T_2_20.sp12_v_b_14 <X> T_2_20.lc_trk_g2_6
 (27 11)  (135 331)  (135 331)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 331)  (136 331)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 331)  (137 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (140 331)  (140 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (141 331)  (141 331)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_5
 (34 11)  (142 331)  (142 331)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_5
 (35 11)  (143 331)  (143 331)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_5
 (36 11)  (144 331)  (144 331)  LC_5 Logic Functioning bit
 (37 11)  (145 331)  (145 331)  LC_5 Logic Functioning bit
 (38 11)  (146 331)  (146 331)  LC_5 Logic Functioning bit
 (45 11)  (153 331)  (153 331)  LC_5 Logic Functioning bit
 (17 12)  (125 332)  (125 332)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (126 332)  (126 332)  routing T_2_20.bnl_op_1 <X> T_2_20.lc_trk_g3_1
 (18 13)  (126 333)  (126 333)  routing T_2_20.bnl_op_1 <X> T_2_20.lc_trk_g3_1
 (1 14)  (109 334)  (109 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (26 14)  (134 334)  (134 334)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (136 334)  (136 334)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 334)  (137 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 334)  (138 334)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 334)  (140 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 334)  (141 334)  routing T_2_20.lc_trk_g2_0 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (143 334)  (143 334)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_7
 (36 14)  (144 334)  (144 334)  LC_7 Logic Functioning bit
 (38 14)  (146 334)  (146 334)  LC_7 Logic Functioning bit
 (39 14)  (147 334)  (147 334)  LC_7 Logic Functioning bit
 (45 14)  (153 334)  (153 334)  LC_7 Logic Functioning bit
 (17 15)  (125 335)  (125 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (130 335)  (130 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (131 335)  (131 335)  routing T_2_20.sp12_v_b_14 <X> T_2_20.lc_trk_g3_6
 (27 15)  (135 335)  (135 335)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (136 335)  (136 335)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 335)  (137 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (140 335)  (140 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (141 335)  (141 335)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_7
 (34 15)  (142 335)  (142 335)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_7
 (35 15)  (143 335)  (143 335)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.input_2_7
 (36 15)  (144 335)  (144 335)  LC_7 Logic Functioning bit
 (37 15)  (145 335)  (145 335)  LC_7 Logic Functioning bit
 (38 15)  (146 335)  (146 335)  LC_7 Logic Functioning bit
 (45 15)  (153 335)  (153 335)  LC_7 Logic Functioning bit


LogicTile_3_20

 (14 0)  (176 320)  (176 320)  routing T_3_20.wire_logic_cluster/lc_0/out <X> T_3_20.lc_trk_g0_0
 (17 0)  (179 320)  (179 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (183 320)  (183 320)  routing T_3_20.wire_logic_cluster/lc_3/out <X> T_3_20.lc_trk_g0_3
 (22 0)  (184 320)  (184 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (187 320)  (187 320)  routing T_3_20.wire_logic_cluster/lc_2/out <X> T_3_20.lc_trk_g0_2
 (27 0)  (189 320)  (189 320)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 320)  (190 320)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 320)  (191 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (193 320)  (193 320)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 320)  (194 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 320)  (195 320)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (40 0)  (202 320)  (202 320)  LC_0 Logic Functioning bit
 (41 0)  (203 320)  (203 320)  LC_0 Logic Functioning bit
 (42 0)  (204 320)  (204 320)  LC_0 Logic Functioning bit
 (43 0)  (205 320)  (205 320)  LC_0 Logic Functioning bit
 (44 0)  (206 320)  (206 320)  LC_0 Logic Functioning bit
 (17 1)  (179 321)  (179 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (180 321)  (180 321)  routing T_3_20.sp4_r_v_b_34 <X> T_3_20.lc_trk_g0_1
 (22 1)  (184 321)  (184 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (192 321)  (192 321)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 321)  (194 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (202 321)  (202 321)  LC_0 Logic Functioning bit
 (41 1)  (203 321)  (203 321)  LC_0 Logic Functioning bit
 (42 1)  (204 321)  (204 321)  LC_0 Logic Functioning bit
 (43 1)  (205 321)  (205 321)  LC_0 Logic Functioning bit
 (49 1)  (211 321)  (211 321)  Carry_In_Mux bit 

 (14 2)  (176 322)  (176 322)  routing T_3_20.wire_logic_cluster/lc_4/out <X> T_3_20.lc_trk_g0_4
 (17 2)  (179 322)  (179 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (180 322)  (180 322)  routing T_3_20.wire_logic_cluster/lc_5/out <X> T_3_20.lc_trk_g0_5
 (21 2)  (183 322)  (183 322)  routing T_3_20.wire_logic_cluster/lc_7/out <X> T_3_20.lc_trk_g0_7
 (22 2)  (184 322)  (184 322)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (187 322)  (187 322)  routing T_3_20.wire_logic_cluster/lc_6/out <X> T_3_20.lc_trk_g0_6
 (27 2)  (189 322)  (189 322)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (190 322)  (190 322)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 322)  (191 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 322)  (192 322)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 322)  (193 322)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 322)  (194 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 322)  (195 322)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (40 2)  (202 322)  (202 322)  LC_1 Logic Functioning bit
 (41 2)  (203 322)  (203 322)  LC_1 Logic Functioning bit
 (42 2)  (204 322)  (204 322)  LC_1 Logic Functioning bit
 (43 2)  (205 322)  (205 322)  LC_1 Logic Functioning bit
 (44 2)  (206 322)  (206 322)  LC_1 Logic Functioning bit
 (17 3)  (179 323)  (179 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (184 323)  (184 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (192 323)  (192 323)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (194 323)  (194 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (195 323)  (195 323)  routing T_3_20.lc_trk_g2_1 <X> T_3_20.input_2_1
 (40 3)  (202 323)  (202 323)  LC_1 Logic Functioning bit
 (41 3)  (203 323)  (203 323)  LC_1 Logic Functioning bit
 (42 3)  (204 323)  (204 323)  LC_1 Logic Functioning bit
 (43 3)  (205 323)  (205 323)  LC_1 Logic Functioning bit
 (15 4)  (177 324)  (177 324)  routing T_3_20.sp4_h_r_1 <X> T_3_20.lc_trk_g1_1
 (16 4)  (178 324)  (178 324)  routing T_3_20.sp4_h_r_1 <X> T_3_20.lc_trk_g1_1
 (17 4)  (179 324)  (179 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (27 4)  (189 324)  (189 324)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 324)  (190 324)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 324)  (191 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 324)  (192 324)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (193 324)  (193 324)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 324)  (194 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (196 324)  (196 324)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (202 324)  (202 324)  LC_2 Logic Functioning bit
 (41 4)  (203 324)  (203 324)  LC_2 Logic Functioning bit
 (42 4)  (204 324)  (204 324)  LC_2 Logic Functioning bit
 (43 4)  (205 324)  (205 324)  LC_2 Logic Functioning bit
 (44 4)  (206 324)  (206 324)  LC_2 Logic Functioning bit
 (18 5)  (180 325)  (180 325)  routing T_3_20.sp4_h_r_1 <X> T_3_20.lc_trk_g1_1
 (31 5)  (193 325)  (193 325)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 325)  (194 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (197 325)  (197 325)  routing T_3_20.lc_trk_g0_2 <X> T_3_20.input_2_2
 (40 5)  (202 325)  (202 325)  LC_2 Logic Functioning bit
 (41 5)  (203 325)  (203 325)  LC_2 Logic Functioning bit
 (42 5)  (204 325)  (204 325)  LC_2 Logic Functioning bit
 (43 5)  (205 325)  (205 325)  LC_2 Logic Functioning bit
 (11 6)  (173 326)  (173 326)  routing T_3_20.sp4_v_b_2 <X> T_3_20.sp4_v_t_40
 (27 6)  (189 326)  (189 326)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (190 326)  (190 326)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 326)  (191 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 326)  (194 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 326)  (195 326)  routing T_3_20.lc_trk_g2_0 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (202 326)  (202 326)  LC_3 Logic Functioning bit
 (41 6)  (203 326)  (203 326)  LC_3 Logic Functioning bit
 (42 6)  (204 326)  (204 326)  LC_3 Logic Functioning bit
 (43 6)  (205 326)  (205 326)  LC_3 Logic Functioning bit
 (44 6)  (206 326)  (206 326)  LC_3 Logic Functioning bit
 (12 7)  (174 327)  (174 327)  routing T_3_20.sp4_v_b_2 <X> T_3_20.sp4_v_t_40
 (22 7)  (184 327)  (184 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (185 327)  (185 327)  routing T_3_20.sp4_v_b_22 <X> T_3_20.lc_trk_g1_6
 (24 7)  (186 327)  (186 327)  routing T_3_20.sp4_v_b_22 <X> T_3_20.lc_trk_g1_6
 (30 7)  (192 327)  (192 327)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (194 327)  (194 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 327)  (197 327)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.input_2_3
 (40 7)  (202 327)  (202 327)  LC_3 Logic Functioning bit
 (41 7)  (203 327)  (203 327)  LC_3 Logic Functioning bit
 (42 7)  (204 327)  (204 327)  LC_3 Logic Functioning bit
 (43 7)  (205 327)  (205 327)  LC_3 Logic Functioning bit
 (14 8)  (176 328)  (176 328)  routing T_3_20.bnl_op_0 <X> T_3_20.lc_trk_g2_0
 (17 8)  (179 328)  (179 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 328)  (180 328)  routing T_3_20.wire_logic_cluster/lc_1/out <X> T_3_20.lc_trk_g2_1
 (21 8)  (183 328)  (183 328)  routing T_3_20.bnl_op_3 <X> T_3_20.lc_trk_g2_3
 (22 8)  (184 328)  (184 328)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (187 328)  (187 328)  routing T_3_20.bnl_op_2 <X> T_3_20.lc_trk_g2_2
 (29 8)  (191 328)  (191 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (193 328)  (193 328)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 328)  (194 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 328)  (195 328)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 328)  (197 328)  routing T_3_20.lc_trk_g0_4 <X> T_3_20.input_2_4
 (40 8)  (202 328)  (202 328)  LC_4 Logic Functioning bit
 (41 8)  (203 328)  (203 328)  LC_4 Logic Functioning bit
 (42 8)  (204 328)  (204 328)  LC_4 Logic Functioning bit
 (43 8)  (205 328)  (205 328)  LC_4 Logic Functioning bit
 (44 8)  (206 328)  (206 328)  LC_4 Logic Functioning bit
 (14 9)  (176 329)  (176 329)  routing T_3_20.bnl_op_0 <X> T_3_20.lc_trk_g2_0
 (17 9)  (179 329)  (179 329)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (183 329)  (183 329)  routing T_3_20.bnl_op_3 <X> T_3_20.lc_trk_g2_3
 (22 9)  (184 329)  (184 329)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (187 329)  (187 329)  routing T_3_20.bnl_op_2 <X> T_3_20.lc_trk_g2_2
 (31 9)  (193 329)  (193 329)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (194 329)  (194 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (40 9)  (202 329)  (202 329)  LC_4 Logic Functioning bit
 (41 9)  (203 329)  (203 329)  LC_4 Logic Functioning bit
 (42 9)  (204 329)  (204 329)  LC_4 Logic Functioning bit
 (43 9)  (205 329)  (205 329)  LC_4 Logic Functioning bit
 (14 10)  (176 330)  (176 330)  routing T_3_20.bnl_op_4 <X> T_3_20.lc_trk_g2_4
 (17 10)  (179 330)  (179 330)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (180 330)  (180 330)  routing T_3_20.bnl_op_5 <X> T_3_20.lc_trk_g2_5
 (21 10)  (183 330)  (183 330)  routing T_3_20.bnl_op_7 <X> T_3_20.lc_trk_g2_7
 (22 10)  (184 330)  (184 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (187 330)  (187 330)  routing T_3_20.bnl_op_6 <X> T_3_20.lc_trk_g2_6
 (27 10)  (189 330)  (189 330)  routing T_3_20.lc_trk_g1_1 <X> T_3_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 330)  (191 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 330)  (193 330)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 330)  (194 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 330)  (195 330)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 330)  (197 330)  routing T_3_20.lc_trk_g0_5 <X> T_3_20.input_2_5
 (40 10)  (202 330)  (202 330)  LC_5 Logic Functioning bit
 (41 10)  (203 330)  (203 330)  LC_5 Logic Functioning bit
 (42 10)  (204 330)  (204 330)  LC_5 Logic Functioning bit
 (43 10)  (205 330)  (205 330)  LC_5 Logic Functioning bit
 (44 10)  (206 330)  (206 330)  LC_5 Logic Functioning bit
 (14 11)  (176 331)  (176 331)  routing T_3_20.bnl_op_4 <X> T_3_20.lc_trk_g2_4
 (17 11)  (179 331)  (179 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (180 331)  (180 331)  routing T_3_20.bnl_op_5 <X> T_3_20.lc_trk_g2_5
 (21 11)  (183 331)  (183 331)  routing T_3_20.bnl_op_7 <X> T_3_20.lc_trk_g2_7
 (22 11)  (184 331)  (184 331)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (187 331)  (187 331)  routing T_3_20.bnl_op_6 <X> T_3_20.lc_trk_g2_6
 (31 11)  (193 331)  (193 331)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (194 331)  (194 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (202 331)  (202 331)  LC_5 Logic Functioning bit
 (41 11)  (203 331)  (203 331)  LC_5 Logic Functioning bit
 (42 11)  (204 331)  (204 331)  LC_5 Logic Functioning bit
 (43 11)  (205 331)  (205 331)  LC_5 Logic Functioning bit
 (14 12)  (176 332)  (176 332)  routing T_3_20.rgt_op_0 <X> T_3_20.lc_trk_g3_0
 (15 12)  (177 332)  (177 332)  routing T_3_20.sp4_h_r_25 <X> T_3_20.lc_trk_g3_1
 (16 12)  (178 332)  (178 332)  routing T_3_20.sp4_h_r_25 <X> T_3_20.lc_trk_g3_1
 (17 12)  (179 332)  (179 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (183 332)  (183 332)  routing T_3_20.rgt_op_3 <X> T_3_20.lc_trk_g3_3
 (22 12)  (184 332)  (184 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (186 332)  (186 332)  routing T_3_20.rgt_op_3 <X> T_3_20.lc_trk_g3_3
 (27 12)  (189 332)  (189 332)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 332)  (190 332)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 332)  (191 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 332)  (194 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 332)  (195 332)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (197 332)  (197 332)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.input_2_6
 (40 12)  (202 332)  (202 332)  LC_6 Logic Functioning bit
 (41 12)  (203 332)  (203 332)  LC_6 Logic Functioning bit
 (42 12)  (204 332)  (204 332)  LC_6 Logic Functioning bit
 (43 12)  (205 332)  (205 332)  LC_6 Logic Functioning bit
 (44 12)  (206 332)  (206 332)  LC_6 Logic Functioning bit
 (15 13)  (177 333)  (177 333)  routing T_3_20.rgt_op_0 <X> T_3_20.lc_trk_g3_0
 (17 13)  (179 333)  (179 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (180 333)  (180 333)  routing T_3_20.sp4_h_r_25 <X> T_3_20.lc_trk_g3_1
 (22 13)  (184 333)  (184 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (187 333)  (187 333)  routing T_3_20.sp4_r_v_b_42 <X> T_3_20.lc_trk_g3_2
 (31 13)  (193 333)  (193 333)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 333)  (194 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (197 333)  (197 333)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.input_2_6
 (40 13)  (202 333)  (202 333)  LC_6 Logic Functioning bit
 (41 13)  (203 333)  (203 333)  LC_6 Logic Functioning bit
 (42 13)  (204 333)  (204 333)  LC_6 Logic Functioning bit
 (43 13)  (205 333)  (205 333)  LC_6 Logic Functioning bit
 (14 14)  (176 334)  (176 334)  routing T_3_20.rgt_op_4 <X> T_3_20.lc_trk_g3_4
 (21 14)  (183 334)  (183 334)  routing T_3_20.rgt_op_7 <X> T_3_20.lc_trk_g3_7
 (22 14)  (184 334)  (184 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (186 334)  (186 334)  routing T_3_20.rgt_op_7 <X> T_3_20.lc_trk_g3_7
 (27 14)  (189 334)  (189 334)  routing T_3_20.lc_trk_g3_1 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (190 334)  (190 334)  routing T_3_20.lc_trk_g3_1 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 334)  (191 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 334)  (194 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 334)  (195 334)  routing T_3_20.lc_trk_g2_2 <X> T_3_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 334)  (197 334)  routing T_3_20.lc_trk_g0_7 <X> T_3_20.input_2_7
 (40 14)  (202 334)  (202 334)  LC_7 Logic Functioning bit
 (41 14)  (203 334)  (203 334)  LC_7 Logic Functioning bit
 (42 14)  (204 334)  (204 334)  LC_7 Logic Functioning bit
 (43 14)  (205 334)  (205 334)  LC_7 Logic Functioning bit
 (44 14)  (206 334)  (206 334)  LC_7 Logic Functioning bit
 (15 15)  (177 335)  (177 335)  routing T_3_20.rgt_op_4 <X> T_3_20.lc_trk_g3_4
 (17 15)  (179 335)  (179 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (31 15)  (193 335)  (193 335)  routing T_3_20.lc_trk_g2_2 <X> T_3_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (194 335)  (194 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (197 335)  (197 335)  routing T_3_20.lc_trk_g0_7 <X> T_3_20.input_2_7
 (40 15)  (202 335)  (202 335)  LC_7 Logic Functioning bit
 (41 15)  (203 335)  (203 335)  LC_7 Logic Functioning bit
 (42 15)  (204 335)  (204 335)  LC_7 Logic Functioning bit
 (43 15)  (205 335)  (205 335)  LC_7 Logic Functioning bit


LogicTile_4_20

 (26 0)  (242 320)  (242 320)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (31 0)  (247 320)  (247 320)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 320)  (248 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 320)  (249 320)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 320)  (252 320)  LC_0 Logic Functioning bit
 (38 0)  (254 320)  (254 320)  LC_0 Logic Functioning bit
 (45 0)  (261 320)  (261 320)  LC_0 Logic Functioning bit
 (26 1)  (242 321)  (242 321)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (244 321)  (244 321)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 321)  (245 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 321)  (247 321)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (253 321)  (253 321)  LC_0 Logic Functioning bit
 (39 1)  (255 321)  (255 321)  LC_0 Logic Functioning bit
 (45 1)  (261 321)  (261 321)  LC_0 Logic Functioning bit
 (0 2)  (216 322)  (216 322)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (1 2)  (217 322)  (217 322)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (2 2)  (218 322)  (218 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (241 322)  (241 322)  routing T_4_20.bnr_op_6 <X> T_4_20.lc_trk_g0_6
 (29 2)  (245 322)  (245 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 322)  (246 322)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (247 322)  (247 322)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 322)  (248 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 322)  (249 322)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (250 322)  (250 322)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 322)  (252 322)  LC_1 Logic Functioning bit
 (38 2)  (254 322)  (254 322)  LC_1 Logic Functioning bit
 (45 2)  (261 322)  (261 322)  LC_1 Logic Functioning bit
 (0 3)  (216 323)  (216 323)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (22 3)  (238 323)  (238 323)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (241 323)  (241 323)  routing T_4_20.bnr_op_6 <X> T_4_20.lc_trk_g0_6
 (30 3)  (246 323)  (246 323)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (247 323)  (247 323)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (252 323)  (252 323)  LC_1 Logic Functioning bit
 (38 3)  (254 323)  (254 323)  LC_1 Logic Functioning bit
 (45 3)  (261 323)  (261 323)  LC_1 Logic Functioning bit
 (51 3)  (267 323)  (267 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (217 324)  (217 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (17 4)  (233 324)  (233 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (238 324)  (238 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (239 324)  (239 324)  routing T_4_20.sp4_v_b_19 <X> T_4_20.lc_trk_g1_3
 (24 4)  (240 324)  (240 324)  routing T_4_20.sp4_v_b_19 <X> T_4_20.lc_trk_g1_3
 (32 4)  (248 324)  (248 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 324)  (249 324)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 324)  (250 324)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 324)  (252 324)  LC_2 Logic Functioning bit
 (37 4)  (253 324)  (253 324)  LC_2 Logic Functioning bit
 (38 4)  (254 324)  (254 324)  LC_2 Logic Functioning bit
 (39 4)  (255 324)  (255 324)  LC_2 Logic Functioning bit
 (45 4)  (261 324)  (261 324)  LC_2 Logic Functioning bit
 (0 5)  (216 325)  (216 325)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.wire_logic_cluster/lc_7/cen
 (1 5)  (217 325)  (217 325)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.wire_logic_cluster/lc_7/cen
 (18 5)  (234 325)  (234 325)  routing T_4_20.sp4_r_v_b_25 <X> T_4_20.lc_trk_g1_1
 (36 5)  (252 325)  (252 325)  LC_2 Logic Functioning bit
 (37 5)  (253 325)  (253 325)  LC_2 Logic Functioning bit
 (38 5)  (254 325)  (254 325)  LC_2 Logic Functioning bit
 (39 5)  (255 325)  (255 325)  LC_2 Logic Functioning bit
 (45 5)  (261 325)  (261 325)  LC_2 Logic Functioning bit
 (47 5)  (263 325)  (263 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (29 6)  (245 326)  (245 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 326)  (246 326)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (247 326)  (247 326)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 326)  (248 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 326)  (249 326)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (250 326)  (250 326)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 326)  (252 326)  LC_3 Logic Functioning bit
 (38 6)  (254 326)  (254 326)  LC_3 Logic Functioning bit
 (45 6)  (261 326)  (261 326)  LC_3 Logic Functioning bit
 (30 7)  (246 327)  (246 327)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (252 327)  (252 327)  LC_3 Logic Functioning bit
 (38 7)  (254 327)  (254 327)  LC_3 Logic Functioning bit
 (45 7)  (261 327)  (261 327)  LC_3 Logic Functioning bit
 (15 8)  (231 328)  (231 328)  routing T_4_20.sp4_h_r_41 <X> T_4_20.lc_trk_g2_1
 (16 8)  (232 328)  (232 328)  routing T_4_20.sp4_h_r_41 <X> T_4_20.lc_trk_g2_1
 (17 8)  (233 328)  (233 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (234 328)  (234 328)  routing T_4_20.sp4_h_r_41 <X> T_4_20.lc_trk_g2_1
 (22 8)  (238 328)  (238 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (242 328)  (242 328)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (32 8)  (248 328)  (248 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 328)  (249 328)  routing T_4_20.lc_trk_g2_1 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 328)  (252 328)  LC_4 Logic Functioning bit
 (38 8)  (254 328)  (254 328)  LC_4 Logic Functioning bit
 (45 8)  (261 328)  (261 328)  LC_4 Logic Functioning bit
 (18 9)  (234 329)  (234 329)  routing T_4_20.sp4_h_r_41 <X> T_4_20.lc_trk_g2_1
 (21 9)  (237 329)  (237 329)  routing T_4_20.sp4_r_v_b_35 <X> T_4_20.lc_trk_g2_3
 (26 9)  (242 329)  (242 329)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 329)  (245 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (253 329)  (253 329)  LC_4 Logic Functioning bit
 (39 9)  (255 329)  (255 329)  LC_4 Logic Functioning bit
 (45 9)  (261 329)  (261 329)  LC_4 Logic Functioning bit
 (14 10)  (230 330)  (230 330)  routing T_4_20.sp4_h_r_44 <X> T_4_20.lc_trk_g2_4
 (22 10)  (238 330)  (238 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (242 330)  (242 330)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (245 330)  (245 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 330)  (246 330)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 330)  (248 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 330)  (250 330)  routing T_4_20.lc_trk_g1_1 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 330)  (252 330)  LC_5 Logic Functioning bit
 (37 10)  (253 330)  (253 330)  LC_5 Logic Functioning bit
 (38 10)  (254 330)  (254 330)  LC_5 Logic Functioning bit
 (39 10)  (255 330)  (255 330)  LC_5 Logic Functioning bit
 (40 10)  (256 330)  (256 330)  LC_5 Logic Functioning bit
 (45 10)  (261 330)  (261 330)  LC_5 Logic Functioning bit
 (51 10)  (267 330)  (267 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (230 331)  (230 331)  routing T_4_20.sp4_h_r_44 <X> T_4_20.lc_trk_g2_4
 (15 11)  (231 331)  (231 331)  routing T_4_20.sp4_h_r_44 <X> T_4_20.lc_trk_g2_4
 (16 11)  (232 331)  (232 331)  routing T_4_20.sp4_h_r_44 <X> T_4_20.lc_trk_g2_4
 (17 11)  (233 331)  (233 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (238 331)  (238 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (241 331)  (241 331)  routing T_4_20.sp4_r_v_b_38 <X> T_4_20.lc_trk_g2_6
 (26 11)  (242 331)  (242 331)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 331)  (244 331)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 331)  (245 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 331)  (246 331)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (248 331)  (248 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (249 331)  (249 331)  routing T_4_20.lc_trk_g2_3 <X> T_4_20.input_2_5
 (35 11)  (251 331)  (251 331)  routing T_4_20.lc_trk_g2_3 <X> T_4_20.input_2_5
 (36 11)  (252 331)  (252 331)  LC_5 Logic Functioning bit
 (37 11)  (253 331)  (253 331)  LC_5 Logic Functioning bit
 (38 11)  (254 331)  (254 331)  LC_5 Logic Functioning bit
 (39 11)  (255 331)  (255 331)  LC_5 Logic Functioning bit
 (40 11)  (256 331)  (256 331)  LC_5 Logic Functioning bit
 (42 11)  (258 331)  (258 331)  LC_5 Logic Functioning bit
 (45 11)  (261 331)  (261 331)  LC_5 Logic Functioning bit
 (14 12)  (230 332)  (230 332)  routing T_4_20.sp4_v_b_24 <X> T_4_20.lc_trk_g3_0
 (26 12)  (242 332)  (242 332)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (244 332)  (244 332)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 332)  (245 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 332)  (246 332)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 332)  (247 332)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 332)  (248 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 332)  (249 332)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 332)  (250 332)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 332)  (252 332)  LC_6 Logic Functioning bit
 (37 12)  (253 332)  (253 332)  LC_6 Logic Functioning bit
 (38 12)  (254 332)  (254 332)  LC_6 Logic Functioning bit
 (39 12)  (255 332)  (255 332)  LC_6 Logic Functioning bit
 (45 12)  (261 332)  (261 332)  LC_6 Logic Functioning bit
 (16 13)  (232 333)  (232 333)  routing T_4_20.sp4_v_b_24 <X> T_4_20.lc_trk_g3_0
 (17 13)  (233 333)  (233 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (242 333)  (242 333)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 333)  (244 333)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 333)  (245 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 333)  (246 333)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (247 333)  (247 333)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (252 333)  (252 333)  LC_6 Logic Functioning bit
 (37 13)  (253 333)  (253 333)  LC_6 Logic Functioning bit
 (38 13)  (254 333)  (254 333)  LC_6 Logic Functioning bit
 (39 13)  (255 333)  (255 333)  LC_6 Logic Functioning bit
 (41 13)  (257 333)  (257 333)  LC_6 Logic Functioning bit
 (43 13)  (259 333)  (259 333)  LC_6 Logic Functioning bit
 (45 13)  (261 333)  (261 333)  LC_6 Logic Functioning bit
 (46 13)  (262 333)  (262 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (217 334)  (217 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (16 14)  (232 334)  (232 334)  routing T_4_20.sp12_v_b_21 <X> T_4_20.lc_trk_g3_5
 (17 14)  (233 334)  (233 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (237 334)  (237 334)  routing T_4_20.sp4_h_r_39 <X> T_4_20.lc_trk_g3_7
 (22 14)  (238 334)  (238 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (239 334)  (239 334)  routing T_4_20.sp4_h_r_39 <X> T_4_20.lc_trk_g3_7
 (24 14)  (240 334)  (240 334)  routing T_4_20.sp4_h_r_39 <X> T_4_20.lc_trk_g3_7
 (29 14)  (245 334)  (245 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 334)  (246 334)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 334)  (247 334)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 334)  (248 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 334)  (249 334)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 334)  (252 334)  LC_7 Logic Functioning bit
 (38 14)  (254 334)  (254 334)  LC_7 Logic Functioning bit
 (45 14)  (261 334)  (261 334)  LC_7 Logic Functioning bit
 (18 15)  (234 335)  (234 335)  routing T_4_20.sp12_v_b_21 <X> T_4_20.lc_trk_g3_5
 (22 15)  (238 335)  (238 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (241 335)  (241 335)  routing T_4_20.sp4_r_v_b_46 <X> T_4_20.lc_trk_g3_6
 (30 15)  (246 335)  (246 335)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (252 335)  (252 335)  LC_7 Logic Functioning bit
 (38 15)  (254 335)  (254 335)  LC_7 Logic Functioning bit
 (45 15)  (261 335)  (261 335)  LC_7 Logic Functioning bit


LogicTile_5_20

 (31 0)  (301 320)  (301 320)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 320)  (302 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (306 320)  (306 320)  LC_0 Logic Functioning bit
 (37 0)  (307 320)  (307 320)  LC_0 Logic Functioning bit
 (38 0)  (308 320)  (308 320)  LC_0 Logic Functioning bit
 (39 0)  (309 320)  (309 320)  LC_0 Logic Functioning bit
 (45 0)  (315 320)  (315 320)  LC_0 Logic Functioning bit
 (31 1)  (301 321)  (301 321)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (306 321)  (306 321)  LC_0 Logic Functioning bit
 (37 1)  (307 321)  (307 321)  LC_0 Logic Functioning bit
 (38 1)  (308 321)  (308 321)  LC_0 Logic Functioning bit
 (39 1)  (309 321)  (309 321)  LC_0 Logic Functioning bit
 (45 1)  (315 321)  (315 321)  LC_0 Logic Functioning bit
 (48 1)  (318 321)  (318 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (270 322)  (270 322)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (1 2)  (271 322)  (271 322)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (272 322)  (272 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (292 322)  (292 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (296 322)  (296 322)  routing T_5_20.lc_trk_g1_6 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (32 2)  (302 322)  (302 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 322)  (304 322)  routing T_5_20.lc_trk_g1_1 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 322)  (306 322)  LC_1 Logic Functioning bit
 (38 2)  (308 322)  (308 322)  LC_1 Logic Functioning bit
 (45 2)  (315 322)  (315 322)  LC_1 Logic Functioning bit
 (0 3)  (270 323)  (270 323)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (11 3)  (281 323)  (281 323)  routing T_5_20.sp4_h_r_6 <X> T_5_20.sp4_h_l_39
 (13 3)  (283 323)  (283 323)  routing T_5_20.sp4_h_r_6 <X> T_5_20.sp4_h_l_39
 (21 3)  (291 323)  (291 323)  routing T_5_20.sp4_r_v_b_31 <X> T_5_20.lc_trk_g0_7
 (22 3)  (292 323)  (292 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (293 323)  (293 323)  routing T_5_20.sp4_h_r_6 <X> T_5_20.lc_trk_g0_6
 (24 3)  (294 323)  (294 323)  routing T_5_20.sp4_h_r_6 <X> T_5_20.lc_trk_g0_6
 (25 3)  (295 323)  (295 323)  routing T_5_20.sp4_h_r_6 <X> T_5_20.lc_trk_g0_6
 (26 3)  (296 323)  (296 323)  routing T_5_20.lc_trk_g1_6 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (297 323)  (297 323)  routing T_5_20.lc_trk_g1_6 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 323)  (299 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (307 323)  (307 323)  LC_1 Logic Functioning bit
 (39 3)  (309 323)  (309 323)  LC_1 Logic Functioning bit
 (45 3)  (315 323)  (315 323)  LC_1 Logic Functioning bit
 (48 3)  (318 323)  (318 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (270 324)  (270 324)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (1 4)  (271 324)  (271 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (285 324)  (285 324)  routing T_5_20.sp4_h_r_1 <X> T_5_20.lc_trk_g1_1
 (16 4)  (286 324)  (286 324)  routing T_5_20.sp4_h_r_1 <X> T_5_20.lc_trk_g1_1
 (17 4)  (287 324)  (287 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (32 4)  (302 324)  (302 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 324)  (303 324)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (304 324)  (304 324)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 324)  (306 324)  LC_2 Logic Functioning bit
 (37 4)  (307 324)  (307 324)  LC_2 Logic Functioning bit
 (38 4)  (308 324)  (308 324)  LC_2 Logic Functioning bit
 (39 4)  (309 324)  (309 324)  LC_2 Logic Functioning bit
 (45 4)  (315 324)  (315 324)  LC_2 Logic Functioning bit
 (1 5)  (271 325)  (271 325)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (18 5)  (288 325)  (288 325)  routing T_5_20.sp4_h_r_1 <X> T_5_20.lc_trk_g1_1
 (22 5)  (292 325)  (292 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (293 325)  (293 325)  routing T_5_20.sp4_h_r_2 <X> T_5_20.lc_trk_g1_2
 (24 5)  (294 325)  (294 325)  routing T_5_20.sp4_h_r_2 <X> T_5_20.lc_trk_g1_2
 (25 5)  (295 325)  (295 325)  routing T_5_20.sp4_h_r_2 <X> T_5_20.lc_trk_g1_2
 (31 5)  (301 325)  (301 325)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 325)  (306 325)  LC_2 Logic Functioning bit
 (37 5)  (307 325)  (307 325)  LC_2 Logic Functioning bit
 (38 5)  (308 325)  (308 325)  LC_2 Logic Functioning bit
 (39 5)  (309 325)  (309 325)  LC_2 Logic Functioning bit
 (45 5)  (315 325)  (315 325)  LC_2 Logic Functioning bit
 (8 6)  (278 326)  (278 326)  routing T_5_20.sp4_h_r_4 <X> T_5_20.sp4_h_l_41
 (15 6)  (285 326)  (285 326)  routing T_5_20.sp4_h_r_5 <X> T_5_20.lc_trk_g1_5
 (16 6)  (286 326)  (286 326)  routing T_5_20.sp4_h_r_5 <X> T_5_20.lc_trk_g1_5
 (17 6)  (287 326)  (287 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (292 326)  (292 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (293 326)  (293 326)  routing T_5_20.sp4_v_b_23 <X> T_5_20.lc_trk_g1_7
 (24 6)  (294 326)  (294 326)  routing T_5_20.sp4_v_b_23 <X> T_5_20.lc_trk_g1_7
 (26 6)  (296 326)  (296 326)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (297 326)  (297 326)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 326)  (299 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 326)  (300 326)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (301 326)  (301 326)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 326)  (302 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 326)  (303 326)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 326)  (306 326)  LC_3 Logic Functioning bit
 (37 6)  (307 326)  (307 326)  LC_3 Logic Functioning bit
 (38 6)  (308 326)  (308 326)  LC_3 Logic Functioning bit
 (39 6)  (309 326)  (309 326)  LC_3 Logic Functioning bit
 (45 6)  (315 326)  (315 326)  LC_3 Logic Functioning bit
 (53 6)  (323 326)  (323 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (288 327)  (288 327)  routing T_5_20.sp4_h_r_5 <X> T_5_20.lc_trk_g1_5
 (22 7)  (292 327)  (292 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (294 327)  (294 327)  routing T_5_20.bot_op_6 <X> T_5_20.lc_trk_g1_6
 (27 7)  (297 327)  (297 327)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (298 327)  (298 327)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 327)  (299 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (300 327)  (300 327)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (301 327)  (301 327)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 327)  (306 327)  LC_3 Logic Functioning bit
 (37 7)  (307 327)  (307 327)  LC_3 Logic Functioning bit
 (38 7)  (308 327)  (308 327)  LC_3 Logic Functioning bit
 (39 7)  (309 327)  (309 327)  LC_3 Logic Functioning bit
 (41 7)  (311 327)  (311 327)  LC_3 Logic Functioning bit
 (43 7)  (313 327)  (313 327)  LC_3 Logic Functioning bit
 (45 7)  (315 327)  (315 327)  LC_3 Logic Functioning bit
 (25 8)  (295 328)  (295 328)  routing T_5_20.sp4_v_t_23 <X> T_5_20.lc_trk_g2_2
 (26 8)  (296 328)  (296 328)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (31 8)  (301 328)  (301 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 328)  (302 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 328)  (303 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 328)  (304 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 328)  (306 328)  LC_4 Logic Functioning bit
 (38 8)  (308 328)  (308 328)  LC_4 Logic Functioning bit
 (45 8)  (315 328)  (315 328)  LC_4 Logic Functioning bit
 (22 9)  (292 329)  (292 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (293 329)  (293 329)  routing T_5_20.sp4_v_t_23 <X> T_5_20.lc_trk_g2_2
 (25 9)  (295 329)  (295 329)  routing T_5_20.sp4_v_t_23 <X> T_5_20.lc_trk_g2_2
 (26 9)  (296 329)  (296 329)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (297 329)  (297 329)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 329)  (299 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (307 329)  (307 329)  LC_4 Logic Functioning bit
 (39 9)  (309 329)  (309 329)  LC_4 Logic Functioning bit
 (45 9)  (315 329)  (315 329)  LC_4 Logic Functioning bit
 (48 9)  (318 329)  (318 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (26 10)  (296 330)  (296 330)  routing T_5_20.lc_trk_g1_6 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (31 10)  (301 330)  (301 330)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 330)  (302 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (306 330)  (306 330)  LC_5 Logic Functioning bit
 (38 10)  (308 330)  (308 330)  LC_5 Logic Functioning bit
 (45 10)  (315 330)  (315 330)  LC_5 Logic Functioning bit
 (22 11)  (292 331)  (292 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (293 331)  (293 331)  routing T_5_20.sp4_v_b_46 <X> T_5_20.lc_trk_g2_6
 (24 11)  (294 331)  (294 331)  routing T_5_20.sp4_v_b_46 <X> T_5_20.lc_trk_g2_6
 (26 11)  (296 331)  (296 331)  routing T_5_20.lc_trk_g1_6 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (297 331)  (297 331)  routing T_5_20.lc_trk_g1_6 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 331)  (299 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (301 331)  (301 331)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (307 331)  (307 331)  LC_5 Logic Functioning bit
 (39 11)  (309 331)  (309 331)  LC_5 Logic Functioning bit
 (45 11)  (315 331)  (315 331)  LC_5 Logic Functioning bit
 (48 11)  (318 331)  (318 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (12 12)  (282 332)  (282 332)  routing T_5_20.sp4_v_b_11 <X> T_5_20.sp4_h_r_11
 (32 12)  (302 332)  (302 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 332)  (304 332)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 332)  (306 332)  LC_6 Logic Functioning bit
 (37 12)  (307 332)  (307 332)  LC_6 Logic Functioning bit
 (38 12)  (308 332)  (308 332)  LC_6 Logic Functioning bit
 (39 12)  (309 332)  (309 332)  LC_6 Logic Functioning bit
 (45 12)  (315 332)  (315 332)  LC_6 Logic Functioning bit
 (11 13)  (281 333)  (281 333)  routing T_5_20.sp4_v_b_11 <X> T_5_20.sp4_h_r_11
 (22 13)  (292 333)  (292 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (295 333)  (295 333)  routing T_5_20.sp4_r_v_b_42 <X> T_5_20.lc_trk_g3_2
 (31 13)  (301 333)  (301 333)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (306 333)  (306 333)  LC_6 Logic Functioning bit
 (37 13)  (307 333)  (307 333)  LC_6 Logic Functioning bit
 (38 13)  (308 333)  (308 333)  LC_6 Logic Functioning bit
 (39 13)  (309 333)  (309 333)  LC_6 Logic Functioning bit
 (45 13)  (315 333)  (315 333)  LC_6 Logic Functioning bit
 (51 13)  (321 333)  (321 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (271 334)  (271 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (31 14)  (301 334)  (301 334)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 334)  (302 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (304 334)  (304 334)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (306 334)  (306 334)  LC_7 Logic Functioning bit
 (37 14)  (307 334)  (307 334)  LC_7 Logic Functioning bit
 (38 14)  (308 334)  (308 334)  LC_7 Logic Functioning bit
 (39 14)  (309 334)  (309 334)  LC_7 Logic Functioning bit
 (45 14)  (315 334)  (315 334)  LC_7 Logic Functioning bit
 (4 15)  (274 335)  (274 335)  routing T_5_20.sp4_h_r_1 <X> T_5_20.sp4_h_l_44
 (6 15)  (276 335)  (276 335)  routing T_5_20.sp4_h_r_1 <X> T_5_20.sp4_h_l_44
 (15 15)  (285 335)  (285 335)  routing T_5_20.sp4_v_t_33 <X> T_5_20.lc_trk_g3_4
 (16 15)  (286 335)  (286 335)  routing T_5_20.sp4_v_t_33 <X> T_5_20.lc_trk_g3_4
 (17 15)  (287 335)  (287 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (36 15)  (306 335)  (306 335)  LC_7 Logic Functioning bit
 (37 15)  (307 335)  (307 335)  LC_7 Logic Functioning bit
 (38 15)  (308 335)  (308 335)  LC_7 Logic Functioning bit
 (39 15)  (309 335)  (309 335)  LC_7 Logic Functioning bit
 (45 15)  (315 335)  (315 335)  LC_7 Logic Functioning bit


RAM_Tile_6_20

 (5 12)  (329 332)  (329 332)  routing T_6_20.sp4_v_b_3 <X> T_6_20.sp4_h_r_9
 (4 13)  (328 333)  (328 333)  routing T_6_20.sp4_v_b_3 <X> T_6_20.sp4_h_r_9
 (6 13)  (330 333)  (330 333)  routing T_6_20.sp4_v_b_3 <X> T_6_20.sp4_h_r_9


LogicTile_7_20

 (25 0)  (391 320)  (391 320)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g0_2
 (22 1)  (388 321)  (388 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (389 321)  (389 321)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g0_2
 (24 1)  (390 321)  (390 321)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g0_2
 (25 1)  (391 321)  (391 321)  routing T_7_20.sp4_h_l_7 <X> T_7_20.lc_trk_g0_2
 (0 2)  (366 322)  (366 322)  routing T_7_20.glb_netwk_7 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (1 2)  (367 322)  (367 322)  routing T_7_20.glb_netwk_7 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (368 322)  (368 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (366 323)  (366 323)  routing T_7_20.glb_netwk_7 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (1 4)  (367 324)  (367 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (367 325)  (367 325)  routing T_7_20.lc_trk_g0_2 <X> T_7_20.wire_logic_cluster/lc_7/cen
 (25 8)  (391 328)  (391 328)  routing T_7_20.rgt_op_2 <X> T_7_20.lc_trk_g2_2
 (22 9)  (388 329)  (388 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (390 329)  (390 329)  routing T_7_20.rgt_op_2 <X> T_7_20.lc_trk_g2_2
 (21 10)  (387 330)  (387 330)  routing T_7_20.wire_logic_cluster/lc_7/out <X> T_7_20.lc_trk_g2_7
 (22 10)  (388 330)  (388 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (21 12)  (387 332)  (387 332)  routing T_7_20.sp4_h_r_35 <X> T_7_20.lc_trk_g3_3
 (22 12)  (388 332)  (388 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (389 332)  (389 332)  routing T_7_20.sp4_h_r_35 <X> T_7_20.lc_trk_g3_3
 (24 12)  (390 332)  (390 332)  routing T_7_20.sp4_h_r_35 <X> T_7_20.lc_trk_g3_3
 (25 14)  (391 334)  (391 334)  routing T_7_20.sp4_v_b_30 <X> T_7_20.lc_trk_g3_6
 (26 14)  (392 334)  (392 334)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (394 334)  (394 334)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 334)  (395 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (398 334)  (398 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 334)  (399 334)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (400 334)  (400 334)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (401 334)  (401 334)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.input_2_7
 (45 14)  (411 334)  (411 334)  LC_7 Logic Functioning bit
 (52 14)  (418 334)  (418 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (388 335)  (388 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (389 335)  (389 335)  routing T_7_20.sp4_v_b_30 <X> T_7_20.lc_trk_g3_6
 (26 15)  (392 335)  (392 335)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 335)  (394 335)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 335)  (395 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 335)  (396 335)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (397 335)  (397 335)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (398 335)  (398 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (399 335)  (399 335)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.input_2_7
 (34 15)  (400 335)  (400 335)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.input_2_7
 (35 15)  (401 335)  (401 335)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.input_2_7
 (37 15)  (403 335)  (403 335)  LC_7 Logic Functioning bit
 (41 15)  (407 335)  (407 335)  LC_7 Logic Functioning bit
 (42 15)  (408 335)  (408 335)  LC_7 Logic Functioning bit
 (43 15)  (409 335)  (409 335)  LC_7 Logic Functioning bit
 (48 15)  (414 335)  (414 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (418 335)  (418 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_8_20

 (0 2)  (420 322)  (420 322)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (1 2)  (421 322)  (421 322)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (2 2)  (422 322)  (422 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 323)  (420 323)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (0 4)  (420 324)  (420 324)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.wire_logic_cluster/lc_7/cen
 (1 4)  (421 324)  (421 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (437 324)  (437 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (446 324)  (446 324)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (447 324)  (447 324)  routing T_8_20.lc_trk_g3_2 <X> T_8_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 324)  (448 324)  routing T_8_20.lc_trk_g3_2 <X> T_8_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 324)  (449 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (451 324)  (451 324)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 324)  (452 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 324)  (453 324)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (454 324)  (454 324)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (457 324)  (457 324)  LC_2 Logic Functioning bit
 (42 4)  (462 324)  (462 324)  LC_2 Logic Functioning bit
 (45 4)  (465 324)  (465 324)  LC_2 Logic Functioning bit
 (1 5)  (421 325)  (421 325)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.wire_logic_cluster/lc_7/cen
 (18 5)  (438 325)  (438 325)  routing T_8_20.sp4_r_v_b_25 <X> T_8_20.lc_trk_g1_1
 (26 5)  (446 325)  (446 325)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (447 325)  (447 325)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 325)  (449 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 325)  (450 325)  routing T_8_20.lc_trk_g3_2 <X> T_8_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 325)  (451 325)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (452 325)  (452 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (454 325)  (454 325)  routing T_8_20.lc_trk_g1_1 <X> T_8_20.input_2_2
 (36 5)  (456 325)  (456 325)  LC_2 Logic Functioning bit
 (38 5)  (458 325)  (458 325)  LC_2 Logic Functioning bit
 (48 5)  (468 325)  (468 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (441 326)  (441 326)  routing T_8_20.lft_op_7 <X> T_8_20.lc_trk_g1_7
 (22 6)  (442 326)  (442 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (444 326)  (444 326)  routing T_8_20.lft_op_7 <X> T_8_20.lc_trk_g1_7
 (25 8)  (445 328)  (445 328)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g2_2
 (22 9)  (442 329)  (442 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (443 329)  (443 329)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g2_2
 (24 9)  (444 329)  (444 329)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g2_2
 (25 12)  (445 332)  (445 332)  routing T_8_20.wire_logic_cluster/lc_2/out <X> T_8_20.lc_trk_g3_2
 (22 13)  (442 333)  (442 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (25 14)  (445 334)  (445 334)  routing T_8_20.sp4_h_r_46 <X> T_8_20.lc_trk_g3_6
 (22 15)  (442 335)  (442 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (443 335)  (443 335)  routing T_8_20.sp4_h_r_46 <X> T_8_20.lc_trk_g3_6
 (24 15)  (444 335)  (444 335)  routing T_8_20.sp4_h_r_46 <X> T_8_20.lc_trk_g3_6
 (25 15)  (445 335)  (445 335)  routing T_8_20.sp4_h_r_46 <X> T_8_20.lc_trk_g3_6


LogicTile_9_20

 (0 2)  (474 322)  (474 322)  routing T_9_20.glb_netwk_7 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (1 2)  (475 322)  (475 322)  routing T_9_20.glb_netwk_7 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (476 322)  (476 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (10 2)  (484 322)  (484 322)  routing T_9_20.sp4_v_b_8 <X> T_9_20.sp4_h_l_36
 (12 2)  (486 322)  (486 322)  routing T_9_20.sp4_v_b_2 <X> T_9_20.sp4_h_l_39
 (0 3)  (474 323)  (474 323)  routing T_9_20.glb_netwk_7 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (19 4)  (493 324)  (493 324)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (9 6)  (483 326)  (483 326)  routing T_9_20.sp4_v_b_4 <X> T_9_20.sp4_h_l_41
 (31 6)  (505 326)  (505 326)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 326)  (506 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (507 326)  (507 326)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (510 326)  (510 326)  LC_3 Logic Functioning bit
 (37 6)  (511 326)  (511 326)  LC_3 Logic Functioning bit
 (38 6)  (512 326)  (512 326)  LC_3 Logic Functioning bit
 (39 6)  (513 326)  (513 326)  LC_3 Logic Functioning bit
 (45 6)  (519 326)  (519 326)  LC_3 Logic Functioning bit
 (46 6)  (520 326)  (520 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (13 7)  (487 327)  (487 327)  routing T_9_20.sp4_v_b_0 <X> T_9_20.sp4_h_l_40
 (36 7)  (510 327)  (510 327)  LC_3 Logic Functioning bit
 (37 7)  (511 327)  (511 327)  LC_3 Logic Functioning bit
 (38 7)  (512 327)  (512 327)  LC_3 Logic Functioning bit
 (39 7)  (513 327)  (513 327)  LC_3 Logic Functioning bit
 (45 7)  (519 327)  (519 327)  LC_3 Logic Functioning bit
 (5 10)  (479 330)  (479 330)  routing T_9_20.sp4_v_b_6 <X> T_9_20.sp4_h_l_43
 (14 10)  (488 330)  (488 330)  routing T_9_20.sp4_h_r_44 <X> T_9_20.lc_trk_g2_4
 (14 11)  (488 331)  (488 331)  routing T_9_20.sp4_h_r_44 <X> T_9_20.lc_trk_g2_4
 (15 11)  (489 331)  (489 331)  routing T_9_20.sp4_h_r_44 <X> T_9_20.lc_trk_g2_4
 (16 11)  (490 331)  (490 331)  routing T_9_20.sp4_h_r_44 <X> T_9_20.lc_trk_g2_4
 (17 11)  (491 331)  (491 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (1 14)  (475 334)  (475 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_10_20

 (8 10)  (536 330)  (536 330)  routing T_10_20.sp4_h_r_7 <X> T_10_20.sp4_h_l_42
 (9 14)  (537 334)  (537 334)  routing T_10_20.sp4_h_r_7 <X> T_10_20.sp4_h_l_47
 (10 14)  (538 334)  (538 334)  routing T_10_20.sp4_h_r_7 <X> T_10_20.sp4_h_l_47


LogicTile_12_20

 (12 15)  (648 335)  (648 335)  routing T_12_20.sp4_h_l_46 <X> T_12_20.sp4_v_t_46


LogicTile_13_20

 (14 0)  (708 320)  (708 320)  routing T_13_20.wire_logic_cluster/lc_0/out <X> T_13_20.lc_trk_g0_0
 (21 0)  (715 320)  (715 320)  routing T_13_20.sp4_v_b_3 <X> T_13_20.lc_trk_g0_3
 (22 0)  (716 320)  (716 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (717 320)  (717 320)  routing T_13_20.sp4_v_b_3 <X> T_13_20.lc_trk_g0_3
 (32 0)  (726 320)  (726 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (730 320)  (730 320)  LC_0 Logic Functioning bit
 (37 0)  (731 320)  (731 320)  LC_0 Logic Functioning bit
 (38 0)  (732 320)  (732 320)  LC_0 Logic Functioning bit
 (39 0)  (733 320)  (733 320)  LC_0 Logic Functioning bit
 (45 0)  (739 320)  (739 320)  LC_0 Logic Functioning bit
 (17 1)  (711 321)  (711 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (31 1)  (725 321)  (725 321)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (730 321)  (730 321)  LC_0 Logic Functioning bit
 (37 1)  (731 321)  (731 321)  LC_0 Logic Functioning bit
 (38 1)  (732 321)  (732 321)  LC_0 Logic Functioning bit
 (39 1)  (733 321)  (733 321)  LC_0 Logic Functioning bit
 (48 1)  (742 321)  (742 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (694 322)  (694 322)  routing T_13_20.glb_netwk_7 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (695 322)  (695 322)  routing T_13_20.glb_netwk_7 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (696 322)  (696 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (709 322)  (709 322)  routing T_13_20.bot_op_5 <X> T_13_20.lc_trk_g0_5
 (17 2)  (711 322)  (711 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (0 3)  (694 323)  (694 323)  routing T_13_20.glb_netwk_7 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (27 4)  (721 324)  (721 324)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 324)  (723 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 324)  (724 324)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 324)  (726 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (730 324)  (730 324)  LC_2 Logic Functioning bit
 (37 4)  (731 324)  (731 324)  LC_2 Logic Functioning bit
 (38 4)  (732 324)  (732 324)  LC_2 Logic Functioning bit
 (39 4)  (733 324)  (733 324)  LC_2 Logic Functioning bit
 (41 4)  (735 324)  (735 324)  LC_2 Logic Functioning bit
 (43 4)  (737 324)  (737 324)  LC_2 Logic Functioning bit
 (45 4)  (739 324)  (739 324)  LC_2 Logic Functioning bit
 (29 5)  (723 325)  (723 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 325)  (724 325)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (725 325)  (725 325)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (41 5)  (735 325)  (735 325)  LC_2 Logic Functioning bit
 (43 5)  (737 325)  (737 325)  LC_2 Logic Functioning bit
 (17 6)  (711 326)  (711 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (712 326)  (712 326)  routing T_13_20.wire_logic_cluster/lc_5/out <X> T_13_20.lc_trk_g1_5
 (25 6)  (719 326)  (719 326)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (22 7)  (716 327)  (716 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (717 327)  (717 327)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (25 7)  (719 327)  (719 327)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (25 8)  (719 328)  (719 328)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g2_2
 (22 9)  (716 329)  (716 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 10)  (720 330)  (720 330)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (722 330)  (722 330)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 330)  (723 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (725 330)  (725 330)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 330)  (726 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (728 330)  (728 330)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (731 330)  (731 330)  LC_5 Logic Functioning bit
 (39 10)  (733 330)  (733 330)  LC_5 Logic Functioning bit
 (41 10)  (735 330)  (735 330)  LC_5 Logic Functioning bit
 (43 10)  (737 330)  (737 330)  LC_5 Logic Functioning bit
 (45 10)  (739 330)  (739 330)  LC_5 Logic Functioning bit
 (29 11)  (723 331)  (723 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (724 331)  (724 331)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (730 331)  (730 331)  LC_5 Logic Functioning bit
 (38 11)  (732 331)  (732 331)  LC_5 Logic Functioning bit
 (41 11)  (735 331)  (735 331)  LC_5 Logic Functioning bit
 (43 11)  (737 331)  (737 331)  LC_5 Logic Functioning bit
 (45 11)  (739 331)  (739 331)  LC_5 Logic Functioning bit
 (1 14)  (695 334)  (695 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_14_20

 (8 10)  (756 330)  (756 330)  routing T_14_20.sp4_v_t_42 <X> T_14_20.sp4_h_l_42
 (9 10)  (757 330)  (757 330)  routing T_14_20.sp4_v_t_42 <X> T_14_20.sp4_h_l_42
 (8 13)  (756 333)  (756 333)  routing T_14_20.sp4_v_t_42 <X> T_14_20.sp4_v_b_10
 (10 13)  (758 333)  (758 333)  routing T_14_20.sp4_v_t_42 <X> T_14_20.sp4_v_b_10


IpCon_Tile_25_20

 (36 0)  (1366 320)  (1366 320)  LC_0 Logic Functioning bit
 (37 0)  (1367 320)  (1367 320)  LC_0 Logic Functioning bit
 (42 0)  (1372 320)  (1372 320)  LC_0 Logic Functioning bit
 (43 0)  (1373 320)  (1373 320)  LC_0 Logic Functioning bit
 (50 0)  (1380 320)  (1380 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 321)  (1366 321)  LC_0 Logic Functioning bit
 (37 1)  (1367 321)  (1367 321)  LC_0 Logic Functioning bit
 (42 1)  (1372 321)  (1372 321)  LC_0 Logic Functioning bit
 (43 1)  (1373 321)  (1373 321)  LC_0 Logic Functioning bit
 (36 2)  (1366 322)  (1366 322)  LC_1 Logic Functioning bit
 (37 2)  (1367 322)  (1367 322)  LC_1 Logic Functioning bit
 (42 2)  (1372 322)  (1372 322)  LC_1 Logic Functioning bit
 (43 2)  (1373 322)  (1373 322)  LC_1 Logic Functioning bit
 (50 2)  (1380 322)  (1380 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 323)  (1366 323)  LC_1 Logic Functioning bit
 (37 3)  (1367 323)  (1367 323)  LC_1 Logic Functioning bit
 (42 3)  (1372 323)  (1372 323)  LC_1 Logic Functioning bit
 (43 3)  (1373 323)  (1373 323)  LC_1 Logic Functioning bit
 (36 4)  (1366 324)  (1366 324)  LC_2 Logic Functioning bit
 (37 4)  (1367 324)  (1367 324)  LC_2 Logic Functioning bit
 (42 4)  (1372 324)  (1372 324)  LC_2 Logic Functioning bit
 (43 4)  (1373 324)  (1373 324)  LC_2 Logic Functioning bit
 (50 4)  (1380 324)  (1380 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 325)  (1366 325)  LC_2 Logic Functioning bit
 (37 5)  (1367 325)  (1367 325)  LC_2 Logic Functioning bit
 (42 5)  (1372 325)  (1372 325)  LC_2 Logic Functioning bit
 (43 5)  (1373 325)  (1373 325)  LC_2 Logic Functioning bit
 (36 6)  (1366 326)  (1366 326)  LC_3 Logic Functioning bit
 (37 6)  (1367 326)  (1367 326)  LC_3 Logic Functioning bit
 (42 6)  (1372 326)  (1372 326)  LC_3 Logic Functioning bit
 (43 6)  (1373 326)  (1373 326)  LC_3 Logic Functioning bit
 (50 6)  (1380 326)  (1380 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 327)  (1366 327)  LC_3 Logic Functioning bit
 (37 7)  (1367 327)  (1367 327)  LC_3 Logic Functioning bit
 (42 7)  (1372 327)  (1372 327)  LC_3 Logic Functioning bit
 (43 7)  (1373 327)  (1373 327)  LC_3 Logic Functioning bit
 (36 8)  (1366 328)  (1366 328)  LC_4 Logic Functioning bit
 (37 8)  (1367 328)  (1367 328)  LC_4 Logic Functioning bit
 (42 8)  (1372 328)  (1372 328)  LC_4 Logic Functioning bit
 (43 8)  (1373 328)  (1373 328)  LC_4 Logic Functioning bit
 (50 8)  (1380 328)  (1380 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 329)  (1366 329)  LC_4 Logic Functioning bit
 (37 9)  (1367 329)  (1367 329)  LC_4 Logic Functioning bit
 (42 9)  (1372 329)  (1372 329)  LC_4 Logic Functioning bit
 (43 9)  (1373 329)  (1373 329)  LC_4 Logic Functioning bit
 (36 10)  (1366 330)  (1366 330)  LC_5 Logic Functioning bit
 (37 10)  (1367 330)  (1367 330)  LC_5 Logic Functioning bit
 (42 10)  (1372 330)  (1372 330)  LC_5 Logic Functioning bit
 (43 10)  (1373 330)  (1373 330)  LC_5 Logic Functioning bit
 (50 10)  (1380 330)  (1380 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 331)  (1366 331)  LC_5 Logic Functioning bit
 (37 11)  (1367 331)  (1367 331)  LC_5 Logic Functioning bit
 (42 11)  (1372 331)  (1372 331)  LC_5 Logic Functioning bit
 (43 11)  (1373 331)  (1373 331)  LC_5 Logic Functioning bit
 (36 12)  (1366 332)  (1366 332)  LC_6 Logic Functioning bit
 (37 12)  (1367 332)  (1367 332)  LC_6 Logic Functioning bit
 (42 12)  (1372 332)  (1372 332)  LC_6 Logic Functioning bit
 (43 12)  (1373 332)  (1373 332)  LC_6 Logic Functioning bit
 (50 12)  (1380 332)  (1380 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 333)  (1366 333)  LC_6 Logic Functioning bit
 (37 13)  (1367 333)  (1367 333)  LC_6 Logic Functioning bit
 (42 13)  (1372 333)  (1372 333)  LC_6 Logic Functioning bit
 (43 13)  (1373 333)  (1373 333)  LC_6 Logic Functioning bit
 (36 14)  (1366 334)  (1366 334)  LC_7 Logic Functioning bit
 (37 14)  (1367 334)  (1367 334)  LC_7 Logic Functioning bit
 (42 14)  (1372 334)  (1372 334)  LC_7 Logic Functioning bit
 (43 14)  (1373 334)  (1373 334)  LC_7 Logic Functioning bit
 (50 14)  (1380 334)  (1380 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 335)  (1366 335)  LC_7 Logic Functioning bit
 (37 15)  (1367 335)  (1367 335)  LC_7 Logic Functioning bit
 (42 15)  (1372 335)  (1372 335)  LC_7 Logic Functioning bit
 (43 15)  (1373 335)  (1373 335)  LC_7 Logic Functioning bit


IpCon_Tile_0_19

 (36 0)  (36 304)  (36 304)  LC_0 Logic Functioning bit
 (37 0)  (37 304)  (37 304)  LC_0 Logic Functioning bit
 (42 0)  (42 304)  (42 304)  LC_0 Logic Functioning bit
 (43 0)  (43 304)  (43 304)  LC_0 Logic Functioning bit
 (50 0)  (50 304)  (50 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 305)  (36 305)  LC_0 Logic Functioning bit
 (37 1)  (37 305)  (37 305)  LC_0 Logic Functioning bit
 (42 1)  (42 305)  (42 305)  LC_0 Logic Functioning bit
 (43 1)  (43 305)  (43 305)  LC_0 Logic Functioning bit
 (36 2)  (36 306)  (36 306)  LC_1 Logic Functioning bit
 (37 2)  (37 306)  (37 306)  LC_1 Logic Functioning bit
 (42 2)  (42 306)  (42 306)  LC_1 Logic Functioning bit
 (43 2)  (43 306)  (43 306)  LC_1 Logic Functioning bit
 (50 2)  (50 306)  (50 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 307)  (36 307)  LC_1 Logic Functioning bit
 (37 3)  (37 307)  (37 307)  LC_1 Logic Functioning bit
 (42 3)  (42 307)  (42 307)  LC_1 Logic Functioning bit
 (43 3)  (43 307)  (43 307)  LC_1 Logic Functioning bit
 (36 4)  (36 308)  (36 308)  LC_2 Logic Functioning bit
 (37 4)  (37 308)  (37 308)  LC_2 Logic Functioning bit
 (42 4)  (42 308)  (42 308)  LC_2 Logic Functioning bit
 (43 4)  (43 308)  (43 308)  LC_2 Logic Functioning bit
 (50 4)  (50 308)  (50 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 309)  (36 309)  LC_2 Logic Functioning bit
 (37 5)  (37 309)  (37 309)  LC_2 Logic Functioning bit
 (42 5)  (42 309)  (42 309)  LC_2 Logic Functioning bit
 (43 5)  (43 309)  (43 309)  LC_2 Logic Functioning bit
 (36 6)  (36 310)  (36 310)  LC_3 Logic Functioning bit
 (37 6)  (37 310)  (37 310)  LC_3 Logic Functioning bit
 (42 6)  (42 310)  (42 310)  LC_3 Logic Functioning bit
 (43 6)  (43 310)  (43 310)  LC_3 Logic Functioning bit
 (50 6)  (50 310)  (50 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 311)  (36 311)  LC_3 Logic Functioning bit
 (37 7)  (37 311)  (37 311)  LC_3 Logic Functioning bit
 (42 7)  (42 311)  (42 311)  LC_3 Logic Functioning bit
 (43 7)  (43 311)  (43 311)  LC_3 Logic Functioning bit
 (36 8)  (36 312)  (36 312)  LC_4 Logic Functioning bit
 (37 8)  (37 312)  (37 312)  LC_4 Logic Functioning bit
 (42 8)  (42 312)  (42 312)  LC_4 Logic Functioning bit
 (43 8)  (43 312)  (43 312)  LC_4 Logic Functioning bit
 (50 8)  (50 312)  (50 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 313)  (36 313)  LC_4 Logic Functioning bit
 (37 9)  (37 313)  (37 313)  LC_4 Logic Functioning bit
 (42 9)  (42 313)  (42 313)  LC_4 Logic Functioning bit
 (43 9)  (43 313)  (43 313)  LC_4 Logic Functioning bit
 (36 10)  (36 314)  (36 314)  LC_5 Logic Functioning bit
 (37 10)  (37 314)  (37 314)  LC_5 Logic Functioning bit
 (42 10)  (42 314)  (42 314)  LC_5 Logic Functioning bit
 (43 10)  (43 314)  (43 314)  LC_5 Logic Functioning bit
 (50 10)  (50 314)  (50 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 315)  (36 315)  LC_5 Logic Functioning bit
 (37 11)  (37 315)  (37 315)  LC_5 Logic Functioning bit
 (42 11)  (42 315)  (42 315)  LC_5 Logic Functioning bit
 (43 11)  (43 315)  (43 315)  LC_5 Logic Functioning bit
 (36 12)  (36 316)  (36 316)  LC_6 Logic Functioning bit
 (37 12)  (37 316)  (37 316)  LC_6 Logic Functioning bit
 (42 12)  (42 316)  (42 316)  LC_6 Logic Functioning bit
 (43 12)  (43 316)  (43 316)  LC_6 Logic Functioning bit
 (50 12)  (50 316)  (50 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 317)  (36 317)  LC_6 Logic Functioning bit
 (37 13)  (37 317)  (37 317)  LC_6 Logic Functioning bit
 (42 13)  (42 317)  (42 317)  LC_6 Logic Functioning bit
 (43 13)  (43 317)  (43 317)  LC_6 Logic Functioning bit
 (36 14)  (36 318)  (36 318)  LC_7 Logic Functioning bit
 (37 14)  (37 318)  (37 318)  LC_7 Logic Functioning bit
 (42 14)  (42 318)  (42 318)  LC_7 Logic Functioning bit
 (43 14)  (43 318)  (43 318)  LC_7 Logic Functioning bit
 (50 14)  (50 318)  (50 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 319)  (36 319)  LC_7 Logic Functioning bit
 (37 15)  (37 319)  (37 319)  LC_7 Logic Functioning bit
 (42 15)  (42 319)  (42 319)  LC_7 Logic Functioning bit
 (43 15)  (43 319)  (43 319)  LC_7 Logic Functioning bit


LogicTile_1_19

 (28 0)  (82 304)  (82 304)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 304)  (83 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 304)  (84 304)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 304)  (86 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 304)  (90 304)  LC_0 Logic Functioning bit
 (37 0)  (91 304)  (91 304)  LC_0 Logic Functioning bit
 (38 0)  (92 304)  (92 304)  LC_0 Logic Functioning bit
 (39 0)  (93 304)  (93 304)  LC_0 Logic Functioning bit
 (44 0)  (98 304)  (98 304)  LC_0 Logic Functioning bit
 (30 1)  (84 305)  (84 305)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (40 1)  (94 305)  (94 305)  LC_0 Logic Functioning bit
 (41 1)  (95 305)  (95 305)  LC_0 Logic Functioning bit
 (42 1)  (96 305)  (96 305)  LC_0 Logic Functioning bit
 (43 1)  (97 305)  (97 305)  LC_0 Logic Functioning bit
 (49 1)  (103 305)  (103 305)  Carry_In_Mux bit 

 (27 2)  (81 306)  (81 306)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 306)  (82 306)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 306)  (83 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 306)  (84 306)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 306)  (86 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 306)  (90 306)  LC_1 Logic Functioning bit
 (37 2)  (91 306)  (91 306)  LC_1 Logic Functioning bit
 (38 2)  (92 306)  (92 306)  LC_1 Logic Functioning bit
 (39 2)  (93 306)  (93 306)  LC_1 Logic Functioning bit
 (44 2)  (98 306)  (98 306)  LC_1 Logic Functioning bit
 (40 3)  (94 307)  (94 307)  LC_1 Logic Functioning bit
 (41 3)  (95 307)  (95 307)  LC_1 Logic Functioning bit
 (42 3)  (96 307)  (96 307)  LC_1 Logic Functioning bit
 (43 3)  (97 307)  (97 307)  LC_1 Logic Functioning bit
 (28 4)  (82 308)  (82 308)  routing T_1_19.lc_trk_g2_1 <X> T_1_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 308)  (83 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 308)  (86 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (91 308)  (91 308)  LC_2 Logic Functioning bit
 (39 4)  (93 308)  (93 308)  LC_2 Logic Functioning bit
 (41 4)  (95 308)  (95 308)  LC_2 Logic Functioning bit
 (43 4)  (97 308)  (97 308)  LC_2 Logic Functioning bit
 (37 5)  (91 309)  (91 309)  LC_2 Logic Functioning bit
 (39 5)  (93 309)  (93 309)  LC_2 Logic Functioning bit
 (41 5)  (95 309)  (95 309)  LC_2 Logic Functioning bit
 (43 5)  (97 309)  (97 309)  LC_2 Logic Functioning bit
 (15 8)  (69 312)  (69 312)  routing T_1_19.tnr_op_1 <X> T_1_19.lc_trk_g2_1
 (17 8)  (71 312)  (71 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 10)  (76 314)  (76 314)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (78 314)  (78 314)  routing T_1_19.tnr_op_7 <X> T_1_19.lc_trk_g2_7
 (15 14)  (69 318)  (69 318)  routing T_1_19.tnr_op_5 <X> T_1_19.lc_trk_g3_5
 (17 14)  (71 318)  (71 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5


LogicTile_2_19

 (26 0)  (134 304)  (134 304)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (135 304)  (135 304)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 304)  (137 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 304)  (140 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 304)  (141 304)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 304)  (144 304)  LC_0 Logic Functioning bit
 (38 0)  (146 304)  (146 304)  LC_0 Logic Functioning bit
 (39 0)  (147 304)  (147 304)  LC_0 Logic Functioning bit
 (45 0)  (153 304)  (153 304)  LC_0 Logic Functioning bit
 (26 1)  (134 305)  (134 305)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 305)  (137 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (138 305)  (138 305)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (139 305)  (139 305)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 305)  (140 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (141 305)  (141 305)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.input_2_0
 (34 1)  (142 305)  (142 305)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.input_2_0
 (36 1)  (144 305)  (144 305)  LC_0 Logic Functioning bit
 (37 1)  (145 305)  (145 305)  LC_0 Logic Functioning bit
 (38 1)  (146 305)  (146 305)  LC_0 Logic Functioning bit
 (45 1)  (153 305)  (153 305)  LC_0 Logic Functioning bit
 (0 2)  (108 306)  (108 306)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (1 2)  (109 306)  (109 306)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (2 2)  (110 306)  (110 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (133 306)  (133 306)  routing T_2_19.bnr_op_6 <X> T_2_19.lc_trk_g0_6
 (27 2)  (135 306)  (135 306)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 306)  (136 306)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 306)  (137 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 306)  (140 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 306)  (141 306)  routing T_2_19.lc_trk_g2_2 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (143 306)  (143 306)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_1
 (36 2)  (144 306)  (144 306)  LC_1 Logic Functioning bit
 (38 2)  (146 306)  (146 306)  LC_1 Logic Functioning bit
 (39 2)  (147 306)  (147 306)  LC_1 Logic Functioning bit
 (45 2)  (153 306)  (153 306)  LC_1 Logic Functioning bit
 (0 3)  (108 307)  (108 307)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (22 3)  (130 307)  (130 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (133 307)  (133 307)  routing T_2_19.bnr_op_6 <X> T_2_19.lc_trk_g0_6
 (26 3)  (134 307)  (134 307)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (135 307)  (135 307)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 307)  (137 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 307)  (139 307)  routing T_2_19.lc_trk_g2_2 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 307)  (140 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (142 307)  (142 307)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_1
 (35 3)  (143 307)  (143 307)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_1
 (36 3)  (144 307)  (144 307)  LC_1 Logic Functioning bit
 (37 3)  (145 307)  (145 307)  LC_1 Logic Functioning bit
 (39 3)  (147 307)  (147 307)  LC_1 Logic Functioning bit
 (45 3)  (153 307)  (153 307)  LC_1 Logic Functioning bit
 (53 3)  (161 307)  (161 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 4)  (133 308)  (133 308)  routing T_2_19.bnr_op_2 <X> T_2_19.lc_trk_g1_2
 (26 4)  (134 308)  (134 308)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (135 308)  (135 308)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 308)  (137 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (139 308)  (139 308)  routing T_2_19.lc_trk_g2_7 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 308)  (140 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 308)  (141 308)  routing T_2_19.lc_trk_g2_7 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 308)  (144 308)  LC_2 Logic Functioning bit
 (38 4)  (146 308)  (146 308)  LC_2 Logic Functioning bit
 (39 4)  (147 308)  (147 308)  LC_2 Logic Functioning bit
 (45 4)  (153 308)  (153 308)  LC_2 Logic Functioning bit
 (22 5)  (130 309)  (130 309)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (133 309)  (133 309)  routing T_2_19.bnr_op_2 <X> T_2_19.lc_trk_g1_2
 (26 5)  (134 309)  (134 309)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 309)  (137 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 309)  (138 309)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (139 309)  (139 309)  routing T_2_19.lc_trk_g2_7 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (140 309)  (140 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (141 309)  (141 309)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.input_2_2
 (34 5)  (142 309)  (142 309)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.input_2_2
 (36 5)  (144 309)  (144 309)  LC_2 Logic Functioning bit
 (37 5)  (145 309)  (145 309)  LC_2 Logic Functioning bit
 (38 5)  (146 309)  (146 309)  LC_2 Logic Functioning bit
 (45 5)  (153 309)  (153 309)  LC_2 Logic Functioning bit
 (4 6)  (112 310)  (112 310)  routing T_2_19.sp4_h_r_9 <X> T_2_19.sp4_v_t_38
 (6 6)  (114 310)  (114 310)  routing T_2_19.sp4_h_r_9 <X> T_2_19.sp4_v_t_38
 (25 6)  (133 310)  (133 310)  routing T_2_19.bnr_op_6 <X> T_2_19.lc_trk_g1_6
 (27 6)  (135 310)  (135 310)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 310)  (136 310)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 310)  (137 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (139 310)  (139 310)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 310)  (140 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 310)  (141 310)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (143 310)  (143 310)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_3
 (36 6)  (144 310)  (144 310)  LC_3 Logic Functioning bit
 (38 6)  (146 310)  (146 310)  LC_3 Logic Functioning bit
 (39 6)  (147 310)  (147 310)  LC_3 Logic Functioning bit
 (45 6)  (153 310)  (153 310)  LC_3 Logic Functioning bit
 (5 7)  (113 311)  (113 311)  routing T_2_19.sp4_h_r_9 <X> T_2_19.sp4_v_t_38
 (22 7)  (130 311)  (130 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (133 311)  (133 311)  routing T_2_19.bnr_op_6 <X> T_2_19.lc_trk_g1_6
 (26 7)  (134 311)  (134 311)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (135 311)  (135 311)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 311)  (137 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (139 311)  (139 311)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (140 311)  (140 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (142 311)  (142 311)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_3
 (35 7)  (143 311)  (143 311)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_3
 (36 7)  (144 311)  (144 311)  LC_3 Logic Functioning bit
 (37 7)  (145 311)  (145 311)  LC_3 Logic Functioning bit
 (39 7)  (147 311)  (147 311)  LC_3 Logic Functioning bit
 (45 7)  (153 311)  (153 311)  LC_3 Logic Functioning bit
 (14 8)  (122 312)  (122 312)  routing T_2_19.bnl_op_0 <X> T_2_19.lc_trk_g2_0
 (17 8)  (125 312)  (125 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (126 312)  (126 312)  routing T_2_19.bnl_op_1 <X> T_2_19.lc_trk_g2_1
 (21 8)  (129 312)  (129 312)  routing T_2_19.bnl_op_3 <X> T_2_19.lc_trk_g2_3
 (22 8)  (130 312)  (130 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (133 312)  (133 312)  routing T_2_19.bnl_op_2 <X> T_2_19.lc_trk_g2_2
 (26 8)  (134 312)  (134 312)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (135 312)  (135 312)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 312)  (137 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 312)  (140 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 312)  (141 312)  routing T_2_19.lc_trk_g2_1 <X> T_2_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 312)  (144 312)  LC_4 Logic Functioning bit
 (38 8)  (146 312)  (146 312)  LC_4 Logic Functioning bit
 (39 8)  (147 312)  (147 312)  LC_4 Logic Functioning bit
 (45 8)  (153 312)  (153 312)  LC_4 Logic Functioning bit
 (14 9)  (122 313)  (122 313)  routing T_2_19.bnl_op_0 <X> T_2_19.lc_trk_g2_0
 (17 9)  (125 313)  (125 313)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (126 313)  (126 313)  routing T_2_19.bnl_op_1 <X> T_2_19.lc_trk_g2_1
 (19 9)  (127 313)  (127 313)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (21 9)  (129 313)  (129 313)  routing T_2_19.bnl_op_3 <X> T_2_19.lc_trk_g2_3
 (22 9)  (130 313)  (130 313)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (133 313)  (133 313)  routing T_2_19.bnl_op_2 <X> T_2_19.lc_trk_g2_2
 (26 9)  (134 313)  (134 313)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 313)  (137 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 313)  (138 313)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (140 313)  (140 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (141 313)  (141 313)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.input_2_4
 (34 9)  (142 313)  (142 313)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.input_2_4
 (36 9)  (144 313)  (144 313)  LC_4 Logic Functioning bit
 (37 9)  (145 313)  (145 313)  LC_4 Logic Functioning bit
 (38 9)  (146 313)  (146 313)  LC_4 Logic Functioning bit
 (45 9)  (153 313)  (153 313)  LC_4 Logic Functioning bit
 (14 10)  (122 314)  (122 314)  routing T_2_19.bnl_op_4 <X> T_2_19.lc_trk_g2_4
 (17 10)  (125 314)  (125 314)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (126 314)  (126 314)  routing T_2_19.bnl_op_5 <X> T_2_19.lc_trk_g2_5
 (21 10)  (129 314)  (129 314)  routing T_2_19.bnl_op_7 <X> T_2_19.lc_trk_g2_7
 (22 10)  (130 314)  (130 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (133 314)  (133 314)  routing T_2_19.bnl_op_6 <X> T_2_19.lc_trk_g2_6
 (27 10)  (135 314)  (135 314)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (136 314)  (136 314)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 314)  (137 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 314)  (140 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 314)  (141 314)  routing T_2_19.lc_trk_g2_0 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 314)  (143 314)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_5
 (36 10)  (144 314)  (144 314)  LC_5 Logic Functioning bit
 (38 10)  (146 314)  (146 314)  LC_5 Logic Functioning bit
 (39 10)  (147 314)  (147 314)  LC_5 Logic Functioning bit
 (45 10)  (153 314)  (153 314)  LC_5 Logic Functioning bit
 (14 11)  (122 315)  (122 315)  routing T_2_19.bnl_op_4 <X> T_2_19.lc_trk_g2_4
 (17 11)  (125 315)  (125 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (126 315)  (126 315)  routing T_2_19.bnl_op_5 <X> T_2_19.lc_trk_g2_5
 (21 11)  (129 315)  (129 315)  routing T_2_19.bnl_op_7 <X> T_2_19.lc_trk_g2_7
 (22 11)  (130 315)  (130 315)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (133 315)  (133 315)  routing T_2_19.bnl_op_6 <X> T_2_19.lc_trk_g2_6
 (26 11)  (134 315)  (134 315)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (135 315)  (135 315)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 315)  (137 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (140 315)  (140 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (142 315)  (142 315)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_5
 (35 11)  (143 315)  (143 315)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_5
 (36 11)  (144 315)  (144 315)  LC_5 Logic Functioning bit
 (37 11)  (145 315)  (145 315)  LC_5 Logic Functioning bit
 (39 11)  (147 315)  (147 315)  LC_5 Logic Functioning bit
 (45 11)  (153 315)  (153 315)  LC_5 Logic Functioning bit
 (8 12)  (116 316)  (116 316)  routing T_2_19.sp4_v_b_10 <X> T_2_19.sp4_h_r_10
 (9 12)  (117 316)  (117 316)  routing T_2_19.sp4_v_b_10 <X> T_2_19.sp4_h_r_10
 (16 12)  (124 316)  (124 316)  routing T_2_19.sp12_v_t_14 <X> T_2_19.lc_trk_g3_1
 (17 12)  (125 316)  (125 316)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (26 12)  (134 316)  (134 316)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (135 316)  (135 316)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 316)  (137 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (139 316)  (139 316)  routing T_2_19.lc_trk_g2_5 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 316)  (140 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 316)  (141 316)  routing T_2_19.lc_trk_g2_5 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 316)  (144 316)  LC_6 Logic Functioning bit
 (38 12)  (146 316)  (146 316)  LC_6 Logic Functioning bit
 (39 12)  (147 316)  (147 316)  LC_6 Logic Functioning bit
 (45 12)  (153 316)  (153 316)  LC_6 Logic Functioning bit
 (18 13)  (126 317)  (126 317)  routing T_2_19.sp12_v_t_14 <X> T_2_19.lc_trk_g3_1
 (26 13)  (134 317)  (134 317)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 317)  (137 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (138 317)  (138 317)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (140 317)  (140 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (141 317)  (141 317)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.input_2_6
 (34 13)  (142 317)  (142 317)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.input_2_6
 (36 13)  (144 317)  (144 317)  LC_6 Logic Functioning bit
 (37 13)  (145 317)  (145 317)  LC_6 Logic Functioning bit
 (38 13)  (146 317)  (146 317)  LC_6 Logic Functioning bit
 (45 13)  (153 317)  (153 317)  LC_6 Logic Functioning bit
 (1 14)  (109 318)  (109 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (27 14)  (135 318)  (135 318)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 318)  (136 318)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 318)  (137 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (139 318)  (139 318)  routing T_2_19.lc_trk_g2_4 <X> T_2_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 318)  (140 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 318)  (141 318)  routing T_2_19.lc_trk_g2_4 <X> T_2_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (143 318)  (143 318)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_7
 (36 14)  (144 318)  (144 318)  LC_7 Logic Functioning bit
 (38 14)  (146 318)  (146 318)  LC_7 Logic Functioning bit
 (39 14)  (147 318)  (147 318)  LC_7 Logic Functioning bit
 (45 14)  (153 318)  (153 318)  LC_7 Logic Functioning bit
 (26 15)  (134 319)  (134 319)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (135 319)  (135 319)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 319)  (137 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (140 319)  (140 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (142 319)  (142 319)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_7
 (35 15)  (143 319)  (143 319)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_7
 (36 15)  (144 319)  (144 319)  LC_7 Logic Functioning bit
 (37 15)  (145 319)  (145 319)  LC_7 Logic Functioning bit
 (39 15)  (147 319)  (147 319)  LC_7 Logic Functioning bit
 (45 15)  (153 319)  (153 319)  LC_7 Logic Functioning bit


LogicTile_3_19

 (14 0)  (176 304)  (176 304)  routing T_3_19.wire_logic_cluster/lc_0/out <X> T_3_19.lc_trk_g0_0
 (21 0)  (183 304)  (183 304)  routing T_3_19.wire_logic_cluster/lc_3/out <X> T_3_19.lc_trk_g0_3
 (22 0)  (184 304)  (184 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (187 304)  (187 304)  routing T_3_19.wire_logic_cluster/lc_2/out <X> T_3_19.lc_trk_g0_2
 (27 0)  (189 304)  (189 304)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 304)  (190 304)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 304)  (191 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 304)  (192 304)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 304)  (194 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 304)  (195 304)  routing T_3_19.lc_trk_g3_0 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (196 304)  (196 304)  routing T_3_19.lc_trk_g3_0 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (202 304)  (202 304)  LC_0 Logic Functioning bit
 (41 0)  (203 304)  (203 304)  LC_0 Logic Functioning bit
 (42 0)  (204 304)  (204 304)  LC_0 Logic Functioning bit
 (43 0)  (205 304)  (205 304)  LC_0 Logic Functioning bit
 (44 0)  (206 304)  (206 304)  LC_0 Logic Functioning bit
 (17 1)  (179 305)  (179 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (184 305)  (184 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (194 305)  (194 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (202 305)  (202 305)  LC_0 Logic Functioning bit
 (41 1)  (203 305)  (203 305)  LC_0 Logic Functioning bit
 (42 1)  (204 305)  (204 305)  LC_0 Logic Functioning bit
 (43 1)  (205 305)  (205 305)  LC_0 Logic Functioning bit
 (14 2)  (176 306)  (176 306)  routing T_3_19.wire_logic_cluster/lc_4/out <X> T_3_19.lc_trk_g0_4
 (17 2)  (179 306)  (179 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (180 306)  (180 306)  routing T_3_19.wire_logic_cluster/lc_5/out <X> T_3_19.lc_trk_g0_5
 (22 2)  (184 306)  (184 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (185 306)  (185 306)  routing T_3_19.sp4_h_r_7 <X> T_3_19.lc_trk_g0_7
 (24 2)  (186 306)  (186 306)  routing T_3_19.sp4_h_r_7 <X> T_3_19.lc_trk_g0_7
 (25 2)  (187 306)  (187 306)  routing T_3_19.wire_logic_cluster/lc_6/out <X> T_3_19.lc_trk_g0_6
 (27 2)  (189 306)  (189 306)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (190 306)  (190 306)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 306)  (191 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 306)  (192 306)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 306)  (193 306)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 306)  (194 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 306)  (195 306)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (202 306)  (202 306)  LC_1 Logic Functioning bit
 (41 2)  (203 306)  (203 306)  LC_1 Logic Functioning bit
 (42 2)  (204 306)  (204 306)  LC_1 Logic Functioning bit
 (43 2)  (205 306)  (205 306)  LC_1 Logic Functioning bit
 (44 2)  (206 306)  (206 306)  LC_1 Logic Functioning bit
 (17 3)  (179 307)  (179 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (183 307)  (183 307)  routing T_3_19.sp4_h_r_7 <X> T_3_19.lc_trk_g0_7
 (22 3)  (184 307)  (184 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (32 3)  (194 307)  (194 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (195 307)  (195 307)  routing T_3_19.lc_trk_g2_1 <X> T_3_19.input_2_1
 (40 3)  (202 307)  (202 307)  LC_1 Logic Functioning bit
 (41 3)  (203 307)  (203 307)  LC_1 Logic Functioning bit
 (42 3)  (204 307)  (204 307)  LC_1 Logic Functioning bit
 (43 3)  (205 307)  (205 307)  LC_1 Logic Functioning bit
 (22 4)  (184 308)  (184 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (185 308)  (185 308)  routing T_3_19.sp4_h_r_3 <X> T_3_19.lc_trk_g1_3
 (24 4)  (186 308)  (186 308)  routing T_3_19.sp4_h_r_3 <X> T_3_19.lc_trk_g1_3
 (29 4)  (191 308)  (191 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 308)  (192 308)  routing T_3_19.lc_trk_g0_7 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (193 308)  (193 308)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 308)  (194 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 308)  (195 308)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (202 308)  (202 308)  LC_2 Logic Functioning bit
 (41 4)  (203 308)  (203 308)  LC_2 Logic Functioning bit
 (42 4)  (204 308)  (204 308)  LC_2 Logic Functioning bit
 (43 4)  (205 308)  (205 308)  LC_2 Logic Functioning bit
 (44 4)  (206 308)  (206 308)  LC_2 Logic Functioning bit
 (17 5)  (179 309)  (179 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (183 309)  (183 309)  routing T_3_19.sp4_h_r_3 <X> T_3_19.lc_trk_g1_3
 (30 5)  (192 309)  (192 309)  routing T_3_19.lc_trk_g0_7 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (194 309)  (194 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (197 309)  (197 309)  routing T_3_19.lc_trk_g0_2 <X> T_3_19.input_2_2
 (40 5)  (202 309)  (202 309)  LC_2 Logic Functioning bit
 (41 5)  (203 309)  (203 309)  LC_2 Logic Functioning bit
 (42 5)  (204 309)  (204 309)  LC_2 Logic Functioning bit
 (43 5)  (205 309)  (205 309)  LC_2 Logic Functioning bit
 (28 6)  (190 310)  (190 310)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 310)  (191 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 310)  (193 310)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 310)  (194 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 310)  (195 310)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (196 310)  (196 310)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (202 310)  (202 310)  LC_3 Logic Functioning bit
 (41 6)  (203 310)  (203 310)  LC_3 Logic Functioning bit
 (42 6)  (204 310)  (204 310)  LC_3 Logic Functioning bit
 (43 6)  (205 310)  (205 310)  LC_3 Logic Functioning bit
 (44 6)  (206 310)  (206 310)  LC_3 Logic Functioning bit
 (30 7)  (192 311)  (192 311)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (193 311)  (193 311)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (194 311)  (194 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 311)  (197 311)  routing T_3_19.lc_trk_g0_3 <X> T_3_19.input_2_3
 (40 7)  (202 311)  (202 311)  LC_3 Logic Functioning bit
 (41 7)  (203 311)  (203 311)  LC_3 Logic Functioning bit
 (42 7)  (204 311)  (204 311)  LC_3 Logic Functioning bit
 (43 7)  (205 311)  (205 311)  LC_3 Logic Functioning bit
 (17 8)  (179 312)  (179 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 312)  (180 312)  routing T_3_19.wire_logic_cluster/lc_1/out <X> T_3_19.lc_trk_g2_1
 (21 8)  (183 312)  (183 312)  routing T_3_19.bnl_op_3 <X> T_3_19.lc_trk_g2_3
 (22 8)  (184 312)  (184 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (187 312)  (187 312)  routing T_3_19.rgt_op_2 <X> T_3_19.lc_trk_g2_2
 (27 8)  (189 312)  (189 312)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (190 312)  (190 312)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 312)  (191 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 312)  (192 312)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 312)  (194 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 312)  (195 312)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 312)  (197 312)  routing T_3_19.lc_trk_g0_4 <X> T_3_19.input_2_4
 (40 8)  (202 312)  (202 312)  LC_4 Logic Functioning bit
 (41 8)  (203 312)  (203 312)  LC_4 Logic Functioning bit
 (42 8)  (204 312)  (204 312)  LC_4 Logic Functioning bit
 (43 8)  (205 312)  (205 312)  LC_4 Logic Functioning bit
 (44 8)  (206 312)  (206 312)  LC_4 Logic Functioning bit
 (21 9)  (183 313)  (183 313)  routing T_3_19.bnl_op_3 <X> T_3_19.lc_trk_g2_3
 (22 9)  (184 313)  (184 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (186 313)  (186 313)  routing T_3_19.rgt_op_2 <X> T_3_19.lc_trk_g2_2
 (30 9)  (192 313)  (192 313)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (193 313)  (193 313)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (194 313)  (194 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (40 9)  (202 313)  (202 313)  LC_4 Logic Functioning bit
 (41 9)  (203 313)  (203 313)  LC_4 Logic Functioning bit
 (42 9)  (204 313)  (204 313)  LC_4 Logic Functioning bit
 (43 9)  (205 313)  (205 313)  LC_4 Logic Functioning bit
 (14 10)  (176 314)  (176 314)  routing T_3_19.bnl_op_4 <X> T_3_19.lc_trk_g2_4
 (17 10)  (179 314)  (179 314)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (180 314)  (180 314)  routing T_3_19.bnl_op_5 <X> T_3_19.lc_trk_g2_5
 (21 10)  (183 314)  (183 314)  routing T_3_19.wire_logic_cluster/lc_7/out <X> T_3_19.lc_trk_g2_7
 (22 10)  (184 314)  (184 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (187 314)  (187 314)  routing T_3_19.bnl_op_6 <X> T_3_19.lc_trk_g2_6
 (27 10)  (189 314)  (189 314)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (190 314)  (190 314)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 314)  (191 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 314)  (193 314)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 314)  (194 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 314)  (195 314)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 314)  (197 314)  routing T_3_19.lc_trk_g0_5 <X> T_3_19.input_2_5
 (40 10)  (202 314)  (202 314)  LC_5 Logic Functioning bit
 (41 10)  (203 314)  (203 314)  LC_5 Logic Functioning bit
 (42 10)  (204 314)  (204 314)  LC_5 Logic Functioning bit
 (43 10)  (205 314)  (205 314)  LC_5 Logic Functioning bit
 (44 10)  (206 314)  (206 314)  LC_5 Logic Functioning bit
 (14 11)  (176 315)  (176 315)  routing T_3_19.bnl_op_4 <X> T_3_19.lc_trk_g2_4
 (17 11)  (179 315)  (179 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (180 315)  (180 315)  routing T_3_19.bnl_op_5 <X> T_3_19.lc_trk_g2_5
 (22 11)  (184 315)  (184 315)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (187 315)  (187 315)  routing T_3_19.bnl_op_6 <X> T_3_19.lc_trk_g2_6
 (30 11)  (192 315)  (192 315)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (193 315)  (193 315)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (194 315)  (194 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (202 315)  (202 315)  LC_5 Logic Functioning bit
 (41 11)  (203 315)  (203 315)  LC_5 Logic Functioning bit
 (42 11)  (204 315)  (204 315)  LC_5 Logic Functioning bit
 (43 11)  (205 315)  (205 315)  LC_5 Logic Functioning bit
 (17 12)  (179 316)  (179 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (180 316)  (180 316)  routing T_3_19.bnl_op_1 <X> T_3_19.lc_trk_g3_1
 (21 12)  (183 316)  (183 316)  routing T_3_19.rgt_op_3 <X> T_3_19.lc_trk_g3_3
 (22 12)  (184 316)  (184 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (186 316)  (186 316)  routing T_3_19.rgt_op_3 <X> T_3_19.lc_trk_g3_3
 (25 12)  (187 316)  (187 316)  routing T_3_19.bnl_op_2 <X> T_3_19.lc_trk_g3_2
 (27 12)  (189 316)  (189 316)  routing T_3_19.lc_trk_g1_0 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 316)  (191 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 316)  (194 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 316)  (195 316)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 316)  (196 316)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (197 316)  (197 316)  routing T_3_19.lc_trk_g0_6 <X> T_3_19.input_2_6
 (40 12)  (202 316)  (202 316)  LC_6 Logic Functioning bit
 (41 12)  (203 316)  (203 316)  LC_6 Logic Functioning bit
 (42 12)  (204 316)  (204 316)  LC_6 Logic Functioning bit
 (43 12)  (205 316)  (205 316)  LC_6 Logic Functioning bit
 (44 12)  (206 316)  (206 316)  LC_6 Logic Functioning bit
 (14 13)  (176 317)  (176 317)  routing T_3_19.tnl_op_0 <X> T_3_19.lc_trk_g3_0
 (15 13)  (177 317)  (177 317)  routing T_3_19.tnl_op_0 <X> T_3_19.lc_trk_g3_0
 (17 13)  (179 317)  (179 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (180 317)  (180 317)  routing T_3_19.bnl_op_1 <X> T_3_19.lc_trk_g3_1
 (22 13)  (184 317)  (184 317)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (187 317)  (187 317)  routing T_3_19.bnl_op_2 <X> T_3_19.lc_trk_g3_2
 (31 13)  (193 317)  (193 317)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 317)  (194 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (197 317)  (197 317)  routing T_3_19.lc_trk_g0_6 <X> T_3_19.input_2_6
 (40 13)  (202 317)  (202 317)  LC_6 Logic Functioning bit
 (41 13)  (203 317)  (203 317)  LC_6 Logic Functioning bit
 (42 13)  (204 317)  (204 317)  LC_6 Logic Functioning bit
 (43 13)  (205 317)  (205 317)  LC_6 Logic Functioning bit
 (14 14)  (176 318)  (176 318)  routing T_3_19.rgt_op_4 <X> T_3_19.lc_trk_g3_4
 (15 14)  (177 318)  (177 318)  routing T_3_19.rgt_op_5 <X> T_3_19.lc_trk_g3_5
 (17 14)  (179 318)  (179 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (180 318)  (180 318)  routing T_3_19.rgt_op_5 <X> T_3_19.lc_trk_g3_5
 (21 14)  (183 318)  (183 318)  routing T_3_19.bnl_op_7 <X> T_3_19.lc_trk_g3_7
 (22 14)  (184 318)  (184 318)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (187 318)  (187 318)  routing T_3_19.rgt_op_6 <X> T_3_19.lc_trk_g3_6
 (27 14)  (189 318)  (189 318)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 318)  (191 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 318)  (194 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 318)  (195 318)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (196 318)  (196 318)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 318)  (197 318)  routing T_3_19.lc_trk_g2_7 <X> T_3_19.input_2_7
 (40 14)  (202 318)  (202 318)  LC_7 Logic Functioning bit
 (41 14)  (203 318)  (203 318)  LC_7 Logic Functioning bit
 (42 14)  (204 318)  (204 318)  LC_7 Logic Functioning bit
 (43 14)  (205 318)  (205 318)  LC_7 Logic Functioning bit
 (44 14)  (206 318)  (206 318)  LC_7 Logic Functioning bit
 (15 15)  (177 319)  (177 319)  routing T_3_19.rgt_op_4 <X> T_3_19.lc_trk_g3_4
 (17 15)  (179 319)  (179 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (183 319)  (183 319)  routing T_3_19.bnl_op_7 <X> T_3_19.lc_trk_g3_7
 (22 15)  (184 319)  (184 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (186 319)  (186 319)  routing T_3_19.rgt_op_6 <X> T_3_19.lc_trk_g3_6
 (30 15)  (192 319)  (192 319)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (194 319)  (194 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (195 319)  (195 319)  routing T_3_19.lc_trk_g2_7 <X> T_3_19.input_2_7
 (35 15)  (197 319)  (197 319)  routing T_3_19.lc_trk_g2_7 <X> T_3_19.input_2_7
 (40 15)  (202 319)  (202 319)  LC_7 Logic Functioning bit
 (41 15)  (203 319)  (203 319)  LC_7 Logic Functioning bit
 (42 15)  (204 319)  (204 319)  LC_7 Logic Functioning bit
 (43 15)  (205 319)  (205 319)  LC_7 Logic Functioning bit


LogicTile_4_19

 (26 0)  (242 304)  (242 304)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_0/in_0
 (31 0)  (247 304)  (247 304)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 304)  (248 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 304)  (249 304)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 304)  (252 304)  LC_0 Logic Functioning bit
 (38 0)  (254 304)  (254 304)  LC_0 Logic Functioning bit
 (45 0)  (261 304)  (261 304)  LC_0 Logic Functioning bit
 (48 0)  (264 304)  (264 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (242 305)  (242 305)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 305)  (245 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 305)  (247 305)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (253 305)  (253 305)  LC_0 Logic Functioning bit
 (39 1)  (255 305)  (255 305)  LC_0 Logic Functioning bit
 (45 1)  (261 305)  (261 305)  LC_0 Logic Functioning bit
 (0 2)  (216 306)  (216 306)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (1 2)  (217 306)  (217 306)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (2 2)  (218 306)  (218 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (238 306)  (238 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (239 306)  (239 306)  routing T_4_19.sp12_h_l_12 <X> T_4_19.lc_trk_g0_7
 (29 2)  (245 306)  (245 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 306)  (246 306)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 306)  (248 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (250 306)  (250 306)  routing T_4_19.lc_trk_g1_3 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 306)  (252 306)  LC_1 Logic Functioning bit
 (37 2)  (253 306)  (253 306)  LC_1 Logic Functioning bit
 (38 2)  (254 306)  (254 306)  LC_1 Logic Functioning bit
 (39 2)  (255 306)  (255 306)  LC_1 Logic Functioning bit
 (43 2)  (259 306)  (259 306)  LC_1 Logic Functioning bit
 (45 2)  (261 306)  (261 306)  LC_1 Logic Functioning bit
 (46 2)  (262 306)  (262 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (216 307)  (216 307)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (22 3)  (238 307)  (238 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (239 307)  (239 307)  routing T_4_19.sp12_h_r_14 <X> T_4_19.lc_trk_g0_6
 (26 3)  (242 307)  (242 307)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (243 307)  (243 307)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 307)  (245 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 307)  (246 307)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (247 307)  (247 307)  routing T_4_19.lc_trk_g1_3 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 307)  (248 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (249 307)  (249 307)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.input_2_1
 (35 3)  (251 307)  (251 307)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.input_2_1
 (36 3)  (252 307)  (252 307)  LC_1 Logic Functioning bit
 (37 3)  (253 307)  (253 307)  LC_1 Logic Functioning bit
 (38 3)  (254 307)  (254 307)  LC_1 Logic Functioning bit
 (39 3)  (255 307)  (255 307)  LC_1 Logic Functioning bit
 (42 3)  (258 307)  (258 307)  LC_1 Logic Functioning bit
 (43 3)  (259 307)  (259 307)  LC_1 Logic Functioning bit
 (45 3)  (261 307)  (261 307)  LC_1 Logic Functioning bit
 (0 4)  (216 308)  (216 308)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_7/cen
 (1 4)  (217 308)  (217 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (227 308)  (227 308)  routing T_4_19.sp4_v_t_44 <X> T_4_19.sp4_v_b_5
 (13 4)  (229 308)  (229 308)  routing T_4_19.sp4_v_t_44 <X> T_4_19.sp4_v_b_5
 (22 4)  (238 308)  (238 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (239 308)  (239 308)  routing T_4_19.sp12_h_r_11 <X> T_4_19.lc_trk_g1_3
 (26 4)  (242 308)  (242 308)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (243 308)  (243 308)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 308)  (245 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (247 308)  (247 308)  routing T_4_19.lc_trk_g0_7 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 308)  (248 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (252 308)  (252 308)  LC_2 Logic Functioning bit
 (38 4)  (254 308)  (254 308)  LC_2 Logic Functioning bit
 (45 4)  (261 308)  (261 308)  LC_2 Logic Functioning bit
 (1 5)  (217 309)  (217 309)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_7/cen
 (8 5)  (224 309)  (224 309)  routing T_4_19.sp4_v_t_36 <X> T_4_19.sp4_v_b_4
 (10 5)  (226 309)  (226 309)  routing T_4_19.sp4_v_t_36 <X> T_4_19.sp4_v_b_4
 (22 5)  (238 309)  (238 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (239 309)  (239 309)  routing T_4_19.sp12_h_r_10 <X> T_4_19.lc_trk_g1_2
 (26 5)  (242 309)  (242 309)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 309)  (245 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 309)  (246 309)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (247 309)  (247 309)  routing T_4_19.lc_trk_g0_7 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (252 309)  (252 309)  LC_2 Logic Functioning bit
 (37 5)  (253 309)  (253 309)  LC_2 Logic Functioning bit
 (38 5)  (254 309)  (254 309)  LC_2 Logic Functioning bit
 (39 5)  (255 309)  (255 309)  LC_2 Logic Functioning bit
 (45 5)  (261 309)  (261 309)  LC_2 Logic Functioning bit
 (25 6)  (241 310)  (241 310)  routing T_4_19.sp12_h_l_5 <X> T_4_19.lc_trk_g1_6
 (31 6)  (247 310)  (247 310)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 310)  (248 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (38 6)  (254 310)  (254 310)  LC_3 Logic Functioning bit
 (40 6)  (256 310)  (256 310)  LC_3 Logic Functioning bit
 (41 6)  (257 310)  (257 310)  LC_3 Logic Functioning bit
 (45 6)  (261 310)  (261 310)  LC_3 Logic Functioning bit
 (22 7)  (238 311)  (238 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (240 311)  (240 311)  routing T_4_19.sp12_h_l_5 <X> T_4_19.lc_trk_g1_6
 (25 7)  (241 311)  (241 311)  routing T_4_19.sp12_h_l_5 <X> T_4_19.lc_trk_g1_6
 (27 7)  (243 311)  (243 311)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (244 311)  (244 311)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 311)  (245 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 311)  (247 311)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (248 311)  (248 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (250 311)  (250 311)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.input_2_3
 (35 7)  (251 311)  (251 311)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.input_2_3
 (39 7)  (255 311)  (255 311)  LC_3 Logic Functioning bit
 (40 7)  (256 311)  (256 311)  LC_3 Logic Functioning bit
 (41 7)  (257 311)  (257 311)  LC_3 Logic Functioning bit
 (45 7)  (261 311)  (261 311)  LC_3 Logic Functioning bit
 (22 8)  (238 312)  (238 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (239 312)  (239 312)  routing T_4_19.sp4_h_r_27 <X> T_4_19.lc_trk_g2_3
 (24 8)  (240 312)  (240 312)  routing T_4_19.sp4_h_r_27 <X> T_4_19.lc_trk_g2_3
 (25 8)  (241 312)  (241 312)  routing T_4_19.sp4_h_r_34 <X> T_4_19.lc_trk_g2_2
 (26 8)  (242 312)  (242 312)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (243 312)  (243 312)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 312)  (245 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (247 312)  (247 312)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 312)  (248 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (250 312)  (250 312)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (251 312)  (251 312)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.input_2_4
 (36 8)  (252 312)  (252 312)  LC_4 Logic Functioning bit
 (37 8)  (253 312)  (253 312)  LC_4 Logic Functioning bit
 (38 8)  (254 312)  (254 312)  LC_4 Logic Functioning bit
 (39 8)  (255 312)  (255 312)  LC_4 Logic Functioning bit
 (43 8)  (259 312)  (259 312)  LC_4 Logic Functioning bit
 (45 8)  (261 312)  (261 312)  LC_4 Logic Functioning bit
 (21 9)  (237 313)  (237 313)  routing T_4_19.sp4_h_r_27 <X> T_4_19.lc_trk_g2_3
 (22 9)  (238 313)  (238 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (239 313)  (239 313)  routing T_4_19.sp4_h_r_34 <X> T_4_19.lc_trk_g2_2
 (24 9)  (240 313)  (240 313)  routing T_4_19.sp4_h_r_34 <X> T_4_19.lc_trk_g2_2
 (26 9)  (242 313)  (242 313)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 313)  (245 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (246 313)  (246 313)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (247 313)  (247 313)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (248 313)  (248 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (249 313)  (249 313)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.input_2_4
 (36 9)  (252 313)  (252 313)  LC_4 Logic Functioning bit
 (37 9)  (253 313)  (253 313)  LC_4 Logic Functioning bit
 (38 9)  (254 313)  (254 313)  LC_4 Logic Functioning bit
 (39 9)  (255 313)  (255 313)  LC_4 Logic Functioning bit
 (42 9)  (258 313)  (258 313)  LC_4 Logic Functioning bit
 (43 9)  (259 313)  (259 313)  LC_4 Logic Functioning bit
 (45 9)  (261 313)  (261 313)  LC_4 Logic Functioning bit
 (17 10)  (233 314)  (233 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (237 314)  (237 314)  routing T_4_19.sp4_v_t_26 <X> T_4_19.lc_trk_g2_7
 (22 10)  (238 314)  (238 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (239 314)  (239 314)  routing T_4_19.sp4_v_t_26 <X> T_4_19.lc_trk_g2_7
 (26 10)  (242 314)  (242 314)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (243 314)  (243 314)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 314)  (244 314)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 314)  (245 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 314)  (247 314)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 314)  (248 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (45 10)  (261 314)  (261 314)  LC_5 Logic Functioning bit
 (17 11)  (233 315)  (233 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (234 315)  (234 315)  routing T_4_19.sp4_r_v_b_37 <X> T_4_19.lc_trk_g2_5
 (21 11)  (237 315)  (237 315)  routing T_4_19.sp4_v_t_26 <X> T_4_19.lc_trk_g2_7
 (26 11)  (242 315)  (242 315)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (243 315)  (243 315)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 315)  (245 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 315)  (247 315)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (248 315)  (248 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (250 315)  (250 315)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.input_2_5
 (35 11)  (251 315)  (251 315)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.input_2_5
 (36 11)  (252 315)  (252 315)  LC_5 Logic Functioning bit
 (38 11)  (254 315)  (254 315)  LC_5 Logic Functioning bit
 (43 11)  (259 315)  (259 315)  LC_5 Logic Functioning bit
 (45 11)  (261 315)  (261 315)  LC_5 Logic Functioning bit
 (11 12)  (227 316)  (227 316)  routing T_4_19.sp4_h_r_6 <X> T_4_19.sp4_v_b_11
 (15 12)  (231 316)  (231 316)  routing T_4_19.sp4_h_r_25 <X> T_4_19.lc_trk_g3_1
 (16 12)  (232 316)  (232 316)  routing T_4_19.sp4_h_r_25 <X> T_4_19.lc_trk_g3_1
 (17 12)  (233 316)  (233 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (242 316)  (242 316)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (243 316)  (243 316)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 316)  (245 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (247 316)  (247 316)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 316)  (248 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 316)  (249 316)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 316)  (250 316)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 316)  (252 316)  LC_6 Logic Functioning bit
 (38 12)  (254 316)  (254 316)  LC_6 Logic Functioning bit
 (45 12)  (261 316)  (261 316)  LC_6 Logic Functioning bit
 (9 13)  (225 317)  (225 317)  routing T_4_19.sp4_v_t_47 <X> T_4_19.sp4_v_b_10
 (17 13)  (233 317)  (233 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (234 317)  (234 317)  routing T_4_19.sp4_h_r_25 <X> T_4_19.lc_trk_g3_1
 (26 13)  (242 317)  (242 317)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 317)  (245 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 317)  (246 317)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (252 317)  (252 317)  LC_6 Logic Functioning bit
 (37 13)  (253 317)  (253 317)  LC_6 Logic Functioning bit
 (38 13)  (254 317)  (254 317)  LC_6 Logic Functioning bit
 (39 13)  (255 317)  (255 317)  LC_6 Logic Functioning bit
 (45 13)  (261 317)  (261 317)  LC_6 Logic Functioning bit
 (1 14)  (217 318)  (217 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (26 14)  (242 318)  (242 318)  routing T_4_19.lc_trk_g2_5 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (31 14)  (247 318)  (247 318)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 318)  (248 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (252 318)  (252 318)  LC_7 Logic Functioning bit
 (38 14)  (254 318)  (254 318)  LC_7 Logic Functioning bit
 (45 14)  (261 318)  (261 318)  LC_7 Logic Functioning bit
 (17 15)  (233 319)  (233 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (28 15)  (244 319)  (244 319)  routing T_4_19.lc_trk_g2_5 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 319)  (245 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (247 319)  (247 319)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (253 319)  (253 319)  LC_7 Logic Functioning bit
 (39 15)  (255 319)  (255 319)  LC_7 Logic Functioning bit
 (45 15)  (261 319)  (261 319)  LC_7 Logic Functioning bit
 (46 15)  (262 319)  (262 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_5_19

 (14 0)  (284 304)  (284 304)  routing T_5_19.wire_logic_cluster/lc_0/out <X> T_5_19.lc_trk_g0_0
 (21 0)  (291 304)  (291 304)  routing T_5_19.sp4_h_r_11 <X> T_5_19.lc_trk_g0_3
 (22 0)  (292 304)  (292 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (293 304)  (293 304)  routing T_5_19.sp4_h_r_11 <X> T_5_19.lc_trk_g0_3
 (24 0)  (294 304)  (294 304)  routing T_5_19.sp4_h_r_11 <X> T_5_19.lc_trk_g0_3
 (25 0)  (295 304)  (295 304)  routing T_5_19.wire_logic_cluster/lc_2/out <X> T_5_19.lc_trk_g0_2
 (29 0)  (299 304)  (299 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 304)  (300 304)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (301 304)  (301 304)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 304)  (302 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (304 304)  (304 304)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (310 304)  (310 304)  LC_0 Logic Functioning bit
 (41 0)  (311 304)  (311 304)  LC_0 Logic Functioning bit
 (42 0)  (312 304)  (312 304)  LC_0 Logic Functioning bit
 (43 0)  (313 304)  (313 304)  LC_0 Logic Functioning bit
 (44 0)  (314 304)  (314 304)  LC_0 Logic Functioning bit
 (17 1)  (287 305)  (287 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (292 305)  (292 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (300 305)  (300 305)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (302 305)  (302 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (310 305)  (310 305)  LC_0 Logic Functioning bit
 (41 1)  (311 305)  (311 305)  LC_0 Logic Functioning bit
 (42 1)  (312 305)  (312 305)  LC_0 Logic Functioning bit
 (43 1)  (313 305)  (313 305)  LC_0 Logic Functioning bit
 (49 1)  (319 305)  (319 305)  Carry_In_Mux bit 

 (15 2)  (285 306)  (285 306)  routing T_5_19.sp4_h_r_5 <X> T_5_19.lc_trk_g0_5
 (16 2)  (286 306)  (286 306)  routing T_5_19.sp4_h_r_5 <X> T_5_19.lc_trk_g0_5
 (17 2)  (287 306)  (287 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (292 306)  (292 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (294 306)  (294 306)  routing T_5_19.top_op_7 <X> T_5_19.lc_trk_g0_7
 (27 2)  (297 306)  (297 306)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 306)  (298 306)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 306)  (299 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (301 306)  (301 306)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 306)  (302 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (310 306)  (310 306)  LC_1 Logic Functioning bit
 (41 2)  (311 306)  (311 306)  LC_1 Logic Functioning bit
 (42 2)  (312 306)  (312 306)  LC_1 Logic Functioning bit
 (43 2)  (313 306)  (313 306)  LC_1 Logic Functioning bit
 (44 2)  (314 306)  (314 306)  LC_1 Logic Functioning bit
 (18 3)  (288 307)  (288 307)  routing T_5_19.sp4_h_r_5 <X> T_5_19.lc_trk_g0_5
 (21 3)  (291 307)  (291 307)  routing T_5_19.top_op_7 <X> T_5_19.lc_trk_g0_7
 (22 3)  (292 307)  (292 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (293 307)  (293 307)  routing T_5_19.sp4_h_r_6 <X> T_5_19.lc_trk_g0_6
 (24 3)  (294 307)  (294 307)  routing T_5_19.sp4_h_r_6 <X> T_5_19.lc_trk_g0_6
 (25 3)  (295 307)  (295 307)  routing T_5_19.sp4_h_r_6 <X> T_5_19.lc_trk_g0_6
 (31 3)  (301 307)  (301 307)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (302 307)  (302 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (303 307)  (303 307)  routing T_5_19.lc_trk_g2_1 <X> T_5_19.input_2_1
 (40 3)  (310 307)  (310 307)  LC_1 Logic Functioning bit
 (41 3)  (311 307)  (311 307)  LC_1 Logic Functioning bit
 (42 3)  (312 307)  (312 307)  LC_1 Logic Functioning bit
 (43 3)  (313 307)  (313 307)  LC_1 Logic Functioning bit
 (14 4)  (284 308)  (284 308)  routing T_5_19.sp4_h_r_8 <X> T_5_19.lc_trk_g1_0
 (15 4)  (285 308)  (285 308)  routing T_5_19.sp4_h_r_9 <X> T_5_19.lc_trk_g1_1
 (16 4)  (286 308)  (286 308)  routing T_5_19.sp4_h_r_9 <X> T_5_19.lc_trk_g1_1
 (17 4)  (287 308)  (287 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (288 308)  (288 308)  routing T_5_19.sp4_h_r_9 <X> T_5_19.lc_trk_g1_1
 (21 4)  (291 308)  (291 308)  routing T_5_19.sp4_v_b_11 <X> T_5_19.lc_trk_g1_3
 (22 4)  (292 308)  (292 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (293 308)  (293 308)  routing T_5_19.sp4_v_b_11 <X> T_5_19.lc_trk_g1_3
 (27 4)  (297 308)  (297 308)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 308)  (299 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 308)  (302 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 308)  (304 308)  routing T_5_19.lc_trk_g1_0 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (310 308)  (310 308)  LC_2 Logic Functioning bit
 (41 4)  (311 308)  (311 308)  LC_2 Logic Functioning bit
 (42 4)  (312 308)  (312 308)  LC_2 Logic Functioning bit
 (43 4)  (313 308)  (313 308)  LC_2 Logic Functioning bit
 (44 4)  (314 308)  (314 308)  LC_2 Logic Functioning bit
 (15 5)  (285 309)  (285 309)  routing T_5_19.sp4_h_r_8 <X> T_5_19.lc_trk_g1_0
 (16 5)  (286 309)  (286 309)  routing T_5_19.sp4_h_r_8 <X> T_5_19.lc_trk_g1_0
 (17 5)  (287 309)  (287 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (291 309)  (291 309)  routing T_5_19.sp4_v_b_11 <X> T_5_19.lc_trk_g1_3
 (22 5)  (292 309)  (292 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (294 309)  (294 309)  routing T_5_19.top_op_2 <X> T_5_19.lc_trk_g1_2
 (25 5)  (295 309)  (295 309)  routing T_5_19.top_op_2 <X> T_5_19.lc_trk_g1_2
 (30 5)  (300 309)  (300 309)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (302 309)  (302 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (305 309)  (305 309)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.input_2_2
 (40 5)  (310 309)  (310 309)  LC_2 Logic Functioning bit
 (41 5)  (311 309)  (311 309)  LC_2 Logic Functioning bit
 (42 5)  (312 309)  (312 309)  LC_2 Logic Functioning bit
 (43 5)  (313 309)  (313 309)  LC_2 Logic Functioning bit
 (4 6)  (274 310)  (274 310)  routing T_5_19.sp4_h_r_9 <X> T_5_19.sp4_v_t_38
 (6 6)  (276 310)  (276 310)  routing T_5_19.sp4_h_r_9 <X> T_5_19.sp4_v_t_38
 (13 6)  (283 310)  (283 310)  routing T_5_19.sp4_h_r_5 <X> T_5_19.sp4_v_t_40
 (32 6)  (302 310)  (302 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (306 310)  (306 310)  LC_3 Logic Functioning bit
 (37 6)  (307 310)  (307 310)  LC_3 Logic Functioning bit
 (38 6)  (308 310)  (308 310)  LC_3 Logic Functioning bit
 (39 6)  (309 310)  (309 310)  LC_3 Logic Functioning bit
 (5 7)  (275 311)  (275 311)  routing T_5_19.sp4_h_r_9 <X> T_5_19.sp4_v_t_38
 (12 7)  (282 311)  (282 311)  routing T_5_19.sp4_h_r_5 <X> T_5_19.sp4_v_t_40
 (14 7)  (284 311)  (284 311)  routing T_5_19.sp4_h_r_4 <X> T_5_19.lc_trk_g1_4
 (15 7)  (285 311)  (285 311)  routing T_5_19.sp4_h_r_4 <X> T_5_19.lc_trk_g1_4
 (16 7)  (286 311)  (286 311)  routing T_5_19.sp4_h_r_4 <X> T_5_19.lc_trk_g1_4
 (17 7)  (287 311)  (287 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (36 7)  (306 311)  (306 311)  LC_3 Logic Functioning bit
 (37 7)  (307 311)  (307 311)  LC_3 Logic Functioning bit
 (38 7)  (308 311)  (308 311)  LC_3 Logic Functioning bit
 (39 7)  (309 311)  (309 311)  LC_3 Logic Functioning bit
 (48 7)  (318 311)  (318 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (321 311)  (321 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (274 312)  (274 312)  routing T_5_19.sp4_v_t_47 <X> T_5_19.sp4_v_b_6
 (6 8)  (276 312)  (276 312)  routing T_5_19.sp4_v_t_47 <X> T_5_19.sp4_v_b_6
 (17 8)  (287 312)  (287 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (288 312)  (288 312)  routing T_5_19.wire_logic_cluster/lc_1/out <X> T_5_19.lc_trk_g2_1
 (31 8)  (301 312)  (301 312)  routing T_5_19.lc_trk_g0_5 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 312)  (302 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (306 312)  (306 312)  LC_4 Logic Functioning bit
 (37 8)  (307 312)  (307 312)  LC_4 Logic Functioning bit
 (50 8)  (320 312)  (320 312)  Cascade bit: LH_LC04_inmux02_5

 (36 9)  (306 313)  (306 313)  LC_4 Logic Functioning bit
 (37 9)  (307 313)  (307 313)  LC_4 Logic Functioning bit
 (51 9)  (321 313)  (321 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (26 10)  (296 314)  (296 314)  routing T_5_19.lc_trk_g0_5 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 314)  (297 314)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (298 314)  (298 314)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 314)  (299 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (302 314)  (302 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 314)  (304 314)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (307 314)  (307 314)  LC_5 Logic Functioning bit
 (39 10)  (309 314)  (309 314)  LC_5 Logic Functioning bit
 (41 10)  (311 314)  (311 314)  LC_5 Logic Functioning bit
 (43 10)  (313 314)  (313 314)  LC_5 Logic Functioning bit
 (29 11)  (299 315)  (299 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 315)  (300 315)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (301 315)  (301 315)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (306 315)  (306 315)  LC_5 Logic Functioning bit
 (37 11)  (307 315)  (307 315)  LC_5 Logic Functioning bit
 (38 11)  (308 315)  (308 315)  LC_5 Logic Functioning bit
 (39 11)  (309 315)  (309 315)  LC_5 Logic Functioning bit
 (48 11)  (318 315)  (318 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (274 316)  (274 316)  routing T_5_19.sp4_v_t_36 <X> T_5_19.sp4_v_b_9
 (6 12)  (276 316)  (276 316)  routing T_5_19.sp4_v_t_36 <X> T_5_19.sp4_v_b_9
 (15 12)  (285 316)  (285 316)  routing T_5_19.sp4_v_t_28 <X> T_5_19.lc_trk_g3_1
 (16 12)  (286 316)  (286 316)  routing T_5_19.sp4_v_t_28 <X> T_5_19.lc_trk_g3_1
 (17 12)  (287 316)  (287 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (291 316)  (291 316)  routing T_5_19.wire_logic_cluster/lc_3/out <X> T_5_19.lc_trk_g3_3
 (22 12)  (292 316)  (292 316)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (295 316)  (295 316)  routing T_5_19.sp4_v_t_23 <X> T_5_19.lc_trk_g3_2
 (27 12)  (297 316)  (297 316)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (298 316)  (298 316)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 316)  (299 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (302 316)  (302 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (306 316)  (306 316)  LC_6 Logic Functioning bit
 (38 12)  (308 316)  (308 316)  LC_6 Logic Functioning bit
 (40 12)  (310 316)  (310 316)  LC_6 Logic Functioning bit
 (41 12)  (311 316)  (311 316)  LC_6 Logic Functioning bit
 (42 12)  (312 316)  (312 316)  LC_6 Logic Functioning bit
 (43 12)  (313 316)  (313 316)  LC_6 Logic Functioning bit
 (22 13)  (292 317)  (292 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (293 317)  (293 317)  routing T_5_19.sp4_v_t_23 <X> T_5_19.lc_trk_g3_2
 (25 13)  (295 317)  (295 317)  routing T_5_19.sp4_v_t_23 <X> T_5_19.lc_trk_g3_2
 (27 13)  (297 317)  (297 317)  routing T_5_19.lc_trk_g1_1 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 317)  (299 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 317)  (300 317)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (301 317)  (301 317)  routing T_5_19.lc_trk_g0_3 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (307 317)  (307 317)  LC_6 Logic Functioning bit
 (39 13)  (309 317)  (309 317)  LC_6 Logic Functioning bit
 (40 13)  (310 317)  (310 317)  LC_6 Logic Functioning bit
 (42 13)  (312 317)  (312 317)  LC_6 Logic Functioning bit
 (51 13)  (321 317)  (321 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (274 318)  (274 318)  routing T_5_19.sp4_h_r_9 <X> T_5_19.sp4_v_t_44
 (13 14)  (283 318)  (283 318)  routing T_5_19.sp4_h_r_11 <X> T_5_19.sp4_v_t_46
 (26 14)  (296 318)  (296 318)  routing T_5_19.lc_trk_g0_5 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (32 14)  (302 318)  (302 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 318)  (303 318)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (304 318)  (304 318)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (306 318)  (306 318)  LC_7 Logic Functioning bit
 (38 14)  (308 318)  (308 318)  LC_7 Logic Functioning bit
 (5 15)  (275 319)  (275 319)  routing T_5_19.sp4_h_r_9 <X> T_5_19.sp4_v_t_44
 (12 15)  (282 319)  (282 319)  routing T_5_19.sp4_h_r_11 <X> T_5_19.sp4_v_t_46
 (29 15)  (299 319)  (299 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (301 319)  (301 319)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (307 319)  (307 319)  LC_7 Logic Functioning bit
 (39 15)  (309 319)  (309 319)  LC_7 Logic Functioning bit
 (51 15)  (321 319)  (321 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_6_19

 (12 1)  (336 305)  (336 305)  routing T_6_19.sp4_h_r_2 <X> T_6_19.sp4_v_b_2
 (9 2)  (333 306)  (333 306)  routing T_6_19.sp4_h_r_10 <X> T_6_19.sp4_h_l_36
 (10 2)  (334 306)  (334 306)  routing T_6_19.sp4_h_r_10 <X> T_6_19.sp4_h_l_36
 (5 6)  (329 310)  (329 310)  routing T_6_19.sp4_h_r_0 <X> T_6_19.sp4_h_l_38
 (4 7)  (328 311)  (328 311)  routing T_6_19.sp4_h_r_0 <X> T_6_19.sp4_h_l_38
 (8 11)  (332 315)  (332 315)  routing T_6_19.sp4_h_r_1 <X> T_6_19.sp4_v_t_42
 (9 11)  (333 315)  (333 315)  routing T_6_19.sp4_h_r_1 <X> T_6_19.sp4_v_t_42
 (10 11)  (334 315)  (334 315)  routing T_6_19.sp4_h_r_1 <X> T_6_19.sp4_v_t_42
 (11 14)  (335 318)  (335 318)  routing T_6_19.sp4_v_b_3 <X> T_6_19.sp4_v_t_46
 (13 14)  (337 318)  (337 318)  routing T_6_19.sp4_v_b_3 <X> T_6_19.sp4_v_t_46
 (4 15)  (328 319)  (328 319)  routing T_6_19.sp4_h_r_1 <X> T_6_19.sp4_h_l_44
 (6 15)  (330 319)  (330 319)  routing T_6_19.sp4_h_r_1 <X> T_6_19.sp4_h_l_44


LogicTile_7_19

 (29 0)  (395 304)  (395 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 304)  (396 304)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (398 304)  (398 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 304)  (399 304)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (400 304)  (400 304)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (402 304)  (402 304)  LC_0 Logic Functioning bit
 (38 0)  (404 304)  (404 304)  LC_0 Logic Functioning bit
 (39 0)  (405 304)  (405 304)  LC_0 Logic Functioning bit
 (45 0)  (411 304)  (411 304)  LC_0 Logic Functioning bit
 (26 1)  (392 305)  (392 305)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (394 305)  (394 305)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 305)  (395 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 305)  (396 305)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (397 305)  (397 305)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 305)  (398 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (399 305)  (399 305)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.input_2_0
 (34 1)  (400 305)  (400 305)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.input_2_0
 (35 1)  (401 305)  (401 305)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.input_2_0
 (36 1)  (402 305)  (402 305)  LC_0 Logic Functioning bit
 (37 1)  (403 305)  (403 305)  LC_0 Logic Functioning bit
 (39 1)  (405 305)  (405 305)  LC_0 Logic Functioning bit
 (45 1)  (411 305)  (411 305)  LC_0 Logic Functioning bit
 (47 1)  (413 305)  (413 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (366 306)  (366 306)  routing T_7_19.glb_netwk_7 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (1 2)  (367 306)  (367 306)  routing T_7_19.glb_netwk_7 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (368 306)  (368 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (388 306)  (388 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (390 306)  (390 306)  routing T_7_19.top_op_7 <X> T_7_19.lc_trk_g0_7
 (0 3)  (366 307)  (366 307)  routing T_7_19.glb_netwk_7 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (21 3)  (387 307)  (387 307)  routing T_7_19.top_op_7 <X> T_7_19.lc_trk_g0_7
 (8 5)  (374 309)  (374 309)  routing T_7_19.sp4_v_t_36 <X> T_7_19.sp4_v_b_4
 (10 5)  (376 309)  (376 309)  routing T_7_19.sp4_v_t_36 <X> T_7_19.sp4_v_b_4
 (4 8)  (370 312)  (370 312)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_v_b_6
 (6 8)  (372 312)  (372 312)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_v_b_6
 (11 8)  (377 312)  (377 312)  routing T_7_19.sp4_v_t_40 <X> T_7_19.sp4_v_b_8
 (17 8)  (383 312)  (383 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (12 9)  (378 313)  (378 313)  routing T_7_19.sp4_v_t_40 <X> T_7_19.sp4_v_b_8
 (18 9)  (384 313)  (384 313)  routing T_7_19.sp4_r_v_b_33 <X> T_7_19.lc_trk_g2_1
 (22 9)  (388 313)  (388 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (390 313)  (390 313)  routing T_7_19.tnr_op_2 <X> T_7_19.lc_trk_g2_2
 (6 12)  (372 316)  (372 316)  routing T_7_19.sp4_v_t_43 <X> T_7_19.sp4_v_b_9
 (14 12)  (380 316)  (380 316)  routing T_7_19.rgt_op_0 <X> T_7_19.lc_trk_g3_0
 (15 12)  (381 316)  (381 316)  routing T_7_19.rgt_op_1 <X> T_7_19.lc_trk_g3_1
 (17 12)  (383 316)  (383 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (384 316)  (384 316)  routing T_7_19.rgt_op_1 <X> T_7_19.lc_trk_g3_1
 (22 12)  (388 316)  (388 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (389 316)  (389 316)  routing T_7_19.sp4_v_t_30 <X> T_7_19.lc_trk_g3_3
 (24 12)  (390 316)  (390 316)  routing T_7_19.sp4_v_t_30 <X> T_7_19.lc_trk_g3_3
 (25 12)  (391 316)  (391 316)  routing T_7_19.rgt_op_2 <X> T_7_19.lc_trk_g3_2
 (29 12)  (395 316)  (395 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 316)  (396 316)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 316)  (398 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 316)  (399 316)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 316)  (400 316)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 316)  (402 316)  LC_6 Logic Functioning bit
 (38 12)  (404 316)  (404 316)  LC_6 Logic Functioning bit
 (39 12)  (405 316)  (405 316)  LC_6 Logic Functioning bit
 (45 12)  (411 316)  (411 316)  LC_6 Logic Functioning bit
 (46 12)  (412 316)  (412 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (5 13)  (371 317)  (371 317)  routing T_7_19.sp4_v_t_43 <X> T_7_19.sp4_v_b_9
 (15 13)  (381 317)  (381 317)  routing T_7_19.rgt_op_0 <X> T_7_19.lc_trk_g3_0
 (17 13)  (383 317)  (383 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (388 317)  (388 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (390 317)  (390 317)  routing T_7_19.rgt_op_2 <X> T_7_19.lc_trk_g3_2
 (26 13)  (392 317)  (392 317)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 317)  (394 317)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 317)  (395 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 317)  (396 317)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (398 317)  (398 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (399 317)  (399 317)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.input_2_6
 (34 13)  (400 317)  (400 317)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.input_2_6
 (35 13)  (401 317)  (401 317)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.input_2_6
 (36 13)  (402 317)  (402 317)  LC_6 Logic Functioning bit
 (37 13)  (403 317)  (403 317)  LC_6 Logic Functioning bit
 (39 13)  (405 317)  (405 317)  LC_6 Logic Functioning bit
 (45 13)  (411 317)  (411 317)  LC_6 Logic Functioning bit
 (1 14)  (367 318)  (367 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (26 14)  (392 318)  (392 318)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (393 318)  (393 318)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 318)  (394 318)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 318)  (395 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (398 318)  (398 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 318)  (399 318)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (400 318)  (400 318)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 318)  (402 318)  LC_7 Logic Functioning bit
 (37 14)  (403 318)  (403 318)  LC_7 Logic Functioning bit
 (38 14)  (404 318)  (404 318)  LC_7 Logic Functioning bit
 (39 14)  (405 318)  (405 318)  LC_7 Logic Functioning bit
 (45 14)  (411 318)  (411 318)  LC_7 Logic Functioning bit
 (46 14)  (412 318)  (412 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (392 319)  (392 319)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 319)  (395 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 319)  (396 319)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (398 319)  (398 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (399 319)  (399 319)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.input_2_7
 (36 15)  (402 319)  (402 319)  LC_7 Logic Functioning bit
 (37 15)  (403 319)  (403 319)  LC_7 Logic Functioning bit
 (45 15)  (411 319)  (411 319)  LC_7 Logic Functioning bit


LogicTile_8_19

 (21 0)  (441 304)  (441 304)  routing T_8_19.bnr_op_3 <X> T_8_19.lc_trk_g0_3
 (22 0)  (442 304)  (442 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (445 304)  (445 304)  routing T_8_19.bnr_op_2 <X> T_8_19.lc_trk_g0_2
 (27 0)  (447 304)  (447 304)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 304)  (449 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 304)  (450 304)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (452 304)  (452 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (456 304)  (456 304)  LC_0 Logic Functioning bit
 (37 0)  (457 304)  (457 304)  LC_0 Logic Functioning bit
 (38 0)  (458 304)  (458 304)  LC_0 Logic Functioning bit
 (39 0)  (459 304)  (459 304)  LC_0 Logic Functioning bit
 (44 0)  (464 304)  (464 304)  LC_0 Logic Functioning bit
 (21 1)  (441 305)  (441 305)  routing T_8_19.bnr_op_3 <X> T_8_19.lc_trk_g0_3
 (22 1)  (442 305)  (442 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (445 305)  (445 305)  routing T_8_19.bnr_op_2 <X> T_8_19.lc_trk_g0_2
 (30 1)  (450 305)  (450 305)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_logic_cluster/lc_0/in_1
 (40 1)  (460 305)  (460 305)  LC_0 Logic Functioning bit
 (41 1)  (461 305)  (461 305)  LC_0 Logic Functioning bit
 (42 1)  (462 305)  (462 305)  LC_0 Logic Functioning bit
 (43 1)  (463 305)  (463 305)  LC_0 Logic Functioning bit
 (49 1)  (469 305)  (469 305)  Carry_In_Mux bit 

 (17 2)  (437 306)  (437 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (438 306)  (438 306)  routing T_8_19.bnr_op_5 <X> T_8_19.lc_trk_g0_5
 (27 2)  (447 306)  (447 306)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 306)  (449 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 306)  (450 306)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (452 306)  (452 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 306)  (456 306)  LC_1 Logic Functioning bit
 (37 2)  (457 306)  (457 306)  LC_1 Logic Functioning bit
 (38 2)  (458 306)  (458 306)  LC_1 Logic Functioning bit
 (39 2)  (459 306)  (459 306)  LC_1 Logic Functioning bit
 (44 2)  (464 306)  (464 306)  LC_1 Logic Functioning bit
 (14 3)  (434 307)  (434 307)  routing T_8_19.sp4_r_v_b_28 <X> T_8_19.lc_trk_g0_4
 (17 3)  (437 307)  (437 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (438 307)  (438 307)  routing T_8_19.bnr_op_5 <X> T_8_19.lc_trk_g0_5
 (30 3)  (450 307)  (450 307)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.wire_logic_cluster/lc_1/in_1
 (40 3)  (460 307)  (460 307)  LC_1 Logic Functioning bit
 (41 3)  (461 307)  (461 307)  LC_1 Logic Functioning bit
 (42 3)  (462 307)  (462 307)  LC_1 Logic Functioning bit
 (43 3)  (463 307)  (463 307)  LC_1 Logic Functioning bit
 (14 4)  (434 308)  (434 308)  routing T_8_19.lft_op_0 <X> T_8_19.lc_trk_g1_0
 (27 4)  (447 308)  (447 308)  routing T_8_19.lc_trk_g1_0 <X> T_8_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 308)  (449 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 308)  (452 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (457 308)  (457 308)  LC_2 Logic Functioning bit
 (39 4)  (459 308)  (459 308)  LC_2 Logic Functioning bit
 (41 4)  (461 308)  (461 308)  LC_2 Logic Functioning bit
 (43 4)  (463 308)  (463 308)  LC_2 Logic Functioning bit
 (15 5)  (435 309)  (435 309)  routing T_8_19.lft_op_0 <X> T_8_19.lc_trk_g1_0
 (17 5)  (437 309)  (437 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (442 309)  (442 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (444 309)  (444 309)  routing T_8_19.top_op_2 <X> T_8_19.lc_trk_g1_2
 (25 5)  (445 309)  (445 309)  routing T_8_19.top_op_2 <X> T_8_19.lc_trk_g1_2
 (37 5)  (457 309)  (457 309)  LC_2 Logic Functioning bit
 (39 5)  (459 309)  (459 309)  LC_2 Logic Functioning bit
 (41 5)  (461 309)  (461 309)  LC_2 Logic Functioning bit
 (43 5)  (463 309)  (463 309)  LC_2 Logic Functioning bit
 (14 6)  (434 310)  (434 310)  routing T_8_19.bnr_op_4 <X> T_8_19.lc_trk_g1_4
 (21 6)  (441 310)  (441 310)  routing T_8_19.lft_op_7 <X> T_8_19.lc_trk_g1_7
 (22 6)  (442 310)  (442 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (444 310)  (444 310)  routing T_8_19.lft_op_7 <X> T_8_19.lc_trk_g1_7
 (25 6)  (445 310)  (445 310)  routing T_8_19.lft_op_6 <X> T_8_19.lc_trk_g1_6
 (26 6)  (446 310)  (446 310)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (448 310)  (448 310)  routing T_8_19.lc_trk_g2_2 <X> T_8_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 310)  (449 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (451 310)  (451 310)  routing T_8_19.lc_trk_g2_6 <X> T_8_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 310)  (452 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 310)  (453 310)  routing T_8_19.lc_trk_g2_6 <X> T_8_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (457 310)  (457 310)  LC_3 Logic Functioning bit
 (39 6)  (459 310)  (459 310)  LC_3 Logic Functioning bit
 (47 6)  (467 310)  (467 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (434 311)  (434 311)  routing T_8_19.bnr_op_4 <X> T_8_19.lc_trk_g1_4
 (17 7)  (437 311)  (437 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (442 311)  (442 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (444 311)  (444 311)  routing T_8_19.lft_op_6 <X> T_8_19.lc_trk_g1_6
 (26 7)  (446 311)  (446 311)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (447 311)  (447 311)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 311)  (448 311)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 311)  (449 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 311)  (450 311)  routing T_8_19.lc_trk_g2_2 <X> T_8_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (451 311)  (451 311)  routing T_8_19.lc_trk_g2_6 <X> T_8_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (456 311)  (456 311)  LC_3 Logic Functioning bit
 (37 7)  (457 311)  (457 311)  LC_3 Logic Functioning bit
 (38 7)  (458 311)  (458 311)  LC_3 Logic Functioning bit
 (39 7)  (459 311)  (459 311)  LC_3 Logic Functioning bit
 (48 7)  (468 311)  (468 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (471 311)  (471 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (434 312)  (434 312)  routing T_8_19.rgt_op_0 <X> T_8_19.lc_trk_g2_0
 (25 8)  (445 312)  (445 312)  routing T_8_19.sp4_h_r_34 <X> T_8_19.lc_trk_g2_2
 (28 8)  (448 312)  (448 312)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 312)  (449 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 312)  (450 312)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 312)  (452 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (454 312)  (454 312)  routing T_8_19.lc_trk_g1_2 <X> T_8_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (457 312)  (457 312)  LC_4 Logic Functioning bit
 (39 8)  (459 312)  (459 312)  LC_4 Logic Functioning bit
 (15 9)  (435 313)  (435 313)  routing T_8_19.rgt_op_0 <X> T_8_19.lc_trk_g2_0
 (17 9)  (437 313)  (437 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (442 313)  (442 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (443 313)  (443 313)  routing T_8_19.sp4_h_r_34 <X> T_8_19.lc_trk_g2_2
 (24 9)  (444 313)  (444 313)  routing T_8_19.sp4_h_r_34 <X> T_8_19.lc_trk_g2_2
 (30 9)  (450 313)  (450 313)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (451 313)  (451 313)  routing T_8_19.lc_trk_g1_2 <X> T_8_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (457 313)  (457 313)  LC_4 Logic Functioning bit
 (39 9)  (459 313)  (459 313)  LC_4 Logic Functioning bit
 (47 9)  (467 313)  (467 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (22 10)  (442 314)  (442 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (444 314)  (444 314)  routing T_8_19.tnl_op_7 <X> T_8_19.lc_trk_g2_7
 (25 10)  (445 314)  (445 314)  routing T_8_19.rgt_op_6 <X> T_8_19.lc_trk_g2_6
 (29 10)  (449 314)  (449 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 314)  (450 314)  routing T_8_19.lc_trk_g0_4 <X> T_8_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 314)  (452 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 314)  (453 314)  routing T_8_19.lc_trk_g2_0 <X> T_8_19.wire_logic_cluster/lc_5/in_3
 (46 10)  (466 314)  (466 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (468 314)  (468 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (424 315)  (424 315)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_h_l_43
 (6 11)  (426 315)  (426 315)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_h_l_43
 (21 11)  (441 315)  (441 315)  routing T_8_19.tnl_op_7 <X> T_8_19.lc_trk_g2_7
 (22 11)  (442 315)  (442 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (444 315)  (444 315)  routing T_8_19.rgt_op_6 <X> T_8_19.lc_trk_g2_6
 (27 11)  (447 315)  (447 315)  routing T_8_19.lc_trk_g3_0 <X> T_8_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (448 315)  (448 315)  routing T_8_19.lc_trk_g3_0 <X> T_8_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 315)  (449 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (457 315)  (457 315)  LC_5 Logic Functioning bit
 (39 11)  (459 315)  (459 315)  LC_5 Logic Functioning bit
 (46 11)  (466 315)  (466 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (6 12)  (426 316)  (426 316)  routing T_8_19.sp4_v_t_43 <X> T_8_19.sp4_v_b_9
 (15 12)  (435 316)  (435 316)  routing T_8_19.sp4_h_r_25 <X> T_8_19.lc_trk_g3_1
 (16 12)  (436 316)  (436 316)  routing T_8_19.sp4_h_r_25 <X> T_8_19.lc_trk_g3_1
 (17 12)  (437 316)  (437 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (29 12)  (449 316)  (449 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 316)  (450 316)  routing T_8_19.lc_trk_g0_5 <X> T_8_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (451 316)  (451 316)  routing T_8_19.lc_trk_g1_4 <X> T_8_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 316)  (452 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (454 316)  (454 316)  routing T_8_19.lc_trk_g1_4 <X> T_8_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (457 316)  (457 316)  LC_6 Logic Functioning bit
 (38 12)  (458 316)  (458 316)  LC_6 Logic Functioning bit
 (39 12)  (459 316)  (459 316)  LC_6 Logic Functioning bit
 (40 12)  (460 316)  (460 316)  LC_6 Logic Functioning bit
 (41 12)  (461 316)  (461 316)  LC_6 Logic Functioning bit
 (42 12)  (462 316)  (462 316)  LC_6 Logic Functioning bit
 (43 12)  (463 316)  (463 316)  LC_6 Logic Functioning bit
 (5 13)  (425 317)  (425 317)  routing T_8_19.sp4_v_t_43 <X> T_8_19.sp4_v_b_9
 (14 13)  (434 317)  (434 317)  routing T_8_19.sp4_r_v_b_40 <X> T_8_19.lc_trk_g3_0
 (17 13)  (437 317)  (437 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (438 317)  (438 317)  routing T_8_19.sp4_h_r_25 <X> T_8_19.lc_trk_g3_1
 (26 13)  (446 317)  (446 317)  routing T_8_19.lc_trk_g0_2 <X> T_8_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 317)  (449 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (452 317)  (452 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (453 317)  (453 317)  routing T_8_19.lc_trk_g3_1 <X> T_8_19.input_2_6
 (34 13)  (454 317)  (454 317)  routing T_8_19.lc_trk_g3_1 <X> T_8_19.input_2_6
 (36 13)  (456 317)  (456 317)  LC_6 Logic Functioning bit
 (37 13)  (457 317)  (457 317)  LC_6 Logic Functioning bit
 (38 13)  (458 317)  (458 317)  LC_6 Logic Functioning bit
 (39 13)  (459 317)  (459 317)  LC_6 Logic Functioning bit
 (40 13)  (460 317)  (460 317)  LC_6 Logic Functioning bit
 (41 13)  (461 317)  (461 317)  LC_6 Logic Functioning bit
 (42 13)  (462 317)  (462 317)  LC_6 Logic Functioning bit
 (43 13)  (463 317)  (463 317)  LC_6 Logic Functioning bit
 (47 13)  (467 317)  (467 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (15 14)  (435 318)  (435 318)  routing T_8_19.rgt_op_5 <X> T_8_19.lc_trk_g3_5
 (17 14)  (437 318)  (437 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (438 318)  (438 318)  routing T_8_19.rgt_op_5 <X> T_8_19.lc_trk_g3_5
 (29 14)  (449 318)  (449 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 318)  (450 318)  routing T_8_19.lc_trk_g0_4 <X> T_8_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (451 318)  (451 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 318)  (452 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 318)  (453 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (454 318)  (454 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (456 318)  (456 318)  LC_7 Logic Functioning bit
 (37 14)  (457 318)  (457 318)  LC_7 Logic Functioning bit
 (39 14)  (459 318)  (459 318)  LC_7 Logic Functioning bit
 (40 14)  (460 318)  (460 318)  LC_7 Logic Functioning bit
 (42 14)  (462 318)  (462 318)  LC_7 Logic Functioning bit
 (43 14)  (463 318)  (463 318)  LC_7 Logic Functioning bit
 (48 14)  (468 318)  (468 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (470 318)  (470 318)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (471 318)  (471 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (442 319)  (442 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (446 319)  (446 319)  routing T_8_19.lc_trk_g0_3 <X> T_8_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 319)  (449 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (456 319)  (456 319)  LC_7 Logic Functioning bit
 (37 15)  (457 319)  (457 319)  LC_7 Logic Functioning bit
 (39 15)  (459 319)  (459 319)  LC_7 Logic Functioning bit
 (42 15)  (462 319)  (462 319)  LC_7 Logic Functioning bit
 (43 15)  (463 319)  (463 319)  LC_7 Logic Functioning bit
 (48 15)  (468 319)  (468 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_9_19

 (31 0)  (505 304)  (505 304)  routing T_9_19.lc_trk_g0_5 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (506 304)  (506 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (509 304)  (509 304)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.input_2_0
 (40 0)  (514 304)  (514 304)  LC_0 Logic Functioning bit
 (15 1)  (489 305)  (489 305)  routing T_9_19.sp4_v_t_5 <X> T_9_19.lc_trk_g0_0
 (16 1)  (490 305)  (490 305)  routing T_9_19.sp4_v_t_5 <X> T_9_19.lc_trk_g0_0
 (17 1)  (491 305)  (491 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (496 305)  (496 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (498 305)  (498 305)  routing T_9_19.bot_op_2 <X> T_9_19.lc_trk_g0_2
 (29 1)  (503 305)  (503 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (506 305)  (506 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (507 305)  (507 305)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.input_2_0
 (34 1)  (508 305)  (508 305)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.input_2_0
 (41 1)  (515 305)  (515 305)  LC_0 Logic Functioning bit
 (17 2)  (491 306)  (491 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (492 306)  (492 306)  routing T_9_19.bnr_op_5 <X> T_9_19.lc_trk_g0_5
 (25 2)  (499 306)  (499 306)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g0_6
 (26 2)  (500 306)  (500 306)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (503 306)  (503 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (504 306)  (504 306)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (506 306)  (506 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (509 306)  (509 306)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.input_2_1
 (40 2)  (514 306)  (514 306)  LC_1 Logic Functioning bit
 (3 3)  (477 307)  (477 307)  routing T_9_19.sp12_v_b_0 <X> T_9_19.sp12_h_l_23
 (15 3)  (489 307)  (489 307)  routing T_9_19.bot_op_4 <X> T_9_19.lc_trk_g0_4
 (17 3)  (491 307)  (491 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (492 307)  (492 307)  routing T_9_19.bnr_op_5 <X> T_9_19.lc_trk_g0_5
 (22 3)  (496 307)  (496 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (497 307)  (497 307)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g0_6
 (25 3)  (499 307)  (499 307)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g0_6
 (26 3)  (500 307)  (500 307)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (502 307)  (502 307)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 307)  (503 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (505 307)  (505 307)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (506 307)  (506 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (507 307)  (507 307)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.input_2_1
 (15 4)  (489 308)  (489 308)  routing T_9_19.bot_op_1 <X> T_9_19.lc_trk_g1_1
 (17 4)  (491 308)  (491 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (496 308)  (496 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (498 308)  (498 308)  routing T_9_19.bot_op_3 <X> T_9_19.lc_trk_g1_3
 (25 4)  (499 308)  (499 308)  routing T_9_19.sp4_v_b_10 <X> T_9_19.lc_trk_g1_2
 (15 5)  (489 309)  (489 309)  routing T_9_19.bot_op_0 <X> T_9_19.lc_trk_g1_0
 (17 5)  (491 309)  (491 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (496 309)  (496 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (497 309)  (497 309)  routing T_9_19.sp4_v_b_10 <X> T_9_19.lc_trk_g1_2
 (25 5)  (499 309)  (499 309)  routing T_9_19.sp4_v_b_10 <X> T_9_19.lc_trk_g1_2
 (14 6)  (488 310)  (488 310)  routing T_9_19.sp4_v_t_1 <X> T_9_19.lc_trk_g1_4
 (22 6)  (496 310)  (496 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (498 310)  (498 310)  routing T_9_19.bot_op_7 <X> T_9_19.lc_trk_g1_7
 (14 7)  (488 311)  (488 311)  routing T_9_19.sp4_v_t_1 <X> T_9_19.lc_trk_g1_4
 (16 7)  (490 311)  (490 311)  routing T_9_19.sp4_v_t_1 <X> T_9_19.lc_trk_g1_4
 (17 7)  (491 311)  (491 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (496 311)  (496 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (498 311)  (498 311)  routing T_9_19.bot_op_6 <X> T_9_19.lc_trk_g1_6
 (17 8)  (491 312)  (491 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (492 312)  (492 312)  routing T_9_19.wire_logic_cluster/lc_1/out <X> T_9_19.lc_trk_g2_1
 (27 8)  (501 312)  (501 312)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 312)  (503 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 312)  (504 312)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 312)  (506 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (508 312)  (508 312)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (509 312)  (509 312)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.input_2_4
 (40 8)  (514 312)  (514 312)  LC_4 Logic Functioning bit
 (51 8)  (525 312)  (525 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (501 313)  (501 313)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 313)  (503 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (504 313)  (504 313)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (506 313)  (506 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (508 313)  (508 313)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.input_2_4
 (35 9)  (509 313)  (509 313)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.input_2_4
 (15 10)  (489 314)  (489 314)  routing T_9_19.rgt_op_5 <X> T_9_19.lc_trk_g2_5
 (17 10)  (491 314)  (491 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (492 314)  (492 314)  routing T_9_19.rgt_op_5 <X> T_9_19.lc_trk_g2_5
 (21 10)  (495 314)  (495 314)  routing T_9_19.sp4_v_t_18 <X> T_9_19.lc_trk_g2_7
 (22 10)  (496 314)  (496 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (497 314)  (497 314)  routing T_9_19.sp4_v_t_18 <X> T_9_19.lc_trk_g2_7
 (37 10)  (511 314)  (511 314)  LC_5 Logic Functioning bit
 (42 10)  (516 314)  (516 314)  LC_5 Logic Functioning bit
 (50 10)  (524 314)  (524 314)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (500 315)  (500 315)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (501 315)  (501 315)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 315)  (503 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (510 315)  (510 315)  LC_5 Logic Functioning bit
 (43 11)  (517 315)  (517 315)  LC_5 Logic Functioning bit
 (5 12)  (479 316)  (479 316)  routing T_9_19.sp4_v_b_3 <X> T_9_19.sp4_h_r_9
 (14 12)  (488 316)  (488 316)  routing T_9_19.wire_logic_cluster/lc_0/out <X> T_9_19.lc_trk_g3_0
 (26 12)  (500 316)  (500 316)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (502 316)  (502 316)  routing T_9_19.lc_trk_g2_1 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 316)  (503 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (506 316)  (506 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 316)  (507 316)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 316)  (508 316)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (510 316)  (510 316)  LC_6 Logic Functioning bit
 (48 12)  (522 316)  (522 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (524 316)  (524 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (525 316)  (525 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (478 317)  (478 317)  routing T_9_19.sp4_v_b_3 <X> T_9_19.sp4_h_r_9
 (6 13)  (480 317)  (480 317)  routing T_9_19.sp4_v_b_3 <X> T_9_19.sp4_h_r_9
 (17 13)  (491 317)  (491 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (500 317)  (500 317)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (501 317)  (501 317)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (502 317)  (502 317)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 317)  (503 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (12 14)  (486 318)  (486 318)  routing T_9_19.sp4_v_b_11 <X> T_9_19.sp4_h_l_46
 (17 14)  (491 318)  (491 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (495 318)  (495 318)  routing T_9_19.wire_logic_cluster/lc_7/out <X> T_9_19.lc_trk_g3_7
 (22 14)  (496 318)  (496 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (500 318)  (500 318)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (501 318)  (501 318)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 318)  (503 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (505 318)  (505 318)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 318)  (506 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (509 318)  (509 318)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.input_2_7
 (40 14)  (514 318)  (514 318)  LC_7 Logic Functioning bit
 (16 15)  (490 319)  (490 319)  routing T_9_19.sp12_v_b_12 <X> T_9_19.lc_trk_g3_4
 (17 15)  (491 319)  (491 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (27 15)  (501 319)  (501 319)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 319)  (503 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 319)  (504 319)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (505 319)  (505 319)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (506 319)  (506 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (507 319)  (507 319)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.input_2_7
 (34 15)  (508 319)  (508 319)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.input_2_7


LogicTile_10_19

 (0 2)  (528 306)  (528 306)  routing T_10_19.glb_netwk_7 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (529 306)  (529 306)  routing T_10_19.glb_netwk_7 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (530 306)  (530 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (537 306)  (537 306)  routing T_10_19.sp4_h_r_10 <X> T_10_19.sp4_h_l_36
 (10 2)  (538 306)  (538 306)  routing T_10_19.sp4_h_r_10 <X> T_10_19.sp4_h_l_36
 (0 3)  (528 307)  (528 307)  routing T_10_19.glb_netwk_7 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (4 3)  (532 307)  (532 307)  routing T_10_19.sp4_v_b_7 <X> T_10_19.sp4_h_l_37
 (0 4)  (528 308)  (528 308)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (1 4)  (529 308)  (529 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (16 4)  (544 308)  (544 308)  routing T_10_19.sp4_v_b_9 <X> T_10_19.lc_trk_g1_1
 (17 4)  (545 308)  (545 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (546 308)  (546 308)  routing T_10_19.sp4_v_b_9 <X> T_10_19.lc_trk_g1_1
 (1 5)  (529 309)  (529 309)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (18 5)  (546 309)  (546 309)  routing T_10_19.sp4_v_b_9 <X> T_10_19.lc_trk_g1_1
 (14 6)  (542 310)  (542 310)  routing T_10_19.sp4_v_b_4 <X> T_10_19.lc_trk_g1_4
 (16 7)  (544 311)  (544 311)  routing T_10_19.sp4_v_b_4 <X> T_10_19.lc_trk_g1_4
 (17 7)  (545 311)  (545 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (17 9)  (545 313)  (545 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (550 313)  (550 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (551 313)  (551 313)  routing T_10_19.sp12_v_b_18 <X> T_10_19.lc_trk_g2_2
 (25 9)  (553 313)  (553 313)  routing T_10_19.sp12_v_b_18 <X> T_10_19.lc_trk_g2_2
 (26 10)  (554 314)  (554 314)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (556 314)  (556 314)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 314)  (557 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (560 314)  (560 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (562 314)  (562 314)  routing T_10_19.lc_trk_g1_1 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (564 314)  (564 314)  LC_5 Logic Functioning bit
 (37 10)  (565 314)  (565 314)  LC_5 Logic Functioning bit
 (38 10)  (566 314)  (566 314)  LC_5 Logic Functioning bit
 (39 10)  (567 314)  (567 314)  LC_5 Logic Functioning bit
 (41 10)  (569 314)  (569 314)  LC_5 Logic Functioning bit
 (43 10)  (571 314)  (571 314)  LC_5 Logic Functioning bit
 (45 10)  (573 314)  (573 314)  LC_5 Logic Functioning bit
 (27 11)  (555 315)  (555 315)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 315)  (557 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (564 315)  (564 315)  LC_5 Logic Functioning bit
 (38 11)  (566 315)  (566 315)  LC_5 Logic Functioning bit
 (41 11)  (569 315)  (569 315)  LC_5 Logic Functioning bit
 (43 11)  (571 315)  (571 315)  LC_5 Logic Functioning bit
 (46 11)  (574 315)  (574 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (1 14)  (529 318)  (529 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (10 14)  (538 318)  (538 318)  routing T_10_19.sp4_v_b_5 <X> T_10_19.sp4_h_l_47


LogicTile_11_19

 (0 2)  (582 306)  (582 306)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (583 306)  (583 306)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (584 306)  (584 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (582 307)  (582 307)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (15 8)  (597 312)  (597 312)  routing T_11_19.sp4_h_r_33 <X> T_11_19.lc_trk_g2_1
 (16 8)  (598 312)  (598 312)  routing T_11_19.sp4_h_r_33 <X> T_11_19.lc_trk_g2_1
 (17 8)  (599 312)  (599 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (600 312)  (600 312)  routing T_11_19.sp4_h_r_33 <X> T_11_19.lc_trk_g2_1
 (32 12)  (614 316)  (614 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (615 316)  (615 316)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (618 316)  (618 316)  LC_6 Logic Functioning bit
 (37 12)  (619 316)  (619 316)  LC_6 Logic Functioning bit
 (38 12)  (620 316)  (620 316)  LC_6 Logic Functioning bit
 (39 12)  (621 316)  (621 316)  LC_6 Logic Functioning bit
 (45 12)  (627 316)  (627 316)  LC_6 Logic Functioning bit
 (46 12)  (628 316)  (628 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (36 13)  (618 317)  (618 317)  LC_6 Logic Functioning bit
 (37 13)  (619 317)  (619 317)  LC_6 Logic Functioning bit
 (38 13)  (620 317)  (620 317)  LC_6 Logic Functioning bit
 (39 13)  (621 317)  (621 317)  LC_6 Logic Functioning bit
 (45 13)  (627 317)  (627 317)  LC_6 Logic Functioning bit
 (1 14)  (583 318)  (583 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_13_19

 (0 2)  (694 306)  (694 306)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (695 306)  (695 306)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (696 306)  (696 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (716 306)  (716 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (719 306)  (719 306)  routing T_13_19.sp4_v_t_3 <X> T_13_19.lc_trk_g0_6
 (0 3)  (694 307)  (694 307)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (22 3)  (716 307)  (716 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (717 307)  (717 307)  routing T_13_19.sp4_v_t_3 <X> T_13_19.lc_trk_g0_6
 (25 3)  (719 307)  (719 307)  routing T_13_19.sp4_v_t_3 <X> T_13_19.lc_trk_g0_6
 (22 4)  (716 308)  (716 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (718 308)  (718 308)  routing T_13_19.bot_op_3 <X> T_13_19.lc_trk_g1_3
 (14 5)  (708 309)  (708 309)  routing T_13_19.top_op_0 <X> T_13_19.lc_trk_g1_0
 (15 5)  (709 309)  (709 309)  routing T_13_19.top_op_0 <X> T_13_19.lc_trk_g1_0
 (17 5)  (711 309)  (711 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (27 10)  (721 314)  (721 314)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 314)  (723 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (725 314)  (725 314)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 314)  (726 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (729 314)  (729 314)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.input_2_5
 (45 10)  (739 314)  (739 314)  LC_5 Logic Functioning bit
 (51 10)  (745 314)  (745 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (27 11)  (721 315)  (721 315)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 315)  (723 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (724 315)  (724 315)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (725 315)  (725 315)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (726 315)  (726 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (729 315)  (729 315)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.input_2_5
 (38 11)  (732 315)  (732 315)  LC_5 Logic Functioning bit
 (1 12)  (695 316)  (695 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_0 glb2local_3
 (6 14)  (700 318)  (700 318)  routing T_13_19.sp4_h_l_41 <X> T_13_19.sp4_v_t_44


IpCon_Tile_25_19

 (36 0)  (1366 304)  (1366 304)  LC_0 Logic Functioning bit
 (37 0)  (1367 304)  (1367 304)  LC_0 Logic Functioning bit
 (42 0)  (1372 304)  (1372 304)  LC_0 Logic Functioning bit
 (43 0)  (1373 304)  (1373 304)  LC_0 Logic Functioning bit
 (50 0)  (1380 304)  (1380 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 305)  (1366 305)  LC_0 Logic Functioning bit
 (37 1)  (1367 305)  (1367 305)  LC_0 Logic Functioning bit
 (42 1)  (1372 305)  (1372 305)  LC_0 Logic Functioning bit
 (43 1)  (1373 305)  (1373 305)  LC_0 Logic Functioning bit
 (36 2)  (1366 306)  (1366 306)  LC_1 Logic Functioning bit
 (37 2)  (1367 306)  (1367 306)  LC_1 Logic Functioning bit
 (42 2)  (1372 306)  (1372 306)  LC_1 Logic Functioning bit
 (43 2)  (1373 306)  (1373 306)  LC_1 Logic Functioning bit
 (50 2)  (1380 306)  (1380 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 307)  (1366 307)  LC_1 Logic Functioning bit
 (37 3)  (1367 307)  (1367 307)  LC_1 Logic Functioning bit
 (42 3)  (1372 307)  (1372 307)  LC_1 Logic Functioning bit
 (43 3)  (1373 307)  (1373 307)  LC_1 Logic Functioning bit
 (36 4)  (1366 308)  (1366 308)  LC_2 Logic Functioning bit
 (37 4)  (1367 308)  (1367 308)  LC_2 Logic Functioning bit
 (42 4)  (1372 308)  (1372 308)  LC_2 Logic Functioning bit
 (43 4)  (1373 308)  (1373 308)  LC_2 Logic Functioning bit
 (50 4)  (1380 308)  (1380 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 309)  (1366 309)  LC_2 Logic Functioning bit
 (37 5)  (1367 309)  (1367 309)  LC_2 Logic Functioning bit
 (42 5)  (1372 309)  (1372 309)  LC_2 Logic Functioning bit
 (43 5)  (1373 309)  (1373 309)  LC_2 Logic Functioning bit
 (36 6)  (1366 310)  (1366 310)  LC_3 Logic Functioning bit
 (37 6)  (1367 310)  (1367 310)  LC_3 Logic Functioning bit
 (42 6)  (1372 310)  (1372 310)  LC_3 Logic Functioning bit
 (43 6)  (1373 310)  (1373 310)  LC_3 Logic Functioning bit
 (50 6)  (1380 310)  (1380 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 311)  (1366 311)  LC_3 Logic Functioning bit
 (37 7)  (1367 311)  (1367 311)  LC_3 Logic Functioning bit
 (42 7)  (1372 311)  (1372 311)  LC_3 Logic Functioning bit
 (43 7)  (1373 311)  (1373 311)  LC_3 Logic Functioning bit
 (36 8)  (1366 312)  (1366 312)  LC_4 Logic Functioning bit
 (37 8)  (1367 312)  (1367 312)  LC_4 Logic Functioning bit
 (42 8)  (1372 312)  (1372 312)  LC_4 Logic Functioning bit
 (43 8)  (1373 312)  (1373 312)  LC_4 Logic Functioning bit
 (50 8)  (1380 312)  (1380 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 313)  (1366 313)  LC_4 Logic Functioning bit
 (37 9)  (1367 313)  (1367 313)  LC_4 Logic Functioning bit
 (42 9)  (1372 313)  (1372 313)  LC_4 Logic Functioning bit
 (43 9)  (1373 313)  (1373 313)  LC_4 Logic Functioning bit
 (36 10)  (1366 314)  (1366 314)  LC_5 Logic Functioning bit
 (37 10)  (1367 314)  (1367 314)  LC_5 Logic Functioning bit
 (42 10)  (1372 314)  (1372 314)  LC_5 Logic Functioning bit
 (43 10)  (1373 314)  (1373 314)  LC_5 Logic Functioning bit
 (50 10)  (1380 314)  (1380 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 315)  (1366 315)  LC_5 Logic Functioning bit
 (37 11)  (1367 315)  (1367 315)  LC_5 Logic Functioning bit
 (42 11)  (1372 315)  (1372 315)  LC_5 Logic Functioning bit
 (43 11)  (1373 315)  (1373 315)  LC_5 Logic Functioning bit
 (36 12)  (1366 316)  (1366 316)  LC_6 Logic Functioning bit
 (37 12)  (1367 316)  (1367 316)  LC_6 Logic Functioning bit
 (42 12)  (1372 316)  (1372 316)  LC_6 Logic Functioning bit
 (43 12)  (1373 316)  (1373 316)  LC_6 Logic Functioning bit
 (50 12)  (1380 316)  (1380 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 317)  (1366 317)  LC_6 Logic Functioning bit
 (37 13)  (1367 317)  (1367 317)  LC_6 Logic Functioning bit
 (42 13)  (1372 317)  (1372 317)  LC_6 Logic Functioning bit
 (43 13)  (1373 317)  (1373 317)  LC_6 Logic Functioning bit
 (36 14)  (1366 318)  (1366 318)  LC_7 Logic Functioning bit
 (37 14)  (1367 318)  (1367 318)  LC_7 Logic Functioning bit
 (42 14)  (1372 318)  (1372 318)  LC_7 Logic Functioning bit
 (43 14)  (1373 318)  (1373 318)  LC_7 Logic Functioning bit
 (50 14)  (1380 318)  (1380 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 319)  (1366 319)  LC_7 Logic Functioning bit
 (37 15)  (1367 319)  (1367 319)  LC_7 Logic Functioning bit
 (42 15)  (1372 319)  (1372 319)  LC_7 Logic Functioning bit
 (43 15)  (1373 319)  (1373 319)  LC_7 Logic Functioning bit


LogicTile_1_18

 (28 0)  (82 288)  (82 288)  routing T_1_18.lc_trk_g2_5 <X> T_1_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 288)  (83 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 288)  (84 288)  routing T_1_18.lc_trk_g2_5 <X> T_1_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 288)  (86 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 288)  (90 288)  LC_0 Logic Functioning bit
 (37 0)  (91 288)  (91 288)  LC_0 Logic Functioning bit
 (38 0)  (92 288)  (92 288)  LC_0 Logic Functioning bit
 (39 0)  (93 288)  (93 288)  LC_0 Logic Functioning bit
 (44 0)  (98 288)  (98 288)  LC_0 Logic Functioning bit
 (40 1)  (94 289)  (94 289)  LC_0 Logic Functioning bit
 (41 1)  (95 289)  (95 289)  LC_0 Logic Functioning bit
 (42 1)  (96 289)  (96 289)  LC_0 Logic Functioning bit
 (43 1)  (97 289)  (97 289)  LC_0 Logic Functioning bit
 (49 1)  (103 289)  (103 289)  Carry_In_Mux bit 

 (28 2)  (82 290)  (82 290)  routing T_1_18.lc_trk_g2_4 <X> T_1_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 290)  (83 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 290)  (84 290)  routing T_1_18.lc_trk_g2_4 <X> T_1_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 290)  (86 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 290)  (90 290)  LC_1 Logic Functioning bit
 (37 2)  (91 290)  (91 290)  LC_1 Logic Functioning bit
 (38 2)  (92 290)  (92 290)  LC_1 Logic Functioning bit
 (39 2)  (93 290)  (93 290)  LC_1 Logic Functioning bit
 (44 2)  (98 290)  (98 290)  LC_1 Logic Functioning bit
 (40 3)  (94 291)  (94 291)  LC_1 Logic Functioning bit
 (41 3)  (95 291)  (95 291)  LC_1 Logic Functioning bit
 (42 3)  (96 291)  (96 291)  LC_1 Logic Functioning bit
 (43 3)  (97 291)  (97 291)  LC_1 Logic Functioning bit
 (28 4)  (82 292)  (82 292)  routing T_1_18.lc_trk_g2_1 <X> T_1_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 292)  (83 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 292)  (86 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 292)  (90 292)  LC_2 Logic Functioning bit
 (37 4)  (91 292)  (91 292)  LC_2 Logic Functioning bit
 (38 4)  (92 292)  (92 292)  LC_2 Logic Functioning bit
 (39 4)  (93 292)  (93 292)  LC_2 Logic Functioning bit
 (44 4)  (98 292)  (98 292)  LC_2 Logic Functioning bit
 (40 5)  (94 293)  (94 293)  LC_2 Logic Functioning bit
 (41 5)  (95 293)  (95 293)  LC_2 Logic Functioning bit
 (42 5)  (96 293)  (96 293)  LC_2 Logic Functioning bit
 (43 5)  (97 293)  (97 293)  LC_2 Logic Functioning bit
 (28 6)  (82 294)  (82 294)  routing T_1_18.lc_trk_g2_0 <X> T_1_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 294)  (83 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 294)  (86 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 294)  (90 294)  LC_3 Logic Functioning bit
 (37 6)  (91 294)  (91 294)  LC_3 Logic Functioning bit
 (38 6)  (92 294)  (92 294)  LC_3 Logic Functioning bit
 (39 6)  (93 294)  (93 294)  LC_3 Logic Functioning bit
 (44 6)  (98 294)  (98 294)  LC_3 Logic Functioning bit
 (40 7)  (94 295)  (94 295)  LC_3 Logic Functioning bit
 (41 7)  (95 295)  (95 295)  LC_3 Logic Functioning bit
 (42 7)  (96 295)  (96 295)  LC_3 Logic Functioning bit
 (43 7)  (97 295)  (97 295)  LC_3 Logic Functioning bit
 (15 8)  (69 296)  (69 296)  routing T_1_18.tnr_op_1 <X> T_1_18.lc_trk_g2_1
 (17 8)  (71 296)  (71 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (76 296)  (76 296)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (78 296)  (78 296)  routing T_1_18.tnr_op_3 <X> T_1_18.lc_trk_g2_3
 (28 8)  (82 296)  (82 296)  routing T_1_18.lc_trk_g2_7 <X> T_1_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 296)  (83 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 296)  (84 296)  routing T_1_18.lc_trk_g2_7 <X> T_1_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 296)  (86 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 296)  (90 296)  LC_4 Logic Functioning bit
 (37 8)  (91 296)  (91 296)  LC_4 Logic Functioning bit
 (38 8)  (92 296)  (92 296)  LC_4 Logic Functioning bit
 (39 8)  (93 296)  (93 296)  LC_4 Logic Functioning bit
 (44 8)  (98 296)  (98 296)  LC_4 Logic Functioning bit
 (15 9)  (69 297)  (69 297)  routing T_1_18.tnr_op_0 <X> T_1_18.lc_trk_g2_0
 (17 9)  (71 297)  (71 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (76 297)  (76 297)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (78 297)  (78 297)  routing T_1_18.tnr_op_2 <X> T_1_18.lc_trk_g2_2
 (30 9)  (84 297)  (84 297)  routing T_1_18.lc_trk_g2_7 <X> T_1_18.wire_logic_cluster/lc_4/in_1
 (40 9)  (94 297)  (94 297)  LC_4 Logic Functioning bit
 (41 9)  (95 297)  (95 297)  LC_4 Logic Functioning bit
 (42 9)  (96 297)  (96 297)  LC_4 Logic Functioning bit
 (43 9)  (97 297)  (97 297)  LC_4 Logic Functioning bit
 (15 10)  (69 298)  (69 298)  routing T_1_18.tnr_op_5 <X> T_1_18.lc_trk_g2_5
 (17 10)  (71 298)  (71 298)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (76 298)  (76 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (78 298)  (78 298)  routing T_1_18.tnr_op_7 <X> T_1_18.lc_trk_g2_7
 (28 10)  (82 298)  (82 298)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 298)  (83 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 298)  (84 298)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 298)  (86 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 298)  (90 298)  LC_5 Logic Functioning bit
 (37 10)  (91 298)  (91 298)  LC_5 Logic Functioning bit
 (38 10)  (92 298)  (92 298)  LC_5 Logic Functioning bit
 (39 10)  (93 298)  (93 298)  LC_5 Logic Functioning bit
 (44 10)  (98 298)  (98 298)  LC_5 Logic Functioning bit
 (15 11)  (69 299)  (69 299)  routing T_1_18.tnr_op_4 <X> T_1_18.lc_trk_g2_4
 (17 11)  (71 299)  (71 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (76 299)  (76 299)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (78 299)  (78 299)  routing T_1_18.tnr_op_6 <X> T_1_18.lc_trk_g2_6
 (30 11)  (84 299)  (84 299)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (40 11)  (94 299)  (94 299)  LC_5 Logic Functioning bit
 (41 11)  (95 299)  (95 299)  LC_5 Logic Functioning bit
 (42 11)  (96 299)  (96 299)  LC_5 Logic Functioning bit
 (43 11)  (97 299)  (97 299)  LC_5 Logic Functioning bit
 (28 12)  (82 300)  (82 300)  routing T_1_18.lc_trk_g2_3 <X> T_1_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 300)  (83 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 300)  (86 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 300)  (90 300)  LC_6 Logic Functioning bit
 (37 12)  (91 300)  (91 300)  LC_6 Logic Functioning bit
 (38 12)  (92 300)  (92 300)  LC_6 Logic Functioning bit
 (39 12)  (93 300)  (93 300)  LC_6 Logic Functioning bit
 (44 12)  (98 300)  (98 300)  LC_6 Logic Functioning bit
 (30 13)  (84 301)  (84 301)  routing T_1_18.lc_trk_g2_3 <X> T_1_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (94 301)  (94 301)  LC_6 Logic Functioning bit
 (41 13)  (95 301)  (95 301)  LC_6 Logic Functioning bit
 (42 13)  (96 301)  (96 301)  LC_6 Logic Functioning bit
 (43 13)  (97 301)  (97 301)  LC_6 Logic Functioning bit
 (28 14)  (82 302)  (82 302)  routing T_1_18.lc_trk_g2_2 <X> T_1_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 302)  (83 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (86 302)  (86 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 302)  (90 302)  LC_7 Logic Functioning bit
 (37 14)  (91 302)  (91 302)  LC_7 Logic Functioning bit
 (38 14)  (92 302)  (92 302)  LC_7 Logic Functioning bit
 (39 14)  (93 302)  (93 302)  LC_7 Logic Functioning bit
 (44 14)  (98 302)  (98 302)  LC_7 Logic Functioning bit
 (30 15)  (84 303)  (84 303)  routing T_1_18.lc_trk_g2_2 <X> T_1_18.wire_logic_cluster/lc_7/in_1
 (40 15)  (94 303)  (94 303)  LC_7 Logic Functioning bit
 (41 15)  (95 303)  (95 303)  LC_7 Logic Functioning bit
 (42 15)  (96 303)  (96 303)  LC_7 Logic Functioning bit
 (43 15)  (97 303)  (97 303)  LC_7 Logic Functioning bit


LogicTile_2_18

 (0 2)  (108 290)  (108 290)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (1 2)  (109 290)  (109 290)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (2 2)  (110 290)  (110 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (135 290)  (135 290)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 290)  (136 290)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 290)  (137 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 290)  (139 290)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 290)  (140 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 290)  (141 290)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (142 290)  (142 290)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (143 290)  (143 290)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_1
 (36 2)  (144 290)  (144 290)  LC_1 Logic Functioning bit
 (38 2)  (146 290)  (146 290)  LC_1 Logic Functioning bit
 (39 2)  (147 290)  (147 290)  LC_1 Logic Functioning bit
 (45 2)  (153 290)  (153 290)  LC_1 Logic Functioning bit
 (0 3)  (108 291)  (108 291)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (26 3)  (134 291)  (134 291)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (135 291)  (135 291)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 291)  (136 291)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 291)  (137 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 291)  (139 291)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 291)  (140 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (141 291)  (141 291)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_1
 (34 3)  (142 291)  (142 291)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_1
 (36 3)  (144 291)  (144 291)  LC_1 Logic Functioning bit
 (37 3)  (145 291)  (145 291)  LC_1 Logic Functioning bit
 (39 3)  (147 291)  (147 291)  LC_1 Logic Functioning bit
 (45 3)  (153 291)  (153 291)  LC_1 Logic Functioning bit
 (26 4)  (134 292)  (134 292)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (135 292)  (135 292)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (136 292)  (136 292)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 292)  (137 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (139 292)  (139 292)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 292)  (140 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 292)  (141 292)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 292)  (142 292)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 292)  (144 292)  LC_2 Logic Functioning bit
 (38 4)  (146 292)  (146 292)  LC_2 Logic Functioning bit
 (39 4)  (147 292)  (147 292)  LC_2 Logic Functioning bit
 (45 4)  (153 292)  (153 292)  LC_2 Logic Functioning bit
 (26 5)  (134 293)  (134 293)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (136 293)  (136 293)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 293)  (137 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 293)  (138 293)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (139 293)  (139 293)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (140 293)  (140 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (141 293)  (141 293)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.input_2_2
 (34 5)  (142 293)  (142 293)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.input_2_2
 (36 5)  (144 293)  (144 293)  LC_2 Logic Functioning bit
 (37 5)  (145 293)  (145 293)  LC_2 Logic Functioning bit
 (38 5)  (146 293)  (146 293)  LC_2 Logic Functioning bit
 (45 5)  (153 293)  (153 293)  LC_2 Logic Functioning bit
 (27 6)  (135 294)  (135 294)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 294)  (136 294)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 294)  (137 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (139 294)  (139 294)  routing T_2_18.lc_trk_g2_4 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 294)  (140 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 294)  (141 294)  routing T_2_18.lc_trk_g2_4 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (143 294)  (143 294)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_3
 (36 6)  (144 294)  (144 294)  LC_3 Logic Functioning bit
 (38 6)  (146 294)  (146 294)  LC_3 Logic Functioning bit
 (39 6)  (147 294)  (147 294)  LC_3 Logic Functioning bit
 (45 6)  (153 294)  (153 294)  LC_3 Logic Functioning bit
 (26 7)  (134 295)  (134 295)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (135 295)  (135 295)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (136 295)  (136 295)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 295)  (137 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (140 295)  (140 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (141 295)  (141 295)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_3
 (34 7)  (142 295)  (142 295)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_3
 (36 7)  (144 295)  (144 295)  LC_3 Logic Functioning bit
 (37 7)  (145 295)  (145 295)  LC_3 Logic Functioning bit
 (39 7)  (147 295)  (147 295)  LC_3 Logic Functioning bit
 (45 7)  (153 295)  (153 295)  LC_3 Logic Functioning bit
 (17 8)  (125 296)  (125 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (126 296)  (126 296)  routing T_2_18.bnl_op_1 <X> T_2_18.lc_trk_g2_1
 (25 8)  (133 296)  (133 296)  routing T_2_18.bnl_op_2 <X> T_2_18.lc_trk_g2_2
 (26 8)  (134 296)  (134 296)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (135 296)  (135 296)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 296)  (136 296)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 296)  (137 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 296)  (140 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 296)  (141 296)  routing T_2_18.lc_trk_g2_1 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 296)  (144 296)  LC_4 Logic Functioning bit
 (38 8)  (146 296)  (146 296)  LC_4 Logic Functioning bit
 (39 8)  (147 296)  (147 296)  LC_4 Logic Functioning bit
 (45 8)  (153 296)  (153 296)  LC_4 Logic Functioning bit
 (18 9)  (126 297)  (126 297)  routing T_2_18.bnl_op_1 <X> T_2_18.lc_trk_g2_1
 (22 9)  (130 297)  (130 297)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (133 297)  (133 297)  routing T_2_18.bnl_op_2 <X> T_2_18.lc_trk_g2_2
 (26 9)  (134 297)  (134 297)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 297)  (136 297)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 297)  (137 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 297)  (138 297)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (140 297)  (140 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (141 297)  (141 297)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.input_2_4
 (34 9)  (142 297)  (142 297)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.input_2_4
 (36 9)  (144 297)  (144 297)  LC_4 Logic Functioning bit
 (37 9)  (145 297)  (145 297)  LC_4 Logic Functioning bit
 (38 9)  (146 297)  (146 297)  LC_4 Logic Functioning bit
 (45 9)  (153 297)  (153 297)  LC_4 Logic Functioning bit
 (14 10)  (122 298)  (122 298)  routing T_2_18.bnl_op_4 <X> T_2_18.lc_trk_g2_4
 (17 10)  (125 298)  (125 298)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (126 298)  (126 298)  routing T_2_18.bnl_op_5 <X> T_2_18.lc_trk_g2_5
 (25 10)  (133 298)  (133 298)  routing T_2_18.rgt_op_6 <X> T_2_18.lc_trk_g2_6
 (27 10)  (135 298)  (135 298)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (136 298)  (136 298)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 298)  (137 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 298)  (140 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 298)  (141 298)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 298)  (143 298)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_5
 (36 10)  (144 298)  (144 298)  LC_5 Logic Functioning bit
 (38 10)  (146 298)  (146 298)  LC_5 Logic Functioning bit
 (39 10)  (147 298)  (147 298)  LC_5 Logic Functioning bit
 (45 10)  (153 298)  (153 298)  LC_5 Logic Functioning bit
 (14 11)  (122 299)  (122 299)  routing T_2_18.bnl_op_4 <X> T_2_18.lc_trk_g2_4
 (17 11)  (125 299)  (125 299)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (126 299)  (126 299)  routing T_2_18.bnl_op_5 <X> T_2_18.lc_trk_g2_5
 (22 11)  (130 299)  (130 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (132 299)  (132 299)  routing T_2_18.rgt_op_6 <X> T_2_18.lc_trk_g2_6
 (26 11)  (134 299)  (134 299)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (135 299)  (135 299)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 299)  (136 299)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 299)  (137 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 299)  (139 299)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (140 299)  (140 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (141 299)  (141 299)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_5
 (34 11)  (142 299)  (142 299)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_5
 (36 11)  (144 299)  (144 299)  LC_5 Logic Functioning bit
 (37 11)  (145 299)  (145 299)  LC_5 Logic Functioning bit
 (39 11)  (147 299)  (147 299)  LC_5 Logic Functioning bit
 (45 11)  (153 299)  (153 299)  LC_5 Logic Functioning bit
 (51 11)  (159 299)  (159 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (16 12)  (124 300)  (124 300)  routing T_2_18.sp4_v_b_33 <X> T_2_18.lc_trk_g3_1
 (17 12)  (125 300)  (125 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (126 300)  (126 300)  routing T_2_18.sp4_v_b_33 <X> T_2_18.lc_trk_g3_1
 (19 12)  (127 300)  (127 300)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (21 12)  (129 300)  (129 300)  routing T_2_18.bnl_op_3 <X> T_2_18.lc_trk_g3_3
 (22 12)  (130 300)  (130 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (133 300)  (133 300)  routing T_2_18.rgt_op_2 <X> T_2_18.lc_trk_g3_2
 (26 12)  (134 300)  (134 300)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (135 300)  (135 300)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (136 300)  (136 300)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 300)  (137 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (139 300)  (139 300)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 300)  (140 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 300)  (141 300)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 300)  (144 300)  LC_6 Logic Functioning bit
 (38 12)  (146 300)  (146 300)  LC_6 Logic Functioning bit
 (39 12)  (147 300)  (147 300)  LC_6 Logic Functioning bit
 (45 12)  (153 300)  (153 300)  LC_6 Logic Functioning bit
 (18 13)  (126 301)  (126 301)  routing T_2_18.sp4_v_b_33 <X> T_2_18.lc_trk_g3_1
 (21 13)  (129 301)  (129 301)  routing T_2_18.bnl_op_3 <X> T_2_18.lc_trk_g3_3
 (22 13)  (130 301)  (130 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (132 301)  (132 301)  routing T_2_18.rgt_op_2 <X> T_2_18.lc_trk_g3_2
 (26 13)  (134 301)  (134 301)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 301)  (136 301)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 301)  (137 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (138 301)  (138 301)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (140 301)  (140 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (141 301)  (141 301)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.input_2_6
 (34 13)  (142 301)  (142 301)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.input_2_6
 (36 13)  (144 301)  (144 301)  LC_6 Logic Functioning bit
 (37 13)  (145 301)  (145 301)  LC_6 Logic Functioning bit
 (38 13)  (146 301)  (146 301)  LC_6 Logic Functioning bit
 (45 13)  (153 301)  (153 301)  LC_6 Logic Functioning bit
 (1 14)  (109 302)  (109 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (21 14)  (129 302)  (129 302)  routing T_2_18.bnl_op_7 <X> T_2_18.lc_trk_g3_7
 (22 14)  (130 302)  (130 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (133 302)  (133 302)  routing T_2_18.bnl_op_6 <X> T_2_18.lc_trk_g3_6
 (27 14)  (135 302)  (135 302)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 302)  (136 302)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 302)  (137 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 302)  (140 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 302)  (141 302)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 302)  (142 302)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (143 302)  (143 302)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_7
 (36 14)  (144 302)  (144 302)  LC_7 Logic Functioning bit
 (38 14)  (146 302)  (146 302)  LC_7 Logic Functioning bit
 (39 14)  (147 302)  (147 302)  LC_7 Logic Functioning bit
 (45 14)  (153 302)  (153 302)  LC_7 Logic Functioning bit
 (14 15)  (122 303)  (122 303)  routing T_2_18.sp4_r_v_b_44 <X> T_2_18.lc_trk_g3_4
 (17 15)  (125 303)  (125 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (129 303)  (129 303)  routing T_2_18.bnl_op_7 <X> T_2_18.lc_trk_g3_7
 (22 15)  (130 303)  (130 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (133 303)  (133 303)  routing T_2_18.bnl_op_6 <X> T_2_18.lc_trk_g3_6
 (26 15)  (134 303)  (134 303)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (135 303)  (135 303)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (136 303)  (136 303)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 303)  (137 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (139 303)  (139 303)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (140 303)  (140 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (141 303)  (141 303)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_7
 (34 15)  (142 303)  (142 303)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_7
 (36 15)  (144 303)  (144 303)  LC_7 Logic Functioning bit
 (37 15)  (145 303)  (145 303)  LC_7 Logic Functioning bit
 (39 15)  (147 303)  (147 303)  LC_7 Logic Functioning bit
 (45 15)  (153 303)  (153 303)  LC_7 Logic Functioning bit


LogicTile_3_18

 (27 0)  (189 288)  (189 288)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 288)  (190 288)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 288)  (191 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 288)  (192 288)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 288)  (194 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 288)  (195 288)  routing T_3_18.lc_trk_g3_0 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (196 288)  (196 288)  routing T_3_18.lc_trk_g3_0 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (38 0)  (200 288)  (200 288)  LC_0 Logic Functioning bit
 (42 0)  (204 288)  (204 288)  LC_0 Logic Functioning bit
 (45 0)  (207 288)  (207 288)  LC_0 Logic Functioning bit
 (48 0)  (210 288)  (210 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (188 289)  (188 289)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (189 289)  (189 289)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 289)  (191 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 289)  (192 289)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 289)  (194 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (195 289)  (195 289)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.input_2_0
 (34 1)  (196 289)  (196 289)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.input_2_0
 (38 1)  (200 289)  (200 289)  LC_0 Logic Functioning bit
 (43 1)  (205 289)  (205 289)  LC_0 Logic Functioning bit
 (0 2)  (162 290)  (162 290)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (1 2)  (163 290)  (163 290)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (2 2)  (164 290)  (164 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (189 290)  (189 290)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (190 290)  (190 290)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 290)  (191 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 290)  (194 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 290)  (196 290)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (197 290)  (197 290)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.input_2_1
 (37 2)  (199 290)  (199 290)  LC_1 Logic Functioning bit
 (42 2)  (204 290)  (204 290)  LC_1 Logic Functioning bit
 (45 2)  (207 290)  (207 290)  LC_1 Logic Functioning bit
 (0 3)  (162 291)  (162 291)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (27 3)  (189 291)  (189 291)  routing T_3_18.lc_trk_g3_0 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (190 291)  (190 291)  routing T_3_18.lc_trk_g3_0 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 291)  (191 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (193 291)  (193 291)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 291)  (194 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (195 291)  (195 291)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.input_2_1
 (34 3)  (196 291)  (196 291)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.input_2_1
 (35 3)  (197 291)  (197 291)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.input_2_1
 (36 3)  (198 291)  (198 291)  LC_1 Logic Functioning bit
 (38 3)  (200 291)  (200 291)  LC_1 Logic Functioning bit
 (48 3)  (210 291)  (210 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (213 291)  (213 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (162 292)  (162 292)  routing T_3_18.lc_trk_g2_2 <X> T_3_18.wire_logic_cluster/lc_7/cen
 (1 4)  (163 292)  (163 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (184 292)  (184 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (186 292)  (186 292)  routing T_3_18.bot_op_3 <X> T_3_18.lc_trk_g1_3
 (26 4)  (188 292)  (188 292)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (189 292)  (189 292)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 292)  (190 292)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 292)  (191 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 292)  (194 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 292)  (195 292)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (199 292)  (199 292)  LC_2 Logic Functioning bit
 (42 4)  (204 292)  (204 292)  LC_2 Logic Functioning bit
 (45 4)  (207 292)  (207 292)  LC_2 Logic Functioning bit
 (53 4)  (215 292)  (215 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (163 293)  (163 293)  routing T_3_18.lc_trk_g2_2 <X> T_3_18.wire_logic_cluster/lc_7/cen
 (26 5)  (188 293)  (188 293)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (190 293)  (190 293)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 293)  (191 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 293)  (192 293)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (193 293)  (193 293)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 293)  (194 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (195 293)  (195 293)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.input_2_2
 (34 5)  (196 293)  (196 293)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.input_2_2
 (35 5)  (197 293)  (197 293)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.input_2_2
 (36 5)  (198 293)  (198 293)  LC_2 Logic Functioning bit
 (38 5)  (200 293)  (200 293)  LC_2 Logic Functioning bit
 (51 5)  (213 293)  (213 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 8)  (184 296)  (184 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (185 296)  (185 296)  routing T_3_18.sp4_v_t_30 <X> T_3_18.lc_trk_g2_3
 (24 8)  (186 296)  (186 296)  routing T_3_18.sp4_v_t_30 <X> T_3_18.lc_trk_g2_3
 (22 9)  (184 297)  (184 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (185 297)  (185 297)  routing T_3_18.sp4_v_b_42 <X> T_3_18.lc_trk_g2_2
 (24 9)  (186 297)  (186 297)  routing T_3_18.sp4_v_b_42 <X> T_3_18.lc_trk_g2_2
 (25 10)  (187 298)  (187 298)  routing T_3_18.wire_logic_cluster/lc_6/out <X> T_3_18.lc_trk_g2_6
 (22 11)  (184 299)  (184 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (176 300)  (176 300)  routing T_3_18.wire_logic_cluster/lc_0/out <X> T_3_18.lc_trk_g3_0
 (17 12)  (179 300)  (179 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (180 300)  (180 300)  routing T_3_18.wire_logic_cluster/lc_1/out <X> T_3_18.lc_trk_g3_1
 (21 12)  (183 300)  (183 300)  routing T_3_18.sp4_h_r_35 <X> T_3_18.lc_trk_g3_3
 (22 12)  (184 300)  (184 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (185 300)  (185 300)  routing T_3_18.sp4_h_r_35 <X> T_3_18.lc_trk_g3_3
 (24 12)  (186 300)  (186 300)  routing T_3_18.sp4_h_r_35 <X> T_3_18.lc_trk_g3_3
 (25 12)  (187 300)  (187 300)  routing T_3_18.wire_logic_cluster/lc_2/out <X> T_3_18.lc_trk_g3_2
 (26 12)  (188 300)  (188 300)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (189 300)  (189 300)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 300)  (190 300)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 300)  (191 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 300)  (194 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 300)  (195 300)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_6/in_3
 (45 12)  (207 300)  (207 300)  LC_6 Logic Functioning bit
 (51 12)  (213 300)  (213 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (179 301)  (179 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (184 301)  (184 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (188 301)  (188 301)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 301)  (190 301)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 301)  (191 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (192 301)  (192 301)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (193 301)  (193 301)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 301)  (194 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (195 301)  (195 301)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.input_2_6
 (34 13)  (196 301)  (196 301)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.input_2_6
 (35 13)  (197 301)  (197 301)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.input_2_6
 (37 13)  (199 301)  (199 301)  LC_6 Logic Functioning bit
 (41 13)  (203 301)  (203 301)  LC_6 Logic Functioning bit
 (42 13)  (204 301)  (204 301)  LC_6 Logic Functioning bit
 (43 13)  (205 301)  (205 301)  LC_6 Logic Functioning bit
 (22 15)  (184 303)  (184 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (187 303)  (187 303)  routing T_3_18.sp4_r_v_b_46 <X> T_3_18.lc_trk_g3_6


LogicTile_4_18

 (11 0)  (227 288)  (227 288)  routing T_4_18.sp4_v_t_46 <X> T_4_18.sp4_v_b_2
 (15 0)  (231 288)  (231 288)  routing T_4_18.sp4_h_r_9 <X> T_4_18.lc_trk_g0_1
 (16 0)  (232 288)  (232 288)  routing T_4_18.sp4_h_r_9 <X> T_4_18.lc_trk_g0_1
 (17 0)  (233 288)  (233 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (234 288)  (234 288)  routing T_4_18.sp4_h_r_9 <X> T_4_18.lc_trk_g0_1
 (21 0)  (237 288)  (237 288)  routing T_4_18.sp4_h_r_11 <X> T_4_18.lc_trk_g0_3
 (22 0)  (238 288)  (238 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (239 288)  (239 288)  routing T_4_18.sp4_h_r_11 <X> T_4_18.lc_trk_g0_3
 (24 0)  (240 288)  (240 288)  routing T_4_18.sp4_h_r_11 <X> T_4_18.lc_trk_g0_3
 (26 0)  (242 288)  (242 288)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (245 288)  (245 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (247 288)  (247 288)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 288)  (248 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 288)  (249 288)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (250 288)  (250 288)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (251 288)  (251 288)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.input_2_0
 (36 0)  (252 288)  (252 288)  LC_0 Logic Functioning bit
 (37 0)  (253 288)  (253 288)  LC_0 Logic Functioning bit
 (38 0)  (254 288)  (254 288)  LC_0 Logic Functioning bit
 (39 0)  (255 288)  (255 288)  LC_0 Logic Functioning bit
 (43 0)  (259 288)  (259 288)  LC_0 Logic Functioning bit
 (45 0)  (261 288)  (261 288)  LC_0 Logic Functioning bit
 (9 1)  (225 289)  (225 289)  routing T_4_18.sp4_v_t_36 <X> T_4_18.sp4_v_b_1
 (12 1)  (228 289)  (228 289)  routing T_4_18.sp4_v_t_46 <X> T_4_18.sp4_v_b_2
 (26 1)  (242 289)  (242 289)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 289)  (245 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (246 289)  (246 289)  routing T_4_18.lc_trk_g0_3 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (247 289)  (247 289)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 289)  (248 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (249 289)  (249 289)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.input_2_0
 (34 1)  (250 289)  (250 289)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.input_2_0
 (36 1)  (252 289)  (252 289)  LC_0 Logic Functioning bit
 (37 1)  (253 289)  (253 289)  LC_0 Logic Functioning bit
 (38 1)  (254 289)  (254 289)  LC_0 Logic Functioning bit
 (39 1)  (255 289)  (255 289)  LC_0 Logic Functioning bit
 (42 1)  (258 289)  (258 289)  LC_0 Logic Functioning bit
 (43 1)  (259 289)  (259 289)  LC_0 Logic Functioning bit
 (45 1)  (261 289)  (261 289)  LC_0 Logic Functioning bit
 (0 2)  (216 290)  (216 290)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (1 2)  (217 290)  (217 290)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (2 2)  (218 290)  (218 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (220 290)  (220 290)  routing T_4_18.sp4_h_r_0 <X> T_4_18.sp4_v_t_37
 (11 2)  (227 290)  (227 290)  routing T_4_18.sp4_h_r_8 <X> T_4_18.sp4_v_t_39
 (13 2)  (229 290)  (229 290)  routing T_4_18.sp4_h_r_8 <X> T_4_18.sp4_v_t_39
 (17 2)  (233 290)  (233 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (242 290)  (242 290)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (243 290)  (243 290)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 290)  (244 290)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 290)  (245 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 290)  (246 290)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 290)  (248 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 290)  (249 290)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (250 290)  (250 290)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 290)  (252 290)  LC_1 Logic Functioning bit
 (37 2)  (253 290)  (253 290)  LC_1 Logic Functioning bit
 (40 2)  (256 290)  (256 290)  LC_1 Logic Functioning bit
 (41 2)  (257 290)  (257 290)  LC_1 Logic Functioning bit
 (42 2)  (258 290)  (258 290)  LC_1 Logic Functioning bit
 (43 2)  (259 290)  (259 290)  LC_1 Logic Functioning bit
 (45 2)  (261 290)  (261 290)  LC_1 Logic Functioning bit
 (0 3)  (216 291)  (216 291)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (5 3)  (221 291)  (221 291)  routing T_4_18.sp4_h_r_0 <X> T_4_18.sp4_v_t_37
 (12 3)  (228 291)  (228 291)  routing T_4_18.sp4_h_r_8 <X> T_4_18.sp4_v_t_39
 (14 3)  (230 291)  (230 291)  routing T_4_18.sp4_h_r_4 <X> T_4_18.lc_trk_g0_4
 (15 3)  (231 291)  (231 291)  routing T_4_18.sp4_h_r_4 <X> T_4_18.lc_trk_g0_4
 (16 3)  (232 291)  (232 291)  routing T_4_18.sp4_h_r_4 <X> T_4_18.lc_trk_g0_4
 (17 3)  (233 291)  (233 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (234 291)  (234 291)  routing T_4_18.sp4_r_v_b_29 <X> T_4_18.lc_trk_g0_5
 (22 3)  (238 291)  (238 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (239 291)  (239 291)  routing T_4_18.sp4_v_b_22 <X> T_4_18.lc_trk_g0_6
 (24 3)  (240 291)  (240 291)  routing T_4_18.sp4_v_b_22 <X> T_4_18.lc_trk_g0_6
 (26 3)  (242 291)  (242 291)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 291)  (244 291)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 291)  (245 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 291)  (246 291)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (248 291)  (248 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (249 291)  (249 291)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.input_2_1
 (34 3)  (250 291)  (250 291)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.input_2_1
 (35 3)  (251 291)  (251 291)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.input_2_1
 (36 3)  (252 291)  (252 291)  LC_1 Logic Functioning bit
 (37 3)  (253 291)  (253 291)  LC_1 Logic Functioning bit
 (41 3)  (257 291)  (257 291)  LC_1 Logic Functioning bit
 (42 3)  (258 291)  (258 291)  LC_1 Logic Functioning bit
 (43 3)  (259 291)  (259 291)  LC_1 Logic Functioning bit
 (45 3)  (261 291)  (261 291)  LC_1 Logic Functioning bit
 (0 4)  (216 292)  (216 292)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.wire_logic_cluster/lc_7/cen
 (1 4)  (217 292)  (217 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (220 292)  (220 292)  routing T_4_18.sp4_v_t_42 <X> T_4_18.sp4_v_b_3
 (6 4)  (222 292)  (222 292)  routing T_4_18.sp4_v_t_42 <X> T_4_18.sp4_v_b_3
 (15 4)  (231 292)  (231 292)  routing T_4_18.sp12_h_r_1 <X> T_4_18.lc_trk_g1_1
 (17 4)  (233 292)  (233 292)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (234 292)  (234 292)  routing T_4_18.sp12_h_r_1 <X> T_4_18.lc_trk_g1_1
 (22 4)  (238 292)  (238 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (239 292)  (239 292)  routing T_4_18.sp12_h_r_11 <X> T_4_18.lc_trk_g1_3
 (29 4)  (245 292)  (245 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (247 292)  (247 292)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 292)  (248 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (250 292)  (250 292)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 292)  (252 292)  LC_2 Logic Functioning bit
 (38 4)  (254 292)  (254 292)  LC_2 Logic Functioning bit
 (45 4)  (261 292)  (261 292)  LC_2 Logic Functioning bit
 (0 5)  (216 293)  (216 293)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.wire_logic_cluster/lc_7/cen
 (1 5)  (217 293)  (217 293)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.wire_logic_cluster/lc_7/cen
 (9 5)  (225 293)  (225 293)  routing T_4_18.sp4_v_t_41 <X> T_4_18.sp4_v_b_4
 (18 5)  (234 293)  (234 293)  routing T_4_18.sp12_h_r_1 <X> T_4_18.lc_trk_g1_1
 (30 5)  (246 293)  (246 293)  routing T_4_18.lc_trk_g0_3 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (247 293)  (247 293)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (252 293)  (252 293)  LC_2 Logic Functioning bit
 (38 5)  (254 293)  (254 293)  LC_2 Logic Functioning bit
 (45 5)  (261 293)  (261 293)  LC_2 Logic Functioning bit
 (25 6)  (241 294)  (241 294)  routing T_4_18.sp12_h_l_5 <X> T_4_18.lc_trk_g1_6
 (27 6)  (243 294)  (243 294)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 294)  (244 294)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 294)  (245 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 294)  (248 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 294)  (250 294)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 294)  (252 294)  LC_3 Logic Functioning bit
 (38 6)  (254 294)  (254 294)  LC_3 Logic Functioning bit
 (45 6)  (261 294)  (261 294)  LC_3 Logic Functioning bit
 (46 6)  (262 294)  (262 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (19 7)  (235 295)  (235 295)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (238 295)  (238 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (240 295)  (240 295)  routing T_4_18.sp12_h_l_5 <X> T_4_18.lc_trk_g1_6
 (25 7)  (241 295)  (241 295)  routing T_4_18.sp12_h_l_5 <X> T_4_18.lc_trk_g1_6
 (31 7)  (247 295)  (247 295)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (252 295)  (252 295)  LC_3 Logic Functioning bit
 (38 7)  (254 295)  (254 295)  LC_3 Logic Functioning bit
 (45 7)  (261 295)  (261 295)  LC_3 Logic Functioning bit
 (11 8)  (227 296)  (227 296)  routing T_4_18.sp4_v_t_40 <X> T_4_18.sp4_v_b_8
 (26 8)  (242 296)  (242 296)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (245 296)  (245 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (248 296)  (248 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (253 296)  (253 296)  LC_4 Logic Functioning bit
 (45 8)  (261 296)  (261 296)  LC_4 Logic Functioning bit
 (51 8)  (267 296)  (267 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (228 297)  (228 297)  routing T_4_18.sp4_v_t_40 <X> T_4_18.sp4_v_b_8
 (14 9)  (230 297)  (230 297)  routing T_4_18.sp4_h_r_24 <X> T_4_18.lc_trk_g2_0
 (15 9)  (231 297)  (231 297)  routing T_4_18.sp4_h_r_24 <X> T_4_18.lc_trk_g2_0
 (16 9)  (232 297)  (232 297)  routing T_4_18.sp4_h_r_24 <X> T_4_18.lc_trk_g2_0
 (17 9)  (233 297)  (233 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (26 9)  (242 297)  (242 297)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 297)  (245 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (247 297)  (247 297)  routing T_4_18.lc_trk_g0_3 <X> T_4_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (248 297)  (248 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (249 297)  (249 297)  routing T_4_18.lc_trk_g2_0 <X> T_4_18.input_2_4
 (37 9)  (253 297)  (253 297)  LC_4 Logic Functioning bit
 (42 9)  (258 297)  (258 297)  LC_4 Logic Functioning bit
 (45 9)  (261 297)  (261 297)  LC_4 Logic Functioning bit
 (21 10)  (237 298)  (237 298)  routing T_4_18.sp4_h_r_39 <X> T_4_18.lc_trk_g2_7
 (22 10)  (238 298)  (238 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (239 298)  (239 298)  routing T_4_18.sp4_h_r_39 <X> T_4_18.lc_trk_g2_7
 (24 10)  (240 298)  (240 298)  routing T_4_18.sp4_h_r_39 <X> T_4_18.lc_trk_g2_7
 (27 10)  (243 298)  (243 298)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 298)  (244 298)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 298)  (245 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 298)  (248 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 298)  (250 298)  routing T_4_18.lc_trk_g1_1 <X> T_4_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 298)  (252 298)  LC_5 Logic Functioning bit
 (38 10)  (254 298)  (254 298)  LC_5 Logic Functioning bit
 (45 10)  (261 298)  (261 298)  LC_5 Logic Functioning bit
 (36 11)  (252 299)  (252 299)  LC_5 Logic Functioning bit
 (38 11)  (254 299)  (254 299)  LC_5 Logic Functioning bit
 (45 11)  (261 299)  (261 299)  LC_5 Logic Functioning bit
 (11 12)  (227 300)  (227 300)  routing T_4_18.sp4_v_t_45 <X> T_4_18.sp4_v_b_11
 (17 12)  (233 300)  (233 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (237 300)  (237 300)  routing T_4_18.sp4_h_r_43 <X> T_4_18.lc_trk_g3_3
 (22 12)  (238 300)  (238 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (239 300)  (239 300)  routing T_4_18.sp4_h_r_43 <X> T_4_18.lc_trk_g3_3
 (24 12)  (240 300)  (240 300)  routing T_4_18.sp4_h_r_43 <X> T_4_18.lc_trk_g3_3
 (25 12)  (241 300)  (241 300)  routing T_4_18.sp4_h_r_42 <X> T_4_18.lc_trk_g3_2
 (26 12)  (242 300)  (242 300)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (245 300)  (245 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (247 300)  (247 300)  routing T_4_18.lc_trk_g0_5 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 300)  (248 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (253 300)  (253 300)  LC_6 Logic Functioning bit
 (39 12)  (255 300)  (255 300)  LC_6 Logic Functioning bit
 (40 12)  (256 300)  (256 300)  LC_6 Logic Functioning bit
 (42 12)  (258 300)  (258 300)  LC_6 Logic Functioning bit
 (45 12)  (261 300)  (261 300)  LC_6 Logic Functioning bit
 (12 13)  (228 301)  (228 301)  routing T_4_18.sp4_v_t_45 <X> T_4_18.sp4_v_b_11
 (18 13)  (234 301)  (234 301)  routing T_4_18.sp4_r_v_b_41 <X> T_4_18.lc_trk_g3_1
 (21 13)  (237 301)  (237 301)  routing T_4_18.sp4_h_r_43 <X> T_4_18.lc_trk_g3_3
 (22 13)  (238 301)  (238 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (239 301)  (239 301)  routing T_4_18.sp4_h_r_42 <X> T_4_18.lc_trk_g3_2
 (24 13)  (240 301)  (240 301)  routing T_4_18.sp4_h_r_42 <X> T_4_18.lc_trk_g3_2
 (25 13)  (241 301)  (241 301)  routing T_4_18.sp4_h_r_42 <X> T_4_18.lc_trk_g3_2
 (26 13)  (242 301)  (242 301)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 301)  (245 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 301)  (246 301)  routing T_4_18.lc_trk_g0_3 <X> T_4_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (252 301)  (252 301)  LC_6 Logic Functioning bit
 (38 13)  (254 301)  (254 301)  LC_6 Logic Functioning bit
 (45 13)  (261 301)  (261 301)  LC_6 Logic Functioning bit
 (1 14)  (217 302)  (217 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (3 14)  (219 302)  (219 302)  routing T_4_18.sp12_h_r_1 <X> T_4_18.sp12_v_t_22
 (15 14)  (231 302)  (231 302)  routing T_4_18.sp4_h_l_16 <X> T_4_18.lc_trk_g3_5
 (16 14)  (232 302)  (232 302)  routing T_4_18.sp4_h_l_16 <X> T_4_18.lc_trk_g3_5
 (17 14)  (233 302)  (233 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (238 302)  (238 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (241 302)  (241 302)  routing T_4_18.sp4_h_r_38 <X> T_4_18.lc_trk_g3_6
 (31 14)  (247 302)  (247 302)  routing T_4_18.lc_trk_g0_4 <X> T_4_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 302)  (248 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (252 302)  (252 302)  LC_7 Logic Functioning bit
 (38 14)  (254 302)  (254 302)  LC_7 Logic Functioning bit
 (45 14)  (261 302)  (261 302)  LC_7 Logic Functioning bit
 (53 14)  (269 302)  (269 302)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (3 15)  (219 303)  (219 303)  routing T_4_18.sp12_h_r_1 <X> T_4_18.sp12_v_t_22
 (18 15)  (234 303)  (234 303)  routing T_4_18.sp4_h_l_16 <X> T_4_18.lc_trk_g3_5
 (21 15)  (237 303)  (237 303)  routing T_4_18.sp4_r_v_b_47 <X> T_4_18.lc_trk_g3_7
 (22 15)  (238 303)  (238 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (239 303)  (239 303)  routing T_4_18.sp4_h_r_38 <X> T_4_18.lc_trk_g3_6
 (24 15)  (240 303)  (240 303)  routing T_4_18.sp4_h_r_38 <X> T_4_18.lc_trk_g3_6
 (26 15)  (242 303)  (242 303)  routing T_4_18.lc_trk_g0_3 <X> T_4_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 303)  (245 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (253 303)  (253 303)  LC_7 Logic Functioning bit
 (39 15)  (255 303)  (255 303)  LC_7 Logic Functioning bit
 (45 15)  (261 303)  (261 303)  LC_7 Logic Functioning bit


LogicTile_5_18

 (14 0)  (284 288)  (284 288)  routing T_5_18.wire_logic_cluster/lc_0/out <X> T_5_18.lc_trk_g0_0
 (15 0)  (285 288)  (285 288)  routing T_5_18.lft_op_1 <X> T_5_18.lc_trk_g0_1
 (17 0)  (287 288)  (287 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (288 288)  (288 288)  routing T_5_18.lft_op_1 <X> T_5_18.lc_trk_g0_1
 (21 0)  (291 288)  (291 288)  routing T_5_18.wire_logic_cluster/lc_3/out <X> T_5_18.lc_trk_g0_3
 (22 0)  (292 288)  (292 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (295 288)  (295 288)  routing T_5_18.wire_logic_cluster/lc_2/out <X> T_5_18.lc_trk_g0_2
 (29 0)  (299 288)  (299 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (301 288)  (301 288)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 288)  (302 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (304 288)  (304 288)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (310 288)  (310 288)  LC_0 Logic Functioning bit
 (41 0)  (311 288)  (311 288)  LC_0 Logic Functioning bit
 (42 0)  (312 288)  (312 288)  LC_0 Logic Functioning bit
 (43 0)  (313 288)  (313 288)  LC_0 Logic Functioning bit
 (44 0)  (314 288)  (314 288)  LC_0 Logic Functioning bit
 (17 1)  (287 289)  (287 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (292 289)  (292 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (302 289)  (302 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (310 289)  (310 289)  LC_0 Logic Functioning bit
 (41 1)  (311 289)  (311 289)  LC_0 Logic Functioning bit
 (42 1)  (312 289)  (312 289)  LC_0 Logic Functioning bit
 (43 1)  (313 289)  (313 289)  LC_0 Logic Functioning bit
 (49 1)  (319 289)  (319 289)  Carry_In_Mux bit 

 (12 2)  (282 290)  (282 290)  routing T_5_18.sp4_h_r_11 <X> T_5_18.sp4_h_l_39
 (14 2)  (284 290)  (284 290)  routing T_5_18.sp4_h_l_1 <X> T_5_18.lc_trk_g0_4
 (17 2)  (287 290)  (287 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (288 290)  (288 290)  routing T_5_18.wire_logic_cluster/lc_5/out <X> T_5_18.lc_trk_g0_5
 (28 2)  (298 290)  (298 290)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 290)  (299 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (301 290)  (301 290)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 290)  (302 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (310 290)  (310 290)  LC_1 Logic Functioning bit
 (41 2)  (311 290)  (311 290)  LC_1 Logic Functioning bit
 (42 2)  (312 290)  (312 290)  LC_1 Logic Functioning bit
 (43 2)  (313 290)  (313 290)  LC_1 Logic Functioning bit
 (44 2)  (314 290)  (314 290)  LC_1 Logic Functioning bit
 (5 3)  (275 291)  (275 291)  routing T_5_18.sp4_h_l_37 <X> T_5_18.sp4_v_t_37
 (8 3)  (278 291)  (278 291)  routing T_5_18.sp4_h_r_7 <X> T_5_18.sp4_v_t_36
 (9 3)  (279 291)  (279 291)  routing T_5_18.sp4_h_r_7 <X> T_5_18.sp4_v_t_36
 (10 3)  (280 291)  (280 291)  routing T_5_18.sp4_h_r_7 <X> T_5_18.sp4_v_t_36
 (13 3)  (283 291)  (283 291)  routing T_5_18.sp4_h_r_11 <X> T_5_18.sp4_h_l_39
 (15 3)  (285 291)  (285 291)  routing T_5_18.sp4_h_l_1 <X> T_5_18.lc_trk_g0_4
 (16 3)  (286 291)  (286 291)  routing T_5_18.sp4_h_l_1 <X> T_5_18.lc_trk_g0_4
 (17 3)  (287 291)  (287 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (292 291)  (292 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (293 291)  (293 291)  routing T_5_18.sp4_h_r_6 <X> T_5_18.lc_trk_g0_6
 (24 3)  (294 291)  (294 291)  routing T_5_18.sp4_h_r_6 <X> T_5_18.lc_trk_g0_6
 (25 3)  (295 291)  (295 291)  routing T_5_18.sp4_h_r_6 <X> T_5_18.lc_trk_g0_6
 (30 3)  (300 291)  (300 291)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (301 291)  (301 291)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (302 291)  (302 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (303 291)  (303 291)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.input_2_1
 (40 3)  (310 291)  (310 291)  LC_1 Logic Functioning bit
 (41 3)  (311 291)  (311 291)  LC_1 Logic Functioning bit
 (42 3)  (312 291)  (312 291)  LC_1 Logic Functioning bit
 (43 3)  (313 291)  (313 291)  LC_1 Logic Functioning bit
 (28 4)  (298 292)  (298 292)  routing T_5_18.lc_trk_g2_3 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 292)  (299 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 292)  (302 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 292)  (304 292)  routing T_5_18.lc_trk_g1_0 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (310 292)  (310 292)  LC_2 Logic Functioning bit
 (41 4)  (311 292)  (311 292)  LC_2 Logic Functioning bit
 (42 4)  (312 292)  (312 292)  LC_2 Logic Functioning bit
 (43 4)  (313 292)  (313 292)  LC_2 Logic Functioning bit
 (44 4)  (314 292)  (314 292)  LC_2 Logic Functioning bit
 (14 5)  (284 293)  (284 293)  routing T_5_18.sp4_h_r_0 <X> T_5_18.lc_trk_g1_0
 (15 5)  (285 293)  (285 293)  routing T_5_18.sp4_h_r_0 <X> T_5_18.lc_trk_g1_0
 (16 5)  (286 293)  (286 293)  routing T_5_18.sp4_h_r_0 <X> T_5_18.lc_trk_g1_0
 (17 5)  (287 293)  (287 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (292 293)  (292 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (293 293)  (293 293)  routing T_5_18.sp4_h_r_2 <X> T_5_18.lc_trk_g1_2
 (24 5)  (294 293)  (294 293)  routing T_5_18.sp4_h_r_2 <X> T_5_18.lc_trk_g1_2
 (25 5)  (295 293)  (295 293)  routing T_5_18.sp4_h_r_2 <X> T_5_18.lc_trk_g1_2
 (30 5)  (300 293)  (300 293)  routing T_5_18.lc_trk_g2_3 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (302 293)  (302 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (305 293)  (305 293)  routing T_5_18.lc_trk_g0_2 <X> T_5_18.input_2_2
 (40 5)  (310 293)  (310 293)  LC_2 Logic Functioning bit
 (41 5)  (311 293)  (311 293)  LC_2 Logic Functioning bit
 (42 5)  (312 293)  (312 293)  LC_2 Logic Functioning bit
 (43 5)  (313 293)  (313 293)  LC_2 Logic Functioning bit
 (15 6)  (285 294)  (285 294)  routing T_5_18.lft_op_5 <X> T_5_18.lc_trk_g1_5
 (17 6)  (287 294)  (287 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (288 294)  (288 294)  routing T_5_18.lft_op_5 <X> T_5_18.lc_trk_g1_5
 (25 6)  (295 294)  (295 294)  routing T_5_18.sp4_h_r_14 <X> T_5_18.lc_trk_g1_6
 (27 6)  (297 294)  (297 294)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 294)  (299 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 294)  (300 294)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (301 294)  (301 294)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 294)  (302 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 294)  (303 294)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (304 294)  (304 294)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (310 294)  (310 294)  LC_3 Logic Functioning bit
 (41 6)  (311 294)  (311 294)  LC_3 Logic Functioning bit
 (42 6)  (312 294)  (312 294)  LC_3 Logic Functioning bit
 (43 6)  (313 294)  (313 294)  LC_3 Logic Functioning bit
 (44 6)  (314 294)  (314 294)  LC_3 Logic Functioning bit
 (6 7)  (276 295)  (276 295)  routing T_5_18.sp4_h_r_3 <X> T_5_18.sp4_h_l_38
 (14 7)  (284 295)  (284 295)  routing T_5_18.sp4_h_r_4 <X> T_5_18.lc_trk_g1_4
 (15 7)  (285 295)  (285 295)  routing T_5_18.sp4_h_r_4 <X> T_5_18.lc_trk_g1_4
 (16 7)  (286 295)  (286 295)  routing T_5_18.sp4_h_r_4 <X> T_5_18.lc_trk_g1_4
 (17 7)  (287 295)  (287 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (292 295)  (292 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (293 295)  (293 295)  routing T_5_18.sp4_h_r_14 <X> T_5_18.lc_trk_g1_6
 (24 7)  (294 295)  (294 295)  routing T_5_18.sp4_h_r_14 <X> T_5_18.lc_trk_g1_6
 (32 7)  (302 295)  (302 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (305 295)  (305 295)  routing T_5_18.lc_trk_g0_3 <X> T_5_18.input_2_3
 (40 7)  (310 295)  (310 295)  LC_3 Logic Functioning bit
 (41 7)  (311 295)  (311 295)  LC_3 Logic Functioning bit
 (42 7)  (312 295)  (312 295)  LC_3 Logic Functioning bit
 (43 7)  (313 295)  (313 295)  LC_3 Logic Functioning bit
 (12 8)  (282 296)  (282 296)  routing T_5_18.sp4_v_t_45 <X> T_5_18.sp4_h_r_8
 (13 8)  (283 296)  (283 296)  routing T_5_18.sp4_v_t_45 <X> T_5_18.sp4_v_b_8
 (17 8)  (287 296)  (287 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (288 296)  (288 296)  routing T_5_18.wire_logic_cluster/lc_1/out <X> T_5_18.lc_trk_g2_1
 (21 8)  (291 296)  (291 296)  routing T_5_18.sp4_h_r_35 <X> T_5_18.lc_trk_g2_3
 (22 8)  (292 296)  (292 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (293 296)  (293 296)  routing T_5_18.sp4_h_r_35 <X> T_5_18.lc_trk_g2_3
 (24 8)  (294 296)  (294 296)  routing T_5_18.sp4_h_r_35 <X> T_5_18.lc_trk_g2_3
 (27 8)  (297 296)  (297 296)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 296)  (298 296)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 296)  (299 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (302 296)  (302 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (304 296)  (304 296)  routing T_5_18.lc_trk_g1_2 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (305 296)  (305 296)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.input_2_4
 (40 8)  (310 296)  (310 296)  LC_4 Logic Functioning bit
 (41 8)  (311 296)  (311 296)  LC_4 Logic Functioning bit
 (42 8)  (312 296)  (312 296)  LC_4 Logic Functioning bit
 (43 8)  (313 296)  (313 296)  LC_4 Logic Functioning bit
 (44 8)  (314 296)  (314 296)  LC_4 Logic Functioning bit
 (15 9)  (285 297)  (285 297)  routing T_5_18.sp4_v_t_29 <X> T_5_18.lc_trk_g2_0
 (16 9)  (286 297)  (286 297)  routing T_5_18.sp4_v_t_29 <X> T_5_18.lc_trk_g2_0
 (17 9)  (287 297)  (287 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (292 297)  (292 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (293 297)  (293 297)  routing T_5_18.sp4_v_b_42 <X> T_5_18.lc_trk_g2_2
 (24 9)  (294 297)  (294 297)  routing T_5_18.sp4_v_b_42 <X> T_5_18.lc_trk_g2_2
 (30 9)  (300 297)  (300 297)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (301 297)  (301 297)  routing T_5_18.lc_trk_g1_2 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (302 297)  (302 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (303 297)  (303 297)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.input_2_4
 (40 9)  (310 297)  (310 297)  LC_4 Logic Functioning bit
 (41 9)  (311 297)  (311 297)  LC_4 Logic Functioning bit
 (42 9)  (312 297)  (312 297)  LC_4 Logic Functioning bit
 (43 9)  (313 297)  (313 297)  LC_4 Logic Functioning bit
 (5 10)  (275 298)  (275 298)  routing T_5_18.sp4_v_t_43 <X> T_5_18.sp4_h_l_43
 (8 10)  (278 298)  (278 298)  routing T_5_18.sp4_h_r_7 <X> T_5_18.sp4_h_l_42
 (14 10)  (284 298)  (284 298)  routing T_5_18.wire_logic_cluster/lc_4/out <X> T_5_18.lc_trk_g2_4
 (21 10)  (291 298)  (291 298)  routing T_5_18.wire_logic_cluster/lc_7/out <X> T_5_18.lc_trk_g2_7
 (22 10)  (292 298)  (292 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (295 298)  (295 298)  routing T_5_18.wire_logic_cluster/lc_6/out <X> T_5_18.lc_trk_g2_6
 (26 10)  (296 298)  (296 298)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 298)  (297 298)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (298 298)  (298 298)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 298)  (299 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 298)  (300 298)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (35 10)  (305 298)  (305 298)  routing T_5_18.lc_trk_g0_5 <X> T_5_18.input_2_5
 (37 10)  (307 298)  (307 298)  LC_5 Logic Functioning bit
 (39 10)  (309 298)  (309 298)  LC_5 Logic Functioning bit
 (40 10)  (310 298)  (310 298)  LC_5 Logic Functioning bit
 (42 10)  (312 298)  (312 298)  LC_5 Logic Functioning bit
 (44 10)  (314 298)  (314 298)  LC_5 Logic Functioning bit
 (6 11)  (276 299)  (276 299)  routing T_5_18.sp4_v_t_43 <X> T_5_18.sp4_h_l_43
 (17 11)  (287 299)  (287 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (292 299)  (292 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (296 299)  (296 299)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (297 299)  (297 299)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 299)  (299 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 299)  (300 299)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (302 299)  (302 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (306 299)  (306 299)  LC_5 Logic Functioning bit
 (38 11)  (308 299)  (308 299)  LC_5 Logic Functioning bit
 (41 11)  (311 299)  (311 299)  LC_5 Logic Functioning bit
 (43 11)  (313 299)  (313 299)  LC_5 Logic Functioning bit
 (14 12)  (284 300)  (284 300)  routing T_5_18.sp4_v_t_21 <X> T_5_18.lc_trk_g3_0
 (22 12)  (292 300)  (292 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (293 300)  (293 300)  routing T_5_18.sp4_h_r_27 <X> T_5_18.lc_trk_g3_3
 (24 12)  (294 300)  (294 300)  routing T_5_18.sp4_h_r_27 <X> T_5_18.lc_trk_g3_3
 (25 12)  (295 300)  (295 300)  routing T_5_18.sp4_v_t_23 <X> T_5_18.lc_trk_g3_2
 (26 12)  (296 300)  (296 300)  routing T_5_18.lc_trk_g0_4 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 300)  (297 300)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (298 300)  (298 300)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 300)  (299 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (35 12)  (305 300)  (305 300)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.input_2_6
 (37 12)  (307 300)  (307 300)  LC_6 Logic Functioning bit
 (39 12)  (309 300)  (309 300)  LC_6 Logic Functioning bit
 (40 12)  (310 300)  (310 300)  LC_6 Logic Functioning bit
 (42 12)  (312 300)  (312 300)  LC_6 Logic Functioning bit
 (44 12)  (314 300)  (314 300)  LC_6 Logic Functioning bit
 (9 13)  (279 301)  (279 301)  routing T_5_18.sp4_v_t_47 <X> T_5_18.sp4_v_b_10
 (14 13)  (284 301)  (284 301)  routing T_5_18.sp4_v_t_21 <X> T_5_18.lc_trk_g3_0
 (16 13)  (286 301)  (286 301)  routing T_5_18.sp4_v_t_21 <X> T_5_18.lc_trk_g3_0
 (17 13)  (287 301)  (287 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (291 301)  (291 301)  routing T_5_18.sp4_h_r_27 <X> T_5_18.lc_trk_g3_3
 (22 13)  (292 301)  (292 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (293 301)  (293 301)  routing T_5_18.sp4_v_t_23 <X> T_5_18.lc_trk_g3_2
 (25 13)  (295 301)  (295 301)  routing T_5_18.sp4_v_t_23 <X> T_5_18.lc_trk_g3_2
 (29 13)  (299 301)  (299 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (302 301)  (302 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (303 301)  (303 301)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.input_2_6
 (35 13)  (305 301)  (305 301)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.input_2_6
 (36 13)  (306 301)  (306 301)  LC_6 Logic Functioning bit
 (38 13)  (308 301)  (308 301)  LC_6 Logic Functioning bit
 (41 13)  (311 301)  (311 301)  LC_6 Logic Functioning bit
 (43 13)  (313 301)  (313 301)  LC_6 Logic Functioning bit
 (12 14)  (282 302)  (282 302)  routing T_5_18.sp4_v_b_11 <X> T_5_18.sp4_h_l_46
 (13 14)  (283 302)  (283 302)  routing T_5_18.sp4_h_r_11 <X> T_5_18.sp4_v_t_46
 (15 14)  (285 302)  (285 302)  routing T_5_18.sp4_h_l_16 <X> T_5_18.lc_trk_g3_5
 (16 14)  (286 302)  (286 302)  routing T_5_18.sp4_h_l_16 <X> T_5_18.lc_trk_g3_5
 (17 14)  (287 302)  (287 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (292 302)  (292 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (298 302)  (298 302)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 302)  (299 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (302 302)  (302 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 302)  (303 302)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (304 302)  (304 302)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 302)  (305 302)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.input_2_7
 (40 14)  (310 302)  (310 302)  LC_7 Logic Functioning bit
 (41 14)  (311 302)  (311 302)  LC_7 Logic Functioning bit
 (42 14)  (312 302)  (312 302)  LC_7 Logic Functioning bit
 (43 14)  (313 302)  (313 302)  LC_7 Logic Functioning bit
 (44 14)  (314 302)  (314 302)  LC_7 Logic Functioning bit
 (12 15)  (282 303)  (282 303)  routing T_5_18.sp4_h_r_11 <X> T_5_18.sp4_v_t_46
 (18 15)  (288 303)  (288 303)  routing T_5_18.sp4_h_l_16 <X> T_5_18.lc_trk_g3_5
 (21 15)  (291 303)  (291 303)  routing T_5_18.sp4_r_v_b_47 <X> T_5_18.lc_trk_g3_7
 (31 15)  (301 303)  (301 303)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 303)  (302 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (303 303)  (303 303)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.input_2_7
 (35 15)  (305 303)  (305 303)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.input_2_7
 (40 15)  (310 303)  (310 303)  LC_7 Logic Functioning bit
 (41 15)  (311 303)  (311 303)  LC_7 Logic Functioning bit
 (42 15)  (312 303)  (312 303)  LC_7 Logic Functioning bit
 (43 15)  (313 303)  (313 303)  LC_7 Logic Functioning bit


RAM_Tile_6_18

 (6 3)  (330 291)  (330 291)  routing T_6_18.sp4_h_r_0 <X> T_6_18.sp4_h_l_37
 (12 6)  (336 294)  (336 294)  routing T_6_18.sp4_h_r_2 <X> T_6_18.sp4_h_l_40
 (13 7)  (337 295)  (337 295)  routing T_6_18.sp4_h_r_2 <X> T_6_18.sp4_h_l_40
 (8 11)  (332 299)  (332 299)  routing T_6_18.sp4_h_r_1 <X> T_6_18.sp4_v_t_42
 (9 11)  (333 299)  (333 299)  routing T_6_18.sp4_h_r_1 <X> T_6_18.sp4_v_t_42
 (10 11)  (334 299)  (334 299)  routing T_6_18.sp4_h_r_1 <X> T_6_18.sp4_v_t_42


LogicTile_7_18

 (21 0)  (387 288)  (387 288)  routing T_7_18.sp4_v_b_11 <X> T_7_18.lc_trk_g0_3
 (22 0)  (388 288)  (388 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (389 288)  (389 288)  routing T_7_18.sp4_v_b_11 <X> T_7_18.lc_trk_g0_3
 (26 0)  (392 288)  (392 288)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (393 288)  (393 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 288)  (394 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 288)  (395 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 288)  (396 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (397 288)  (397 288)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 288)  (398 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 288)  (399 288)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (402 288)  (402 288)  LC_0 Logic Functioning bit
 (38 0)  (404 288)  (404 288)  LC_0 Logic Functioning bit
 (39 0)  (405 288)  (405 288)  LC_0 Logic Functioning bit
 (45 0)  (411 288)  (411 288)  LC_0 Logic Functioning bit
 (21 1)  (387 289)  (387 289)  routing T_7_18.sp4_v_b_11 <X> T_7_18.lc_trk_g0_3
 (26 1)  (392 289)  (392 289)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (394 289)  (394 289)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 289)  (395 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (397 289)  (397 289)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 289)  (398 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (399 289)  (399 289)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.input_2_0
 (36 1)  (402 289)  (402 289)  LC_0 Logic Functioning bit
 (37 1)  (403 289)  (403 289)  LC_0 Logic Functioning bit
 (38 1)  (404 289)  (404 289)  LC_0 Logic Functioning bit
 (45 1)  (411 289)  (411 289)  LC_0 Logic Functioning bit
 (46 1)  (412 289)  (412 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (366 290)  (366 290)  routing T_7_18.glb_netwk_7 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (1 2)  (367 290)  (367 290)  routing T_7_18.glb_netwk_7 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (368 290)  (368 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (392 290)  (392 290)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (394 290)  (394 290)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 290)  (395 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (397 290)  (397 290)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 290)  (398 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 290)  (399 290)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 290)  (402 290)  LC_1 Logic Functioning bit
 (42 2)  (408 290)  (408 290)  LC_1 Logic Functioning bit
 (43 2)  (409 290)  (409 290)  LC_1 Logic Functioning bit
 (45 2)  (411 290)  (411 290)  LC_1 Logic Functioning bit
 (0 3)  (366 291)  (366 291)  routing T_7_18.glb_netwk_7 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (27 3)  (393 291)  (393 291)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (394 291)  (394 291)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 291)  (395 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (397 291)  (397 291)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (398 291)  (398 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (399 291)  (399 291)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.input_2_1
 (35 3)  (401 291)  (401 291)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.input_2_1
 (36 3)  (402 291)  (402 291)  LC_1 Logic Functioning bit
 (37 3)  (403 291)  (403 291)  LC_1 Logic Functioning bit
 (42 3)  (408 291)  (408 291)  LC_1 Logic Functioning bit
 (45 3)  (411 291)  (411 291)  LC_1 Logic Functioning bit
 (46 3)  (412 291)  (412 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (26 4)  (392 292)  (392 292)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (393 292)  (393 292)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (394 292)  (394 292)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 292)  (395 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 292)  (396 292)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (397 292)  (397 292)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 292)  (398 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 292)  (399 292)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 292)  (400 292)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 292)  (402 292)  LC_2 Logic Functioning bit
 (38 4)  (404 292)  (404 292)  LC_2 Logic Functioning bit
 (39 4)  (405 292)  (405 292)  LC_2 Logic Functioning bit
 (45 4)  (411 292)  (411 292)  LC_2 Logic Functioning bit
 (26 5)  (392 293)  (392 293)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (394 293)  (394 293)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 293)  (395 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (397 293)  (397 293)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (398 293)  (398 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (399 293)  (399 293)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.input_2_2
 (36 5)  (402 293)  (402 293)  LC_2 Logic Functioning bit
 (37 5)  (403 293)  (403 293)  LC_2 Logic Functioning bit
 (38 5)  (404 293)  (404 293)  LC_2 Logic Functioning bit
 (45 5)  (411 293)  (411 293)  LC_2 Logic Functioning bit
 (47 5)  (413 293)  (413 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (371 294)  (371 294)  routing T_7_18.sp4_h_r_0 <X> T_7_18.sp4_h_l_38
 (12 6)  (378 294)  (378 294)  routing T_7_18.sp4_h_r_2 <X> T_7_18.sp4_h_l_40
 (26 6)  (392 294)  (392 294)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (394 294)  (394 294)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 294)  (395 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (397 294)  (397 294)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 294)  (398 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 294)  (399 294)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (401 294)  (401 294)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.input_2_3
 (36 6)  (402 294)  (402 294)  LC_3 Logic Functioning bit
 (42 6)  (408 294)  (408 294)  LC_3 Logic Functioning bit
 (43 6)  (409 294)  (409 294)  LC_3 Logic Functioning bit
 (45 6)  (411 294)  (411 294)  LC_3 Logic Functioning bit
 (4 7)  (370 295)  (370 295)  routing T_7_18.sp4_h_r_0 <X> T_7_18.sp4_h_l_38
 (13 7)  (379 295)  (379 295)  routing T_7_18.sp4_h_r_2 <X> T_7_18.sp4_h_l_40
 (27 7)  (393 295)  (393 295)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 295)  (394 295)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 295)  (395 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (397 295)  (397 295)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (398 295)  (398 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (399 295)  (399 295)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.input_2_3
 (36 7)  (402 295)  (402 295)  LC_3 Logic Functioning bit
 (37 7)  (403 295)  (403 295)  LC_3 Logic Functioning bit
 (42 7)  (408 295)  (408 295)  LC_3 Logic Functioning bit
 (45 7)  (411 295)  (411 295)  LC_3 Logic Functioning bit
 (47 7)  (413 295)  (413 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (380 296)  (380 296)  routing T_7_18.sp4_h_l_21 <X> T_7_18.lc_trk_g2_0
 (15 8)  (381 296)  (381 296)  routing T_7_18.rgt_op_1 <X> T_7_18.lc_trk_g2_1
 (17 8)  (383 296)  (383 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (384 296)  (384 296)  routing T_7_18.rgt_op_1 <X> T_7_18.lc_trk_g2_1
 (21 8)  (387 296)  (387 296)  routing T_7_18.rgt_op_3 <X> T_7_18.lc_trk_g2_3
 (22 8)  (388 296)  (388 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (390 296)  (390 296)  routing T_7_18.rgt_op_3 <X> T_7_18.lc_trk_g2_3
 (26 8)  (392 296)  (392 296)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (393 296)  (393 296)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 296)  (394 296)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 296)  (395 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 296)  (396 296)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (398 296)  (398 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 296)  (399 296)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (400 296)  (400 296)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 296)  (402 296)  LC_4 Logic Functioning bit
 (38 8)  (404 296)  (404 296)  LC_4 Logic Functioning bit
 (39 8)  (405 296)  (405 296)  LC_4 Logic Functioning bit
 (45 8)  (411 296)  (411 296)  LC_4 Logic Functioning bit
 (46 8)  (412 296)  (412 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (9 9)  (375 297)  (375 297)  routing T_7_18.sp4_v_t_42 <X> T_7_18.sp4_v_b_7
 (15 9)  (381 297)  (381 297)  routing T_7_18.sp4_h_l_21 <X> T_7_18.lc_trk_g2_0
 (16 9)  (382 297)  (382 297)  routing T_7_18.sp4_h_l_21 <X> T_7_18.lc_trk_g2_0
 (17 9)  (383 297)  (383 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (392 297)  (392 297)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (394 297)  (394 297)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 297)  (395 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (397 297)  (397 297)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (398 297)  (398 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (399 297)  (399 297)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.input_2_4
 (36 9)  (402 297)  (402 297)  LC_4 Logic Functioning bit
 (37 9)  (403 297)  (403 297)  LC_4 Logic Functioning bit
 (38 9)  (404 297)  (404 297)  LC_4 Logic Functioning bit
 (45 9)  (411 297)  (411 297)  LC_4 Logic Functioning bit
 (14 10)  (380 298)  (380 298)  routing T_7_18.rgt_op_4 <X> T_7_18.lc_trk_g2_4
 (15 10)  (381 298)  (381 298)  routing T_7_18.rgt_op_5 <X> T_7_18.lc_trk_g2_5
 (17 10)  (383 298)  (383 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (384 298)  (384 298)  routing T_7_18.rgt_op_5 <X> T_7_18.lc_trk_g2_5
 (21 10)  (387 298)  (387 298)  routing T_7_18.rgt_op_7 <X> T_7_18.lc_trk_g2_7
 (22 10)  (388 298)  (388 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (390 298)  (390 298)  routing T_7_18.rgt_op_7 <X> T_7_18.lc_trk_g2_7
 (25 10)  (391 298)  (391 298)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g2_6
 (26 10)  (392 298)  (392 298)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (394 298)  (394 298)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 298)  (395 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (397 298)  (397 298)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 298)  (398 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 298)  (399 298)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 298)  (402 298)  LC_5 Logic Functioning bit
 (38 10)  (404 298)  (404 298)  LC_5 Logic Functioning bit
 (39 10)  (405 298)  (405 298)  LC_5 Logic Functioning bit
 (45 10)  (411 298)  (411 298)  LC_5 Logic Functioning bit
 (46 10)  (412 298)  (412 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (381 299)  (381 299)  routing T_7_18.rgt_op_4 <X> T_7_18.lc_trk_g2_4
 (17 11)  (383 299)  (383 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (388 299)  (388 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (389 299)  (389 299)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g2_6
 (25 11)  (391 299)  (391 299)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g2_6
 (27 11)  (393 299)  (393 299)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (394 299)  (394 299)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 299)  (395 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (398 299)  (398 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (401 299)  (401 299)  routing T_7_18.lc_trk_g0_3 <X> T_7_18.input_2_5
 (36 11)  (402 299)  (402 299)  LC_5 Logic Functioning bit
 (37 11)  (403 299)  (403 299)  LC_5 Logic Functioning bit
 (39 11)  (405 299)  (405 299)  LC_5 Logic Functioning bit
 (45 11)  (411 299)  (411 299)  LC_5 Logic Functioning bit
 (14 12)  (380 300)  (380 300)  routing T_7_18.rgt_op_0 <X> T_7_18.lc_trk_g3_0
 (25 12)  (391 300)  (391 300)  routing T_7_18.rgt_op_2 <X> T_7_18.lc_trk_g3_2
 (26 12)  (392 300)  (392 300)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (393 300)  (393 300)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 300)  (394 300)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 300)  (395 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 300)  (396 300)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 300)  (398 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 300)  (399 300)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 300)  (400 300)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 300)  (402 300)  LC_6 Logic Functioning bit
 (38 12)  (404 300)  (404 300)  LC_6 Logic Functioning bit
 (39 12)  (405 300)  (405 300)  LC_6 Logic Functioning bit
 (45 12)  (411 300)  (411 300)  LC_6 Logic Functioning bit
 (46 12)  (412 300)  (412 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (381 301)  (381 301)  routing T_7_18.rgt_op_0 <X> T_7_18.lc_trk_g3_0
 (17 13)  (383 301)  (383 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (388 301)  (388 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (390 301)  (390 301)  routing T_7_18.rgt_op_2 <X> T_7_18.lc_trk_g3_2
 (26 13)  (392 301)  (392 301)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 301)  (394 301)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 301)  (395 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (398 301)  (398 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (399 301)  (399 301)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.input_2_6
 (36 13)  (402 301)  (402 301)  LC_6 Logic Functioning bit
 (37 13)  (403 301)  (403 301)  LC_6 Logic Functioning bit
 (38 13)  (404 301)  (404 301)  LC_6 Logic Functioning bit
 (45 13)  (411 301)  (411 301)  LC_6 Logic Functioning bit
 (1 14)  (367 302)  (367 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (25 14)  (391 302)  (391 302)  routing T_7_18.rgt_op_6 <X> T_7_18.lc_trk_g3_6
 (26 14)  (392 302)  (392 302)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (394 302)  (394 302)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 302)  (395 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (397 302)  (397 302)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 302)  (398 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 302)  (399 302)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 302)  (402 302)  LC_7 Logic Functioning bit
 (42 14)  (408 302)  (408 302)  LC_7 Logic Functioning bit
 (43 14)  (409 302)  (409 302)  LC_7 Logic Functioning bit
 (45 14)  (411 302)  (411 302)  LC_7 Logic Functioning bit
 (46 14)  (412 302)  (412 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (380 303)  (380 303)  routing T_7_18.sp4_r_v_b_44 <X> T_7_18.lc_trk_g3_4
 (17 15)  (383 303)  (383 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (388 303)  (388 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (390 303)  (390 303)  routing T_7_18.rgt_op_6 <X> T_7_18.lc_trk_g3_6
 (27 15)  (393 303)  (393 303)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 303)  (394 303)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 303)  (395 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (397 303)  (397 303)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (398 303)  (398 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (399 303)  (399 303)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.input_2_7
 (36 15)  (402 303)  (402 303)  LC_7 Logic Functioning bit
 (37 15)  (403 303)  (403 303)  LC_7 Logic Functioning bit
 (42 15)  (408 303)  (408 303)  LC_7 Logic Functioning bit
 (45 15)  (411 303)  (411 303)  LC_7 Logic Functioning bit


LogicTile_8_18

 (14 0)  (434 288)  (434 288)  routing T_8_18.lft_op_0 <X> T_8_18.lc_trk_g0_0
 (27 0)  (447 288)  (447 288)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 288)  (449 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 288)  (450 288)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (452 288)  (452 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (456 288)  (456 288)  LC_0 Logic Functioning bit
 (37 0)  (457 288)  (457 288)  LC_0 Logic Functioning bit
 (38 0)  (458 288)  (458 288)  LC_0 Logic Functioning bit
 (39 0)  (459 288)  (459 288)  LC_0 Logic Functioning bit
 (44 0)  (464 288)  (464 288)  LC_0 Logic Functioning bit
 (15 1)  (435 289)  (435 289)  routing T_8_18.lft_op_0 <X> T_8_18.lc_trk_g0_0
 (17 1)  (437 289)  (437 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (30 1)  (450 289)  (450 289)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.wire_logic_cluster/lc_0/in_1
 (40 1)  (460 289)  (460 289)  LC_0 Logic Functioning bit
 (41 1)  (461 289)  (461 289)  LC_0 Logic Functioning bit
 (42 1)  (462 289)  (462 289)  LC_0 Logic Functioning bit
 (43 1)  (463 289)  (463 289)  LC_0 Logic Functioning bit
 (49 1)  (469 289)  (469 289)  Carry_In_Mux bit 

 (5 2)  (425 290)  (425 290)  routing T_8_18.sp4_h_r_9 <X> T_8_18.sp4_h_l_37
 (15 2)  (435 290)  (435 290)  routing T_8_18.lft_op_5 <X> T_8_18.lc_trk_g0_5
 (17 2)  (437 290)  (437 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (438 290)  (438 290)  routing T_8_18.lft_op_5 <X> T_8_18.lc_trk_g0_5
 (27 2)  (447 290)  (447 290)  routing T_8_18.lc_trk_g1_7 <X> T_8_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 290)  (449 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 290)  (450 290)  routing T_8_18.lc_trk_g1_7 <X> T_8_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (452 290)  (452 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 290)  (456 290)  LC_1 Logic Functioning bit
 (37 2)  (457 290)  (457 290)  LC_1 Logic Functioning bit
 (38 2)  (458 290)  (458 290)  LC_1 Logic Functioning bit
 (39 2)  (459 290)  (459 290)  LC_1 Logic Functioning bit
 (44 2)  (464 290)  (464 290)  LC_1 Logic Functioning bit
 (4 3)  (424 291)  (424 291)  routing T_8_18.sp4_h_r_9 <X> T_8_18.sp4_h_l_37
 (30 3)  (450 291)  (450 291)  routing T_8_18.lc_trk_g1_7 <X> T_8_18.wire_logic_cluster/lc_1/in_1
 (40 3)  (460 291)  (460 291)  LC_1 Logic Functioning bit
 (41 3)  (461 291)  (461 291)  LC_1 Logic Functioning bit
 (42 3)  (462 291)  (462 291)  LC_1 Logic Functioning bit
 (43 3)  (463 291)  (463 291)  LC_1 Logic Functioning bit
 (15 4)  (435 292)  (435 292)  routing T_8_18.lft_op_1 <X> T_8_18.lc_trk_g1_1
 (17 4)  (437 292)  (437 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (438 292)  (438 292)  routing T_8_18.lft_op_1 <X> T_8_18.lc_trk_g1_1
 (21 4)  (441 292)  (441 292)  routing T_8_18.lft_op_3 <X> T_8_18.lc_trk_g1_3
 (22 4)  (442 292)  (442 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (444 292)  (444 292)  routing T_8_18.lft_op_3 <X> T_8_18.lc_trk_g1_3
 (25 4)  (445 292)  (445 292)  routing T_8_18.lft_op_2 <X> T_8_18.lc_trk_g1_2
 (27 4)  (447 292)  (447 292)  routing T_8_18.lc_trk_g1_4 <X> T_8_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 292)  (449 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 292)  (450 292)  routing T_8_18.lc_trk_g1_4 <X> T_8_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 292)  (452 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 292)  (456 292)  LC_2 Logic Functioning bit
 (37 4)  (457 292)  (457 292)  LC_2 Logic Functioning bit
 (38 4)  (458 292)  (458 292)  LC_2 Logic Functioning bit
 (39 4)  (459 292)  (459 292)  LC_2 Logic Functioning bit
 (44 4)  (464 292)  (464 292)  LC_2 Logic Functioning bit
 (22 5)  (442 293)  (442 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (444 293)  (444 293)  routing T_8_18.lft_op_2 <X> T_8_18.lc_trk_g1_2
 (40 5)  (460 293)  (460 293)  LC_2 Logic Functioning bit
 (41 5)  (461 293)  (461 293)  LC_2 Logic Functioning bit
 (42 5)  (462 293)  (462 293)  LC_2 Logic Functioning bit
 (43 5)  (463 293)  (463 293)  LC_2 Logic Functioning bit
 (8 6)  (428 294)  (428 294)  routing T_8_18.sp4_h_r_8 <X> T_8_18.sp4_h_l_41
 (10 6)  (430 294)  (430 294)  routing T_8_18.sp4_h_r_8 <X> T_8_18.sp4_h_l_41
 (14 6)  (434 294)  (434 294)  routing T_8_18.lft_op_4 <X> T_8_18.lc_trk_g1_4
 (21 6)  (441 294)  (441 294)  routing T_8_18.lft_op_7 <X> T_8_18.lc_trk_g1_7
 (22 6)  (442 294)  (442 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (444 294)  (444 294)  routing T_8_18.lft_op_7 <X> T_8_18.lc_trk_g1_7
 (25 6)  (445 294)  (445 294)  routing T_8_18.lft_op_6 <X> T_8_18.lc_trk_g1_6
 (27 6)  (447 294)  (447 294)  routing T_8_18.lc_trk_g1_1 <X> T_8_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 294)  (449 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 294)  (452 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 294)  (456 294)  LC_3 Logic Functioning bit
 (37 6)  (457 294)  (457 294)  LC_3 Logic Functioning bit
 (38 6)  (458 294)  (458 294)  LC_3 Logic Functioning bit
 (39 6)  (459 294)  (459 294)  LC_3 Logic Functioning bit
 (44 6)  (464 294)  (464 294)  LC_3 Logic Functioning bit
 (15 7)  (435 295)  (435 295)  routing T_8_18.lft_op_4 <X> T_8_18.lc_trk_g1_4
 (17 7)  (437 295)  (437 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (442 295)  (442 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (444 295)  (444 295)  routing T_8_18.lft_op_6 <X> T_8_18.lc_trk_g1_6
 (40 7)  (460 295)  (460 295)  LC_3 Logic Functioning bit
 (41 7)  (461 295)  (461 295)  LC_3 Logic Functioning bit
 (42 7)  (462 295)  (462 295)  LC_3 Logic Functioning bit
 (43 7)  (463 295)  (463 295)  LC_3 Logic Functioning bit
 (29 8)  (449 296)  (449 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 296)  (450 296)  routing T_8_18.lc_trk_g0_5 <X> T_8_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 296)  (452 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (456 296)  (456 296)  LC_4 Logic Functioning bit
 (37 8)  (457 296)  (457 296)  LC_4 Logic Functioning bit
 (38 8)  (458 296)  (458 296)  LC_4 Logic Functioning bit
 (39 8)  (459 296)  (459 296)  LC_4 Logic Functioning bit
 (44 8)  (464 296)  (464 296)  LC_4 Logic Functioning bit
 (40 9)  (460 297)  (460 297)  LC_4 Logic Functioning bit
 (41 9)  (461 297)  (461 297)  LC_4 Logic Functioning bit
 (42 9)  (462 297)  (462 297)  LC_4 Logic Functioning bit
 (43 9)  (463 297)  (463 297)  LC_4 Logic Functioning bit
 (27 10)  (447 298)  (447 298)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 298)  (449 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (452 298)  (452 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (456 298)  (456 298)  LC_5 Logic Functioning bit
 (37 10)  (457 298)  (457 298)  LC_5 Logic Functioning bit
 (38 10)  (458 298)  (458 298)  LC_5 Logic Functioning bit
 (39 10)  (459 298)  (459 298)  LC_5 Logic Functioning bit
 (44 10)  (464 298)  (464 298)  LC_5 Logic Functioning bit
 (11 11)  (431 299)  (431 299)  routing T_8_18.sp4_h_r_8 <X> T_8_18.sp4_h_l_45
 (30 11)  (450 299)  (450 299)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.wire_logic_cluster/lc_5/in_1
 (40 11)  (460 299)  (460 299)  LC_5 Logic Functioning bit
 (41 11)  (461 299)  (461 299)  LC_5 Logic Functioning bit
 (42 11)  (462 299)  (462 299)  LC_5 Logic Functioning bit
 (43 11)  (463 299)  (463 299)  LC_5 Logic Functioning bit
 (27 12)  (447 300)  (447 300)  routing T_8_18.lc_trk_g1_2 <X> T_8_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 300)  (449 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (452 300)  (452 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (456 300)  (456 300)  LC_6 Logic Functioning bit
 (37 12)  (457 300)  (457 300)  LC_6 Logic Functioning bit
 (38 12)  (458 300)  (458 300)  LC_6 Logic Functioning bit
 (39 12)  (459 300)  (459 300)  LC_6 Logic Functioning bit
 (44 12)  (464 300)  (464 300)  LC_6 Logic Functioning bit
 (30 13)  (450 301)  (450 301)  routing T_8_18.lc_trk_g1_2 <X> T_8_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (460 301)  (460 301)  LC_6 Logic Functioning bit
 (41 13)  (461 301)  (461 301)  LC_6 Logic Functioning bit
 (42 13)  (462 301)  (462 301)  LC_6 Logic Functioning bit
 (43 13)  (463 301)  (463 301)  LC_6 Logic Functioning bit
 (5 14)  (425 302)  (425 302)  routing T_8_18.sp4_v_t_38 <X> T_8_18.sp4_h_l_44
 (12 14)  (432 302)  (432 302)  routing T_8_18.sp4_v_t_46 <X> T_8_18.sp4_h_l_46
 (29 14)  (449 302)  (449 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (452 302)  (452 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (456 302)  (456 302)  LC_7 Logic Functioning bit
 (37 14)  (457 302)  (457 302)  LC_7 Logic Functioning bit
 (38 14)  (458 302)  (458 302)  LC_7 Logic Functioning bit
 (39 14)  (459 302)  (459 302)  LC_7 Logic Functioning bit
 (44 14)  (464 302)  (464 302)  LC_7 Logic Functioning bit
 (4 15)  (424 303)  (424 303)  routing T_8_18.sp4_v_t_38 <X> T_8_18.sp4_h_l_44
 (6 15)  (426 303)  (426 303)  routing T_8_18.sp4_v_t_38 <X> T_8_18.sp4_h_l_44
 (11 15)  (431 303)  (431 303)  routing T_8_18.sp4_v_t_46 <X> T_8_18.sp4_h_l_46
 (40 15)  (460 303)  (460 303)  LC_7 Logic Functioning bit
 (41 15)  (461 303)  (461 303)  LC_7 Logic Functioning bit
 (42 15)  (462 303)  (462 303)  LC_7 Logic Functioning bit
 (43 15)  (463 303)  (463 303)  LC_7 Logic Functioning bit


LogicTile_9_18

 (27 0)  (501 288)  (501 288)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 288)  (503 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 288)  (504 288)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (505 288)  (505 288)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (506 288)  (506 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (507 288)  (507 288)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (510 288)  (510 288)  LC_0 Logic Functioning bit
 (38 0)  (512 288)  (512 288)  LC_0 Logic Functioning bit
 (45 0)  (519 288)  (519 288)  LC_0 Logic Functioning bit
 (15 1)  (489 289)  (489 289)  routing T_9_18.sp4_v_t_5 <X> T_9_18.lc_trk_g0_0
 (16 1)  (490 289)  (490 289)  routing T_9_18.sp4_v_t_5 <X> T_9_18.lc_trk_g0_0
 (17 1)  (491 289)  (491 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (503 289)  (503 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (510 289)  (510 289)  LC_0 Logic Functioning bit
 (37 1)  (511 289)  (511 289)  LC_0 Logic Functioning bit
 (38 1)  (512 289)  (512 289)  LC_0 Logic Functioning bit
 (39 1)  (513 289)  (513 289)  LC_0 Logic Functioning bit
 (51 1)  (525 289)  (525 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (474 290)  (474 290)  routing T_9_18.glb_netwk_7 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 2)  (475 290)  (475 290)  routing T_9_18.glb_netwk_7 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (476 290)  (476 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (500 290)  (500 290)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (503 290)  (503 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 290)  (506 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (507 290)  (507 290)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (510 290)  (510 290)  LC_1 Logic Functioning bit
 (38 2)  (512 290)  (512 290)  LC_1 Logic Functioning bit
 (45 2)  (519 290)  (519 290)  LC_1 Logic Functioning bit
 (47 2)  (521 290)  (521 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (474 291)  (474 291)  routing T_9_18.glb_netwk_7 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (10 3)  (484 291)  (484 291)  routing T_9_18.sp4_h_l_45 <X> T_9_18.sp4_v_t_36
 (27 3)  (501 291)  (501 291)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 291)  (503 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (505 291)  (505 291)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (510 291)  (510 291)  LC_1 Logic Functioning bit
 (37 3)  (511 291)  (511 291)  LC_1 Logic Functioning bit
 (38 3)  (512 291)  (512 291)  LC_1 Logic Functioning bit
 (39 3)  (513 291)  (513 291)  LC_1 Logic Functioning bit
 (1 4)  (475 292)  (475 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (495 292)  (495 292)  routing T_9_18.bnr_op_3 <X> T_9_18.lc_trk_g1_3
 (22 4)  (496 292)  (496 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (501 292)  (501 292)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (502 292)  (502 292)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 292)  (503 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (505 292)  (505 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (506 292)  (506 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 292)  (507 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (508 292)  (508 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (510 292)  (510 292)  LC_2 Logic Functioning bit
 (37 4)  (511 292)  (511 292)  LC_2 Logic Functioning bit
 (38 4)  (512 292)  (512 292)  LC_2 Logic Functioning bit
 (39 4)  (513 292)  (513 292)  LC_2 Logic Functioning bit
 (41 4)  (515 292)  (515 292)  LC_2 Logic Functioning bit
 (43 4)  (517 292)  (517 292)  LC_2 Logic Functioning bit
 (45 4)  (519 292)  (519 292)  LC_2 Logic Functioning bit
 (46 4)  (520 292)  (520 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (474 293)  (474 293)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_7/cen
 (1 5)  (475 293)  (475 293)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_7/cen
 (15 5)  (489 293)  (489 293)  routing T_9_18.sp4_v_t_5 <X> T_9_18.lc_trk_g1_0
 (16 5)  (490 293)  (490 293)  routing T_9_18.sp4_v_t_5 <X> T_9_18.lc_trk_g1_0
 (17 5)  (491 293)  (491 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (495 293)  (495 293)  routing T_9_18.bnr_op_3 <X> T_9_18.lc_trk_g1_3
 (29 5)  (503 293)  (503 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 293)  (504 293)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (510 293)  (510 293)  LC_2 Logic Functioning bit
 (38 5)  (512 293)  (512 293)  LC_2 Logic Functioning bit
 (41 5)  (515 293)  (515 293)  LC_2 Logic Functioning bit
 (43 5)  (517 293)  (517 293)  LC_2 Logic Functioning bit
 (47 5)  (521 293)  (521 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (479 294)  (479 294)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_h_l_38
 (14 6)  (488 294)  (488 294)  routing T_9_18.bnr_op_4 <X> T_9_18.lc_trk_g1_4
 (26 6)  (500 294)  (500 294)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (503 294)  (503 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (35 6)  (509 294)  (509 294)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.input_2_3
 (36 6)  (510 294)  (510 294)  LC_3 Logic Functioning bit
 (38 6)  (512 294)  (512 294)  LC_3 Logic Functioning bit
 (39 6)  (513 294)  (513 294)  LC_3 Logic Functioning bit
 (40 6)  (514 294)  (514 294)  LC_3 Logic Functioning bit
 (41 6)  (515 294)  (515 294)  LC_3 Logic Functioning bit
 (43 6)  (517 294)  (517 294)  LC_3 Logic Functioning bit
 (45 6)  (519 294)  (519 294)  LC_3 Logic Functioning bit
 (4 7)  (478 295)  (478 295)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_h_l_38
 (6 7)  (480 295)  (480 295)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_h_l_38
 (14 7)  (488 295)  (488 295)  routing T_9_18.bnr_op_4 <X> T_9_18.lc_trk_g1_4
 (17 7)  (491 295)  (491 295)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (26 7)  (500 295)  (500 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (501 295)  (501 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (502 295)  (502 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 295)  (503 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (506 295)  (506 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (508 295)  (508 295)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.input_2_3
 (37 7)  (511 295)  (511 295)  LC_3 Logic Functioning bit
 (39 7)  (513 295)  (513 295)  LC_3 Logic Functioning bit
 (40 7)  (514 295)  (514 295)  LC_3 Logic Functioning bit
 (42 7)  (516 295)  (516 295)  LC_3 Logic Functioning bit
 (48 7)  (522 295)  (522 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (500 296)  (500 296)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 296)  (501 296)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 296)  (503 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (505 296)  (505 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 296)  (506 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (507 296)  (507 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (508 296)  (508 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (510 296)  (510 296)  LC_4 Logic Functioning bit
 (37 8)  (511 296)  (511 296)  LC_4 Logic Functioning bit
 (38 8)  (512 296)  (512 296)  LC_4 Logic Functioning bit
 (39 8)  (513 296)  (513 296)  LC_4 Logic Functioning bit
 (41 8)  (515 296)  (515 296)  LC_4 Logic Functioning bit
 (43 8)  (517 296)  (517 296)  LC_4 Logic Functioning bit
 (45 8)  (519 296)  (519 296)  LC_4 Logic Functioning bit
 (51 8)  (525 296)  (525 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (496 297)  (496 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (497 297)  (497 297)  routing T_9_18.sp12_v_t_9 <X> T_9_18.lc_trk_g2_2
 (28 9)  (502 297)  (502 297)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 297)  (503 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (511 297)  (511 297)  LC_4 Logic Functioning bit
 (39 9)  (513 297)  (513 297)  LC_4 Logic Functioning bit
 (40 9)  (514 297)  (514 297)  LC_4 Logic Functioning bit
 (42 9)  (516 297)  (516 297)  LC_4 Logic Functioning bit
 (51 9)  (525 297)  (525 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (9 10)  (483 298)  (483 298)  routing T_9_18.sp4_v_b_7 <X> T_9_18.sp4_h_l_42
 (14 10)  (488 298)  (488 298)  routing T_9_18.sp12_v_t_3 <X> T_9_18.lc_trk_g2_4
 (15 10)  (489 298)  (489 298)  routing T_9_18.sp12_v_t_2 <X> T_9_18.lc_trk_g2_5
 (17 10)  (491 298)  (491 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (492 298)  (492 298)  routing T_9_18.sp12_v_t_2 <X> T_9_18.lc_trk_g2_5
 (25 10)  (499 298)  (499 298)  routing T_9_18.sp12_v_b_6 <X> T_9_18.lc_trk_g2_6
 (26 10)  (500 298)  (500 298)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (503 298)  (503 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (505 298)  (505 298)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 298)  (506 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (507 298)  (507 298)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (510 298)  (510 298)  LC_5 Logic Functioning bit
 (37 10)  (511 298)  (511 298)  LC_5 Logic Functioning bit
 (38 10)  (512 298)  (512 298)  LC_5 Logic Functioning bit
 (39 10)  (513 298)  (513 298)  LC_5 Logic Functioning bit
 (45 10)  (519 298)  (519 298)  LC_5 Logic Functioning bit
 (51 10)  (525 298)  (525 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (488 299)  (488 299)  routing T_9_18.sp12_v_t_3 <X> T_9_18.lc_trk_g2_4
 (15 11)  (489 299)  (489 299)  routing T_9_18.sp12_v_t_3 <X> T_9_18.lc_trk_g2_4
 (17 11)  (491 299)  (491 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (18 11)  (492 299)  (492 299)  routing T_9_18.sp12_v_t_2 <X> T_9_18.lc_trk_g2_5
 (22 11)  (496 299)  (496 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (498 299)  (498 299)  routing T_9_18.sp12_v_b_6 <X> T_9_18.lc_trk_g2_6
 (25 11)  (499 299)  (499 299)  routing T_9_18.sp12_v_b_6 <X> T_9_18.lc_trk_g2_6
 (27 11)  (501 299)  (501 299)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (502 299)  (502 299)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 299)  (503 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (505 299)  (505 299)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (510 299)  (510 299)  LC_5 Logic Functioning bit
 (37 11)  (511 299)  (511 299)  LC_5 Logic Functioning bit
 (38 11)  (512 299)  (512 299)  LC_5 Logic Functioning bit
 (39 11)  (513 299)  (513 299)  LC_5 Logic Functioning bit
 (40 11)  (514 299)  (514 299)  LC_5 Logic Functioning bit
 (42 11)  (516 299)  (516 299)  LC_5 Logic Functioning bit
 (51 11)  (525 299)  (525 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 12)  (499 300)  (499 300)  routing T_9_18.sp12_v_t_1 <X> T_9_18.lc_trk_g3_2
 (27 12)  (501 300)  (501 300)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 300)  (503 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 300)  (504 300)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 300)  (506 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 300)  (507 300)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 300)  (508 300)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (510 300)  (510 300)  LC_6 Logic Functioning bit
 (38 12)  (512 300)  (512 300)  LC_6 Logic Functioning bit
 (45 12)  (519 300)  (519 300)  LC_6 Logic Functioning bit
 (48 12)  (522 300)  (522 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (16 13)  (490 301)  (490 301)  routing T_9_18.sp12_v_b_8 <X> T_9_18.lc_trk_g3_0
 (17 13)  (491 301)  (491 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (496 301)  (496 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (498 301)  (498 301)  routing T_9_18.sp12_v_t_1 <X> T_9_18.lc_trk_g3_2
 (25 13)  (499 301)  (499 301)  routing T_9_18.sp12_v_t_1 <X> T_9_18.lc_trk_g3_2
 (29 13)  (503 301)  (503 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (510 301)  (510 301)  LC_6 Logic Functioning bit
 (37 13)  (511 301)  (511 301)  LC_6 Logic Functioning bit
 (38 13)  (512 301)  (512 301)  LC_6 Logic Functioning bit
 (39 13)  (513 301)  (513 301)  LC_6 Logic Functioning bit
 (51 13)  (525 301)  (525 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (475 302)  (475 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (12 14)  (486 302)  (486 302)  routing T_9_18.sp4_v_t_40 <X> T_9_18.sp4_h_l_46
 (17 14)  (491 302)  (491 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (500 302)  (500 302)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (503 302)  (503 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (505 302)  (505 302)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 302)  (506 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (507 302)  (507 302)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (508 302)  (508 302)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (510 302)  (510 302)  LC_7 Logic Functioning bit
 (38 14)  (512 302)  (512 302)  LC_7 Logic Functioning bit
 (45 14)  (519 302)  (519 302)  LC_7 Logic Functioning bit
 (11 15)  (485 303)  (485 303)  routing T_9_18.sp4_v_t_40 <X> T_9_18.sp4_h_l_46
 (13 15)  (487 303)  (487 303)  routing T_9_18.sp4_v_t_40 <X> T_9_18.sp4_h_l_46
 (17 15)  (491 303)  (491 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (492 303)  (492 303)  routing T_9_18.sp4_r_v_b_45 <X> T_9_18.lc_trk_g3_5
 (22 15)  (496 303)  (496 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (497 303)  (497 303)  routing T_9_18.sp12_v_b_14 <X> T_9_18.lc_trk_g3_6
 (27 15)  (501 303)  (501 303)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 303)  (503 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (510 303)  (510 303)  LC_7 Logic Functioning bit
 (37 15)  (511 303)  (511 303)  LC_7 Logic Functioning bit
 (38 15)  (512 303)  (512 303)  LC_7 Logic Functioning bit
 (39 15)  (513 303)  (513 303)  LC_7 Logic Functioning bit
 (51 15)  (525 303)  (525 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_18

 (14 0)  (542 288)  (542 288)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g0_0
 (26 0)  (554 288)  (554 288)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (555 288)  (555 288)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 288)  (557 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (560 288)  (560 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 288)  (561 288)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (562 288)  (562 288)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (564 288)  (564 288)  LC_0 Logic Functioning bit
 (37 0)  (565 288)  (565 288)  LC_0 Logic Functioning bit
 (38 0)  (566 288)  (566 288)  LC_0 Logic Functioning bit
 (42 0)  (570 288)  (570 288)  LC_0 Logic Functioning bit
 (45 0)  (573 288)  (573 288)  LC_0 Logic Functioning bit
 (17 1)  (545 289)  (545 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (554 289)  (554 289)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 289)  (557 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (558 289)  (558 289)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (560 289)  (560 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (565 289)  (565 289)  LC_0 Logic Functioning bit
 (42 1)  (570 289)  (570 289)  LC_0 Logic Functioning bit
 (47 1)  (575 289)  (575 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (579 289)  (579 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (528 290)  (528 290)  routing T_10_18.glb_netwk_7 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (529 290)  (529 290)  routing T_10_18.glb_netwk_7 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (530 290)  (530 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (533 290)  (533 290)  routing T_10_18.sp4_v_b_0 <X> T_10_18.sp4_h_l_37
 (12 2)  (540 290)  (540 290)  routing T_10_18.sp4_v_b_2 <X> T_10_18.sp4_h_l_39
 (0 3)  (528 291)  (528 291)  routing T_10_18.glb_netwk_7 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (22 3)  (550 291)  (550 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (552 291)  (552 291)  routing T_10_18.bot_op_6 <X> T_10_18.lc_trk_g0_6
 (22 5)  (550 293)  (550 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (552 293)  (552 293)  routing T_10_18.bot_op_2 <X> T_10_18.lc_trk_g1_2
 (17 10)  (545 298)  (545 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (546 298)  (546 298)  routing T_10_18.wire_logic_cluster/lc_5/out <X> T_10_18.lc_trk_g2_5
 (25 10)  (553 298)  (553 298)  routing T_10_18.sp4_v_b_30 <X> T_10_18.lc_trk_g2_6
 (29 10)  (557 298)  (557 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 298)  (558 298)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (559 298)  (559 298)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 298)  (560 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (561 298)  (561 298)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (563 298)  (563 298)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.input_2_5
 (36 10)  (564 298)  (564 298)  LC_5 Logic Functioning bit
 (37 10)  (565 298)  (565 298)  LC_5 Logic Functioning bit
 (38 10)  (566 298)  (566 298)  LC_5 Logic Functioning bit
 (42 10)  (570 298)  (570 298)  LC_5 Logic Functioning bit
 (45 10)  (573 298)  (573 298)  LC_5 Logic Functioning bit
 (48 10)  (576 298)  (576 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (22 11)  (550 299)  (550 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (551 299)  (551 299)  routing T_10_18.sp4_v_b_30 <X> T_10_18.lc_trk_g2_6
 (26 11)  (554 299)  (554 299)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (555 299)  (555 299)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 299)  (557 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (558 299)  (558 299)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (559 299)  (559 299)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (560 299)  (560 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (561 299)  (561 299)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.input_2_5
 (36 11)  (564 299)  (564 299)  LC_5 Logic Functioning bit
 (43 11)  (571 299)  (571 299)  LC_5 Logic Functioning bit
 (14 12)  (542 300)  (542 300)  routing T_10_18.sp4_v_b_24 <X> T_10_18.lc_trk_g3_0
 (16 13)  (544 301)  (544 301)  routing T_10_18.sp4_v_b_24 <X> T_10_18.lc_trk_g3_0
 (17 13)  (545 301)  (545 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (1 14)  (529 302)  (529 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_13_18

 (0 2)  (694 290)  (694 290)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (695 290)  (695 290)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (696 290)  (696 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 291)  (694 291)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (0 4)  (694 292)  (694 292)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (1 4)  (695 292)  (695 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (716 292)  (716 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (718 292)  (718 292)  routing T_13_18.bot_op_3 <X> T_13_18.lc_trk_g1_3
 (1 5)  (695 293)  (695 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (27 6)  (721 294)  (721 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (722 294)  (722 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 294)  (723 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 294)  (726 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (728 294)  (728 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 294)  (730 294)  LC_3 Logic Functioning bit
 (37 6)  (731 294)  (731 294)  LC_3 Logic Functioning bit
 (38 6)  (732 294)  (732 294)  LC_3 Logic Functioning bit
 (39 6)  (733 294)  (733 294)  LC_3 Logic Functioning bit
 (41 6)  (735 294)  (735 294)  LC_3 Logic Functioning bit
 (43 6)  (737 294)  (737 294)  LC_3 Logic Functioning bit
 (45 6)  (739 294)  (739 294)  LC_3 Logic Functioning bit
 (27 7)  (721 295)  (721 295)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (722 295)  (722 295)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 295)  (723 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 295)  (724 295)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (725 295)  (725 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (41 7)  (735 295)  (735 295)  LC_3 Logic Functioning bit
 (43 7)  (737 295)  (737 295)  LC_3 Logic Functioning bit
 (51 7)  (745 295)  (745 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 9)  (716 297)  (716 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (719 297)  (719 297)  routing T_13_18.sp4_r_v_b_34 <X> T_13_18.lc_trk_g2_2
 (21 12)  (715 300)  (715 300)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g3_3
 (22 12)  (716 300)  (716 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (15 13)  (709 301)  (709 301)  routing T_13_18.sp4_v_t_29 <X> T_13_18.lc_trk_g3_0
 (16 13)  (710 301)  (710 301)  routing T_13_18.sp4_v_t_29 <X> T_13_18.lc_trk_g3_0
 (17 13)  (711 301)  (711 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_1_17

 (28 0)  (82 272)  (82 272)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 272)  (83 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 272)  (84 272)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (44 0)  (98 272)  (98 272)  LC_0 Logic Functioning bit
 (32 1)  (86 273)  (86 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (87 273)  (87 273)  routing T_1_17.lc_trk_g2_0 <X> T_1_17.input_2_0
 (32 2)  (86 274)  (86 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (89 274)  (89 274)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.input_2_1
 (36 2)  (90 274)  (90 274)  LC_1 Logic Functioning bit
 (39 2)  (93 274)  (93 274)  LC_1 Logic Functioning bit
 (41 2)  (95 274)  (95 274)  LC_1 Logic Functioning bit
 (42 2)  (96 274)  (96 274)  LC_1 Logic Functioning bit
 (44 2)  (98 274)  (98 274)  LC_1 Logic Functioning bit
 (32 3)  (86 275)  (86 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (87 275)  (87 275)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.input_2_1
 (34 3)  (88 275)  (88 275)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.input_2_1
 (37 3)  (91 275)  (91 275)  LC_1 Logic Functioning bit
 (38 3)  (92 275)  (92 275)  LC_1 Logic Functioning bit
 (40 3)  (94 275)  (94 275)  LC_1 Logic Functioning bit
 (43 3)  (97 275)  (97 275)  LC_1 Logic Functioning bit
 (11 4)  (65 276)  (65 276)  routing T_1_17.sp4_h_r_0 <X> T_1_17.sp4_v_b_5
 (28 4)  (82 276)  (82 276)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 276)  (83 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 276)  (84 276)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 276)  (86 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (89 276)  (89 276)  routing T_1_17.lc_trk_g2_4 <X> T_1_17.input_2_2
 (36 4)  (90 276)  (90 276)  LC_2 Logic Functioning bit
 (39 4)  (93 276)  (93 276)  LC_2 Logic Functioning bit
 (41 4)  (95 276)  (95 276)  LC_2 Logic Functioning bit
 (42 4)  (96 276)  (96 276)  LC_2 Logic Functioning bit
 (44 4)  (98 276)  (98 276)  LC_2 Logic Functioning bit
 (30 5)  (84 277)  (84 277)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (86 277)  (86 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (87 277)  (87 277)  routing T_1_17.lc_trk_g2_4 <X> T_1_17.input_2_2
 (36 5)  (90 277)  (90 277)  LC_2 Logic Functioning bit
 (39 5)  (93 277)  (93 277)  LC_2 Logic Functioning bit
 (41 5)  (95 277)  (95 277)  LC_2 Logic Functioning bit
 (42 5)  (96 277)  (96 277)  LC_2 Logic Functioning bit
 (27 6)  (81 278)  (81 278)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (82 278)  (82 278)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 278)  (83 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 278)  (84 278)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (86 278)  (86 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 278)  (90 278)  LC_3 Logic Functioning bit
 (37 6)  (91 278)  (91 278)  LC_3 Logic Functioning bit
 (38 6)  (92 278)  (92 278)  LC_3 Logic Functioning bit
 (39 6)  (93 278)  (93 278)  LC_3 Logic Functioning bit
 (44 6)  (98 278)  (98 278)  LC_3 Logic Functioning bit
 (30 7)  (84 279)  (84 279)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (94 279)  (94 279)  LC_3 Logic Functioning bit
 (41 7)  (95 279)  (95 279)  LC_3 Logic Functioning bit
 (42 7)  (96 279)  (96 279)  LC_3 Logic Functioning bit
 (43 7)  (97 279)  (97 279)  LC_3 Logic Functioning bit
 (14 8)  (68 280)  (68 280)  routing T_1_17.sp4_h_l_21 <X> T_1_17.lc_trk_g2_0
 (22 8)  (76 280)  (76 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (78 280)  (78 280)  routing T_1_17.tnr_op_3 <X> T_1_17.lc_trk_g2_3
 (28 8)  (82 280)  (82 280)  routing T_1_17.lc_trk_g2_3 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 280)  (83 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (86 280)  (86 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 280)  (90 280)  LC_4 Logic Functioning bit
 (37 8)  (91 280)  (91 280)  LC_4 Logic Functioning bit
 (38 8)  (92 280)  (92 280)  LC_4 Logic Functioning bit
 (39 8)  (93 280)  (93 280)  LC_4 Logic Functioning bit
 (44 8)  (98 280)  (98 280)  LC_4 Logic Functioning bit
 (15 9)  (69 281)  (69 281)  routing T_1_17.sp4_h_l_21 <X> T_1_17.lc_trk_g2_0
 (16 9)  (70 281)  (70 281)  routing T_1_17.sp4_h_l_21 <X> T_1_17.lc_trk_g2_0
 (17 9)  (71 281)  (71 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (30 9)  (84 281)  (84 281)  routing T_1_17.lc_trk_g2_3 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (40 9)  (94 281)  (94 281)  LC_4 Logic Functioning bit
 (41 9)  (95 281)  (95 281)  LC_4 Logic Functioning bit
 (42 9)  (96 281)  (96 281)  LC_4 Logic Functioning bit
 (43 9)  (97 281)  (97 281)  LC_4 Logic Functioning bit
 (14 10)  (68 282)  (68 282)  routing T_1_17.rgt_op_4 <X> T_1_17.lc_trk_g2_4
 (17 10)  (71 282)  (71 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (76 282)  (76 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (28 10)  (82 282)  (82 282)  routing T_1_17.lc_trk_g2_6 <X> T_1_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 282)  (83 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 282)  (84 282)  routing T_1_17.lc_trk_g2_6 <X> T_1_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 282)  (86 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 282)  (90 282)  LC_5 Logic Functioning bit
 (37 10)  (91 282)  (91 282)  LC_5 Logic Functioning bit
 (38 10)  (92 282)  (92 282)  LC_5 Logic Functioning bit
 (39 10)  (93 282)  (93 282)  LC_5 Logic Functioning bit
 (44 10)  (98 282)  (98 282)  LC_5 Logic Functioning bit
 (15 11)  (69 283)  (69 283)  routing T_1_17.rgt_op_4 <X> T_1_17.lc_trk_g2_4
 (17 11)  (71 283)  (71 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (72 283)  (72 283)  routing T_1_17.sp4_r_v_b_37 <X> T_1_17.lc_trk_g2_5
 (21 11)  (75 283)  (75 283)  routing T_1_17.sp4_r_v_b_39 <X> T_1_17.lc_trk_g2_7
 (22 11)  (76 283)  (76 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (78 283)  (78 283)  routing T_1_17.tnr_op_6 <X> T_1_17.lc_trk_g2_6
 (30 11)  (84 283)  (84 283)  routing T_1_17.lc_trk_g2_6 <X> T_1_17.wire_logic_cluster/lc_5/in_1
 (40 11)  (94 283)  (94 283)  LC_5 Logic Functioning bit
 (41 11)  (95 283)  (95 283)  LC_5 Logic Functioning bit
 (42 11)  (96 283)  (96 283)  LC_5 Logic Functioning bit
 (43 11)  (97 283)  (97 283)  LC_5 Logic Functioning bit
 (15 12)  (69 284)  (69 284)  routing T_1_17.tnr_op_1 <X> T_1_17.lc_trk_g3_1
 (17 12)  (71 284)  (71 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (27 12)  (81 284)  (81 284)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (82 284)  (82 284)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 284)  (83 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 284)  (86 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 284)  (90 284)  LC_6 Logic Functioning bit
 (37 12)  (91 284)  (91 284)  LC_6 Logic Functioning bit
 (38 12)  (92 284)  (92 284)  LC_6 Logic Functioning bit
 (39 12)  (93 284)  (93 284)  LC_6 Logic Functioning bit
 (44 12)  (98 284)  (98 284)  LC_6 Logic Functioning bit
 (22 13)  (76 285)  (76 285)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (78 285)  (78 285)  routing T_1_17.tnr_op_2 <X> T_1_17.lc_trk_g3_2
 (30 13)  (84 285)  (84 285)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (94 285)  (94 285)  LC_6 Logic Functioning bit
 (41 13)  (95 285)  (95 285)  LC_6 Logic Functioning bit
 (42 13)  (96 285)  (96 285)  LC_6 Logic Functioning bit
 (43 13)  (97 285)  (97 285)  LC_6 Logic Functioning bit
 (22 14)  (76 286)  (76 286)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (78 286)  (78 286)  routing T_1_17.tnr_op_7 <X> T_1_17.lc_trk_g3_7
 (27 14)  (81 286)  (81 286)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 286)  (82 286)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 286)  (83 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (86 286)  (86 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 286)  (90 286)  LC_7 Logic Functioning bit
 (37 14)  (91 286)  (91 286)  LC_7 Logic Functioning bit
 (38 14)  (92 286)  (92 286)  LC_7 Logic Functioning bit
 (39 14)  (93 286)  (93 286)  LC_7 Logic Functioning bit
 (44 14)  (98 286)  (98 286)  LC_7 Logic Functioning bit
 (15 15)  (69 287)  (69 287)  routing T_1_17.tnr_op_4 <X> T_1_17.lc_trk_g3_4
 (17 15)  (71 287)  (71 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (40 15)  (94 287)  (94 287)  LC_7 Logic Functioning bit
 (41 15)  (95 287)  (95 287)  LC_7 Logic Functioning bit
 (42 15)  (96 287)  (96 287)  LC_7 Logic Functioning bit
 (43 15)  (97 287)  (97 287)  LC_7 Logic Functioning bit


LogicTile_2_17

 (15 0)  (123 272)  (123 272)  routing T_2_17.bot_op_1 <X> T_2_17.lc_trk_g0_1
 (17 0)  (125 272)  (125 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (129 272)  (129 272)  routing T_2_17.sp4_h_r_19 <X> T_2_17.lc_trk_g0_3
 (22 0)  (130 272)  (130 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (131 272)  (131 272)  routing T_2_17.sp4_h_r_19 <X> T_2_17.lc_trk_g0_3
 (24 0)  (132 272)  (132 272)  routing T_2_17.sp4_h_r_19 <X> T_2_17.lc_trk_g0_3
 (21 1)  (129 273)  (129 273)  routing T_2_17.sp4_h_r_19 <X> T_2_17.lc_trk_g0_3
 (28 2)  (136 274)  (136 274)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 274)  (137 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 274)  (138 274)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 274)  (140 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 274)  (141 274)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (52 2)  (160 274)  (160 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (134 275)  (134 275)  routing T_2_17.lc_trk_g0_3 <X> T_2_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 275)  (137 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (138 275)  (138 275)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (139 275)  (139 275)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (40 3)  (148 275)  (148 275)  LC_1 Logic Functioning bit
 (42 3)  (150 275)  (150 275)  LC_1 Logic Functioning bit
 (47 3)  (155 275)  (155 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (159 275)  (159 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (29 4)  (137 276)  (137 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (139 276)  (139 276)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 276)  (140 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 276)  (141 276)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 276)  (142 276)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (41 4)  (149 276)  (149 276)  LC_2 Logic Functioning bit
 (43 4)  (151 276)  (151 276)  LC_2 Logic Functioning bit
 (26 5)  (134 277)  (134 277)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (135 277)  (135 277)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (136 277)  (136 277)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 277)  (137 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (139 277)  (139 277)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (144 277)  (144 277)  LC_2 Logic Functioning bit
 (37 5)  (145 277)  (145 277)  LC_2 Logic Functioning bit
 (38 5)  (146 277)  (146 277)  LC_2 Logic Functioning bit
 (39 5)  (147 277)  (147 277)  LC_2 Logic Functioning bit
 (41 5)  (149 277)  (149 277)  LC_2 Logic Functioning bit
 (43 5)  (151 277)  (151 277)  LC_2 Logic Functioning bit
 (28 6)  (136 278)  (136 278)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 278)  (137 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 278)  (138 278)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 278)  (140 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 278)  (141 278)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (145 278)  (145 278)  LC_3 Logic Functioning bit
 (39 6)  (147 278)  (147 278)  LC_3 Logic Functioning bit
 (46 6)  (154 278)  (154 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (138 279)  (138 279)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 279)  (139 279)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (145 279)  (145 279)  LC_3 Logic Functioning bit
 (39 7)  (147 279)  (147 279)  LC_3 Logic Functioning bit
 (53 7)  (161 279)  (161 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (123 280)  (123 280)  routing T_2_17.tnr_op_1 <X> T_2_17.lc_trk_g2_1
 (17 8)  (125 280)  (125 280)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (31 8)  (139 280)  (139 280)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 280)  (140 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 280)  (141 280)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 280)  (144 280)  LC_4 Logic Functioning bit
 (37 8)  (145 280)  (145 280)  LC_4 Logic Functioning bit
 (50 8)  (158 280)  (158 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (130 281)  (130 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (132 281)  (132 281)  routing T_2_17.tnr_op_2 <X> T_2_17.lc_trk_g2_2
 (36 9)  (144 281)  (144 281)  LC_4 Logic Functioning bit
 (37 9)  (145 281)  (145 281)  LC_4 Logic Functioning bit
 (15 10)  (123 282)  (123 282)  routing T_2_17.sp4_h_l_24 <X> T_2_17.lc_trk_g2_5
 (16 10)  (124 282)  (124 282)  routing T_2_17.sp4_h_l_24 <X> T_2_17.lc_trk_g2_5
 (17 10)  (125 282)  (125 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (126 282)  (126 282)  routing T_2_17.sp4_h_l_24 <X> T_2_17.lc_trk_g2_5
 (22 11)  (130 283)  (130 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (132 283)  (132 283)  routing T_2_17.tnr_op_6 <X> T_2_17.lc_trk_g2_6
 (21 12)  (129 284)  (129 284)  routing T_2_17.rgt_op_3 <X> T_2_17.lc_trk_g3_3
 (22 12)  (130 284)  (130 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (132 284)  (132 284)  routing T_2_17.rgt_op_3 <X> T_2_17.lc_trk_g3_3
 (27 12)  (135 284)  (135 284)  routing T_2_17.lc_trk_g3_0 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (136 284)  (136 284)  routing T_2_17.lc_trk_g3_0 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 284)  (137 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 284)  (140 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 284)  (141 284)  routing T_2_17.lc_trk_g2_1 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (145 284)  (145 284)  LC_6 Logic Functioning bit
 (39 12)  (147 284)  (147 284)  LC_6 Logic Functioning bit
 (15 13)  (123 285)  (123 285)  routing T_2_17.tnr_op_0 <X> T_2_17.lc_trk_g3_0
 (17 13)  (125 285)  (125 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (37 13)  (145 285)  (145 285)  LC_6 Logic Functioning bit
 (39 13)  (147 285)  (147 285)  LC_6 Logic Functioning bit
 (46 13)  (154 285)  (154 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (25 14)  (133 286)  (133 286)  routing T_2_17.wire_logic_cluster/lc_6/out <X> T_2_17.lc_trk_g3_6
 (32 14)  (140 286)  (140 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 286)  (141 286)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 286)  (142 286)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 286)  (144 286)  LC_7 Logic Functioning bit
 (37 14)  (145 286)  (145 286)  LC_7 Logic Functioning bit
 (50 14)  (158 286)  (158 286)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (130 287)  (130 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (139 287)  (139 287)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (144 287)  (144 287)  LC_7 Logic Functioning bit
 (37 15)  (145 287)  (145 287)  LC_7 Logic Functioning bit
 (48 15)  (156 287)  (156 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_17

 (14 0)  (176 272)  (176 272)  routing T_3_17.wire_logic_cluster/lc_0/out <X> T_3_17.lc_trk_g0_0
 (22 0)  (184 272)  (184 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (187 272)  (187 272)  routing T_3_17.wire_logic_cluster/lc_2/out <X> T_3_17.lc_trk_g0_2
 (27 0)  (189 272)  (189 272)  routing T_3_17.lc_trk_g1_2 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 272)  (191 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (193 272)  (193 272)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 272)  (194 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 272)  (195 272)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (202 272)  (202 272)  LC_0 Logic Functioning bit
 (41 0)  (203 272)  (203 272)  LC_0 Logic Functioning bit
 (42 0)  (204 272)  (204 272)  LC_0 Logic Functioning bit
 (43 0)  (205 272)  (205 272)  LC_0 Logic Functioning bit
 (44 0)  (206 272)  (206 272)  LC_0 Logic Functioning bit
 (17 1)  (179 273)  (179 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (183 273)  (183 273)  routing T_3_17.sp4_r_v_b_32 <X> T_3_17.lc_trk_g0_3
 (22 1)  (184 273)  (184 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (192 273)  (192 273)  routing T_3_17.lc_trk_g1_2 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (193 273)  (193 273)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 273)  (194 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (202 273)  (202 273)  LC_0 Logic Functioning bit
 (41 1)  (203 273)  (203 273)  LC_0 Logic Functioning bit
 (42 1)  (204 273)  (204 273)  LC_0 Logic Functioning bit
 (43 1)  (205 273)  (205 273)  LC_0 Logic Functioning bit
 (49 1)  (211 273)  (211 273)  Carry_In_Mux bit 

 (5 2)  (167 274)  (167 274)  routing T_3_17.sp4_v_t_43 <X> T_3_17.sp4_h_l_37
 (27 2)  (189 274)  (189 274)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 274)  (191 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 274)  (192 274)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 274)  (193 274)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 274)  (194 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 274)  (195 274)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 274)  (196 274)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (202 274)  (202 274)  LC_1 Logic Functioning bit
 (41 2)  (203 274)  (203 274)  LC_1 Logic Functioning bit
 (42 2)  (204 274)  (204 274)  LC_1 Logic Functioning bit
 (43 2)  (205 274)  (205 274)  LC_1 Logic Functioning bit
 (44 2)  (206 274)  (206 274)  LC_1 Logic Functioning bit
 (4 3)  (166 275)  (166 275)  routing T_3_17.sp4_v_t_43 <X> T_3_17.sp4_h_l_37
 (6 3)  (168 275)  (168 275)  routing T_3_17.sp4_v_t_43 <X> T_3_17.sp4_h_l_37
 (22 3)  (184 275)  (184 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (186 275)  (186 275)  routing T_3_17.top_op_6 <X> T_3_17.lc_trk_g0_6
 (25 3)  (187 275)  (187 275)  routing T_3_17.top_op_6 <X> T_3_17.lc_trk_g0_6
 (30 3)  (192 275)  (192 275)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (194 275)  (194 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (195 275)  (195 275)  routing T_3_17.lc_trk_g2_1 <X> T_3_17.input_2_1
 (40 3)  (202 275)  (202 275)  LC_1 Logic Functioning bit
 (41 3)  (203 275)  (203 275)  LC_1 Logic Functioning bit
 (42 3)  (204 275)  (204 275)  LC_1 Logic Functioning bit
 (43 3)  (205 275)  (205 275)  LC_1 Logic Functioning bit
 (15 4)  (177 276)  (177 276)  routing T_3_17.top_op_1 <X> T_3_17.lc_trk_g1_1
 (17 4)  (179 276)  (179 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (184 276)  (184 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (187 276)  (187 276)  routing T_3_17.bnr_op_2 <X> T_3_17.lc_trk_g1_2
 (27 4)  (189 276)  (189 276)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 276)  (191 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 276)  (192 276)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 276)  (194 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 276)  (195 276)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (202 276)  (202 276)  LC_2 Logic Functioning bit
 (41 4)  (203 276)  (203 276)  LC_2 Logic Functioning bit
 (42 4)  (204 276)  (204 276)  LC_2 Logic Functioning bit
 (43 4)  (205 276)  (205 276)  LC_2 Logic Functioning bit
 (44 4)  (206 276)  (206 276)  LC_2 Logic Functioning bit
 (14 5)  (176 277)  (176 277)  routing T_3_17.top_op_0 <X> T_3_17.lc_trk_g1_0
 (15 5)  (177 277)  (177 277)  routing T_3_17.top_op_0 <X> T_3_17.lc_trk_g1_0
 (17 5)  (179 277)  (179 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (180 277)  (180 277)  routing T_3_17.top_op_1 <X> T_3_17.lc_trk_g1_1
 (22 5)  (184 277)  (184 277)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (187 277)  (187 277)  routing T_3_17.bnr_op_2 <X> T_3_17.lc_trk_g1_2
 (31 5)  (193 277)  (193 277)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 277)  (194 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (197 277)  (197 277)  routing T_3_17.lc_trk_g0_2 <X> T_3_17.input_2_2
 (40 5)  (202 277)  (202 277)  LC_2 Logic Functioning bit
 (41 5)  (203 277)  (203 277)  LC_2 Logic Functioning bit
 (42 5)  (204 277)  (204 277)  LC_2 Logic Functioning bit
 (43 5)  (205 277)  (205 277)  LC_2 Logic Functioning bit
 (14 6)  (176 278)  (176 278)  routing T_3_17.bnr_op_4 <X> T_3_17.lc_trk_g1_4
 (21 6)  (183 278)  (183 278)  routing T_3_17.sp4_v_b_15 <X> T_3_17.lc_trk_g1_7
 (22 6)  (184 278)  (184 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (185 278)  (185 278)  routing T_3_17.sp4_v_b_15 <X> T_3_17.lc_trk_g1_7
 (25 6)  (187 278)  (187 278)  routing T_3_17.lft_op_6 <X> T_3_17.lc_trk_g1_6
 (32 6)  (194 278)  (194 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 278)  (198 278)  LC_3 Logic Functioning bit
 (37 6)  (199 278)  (199 278)  LC_3 Logic Functioning bit
 (38 6)  (200 278)  (200 278)  LC_3 Logic Functioning bit
 (39 6)  (201 278)  (201 278)  LC_3 Logic Functioning bit
 (14 7)  (176 279)  (176 279)  routing T_3_17.bnr_op_4 <X> T_3_17.lc_trk_g1_4
 (17 7)  (179 279)  (179 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (183 279)  (183 279)  routing T_3_17.sp4_v_b_15 <X> T_3_17.lc_trk_g1_7
 (22 7)  (184 279)  (184 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (186 279)  (186 279)  routing T_3_17.lft_op_6 <X> T_3_17.lc_trk_g1_6
 (36 7)  (198 279)  (198 279)  LC_3 Logic Functioning bit
 (37 7)  (199 279)  (199 279)  LC_3 Logic Functioning bit
 (38 7)  (200 279)  (200 279)  LC_3 Logic Functioning bit
 (39 7)  (201 279)  (201 279)  LC_3 Logic Functioning bit
 (5 8)  (167 280)  (167 280)  routing T_3_17.sp4_v_t_43 <X> T_3_17.sp4_h_r_6
 (17 8)  (179 280)  (179 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 280)  (180 280)  routing T_3_17.wire_logic_cluster/lc_1/out <X> T_3_17.lc_trk_g2_1
 (21 8)  (183 280)  (183 280)  routing T_3_17.bnl_op_3 <X> T_3_17.lc_trk_g2_3
 (22 8)  (184 280)  (184 280)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (31 8)  (193 280)  (193 280)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 280)  (194 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (196 280)  (196 280)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (198 280)  (198 280)  LC_4 Logic Functioning bit
 (37 8)  (199 280)  (199 280)  LC_4 Logic Functioning bit
 (46 8)  (208 280)  (208 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (212 280)  (212 280)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (183 281)  (183 281)  routing T_3_17.bnl_op_3 <X> T_3_17.lc_trk_g2_3
 (31 9)  (193 281)  (193 281)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (198 281)  (198 281)  LC_4 Logic Functioning bit
 (37 9)  (199 281)  (199 281)  LC_4 Logic Functioning bit
 (12 10)  (174 282)  (174 282)  routing T_3_17.sp4_v_t_45 <X> T_3_17.sp4_h_l_45
 (21 10)  (183 282)  (183 282)  routing T_3_17.bnl_op_7 <X> T_3_17.lc_trk_g2_7
 (22 10)  (184 282)  (184 282)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (189 282)  (189 282)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 282)  (191 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (194 282)  (194 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 282)  (196 282)  routing T_3_17.lc_trk_g1_1 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (203 282)  (203 282)  LC_5 Logic Functioning bit
 (43 10)  (205 282)  (205 282)  LC_5 Logic Functioning bit
 (46 10)  (208 282)  (208 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (173 283)  (173 283)  routing T_3_17.sp4_v_t_45 <X> T_3_17.sp4_h_l_45
 (21 11)  (183 283)  (183 283)  routing T_3_17.bnl_op_7 <X> T_3_17.lc_trk_g2_7
 (27 11)  (189 283)  (189 283)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 283)  (191 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 283)  (192 283)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_5/in_1
 (26 12)  (188 284)  (188 284)  routing T_3_17.lc_trk_g0_6 <X> T_3_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (189 284)  (189 284)  routing T_3_17.lc_trk_g3_6 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 284)  (190 284)  routing T_3_17.lc_trk_g3_6 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 284)  (191 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 284)  (192 284)  routing T_3_17.lc_trk_g3_6 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 284)  (194 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (41 12)  (203 284)  (203 284)  LC_6 Logic Functioning bit
 (43 12)  (205 284)  (205 284)  LC_6 Logic Functioning bit
 (26 13)  (188 285)  (188 285)  routing T_3_17.lc_trk_g0_6 <X> T_3_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 285)  (191 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (192 285)  (192 285)  routing T_3_17.lc_trk_g3_6 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (193 285)  (193 285)  routing T_3_17.lc_trk_g0_3 <X> T_3_17.wire_logic_cluster/lc_6/in_3
 (46 13)  (208 285)  (208 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (17 14)  (179 286)  (179 286)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (180 286)  (180 286)  routing T_3_17.bnl_op_5 <X> T_3_17.lc_trk_g3_5
 (27 14)  (189 286)  (189 286)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 286)  (191 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 286)  (194 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (196 286)  (196 286)  routing T_3_17.lc_trk_g1_1 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (18 15)  (180 287)  (180 287)  routing T_3_17.bnl_op_5 <X> T_3_17.lc_trk_g3_5
 (22 15)  (184 287)  (184 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (185 287)  (185 287)  routing T_3_17.sp4_h_r_30 <X> T_3_17.lc_trk_g3_6
 (24 15)  (186 287)  (186 287)  routing T_3_17.sp4_h_r_30 <X> T_3_17.lc_trk_g3_6
 (25 15)  (187 287)  (187 287)  routing T_3_17.sp4_h_r_30 <X> T_3_17.lc_trk_g3_6
 (27 15)  (189 287)  (189 287)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 287)  (191 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (192 287)  (192 287)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_7/in_1
 (41 15)  (203 287)  (203 287)  LC_7 Logic Functioning bit
 (43 15)  (205 287)  (205 287)  LC_7 Logic Functioning bit
 (53 15)  (215 287)  (215 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_17

 (15 0)  (231 272)  (231 272)  routing T_4_17.sp4_h_r_9 <X> T_4_17.lc_trk_g0_1
 (16 0)  (232 272)  (232 272)  routing T_4_17.sp4_h_r_9 <X> T_4_17.lc_trk_g0_1
 (17 0)  (233 272)  (233 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (234 272)  (234 272)  routing T_4_17.sp4_h_r_9 <X> T_4_17.lc_trk_g0_1
 (21 0)  (237 272)  (237 272)  routing T_4_17.sp4_h_r_19 <X> T_4_17.lc_trk_g0_3
 (22 0)  (238 272)  (238 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (239 272)  (239 272)  routing T_4_17.sp4_h_r_19 <X> T_4_17.lc_trk_g0_3
 (24 0)  (240 272)  (240 272)  routing T_4_17.sp4_h_r_19 <X> T_4_17.lc_trk_g0_3
 (25 0)  (241 272)  (241 272)  routing T_4_17.wire_logic_cluster/lc_2/out <X> T_4_17.lc_trk_g0_2
 (26 0)  (242 272)  (242 272)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (245 272)  (245 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 272)  (248 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 272)  (250 272)  routing T_4_17.lc_trk_g1_2 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (251 272)  (251 272)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.input_2_0
 (36 0)  (252 272)  (252 272)  LC_0 Logic Functioning bit
 (38 0)  (254 272)  (254 272)  LC_0 Logic Functioning bit
 (39 0)  (255 272)  (255 272)  LC_0 Logic Functioning bit
 (45 0)  (261 272)  (261 272)  LC_0 Logic Functioning bit
 (47 0)  (263 272)  (263 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (237 273)  (237 273)  routing T_4_17.sp4_h_r_19 <X> T_4_17.lc_trk_g0_3
 (22 1)  (238 273)  (238 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (242 273)  (242 273)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 273)  (245 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 273)  (247 273)  routing T_4_17.lc_trk_g1_2 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 273)  (248 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (249 273)  (249 273)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.input_2_0
 (34 1)  (250 273)  (250 273)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.input_2_0
 (36 1)  (252 273)  (252 273)  LC_0 Logic Functioning bit
 (37 1)  (253 273)  (253 273)  LC_0 Logic Functioning bit
 (38 1)  (254 273)  (254 273)  LC_0 Logic Functioning bit
 (45 1)  (261 273)  (261 273)  LC_0 Logic Functioning bit
 (0 2)  (216 274)  (216 274)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (1 2)  (217 274)  (217 274)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (2 2)  (218 274)  (218 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (237 274)  (237 274)  routing T_4_17.sp4_h_l_10 <X> T_4_17.lc_trk_g0_7
 (22 2)  (238 274)  (238 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (239 274)  (239 274)  routing T_4_17.sp4_h_l_10 <X> T_4_17.lc_trk_g0_7
 (24 2)  (240 274)  (240 274)  routing T_4_17.sp4_h_l_10 <X> T_4_17.lc_trk_g0_7
 (25 2)  (241 274)  (241 274)  routing T_4_17.sp4_h_r_14 <X> T_4_17.lc_trk_g0_6
 (27 2)  (243 274)  (243 274)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 274)  (244 274)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 274)  (245 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 274)  (246 274)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 274)  (248 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 274)  (249 274)  routing T_4_17.lc_trk_g2_2 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 274)  (252 274)  LC_1 Logic Functioning bit
 (38 2)  (254 274)  (254 274)  LC_1 Logic Functioning bit
 (39 2)  (255 274)  (255 274)  LC_1 Logic Functioning bit
 (45 2)  (261 274)  (261 274)  LC_1 Logic Functioning bit
 (47 2)  (263 274)  (263 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (216 275)  (216 275)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (21 3)  (237 275)  (237 275)  routing T_4_17.sp4_h_l_10 <X> T_4_17.lc_trk_g0_7
 (22 3)  (238 275)  (238 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (239 275)  (239 275)  routing T_4_17.sp4_h_r_14 <X> T_4_17.lc_trk_g0_6
 (24 3)  (240 275)  (240 275)  routing T_4_17.sp4_h_r_14 <X> T_4_17.lc_trk_g0_6
 (29 3)  (245 275)  (245 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (247 275)  (247 275)  routing T_4_17.lc_trk_g2_2 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 275)  (248 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (250 275)  (250 275)  routing T_4_17.lc_trk_g1_0 <X> T_4_17.input_2_1
 (36 3)  (252 275)  (252 275)  LC_1 Logic Functioning bit
 (37 3)  (253 275)  (253 275)  LC_1 Logic Functioning bit
 (39 3)  (255 275)  (255 275)  LC_1 Logic Functioning bit
 (45 3)  (261 275)  (261 275)  LC_1 Logic Functioning bit
 (53 3)  (269 275)  (269 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (230 276)  (230 276)  routing T_4_17.sp4_h_r_8 <X> T_4_17.lc_trk_g1_0
 (21 4)  (237 276)  (237 276)  routing T_4_17.lft_op_3 <X> T_4_17.lc_trk_g1_3
 (22 4)  (238 276)  (238 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (240 276)  (240 276)  routing T_4_17.lft_op_3 <X> T_4_17.lc_trk_g1_3
 (25 4)  (241 276)  (241 276)  routing T_4_17.sp4_h_l_7 <X> T_4_17.lc_trk_g1_2
 (27 4)  (243 276)  (243 276)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 276)  (244 276)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 276)  (245 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 276)  (246 276)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 276)  (248 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (252 276)  (252 276)  LC_2 Logic Functioning bit
 (38 4)  (254 276)  (254 276)  LC_2 Logic Functioning bit
 (41 4)  (257 276)  (257 276)  LC_2 Logic Functioning bit
 (43 4)  (259 276)  (259 276)  LC_2 Logic Functioning bit
 (45 4)  (261 276)  (261 276)  LC_2 Logic Functioning bit
 (15 5)  (231 277)  (231 277)  routing T_4_17.sp4_h_r_8 <X> T_4_17.lc_trk_g1_0
 (16 5)  (232 277)  (232 277)  routing T_4_17.sp4_h_r_8 <X> T_4_17.lc_trk_g1_0
 (17 5)  (233 277)  (233 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (238 277)  (238 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (239 277)  (239 277)  routing T_4_17.sp4_h_l_7 <X> T_4_17.lc_trk_g1_2
 (24 5)  (240 277)  (240 277)  routing T_4_17.sp4_h_l_7 <X> T_4_17.lc_trk_g1_2
 (25 5)  (241 277)  (241 277)  routing T_4_17.sp4_h_l_7 <X> T_4_17.lc_trk_g1_2
 (26 5)  (242 277)  (242 277)  routing T_4_17.lc_trk_g0_2 <X> T_4_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 277)  (245 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 277)  (246 277)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (247 277)  (247 277)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (248 277)  (248 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (249 277)  (249 277)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.input_2_2
 (34 5)  (250 277)  (250 277)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.input_2_2
 (37 5)  (253 277)  (253 277)  LC_2 Logic Functioning bit
 (41 5)  (257 277)  (257 277)  LC_2 Logic Functioning bit
 (42 5)  (258 277)  (258 277)  LC_2 Logic Functioning bit
 (45 5)  (261 277)  (261 277)  LC_2 Logic Functioning bit
 (52 5)  (268 277)  (268 277)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (230 278)  (230 278)  routing T_4_17.sp12_h_l_3 <X> T_4_17.lc_trk_g1_4
 (25 6)  (241 278)  (241 278)  routing T_4_17.wire_logic_cluster/lc_6/out <X> T_4_17.lc_trk_g1_6
 (27 6)  (243 278)  (243 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 278)  (244 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 278)  (245 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 278)  (246 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (247 278)  (247 278)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 278)  (248 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (252 278)  (252 278)  LC_3 Logic Functioning bit
 (42 6)  (258 278)  (258 278)  LC_3 Logic Functioning bit
 (43 6)  (259 278)  (259 278)  LC_3 Logic Functioning bit
 (45 6)  (261 278)  (261 278)  LC_3 Logic Functioning bit
 (47 6)  (263 278)  (263 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (230 279)  (230 279)  routing T_4_17.sp12_h_l_3 <X> T_4_17.lc_trk_g1_4
 (15 7)  (231 279)  (231 279)  routing T_4_17.sp12_h_l_3 <X> T_4_17.lc_trk_g1_4
 (17 7)  (233 279)  (233 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (238 279)  (238 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (245 279)  (245 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 279)  (247 279)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (248 279)  (248 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (249 279)  (249 279)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.input_2_3
 (34 7)  (250 279)  (250 279)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.input_2_3
 (35 7)  (251 279)  (251 279)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.input_2_3
 (36 7)  (252 279)  (252 279)  LC_3 Logic Functioning bit
 (37 7)  (253 279)  (253 279)  LC_3 Logic Functioning bit
 (42 7)  (258 279)  (258 279)  LC_3 Logic Functioning bit
 (45 7)  (261 279)  (261 279)  LC_3 Logic Functioning bit
 (22 8)  (238 280)  (238 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (239 280)  (239 280)  routing T_4_17.sp4_h_r_27 <X> T_4_17.lc_trk_g2_3
 (24 8)  (240 280)  (240 280)  routing T_4_17.sp4_h_r_27 <X> T_4_17.lc_trk_g2_3
 (26 8)  (242 280)  (242 280)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (245 280)  (245 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (247 280)  (247 280)  routing T_4_17.lc_trk_g0_7 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 280)  (248 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (251 280)  (251 280)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.input_2_4
 (36 8)  (252 280)  (252 280)  LC_4 Logic Functioning bit
 (38 8)  (254 280)  (254 280)  LC_4 Logic Functioning bit
 (39 8)  (255 280)  (255 280)  LC_4 Logic Functioning bit
 (45 8)  (261 280)  (261 280)  LC_4 Logic Functioning bit
 (47 8)  (263 280)  (263 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (220 281)  (220 281)  routing T_4_17.sp4_h_l_47 <X> T_4_17.sp4_h_r_6
 (6 9)  (222 281)  (222 281)  routing T_4_17.sp4_h_l_47 <X> T_4_17.sp4_h_r_6
 (21 9)  (237 281)  (237 281)  routing T_4_17.sp4_h_r_27 <X> T_4_17.lc_trk_g2_3
 (22 9)  (238 281)  (238 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (241 281)  (241 281)  routing T_4_17.sp4_r_v_b_34 <X> T_4_17.lc_trk_g2_2
 (26 9)  (242 281)  (242 281)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 281)  (245 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (247 281)  (247 281)  routing T_4_17.lc_trk_g0_7 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (248 281)  (248 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (249 281)  (249 281)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.input_2_4
 (34 9)  (250 281)  (250 281)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.input_2_4
 (36 9)  (252 281)  (252 281)  LC_4 Logic Functioning bit
 (37 9)  (253 281)  (253 281)  LC_4 Logic Functioning bit
 (38 9)  (254 281)  (254 281)  LC_4 Logic Functioning bit
 (45 9)  (261 281)  (261 281)  LC_4 Logic Functioning bit
 (4 10)  (220 282)  (220 282)  routing T_4_17.sp4_h_r_6 <X> T_4_17.sp4_v_t_43
 (27 10)  (243 282)  (243 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 282)  (244 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 282)  (245 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 282)  (246 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (247 282)  (247 282)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 282)  (248 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (252 282)  (252 282)  LC_5 Logic Functioning bit
 (42 10)  (258 282)  (258 282)  LC_5 Logic Functioning bit
 (43 10)  (259 282)  (259 282)  LC_5 Logic Functioning bit
 (45 10)  (261 282)  (261 282)  LC_5 Logic Functioning bit
 (47 10)  (263 282)  (263 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (221 283)  (221 283)  routing T_4_17.sp4_h_r_6 <X> T_4_17.sp4_v_t_43
 (29 11)  (245 283)  (245 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 283)  (247 283)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (248 283)  (248 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (249 283)  (249 283)  routing T_4_17.lc_trk_g2_3 <X> T_4_17.input_2_5
 (35 11)  (251 283)  (251 283)  routing T_4_17.lc_trk_g2_3 <X> T_4_17.input_2_5
 (36 11)  (252 283)  (252 283)  LC_5 Logic Functioning bit
 (37 11)  (253 283)  (253 283)  LC_5 Logic Functioning bit
 (42 11)  (258 283)  (258 283)  LC_5 Logic Functioning bit
 (45 11)  (261 283)  (261 283)  LC_5 Logic Functioning bit
 (10 12)  (226 284)  (226 284)  routing T_4_17.sp4_v_t_40 <X> T_4_17.sp4_h_r_10
 (15 12)  (231 284)  (231 284)  routing T_4_17.sp4_h_r_25 <X> T_4_17.lc_trk_g3_1
 (16 12)  (232 284)  (232 284)  routing T_4_17.sp4_h_r_25 <X> T_4_17.lc_trk_g3_1
 (17 12)  (233 284)  (233 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (241 284)  (241 284)  routing T_4_17.sp4_h_r_34 <X> T_4_17.lc_trk_g3_2
 (27 12)  (243 284)  (243 284)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 284)  (245 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 284)  (246 284)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 284)  (247 284)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 284)  (248 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 284)  (249 284)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 284)  (250 284)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (251 284)  (251 284)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.input_2_6
 (36 12)  (252 284)  (252 284)  LC_6 Logic Functioning bit
 (38 12)  (254 284)  (254 284)  LC_6 Logic Functioning bit
 (39 12)  (255 284)  (255 284)  LC_6 Logic Functioning bit
 (43 12)  (259 284)  (259 284)  LC_6 Logic Functioning bit
 (45 12)  (261 284)  (261 284)  LC_6 Logic Functioning bit
 (8 13)  (224 285)  (224 285)  routing T_4_17.sp4_v_t_42 <X> T_4_17.sp4_v_b_10
 (10 13)  (226 285)  (226 285)  routing T_4_17.sp4_v_t_42 <X> T_4_17.sp4_v_b_10
 (18 13)  (234 285)  (234 285)  routing T_4_17.sp4_h_r_25 <X> T_4_17.lc_trk_g3_1
 (22 13)  (238 285)  (238 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (239 285)  (239 285)  routing T_4_17.sp4_h_r_34 <X> T_4_17.lc_trk_g3_2
 (24 13)  (240 285)  (240 285)  routing T_4_17.sp4_h_r_34 <X> T_4_17.lc_trk_g3_2
 (26 13)  (242 285)  (242 285)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (243 285)  (243 285)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 285)  (245 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 285)  (246 285)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (248 285)  (248 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (249 285)  (249 285)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.input_2_6
 (34 13)  (250 285)  (250 285)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.input_2_6
 (35 13)  (251 285)  (251 285)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.input_2_6
 (36 13)  (252 285)  (252 285)  LC_6 Logic Functioning bit
 (38 13)  (254 285)  (254 285)  LC_6 Logic Functioning bit
 (43 13)  (259 285)  (259 285)  LC_6 Logic Functioning bit
 (45 13)  (261 285)  (261 285)  LC_6 Logic Functioning bit
 (52 13)  (268 285)  (268 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (217 286)  (217 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (11 14)  (227 286)  (227 286)  routing T_4_17.sp4_v_b_3 <X> T_4_17.sp4_v_t_46
 (13 14)  (229 286)  (229 286)  routing T_4_17.sp4_v_b_3 <X> T_4_17.sp4_v_t_46
 (14 14)  (230 286)  (230 286)  routing T_4_17.sp4_h_r_36 <X> T_4_17.lc_trk_g3_4
 (17 14)  (233 286)  (233 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (237 286)  (237 286)  routing T_4_17.sp4_h_r_39 <X> T_4_17.lc_trk_g3_7
 (22 14)  (238 286)  (238 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (239 286)  (239 286)  routing T_4_17.sp4_h_r_39 <X> T_4_17.lc_trk_g3_7
 (24 14)  (240 286)  (240 286)  routing T_4_17.sp4_h_r_39 <X> T_4_17.lc_trk_g3_7
 (25 14)  (241 286)  (241 286)  routing T_4_17.sp4_h_r_46 <X> T_4_17.lc_trk_g3_6
 (27 14)  (243 286)  (243 286)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 286)  (244 286)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 286)  (245 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 286)  (246 286)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 286)  (247 286)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 286)  (248 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (251 286)  (251 286)  routing T_4_17.lc_trk_g1_4 <X> T_4_17.input_2_7
 (36 14)  (252 286)  (252 286)  LC_7 Logic Functioning bit
 (42 14)  (258 286)  (258 286)  LC_7 Logic Functioning bit
 (43 14)  (259 286)  (259 286)  LC_7 Logic Functioning bit
 (45 14)  (261 286)  (261 286)  LC_7 Logic Functioning bit
 (47 14)  (263 286)  (263 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (231 287)  (231 287)  routing T_4_17.sp4_h_r_36 <X> T_4_17.lc_trk_g3_4
 (16 15)  (232 287)  (232 287)  routing T_4_17.sp4_h_r_36 <X> T_4_17.lc_trk_g3_4
 (17 15)  (233 287)  (233 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (238 287)  (238 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (239 287)  (239 287)  routing T_4_17.sp4_h_r_46 <X> T_4_17.lc_trk_g3_6
 (24 15)  (240 287)  (240 287)  routing T_4_17.sp4_h_r_46 <X> T_4_17.lc_trk_g3_6
 (25 15)  (241 287)  (241 287)  routing T_4_17.sp4_h_r_46 <X> T_4_17.lc_trk_g3_6
 (29 15)  (245 287)  (245 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (247 287)  (247 287)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (248 287)  (248 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (250 287)  (250 287)  routing T_4_17.lc_trk_g1_4 <X> T_4_17.input_2_7
 (36 15)  (252 287)  (252 287)  LC_7 Logic Functioning bit
 (37 15)  (253 287)  (253 287)  LC_7 Logic Functioning bit
 (42 15)  (258 287)  (258 287)  LC_7 Logic Functioning bit
 (45 15)  (261 287)  (261 287)  LC_7 Logic Functioning bit


LogicTile_5_17

 (10 0)  (280 272)  (280 272)  routing T_5_17.sp4_v_t_45 <X> T_5_17.sp4_h_r_1
 (14 0)  (284 272)  (284 272)  routing T_5_17.wire_logic_cluster/lc_0/out <X> T_5_17.lc_trk_g0_0
 (17 0)  (287 272)  (287 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (291 272)  (291 272)  routing T_5_17.wire_logic_cluster/lc_3/out <X> T_5_17.lc_trk_g0_3
 (22 0)  (292 272)  (292 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (295 272)  (295 272)  routing T_5_17.wire_logic_cluster/lc_2/out <X> T_5_17.lc_trk_g0_2
 (29 0)  (299 272)  (299 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (37 0)  (307 272)  (307 272)  LC_0 Logic Functioning bit
 (39 0)  (309 272)  (309 272)  LC_0 Logic Functioning bit
 (40 0)  (310 272)  (310 272)  LC_0 Logic Functioning bit
 (42 0)  (312 272)  (312 272)  LC_0 Logic Functioning bit
 (44 0)  (314 272)  (314 272)  LC_0 Logic Functioning bit
 (17 1)  (287 273)  (287 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (288 273)  (288 273)  routing T_5_17.sp4_r_v_b_34 <X> T_5_17.lc_trk_g0_1
 (22 1)  (292 273)  (292 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (297 273)  (297 273)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 273)  (299 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (302 273)  (302 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (306 273)  (306 273)  LC_0 Logic Functioning bit
 (38 1)  (308 273)  (308 273)  LC_0 Logic Functioning bit
 (41 1)  (311 273)  (311 273)  LC_0 Logic Functioning bit
 (43 1)  (313 273)  (313 273)  LC_0 Logic Functioning bit
 (14 2)  (284 274)  (284 274)  routing T_5_17.lft_op_4 <X> T_5_17.lc_trk_g0_4
 (15 2)  (285 274)  (285 274)  routing T_5_17.lft_op_5 <X> T_5_17.lc_trk_g0_5
 (17 2)  (287 274)  (287 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (288 274)  (288 274)  routing T_5_17.lft_op_5 <X> T_5_17.lc_trk_g0_5
 (21 2)  (291 274)  (291 274)  routing T_5_17.lft_op_7 <X> T_5_17.lc_trk_g0_7
 (22 2)  (292 274)  (292 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (294 274)  (294 274)  routing T_5_17.lft_op_7 <X> T_5_17.lc_trk_g0_7
 (25 2)  (295 274)  (295 274)  routing T_5_17.wire_logic_cluster/lc_6/out <X> T_5_17.lc_trk_g0_6
 (27 2)  (297 274)  (297 274)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 274)  (299 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (300 274)  (300 274)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (301 274)  (301 274)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 274)  (302 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (310 274)  (310 274)  LC_1 Logic Functioning bit
 (41 2)  (311 274)  (311 274)  LC_1 Logic Functioning bit
 (42 2)  (312 274)  (312 274)  LC_1 Logic Functioning bit
 (43 2)  (313 274)  (313 274)  LC_1 Logic Functioning bit
 (44 2)  (314 274)  (314 274)  LC_1 Logic Functioning bit
 (15 3)  (285 275)  (285 275)  routing T_5_17.lft_op_4 <X> T_5_17.lc_trk_g0_4
 (17 3)  (287 275)  (287 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (292 275)  (292 275)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (300 275)  (300 275)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (302 275)  (302 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (303 275)  (303 275)  routing T_5_17.lc_trk_g2_1 <X> T_5_17.input_2_1
 (40 3)  (310 275)  (310 275)  LC_1 Logic Functioning bit
 (41 3)  (311 275)  (311 275)  LC_1 Logic Functioning bit
 (42 3)  (312 275)  (312 275)  LC_1 Logic Functioning bit
 (43 3)  (313 275)  (313 275)  LC_1 Logic Functioning bit
 (14 4)  (284 276)  (284 276)  routing T_5_17.lft_op_0 <X> T_5_17.lc_trk_g1_0
 (15 4)  (285 276)  (285 276)  routing T_5_17.lft_op_1 <X> T_5_17.lc_trk_g1_1
 (17 4)  (287 276)  (287 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (288 276)  (288 276)  routing T_5_17.lft_op_1 <X> T_5_17.lc_trk_g1_1
 (21 4)  (291 276)  (291 276)  routing T_5_17.lft_op_3 <X> T_5_17.lc_trk_g1_3
 (22 4)  (292 276)  (292 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (294 276)  (294 276)  routing T_5_17.lft_op_3 <X> T_5_17.lc_trk_g1_3
 (25 4)  (295 276)  (295 276)  routing T_5_17.sp4_h_r_10 <X> T_5_17.lc_trk_g1_2
 (27 4)  (297 276)  (297 276)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (298 276)  (298 276)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 276)  (299 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (301 276)  (301 276)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 276)  (302 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (310 276)  (310 276)  LC_2 Logic Functioning bit
 (41 4)  (311 276)  (311 276)  LC_2 Logic Functioning bit
 (42 4)  (312 276)  (312 276)  LC_2 Logic Functioning bit
 (43 4)  (313 276)  (313 276)  LC_2 Logic Functioning bit
 (44 4)  (314 276)  (314 276)  LC_2 Logic Functioning bit
 (13 5)  (283 277)  (283 277)  routing T_5_17.sp4_v_t_37 <X> T_5_17.sp4_h_r_5
 (15 5)  (285 277)  (285 277)  routing T_5_17.lft_op_0 <X> T_5_17.lc_trk_g1_0
 (17 5)  (287 277)  (287 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (292 277)  (292 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (293 277)  (293 277)  routing T_5_17.sp4_h_r_10 <X> T_5_17.lc_trk_g1_2
 (24 5)  (294 277)  (294 277)  routing T_5_17.sp4_h_r_10 <X> T_5_17.lc_trk_g1_2
 (31 5)  (301 277)  (301 277)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (302 277)  (302 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (305 277)  (305 277)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.input_2_2
 (40 5)  (310 277)  (310 277)  LC_2 Logic Functioning bit
 (41 5)  (311 277)  (311 277)  LC_2 Logic Functioning bit
 (42 5)  (312 277)  (312 277)  LC_2 Logic Functioning bit
 (43 5)  (313 277)  (313 277)  LC_2 Logic Functioning bit
 (15 6)  (285 278)  (285 278)  routing T_5_17.bot_op_5 <X> T_5_17.lc_trk_g1_5
 (17 6)  (287 278)  (287 278)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (291 278)  (291 278)  routing T_5_17.sp4_h_l_10 <X> T_5_17.lc_trk_g1_7
 (22 6)  (292 278)  (292 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (293 278)  (293 278)  routing T_5_17.sp4_h_l_10 <X> T_5_17.lc_trk_g1_7
 (24 6)  (294 278)  (294 278)  routing T_5_17.sp4_h_l_10 <X> T_5_17.lc_trk_g1_7
 (27 6)  (297 278)  (297 278)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 278)  (299 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 278)  (300 278)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (37 6)  (307 278)  (307 278)  LC_3 Logic Functioning bit
 (39 6)  (309 278)  (309 278)  LC_3 Logic Functioning bit
 (40 6)  (310 278)  (310 278)  LC_3 Logic Functioning bit
 (42 6)  (312 278)  (312 278)  LC_3 Logic Functioning bit
 (44 6)  (314 278)  (314 278)  LC_3 Logic Functioning bit
 (21 7)  (291 279)  (291 279)  routing T_5_17.sp4_h_l_10 <X> T_5_17.lc_trk_g1_7
 (22 7)  (292 279)  (292 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (294 279)  (294 279)  routing T_5_17.bot_op_6 <X> T_5_17.lc_trk_g1_6
 (27 7)  (297 279)  (297 279)  routing T_5_17.lc_trk_g1_0 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 279)  (299 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (302 279)  (302 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (305 279)  (305 279)  routing T_5_17.lc_trk_g0_3 <X> T_5_17.input_2_3
 (36 7)  (306 279)  (306 279)  LC_3 Logic Functioning bit
 (38 7)  (308 279)  (308 279)  LC_3 Logic Functioning bit
 (41 7)  (311 279)  (311 279)  LC_3 Logic Functioning bit
 (43 7)  (313 279)  (313 279)  LC_3 Logic Functioning bit
 (14 8)  (284 280)  (284 280)  routing T_5_17.sp4_h_r_40 <X> T_5_17.lc_trk_g2_0
 (17 8)  (287 280)  (287 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (288 280)  (288 280)  routing T_5_17.wire_logic_cluster/lc_1/out <X> T_5_17.lc_trk_g2_1
 (27 8)  (297 280)  (297 280)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 280)  (299 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 280)  (300 280)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 280)  (301 280)  routing T_5_17.lc_trk_g0_5 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 280)  (302 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (305 280)  (305 280)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.input_2_4
 (40 8)  (310 280)  (310 280)  LC_4 Logic Functioning bit
 (41 8)  (311 280)  (311 280)  LC_4 Logic Functioning bit
 (42 8)  (312 280)  (312 280)  LC_4 Logic Functioning bit
 (43 8)  (313 280)  (313 280)  LC_4 Logic Functioning bit
 (44 8)  (314 280)  (314 280)  LC_4 Logic Functioning bit
 (14 9)  (284 281)  (284 281)  routing T_5_17.sp4_h_r_40 <X> T_5_17.lc_trk_g2_0
 (15 9)  (285 281)  (285 281)  routing T_5_17.sp4_h_r_40 <X> T_5_17.lc_trk_g2_0
 (16 9)  (286 281)  (286 281)  routing T_5_17.sp4_h_r_40 <X> T_5_17.lc_trk_g2_0
 (17 9)  (287 281)  (287 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (292 281)  (292 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (294 281)  (294 281)  routing T_5_17.tnl_op_2 <X> T_5_17.lc_trk_g2_2
 (25 9)  (295 281)  (295 281)  routing T_5_17.tnl_op_2 <X> T_5_17.lc_trk_g2_2
 (30 9)  (300 281)  (300 281)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (302 281)  (302 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (303 281)  (303 281)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.input_2_4
 (40 9)  (310 281)  (310 281)  LC_4 Logic Functioning bit
 (41 9)  (311 281)  (311 281)  LC_4 Logic Functioning bit
 (42 9)  (312 281)  (312 281)  LC_4 Logic Functioning bit
 (43 9)  (313 281)  (313 281)  LC_4 Logic Functioning bit
 (5 10)  (275 282)  (275 282)  routing T_5_17.sp4_v_b_6 <X> T_5_17.sp4_h_l_43
 (14 10)  (284 282)  (284 282)  routing T_5_17.wire_logic_cluster/lc_4/out <X> T_5_17.lc_trk_g2_4
 (17 10)  (287 282)  (287 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (288 282)  (288 282)  routing T_5_17.wire_logic_cluster/lc_5/out <X> T_5_17.lc_trk_g2_5
 (21 10)  (291 282)  (291 282)  routing T_5_17.wire_logic_cluster/lc_7/out <X> T_5_17.lc_trk_g2_7
 (22 10)  (292 282)  (292 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (298 282)  (298 282)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 282)  (299 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 282)  (300 282)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 282)  (302 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 282)  (304 282)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (305 282)  (305 282)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.input_2_5
 (40 10)  (310 282)  (310 282)  LC_5 Logic Functioning bit
 (41 10)  (311 282)  (311 282)  LC_5 Logic Functioning bit
 (42 10)  (312 282)  (312 282)  LC_5 Logic Functioning bit
 (43 10)  (313 282)  (313 282)  LC_5 Logic Functioning bit
 (44 10)  (314 282)  (314 282)  LC_5 Logic Functioning bit
 (17 11)  (287 283)  (287 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (292 283)  (292 283)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (294 283)  (294 283)  routing T_5_17.tnl_op_6 <X> T_5_17.lc_trk_g2_6
 (25 11)  (295 283)  (295 283)  routing T_5_17.tnl_op_6 <X> T_5_17.lc_trk_g2_6
 (30 11)  (300 283)  (300 283)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (301 283)  (301 283)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (302 283)  (302 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (303 283)  (303 283)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.input_2_5
 (40 11)  (310 283)  (310 283)  LC_5 Logic Functioning bit
 (41 11)  (311 283)  (311 283)  LC_5 Logic Functioning bit
 (42 11)  (312 283)  (312 283)  LC_5 Logic Functioning bit
 (43 11)  (313 283)  (313 283)  LC_5 Logic Functioning bit
 (27 12)  (297 284)  (297 284)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (298 284)  (298 284)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 284)  (299 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (302 284)  (302 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 284)  (304 284)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (305 284)  (305 284)  routing T_5_17.lc_trk_g0_6 <X> T_5_17.input_2_6
 (40 12)  (310 284)  (310 284)  LC_6 Logic Functioning bit
 (41 12)  (311 284)  (311 284)  LC_6 Logic Functioning bit
 (42 12)  (312 284)  (312 284)  LC_6 Logic Functioning bit
 (43 12)  (313 284)  (313 284)  LC_6 Logic Functioning bit
 (44 12)  (314 284)  (314 284)  LC_6 Logic Functioning bit
 (13 13)  (283 285)  (283 285)  routing T_5_17.sp4_v_t_43 <X> T_5_17.sp4_h_r_11
 (14 13)  (284 285)  (284 285)  routing T_5_17.tnl_op_0 <X> T_5_17.lc_trk_g3_0
 (15 13)  (285 285)  (285 285)  routing T_5_17.tnl_op_0 <X> T_5_17.lc_trk_g3_0
 (17 13)  (287 285)  (287 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (292 285)  (292 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (293 285)  (293 285)  routing T_5_17.sp4_v_b_42 <X> T_5_17.lc_trk_g3_2
 (24 13)  (294 285)  (294 285)  routing T_5_17.sp4_v_b_42 <X> T_5_17.lc_trk_g3_2
 (30 13)  (300 285)  (300 285)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (301 285)  (301 285)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (302 285)  (302 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (305 285)  (305 285)  routing T_5_17.lc_trk_g0_6 <X> T_5_17.input_2_6
 (40 13)  (310 285)  (310 285)  LC_6 Logic Functioning bit
 (41 13)  (311 285)  (311 285)  LC_6 Logic Functioning bit
 (42 13)  (312 285)  (312 285)  LC_6 Logic Functioning bit
 (43 13)  (313 285)  (313 285)  LC_6 Logic Functioning bit
 (28 14)  (298 286)  (298 286)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 286)  (299 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (302 286)  (302 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 286)  (303 286)  routing T_5_17.lc_trk_g2_0 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 286)  (305 286)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.input_2_7
 (40 14)  (310 286)  (310 286)  LC_7 Logic Functioning bit
 (41 14)  (311 286)  (311 286)  LC_7 Logic Functioning bit
 (42 14)  (312 286)  (312 286)  LC_7 Logic Functioning bit
 (43 14)  (313 286)  (313 286)  LC_7 Logic Functioning bit
 (44 14)  (314 286)  (314 286)  LC_7 Logic Functioning bit
 (8 15)  (278 287)  (278 287)  routing T_5_17.sp4_h_r_4 <X> T_5_17.sp4_v_t_47
 (9 15)  (279 287)  (279 287)  routing T_5_17.sp4_h_r_4 <X> T_5_17.sp4_v_t_47
 (10 15)  (280 287)  (280 287)  routing T_5_17.sp4_h_r_4 <X> T_5_17.sp4_v_t_47
 (30 15)  (300 287)  (300 287)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (302 287)  (302 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (303 287)  (303 287)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.input_2_7
 (35 15)  (305 287)  (305 287)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.input_2_7
 (40 15)  (310 287)  (310 287)  LC_7 Logic Functioning bit
 (41 15)  (311 287)  (311 287)  LC_7 Logic Functioning bit
 (42 15)  (312 287)  (312 287)  LC_7 Logic Functioning bit
 (43 15)  (313 287)  (313 287)  LC_7 Logic Functioning bit


RAM_Tile_6_17

 (5 6)  (329 278)  (329 278)  routing T_6_17.sp4_h_r_0 <X> T_6_17.sp4_h_l_38
 (4 7)  (328 279)  (328 279)  routing T_6_17.sp4_h_r_0 <X> T_6_17.sp4_h_l_38
 (11 7)  (335 279)  (335 279)  routing T_6_17.sp4_h_r_5 <X> T_6_17.sp4_h_l_40
 (8 14)  (332 286)  (332 286)  routing T_6_17.sp4_h_r_2 <X> T_6_17.sp4_h_l_47
 (10 14)  (334 286)  (334 286)  routing T_6_17.sp4_h_r_2 <X> T_6_17.sp4_h_l_47


LogicTile_7_17

 (26 0)  (392 272)  (392 272)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (394 272)  (394 272)  routing T_7_17.lc_trk_g2_1 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 272)  (395 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (397 272)  (397 272)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 272)  (398 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 272)  (399 272)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (401 272)  (401 272)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.input_2_0
 (36 0)  (402 272)  (402 272)  LC_0 Logic Functioning bit
 (42 0)  (408 272)  (408 272)  LC_0 Logic Functioning bit
 (43 0)  (409 272)  (409 272)  LC_0 Logic Functioning bit
 (45 0)  (411 272)  (411 272)  LC_0 Logic Functioning bit
 (46 0)  (412 272)  (412 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (394 273)  (394 273)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 273)  (395 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (398 273)  (398 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (399 273)  (399 273)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.input_2_0
 (34 1)  (400 273)  (400 273)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.input_2_0
 (35 1)  (401 273)  (401 273)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.input_2_0
 (36 1)  (402 273)  (402 273)  LC_0 Logic Functioning bit
 (37 1)  (403 273)  (403 273)  LC_0 Logic Functioning bit
 (42 1)  (408 273)  (408 273)  LC_0 Logic Functioning bit
 (45 1)  (411 273)  (411 273)  LC_0 Logic Functioning bit
 (0 2)  (366 274)  (366 274)  routing T_7_17.glb_netwk_7 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (1 2)  (367 274)  (367 274)  routing T_7_17.glb_netwk_7 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (368 274)  (368 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (392 274)  (392 274)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (394 274)  (394 274)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 274)  (395 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 274)  (396 274)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (397 274)  (397 274)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 274)  (398 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 274)  (399 274)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 274)  (402 274)  LC_1 Logic Functioning bit
 (38 2)  (404 274)  (404 274)  LC_1 Logic Functioning bit
 (39 2)  (405 274)  (405 274)  LC_1 Logic Functioning bit
 (45 2)  (411 274)  (411 274)  LC_1 Logic Functioning bit
 (0 3)  (366 275)  (366 275)  routing T_7_17.glb_netwk_7 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (28 3)  (394 275)  (394 275)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 275)  (395 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (397 275)  (397 275)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (398 275)  (398 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (399 275)  (399 275)  routing T_7_17.lc_trk_g2_1 <X> T_7_17.input_2_1
 (36 3)  (402 275)  (402 275)  LC_1 Logic Functioning bit
 (37 3)  (403 275)  (403 275)  LC_1 Logic Functioning bit
 (38 3)  (404 275)  (404 275)  LC_1 Logic Functioning bit
 (45 3)  (411 275)  (411 275)  LC_1 Logic Functioning bit
 (47 3)  (413 275)  (413 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 6)  (371 278)  (371 278)  routing T_7_17.sp4_v_t_38 <X> T_7_17.sp4_h_l_38
 (6 7)  (372 279)  (372 279)  routing T_7_17.sp4_v_t_38 <X> T_7_17.sp4_h_l_38
 (15 8)  (381 280)  (381 280)  routing T_7_17.sp4_h_r_25 <X> T_7_17.lc_trk_g2_1
 (16 8)  (382 280)  (382 280)  routing T_7_17.sp4_h_r_25 <X> T_7_17.lc_trk_g2_1
 (17 8)  (383 280)  (383 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (384 281)  (384 281)  routing T_7_17.sp4_h_r_25 <X> T_7_17.lc_trk_g2_1
 (8 10)  (374 282)  (374 282)  routing T_7_17.sp4_h_r_11 <X> T_7_17.sp4_h_l_42
 (10 10)  (376 282)  (376 282)  routing T_7_17.sp4_h_r_11 <X> T_7_17.sp4_h_l_42
 (14 10)  (380 282)  (380 282)  routing T_7_17.sp4_h_r_44 <X> T_7_17.lc_trk_g2_4
 (16 10)  (382 282)  (382 282)  routing T_7_17.sp12_v_b_21 <X> T_7_17.lc_trk_g2_5
 (17 10)  (383 282)  (383 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (391 282)  (391 282)  routing T_7_17.rgt_op_6 <X> T_7_17.lc_trk_g2_6
 (14 11)  (380 283)  (380 283)  routing T_7_17.sp4_h_r_44 <X> T_7_17.lc_trk_g2_4
 (15 11)  (381 283)  (381 283)  routing T_7_17.sp4_h_r_44 <X> T_7_17.lc_trk_g2_4
 (16 11)  (382 283)  (382 283)  routing T_7_17.sp4_h_r_44 <X> T_7_17.lc_trk_g2_4
 (17 11)  (383 283)  (383 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (384 283)  (384 283)  routing T_7_17.sp12_v_b_21 <X> T_7_17.lc_trk_g2_5
 (19 11)  (385 283)  (385 283)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (388 283)  (388 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (390 283)  (390 283)  routing T_7_17.rgt_op_6 <X> T_7_17.lc_trk_g2_6
 (1 14)  (367 286)  (367 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (9 14)  (375 286)  (375 286)  routing T_7_17.sp4_h_r_7 <X> T_7_17.sp4_h_l_47
 (10 14)  (376 286)  (376 286)  routing T_7_17.sp4_h_r_7 <X> T_7_17.sp4_h_l_47
 (21 14)  (387 286)  (387 286)  routing T_7_17.rgt_op_7 <X> T_7_17.lc_trk_g3_7
 (22 14)  (388 286)  (388 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (390 286)  (390 286)  routing T_7_17.rgt_op_7 <X> T_7_17.lc_trk_g3_7


LogicTile_8_17

 (15 0)  (435 272)  (435 272)  routing T_8_17.lft_op_1 <X> T_8_17.lc_trk_g0_1
 (17 0)  (437 272)  (437 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (438 272)  (438 272)  routing T_8_17.lft_op_1 <X> T_8_17.lc_trk_g0_1
 (27 0)  (447 272)  (447 272)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 272)  (449 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (464 272)  (464 272)  LC_0 Logic Functioning bit
 (16 1)  (436 273)  (436 273)  routing T_8_17.sp12_h_r_8 <X> T_8_17.lc_trk_g0_0
 (17 1)  (437 273)  (437 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (442 273)  (442 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (443 273)  (443 273)  routing T_8_17.sp12_h_r_10 <X> T_8_17.lc_trk_g0_2
 (30 1)  (450 273)  (450 273)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (452 273)  (452 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (453 273)  (453 273)  routing T_8_17.lc_trk_g2_0 <X> T_8_17.input_2_0
 (29 2)  (449 274)  (449 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 274)  (452 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 274)  (456 274)  LC_1 Logic Functioning bit
 (37 2)  (457 274)  (457 274)  LC_1 Logic Functioning bit
 (38 2)  (458 274)  (458 274)  LC_1 Logic Functioning bit
 (39 2)  (459 274)  (459 274)  LC_1 Logic Functioning bit
 (44 2)  (464 274)  (464 274)  LC_1 Logic Functioning bit
 (46 2)  (466 274)  (466 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (442 275)  (442 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (443 275)  (443 275)  routing T_8_17.sp12_h_l_21 <X> T_8_17.lc_trk_g0_6
 (25 3)  (445 275)  (445 275)  routing T_8_17.sp12_h_l_21 <X> T_8_17.lc_trk_g0_6
 (40 3)  (460 275)  (460 275)  LC_1 Logic Functioning bit
 (41 3)  (461 275)  (461 275)  LC_1 Logic Functioning bit
 (42 3)  (462 275)  (462 275)  LC_1 Logic Functioning bit
 (43 3)  (463 275)  (463 275)  LC_1 Logic Functioning bit
 (27 4)  (447 276)  (447 276)  routing T_8_17.lc_trk_g1_6 <X> T_8_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 276)  (449 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 276)  (450 276)  routing T_8_17.lc_trk_g1_6 <X> T_8_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 276)  (452 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (455 276)  (455 276)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.input_2_2
 (36 4)  (456 276)  (456 276)  LC_2 Logic Functioning bit
 (39 4)  (459 276)  (459 276)  LC_2 Logic Functioning bit
 (41 4)  (461 276)  (461 276)  LC_2 Logic Functioning bit
 (42 4)  (462 276)  (462 276)  LC_2 Logic Functioning bit
 (44 4)  (464 276)  (464 276)  LC_2 Logic Functioning bit
 (47 4)  (467 276)  (467 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (434 277)  (434 277)  routing T_8_17.sp12_h_r_16 <X> T_8_17.lc_trk_g1_0
 (16 5)  (436 277)  (436 277)  routing T_8_17.sp12_h_r_16 <X> T_8_17.lc_trk_g1_0
 (17 5)  (437 277)  (437 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (442 277)  (442 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (443 277)  (443 277)  routing T_8_17.sp12_h_l_17 <X> T_8_17.lc_trk_g1_2
 (25 5)  (445 277)  (445 277)  routing T_8_17.sp12_h_l_17 <X> T_8_17.lc_trk_g1_2
 (30 5)  (450 277)  (450 277)  routing T_8_17.lc_trk_g1_6 <X> T_8_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (452 277)  (452 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (453 277)  (453 277)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.input_2_2
 (35 5)  (455 277)  (455 277)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.input_2_2
 (36 5)  (456 277)  (456 277)  LC_2 Logic Functioning bit
 (39 5)  (459 277)  (459 277)  LC_2 Logic Functioning bit
 (41 5)  (461 277)  (461 277)  LC_2 Logic Functioning bit
 (42 5)  (462 277)  (462 277)  LC_2 Logic Functioning bit
 (32 6)  (452 278)  (452 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 278)  (456 278)  LC_3 Logic Functioning bit
 (39 6)  (459 278)  (459 278)  LC_3 Logic Functioning bit
 (41 6)  (461 278)  (461 278)  LC_3 Logic Functioning bit
 (42 6)  (462 278)  (462 278)  LC_3 Logic Functioning bit
 (44 6)  (464 278)  (464 278)  LC_3 Logic Functioning bit
 (46 6)  (466 278)  (466 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (442 279)  (442 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (443 279)  (443 279)  routing T_8_17.sp12_h_r_14 <X> T_8_17.lc_trk_g1_6
 (32 7)  (452 279)  (452 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (454 279)  (454 279)  routing T_8_17.lc_trk_g1_0 <X> T_8_17.input_2_3
 (37 7)  (457 279)  (457 279)  LC_3 Logic Functioning bit
 (38 7)  (458 279)  (458 279)  LC_3 Logic Functioning bit
 (40 7)  (460 279)  (460 279)  LC_3 Logic Functioning bit
 (43 7)  (463 279)  (463 279)  LC_3 Logic Functioning bit
 (14 8)  (434 280)  (434 280)  routing T_8_17.sp4_h_r_40 <X> T_8_17.lc_trk_g2_0
 (32 8)  (452 280)  (452 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (456 280)  (456 280)  LC_4 Logic Functioning bit
 (39 8)  (459 280)  (459 280)  LC_4 Logic Functioning bit
 (41 8)  (461 280)  (461 280)  LC_4 Logic Functioning bit
 (42 8)  (462 280)  (462 280)  LC_4 Logic Functioning bit
 (44 8)  (464 280)  (464 280)  LC_4 Logic Functioning bit
 (46 8)  (466 280)  (466 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (434 281)  (434 281)  routing T_8_17.sp4_h_r_40 <X> T_8_17.lc_trk_g2_0
 (15 9)  (435 281)  (435 281)  routing T_8_17.sp4_h_r_40 <X> T_8_17.lc_trk_g2_0
 (16 9)  (436 281)  (436 281)  routing T_8_17.sp4_h_r_40 <X> T_8_17.lc_trk_g2_0
 (17 9)  (437 281)  (437 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (32 9)  (452 281)  (452 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (455 281)  (455 281)  routing T_8_17.lc_trk_g0_2 <X> T_8_17.input_2_4
 (37 9)  (457 281)  (457 281)  LC_4 Logic Functioning bit
 (38 9)  (458 281)  (458 281)  LC_4 Logic Functioning bit
 (40 9)  (460 281)  (460 281)  LC_4 Logic Functioning bit
 (43 9)  (463 281)  (463 281)  LC_4 Logic Functioning bit
 (12 10)  (432 282)  (432 282)  routing T_8_17.sp4_v_t_39 <X> T_8_17.sp4_h_l_45
 (25 10)  (445 282)  (445 282)  routing T_8_17.sp4_h_r_46 <X> T_8_17.lc_trk_g2_6
 (29 10)  (449 282)  (449 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 282)  (450 282)  routing T_8_17.lc_trk_g0_6 <X> T_8_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 282)  (452 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (456 282)  (456 282)  LC_5 Logic Functioning bit
 (37 10)  (457 282)  (457 282)  LC_5 Logic Functioning bit
 (38 10)  (458 282)  (458 282)  LC_5 Logic Functioning bit
 (39 10)  (459 282)  (459 282)  LC_5 Logic Functioning bit
 (44 10)  (464 282)  (464 282)  LC_5 Logic Functioning bit
 (46 10)  (466 282)  (466 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (431 283)  (431 283)  routing T_8_17.sp4_v_t_39 <X> T_8_17.sp4_h_l_45
 (13 11)  (433 283)  (433 283)  routing T_8_17.sp4_v_t_39 <X> T_8_17.sp4_h_l_45
 (22 11)  (442 283)  (442 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (443 283)  (443 283)  routing T_8_17.sp4_h_r_46 <X> T_8_17.lc_trk_g2_6
 (24 11)  (444 283)  (444 283)  routing T_8_17.sp4_h_r_46 <X> T_8_17.lc_trk_g2_6
 (25 11)  (445 283)  (445 283)  routing T_8_17.sp4_h_r_46 <X> T_8_17.lc_trk_g2_6
 (30 11)  (450 283)  (450 283)  routing T_8_17.lc_trk_g0_6 <X> T_8_17.wire_logic_cluster/lc_5/in_1
 (40 11)  (460 283)  (460 283)  LC_5 Logic Functioning bit
 (41 11)  (461 283)  (461 283)  LC_5 Logic Functioning bit
 (42 11)  (462 283)  (462 283)  LC_5 Logic Functioning bit
 (43 11)  (463 283)  (463 283)  LC_5 Logic Functioning bit
 (29 12)  (449 284)  (449 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (452 284)  (452 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (456 284)  (456 284)  LC_6 Logic Functioning bit
 (37 12)  (457 284)  (457 284)  LC_6 Logic Functioning bit
 (38 12)  (458 284)  (458 284)  LC_6 Logic Functioning bit
 (39 12)  (459 284)  (459 284)  LC_6 Logic Functioning bit
 (44 12)  (464 284)  (464 284)  LC_6 Logic Functioning bit
 (40 13)  (460 285)  (460 285)  LC_6 Logic Functioning bit
 (41 13)  (461 285)  (461 285)  LC_6 Logic Functioning bit
 (42 13)  (462 285)  (462 285)  LC_6 Logic Functioning bit
 (43 13)  (463 285)  (463 285)  LC_6 Logic Functioning bit
 (5 14)  (425 286)  (425 286)  routing T_8_17.sp4_v_t_44 <X> T_8_17.sp4_h_l_44
 (15 14)  (435 286)  (435 286)  routing T_8_17.sp4_h_l_16 <X> T_8_17.lc_trk_g3_5
 (16 14)  (436 286)  (436 286)  routing T_8_17.sp4_h_l_16 <X> T_8_17.lc_trk_g3_5
 (17 14)  (437 286)  (437 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (447 286)  (447 286)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 286)  (448 286)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 286)  (449 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 286)  (450 286)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 286)  (452 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (456 286)  (456 286)  LC_7 Logic Functioning bit
 (37 14)  (457 286)  (457 286)  LC_7 Logic Functioning bit
 (38 14)  (458 286)  (458 286)  LC_7 Logic Functioning bit
 (39 14)  (459 286)  (459 286)  LC_7 Logic Functioning bit
 (44 14)  (464 286)  (464 286)  LC_7 Logic Functioning bit
 (6 15)  (426 287)  (426 287)  routing T_8_17.sp4_v_t_44 <X> T_8_17.sp4_h_l_44
 (18 15)  (438 287)  (438 287)  routing T_8_17.sp4_h_l_16 <X> T_8_17.lc_trk_g3_5
 (40 15)  (460 287)  (460 287)  LC_7 Logic Functioning bit
 (41 15)  (461 287)  (461 287)  LC_7 Logic Functioning bit
 (42 15)  (462 287)  (462 287)  LC_7 Logic Functioning bit
 (43 15)  (463 287)  (463 287)  LC_7 Logic Functioning bit


LogicTile_9_17

 (14 0)  (488 272)  (488 272)  routing T_9_17.sp4_v_b_0 <X> T_9_17.lc_trk_g0_0
 (26 0)  (500 272)  (500 272)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (501 272)  (501 272)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 272)  (503 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 272)  (504 272)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (505 272)  (505 272)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (506 272)  (506 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (508 272)  (508 272)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (509 272)  (509 272)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.input_2_0
 (36 0)  (510 272)  (510 272)  LC_0 Logic Functioning bit
 (41 0)  (515 272)  (515 272)  LC_0 Logic Functioning bit
 (43 0)  (517 272)  (517 272)  LC_0 Logic Functioning bit
 (45 0)  (519 272)  (519 272)  LC_0 Logic Functioning bit
 (52 0)  (526 272)  (526 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (16 1)  (490 273)  (490 273)  routing T_9_17.sp4_v_b_0 <X> T_9_17.lc_trk_g0_0
 (17 1)  (491 273)  (491 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 1)  (500 273)  (500 273)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (502 273)  (502 273)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 273)  (503 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (505 273)  (505 273)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (506 273)  (506 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (510 273)  (510 273)  LC_0 Logic Functioning bit
 (43 1)  (517 273)  (517 273)  LC_0 Logic Functioning bit
 (0 2)  (474 274)  (474 274)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (475 274)  (475 274)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (476 274)  (476 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (490 274)  (490 274)  routing T_9_17.sp4_v_b_5 <X> T_9_17.lc_trk_g0_5
 (17 2)  (491 274)  (491 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (492 274)  (492 274)  routing T_9_17.sp4_v_b_5 <X> T_9_17.lc_trk_g0_5
 (28 2)  (502 274)  (502 274)  routing T_9_17.lc_trk_g2_0 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 274)  (503 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (505 274)  (505 274)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 274)  (506 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (507 274)  (507 274)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (509 274)  (509 274)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.input_2_1
 (40 2)  (514 274)  (514 274)  LC_1 Logic Functioning bit
 (45 2)  (519 274)  (519 274)  LC_1 Logic Functioning bit
 (0 3)  (474 275)  (474 275)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (15 3)  (489 275)  (489 275)  routing T_9_17.bot_op_4 <X> T_9_17.lc_trk_g0_4
 (17 3)  (491 275)  (491 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (502 275)  (502 275)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 275)  (503 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (506 275)  (506 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (507 275)  (507 275)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.input_2_1
 (37 3)  (511 275)  (511 275)  LC_1 Logic Functioning bit
 (39 3)  (513 275)  (513 275)  LC_1 Logic Functioning bit
 (40 3)  (514 275)  (514 275)  LC_1 Logic Functioning bit
 (42 3)  (516 275)  (516 275)  LC_1 Logic Functioning bit
 (48 3)  (522 275)  (522 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (525 275)  (525 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (474 276)  (474 276)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (1 4)  (475 276)  (475 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (499 276)  (499 276)  routing T_9_17.sp4_v_b_10 <X> T_9_17.lc_trk_g1_2
 (27 4)  (501 276)  (501 276)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (502 276)  (502 276)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 276)  (503 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 276)  (504 276)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (506 276)  (506 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 276)  (507 276)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (508 276)  (508 276)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (509 276)  (509 276)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.input_2_2
 (36 4)  (510 276)  (510 276)  LC_2 Logic Functioning bit
 (38 4)  (512 276)  (512 276)  LC_2 Logic Functioning bit
 (45 4)  (519 276)  (519 276)  LC_2 Logic Functioning bit
 (51 4)  (525 276)  (525 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (474 277)  (474 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (1 5)  (475 277)  (475 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (14 5)  (488 277)  (488 277)  routing T_9_17.sp4_r_v_b_24 <X> T_9_17.lc_trk_g1_0
 (17 5)  (491 277)  (491 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (496 277)  (496 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (497 277)  (497 277)  routing T_9_17.sp4_v_b_10 <X> T_9_17.lc_trk_g1_2
 (25 5)  (499 277)  (499 277)  routing T_9_17.sp4_v_b_10 <X> T_9_17.lc_trk_g1_2
 (27 5)  (501 277)  (501 277)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (502 277)  (502 277)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 277)  (503 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 277)  (504 277)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (505 277)  (505 277)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (506 277)  (506 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (507 277)  (507 277)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.input_2_2
 (34 5)  (508 277)  (508 277)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.input_2_2
 (35 5)  (509 277)  (509 277)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.input_2_2
 (36 5)  (510 277)  (510 277)  LC_2 Logic Functioning bit
 (37 5)  (511 277)  (511 277)  LC_2 Logic Functioning bit
 (38 5)  (512 277)  (512 277)  LC_2 Logic Functioning bit
 (51 5)  (525 277)  (525 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (482 278)  (482 278)  routing T_9_17.sp4_v_t_41 <X> T_9_17.sp4_h_l_41
 (9 6)  (483 278)  (483 278)  routing T_9_17.sp4_v_t_41 <X> T_9_17.sp4_h_l_41
 (25 6)  (499 278)  (499 278)  routing T_9_17.bnr_op_6 <X> T_9_17.lc_trk_g1_6
 (26 6)  (500 278)  (500 278)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (501 278)  (501 278)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (502 278)  (502 278)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 278)  (503 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (505 278)  (505 278)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 278)  (506 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (507 278)  (507 278)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (508 278)  (508 278)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (510 278)  (510 278)  LC_3 Logic Functioning bit
 (43 6)  (517 278)  (517 278)  LC_3 Logic Functioning bit
 (45 6)  (519 278)  (519 278)  LC_3 Logic Functioning bit
 (17 7)  (491 279)  (491 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (496 279)  (496 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (499 279)  (499 279)  routing T_9_17.bnr_op_6 <X> T_9_17.lc_trk_g1_6
 (26 7)  (500 279)  (500 279)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (501 279)  (501 279)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (502 279)  (502 279)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 279)  (503 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (505 279)  (505 279)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (506 279)  (506 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (508 279)  (508 279)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.input_2_3
 (35 7)  (509 279)  (509 279)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.input_2_3
 (36 7)  (510 279)  (510 279)  LC_3 Logic Functioning bit
 (37 7)  (511 279)  (511 279)  LC_3 Logic Functioning bit
 (42 7)  (516 279)  (516 279)  LC_3 Logic Functioning bit
 (51 7)  (525 279)  (525 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (488 280)  (488 280)  routing T_9_17.rgt_op_0 <X> T_9_17.lc_trk_g2_0
 (17 8)  (491 280)  (491 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 8)  (501 280)  (501 280)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 280)  (503 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 280)  (504 280)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (505 280)  (505 280)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 280)  (506 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (507 280)  (507 280)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (508 280)  (508 280)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (510 280)  (510 280)  LC_4 Logic Functioning bit
 (37 8)  (511 280)  (511 280)  LC_4 Logic Functioning bit
 (40 8)  (514 280)  (514 280)  LC_4 Logic Functioning bit
 (41 8)  (515 280)  (515 280)  LC_4 Logic Functioning bit
 (42 8)  (516 280)  (516 280)  LC_4 Logic Functioning bit
 (43 8)  (517 280)  (517 280)  LC_4 Logic Functioning bit
 (45 8)  (519 280)  (519 280)  LC_4 Logic Functioning bit
 (51 8)  (525 280)  (525 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (489 281)  (489 281)  routing T_9_17.rgt_op_0 <X> T_9_17.lc_trk_g2_0
 (17 9)  (491 281)  (491 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (501 281)  (501 281)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (502 281)  (502 281)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 281)  (503 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (505 281)  (505 281)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (506 281)  (506 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (510 281)  (510 281)  LC_4 Logic Functioning bit
 (37 9)  (511 281)  (511 281)  LC_4 Logic Functioning bit
 (41 9)  (515 281)  (515 281)  LC_4 Logic Functioning bit
 (42 9)  (516 281)  (516 281)  LC_4 Logic Functioning bit
 (43 9)  (517 281)  (517 281)  LC_4 Logic Functioning bit
 (14 10)  (488 282)  (488 282)  routing T_9_17.rgt_op_4 <X> T_9_17.lc_trk_g2_4
 (16 10)  (490 282)  (490 282)  routing T_9_17.sp4_v_t_16 <X> T_9_17.lc_trk_g2_5
 (17 10)  (491 282)  (491 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (492 282)  (492 282)  routing T_9_17.sp4_v_t_16 <X> T_9_17.lc_trk_g2_5
 (25 10)  (499 282)  (499 282)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (26 10)  (500 282)  (500 282)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (501 282)  (501 282)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (502 282)  (502 282)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 282)  (503 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (505 282)  (505 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 282)  (506 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (507 282)  (507 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (508 282)  (508 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (509 282)  (509 282)  routing T_9_17.lc_trk_g0_5 <X> T_9_17.input_2_5
 (36 10)  (510 282)  (510 282)  LC_5 Logic Functioning bit
 (43 10)  (517 282)  (517 282)  LC_5 Logic Functioning bit
 (45 10)  (519 282)  (519 282)  LC_5 Logic Functioning bit
 (51 10)  (525 282)  (525 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (489 283)  (489 283)  routing T_9_17.rgt_op_4 <X> T_9_17.lc_trk_g2_4
 (17 11)  (491 283)  (491 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (496 283)  (496 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (497 283)  (497 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (24 11)  (498 283)  (498 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (25 11)  (499 283)  (499 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (26 11)  (500 283)  (500 283)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (501 283)  (501 283)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (502 283)  (502 283)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 283)  (503 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (505 283)  (505 283)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (506 283)  (506 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (510 283)  (510 283)  LC_5 Logic Functioning bit
 (37 11)  (511 283)  (511 283)  LC_5 Logic Functioning bit
 (42 11)  (516 283)  (516 283)  LC_5 Logic Functioning bit
 (44 11)  (518 283)  (518 283)  LC_5 Logic Functioning bit
 (15 12)  (489 284)  (489 284)  routing T_9_17.rgt_op_1 <X> T_9_17.lc_trk_g3_1
 (17 12)  (491 284)  (491 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (492 284)  (492 284)  routing T_9_17.rgt_op_1 <X> T_9_17.lc_trk_g3_1
 (21 12)  (495 284)  (495 284)  routing T_9_17.rgt_op_3 <X> T_9_17.lc_trk_g3_3
 (22 12)  (496 284)  (496 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (498 284)  (498 284)  routing T_9_17.rgt_op_3 <X> T_9_17.lc_trk_g3_3
 (27 12)  (501 284)  (501 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 284)  (502 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 284)  (503 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 284)  (504 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (505 284)  (505 284)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 284)  (506 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 284)  (507 284)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 284)  (508 284)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (509 284)  (509 284)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.input_2_6
 (36 12)  (510 284)  (510 284)  LC_6 Logic Functioning bit
 (38 12)  (512 284)  (512 284)  LC_6 Logic Functioning bit
 (45 12)  (519 284)  (519 284)  LC_6 Logic Functioning bit
 (53 12)  (527 284)  (527 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (496 285)  (496 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (497 285)  (497 285)  routing T_9_17.sp12_v_t_9 <X> T_9_17.lc_trk_g3_2
 (27 13)  (501 285)  (501 285)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (502 285)  (502 285)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 285)  (503 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 285)  (504 285)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (506 285)  (506 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (507 285)  (507 285)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.input_2_6
 (34 13)  (508 285)  (508 285)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.input_2_6
 (35 13)  (509 285)  (509 285)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.input_2_6
 (36 13)  (510 285)  (510 285)  LC_6 Logic Functioning bit
 (37 13)  (511 285)  (511 285)  LC_6 Logic Functioning bit
 (38 13)  (512 285)  (512 285)  LC_6 Logic Functioning bit
 (52 13)  (526 285)  (526 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (475 286)  (475 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (21 14)  (495 286)  (495 286)  routing T_9_17.rgt_op_7 <X> T_9_17.lc_trk_g3_7
 (22 14)  (496 286)  (496 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (498 286)  (498 286)  routing T_9_17.rgt_op_7 <X> T_9_17.lc_trk_g3_7
 (25 14)  (499 286)  (499 286)  routing T_9_17.rgt_op_6 <X> T_9_17.lc_trk_g3_6
 (26 14)  (500 286)  (500 286)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (501 286)  (501 286)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 286)  (502 286)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 286)  (503 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (505 286)  (505 286)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 286)  (506 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (507 286)  (507 286)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (508 286)  (508 286)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (510 286)  (510 286)  LC_7 Logic Functioning bit
 (43 14)  (517 286)  (517 286)  LC_7 Logic Functioning bit
 (45 14)  (519 286)  (519 286)  LC_7 Logic Functioning bit
 (51 14)  (525 286)  (525 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (527 286)  (527 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (488 287)  (488 287)  routing T_9_17.sp4_r_v_b_44 <X> T_9_17.lc_trk_g3_4
 (17 15)  (491 287)  (491 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (496 287)  (496 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (498 287)  (498 287)  routing T_9_17.rgt_op_6 <X> T_9_17.lc_trk_g3_6
 (26 15)  (500 287)  (500 287)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (501 287)  (501 287)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (502 287)  (502 287)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 287)  (503 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (505 287)  (505 287)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (506 287)  (506 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (508 287)  (508 287)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.input_2_7
 (36 15)  (510 287)  (510 287)  LC_7 Logic Functioning bit
 (37 15)  (511 287)  (511 287)  LC_7 Logic Functioning bit
 (42 15)  (516 287)  (516 287)  LC_7 Logic Functioning bit
 (44 15)  (518 287)  (518 287)  LC_7 Logic Functioning bit
 (52 15)  (526 287)  (526 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_10_17

 (22 0)  (550 272)  (550 272)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (552 272)  (552 272)  routing T_10_17.bot_op_3 <X> T_10_17.lc_trk_g0_3
 (25 0)  (553 272)  (553 272)  routing T_10_17.sp4_v_b_2 <X> T_10_17.lc_trk_g0_2
 (26 0)  (554 272)  (554 272)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (557 272)  (557 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (559 272)  (559 272)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 272)  (560 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (562 272)  (562 272)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (563 272)  (563 272)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.input_2_0
 (22 1)  (550 273)  (550 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (551 273)  (551 273)  routing T_10_17.sp4_v_b_2 <X> T_10_17.lc_trk_g0_2
 (26 1)  (554 273)  (554 273)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 273)  (557 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (558 273)  (558 273)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (560 273)  (560 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (561 273)  (561 273)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.input_2_0
 (35 1)  (563 273)  (563 273)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.input_2_0
 (41 1)  (569 273)  (569 273)  LC_0 Logic Functioning bit
 (14 2)  (542 274)  (542 274)  routing T_10_17.sp4_v_b_4 <X> T_10_17.lc_trk_g0_4
 (17 2)  (545 274)  (545 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (550 274)  (550 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (552 274)  (552 274)  routing T_10_17.bot_op_7 <X> T_10_17.lc_trk_g0_7
 (27 2)  (555 274)  (555 274)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (556 274)  (556 274)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 274)  (557 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (558 274)  (558 274)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (559 274)  (559 274)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (560 274)  (560 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (42 2)  (570 274)  (570 274)  LC_1 Logic Functioning bit
 (16 3)  (544 275)  (544 275)  routing T_10_17.sp4_v_b_4 <X> T_10_17.lc_trk_g0_4
 (17 3)  (545 275)  (545 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 3)  (550 275)  (550 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (552 275)  (552 275)  routing T_10_17.bot_op_6 <X> T_10_17.lc_trk_g0_6
 (26 3)  (554 275)  (554 275)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (556 275)  (556 275)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 275)  (557 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (559 275)  (559 275)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (560 275)  (560 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (563 275)  (563 275)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.input_2_1
 (25 4)  (553 276)  (553 276)  routing T_10_17.sp4_v_b_2 <X> T_10_17.lc_trk_g1_2
 (26 4)  (554 276)  (554 276)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (555 276)  (555 276)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (556 276)  (556 276)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 276)  (557 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 276)  (558 276)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (559 276)  (559 276)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 276)  (560 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (568 276)  (568 276)  LC_2 Logic Functioning bit
 (42 4)  (570 276)  (570 276)  LC_2 Logic Functioning bit
 (50 4)  (578 276)  (578 276)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (550 277)  (550 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (551 277)  (551 277)  routing T_10_17.sp4_v_b_2 <X> T_10_17.lc_trk_g1_2
 (27 5)  (555 277)  (555 277)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 277)  (557 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (559 277)  (559 277)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (568 277)  (568 277)  LC_2 Logic Functioning bit
 (14 6)  (542 278)  (542 278)  routing T_10_17.sp4_v_b_4 <X> T_10_17.lc_trk_g1_4
 (17 6)  (545 278)  (545 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (554 278)  (554 278)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (36 6)  (564 278)  (564 278)  LC_3 Logic Functioning bit
 (37 6)  (565 278)  (565 278)  LC_3 Logic Functioning bit
 (38 6)  (566 278)  (566 278)  LC_3 Logic Functioning bit
 (41 6)  (569 278)  (569 278)  LC_3 Logic Functioning bit
 (42 6)  (570 278)  (570 278)  LC_3 Logic Functioning bit
 (43 6)  (571 278)  (571 278)  LC_3 Logic Functioning bit
 (50 6)  (578 278)  (578 278)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (580 278)  (580 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (16 7)  (544 279)  (544 279)  routing T_10_17.sp4_v_b_4 <X> T_10_17.lc_trk_g1_4
 (17 7)  (545 279)  (545 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (550 279)  (550 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (551 279)  (551 279)  routing T_10_17.sp4_v_b_22 <X> T_10_17.lc_trk_g1_6
 (24 7)  (552 279)  (552 279)  routing T_10_17.sp4_v_b_22 <X> T_10_17.lc_trk_g1_6
 (29 7)  (557 279)  (557 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (564 279)  (564 279)  LC_3 Logic Functioning bit
 (37 7)  (565 279)  (565 279)  LC_3 Logic Functioning bit
 (39 7)  (567 279)  (567 279)  LC_3 Logic Functioning bit
 (40 7)  (568 279)  (568 279)  LC_3 Logic Functioning bit
 (42 7)  (570 279)  (570 279)  LC_3 Logic Functioning bit
 (43 7)  (571 279)  (571 279)  LC_3 Logic Functioning bit
 (1 8)  (529 280)  (529 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_0 glb2local_1
 (22 8)  (550 280)  (550 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (551 280)  (551 280)  routing T_10_17.sp4_v_t_30 <X> T_10_17.lc_trk_g2_3
 (24 8)  (552 280)  (552 280)  routing T_10_17.sp4_v_t_30 <X> T_10_17.lc_trk_g2_3
 (26 8)  (554 280)  (554 280)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (555 280)  (555 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 280)  (557 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (558 280)  (558 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (560 280)  (560 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (562 280)  (562 280)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (563 280)  (563 280)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.input_2_4
 (37 8)  (565 280)  (565 280)  LC_4 Logic Functioning bit
 (40 8)  (568 280)  (568 280)  LC_4 Logic Functioning bit
 (42 8)  (570 280)  (570 280)  LC_4 Logic Functioning bit
 (15 9)  (543 281)  (543 281)  routing T_10_17.sp4_v_t_29 <X> T_10_17.lc_trk_g2_0
 (16 9)  (544 281)  (544 281)  routing T_10_17.sp4_v_t_29 <X> T_10_17.lc_trk_g2_0
 (17 9)  (545 281)  (545 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (554 281)  (554 281)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (557 281)  (557 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (559 281)  (559 281)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (560 281)  (560 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (561 281)  (561 281)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.input_2_4
 (34 9)  (562 281)  (562 281)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.input_2_4
 (35 9)  (563 281)  (563 281)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.input_2_4
 (36 9)  (564 281)  (564 281)  LC_4 Logic Functioning bit
 (43 9)  (571 281)  (571 281)  LC_4 Logic Functioning bit
 (11 10)  (539 282)  (539 282)  routing T_10_17.sp4_v_b_0 <X> T_10_17.sp4_v_t_45
 (13 10)  (541 282)  (541 282)  routing T_10_17.sp4_v_b_0 <X> T_10_17.sp4_v_t_45
 (29 10)  (557 282)  (557 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 282)  (558 282)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (560 282)  (560 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (563 282)  (563 282)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.input_2_5
 (40 10)  (568 282)  (568 282)  LC_5 Logic Functioning bit
 (42 10)  (570 282)  (570 282)  LC_5 Logic Functioning bit
 (22 11)  (550 283)  (550 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (551 283)  (551 283)  routing T_10_17.sp4_v_b_46 <X> T_10_17.lc_trk_g2_6
 (24 11)  (552 283)  (552 283)  routing T_10_17.sp4_v_b_46 <X> T_10_17.lc_trk_g2_6
 (26 11)  (554 283)  (554 283)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 283)  (557 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (559 283)  (559 283)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (560 283)  (560 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (561 283)  (561 283)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.input_2_5
 (34 11)  (562 283)  (562 283)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.input_2_5
 (35 11)  (563 283)  (563 283)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.input_2_5
 (39 11)  (567 283)  (567 283)  LC_5 Logic Functioning bit
 (40 11)  (568 283)  (568 283)  LC_5 Logic Functioning bit
 (42 11)  (570 283)  (570 283)  LC_5 Logic Functioning bit
 (26 12)  (554 284)  (554 284)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (555 284)  (555 284)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 284)  (557 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 284)  (558 284)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (559 284)  (559 284)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 284)  (560 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 284)  (561 284)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (562 284)  (562 284)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (564 284)  (564 284)  LC_6 Logic Functioning bit
 (37 12)  (565 284)  (565 284)  LC_6 Logic Functioning bit
 (38 12)  (566 284)  (566 284)  LC_6 Logic Functioning bit
 (39 12)  (567 284)  (567 284)  LC_6 Logic Functioning bit
 (42 12)  (570 284)  (570 284)  LC_6 Logic Functioning bit
 (50 12)  (578 284)  (578 284)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (554 285)  (554 285)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 285)  (557 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (558 285)  (558 285)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (564 285)  (564 285)  LC_6 Logic Functioning bit
 (37 13)  (565 285)  (565 285)  LC_6 Logic Functioning bit
 (38 13)  (566 285)  (566 285)  LC_6 Logic Functioning bit
 (39 13)  (567 285)  (567 285)  LC_6 Logic Functioning bit
 (41 13)  (569 285)  (569 285)  LC_6 Logic Functioning bit
 (43 13)  (571 285)  (571 285)  LC_6 Logic Functioning bit
 (14 14)  (542 286)  (542 286)  routing T_10_17.bnl_op_4 <X> T_10_17.lc_trk_g3_4
 (16 14)  (544 286)  (544 286)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g3_5
 (17 14)  (545 286)  (545 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (546 286)  (546 286)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g3_5
 (22 14)  (550 286)  (550 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (556 286)  (556 286)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 286)  (557 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (559 286)  (559 286)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (560 286)  (560 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (568 286)  (568 286)  LC_7 Logic Functioning bit
 (42 14)  (570 286)  (570 286)  LC_7 Logic Functioning bit
 (13 15)  (541 287)  (541 287)  routing T_10_17.sp4_v_b_6 <X> T_10_17.sp4_h_l_46
 (14 15)  (542 287)  (542 287)  routing T_10_17.bnl_op_4 <X> T_10_17.lc_trk_g3_4
 (17 15)  (545 287)  (545 287)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (546 287)  (546 287)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g3_5
 (22 15)  (550 287)  (550 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (551 287)  (551 287)  routing T_10_17.sp4_v_b_46 <X> T_10_17.lc_trk_g3_6
 (24 15)  (552 287)  (552 287)  routing T_10_17.sp4_v_b_46 <X> T_10_17.lc_trk_g3_6
 (40 15)  (568 287)  (568 287)  LC_7 Logic Functioning bit
 (42 15)  (570 287)  (570 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (0 2)  (694 274)  (694 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (695 274)  (695 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (696 274)  (696 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 275)  (694 275)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (14 5)  (708 277)  (708 277)  routing T_13_17.sp12_h_r_16 <X> T_13_17.lc_trk_g1_0
 (16 5)  (710 277)  (710 277)  routing T_13_17.sp12_h_r_16 <X> T_13_17.lc_trk_g1_0
 (17 5)  (711 277)  (711 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (31 6)  (725 278)  (725 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (726 278)  (726 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 278)  (727 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 278)  (730 278)  LC_3 Logic Functioning bit
 (37 6)  (731 278)  (731 278)  LC_3 Logic Functioning bit
 (38 6)  (732 278)  (732 278)  LC_3 Logic Functioning bit
 (39 6)  (733 278)  (733 278)  LC_3 Logic Functioning bit
 (45 6)  (739 278)  (739 278)  LC_3 Logic Functioning bit
 (31 7)  (725 279)  (725 279)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (730 279)  (730 279)  LC_3 Logic Functioning bit
 (37 7)  (731 279)  (731 279)  LC_3 Logic Functioning bit
 (38 7)  (732 279)  (732 279)  LC_3 Logic Functioning bit
 (39 7)  (733 279)  (733 279)  LC_3 Logic Functioning bit
 (51 7)  (745 279)  (745 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 10)  (719 282)  (719 282)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g2_6
 (22 11)  (716 283)  (716 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 12)  (726 284)  (726 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (728 284)  (728 284)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 284)  (730 284)  LC_6 Logic Functioning bit
 (37 12)  (731 284)  (731 284)  LC_6 Logic Functioning bit
 (38 12)  (732 284)  (732 284)  LC_6 Logic Functioning bit
 (39 12)  (733 284)  (733 284)  LC_6 Logic Functioning bit
 (45 12)  (739 284)  (739 284)  LC_6 Logic Functioning bit
 (36 13)  (730 285)  (730 285)  LC_6 Logic Functioning bit
 (37 13)  (731 285)  (731 285)  LC_6 Logic Functioning bit
 (38 13)  (732 285)  (732 285)  LC_6 Logic Functioning bit
 (39 13)  (733 285)  (733 285)  LC_6 Logic Functioning bit


LogicTile_17_17

 (3 3)  (913 275)  (913 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23


DSP_Tile_0_16

 (7 5)  (7 261)  (7 261)  Hard IP config bit: MULT1_bram_cbit_4



LogicTile_1_16

 (28 0)  (82 256)  (82 256)  routing T_1_16.lc_trk_g2_7 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 256)  (83 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 256)  (84 256)  routing T_1_16.lc_trk_g2_7 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 256)  (86 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 256)  (90 256)  LC_0 Logic Functioning bit
 (37 0)  (91 256)  (91 256)  LC_0 Logic Functioning bit
 (38 0)  (92 256)  (92 256)  LC_0 Logic Functioning bit
 (39 0)  (93 256)  (93 256)  LC_0 Logic Functioning bit
 (44 0)  (98 256)  (98 256)  LC_0 Logic Functioning bit
 (30 1)  (84 257)  (84 257)  routing T_1_16.lc_trk_g2_7 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (40 1)  (94 257)  (94 257)  LC_0 Logic Functioning bit
 (41 1)  (95 257)  (95 257)  LC_0 Logic Functioning bit
 (42 1)  (96 257)  (96 257)  LC_0 Logic Functioning bit
 (43 1)  (97 257)  (97 257)  LC_0 Logic Functioning bit
 (49 1)  (103 257)  (103 257)  Carry_In_Mux bit 

 (27 2)  (81 258)  (81 258)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 258)  (82 258)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 258)  (83 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 258)  (84 258)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 258)  (86 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 258)  (90 258)  LC_1 Logic Functioning bit
 (37 2)  (91 258)  (91 258)  LC_1 Logic Functioning bit
 (38 2)  (92 258)  (92 258)  LC_1 Logic Functioning bit
 (39 2)  (93 258)  (93 258)  LC_1 Logic Functioning bit
 (44 2)  (98 258)  (98 258)  LC_1 Logic Functioning bit
 (40 3)  (94 259)  (94 259)  LC_1 Logic Functioning bit
 (41 3)  (95 259)  (95 259)  LC_1 Logic Functioning bit
 (42 3)  (96 259)  (96 259)  LC_1 Logic Functioning bit
 (43 3)  (97 259)  (97 259)  LC_1 Logic Functioning bit
 (28 4)  (82 260)  (82 260)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 260)  (83 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 260)  (86 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (91 260)  (91 260)  LC_2 Logic Functioning bit
 (39 4)  (93 260)  (93 260)  LC_2 Logic Functioning bit
 (41 4)  (95 260)  (95 260)  LC_2 Logic Functioning bit
 (43 4)  (97 260)  (97 260)  LC_2 Logic Functioning bit
 (30 5)  (84 261)  (84 261)  routing T_1_16.lc_trk_g2_3 <X> T_1_16.wire_logic_cluster/lc_2/in_1
 (37 5)  (91 261)  (91 261)  LC_2 Logic Functioning bit
 (39 5)  (93 261)  (93 261)  LC_2 Logic Functioning bit
 (41 5)  (95 261)  (95 261)  LC_2 Logic Functioning bit
 (43 5)  (97 261)  (97 261)  LC_2 Logic Functioning bit
 (21 8)  (75 264)  (75 264)  routing T_1_16.rgt_op_3 <X> T_1_16.lc_trk_g2_3
 (22 8)  (76 264)  (76 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (78 264)  (78 264)  routing T_1_16.rgt_op_3 <X> T_1_16.lc_trk_g2_3
 (21 10)  (75 266)  (75 266)  routing T_1_16.rgt_op_7 <X> T_1_16.lc_trk_g2_7
 (22 10)  (76 266)  (76 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (78 266)  (78 266)  routing T_1_16.rgt_op_7 <X> T_1_16.lc_trk_g2_7
 (15 14)  (69 270)  (69 270)  routing T_1_16.rgt_op_5 <X> T_1_16.lc_trk_g3_5
 (17 14)  (71 270)  (71 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (72 270)  (72 270)  routing T_1_16.rgt_op_5 <X> T_1_16.lc_trk_g3_5


LogicTile_2_16

 (25 0)  (133 256)  (133 256)  routing T_2_16.lft_op_2 <X> T_2_16.lc_trk_g0_2
 (17 1)  (125 257)  (125 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (130 257)  (130 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (132 257)  (132 257)  routing T_2_16.lft_op_2 <X> T_2_16.lc_trk_g0_2
 (0 2)  (108 258)  (108 258)  routing T_2_16.glb_netwk_7 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (1 2)  (109 258)  (109 258)  routing T_2_16.glb_netwk_7 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (2 2)  (110 258)  (110 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (133 258)  (133 258)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g0_6
 (29 2)  (137 258)  (137 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 258)  (139 258)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 258)  (140 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (144 258)  (144 258)  LC_1 Logic Functioning bit
 (38 2)  (146 258)  (146 258)  LC_1 Logic Functioning bit
 (43 2)  (151 258)  (151 258)  LC_1 Logic Functioning bit
 (45 2)  (153 258)  (153 258)  LC_1 Logic Functioning bit
 (0 3)  (108 259)  (108 259)  routing T_2_16.glb_netwk_7 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (22 3)  (130 259)  (130 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (131 259)  (131 259)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g0_6
 (24 3)  (132 259)  (132 259)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g0_6
 (25 3)  (133 259)  (133 259)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g0_6
 (26 3)  (134 259)  (134 259)  routing T_2_16.lc_trk_g1_2 <X> T_2_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (135 259)  (135 259)  routing T_2_16.lc_trk_g1_2 <X> T_2_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 259)  (137 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 259)  (139 259)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 259)  (140 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (141 259)  (141 259)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.input_2_1
 (34 3)  (142 259)  (142 259)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.input_2_1
 (35 3)  (143 259)  (143 259)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.input_2_1
 (37 3)  (145 259)  (145 259)  LC_1 Logic Functioning bit
 (40 3)  (148 259)  (148 259)  LC_1 Logic Functioning bit
 (42 3)  (150 259)  (150 259)  LC_1 Logic Functioning bit
 (45 3)  (153 259)  (153 259)  LC_1 Logic Functioning bit
 (48 3)  (156 259)  (156 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (122 260)  (122 260)  routing T_2_16.lft_op_0 <X> T_2_16.lc_trk_g1_0
 (15 4)  (123 260)  (123 260)  routing T_2_16.lft_op_1 <X> T_2_16.lc_trk_g1_1
 (17 4)  (125 260)  (125 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (126 260)  (126 260)  routing T_2_16.lft_op_1 <X> T_2_16.lc_trk_g1_1
 (15 5)  (123 261)  (123 261)  routing T_2_16.lft_op_0 <X> T_2_16.lc_trk_g1_0
 (17 5)  (125 261)  (125 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (130 261)  (130 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (132 261)  (132 261)  routing T_2_16.top_op_2 <X> T_2_16.lc_trk_g1_2
 (25 5)  (133 261)  (133 261)  routing T_2_16.top_op_2 <X> T_2_16.lc_trk_g1_2
 (25 6)  (133 262)  (133 262)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g1_6
 (29 6)  (137 262)  (137 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 262)  (140 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (143 262)  (143 262)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.input_2_3
 (36 6)  (144 262)  (144 262)  LC_3 Logic Functioning bit
 (38 6)  (146 262)  (146 262)  LC_3 Logic Functioning bit
 (39 6)  (147 262)  (147 262)  LC_3 Logic Functioning bit
 (45 6)  (153 262)  (153 262)  LC_3 Logic Functioning bit
 (22 7)  (130 263)  (130 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (131 263)  (131 263)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g1_6
 (24 7)  (132 263)  (132 263)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g1_6
 (25 7)  (133 263)  (133 263)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g1_6
 (26 7)  (134 263)  (134 263)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (135 263)  (135 263)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (136 263)  (136 263)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 263)  (137 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (139 263)  (139 263)  routing T_2_16.lc_trk_g0_2 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (140 263)  (140 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (142 263)  (142 263)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.input_2_3
 (35 7)  (143 263)  (143 263)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.input_2_3
 (36 7)  (144 263)  (144 263)  LC_3 Logic Functioning bit
 (37 7)  (145 263)  (145 263)  LC_3 Logic Functioning bit
 (39 7)  (147 263)  (147 263)  LC_3 Logic Functioning bit
 (45 7)  (153 263)  (153 263)  LC_3 Logic Functioning bit
 (29 10)  (137 266)  (137 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 266)  (140 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 266)  (142 266)  routing T_2_16.lc_trk_g1_1 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 266)  (143 266)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.input_2_5
 (36 10)  (144 266)  (144 266)  LC_5 Logic Functioning bit
 (38 10)  (146 266)  (146 266)  LC_5 Logic Functioning bit
 (39 10)  (147 266)  (147 266)  LC_5 Logic Functioning bit
 (45 10)  (153 266)  (153 266)  LC_5 Logic Functioning bit
 (26 11)  (134 267)  (134 267)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (135 267)  (135 267)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 267)  (136 267)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 267)  (137 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (140 267)  (140 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (142 267)  (142 267)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.input_2_5
 (35 11)  (143 267)  (143 267)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.input_2_5
 (36 11)  (144 267)  (144 267)  LC_5 Logic Functioning bit
 (37 11)  (145 267)  (145 267)  LC_5 Logic Functioning bit
 (39 11)  (147 267)  (147 267)  LC_5 Logic Functioning bit
 (45 11)  (153 267)  (153 267)  LC_5 Logic Functioning bit
 (22 13)  (130 269)  (130 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (133 269)  (133 269)  routing T_2_16.sp4_r_v_b_42 <X> T_2_16.lc_trk_g3_2
 (1 14)  (109 270)  (109 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (29 14)  (137 270)  (137 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (139 270)  (139 270)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 270)  (140 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (144 270)  (144 270)  LC_7 Logic Functioning bit
 (42 14)  (150 270)  (150 270)  LC_7 Logic Functioning bit
 (43 14)  (151 270)  (151 270)  LC_7 Logic Functioning bit
 (45 14)  (153 270)  (153 270)  LC_7 Logic Functioning bit
 (26 15)  (134 271)  (134 271)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (135 271)  (135 271)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (136 271)  (136 271)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 271)  (137 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (139 271)  (139 271)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (140 271)  (140 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (142 271)  (142 271)  routing T_2_16.lc_trk_g1_0 <X> T_2_16.input_2_7
 (36 15)  (144 271)  (144 271)  LC_7 Logic Functioning bit
 (37 15)  (145 271)  (145 271)  LC_7 Logic Functioning bit
 (42 15)  (150 271)  (150 271)  LC_7 Logic Functioning bit
 (45 15)  (153 271)  (153 271)  LC_7 Logic Functioning bit


LogicTile_3_16

 (14 0)  (176 256)  (176 256)  routing T_3_16.wire_logic_cluster/lc_0/out <X> T_3_16.lc_trk_g0_0
 (17 0)  (179 256)  (179 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (183 256)  (183 256)  routing T_3_16.wire_logic_cluster/lc_3/out <X> T_3_16.lc_trk_g0_3
 (22 0)  (184 256)  (184 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (187 256)  (187 256)  routing T_3_16.wire_logic_cluster/lc_2/out <X> T_3_16.lc_trk_g0_2
 (27 0)  (189 256)  (189 256)  routing T_3_16.lc_trk_g1_6 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 256)  (191 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 256)  (192 256)  routing T_3_16.lc_trk_g1_6 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (193 256)  (193 256)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 256)  (194 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 256)  (195 256)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (202 256)  (202 256)  LC_0 Logic Functioning bit
 (41 0)  (203 256)  (203 256)  LC_0 Logic Functioning bit
 (42 0)  (204 256)  (204 256)  LC_0 Logic Functioning bit
 (43 0)  (205 256)  (205 256)  LC_0 Logic Functioning bit
 (44 0)  (206 256)  (206 256)  LC_0 Logic Functioning bit
 (17 1)  (179 257)  (179 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (180 257)  (180 257)  routing T_3_16.sp4_r_v_b_34 <X> T_3_16.lc_trk_g0_1
 (22 1)  (184 257)  (184 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (192 257)  (192 257)  routing T_3_16.lc_trk_g1_6 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (193 257)  (193 257)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 257)  (194 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (202 257)  (202 257)  LC_0 Logic Functioning bit
 (41 1)  (203 257)  (203 257)  LC_0 Logic Functioning bit
 (42 1)  (204 257)  (204 257)  LC_0 Logic Functioning bit
 (43 1)  (205 257)  (205 257)  LC_0 Logic Functioning bit
 (49 1)  (211 257)  (211 257)  Carry_In_Mux bit 

 (14 2)  (176 258)  (176 258)  routing T_3_16.wire_logic_cluster/lc_4/out <X> T_3_16.lc_trk_g0_4
 (17 2)  (179 258)  (179 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (180 258)  (180 258)  routing T_3_16.wire_logic_cluster/lc_5/out <X> T_3_16.lc_trk_g0_5
 (21 2)  (183 258)  (183 258)  routing T_3_16.wire_logic_cluster/lc_7/out <X> T_3_16.lc_trk_g0_7
 (22 2)  (184 258)  (184 258)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (187 258)  (187 258)  routing T_3_16.wire_logic_cluster/lc_6/out <X> T_3_16.lc_trk_g0_6
 (27 2)  (189 258)  (189 258)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 258)  (191 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 258)  (192 258)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 258)  (194 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 258)  (195 258)  routing T_3_16.lc_trk_g3_1 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 258)  (196 258)  routing T_3_16.lc_trk_g3_1 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (202 258)  (202 258)  LC_1 Logic Functioning bit
 (41 2)  (203 258)  (203 258)  LC_1 Logic Functioning bit
 (42 2)  (204 258)  (204 258)  LC_1 Logic Functioning bit
 (43 2)  (205 258)  (205 258)  LC_1 Logic Functioning bit
 (44 2)  (206 258)  (206 258)  LC_1 Logic Functioning bit
 (17 3)  (179 259)  (179 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (184 259)  (184 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (192 259)  (192 259)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (194 259)  (194 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (195 259)  (195 259)  routing T_3_16.lc_trk_g2_1 <X> T_3_16.input_2_1
 (40 3)  (202 259)  (202 259)  LC_1 Logic Functioning bit
 (41 3)  (203 259)  (203 259)  LC_1 Logic Functioning bit
 (42 3)  (204 259)  (204 259)  LC_1 Logic Functioning bit
 (43 3)  (205 259)  (205 259)  LC_1 Logic Functioning bit
 (17 4)  (179 260)  (179 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (28 4)  (190 260)  (190 260)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 260)  (191 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 260)  (194 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 260)  (195 260)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (196 260)  (196 260)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (202 260)  (202 260)  LC_2 Logic Functioning bit
 (41 4)  (203 260)  (203 260)  LC_2 Logic Functioning bit
 (42 4)  (204 260)  (204 260)  LC_2 Logic Functioning bit
 (43 4)  (205 260)  (205 260)  LC_2 Logic Functioning bit
 (44 4)  (206 260)  (206 260)  LC_2 Logic Functioning bit
 (30 5)  (192 261)  (192 261)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (193 261)  (193 261)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 261)  (194 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (197 261)  (197 261)  routing T_3_16.lc_trk_g0_2 <X> T_3_16.input_2_2
 (40 5)  (202 261)  (202 261)  LC_2 Logic Functioning bit
 (41 5)  (203 261)  (203 261)  LC_2 Logic Functioning bit
 (42 5)  (204 261)  (204 261)  LC_2 Logic Functioning bit
 (43 5)  (205 261)  (205 261)  LC_2 Logic Functioning bit
 (17 6)  (179 262)  (179 262)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (180 262)  (180 262)  routing T_3_16.bnr_op_5 <X> T_3_16.lc_trk_g1_5
 (21 6)  (183 262)  (183 262)  routing T_3_16.sp4_h_l_2 <X> T_3_16.lc_trk_g1_7
 (22 6)  (184 262)  (184 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (185 262)  (185 262)  routing T_3_16.sp4_h_l_2 <X> T_3_16.lc_trk_g1_7
 (24 6)  (186 262)  (186 262)  routing T_3_16.sp4_h_l_2 <X> T_3_16.lc_trk_g1_7
 (27 6)  (189 262)  (189 262)  routing T_3_16.lc_trk_g1_5 <X> T_3_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 262)  (191 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 262)  (192 262)  routing T_3_16.lc_trk_g1_5 <X> T_3_16.wire_logic_cluster/lc_3/in_1
 (37 6)  (199 262)  (199 262)  LC_3 Logic Functioning bit
 (39 6)  (201 262)  (201 262)  LC_3 Logic Functioning bit
 (40 6)  (202 262)  (202 262)  LC_3 Logic Functioning bit
 (42 6)  (204 262)  (204 262)  LC_3 Logic Functioning bit
 (44 6)  (206 262)  (206 262)  LC_3 Logic Functioning bit
 (18 7)  (180 263)  (180 263)  routing T_3_16.bnr_op_5 <X> T_3_16.lc_trk_g1_5
 (22 7)  (184 263)  (184 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (187 263)  (187 263)  routing T_3_16.sp4_r_v_b_30 <X> T_3_16.lc_trk_g1_6
 (27 7)  (189 263)  (189 263)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 263)  (190 263)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 263)  (191 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (194 263)  (194 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 263)  (197 263)  routing T_3_16.lc_trk_g0_3 <X> T_3_16.input_2_3
 (36 7)  (198 263)  (198 263)  LC_3 Logic Functioning bit
 (38 7)  (200 263)  (200 263)  LC_3 Logic Functioning bit
 (41 7)  (203 263)  (203 263)  LC_3 Logic Functioning bit
 (43 7)  (205 263)  (205 263)  LC_3 Logic Functioning bit
 (14 8)  (176 264)  (176 264)  routing T_3_16.rgt_op_0 <X> T_3_16.lc_trk_g2_0
 (17 8)  (179 264)  (179 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 264)  (180 264)  routing T_3_16.wire_logic_cluster/lc_1/out <X> T_3_16.lc_trk_g2_1
 (21 8)  (183 264)  (183 264)  routing T_3_16.rgt_op_3 <X> T_3_16.lc_trk_g2_3
 (22 8)  (184 264)  (184 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (186 264)  (186 264)  routing T_3_16.rgt_op_3 <X> T_3_16.lc_trk_g2_3
 (29 8)  (191 264)  (191 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (35 8)  (197 264)  (197 264)  routing T_3_16.lc_trk_g0_4 <X> T_3_16.input_2_4
 (37 8)  (199 264)  (199 264)  LC_4 Logic Functioning bit
 (39 8)  (201 264)  (201 264)  LC_4 Logic Functioning bit
 (40 8)  (202 264)  (202 264)  LC_4 Logic Functioning bit
 (42 8)  (204 264)  (204 264)  LC_4 Logic Functioning bit
 (44 8)  (206 264)  (206 264)  LC_4 Logic Functioning bit
 (15 9)  (177 265)  (177 265)  routing T_3_16.rgt_op_0 <X> T_3_16.lc_trk_g2_0
 (17 9)  (179 265)  (179 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (188 265)  (188 265)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (189 265)  (189 265)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (190 265)  (190 265)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 265)  (191 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (194 265)  (194 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (198 265)  (198 265)  LC_4 Logic Functioning bit
 (38 9)  (200 265)  (200 265)  LC_4 Logic Functioning bit
 (41 9)  (203 265)  (203 265)  LC_4 Logic Functioning bit
 (43 9)  (205 265)  (205 265)  LC_4 Logic Functioning bit
 (14 10)  (176 266)  (176 266)  routing T_3_16.bnl_op_4 <X> T_3_16.lc_trk_g2_4
 (21 10)  (183 266)  (183 266)  routing T_3_16.bnl_op_7 <X> T_3_16.lc_trk_g2_7
 (22 10)  (184 266)  (184 266)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (28 10)  (190 266)  (190 266)  routing T_3_16.lc_trk_g2_0 <X> T_3_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 266)  (191 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 266)  (193 266)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 266)  (194 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 266)  (195 266)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 266)  (196 266)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 266)  (197 266)  routing T_3_16.lc_trk_g0_5 <X> T_3_16.input_2_5
 (40 10)  (202 266)  (202 266)  LC_5 Logic Functioning bit
 (41 10)  (203 266)  (203 266)  LC_5 Logic Functioning bit
 (42 10)  (204 266)  (204 266)  LC_5 Logic Functioning bit
 (43 10)  (205 266)  (205 266)  LC_5 Logic Functioning bit
 (44 10)  (206 266)  (206 266)  LC_5 Logic Functioning bit
 (14 11)  (176 267)  (176 267)  routing T_3_16.bnl_op_4 <X> T_3_16.lc_trk_g2_4
 (17 11)  (179 267)  (179 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (183 267)  (183 267)  routing T_3_16.bnl_op_7 <X> T_3_16.lc_trk_g2_7
 (32 11)  (194 267)  (194 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (202 267)  (202 267)  LC_5 Logic Functioning bit
 (41 11)  (203 267)  (203 267)  LC_5 Logic Functioning bit
 (42 11)  (204 267)  (204 267)  LC_5 Logic Functioning bit
 (43 11)  (205 267)  (205 267)  LC_5 Logic Functioning bit
 (14 12)  (176 268)  (176 268)  routing T_3_16.bnl_op_0 <X> T_3_16.lc_trk_g3_0
 (17 12)  (179 268)  (179 268)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (180 268)  (180 268)  routing T_3_16.bnl_op_1 <X> T_3_16.lc_trk_g3_1
 (21 12)  (183 268)  (183 268)  routing T_3_16.bnl_op_3 <X> T_3_16.lc_trk_g3_3
 (22 12)  (184 268)  (184 268)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (187 268)  (187 268)  routing T_3_16.bnl_op_2 <X> T_3_16.lc_trk_g3_2
 (27 12)  (189 268)  (189 268)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 268)  (190 268)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 268)  (191 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 268)  (192 268)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (193 268)  (193 268)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 268)  (194 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 268)  (195 268)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 268)  (196 268)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (197 268)  (197 268)  routing T_3_16.lc_trk_g0_6 <X> T_3_16.input_2_6
 (40 12)  (202 268)  (202 268)  LC_6 Logic Functioning bit
 (41 12)  (203 268)  (203 268)  LC_6 Logic Functioning bit
 (42 12)  (204 268)  (204 268)  LC_6 Logic Functioning bit
 (43 12)  (205 268)  (205 268)  LC_6 Logic Functioning bit
 (44 12)  (206 268)  (206 268)  LC_6 Logic Functioning bit
 (9 13)  (171 269)  (171 269)  routing T_3_16.sp4_v_t_47 <X> T_3_16.sp4_v_b_10
 (14 13)  (176 269)  (176 269)  routing T_3_16.bnl_op_0 <X> T_3_16.lc_trk_g3_0
 (17 13)  (179 269)  (179 269)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (180 269)  (180 269)  routing T_3_16.bnl_op_1 <X> T_3_16.lc_trk_g3_1
 (21 13)  (183 269)  (183 269)  routing T_3_16.bnl_op_3 <X> T_3_16.lc_trk_g3_3
 (22 13)  (184 269)  (184 269)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (187 269)  (187 269)  routing T_3_16.bnl_op_2 <X> T_3_16.lc_trk_g3_2
 (31 13)  (193 269)  (193 269)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 269)  (194 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (197 269)  (197 269)  routing T_3_16.lc_trk_g0_6 <X> T_3_16.input_2_6
 (40 13)  (202 269)  (202 269)  LC_6 Logic Functioning bit
 (41 13)  (203 269)  (203 269)  LC_6 Logic Functioning bit
 (42 13)  (204 269)  (204 269)  LC_6 Logic Functioning bit
 (43 13)  (205 269)  (205 269)  LC_6 Logic Functioning bit
 (17 14)  (179 270)  (179 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (180 270)  (180 270)  routing T_3_16.bnl_op_5 <X> T_3_16.lc_trk_g3_5
 (25 14)  (187 270)  (187 270)  routing T_3_16.bnl_op_6 <X> T_3_16.lc_trk_g3_6
 (27 14)  (189 270)  (189 270)  routing T_3_16.lc_trk_g1_1 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 270)  (191 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 270)  (193 270)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 270)  (194 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 270)  (195 270)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 270)  (197 270)  routing T_3_16.lc_trk_g0_7 <X> T_3_16.input_2_7
 (40 14)  (202 270)  (202 270)  LC_7 Logic Functioning bit
 (41 14)  (203 270)  (203 270)  LC_7 Logic Functioning bit
 (42 14)  (204 270)  (204 270)  LC_7 Logic Functioning bit
 (43 14)  (205 270)  (205 270)  LC_7 Logic Functioning bit
 (44 14)  (206 270)  (206 270)  LC_7 Logic Functioning bit
 (14 15)  (176 271)  (176 271)  routing T_3_16.sp4_r_v_b_44 <X> T_3_16.lc_trk_g3_4
 (17 15)  (179 271)  (179 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (180 271)  (180 271)  routing T_3_16.bnl_op_5 <X> T_3_16.lc_trk_g3_5
 (22 15)  (184 271)  (184 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (187 271)  (187 271)  routing T_3_16.bnl_op_6 <X> T_3_16.lc_trk_g3_6
 (32 15)  (194 271)  (194 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (197 271)  (197 271)  routing T_3_16.lc_trk_g0_7 <X> T_3_16.input_2_7
 (40 15)  (202 271)  (202 271)  LC_7 Logic Functioning bit
 (41 15)  (203 271)  (203 271)  LC_7 Logic Functioning bit
 (42 15)  (204 271)  (204 271)  LC_7 Logic Functioning bit
 (43 15)  (205 271)  (205 271)  LC_7 Logic Functioning bit


LogicTile_4_16

 (27 0)  (243 256)  (243 256)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 256)  (244 256)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 256)  (245 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 256)  (248 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 256)  (249 256)  routing T_4_16.lc_trk_g3_0 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (250 256)  (250 256)  routing T_4_16.lc_trk_g3_0 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 256)  (252 256)  LC_0 Logic Functioning bit
 (37 0)  (253 256)  (253 256)  LC_0 Logic Functioning bit
 (38 0)  (254 256)  (254 256)  LC_0 Logic Functioning bit
 (39 0)  (255 256)  (255 256)  LC_0 Logic Functioning bit
 (45 0)  (261 256)  (261 256)  LC_0 Logic Functioning bit
 (26 1)  (242 257)  (242 257)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (243 257)  (243 257)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (244 257)  (244 257)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 257)  (245 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (246 257)  (246 257)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (252 257)  (252 257)  LC_0 Logic Functioning bit
 (37 1)  (253 257)  (253 257)  LC_0 Logic Functioning bit
 (38 1)  (254 257)  (254 257)  LC_0 Logic Functioning bit
 (39 1)  (255 257)  (255 257)  LC_0 Logic Functioning bit
 (40 1)  (256 257)  (256 257)  LC_0 Logic Functioning bit
 (42 1)  (258 257)  (258 257)  LC_0 Logic Functioning bit
 (45 1)  (261 257)  (261 257)  LC_0 Logic Functioning bit
 (0 2)  (216 258)  (216 258)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (1 2)  (217 258)  (217 258)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (2 2)  (218 258)  (218 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (247 258)  (247 258)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 258)  (248 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 258)  (249 258)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 258)  (252 258)  LC_1 Logic Functioning bit
 (38 2)  (254 258)  (254 258)  LC_1 Logic Functioning bit
 (45 2)  (261 258)  (261 258)  LC_1 Logic Functioning bit
 (0 3)  (216 259)  (216 259)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (26 3)  (242 259)  (242 259)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 259)  (244 259)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 259)  (245 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (253 259)  (253 259)  LC_1 Logic Functioning bit
 (39 3)  (255 259)  (255 259)  LC_1 Logic Functioning bit
 (45 3)  (261 259)  (261 259)  LC_1 Logic Functioning bit
 (51 3)  (267 259)  (267 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (217 260)  (217 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (238 260)  (238 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (239 260)  (239 260)  routing T_4_16.sp4_h_r_3 <X> T_4_16.lc_trk_g1_3
 (24 4)  (240 260)  (240 260)  routing T_4_16.sp4_h_r_3 <X> T_4_16.lc_trk_g1_3
 (31 4)  (247 260)  (247 260)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 260)  (248 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 260)  (249 260)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 260)  (252 260)  LC_2 Logic Functioning bit
 (37 4)  (253 260)  (253 260)  LC_2 Logic Functioning bit
 (38 4)  (254 260)  (254 260)  LC_2 Logic Functioning bit
 (39 4)  (255 260)  (255 260)  LC_2 Logic Functioning bit
 (45 4)  (261 260)  (261 260)  LC_2 Logic Functioning bit
 (0 5)  (216 261)  (216 261)  routing T_4_16.lc_trk_g1_3 <X> T_4_16.wire_logic_cluster/lc_7/cen
 (1 5)  (217 261)  (217 261)  routing T_4_16.lc_trk_g1_3 <X> T_4_16.wire_logic_cluster/lc_7/cen
 (4 5)  (220 261)  (220 261)  routing T_4_16.sp4_v_t_47 <X> T_4_16.sp4_h_r_3
 (21 5)  (237 261)  (237 261)  routing T_4_16.sp4_h_r_3 <X> T_4_16.lc_trk_g1_3
 (31 5)  (247 261)  (247 261)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (252 261)  (252 261)  LC_2 Logic Functioning bit
 (37 5)  (253 261)  (253 261)  LC_2 Logic Functioning bit
 (38 5)  (254 261)  (254 261)  LC_2 Logic Functioning bit
 (39 5)  (255 261)  (255 261)  LC_2 Logic Functioning bit
 (45 5)  (261 261)  (261 261)  LC_2 Logic Functioning bit
 (32 6)  (248 262)  (248 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 262)  (249 262)  routing T_4_16.lc_trk_g3_1 <X> T_4_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (250 262)  (250 262)  routing T_4_16.lc_trk_g3_1 <X> T_4_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 262)  (252 262)  LC_3 Logic Functioning bit
 (38 6)  (254 262)  (254 262)  LC_3 Logic Functioning bit
 (45 6)  (261 262)  (261 262)  LC_3 Logic Functioning bit
 (26 7)  (242 263)  (242 263)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (244 263)  (244 263)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 263)  (245 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (253 263)  (253 263)  LC_3 Logic Functioning bit
 (39 7)  (255 263)  (255 263)  LC_3 Logic Functioning bit
 (45 7)  (261 263)  (261 263)  LC_3 Logic Functioning bit
 (4 8)  (220 264)  (220 264)  routing T_4_16.sp4_v_t_47 <X> T_4_16.sp4_v_b_6
 (6 8)  (222 264)  (222 264)  routing T_4_16.sp4_v_t_47 <X> T_4_16.sp4_v_b_6
 (15 8)  (231 264)  (231 264)  routing T_4_16.sp4_v_t_28 <X> T_4_16.lc_trk_g2_1
 (16 8)  (232 264)  (232 264)  routing T_4_16.sp4_v_t_28 <X> T_4_16.lc_trk_g2_1
 (17 8)  (233 264)  (233 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (238 264)  (238 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (239 264)  (239 264)  routing T_4_16.sp12_v_b_19 <X> T_4_16.lc_trk_g2_3
 (32 8)  (248 264)  (248 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 264)  (249 264)  routing T_4_16.lc_trk_g2_1 <X> T_4_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 264)  (252 264)  LC_4 Logic Functioning bit
 (37 8)  (253 264)  (253 264)  LC_4 Logic Functioning bit
 (38 8)  (254 264)  (254 264)  LC_4 Logic Functioning bit
 (39 8)  (255 264)  (255 264)  LC_4 Logic Functioning bit
 (45 8)  (261 264)  (261 264)  LC_4 Logic Functioning bit
 (21 9)  (237 265)  (237 265)  routing T_4_16.sp12_v_b_19 <X> T_4_16.lc_trk_g2_3
 (36 9)  (252 265)  (252 265)  LC_4 Logic Functioning bit
 (37 9)  (253 265)  (253 265)  LC_4 Logic Functioning bit
 (38 9)  (254 265)  (254 265)  LC_4 Logic Functioning bit
 (39 9)  (255 265)  (255 265)  LC_4 Logic Functioning bit
 (45 9)  (261 265)  (261 265)  LC_4 Logic Functioning bit
 (14 10)  (230 266)  (230 266)  routing T_4_16.sp4_v_t_17 <X> T_4_16.lc_trk_g2_4
 (22 10)  (238 266)  (238 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (239 266)  (239 266)  routing T_4_16.sp4_v_b_47 <X> T_4_16.lc_trk_g2_7
 (24 10)  (240 266)  (240 266)  routing T_4_16.sp4_v_b_47 <X> T_4_16.lc_trk_g2_7
 (31 10)  (247 266)  (247 266)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 266)  (248 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 266)  (249 266)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (250 266)  (250 266)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 266)  (252 266)  LC_5 Logic Functioning bit
 (38 10)  (254 266)  (254 266)  LC_5 Logic Functioning bit
 (45 10)  (261 266)  (261 266)  LC_5 Logic Functioning bit
 (46 10)  (262 266)  (262 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (16 11)  (232 267)  (232 267)  routing T_4_16.sp4_v_t_17 <X> T_4_16.lc_trk_g2_4
 (17 11)  (233 267)  (233 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (238 267)  (238 267)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (239 267)  (239 267)  routing T_4_16.sp12_v_t_21 <X> T_4_16.lc_trk_g2_6
 (25 11)  (241 267)  (241 267)  routing T_4_16.sp12_v_t_21 <X> T_4_16.lc_trk_g2_6
 (26 11)  (242 267)  (242 267)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 267)  (244 267)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 267)  (245 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (253 267)  (253 267)  LC_5 Logic Functioning bit
 (39 11)  (255 267)  (255 267)  LC_5 Logic Functioning bit
 (45 11)  (261 267)  (261 267)  LC_5 Logic Functioning bit
 (16 12)  (232 268)  (232 268)  routing T_4_16.sp4_v_t_12 <X> T_4_16.lc_trk_g3_1
 (17 12)  (233 268)  (233 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (234 268)  (234 268)  routing T_4_16.sp4_v_t_12 <X> T_4_16.lc_trk_g3_1
 (22 12)  (238 268)  (238 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (32 12)  (248 268)  (248 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 268)  (249 268)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 268)  (250 268)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 268)  (252 268)  LC_6 Logic Functioning bit
 (38 12)  (254 268)  (254 268)  LC_6 Logic Functioning bit
 (45 12)  (261 268)  (261 268)  LC_6 Logic Functioning bit
 (51 12)  (267 268)  (267 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (9 13)  (225 269)  (225 269)  routing T_4_16.sp4_v_t_47 <X> T_4_16.sp4_v_b_10
 (15 13)  (231 269)  (231 269)  routing T_4_16.sp4_v_t_29 <X> T_4_16.lc_trk_g3_0
 (16 13)  (232 269)  (232 269)  routing T_4_16.sp4_v_t_29 <X> T_4_16.lc_trk_g3_0
 (17 13)  (233 269)  (233 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (237 269)  (237 269)  routing T_4_16.sp4_r_v_b_43 <X> T_4_16.lc_trk_g3_3
 (22 13)  (238 269)  (238 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (239 269)  (239 269)  routing T_4_16.sp4_v_b_42 <X> T_4_16.lc_trk_g3_2
 (24 13)  (240 269)  (240 269)  routing T_4_16.sp4_v_b_42 <X> T_4_16.lc_trk_g3_2
 (26 13)  (242 269)  (242 269)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (243 269)  (243 269)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 269)  (244 269)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 269)  (245 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (247 269)  (247 269)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (253 269)  (253 269)  LC_6 Logic Functioning bit
 (39 13)  (255 269)  (255 269)  LC_6 Logic Functioning bit
 (45 13)  (261 269)  (261 269)  LC_6 Logic Functioning bit
 (1 14)  (217 270)  (217 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (16 14)  (232 270)  (232 270)  routing T_4_16.sp12_v_t_10 <X> T_4_16.lc_trk_g3_5
 (17 14)  (233 270)  (233 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (26 14)  (242 270)  (242 270)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (244 270)  (244 270)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 270)  (245 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 270)  (246 270)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 270)  (248 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 270)  (249 270)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (250 270)  (250 270)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 270)  (252 270)  LC_7 Logic Functioning bit
 (38 14)  (254 270)  (254 270)  LC_7 Logic Functioning bit
 (39 14)  (255 270)  (255 270)  LC_7 Logic Functioning bit
 (40 14)  (256 270)  (256 270)  LC_7 Logic Functioning bit
 (41 14)  (257 270)  (257 270)  LC_7 Logic Functioning bit
 (43 14)  (259 270)  (259 270)  LC_7 Logic Functioning bit
 (45 14)  (261 270)  (261 270)  LC_7 Logic Functioning bit
 (14 15)  (230 271)  (230 271)  routing T_4_16.sp4_r_v_b_44 <X> T_4_16.lc_trk_g3_4
 (17 15)  (233 271)  (233 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (243 271)  (243 271)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 271)  (244 271)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 271)  (245 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 271)  (246 271)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (247 271)  (247 271)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (248 271)  (248 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (249 271)  (249 271)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.input_2_7
 (35 15)  (251 271)  (251 271)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.input_2_7
 (37 15)  (253 271)  (253 271)  LC_7 Logic Functioning bit
 (38 15)  (254 271)  (254 271)  LC_7 Logic Functioning bit
 (39 15)  (255 271)  (255 271)  LC_7 Logic Functioning bit
 (40 15)  (256 271)  (256 271)  LC_7 Logic Functioning bit
 (42 15)  (258 271)  (258 271)  LC_7 Logic Functioning bit
 (45 15)  (261 271)  (261 271)  LC_7 Logic Functioning bit
 (51 15)  (267 271)  (267 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_16

 (15 0)  (285 256)  (285 256)  routing T_5_16.sp4_h_r_1 <X> T_5_16.lc_trk_g0_1
 (16 0)  (286 256)  (286 256)  routing T_5_16.sp4_h_r_1 <X> T_5_16.lc_trk_g0_1
 (17 0)  (287 256)  (287 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (292 256)  (292 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (293 256)  (293 256)  routing T_5_16.sp4_h_r_3 <X> T_5_16.lc_trk_g0_3
 (24 0)  (294 256)  (294 256)  routing T_5_16.sp4_h_r_3 <X> T_5_16.lc_trk_g0_3
 (18 1)  (288 257)  (288 257)  routing T_5_16.sp4_h_r_1 <X> T_5_16.lc_trk_g0_1
 (21 1)  (291 257)  (291 257)  routing T_5_16.sp4_h_r_3 <X> T_5_16.lc_trk_g0_3
 (0 2)  (270 258)  (270 258)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (1 2)  (271 258)  (271 258)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (2 2)  (272 258)  (272 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (284 258)  (284 258)  routing T_5_16.sp4_h_l_9 <X> T_5_16.lc_trk_g0_4
 (25 2)  (295 258)  (295 258)  routing T_5_16.sp4_h_l_11 <X> T_5_16.lc_trk_g0_6
 (0 3)  (270 259)  (270 259)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (8 3)  (278 259)  (278 259)  routing T_5_16.sp4_h_r_1 <X> T_5_16.sp4_v_t_36
 (9 3)  (279 259)  (279 259)  routing T_5_16.sp4_h_r_1 <X> T_5_16.sp4_v_t_36
 (14 3)  (284 259)  (284 259)  routing T_5_16.sp4_h_l_9 <X> T_5_16.lc_trk_g0_4
 (15 3)  (285 259)  (285 259)  routing T_5_16.sp4_h_l_9 <X> T_5_16.lc_trk_g0_4
 (16 3)  (286 259)  (286 259)  routing T_5_16.sp4_h_l_9 <X> T_5_16.lc_trk_g0_4
 (17 3)  (287 259)  (287 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (292 259)  (292 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (293 259)  (293 259)  routing T_5_16.sp4_h_l_11 <X> T_5_16.lc_trk_g0_6
 (24 3)  (294 259)  (294 259)  routing T_5_16.sp4_h_l_11 <X> T_5_16.lc_trk_g0_6
 (25 3)  (295 259)  (295 259)  routing T_5_16.sp4_h_l_11 <X> T_5_16.lc_trk_g0_6
 (0 4)  (270 260)  (270 260)  routing T_5_16.lc_trk_g2_2 <X> T_5_16.wire_logic_cluster/lc_7/cen
 (1 4)  (271 260)  (271 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (271 261)  (271 261)  routing T_5_16.lc_trk_g2_2 <X> T_5_16.wire_logic_cluster/lc_7/cen
 (11 6)  (281 262)  (281 262)  routing T_5_16.sp4_h_r_11 <X> T_5_16.sp4_v_t_40
 (13 6)  (283 262)  (283 262)  routing T_5_16.sp4_h_r_11 <X> T_5_16.sp4_v_t_40
 (22 6)  (292 262)  (292 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (293 262)  (293 262)  routing T_5_16.sp4_h_r_7 <X> T_5_16.lc_trk_g1_7
 (24 6)  (294 262)  (294 262)  routing T_5_16.sp4_h_r_7 <X> T_5_16.lc_trk_g1_7
 (12 7)  (282 263)  (282 263)  routing T_5_16.sp4_h_r_11 <X> T_5_16.sp4_v_t_40
 (21 7)  (291 263)  (291 263)  routing T_5_16.sp4_h_r_7 <X> T_5_16.lc_trk_g1_7
 (25 8)  (295 264)  (295 264)  routing T_5_16.sp4_v_t_23 <X> T_5_16.lc_trk_g2_2
 (22 9)  (292 265)  (292 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (293 265)  (293 265)  routing T_5_16.sp4_v_t_23 <X> T_5_16.lc_trk_g2_2
 (25 9)  (295 265)  (295 265)  routing T_5_16.sp4_v_t_23 <X> T_5_16.lc_trk_g2_2
 (22 10)  (292 266)  (292 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (296 266)  (296 266)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 266)  (297 266)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 266)  (299 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 266)  (300 266)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (301 266)  (301 266)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 266)  (302 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (306 266)  (306 266)  LC_5 Logic Functioning bit
 (38 10)  (308 266)  (308 266)  LC_5 Logic Functioning bit
 (41 10)  (311 266)  (311 266)  LC_5 Logic Functioning bit
 (43 10)  (313 266)  (313 266)  LC_5 Logic Functioning bit
 (45 10)  (315 266)  (315 266)  LC_5 Logic Functioning bit
 (21 11)  (291 267)  (291 267)  routing T_5_16.sp4_r_v_b_39 <X> T_5_16.lc_trk_g2_7
 (26 11)  (296 267)  (296 267)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (298 267)  (298 267)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 267)  (299 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 267)  (300 267)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (306 267)  (306 267)  LC_5 Logic Functioning bit
 (38 11)  (308 267)  (308 267)  LC_5 Logic Functioning bit
 (45 11)  (315 267)  (315 267)  LC_5 Logic Functioning bit
 (26 12)  (296 268)  (296 268)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (298 268)  (298 268)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 268)  (299 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 268)  (300 268)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 268)  (302 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (306 268)  (306 268)  LC_6 Logic Functioning bit
 (38 12)  (308 268)  (308 268)  LC_6 Logic Functioning bit
 (45 12)  (315 268)  (315 268)  LC_6 Logic Functioning bit
 (29 13)  (299 269)  (299 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 269)  (300 269)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (301 269)  (301 269)  routing T_5_16.lc_trk_g0_3 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (306 269)  (306 269)  LC_6 Logic Functioning bit
 (37 13)  (307 269)  (307 269)  LC_6 Logic Functioning bit
 (38 13)  (308 269)  (308 269)  LC_6 Logic Functioning bit
 (39 13)  (309 269)  (309 269)  LC_6 Logic Functioning bit
 (45 13)  (315 269)  (315 269)  LC_6 Logic Functioning bit
 (1 14)  (271 270)  (271 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (4 14)  (274 270)  (274 270)  routing T_5_16.sp4_h_r_3 <X> T_5_16.sp4_v_t_44
 (6 14)  (276 270)  (276 270)  routing T_5_16.sp4_h_r_3 <X> T_5_16.sp4_v_t_44
 (12 14)  (282 270)  (282 270)  routing T_5_16.sp4_v_b_11 <X> T_5_16.sp4_h_l_46
 (26 14)  (296 270)  (296 270)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (299 270)  (299 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 270)  (300 270)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (301 270)  (301 270)  routing T_5_16.lc_trk_g0_6 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 270)  (302 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (306 270)  (306 270)  LC_7 Logic Functioning bit
 (37 14)  (307 270)  (307 270)  LC_7 Logic Functioning bit
 (38 14)  (308 270)  (308 270)  LC_7 Logic Functioning bit
 (39 14)  (309 270)  (309 270)  LC_7 Logic Functioning bit
 (43 14)  (313 270)  (313 270)  LC_7 Logic Functioning bit
 (45 14)  (315 270)  (315 270)  LC_7 Logic Functioning bit
 (5 15)  (275 271)  (275 271)  routing T_5_16.sp4_h_r_3 <X> T_5_16.sp4_v_t_44
 (26 15)  (296 271)  (296 271)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 271)  (298 271)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 271)  (299 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (301 271)  (301 271)  routing T_5_16.lc_trk_g0_6 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 271)  (302 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (306 271)  (306 271)  LC_7 Logic Functioning bit
 (37 15)  (307 271)  (307 271)  LC_7 Logic Functioning bit
 (38 15)  (308 271)  (308 271)  LC_7 Logic Functioning bit
 (39 15)  (309 271)  (309 271)  LC_7 Logic Functioning bit
 (42 15)  (312 271)  (312 271)  LC_7 Logic Functioning bit
 (43 15)  (313 271)  (313 271)  LC_7 Logic Functioning bit
 (45 15)  (315 271)  (315 271)  LC_7 Logic Functioning bit
 (53 15)  (323 271)  (323 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_6_16

 (6 6)  (330 262)  (330 262)  routing T_6_16.sp4_v_b_0 <X> T_6_16.sp4_v_t_38
 (5 7)  (329 263)  (329 263)  routing T_6_16.sp4_v_b_0 <X> T_6_16.sp4_v_t_38


LogicTile_8_16

 (27 0)  (447 256)  (447 256)  routing T_8_16.lc_trk_g3_0 <X> T_8_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 256)  (448 256)  routing T_8_16.lc_trk_g3_0 <X> T_8_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 256)  (449 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 256)  (452 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (457 256)  (457 256)  LC_0 Logic Functioning bit
 (39 0)  (459 256)  (459 256)  LC_0 Logic Functioning bit
 (44 0)  (464 256)  (464 256)  LC_0 Logic Functioning bit
 (45 0)  (465 256)  (465 256)  LC_0 Logic Functioning bit
 (28 1)  (448 257)  (448 257)  routing T_8_16.lc_trk_g2_0 <X> T_8_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 257)  (449 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (41 1)  (461 257)  (461 257)  LC_0 Logic Functioning bit
 (43 1)  (463 257)  (463 257)  LC_0 Logic Functioning bit
 (45 1)  (465 257)  (465 257)  LC_0 Logic Functioning bit
 (49 1)  (469 257)  (469 257)  Carry_In_Mux bit 

 (0 2)  (420 258)  (420 258)  routing T_8_16.glb_netwk_7 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (1 2)  (421 258)  (421 258)  routing T_8_16.glb_netwk_7 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (2 2)  (422 258)  (422 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (447 258)  (447 258)  routing T_8_16.lc_trk_g3_1 <X> T_8_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 258)  (448 258)  routing T_8_16.lc_trk_g3_1 <X> T_8_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 258)  (449 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 258)  (452 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (457 258)  (457 258)  LC_1 Logic Functioning bit
 (39 2)  (459 258)  (459 258)  LC_1 Logic Functioning bit
 (44 2)  (464 258)  (464 258)  LC_1 Logic Functioning bit
 (45 2)  (465 258)  (465 258)  LC_1 Logic Functioning bit
 (0 3)  (420 259)  (420 259)  routing T_8_16.glb_netwk_7 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (26 3)  (446 259)  (446 259)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (447 259)  (447 259)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (448 259)  (448 259)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 259)  (449 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (461 259)  (461 259)  LC_1 Logic Functioning bit
 (43 3)  (463 259)  (463 259)  LC_1 Logic Functioning bit
 (45 3)  (465 259)  (465 259)  LC_1 Logic Functioning bit
 (0 4)  (420 260)  (420 260)  routing T_8_16.glb_netwk_5 <X> T_8_16.wire_logic_cluster/lc_7/cen
 (1 4)  (421 260)  (421 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (21 4)  (441 260)  (441 260)  routing T_8_16.wire_logic_cluster/lc_3/out <X> T_8_16.lc_trk_g1_3
 (22 4)  (442 260)  (442 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (445 260)  (445 260)  routing T_8_16.wire_logic_cluster/lc_2/out <X> T_8_16.lc_trk_g1_2
 (27 4)  (447 260)  (447 260)  routing T_8_16.lc_trk_g1_2 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 260)  (449 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 260)  (452 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (457 260)  (457 260)  LC_2 Logic Functioning bit
 (39 4)  (459 260)  (459 260)  LC_2 Logic Functioning bit
 (44 4)  (464 260)  (464 260)  LC_2 Logic Functioning bit
 (45 4)  (465 260)  (465 260)  LC_2 Logic Functioning bit
 (22 5)  (442 261)  (442 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (448 261)  (448 261)  routing T_8_16.lc_trk_g2_0 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 261)  (449 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 261)  (450 261)  routing T_8_16.lc_trk_g1_2 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (41 5)  (461 261)  (461 261)  LC_2 Logic Functioning bit
 (43 5)  (463 261)  (463 261)  LC_2 Logic Functioning bit
 (45 5)  (465 261)  (465 261)  LC_2 Logic Functioning bit
 (27 6)  (447 262)  (447 262)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 262)  (449 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 262)  (452 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (457 262)  (457 262)  LC_3 Logic Functioning bit
 (39 6)  (459 262)  (459 262)  LC_3 Logic Functioning bit
 (44 6)  (464 262)  (464 262)  LC_3 Logic Functioning bit
 (45 6)  (465 262)  (465 262)  LC_3 Logic Functioning bit
 (26 7)  (446 263)  (446 263)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (447 263)  (447 263)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 263)  (448 263)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 263)  (449 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 263)  (450 263)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_3/in_1
 (41 7)  (461 263)  (461 263)  LC_3 Logic Functioning bit
 (43 7)  (463 263)  (463 263)  LC_3 Logic Functioning bit
 (45 7)  (465 263)  (465 263)  LC_3 Logic Functioning bit
 (14 8)  (434 264)  (434 264)  routing T_8_16.sp4_v_t_21 <X> T_8_16.lc_trk_g2_0
 (27 8)  (447 264)  (447 264)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 264)  (448 264)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 264)  (449 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 264)  (450 264)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 264)  (452 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (457 264)  (457 264)  LC_4 Logic Functioning bit
 (39 8)  (459 264)  (459 264)  LC_4 Logic Functioning bit
 (44 8)  (464 264)  (464 264)  LC_4 Logic Functioning bit
 (45 8)  (465 264)  (465 264)  LC_4 Logic Functioning bit
 (14 9)  (434 265)  (434 265)  routing T_8_16.sp4_v_t_21 <X> T_8_16.lc_trk_g2_0
 (16 9)  (436 265)  (436 265)  routing T_8_16.sp4_v_t_21 <X> T_8_16.lc_trk_g2_0
 (17 9)  (437 265)  (437 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 9)  (448 265)  (448 265)  routing T_8_16.lc_trk_g2_0 <X> T_8_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 265)  (449 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (41 9)  (461 265)  (461 265)  LC_4 Logic Functioning bit
 (43 9)  (463 265)  (463 265)  LC_4 Logic Functioning bit
 (45 9)  (465 265)  (465 265)  LC_4 Logic Functioning bit
 (17 10)  (437 266)  (437 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (438 266)  (438 266)  routing T_8_16.wire_logic_cluster/lc_5/out <X> T_8_16.lc_trk_g2_5
 (26 10)  (446 266)  (446 266)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (448 266)  (448 266)  routing T_8_16.lc_trk_g2_0 <X> T_8_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 266)  (449 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (452 266)  (452 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (457 266)  (457 266)  LC_5 Logic Functioning bit
 (39 10)  (459 266)  (459 266)  LC_5 Logic Functioning bit
 (45 10)  (465 266)  (465 266)  LC_5 Logic Functioning bit
 (28 11)  (448 267)  (448 267)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 267)  (449 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (40 11)  (460 267)  (460 267)  LC_5 Logic Functioning bit
 (42 11)  (462 267)  (462 267)  LC_5 Logic Functioning bit
 (45 11)  (465 267)  (465 267)  LC_5 Logic Functioning bit
 (14 12)  (434 268)  (434 268)  routing T_8_16.wire_logic_cluster/lc_0/out <X> T_8_16.lc_trk_g3_0
 (17 12)  (437 268)  (437 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (438 268)  (438 268)  routing T_8_16.wire_logic_cluster/lc_1/out <X> T_8_16.lc_trk_g3_1
 (25 12)  (445 268)  (445 268)  routing T_8_16.sp4_v_b_26 <X> T_8_16.lc_trk_g3_2
 (17 13)  (437 269)  (437 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (442 269)  (442 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (443 269)  (443 269)  routing T_8_16.sp4_v_b_26 <X> T_8_16.lc_trk_g3_2
 (1 14)  (421 270)  (421 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (5 14)  (425 270)  (425 270)  routing T_8_16.sp4_v_t_38 <X> T_8_16.sp4_h_l_44
 (12 14)  (432 270)  (432 270)  routing T_8_16.sp4_v_t_46 <X> T_8_16.sp4_h_l_46
 (14 14)  (434 270)  (434 270)  routing T_8_16.wire_logic_cluster/lc_4/out <X> T_8_16.lc_trk_g3_4
 (4 15)  (424 271)  (424 271)  routing T_8_16.sp4_v_t_38 <X> T_8_16.sp4_h_l_44
 (6 15)  (426 271)  (426 271)  routing T_8_16.sp4_v_t_38 <X> T_8_16.sp4_h_l_44
 (11 15)  (431 271)  (431 271)  routing T_8_16.sp4_v_t_46 <X> T_8_16.sp4_h_l_46
 (17 15)  (437 271)  (437 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_9_16

 (12 0)  (486 256)  (486 256)  routing T_9_16.sp4_v_b_8 <X> T_9_16.sp4_h_r_2
 (21 0)  (495 256)  (495 256)  routing T_9_16.lft_op_3 <X> T_9_16.lc_trk_g0_3
 (22 0)  (496 256)  (496 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (498 256)  (498 256)  routing T_9_16.lft_op_3 <X> T_9_16.lc_trk_g0_3
 (25 0)  (499 256)  (499 256)  routing T_9_16.lft_op_2 <X> T_9_16.lc_trk_g0_2
 (27 0)  (501 256)  (501 256)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 256)  (503 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 256)  (506 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (510 256)  (510 256)  LC_0 Logic Functioning bit
 (39 0)  (513 256)  (513 256)  LC_0 Logic Functioning bit
 (41 0)  (515 256)  (515 256)  LC_0 Logic Functioning bit
 (42 0)  (516 256)  (516 256)  LC_0 Logic Functioning bit
 (44 0)  (518 256)  (518 256)  LC_0 Logic Functioning bit
 (45 0)  (519 256)  (519 256)  LC_0 Logic Functioning bit
 (11 1)  (485 257)  (485 257)  routing T_9_16.sp4_v_b_8 <X> T_9_16.sp4_h_r_2
 (13 1)  (487 257)  (487 257)  routing T_9_16.sp4_v_b_8 <X> T_9_16.sp4_h_r_2
 (22 1)  (496 257)  (496 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (498 257)  (498 257)  routing T_9_16.lft_op_2 <X> T_9_16.lc_trk_g0_2
 (32 1)  (506 257)  (506 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (509 257)  (509 257)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.input_2_0
 (36 1)  (510 257)  (510 257)  LC_0 Logic Functioning bit
 (39 1)  (513 257)  (513 257)  LC_0 Logic Functioning bit
 (41 1)  (515 257)  (515 257)  LC_0 Logic Functioning bit
 (42 1)  (516 257)  (516 257)  LC_0 Logic Functioning bit
 (45 1)  (519 257)  (519 257)  LC_0 Logic Functioning bit
 (49 1)  (523 257)  (523 257)  Carry_In_Mux bit 

 (0 2)  (474 258)  (474 258)  routing T_9_16.glb_netwk_7 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (1 2)  (475 258)  (475 258)  routing T_9_16.glb_netwk_7 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (476 258)  (476 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (482 258)  (482 258)  routing T_9_16.sp4_v_t_42 <X> T_9_16.sp4_h_l_36
 (9 2)  (483 258)  (483 258)  routing T_9_16.sp4_v_t_42 <X> T_9_16.sp4_h_l_36
 (10 2)  (484 258)  (484 258)  routing T_9_16.sp4_v_t_42 <X> T_9_16.sp4_h_l_36
 (27 2)  (501 258)  (501 258)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 258)  (503 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 258)  (506 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 258)  (510 258)  LC_1 Logic Functioning bit
 (39 2)  (513 258)  (513 258)  LC_1 Logic Functioning bit
 (41 2)  (515 258)  (515 258)  LC_1 Logic Functioning bit
 (42 2)  (516 258)  (516 258)  LC_1 Logic Functioning bit
 (44 2)  (518 258)  (518 258)  LC_1 Logic Functioning bit
 (45 2)  (519 258)  (519 258)  LC_1 Logic Functioning bit
 (0 3)  (474 259)  (474 259)  routing T_9_16.glb_netwk_7 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (32 3)  (506 259)  (506 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (509 259)  (509 259)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.input_2_1
 (36 3)  (510 259)  (510 259)  LC_1 Logic Functioning bit
 (39 3)  (513 259)  (513 259)  LC_1 Logic Functioning bit
 (41 3)  (515 259)  (515 259)  LC_1 Logic Functioning bit
 (42 3)  (516 259)  (516 259)  LC_1 Logic Functioning bit
 (45 3)  (519 259)  (519 259)  LC_1 Logic Functioning bit
 (1 4)  (475 260)  (475 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (488 260)  (488 260)  routing T_9_16.lft_op_0 <X> T_9_16.lc_trk_g1_0
 (15 4)  (489 260)  (489 260)  routing T_9_16.lft_op_1 <X> T_9_16.lc_trk_g1_1
 (17 4)  (491 260)  (491 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (492 260)  (492 260)  routing T_9_16.lft_op_1 <X> T_9_16.lc_trk_g1_1
 (27 4)  (501 260)  (501 260)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 260)  (503 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 260)  (504 260)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (506 260)  (506 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (510 260)  (510 260)  LC_2 Logic Functioning bit
 (39 4)  (513 260)  (513 260)  LC_2 Logic Functioning bit
 (41 4)  (515 260)  (515 260)  LC_2 Logic Functioning bit
 (42 4)  (516 260)  (516 260)  LC_2 Logic Functioning bit
 (44 4)  (518 260)  (518 260)  LC_2 Logic Functioning bit
 (45 4)  (519 260)  (519 260)  LC_2 Logic Functioning bit
 (0 5)  (474 261)  (474 261)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (15 5)  (489 261)  (489 261)  routing T_9_16.lft_op_0 <X> T_9_16.lc_trk_g1_0
 (17 5)  (491 261)  (491 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (32 5)  (506 261)  (506 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (509 261)  (509 261)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.input_2_2
 (36 5)  (510 261)  (510 261)  LC_2 Logic Functioning bit
 (39 5)  (513 261)  (513 261)  LC_2 Logic Functioning bit
 (41 5)  (515 261)  (515 261)  LC_2 Logic Functioning bit
 (42 5)  (516 261)  (516 261)  LC_2 Logic Functioning bit
 (45 5)  (519 261)  (519 261)  LC_2 Logic Functioning bit
 (5 6)  (479 262)  (479 262)  routing T_9_16.sp4_v_t_38 <X> T_9_16.sp4_h_l_38
 (14 6)  (488 262)  (488 262)  routing T_9_16.lft_op_4 <X> T_9_16.lc_trk_g1_4
 (15 6)  (489 262)  (489 262)  routing T_9_16.lft_op_5 <X> T_9_16.lc_trk_g1_5
 (17 6)  (491 262)  (491 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (492 262)  (492 262)  routing T_9_16.lft_op_5 <X> T_9_16.lc_trk_g1_5
 (27 6)  (501 262)  (501 262)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 262)  (503 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 262)  (504 262)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (506 262)  (506 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (510 262)  (510 262)  LC_3 Logic Functioning bit
 (39 6)  (513 262)  (513 262)  LC_3 Logic Functioning bit
 (41 6)  (515 262)  (515 262)  LC_3 Logic Functioning bit
 (42 6)  (516 262)  (516 262)  LC_3 Logic Functioning bit
 (44 6)  (518 262)  (518 262)  LC_3 Logic Functioning bit
 (45 6)  (519 262)  (519 262)  LC_3 Logic Functioning bit
 (6 7)  (480 263)  (480 263)  routing T_9_16.sp4_v_t_38 <X> T_9_16.sp4_h_l_38
 (15 7)  (489 263)  (489 263)  routing T_9_16.lft_op_4 <X> T_9_16.lc_trk_g1_4
 (17 7)  (491 263)  (491 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (32 7)  (506 263)  (506 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (509 263)  (509 263)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.input_2_3
 (36 7)  (510 263)  (510 263)  LC_3 Logic Functioning bit
 (39 7)  (513 263)  (513 263)  LC_3 Logic Functioning bit
 (41 7)  (515 263)  (515 263)  LC_3 Logic Functioning bit
 (42 7)  (516 263)  (516 263)  LC_3 Logic Functioning bit
 (45 7)  (519 263)  (519 263)  LC_3 Logic Functioning bit
 (32 8)  (506 264)  (506 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (510 264)  (510 264)  LC_4 Logic Functioning bit
 (37 8)  (511 264)  (511 264)  LC_4 Logic Functioning bit
 (38 8)  (512 264)  (512 264)  LC_4 Logic Functioning bit
 (39 8)  (513 264)  (513 264)  LC_4 Logic Functioning bit
 (45 8)  (519 264)  (519 264)  LC_4 Logic Functioning bit
 (51 8)  (525 264)  (525 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (510 265)  (510 265)  LC_4 Logic Functioning bit
 (37 9)  (511 265)  (511 265)  LC_4 Logic Functioning bit
 (38 9)  (512 265)  (512 265)  LC_4 Logic Functioning bit
 (39 9)  (513 265)  (513 265)  LC_4 Logic Functioning bit
 (45 9)  (519 265)  (519 265)  LC_4 Logic Functioning bit
 (53 9)  (527 265)  (527 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (482 266)  (482 266)  routing T_9_16.sp4_v_t_36 <X> T_9_16.sp4_h_l_42
 (9 10)  (483 266)  (483 266)  routing T_9_16.sp4_v_t_36 <X> T_9_16.sp4_h_l_42
 (10 10)  (484 266)  (484 266)  routing T_9_16.sp4_v_t_36 <X> T_9_16.sp4_h_l_42
 (8 12)  (482 268)  (482 268)  routing T_9_16.sp4_v_b_10 <X> T_9_16.sp4_h_r_10
 (9 12)  (483 268)  (483 268)  routing T_9_16.sp4_v_b_10 <X> T_9_16.sp4_h_r_10
 (1 14)  (475 270)  (475 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (12 14)  (486 270)  (486 270)  routing T_9_16.sp4_v_t_40 <X> T_9_16.sp4_h_l_46
 (11 15)  (485 271)  (485 271)  routing T_9_16.sp4_v_t_40 <X> T_9_16.sp4_h_l_46
 (13 15)  (487 271)  (487 271)  routing T_9_16.sp4_v_t_40 <X> T_9_16.sp4_h_l_46


LogicTile_10_16

 (15 0)  (543 256)  (543 256)  routing T_10_16.bot_op_1 <X> T_10_16.lc_trk_g0_1
 (17 0)  (545 256)  (545 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (549 256)  (549 256)  routing T_10_16.lft_op_3 <X> T_10_16.lc_trk_g0_3
 (22 0)  (550 256)  (550 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (552 256)  (552 256)  routing T_10_16.lft_op_3 <X> T_10_16.lc_trk_g0_3
 (25 0)  (553 256)  (553 256)  routing T_10_16.sp4_v_b_10 <X> T_10_16.lc_trk_g0_2
 (22 1)  (550 257)  (550 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (551 257)  (551 257)  routing T_10_16.sp4_v_b_10 <X> T_10_16.lc_trk_g0_2
 (25 1)  (553 257)  (553 257)  routing T_10_16.sp4_v_b_10 <X> T_10_16.lc_trk_g0_2
 (4 2)  (532 258)  (532 258)  routing T_10_16.sp4_v_b_4 <X> T_10_16.sp4_v_t_37
 (6 2)  (534 258)  (534 258)  routing T_10_16.sp4_v_b_4 <X> T_10_16.sp4_v_t_37
 (14 2)  (542 258)  (542 258)  routing T_10_16.sp4_v_t_1 <X> T_10_16.lc_trk_g0_4
 (16 2)  (544 258)  (544 258)  routing T_10_16.sp4_v_b_13 <X> T_10_16.lc_trk_g0_5
 (17 2)  (545 258)  (545 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (546 258)  (546 258)  routing T_10_16.sp4_v_b_13 <X> T_10_16.lc_trk_g0_5
 (21 2)  (549 258)  (549 258)  routing T_10_16.sp4_h_l_10 <X> T_10_16.lc_trk_g0_7
 (22 2)  (550 258)  (550 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (551 258)  (551 258)  routing T_10_16.sp4_h_l_10 <X> T_10_16.lc_trk_g0_7
 (24 2)  (552 258)  (552 258)  routing T_10_16.sp4_h_l_10 <X> T_10_16.lc_trk_g0_7
 (14 3)  (542 259)  (542 259)  routing T_10_16.sp4_v_t_1 <X> T_10_16.lc_trk_g0_4
 (16 3)  (544 259)  (544 259)  routing T_10_16.sp4_v_t_1 <X> T_10_16.lc_trk_g0_4
 (17 3)  (545 259)  (545 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (546 259)  (546 259)  routing T_10_16.sp4_v_b_13 <X> T_10_16.lc_trk_g0_5
 (21 3)  (549 259)  (549 259)  routing T_10_16.sp4_h_l_10 <X> T_10_16.lc_trk_g0_7
 (14 4)  (542 260)  (542 260)  routing T_10_16.lft_op_0 <X> T_10_16.lc_trk_g1_0
 (15 4)  (543 260)  (543 260)  routing T_10_16.lft_op_1 <X> T_10_16.lc_trk_g1_1
 (17 4)  (545 260)  (545 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (546 260)  (546 260)  routing T_10_16.lft_op_1 <X> T_10_16.lc_trk_g1_1
 (22 4)  (550 260)  (550 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (552 260)  (552 260)  routing T_10_16.bot_op_3 <X> T_10_16.lc_trk_g1_3
 (25 4)  (553 260)  (553 260)  routing T_10_16.lft_op_2 <X> T_10_16.lc_trk_g1_2
 (29 4)  (557 260)  (557 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (560 260)  (560 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (562 260)  (562 260)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (564 260)  (564 260)  LC_2 Logic Functioning bit
 (37 4)  (565 260)  (565 260)  LC_2 Logic Functioning bit
 (38 4)  (566 260)  (566 260)  LC_2 Logic Functioning bit
 (39 4)  (567 260)  (567 260)  LC_2 Logic Functioning bit
 (41 4)  (569 260)  (569 260)  LC_2 Logic Functioning bit
 (43 4)  (571 260)  (571 260)  LC_2 Logic Functioning bit
 (15 5)  (543 261)  (543 261)  routing T_10_16.lft_op_0 <X> T_10_16.lc_trk_g1_0
 (17 5)  (545 261)  (545 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (550 261)  (550 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (552 261)  (552 261)  routing T_10_16.lft_op_2 <X> T_10_16.lc_trk_g1_2
 (30 5)  (558 261)  (558 261)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (559 261)  (559 261)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (564 261)  (564 261)  LC_2 Logic Functioning bit
 (37 5)  (565 261)  (565 261)  LC_2 Logic Functioning bit
 (38 5)  (566 261)  (566 261)  LC_2 Logic Functioning bit
 (39 5)  (567 261)  (567 261)  LC_2 Logic Functioning bit
 (41 5)  (569 261)  (569 261)  LC_2 Logic Functioning bit
 (43 5)  (571 261)  (571 261)  LC_2 Logic Functioning bit
 (11 6)  (539 262)  (539 262)  routing T_10_16.sp4_v_b_2 <X> T_10_16.sp4_v_t_40
 (21 6)  (549 262)  (549 262)  routing T_10_16.sp4_h_l_2 <X> T_10_16.lc_trk_g1_7
 (22 6)  (550 262)  (550 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (551 262)  (551 262)  routing T_10_16.sp4_h_l_2 <X> T_10_16.lc_trk_g1_7
 (24 6)  (552 262)  (552 262)  routing T_10_16.sp4_h_l_2 <X> T_10_16.lc_trk_g1_7
 (26 6)  (554 262)  (554 262)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (555 262)  (555 262)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 262)  (557 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 262)  (558 262)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (560 262)  (560 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (563 262)  (563 262)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.input_2_3
 (40 6)  (568 262)  (568 262)  LC_3 Logic Functioning bit
 (12 7)  (540 263)  (540 263)  routing T_10_16.sp4_v_b_2 <X> T_10_16.sp4_v_t_40
 (26 7)  (554 263)  (554 263)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 263)  (557 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (558 263)  (558 263)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (559 263)  (559 263)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (560 263)  (560 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (21 8)  (549 264)  (549 264)  routing T_10_16.wire_logic_cluster/lc_3/out <X> T_10_16.lc_trk_g2_3
 (22 8)  (550 264)  (550 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (4 10)  (532 266)  (532 266)  routing T_10_16.sp4_v_b_6 <X> T_10_16.sp4_v_t_43
 (27 10)  (555 266)  (555 266)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (556 266)  (556 266)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 266)  (557 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 266)  (558 266)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (560 266)  (560 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (562 266)  (562 266)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (563 266)  (563 266)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.input_2_5
 (36 10)  (564 266)  (564 266)  LC_5 Logic Functioning bit
 (37 10)  (565 266)  (565 266)  LC_5 Logic Functioning bit
 (38 10)  (566 266)  (566 266)  LC_5 Logic Functioning bit
 (39 10)  (567 266)  (567 266)  LC_5 Logic Functioning bit
 (41 10)  (569 266)  (569 266)  LC_5 Logic Functioning bit
 (42 10)  (570 266)  (570 266)  LC_5 Logic Functioning bit
 (43 10)  (571 266)  (571 266)  LC_5 Logic Functioning bit
 (27 11)  (555 267)  (555 267)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 267)  (557 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (558 267)  (558 267)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (560 267)  (560 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (561 267)  (561 267)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.input_2_5
 (34 11)  (562 267)  (562 267)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.input_2_5
 (35 11)  (563 267)  (563 267)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.input_2_5
 (36 11)  (564 267)  (564 267)  LC_5 Logic Functioning bit
 (37 11)  (565 267)  (565 267)  LC_5 Logic Functioning bit
 (38 11)  (566 267)  (566 267)  LC_5 Logic Functioning bit
 (39 11)  (567 267)  (567 267)  LC_5 Logic Functioning bit
 (40 11)  (568 267)  (568 267)  LC_5 Logic Functioning bit
 (41 11)  (569 267)  (569 267)  LC_5 Logic Functioning bit
 (42 11)  (570 267)  (570 267)  LC_5 Logic Functioning bit
 (43 11)  (571 267)  (571 267)  LC_5 Logic Functioning bit
 (17 12)  (545 268)  (545 268)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (546 268)  (546 268)  routing T_10_16.bnl_op_1 <X> T_10_16.lc_trk_g3_1
 (25 12)  (553 268)  (553 268)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g3_2
 (29 12)  (557 268)  (557 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (560 268)  (560 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 268)  (561 268)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (562 268)  (562 268)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (564 268)  (564 268)  LC_6 Logic Functioning bit
 (37 12)  (565 268)  (565 268)  LC_6 Logic Functioning bit
 (38 12)  (566 268)  (566 268)  LC_6 Logic Functioning bit
 (39 12)  (567 268)  (567 268)  LC_6 Logic Functioning bit
 (41 12)  (569 268)  (569 268)  LC_6 Logic Functioning bit
 (42 12)  (570 268)  (570 268)  LC_6 Logic Functioning bit
 (43 12)  (571 268)  (571 268)  LC_6 Logic Functioning bit
 (50 12)  (578 268)  (578 268)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (579 268)  (579 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (546 269)  (546 269)  routing T_10_16.bnl_op_1 <X> T_10_16.lc_trk_g3_1
 (22 13)  (550 269)  (550 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (555 269)  (555 269)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (556 269)  (556 269)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 269)  (557 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (559 269)  (559 269)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (564 269)  (564 269)  LC_6 Logic Functioning bit
 (37 13)  (565 269)  (565 269)  LC_6 Logic Functioning bit
 (38 13)  (566 269)  (566 269)  LC_6 Logic Functioning bit
 (39 13)  (567 269)  (567 269)  LC_6 Logic Functioning bit
 (40 13)  (568 269)  (568 269)  LC_6 Logic Functioning bit
 (41 13)  (569 269)  (569 269)  LC_6 Logic Functioning bit
 (42 13)  (570 269)  (570 269)  LC_6 Logic Functioning bit
 (43 13)  (571 269)  (571 269)  LC_6 Logic Functioning bit
 (4 14)  (532 270)  (532 270)  routing T_10_16.sp4_v_b_9 <X> T_10_16.sp4_v_t_44
 (11 14)  (539 270)  (539 270)  routing T_10_16.sp4_v_b_8 <X> T_10_16.sp4_v_t_46
 (21 14)  (549 270)  (549 270)  routing T_10_16.bnl_op_7 <X> T_10_16.lc_trk_g3_7
 (22 14)  (550 270)  (550 270)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (553 270)  (553 270)  routing T_10_16.bnl_op_6 <X> T_10_16.lc_trk_g3_6
 (29 14)  (557 270)  (557 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (558 270)  (558 270)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (560 270)  (560 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (562 270)  (562 270)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (38 14)  (566 270)  (566 270)  LC_7 Logic Functioning bit
 (50 14)  (578 270)  (578 270)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (540 271)  (540 271)  routing T_10_16.sp4_v_b_8 <X> T_10_16.sp4_v_t_46
 (21 15)  (549 271)  (549 271)  routing T_10_16.bnl_op_7 <X> T_10_16.lc_trk_g3_7
 (22 15)  (550 271)  (550 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (553 271)  (553 271)  routing T_10_16.bnl_op_6 <X> T_10_16.lc_trk_g3_6
 (26 15)  (554 271)  (554 271)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (556 271)  (556 271)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 271)  (557 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (559 271)  (559 271)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/in_3


LogicTile_14_16

 (4 8)  (752 264)  (752 264)  routing T_14_16.sp4_v_t_47 <X> T_14_16.sp4_v_b_6
 (6 8)  (754 264)  (754 264)  routing T_14_16.sp4_v_t_47 <X> T_14_16.sp4_v_b_6


DSP_Tile_0_15



LogicTile_1_15

 (28 0)  (82 240)  (82 240)  routing T_1_15.lc_trk_g2_7 <X> T_1_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 240)  (83 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 240)  (84 240)  routing T_1_15.lc_trk_g2_7 <X> T_1_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 240)  (86 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 240)  (90 240)  LC_0 Logic Functioning bit
 (37 0)  (91 240)  (91 240)  LC_0 Logic Functioning bit
 (38 0)  (92 240)  (92 240)  LC_0 Logic Functioning bit
 (39 0)  (93 240)  (93 240)  LC_0 Logic Functioning bit
 (44 0)  (98 240)  (98 240)  LC_0 Logic Functioning bit
 (30 1)  (84 241)  (84 241)  routing T_1_15.lc_trk_g2_7 <X> T_1_15.wire_logic_cluster/lc_0/in_1
 (40 1)  (94 241)  (94 241)  LC_0 Logic Functioning bit
 (41 1)  (95 241)  (95 241)  LC_0 Logic Functioning bit
 (42 1)  (96 241)  (96 241)  LC_0 Logic Functioning bit
 (43 1)  (97 241)  (97 241)  LC_0 Logic Functioning bit
 (49 1)  (103 241)  (103 241)  Carry_In_Mux bit 

 (27 2)  (81 242)  (81 242)  routing T_1_15.lc_trk_g3_1 <X> T_1_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 242)  (82 242)  routing T_1_15.lc_trk_g3_1 <X> T_1_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 242)  (83 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 242)  (86 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 242)  (90 242)  LC_1 Logic Functioning bit
 (37 2)  (91 242)  (91 242)  LC_1 Logic Functioning bit
 (38 2)  (92 242)  (92 242)  LC_1 Logic Functioning bit
 (39 2)  (93 242)  (93 242)  LC_1 Logic Functioning bit
 (44 2)  (98 242)  (98 242)  LC_1 Logic Functioning bit
 (40 3)  (94 243)  (94 243)  LC_1 Logic Functioning bit
 (41 3)  (95 243)  (95 243)  LC_1 Logic Functioning bit
 (42 3)  (96 243)  (96 243)  LC_1 Logic Functioning bit
 (43 3)  (97 243)  (97 243)  LC_1 Logic Functioning bit
 (27 4)  (81 244)  (81 244)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (82 244)  (82 244)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 244)  (83 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 244)  (86 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 244)  (90 244)  LC_2 Logic Functioning bit
 (37 4)  (91 244)  (91 244)  LC_2 Logic Functioning bit
 (38 4)  (92 244)  (92 244)  LC_2 Logic Functioning bit
 (39 4)  (93 244)  (93 244)  LC_2 Logic Functioning bit
 (44 4)  (98 244)  (98 244)  LC_2 Logic Functioning bit
 (30 5)  (84 245)  (84 245)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (94 245)  (94 245)  LC_2 Logic Functioning bit
 (41 5)  (95 245)  (95 245)  LC_2 Logic Functioning bit
 (42 5)  (96 245)  (96 245)  LC_2 Logic Functioning bit
 (43 5)  (97 245)  (97 245)  LC_2 Logic Functioning bit
 (28 6)  (82 246)  (82 246)  routing T_1_15.lc_trk_g2_0 <X> T_1_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 246)  (83 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 246)  (86 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 246)  (90 246)  LC_3 Logic Functioning bit
 (37 6)  (91 246)  (91 246)  LC_3 Logic Functioning bit
 (38 6)  (92 246)  (92 246)  LC_3 Logic Functioning bit
 (39 6)  (93 246)  (93 246)  LC_3 Logic Functioning bit
 (44 6)  (98 246)  (98 246)  LC_3 Logic Functioning bit
 (40 7)  (94 247)  (94 247)  LC_3 Logic Functioning bit
 (41 7)  (95 247)  (95 247)  LC_3 Logic Functioning bit
 (42 7)  (96 247)  (96 247)  LC_3 Logic Functioning bit
 (43 7)  (97 247)  (97 247)  LC_3 Logic Functioning bit
 (14 8)  (68 248)  (68 248)  routing T_1_15.rgt_op_0 <X> T_1_15.lc_trk_g2_0
 (21 8)  (75 248)  (75 248)  routing T_1_15.rgt_op_3 <X> T_1_15.lc_trk_g2_3
 (22 8)  (76 248)  (76 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (78 248)  (78 248)  routing T_1_15.rgt_op_3 <X> T_1_15.lc_trk_g2_3
 (28 8)  (82 248)  (82 248)  routing T_1_15.lc_trk_g2_3 <X> T_1_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 248)  (83 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (86 248)  (86 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 248)  (90 248)  LC_4 Logic Functioning bit
 (37 8)  (91 248)  (91 248)  LC_4 Logic Functioning bit
 (38 8)  (92 248)  (92 248)  LC_4 Logic Functioning bit
 (39 8)  (93 248)  (93 248)  LC_4 Logic Functioning bit
 (44 8)  (98 248)  (98 248)  LC_4 Logic Functioning bit
 (15 9)  (69 249)  (69 249)  routing T_1_15.rgt_op_0 <X> T_1_15.lc_trk_g2_0
 (17 9)  (71 249)  (71 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (30 9)  (84 249)  (84 249)  routing T_1_15.lc_trk_g2_3 <X> T_1_15.wire_logic_cluster/lc_4/in_1
 (40 9)  (94 249)  (94 249)  LC_4 Logic Functioning bit
 (41 9)  (95 249)  (95 249)  LC_4 Logic Functioning bit
 (42 9)  (96 249)  (96 249)  LC_4 Logic Functioning bit
 (43 9)  (97 249)  (97 249)  LC_4 Logic Functioning bit
 (14 10)  (68 250)  (68 250)  routing T_1_15.rgt_op_4 <X> T_1_15.lc_trk_g2_4
 (21 10)  (75 250)  (75 250)  routing T_1_15.rgt_op_7 <X> T_1_15.lc_trk_g2_7
 (22 10)  (76 250)  (76 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (78 250)  (78 250)  routing T_1_15.rgt_op_7 <X> T_1_15.lc_trk_g2_7
 (27 10)  (81 250)  (81 250)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 250)  (82 250)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 250)  (83 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 250)  (84 250)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 250)  (86 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 250)  (90 250)  LC_5 Logic Functioning bit
 (37 10)  (91 250)  (91 250)  LC_5 Logic Functioning bit
 (38 10)  (92 250)  (92 250)  LC_5 Logic Functioning bit
 (39 10)  (93 250)  (93 250)  LC_5 Logic Functioning bit
 (44 10)  (98 250)  (98 250)  LC_5 Logic Functioning bit
 (15 11)  (69 251)  (69 251)  routing T_1_15.rgt_op_4 <X> T_1_15.lc_trk_g2_4
 (17 11)  (71 251)  (71 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (40 11)  (94 251)  (94 251)  LC_5 Logic Functioning bit
 (41 11)  (95 251)  (95 251)  LC_5 Logic Functioning bit
 (42 11)  (96 251)  (96 251)  LC_5 Logic Functioning bit
 (43 11)  (97 251)  (97 251)  LC_5 Logic Functioning bit
 (15 12)  (69 252)  (69 252)  routing T_1_15.rgt_op_1 <X> T_1_15.lc_trk_g3_1
 (17 12)  (71 252)  (71 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (72 252)  (72 252)  routing T_1_15.rgt_op_1 <X> T_1_15.lc_trk_g3_1
 (25 12)  (79 252)  (79 252)  routing T_1_15.rgt_op_2 <X> T_1_15.lc_trk_g3_2
 (27 12)  (81 252)  (81 252)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (82 252)  (82 252)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 252)  (83 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 252)  (84 252)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 252)  (86 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 252)  (90 252)  LC_6 Logic Functioning bit
 (37 12)  (91 252)  (91 252)  LC_6 Logic Functioning bit
 (38 12)  (92 252)  (92 252)  LC_6 Logic Functioning bit
 (39 12)  (93 252)  (93 252)  LC_6 Logic Functioning bit
 (44 12)  (98 252)  (98 252)  LC_6 Logic Functioning bit
 (22 13)  (76 253)  (76 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (78 253)  (78 253)  routing T_1_15.rgt_op_2 <X> T_1_15.lc_trk_g3_2
 (30 13)  (84 253)  (84 253)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (94 253)  (94 253)  LC_6 Logic Functioning bit
 (41 13)  (95 253)  (95 253)  LC_6 Logic Functioning bit
 (42 13)  (96 253)  (96 253)  LC_6 Logic Functioning bit
 (43 13)  (97 253)  (97 253)  LC_6 Logic Functioning bit
 (15 14)  (69 254)  (69 254)  routing T_1_15.rgt_op_5 <X> T_1_15.lc_trk_g3_5
 (17 14)  (71 254)  (71 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (72 254)  (72 254)  routing T_1_15.rgt_op_5 <X> T_1_15.lc_trk_g3_5
 (25 14)  (79 254)  (79 254)  routing T_1_15.rgt_op_6 <X> T_1_15.lc_trk_g3_6
 (28 14)  (82 254)  (82 254)  routing T_1_15.lc_trk_g2_4 <X> T_1_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 254)  (83 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 254)  (84 254)  routing T_1_15.lc_trk_g2_4 <X> T_1_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 254)  (86 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 254)  (90 254)  LC_7 Logic Functioning bit
 (37 14)  (91 254)  (91 254)  LC_7 Logic Functioning bit
 (38 14)  (92 254)  (92 254)  LC_7 Logic Functioning bit
 (39 14)  (93 254)  (93 254)  LC_7 Logic Functioning bit
 (44 14)  (98 254)  (98 254)  LC_7 Logic Functioning bit
 (22 15)  (76 255)  (76 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (78 255)  (78 255)  routing T_1_15.rgt_op_6 <X> T_1_15.lc_trk_g3_6
 (40 15)  (94 255)  (94 255)  LC_7 Logic Functioning bit
 (41 15)  (95 255)  (95 255)  LC_7 Logic Functioning bit
 (42 15)  (96 255)  (96 255)  LC_7 Logic Functioning bit
 (43 15)  (97 255)  (97 255)  LC_7 Logic Functioning bit


LogicTile_2_15

 (15 0)  (123 240)  (123 240)  routing T_2_15.lft_op_1 <X> T_2_15.lc_trk_g0_1
 (17 0)  (125 240)  (125 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (126 240)  (126 240)  routing T_2_15.lft_op_1 <X> T_2_15.lc_trk_g0_1
 (21 0)  (129 240)  (129 240)  routing T_2_15.lft_op_3 <X> T_2_15.lc_trk_g0_3
 (22 0)  (130 240)  (130 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (132 240)  (132 240)  routing T_2_15.lft_op_3 <X> T_2_15.lc_trk_g0_3
 (26 0)  (134 240)  (134 240)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (136 240)  (136 240)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 240)  (137 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 240)  (138 240)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 240)  (140 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (143 240)  (143 240)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.input_2_0
 (36 0)  (144 240)  (144 240)  LC_0 Logic Functioning bit
 (38 0)  (146 240)  (146 240)  LC_0 Logic Functioning bit
 (39 0)  (147 240)  (147 240)  LC_0 Logic Functioning bit
 (45 0)  (153 240)  (153 240)  LC_0 Logic Functioning bit
 (26 1)  (134 241)  (134 241)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (135 241)  (135 241)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (136 241)  (136 241)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 241)  (137 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 241)  (139 241)  routing T_2_15.lc_trk_g0_3 <X> T_2_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 241)  (140 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (143 241)  (143 241)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.input_2_0
 (36 1)  (144 241)  (144 241)  LC_0 Logic Functioning bit
 (37 1)  (145 241)  (145 241)  LC_0 Logic Functioning bit
 (39 1)  (147 241)  (147 241)  LC_0 Logic Functioning bit
 (45 1)  (153 241)  (153 241)  LC_0 Logic Functioning bit
 (0 2)  (108 242)  (108 242)  routing T_2_15.glb_netwk_7 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (1 2)  (109 242)  (109 242)  routing T_2_15.glb_netwk_7 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (2 2)  (110 242)  (110 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (123 242)  (123 242)  routing T_2_15.lft_op_5 <X> T_2_15.lc_trk_g0_5
 (17 2)  (125 242)  (125 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (126 242)  (126 242)  routing T_2_15.lft_op_5 <X> T_2_15.lc_trk_g0_5
 (21 2)  (129 242)  (129 242)  routing T_2_15.lft_op_7 <X> T_2_15.lc_trk_g0_7
 (22 2)  (130 242)  (130 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (132 242)  (132 242)  routing T_2_15.lft_op_7 <X> T_2_15.lc_trk_g0_7
 (25 2)  (133 242)  (133 242)  routing T_2_15.sp4_h_l_11 <X> T_2_15.lc_trk_g0_6
 (26 2)  (134 242)  (134 242)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (137 242)  (137 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 242)  (138 242)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (139 242)  (139 242)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 242)  (140 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 242)  (141 242)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (142 242)  (142 242)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 242)  (144 242)  LC_1 Logic Functioning bit
 (37 2)  (145 242)  (145 242)  LC_1 Logic Functioning bit
 (42 2)  (150 242)  (150 242)  LC_1 Logic Functioning bit
 (43 2)  (151 242)  (151 242)  LC_1 Logic Functioning bit
 (45 2)  (153 242)  (153 242)  LC_1 Logic Functioning bit
 (0 3)  (108 243)  (108 243)  routing T_2_15.glb_netwk_7 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (22 3)  (130 243)  (130 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (131 243)  (131 243)  routing T_2_15.sp4_h_l_11 <X> T_2_15.lc_trk_g0_6
 (24 3)  (132 243)  (132 243)  routing T_2_15.sp4_h_l_11 <X> T_2_15.lc_trk_g0_6
 (25 3)  (133 243)  (133 243)  routing T_2_15.sp4_h_l_11 <X> T_2_15.lc_trk_g0_6
 (28 3)  (136 243)  (136 243)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 243)  (137 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (138 243)  (138 243)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (139 243)  (139 243)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 243)  (140 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (144 243)  (144 243)  LC_1 Logic Functioning bit
 (37 3)  (145 243)  (145 243)  LC_1 Logic Functioning bit
 (45 3)  (153 243)  (153 243)  LC_1 Logic Functioning bit
 (14 4)  (122 244)  (122 244)  routing T_2_15.lft_op_0 <X> T_2_15.lc_trk_g1_0
 (25 4)  (133 244)  (133 244)  routing T_2_15.lft_op_2 <X> T_2_15.lc_trk_g1_2
 (26 4)  (134 244)  (134 244)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (136 244)  (136 244)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 244)  (137 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 244)  (138 244)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 244)  (140 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (142 244)  (142 244)  routing T_2_15.lc_trk_g1_2 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (143 244)  (143 244)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.input_2_2
 (36 4)  (144 244)  (144 244)  LC_2 Logic Functioning bit
 (38 4)  (146 244)  (146 244)  LC_2 Logic Functioning bit
 (39 4)  (147 244)  (147 244)  LC_2 Logic Functioning bit
 (45 4)  (153 244)  (153 244)  LC_2 Logic Functioning bit
 (15 5)  (123 245)  (123 245)  routing T_2_15.lft_op_0 <X> T_2_15.lc_trk_g1_0
 (17 5)  (125 245)  (125 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (130 245)  (130 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (132 245)  (132 245)  routing T_2_15.lft_op_2 <X> T_2_15.lc_trk_g1_2
 (26 5)  (134 245)  (134 245)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (135 245)  (135 245)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (136 245)  (136 245)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 245)  (137 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (139 245)  (139 245)  routing T_2_15.lc_trk_g1_2 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (140 245)  (140 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (143 245)  (143 245)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.input_2_2
 (36 5)  (144 245)  (144 245)  LC_2 Logic Functioning bit
 (37 5)  (145 245)  (145 245)  LC_2 Logic Functioning bit
 (39 5)  (147 245)  (147 245)  LC_2 Logic Functioning bit
 (45 5)  (153 245)  (153 245)  LC_2 Logic Functioning bit
 (14 6)  (122 246)  (122 246)  routing T_2_15.lft_op_4 <X> T_2_15.lc_trk_g1_4
 (25 6)  (133 246)  (133 246)  routing T_2_15.lft_op_6 <X> T_2_15.lc_trk_g1_6
 (26 6)  (134 246)  (134 246)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (137 246)  (137 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 246)  (138 246)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (139 246)  (139 246)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 246)  (140 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 246)  (141 246)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (142 246)  (142 246)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (143 246)  (143 246)  routing T_2_15.lc_trk_g1_4 <X> T_2_15.input_2_3
 (36 6)  (144 246)  (144 246)  LC_3 Logic Functioning bit
 (37 6)  (145 246)  (145 246)  LC_3 Logic Functioning bit
 (42 6)  (150 246)  (150 246)  LC_3 Logic Functioning bit
 (43 6)  (151 246)  (151 246)  LC_3 Logic Functioning bit
 (45 6)  (153 246)  (153 246)  LC_3 Logic Functioning bit
 (15 7)  (123 247)  (123 247)  routing T_2_15.lft_op_4 <X> T_2_15.lc_trk_g1_4
 (17 7)  (125 247)  (125 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (130 247)  (130 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (132 247)  (132 247)  routing T_2_15.lft_op_6 <X> T_2_15.lc_trk_g1_6
 (28 7)  (136 247)  (136 247)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 247)  (137 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 247)  (138 247)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 247)  (139 247)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (140 247)  (140 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (142 247)  (142 247)  routing T_2_15.lc_trk_g1_4 <X> T_2_15.input_2_3
 (36 7)  (144 247)  (144 247)  LC_3 Logic Functioning bit
 (37 7)  (145 247)  (145 247)  LC_3 Logic Functioning bit
 (45 7)  (153 247)  (153 247)  LC_3 Logic Functioning bit
 (26 8)  (134 248)  (134 248)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (136 248)  (136 248)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 248)  (137 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 248)  (138 248)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (139 248)  (139 248)  routing T_2_15.lc_trk_g0_7 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 248)  (140 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (143 248)  (143 248)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.input_2_4
 (36 8)  (144 248)  (144 248)  LC_4 Logic Functioning bit
 (38 8)  (146 248)  (146 248)  LC_4 Logic Functioning bit
 (39 8)  (147 248)  (147 248)  LC_4 Logic Functioning bit
 (45 8)  (153 248)  (153 248)  LC_4 Logic Functioning bit
 (7 9)  (115 249)  (115 249)  Column buffer control bit: LH_colbuf_cntl_0

 (26 9)  (134 249)  (134 249)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (135 249)  (135 249)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 249)  (136 249)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 249)  (137 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (139 249)  (139 249)  routing T_2_15.lc_trk_g0_7 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (140 249)  (140 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (143 249)  (143 249)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.input_2_4
 (36 9)  (144 249)  (144 249)  LC_4 Logic Functioning bit
 (37 9)  (145 249)  (145 249)  LC_4 Logic Functioning bit
 (39 9)  (147 249)  (147 249)  LC_4 Logic Functioning bit
 (45 9)  (153 249)  (153 249)  LC_4 Logic Functioning bit
 (17 10)  (125 250)  (125 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (134 250)  (134 250)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (137 250)  (137 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 250)  (138 250)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (139 250)  (139 250)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 250)  (140 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 250)  (141 250)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (142 250)  (142 250)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 250)  (143 250)  routing T_2_15.lc_trk_g0_5 <X> T_2_15.input_2_5
 (36 10)  (144 250)  (144 250)  LC_5 Logic Functioning bit
 (37 10)  (145 250)  (145 250)  LC_5 Logic Functioning bit
 (42 10)  (150 250)  (150 250)  LC_5 Logic Functioning bit
 (43 10)  (151 250)  (151 250)  LC_5 Logic Functioning bit
 (45 10)  (153 250)  (153 250)  LC_5 Logic Functioning bit
 (18 11)  (126 251)  (126 251)  routing T_2_15.sp4_r_v_b_37 <X> T_2_15.lc_trk_g2_5
 (28 11)  (136 251)  (136 251)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 251)  (137 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (138 251)  (138 251)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (139 251)  (139 251)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (140 251)  (140 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (144 251)  (144 251)  LC_5 Logic Functioning bit
 (37 11)  (145 251)  (145 251)  LC_5 Logic Functioning bit
 (45 11)  (153 251)  (153 251)  LC_5 Logic Functioning bit
 (26 12)  (134 252)  (134 252)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (136 252)  (136 252)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 252)  (137 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 252)  (138 252)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (139 252)  (139 252)  routing T_2_15.lc_trk_g1_6 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 252)  (140 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (142 252)  (142 252)  routing T_2_15.lc_trk_g1_6 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (143 252)  (143 252)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.input_2_6
 (36 12)  (144 252)  (144 252)  LC_6 Logic Functioning bit
 (38 12)  (146 252)  (146 252)  LC_6 Logic Functioning bit
 (39 12)  (147 252)  (147 252)  LC_6 Logic Functioning bit
 (45 12)  (153 252)  (153 252)  LC_6 Logic Functioning bit
 (26 13)  (134 253)  (134 253)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (135 253)  (135 253)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 253)  (136 253)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 253)  (137 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (139 253)  (139 253)  routing T_2_15.lc_trk_g1_6 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (140 253)  (140 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (143 253)  (143 253)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.input_2_6
 (36 13)  (144 253)  (144 253)  LC_6 Logic Functioning bit
 (37 13)  (145 253)  (145 253)  LC_6 Logic Functioning bit
 (39 13)  (147 253)  (147 253)  LC_6 Logic Functioning bit
 (45 13)  (153 253)  (153 253)  LC_6 Logic Functioning bit
 (1 14)  (109 254)  (109 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (3 14)  (111 254)  (111 254)  routing T_2_15.sp12_h_r_1 <X> T_2_15.sp12_v_t_22
 (7 14)  (115 254)  (115 254)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (130 254)  (130 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (134 254)  (134 254)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (137 254)  (137 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 254)  (138 254)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (139 254)  (139 254)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 254)  (140 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 254)  (141 254)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 254)  (142 254)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 254)  (144 254)  LC_7 Logic Functioning bit
 (37 14)  (145 254)  (145 254)  LC_7 Logic Functioning bit
 (42 14)  (150 254)  (150 254)  LC_7 Logic Functioning bit
 (43 14)  (151 254)  (151 254)  LC_7 Logic Functioning bit
 (45 14)  (153 254)  (153 254)  LC_7 Logic Functioning bit
 (3 15)  (111 255)  (111 255)  routing T_2_15.sp12_h_r_1 <X> T_2_15.sp12_v_t_22
 (28 15)  (136 255)  (136 255)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 255)  (137 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 255)  (138 255)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (139 255)  (139 255)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (140 255)  (140 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (142 255)  (142 255)  routing T_2_15.lc_trk_g1_0 <X> T_2_15.input_2_7
 (36 15)  (144 255)  (144 255)  LC_7 Logic Functioning bit
 (37 15)  (145 255)  (145 255)  LC_7 Logic Functioning bit
 (45 15)  (153 255)  (153 255)  LC_7 Logic Functioning bit


LogicTile_3_15

 (14 0)  (176 240)  (176 240)  routing T_3_15.wire_logic_cluster/lc_0/out <X> T_3_15.lc_trk_g0_0
 (17 0)  (179 240)  (179 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (180 240)  (180 240)  routing T_3_15.wire_logic_cluster/lc_1/out <X> T_3_15.lc_trk_g0_1
 (21 0)  (183 240)  (183 240)  routing T_3_15.wire_logic_cluster/lc_3/out <X> T_3_15.lc_trk_g0_3
 (22 0)  (184 240)  (184 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (187 240)  (187 240)  routing T_3_15.wire_logic_cluster/lc_2/out <X> T_3_15.lc_trk_g0_2
 (29 0)  (191 240)  (191 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 240)  (192 240)  routing T_3_15.lc_trk_g0_7 <X> T_3_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 240)  (194 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 240)  (195 240)  routing T_3_15.lc_trk_g2_1 <X> T_3_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (202 240)  (202 240)  LC_0 Logic Functioning bit
 (41 0)  (203 240)  (203 240)  LC_0 Logic Functioning bit
 (42 0)  (204 240)  (204 240)  LC_0 Logic Functioning bit
 (43 0)  (205 240)  (205 240)  LC_0 Logic Functioning bit
 (44 0)  (206 240)  (206 240)  LC_0 Logic Functioning bit
 (17 1)  (179 241)  (179 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (184 241)  (184 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (192 241)  (192 241)  routing T_3_15.lc_trk_g0_7 <X> T_3_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 241)  (194 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (202 241)  (202 241)  LC_0 Logic Functioning bit
 (41 1)  (203 241)  (203 241)  LC_0 Logic Functioning bit
 (42 1)  (204 241)  (204 241)  LC_0 Logic Functioning bit
 (43 1)  (205 241)  (205 241)  LC_0 Logic Functioning bit
 (17 2)  (179 242)  (179 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (180 242)  (180 242)  routing T_3_15.wire_logic_cluster/lc_5/out <X> T_3_15.lc_trk_g0_5
 (22 2)  (184 242)  (184 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (185 242)  (185 242)  routing T_3_15.sp4_h_r_7 <X> T_3_15.lc_trk_g0_7
 (24 2)  (186 242)  (186 242)  routing T_3_15.sp4_h_r_7 <X> T_3_15.lc_trk_g0_7
 (25 2)  (187 242)  (187 242)  routing T_3_15.wire_logic_cluster/lc_6/out <X> T_3_15.lc_trk_g0_6
 (27 2)  (189 242)  (189 242)  routing T_3_15.lc_trk_g1_5 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 242)  (191 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 242)  (192 242)  routing T_3_15.lc_trk_g1_5 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 242)  (193 242)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 242)  (194 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 242)  (195 242)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 242)  (196 242)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (202 242)  (202 242)  LC_1 Logic Functioning bit
 (41 2)  (203 242)  (203 242)  LC_1 Logic Functioning bit
 (42 2)  (204 242)  (204 242)  LC_1 Logic Functioning bit
 (43 2)  (205 242)  (205 242)  LC_1 Logic Functioning bit
 (44 2)  (206 242)  (206 242)  LC_1 Logic Functioning bit
 (21 3)  (183 243)  (183 243)  routing T_3_15.sp4_h_r_7 <X> T_3_15.lc_trk_g0_7
 (22 3)  (184 243)  (184 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (32 3)  (194 243)  (194 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (40 3)  (202 243)  (202 243)  LC_1 Logic Functioning bit
 (41 3)  (203 243)  (203 243)  LC_1 Logic Functioning bit
 (42 3)  (204 243)  (204 243)  LC_1 Logic Functioning bit
 (43 3)  (205 243)  (205 243)  LC_1 Logic Functioning bit
 (15 4)  (177 244)  (177 244)  routing T_3_15.sp4_v_b_17 <X> T_3_15.lc_trk_g1_1
 (16 4)  (178 244)  (178 244)  routing T_3_15.sp4_v_b_17 <X> T_3_15.lc_trk_g1_1
 (17 4)  (179 244)  (179 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (183 244)  (183 244)  routing T_3_15.sp4_h_r_11 <X> T_3_15.lc_trk_g1_3
 (22 4)  (184 244)  (184 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (185 244)  (185 244)  routing T_3_15.sp4_h_r_11 <X> T_3_15.lc_trk_g1_3
 (24 4)  (186 244)  (186 244)  routing T_3_15.sp4_h_r_11 <X> T_3_15.lc_trk_g1_3
 (27 4)  (189 244)  (189 244)  routing T_3_15.lc_trk_g3_0 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 244)  (190 244)  routing T_3_15.lc_trk_g3_0 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 244)  (191 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (193 244)  (193 244)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 244)  (194 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 244)  (195 244)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (196 244)  (196 244)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (202 244)  (202 244)  LC_2 Logic Functioning bit
 (41 4)  (203 244)  (203 244)  LC_2 Logic Functioning bit
 (42 4)  (204 244)  (204 244)  LC_2 Logic Functioning bit
 (43 4)  (205 244)  (205 244)  LC_2 Logic Functioning bit
 (44 4)  (206 244)  (206 244)  LC_2 Logic Functioning bit
 (15 5)  (177 245)  (177 245)  routing T_3_15.bot_op_0 <X> T_3_15.lc_trk_g1_0
 (17 5)  (179 245)  (179 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (32 5)  (194 245)  (194 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (197 245)  (197 245)  routing T_3_15.lc_trk_g0_2 <X> T_3_15.input_2_2
 (40 5)  (202 245)  (202 245)  LC_2 Logic Functioning bit
 (41 5)  (203 245)  (203 245)  LC_2 Logic Functioning bit
 (42 5)  (204 245)  (204 245)  LC_2 Logic Functioning bit
 (43 5)  (205 245)  (205 245)  LC_2 Logic Functioning bit
 (15 6)  (177 246)  (177 246)  routing T_3_15.sp4_h_r_5 <X> T_3_15.lc_trk_g1_5
 (16 6)  (178 246)  (178 246)  routing T_3_15.sp4_h_r_5 <X> T_3_15.lc_trk_g1_5
 (17 6)  (179 246)  (179 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (28 6)  (190 246)  (190 246)  routing T_3_15.lc_trk_g2_2 <X> T_3_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 246)  (191 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 246)  (194 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 246)  (195 246)  routing T_3_15.lc_trk_g3_3 <X> T_3_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (196 246)  (196 246)  routing T_3_15.lc_trk_g3_3 <X> T_3_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (202 246)  (202 246)  LC_3 Logic Functioning bit
 (41 6)  (203 246)  (203 246)  LC_3 Logic Functioning bit
 (42 6)  (204 246)  (204 246)  LC_3 Logic Functioning bit
 (43 6)  (205 246)  (205 246)  LC_3 Logic Functioning bit
 (44 6)  (206 246)  (206 246)  LC_3 Logic Functioning bit
 (18 7)  (180 247)  (180 247)  routing T_3_15.sp4_h_r_5 <X> T_3_15.lc_trk_g1_5
 (22 7)  (184 247)  (184 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (187 247)  (187 247)  routing T_3_15.sp4_r_v_b_30 <X> T_3_15.lc_trk_g1_6
 (30 7)  (192 247)  (192 247)  routing T_3_15.lc_trk_g2_2 <X> T_3_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (193 247)  (193 247)  routing T_3_15.lc_trk_g3_3 <X> T_3_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (194 247)  (194 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 247)  (197 247)  routing T_3_15.lc_trk_g0_3 <X> T_3_15.input_2_3
 (40 7)  (202 247)  (202 247)  LC_3 Logic Functioning bit
 (41 7)  (203 247)  (203 247)  LC_3 Logic Functioning bit
 (42 7)  (204 247)  (204 247)  LC_3 Logic Functioning bit
 (43 7)  (205 247)  (205 247)  LC_3 Logic Functioning bit
 (14 8)  (176 248)  (176 248)  routing T_3_15.bnl_op_0 <X> T_3_15.lc_trk_g2_0
 (15 8)  (177 248)  (177 248)  routing T_3_15.tnl_op_1 <X> T_3_15.lc_trk_g2_1
 (17 8)  (179 248)  (179 248)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (187 248)  (187 248)  routing T_3_15.rgt_op_2 <X> T_3_15.lc_trk_g2_2
 (27 8)  (189 248)  (189 248)  routing T_3_15.lc_trk_g1_6 <X> T_3_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 248)  (191 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 248)  (192 248)  routing T_3_15.lc_trk_g1_6 <X> T_3_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (193 248)  (193 248)  routing T_3_15.lc_trk_g3_6 <X> T_3_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 248)  (194 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 248)  (195 248)  routing T_3_15.lc_trk_g3_6 <X> T_3_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 248)  (196 248)  routing T_3_15.lc_trk_g3_6 <X> T_3_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 248)  (197 248)  routing T_3_15.lc_trk_g2_4 <X> T_3_15.input_2_4
 (40 8)  (202 248)  (202 248)  LC_4 Logic Functioning bit
 (41 8)  (203 248)  (203 248)  LC_4 Logic Functioning bit
 (42 8)  (204 248)  (204 248)  LC_4 Logic Functioning bit
 (43 8)  (205 248)  (205 248)  LC_4 Logic Functioning bit
 (44 8)  (206 248)  (206 248)  LC_4 Logic Functioning bit
 (14 9)  (176 249)  (176 249)  routing T_3_15.bnl_op_0 <X> T_3_15.lc_trk_g2_0
 (17 9)  (179 249)  (179 249)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (180 249)  (180 249)  routing T_3_15.tnl_op_1 <X> T_3_15.lc_trk_g2_1
 (22 9)  (184 249)  (184 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (186 249)  (186 249)  routing T_3_15.rgt_op_2 <X> T_3_15.lc_trk_g2_2
 (30 9)  (192 249)  (192 249)  routing T_3_15.lc_trk_g1_6 <X> T_3_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (193 249)  (193 249)  routing T_3_15.lc_trk_g3_6 <X> T_3_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (194 249)  (194 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (195 249)  (195 249)  routing T_3_15.lc_trk_g2_4 <X> T_3_15.input_2_4
 (40 9)  (202 249)  (202 249)  LC_4 Logic Functioning bit
 (41 9)  (203 249)  (203 249)  LC_4 Logic Functioning bit
 (42 9)  (204 249)  (204 249)  LC_4 Logic Functioning bit
 (43 9)  (205 249)  (205 249)  LC_4 Logic Functioning bit
 (14 10)  (176 250)  (176 250)  routing T_3_15.wire_logic_cluster/lc_4/out <X> T_3_15.lc_trk_g2_4
 (21 10)  (183 250)  (183 250)  routing T_3_15.wire_logic_cluster/lc_7/out <X> T_3_15.lc_trk_g2_7
 (22 10)  (184 250)  (184 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (189 250)  (189 250)  routing T_3_15.lc_trk_g1_3 <X> T_3_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 250)  (191 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 250)  (193 250)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 250)  (194 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 250)  (195 250)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 250)  (196 250)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 250)  (197 250)  routing T_3_15.lc_trk_g0_5 <X> T_3_15.input_2_5
 (40 10)  (202 250)  (202 250)  LC_5 Logic Functioning bit
 (41 10)  (203 250)  (203 250)  LC_5 Logic Functioning bit
 (42 10)  (204 250)  (204 250)  LC_5 Logic Functioning bit
 (43 10)  (205 250)  (205 250)  LC_5 Logic Functioning bit
 (44 10)  (206 250)  (206 250)  LC_5 Logic Functioning bit
 (17 11)  (179 251)  (179 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (30 11)  (192 251)  (192 251)  routing T_3_15.lc_trk_g1_3 <X> T_3_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (193 251)  (193 251)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (194 251)  (194 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (202 251)  (202 251)  LC_5 Logic Functioning bit
 (41 11)  (203 251)  (203 251)  LC_5 Logic Functioning bit
 (42 11)  (204 251)  (204 251)  LC_5 Logic Functioning bit
 (43 11)  (205 251)  (205 251)  LC_5 Logic Functioning bit
 (17 12)  (179 252)  (179 252)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (180 252)  (180 252)  routing T_3_15.bnl_op_1 <X> T_3_15.lc_trk_g3_1
 (21 12)  (183 252)  (183 252)  routing T_3_15.bnl_op_3 <X> T_3_15.lc_trk_g3_3
 (22 12)  (184 252)  (184 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (189 252)  (189 252)  routing T_3_15.lc_trk_g1_0 <X> T_3_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 252)  (191 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (35 12)  (197 252)  (197 252)  routing T_3_15.lc_trk_g0_6 <X> T_3_15.input_2_6
 (37 12)  (199 252)  (199 252)  LC_6 Logic Functioning bit
 (39 12)  (201 252)  (201 252)  LC_6 Logic Functioning bit
 (40 12)  (202 252)  (202 252)  LC_6 Logic Functioning bit
 (42 12)  (204 252)  (204 252)  LC_6 Logic Functioning bit
 (44 12)  (206 252)  (206 252)  LC_6 Logic Functioning bit
 (14 13)  (176 253)  (176 253)  routing T_3_15.sp4_r_v_b_40 <X> T_3_15.lc_trk_g3_0
 (17 13)  (179 253)  (179 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (180 253)  (180 253)  routing T_3_15.bnl_op_1 <X> T_3_15.lc_trk_g3_1
 (21 13)  (183 253)  (183 253)  routing T_3_15.bnl_op_3 <X> T_3_15.lc_trk_g3_3
 (27 13)  (189 253)  (189 253)  routing T_3_15.lc_trk_g3_1 <X> T_3_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 253)  (190 253)  routing T_3_15.lc_trk_g3_1 <X> T_3_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 253)  (191 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (194 253)  (194 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (197 253)  (197 253)  routing T_3_15.lc_trk_g0_6 <X> T_3_15.input_2_6
 (36 13)  (198 253)  (198 253)  LC_6 Logic Functioning bit
 (38 13)  (200 253)  (200 253)  LC_6 Logic Functioning bit
 (41 13)  (203 253)  (203 253)  LC_6 Logic Functioning bit
 (43 13)  (205 253)  (205 253)  LC_6 Logic Functioning bit
 (7 14)  (169 254)  (169 254)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (176 254)  (176 254)  routing T_3_15.bnl_op_4 <X> T_3_15.lc_trk_g3_4
 (17 14)  (179 254)  (179 254)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (180 254)  (180 254)  routing T_3_15.bnl_op_5 <X> T_3_15.lc_trk_g3_5
 (21 14)  (183 254)  (183 254)  routing T_3_15.bnl_op_7 <X> T_3_15.lc_trk_g3_7
 (22 14)  (184 254)  (184 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (187 254)  (187 254)  routing T_3_15.bnl_op_6 <X> T_3_15.lc_trk_g3_6
 (27 14)  (189 254)  (189 254)  routing T_3_15.lc_trk_g1_1 <X> T_3_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 254)  (191 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 254)  (194 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 254)  (195 254)  routing T_3_15.lc_trk_g2_0 <X> T_3_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 254)  (197 254)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.input_2_7
 (40 14)  (202 254)  (202 254)  LC_7 Logic Functioning bit
 (41 14)  (203 254)  (203 254)  LC_7 Logic Functioning bit
 (42 14)  (204 254)  (204 254)  LC_7 Logic Functioning bit
 (43 14)  (205 254)  (205 254)  LC_7 Logic Functioning bit
 (44 14)  (206 254)  (206 254)  LC_7 Logic Functioning bit
 (14 15)  (176 255)  (176 255)  routing T_3_15.bnl_op_4 <X> T_3_15.lc_trk_g3_4
 (17 15)  (179 255)  (179 255)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (180 255)  (180 255)  routing T_3_15.bnl_op_5 <X> T_3_15.lc_trk_g3_5
 (21 15)  (183 255)  (183 255)  routing T_3_15.bnl_op_7 <X> T_3_15.lc_trk_g3_7
 (22 15)  (184 255)  (184 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (187 255)  (187 255)  routing T_3_15.bnl_op_6 <X> T_3_15.lc_trk_g3_6
 (32 15)  (194 255)  (194 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (195 255)  (195 255)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.input_2_7
 (35 15)  (197 255)  (197 255)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.input_2_7
 (40 15)  (202 255)  (202 255)  LC_7 Logic Functioning bit
 (41 15)  (203 255)  (203 255)  LC_7 Logic Functioning bit
 (42 15)  (204 255)  (204 255)  LC_7 Logic Functioning bit
 (43 15)  (205 255)  (205 255)  LC_7 Logic Functioning bit


LogicTile_4_15

 (15 0)  (231 240)  (231 240)  routing T_4_15.sp4_h_r_9 <X> T_4_15.lc_trk_g0_1
 (16 0)  (232 240)  (232 240)  routing T_4_15.sp4_h_r_9 <X> T_4_15.lc_trk_g0_1
 (17 0)  (233 240)  (233 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (234 240)  (234 240)  routing T_4_15.sp4_h_r_9 <X> T_4_15.lc_trk_g0_1
 (21 0)  (237 240)  (237 240)  routing T_4_15.sp4_h_r_19 <X> T_4_15.lc_trk_g0_3
 (22 0)  (238 240)  (238 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (239 240)  (239 240)  routing T_4_15.sp4_h_r_19 <X> T_4_15.lc_trk_g0_3
 (24 0)  (240 240)  (240 240)  routing T_4_15.sp4_h_r_19 <X> T_4_15.lc_trk_g0_3
 (26 0)  (242 240)  (242 240)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (245 240)  (245 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (247 240)  (247 240)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 240)  (248 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 240)  (249 240)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (45 0)  (261 240)  (261 240)  LC_0 Logic Functioning bit
 (46 0)  (262 240)  (262 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (237 241)  (237 241)  routing T_4_15.sp4_h_r_19 <X> T_4_15.lc_trk_g0_3
 (26 1)  (242 241)  (242 241)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (243 241)  (243 241)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (244 241)  (244 241)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 241)  (245 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 241)  (247 241)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 241)  (248 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (249 241)  (249 241)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.input_2_0
 (35 1)  (251 241)  (251 241)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.input_2_0
 (36 1)  (252 241)  (252 241)  LC_0 Logic Functioning bit
 (38 1)  (254 241)  (254 241)  LC_0 Logic Functioning bit
 (43 1)  (259 241)  (259 241)  LC_0 Logic Functioning bit
 (45 1)  (261 241)  (261 241)  LC_0 Logic Functioning bit
 (0 2)  (216 242)  (216 242)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (1 2)  (217 242)  (217 242)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (2 2)  (218 242)  (218 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (230 242)  (230 242)  routing T_4_15.sp4_h_l_9 <X> T_4_15.lc_trk_g0_4
 (21 2)  (237 242)  (237 242)  routing T_4_15.sp4_h_l_10 <X> T_4_15.lc_trk_g0_7
 (22 2)  (238 242)  (238 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (239 242)  (239 242)  routing T_4_15.sp4_h_l_10 <X> T_4_15.lc_trk_g0_7
 (24 2)  (240 242)  (240 242)  routing T_4_15.sp4_h_l_10 <X> T_4_15.lc_trk_g0_7
 (26 2)  (242 242)  (242 242)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (244 242)  (244 242)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 242)  (245 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (247 242)  (247 242)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 242)  (248 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 242)  (249 242)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (250 242)  (250 242)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (251 242)  (251 242)  routing T_4_15.lc_trk_g0_7 <X> T_4_15.input_2_1
 (36 2)  (252 242)  (252 242)  LC_1 Logic Functioning bit
 (37 2)  (253 242)  (253 242)  LC_1 Logic Functioning bit
 (38 2)  (254 242)  (254 242)  LC_1 Logic Functioning bit
 (39 2)  (255 242)  (255 242)  LC_1 Logic Functioning bit
 (43 2)  (259 242)  (259 242)  LC_1 Logic Functioning bit
 (45 2)  (261 242)  (261 242)  LC_1 Logic Functioning bit
 (46 2)  (262 242)  (262 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (216 243)  (216 243)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (14 3)  (230 243)  (230 243)  routing T_4_15.sp4_h_l_9 <X> T_4_15.lc_trk_g0_4
 (15 3)  (231 243)  (231 243)  routing T_4_15.sp4_h_l_9 <X> T_4_15.lc_trk_g0_4
 (16 3)  (232 243)  (232 243)  routing T_4_15.sp4_h_l_9 <X> T_4_15.lc_trk_g0_4
 (17 3)  (233 243)  (233 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (237 243)  (237 243)  routing T_4_15.sp4_h_l_10 <X> T_4_15.lc_trk_g0_7
 (26 3)  (242 243)  (242 243)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 243)  (244 243)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 243)  (245 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 243)  (246 243)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (247 243)  (247 243)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 243)  (248 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (251 243)  (251 243)  routing T_4_15.lc_trk_g0_7 <X> T_4_15.input_2_1
 (36 3)  (252 243)  (252 243)  LC_1 Logic Functioning bit
 (37 3)  (253 243)  (253 243)  LC_1 Logic Functioning bit
 (38 3)  (254 243)  (254 243)  LC_1 Logic Functioning bit
 (39 3)  (255 243)  (255 243)  LC_1 Logic Functioning bit
 (42 3)  (258 243)  (258 243)  LC_1 Logic Functioning bit
 (43 3)  (259 243)  (259 243)  LC_1 Logic Functioning bit
 (45 3)  (261 243)  (261 243)  LC_1 Logic Functioning bit
 (1 4)  (217 244)  (217 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (238 244)  (238 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (239 244)  (239 244)  routing T_4_15.sp4_v_b_19 <X> T_4_15.lc_trk_g1_3
 (24 4)  (240 244)  (240 244)  routing T_4_15.sp4_v_b_19 <X> T_4_15.lc_trk_g1_3
 (28 4)  (244 244)  (244 244)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 244)  (245 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 244)  (246 244)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (247 244)  (247 244)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 244)  (248 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 244)  (249 244)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 244)  (250 244)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 244)  (252 244)  LC_2 Logic Functioning bit
 (38 4)  (254 244)  (254 244)  LC_2 Logic Functioning bit
 (45 4)  (261 244)  (261 244)  LC_2 Logic Functioning bit
 (0 5)  (216 245)  (216 245)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_7/cen
 (1 5)  (217 245)  (217 245)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_7/cen
 (26 5)  (242 245)  (242 245)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 245)  (244 245)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 245)  (245 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 245)  (246 245)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (247 245)  (247 245)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (252 245)  (252 245)  LC_2 Logic Functioning bit
 (37 5)  (253 245)  (253 245)  LC_2 Logic Functioning bit
 (38 5)  (254 245)  (254 245)  LC_2 Logic Functioning bit
 (39 5)  (255 245)  (255 245)  LC_2 Logic Functioning bit
 (45 5)  (261 245)  (261 245)  LC_2 Logic Functioning bit
 (15 6)  (231 246)  (231 246)  routing T_4_15.sp4_h_r_21 <X> T_4_15.lc_trk_g1_5
 (16 6)  (232 246)  (232 246)  routing T_4_15.sp4_h_r_21 <X> T_4_15.lc_trk_g1_5
 (17 6)  (233 246)  (233 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (234 246)  (234 246)  routing T_4_15.sp4_h_r_21 <X> T_4_15.lc_trk_g1_5
 (26 6)  (242 246)  (242 246)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (244 246)  (244 246)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 246)  (245 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (247 246)  (247 246)  routing T_4_15.lc_trk_g0_4 <X> T_4_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 246)  (248 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (253 246)  (253 246)  LC_3 Logic Functioning bit
 (39 6)  (255 246)  (255 246)  LC_3 Logic Functioning bit
 (40 6)  (256 246)  (256 246)  LC_3 Logic Functioning bit
 (42 6)  (258 246)  (258 246)  LC_3 Logic Functioning bit
 (45 6)  (261 246)  (261 246)  LC_3 Logic Functioning bit
 (46 6)  (262 246)  (262 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (234 247)  (234 247)  routing T_4_15.sp4_h_r_21 <X> T_4_15.lc_trk_g1_5
 (26 7)  (242 247)  (242 247)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (244 247)  (244 247)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 247)  (245 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (246 247)  (246 247)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (252 247)  (252 247)  LC_3 Logic Functioning bit
 (38 7)  (254 247)  (254 247)  LC_3 Logic Functioning bit
 (45 7)  (261 247)  (261 247)  LC_3 Logic Functioning bit
 (25 8)  (241 248)  (241 248)  routing T_4_15.sp4_v_t_23 <X> T_4_15.lc_trk_g2_2
 (28 8)  (244 248)  (244 248)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 248)  (245 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 248)  (246 248)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (247 248)  (247 248)  routing T_4_15.lc_trk_g2_5 <X> T_4_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 248)  (248 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 248)  (249 248)  routing T_4_15.lc_trk_g2_5 <X> T_4_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (251 248)  (251 248)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.input_2_4
 (36 8)  (252 248)  (252 248)  LC_4 Logic Functioning bit
 (37 8)  (253 248)  (253 248)  LC_4 Logic Functioning bit
 (38 8)  (254 248)  (254 248)  LC_4 Logic Functioning bit
 (39 8)  (255 248)  (255 248)  LC_4 Logic Functioning bit
 (43 8)  (259 248)  (259 248)  LC_4 Logic Functioning bit
 (45 8)  (261 248)  (261 248)  LC_4 Logic Functioning bit
 (51 8)  (267 248)  (267 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (7 9)  (223 249)  (223 249)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (238 249)  (238 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (239 249)  (239 249)  routing T_4_15.sp4_v_t_23 <X> T_4_15.lc_trk_g2_2
 (25 9)  (241 249)  (241 249)  routing T_4_15.sp4_v_t_23 <X> T_4_15.lc_trk_g2_2
 (26 9)  (242 249)  (242 249)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (244 249)  (244 249)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 249)  (245 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (246 249)  (246 249)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (248 249)  (248 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (249 249)  (249 249)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.input_2_4
 (34 9)  (250 249)  (250 249)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.input_2_4
 (36 9)  (252 249)  (252 249)  LC_4 Logic Functioning bit
 (37 9)  (253 249)  (253 249)  LC_4 Logic Functioning bit
 (38 9)  (254 249)  (254 249)  LC_4 Logic Functioning bit
 (39 9)  (255 249)  (255 249)  LC_4 Logic Functioning bit
 (42 9)  (258 249)  (258 249)  LC_4 Logic Functioning bit
 (43 9)  (259 249)  (259 249)  LC_4 Logic Functioning bit
 (45 9)  (261 249)  (261 249)  LC_4 Logic Functioning bit
 (16 10)  (232 250)  (232 250)  routing T_4_15.sp12_v_b_21 <X> T_4_15.lc_trk_g2_5
 (17 10)  (233 250)  (233 250)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (237 250)  (237 250)  routing T_4_15.sp4_v_t_26 <X> T_4_15.lc_trk_g2_7
 (22 10)  (238 250)  (238 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (239 250)  (239 250)  routing T_4_15.sp4_v_t_26 <X> T_4_15.lc_trk_g2_7
 (28 10)  (244 250)  (244 250)  routing T_4_15.lc_trk_g2_4 <X> T_4_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 250)  (245 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 250)  (246 250)  routing T_4_15.lc_trk_g2_4 <X> T_4_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (247 250)  (247 250)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 250)  (248 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 250)  (249 250)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 250)  (252 250)  LC_5 Logic Functioning bit
 (38 10)  (254 250)  (254 250)  LC_5 Logic Functioning bit
 (45 10)  (261 250)  (261 250)  LC_5 Logic Functioning bit
 (14 11)  (230 251)  (230 251)  routing T_4_15.sp12_v_b_20 <X> T_4_15.lc_trk_g2_4
 (16 11)  (232 251)  (232 251)  routing T_4_15.sp12_v_b_20 <X> T_4_15.lc_trk_g2_4
 (17 11)  (233 251)  (233 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (234 251)  (234 251)  routing T_4_15.sp12_v_b_21 <X> T_4_15.lc_trk_g2_5
 (21 11)  (237 251)  (237 251)  routing T_4_15.sp4_v_t_26 <X> T_4_15.lc_trk_g2_7
 (22 11)  (238 251)  (238 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (239 251)  (239 251)  routing T_4_15.sp4_v_b_46 <X> T_4_15.lc_trk_g2_6
 (24 11)  (240 251)  (240 251)  routing T_4_15.sp4_v_b_46 <X> T_4_15.lc_trk_g2_6
 (31 11)  (247 251)  (247 251)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (252 251)  (252 251)  LC_5 Logic Functioning bit
 (38 11)  (254 251)  (254 251)  LC_5 Logic Functioning bit
 (45 11)  (261 251)  (261 251)  LC_5 Logic Functioning bit
 (32 12)  (248 252)  (248 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (252 252)  (252 252)  LC_6 Logic Functioning bit
 (37 12)  (253 252)  (253 252)  LC_6 Logic Functioning bit
 (38 12)  (254 252)  (254 252)  LC_6 Logic Functioning bit
 (39 12)  (255 252)  (255 252)  LC_6 Logic Functioning bit
 (45 12)  (261 252)  (261 252)  LC_6 Logic Functioning bit
 (31 13)  (247 253)  (247 253)  routing T_4_15.lc_trk_g0_3 <X> T_4_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (252 253)  (252 253)  LC_6 Logic Functioning bit
 (37 13)  (253 253)  (253 253)  LC_6 Logic Functioning bit
 (38 13)  (254 253)  (254 253)  LC_6 Logic Functioning bit
 (39 13)  (255 253)  (255 253)  LC_6 Logic Functioning bit
 (45 13)  (261 253)  (261 253)  LC_6 Logic Functioning bit
 (48 13)  (264 253)  (264 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (217 254)  (217 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (223 254)  (223 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (231 254)  (231 254)  routing T_4_15.sp4_v_t_32 <X> T_4_15.lc_trk_g3_5
 (16 14)  (232 254)  (232 254)  routing T_4_15.sp4_v_t_32 <X> T_4_15.lc_trk_g3_5
 (17 14)  (233 254)  (233 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (238 254)  (238 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (239 254)  (239 254)  routing T_4_15.sp12_v_b_23 <X> T_4_15.lc_trk_g3_7
 (25 14)  (241 254)  (241 254)  routing T_4_15.sp4_v_b_38 <X> T_4_15.lc_trk_g3_6
 (26 14)  (242 254)  (242 254)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (243 254)  (243 254)  routing T_4_15.lc_trk_g1_5 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 254)  (245 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 254)  (246 254)  routing T_4_15.lc_trk_g1_5 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 254)  (248 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 254)  (249 254)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 254)  (252 254)  LC_7 Logic Functioning bit
 (38 14)  (254 254)  (254 254)  LC_7 Logic Functioning bit
 (41 14)  (257 254)  (257 254)  LC_7 Logic Functioning bit
 (43 14)  (259 254)  (259 254)  LC_7 Logic Functioning bit
 (45 14)  (261 254)  (261 254)  LC_7 Logic Functioning bit
 (21 15)  (237 255)  (237 255)  routing T_4_15.sp12_v_b_23 <X> T_4_15.lc_trk_g3_7
 (22 15)  (238 255)  (238 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (239 255)  (239 255)  routing T_4_15.sp4_v_b_38 <X> T_4_15.lc_trk_g3_6
 (25 15)  (241 255)  (241 255)  routing T_4_15.sp4_v_b_38 <X> T_4_15.lc_trk_g3_6
 (26 15)  (242 255)  (242 255)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 255)  (244 255)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 255)  (245 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (247 255)  (247 255)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (252 255)  (252 255)  LC_7 Logic Functioning bit
 (38 15)  (254 255)  (254 255)  LC_7 Logic Functioning bit
 (45 15)  (261 255)  (261 255)  LC_7 Logic Functioning bit
 (51 15)  (267 255)  (267 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_15

 (14 0)  (284 240)  (284 240)  routing T_5_15.sp4_h_r_8 <X> T_5_15.lc_trk_g0_0
 (21 0)  (291 240)  (291 240)  routing T_5_15.wire_logic_cluster/lc_3/out <X> T_5_15.lc_trk_g0_3
 (22 0)  (292 240)  (292 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (15 1)  (285 241)  (285 241)  routing T_5_15.sp4_h_r_8 <X> T_5_15.lc_trk_g0_0
 (16 1)  (286 241)  (286 241)  routing T_5_15.sp4_h_r_8 <X> T_5_15.lc_trk_g0_0
 (17 1)  (287 241)  (287 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (270 242)  (270 242)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (1 2)  (271 242)  (271 242)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (2 2)  (272 242)  (272 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (287 242)  (287 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (288 242)  (288 242)  routing T_5_15.wire_logic_cluster/lc_5/out <X> T_5_15.lc_trk_g0_5
 (25 2)  (295 242)  (295 242)  routing T_5_15.sp4_v_t_3 <X> T_5_15.lc_trk_g0_6
 (26 2)  (296 242)  (296 242)  routing T_5_15.lc_trk_g2_5 <X> T_5_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (297 242)  (297 242)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 242)  (298 242)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 242)  (299 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (301 242)  (301 242)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 242)  (302 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 242)  (303 242)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (305 242)  (305 242)  routing T_5_15.lc_trk_g0_5 <X> T_5_15.input_2_1
 (36 2)  (306 242)  (306 242)  LC_1 Logic Functioning bit
 (37 2)  (307 242)  (307 242)  LC_1 Logic Functioning bit
 (45 2)  (315 242)  (315 242)  LC_1 Logic Functioning bit
 (0 3)  (270 243)  (270 243)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (22 3)  (292 243)  (292 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (293 243)  (293 243)  routing T_5_15.sp4_v_t_3 <X> T_5_15.lc_trk_g0_6
 (25 3)  (295 243)  (295 243)  routing T_5_15.sp4_v_t_3 <X> T_5_15.lc_trk_g0_6
 (28 3)  (298 243)  (298 243)  routing T_5_15.lc_trk_g2_5 <X> T_5_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 243)  (299 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (302 243)  (302 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (306 243)  (306 243)  LC_1 Logic Functioning bit
 (37 3)  (307 243)  (307 243)  LC_1 Logic Functioning bit
 (38 3)  (308 243)  (308 243)  LC_1 Logic Functioning bit
 (41 3)  (311 243)  (311 243)  LC_1 Logic Functioning bit
 (43 3)  (313 243)  (313 243)  LC_1 Logic Functioning bit
 (45 3)  (315 243)  (315 243)  LC_1 Logic Functioning bit
 (14 4)  (284 244)  (284 244)  routing T_5_15.sp4_v_b_8 <X> T_5_15.lc_trk_g1_0
 (15 4)  (285 244)  (285 244)  routing T_5_15.bot_op_1 <X> T_5_15.lc_trk_g1_1
 (17 4)  (287 244)  (287 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (14 5)  (284 245)  (284 245)  routing T_5_15.sp4_v_b_8 <X> T_5_15.lc_trk_g1_0
 (16 5)  (286 245)  (286 245)  routing T_5_15.sp4_v_b_8 <X> T_5_15.lc_trk_g1_0
 (17 5)  (287 245)  (287 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (25 6)  (295 246)  (295 246)  routing T_5_15.sp4_v_t_3 <X> T_5_15.lc_trk_g1_6
 (29 6)  (299 246)  (299 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (301 246)  (301 246)  routing T_5_15.lc_trk_g0_6 <X> T_5_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 246)  (302 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (306 246)  (306 246)  LC_3 Logic Functioning bit
 (38 6)  (308 246)  (308 246)  LC_3 Logic Functioning bit
 (41 6)  (311 246)  (311 246)  LC_3 Logic Functioning bit
 (42 6)  (312 246)  (312 246)  LC_3 Logic Functioning bit
 (43 6)  (313 246)  (313 246)  LC_3 Logic Functioning bit
 (45 6)  (315 246)  (315 246)  LC_3 Logic Functioning bit
 (52 6)  (322 246)  (322 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (292 247)  (292 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (293 247)  (293 247)  routing T_5_15.sp4_v_t_3 <X> T_5_15.lc_trk_g1_6
 (25 7)  (295 247)  (295 247)  routing T_5_15.sp4_v_t_3 <X> T_5_15.lc_trk_g1_6
 (27 7)  (297 247)  (297 247)  routing T_5_15.lc_trk_g1_0 <X> T_5_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 247)  (299 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (301 247)  (301 247)  routing T_5_15.lc_trk_g0_6 <X> T_5_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (302 247)  (302 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (305 247)  (305 247)  routing T_5_15.lc_trk_g0_3 <X> T_5_15.input_2_3
 (37 7)  (307 247)  (307 247)  LC_3 Logic Functioning bit
 (39 7)  (309 247)  (309 247)  LC_3 Logic Functioning bit
 (40 7)  (310 247)  (310 247)  LC_3 Logic Functioning bit
 (42 7)  (312 247)  (312 247)  LC_3 Logic Functioning bit
 (45 7)  (315 247)  (315 247)  LC_3 Logic Functioning bit
 (7 9)  (277 249)  (277 249)  Column buffer control bit: LH_colbuf_cntl_0

 (16 10)  (286 250)  (286 250)  routing T_5_15.sp4_v_t_16 <X> T_5_15.lc_trk_g2_5
 (17 10)  (287 250)  (287 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (288 250)  (288 250)  routing T_5_15.sp4_v_t_16 <X> T_5_15.lc_trk_g2_5
 (21 10)  (291 250)  (291 250)  routing T_5_15.wire_logic_cluster/lc_7/out <X> T_5_15.lc_trk_g2_7
 (22 10)  (292 250)  (292 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (297 250)  (297 250)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (298 250)  (298 250)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 250)  (299 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 250)  (300 250)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (301 250)  (301 250)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 250)  (302 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 250)  (303 250)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (305 250)  (305 250)  routing T_5_15.lc_trk_g0_5 <X> T_5_15.input_2_5
 (36 10)  (306 250)  (306 250)  LC_5 Logic Functioning bit
 (38 10)  (308 250)  (308 250)  LC_5 Logic Functioning bit
 (41 10)  (311 250)  (311 250)  LC_5 Logic Functioning bit
 (42 10)  (312 250)  (312 250)  LC_5 Logic Functioning bit
 (43 10)  (313 250)  (313 250)  LC_5 Logic Functioning bit
 (45 10)  (315 250)  (315 250)  LC_5 Logic Functioning bit
 (14 11)  (284 251)  (284 251)  routing T_5_15.sp4_h_l_17 <X> T_5_15.lc_trk_g2_4
 (15 11)  (285 251)  (285 251)  routing T_5_15.sp4_h_l_17 <X> T_5_15.lc_trk_g2_4
 (16 11)  (286 251)  (286 251)  routing T_5_15.sp4_h_l_17 <X> T_5_15.lc_trk_g2_4
 (17 11)  (287 251)  (287 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (297 251)  (297 251)  routing T_5_15.lc_trk_g1_0 <X> T_5_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 251)  (299 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (302 251)  (302 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (42 11)  (312 251)  (312 251)  LC_5 Logic Functioning bit
 (43 11)  (313 251)  (313 251)  LC_5 Logic Functioning bit
 (45 11)  (315 251)  (315 251)  LC_5 Logic Functioning bit
 (46 11)  (316 251)  (316 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (287 252)  (287 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 252)  (288 252)  routing T_5_15.wire_logic_cluster/lc_1/out <X> T_5_15.lc_trk_g3_1
 (1 14)  (271 254)  (271 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (277 254)  (277 254)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (286 254)  (286 254)  routing T_5_15.sp4_v_b_37 <X> T_5_15.lc_trk_g3_5
 (17 14)  (287 254)  (287 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (288 254)  (288 254)  routing T_5_15.sp4_v_b_37 <X> T_5_15.lc_trk_g3_5
 (26 14)  (296 254)  (296 254)  routing T_5_15.lc_trk_g2_7 <X> T_5_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (299 254)  (299 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (302 254)  (302 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (304 254)  (304 254)  routing T_5_15.lc_trk_g1_1 <X> T_5_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 254)  (305 254)  routing T_5_15.lc_trk_g1_6 <X> T_5_15.input_2_7
 (36 14)  (306 254)  (306 254)  LC_7 Logic Functioning bit
 (38 14)  (308 254)  (308 254)  LC_7 Logic Functioning bit
 (41 14)  (311 254)  (311 254)  LC_7 Logic Functioning bit
 (43 14)  (313 254)  (313 254)  LC_7 Logic Functioning bit
 (45 14)  (315 254)  (315 254)  LC_7 Logic Functioning bit
 (47 14)  (317 254)  (317 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (321 254)  (321 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (13 15)  (283 255)  (283 255)  routing T_5_15.sp4_v_b_6 <X> T_5_15.sp4_h_l_46
 (18 15)  (288 255)  (288 255)  routing T_5_15.sp4_v_b_37 <X> T_5_15.lc_trk_g3_5
 (26 15)  (296 255)  (296 255)  routing T_5_15.lc_trk_g2_7 <X> T_5_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 255)  (298 255)  routing T_5_15.lc_trk_g2_7 <X> T_5_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 255)  (299 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (302 255)  (302 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (304 255)  (304 255)  routing T_5_15.lc_trk_g1_6 <X> T_5_15.input_2_7
 (35 15)  (305 255)  (305 255)  routing T_5_15.lc_trk_g1_6 <X> T_5_15.input_2_7
 (36 15)  (306 255)  (306 255)  LC_7 Logic Functioning bit
 (38 15)  (308 255)  (308 255)  LC_7 Logic Functioning bit
 (40 15)  (310 255)  (310 255)  LC_7 Logic Functioning bit
 (41 15)  (311 255)  (311 255)  LC_7 Logic Functioning bit
 (43 15)  (313 255)  (313 255)  LC_7 Logic Functioning bit
 (45 15)  (315 255)  (315 255)  LC_7 Logic Functioning bit
 (51 15)  (321 255)  (321 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_6_15

 (3 6)  (327 246)  (327 246)  routing T_6_15.sp12_v_b_0 <X> T_6_15.sp12_v_t_23
 (6 6)  (330 246)  (330 246)  routing T_6_15.sp4_v_b_0 <X> T_6_15.sp4_v_t_38
 (5 7)  (329 247)  (329 247)  routing T_6_15.sp4_v_b_0 <X> T_6_15.sp4_v_t_38


LogicTile_7_15

 (22 0)  (388 240)  (388 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (390 240)  (390 240)  routing T_7_15.bot_op_3 <X> T_7_15.lc_trk_g0_3
 (27 0)  (393 240)  (393 240)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 240)  (394 240)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 240)  (395 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 240)  (398 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (402 240)  (402 240)  LC_0 Logic Functioning bit
 (38 0)  (404 240)  (404 240)  LC_0 Logic Functioning bit
 (30 1)  (396 241)  (396 241)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (397 241)  (397 241)  routing T_7_15.lc_trk_g0_3 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (402 241)  (402 241)  LC_0 Logic Functioning bit
 (38 1)  (404 241)  (404 241)  LC_0 Logic Functioning bit
 (47 1)  (413 241)  (413 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (10 6)  (376 246)  (376 246)  routing T_7_15.sp4_v_b_11 <X> T_7_15.sp4_h_l_41
 (7 9)  (373 249)  (373 249)  Column buffer control bit: LH_colbuf_cntl_0

 (5 10)  (371 250)  (371 250)  routing T_7_15.sp4_v_t_43 <X> T_7_15.sp4_h_l_43
 (12 10)  (378 250)  (378 250)  routing T_7_15.sp4_v_t_45 <X> T_7_15.sp4_h_l_45
 (6 11)  (372 251)  (372 251)  routing T_7_15.sp4_v_t_43 <X> T_7_15.sp4_h_l_43
 (11 11)  (377 251)  (377 251)  routing T_7_15.sp4_v_t_45 <X> T_7_15.sp4_h_l_45
 (25 12)  (391 252)  (391 252)  routing T_7_15.sp4_h_r_34 <X> T_7_15.lc_trk_g3_2
 (22 13)  (388 253)  (388 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (389 253)  (389 253)  routing T_7_15.sp4_h_r_34 <X> T_7_15.lc_trk_g3_2
 (24 13)  (390 253)  (390 253)  routing T_7_15.sp4_h_r_34 <X> T_7_15.lc_trk_g3_2
 (5 14)  (371 254)  (371 254)  routing T_7_15.sp4_v_t_44 <X> T_7_15.sp4_h_l_44
 (7 14)  (373 254)  (373 254)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (374 254)  (374 254)  routing T_7_15.sp4_v_t_41 <X> T_7_15.sp4_h_l_47
 (9 14)  (375 254)  (375 254)  routing T_7_15.sp4_v_t_41 <X> T_7_15.sp4_h_l_47
 (10 14)  (376 254)  (376 254)  routing T_7_15.sp4_v_t_41 <X> T_7_15.sp4_h_l_47
 (6 15)  (372 255)  (372 255)  routing T_7_15.sp4_v_t_44 <X> T_7_15.sp4_h_l_44


LogicTile_8_15

 (26 0)  (446 240)  (446 240)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (447 240)  (447 240)  routing T_8_15.lc_trk_g3_0 <X> T_8_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 240)  (448 240)  routing T_8_15.lc_trk_g3_0 <X> T_8_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 240)  (449 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 240)  (452 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (457 240)  (457 240)  LC_0 Logic Functioning bit
 (39 0)  (459 240)  (459 240)  LC_0 Logic Functioning bit
 (44 0)  (464 240)  (464 240)  LC_0 Logic Functioning bit
 (45 0)  (465 240)  (465 240)  LC_0 Logic Functioning bit
 (27 1)  (447 241)  (447 241)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (448 241)  (448 241)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 241)  (449 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (41 1)  (461 241)  (461 241)  LC_0 Logic Functioning bit
 (43 1)  (463 241)  (463 241)  LC_0 Logic Functioning bit
 (45 1)  (465 241)  (465 241)  LC_0 Logic Functioning bit
 (49 1)  (469 241)  (469 241)  Carry_In_Mux bit 

 (0 2)  (420 242)  (420 242)  routing T_8_15.glb_netwk_7 <X> T_8_15.wire_logic_cluster/lc_7/clk
 (1 2)  (421 242)  (421 242)  routing T_8_15.glb_netwk_7 <X> T_8_15.wire_logic_cluster/lc_7/clk
 (2 2)  (422 242)  (422 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (446 242)  (446 242)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (447 242)  (447 242)  routing T_8_15.lc_trk_g3_1 <X> T_8_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 242)  (448 242)  routing T_8_15.lc_trk_g3_1 <X> T_8_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 242)  (449 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 242)  (452 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (457 242)  (457 242)  LC_1 Logic Functioning bit
 (39 2)  (459 242)  (459 242)  LC_1 Logic Functioning bit
 (44 2)  (464 242)  (464 242)  LC_1 Logic Functioning bit
 (45 2)  (465 242)  (465 242)  LC_1 Logic Functioning bit
 (0 3)  (420 243)  (420 243)  routing T_8_15.glb_netwk_7 <X> T_8_15.wire_logic_cluster/lc_7/clk
 (28 3)  (448 243)  (448 243)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 243)  (449 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (461 243)  (461 243)  LC_1 Logic Functioning bit
 (43 3)  (463 243)  (463 243)  LC_1 Logic Functioning bit
 (45 3)  (465 243)  (465 243)  LC_1 Logic Functioning bit
 (0 4)  (420 244)  (420 244)  routing T_8_15.glb_netwk_5 <X> T_8_15.wire_logic_cluster/lc_7/cen
 (1 4)  (421 244)  (421 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (21 4)  (441 244)  (441 244)  routing T_8_15.wire_logic_cluster/lc_3/out <X> T_8_15.lc_trk_g1_3
 (22 4)  (442 244)  (442 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (445 244)  (445 244)  routing T_8_15.wire_logic_cluster/lc_2/out <X> T_8_15.lc_trk_g1_2
 (26 4)  (446 244)  (446 244)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (447 244)  (447 244)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 244)  (449 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 244)  (452 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (457 244)  (457 244)  LC_2 Logic Functioning bit
 (39 4)  (459 244)  (459 244)  LC_2 Logic Functioning bit
 (44 4)  (464 244)  (464 244)  LC_2 Logic Functioning bit
 (45 4)  (465 244)  (465 244)  LC_2 Logic Functioning bit
 (22 5)  (442 245)  (442 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (447 245)  (447 245)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (448 245)  (448 245)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 245)  (449 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 245)  (450 245)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.wire_logic_cluster/lc_2/in_1
 (41 5)  (461 245)  (461 245)  LC_2 Logic Functioning bit
 (43 5)  (463 245)  (463 245)  LC_2 Logic Functioning bit
 (45 5)  (465 245)  (465 245)  LC_2 Logic Functioning bit
 (17 6)  (437 246)  (437 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (438 246)  (438 246)  routing T_8_15.wire_logic_cluster/lc_5/out <X> T_8_15.lc_trk_g1_5
 (25 6)  (445 246)  (445 246)  routing T_8_15.wire_logic_cluster/lc_6/out <X> T_8_15.lc_trk_g1_6
 (26 6)  (446 246)  (446 246)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (447 246)  (447 246)  routing T_8_15.lc_trk_g1_3 <X> T_8_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 246)  (449 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 246)  (452 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (457 246)  (457 246)  LC_3 Logic Functioning bit
 (39 6)  (459 246)  (459 246)  LC_3 Logic Functioning bit
 (44 6)  (464 246)  (464 246)  LC_3 Logic Functioning bit
 (45 6)  (465 246)  (465 246)  LC_3 Logic Functioning bit
 (22 7)  (442 247)  (442 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (448 247)  (448 247)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 247)  (449 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 247)  (450 247)  routing T_8_15.lc_trk_g1_3 <X> T_8_15.wire_logic_cluster/lc_3/in_1
 (41 7)  (461 247)  (461 247)  LC_3 Logic Functioning bit
 (43 7)  (463 247)  (463 247)  LC_3 Logic Functioning bit
 (45 7)  (465 247)  (465 247)  LC_3 Logic Functioning bit
 (26 8)  (446 248)  (446 248)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (447 248)  (447 248)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 248)  (448 248)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 248)  (449 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 248)  (450 248)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 248)  (452 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (457 248)  (457 248)  LC_4 Logic Functioning bit
 (39 8)  (459 248)  (459 248)  LC_4 Logic Functioning bit
 (44 8)  (464 248)  (464 248)  LC_4 Logic Functioning bit
 (45 8)  (465 248)  (465 248)  LC_4 Logic Functioning bit
 (7 9)  (427 249)  (427 249)  Column buffer control bit: LH_colbuf_cntl_0

 (27 9)  (447 249)  (447 249)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (448 249)  (448 249)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 249)  (449 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (461 249)  (461 249)  LC_4 Logic Functioning bit
 (43 9)  (463 249)  (463 249)  LC_4 Logic Functioning bit
 (45 9)  (465 249)  (465 249)  LC_4 Logic Functioning bit
 (15 10)  (435 250)  (435 250)  routing T_8_15.sp4_v_t_32 <X> T_8_15.lc_trk_g2_5
 (16 10)  (436 250)  (436 250)  routing T_8_15.sp4_v_t_32 <X> T_8_15.lc_trk_g2_5
 (17 10)  (437 250)  (437 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (446 250)  (446 250)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (447 250)  (447 250)  routing T_8_15.lc_trk_g1_5 <X> T_8_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 250)  (449 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 250)  (450 250)  routing T_8_15.lc_trk_g1_5 <X> T_8_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 250)  (452 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (457 250)  (457 250)  LC_5 Logic Functioning bit
 (39 10)  (459 250)  (459 250)  LC_5 Logic Functioning bit
 (44 10)  (464 250)  (464 250)  LC_5 Logic Functioning bit
 (45 10)  (465 250)  (465 250)  LC_5 Logic Functioning bit
 (28 11)  (448 251)  (448 251)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 251)  (449 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (461 251)  (461 251)  LC_5 Logic Functioning bit
 (43 11)  (463 251)  (463 251)  LC_5 Logic Functioning bit
 (45 11)  (465 251)  (465 251)  LC_5 Logic Functioning bit
 (7 12)  (427 252)  (427 252)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (434 252)  (434 252)  routing T_8_15.wire_logic_cluster/lc_0/out <X> T_8_15.lc_trk_g3_0
 (17 12)  (437 252)  (437 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (438 252)  (438 252)  routing T_8_15.wire_logic_cluster/lc_1/out <X> T_8_15.lc_trk_g3_1
 (26 12)  (446 252)  (446 252)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (447 252)  (447 252)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 252)  (449 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 252)  (450 252)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 252)  (452 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (457 252)  (457 252)  LC_6 Logic Functioning bit
 (39 12)  (459 252)  (459 252)  LC_6 Logic Functioning bit
 (44 12)  (464 252)  (464 252)  LC_6 Logic Functioning bit
 (45 12)  (465 252)  (465 252)  LC_6 Logic Functioning bit
 (17 13)  (437 253)  (437 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (447 253)  (447 253)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (448 253)  (448 253)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 253)  (449 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (450 253)  (450 253)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_logic_cluster/lc_6/in_1
 (41 13)  (461 253)  (461 253)  LC_6 Logic Functioning bit
 (43 13)  (463 253)  (463 253)  LC_6 Logic Functioning bit
 (45 13)  (465 253)  (465 253)  LC_6 Logic Functioning bit
 (1 14)  (421 254)  (421 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (5 14)  (425 254)  (425 254)  routing T_8_15.sp4_v_t_44 <X> T_8_15.sp4_h_l_44
 (7 14)  (427 254)  (427 254)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (434 254)  (434 254)  routing T_8_15.wire_logic_cluster/lc_4/out <X> T_8_15.lc_trk_g3_4
 (15 14)  (435 254)  (435 254)  routing T_8_15.sp4_v_t_32 <X> T_8_15.lc_trk_g3_5
 (16 14)  (436 254)  (436 254)  routing T_8_15.sp4_v_t_32 <X> T_8_15.lc_trk_g3_5
 (17 14)  (437 254)  (437 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (441 254)  (441 254)  routing T_8_15.wire_logic_cluster/lc_7/out <X> T_8_15.lc_trk_g3_7
 (22 14)  (442 254)  (442 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (446 254)  (446 254)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (447 254)  (447 254)  routing T_8_15.lc_trk_g3_7 <X> T_8_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 254)  (448 254)  routing T_8_15.lc_trk_g3_7 <X> T_8_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 254)  (449 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 254)  (450 254)  routing T_8_15.lc_trk_g3_7 <X> T_8_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 254)  (452 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (457 254)  (457 254)  LC_7 Logic Functioning bit
 (39 14)  (459 254)  (459 254)  LC_7 Logic Functioning bit
 (44 14)  (464 254)  (464 254)  LC_7 Logic Functioning bit
 (45 14)  (465 254)  (465 254)  LC_7 Logic Functioning bit
 (6 15)  (426 255)  (426 255)  routing T_8_15.sp4_v_t_44 <X> T_8_15.sp4_h_l_44
 (17 15)  (437 255)  (437 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (448 255)  (448 255)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 255)  (449 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 255)  (450 255)  routing T_8_15.lc_trk_g3_7 <X> T_8_15.wire_logic_cluster/lc_7/in_1
 (41 15)  (461 255)  (461 255)  LC_7 Logic Functioning bit
 (43 15)  (463 255)  (463 255)  LC_7 Logic Functioning bit
 (45 15)  (465 255)  (465 255)  LC_7 Logic Functioning bit


LogicTile_9_15

 (21 0)  (495 240)  (495 240)  routing T_9_15.lft_op_3 <X> T_9_15.lc_trk_g0_3
 (22 0)  (496 240)  (496 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (498 240)  (498 240)  routing T_9_15.lft_op_3 <X> T_9_15.lc_trk_g0_3
 (25 0)  (499 240)  (499 240)  routing T_9_15.lft_op_2 <X> T_9_15.lc_trk_g0_2
 (27 0)  (501 240)  (501 240)  routing T_9_15.lc_trk_g1_0 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 240)  (503 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 240)  (506 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (510 240)  (510 240)  LC_0 Logic Functioning bit
 (39 0)  (513 240)  (513 240)  LC_0 Logic Functioning bit
 (41 0)  (515 240)  (515 240)  LC_0 Logic Functioning bit
 (42 0)  (516 240)  (516 240)  LC_0 Logic Functioning bit
 (44 0)  (518 240)  (518 240)  LC_0 Logic Functioning bit
 (45 0)  (519 240)  (519 240)  LC_0 Logic Functioning bit
 (22 1)  (496 241)  (496 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (498 241)  (498 241)  routing T_9_15.lft_op_2 <X> T_9_15.lc_trk_g0_2
 (32 1)  (506 241)  (506 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (509 241)  (509 241)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.input_2_0
 (36 1)  (510 241)  (510 241)  LC_0 Logic Functioning bit
 (39 1)  (513 241)  (513 241)  LC_0 Logic Functioning bit
 (41 1)  (515 241)  (515 241)  LC_0 Logic Functioning bit
 (42 1)  (516 241)  (516 241)  LC_0 Logic Functioning bit
 (45 1)  (519 241)  (519 241)  LC_0 Logic Functioning bit
 (47 1)  (521 241)  (521 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (523 241)  (523 241)  Carry_In_Mux bit 

 (0 2)  (474 242)  (474 242)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (1 2)  (475 242)  (475 242)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (476 242)  (476 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (495 242)  (495 242)  routing T_9_15.lft_op_7 <X> T_9_15.lc_trk_g0_7
 (22 2)  (496 242)  (496 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (498 242)  (498 242)  routing T_9_15.lft_op_7 <X> T_9_15.lc_trk_g0_7
 (25 2)  (499 242)  (499 242)  routing T_9_15.lft_op_6 <X> T_9_15.lc_trk_g0_6
 (27 2)  (501 242)  (501 242)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 242)  (503 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 242)  (506 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 242)  (510 242)  LC_1 Logic Functioning bit
 (39 2)  (513 242)  (513 242)  LC_1 Logic Functioning bit
 (41 2)  (515 242)  (515 242)  LC_1 Logic Functioning bit
 (42 2)  (516 242)  (516 242)  LC_1 Logic Functioning bit
 (44 2)  (518 242)  (518 242)  LC_1 Logic Functioning bit
 (45 2)  (519 242)  (519 242)  LC_1 Logic Functioning bit
 (0 3)  (474 243)  (474 243)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (22 3)  (496 243)  (496 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (498 243)  (498 243)  routing T_9_15.lft_op_6 <X> T_9_15.lc_trk_g0_6
 (32 3)  (506 243)  (506 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (509 243)  (509 243)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.input_2_1
 (36 3)  (510 243)  (510 243)  LC_1 Logic Functioning bit
 (39 3)  (513 243)  (513 243)  LC_1 Logic Functioning bit
 (41 3)  (515 243)  (515 243)  LC_1 Logic Functioning bit
 (42 3)  (516 243)  (516 243)  LC_1 Logic Functioning bit
 (45 3)  (519 243)  (519 243)  LC_1 Logic Functioning bit
 (1 4)  (475 244)  (475 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (488 244)  (488 244)  routing T_9_15.lft_op_0 <X> T_9_15.lc_trk_g1_0
 (15 4)  (489 244)  (489 244)  routing T_9_15.lft_op_1 <X> T_9_15.lc_trk_g1_1
 (17 4)  (491 244)  (491 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (492 244)  (492 244)  routing T_9_15.lft_op_1 <X> T_9_15.lc_trk_g1_1
 (27 4)  (501 244)  (501 244)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 244)  (503 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 244)  (504 244)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (506 244)  (506 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (510 244)  (510 244)  LC_2 Logic Functioning bit
 (39 4)  (513 244)  (513 244)  LC_2 Logic Functioning bit
 (41 4)  (515 244)  (515 244)  LC_2 Logic Functioning bit
 (42 4)  (516 244)  (516 244)  LC_2 Logic Functioning bit
 (44 4)  (518 244)  (518 244)  LC_2 Logic Functioning bit
 (45 4)  (519 244)  (519 244)  LC_2 Logic Functioning bit
 (0 5)  (474 245)  (474 245)  routing T_9_15.glb_netwk_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (15 5)  (489 245)  (489 245)  routing T_9_15.lft_op_0 <X> T_9_15.lc_trk_g1_0
 (17 5)  (491 245)  (491 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (32 5)  (506 245)  (506 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (509 245)  (509 245)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.input_2_2
 (36 5)  (510 245)  (510 245)  LC_2 Logic Functioning bit
 (39 5)  (513 245)  (513 245)  LC_2 Logic Functioning bit
 (41 5)  (515 245)  (515 245)  LC_2 Logic Functioning bit
 (42 5)  (516 245)  (516 245)  LC_2 Logic Functioning bit
 (45 5)  (519 245)  (519 245)  LC_2 Logic Functioning bit
 (6 6)  (480 246)  (480 246)  routing T_9_15.sp4_h_l_47 <X> T_9_15.sp4_v_t_38
 (14 6)  (488 246)  (488 246)  routing T_9_15.lft_op_4 <X> T_9_15.lc_trk_g1_4
 (15 6)  (489 246)  (489 246)  routing T_9_15.lft_op_5 <X> T_9_15.lc_trk_g1_5
 (17 6)  (491 246)  (491 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (492 246)  (492 246)  routing T_9_15.lft_op_5 <X> T_9_15.lc_trk_g1_5
 (27 6)  (501 246)  (501 246)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 246)  (503 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 246)  (504 246)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (506 246)  (506 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (510 246)  (510 246)  LC_3 Logic Functioning bit
 (39 6)  (513 246)  (513 246)  LC_3 Logic Functioning bit
 (41 6)  (515 246)  (515 246)  LC_3 Logic Functioning bit
 (42 6)  (516 246)  (516 246)  LC_3 Logic Functioning bit
 (44 6)  (518 246)  (518 246)  LC_3 Logic Functioning bit
 (45 6)  (519 246)  (519 246)  LC_3 Logic Functioning bit
 (15 7)  (489 247)  (489 247)  routing T_9_15.lft_op_4 <X> T_9_15.lc_trk_g1_4
 (17 7)  (491 247)  (491 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (32 7)  (506 247)  (506 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (509 247)  (509 247)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.input_2_3
 (36 7)  (510 247)  (510 247)  LC_3 Logic Functioning bit
 (39 7)  (513 247)  (513 247)  LC_3 Logic Functioning bit
 (41 7)  (515 247)  (515 247)  LC_3 Logic Functioning bit
 (42 7)  (516 247)  (516 247)  LC_3 Logic Functioning bit
 (45 7)  (519 247)  (519 247)  LC_3 Logic Functioning bit
 (27 8)  (501 248)  (501 248)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 248)  (503 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 248)  (504 248)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 248)  (506 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (509 248)  (509 248)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.input_2_4
 (36 8)  (510 248)  (510 248)  LC_4 Logic Functioning bit
 (39 8)  (513 248)  (513 248)  LC_4 Logic Functioning bit
 (41 8)  (515 248)  (515 248)  LC_4 Logic Functioning bit
 (42 8)  (516 248)  (516 248)  LC_4 Logic Functioning bit
 (44 8)  (518 248)  (518 248)  LC_4 Logic Functioning bit
 (45 8)  (519 248)  (519 248)  LC_4 Logic Functioning bit
 (7 9)  (481 249)  (481 249)  Column buffer control bit: LH_colbuf_cntl_0

 (32 9)  (506 249)  (506 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (509 249)  (509 249)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.input_2_4
 (36 9)  (510 249)  (510 249)  LC_4 Logic Functioning bit
 (39 9)  (513 249)  (513 249)  LC_4 Logic Functioning bit
 (41 9)  (515 249)  (515 249)  LC_4 Logic Functioning bit
 (42 9)  (516 249)  (516 249)  LC_4 Logic Functioning bit
 (45 9)  (519 249)  (519 249)  LC_4 Logic Functioning bit
 (7 10)  (481 250)  (481 250)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (501 250)  (501 250)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 250)  (503 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 250)  (504 250)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 250)  (506 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (509 250)  (509 250)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.input_2_5
 (36 10)  (510 250)  (510 250)  LC_5 Logic Functioning bit
 (39 10)  (513 250)  (513 250)  LC_5 Logic Functioning bit
 (41 10)  (515 250)  (515 250)  LC_5 Logic Functioning bit
 (42 10)  (516 250)  (516 250)  LC_5 Logic Functioning bit
 (44 10)  (518 250)  (518 250)  LC_5 Logic Functioning bit
 (45 10)  (519 250)  (519 250)  LC_5 Logic Functioning bit
 (32 11)  (506 251)  (506 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (509 251)  (509 251)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.input_2_5
 (36 11)  (510 251)  (510 251)  LC_5 Logic Functioning bit
 (39 11)  (513 251)  (513 251)  LC_5 Logic Functioning bit
 (41 11)  (515 251)  (515 251)  LC_5 Logic Functioning bit
 (42 11)  (516 251)  (516 251)  LC_5 Logic Functioning bit
 (45 11)  (519 251)  (519 251)  LC_5 Logic Functioning bit
 (15 12)  (489 252)  (489 252)  routing T_9_15.tnl_op_1 <X> T_9_15.lc_trk_g3_1
 (17 12)  (491 252)  (491 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (501 252)  (501 252)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 252)  (502 252)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 252)  (503 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (506 252)  (506 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (509 252)  (509 252)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.input_2_6
 (36 12)  (510 252)  (510 252)  LC_6 Logic Functioning bit
 (39 12)  (513 252)  (513 252)  LC_6 Logic Functioning bit
 (41 12)  (515 252)  (515 252)  LC_6 Logic Functioning bit
 (42 12)  (516 252)  (516 252)  LC_6 Logic Functioning bit
 (44 12)  (518 252)  (518 252)  LC_6 Logic Functioning bit
 (45 12)  (519 252)  (519 252)  LC_6 Logic Functioning bit
 (14 13)  (488 253)  (488 253)  routing T_9_15.tnl_op_0 <X> T_9_15.lc_trk_g3_0
 (15 13)  (489 253)  (489 253)  routing T_9_15.tnl_op_0 <X> T_9_15.lc_trk_g3_0
 (17 13)  (491 253)  (491 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (492 253)  (492 253)  routing T_9_15.tnl_op_1 <X> T_9_15.lc_trk_g3_1
 (32 13)  (506 253)  (506 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (509 253)  (509 253)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.input_2_6
 (36 13)  (510 253)  (510 253)  LC_6 Logic Functioning bit
 (39 13)  (513 253)  (513 253)  LC_6 Logic Functioning bit
 (41 13)  (515 253)  (515 253)  LC_6 Logic Functioning bit
 (42 13)  (516 253)  (516 253)  LC_6 Logic Functioning bit
 (45 13)  (519 253)  (519 253)  LC_6 Logic Functioning bit
 (1 14)  (475 254)  (475 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (481 254)  (481 254)  Column buffer control bit: LH_colbuf_cntl_7

 (27 14)  (501 254)  (501 254)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 254)  (502 254)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 254)  (503 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (506 254)  (506 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (509 254)  (509 254)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.input_2_7
 (36 14)  (510 254)  (510 254)  LC_7 Logic Functioning bit
 (39 14)  (513 254)  (513 254)  LC_7 Logic Functioning bit
 (41 14)  (515 254)  (515 254)  LC_7 Logic Functioning bit
 (42 14)  (516 254)  (516 254)  LC_7 Logic Functioning bit
 (44 14)  (518 254)  (518 254)  LC_7 Logic Functioning bit
 (45 14)  (519 254)  (519 254)  LC_7 Logic Functioning bit
 (32 15)  (506 255)  (506 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (509 255)  (509 255)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.input_2_7
 (36 15)  (510 255)  (510 255)  LC_7 Logic Functioning bit
 (39 15)  (513 255)  (513 255)  LC_7 Logic Functioning bit
 (41 15)  (515 255)  (515 255)  LC_7 Logic Functioning bit
 (42 15)  (516 255)  (516 255)  LC_7 Logic Functioning bit
 (45 15)  (519 255)  (519 255)  LC_7 Logic Functioning bit


LogicTile_10_15

 (14 0)  (542 240)  (542 240)  routing T_10_15.lft_op_0 <X> T_10_15.lc_trk_g0_0
 (16 0)  (544 240)  (544 240)  routing T_10_15.sp4_v_b_9 <X> T_10_15.lc_trk_g0_1
 (17 0)  (545 240)  (545 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (546 240)  (546 240)  routing T_10_15.sp4_v_b_9 <X> T_10_15.lc_trk_g0_1
 (22 0)  (550 240)  (550 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (551 240)  (551 240)  routing T_10_15.sp4_v_b_19 <X> T_10_15.lc_trk_g0_3
 (24 0)  (552 240)  (552 240)  routing T_10_15.sp4_v_b_19 <X> T_10_15.lc_trk_g0_3
 (29 0)  (557 240)  (557 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (559 240)  (559 240)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 240)  (560 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (562 240)  (562 240)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (563 240)  (563 240)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.input_2_0
 (15 1)  (543 241)  (543 241)  routing T_10_15.lft_op_0 <X> T_10_15.lc_trk_g0_0
 (17 1)  (545 241)  (545 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (546 241)  (546 241)  routing T_10_15.sp4_v_b_9 <X> T_10_15.lc_trk_g0_1
 (26 1)  (554 241)  (554 241)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (555 241)  (555 241)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (556 241)  (556 241)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 241)  (557 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (560 241)  (560 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (561 241)  (561 241)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.input_2_0
 (40 1)  (568 241)  (568 241)  LC_0 Logic Functioning bit
 (6 2)  (534 242)  (534 242)  routing T_10_15.sp4_v_b_9 <X> T_10_15.sp4_v_t_37
 (14 2)  (542 242)  (542 242)  routing T_10_15.lft_op_4 <X> T_10_15.lc_trk_g0_4
 (15 2)  (543 242)  (543 242)  routing T_10_15.lft_op_5 <X> T_10_15.lc_trk_g0_5
 (17 2)  (545 242)  (545 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (546 242)  (546 242)  routing T_10_15.lft_op_5 <X> T_10_15.lc_trk_g0_5
 (26 2)  (554 242)  (554 242)  routing T_10_15.lc_trk_g0_5 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (555 242)  (555 242)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 242)  (557 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (559 242)  (559 242)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (560 242)  (560 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (564 242)  (564 242)  LC_1 Logic Functioning bit
 (37 2)  (565 242)  (565 242)  LC_1 Logic Functioning bit
 (38 2)  (566 242)  (566 242)  LC_1 Logic Functioning bit
 (39 2)  (567 242)  (567 242)  LC_1 Logic Functioning bit
 (41 2)  (569 242)  (569 242)  LC_1 Logic Functioning bit
 (42 2)  (570 242)  (570 242)  LC_1 Logic Functioning bit
 (43 2)  (571 242)  (571 242)  LC_1 Logic Functioning bit
 (5 3)  (533 243)  (533 243)  routing T_10_15.sp4_v_b_9 <X> T_10_15.sp4_v_t_37
 (15 3)  (543 243)  (543 243)  routing T_10_15.lft_op_4 <X> T_10_15.lc_trk_g0_4
 (17 3)  (545 243)  (545 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (550 243)  (550 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (552 243)  (552 243)  routing T_10_15.bot_op_6 <X> T_10_15.lc_trk_g0_6
 (29 3)  (557 243)  (557 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (558 243)  (558 243)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (560 243)  (560 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (562 243)  (562 243)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.input_2_1
 (35 3)  (563 243)  (563 243)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.input_2_1
 (36 3)  (564 243)  (564 243)  LC_1 Logic Functioning bit
 (37 3)  (565 243)  (565 243)  LC_1 Logic Functioning bit
 (38 3)  (566 243)  (566 243)  LC_1 Logic Functioning bit
 (39 3)  (567 243)  (567 243)  LC_1 Logic Functioning bit
 (40 3)  (568 243)  (568 243)  LC_1 Logic Functioning bit
 (41 3)  (569 243)  (569 243)  LC_1 Logic Functioning bit
 (42 3)  (570 243)  (570 243)  LC_1 Logic Functioning bit
 (43 3)  (571 243)  (571 243)  LC_1 Logic Functioning bit
 (14 4)  (542 244)  (542 244)  routing T_10_15.wire_logic_cluster/lc_0/out <X> T_10_15.lc_trk_g1_0
 (15 4)  (543 244)  (543 244)  routing T_10_15.sp4_v_b_17 <X> T_10_15.lc_trk_g1_1
 (16 4)  (544 244)  (544 244)  routing T_10_15.sp4_v_b_17 <X> T_10_15.lc_trk_g1_1
 (17 4)  (545 244)  (545 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (549 244)  (549 244)  routing T_10_15.lft_op_3 <X> T_10_15.lc_trk_g1_3
 (22 4)  (550 244)  (550 244)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (552 244)  (552 244)  routing T_10_15.lft_op_3 <X> T_10_15.lc_trk_g1_3
 (25 4)  (553 244)  (553 244)  routing T_10_15.lft_op_2 <X> T_10_15.lc_trk_g1_2
 (27 4)  (555 244)  (555 244)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (556 244)  (556 244)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 244)  (557 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 244)  (558 244)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 244)  (560 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (568 244)  (568 244)  LC_2 Logic Functioning bit
 (17 5)  (545 245)  (545 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (550 245)  (550 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (552 245)  (552 245)  routing T_10_15.lft_op_2 <X> T_10_15.lc_trk_g1_2
 (27 5)  (555 245)  (555 245)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 245)  (557 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (559 245)  (559 245)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (560 245)  (560 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (561 245)  (561 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_2
 (34 5)  (562 245)  (562 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_2
 (35 5)  (563 245)  (563 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_2
 (15 6)  (543 246)  (543 246)  routing T_10_15.sp4_v_b_21 <X> T_10_15.lc_trk_g1_5
 (16 6)  (544 246)  (544 246)  routing T_10_15.sp4_v_b_21 <X> T_10_15.lc_trk_g1_5
 (17 6)  (545 246)  (545 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (549 246)  (549 246)  routing T_10_15.sp4_v_b_15 <X> T_10_15.lc_trk_g1_7
 (22 6)  (550 246)  (550 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (551 246)  (551 246)  routing T_10_15.sp4_v_b_15 <X> T_10_15.lc_trk_g1_7
 (26 6)  (554 246)  (554 246)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (556 246)  (556 246)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 246)  (557 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 246)  (558 246)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (559 246)  (559 246)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 246)  (560 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (565 246)  (565 246)  LC_3 Logic Functioning bit
 (50 6)  (578 246)  (578 246)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (543 247)  (543 247)  routing T_10_15.sp4_v_t_9 <X> T_10_15.lc_trk_g1_4
 (16 7)  (544 247)  (544 247)  routing T_10_15.sp4_v_t_9 <X> T_10_15.lc_trk_g1_4
 (17 7)  (545 247)  (545 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (549 247)  (549 247)  routing T_10_15.sp4_v_b_15 <X> T_10_15.lc_trk_g1_7
 (28 7)  (556 247)  (556 247)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 247)  (557 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (558 247)  (558 247)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (559 247)  (559 247)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (7 9)  (535 249)  (535 249)  Column buffer control bit: LH_colbuf_cntl_0

 (17 10)  (545 250)  (545 250)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (546 250)  (546 250)  routing T_10_15.bnl_op_5 <X> T_10_15.lc_trk_g2_5
 (21 10)  (549 250)  (549 250)  routing T_10_15.wire_logic_cluster/lc_7/out <X> T_10_15.lc_trk_g2_7
 (22 10)  (550 250)  (550 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (553 250)  (553 250)  routing T_10_15.bnl_op_6 <X> T_10_15.lc_trk_g2_6
 (26 10)  (554 250)  (554 250)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (555 250)  (555 250)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 250)  (557 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 250)  (558 250)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (559 250)  (559 250)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 250)  (560 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (562 250)  (562 250)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (16 11)  (544 251)  (544 251)  routing T_10_15.sp12_v_b_12 <X> T_10_15.lc_trk_g2_4
 (17 11)  (545 251)  (545 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (546 251)  (546 251)  routing T_10_15.bnl_op_5 <X> T_10_15.lc_trk_g2_5
 (22 11)  (550 251)  (550 251)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (553 251)  (553 251)  routing T_10_15.bnl_op_6 <X> T_10_15.lc_trk_g2_6
 (27 11)  (555 251)  (555 251)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (556 251)  (556 251)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 251)  (557 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (559 251)  (559 251)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (564 251)  (564 251)  LC_5 Logic Functioning bit
 (38 11)  (566 251)  (566 251)  LC_5 Logic Functioning bit
 (21 12)  (549 252)  (549 252)  routing T_10_15.bnl_op_3 <X> T_10_15.lc_trk_g3_3
 (22 12)  (550 252)  (550 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (554 252)  (554 252)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (555 252)  (555 252)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 252)  (557 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (559 252)  (559 252)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 252)  (560 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 252)  (561 252)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (43 12)  (571 252)  (571 252)  LC_6 Logic Functioning bit
 (50 12)  (578 252)  (578 252)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (581 252)  (581 252)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (21 13)  (549 253)  (549 253)  routing T_10_15.bnl_op_3 <X> T_10_15.lc_trk_g3_3
 (26 13)  (554 253)  (554 253)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 253)  (557 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (559 253)  (559 253)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (7 14)  (535 254)  (535 254)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (542 254)  (542 254)  routing T_10_15.bnl_op_4 <X> T_10_15.lc_trk_g3_4
 (21 14)  (549 254)  (549 254)  routing T_10_15.bnl_op_7 <X> T_10_15.lc_trk_g3_7
 (22 14)  (550 254)  (550 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (553 254)  (553 254)  routing T_10_15.bnl_op_6 <X> T_10_15.lc_trk_g3_6
 (26 14)  (554 254)  (554 254)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (557 254)  (557 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (559 254)  (559 254)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (560 254)  (560 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (561 254)  (561 254)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (562 254)  (562 254)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (563 254)  (563 254)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.input_2_7
 (37 14)  (565 254)  (565 254)  LC_7 Logic Functioning bit
 (38 14)  (566 254)  (566 254)  LC_7 Logic Functioning bit
 (39 14)  (567 254)  (567 254)  LC_7 Logic Functioning bit
 (40 14)  (568 254)  (568 254)  LC_7 Logic Functioning bit
 (41 14)  (569 254)  (569 254)  LC_7 Logic Functioning bit
 (42 14)  (570 254)  (570 254)  LC_7 Logic Functioning bit
 (43 14)  (571 254)  (571 254)  LC_7 Logic Functioning bit
 (51 14)  (579 254)  (579 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (542 255)  (542 255)  routing T_10_15.bnl_op_4 <X> T_10_15.lc_trk_g3_4
 (17 15)  (545 255)  (545 255)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (549 255)  (549 255)  routing T_10_15.bnl_op_7 <X> T_10_15.lc_trk_g3_7
 (22 15)  (550 255)  (550 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (553 255)  (553 255)  routing T_10_15.bnl_op_6 <X> T_10_15.lc_trk_g3_6
 (28 15)  (556 255)  (556 255)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 255)  (557 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (559 255)  (559 255)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (560 255)  (560 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (561 255)  (561 255)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.input_2_7
 (34 15)  (562 255)  (562 255)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.input_2_7
 (35 15)  (563 255)  (563 255)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.input_2_7
 (36 15)  (564 255)  (564 255)  LC_7 Logic Functioning bit
 (37 15)  (565 255)  (565 255)  LC_7 Logic Functioning bit
 (38 15)  (566 255)  (566 255)  LC_7 Logic Functioning bit
 (39 15)  (567 255)  (567 255)  LC_7 Logic Functioning bit
 (40 15)  (568 255)  (568 255)  LC_7 Logic Functioning bit
 (41 15)  (569 255)  (569 255)  LC_7 Logic Functioning bit
 (42 15)  (570 255)  (570 255)  LC_7 Logic Functioning bit
 (43 15)  (571 255)  (571 255)  LC_7 Logic Functioning bit
 (51 15)  (579 255)  (579 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (581 255)  (581 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_11_15

 (7 9)  (589 249)  (589 249)  Column buffer control bit: LH_colbuf_cntl_0

 (12 11)  (594 251)  (594 251)  routing T_11_15.sp4_h_l_45 <X> T_11_15.sp4_v_t_45
 (7 14)  (589 254)  (589 254)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_15



LogicTile_13_15

 (7 9)  (701 249)  (701 249)  Column buffer control bit: LH_colbuf_cntl_0

 (7 14)  (701 254)  (701 254)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_14_15



LogicTile_15_15



LogicTile_16_15



LogicTile_17_15



LogicTile_18_15



RAM_Tile_19_15



LogicTile_20_15



LogicTile_21_15



LogicTile_22_15



LogicTile_23_15



LogicTile_24_15



DSP_Tile_25_15



IpCon_Tile_0_14

 (36 0)  (36 224)  (36 224)  LC_0 Logic Functioning bit
 (37 0)  (37 224)  (37 224)  LC_0 Logic Functioning bit
 (42 0)  (42 224)  (42 224)  LC_0 Logic Functioning bit
 (43 0)  (43 224)  (43 224)  LC_0 Logic Functioning bit
 (50 0)  (50 224)  (50 224)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 225)  (36 225)  LC_0 Logic Functioning bit
 (37 1)  (37 225)  (37 225)  LC_0 Logic Functioning bit
 (42 1)  (42 225)  (42 225)  LC_0 Logic Functioning bit
 (43 1)  (43 225)  (43 225)  LC_0 Logic Functioning bit
 (36 2)  (36 226)  (36 226)  LC_1 Logic Functioning bit
 (37 2)  (37 226)  (37 226)  LC_1 Logic Functioning bit
 (42 2)  (42 226)  (42 226)  LC_1 Logic Functioning bit
 (43 2)  (43 226)  (43 226)  LC_1 Logic Functioning bit
 (50 2)  (50 226)  (50 226)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 227)  (36 227)  LC_1 Logic Functioning bit
 (37 3)  (37 227)  (37 227)  LC_1 Logic Functioning bit
 (42 3)  (42 227)  (42 227)  LC_1 Logic Functioning bit
 (43 3)  (43 227)  (43 227)  LC_1 Logic Functioning bit
 (36 4)  (36 228)  (36 228)  LC_2 Logic Functioning bit
 (37 4)  (37 228)  (37 228)  LC_2 Logic Functioning bit
 (42 4)  (42 228)  (42 228)  LC_2 Logic Functioning bit
 (43 4)  (43 228)  (43 228)  LC_2 Logic Functioning bit
 (50 4)  (50 228)  (50 228)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 229)  (36 229)  LC_2 Logic Functioning bit
 (37 5)  (37 229)  (37 229)  LC_2 Logic Functioning bit
 (42 5)  (42 229)  (42 229)  LC_2 Logic Functioning bit
 (43 5)  (43 229)  (43 229)  LC_2 Logic Functioning bit
 (36 6)  (36 230)  (36 230)  LC_3 Logic Functioning bit
 (37 6)  (37 230)  (37 230)  LC_3 Logic Functioning bit
 (42 6)  (42 230)  (42 230)  LC_3 Logic Functioning bit
 (43 6)  (43 230)  (43 230)  LC_3 Logic Functioning bit
 (50 6)  (50 230)  (50 230)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 231)  (36 231)  LC_3 Logic Functioning bit
 (37 7)  (37 231)  (37 231)  LC_3 Logic Functioning bit
 (42 7)  (42 231)  (42 231)  LC_3 Logic Functioning bit
 (43 7)  (43 231)  (43 231)  LC_3 Logic Functioning bit
 (36 8)  (36 232)  (36 232)  LC_4 Logic Functioning bit
 (37 8)  (37 232)  (37 232)  LC_4 Logic Functioning bit
 (42 8)  (42 232)  (42 232)  LC_4 Logic Functioning bit
 (43 8)  (43 232)  (43 232)  LC_4 Logic Functioning bit
 (50 8)  (50 232)  (50 232)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 233)  (36 233)  LC_4 Logic Functioning bit
 (37 9)  (37 233)  (37 233)  LC_4 Logic Functioning bit
 (42 9)  (42 233)  (42 233)  LC_4 Logic Functioning bit
 (43 9)  (43 233)  (43 233)  LC_4 Logic Functioning bit
 (36 10)  (36 234)  (36 234)  LC_5 Logic Functioning bit
 (37 10)  (37 234)  (37 234)  LC_5 Logic Functioning bit
 (42 10)  (42 234)  (42 234)  LC_5 Logic Functioning bit
 (43 10)  (43 234)  (43 234)  LC_5 Logic Functioning bit
 (50 10)  (50 234)  (50 234)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 235)  (36 235)  LC_5 Logic Functioning bit
 (37 11)  (37 235)  (37 235)  LC_5 Logic Functioning bit
 (42 11)  (42 235)  (42 235)  LC_5 Logic Functioning bit
 (43 11)  (43 235)  (43 235)  LC_5 Logic Functioning bit
 (36 12)  (36 236)  (36 236)  LC_6 Logic Functioning bit
 (37 12)  (37 236)  (37 236)  LC_6 Logic Functioning bit
 (42 12)  (42 236)  (42 236)  LC_6 Logic Functioning bit
 (43 12)  (43 236)  (43 236)  LC_6 Logic Functioning bit
 (50 12)  (50 236)  (50 236)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 237)  (36 237)  LC_6 Logic Functioning bit
 (37 13)  (37 237)  (37 237)  LC_6 Logic Functioning bit
 (42 13)  (42 237)  (42 237)  LC_6 Logic Functioning bit
 (43 13)  (43 237)  (43 237)  LC_6 Logic Functioning bit
 (36 14)  (36 238)  (36 238)  LC_7 Logic Functioning bit
 (37 14)  (37 238)  (37 238)  LC_7 Logic Functioning bit
 (42 14)  (42 238)  (42 238)  LC_7 Logic Functioning bit
 (43 14)  (43 238)  (43 238)  LC_7 Logic Functioning bit
 (50 14)  (50 238)  (50 238)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 239)  (36 239)  LC_7 Logic Functioning bit
 (37 15)  (37 239)  (37 239)  LC_7 Logic Functioning bit
 (42 15)  (42 239)  (42 239)  LC_7 Logic Functioning bit
 (43 15)  (43 239)  (43 239)  LC_7 Logic Functioning bit


LogicTile_1_14

 (27 0)  (81 224)  (81 224)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 224)  (82 224)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 224)  (83 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (98 224)  (98 224)  LC_0 Logic Functioning bit
 (30 1)  (84 225)  (84 225)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (86 225)  (86 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (87 225)  (87 225)  routing T_1_14.lc_trk_g2_0 <X> T_1_14.input_2_0
 (27 2)  (81 226)  (81 226)  routing T_1_14.lc_trk_g3_5 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 226)  (82 226)  routing T_1_14.lc_trk_g3_5 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 226)  (83 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 226)  (84 226)  routing T_1_14.lc_trk_g3_5 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 226)  (86 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 226)  (90 226)  LC_1 Logic Functioning bit
 (37 2)  (91 226)  (91 226)  LC_1 Logic Functioning bit
 (38 2)  (92 226)  (92 226)  LC_1 Logic Functioning bit
 (39 2)  (93 226)  (93 226)  LC_1 Logic Functioning bit
 (44 2)  (98 226)  (98 226)  LC_1 Logic Functioning bit
 (40 3)  (94 227)  (94 227)  LC_1 Logic Functioning bit
 (41 3)  (95 227)  (95 227)  LC_1 Logic Functioning bit
 (42 3)  (96 227)  (96 227)  LC_1 Logic Functioning bit
 (43 3)  (97 227)  (97 227)  LC_1 Logic Functioning bit
 (27 4)  (81 228)  (81 228)  routing T_1_14.lc_trk_g3_4 <X> T_1_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (82 228)  (82 228)  routing T_1_14.lc_trk_g3_4 <X> T_1_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 228)  (83 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 228)  (84 228)  routing T_1_14.lc_trk_g3_4 <X> T_1_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 228)  (86 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (89 228)  (89 228)  routing T_1_14.lc_trk_g2_4 <X> T_1_14.input_2_2
 (36 4)  (90 228)  (90 228)  LC_2 Logic Functioning bit
 (39 4)  (93 228)  (93 228)  LC_2 Logic Functioning bit
 (41 4)  (95 228)  (95 228)  LC_2 Logic Functioning bit
 (42 4)  (96 228)  (96 228)  LC_2 Logic Functioning bit
 (44 4)  (98 228)  (98 228)  LC_2 Logic Functioning bit
 (32 5)  (86 229)  (86 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (87 229)  (87 229)  routing T_1_14.lc_trk_g2_4 <X> T_1_14.input_2_2
 (36 5)  (90 229)  (90 229)  LC_2 Logic Functioning bit
 (39 5)  (93 229)  (93 229)  LC_2 Logic Functioning bit
 (41 5)  (95 229)  (95 229)  LC_2 Logic Functioning bit
 (42 5)  (96 229)  (96 229)  LC_2 Logic Functioning bit
 (27 6)  (81 230)  (81 230)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (82 230)  (82 230)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 230)  (83 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 230)  (86 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 230)  (90 230)  LC_3 Logic Functioning bit
 (37 6)  (91 230)  (91 230)  LC_3 Logic Functioning bit
 (38 6)  (92 230)  (92 230)  LC_3 Logic Functioning bit
 (39 6)  (93 230)  (93 230)  LC_3 Logic Functioning bit
 (44 6)  (98 230)  (98 230)  LC_3 Logic Functioning bit
 (30 7)  (84 231)  (84 231)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (94 231)  (94 231)  LC_3 Logic Functioning bit
 (41 7)  (95 231)  (95 231)  LC_3 Logic Functioning bit
 (42 7)  (96 231)  (96 231)  LC_3 Logic Functioning bit
 (43 7)  (97 231)  (97 231)  LC_3 Logic Functioning bit
 (15 8)  (69 232)  (69 232)  routing T_1_14.rgt_op_1 <X> T_1_14.lc_trk_g2_1
 (17 8)  (71 232)  (71 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (72 232)  (72 232)  routing T_1_14.rgt_op_1 <X> T_1_14.lc_trk_g2_1
 (27 8)  (81 232)  (81 232)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 232)  (82 232)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 232)  (83 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 232)  (84 232)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 232)  (86 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 232)  (90 232)  LC_4 Logic Functioning bit
 (37 8)  (91 232)  (91 232)  LC_4 Logic Functioning bit
 (38 8)  (92 232)  (92 232)  LC_4 Logic Functioning bit
 (39 8)  (93 232)  (93 232)  LC_4 Logic Functioning bit
 (44 8)  (98 232)  (98 232)  LC_4 Logic Functioning bit
 (15 9)  (69 233)  (69 233)  routing T_1_14.sp4_v_t_29 <X> T_1_14.lc_trk_g2_0
 (16 9)  (70 233)  (70 233)  routing T_1_14.sp4_v_t_29 <X> T_1_14.lc_trk_g2_0
 (17 9)  (71 233)  (71 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (30 9)  (84 233)  (84 233)  routing T_1_14.lc_trk_g3_6 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (40 9)  (94 233)  (94 233)  LC_4 Logic Functioning bit
 (41 9)  (95 233)  (95 233)  LC_4 Logic Functioning bit
 (42 9)  (96 233)  (96 233)  LC_4 Logic Functioning bit
 (43 9)  (97 233)  (97 233)  LC_4 Logic Functioning bit
 (14 10)  (68 234)  (68 234)  routing T_1_14.sp4_h_r_44 <X> T_1_14.lc_trk_g2_4
 (27 10)  (81 234)  (81 234)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 234)  (82 234)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 234)  (83 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 234)  (84 234)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 234)  (86 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 234)  (90 234)  LC_5 Logic Functioning bit
 (37 10)  (91 234)  (91 234)  LC_5 Logic Functioning bit
 (38 10)  (92 234)  (92 234)  LC_5 Logic Functioning bit
 (39 10)  (93 234)  (93 234)  LC_5 Logic Functioning bit
 (44 10)  (98 234)  (98 234)  LC_5 Logic Functioning bit
 (14 11)  (68 235)  (68 235)  routing T_1_14.sp4_h_r_44 <X> T_1_14.lc_trk_g2_4
 (15 11)  (69 235)  (69 235)  routing T_1_14.sp4_h_r_44 <X> T_1_14.lc_trk_g2_4
 (16 11)  (70 235)  (70 235)  routing T_1_14.sp4_h_r_44 <X> T_1_14.lc_trk_g2_4
 (17 11)  (71 235)  (71 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (30 11)  (84 235)  (84 235)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (40 11)  (94 235)  (94 235)  LC_5 Logic Functioning bit
 (41 11)  (95 235)  (95 235)  LC_5 Logic Functioning bit
 (42 11)  (96 235)  (96 235)  LC_5 Logic Functioning bit
 (43 11)  (97 235)  (97 235)  LC_5 Logic Functioning bit
 (14 12)  (68 236)  (68 236)  routing T_1_14.rgt_op_0 <X> T_1_14.lc_trk_g3_0
 (21 12)  (75 236)  (75 236)  routing T_1_14.rgt_op_3 <X> T_1_14.lc_trk_g3_3
 (22 12)  (76 236)  (76 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (78 236)  (78 236)  routing T_1_14.rgt_op_3 <X> T_1_14.lc_trk_g3_3
 (28 12)  (82 236)  (82 236)  routing T_1_14.lc_trk_g2_1 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 236)  (83 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 236)  (86 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 236)  (90 236)  LC_6 Logic Functioning bit
 (37 12)  (91 236)  (91 236)  LC_6 Logic Functioning bit
 (38 12)  (92 236)  (92 236)  LC_6 Logic Functioning bit
 (39 12)  (93 236)  (93 236)  LC_6 Logic Functioning bit
 (44 12)  (98 236)  (98 236)  LC_6 Logic Functioning bit
 (15 13)  (69 237)  (69 237)  routing T_1_14.rgt_op_0 <X> T_1_14.lc_trk_g3_0
 (17 13)  (71 237)  (71 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (76 237)  (76 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (79 237)  (79 237)  routing T_1_14.sp4_r_v_b_42 <X> T_1_14.lc_trk_g3_2
 (40 13)  (94 237)  (94 237)  LC_6 Logic Functioning bit
 (41 13)  (95 237)  (95 237)  LC_6 Logic Functioning bit
 (42 13)  (96 237)  (96 237)  LC_6 Logic Functioning bit
 (43 13)  (97 237)  (97 237)  LC_6 Logic Functioning bit
 (14 14)  (68 238)  (68 238)  routing T_1_14.rgt_op_4 <X> T_1_14.lc_trk_g3_4
 (15 14)  (69 238)  (69 238)  routing T_1_14.rgt_op_5 <X> T_1_14.lc_trk_g3_5
 (17 14)  (71 238)  (71 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (72 238)  (72 238)  routing T_1_14.rgt_op_5 <X> T_1_14.lc_trk_g3_5
 (21 14)  (75 238)  (75 238)  routing T_1_14.rgt_op_7 <X> T_1_14.lc_trk_g3_7
 (22 14)  (76 238)  (76 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (78 238)  (78 238)  routing T_1_14.rgt_op_7 <X> T_1_14.lc_trk_g3_7
 (25 14)  (79 238)  (79 238)  routing T_1_14.rgt_op_6 <X> T_1_14.lc_trk_g3_6
 (32 14)  (86 238)  (86 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 238)  (90 238)  LC_7 Logic Functioning bit
 (39 14)  (93 238)  (93 238)  LC_7 Logic Functioning bit
 (41 14)  (95 238)  (95 238)  LC_7 Logic Functioning bit
 (42 14)  (96 238)  (96 238)  LC_7 Logic Functioning bit
 (44 14)  (98 238)  (98 238)  LC_7 Logic Functioning bit
 (15 15)  (69 239)  (69 239)  routing T_1_14.rgt_op_4 <X> T_1_14.lc_trk_g3_4
 (17 15)  (71 239)  (71 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (76 239)  (76 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (78 239)  (78 239)  routing T_1_14.rgt_op_6 <X> T_1_14.lc_trk_g3_6
 (32 15)  (86 239)  (86 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (87 239)  (87 239)  routing T_1_14.lc_trk_g3_0 <X> T_1_14.input_2_7
 (34 15)  (88 239)  (88 239)  routing T_1_14.lc_trk_g3_0 <X> T_1_14.input_2_7
 (37 15)  (91 239)  (91 239)  LC_7 Logic Functioning bit
 (38 15)  (92 239)  (92 239)  LC_7 Logic Functioning bit
 (40 15)  (94 239)  (94 239)  LC_7 Logic Functioning bit
 (43 15)  (97 239)  (97 239)  LC_7 Logic Functioning bit


LogicTile_2_14

 (29 0)  (137 224)  (137 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 224)  (138 224)  routing T_2_14.lc_trk_g0_5 <X> T_2_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (139 224)  (139 224)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 224)  (140 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (143 224)  (143 224)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.input_2_0
 (36 0)  (144 224)  (144 224)  LC_0 Logic Functioning bit
 (38 0)  (146 224)  (146 224)  LC_0 Logic Functioning bit
 (39 0)  (147 224)  (147 224)  LC_0 Logic Functioning bit
 (45 0)  (153 224)  (153 224)  LC_0 Logic Functioning bit
 (26 1)  (134 225)  (134 225)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (136 225)  (136 225)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 225)  (137 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 225)  (139 225)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 225)  (140 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (141 225)  (141 225)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.input_2_0
 (34 1)  (142 225)  (142 225)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.input_2_0
 (36 1)  (144 225)  (144 225)  LC_0 Logic Functioning bit
 (37 1)  (145 225)  (145 225)  LC_0 Logic Functioning bit
 (39 1)  (147 225)  (147 225)  LC_0 Logic Functioning bit
 (45 1)  (153 225)  (153 225)  LC_0 Logic Functioning bit
 (0 2)  (108 226)  (108 226)  routing T_2_14.glb_netwk_7 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (1 2)  (109 226)  (109 226)  routing T_2_14.glb_netwk_7 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (2 2)  (110 226)  (110 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (123 226)  (123 226)  routing T_2_14.sp4_h_r_21 <X> T_2_14.lc_trk_g0_5
 (16 2)  (124 226)  (124 226)  routing T_2_14.sp4_h_r_21 <X> T_2_14.lc_trk_g0_5
 (17 2)  (125 226)  (125 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (126 226)  (126 226)  routing T_2_14.sp4_h_r_21 <X> T_2_14.lc_trk_g0_5
 (21 2)  (129 226)  (129 226)  routing T_2_14.lft_op_7 <X> T_2_14.lc_trk_g0_7
 (22 2)  (130 226)  (130 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (132 226)  (132 226)  routing T_2_14.lft_op_7 <X> T_2_14.lc_trk_g0_7
 (25 2)  (133 226)  (133 226)  routing T_2_14.lft_op_6 <X> T_2_14.lc_trk_g0_6
 (26 2)  (134 226)  (134 226)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (136 226)  (136 226)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 226)  (137 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 226)  (139 226)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 226)  (140 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (143 226)  (143 226)  routing T_2_14.lc_trk_g0_5 <X> T_2_14.input_2_1
 (36 2)  (144 226)  (144 226)  LC_1 Logic Functioning bit
 (38 2)  (146 226)  (146 226)  LC_1 Logic Functioning bit
 (39 2)  (147 226)  (147 226)  LC_1 Logic Functioning bit
 (45 2)  (153 226)  (153 226)  LC_1 Logic Functioning bit
 (0 3)  (108 227)  (108 227)  routing T_2_14.glb_netwk_7 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (18 3)  (126 227)  (126 227)  routing T_2_14.sp4_h_r_21 <X> T_2_14.lc_trk_g0_5
 (22 3)  (130 227)  (130 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (132 227)  (132 227)  routing T_2_14.lft_op_6 <X> T_2_14.lc_trk_g0_6
 (28 3)  (136 227)  (136 227)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 227)  (137 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (138 227)  (138 227)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (139 227)  (139 227)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 227)  (140 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (144 227)  (144 227)  LC_1 Logic Functioning bit
 (37 3)  (145 227)  (145 227)  LC_1 Logic Functioning bit
 (38 3)  (146 227)  (146 227)  LC_1 Logic Functioning bit
 (45 3)  (153 227)  (153 227)  LC_1 Logic Functioning bit
 (15 4)  (123 228)  (123 228)  routing T_2_14.lft_op_1 <X> T_2_14.lc_trk_g1_1
 (17 4)  (125 228)  (125 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (126 228)  (126 228)  routing T_2_14.lft_op_1 <X> T_2_14.lc_trk_g1_1
 (21 4)  (129 228)  (129 228)  routing T_2_14.lft_op_3 <X> T_2_14.lc_trk_g1_3
 (22 4)  (130 228)  (130 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (132 228)  (132 228)  routing T_2_14.lft_op_3 <X> T_2_14.lc_trk_g1_3
 (25 4)  (133 228)  (133 228)  routing T_2_14.lft_op_2 <X> T_2_14.lc_trk_g1_2
 (22 5)  (130 229)  (130 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (132 229)  (132 229)  routing T_2_14.lft_op_2 <X> T_2_14.lc_trk_g1_2
 (14 6)  (122 230)  (122 230)  routing T_2_14.lft_op_4 <X> T_2_14.lc_trk_g1_4
 (15 6)  (123 230)  (123 230)  routing T_2_14.lft_op_5 <X> T_2_14.lc_trk_g1_5
 (17 6)  (125 230)  (125 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (126 230)  (126 230)  routing T_2_14.lft_op_5 <X> T_2_14.lc_trk_g1_5
 (26 6)  (134 230)  (134 230)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (136 230)  (136 230)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 230)  (137 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 230)  (140 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 230)  (142 230)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (143 230)  (143 230)  routing T_2_14.lc_trk_g0_5 <X> T_2_14.input_2_3
 (36 6)  (144 230)  (144 230)  LC_3 Logic Functioning bit
 (38 6)  (146 230)  (146 230)  LC_3 Logic Functioning bit
 (39 6)  (147 230)  (147 230)  LC_3 Logic Functioning bit
 (45 6)  (153 230)  (153 230)  LC_3 Logic Functioning bit
 (15 7)  (123 231)  (123 231)  routing T_2_14.lft_op_4 <X> T_2_14.lc_trk_g1_4
 (17 7)  (125 231)  (125 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (28 7)  (136 231)  (136 231)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 231)  (137 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 231)  (138 231)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 231)  (139 231)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (140 231)  (140 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (144 231)  (144 231)  LC_3 Logic Functioning bit
 (37 7)  (145 231)  (145 231)  LC_3 Logic Functioning bit
 (38 7)  (146 231)  (146 231)  LC_3 Logic Functioning bit
 (45 7)  (153 231)  (153 231)  LC_3 Logic Functioning bit
 (29 8)  (137 232)  (137 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 232)  (138 232)  routing T_2_14.lc_trk_g0_5 <X> T_2_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 232)  (140 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (142 232)  (142 232)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (143 232)  (143 232)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.input_2_4
 (36 8)  (144 232)  (144 232)  LC_4 Logic Functioning bit
 (38 8)  (146 232)  (146 232)  LC_4 Logic Functioning bit
 (39 8)  (147 232)  (147 232)  LC_4 Logic Functioning bit
 (45 8)  (153 232)  (153 232)  LC_4 Logic Functioning bit
 (7 9)  (115 233)  (115 233)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (130 233)  (130 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (133 233)  (133 233)  routing T_2_14.sp4_r_v_b_34 <X> T_2_14.lc_trk_g2_2
 (26 9)  (134 233)  (134 233)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 233)  (136 233)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 233)  (137 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (139 233)  (139 233)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (140 233)  (140 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (141 233)  (141 233)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.input_2_4
 (34 9)  (142 233)  (142 233)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.input_2_4
 (36 9)  (144 233)  (144 233)  LC_4 Logic Functioning bit
 (37 9)  (145 233)  (145 233)  LC_4 Logic Functioning bit
 (39 9)  (147 233)  (147 233)  LC_4 Logic Functioning bit
 (45 9)  (153 233)  (153 233)  LC_4 Logic Functioning bit
 (15 10)  (123 234)  (123 234)  routing T_2_14.sp4_h_l_24 <X> T_2_14.lc_trk_g2_5
 (16 10)  (124 234)  (124 234)  routing T_2_14.sp4_h_l_24 <X> T_2_14.lc_trk_g2_5
 (17 10)  (125 234)  (125 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (126 234)  (126 234)  routing T_2_14.sp4_h_l_24 <X> T_2_14.lc_trk_g2_5
 (26 10)  (134 234)  (134 234)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (136 234)  (136 234)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 234)  (137 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 234)  (140 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 234)  (142 234)  routing T_2_14.lc_trk_g1_1 <X> T_2_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 234)  (143 234)  routing T_2_14.lc_trk_g0_5 <X> T_2_14.input_2_5
 (36 10)  (144 234)  (144 234)  LC_5 Logic Functioning bit
 (38 10)  (146 234)  (146 234)  LC_5 Logic Functioning bit
 (39 10)  (147 234)  (147 234)  LC_5 Logic Functioning bit
 (45 10)  (153 234)  (153 234)  LC_5 Logic Functioning bit
 (28 11)  (136 235)  (136 235)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 235)  (137 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (138 235)  (138 235)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (140 235)  (140 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (144 235)  (144 235)  LC_5 Logic Functioning bit
 (37 11)  (145 235)  (145 235)  LC_5 Logic Functioning bit
 (38 11)  (146 235)  (146 235)  LC_5 Logic Functioning bit
 (45 11)  (153 235)  (153 235)  LC_5 Logic Functioning bit
 (29 12)  (137 236)  (137 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 236)  (138 236)  routing T_2_14.lc_trk_g0_5 <X> T_2_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (139 236)  (139 236)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 236)  (140 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (142 236)  (142 236)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (143 236)  (143 236)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.input_2_6
 (36 12)  (144 236)  (144 236)  LC_6 Logic Functioning bit
 (38 12)  (146 236)  (146 236)  LC_6 Logic Functioning bit
 (39 12)  (147 236)  (147 236)  LC_6 Logic Functioning bit
 (45 12)  (153 236)  (153 236)  LC_6 Logic Functioning bit
 (26 13)  (134 237)  (134 237)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 237)  (136 237)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 237)  (137 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (140 237)  (140 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (141 237)  (141 237)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.input_2_6
 (34 13)  (142 237)  (142 237)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.input_2_6
 (36 13)  (144 237)  (144 237)  LC_6 Logic Functioning bit
 (37 13)  (145 237)  (145 237)  LC_6 Logic Functioning bit
 (39 13)  (147 237)  (147 237)  LC_6 Logic Functioning bit
 (45 13)  (153 237)  (153 237)  LC_6 Logic Functioning bit
 (1 14)  (109 238)  (109 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (5 14)  (113 238)  (113 238)  routing T_2_14.sp4_v_t_38 <X> T_2_14.sp4_h_l_44
 (7 14)  (115 238)  (115 238)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (123 238)  (123 238)  routing T_2_14.sp4_h_l_24 <X> T_2_14.lc_trk_g3_5
 (16 14)  (124 238)  (124 238)  routing T_2_14.sp4_h_l_24 <X> T_2_14.lc_trk_g3_5
 (17 14)  (125 238)  (125 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (126 238)  (126 238)  routing T_2_14.sp4_h_l_24 <X> T_2_14.lc_trk_g3_5
 (26 14)  (134 238)  (134 238)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (136 238)  (136 238)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 238)  (137 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (139 238)  (139 238)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 238)  (140 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (142 238)  (142 238)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (143 238)  (143 238)  routing T_2_14.lc_trk_g0_5 <X> T_2_14.input_2_7
 (36 14)  (144 238)  (144 238)  LC_7 Logic Functioning bit
 (38 14)  (146 238)  (146 238)  LC_7 Logic Functioning bit
 (39 14)  (147 238)  (147 238)  LC_7 Logic Functioning bit
 (45 14)  (153 238)  (153 238)  LC_7 Logic Functioning bit
 (4 15)  (112 239)  (112 239)  routing T_2_14.sp4_v_t_38 <X> T_2_14.sp4_h_l_44
 (6 15)  (114 239)  (114 239)  routing T_2_14.sp4_v_t_38 <X> T_2_14.sp4_h_l_44
 (28 15)  (136 239)  (136 239)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 239)  (137 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 239)  (138 239)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (140 239)  (140 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (144 239)  (144 239)  LC_7 Logic Functioning bit
 (37 15)  (145 239)  (145 239)  LC_7 Logic Functioning bit
 (38 15)  (146 239)  (146 239)  LC_7 Logic Functioning bit
 (45 15)  (153 239)  (153 239)  LC_7 Logic Functioning bit


LogicTile_3_14

 (26 0)  (188 224)  (188 224)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_0/in_0
 (31 0)  (193 224)  (193 224)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 224)  (194 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 224)  (195 224)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (196 224)  (196 224)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (198 224)  (198 224)  LC_0 Logic Functioning bit
 (38 0)  (200 224)  (200 224)  LC_0 Logic Functioning bit
 (45 0)  (207 224)  (207 224)  LC_0 Logic Functioning bit
 (26 1)  (188 225)  (188 225)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (189 225)  (189 225)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (190 225)  (190 225)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 225)  (191 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (199 225)  (199 225)  LC_0 Logic Functioning bit
 (39 1)  (201 225)  (201 225)  LC_0 Logic Functioning bit
 (45 1)  (207 225)  (207 225)  LC_0 Logic Functioning bit
 (0 2)  (162 226)  (162 226)  routing T_3_14.glb_netwk_7 <X> T_3_14.wire_logic_cluster/lc_7/clk
 (1 2)  (163 226)  (163 226)  routing T_3_14.glb_netwk_7 <X> T_3_14.wire_logic_cluster/lc_7/clk
 (2 2)  (164 226)  (164 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (167 226)  (167 226)  routing T_3_14.sp4_v_t_37 <X> T_3_14.sp4_h_l_37
 (13 2)  (175 226)  (175 226)  routing T_3_14.sp4_h_r_2 <X> T_3_14.sp4_v_t_39
 (31 2)  (193 226)  (193 226)  routing T_3_14.lc_trk_g1_7 <X> T_3_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 226)  (194 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 226)  (196 226)  routing T_3_14.lc_trk_g1_7 <X> T_3_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 226)  (198 226)  LC_1 Logic Functioning bit
 (37 2)  (199 226)  (199 226)  LC_1 Logic Functioning bit
 (38 2)  (200 226)  (200 226)  LC_1 Logic Functioning bit
 (39 2)  (201 226)  (201 226)  LC_1 Logic Functioning bit
 (45 2)  (207 226)  (207 226)  LC_1 Logic Functioning bit
 (0 3)  (162 227)  (162 227)  routing T_3_14.glb_netwk_7 <X> T_3_14.wire_logic_cluster/lc_7/clk
 (6 3)  (168 227)  (168 227)  routing T_3_14.sp4_v_t_37 <X> T_3_14.sp4_h_l_37
 (12 3)  (174 227)  (174 227)  routing T_3_14.sp4_h_r_2 <X> T_3_14.sp4_v_t_39
 (31 3)  (193 227)  (193 227)  routing T_3_14.lc_trk_g1_7 <X> T_3_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (198 227)  (198 227)  LC_1 Logic Functioning bit
 (37 3)  (199 227)  (199 227)  LC_1 Logic Functioning bit
 (38 3)  (200 227)  (200 227)  LC_1 Logic Functioning bit
 (39 3)  (201 227)  (201 227)  LC_1 Logic Functioning bit
 (45 3)  (207 227)  (207 227)  LC_1 Logic Functioning bit
 (46 3)  (208 227)  (208 227)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (162 228)  (162 228)  routing T_3_14.lc_trk_g2_2 <X> T_3_14.wire_logic_cluster/lc_7/cen
 (1 4)  (163 228)  (163 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (163 229)  (163 229)  routing T_3_14.lc_trk_g2_2 <X> T_3_14.wire_logic_cluster/lc_7/cen
 (14 5)  (176 229)  (176 229)  routing T_3_14.sp12_h_r_16 <X> T_3_14.lc_trk_g1_0
 (16 5)  (178 229)  (178 229)  routing T_3_14.sp12_h_r_16 <X> T_3_14.lc_trk_g1_0
 (17 5)  (179 229)  (179 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 6)  (184 230)  (184 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (185 230)  (185 230)  routing T_3_14.sp4_h_r_7 <X> T_3_14.lc_trk_g1_7
 (24 6)  (186 230)  (186 230)  routing T_3_14.sp4_h_r_7 <X> T_3_14.lc_trk_g1_7
 (21 7)  (183 231)  (183 231)  routing T_3_14.sp4_h_r_7 <X> T_3_14.lc_trk_g1_7
 (7 9)  (169 233)  (169 233)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (184 233)  (184 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (187 233)  (187 233)  routing T_3_14.sp4_r_v_b_34 <X> T_3_14.lc_trk_g2_2
 (26 12)  (188 236)  (188 236)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_6/in_0
 (32 12)  (194 236)  (194 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (196 236)  (196 236)  routing T_3_14.lc_trk_g1_0 <X> T_3_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (198 236)  (198 236)  LC_6 Logic Functioning bit
 (38 12)  (200 236)  (200 236)  LC_6 Logic Functioning bit
 (45 12)  (207 236)  (207 236)  LC_6 Logic Functioning bit
 (26 13)  (188 237)  (188 237)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (189 237)  (189 237)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 237)  (190 237)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 237)  (191 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (199 237)  (199 237)  LC_6 Logic Functioning bit
 (39 13)  (201 237)  (201 237)  LC_6 Logic Functioning bit
 (45 13)  (207 237)  (207 237)  LC_6 Logic Functioning bit
 (51 13)  (213 237)  (213 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (163 238)  (163 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (169 238)  (169 238)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (184 238)  (184 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (176 239)  (176 239)  routing T_3_14.sp12_v_b_20 <X> T_3_14.lc_trk_g3_4
 (16 15)  (178 239)  (178 239)  routing T_3_14.sp12_v_b_20 <X> T_3_14.lc_trk_g3_4
 (17 15)  (179 239)  (179 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (183 239)  (183 239)  routing T_3_14.sp4_r_v_b_47 <X> T_3_14.lc_trk_g3_7


LogicTile_4_14



LogicTile_5_14

 (15 1)  (285 225)  (285 225)  routing T_5_14.bot_op_0 <X> T_5_14.lc_trk_g0_0
 (17 1)  (287 225)  (287 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (28 2)  (298 226)  (298 226)  routing T_5_14.lc_trk_g2_0 <X> T_5_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 226)  (299 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 226)  (302 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 226)  (304 226)  routing T_5_14.lc_trk_g1_1 <X> T_5_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 226)  (306 226)  LC_1 Logic Functioning bit
 (38 2)  (308 226)  (308 226)  LC_1 Logic Functioning bit
 (36 3)  (306 227)  (306 227)  LC_1 Logic Functioning bit
 (38 3)  (308 227)  (308 227)  LC_1 Logic Functioning bit
 (15 4)  (285 228)  (285 228)  routing T_5_14.top_op_1 <X> T_5_14.lc_trk_g1_1
 (17 4)  (287 228)  (287 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (292 228)  (292 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (294 228)  (294 228)  routing T_5_14.bot_op_3 <X> T_5_14.lc_trk_g1_3
 (13 5)  (283 229)  (283 229)  routing T_5_14.sp4_v_t_37 <X> T_5_14.sp4_h_r_5
 (18 5)  (288 229)  (288 229)  routing T_5_14.top_op_1 <X> T_5_14.lc_trk_g1_1
 (15 6)  (285 230)  (285 230)  routing T_5_14.sp4_h_r_5 <X> T_5_14.lc_trk_g1_5
 (16 6)  (286 230)  (286 230)  routing T_5_14.sp4_h_r_5 <X> T_5_14.lc_trk_g1_5
 (17 6)  (287 230)  (287 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (296 230)  (296 230)  routing T_5_14.lc_trk_g2_5 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (32 6)  (302 230)  (302 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (304 230)  (304 230)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 230)  (306 230)  LC_3 Logic Functioning bit
 (38 6)  (308 230)  (308 230)  LC_3 Logic Functioning bit
 (18 7)  (288 231)  (288 231)  routing T_5_14.sp4_h_r_5 <X> T_5_14.lc_trk_g1_5
 (28 7)  (298 231)  (298 231)  routing T_5_14.lc_trk_g2_5 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 231)  (299 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (301 231)  (301 231)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (307 231)  (307 231)  LC_3 Logic Functioning bit
 (39 7)  (309 231)  (309 231)  LC_3 Logic Functioning bit
 (48 7)  (318 231)  (318 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 8)  (281 232)  (281 232)  routing T_5_14.sp4_v_t_37 <X> T_5_14.sp4_v_b_8
 (13 8)  (283 232)  (283 232)  routing T_5_14.sp4_v_t_37 <X> T_5_14.sp4_v_b_8
 (7 9)  (277 233)  (277 233)  Column buffer control bit: LH_colbuf_cntl_0

 (15 9)  (285 233)  (285 233)  routing T_5_14.sp4_v_t_29 <X> T_5_14.lc_trk_g2_0
 (16 9)  (286 233)  (286 233)  routing T_5_14.sp4_v_t_29 <X> T_5_14.lc_trk_g2_0
 (17 9)  (287 233)  (287 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (17 10)  (287 234)  (287 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (29 10)  (299 234)  (299 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (301 234)  (301 234)  routing T_5_14.lc_trk_g1_5 <X> T_5_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 234)  (302 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 234)  (304 234)  routing T_5_14.lc_trk_g1_5 <X> T_5_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (306 234)  (306 234)  LC_5 Logic Functioning bit
 (38 10)  (308 234)  (308 234)  LC_5 Logic Functioning bit
 (13 11)  (283 235)  (283 235)  routing T_5_14.sp4_v_b_3 <X> T_5_14.sp4_h_l_45
 (36 11)  (306 235)  (306 235)  LC_5 Logic Functioning bit
 (38 11)  (308 235)  (308 235)  LC_5 Logic Functioning bit
 (7 14)  (277 238)  (277 238)  Column buffer control bit: LH_colbuf_cntl_7



RAM_Tile_6_14

 (19 0)  (343 224)  (343 224)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 14)  (327 238)  (327 238)  routing T_6_14.sp12_h_r_1 <X> T_6_14.sp12_v_t_22
 (3 15)  (327 239)  (327 239)  routing T_6_14.sp12_h_r_1 <X> T_6_14.sp12_v_t_22


LogicTile_7_14

 (0 2)  (366 226)  (366 226)  routing T_7_14.glb_netwk_7 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (1 2)  (367 226)  (367 226)  routing T_7_14.glb_netwk_7 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (2 2)  (368 226)  (368 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (3 2)  (369 226)  (369 226)  routing T_7_14.sp12_v_t_23 <X> T_7_14.sp12_h_l_23
 (0 3)  (366 227)  (366 227)  routing T_7_14.glb_netwk_7 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (17 6)  (383 230)  (383 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (384 230)  (384 230)  routing T_7_14.wire_logic_cluster/lc_5/out <X> T_7_14.lc_trk_g1_5
 (31 6)  (397 230)  (397 230)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 230)  (398 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (400 230)  (400 230)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 230)  (402 230)  LC_3 Logic Functioning bit
 (37 6)  (403 230)  (403 230)  LC_3 Logic Functioning bit
 (38 6)  (404 230)  (404 230)  LC_3 Logic Functioning bit
 (39 6)  (405 230)  (405 230)  LC_3 Logic Functioning bit
 (45 6)  (411 230)  (411 230)  LC_3 Logic Functioning bit
 (36 7)  (402 231)  (402 231)  LC_3 Logic Functioning bit
 (37 7)  (403 231)  (403 231)  LC_3 Logic Functioning bit
 (38 7)  (404 231)  (404 231)  LC_3 Logic Functioning bit
 (39 7)  (405 231)  (405 231)  LC_3 Logic Functioning bit
 (48 7)  (414 231)  (414 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 10)  (374 234)  (374 234)  routing T_7_14.sp4_v_t_42 <X> T_7_14.sp4_h_l_42
 (9 10)  (375 234)  (375 234)  routing T_7_14.sp4_v_t_42 <X> T_7_14.sp4_h_l_42
 (36 10)  (402 234)  (402 234)  LC_5 Logic Functioning bit
 (38 10)  (404 234)  (404 234)  LC_5 Logic Functioning bit
 (41 10)  (407 234)  (407 234)  LC_5 Logic Functioning bit
 (43 10)  (409 234)  (409 234)  LC_5 Logic Functioning bit
 (45 10)  (411 234)  (411 234)  LC_5 Logic Functioning bit
 (26 11)  (392 235)  (392 235)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (393 235)  (393 235)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (394 235)  (394 235)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 235)  (395 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (403 235)  (403 235)  LC_5 Logic Functioning bit
 (39 11)  (405 235)  (405 235)  LC_5 Logic Functioning bit
 (40 11)  (406 235)  (406 235)  LC_5 Logic Functioning bit
 (42 11)  (408 235)  (408 235)  LC_5 Logic Functioning bit
 (22 13)  (388 237)  (388 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (7 14)  (373 238)  (373 238)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_8_14

 (27 0)  (447 224)  (447 224)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 224)  (448 224)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 224)  (449 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 224)  (452 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (457 224)  (457 224)  LC_0 Logic Functioning bit
 (39 0)  (459 224)  (459 224)  LC_0 Logic Functioning bit
 (44 0)  (464 224)  (464 224)  LC_0 Logic Functioning bit
 (45 0)  (465 224)  (465 224)  LC_0 Logic Functioning bit
 (12 1)  (432 225)  (432 225)  routing T_8_14.sp4_h_r_2 <X> T_8_14.sp4_v_b_2
 (22 1)  (442 225)  (442 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (443 225)  (443 225)  routing T_8_14.sp4_h_r_2 <X> T_8_14.lc_trk_g0_2
 (24 1)  (444 225)  (444 225)  routing T_8_14.sp4_h_r_2 <X> T_8_14.lc_trk_g0_2
 (25 1)  (445 225)  (445 225)  routing T_8_14.sp4_h_r_2 <X> T_8_14.lc_trk_g0_2
 (26 1)  (446 225)  (446 225)  routing T_8_14.lc_trk_g0_2 <X> T_8_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 225)  (449 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (41 1)  (461 225)  (461 225)  LC_0 Logic Functioning bit
 (43 1)  (463 225)  (463 225)  LC_0 Logic Functioning bit
 (45 1)  (465 225)  (465 225)  LC_0 Logic Functioning bit
 (49 1)  (469 225)  (469 225)  Carry_In_Mux bit 

 (0 2)  (420 226)  (420 226)  routing T_8_14.glb_netwk_7 <X> T_8_14.wire_logic_cluster/lc_7/clk
 (1 2)  (421 226)  (421 226)  routing T_8_14.glb_netwk_7 <X> T_8_14.wire_logic_cluster/lc_7/clk
 (2 2)  (422 226)  (422 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (433 226)  (433 226)  routing T_8_14.sp4_h_r_2 <X> T_8_14.sp4_v_t_39
 (21 2)  (441 226)  (441 226)  routing T_8_14.sp4_v_b_7 <X> T_8_14.lc_trk_g0_7
 (22 2)  (442 226)  (442 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (443 226)  (443 226)  routing T_8_14.sp4_v_b_7 <X> T_8_14.lc_trk_g0_7
 (26 2)  (446 226)  (446 226)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (447 226)  (447 226)  routing T_8_14.lc_trk_g3_1 <X> T_8_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 226)  (448 226)  routing T_8_14.lc_trk_g3_1 <X> T_8_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 226)  (449 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 226)  (452 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (457 226)  (457 226)  LC_1 Logic Functioning bit
 (39 2)  (459 226)  (459 226)  LC_1 Logic Functioning bit
 (44 2)  (464 226)  (464 226)  LC_1 Logic Functioning bit
 (45 2)  (465 226)  (465 226)  LC_1 Logic Functioning bit
 (0 3)  (420 227)  (420 227)  routing T_8_14.glb_netwk_7 <X> T_8_14.wire_logic_cluster/lc_7/clk
 (12 3)  (432 227)  (432 227)  routing T_8_14.sp4_h_r_2 <X> T_8_14.sp4_v_t_39
 (26 3)  (446 227)  (446 227)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 227)  (449 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (41 3)  (461 227)  (461 227)  LC_1 Logic Functioning bit
 (43 3)  (463 227)  (463 227)  LC_1 Logic Functioning bit
 (45 3)  (465 227)  (465 227)  LC_1 Logic Functioning bit
 (0 4)  (420 228)  (420 228)  routing T_8_14.glb_netwk_5 <X> T_8_14.wire_logic_cluster/lc_7/cen
 (1 4)  (421 228)  (421 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (21 4)  (441 228)  (441 228)  routing T_8_14.wire_logic_cluster/lc_3/out <X> T_8_14.lc_trk_g1_3
 (22 4)  (442 228)  (442 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (445 228)  (445 228)  routing T_8_14.wire_logic_cluster/lc_2/out <X> T_8_14.lc_trk_g1_2
 (27 4)  (447 228)  (447 228)  routing T_8_14.lc_trk_g1_2 <X> T_8_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 228)  (449 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 228)  (452 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (457 228)  (457 228)  LC_2 Logic Functioning bit
 (39 4)  (459 228)  (459 228)  LC_2 Logic Functioning bit
 (44 4)  (464 228)  (464 228)  LC_2 Logic Functioning bit
 (45 4)  (465 228)  (465 228)  LC_2 Logic Functioning bit
 (22 5)  (442 229)  (442 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (446 229)  (446 229)  routing T_8_14.lc_trk_g0_2 <X> T_8_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 229)  (449 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 229)  (450 229)  routing T_8_14.lc_trk_g1_2 <X> T_8_14.wire_logic_cluster/lc_2/in_1
 (41 5)  (461 229)  (461 229)  LC_2 Logic Functioning bit
 (43 5)  (463 229)  (463 229)  LC_2 Logic Functioning bit
 (45 5)  (465 229)  (465 229)  LC_2 Logic Functioning bit
 (17 6)  (437 230)  (437 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (438 230)  (438 230)  routing T_8_14.wire_logic_cluster/lc_5/out <X> T_8_14.lc_trk_g1_5
 (25 6)  (445 230)  (445 230)  routing T_8_14.wire_logic_cluster/lc_6/out <X> T_8_14.lc_trk_g1_6
 (26 6)  (446 230)  (446 230)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (447 230)  (447 230)  routing T_8_14.lc_trk_g1_3 <X> T_8_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 230)  (449 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 230)  (452 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (457 230)  (457 230)  LC_3 Logic Functioning bit
 (39 6)  (459 230)  (459 230)  LC_3 Logic Functioning bit
 (44 6)  (464 230)  (464 230)  LC_3 Logic Functioning bit
 (45 6)  (465 230)  (465 230)  LC_3 Logic Functioning bit
 (22 7)  (442 231)  (442 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (446 231)  (446 231)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 231)  (449 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 231)  (450 231)  routing T_8_14.lc_trk_g1_3 <X> T_8_14.wire_logic_cluster/lc_3/in_1
 (41 7)  (461 231)  (461 231)  LC_3 Logic Functioning bit
 (43 7)  (463 231)  (463 231)  LC_3 Logic Functioning bit
 (45 7)  (465 231)  (465 231)  LC_3 Logic Functioning bit
 (27 8)  (447 232)  (447 232)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 232)  (448 232)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 232)  (449 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 232)  (450 232)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 232)  (452 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (457 232)  (457 232)  LC_4 Logic Functioning bit
 (39 8)  (459 232)  (459 232)  LC_4 Logic Functioning bit
 (44 8)  (464 232)  (464 232)  LC_4 Logic Functioning bit
 (45 8)  (465 232)  (465 232)  LC_4 Logic Functioning bit
 (7 9)  (427 233)  (427 233)  Column buffer control bit: LH_colbuf_cntl_0

 (10 9)  (430 233)  (430 233)  routing T_8_14.sp4_h_r_2 <X> T_8_14.sp4_v_b_7
 (26 9)  (446 233)  (446 233)  routing T_8_14.lc_trk_g0_2 <X> T_8_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 233)  (449 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (461 233)  (461 233)  LC_4 Logic Functioning bit
 (43 9)  (463 233)  (463 233)  LC_4 Logic Functioning bit
 (45 9)  (465 233)  (465 233)  LC_4 Logic Functioning bit
 (11 10)  (431 234)  (431 234)  routing T_8_14.sp4_h_r_2 <X> T_8_14.sp4_v_t_45
 (13 10)  (433 234)  (433 234)  routing T_8_14.sp4_h_r_2 <X> T_8_14.sp4_v_t_45
 (26 10)  (446 234)  (446 234)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (447 234)  (447 234)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 234)  (449 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 234)  (450 234)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 234)  (452 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (457 234)  (457 234)  LC_5 Logic Functioning bit
 (39 10)  (459 234)  (459 234)  LC_5 Logic Functioning bit
 (44 10)  (464 234)  (464 234)  LC_5 Logic Functioning bit
 (45 10)  (465 234)  (465 234)  LC_5 Logic Functioning bit
 (12 11)  (432 235)  (432 235)  routing T_8_14.sp4_h_r_2 <X> T_8_14.sp4_v_t_45
 (26 11)  (446 235)  (446 235)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 235)  (449 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (461 235)  (461 235)  LC_5 Logic Functioning bit
 (43 11)  (463 235)  (463 235)  LC_5 Logic Functioning bit
 (45 11)  (465 235)  (465 235)  LC_5 Logic Functioning bit
 (7 12)  (427 236)  (427 236)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (434 236)  (434 236)  routing T_8_14.wire_logic_cluster/lc_0/out <X> T_8_14.lc_trk_g3_0
 (17 12)  (437 236)  (437 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (438 236)  (438 236)  routing T_8_14.wire_logic_cluster/lc_1/out <X> T_8_14.lc_trk_g3_1
 (27 12)  (447 236)  (447 236)  routing T_8_14.lc_trk_g1_6 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 236)  (449 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 236)  (450 236)  routing T_8_14.lc_trk_g1_6 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 236)  (452 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (457 236)  (457 236)  LC_6 Logic Functioning bit
 (39 12)  (459 236)  (459 236)  LC_6 Logic Functioning bit
 (44 12)  (464 236)  (464 236)  LC_6 Logic Functioning bit
 (45 12)  (465 236)  (465 236)  LC_6 Logic Functioning bit
 (17 13)  (437 237)  (437 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (446 237)  (446 237)  routing T_8_14.lc_trk_g0_2 <X> T_8_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 237)  (449 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (450 237)  (450 237)  routing T_8_14.lc_trk_g1_6 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (41 13)  (461 237)  (461 237)  LC_6 Logic Functioning bit
 (43 13)  (463 237)  (463 237)  LC_6 Logic Functioning bit
 (45 13)  (465 237)  (465 237)  LC_6 Logic Functioning bit
 (1 14)  (421 238)  (421 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (427 238)  (427 238)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (434 238)  (434 238)  routing T_8_14.wire_logic_cluster/lc_4/out <X> T_8_14.lc_trk_g3_4
 (21 14)  (441 238)  (441 238)  routing T_8_14.wire_logic_cluster/lc_7/out <X> T_8_14.lc_trk_g3_7
 (22 14)  (442 238)  (442 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (446 238)  (446 238)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (447 238)  (447 238)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 238)  (448 238)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 238)  (449 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 238)  (450 238)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 238)  (452 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (457 238)  (457 238)  LC_7 Logic Functioning bit
 (39 14)  (459 238)  (459 238)  LC_7 Logic Functioning bit
 (44 14)  (464 238)  (464 238)  LC_7 Logic Functioning bit
 (45 14)  (465 238)  (465 238)  LC_7 Logic Functioning bit
 (17 15)  (437 239)  (437 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (446 239)  (446 239)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 239)  (449 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 239)  (450 239)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.wire_logic_cluster/lc_7/in_1
 (41 15)  (461 239)  (461 239)  LC_7 Logic Functioning bit
 (43 15)  (463 239)  (463 239)  LC_7 Logic Functioning bit
 (45 15)  (465 239)  (465 239)  LC_7 Logic Functioning bit


LogicTile_9_14

 (21 0)  (495 224)  (495 224)  routing T_9_14.lft_op_3 <X> T_9_14.lc_trk_g0_3
 (22 0)  (496 224)  (496 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (498 224)  (498 224)  routing T_9_14.lft_op_3 <X> T_9_14.lc_trk_g0_3
 (25 0)  (499 224)  (499 224)  routing T_9_14.lft_op_2 <X> T_9_14.lc_trk_g0_2
 (27 0)  (501 224)  (501 224)  routing T_9_14.lc_trk_g1_0 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 224)  (503 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 224)  (506 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (510 224)  (510 224)  LC_0 Logic Functioning bit
 (39 0)  (513 224)  (513 224)  LC_0 Logic Functioning bit
 (41 0)  (515 224)  (515 224)  LC_0 Logic Functioning bit
 (42 0)  (516 224)  (516 224)  LC_0 Logic Functioning bit
 (44 0)  (518 224)  (518 224)  LC_0 Logic Functioning bit
 (45 0)  (519 224)  (519 224)  LC_0 Logic Functioning bit
 (52 0)  (526 224)  (526 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (496 225)  (496 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (498 225)  (498 225)  routing T_9_14.lft_op_2 <X> T_9_14.lc_trk_g0_2
 (32 1)  (506 225)  (506 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (509 225)  (509 225)  routing T_9_14.lc_trk_g0_2 <X> T_9_14.input_2_0
 (36 1)  (510 225)  (510 225)  LC_0 Logic Functioning bit
 (39 1)  (513 225)  (513 225)  LC_0 Logic Functioning bit
 (41 1)  (515 225)  (515 225)  LC_0 Logic Functioning bit
 (42 1)  (516 225)  (516 225)  LC_0 Logic Functioning bit
 (45 1)  (519 225)  (519 225)  LC_0 Logic Functioning bit
 (49 1)  (523 225)  (523 225)  Carry_In_Mux bit 

 (51 1)  (525 225)  (525 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (474 226)  (474 226)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (1 2)  (475 226)  (475 226)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 2)  (476 226)  (476 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (495 226)  (495 226)  routing T_9_14.lft_op_7 <X> T_9_14.lc_trk_g0_7
 (22 2)  (496 226)  (496 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (498 226)  (498 226)  routing T_9_14.lft_op_7 <X> T_9_14.lc_trk_g0_7
 (25 2)  (499 226)  (499 226)  routing T_9_14.lft_op_6 <X> T_9_14.lc_trk_g0_6
 (27 2)  (501 226)  (501 226)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 226)  (503 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 226)  (506 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 226)  (510 226)  LC_1 Logic Functioning bit
 (39 2)  (513 226)  (513 226)  LC_1 Logic Functioning bit
 (41 2)  (515 226)  (515 226)  LC_1 Logic Functioning bit
 (42 2)  (516 226)  (516 226)  LC_1 Logic Functioning bit
 (44 2)  (518 226)  (518 226)  LC_1 Logic Functioning bit
 (45 2)  (519 226)  (519 226)  LC_1 Logic Functioning bit
 (52 2)  (526 226)  (526 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (474 227)  (474 227)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (22 3)  (496 227)  (496 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (498 227)  (498 227)  routing T_9_14.lft_op_6 <X> T_9_14.lc_trk_g0_6
 (32 3)  (506 227)  (506 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (509 227)  (509 227)  routing T_9_14.lc_trk_g0_3 <X> T_9_14.input_2_1
 (36 3)  (510 227)  (510 227)  LC_1 Logic Functioning bit
 (39 3)  (513 227)  (513 227)  LC_1 Logic Functioning bit
 (41 3)  (515 227)  (515 227)  LC_1 Logic Functioning bit
 (42 3)  (516 227)  (516 227)  LC_1 Logic Functioning bit
 (45 3)  (519 227)  (519 227)  LC_1 Logic Functioning bit
 (51 3)  (525 227)  (525 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (475 228)  (475 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (488 228)  (488 228)  routing T_9_14.lft_op_0 <X> T_9_14.lc_trk_g1_0
 (15 4)  (489 228)  (489 228)  routing T_9_14.lft_op_1 <X> T_9_14.lc_trk_g1_1
 (17 4)  (491 228)  (491 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (492 228)  (492 228)  routing T_9_14.lft_op_1 <X> T_9_14.lc_trk_g1_1
 (27 4)  (501 228)  (501 228)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 228)  (503 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 228)  (504 228)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (506 228)  (506 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (510 228)  (510 228)  LC_2 Logic Functioning bit
 (39 4)  (513 228)  (513 228)  LC_2 Logic Functioning bit
 (41 4)  (515 228)  (515 228)  LC_2 Logic Functioning bit
 (42 4)  (516 228)  (516 228)  LC_2 Logic Functioning bit
 (44 4)  (518 228)  (518 228)  LC_2 Logic Functioning bit
 (45 4)  (519 228)  (519 228)  LC_2 Logic Functioning bit
 (0 5)  (474 229)  (474 229)  routing T_9_14.glb_netwk_3 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (15 5)  (489 229)  (489 229)  routing T_9_14.lft_op_0 <X> T_9_14.lc_trk_g1_0
 (17 5)  (491 229)  (491 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (32 5)  (506 229)  (506 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (509 229)  (509 229)  routing T_9_14.lc_trk_g0_2 <X> T_9_14.input_2_2
 (36 5)  (510 229)  (510 229)  LC_2 Logic Functioning bit
 (39 5)  (513 229)  (513 229)  LC_2 Logic Functioning bit
 (41 5)  (515 229)  (515 229)  LC_2 Logic Functioning bit
 (42 5)  (516 229)  (516 229)  LC_2 Logic Functioning bit
 (45 5)  (519 229)  (519 229)  LC_2 Logic Functioning bit
 (53 5)  (527 229)  (527 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (488 230)  (488 230)  routing T_9_14.lft_op_4 <X> T_9_14.lc_trk_g1_4
 (15 6)  (489 230)  (489 230)  routing T_9_14.lft_op_5 <X> T_9_14.lc_trk_g1_5
 (17 6)  (491 230)  (491 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (492 230)  (492 230)  routing T_9_14.lft_op_5 <X> T_9_14.lc_trk_g1_5
 (27 6)  (501 230)  (501 230)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 230)  (503 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 230)  (504 230)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (506 230)  (506 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (510 230)  (510 230)  LC_3 Logic Functioning bit
 (39 6)  (513 230)  (513 230)  LC_3 Logic Functioning bit
 (41 6)  (515 230)  (515 230)  LC_3 Logic Functioning bit
 (42 6)  (516 230)  (516 230)  LC_3 Logic Functioning bit
 (44 6)  (518 230)  (518 230)  LC_3 Logic Functioning bit
 (45 6)  (519 230)  (519 230)  LC_3 Logic Functioning bit
 (52 6)  (526 230)  (526 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (489 231)  (489 231)  routing T_9_14.lft_op_4 <X> T_9_14.lc_trk_g1_4
 (17 7)  (491 231)  (491 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (32 7)  (506 231)  (506 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (509 231)  (509 231)  routing T_9_14.lc_trk_g0_3 <X> T_9_14.input_2_3
 (36 7)  (510 231)  (510 231)  LC_3 Logic Functioning bit
 (39 7)  (513 231)  (513 231)  LC_3 Logic Functioning bit
 (41 7)  (515 231)  (515 231)  LC_3 Logic Functioning bit
 (42 7)  (516 231)  (516 231)  LC_3 Logic Functioning bit
 (45 7)  (519 231)  (519 231)  LC_3 Logic Functioning bit
 (53 7)  (527 231)  (527 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (501 232)  (501 232)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 232)  (503 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 232)  (504 232)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 232)  (506 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (509 232)  (509 232)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.input_2_4
 (36 8)  (510 232)  (510 232)  LC_4 Logic Functioning bit
 (39 8)  (513 232)  (513 232)  LC_4 Logic Functioning bit
 (41 8)  (515 232)  (515 232)  LC_4 Logic Functioning bit
 (42 8)  (516 232)  (516 232)  LC_4 Logic Functioning bit
 (44 8)  (518 232)  (518 232)  LC_4 Logic Functioning bit
 (45 8)  (519 232)  (519 232)  LC_4 Logic Functioning bit
 (7 9)  (481 233)  (481 233)  Column buffer control bit: LH_colbuf_cntl_0

 (32 9)  (506 233)  (506 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (509 233)  (509 233)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.input_2_4
 (36 9)  (510 233)  (510 233)  LC_4 Logic Functioning bit
 (39 9)  (513 233)  (513 233)  LC_4 Logic Functioning bit
 (41 9)  (515 233)  (515 233)  LC_4 Logic Functioning bit
 (42 9)  (516 233)  (516 233)  LC_4 Logic Functioning bit
 (45 9)  (519 233)  (519 233)  LC_4 Logic Functioning bit
 (53 9)  (527 233)  (527 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (7 10)  (481 234)  (481 234)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (501 234)  (501 234)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 234)  (503 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 234)  (504 234)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 234)  (506 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (509 234)  (509 234)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.input_2_5
 (36 10)  (510 234)  (510 234)  LC_5 Logic Functioning bit
 (39 10)  (513 234)  (513 234)  LC_5 Logic Functioning bit
 (41 10)  (515 234)  (515 234)  LC_5 Logic Functioning bit
 (42 10)  (516 234)  (516 234)  LC_5 Logic Functioning bit
 (44 10)  (518 234)  (518 234)  LC_5 Logic Functioning bit
 (45 10)  (519 234)  (519 234)  LC_5 Logic Functioning bit
 (52 10)  (526 234)  (526 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (32 11)  (506 235)  (506 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (509 235)  (509 235)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.input_2_5
 (36 11)  (510 235)  (510 235)  LC_5 Logic Functioning bit
 (39 11)  (513 235)  (513 235)  LC_5 Logic Functioning bit
 (41 11)  (515 235)  (515 235)  LC_5 Logic Functioning bit
 (42 11)  (516 235)  (516 235)  LC_5 Logic Functioning bit
 (45 11)  (519 235)  (519 235)  LC_5 Logic Functioning bit
 (15 12)  (489 236)  (489 236)  routing T_9_14.tnl_op_1 <X> T_9_14.lc_trk_g3_1
 (17 12)  (491 236)  (491 236)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (501 236)  (501 236)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 236)  (502 236)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 236)  (503 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (506 236)  (506 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (509 236)  (509 236)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.input_2_6
 (36 12)  (510 236)  (510 236)  LC_6 Logic Functioning bit
 (39 12)  (513 236)  (513 236)  LC_6 Logic Functioning bit
 (41 12)  (515 236)  (515 236)  LC_6 Logic Functioning bit
 (42 12)  (516 236)  (516 236)  LC_6 Logic Functioning bit
 (44 12)  (518 236)  (518 236)  LC_6 Logic Functioning bit
 (45 12)  (519 236)  (519 236)  LC_6 Logic Functioning bit
 (52 12)  (526 236)  (526 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (488 237)  (488 237)  routing T_9_14.tnl_op_0 <X> T_9_14.lc_trk_g3_0
 (15 13)  (489 237)  (489 237)  routing T_9_14.tnl_op_0 <X> T_9_14.lc_trk_g3_0
 (17 13)  (491 237)  (491 237)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (492 237)  (492 237)  routing T_9_14.tnl_op_1 <X> T_9_14.lc_trk_g3_1
 (32 13)  (506 237)  (506 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (509 237)  (509 237)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.input_2_6
 (36 13)  (510 237)  (510 237)  LC_6 Logic Functioning bit
 (39 13)  (513 237)  (513 237)  LC_6 Logic Functioning bit
 (41 13)  (515 237)  (515 237)  LC_6 Logic Functioning bit
 (42 13)  (516 237)  (516 237)  LC_6 Logic Functioning bit
 (45 13)  (519 237)  (519 237)  LC_6 Logic Functioning bit
 (1 14)  (475 238)  (475 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (481 238)  (481 238)  Column buffer control bit: LH_colbuf_cntl_7

 (27 14)  (501 238)  (501 238)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 238)  (502 238)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 238)  (503 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (506 238)  (506 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (509 238)  (509 238)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.input_2_7
 (36 14)  (510 238)  (510 238)  LC_7 Logic Functioning bit
 (39 14)  (513 238)  (513 238)  LC_7 Logic Functioning bit
 (41 14)  (515 238)  (515 238)  LC_7 Logic Functioning bit
 (42 14)  (516 238)  (516 238)  LC_7 Logic Functioning bit
 (44 14)  (518 238)  (518 238)  LC_7 Logic Functioning bit
 (45 14)  (519 238)  (519 238)  LC_7 Logic Functioning bit
 (52 14)  (526 238)  (526 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (32 15)  (506 239)  (506 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (509 239)  (509 239)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.input_2_7
 (36 15)  (510 239)  (510 239)  LC_7 Logic Functioning bit
 (39 15)  (513 239)  (513 239)  LC_7 Logic Functioning bit
 (41 15)  (515 239)  (515 239)  LC_7 Logic Functioning bit
 (42 15)  (516 239)  (516 239)  LC_7 Logic Functioning bit
 (45 15)  (519 239)  (519 239)  LC_7 Logic Functioning bit


LogicTile_10_14

 (21 2)  (549 226)  (549 226)  routing T_10_14.lft_op_7 <X> T_10_14.lc_trk_g0_7
 (22 2)  (550 226)  (550 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (552 226)  (552 226)  routing T_10_14.lft_op_7 <X> T_10_14.lc_trk_g0_7
 (26 2)  (554 226)  (554 226)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (556 226)  (556 226)  routing T_10_14.lc_trk_g2_0 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 226)  (557 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (559 226)  (559 226)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (560 226)  (560 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (39 2)  (567 226)  (567 226)  LC_1 Logic Functioning bit
 (40 2)  (568 226)  (568 226)  LC_1 Logic Functioning bit
 (22 3)  (550 227)  (550 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (552 227)  (552 227)  routing T_10_14.bot_op_6 <X> T_10_14.lc_trk_g0_6
 (26 3)  (554 227)  (554 227)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 227)  (557 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (559 227)  (559 227)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (560 227)  (560 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (561 227)  (561 227)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.input_2_1
 (34 3)  (562 227)  (562 227)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.input_2_1
 (41 3)  (569 227)  (569 227)  LC_1 Logic Functioning bit
 (27 4)  (555 228)  (555 228)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (556 228)  (556 228)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 228)  (557 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 228)  (558 228)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 228)  (560 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 228)  (561 228)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (42 4)  (570 228)  (570 228)  LC_2 Logic Functioning bit
 (50 4)  (578 228)  (578 228)  Cascade bit: LH_LC02_inmux02_5

 (30 5)  (558 229)  (558 229)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (559 229)  (559 229)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (42 5)  (570 229)  (570 229)  LC_2 Logic Functioning bit
 (51 5)  (579 229)  (579 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (545 230)  (545 230)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (546 230)  (546 230)  routing T_10_14.bnr_op_5 <X> T_10_14.lc_trk_g1_5
 (18 7)  (546 231)  (546 231)  routing T_10_14.bnr_op_5 <X> T_10_14.lc_trk_g1_5
 (14 8)  (542 232)  (542 232)  routing T_10_14.bnl_op_0 <X> T_10_14.lc_trk_g2_0
 (17 8)  (545 232)  (545 232)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (546 232)  (546 232)  routing T_10_14.bnl_op_1 <X> T_10_14.lc_trk_g2_1
 (21 8)  (549 232)  (549 232)  routing T_10_14.bnl_op_3 <X> T_10_14.lc_trk_g2_3
 (22 8)  (550 232)  (550 232)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (7 9)  (535 233)  (535 233)  Column buffer control bit: LH_colbuf_cntl_0

 (14 9)  (542 233)  (542 233)  routing T_10_14.bnl_op_0 <X> T_10_14.lc_trk_g2_0
 (17 9)  (545 233)  (545 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (546 233)  (546 233)  routing T_10_14.bnl_op_1 <X> T_10_14.lc_trk_g2_1
 (21 9)  (549 233)  (549 233)  routing T_10_14.bnl_op_3 <X> T_10_14.lc_trk_g2_3
 (7 10)  (535 234)  (535 234)  Column buffer control bit: LH_colbuf_cntl_3

 (31 10)  (559 234)  (559 234)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 234)  (560 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (562 234)  (562 234)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (40 10)  (568 234)  (568 234)  LC_5 Logic Functioning bit
 (41 10)  (569 234)  (569 234)  LC_5 Logic Functioning bit
 (42 10)  (570 234)  (570 234)  LC_5 Logic Functioning bit
 (43 10)  (571 234)  (571 234)  LC_5 Logic Functioning bit
 (46 10)  (574 234)  (574 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (40 11)  (568 235)  (568 235)  LC_5 Logic Functioning bit
 (41 11)  (569 235)  (569 235)  LC_5 Logic Functioning bit
 (42 11)  (570 235)  (570 235)  LC_5 Logic Functioning bit
 (43 11)  (571 235)  (571 235)  LC_5 Logic Functioning bit
 (25 12)  (553 236)  (553 236)  routing T_10_14.bnl_op_2 <X> T_10_14.lc_trk_g3_2
 (27 12)  (555 236)  (555 236)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (556 236)  (556 236)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 236)  (557 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (560 236)  (560 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 236)  (561 236)  routing T_10_14.lc_trk_g2_1 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (40 12)  (568 236)  (568 236)  LC_6 Logic Functioning bit
 (42 12)  (570 236)  (570 236)  LC_6 Logic Functioning bit
 (14 13)  (542 237)  (542 237)  routing T_10_14.tnl_op_0 <X> T_10_14.lc_trk_g3_0
 (15 13)  (543 237)  (543 237)  routing T_10_14.tnl_op_0 <X> T_10_14.lc_trk_g3_0
 (17 13)  (545 237)  (545 237)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (550 237)  (550 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (553 237)  (553 237)  routing T_10_14.bnl_op_2 <X> T_10_14.lc_trk_g3_2
 (30 13)  (558 237)  (558 237)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (568 237)  (568 237)  LC_6 Logic Functioning bit
 (42 13)  (570 237)  (570 237)  LC_6 Logic Functioning bit
 (7 14)  (535 238)  (535 238)  Column buffer control bit: LH_colbuf_cntl_7

 (25 14)  (553 238)  (553 238)  routing T_10_14.bnl_op_6 <X> T_10_14.lc_trk_g3_6
 (22 15)  (550 239)  (550 239)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (553 239)  (553 239)  routing T_10_14.bnl_op_6 <X> T_10_14.lc_trk_g3_6


LogicTile_11_14

 (27 2)  (609 226)  (609 226)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 226)  (611 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (613 226)  (613 226)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (614 226)  (614 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (616 226)  (616 226)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (618 226)  (618 226)  LC_1 Logic Functioning bit
 (38 2)  (620 226)  (620 226)  LC_1 Logic Functioning bit
 (47 2)  (629 226)  (629 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (30 3)  (612 227)  (612 227)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (618 227)  (618 227)  LC_1 Logic Functioning bit
 (38 3)  (620 227)  (620 227)  LC_1 Logic Functioning bit
 (21 4)  (603 228)  (603 228)  routing T_11_14.bnr_op_3 <X> T_11_14.lc_trk_g1_3
 (22 4)  (604 228)  (604 228)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (21 5)  (603 229)  (603 229)  routing T_11_14.bnr_op_3 <X> T_11_14.lc_trk_g1_3
 (15 6)  (597 230)  (597 230)  routing T_11_14.bot_op_5 <X> T_11_14.lc_trk_g1_5
 (17 6)  (599 230)  (599 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (7 9)  (589 233)  (589 233)  Column buffer control bit: LH_colbuf_cntl_0

 (7 14)  (589 238)  (589 238)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_14

 (7 9)  (643 233)  (643 233)  Column buffer control bit: LH_colbuf_cntl_0

 (7 14)  (643 238)  (643 238)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_14

 (7 14)  (701 238)  (701 238)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_14_14



LogicTile_15_14



LogicTile_16_14



LogicTile_17_14



LogicTile_18_14



RAM_Tile_19_14



LogicTile_20_14



LogicTile_21_14



LogicTile_22_14



LogicTile_23_14



LogicTile_24_14



IpCon_Tile_25_14



LogicTile_4_13

 (4 6)  (220 214)  (220 214)  routing T_4_13.sp4_h_r_3 <X> T_4_13.sp4_v_t_38
 (5 7)  (221 215)  (221 215)  routing T_4_13.sp4_h_r_3 <X> T_4_13.sp4_v_t_38


LogicTile_5_13

 (15 0)  (285 208)  (285 208)  routing T_5_13.top_op_1 <X> T_5_13.lc_trk_g0_1
 (17 0)  (287 208)  (287 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (295 208)  (295 208)  routing T_5_13.wire_logic_cluster/lc_2/out <X> T_5_13.lc_trk_g0_2
 (27 0)  (297 208)  (297 208)  routing T_5_13.lc_trk_g1_0 <X> T_5_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 208)  (299 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (301 208)  (301 208)  routing T_5_13.lc_trk_g0_5 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 208)  (302 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (306 208)  (306 208)  LC_0 Logic Functioning bit
 (41 0)  (311 208)  (311 208)  LC_0 Logic Functioning bit
 (43 0)  (313 208)  (313 208)  LC_0 Logic Functioning bit
 (45 0)  (315 208)  (315 208)  LC_0 Logic Functioning bit
 (18 1)  (288 209)  (288 209)  routing T_5_13.top_op_1 <X> T_5_13.lc_trk_g0_1
 (22 1)  (292 209)  (292 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (298 209)  (298 209)  routing T_5_13.lc_trk_g2_0 <X> T_5_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 209)  (299 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (302 209)  (302 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (305 209)  (305 209)  routing T_5_13.lc_trk_g0_2 <X> T_5_13.input_2_0
 (37 1)  (307 209)  (307 209)  LC_0 Logic Functioning bit
 (41 1)  (311 209)  (311 209)  LC_0 Logic Functioning bit
 (42 1)  (312 209)  (312 209)  LC_0 Logic Functioning bit
 (43 1)  (313 209)  (313 209)  LC_0 Logic Functioning bit
 (45 1)  (315 209)  (315 209)  LC_0 Logic Functioning bit
 (51 1)  (321 209)  (321 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (270 210)  (270 210)  routing T_5_13.glb_netwk_7 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (1 2)  (271 210)  (271 210)  routing T_5_13.glb_netwk_7 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (2 2)  (272 210)  (272 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (285 210)  (285 210)  routing T_5_13.sp4_v_b_21 <X> T_5_13.lc_trk_g0_5
 (16 2)  (286 210)  (286 210)  routing T_5_13.sp4_v_b_21 <X> T_5_13.lc_trk_g0_5
 (17 2)  (287 210)  (287 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (270 211)  (270 211)  routing T_5_13.glb_netwk_7 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (14 4)  (284 212)  (284 212)  routing T_5_13.wire_logic_cluster/lc_0/out <X> T_5_13.lc_trk_g1_0
 (21 4)  (291 212)  (291 212)  routing T_5_13.wire_logic_cluster/lc_3/out <X> T_5_13.lc_trk_g1_3
 (22 4)  (292 212)  (292 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (299 212)  (299 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 212)  (302 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 212)  (303 212)  routing T_5_13.lc_trk_g3_0 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (304 212)  (304 212)  routing T_5_13.lc_trk_g3_0 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 212)  (306 212)  LC_2 Logic Functioning bit
 (38 4)  (308 212)  (308 212)  LC_2 Logic Functioning bit
 (41 4)  (311 212)  (311 212)  LC_2 Logic Functioning bit
 (42 4)  (312 212)  (312 212)  LC_2 Logic Functioning bit
 (43 4)  (313 212)  (313 212)  LC_2 Logic Functioning bit
 (45 4)  (315 212)  (315 212)  LC_2 Logic Functioning bit
 (46 4)  (316 212)  (316 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (287 213)  (287 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (292 213)  (292 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (296 213)  (296 213)  routing T_5_13.lc_trk_g3_3 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (297 213)  (297 213)  routing T_5_13.lc_trk_g3_3 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (298 213)  (298 213)  routing T_5_13.lc_trk_g3_3 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 213)  (299 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (302 213)  (302 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (305 213)  (305 213)  routing T_5_13.lc_trk_g0_2 <X> T_5_13.input_2_2
 (36 5)  (306 213)  (306 213)  LC_2 Logic Functioning bit
 (37 5)  (307 213)  (307 213)  LC_2 Logic Functioning bit
 (38 5)  (308 213)  (308 213)  LC_2 Logic Functioning bit
 (39 5)  (309 213)  (309 213)  LC_2 Logic Functioning bit
 (40 5)  (310 213)  (310 213)  LC_2 Logic Functioning bit
 (41 5)  (311 213)  (311 213)  LC_2 Logic Functioning bit
 (42 5)  (312 213)  (312 213)  LC_2 Logic Functioning bit
 (43 5)  (313 213)  (313 213)  LC_2 Logic Functioning bit
 (45 5)  (315 213)  (315 213)  LC_2 Logic Functioning bit
 (53 5)  (323 213)  (323 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (273 214)  (273 214)  routing T_5_13.sp12_v_b_0 <X> T_5_13.sp12_v_t_23
 (14 6)  (284 214)  (284 214)  routing T_5_13.sp12_h_l_3 <X> T_5_13.lc_trk_g1_4
 (15 6)  (285 214)  (285 214)  routing T_5_13.top_op_5 <X> T_5_13.lc_trk_g1_5
 (17 6)  (287 214)  (287 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (295 214)  (295 214)  routing T_5_13.sp4_h_r_14 <X> T_5_13.lc_trk_g1_6
 (32 6)  (302 214)  (302 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (304 214)  (304 214)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (307 214)  (307 214)  LC_3 Logic Functioning bit
 (39 6)  (309 214)  (309 214)  LC_3 Logic Functioning bit
 (45 6)  (315 214)  (315 214)  LC_3 Logic Functioning bit
 (14 7)  (284 215)  (284 215)  routing T_5_13.sp12_h_l_3 <X> T_5_13.lc_trk_g1_4
 (15 7)  (285 215)  (285 215)  routing T_5_13.sp12_h_l_3 <X> T_5_13.lc_trk_g1_4
 (17 7)  (287 215)  (287 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (288 215)  (288 215)  routing T_5_13.top_op_5 <X> T_5_13.lc_trk_g1_5
 (22 7)  (292 215)  (292 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (293 215)  (293 215)  routing T_5_13.sp4_h_r_14 <X> T_5_13.lc_trk_g1_6
 (24 7)  (294 215)  (294 215)  routing T_5_13.sp4_h_r_14 <X> T_5_13.lc_trk_g1_6
 (26 7)  (296 215)  (296 215)  routing T_5_13.lc_trk_g1_2 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (297 215)  (297 215)  routing T_5_13.lc_trk_g1_2 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 215)  (299 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (301 215)  (301 215)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 215)  (306 215)  LC_3 Logic Functioning bit
 (38 7)  (308 215)  (308 215)  LC_3 Logic Functioning bit
 (44 7)  (314 215)  (314 215)  LC_3 Logic Functioning bit
 (45 7)  (315 215)  (315 215)  LC_3 Logic Functioning bit
 (51 7)  (321 215)  (321 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (284 216)  (284 216)  routing T_5_13.sp4_h_l_21 <X> T_5_13.lc_trk_g2_0
 (15 9)  (285 217)  (285 217)  routing T_5_13.sp4_h_l_21 <X> T_5_13.lc_trk_g2_0
 (16 9)  (286 217)  (286 217)  routing T_5_13.sp4_h_l_21 <X> T_5_13.lc_trk_g2_0
 (17 9)  (287 217)  (287 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (14 12)  (284 220)  (284 220)  routing T_5_13.sp4_h_l_21 <X> T_5_13.lc_trk_g3_0
 (21 12)  (291 220)  (291 220)  routing T_5_13.sp4_v_t_22 <X> T_5_13.lc_trk_g3_3
 (22 12)  (292 220)  (292 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (293 220)  (293 220)  routing T_5_13.sp4_v_t_22 <X> T_5_13.lc_trk_g3_3
 (15 13)  (285 221)  (285 221)  routing T_5_13.sp4_h_l_21 <X> T_5_13.lc_trk_g3_0
 (16 13)  (286 221)  (286 221)  routing T_5_13.sp4_h_l_21 <X> T_5_13.lc_trk_g3_0
 (17 13)  (287 221)  (287 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (291 221)  (291 221)  routing T_5_13.sp4_v_t_22 <X> T_5_13.lc_trk_g3_3
 (1 14)  (271 222)  (271 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (26 14)  (296 222)  (296 222)  routing T_5_13.lc_trk_g1_4 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (297 222)  (297 222)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 222)  (299 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (301 222)  (301 222)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 222)  (302 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (304 222)  (304 222)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 222)  (305 222)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.input_2_7
 (36 14)  (306 222)  (306 222)  LC_7 Logic Functioning bit
 (38 14)  (308 222)  (308 222)  LC_7 Logic Functioning bit
 (41 14)  (311 222)  (311 222)  LC_7 Logic Functioning bit
 (42 14)  (312 222)  (312 222)  LC_7 Logic Functioning bit
 (43 14)  (313 222)  (313 222)  LC_7 Logic Functioning bit
 (45 14)  (315 222)  (315 222)  LC_7 Logic Functioning bit
 (51 14)  (321 222)  (321 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (297 223)  (297 223)  routing T_5_13.lc_trk_g1_4 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 223)  (299 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 223)  (300 223)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (302 223)  (302 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (304 223)  (304 223)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.input_2_7
 (35 15)  (305 223)  (305 223)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.input_2_7
 (37 15)  (307 223)  (307 223)  LC_7 Logic Functioning bit
 (39 15)  (309 223)  (309 223)  LC_7 Logic Functioning bit
 (40 15)  (310 223)  (310 223)  LC_7 Logic Functioning bit
 (42 15)  (312 223)  (312 223)  LC_7 Logic Functioning bit
 (45 15)  (315 223)  (315 223)  LC_7 Logic Functioning bit
 (46 15)  (316 223)  (316 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (318 223)  (318 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (321 223)  (321 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_13

 (27 0)  (393 208)  (393 208)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 208)  (394 208)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 208)  (395 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 208)  (396 208)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (397 208)  (397 208)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 208)  (398 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (402 208)  (402 208)  LC_0 Logic Functioning bit
 (38 0)  (404 208)  (404 208)  LC_0 Logic Functioning bit
 (47 0)  (413 208)  (413 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (397 209)  (397 209)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (402 209)  (402 209)  LC_0 Logic Functioning bit
 (38 1)  (404 209)  (404 209)  LC_0 Logic Functioning bit
 (22 2)  (388 210)  (388 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (390 210)  (390 210)  routing T_7_13.bot_op_7 <X> T_7_13.lc_trk_g0_7
 (13 11)  (379 219)  (379 219)  routing T_7_13.sp4_v_b_3 <X> T_7_13.sp4_h_l_45
 (14 14)  (380 222)  (380 222)  routing T_7_13.sp4_h_r_44 <X> T_7_13.lc_trk_g3_4
 (14 15)  (380 223)  (380 223)  routing T_7_13.sp4_h_r_44 <X> T_7_13.lc_trk_g3_4
 (15 15)  (381 223)  (381 223)  routing T_7_13.sp4_h_r_44 <X> T_7_13.lc_trk_g3_4
 (16 15)  (382 223)  (382 223)  routing T_7_13.sp4_h_r_44 <X> T_7_13.lc_trk_g3_4
 (17 15)  (383 223)  (383 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_8_13

 (26 0)  (446 208)  (446 208)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (447 208)  (447 208)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 208)  (448 208)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 208)  (449 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 208)  (452 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (457 208)  (457 208)  LC_0 Logic Functioning bit
 (39 0)  (459 208)  (459 208)  LC_0 Logic Functioning bit
 (44 0)  (464 208)  (464 208)  LC_0 Logic Functioning bit
 (45 0)  (465 208)  (465 208)  LC_0 Logic Functioning bit
 (46 0)  (466 208)  (466 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (446 209)  (446 209)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (447 209)  (447 209)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 209)  (449 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (41 1)  (461 209)  (461 209)  LC_0 Logic Functioning bit
 (43 1)  (463 209)  (463 209)  LC_0 Logic Functioning bit
 (45 1)  (465 209)  (465 209)  LC_0 Logic Functioning bit
 (50 1)  (470 209)  (470 209)  Carry_In_Mux bit 

 (0 2)  (420 210)  (420 210)  routing T_8_13.glb_netwk_7 <X> T_8_13.wire_logic_cluster/lc_7/clk
 (1 2)  (421 210)  (421 210)  routing T_8_13.glb_netwk_7 <X> T_8_13.wire_logic_cluster/lc_7/clk
 (2 2)  (422 210)  (422 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (441 210)  (441 210)  routing T_8_13.sp4_v_b_15 <X> T_8_13.lc_trk_g0_7
 (22 2)  (442 210)  (442 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (443 210)  (443 210)  routing T_8_13.sp4_v_b_15 <X> T_8_13.lc_trk_g0_7
 (26 2)  (446 210)  (446 210)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (447 210)  (447 210)  routing T_8_13.lc_trk_g3_1 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 210)  (448 210)  routing T_8_13.lc_trk_g3_1 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 210)  (449 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 210)  (452 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (457 210)  (457 210)  LC_1 Logic Functioning bit
 (39 2)  (459 210)  (459 210)  LC_1 Logic Functioning bit
 (44 2)  (464 210)  (464 210)  LC_1 Logic Functioning bit
 (45 2)  (465 210)  (465 210)  LC_1 Logic Functioning bit
 (46 2)  (466 210)  (466 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (420 211)  (420 211)  routing T_8_13.glb_netwk_7 <X> T_8_13.wire_logic_cluster/lc_7/clk
 (21 3)  (441 211)  (441 211)  routing T_8_13.sp4_v_b_15 <X> T_8_13.lc_trk_g0_7
 (26 3)  (446 211)  (446 211)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 211)  (449 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (41 3)  (461 211)  (461 211)  LC_1 Logic Functioning bit
 (43 3)  (463 211)  (463 211)  LC_1 Logic Functioning bit
 (45 3)  (465 211)  (465 211)  LC_1 Logic Functioning bit
 (0 4)  (420 212)  (420 212)  routing T_8_13.glb_netwk_5 <X> T_8_13.wire_logic_cluster/lc_7/cen
 (1 4)  (421 212)  (421 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (21 4)  (441 212)  (441 212)  routing T_8_13.wire_logic_cluster/lc_3/out <X> T_8_13.lc_trk_g1_3
 (22 4)  (442 212)  (442 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (445 212)  (445 212)  routing T_8_13.wire_logic_cluster/lc_2/out <X> T_8_13.lc_trk_g1_2
 (26 4)  (446 212)  (446 212)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (447 212)  (447 212)  routing T_8_13.lc_trk_g1_2 <X> T_8_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 212)  (449 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 212)  (452 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (457 212)  (457 212)  LC_2 Logic Functioning bit
 (39 4)  (459 212)  (459 212)  LC_2 Logic Functioning bit
 (44 4)  (464 212)  (464 212)  LC_2 Logic Functioning bit
 (45 4)  (465 212)  (465 212)  LC_2 Logic Functioning bit
 (22 5)  (442 213)  (442 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (446 213)  (446 213)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (447 213)  (447 213)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 213)  (449 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 213)  (450 213)  routing T_8_13.lc_trk_g1_2 <X> T_8_13.wire_logic_cluster/lc_2/in_1
 (41 5)  (461 213)  (461 213)  LC_2 Logic Functioning bit
 (43 5)  (463 213)  (463 213)  LC_2 Logic Functioning bit
 (45 5)  (465 213)  (465 213)  LC_2 Logic Functioning bit
 (17 6)  (437 214)  (437 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (438 214)  (438 214)  routing T_8_13.wire_logic_cluster/lc_5/out <X> T_8_13.lc_trk_g1_5
 (21 6)  (441 214)  (441 214)  routing T_8_13.sp4_v_b_15 <X> T_8_13.lc_trk_g1_7
 (22 6)  (442 214)  (442 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (443 214)  (443 214)  routing T_8_13.sp4_v_b_15 <X> T_8_13.lc_trk_g1_7
 (25 6)  (445 214)  (445 214)  routing T_8_13.wire_logic_cluster/lc_6/out <X> T_8_13.lc_trk_g1_6
 (26 6)  (446 214)  (446 214)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (447 214)  (447 214)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 214)  (449 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 214)  (452 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (457 214)  (457 214)  LC_3 Logic Functioning bit
 (39 6)  (459 214)  (459 214)  LC_3 Logic Functioning bit
 (44 6)  (464 214)  (464 214)  LC_3 Logic Functioning bit
 (45 6)  (465 214)  (465 214)  LC_3 Logic Functioning bit
 (21 7)  (441 215)  (441 215)  routing T_8_13.sp4_v_b_15 <X> T_8_13.lc_trk_g1_7
 (22 7)  (442 215)  (442 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (446 215)  (446 215)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 215)  (449 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 215)  (450 215)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (41 7)  (461 215)  (461 215)  LC_3 Logic Functioning bit
 (43 7)  (463 215)  (463 215)  LC_3 Logic Functioning bit
 (45 7)  (465 215)  (465 215)  LC_3 Logic Functioning bit
 (26 8)  (446 216)  (446 216)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (447 216)  (447 216)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 216)  (448 216)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 216)  (449 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 216)  (450 216)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 216)  (452 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (457 216)  (457 216)  LC_4 Logic Functioning bit
 (39 8)  (459 216)  (459 216)  LC_4 Logic Functioning bit
 (44 8)  (464 216)  (464 216)  LC_4 Logic Functioning bit
 (45 8)  (465 216)  (465 216)  LC_4 Logic Functioning bit
 (26 9)  (446 217)  (446 217)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (447 217)  (447 217)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 217)  (449 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (41 9)  (461 217)  (461 217)  LC_4 Logic Functioning bit
 (43 9)  (463 217)  (463 217)  LC_4 Logic Functioning bit
 (45 9)  (465 217)  (465 217)  LC_4 Logic Functioning bit
 (26 10)  (446 218)  (446 218)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (447 218)  (447 218)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 218)  (449 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 218)  (450 218)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 218)  (452 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (457 218)  (457 218)  LC_5 Logic Functioning bit
 (39 10)  (459 218)  (459 218)  LC_5 Logic Functioning bit
 (44 10)  (464 218)  (464 218)  LC_5 Logic Functioning bit
 (45 10)  (465 218)  (465 218)  LC_5 Logic Functioning bit
 (26 11)  (446 219)  (446 219)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 219)  (449 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (461 219)  (461 219)  LC_5 Logic Functioning bit
 (43 11)  (463 219)  (463 219)  LC_5 Logic Functioning bit
 (45 11)  (465 219)  (465 219)  LC_5 Logic Functioning bit
 (14 12)  (434 220)  (434 220)  routing T_8_13.wire_logic_cluster/lc_0/out <X> T_8_13.lc_trk_g3_0
 (17 12)  (437 220)  (437 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (438 220)  (438 220)  routing T_8_13.wire_logic_cluster/lc_1/out <X> T_8_13.lc_trk_g3_1
 (26 12)  (446 220)  (446 220)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (447 220)  (447 220)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 220)  (449 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 220)  (450 220)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 220)  (452 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (457 220)  (457 220)  LC_6 Logic Functioning bit
 (39 12)  (459 220)  (459 220)  LC_6 Logic Functioning bit
 (44 12)  (464 220)  (464 220)  LC_6 Logic Functioning bit
 (45 12)  (465 220)  (465 220)  LC_6 Logic Functioning bit
 (17 13)  (437 221)  (437 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (446 221)  (446 221)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (447 221)  (447 221)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 221)  (449 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (450 221)  (450 221)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.wire_logic_cluster/lc_6/in_1
 (41 13)  (461 221)  (461 221)  LC_6 Logic Functioning bit
 (43 13)  (463 221)  (463 221)  LC_6 Logic Functioning bit
 (45 13)  (465 221)  (465 221)  LC_6 Logic Functioning bit
 (1 14)  (421 222)  (421 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (434 222)  (434 222)  routing T_8_13.wire_logic_cluster/lc_4/out <X> T_8_13.lc_trk_g3_4
 (21 14)  (441 222)  (441 222)  routing T_8_13.wire_logic_cluster/lc_7/out <X> T_8_13.lc_trk_g3_7
 (22 14)  (442 222)  (442 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (446 222)  (446 222)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (447 222)  (447 222)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 222)  (448 222)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 222)  (449 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 222)  (450 222)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 222)  (452 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (457 222)  (457 222)  LC_7 Logic Functioning bit
 (39 14)  (459 222)  (459 222)  LC_7 Logic Functioning bit
 (44 14)  (464 222)  (464 222)  LC_7 Logic Functioning bit
 (45 14)  (465 222)  (465 222)  LC_7 Logic Functioning bit
 (17 15)  (437 223)  (437 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (446 223)  (446 223)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 223)  (449 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 223)  (450 223)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_7/in_1
 (41 15)  (461 223)  (461 223)  LC_7 Logic Functioning bit
 (43 15)  (463 223)  (463 223)  LC_7 Logic Functioning bit
 (45 15)  (465 223)  (465 223)  LC_7 Logic Functioning bit


LogicTile_9_13

 (21 0)  (495 208)  (495 208)  routing T_9_13.lft_op_3 <X> T_9_13.lc_trk_g0_3
 (22 0)  (496 208)  (496 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (498 208)  (498 208)  routing T_9_13.lft_op_3 <X> T_9_13.lc_trk_g0_3
 (25 0)  (499 208)  (499 208)  routing T_9_13.lft_op_2 <X> T_9_13.lc_trk_g0_2
 (27 0)  (501 208)  (501 208)  routing T_9_13.lc_trk_g1_0 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 208)  (503 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (37 0)  (511 208)  (511 208)  LC_0 Logic Functioning bit
 (38 0)  (512 208)  (512 208)  LC_0 Logic Functioning bit
 (41 0)  (515 208)  (515 208)  LC_0 Logic Functioning bit
 (42 0)  (516 208)  (516 208)  LC_0 Logic Functioning bit
 (44 0)  (518 208)  (518 208)  LC_0 Logic Functioning bit
 (45 0)  (519 208)  (519 208)  LC_0 Logic Functioning bit
 (22 1)  (496 209)  (496 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (498 209)  (498 209)  routing T_9_13.lft_op_2 <X> T_9_13.lc_trk_g0_2
 (32 1)  (506 209)  (506 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (509 209)  (509 209)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.input_2_0
 (37 1)  (511 209)  (511 209)  LC_0 Logic Functioning bit
 (38 1)  (512 209)  (512 209)  LC_0 Logic Functioning bit
 (41 1)  (515 209)  (515 209)  LC_0 Logic Functioning bit
 (42 1)  (516 209)  (516 209)  LC_0 Logic Functioning bit
 (45 1)  (519 209)  (519 209)  LC_0 Logic Functioning bit
 (53 1)  (527 209)  (527 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (474 210)  (474 210)  routing T_9_13.glb_netwk_7 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (1 2)  (475 210)  (475 210)  routing T_9_13.glb_netwk_7 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 2)  (476 210)  (476 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (478 210)  (478 210)  routing T_9_13.sp4_h_r_6 <X> T_9_13.sp4_v_t_37
 (6 2)  (480 210)  (480 210)  routing T_9_13.sp4_h_r_6 <X> T_9_13.sp4_v_t_37
 (21 2)  (495 210)  (495 210)  routing T_9_13.lft_op_7 <X> T_9_13.lc_trk_g0_7
 (22 2)  (496 210)  (496 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (498 210)  (498 210)  routing T_9_13.lft_op_7 <X> T_9_13.lc_trk_g0_7
 (25 2)  (499 210)  (499 210)  routing T_9_13.lft_op_6 <X> T_9_13.lc_trk_g0_6
 (27 2)  (501 210)  (501 210)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 210)  (503 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 210)  (506 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 210)  (510 210)  LC_1 Logic Functioning bit
 (39 2)  (513 210)  (513 210)  LC_1 Logic Functioning bit
 (41 2)  (515 210)  (515 210)  LC_1 Logic Functioning bit
 (42 2)  (516 210)  (516 210)  LC_1 Logic Functioning bit
 (44 2)  (518 210)  (518 210)  LC_1 Logic Functioning bit
 (45 2)  (519 210)  (519 210)  LC_1 Logic Functioning bit
 (52 2)  (526 210)  (526 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (474 211)  (474 211)  routing T_9_13.glb_netwk_7 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (5 3)  (479 211)  (479 211)  routing T_9_13.sp4_h_r_6 <X> T_9_13.sp4_v_t_37
 (22 3)  (496 211)  (496 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (498 211)  (498 211)  routing T_9_13.lft_op_6 <X> T_9_13.lc_trk_g0_6
 (32 3)  (506 211)  (506 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (509 211)  (509 211)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.input_2_1
 (36 3)  (510 211)  (510 211)  LC_1 Logic Functioning bit
 (39 3)  (513 211)  (513 211)  LC_1 Logic Functioning bit
 (41 3)  (515 211)  (515 211)  LC_1 Logic Functioning bit
 (42 3)  (516 211)  (516 211)  LC_1 Logic Functioning bit
 (45 3)  (519 211)  (519 211)  LC_1 Logic Functioning bit
 (1 4)  (475 212)  (475 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (488 212)  (488 212)  routing T_9_13.lft_op_0 <X> T_9_13.lc_trk_g1_0
 (15 4)  (489 212)  (489 212)  routing T_9_13.lft_op_1 <X> T_9_13.lc_trk_g1_1
 (17 4)  (491 212)  (491 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (492 212)  (492 212)  routing T_9_13.lft_op_1 <X> T_9_13.lc_trk_g1_1
 (27 4)  (501 212)  (501 212)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 212)  (503 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 212)  (504 212)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (506 212)  (506 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (510 212)  (510 212)  LC_2 Logic Functioning bit
 (39 4)  (513 212)  (513 212)  LC_2 Logic Functioning bit
 (41 4)  (515 212)  (515 212)  LC_2 Logic Functioning bit
 (42 4)  (516 212)  (516 212)  LC_2 Logic Functioning bit
 (44 4)  (518 212)  (518 212)  LC_2 Logic Functioning bit
 (45 4)  (519 212)  (519 212)  LC_2 Logic Functioning bit
 (0 5)  (474 213)  (474 213)  routing T_9_13.glb_netwk_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (15 5)  (489 213)  (489 213)  routing T_9_13.lft_op_0 <X> T_9_13.lc_trk_g1_0
 (17 5)  (491 213)  (491 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (32 5)  (506 213)  (506 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (509 213)  (509 213)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.input_2_2
 (36 5)  (510 213)  (510 213)  LC_2 Logic Functioning bit
 (39 5)  (513 213)  (513 213)  LC_2 Logic Functioning bit
 (41 5)  (515 213)  (515 213)  LC_2 Logic Functioning bit
 (42 5)  (516 213)  (516 213)  LC_2 Logic Functioning bit
 (45 5)  (519 213)  (519 213)  LC_2 Logic Functioning bit
 (46 5)  (520 213)  (520 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (13 6)  (487 214)  (487 214)  routing T_9_13.sp4_h_r_5 <X> T_9_13.sp4_v_t_40
 (14 6)  (488 214)  (488 214)  routing T_9_13.lft_op_4 <X> T_9_13.lc_trk_g1_4
 (15 6)  (489 214)  (489 214)  routing T_9_13.lft_op_5 <X> T_9_13.lc_trk_g1_5
 (17 6)  (491 214)  (491 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (492 214)  (492 214)  routing T_9_13.lft_op_5 <X> T_9_13.lc_trk_g1_5
 (27 6)  (501 214)  (501 214)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 214)  (503 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 214)  (504 214)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (506 214)  (506 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (510 214)  (510 214)  LC_3 Logic Functioning bit
 (39 6)  (513 214)  (513 214)  LC_3 Logic Functioning bit
 (41 6)  (515 214)  (515 214)  LC_3 Logic Functioning bit
 (42 6)  (516 214)  (516 214)  LC_3 Logic Functioning bit
 (44 6)  (518 214)  (518 214)  LC_3 Logic Functioning bit
 (45 6)  (519 214)  (519 214)  LC_3 Logic Functioning bit
 (12 7)  (486 215)  (486 215)  routing T_9_13.sp4_h_r_5 <X> T_9_13.sp4_v_t_40
 (15 7)  (489 215)  (489 215)  routing T_9_13.lft_op_4 <X> T_9_13.lc_trk_g1_4
 (17 7)  (491 215)  (491 215)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (32 7)  (506 215)  (506 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (509 215)  (509 215)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.input_2_3
 (36 7)  (510 215)  (510 215)  LC_3 Logic Functioning bit
 (39 7)  (513 215)  (513 215)  LC_3 Logic Functioning bit
 (41 7)  (515 215)  (515 215)  LC_3 Logic Functioning bit
 (42 7)  (516 215)  (516 215)  LC_3 Logic Functioning bit
 (45 7)  (519 215)  (519 215)  LC_3 Logic Functioning bit
 (46 7)  (520 215)  (520 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (53 7)  (527 215)  (527 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (501 216)  (501 216)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 216)  (503 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 216)  (504 216)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 216)  (506 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (509 216)  (509 216)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.input_2_4
 (36 8)  (510 216)  (510 216)  LC_4 Logic Functioning bit
 (39 8)  (513 216)  (513 216)  LC_4 Logic Functioning bit
 (41 8)  (515 216)  (515 216)  LC_4 Logic Functioning bit
 (42 8)  (516 216)  (516 216)  LC_4 Logic Functioning bit
 (44 8)  (518 216)  (518 216)  LC_4 Logic Functioning bit
 (45 8)  (519 216)  (519 216)  LC_4 Logic Functioning bit
 (32 9)  (506 217)  (506 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (509 217)  (509 217)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.input_2_4
 (36 9)  (510 217)  (510 217)  LC_4 Logic Functioning bit
 (39 9)  (513 217)  (513 217)  LC_4 Logic Functioning bit
 (41 9)  (515 217)  (515 217)  LC_4 Logic Functioning bit
 (42 9)  (516 217)  (516 217)  LC_4 Logic Functioning bit
 (45 9)  (519 217)  (519 217)  LC_4 Logic Functioning bit
 (53 9)  (527 217)  (527 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (501 218)  (501 218)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 218)  (503 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 218)  (504 218)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 218)  (506 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (509 218)  (509 218)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.input_2_5
 (36 10)  (510 218)  (510 218)  LC_5 Logic Functioning bit
 (39 10)  (513 218)  (513 218)  LC_5 Logic Functioning bit
 (41 10)  (515 218)  (515 218)  LC_5 Logic Functioning bit
 (42 10)  (516 218)  (516 218)  LC_5 Logic Functioning bit
 (44 10)  (518 218)  (518 218)  LC_5 Logic Functioning bit
 (45 10)  (519 218)  (519 218)  LC_5 Logic Functioning bit
 (32 11)  (506 219)  (506 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (509 219)  (509 219)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.input_2_5
 (36 11)  (510 219)  (510 219)  LC_5 Logic Functioning bit
 (39 11)  (513 219)  (513 219)  LC_5 Logic Functioning bit
 (41 11)  (515 219)  (515 219)  LC_5 Logic Functioning bit
 (42 11)  (516 219)  (516 219)  LC_5 Logic Functioning bit
 (45 11)  (519 219)  (519 219)  LC_5 Logic Functioning bit
 (53 11)  (527 219)  (527 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (489 220)  (489 220)  routing T_9_13.tnl_op_1 <X> T_9_13.lc_trk_g3_1
 (17 12)  (491 220)  (491 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (501 220)  (501 220)  routing T_9_13.lc_trk_g3_0 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 220)  (502 220)  routing T_9_13.lc_trk_g3_0 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 220)  (503 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (506 220)  (506 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (509 220)  (509 220)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.input_2_6
 (36 12)  (510 220)  (510 220)  LC_6 Logic Functioning bit
 (39 12)  (513 220)  (513 220)  LC_6 Logic Functioning bit
 (41 12)  (515 220)  (515 220)  LC_6 Logic Functioning bit
 (42 12)  (516 220)  (516 220)  LC_6 Logic Functioning bit
 (44 12)  (518 220)  (518 220)  LC_6 Logic Functioning bit
 (45 12)  (519 220)  (519 220)  LC_6 Logic Functioning bit
 (14 13)  (488 221)  (488 221)  routing T_9_13.tnl_op_0 <X> T_9_13.lc_trk_g3_0
 (15 13)  (489 221)  (489 221)  routing T_9_13.tnl_op_0 <X> T_9_13.lc_trk_g3_0
 (17 13)  (491 221)  (491 221)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (492 221)  (492 221)  routing T_9_13.tnl_op_1 <X> T_9_13.lc_trk_g3_1
 (32 13)  (506 221)  (506 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (509 221)  (509 221)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.input_2_6
 (36 13)  (510 221)  (510 221)  LC_6 Logic Functioning bit
 (39 13)  (513 221)  (513 221)  LC_6 Logic Functioning bit
 (41 13)  (515 221)  (515 221)  LC_6 Logic Functioning bit
 (42 13)  (516 221)  (516 221)  LC_6 Logic Functioning bit
 (45 13)  (519 221)  (519 221)  LC_6 Logic Functioning bit
 (47 13)  (521 221)  (521 221)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (53 13)  (527 221)  (527 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (475 222)  (475 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (27 14)  (501 222)  (501 222)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 222)  (502 222)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 222)  (503 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (506 222)  (506 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (509 222)  (509 222)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.input_2_7
 (36 14)  (510 222)  (510 222)  LC_7 Logic Functioning bit
 (39 14)  (513 222)  (513 222)  LC_7 Logic Functioning bit
 (41 14)  (515 222)  (515 222)  LC_7 Logic Functioning bit
 (42 14)  (516 222)  (516 222)  LC_7 Logic Functioning bit
 (44 14)  (518 222)  (518 222)  LC_7 Logic Functioning bit
 (45 14)  (519 222)  (519 222)  LC_7 Logic Functioning bit
 (52 14)  (526 222)  (526 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (482 223)  (482 223)  routing T_9_13.sp4_h_r_4 <X> T_9_13.sp4_v_t_47
 (9 15)  (483 223)  (483 223)  routing T_9_13.sp4_h_r_4 <X> T_9_13.sp4_v_t_47
 (10 15)  (484 223)  (484 223)  routing T_9_13.sp4_h_r_4 <X> T_9_13.sp4_v_t_47
 (32 15)  (506 223)  (506 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (509 223)  (509 223)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.input_2_7
 (36 15)  (510 223)  (510 223)  LC_7 Logic Functioning bit
 (39 15)  (513 223)  (513 223)  LC_7 Logic Functioning bit
 (41 15)  (515 223)  (515 223)  LC_7 Logic Functioning bit
 (42 15)  (516 223)  (516 223)  LC_7 Logic Functioning bit
 (45 15)  (519 223)  (519 223)  LC_7 Logic Functioning bit
 (53 15)  (527 223)  (527 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_13

 (32 0)  (560 208)  (560 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 208)  (561 208)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (562 208)  (562 208)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (564 208)  (564 208)  LC_0 Logic Functioning bit
 (37 0)  (565 208)  (565 208)  LC_0 Logic Functioning bit
 (38 0)  (566 208)  (566 208)  LC_0 Logic Functioning bit
 (39 0)  (567 208)  (567 208)  LC_0 Logic Functioning bit
 (45 0)  (573 208)  (573 208)  LC_0 Logic Functioning bit
 (46 0)  (574 208)  (574 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (580 208)  (580 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (564 209)  (564 209)  LC_0 Logic Functioning bit
 (37 1)  (565 209)  (565 209)  LC_0 Logic Functioning bit
 (38 1)  (566 209)  (566 209)  LC_0 Logic Functioning bit
 (39 1)  (567 209)  (567 209)  LC_0 Logic Functioning bit
 (45 1)  (573 209)  (573 209)  LC_0 Logic Functioning bit
 (0 2)  (528 210)  (528 210)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (529 210)  (529 210)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (530 210)  (530 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (528 211)  (528 211)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 4)  (529 212)  (529 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (528 213)  (528 213)  routing T_10_13.glb_netwk_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (14 12)  (542 220)  (542 220)  routing T_10_13.sp4_h_r_40 <X> T_10_13.lc_trk_g3_0
 (25 12)  (553 220)  (553 220)  routing T_10_13.sp4_h_r_42 <X> T_10_13.lc_trk_g3_2
 (32 12)  (560 220)  (560 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 220)  (561 220)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (562 220)  (562 220)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (564 220)  (564 220)  LC_6 Logic Functioning bit
 (37 12)  (565 220)  (565 220)  LC_6 Logic Functioning bit
 (38 12)  (566 220)  (566 220)  LC_6 Logic Functioning bit
 (39 12)  (567 220)  (567 220)  LC_6 Logic Functioning bit
 (45 12)  (573 220)  (573 220)  LC_6 Logic Functioning bit
 (51 12)  (579 220)  (579 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (542 221)  (542 221)  routing T_10_13.sp4_h_r_40 <X> T_10_13.lc_trk_g3_0
 (15 13)  (543 221)  (543 221)  routing T_10_13.sp4_h_r_40 <X> T_10_13.lc_trk_g3_0
 (16 13)  (544 221)  (544 221)  routing T_10_13.sp4_h_r_40 <X> T_10_13.lc_trk_g3_0
 (17 13)  (545 221)  (545 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (550 221)  (550 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (551 221)  (551 221)  routing T_10_13.sp4_h_r_42 <X> T_10_13.lc_trk_g3_2
 (24 13)  (552 221)  (552 221)  routing T_10_13.sp4_h_r_42 <X> T_10_13.lc_trk_g3_2
 (25 13)  (553 221)  (553 221)  routing T_10_13.sp4_h_r_42 <X> T_10_13.lc_trk_g3_2
 (31 13)  (559 221)  (559 221)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (564 221)  (564 221)  LC_6 Logic Functioning bit
 (37 13)  (565 221)  (565 221)  LC_6 Logic Functioning bit
 (38 13)  (566 221)  (566 221)  LC_6 Logic Functioning bit
 (39 13)  (567 221)  (567 221)  LC_6 Logic Functioning bit
 (45 13)  (573 221)  (573 221)  LC_6 Logic Functioning bit
 (1 14)  (529 222)  (529 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (5 15)  (533 223)  (533 223)  routing T_10_13.sp4_h_l_44 <X> T_10_13.sp4_v_t_44


LogicTile_11_13

 (0 2)  (582 210)  (582 210)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (583 210)  (583 210)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (584 210)  (584 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (582 211)  (582 211)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (25 4)  (607 212)  (607 212)  routing T_11_13.bnr_op_2 <X> T_11_13.lc_trk_g1_2
 (22 5)  (604 213)  (604 213)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (607 213)  (607 213)  routing T_11_13.bnr_op_2 <X> T_11_13.lc_trk_g1_2
 (17 6)  (599 214)  (599 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (600 214)  (600 214)  routing T_11_13.wire_logic_cluster/lc_5/out <X> T_11_13.lc_trk_g1_5
 (27 10)  (609 218)  (609 218)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (610 218)  (610 218)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (611 218)  (611 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (613 218)  (613 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (614 218)  (614 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (616 218)  (616 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (619 218)  (619 218)  LC_5 Logic Functioning bit
 (39 10)  (621 218)  (621 218)  LC_5 Logic Functioning bit
 (41 10)  (623 218)  (623 218)  LC_5 Logic Functioning bit
 (43 10)  (625 218)  (625 218)  LC_5 Logic Functioning bit
 (45 10)  (627 218)  (627 218)  LC_5 Logic Functioning bit
 (26 11)  (608 219)  (608 219)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (609 219)  (609 219)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (611 219)  (611 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (612 219)  (612 219)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (37 11)  (619 219)  (619 219)  LC_5 Logic Functioning bit
 (39 11)  (621 219)  (621 219)  LC_5 Logic Functioning bit
 (40 11)  (622 219)  (622 219)  LC_5 Logic Functioning bit
 (42 11)  (624 219)  (624 219)  LC_5 Logic Functioning bit
 (45 11)  (627 219)  (627 219)  LC_5 Logic Functioning bit
 (21 12)  (603 220)  (603 220)  routing T_11_13.rgt_op_3 <X> T_11_13.lc_trk_g3_3
 (22 12)  (604 220)  (604 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (606 220)  (606 220)  routing T_11_13.rgt_op_3 <X> T_11_13.lc_trk_g3_3
 (1 14)  (583 222)  (583 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_12_13

 (17 0)  (653 208)  (653 208)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (654 208)  (654 208)  routing T_12_13.bnr_op_1 <X> T_12_13.lc_trk_g0_1
 (18 1)  (654 209)  (654 209)  routing T_12_13.bnr_op_1 <X> T_12_13.lc_trk_g0_1
 (0 2)  (636 210)  (636 210)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (637 210)  (637 210)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (638 210)  (638 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (653 210)  (653 210)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (0 3)  (636 211)  (636 211)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (22 3)  (658 211)  (658 211)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (660 211)  (660 211)  routing T_12_13.bot_op_6 <X> T_12_13.lc_trk_g0_6
 (21 4)  (657 212)  (657 212)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g1_3
 (22 4)  (658 212)  (658 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (22 5)  (658 213)  (658 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (660 213)  (660 213)  routing T_12_13.bot_op_2 <X> T_12_13.lc_trk_g1_2
 (15 6)  (651 214)  (651 214)  routing T_12_13.lft_op_5 <X> T_12_13.lc_trk_g1_5
 (17 6)  (653 214)  (653 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (654 214)  (654 214)  routing T_12_13.lft_op_5 <X> T_12_13.lc_trk_g1_5
 (28 6)  (664 214)  (664 214)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 214)  (665 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (666 214)  (666 214)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (667 214)  (667 214)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (668 214)  (668 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (671 214)  (671 214)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.input_2_3
 (41 6)  (677 214)  (677 214)  LC_3 Logic Functioning bit
 (45 6)  (681 214)  (681 214)  LC_3 Logic Functioning bit
 (29 7)  (665 215)  (665 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (666 215)  (666 215)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (667 215)  (667 215)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (668 215)  (668 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (1 8)  (637 216)  (637 216)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_0 glb2local_1
 (25 10)  (661 218)  (661 218)  routing T_12_13.rgt_op_6 <X> T_12_13.lc_trk_g2_6
 (27 10)  (663 218)  (663 218)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (665 218)  (665 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (667 218)  (667 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (668 218)  (668 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (670 218)  (670 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (673 218)  (673 218)  LC_5 Logic Functioning bit
 (39 10)  (675 218)  (675 218)  LC_5 Logic Functioning bit
 (41 10)  (677 218)  (677 218)  LC_5 Logic Functioning bit
 (43 10)  (679 218)  (679 218)  LC_5 Logic Functioning bit
 (52 10)  (688 218)  (688 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (658 219)  (658 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (660 219)  (660 219)  routing T_12_13.rgt_op_6 <X> T_12_13.lc_trk_g2_6
 (26 11)  (662 219)  (662 219)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (663 219)  (663 219)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (665 219)  (665 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (666 219)  (666 219)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (37 11)  (673 219)  (673 219)  LC_5 Logic Functioning bit
 (39 11)  (675 219)  (675 219)  LC_5 Logic Functioning bit
 (40 11)  (676 219)  (676 219)  LC_5 Logic Functioning bit
 (42 11)  (678 219)  (678 219)  LC_5 Logic Functioning bit


LogicTile_13_13

 (0 2)  (694 210)  (694 210)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (695 210)  (695 210)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (696 210)  (696 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 211)  (694 211)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (0 4)  (694 212)  (694 212)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 4)  (695 212)  (695 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (709 212)  (709 212)  routing T_13_13.bot_op_1 <X> T_13_13.lc_trk_g1_1
 (17 4)  (711 212)  (711 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (0 5)  (694 213)  (694 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 5)  (695 213)  (695 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (25 6)  (719 214)  (719 214)  routing T_13_13.wire_logic_cluster/lc_6/out <X> T_13_13.lc_trk_g1_6
 (22 7)  (716 215)  (716 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (22 12)  (716 220)  (716 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (721 220)  (721 220)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 220)  (723 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 220)  (724 220)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (725 220)  (725 220)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 220)  (726 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 220)  (727 220)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (728 220)  (728 220)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 220)  (730 220)  LC_6 Logic Functioning bit
 (38 12)  (732 220)  (732 220)  LC_6 Logic Functioning bit
 (45 12)  (739 220)  (739 220)  LC_6 Logic Functioning bit
 (21 13)  (715 221)  (715 221)  routing T_13_13.sp4_r_v_b_43 <X> T_13_13.lc_trk_g3_3
 (27 13)  (721 221)  (721 221)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 221)  (723 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 221)  (724 221)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (725 221)  (725 221)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (730 221)  (730 221)  LC_6 Logic Functioning bit
 (38 13)  (732 221)  (732 221)  LC_6 Logic Functioning bit
 (40 13)  (734 221)  (734 221)  LC_6 Logic Functioning bit
 (41 13)  (735 221)  (735 221)  LC_6 Logic Functioning bit
 (42 13)  (736 221)  (736 221)  LC_6 Logic Functioning bit
 (43 13)  (737 221)  (737 221)  LC_6 Logic Functioning bit
 (25 14)  (719 222)  (719 222)  routing T_13_13.bnl_op_6 <X> T_13_13.lc_trk_g3_6
 (22 15)  (716 223)  (716 223)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (719 223)  (719 223)  routing T_13_13.bnl_op_6 <X> T_13_13.lc_trk_g3_6


RAM_Tile_6_12

 (19 2)  (343 194)  (343 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2


LogicTile_7_12

 (31 0)  (397 192)  (397 192)  routing T_7_12.lc_trk_g1_4 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 192)  (398 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (400 192)  (400 192)  routing T_7_12.lc_trk_g1_4 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (402 192)  (402 192)  LC_0 Logic Functioning bit
 (37 0)  (403 192)  (403 192)  LC_0 Logic Functioning bit
 (38 0)  (404 192)  (404 192)  LC_0 Logic Functioning bit
 (39 0)  (405 192)  (405 192)  LC_0 Logic Functioning bit
 (45 0)  (411 192)  (411 192)  LC_0 Logic Functioning bit
 (36 1)  (402 193)  (402 193)  LC_0 Logic Functioning bit
 (37 1)  (403 193)  (403 193)  LC_0 Logic Functioning bit
 (38 1)  (404 193)  (404 193)  LC_0 Logic Functioning bit
 (39 1)  (405 193)  (405 193)  LC_0 Logic Functioning bit
 (0 2)  (366 194)  (366 194)  routing T_7_12.glb_netwk_7 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (1 2)  (367 194)  (367 194)  routing T_7_12.glb_netwk_7 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (2 2)  (368 194)  (368 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (398 194)  (398 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 194)  (399 194)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (400 194)  (400 194)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 194)  (402 194)  LC_1 Logic Functioning bit
 (37 2)  (403 194)  (403 194)  LC_1 Logic Functioning bit
 (38 2)  (404 194)  (404 194)  LC_1 Logic Functioning bit
 (39 2)  (405 194)  (405 194)  LC_1 Logic Functioning bit
 (45 2)  (411 194)  (411 194)  LC_1 Logic Functioning bit
 (52 2)  (418 194)  (418 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (366 195)  (366 195)  routing T_7_12.glb_netwk_7 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (31 3)  (397 195)  (397 195)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (402 195)  (402 195)  LC_1 Logic Functioning bit
 (37 3)  (403 195)  (403 195)  LC_1 Logic Functioning bit
 (38 3)  (404 195)  (404 195)  LC_1 Logic Functioning bit
 (39 3)  (405 195)  (405 195)  LC_1 Logic Functioning bit
 (17 7)  (383 199)  (383 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (14 8)  (380 200)  (380 200)  routing T_7_12.wire_logic_cluster/lc_0/out <X> T_7_12.lc_trk_g2_0
 (17 9)  (383 201)  (383 201)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 12)  (388 204)  (388 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (389 204)  (389 204)  routing T_7_12.sp12_v_b_19 <X> T_7_12.lc_trk_g3_3
 (21 13)  (387 205)  (387 205)  routing T_7_12.sp12_v_b_19 <X> T_7_12.lc_trk_g3_3
 (32 14)  (398 206)  (398 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 206)  (399 206)  routing T_7_12.lc_trk_g2_0 <X> T_7_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 206)  (402 206)  LC_7 Logic Functioning bit
 (37 14)  (403 206)  (403 206)  LC_7 Logic Functioning bit
 (38 14)  (404 206)  (404 206)  LC_7 Logic Functioning bit
 (39 14)  (405 206)  (405 206)  LC_7 Logic Functioning bit
 (45 14)  (411 206)  (411 206)  LC_7 Logic Functioning bit
 (36 15)  (402 207)  (402 207)  LC_7 Logic Functioning bit
 (37 15)  (403 207)  (403 207)  LC_7 Logic Functioning bit
 (38 15)  (404 207)  (404 207)  LC_7 Logic Functioning bit
 (39 15)  (405 207)  (405 207)  LC_7 Logic Functioning bit
 (48 15)  (414 207)  (414 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_12

 (0 2)  (636 194)  (636 194)  routing T_12_12.glb_netwk_7 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (637 194)  (637 194)  routing T_12_12.glb_netwk_7 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (638 194)  (638 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 195)  (636 195)  routing T_12_12.glb_netwk_7 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (26 4)  (662 196)  (662 196)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (664 196)  (664 196)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 196)  (665 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (667 196)  (667 196)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (668 196)  (668 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 196)  (669 196)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (670 196)  (670 196)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (672 196)  (672 196)  LC_2 Logic Functioning bit
 (38 4)  (674 196)  (674 196)  LC_2 Logic Functioning bit
 (45 4)  (681 196)  (681 196)  LC_2 Logic Functioning bit
 (26 5)  (662 197)  (662 197)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (664 197)  (664 197)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (665 197)  (665 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (667 197)  (667 197)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (673 197)  (673 197)  LC_2 Logic Functioning bit
 (39 5)  (675 197)  (675 197)  LC_2 Logic Functioning bit
 (40 5)  (676 197)  (676 197)  LC_2 Logic Functioning bit
 (41 5)  (677 197)  (677 197)  LC_2 Logic Functioning bit
 (42 5)  (678 197)  (678 197)  LC_2 Logic Functioning bit
 (43 5)  (679 197)  (679 197)  LC_2 Logic Functioning bit
 (15 8)  (651 200)  (651 200)  routing T_12_12.rgt_op_1 <X> T_12_12.lc_trk_g2_1
 (17 8)  (653 200)  (653 200)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (654 200)  (654 200)  routing T_12_12.rgt_op_1 <X> T_12_12.lc_trk_g2_1
 (22 11)  (658 203)  (658 203)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (660 203)  (660 203)  routing T_12_12.tnr_op_6 <X> T_12_12.lc_trk_g2_6
 (32 12)  (668 204)  (668 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (669 204)  (669 204)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (672 204)  (672 204)  LC_6 Logic Functioning bit
 (37 12)  (673 204)  (673 204)  LC_6 Logic Functioning bit
 (38 12)  (674 204)  (674 204)  LC_6 Logic Functioning bit
 (39 12)  (675 204)  (675 204)  LC_6 Logic Functioning bit
 (45 12)  (681 204)  (681 204)  LC_6 Logic Functioning bit
 (36 13)  (672 205)  (672 205)  LC_6 Logic Functioning bit
 (37 13)  (673 205)  (673 205)  LC_6 Logic Functioning bit
 (38 13)  (674 205)  (674 205)  LC_6 Logic Functioning bit
 (39 13)  (675 205)  (675 205)  LC_6 Logic Functioning bit
 (1 14)  (637 206)  (637 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (25 14)  (661 206)  (661 206)  routing T_12_12.wire_logic_cluster/lc_6/out <X> T_12_12.lc_trk_g3_6
 (22 15)  (658 207)  (658 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_12

 (0 2)  (694 194)  (694 194)  routing T_13_12.glb_netwk_7 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (695 194)  (695 194)  routing T_13_12.glb_netwk_7 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (696 194)  (696 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (725 194)  (725 194)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 194)  (726 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (728 194)  (728 194)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 194)  (730 194)  LC_1 Logic Functioning bit
 (37 2)  (731 194)  (731 194)  LC_1 Logic Functioning bit
 (38 2)  (732 194)  (732 194)  LC_1 Logic Functioning bit
 (39 2)  (733 194)  (733 194)  LC_1 Logic Functioning bit
 (45 2)  (739 194)  (739 194)  LC_1 Logic Functioning bit
 (0 3)  (694 195)  (694 195)  routing T_13_12.glb_netwk_7 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (36 3)  (730 195)  (730 195)  LC_1 Logic Functioning bit
 (37 3)  (731 195)  (731 195)  LC_1 Logic Functioning bit
 (38 3)  (732 195)  (732 195)  LC_1 Logic Functioning bit
 (39 3)  (733 195)  (733 195)  LC_1 Logic Functioning bit
 (17 6)  (711 198)  (711 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (712 198)  (712 198)  routing T_13_12.wire_logic_cluster/lc_5/out <X> T_13_12.lc_trk_g1_5
 (36 10)  (730 202)  (730 202)  LC_5 Logic Functioning bit
 (38 10)  (732 202)  (732 202)  LC_5 Logic Functioning bit
 (41 10)  (735 202)  (735 202)  LC_5 Logic Functioning bit
 (43 10)  (737 202)  (737 202)  LC_5 Logic Functioning bit
 (45 10)  (739 202)  (739 202)  LC_5 Logic Functioning bit
 (26 11)  (720 203)  (720 203)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (721 203)  (721 203)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (722 203)  (722 203)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 203)  (723 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (731 203)  (731 203)  LC_5 Logic Functioning bit
 (39 11)  (733 203)  (733 203)  LC_5 Logic Functioning bit
 (40 11)  (734 203)  (734 203)  LC_5 Logic Functioning bit
 (42 11)  (736 203)  (736 203)  LC_5 Logic Functioning bit
 (22 13)  (716 205)  (716 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_8_11

 (8 11)  (428 187)  (428 187)  routing T_8_11.sp4_h_r_1 <X> T_8_11.sp4_v_t_42
 (9 11)  (429 187)  (429 187)  routing T_8_11.sp4_h_r_1 <X> T_8_11.sp4_v_t_42
 (10 11)  (430 187)  (430 187)  routing T_8_11.sp4_h_r_1 <X> T_8_11.sp4_v_t_42


LogicTile_9_11

 (3 4)  (477 180)  (477 180)  routing T_9_11.sp12_v_b_0 <X> T_9_11.sp12_h_r_0
 (3 5)  (477 181)  (477 181)  routing T_9_11.sp12_v_b_0 <X> T_9_11.sp12_h_r_0
 (19 13)  (493 189)  (493 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


IpCon_Tile_0_9

 (36 0)  (36 144)  (36 144)  LC_0 Logic Functioning bit
 (37 0)  (37 144)  (37 144)  LC_0 Logic Functioning bit
 (42 0)  (42 144)  (42 144)  LC_0 Logic Functioning bit
 (43 0)  (43 144)  (43 144)  LC_0 Logic Functioning bit
 (50 0)  (50 144)  (50 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 145)  (36 145)  LC_0 Logic Functioning bit
 (37 1)  (37 145)  (37 145)  LC_0 Logic Functioning bit
 (42 1)  (42 145)  (42 145)  LC_0 Logic Functioning bit
 (43 1)  (43 145)  (43 145)  LC_0 Logic Functioning bit
 (36 2)  (36 146)  (36 146)  LC_1 Logic Functioning bit
 (37 2)  (37 146)  (37 146)  LC_1 Logic Functioning bit
 (42 2)  (42 146)  (42 146)  LC_1 Logic Functioning bit
 (43 2)  (43 146)  (43 146)  LC_1 Logic Functioning bit
 (50 2)  (50 146)  (50 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 147)  (36 147)  LC_1 Logic Functioning bit
 (37 3)  (37 147)  (37 147)  LC_1 Logic Functioning bit
 (42 3)  (42 147)  (42 147)  LC_1 Logic Functioning bit
 (43 3)  (43 147)  (43 147)  LC_1 Logic Functioning bit
 (36 4)  (36 148)  (36 148)  LC_2 Logic Functioning bit
 (37 4)  (37 148)  (37 148)  LC_2 Logic Functioning bit
 (42 4)  (42 148)  (42 148)  LC_2 Logic Functioning bit
 (43 4)  (43 148)  (43 148)  LC_2 Logic Functioning bit
 (50 4)  (50 148)  (50 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 149)  (36 149)  LC_2 Logic Functioning bit
 (37 5)  (37 149)  (37 149)  LC_2 Logic Functioning bit
 (42 5)  (42 149)  (42 149)  LC_2 Logic Functioning bit
 (43 5)  (43 149)  (43 149)  LC_2 Logic Functioning bit
 (36 6)  (36 150)  (36 150)  LC_3 Logic Functioning bit
 (37 6)  (37 150)  (37 150)  LC_3 Logic Functioning bit
 (42 6)  (42 150)  (42 150)  LC_3 Logic Functioning bit
 (43 6)  (43 150)  (43 150)  LC_3 Logic Functioning bit
 (50 6)  (50 150)  (50 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 151)  (36 151)  LC_3 Logic Functioning bit
 (37 7)  (37 151)  (37 151)  LC_3 Logic Functioning bit
 (42 7)  (42 151)  (42 151)  LC_3 Logic Functioning bit
 (43 7)  (43 151)  (43 151)  LC_3 Logic Functioning bit
 (36 8)  (36 152)  (36 152)  LC_4 Logic Functioning bit
 (37 8)  (37 152)  (37 152)  LC_4 Logic Functioning bit
 (42 8)  (42 152)  (42 152)  LC_4 Logic Functioning bit
 (43 8)  (43 152)  (43 152)  LC_4 Logic Functioning bit
 (50 8)  (50 152)  (50 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 153)  (36 153)  LC_4 Logic Functioning bit
 (37 9)  (37 153)  (37 153)  LC_4 Logic Functioning bit
 (42 9)  (42 153)  (42 153)  LC_4 Logic Functioning bit
 (43 9)  (43 153)  (43 153)  LC_4 Logic Functioning bit
 (36 10)  (36 154)  (36 154)  LC_5 Logic Functioning bit
 (37 10)  (37 154)  (37 154)  LC_5 Logic Functioning bit
 (42 10)  (42 154)  (42 154)  LC_5 Logic Functioning bit
 (43 10)  (43 154)  (43 154)  LC_5 Logic Functioning bit
 (50 10)  (50 154)  (50 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 155)  (36 155)  LC_5 Logic Functioning bit
 (37 11)  (37 155)  (37 155)  LC_5 Logic Functioning bit
 (42 11)  (42 155)  (42 155)  LC_5 Logic Functioning bit
 (43 11)  (43 155)  (43 155)  LC_5 Logic Functioning bit
 (36 12)  (36 156)  (36 156)  LC_6 Logic Functioning bit
 (37 12)  (37 156)  (37 156)  LC_6 Logic Functioning bit
 (42 12)  (42 156)  (42 156)  LC_6 Logic Functioning bit
 (43 12)  (43 156)  (43 156)  LC_6 Logic Functioning bit
 (50 12)  (50 156)  (50 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 157)  (36 157)  LC_6 Logic Functioning bit
 (37 13)  (37 157)  (37 157)  LC_6 Logic Functioning bit
 (42 13)  (42 157)  (42 157)  LC_6 Logic Functioning bit
 (43 13)  (43 157)  (43 157)  LC_6 Logic Functioning bit
 (36 14)  (36 158)  (36 158)  LC_7 Logic Functioning bit
 (37 14)  (37 158)  (37 158)  LC_7 Logic Functioning bit
 (42 14)  (42 158)  (42 158)  LC_7 Logic Functioning bit
 (43 14)  (43 158)  (43 158)  LC_7 Logic Functioning bit
 (50 14)  (50 158)  (50 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 159)  (36 159)  LC_7 Logic Functioning bit
 (37 15)  (37 159)  (37 159)  LC_7 Logic Functioning bit
 (42 15)  (42 159)  (42 159)  LC_7 Logic Functioning bit
 (43 15)  (43 159)  (43 159)  LC_7 Logic Functioning bit


LogicTile_7_9

 (3 6)  (369 150)  (369 150)  routing T_7_9.sp12_v_b_0 <X> T_7_9.sp12_v_t_23


LogicTile_14_9

 (8 11)  (756 155)  (756 155)  routing T_14_9.sp4_h_r_1 <X> T_14_9.sp4_v_t_42
 (9 11)  (757 155)  (757 155)  routing T_14_9.sp4_h_r_1 <X> T_14_9.sp4_v_t_42
 (10 11)  (758 155)  (758 155)  routing T_14_9.sp4_h_r_1 <X> T_14_9.sp4_v_t_42


LogicTile_15_9

 (3 4)  (805 148)  (805 148)  routing T_15_9.sp12_v_b_0 <X> T_15_9.sp12_h_r_0
 (3 5)  (805 149)  (805 149)  routing T_15_9.sp12_v_b_0 <X> T_15_9.sp12_h_r_0
 (19 13)  (821 157)  (821 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


IpCon_Tile_25_9

 (36 0)  (1366 144)  (1366 144)  LC_0 Logic Functioning bit
 (37 0)  (1367 144)  (1367 144)  LC_0 Logic Functioning bit
 (42 0)  (1372 144)  (1372 144)  LC_0 Logic Functioning bit
 (43 0)  (1373 144)  (1373 144)  LC_0 Logic Functioning bit
 (50 0)  (1380 144)  (1380 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 145)  (1366 145)  LC_0 Logic Functioning bit
 (37 1)  (1367 145)  (1367 145)  LC_0 Logic Functioning bit
 (42 1)  (1372 145)  (1372 145)  LC_0 Logic Functioning bit
 (43 1)  (1373 145)  (1373 145)  LC_0 Logic Functioning bit
 (36 2)  (1366 146)  (1366 146)  LC_1 Logic Functioning bit
 (37 2)  (1367 146)  (1367 146)  LC_1 Logic Functioning bit
 (42 2)  (1372 146)  (1372 146)  LC_1 Logic Functioning bit
 (43 2)  (1373 146)  (1373 146)  LC_1 Logic Functioning bit
 (50 2)  (1380 146)  (1380 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 147)  (1366 147)  LC_1 Logic Functioning bit
 (37 3)  (1367 147)  (1367 147)  LC_1 Logic Functioning bit
 (42 3)  (1372 147)  (1372 147)  LC_1 Logic Functioning bit
 (43 3)  (1373 147)  (1373 147)  LC_1 Logic Functioning bit
 (36 4)  (1366 148)  (1366 148)  LC_2 Logic Functioning bit
 (37 4)  (1367 148)  (1367 148)  LC_2 Logic Functioning bit
 (42 4)  (1372 148)  (1372 148)  LC_2 Logic Functioning bit
 (43 4)  (1373 148)  (1373 148)  LC_2 Logic Functioning bit
 (50 4)  (1380 148)  (1380 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 149)  (1366 149)  LC_2 Logic Functioning bit
 (37 5)  (1367 149)  (1367 149)  LC_2 Logic Functioning bit
 (42 5)  (1372 149)  (1372 149)  LC_2 Logic Functioning bit
 (43 5)  (1373 149)  (1373 149)  LC_2 Logic Functioning bit
 (36 6)  (1366 150)  (1366 150)  LC_3 Logic Functioning bit
 (37 6)  (1367 150)  (1367 150)  LC_3 Logic Functioning bit
 (42 6)  (1372 150)  (1372 150)  LC_3 Logic Functioning bit
 (43 6)  (1373 150)  (1373 150)  LC_3 Logic Functioning bit
 (50 6)  (1380 150)  (1380 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 151)  (1366 151)  LC_3 Logic Functioning bit
 (37 7)  (1367 151)  (1367 151)  LC_3 Logic Functioning bit
 (42 7)  (1372 151)  (1372 151)  LC_3 Logic Functioning bit
 (43 7)  (1373 151)  (1373 151)  LC_3 Logic Functioning bit
 (36 8)  (1366 152)  (1366 152)  LC_4 Logic Functioning bit
 (37 8)  (1367 152)  (1367 152)  LC_4 Logic Functioning bit
 (42 8)  (1372 152)  (1372 152)  LC_4 Logic Functioning bit
 (43 8)  (1373 152)  (1373 152)  LC_4 Logic Functioning bit
 (50 8)  (1380 152)  (1380 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 153)  (1366 153)  LC_4 Logic Functioning bit
 (37 9)  (1367 153)  (1367 153)  LC_4 Logic Functioning bit
 (42 9)  (1372 153)  (1372 153)  LC_4 Logic Functioning bit
 (43 9)  (1373 153)  (1373 153)  LC_4 Logic Functioning bit
 (36 10)  (1366 154)  (1366 154)  LC_5 Logic Functioning bit
 (37 10)  (1367 154)  (1367 154)  LC_5 Logic Functioning bit
 (42 10)  (1372 154)  (1372 154)  LC_5 Logic Functioning bit
 (43 10)  (1373 154)  (1373 154)  LC_5 Logic Functioning bit
 (50 10)  (1380 154)  (1380 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 155)  (1366 155)  LC_5 Logic Functioning bit
 (37 11)  (1367 155)  (1367 155)  LC_5 Logic Functioning bit
 (42 11)  (1372 155)  (1372 155)  LC_5 Logic Functioning bit
 (43 11)  (1373 155)  (1373 155)  LC_5 Logic Functioning bit
 (36 12)  (1366 156)  (1366 156)  LC_6 Logic Functioning bit
 (37 12)  (1367 156)  (1367 156)  LC_6 Logic Functioning bit
 (42 12)  (1372 156)  (1372 156)  LC_6 Logic Functioning bit
 (43 12)  (1373 156)  (1373 156)  LC_6 Logic Functioning bit
 (50 12)  (1380 156)  (1380 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 157)  (1366 157)  LC_6 Logic Functioning bit
 (37 13)  (1367 157)  (1367 157)  LC_6 Logic Functioning bit
 (42 13)  (1372 157)  (1372 157)  LC_6 Logic Functioning bit
 (43 13)  (1373 157)  (1373 157)  LC_6 Logic Functioning bit
 (36 14)  (1366 158)  (1366 158)  LC_7 Logic Functioning bit
 (37 14)  (1367 158)  (1367 158)  LC_7 Logic Functioning bit
 (42 14)  (1372 158)  (1372 158)  LC_7 Logic Functioning bit
 (43 14)  (1373 158)  (1373 158)  LC_7 Logic Functioning bit
 (50 14)  (1380 158)  (1380 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 159)  (1366 159)  LC_7 Logic Functioning bit
 (37 15)  (1367 159)  (1367 159)  LC_7 Logic Functioning bit
 (42 15)  (1372 159)  (1372 159)  LC_7 Logic Functioning bit
 (43 15)  (1373 159)  (1373 159)  LC_7 Logic Functioning bit


LogicTile_8_8

 (9 7)  (429 135)  (429 135)  routing T_8_8.sp4_v_b_8 <X> T_8_8.sp4_v_t_41
 (10 7)  (430 135)  (430 135)  routing T_8_8.sp4_v_b_8 <X> T_8_8.sp4_v_t_41


LogicTile_12_6

 (3 8)  (639 104)  (639 104)  routing T_12_6.sp12_v_t_22 <X> T_12_6.sp12_v_b_1


DSP_Tile_0_5



LogicTile_1_5



LogicTile_2_5



LogicTile_3_5



LogicTile_4_5



LogicTile_5_5



RAM_Tile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



LogicTile_10_5



LogicTile_11_5



LogicTile_12_5



LogicTile_13_5



LogicTile_14_5



LogicTile_15_5



LogicTile_16_5



LogicTile_17_5

 (3 6)  (913 86)  (913 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_18_5



RAM_Tile_19_5



LogicTile_20_5



LogicTile_21_5



LogicTile_22_5



LogicTile_23_5



LogicTile_24_5



DSP_Tile_25_5



IpCon_Tile_0_4

 (36 0)  (36 64)  (36 64)  LC_0 Logic Functioning bit
 (37 0)  (37 64)  (37 64)  LC_0 Logic Functioning bit
 (42 0)  (42 64)  (42 64)  LC_0 Logic Functioning bit
 (43 0)  (43 64)  (43 64)  LC_0 Logic Functioning bit
 (50 0)  (50 64)  (50 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 65)  (36 65)  LC_0 Logic Functioning bit
 (37 1)  (37 65)  (37 65)  LC_0 Logic Functioning bit
 (42 1)  (42 65)  (42 65)  LC_0 Logic Functioning bit
 (43 1)  (43 65)  (43 65)  LC_0 Logic Functioning bit
 (36 2)  (36 66)  (36 66)  LC_1 Logic Functioning bit
 (37 2)  (37 66)  (37 66)  LC_1 Logic Functioning bit
 (42 2)  (42 66)  (42 66)  LC_1 Logic Functioning bit
 (43 2)  (43 66)  (43 66)  LC_1 Logic Functioning bit
 (50 2)  (50 66)  (50 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 67)  (36 67)  LC_1 Logic Functioning bit
 (37 3)  (37 67)  (37 67)  LC_1 Logic Functioning bit
 (42 3)  (42 67)  (42 67)  LC_1 Logic Functioning bit
 (43 3)  (43 67)  (43 67)  LC_1 Logic Functioning bit
 (36 4)  (36 68)  (36 68)  LC_2 Logic Functioning bit
 (37 4)  (37 68)  (37 68)  LC_2 Logic Functioning bit
 (42 4)  (42 68)  (42 68)  LC_2 Logic Functioning bit
 (43 4)  (43 68)  (43 68)  LC_2 Logic Functioning bit
 (50 4)  (50 68)  (50 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 69)  (36 69)  LC_2 Logic Functioning bit
 (37 5)  (37 69)  (37 69)  LC_2 Logic Functioning bit
 (42 5)  (42 69)  (42 69)  LC_2 Logic Functioning bit
 (43 5)  (43 69)  (43 69)  LC_2 Logic Functioning bit
 (36 6)  (36 70)  (36 70)  LC_3 Logic Functioning bit
 (37 6)  (37 70)  (37 70)  LC_3 Logic Functioning bit
 (42 6)  (42 70)  (42 70)  LC_3 Logic Functioning bit
 (43 6)  (43 70)  (43 70)  LC_3 Logic Functioning bit
 (50 6)  (50 70)  (50 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 71)  (36 71)  LC_3 Logic Functioning bit
 (37 7)  (37 71)  (37 71)  LC_3 Logic Functioning bit
 (42 7)  (42 71)  (42 71)  LC_3 Logic Functioning bit
 (43 7)  (43 71)  (43 71)  LC_3 Logic Functioning bit
 (36 8)  (36 72)  (36 72)  LC_4 Logic Functioning bit
 (37 8)  (37 72)  (37 72)  LC_4 Logic Functioning bit
 (42 8)  (42 72)  (42 72)  LC_4 Logic Functioning bit
 (43 8)  (43 72)  (43 72)  LC_4 Logic Functioning bit
 (50 8)  (50 72)  (50 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 73)  (36 73)  LC_4 Logic Functioning bit
 (37 9)  (37 73)  (37 73)  LC_4 Logic Functioning bit
 (42 9)  (42 73)  (42 73)  LC_4 Logic Functioning bit
 (43 9)  (43 73)  (43 73)  LC_4 Logic Functioning bit
 (36 10)  (36 74)  (36 74)  LC_5 Logic Functioning bit
 (37 10)  (37 74)  (37 74)  LC_5 Logic Functioning bit
 (42 10)  (42 74)  (42 74)  LC_5 Logic Functioning bit
 (43 10)  (43 74)  (43 74)  LC_5 Logic Functioning bit
 (50 10)  (50 74)  (50 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 75)  (36 75)  LC_5 Logic Functioning bit
 (37 11)  (37 75)  (37 75)  LC_5 Logic Functioning bit
 (42 11)  (42 75)  (42 75)  LC_5 Logic Functioning bit
 (43 11)  (43 75)  (43 75)  LC_5 Logic Functioning bit
 (36 12)  (36 76)  (36 76)  LC_6 Logic Functioning bit
 (37 12)  (37 76)  (37 76)  LC_6 Logic Functioning bit
 (42 12)  (42 76)  (42 76)  LC_6 Logic Functioning bit
 (43 12)  (43 76)  (43 76)  LC_6 Logic Functioning bit
 (50 12)  (50 76)  (50 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 77)  (36 77)  LC_6 Logic Functioning bit
 (37 13)  (37 77)  (37 77)  LC_6 Logic Functioning bit
 (42 13)  (42 77)  (42 77)  LC_6 Logic Functioning bit
 (43 13)  (43 77)  (43 77)  LC_6 Logic Functioning bit
 (36 14)  (36 78)  (36 78)  LC_7 Logic Functioning bit
 (37 14)  (37 78)  (37 78)  LC_7 Logic Functioning bit
 (42 14)  (42 78)  (42 78)  LC_7 Logic Functioning bit
 (43 14)  (43 78)  (43 78)  LC_7 Logic Functioning bit
 (50 14)  (50 78)  (50 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 79)  (36 79)  LC_7 Logic Functioning bit
 (37 15)  (37 79)  (37 79)  LC_7 Logic Functioning bit
 (42 15)  (42 79)  (42 79)  LC_7 Logic Functioning bit
 (43 15)  (43 79)  (43 79)  LC_7 Logic Functioning bit


LogicTile_1_4



LogicTile_2_4



LogicTile_3_4



LogicTile_4_4



LogicTile_5_4



RAM_Tile_6_4



LogicTile_7_4



LogicTile_8_4

 (11 10)  (431 74)  (431 74)  routing T_8_4.sp4_v_b_5 <X> T_8_4.sp4_v_t_45
 (12 11)  (432 75)  (432 75)  routing T_8_4.sp4_v_b_5 <X> T_8_4.sp4_v_t_45


LogicTile_9_4



LogicTile_10_4



LogicTile_11_4



LogicTile_12_4



LogicTile_13_4



LogicTile_14_4



LogicTile_15_4



LogicTile_16_4



LogicTile_17_4



LogicTile_18_4



RAM_Tile_19_4



LogicTile_20_4



LogicTile_21_4



LogicTile_22_4



LogicTile_23_4



LogicTile_24_4



IpCon_Tile_25_4

 (36 0)  (1366 64)  (1366 64)  LC_0 Logic Functioning bit
 (37 0)  (1367 64)  (1367 64)  LC_0 Logic Functioning bit
 (42 0)  (1372 64)  (1372 64)  LC_0 Logic Functioning bit
 (43 0)  (1373 64)  (1373 64)  LC_0 Logic Functioning bit
 (50 0)  (1380 64)  (1380 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 65)  (1366 65)  LC_0 Logic Functioning bit
 (37 1)  (1367 65)  (1367 65)  LC_0 Logic Functioning bit
 (42 1)  (1372 65)  (1372 65)  LC_0 Logic Functioning bit
 (43 1)  (1373 65)  (1373 65)  LC_0 Logic Functioning bit
 (36 2)  (1366 66)  (1366 66)  LC_1 Logic Functioning bit
 (37 2)  (1367 66)  (1367 66)  LC_1 Logic Functioning bit
 (42 2)  (1372 66)  (1372 66)  LC_1 Logic Functioning bit
 (43 2)  (1373 66)  (1373 66)  LC_1 Logic Functioning bit
 (50 2)  (1380 66)  (1380 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 67)  (1366 67)  LC_1 Logic Functioning bit
 (37 3)  (1367 67)  (1367 67)  LC_1 Logic Functioning bit
 (42 3)  (1372 67)  (1372 67)  LC_1 Logic Functioning bit
 (43 3)  (1373 67)  (1373 67)  LC_1 Logic Functioning bit
 (36 4)  (1366 68)  (1366 68)  LC_2 Logic Functioning bit
 (37 4)  (1367 68)  (1367 68)  LC_2 Logic Functioning bit
 (42 4)  (1372 68)  (1372 68)  LC_2 Logic Functioning bit
 (43 4)  (1373 68)  (1373 68)  LC_2 Logic Functioning bit
 (50 4)  (1380 68)  (1380 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 69)  (1366 69)  LC_2 Logic Functioning bit
 (37 5)  (1367 69)  (1367 69)  LC_2 Logic Functioning bit
 (42 5)  (1372 69)  (1372 69)  LC_2 Logic Functioning bit
 (43 5)  (1373 69)  (1373 69)  LC_2 Logic Functioning bit
 (36 6)  (1366 70)  (1366 70)  LC_3 Logic Functioning bit
 (37 6)  (1367 70)  (1367 70)  LC_3 Logic Functioning bit
 (42 6)  (1372 70)  (1372 70)  LC_3 Logic Functioning bit
 (43 6)  (1373 70)  (1373 70)  LC_3 Logic Functioning bit
 (50 6)  (1380 70)  (1380 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 71)  (1366 71)  LC_3 Logic Functioning bit
 (37 7)  (1367 71)  (1367 71)  LC_3 Logic Functioning bit
 (42 7)  (1372 71)  (1372 71)  LC_3 Logic Functioning bit
 (43 7)  (1373 71)  (1373 71)  LC_3 Logic Functioning bit
 (36 8)  (1366 72)  (1366 72)  LC_4 Logic Functioning bit
 (37 8)  (1367 72)  (1367 72)  LC_4 Logic Functioning bit
 (42 8)  (1372 72)  (1372 72)  LC_4 Logic Functioning bit
 (43 8)  (1373 72)  (1373 72)  LC_4 Logic Functioning bit
 (50 8)  (1380 72)  (1380 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 73)  (1366 73)  LC_4 Logic Functioning bit
 (37 9)  (1367 73)  (1367 73)  LC_4 Logic Functioning bit
 (42 9)  (1372 73)  (1372 73)  LC_4 Logic Functioning bit
 (43 9)  (1373 73)  (1373 73)  LC_4 Logic Functioning bit
 (36 10)  (1366 74)  (1366 74)  LC_5 Logic Functioning bit
 (37 10)  (1367 74)  (1367 74)  LC_5 Logic Functioning bit
 (42 10)  (1372 74)  (1372 74)  LC_5 Logic Functioning bit
 (43 10)  (1373 74)  (1373 74)  LC_5 Logic Functioning bit
 (50 10)  (1380 74)  (1380 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 75)  (1366 75)  LC_5 Logic Functioning bit
 (37 11)  (1367 75)  (1367 75)  LC_5 Logic Functioning bit
 (42 11)  (1372 75)  (1372 75)  LC_5 Logic Functioning bit
 (43 11)  (1373 75)  (1373 75)  LC_5 Logic Functioning bit
 (36 12)  (1366 76)  (1366 76)  LC_6 Logic Functioning bit
 (37 12)  (1367 76)  (1367 76)  LC_6 Logic Functioning bit
 (42 12)  (1372 76)  (1372 76)  LC_6 Logic Functioning bit
 (43 12)  (1373 76)  (1373 76)  LC_6 Logic Functioning bit
 (50 12)  (1380 76)  (1380 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 77)  (1366 77)  LC_6 Logic Functioning bit
 (37 13)  (1367 77)  (1367 77)  LC_6 Logic Functioning bit
 (42 13)  (1372 77)  (1372 77)  LC_6 Logic Functioning bit
 (43 13)  (1373 77)  (1373 77)  LC_6 Logic Functioning bit
 (36 14)  (1366 78)  (1366 78)  LC_7 Logic Functioning bit
 (37 14)  (1367 78)  (1367 78)  LC_7 Logic Functioning bit
 (42 14)  (1372 78)  (1372 78)  LC_7 Logic Functioning bit
 (43 14)  (1373 78)  (1373 78)  LC_7 Logic Functioning bit
 (50 14)  (1380 78)  (1380 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 79)  (1366 79)  LC_7 Logic Functioning bit
 (37 15)  (1367 79)  (1367 79)  LC_7 Logic Functioning bit
 (42 15)  (1372 79)  (1372 79)  LC_7 Logic Functioning bit
 (43 15)  (1373 79)  (1373 79)  LC_7 Logic Functioning bit


IpCon_Tile_0_3

 (36 0)  (36 48)  (36 48)  LC_0 Logic Functioning bit
 (37 0)  (37 48)  (37 48)  LC_0 Logic Functioning bit
 (42 0)  (42 48)  (42 48)  LC_0 Logic Functioning bit
 (43 0)  (43 48)  (43 48)  LC_0 Logic Functioning bit
 (50 0)  (50 48)  (50 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 49)  (36 49)  LC_0 Logic Functioning bit
 (37 1)  (37 49)  (37 49)  LC_0 Logic Functioning bit
 (42 1)  (42 49)  (42 49)  LC_0 Logic Functioning bit
 (43 1)  (43 49)  (43 49)  LC_0 Logic Functioning bit
 (36 2)  (36 50)  (36 50)  LC_1 Logic Functioning bit
 (37 2)  (37 50)  (37 50)  LC_1 Logic Functioning bit
 (42 2)  (42 50)  (42 50)  LC_1 Logic Functioning bit
 (43 2)  (43 50)  (43 50)  LC_1 Logic Functioning bit
 (50 2)  (50 50)  (50 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 51)  (36 51)  LC_1 Logic Functioning bit
 (37 3)  (37 51)  (37 51)  LC_1 Logic Functioning bit
 (42 3)  (42 51)  (42 51)  LC_1 Logic Functioning bit
 (43 3)  (43 51)  (43 51)  LC_1 Logic Functioning bit
 (36 4)  (36 52)  (36 52)  LC_2 Logic Functioning bit
 (37 4)  (37 52)  (37 52)  LC_2 Logic Functioning bit
 (42 4)  (42 52)  (42 52)  LC_2 Logic Functioning bit
 (43 4)  (43 52)  (43 52)  LC_2 Logic Functioning bit
 (50 4)  (50 52)  (50 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 53)  (36 53)  LC_2 Logic Functioning bit
 (37 5)  (37 53)  (37 53)  LC_2 Logic Functioning bit
 (42 5)  (42 53)  (42 53)  LC_2 Logic Functioning bit
 (43 5)  (43 53)  (43 53)  LC_2 Logic Functioning bit
 (36 6)  (36 54)  (36 54)  LC_3 Logic Functioning bit
 (37 6)  (37 54)  (37 54)  LC_3 Logic Functioning bit
 (42 6)  (42 54)  (42 54)  LC_3 Logic Functioning bit
 (43 6)  (43 54)  (43 54)  LC_3 Logic Functioning bit
 (50 6)  (50 54)  (50 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 55)  (36 55)  LC_3 Logic Functioning bit
 (37 7)  (37 55)  (37 55)  LC_3 Logic Functioning bit
 (42 7)  (42 55)  (42 55)  LC_3 Logic Functioning bit
 (43 7)  (43 55)  (43 55)  LC_3 Logic Functioning bit
 (36 8)  (36 56)  (36 56)  LC_4 Logic Functioning bit
 (37 8)  (37 56)  (37 56)  LC_4 Logic Functioning bit
 (42 8)  (42 56)  (42 56)  LC_4 Logic Functioning bit
 (43 8)  (43 56)  (43 56)  LC_4 Logic Functioning bit
 (50 8)  (50 56)  (50 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 57)  (36 57)  LC_4 Logic Functioning bit
 (37 9)  (37 57)  (37 57)  LC_4 Logic Functioning bit
 (42 9)  (42 57)  (42 57)  LC_4 Logic Functioning bit
 (43 9)  (43 57)  (43 57)  LC_4 Logic Functioning bit
 (36 10)  (36 58)  (36 58)  LC_5 Logic Functioning bit
 (37 10)  (37 58)  (37 58)  LC_5 Logic Functioning bit
 (42 10)  (42 58)  (42 58)  LC_5 Logic Functioning bit
 (43 10)  (43 58)  (43 58)  LC_5 Logic Functioning bit
 (50 10)  (50 58)  (50 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 59)  (36 59)  LC_5 Logic Functioning bit
 (37 11)  (37 59)  (37 59)  LC_5 Logic Functioning bit
 (42 11)  (42 59)  (42 59)  LC_5 Logic Functioning bit
 (43 11)  (43 59)  (43 59)  LC_5 Logic Functioning bit
 (36 12)  (36 60)  (36 60)  LC_6 Logic Functioning bit
 (37 12)  (37 60)  (37 60)  LC_6 Logic Functioning bit
 (42 12)  (42 60)  (42 60)  LC_6 Logic Functioning bit
 (43 12)  (43 60)  (43 60)  LC_6 Logic Functioning bit
 (50 12)  (50 60)  (50 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 61)  (36 61)  LC_6 Logic Functioning bit
 (37 13)  (37 61)  (37 61)  LC_6 Logic Functioning bit
 (42 13)  (42 61)  (42 61)  LC_6 Logic Functioning bit
 (43 13)  (43 61)  (43 61)  LC_6 Logic Functioning bit
 (36 14)  (36 62)  (36 62)  LC_7 Logic Functioning bit
 (37 14)  (37 62)  (37 62)  LC_7 Logic Functioning bit
 (42 14)  (42 62)  (42 62)  LC_7 Logic Functioning bit
 (43 14)  (43 62)  (43 62)  LC_7 Logic Functioning bit
 (50 14)  (50 62)  (50 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 63)  (36 63)  LC_7 Logic Functioning bit
 (37 15)  (37 63)  (37 63)  LC_7 Logic Functioning bit
 (42 15)  (42 63)  (42 63)  LC_7 Logic Functioning bit
 (43 15)  (43 63)  (43 63)  LC_7 Logic Functioning bit


RAM_Tile_6_3

 (3 6)  (327 54)  (327 54)  routing T_6_3.sp12_h_r_0 <X> T_6_3.sp12_v_t_23
 (3 7)  (327 55)  (327 55)  routing T_6_3.sp12_h_r_0 <X> T_6_3.sp12_v_t_23


LogicTile_18_3

 (3 3)  (967 51)  (967 51)  routing T_18_3.sp12_v_b_0 <X> T_18_3.sp12_h_l_23


IpCon_Tile_25_3

 (36 0)  (1366 48)  (1366 48)  LC_0 Logic Functioning bit
 (37 0)  (1367 48)  (1367 48)  LC_0 Logic Functioning bit
 (42 0)  (1372 48)  (1372 48)  LC_0 Logic Functioning bit
 (43 0)  (1373 48)  (1373 48)  LC_0 Logic Functioning bit
 (50 0)  (1380 48)  (1380 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 49)  (1366 49)  LC_0 Logic Functioning bit
 (37 1)  (1367 49)  (1367 49)  LC_0 Logic Functioning bit
 (42 1)  (1372 49)  (1372 49)  LC_0 Logic Functioning bit
 (43 1)  (1373 49)  (1373 49)  LC_0 Logic Functioning bit
 (36 2)  (1366 50)  (1366 50)  LC_1 Logic Functioning bit
 (37 2)  (1367 50)  (1367 50)  LC_1 Logic Functioning bit
 (42 2)  (1372 50)  (1372 50)  LC_1 Logic Functioning bit
 (43 2)  (1373 50)  (1373 50)  LC_1 Logic Functioning bit
 (50 2)  (1380 50)  (1380 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 51)  (1366 51)  LC_1 Logic Functioning bit
 (37 3)  (1367 51)  (1367 51)  LC_1 Logic Functioning bit
 (42 3)  (1372 51)  (1372 51)  LC_1 Logic Functioning bit
 (43 3)  (1373 51)  (1373 51)  LC_1 Logic Functioning bit
 (36 4)  (1366 52)  (1366 52)  LC_2 Logic Functioning bit
 (37 4)  (1367 52)  (1367 52)  LC_2 Logic Functioning bit
 (42 4)  (1372 52)  (1372 52)  LC_2 Logic Functioning bit
 (43 4)  (1373 52)  (1373 52)  LC_2 Logic Functioning bit
 (50 4)  (1380 52)  (1380 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 53)  (1366 53)  LC_2 Logic Functioning bit
 (37 5)  (1367 53)  (1367 53)  LC_2 Logic Functioning bit
 (42 5)  (1372 53)  (1372 53)  LC_2 Logic Functioning bit
 (43 5)  (1373 53)  (1373 53)  LC_2 Logic Functioning bit
 (36 6)  (1366 54)  (1366 54)  LC_3 Logic Functioning bit
 (37 6)  (1367 54)  (1367 54)  LC_3 Logic Functioning bit
 (42 6)  (1372 54)  (1372 54)  LC_3 Logic Functioning bit
 (43 6)  (1373 54)  (1373 54)  LC_3 Logic Functioning bit
 (50 6)  (1380 54)  (1380 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 55)  (1366 55)  LC_3 Logic Functioning bit
 (37 7)  (1367 55)  (1367 55)  LC_3 Logic Functioning bit
 (42 7)  (1372 55)  (1372 55)  LC_3 Logic Functioning bit
 (43 7)  (1373 55)  (1373 55)  LC_3 Logic Functioning bit
 (36 8)  (1366 56)  (1366 56)  LC_4 Logic Functioning bit
 (37 8)  (1367 56)  (1367 56)  LC_4 Logic Functioning bit
 (42 8)  (1372 56)  (1372 56)  LC_4 Logic Functioning bit
 (43 8)  (1373 56)  (1373 56)  LC_4 Logic Functioning bit
 (50 8)  (1380 56)  (1380 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 57)  (1366 57)  LC_4 Logic Functioning bit
 (37 9)  (1367 57)  (1367 57)  LC_4 Logic Functioning bit
 (42 9)  (1372 57)  (1372 57)  LC_4 Logic Functioning bit
 (43 9)  (1373 57)  (1373 57)  LC_4 Logic Functioning bit
 (36 10)  (1366 58)  (1366 58)  LC_5 Logic Functioning bit
 (37 10)  (1367 58)  (1367 58)  LC_5 Logic Functioning bit
 (42 10)  (1372 58)  (1372 58)  LC_5 Logic Functioning bit
 (43 10)  (1373 58)  (1373 58)  LC_5 Logic Functioning bit
 (50 10)  (1380 58)  (1380 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 59)  (1366 59)  LC_5 Logic Functioning bit
 (37 11)  (1367 59)  (1367 59)  LC_5 Logic Functioning bit
 (42 11)  (1372 59)  (1372 59)  LC_5 Logic Functioning bit
 (43 11)  (1373 59)  (1373 59)  LC_5 Logic Functioning bit
 (36 12)  (1366 60)  (1366 60)  LC_6 Logic Functioning bit
 (37 12)  (1367 60)  (1367 60)  LC_6 Logic Functioning bit
 (42 12)  (1372 60)  (1372 60)  LC_6 Logic Functioning bit
 (43 12)  (1373 60)  (1373 60)  LC_6 Logic Functioning bit
 (50 12)  (1380 60)  (1380 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 61)  (1366 61)  LC_6 Logic Functioning bit
 (37 13)  (1367 61)  (1367 61)  LC_6 Logic Functioning bit
 (42 13)  (1372 61)  (1372 61)  LC_6 Logic Functioning bit
 (43 13)  (1373 61)  (1373 61)  LC_6 Logic Functioning bit
 (36 14)  (1366 62)  (1366 62)  LC_7 Logic Functioning bit
 (37 14)  (1367 62)  (1367 62)  LC_7 Logic Functioning bit
 (42 14)  (1372 62)  (1372 62)  LC_7 Logic Functioning bit
 (43 14)  (1373 62)  (1373 62)  LC_7 Logic Functioning bit
 (50 14)  (1380 62)  (1380 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 63)  (1366 63)  LC_7 Logic Functioning bit
 (37 15)  (1367 63)  (1367 63)  LC_7 Logic Functioning bit
 (42 15)  (1372 63)  (1372 63)  LC_7 Logic Functioning bit
 (43 15)  (1373 63)  (1373 63)  LC_7 Logic Functioning bit


IpCon_Tile_0_2

 (36 0)  (36 32)  (36 32)  LC_0 Logic Functioning bit
 (37 0)  (37 32)  (37 32)  LC_0 Logic Functioning bit
 (42 0)  (42 32)  (42 32)  LC_0 Logic Functioning bit
 (43 0)  (43 32)  (43 32)  LC_0 Logic Functioning bit
 (50 0)  (50 32)  (50 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 33)  (36 33)  LC_0 Logic Functioning bit
 (37 1)  (37 33)  (37 33)  LC_0 Logic Functioning bit
 (42 1)  (42 33)  (42 33)  LC_0 Logic Functioning bit
 (43 1)  (43 33)  (43 33)  LC_0 Logic Functioning bit
 (36 2)  (36 34)  (36 34)  LC_1 Logic Functioning bit
 (37 2)  (37 34)  (37 34)  LC_1 Logic Functioning bit
 (42 2)  (42 34)  (42 34)  LC_1 Logic Functioning bit
 (43 2)  (43 34)  (43 34)  LC_1 Logic Functioning bit
 (50 2)  (50 34)  (50 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 35)  (36 35)  LC_1 Logic Functioning bit
 (37 3)  (37 35)  (37 35)  LC_1 Logic Functioning bit
 (42 3)  (42 35)  (42 35)  LC_1 Logic Functioning bit
 (43 3)  (43 35)  (43 35)  LC_1 Logic Functioning bit
 (36 4)  (36 36)  (36 36)  LC_2 Logic Functioning bit
 (37 4)  (37 36)  (37 36)  LC_2 Logic Functioning bit
 (42 4)  (42 36)  (42 36)  LC_2 Logic Functioning bit
 (43 4)  (43 36)  (43 36)  LC_2 Logic Functioning bit
 (50 4)  (50 36)  (50 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 37)  (36 37)  LC_2 Logic Functioning bit
 (37 5)  (37 37)  (37 37)  LC_2 Logic Functioning bit
 (42 5)  (42 37)  (42 37)  LC_2 Logic Functioning bit
 (43 5)  (43 37)  (43 37)  LC_2 Logic Functioning bit
 (36 6)  (36 38)  (36 38)  LC_3 Logic Functioning bit
 (37 6)  (37 38)  (37 38)  LC_3 Logic Functioning bit
 (42 6)  (42 38)  (42 38)  LC_3 Logic Functioning bit
 (43 6)  (43 38)  (43 38)  LC_3 Logic Functioning bit
 (50 6)  (50 38)  (50 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 39)  (36 39)  LC_3 Logic Functioning bit
 (37 7)  (37 39)  (37 39)  LC_3 Logic Functioning bit
 (42 7)  (42 39)  (42 39)  LC_3 Logic Functioning bit
 (43 7)  (43 39)  (43 39)  LC_3 Logic Functioning bit
 (36 8)  (36 40)  (36 40)  LC_4 Logic Functioning bit
 (37 8)  (37 40)  (37 40)  LC_4 Logic Functioning bit
 (42 8)  (42 40)  (42 40)  LC_4 Logic Functioning bit
 (43 8)  (43 40)  (43 40)  LC_4 Logic Functioning bit
 (50 8)  (50 40)  (50 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 41)  (36 41)  LC_4 Logic Functioning bit
 (37 9)  (37 41)  (37 41)  LC_4 Logic Functioning bit
 (42 9)  (42 41)  (42 41)  LC_4 Logic Functioning bit
 (43 9)  (43 41)  (43 41)  LC_4 Logic Functioning bit
 (36 10)  (36 42)  (36 42)  LC_5 Logic Functioning bit
 (37 10)  (37 42)  (37 42)  LC_5 Logic Functioning bit
 (42 10)  (42 42)  (42 42)  LC_5 Logic Functioning bit
 (43 10)  (43 42)  (43 42)  LC_5 Logic Functioning bit
 (50 10)  (50 42)  (50 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 43)  (36 43)  LC_5 Logic Functioning bit
 (37 11)  (37 43)  (37 43)  LC_5 Logic Functioning bit
 (42 11)  (42 43)  (42 43)  LC_5 Logic Functioning bit
 (43 11)  (43 43)  (43 43)  LC_5 Logic Functioning bit
 (36 12)  (36 44)  (36 44)  LC_6 Logic Functioning bit
 (37 12)  (37 44)  (37 44)  LC_6 Logic Functioning bit
 (42 12)  (42 44)  (42 44)  LC_6 Logic Functioning bit
 (43 12)  (43 44)  (43 44)  LC_6 Logic Functioning bit
 (50 12)  (50 44)  (50 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 45)  (36 45)  LC_6 Logic Functioning bit
 (37 13)  (37 45)  (37 45)  LC_6 Logic Functioning bit
 (42 13)  (42 45)  (42 45)  LC_6 Logic Functioning bit
 (43 13)  (43 45)  (43 45)  LC_6 Logic Functioning bit
 (36 14)  (36 46)  (36 46)  LC_7 Logic Functioning bit
 (37 14)  (37 46)  (37 46)  LC_7 Logic Functioning bit
 (42 14)  (42 46)  (42 46)  LC_7 Logic Functioning bit
 (43 14)  (43 46)  (43 46)  LC_7 Logic Functioning bit
 (50 14)  (50 46)  (50 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 47)  (36 47)  LC_7 Logic Functioning bit
 (37 15)  (37 47)  (37 47)  LC_7 Logic Functioning bit
 (42 15)  (42 47)  (42 47)  LC_7 Logic Functioning bit
 (43 15)  (43 47)  (43 47)  LC_7 Logic Functioning bit


IpCon_Tile_25_2

 (36 0)  (1366 32)  (1366 32)  LC_0 Logic Functioning bit
 (37 0)  (1367 32)  (1367 32)  LC_0 Logic Functioning bit
 (42 0)  (1372 32)  (1372 32)  LC_0 Logic Functioning bit
 (43 0)  (1373 32)  (1373 32)  LC_0 Logic Functioning bit
 (50 0)  (1380 32)  (1380 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 33)  (1366 33)  LC_0 Logic Functioning bit
 (37 1)  (1367 33)  (1367 33)  LC_0 Logic Functioning bit
 (42 1)  (1372 33)  (1372 33)  LC_0 Logic Functioning bit
 (43 1)  (1373 33)  (1373 33)  LC_0 Logic Functioning bit
 (36 2)  (1366 34)  (1366 34)  LC_1 Logic Functioning bit
 (37 2)  (1367 34)  (1367 34)  LC_1 Logic Functioning bit
 (42 2)  (1372 34)  (1372 34)  LC_1 Logic Functioning bit
 (43 2)  (1373 34)  (1373 34)  LC_1 Logic Functioning bit
 (50 2)  (1380 34)  (1380 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 35)  (1366 35)  LC_1 Logic Functioning bit
 (37 3)  (1367 35)  (1367 35)  LC_1 Logic Functioning bit
 (42 3)  (1372 35)  (1372 35)  LC_1 Logic Functioning bit
 (43 3)  (1373 35)  (1373 35)  LC_1 Logic Functioning bit
 (36 4)  (1366 36)  (1366 36)  LC_2 Logic Functioning bit
 (37 4)  (1367 36)  (1367 36)  LC_2 Logic Functioning bit
 (42 4)  (1372 36)  (1372 36)  LC_2 Logic Functioning bit
 (43 4)  (1373 36)  (1373 36)  LC_2 Logic Functioning bit
 (50 4)  (1380 36)  (1380 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 37)  (1366 37)  LC_2 Logic Functioning bit
 (37 5)  (1367 37)  (1367 37)  LC_2 Logic Functioning bit
 (42 5)  (1372 37)  (1372 37)  LC_2 Logic Functioning bit
 (43 5)  (1373 37)  (1373 37)  LC_2 Logic Functioning bit
 (36 6)  (1366 38)  (1366 38)  LC_3 Logic Functioning bit
 (37 6)  (1367 38)  (1367 38)  LC_3 Logic Functioning bit
 (42 6)  (1372 38)  (1372 38)  LC_3 Logic Functioning bit
 (43 6)  (1373 38)  (1373 38)  LC_3 Logic Functioning bit
 (50 6)  (1380 38)  (1380 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 39)  (1366 39)  LC_3 Logic Functioning bit
 (37 7)  (1367 39)  (1367 39)  LC_3 Logic Functioning bit
 (42 7)  (1372 39)  (1372 39)  LC_3 Logic Functioning bit
 (43 7)  (1373 39)  (1373 39)  LC_3 Logic Functioning bit
 (36 8)  (1366 40)  (1366 40)  LC_4 Logic Functioning bit
 (37 8)  (1367 40)  (1367 40)  LC_4 Logic Functioning bit
 (42 8)  (1372 40)  (1372 40)  LC_4 Logic Functioning bit
 (43 8)  (1373 40)  (1373 40)  LC_4 Logic Functioning bit
 (50 8)  (1380 40)  (1380 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 41)  (1366 41)  LC_4 Logic Functioning bit
 (37 9)  (1367 41)  (1367 41)  LC_4 Logic Functioning bit
 (42 9)  (1372 41)  (1372 41)  LC_4 Logic Functioning bit
 (43 9)  (1373 41)  (1373 41)  LC_4 Logic Functioning bit
 (36 10)  (1366 42)  (1366 42)  LC_5 Logic Functioning bit
 (37 10)  (1367 42)  (1367 42)  LC_5 Logic Functioning bit
 (42 10)  (1372 42)  (1372 42)  LC_5 Logic Functioning bit
 (43 10)  (1373 42)  (1373 42)  LC_5 Logic Functioning bit
 (50 10)  (1380 42)  (1380 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 43)  (1366 43)  LC_5 Logic Functioning bit
 (37 11)  (1367 43)  (1367 43)  LC_5 Logic Functioning bit
 (42 11)  (1372 43)  (1372 43)  LC_5 Logic Functioning bit
 (43 11)  (1373 43)  (1373 43)  LC_5 Logic Functioning bit
 (36 12)  (1366 44)  (1366 44)  LC_6 Logic Functioning bit
 (37 12)  (1367 44)  (1367 44)  LC_6 Logic Functioning bit
 (42 12)  (1372 44)  (1372 44)  LC_6 Logic Functioning bit
 (43 12)  (1373 44)  (1373 44)  LC_6 Logic Functioning bit
 (50 12)  (1380 44)  (1380 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 45)  (1366 45)  LC_6 Logic Functioning bit
 (37 13)  (1367 45)  (1367 45)  LC_6 Logic Functioning bit
 (42 13)  (1372 45)  (1372 45)  LC_6 Logic Functioning bit
 (43 13)  (1373 45)  (1373 45)  LC_6 Logic Functioning bit
 (36 14)  (1366 46)  (1366 46)  LC_7 Logic Functioning bit
 (37 14)  (1367 46)  (1367 46)  LC_7 Logic Functioning bit
 (42 14)  (1372 46)  (1372 46)  LC_7 Logic Functioning bit
 (43 14)  (1373 46)  (1373 46)  LC_7 Logic Functioning bit
 (50 14)  (1380 46)  (1380 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 47)  (1366 47)  LC_7 Logic Functioning bit
 (37 15)  (1367 47)  (1367 47)  LC_7 Logic Functioning bit
 (42 15)  (1372 47)  (1372 47)  LC_7 Logic Functioning bit
 (43 15)  (1373 47)  (1373 47)  LC_7 Logic Functioning bit


IpCon_Tile_0_1

 (36 0)  (36 16)  (36 16)  LC_0 Logic Functioning bit
 (37 0)  (37 16)  (37 16)  LC_0 Logic Functioning bit
 (42 0)  (42 16)  (42 16)  LC_0 Logic Functioning bit
 (43 0)  (43 16)  (43 16)  LC_0 Logic Functioning bit
 (50 0)  (50 16)  (50 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 17)  (36 17)  LC_0 Logic Functioning bit
 (37 1)  (37 17)  (37 17)  LC_0 Logic Functioning bit
 (42 1)  (42 17)  (42 17)  LC_0 Logic Functioning bit
 (43 1)  (43 17)  (43 17)  LC_0 Logic Functioning bit
 (36 2)  (36 18)  (36 18)  LC_1 Logic Functioning bit
 (37 2)  (37 18)  (37 18)  LC_1 Logic Functioning bit
 (42 2)  (42 18)  (42 18)  LC_1 Logic Functioning bit
 (43 2)  (43 18)  (43 18)  LC_1 Logic Functioning bit
 (50 2)  (50 18)  (50 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 19)  (36 19)  LC_1 Logic Functioning bit
 (37 3)  (37 19)  (37 19)  LC_1 Logic Functioning bit
 (42 3)  (42 19)  (42 19)  LC_1 Logic Functioning bit
 (43 3)  (43 19)  (43 19)  LC_1 Logic Functioning bit
 (36 4)  (36 20)  (36 20)  LC_2 Logic Functioning bit
 (37 4)  (37 20)  (37 20)  LC_2 Logic Functioning bit
 (42 4)  (42 20)  (42 20)  LC_2 Logic Functioning bit
 (43 4)  (43 20)  (43 20)  LC_2 Logic Functioning bit
 (50 4)  (50 20)  (50 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 21)  (36 21)  LC_2 Logic Functioning bit
 (37 5)  (37 21)  (37 21)  LC_2 Logic Functioning bit
 (42 5)  (42 21)  (42 21)  LC_2 Logic Functioning bit
 (43 5)  (43 21)  (43 21)  LC_2 Logic Functioning bit
 (36 6)  (36 22)  (36 22)  LC_3 Logic Functioning bit
 (37 6)  (37 22)  (37 22)  LC_3 Logic Functioning bit
 (42 6)  (42 22)  (42 22)  LC_3 Logic Functioning bit
 (43 6)  (43 22)  (43 22)  LC_3 Logic Functioning bit
 (50 6)  (50 22)  (50 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 23)  (36 23)  LC_3 Logic Functioning bit
 (37 7)  (37 23)  (37 23)  LC_3 Logic Functioning bit
 (42 7)  (42 23)  (42 23)  LC_3 Logic Functioning bit
 (43 7)  (43 23)  (43 23)  LC_3 Logic Functioning bit
 (36 8)  (36 24)  (36 24)  LC_4 Logic Functioning bit
 (37 8)  (37 24)  (37 24)  LC_4 Logic Functioning bit
 (42 8)  (42 24)  (42 24)  LC_4 Logic Functioning bit
 (43 8)  (43 24)  (43 24)  LC_4 Logic Functioning bit
 (50 8)  (50 24)  (50 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 25)  (36 25)  LC_4 Logic Functioning bit
 (37 9)  (37 25)  (37 25)  LC_4 Logic Functioning bit
 (42 9)  (42 25)  (42 25)  LC_4 Logic Functioning bit
 (43 9)  (43 25)  (43 25)  LC_4 Logic Functioning bit
 (36 10)  (36 26)  (36 26)  LC_5 Logic Functioning bit
 (37 10)  (37 26)  (37 26)  LC_5 Logic Functioning bit
 (42 10)  (42 26)  (42 26)  LC_5 Logic Functioning bit
 (43 10)  (43 26)  (43 26)  LC_5 Logic Functioning bit
 (50 10)  (50 26)  (50 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 27)  (36 27)  LC_5 Logic Functioning bit
 (37 11)  (37 27)  (37 27)  LC_5 Logic Functioning bit
 (42 11)  (42 27)  (42 27)  LC_5 Logic Functioning bit
 (43 11)  (43 27)  (43 27)  LC_5 Logic Functioning bit
 (36 12)  (36 28)  (36 28)  LC_6 Logic Functioning bit
 (37 12)  (37 28)  (37 28)  LC_6 Logic Functioning bit
 (42 12)  (42 28)  (42 28)  LC_6 Logic Functioning bit
 (43 12)  (43 28)  (43 28)  LC_6 Logic Functioning bit
 (50 12)  (50 28)  (50 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 29)  (36 29)  LC_6 Logic Functioning bit
 (37 13)  (37 29)  (37 29)  LC_6 Logic Functioning bit
 (42 13)  (42 29)  (42 29)  LC_6 Logic Functioning bit
 (43 13)  (43 29)  (43 29)  LC_6 Logic Functioning bit
 (36 14)  (36 30)  (36 30)  LC_7 Logic Functioning bit
 (37 14)  (37 30)  (37 30)  LC_7 Logic Functioning bit
 (42 14)  (42 30)  (42 30)  LC_7 Logic Functioning bit
 (43 14)  (43 30)  (43 30)  LC_7 Logic Functioning bit
 (50 14)  (50 30)  (50 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 31)  (36 31)  LC_7 Logic Functioning bit
 (37 15)  (37 31)  (37 31)  LC_7 Logic Functioning bit
 (42 15)  (42 31)  (42 31)  LC_7 Logic Functioning bit
 (43 15)  (43 31)  (43 31)  LC_7 Logic Functioning bit


LogicTile_5_1

 (3 6)  (273 22)  (273 22)  routing T_5_1.sp12_v_b_0 <X> T_5_1.sp12_v_t_23


IpCon_Tile_25_1

 (36 0)  (1366 16)  (1366 16)  LC_0 Logic Functioning bit
 (37 0)  (1367 16)  (1367 16)  LC_0 Logic Functioning bit
 (42 0)  (1372 16)  (1372 16)  LC_0 Logic Functioning bit
 (43 0)  (1373 16)  (1373 16)  LC_0 Logic Functioning bit
 (50 0)  (1380 16)  (1380 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 17)  (1366 17)  LC_0 Logic Functioning bit
 (37 1)  (1367 17)  (1367 17)  LC_0 Logic Functioning bit
 (42 1)  (1372 17)  (1372 17)  LC_0 Logic Functioning bit
 (43 1)  (1373 17)  (1373 17)  LC_0 Logic Functioning bit
 (36 2)  (1366 18)  (1366 18)  LC_1 Logic Functioning bit
 (37 2)  (1367 18)  (1367 18)  LC_1 Logic Functioning bit
 (42 2)  (1372 18)  (1372 18)  LC_1 Logic Functioning bit
 (43 2)  (1373 18)  (1373 18)  LC_1 Logic Functioning bit
 (50 2)  (1380 18)  (1380 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 19)  (1366 19)  LC_1 Logic Functioning bit
 (37 3)  (1367 19)  (1367 19)  LC_1 Logic Functioning bit
 (42 3)  (1372 19)  (1372 19)  LC_1 Logic Functioning bit
 (43 3)  (1373 19)  (1373 19)  LC_1 Logic Functioning bit
 (36 4)  (1366 20)  (1366 20)  LC_2 Logic Functioning bit
 (37 4)  (1367 20)  (1367 20)  LC_2 Logic Functioning bit
 (42 4)  (1372 20)  (1372 20)  LC_2 Logic Functioning bit
 (43 4)  (1373 20)  (1373 20)  LC_2 Logic Functioning bit
 (50 4)  (1380 20)  (1380 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 21)  (1366 21)  LC_2 Logic Functioning bit
 (37 5)  (1367 21)  (1367 21)  LC_2 Logic Functioning bit
 (42 5)  (1372 21)  (1372 21)  LC_2 Logic Functioning bit
 (43 5)  (1373 21)  (1373 21)  LC_2 Logic Functioning bit
 (36 6)  (1366 22)  (1366 22)  LC_3 Logic Functioning bit
 (37 6)  (1367 22)  (1367 22)  LC_3 Logic Functioning bit
 (42 6)  (1372 22)  (1372 22)  LC_3 Logic Functioning bit
 (43 6)  (1373 22)  (1373 22)  LC_3 Logic Functioning bit
 (50 6)  (1380 22)  (1380 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 23)  (1366 23)  LC_3 Logic Functioning bit
 (37 7)  (1367 23)  (1367 23)  LC_3 Logic Functioning bit
 (42 7)  (1372 23)  (1372 23)  LC_3 Logic Functioning bit
 (43 7)  (1373 23)  (1373 23)  LC_3 Logic Functioning bit
 (36 8)  (1366 24)  (1366 24)  LC_4 Logic Functioning bit
 (37 8)  (1367 24)  (1367 24)  LC_4 Logic Functioning bit
 (42 8)  (1372 24)  (1372 24)  LC_4 Logic Functioning bit
 (43 8)  (1373 24)  (1373 24)  LC_4 Logic Functioning bit
 (50 8)  (1380 24)  (1380 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 25)  (1366 25)  LC_4 Logic Functioning bit
 (37 9)  (1367 25)  (1367 25)  LC_4 Logic Functioning bit
 (42 9)  (1372 25)  (1372 25)  LC_4 Logic Functioning bit
 (43 9)  (1373 25)  (1373 25)  LC_4 Logic Functioning bit
 (36 10)  (1366 26)  (1366 26)  LC_5 Logic Functioning bit
 (37 10)  (1367 26)  (1367 26)  LC_5 Logic Functioning bit
 (42 10)  (1372 26)  (1372 26)  LC_5 Logic Functioning bit
 (43 10)  (1373 26)  (1373 26)  LC_5 Logic Functioning bit
 (50 10)  (1380 26)  (1380 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 27)  (1366 27)  LC_5 Logic Functioning bit
 (37 11)  (1367 27)  (1367 27)  LC_5 Logic Functioning bit
 (42 11)  (1372 27)  (1372 27)  LC_5 Logic Functioning bit
 (43 11)  (1373 27)  (1373 27)  LC_5 Logic Functioning bit
 (36 12)  (1366 28)  (1366 28)  LC_6 Logic Functioning bit
 (37 12)  (1367 28)  (1367 28)  LC_6 Logic Functioning bit
 (42 12)  (1372 28)  (1372 28)  LC_6 Logic Functioning bit
 (43 12)  (1373 28)  (1373 28)  LC_6 Logic Functioning bit
 (50 12)  (1380 28)  (1380 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 29)  (1366 29)  LC_6 Logic Functioning bit
 (37 13)  (1367 29)  (1367 29)  LC_6 Logic Functioning bit
 (42 13)  (1372 29)  (1372 29)  LC_6 Logic Functioning bit
 (43 13)  (1373 29)  (1373 29)  LC_6 Logic Functioning bit
 (36 14)  (1366 30)  (1366 30)  LC_7 Logic Functioning bit
 (37 14)  (1367 30)  (1367 30)  LC_7 Logic Functioning bit
 (42 14)  (1372 30)  (1372 30)  LC_7 Logic Functioning bit
 (43 14)  (1373 30)  (1373 30)  LC_7 Logic Functioning bit
 (50 14)  (1380 30)  (1380 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 31)  (1366 31)  LC_7 Logic Functioning bit
 (37 15)  (1367 31)  (1367 31)  LC_7 Logic Functioning bit
 (42 15)  (1372 31)  (1372 31)  LC_7 Logic Functioning bit
 (43 15)  (1373 31)  (1373 31)  LC_7 Logic Functioning bit


GlobalNetwork_0_0

 (1 0)  (691 335)  (691 335)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 1)  (690 334)  (690 334)  routing T_0_0.padin_0 <X> T_0_0.glb_netwk_0
 (0 2)  (690 337)  (690 337)  routing T_0_0.padin_4 <X> T_0_0.glb_netwk_4


IO_Tile_1_0

 (15 14)  (91 0)  (91 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (90 1)  (90 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_2_0

 (15 14)  (145 0)  (145 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (144 1)  (144 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_3_0

 (15 14)  (199 0)  (199 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (198 1)  (198 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_4_0

 (15 14)  (253 0)  (253 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (252 1)  (252 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_5_0

 (3 1)  (297 14)  (297 14)  IO control bit: IODOWN_REN_0

 (17 1)  (275 14)  (275 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (275 13)  (275 13)  IOB_0 IO Functioning bit
 (3 6)  (297 8)  (297 8)  IO control bit: IODOWN_IE_0

 (15 6)  (307 8)  (307 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (307 0)  (307 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (306 1)  (306 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_6_0

 (15 14)  (361 0)  (361 0)  IO control bit: GIOLEFT1_extra_padeb_test_1

 (14 15)  (360 1)  (360 1)  IO control bit: GIOLEFT1_extra_padeb_test_0



IO_Tile_7_0

 (3 1)  (393 14)  (393 14)  IO control bit: IODOWN_REN_0

 (17 3)  (371 13)  (371 13)  IOB_0 IO Functioning bit
 (17 5)  (371 10)  (371 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (393 8)  (393 8)  IO control bit: IODOWN_IE_0

 (15 6)  (403 8)  (403 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (403 0)  (403 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (402 1)  (402 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_8_0

 (3 1)  (447 14)  (447 14)  IO control bit: IODOWN_REN_0

 (0 3)  (443 13)  (443 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (425 13)  (425 13)  IOB_0 IO Functioning bit
 (3 6)  (447 8)  (447 8)  IO control bit: IODOWN_IE_0

 (15 6)  (457 8)  (457 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (457 0)  (457 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (456 1)  (456 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_9_0

 (2 6)  (500 8)  (500 8)  IO control bit: IODOWN_REN_1

 (16 8)  (478 7)  (478 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (501 6)  (501 6)  IO control bit: IODOWN_IE_1

 (15 12)  (511 3)  (511 3)  IO control bit: IODOWN_cf_bit_39

 (17 13)  (479 2)  (479 2)  IOB_1 IO Functioning bit
 (15 14)  (511 0)  (511 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (510 1)  (510 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_10_0

 (15 14)  (565 0)  (565 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (564 1)  (564 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_11_0

 (15 14)  (619 0)  (619 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (618 1)  (618 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_12_0

 (14 4)  (672 11)  (672 11)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_gbuf/in
 (15 4)  (673 11)  (673 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (672 10)  (672 10)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_gbuf/in
 (6 11)  (654 5)  (654 5)  routing T_12_0.span12_vert_10 <X> T_12_0.lc_trk_g1_2
 (7 11)  (655 5)  (655 5)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (15 14)  (673 0)  (673 0)  IO control bit: GIODOWN1_extra_padeb_test_1

 (14 15)  (672 1)  (672 1)  IO control bit: GIODOWN1_extra_padeb_test_0



IO_Tile_13_0

 (15 14)  (731 0)  (731 0)  IO control bit: GIODOWN0_extra_padeb_test_1

 (14 15)  (730 1)  (730 1)  IO control bit: GIODOWN0_extra_padeb_test_0



IO_Tile_14_0

 (15 14)  (785 0)  (785 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (784 1)  (784 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_15_0

 (3 1)  (829 14)  (829 14)  IO control bit: IODOWN_REN_0

 (17 3)  (807 13)  (807 13)  IOB_0 IO Functioning bit
 (17 5)  (807 10)  (807 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (829 8)  (829 8)  IO control bit: IODOWN_IE_0

 (15 6)  (839 8)  (839 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (839 0)  (839 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (838 1)  (838 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_16_0

 (15 14)  (893 0)  (893 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (892 1)  (892 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_17_0

 (3 1)  (937 14)  (937 14)  IO control bit: IODOWN_REN_0

 (17 2)  (915 12)  (915 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (915 13)  (915 13)  IOB_0 IO Functioning bit
 (3 6)  (937 8)  (937 8)  IO control bit: IODOWN_IE_0

 (15 6)  (947 8)  (947 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (947 0)  (947 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (946 1)  (946 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_18_0

 (2 6)  (990 8)  (990 8)  IO control bit: IODOWN_REN_1

 (3 9)  (991 6)  (991 6)  IO control bit: IODOWN_IE_1

 (16 9)  (968 6)  (968 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (15 12)  (1001 3)  (1001 3)  IO control bit: IODOWN_cf_bit_39

 (17 13)  (969 2)  (969 2)  IOB_1 IO Functioning bit
 (15 14)  (1001 0)  (1001 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1000 1)  (1000 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_19_0

 (2 6)  (1044 8)  (1044 8)  IO control bit: GIORIGHT1_REN_1

 (3 9)  (1045 6)  (1045 6)  IO control bit: GIORIGHT1_IE_1

 (15 12)  (1055 3)  (1055 3)  IO control bit: GIORIGHT1_cf_bit_39

 (17 13)  (1023 2)  (1023 2)  IOB_1 IO Functioning bit
 (15 14)  (1055 0)  (1055 0)  IO control bit: GIORIGHT1_extra_padeb_test_1

 (14 15)  (1054 1)  (1054 1)  IO control bit: GIORIGHT1_extra_padeb_test_0



IO_Tile_20_0

 (15 14)  (1097 0)  (1097 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1096 1)  (1096 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_21_0

 (15 14)  (1151 0)  (1151 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1150 1)  (1150 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_22_0

 (2 6)  (1194 8)  (1194 8)  IO control bit: BIODOWN_REN_1

 (16 10)  (1172 4)  (1172 4)  IOB_1 IO Functioning bit
 (15 12)  (1205 3)  (1205 3)  IO control bit: BIODOWN_cf_bit_39

 (17 13)  (1173 2)  (1173 2)  IOB_1 IO Functioning bit
 (16 14)  (1172 0)  (1172 0)  IOB_1 IO Functioning bit
 (14 15)  (1204 1)  (1204 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_23_0

 (15 14)  (1259 0)  (1259 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1258 1)  (1258 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_24_0

 (15 14)  (1313 0)  (1313 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1312 1)  (1312 1)  IO control bit: BIODOWN_extra_padeb_test_0


