// Seed: 4147353937
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    output id_3,
    input id_4
);
  logic id_5;
  always @(id_0) id_3 = id_5;
  logic id_6 = id_6;
  logic id_7;
  logic id_8;
  type_0 id_9 (
      id_4,
      id_8 == 1
  );
  always @(posedge 1 or posedge {1{1}}) id_5 = id_8;
endmodule
