vsim -gui work.sp
# vsim -gui work.sp 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sp(archit)
# Loading work.pc_my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.mux2x1(archit)
# Loading work.mux4x1(archit)
# Loading work.regi(archh)
# ** Warning: (vsim-8683) Uninitialized out port /sp/f0/cout has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /sp/f1/cout has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
add wave -position insertpoint  \
sim:/sp/clk
add wave -position insertpoint  \
sim:/sp/rst
add wave -position insertpoint  \
sim:/sp/enable
add wave -position insertpoint  \
sim:/sp/signal_14
add wave -position insertpoint  \
sim:/sp/OUTP
add wave -position insertpoint  \
sim:/sp/signal_15
add wave -position insertpoint  \
sim:/sp/signal_2
force -freeze sim:/sp/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/sp/rst 1 0
force -freeze sim:/sp/enable 1 0
force -freeze sim:/sp/signal_15 0 0
force -freeze sim:/sp/signal_2 0 0
run
force -freeze sim:/sp/rst 0 0
force -freeze sim:/sp/signal_15 1 0
force -freeze sim:/sp/signal_14 1 0
run
force -freeze sim:/sp/signal_14 0 0
run
run
run
force -freeze sim:/sp/signal_14 1 0
run
run
run
run
force -freeze sim:/sp/signal_15 0 0
force -freeze sim:/sp/signal_2 1 0
run
run
run
run
force -freeze sim:/sp/signal_14 0 0
run
run
run
run
run
run
run
run
run
run
run
run