
---------- Begin Simulation Statistics ----------
final_tick                                84072734500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 249259                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686776                       # Number of bytes of host memory used
host_op_rate                                   249748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   401.19                       # Real time elapsed on the host
host_tick_rate                              209558510                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084073                       # Number of seconds simulated
sim_ticks                                 84072734500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693646                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095377                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101816                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727568                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477647                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.681455                       # CPI: cycles per instruction
system.cpu.discardedOps                        190590                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609967                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402174                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001324                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35592635                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.594723                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168145469                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132552834                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       209991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        436931                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       550821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          752                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1104264                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            760                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84072734500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              81897                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140333                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69648                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145053                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145052                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         81897                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       663880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 663880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23506048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23506048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            226950                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  226950    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              226950                       # Request fanout histogram
system.membus.respLayer1.occupancy         1226173500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1044944000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84072734500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            309735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       608202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          153221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243709                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       309041                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1656203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1657708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        51904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     65319616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               65371520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          210721                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8981312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           764166                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001101                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033470                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 763333     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    825      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             764166                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1020118000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         829126996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1041000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84072734500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               326456                       # number of demand (read+write) hits
system.l2.demand_hits::total                   326491                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  35                       # number of overall hits
system.l2.overall_hits::.cpu.data              326456                       # number of overall hits
system.l2.overall_hits::total                  326491                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             226295                       # number of demand (read+write) misses
system.l2.demand_misses::total                 226954                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            226295                       # number of overall misses
system.l2.overall_misses::total                226954                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51775500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19377532500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19429308000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51775500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19377532500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19429308000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           552751                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               553445                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          552751                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              553445                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.949568                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.409398                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.410075                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.949568                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.409398                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.410075                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78566.767830                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85629.521200                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85609.013280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78566.767830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85629.521200                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85609.013280                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140333                       # number of writebacks
system.l2.writebacks::total                    140333                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        226291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            226950                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       226291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           226950                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45185500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17114388500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17159574000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45185500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17114388500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17159574000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.949568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.409390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.410068                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.949568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.409390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.410068                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68566.767830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75630.000751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75609.491077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68566.767830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75630.000751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75609.491077                       # average overall mshr miss latency
system.l2.replacements                         210721                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       467869                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           467869                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       467869                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       467869                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          111                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              111                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          111                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             98657                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 98657                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145053                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145053                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12780733500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12780733500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.595187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.595187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88110.783645                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88110.783645                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11330213500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11330213500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.595187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.595187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78110.852585                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78110.852585                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51775500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51775500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.949568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.949568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78566.767830                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78566.767830                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45185500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45185500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.949568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.949568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68566.767830                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68566.767830                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        227799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            227799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6596799000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6596799000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       309041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        309041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.262884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.262884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81199.367322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81199.367322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5784175000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5784175000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.262871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.262871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71200.361900                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71200.361900                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84072734500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16028.666248                       # Cycle average of tags in use
system.l2.tags.total_refs                     1104168                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    227105                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.861927                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.122190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        48.199569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15957.344489                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978312                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11270                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2249                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9060649                       # Number of tag accesses
system.l2.tags.data_accesses                  9060649                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84072734500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14482624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14524800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8981312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8981312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          226291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              226950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       140333                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             140333                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            501661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         172263030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             172764691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       501661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           501661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      106827880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106827880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      106827880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           501661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        172263030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            279592571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    140333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    226131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008328128500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              603724                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132101                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      226950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140333                       # Number of write requests accepted
system.mem_ctrls.readBursts                    226950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140333                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    160                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8856                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3546317000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1133950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7798629500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15637.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34387.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144211                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84478                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                226950                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140333                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  163047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       138392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.757327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.662406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.783648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        96354     69.62%     69.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19070     13.78%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3514      2.54%     85.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1624      1.17%     87.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9395      6.79%     93.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          979      0.71%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          494      0.36%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          481      0.35%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6481      4.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       138392                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.109623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.011341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.601126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8269     98.85%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           22      0.26%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           62      0.74%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.772744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.742623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.017951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5229     62.51%     62.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               59      0.71%     63.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2842     33.97%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              223      2.67%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8365                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14514560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8979456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14524800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8981312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       172.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    172.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84072703000                       # Total gap between requests
system.mem_ctrls.avgGap                     228904.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14472384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8979456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 501660.856528938049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 172141230.876699984074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106805803.967277884483                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       226291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       140333                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18192000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7780437500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2007663609000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27605.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34382.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14306425.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            490610820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            260739270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           804456660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          363014460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6636268080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23085322620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12843658560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44484070470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.114115                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33138002750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2807220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  48127511750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            497600880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            264458370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           814823940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          369372420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6636268080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23336393940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12632230080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44551147710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.911962                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  32592724000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2807220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  48672790500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84072734500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84072734500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662645                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662645                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662645                       # number of overall hits
system.cpu.icache.overall_hits::total         9662645                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53897500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53897500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53897500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53897500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663339                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663339                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663339                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663339                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77662.103746                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77662.103746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77662.103746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77662.103746                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          117                       # number of writebacks
system.cpu.icache.writebacks::total               117                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53203500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53203500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53203500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53203500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76662.103746                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76662.103746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76662.103746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76662.103746                       # average overall mshr miss latency
system.cpu.icache.replacements                    117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662645                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662645                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53897500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53897500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663339                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663339                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77662.103746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77662.103746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53203500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53203500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76662.103746                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76662.103746                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84072734500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           463.085676                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663339                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13924.119597                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   463.085676                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.452232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.452232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          577                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.563477                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327372                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327372                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84072734500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84072734500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84072734500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51465342                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51465342                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51465850                       # number of overall hits
system.cpu.dcache.overall_hits::total        51465850                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       603719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         603719                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       611630                       # number of overall misses
system.cpu.dcache.overall_misses::total        611630                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25192353500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25192353500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25192353500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25192353500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52069061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52069061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52077480                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52077480                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011595                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011595                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011745                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011745                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41728.608011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41728.608011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41188.878080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41188.878080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       193825                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3381                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.327714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       467869                       # number of writebacks
system.cpu.dcache.writebacks::total            467869                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58874                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58874                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58874                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58874                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       544845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       544845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       552751                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       552751                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23012141500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23012141500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23637227499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23637227499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010464                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010464                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42236.124953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42236.124953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42762.885095                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42762.885095                       # average overall mshr miss latency
system.cpu.dcache.replacements                 550702                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40817464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40817464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       301496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        301496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9142537000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9142537000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007332                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007332                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30323.908112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30323.908112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          361                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          361                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       301135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       301135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8828657500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8828657500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29317.938798                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29317.938798                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10647878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10647878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       302223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       302223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16049816500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16049816500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027600                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027600                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53105.873808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53105.873808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243710                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243710                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14183484000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14183484000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58198.202782                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58198.202782                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    625085999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    625085999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79064.760815                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79064.760815                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84072734500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2012.841295                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018676                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            552750                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.108867                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2012.841295                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104707862                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104707862                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84072734500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84072734500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
