{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644071147874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644071147878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 05 16:25:47 2022 " "Processing started: Sat Feb 05 16:25:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644071147878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071147878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071147878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644071148272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644071148272 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tsb.v(12) " "Verilog HDL warning at tsb.v(12): extended using \"x\" or \"z\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1644071156183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/tsb.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/tsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tsb " "Found entity 1: tsb" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../hdl/regFile/regFile.v" "" { Text "G:/VP/hdl/regFile/regFile.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 regGen " "Found entity 1: regGen" {  } { { "../hdl/regFile/reg.v" "" { Text "G:/VP/hdl/regFile/reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/dcd3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/dcd3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcd3x8 " "Found entity 1: dcd3x8" {  } { { "../hdl/regFile/dcd3x8.v" "" { Text "G:/VP/hdl/regFile/dcd3x8.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156188 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram.v(21) " "Verilog HDL information at ram.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/Mem/ram.v" "" { Text "G:/VP/hdl/Mem/ram.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644071156189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../hdl/Mem/ram.v" "" { Text "G:/VP/hdl/Mem/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/irom.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 irom " "Found entity 1: irom" {  } { { "../hdl/Mem/irom.v" "" { Text "G:/VP/hdl/Mem/irom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/ctr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/ctr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr_tb " "Found entity 1: ctr_tb" {  } { { "../hdl/Mem/ctr_tb.v" "" { Text "G:/VP/hdl/Mem/ctr_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr " "Found entity 1: ctr" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156193 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shReg.v(16) " "Verilog HDL information at shReg.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/ALU/shReg.v" "" { Text "G:/VP/hdl/ALU/shReg.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644071156194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/shreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/shreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shReg " "Found entity 1: shReg" {  } { { "../hdl/ALU/shReg.v" "" { Text "G:/VP/hdl/ALU/shReg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/fa.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../hdl/ALU/FA.v" "" { Text "G:/VP/hdl/ALU/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "../hdl/ALU/ALU_tb.v" "" { Text "G:/VP/hdl/ALU/ALU_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/topproc.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/topproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/jmpctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/jmpctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 jmpCtrl " "Found entity 1: jmpCtrl" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156202 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "NOT ../hdl/ALU/ALU.v 20 ctrlUnit.v(69) " "Verilog HDL macro warning at ctrlUnit.v(69): overriding existing definition for macro \"NOT\", which was defined in \"../hdl/ALU/ALU.v\", line 20" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 69 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071156203 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AND ../hdl/ALU/ALU.v 21 ctrlUnit.v(82) " "Verilog HDL macro warning at ctrlUnit.v(82): overriding existing definition for macro \"AND\", which was defined in \"../hdl/ALU/ALU.v\", line 21" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 82 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071156203 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OR ../hdl/ALU/ALU.v 22 ctrlUnit.v(83) " "Verilog HDL macro warning at ctrlUnit.v(83): overriding existing definition for macro \"OR\", which was defined in \"../hdl/ALU/ALU.v\", line 22" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 83 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071156203 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "XOR ../hdl/ALU/ALU.v 23 ctrlUnit.v(84) " "Verilog HDL macro warning at ctrlUnit.v(84): overriding existing definition for macro \"XOR\", which was defined in \"../hdl/ALU/ALU.v\", line 23" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 84 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071156203 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "XNOR ../hdl/ALU/ALU.v 24 ctrlUnit.v(85) " "Verilog HDL macro warning at ctrlUnit.v(85): overriding existing definition for macro \"XNOR\", which was defined in \"../hdl/ALU/ALU.v\", line 24" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 85 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071156203 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "NOR ../hdl/ALU/ALU.v 25 ctrlUnit.v(86) " "Verilog HDL macro warning at ctrlUnit.v(86): overriding existing definition for macro \"NOR\", which was defined in \"../hdl/ALU/ALU.v\", line 25" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 86 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071156203 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "NAND ../hdl/ALU/ALU.v 26 ctrlUnit.v(87) " "Verilog HDL macro warning at ctrlUnit.v(87): overriding existing definition for macro \"NAND\", which was defined in \"../hdl/ALU/ALU.v\", line 26" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 87 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071156203 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADD ../hdl/ALU/ALU.v 29 ctrlUnit.v(88) " "Verilog HDL macro warning at ctrlUnit.v(88): overriding existing definition for macro \"ADD\", which was defined in \"../hdl/ALU/ALU.v\", line 29" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 88 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071156203 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SUB ../hdl/ALU/ALU.v 30 ctrlUnit.v(89) " "Verilog HDL macro warning at ctrlUnit.v(89): overriding existing definition for macro \"SUB\", which was defined in \"../hdl/ALU/ALU.v\", line 30" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 89 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071156204 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MUL ../hdl/ALU/ALU.v 31 ctrlUnit.v(90) " "Verilog HDL macro warning at ctrlUnit.v(90): overriding existing definition for macro \"MUL\", which was defined in \"../hdl/ALU/ALU.v\", line 31" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 90 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071156204 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DIV ../hdl/ALU/ALU.v 32 ctrlUnit.v(91) " "Verilog HDL macro warning at ctrlUnit.v(91): overriding existing definition for macro \"DIV\", which was defined in \"../hdl/ALU/ALU.v\", line 32" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 91 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644071156204 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctrlUnit.v(134) " "Verilog HDL information at ctrlUnit.v(134): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 134 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644071156205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/ctrlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644071156205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071156205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hlt topProc.v(90) " "Verilog HDL Implicit Net warning at topProc.v(90): created implicit net for \"hlt\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071156205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "databus1 topProc.v(135) " "Verilog HDL Implicit Net warning at topProc.v(135): created implicit net for \"databus1\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071156205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644071156239 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "databus1 topProc.v(135) " "Verilog HDL or VHDL warning at topProc.v(135): object \"databus1\" assigned a value but never read" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644071156285 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memOut topProc.v(32) " "Verilog HDL warning at topProc.v(32): object memOut used but never assigned" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1644071156285 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 topProc.v(135) " "Verilog HDL assignment warning at topProc.v(135): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644071156285 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memOut 0 topProc.v(32) " "Net \"memOut\" at topProc.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644071156285 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr ctr:ProgCtr " "Elaborating entity \"ctr\" for hierarchy \"ctr:ProgCtr\"" {  } { { "../hdl/topProc.v" "ProgCtr" { Text "G:/VP/hdl/topProc.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071156286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 ctr.v(22) " "Verilog HDL assignment warning at ctr.v(22): truncated value with size 11 to match size of target (10)" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644071156287 "|top|ctr:ProgCtr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ctr.v(28) " "Verilog HDL assignment warning at ctr.v(28): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644071156287 "|top|ctr:ProgCtr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ctr.v(30) " "Verilog HDL assignment warning at ctr.v(30): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644071156287 "|top|ctr:ProgCtr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr ctr:stkCtr " "Elaborating entity \"ctr\" for hierarchy \"ctr:stkCtr\"" {  } { { "../hdl/topProc.v" "stkCtr" { Text "G:/VP/hdl/topProc.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071156287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 ctr.v(22) " "Verilog HDL assignment warning at ctr.v(22): truncated value with size 12 to match size of target (11)" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644071156288 "|top|ctr:stkCtr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ctr.v(28) " "Verilog HDL assignment warning at ctr.v(28): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644071156288 "|top|ctr:stkCtr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ctr.v(30) " "Verilog HDL assignment warning at ctr.v(30): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644071156288 "|top|ctr:stkCtr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irom irom:instRom " "Elaborating entity \"irom\" for hierarchy \"irom:instRom\"" {  } { { "../hdl/topProc.v" "instRom" { Text "G:/VP/hdl/topProc.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071156288 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom irom.v(9) " "Verilog HDL warning at irom.v(9): object rom used but never assigned" {  } { { "../hdl/Mem/irom.v" "" { Text "G:/VP/hdl/Mem/irom.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1644071156289 "|top|irom:instRom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:ctrl " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:ctrl\"" {  } { { "../hdl/topProc.v" "ctrl" { Text "G:/VP/hdl/topProc.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071156290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:regFile " "Elaborating entity \"regFile\" for hierarchy \"regFile:regFile\"" {  } { { "../hdl/topProc.v" "regFile" { Text "G:/VP/hdl/topProc.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071157188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcd3x8 regFile:regFile\|dcd3x8:wdcd " "Elaborating entity \"dcd3x8\" for hierarchy \"regFile:regFile\|dcd3x8:wdcd\"" {  } { { "../hdl/regFile/regFile.v" "wdcd" { Text "G:/VP/hdl/regFile/regFile.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071157191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tsb regFile:regFile\|tsb:axt1 " "Elaborating entity \"tsb\" for hierarchy \"regFile:regFile\|tsb:axt1\"" {  } { { "../hdl/regFile/regFile.v" "axt1" { Text "G:/VP/hdl/regFile/regFile.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071157193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regGen regFile:regFile\|regGen:AX " "Elaborating entity \"regGen\" for hierarchy \"regFile:regFile\|regGen:AX\"" {  } { { "../hdl/regFile/regFile.v" "AX" { Text "G:/VP/hdl/regFile/regFile.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071157200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "../hdl/topProc.v" "ALU" { Text "G:/VP/hdl/topProc.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071157203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ALU:ALU\|FA:uFA " "Elaborating entity \"FA\" for hierarchy \"ALU:ALU\|FA:uFA\"" {  } { { "../hdl/ALU/ALU.v" "uFA" { Text "G:/VP/hdl/ALU/ALU.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071157204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jmpCtrl jmpCtrl:jmpCtrl " "Elaborating entity \"jmpCtrl\" for hierarchy \"jmpCtrl:jmpCtrl\"" {  } { { "../hdl/topProc.v" "jmpCtrl" { Text "G:/VP/hdl/topProc.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071157206 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op jmpCtrl.v(30) " "Verilog HDL Always Construct warning at jmpCtrl.v(30): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071157288 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(32) " "Verilog HDL Always Construct warning at jmpCtrl.v(32): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071157288 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(39) " "Verilog HDL Always Construct warning at jmpCtrl.v(39): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071157288 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(46) " "Verilog HDL Always Construct warning at jmpCtrl.v(46): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071157288 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(52) " "Verilog HDL Always Construct warning at jmpCtrl.v(52): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071157288 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign jmpCtrl.v(59) " "Verilog HDL Always Construct warning at jmpCtrl.v(59): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071157288 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(59) " "Verilog HDL Always Construct warning at jmpCtrl.v(59): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071157289 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign jmpCtrl.v(66) " "Verilog HDL Always Construct warning at jmpCtrl.v(66): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071157289 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(66) " "Verilog HDL Always Construct warning at jmpCtrl.v(66): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071157289 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign jmpCtrl.v(73) " "Verilog HDL Always Construct warning at jmpCtrl.v(73): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071157289 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(73) " "Verilog HDL Always Construct warning at jmpCtrl.v(73): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071157289 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign jmpCtrl.v(79) " "Verilog HDL Always Construct warning at jmpCtrl.v(79): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071157289 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(79) " "Verilog HDL Always Construct warning at jmpCtrl.v(79): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644071157289 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jmp jmpCtrl.v(28) " "Verilog HDL Always Construct warning at jmpCtrl.v(28): inferring latch(es) for variable \"jmp\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1644071157289 "|top|jmpCtrl:jmpCtrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp jmpCtrl.v(93) " "Inferred latch for \"jmp\" at jmpCtrl.v(93)" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071157289 "|top|jmpCtrl:jmpCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "../hdl/topProc.v" "ram" { Text "G:/VP/hdl/topProc.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071157289 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[30\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[30\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[29\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[29\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[28\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[28\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[27\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[27\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[26\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[26\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[25\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[25\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[24\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[24\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[23\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[23\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[22\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[22\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[21\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[21\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[20\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[20\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[19\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[19\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[18\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[18\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[17\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[17\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[16\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[16\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[15\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[15\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[14\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[14\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[13\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[13\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[12\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[12\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[11\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[11\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[10\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[10\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[9\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[9\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[8\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[8\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[7\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[7\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[6\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[6\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[5\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[5\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[4\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[4\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[3\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[3\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[2\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[2\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[1\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[1\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFile:regFile\|databus1\[0\]\" " "Converted tri-state node \"regFile:regFile\|databus1\[0\]\" into a selector" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 101 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1644071165386 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1644071165386 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[0\] " "Inserted always-enabled tri-state buffer between \"port\[0\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071165621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[1\] " "Inserted always-enabled tri-state buffer between \"port\[1\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071165621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[2\] " "Inserted always-enabled tri-state buffer between \"port\[2\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071165621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[3\] " "Inserted always-enabled tri-state buffer between \"port\[3\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071165621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[4\] " "Inserted always-enabled tri-state buffer between \"port\[4\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071165621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[5\] " "Inserted always-enabled tri-state buffer between \"port\[5\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071165621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[6\] " "Inserted always-enabled tri-state buffer between \"port\[6\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071165621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port\[7\] " "Inserted always-enabled tri-state buffer between \"port\[7\]\" and its non-tri-state driver." {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1644071165621 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1644071165621 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "regFile:regFile\|tsb:bxt1\|q\[31\] signF " "Removed fan-out from the always-disabled I/O buffer \"regFile:regFile\|tsb:bxt1\|q\[31\]\" to the node \"signF\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1644071165622 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "regFile:regFile\|tsb:cxt1\|q\[31\] signF " "Removed fan-out from the always-disabled I/O buffer \"regFile:regFile\|tsb:cxt1\|q\[31\]\" to the node \"signF\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1644071165622 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "regFile:regFile\|tsb:dxt1\|q\[31\] signF " "Removed fan-out from the always-disabled I/O buffer \"regFile:regFile\|tsb:dxt1\|q\[31\]\" to the node \"signF\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1644071165622 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "regFile:regFile\|tsb:gxt1\|q\[31\] signF " "Removed fan-out from the always-disabled I/O buffer \"regFile:regFile\|tsb:gxt1\|q\[31\]\" to the node \"signF\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1644071165622 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "regFile:regFile\|tsb:ext1\|q\[31\] signF " "Removed fan-out from the always-disabled I/O buffer \"regFile:regFile\|tsb:ext1\|q\[31\]\" to the node \"signF\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1644071165622 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "regFile:regFile\|tsb:eyt1\|q\[31\] signF " "Removed fan-out from the always-disabled I/O buffer \"regFile:regFile\|tsb:eyt1\|q\[31\]\" to the node \"signF\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1644071165622 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "regFile:regFile\|tsb:ezt1\|q\[31\] signF " "Removed fan-out from the always-disabled I/O buffer \"regFile:regFile\|tsb:ezt1\|q\[31\]\" to the node \"signF\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1644071165622 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1644071165622 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regFile:regFile\|tsb:axt1\|q\[31\] signF " "Converted the fanout from the always-enabled tri-state buffer \"regFile:regFile\|tsb:axt1\|q\[31\]\" to the node \"signF\" into a wire" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1644071165622 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regFile:regFile\|tsb:axt1\|q\[31\] regFile:regFile\|regGen:AX\|qAux " "Converted the fanout from the always-enabled tri-state buffer \"regFile:regFile\|tsb:axt1\|q\[31\]\" to the node \"regFile:regFile\|regGen:AX\|qAux\" into a wire" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1644071165622 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1644071165622 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "port\[0\]~synth " "Node \"port\[0\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071165627 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port\[1\]~synth " "Node \"port\[1\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071165627 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port\[2\]~synth " "Node \"port\[2\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071165627 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port\[3\]~synth " "Node \"port\[3\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071165627 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port\[4\]~synth " "Node \"port\[4\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071165627 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port\[5\]~synth " "Node \"port\[5\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071165627 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port\[6\]~synth " "Node \"port\[6\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071165627 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port\[7\]~synth " "Node \"port\[7\]~synth\"" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644071165627 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1644071165627 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "zeroF GND " "Pin \"zeroF\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|zeroF"} { "Warning" "WMLS_MLS_STUCK_PIN" "signF VCC " "Pin \"signF\" is stuck at VCC" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|signF"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[0\] GND " "Pin \"regA\[0\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[1\] GND " "Pin \"regA\[1\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[2\] GND " "Pin \"regA\[2\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[3\] GND " "Pin \"regA\[3\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[4\] GND " "Pin \"regA\[4\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[5\] GND " "Pin \"regA\[5\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[6\] GND " "Pin \"regA\[6\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[7\] GND " "Pin \"regA\[7\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[8\] GND " "Pin \"regA\[8\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[9\] GND " "Pin \"regA\[9\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[10\] GND " "Pin \"regA\[10\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[11\] GND " "Pin \"regA\[11\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[12\] GND " "Pin \"regA\[12\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[13\] GND " "Pin \"regA\[13\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[14\] GND " "Pin \"regA\[14\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[15\] GND " "Pin \"regA\[15\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[16\] GND " "Pin \"regA\[16\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[17\] GND " "Pin \"regA\[17\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[18\] GND " "Pin \"regA\[18\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[19\] GND " "Pin \"regA\[19\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[20\] GND " "Pin \"regA\[20\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[21\] GND " "Pin \"regA\[21\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[22\] GND " "Pin \"regA\[22\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[23\] GND " "Pin \"regA\[23\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[24\] GND " "Pin \"regA\[24\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[25\] GND " "Pin \"regA\[25\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[26\] GND " "Pin \"regA\[26\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[27\] GND " "Pin \"regA\[27\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[28\] GND " "Pin \"regA\[28\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[29\] GND " "Pin \"regA\[29\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[30\] GND " "Pin \"regA\[30\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regA\[31\] GND " "Pin \"regA\[31\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regA[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[0\] GND " "Pin \"regB\[0\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[1\] GND " "Pin \"regB\[1\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[2\] GND " "Pin \"regB\[2\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[3\] GND " "Pin \"regB\[3\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[4\] GND " "Pin \"regB\[4\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[5\] GND " "Pin \"regB\[5\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[6\] GND " "Pin \"regB\[6\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[7\] GND " "Pin \"regB\[7\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[8\] GND " "Pin \"regB\[8\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[9\] GND " "Pin \"regB\[9\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[10\] GND " "Pin \"regB\[10\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[11\] GND " "Pin \"regB\[11\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[12\] GND " "Pin \"regB\[12\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[13\] GND " "Pin \"regB\[13\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[14\] GND " "Pin \"regB\[14\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[15\] GND " "Pin \"regB\[15\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[16\] GND " "Pin \"regB\[16\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[17\] GND " "Pin \"regB\[17\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[18\] GND " "Pin \"regB\[18\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[19\] GND " "Pin \"regB\[19\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[20\] GND " "Pin \"regB\[20\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[21\] GND " "Pin \"regB\[21\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[22\] GND " "Pin \"regB\[22\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[23\] GND " "Pin \"regB\[23\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[24\] GND " "Pin \"regB\[24\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[25\] GND " "Pin \"regB\[25\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[26\] GND " "Pin \"regB\[26\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[27\] GND " "Pin \"regB\[27\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[28\] GND " "Pin \"regB\[28\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[29\] GND " "Pin \"regB\[29\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[30\] GND " "Pin \"regB\[30\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regB\[31\] GND " "Pin \"regB\[31\]\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644071165628 "|top|regB[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644071165628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644071165700 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65725 " "65725 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644071166210 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/VP/synthesis/output_files/top.map.smsg " "Generated suppressed messages file G:/VP/synthesis/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071166777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644071167407 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644071167407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644071168595 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644071168595 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1644071168595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644071168595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644071168595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 167 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644071168646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 05 16:26:08 2022 " "Processing ended: Sat Feb 05 16:26:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644071168646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644071168646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644071168646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644071168646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1644071169791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644071169795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 05 16:26:09 2022 " "Processing started: Sat Feb 05 16:26:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644071169795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1644071169795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1644071169796 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1644071169902 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1644071169902 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1644071169902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1644071170101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1644071170101 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1644071170106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644071170154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644071170154 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1644071170275 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1644071170282 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644071170480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644071170480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644071170480 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1644071170480 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/VP/synthesis/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1644071170482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/VP/synthesis/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1644071170482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/VP/synthesis/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1644071170482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/VP/synthesis/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1644071170482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/VP/synthesis/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1644071170482 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1644071170482 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1644071170484 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "76 76 " "No exact pin location assignment(s) for 76 pins of 76 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1644071170705 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1644071172591 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1644071172592 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1644071172593 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1644071172593 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1644071172593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "extClk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node extClk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644071172602 ""}  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "G:/VP/synthesis/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644071172602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1644071172827 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644071172828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644071172828 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644071172828 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644071172829 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1644071172829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1644071172829 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1644071172829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1644071172837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1644071172838 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1644071172838 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "75 unused 2.5V 1 66 8 " "Number of I/O pins in group: 75 (unused VREF, 2.5V VCCIO, 1 input, 66 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1644071172840 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1644071172840 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1644071172840 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644071172840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644071172840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644071172840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644071172840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644071172840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644071172840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644071172840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1644071172840 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1644071172840 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1644071172840 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644071172872 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1644071172874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1644071173250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644071173270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1644071173279 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1644071173565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644071173565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1644071174785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "G:/VP/synthesis/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1644071175063 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1644071175063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1644071175318 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1644071175318 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1644071175318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644071175320 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1644071175689 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644071175693 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644071175823 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644071175823 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644071175994 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644071176321 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port\[0\] a permanently enabled " "Pin port\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { port[0] } } } { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/VP/synthesis/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644071176530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port\[1\] a permanently enabled " "Pin port\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { port[1] } } } { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/VP/synthesis/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644071176530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port\[2\] a permanently enabled " "Pin port\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { port[2] } } } { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/VP/synthesis/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644071176530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port\[3\] a permanently enabled " "Pin port\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { port[3] } } } { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/VP/synthesis/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644071176530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port\[4\] a permanently enabled " "Pin port\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { port[4] } } } { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/VP/synthesis/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644071176530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port\[5\] a permanently enabled " "Pin port\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { port[5] } } } { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/VP/synthesis/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644071176530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port\[6\] a permanently enabled " "Pin port\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { port[6] } } } { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/VP/synthesis/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644071176530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port\[7\] a permanently enabled " "Pin port\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { port[7] } } } { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/VP/synthesis/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1644071176530 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1644071176530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/VP/synthesis/output_files/top.fit.smsg " "Generated suppressed messages file G:/VP/synthesis/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1644071176555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5610 " "Peak virtual memory: 5610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644071177431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 05 16:26:17 2022 " "Processing ended: Sat Feb 05 16:26:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644071177431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644071177431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644071177431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1644071177431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1644071178492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644071178496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 05 16:26:18 2022 " "Processing started: Sat Feb 05 16:26:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644071178496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1644071178496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1644071178496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1644071178775 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1644071179008 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1644071179025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644071179174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 05 16:26:19 2022 " "Processing ended: Sat Feb 05 16:26:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644071179174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644071179174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644071179174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1644071179174 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1644071180276 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1644071180834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644071180838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 05 16:26:20 2022 " "Processing started: Sat Feb 05 16:26:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644071180838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1644071180838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1644071180838 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1644071180941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1644071181362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1644071181362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644071181412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644071181412 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1644071182010 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1644071182011 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name extClk extClk " "create_clock -period 1.000 -name extClk extClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1644071182011 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644071182011 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1644071182011 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1644071182012 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1644071182012 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1644071182041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644071182043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644071182145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644071182177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644071182227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644071182259 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1644071182260 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1644071182260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644071182292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644071182292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.896 extClk  " "   -3.000             -14.896 extClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644071182292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644071182292 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1644071182327 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1644071182343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1644071182535 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1644071182656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644071182659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644071182922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644071182992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644071183221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644071183255 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1644071183255 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1644071183255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644071183288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644071183288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.896 extClk  " "   -3.000             -14.896 extClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644071183288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644071183288 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1644071183333 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1644071183481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644071183641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644071183686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644071183721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644071183753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1644071183753 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1644071183753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644071183814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644071183814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.496 extClk  " "   -3.000             -11.496 extClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644071183814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644071183814 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1644071184298 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1644071184298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644071184523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 05 16:26:24 2022 " "Processing ended: Sat Feb 05 16:26:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644071184523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644071184523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644071184523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1644071184523 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1644071186131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644071186135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 05 16:26:26 2022 " "Processing started: Sat Feb 05 16:26:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644071186135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1644071186135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1644071186135 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1644071186596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_slow.vho G:/VP/synthesis/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_slow.vho in folder \"G:/VP/synthesis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1644071186722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_slow.vho G:/VP/synthesis/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_slow.vho in folder \"G:/VP/synthesis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1644071186735 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vho G:/VP/synthesis/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vho in folder \"G:/VP/synthesis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1644071186748 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vho G:/VP/synthesis/simulation/modelsim/ simulation " "Generated file top.vho in folder \"G:/VP/synthesis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1644071186761 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_vhd_slow.sdo G:/VP/synthesis/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_vhd_slow.sdo in folder \"G:/VP/synthesis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1644071186772 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_vhd_slow.sdo G:/VP/synthesis/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_vhd_slow.sdo in folder \"G:/VP/synthesis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1644071186783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_vhd_fast.sdo G:/VP/synthesis/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_vhd_fast.sdo in folder \"G:/VP/synthesis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1644071186795 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_vhd.sdo G:/VP/synthesis/simulation/modelsim/ simulation " "Generated file top_vhd.sdo in folder \"G:/VP/synthesis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1644071186806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644071186879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 05 16:26:26 2022 " "Processing ended: Sat Feb 05 16:26:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644071186879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644071186879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644071186879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1644071186879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1644071187793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644071187797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 05 16:26:27 2022 " "Processing started: Sat Feb 05 16:26:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644071187797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1644071187797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp top -c top --netlist_type=sgate " "Command: quartus_npp top -c top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1644071187797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1644071188040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644071217447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 05 16:26:57 2022 " "Processing ended: Sat Feb 05 16:26:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644071217447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644071217447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644071217447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1644071217447 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1644071218287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644071218290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 05 16:26:58 2022 " "Processing started: Sat Feb 05 16:26:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644071218290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1644071218290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp top -c top --netlist_type=atom_map " "Command: quartus_npp top -c top --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1644071218290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1644071218438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644071218483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 05 16:26:58 2022 " "Processing ended: Sat Feb 05 16:26:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644071218483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644071218483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644071218483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1644071218483 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1644071219305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644071219309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 05 16:26:59 2022 " "Processing started: Sat Feb 05 16:26:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644071219309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1644071219309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp top -c top --netlist_type=atom_fit " "Command: quartus_npp top -c top --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1644071219309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1644071219450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644071219639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 05 16:26:59 2022 " "Processing ended: Sat Feb 05 16:26:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644071219639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644071219639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644071219639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1644071219639 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 183 s " "Quartus Prime Full Compilation was successful. 0 errors, 183 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1644071220251 ""}
