{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646359933274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646359933281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 04 02:12:13 2022 " "Processing started: Fri Mar 04 02:12:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646359933281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359933281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skribblnios -c skribblnios " "Command: quartus_map --read_settings_files=on --write_settings_files=off skribblnios -c skribblnios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359933281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646359934344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646359934345 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NIOSSystem.qsys " "Elaborating Platform Designer system entity \"NIOSSystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646359946170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:31 Progress: Loading FPGA/NIOSSystem.qsys " "2022.03.04.02:12:31 Progress: Loading FPGA/NIOSSystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359951066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:32 Progress: Reading input file " "2022.03.04.02:12:32 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359952302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:32 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2022.03.04.02:12:32 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359952426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:33 Progress: Parameterizing module accelerometer_spi " "2022.03.04.02:12:33 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359953995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:33 Progress: Adding altpll_0 \[altpll 18.0\] " "2022.03.04.02:12:33 Progress: Adding altpll_0 \[altpll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359953998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module altpll_0 " "2022.03.04.02:12:34 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding button \[altera_avalon_pio 18.0\] " "2022.03.04.02:12:34 Progress: Adding button \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module button " "2022.03.04.02:12:34 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding clk_50 \[clock_source 18.0\] " "2022.03.04.02:12:34 Progress: Adding clk_50 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module clk_50 " "2022.03.04.02:12:34 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding cpu \[altera_nios2_gen2 18.0\] " "2022.03.04.02:12:34 Progress: Adding cpu \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module cpu " "2022.03.04.02:12:34 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding hex0 \[altera_avalon_pio 18.0\] " "2022.03.04.02:12:34 Progress: Adding hex0 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module hex0 " "2022.03.04.02:12:34 Progress: Parameterizing module hex0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding hex1 \[altera_avalon_pio 18.0\] " "2022.03.04.02:12:34 Progress: Adding hex1 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module hex1 " "2022.03.04.02:12:34 Progress: Parameterizing module hex1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding hex2 \[altera_avalon_pio 18.0\] " "2022.03.04.02:12:34 Progress: Adding hex2 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module hex2 " "2022.03.04.02:12:34 Progress: Parameterizing module hex2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding hex3 \[altera_avalon_pio 18.0\] " "2022.03.04.02:12:34 Progress: Adding hex3 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module hex3 " "2022.03.04.02:12:34 Progress: Parameterizing module hex3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding hex4 \[altera_avalon_pio 18.0\] " "2022.03.04.02:12:34 Progress: Adding hex4 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module hex4 " "2022.03.04.02:12:34 Progress: Parameterizing module hex4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding hex5 \[altera_avalon_pio 18.0\] " "2022.03.04.02:12:34 Progress: Adding hex5 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module hex5 " "2022.03.04.02:12:34 Progress: Parameterizing module hex5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\] " "2022.03.04.02:12:34 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module jtag_uart " "2022.03.04.02:12:34 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding led \[altera_avalon_pio 18.0\] " "2022.03.04.02:12:34 Progress: Adding led \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module led " "2022.03.04.02:12:34 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.0\] " "2022.03.04.02:12:34 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module onchip_mem " "2022.03.04.02:12:34 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\] " "2022.03.04.02:12:34 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module sdram " "2022.03.04.02:12:34 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding switch \[altera_avalon_pio 18.0\] " "2022.03.04.02:12:34 Progress: Adding switch \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module switch " "2022.03.04.02:12:34 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Adding timer \[altera_avalon_timer 18.0\] " "2022.03.04.02:12:34 Progress: Adding timer \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing module timer " "2022.03.04.02:12:34 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Building connections " "2022.03.04.02:12:34 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Parameterizing connections " "2022.03.04.02:12:34 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:34 Progress: Validating " "2022.03.04.02:12:34 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359954642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.02:12:36 Progress: Done reading input file " "2022.03.04.02:12:36 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359956166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NIOSSystem.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359958219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NIOSSystem.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359958219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "NIOSSystem.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359958219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NIOSSystem.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359958219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem: Generating NIOSSystem \"NIOSSystem\" for QUARTUS_SYNTH " "NIOSSystem: Generating NIOSSystem \"NIOSSystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359958992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359963705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359963717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359970609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: \"NIOSSystem\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\" " "Accelerometer_spi: \"NIOSSystem\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359970667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"NIOSSystem\" instantiated altpll \"altpll_0\" " "Altpll_0: \"NIOSSystem\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359972042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'NIOSSystem_button' " "Button: Starting RTL generation for module 'NIOSSystem_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359972055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_button --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0005_button_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0005_button_gen//NIOSSystem_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_button --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0005_button_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0005_button_gen//NIOSSystem_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359972055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'NIOSSystem_button' " "Button: Done RTL generation for module 'NIOSSystem_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359972309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"NIOSSystem\" instantiated altera_avalon_pio \"button\" " "Button: \"NIOSSystem\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359972314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOSSystem\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"NIOSSystem\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359973979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Starting RTL generation for module 'NIOSSystem_hex0' " "Hex0: Starting RTL generation for module 'NIOSSystem_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359973991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_hex0 --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0006_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0006_hex0_gen//NIOSSystem_hex0_component_configuration.pl  --do_build_sim=0  \] " "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_hex0 --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0006_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0006_hex0_gen//NIOSSystem_hex0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359973992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Done RTL generation for module 'NIOSSystem_hex0' " "Hex0: Done RTL generation for module 'NIOSSystem_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359974247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: \"NIOSSystem\" instantiated altera_avalon_pio \"hex0\" " "Hex0: \"NIOSSystem\" instantiated altera_avalon_pio \"hex0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359974258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'NIOSSystem_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'NIOSSystem_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359974270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOSSystem_jtag_uart --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0007_jtag_uart_gen//NIOSSystem_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOSSystem_jtag_uart --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0007_jtag_uart_gen//NIOSSystem_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359974271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'NIOSSystem_jtag_uart' " "Jtag_uart: Done RTL generation for module 'NIOSSystem_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359974625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"NIOSSystem\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"NIOSSystem\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359974638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'NIOSSystem_led' " "Led: Starting RTL generation for module 'NIOSSystem_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359974648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_led --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0008_led_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0008_led_gen//NIOSSystem_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_led --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0008_led_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0008_led_gen//NIOSSystem_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359974649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'NIOSSystem_led' " "Led: Done RTL generation for module 'NIOSSystem_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359974900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"NIOSSystem\" instantiated altera_avalon_pio \"led\" " "Led: \"NIOSSystem\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359974904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'NIOSSystem_sdram' " "Sdram: Starting RTL generation for module 'NIOSSystem_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359974912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOSSystem_sdram --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0009_sdram_gen//NIOSSystem_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOSSystem_sdram --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0009_sdram_gen//NIOSSystem_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359974912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'NIOSSystem_sdram' " "Sdram: Done RTL generation for module 'NIOSSystem_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359975431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"NIOSSystem\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"NIOSSystem\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359975452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'NIOSSystem_switch' " "Switch: Starting RTL generation for module 'NIOSSystem_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359975463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_switch --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0010_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0010_switch_gen//NIOSSystem_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_switch --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0010_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0010_switch_gen//NIOSSystem_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359975463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'NIOSSystem_switch' " "Switch: Done RTL generation for module 'NIOSSystem_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359975715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"NIOSSystem\" instantiated altera_avalon_pio \"switch\" " "Switch: \"NIOSSystem\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359975719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'NIOSSystem_timer' " "Timer: Starting RTL generation for module 'NIOSSystem_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359975724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSSystem_timer --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0011_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0011_timer_gen//NIOSSystem_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSSystem_timer --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0011_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0011_timer_gen//NIOSSystem_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359975725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'NIOSSystem_timer' " "Timer: Done RTL generation for module 'NIOSSystem_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359976033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"NIOSSystem\" instantiated altera_avalon_timer \"timer\" " "Timer: \"NIOSSystem\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359976055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359992619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359993465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359994306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359995151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359996067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359996919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359997769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359998610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646359999542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360000377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360001213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360002057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360002932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360003790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360004642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"NIOSSystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"NIOSSystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360018444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"NIOSSystem\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"NIOSSystem\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360018450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"NIOSSystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"NIOSSystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360018458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'NIOSSystem_cpu_cpu' " "Cpu: Starting RTL generation for module 'NIOSSystem_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360018476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOSSystem_cpu_cpu --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0014_cpu_gen//NIOSSystem_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOSSystem_cpu_cpu --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9055_8554253545036626192.dir/0014_cpu_gen//NIOSSystem_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360018476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:39 (*) Starting Nios II generation " "Cpu: # 2022.03.04 02:13:39 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:39 (*)   Checking for plaintext license. " "Cpu: # 2022.03.04 02:13:39 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2022.03.04 02:13:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.03.04 02:13:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:39 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.03.04 02:13:39 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:39 (*)   Plaintext license not found. " "Cpu: # 2022.03.04 02:13:39 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:39 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.03.04 02:13:39 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:40 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2022.03.04 02:13:40 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.03.04 02:13:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:40 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.03.04 02:13:40 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:40 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2022.03.04 02:13:40 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:40 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.03.04 02:13:40 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:40 (*)   Creating all objects for CPU " "Cpu: # 2022.03.04 02:13:40 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:40 (*)     Testbench " "Cpu: # 2022.03.04 02:13:40 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:40 (*)     Instruction decoding " "Cpu: # 2022.03.04 02:13:40 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:40 (*)       Instruction fields " "Cpu: # 2022.03.04 02:13:40 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:40 (*)       Instruction decodes " "Cpu: # 2022.03.04 02:13:40 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:41 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.03.04 02:13:41 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:41 (*)       Instruction controls " "Cpu: # 2022.03.04 02:13:41 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:41 (*)     Pipeline frontend " "Cpu: # 2022.03.04 02:13:41 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:41 (*)     Pipeline backend " "Cpu: # 2022.03.04 02:13:41 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:43 (*)   Generating RTL from CPU objects " "Cpu: # 2022.03.04 02:13:43 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:45 (*)   Creating encrypted RTL " "Cpu: # 2022.03.04 02:13:45 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.04 02:13:46 (*) Done Nios II generation " "Cpu: # 2022.03.04 02:13:46 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'NIOSSystem_cpu_cpu' " "Cpu: Done RTL generation for module 'NIOSSystem_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\" " "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360026799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360028483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360030099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360031760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360031766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360031773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360031778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem: Done \"NIOSSystem\" with 45 modules, 79 files " "NIOSSystem: Done \"NIOSSystem\" with 45 modules, 79 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360031781 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NIOSSystem.qsys " "Finished elaborating Platform Designer system entity \"NIOSSystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360035732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skribblnios.v 1 1 " "Found 1 design units, including 1 entities, in source file skribblnios.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360036237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360036237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/niossystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/niossystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem " "Found entity 1: NIOSSystem" {  } { { "db/ip/niossystem/niossystem.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360036254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360036254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_accelerometer_spi " "Found entity 1: NIOSSystem_accelerometer_spi" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360036265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360036265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/niossystem/submodules/niossystem_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_altpll_0_dffpipe_l2c " "Found entity 1: NIOSSystem_altpll_0_dffpipe_l2c" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360036283 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_altpll_0_stdsync_sv6 " "Found entity 2: NIOSSystem_altpll_0_stdsync_sv6" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360036283 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSSystem_altpll_0_altpll_3h92 " "Found entity 3: NIOSSystem_altpll_0_altpll_3h92" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360036283 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSSystem_altpll_0 " "Found entity 4: NIOSSystem_altpll_0" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360036283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360036283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_button " "Found entity 1: NIOSSystem_button" {  } { { "db/ip/niossystem/submodules/niossystem_button.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360036290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360036290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu " "Found entity 1: NIOSSystem_cpu" {  } { { "db/ip/niossystem/submodules/niossystem_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360036303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360036303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_ic_data_module " "Found entity 1: NIOSSystem_cpu_cpu_ic_data_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_cpu_cpu_ic_tag_module " "Found entity 2: NIOSSystem_cpu_cpu_ic_tag_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSSystem_cpu_cpu_bht_module " "Found entity 3: NIOSSystem_cpu_cpu_bht_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSSystem_cpu_cpu_register_bank_a_module " "Found entity 4: NIOSSystem_cpu_cpu_register_bank_a_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSSystem_cpu_cpu_register_bank_b_module " "Found entity 5: NIOSSystem_cpu_cpu_register_bank_b_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOSSystem_cpu_cpu_nios2_oci_debug " "Found entity 6: NIOSSystem_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOSSystem_cpu_cpu_nios2_oci_break " "Found entity 7: NIOSSystem_cpu_cpu_nios2_oci_break" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOSSystem_cpu_cpu_nios2_oci_xbrk " "Found entity 8: NIOSSystem_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOSSystem_cpu_cpu_nios2_oci_dbrk " "Found entity 9: NIOSSystem_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOSSystem_cpu_cpu_nios2_oci_itrace " "Found entity 10: NIOSSystem_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOSSystem_cpu_cpu_nios2_oci_td_mode " "Found entity 11: NIOSSystem_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOSSystem_cpu_cpu_nios2_oci_dtrace " "Found entity 12: NIOSSystem_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOSSystem_cpu_cpu_nios2_oci_fifo " "Found entity 16: NIOSSystem_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOSSystem_cpu_cpu_nios2_oci_pib " "Found entity 17: NIOSSystem_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOSSystem_cpu_cpu_nios2_oci_im " "Found entity 18: NIOSSystem_cpu_cpu_nios2_oci_im" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOSSystem_cpu_cpu_nios2_performance_monitors " "Found entity 19: NIOSSystem_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOSSystem_cpu_cpu_nios2_avalon_reg " "Found entity 20: NIOSSystem_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOSSystem_cpu_cpu_ociram_sp_ram_module " "Found entity 21: NIOSSystem_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "22 NIOSSystem_cpu_cpu_nios2_ocimem " "Found entity 22: NIOSSystem_cpu_cpu_nios2_ocimem" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "23 NIOSSystem_cpu_cpu_nios2_oci " "Found entity 23: NIOSSystem_cpu_cpu_nios2_oci" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""} { "Info" "ISGN_ENTITY_NAME" "24 NIOSSystem_cpu_cpu " "Found entity 24: NIOSSystem_cpu_cpu" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_debug_slave_sysclk " "Found entity 1: NIOSSystem_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_debug_slave_tck " "Found entity 1: NIOSSystem_cpu_cpu_debug_slave_tck" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_debug_slave_wrapper " "Found entity 1: NIOSSystem_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_mult_cell " "Found entity 1: NIOSSystem_cpu_cpu_mult_cell" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_test_bench " "Found entity 1: NIOSSystem_cpu_cpu_test_bench" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_test_bench.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_hex0 " "Found entity 1: NIOSSystem_hex0" {  } { { "db/ip/niossystem/submodules/niossystem_hex0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_irq_mapper " "Found entity 1: NIOSSystem_irq_mapper" {  } { { "db/ip/niossystem/submodules/niossystem_irq_mapper.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niossystem/submodules/niossystem_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_jtag_uart_sim_scfifo_w " "Found entity 1: NIOSSystem_jtag_uart_sim_scfifo_w" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037207 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_jtag_uart_scfifo_w " "Found entity 2: NIOSSystem_jtag_uart_scfifo_w" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037207 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSSystem_jtag_uart_sim_scfifo_r " "Found entity 3: NIOSSystem_jtag_uart_sim_scfifo_r" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037207 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSSystem_jtag_uart_scfifo_r " "Found entity 4: NIOSSystem_jtag_uart_scfifo_r" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037207 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSSystem_jtag_uart " "Found entity 5: NIOSSystem_jtag_uart" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_led " "Found entity 1: NIOSSystem_led" {  } { { "db/ip/niossystem/submodules/niossystem_led.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0 " "Found entity 1: NIOSSystem_mm_interconnect_0" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_cmd_demux " "Found entity 1: NIOSSystem_mm_interconnect_0_cmd_demux" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOSSystem_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_cmd_mux " "Found entity 1: NIOSSystem_mm_interconnect_0_cmd_mux" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_cmd_mux_002 " "Found entity 1: NIOSSystem_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646360037417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646360037419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037424 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router " "Found entity 2: NIOSSystem_mm_interconnect_0_router" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646360037435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646360037436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037441 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router_001 " "Found entity 2: NIOSSystem_mm_interconnect_0_router_001" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646360037445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646360037445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037450 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router_002 " "Found entity 2: NIOSSystem_mm_interconnect_0_router_002" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646360037454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646360037454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037459 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router_003 " "Found entity 2: NIOSSystem_mm_interconnect_0_router_003" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646360037463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646360037464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_004_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037468 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router_004 " "Found entity 2: NIOSSystem_mm_interconnect_0_router_004" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646360037472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646360037472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_007_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037478 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router_007 " "Found entity 2: NIOSSystem_mm_interconnect_0_router_007" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_rsp_demux " "Found entity 1: NIOSSystem_mm_interconnect_0_rsp_demux" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_rsp_demux_002 " "Found entity 1: NIOSSystem_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_rsp_demux_003 " "Found entity 1: NIOSSystem_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_rsp_mux " "Found entity 1: NIOSSystem_mm_interconnect_0_rsp_mux" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOSSystem_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_sdram_input_efifo_module " "Found entity 1: NIOSSystem_sdram_input_efifo_module" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037571 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_sdram " "Found entity 2: NIOSSystem_sdram" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037571 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "niossystem_sdram_test_component.v(236) " "Verilog HDL warning at niossystem_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/niossystem/submodules/niossystem_sdram_test_component.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1646360037587 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "niossystem_sdram_test_component.v(237) " "Verilog HDL warning at niossystem_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/niossystem/submodules/niossystem_sdram_test_component.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1646360037588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_sdram_test_component_ram_module " "Found entity 1: NIOSSystem_sdram_test_component_ram_module" {  } { { "db/ip/niossystem/submodules/niossystem_sdram_test_component.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037594 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_sdram_test_component " "Found entity 2: NIOSSystem_sdram_test_component" {  } { { "db/ip/niossystem/submodules/niossystem_sdram_test_component.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_switch " "Found entity 1: NIOSSystem_switch" {  } { { "db/ip/niossystem/submodules/niossystem_switch.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_timer " "Found entity 1: NIOSSystem_timer" {  } { { "db/ip/niossystem/submodules/niossystem_timer.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/niossystem/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/niossystem/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/niossystem/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/niossystem/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/niossystem/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/niossystem/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037687 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037735 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037735 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037735 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037735 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646360037758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/niossystem/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/niossystem/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037836 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/niossystem/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/niossystem/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/niossystem/submodules/altera_reset_controller.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/niossystem/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/niossystem/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037960 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360037965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360037994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360037994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646360038006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360038011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360038011 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossystem_sdram.v(318) " "Verilog HDL or VHDL warning at niossystem_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1646360038052 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossystem_sdram.v(328) " "Verilog HDL or VHDL warning at niossystem_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1646360038052 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossystem_sdram.v(338) " "Verilog HDL or VHDL warning at niossystem_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1646360038052 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossystem_sdram.v(682) " "Verilog HDL or VHDL warning at niossystem_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1646360038054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646360038565 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B skribblnios.v(44) " "Output port \"VGA_B\" at skribblnios.v(44) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646360038570 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G skribblnios.v(45) " "Output port \"VGA_G\" at skribblnios.v(45) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646360038570 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R skribblnios.v(47) " "Output port \"VGA_R\" at skribblnios.v(47) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646360038570 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS skribblnios.v(46) " "Output port \"VGA_HS\" at skribblnios.v(46) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646360038570 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS skribblnios.v(48) " "Output port \"VGA_VS\" at skribblnios.v(48) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646360038570 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem NIOSSystem:u0 " "Elaborating entity \"NIOSSystem\" for hierarchy \"NIOSSystem:u0\"" {  } { { "skribblnios.v" "u0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360038611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_accelerometer_spi NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi " "Elaborating entity \"NIOSSystem_accelerometer_spi\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\"" {  } { { "db/ip/niossystem/niossystem.v" "accelerometer_spi" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360038669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 niossystem_accelerometer_spi.v(226) " "Verilog HDL assignment warning at niossystem_accelerometer_spi.v(226): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646360038670 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 niossystem_accelerometer_spi.v(241) " "Verilog HDL assignment warning at niossystem_accelerometer_spi.v(241): truncated value with size 8 to match size of target (6)" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646360038671 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "Auto_Init_Controller" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360038696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646360038697 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "Auto_Init_Accelerometer" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360038716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "Serial_Bus_Controller" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360038733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646360038734 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360038756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646360038756 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_altpll_0 NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0 " "Elaborating entity \"NIOSSystem_altpll_0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\"" {  } { { "db/ip/niossystem/niossystem.v" "altpll_0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360038773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_altpll_0_stdsync_sv6 NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"NIOSSystem_altpll_0_stdsync_sv6\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "stdsync2" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360038789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_altpll_0_dffpipe_l2c NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_stdsync_sv6:stdsync2\|NIOSSystem_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"NIOSSystem_altpll_0_dffpipe_l2c\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_stdsync_sv6:stdsync2\|NIOSSystem_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "dffpipe3" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360038797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_altpll_0_altpll_3h92 NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1 " "Elaborating entity \"NIOSSystem_altpll_0_altpll_3h92\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1\"" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "sd1" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360038809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_button NIOSSystem:u0\|NIOSSystem_button:button " "Elaborating entity \"NIOSSystem_button\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_button:button\"" {  } { { "db/ip/niossystem/niossystem.v" "button" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360038853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu NIOSSystem:u0\|NIOSSystem_cpu:cpu " "Elaborating entity \"NIOSSystem_cpu\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\"" {  } { { "db/ip/niossystem/niossystem.v" "cpu" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360038866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu " "Elaborating entity \"NIOSSystem_cpu_cpu\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu.v" "cpu" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360038917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_test_bench NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_test_bench:the_NIOSSystem_cpu_cpu_test_bench " "Elaborating entity \"NIOSSystem_cpu_cpu_test_bench\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_test_bench:the_NIOSSystem_cpu_cpu_test_bench\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_test_bench" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 5529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360039425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_ic_data_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data " "Elaborating entity \"NIOSSystem_cpu_cpu_ic_data_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_ic_data" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 6531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360039485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360039771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uuc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uuc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uuc1 " "Found entity 1: altsyncram_uuc1" {  } { { "db/altsyncram_uuc1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_uuc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360039918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360039918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uuc1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_uuc1:auto_generated " "Elaborating entity \"altsyncram_uuc1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_uuc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360039923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_ic_tag_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag " "Elaborating entity \"NIOSSystem_cpu_cpu_ic_tag_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_ic_tag" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 6597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360040023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360040088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkc1 " "Found entity 1: altsyncram_rkc1" {  } { { "db/altsyncram_rkc1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_rkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360040195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360040195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkc1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rkc1:auto_generated " "Elaborating entity \"altsyncram_rkc1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360040200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_bht_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht " "Elaborating entity \"NIOSSystem_cpu_cpu_bht_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_bht" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 6795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360040276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360040307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360040414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360040414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360040420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_register_bank_a_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a " "Elaborating entity \"NIOSSystem_cpu_cpu_register_bank_a_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_register_bank_a" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 7765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360040488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360040526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6c1 " "Found entity 1: altsyncram_d6c1" {  } { { "db/altsyncram_d6c1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_d6c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360040635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360040635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d6c1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_d6c1:auto_generated " "Elaborating entity \"altsyncram_d6c1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_d6c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360040640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_register_bank_b_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_b_module:NIOSSystem_cpu_cpu_register_bank_b " "Elaborating entity \"NIOSSystem_cpu_cpu_register_bank_b_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_b_module:NIOSSystem_cpu_cpu_register_bank_b\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_register_bank_b" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 7783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360040725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_mult_cell NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell " "Elaborating entity \"NIOSSystem_cpu_cpu_mult_cell\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_mult_cell" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 8368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360040785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360040900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360041002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360041002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360041009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360041191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360041278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360041324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360041358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360041448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360041702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360041738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360041824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360041912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360041950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360041985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360042084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360042766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360042953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360042989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360043059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360043097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360043185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360043271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 8874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360046879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_debug NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_debug\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360046950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_break NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_break:the_NIOSSystem_cpu_cpu_nios2_oci_break " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_break\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_break:the_NIOSSystem_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_break" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_xbrk NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_xbrk:the_NIOSSystem_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_xbrk:the_NIOSSystem_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_dbrk NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dbrk:the_NIOSSystem_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dbrk:the_NIOSSystem_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_itrace NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_itrace:the_NIOSSystem_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_itrace\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_itrace:the_NIOSSystem_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_dtrace NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dtrace:the_NIOSSystem_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dtrace:the_NIOSSystem_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_td_mode NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dtrace:the_NIOSSystem_cpu_cpu_nios2_oci_dtrace\|NIOSSystem_cpu_cpu_nios2_oci_td_mode:NIOSSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dtrace:the_NIOSSystem_cpu_cpu_nios2_oci_dtrace\|NIOSSystem_cpu_cpu_nios2_oci_td_mode:NIOSSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_fifo NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc:the_NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc:the_NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_pib NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_pib:the_NIOSSystem_cpu_cpu_nios2_oci_pib " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_pib\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_pib:the_NIOSSystem_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_im NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_im:the_NIOSSystem_cpu_cpu_nios2_oci_im " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_im\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_im:the_NIOSSystem_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_im" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_avalon_reg NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_avalon_reg:the_NIOSSystem_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_avalon_reg\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_avalon_reg:the_NIOSSystem_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_ocimem NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_ocimem\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_ocimem" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_ociram_sp_ram_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram " "Elaborating entity \"NIOSSystem_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360047911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360048020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360048020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360048025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_debug_slave_wrapper NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"NIOSSystem_cpu_cpu_debug_slave_wrapper\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360048070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_debug_slave_tck NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|NIOSSystem_cpu_cpu_debug_slave_tck:the_NIOSSystem_cpu_cpu_debug_slave_tck " "Elaborating entity \"NIOSSystem_cpu_cpu_debug_slave_tck\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|NIOSSystem_cpu_cpu_debug_slave_tck:the_NIOSSystem_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" "the_NIOSSystem_cpu_cpu_debug_slave_tck" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360048085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_debug_slave_sysclk NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|NIOSSystem_cpu_cpu_debug_slave_sysclk:the_NIOSSystem_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"NIOSSystem_cpu_cpu_debug_slave_sysclk\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|NIOSSystem_cpu_cpu_debug_slave_sysclk:the_NIOSSystem_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" "the_NIOSSystem_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360048154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" "NIOSSystem_cpu_cpu_debug_slave_phy" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360048277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360048297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360049626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360049827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_hex0 NIOSSystem:u0\|NIOSSystem_hex0:hex0 " "Elaborating entity \"NIOSSystem_hex0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_hex0:hex0\"" {  } { { "db/ip/niossystem/niossystem.v" "hex0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360049892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_jtag_uart NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart " "Elaborating entity \"NIOSSystem_jtag_uart\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\"" {  } { { "db/ip/niossystem/niossystem.v" "jtag_uart" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360049920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_jtag_uart_scfifo_w NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w " "Elaborating entity \"NIOSSystem_jtag_uart_scfifo_w\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "the_NIOSSystem_jtag_uart_scfifo_w" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360049936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "wfifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360050471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360050481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360050484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32768 " "Parameter \"lpm_numwords\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360050484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360050484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360050484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360050484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 15 " "Parameter \"lpm_widthu\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360050484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360050484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360050484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360050484 ""}  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646360050484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pc21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pc21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pc21 " "Found entity 1: scfifo_pc21" {  } { { "db/scfifo_pc21.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/scfifo_pc21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360050580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360050580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pc21 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated " "Elaborating entity \"scfifo_pc21\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360050586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rh01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rh01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rh01 " "Found entity 1: a_dpfifo_rh01" {  } { { "db/a_dpfifo_rh01.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_rh01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360050627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360050627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rh01 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\|a_dpfifo_rh01:dpfifo " "Elaborating entity \"a_dpfifo_rh01\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\|a_dpfifo_rh01:dpfifo\"" {  } { { "db/scfifo_pc21.tdf" "dpfifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/scfifo_pc21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360050636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_nif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_nif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_nif " "Found entity 1: a_fefifo_nif" {  } { { "db/a_fefifo_nif.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_fefifo_nif.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360050681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360050681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_nif NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\|a_dpfifo_rh01:dpfifo\|a_fefifo_nif:fifo_state " "Elaborating entity \"a_fefifo_nif\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\|a_dpfifo_rh01:dpfifo\|a_fefifo_nif:fifo_state\"" {  } { { "db/a_dpfifo_rh01.tdf" "fifo_state" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_rh01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360050694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j47 " "Found entity 1: cntr_j47" {  } { { "db/cntr_j47.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/cntr_j47.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360050789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360050789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j47 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\|a_dpfifo_rh01:dpfifo\|a_fefifo_nif:fifo_state\|cntr_j47:count_usedw " "Elaborating entity \"cntr_j47\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\|a_dpfifo_rh01:dpfifo\|a_fefifo_nif:fifo_state\|cntr_j47:count_usedw\"" {  } { { "db/a_fefifo_nif.tdf" "count_usedw" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_fefifo_nif.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360050806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dao1 " "Found entity 1: altsyncram_dao1" {  } { { "db/altsyncram_dao1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_dao1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360050897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360050897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dao1 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\|a_dpfifo_rh01:dpfifo\|altsyncram_dao1:FIFOram " "Elaborating entity \"altsyncram_dao1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\|a_dpfifo_rh01:dpfifo\|altsyncram_dao1:FIFOram\"" {  } { { "db/a_dpfifo_rh01.tdf" "FIFOram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_rh01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360050909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3j6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3j6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3j6 " "Found entity 1: decode_3j6" {  } { { "db/decode_3j6.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/decode_3j6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360051010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360051010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3j6 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\|a_dpfifo_rh01:dpfifo\|altsyncram_dao1:FIFOram\|decode_3j6:decode2 " "Elaborating entity \"decode_3j6\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\|a_dpfifo_rh01:dpfifo\|altsyncram_dao1:FIFOram\|decode_3j6:decode2\"" {  } { { "db/altsyncram_dao1.tdf" "decode2" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_dao1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360051027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jd7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jd7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jd7 " "Found entity 1: mux_jd7" {  } { { "db/mux_jd7.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/mux_jd7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360051137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360051137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jd7 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\|a_dpfifo_rh01:dpfifo\|altsyncram_dao1:FIFOram\|mux_jd7:mux3 " "Elaborating entity \"mux_jd7\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\|a_dpfifo_rh01:dpfifo\|altsyncram_dao1:FIFOram\|mux_jd7:mux3\"" {  } { { "db/altsyncram_dao1.tdf" "mux3" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_dao1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360051155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_74b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_74b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_74b " "Found entity 1: cntr_74b" {  } { { "db/cntr_74b.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/cntr_74b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360051240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360051240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_74b NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\|a_dpfifo_rh01:dpfifo\|cntr_74b:rd_ptr_count " "Elaborating entity \"cntr_74b\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_pc21:auto_generated\|a_dpfifo_rh01:dpfifo\|cntr_74b:rd_ptr_count\"" {  } { { "db/a_dpfifo_rh01.tdf" "rd_ptr_count" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_rh01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360051253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_jtag_uart_scfifo_r NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r " "Elaborating entity \"NIOSSystem_jtag_uart_scfifo_r\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "the_NIOSSystem_jtag_uart_scfifo_r" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360051309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "rfifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360051542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 306 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360051553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360051553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360051553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360051553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360051553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360051553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360051553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360051553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360051553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360051553 ""}  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 306 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646360051553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360051640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360051640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360051646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360051693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360051693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360051702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360051753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360051753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360051766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360051853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360051853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360051870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360051967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360051967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360051980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360052071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360052071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360052084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "NIOSSystem_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360052288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360052319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360052319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 15 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360052319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360052319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360052319 ""}  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646360052319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360052362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360052388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_led NIOSSystem:u0\|NIOSSystem_led:led " "Elaborating entity \"NIOSSystem_led\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_led:led\"" {  } { { "db/ip/niossystem/niossystem.v" "led" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360052414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_sdram NIOSSystem:u0\|NIOSSystem_sdram:sdram " "Elaborating entity \"NIOSSystem_sdram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_sdram:sdram\"" {  } { { "db/ip/niossystem/niossystem.v" "sdram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360052429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_sdram_input_efifo_module NIOSSystem:u0\|NIOSSystem_sdram:sdram\|NIOSSystem_sdram_input_efifo_module:the_NIOSSystem_sdram_input_efifo_module " "Elaborating entity \"NIOSSystem_sdram_input_efifo_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_sdram:sdram\|NIOSSystem_sdram_input_efifo_module:the_NIOSSystem_sdram_input_efifo_module\"" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "the_NIOSSystem_sdram_input_efifo_module" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360052523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_switch NIOSSystem:u0\|NIOSSystem_switch:switch " "Elaborating entity \"NIOSSystem_switch\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_switch:switch\"" {  } { { "db/ip/niossystem/niossystem.v" "switch" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360052547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_timer NIOSSystem:u0\|NIOSSystem_timer:timer " "Elaborating entity \"NIOSSystem_timer\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_timer:timer\"" {  } { { "db/ip/niossystem/niossystem.v" "timer" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360052564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOSSystem_mm_interconnect_0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/niossystem/niossystem.v" "mm_interconnect_0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360052594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 3142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 3183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360053974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router:router " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router:router\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router:router\|NIOSSystem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router:router\|NIOSSystem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_001 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_001\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_001_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_001:router_001\|NIOSSystem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_001:router_001\|NIOSSystem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_002 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_002\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router_002" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_002_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_002:router_002\|NIOSSystem_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_002:router_002\|NIOSSystem_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_003 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_003\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router_003" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_003_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_003:router_003\|NIOSSystem_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_003:router_003\|NIOSSystem_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_004 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_004\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router_004" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_004_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_004:router_004\|NIOSSystem_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_004_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_004:router_004\|NIOSSystem_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_007 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_007\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router_007" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_007_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_007:router_007\|NIOSSystem_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_007_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_007:router_007\|NIOSSystem_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_cmd_demux NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOSSystem_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_cmd_demux_001 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_cmd_mux NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOSSystem_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_cmd_mux_002 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_cmd_mux_002\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_rsp_demux NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOSSystem_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_rsp_demux_002 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_rsp_demux_002\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_rsp_demux_003 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_rsp_demux_003\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_rsp_mux NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOSSystem_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360054912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_rsp_mux_001 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055085 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646360055097 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646360055098 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646360055098 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055162 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646360055173 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646360055174 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646360055174 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "crosser" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/niossystem/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter_001 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter_005 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 6018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_irq_mapper NIOSSystem:u0\|NIOSSystem_irq_mapper:irq_mapper " "Elaborating entity \"NIOSSystem_irq_mapper\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_irq_mapper:irq_mapper\"" {  } { { "db/ip/niossystem/niossystem.v" "irq_mapper" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOSSystem:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOSSystem:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/niossystem/niossystem.v" "rst_controller" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOSSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOSSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/niossystem/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOSSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOSSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/niossystem/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOSSystem:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOSSystem:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/niossystem/niossystem.v" "rst_controller_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360055735 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NIOSSystem_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NIOSSystem_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3013 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1646360058049 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_cpu:cpu|NIOSSystem_cpu_cpu:cpu|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci|NIOSSystem_cpu_cpu_nios2_oci_itrace:the_NIOSSystem_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1646360059295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.03.04.02:14:24 Progress: Loading sld116ca03c/alt_sld_fab_wrapper_hw.tcl " "2022.03.04.02:14:24 Progress: Loading sld116ca03c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360064113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360068163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360068368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360074193 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360074312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360074440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360074588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360074604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360074604 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1646360075341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld116ca03c/alt_sld_fab.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360075654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360075654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360075790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360075790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360075820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360075820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360075916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360075916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360076033 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360076033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360076033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360076133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360076133 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1646360081676 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1646360081676 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646360085314 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646360085314 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646360085314 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646360085314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360085559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085559 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646360085559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360085670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360085670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360085764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646360085764 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646360085764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646360085857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360085857 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1646360087465 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1646360087465 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1646360087535 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1646360087535 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1646360087535 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1646360087535 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1646360087535 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646360087562 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646360087800 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1646360087800 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 442 -1 0 } } { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 306 -1 0 } } { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 7200 -1 0 } } { "db/ip/niossystem/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 398 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2415 -1 0 } } { "db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 5453 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 7209 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3706 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 5406 -1 0 } } { "db/ip/niossystem/submodules/niossystem_timer.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_timer.v" 167 -1 0 } } { "db/ip/niossystem/submodules/niossystem_timer.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_timer.v" 176 -1 0 } } { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 272 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1646360087856 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1646360087857 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646360090633 "|DE10_LITE_Golden_Top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646360090633 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360091090 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "506 " "506 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646360095223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360095634 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1646360096109 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1646360096109 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360096365 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/output_files/skribblnios.map.smsg " "Generated suppressed messages file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/output_files/skribblnios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360098177 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646360101597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646360101597 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646360102519 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646360102519 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646360102519 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646360102519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5828 " "Implemented 5828 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646360102522 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646360102522 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1646360102522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5439 " "Implemented 5439 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646360102522 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1646360102522 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1646360102522 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1646360102522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646360102522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5033 " "Peak virtual memory: 5033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646360102645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 04 02:15:02 2022 " "Processing ended: Fri Mar 04 02:15:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646360102645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:49 " "Elapsed time: 00:02:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646360102645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:17 " "Total CPU time (on all processors): 00:03:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646360102645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646360102645 ""}
