// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition"

// DATE "09/24/2024 05:39:14"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for QuestaSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module TOP_IR_RX (
	i_data,
	clk,
	rst_n,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	o_address,
	o_address_bar,
	o_command,
	o_command_bar,
	o_valid);
input 	i_data;
input 	clk;
input 	rst_n;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] o_address;
output 	[7:0] o_address_bar;
output 	[7:0] o_command;
output 	[7:0] o_command_bar;
output 	o_valid;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_address[0]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address[1]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address[2]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address[3]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address[4]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address[5]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address[6]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address[7]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_bar[0]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_bar[1]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_bar[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_bar[3]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_bar[4]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_bar[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_bar[6]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_bar[7]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command[0]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command[2]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command[3]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command[4]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command[5]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command[7]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command_bar[0]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command_bar[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command_bar[2]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command_bar[3]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command_bar[4]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command_bar[5]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command_bar[6]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_command_bar[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_valid	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \inst_clock_dividor|Add0~25_sumout ;
wire \inst_clock_dividor|Add0~2 ;
wire \inst_clock_dividor|Add0~29_sumout ;
wire \inst_clock_dividor|Add0~30 ;
wire \inst_clock_dividor|Add0~9_sumout ;
wire \inst_clock_dividor|Equal0~0_combout ;
wire \rst_n~input_o ;
wire \inst_clock_dividor|cnt[4]~DUPLICATE_q ;
wire \inst_clock_dividor|cnt[3]~0_combout ;
wire \inst_clock_dividor|Add0~26 ;
wire \inst_clock_dividor|Add0~21_sumout ;
wire \inst_clock_dividor|Add0~22 ;
wire \inst_clock_dividor|Add0~17_sumout ;
wire \inst_clock_dividor|Add0~18 ;
wire \inst_clock_dividor|Add0~13_sumout ;
wire \inst_clock_dividor|Add0~14 ;
wire \inst_clock_dividor|Add0~5_sumout ;
wire \inst_clock_dividor|Add0~6 ;
wire \inst_clock_dividor|Add0~1_sumout ;
wire \inst_clock_dividor|clk_out~0_combout ;
wire \inst_clock_dividor|clk_out~q ;
wire \i_data~input_o ;
wire \inst_ir_rx|rx_dataIn_lag~0_combout ;
wire \inst_ir_rx|rx_dataIn_lag~DUPLICATE_q ;
wire \inst_ir_rx|rx_current_state.IDLE_OTERM187 ;
wire \inst_ir_rx|rx_current_state.START_PULSE_CHECK_OTERM198 ;
wire \inst_ir_rx|Selector1~0_combout ;
wire \inst_ir_rx|rx_cnt_tick[0]_OTERM259 ;
wire \inst_ir_rx|Add0~10 ;
wire \inst_ir_rx|Add0~1_sumout ;
wire \inst_ir_rx|rx_cnt_tick[1]_OTERM263 ;
wire \inst_ir_rx|Add0~2 ;
wire \inst_ir_rx|Add0~6 ;
wire \inst_ir_rx|Add0~21_sumout ;
wire \inst_ir_rx|rx_cnt_tick[3]_OTERM253 ;
wire \inst_ir_rx|Add0~22 ;
wire \inst_ir_rx|Add0~25_sumout ;
wire \inst_ir_rx|rx_cnt_tick[4]_OTERM251 ;
wire \inst_ir_rx|Add0~26 ;
wire \inst_ir_rx|Add0~29_sumout ;
wire \inst_ir_rx|rx_cnt_tick[5]_OTERM249 ;
wire \inst_ir_rx|Add0~30 ;
wire \inst_ir_rx|Add0~41_sumout ;
wire \inst_ir_rx|rx_cnt_tick[6]_OTERM243 ;
wire \inst_ir_rx|Add0~42 ;
wire \inst_ir_rx|Add0~17_sumout ;
wire \inst_ir_rx|rx_cnt_tick[7]_OTERM255 ;
wire \inst_ir_rx|always2~11_combout ;
wire \inst_ir_rx|always2~9_combout ;
wire \inst_ir_rx|Add0~18 ;
wire \inst_ir_rx|Add0~13_sumout ;
wire \inst_ir_rx|rx_cnt_tick[8]_OTERM257 ;
wire \inst_ir_rx|Add0~14 ;
wire \inst_ir_rx|Add0~33_sumout ;
wire \inst_ir_rx|rx_cnt_tick[9]_OTERM247 ;
wire \inst_ir_rx|Add0~34 ;
wire \inst_ir_rx|Add0~37_sumout ;
wire \inst_ir_rx|rx_cnt_tick[10]_OTERM245 ;
wire \inst_ir_rx|Add0~38 ;
wire \inst_ir_rx|Add0~45_sumout ;
wire \inst_ir_rx|rx_cnt_tick[11]_OTERM241 ;
wire \inst_ir_rx|Add0~46 ;
wire \inst_ir_rx|Add0~49_sumout ;
wire \inst_ir_rx|rx_cnt_tick[12]_OTERM239 ;
wire \inst_ir_rx|Add0~50 ;
wire \inst_ir_rx|Add0~57_sumout ;
wire \inst_ir_rx|rx_cnt_tick[13]_OTERM235 ;
wire \inst_ir_rx|Add0~58 ;
wire \inst_ir_rx|Add0~53_sumout ;
wire \inst_ir_rx|rx_cnt_tick[14]_OTERM237 ;
wire \inst_ir_rx|rx_cnt_tick[14]~DUPLICATE_q ;
wire \inst_ir_rx|rx_cnt_tick[10]~DUPLICATE_q ;
wire \inst_ir_rx|always2~10_combout ;
wire \inst_ir_rx|always2~12_combout ;
wire \inst_ir_rx|always2~8_combout ;
wire \inst_ir_rx|always2~13_combout ;
wire \inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205 ;
wire \inst_ir_rx|LessThan6~1_combout ;
wire \inst_ir_rx|LessThan6~0_combout ;
wire \inst_ir_rx|always2~0_combout ;
wire \inst_ir_rx|always2~3_combout ;
wire \inst_ir_rx|always2~1_combout ;
wire \inst_ir_rx|always2~2_combout ;
wire \inst_ir_rx|always2~4_combout ;
wire \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM209 ;
wire \inst_ir_rx|rx_cnt_bit[5]~1_combout ;
wire \inst_ir_rx|rx_cnt_bit[3]_OTERM229 ;
wire \inst_ir_rx|Add1~3_combout ;
wire \inst_ir_rx|rx_cnt_bit[4]_OTERM232 ;
wire \inst_ir_rx|Add1~2_combout ;
wire \inst_ir_rx|rx_cnt_bit[5]_OTERM265 ;
wire \inst_ir_rx|always2~7_combout ;
wire \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM211 ;
wire \inst_ir_rx|rx_current_state.FRAME_CAPTURE_OTERM223 ;
wire \inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201 ;
wire \inst_ir_rx|Selector3~0_combout ;
wire \inst_ir_rx|Selector4~1_combout ;
wire \inst_ir_rx|rx_current_state.IDLE_OTERM189 ;
wire \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM207 ;
wire \inst_ir_rx|Selector4~2_combout ;
wire \inst_ir_rx|LessThan8~0_combout ;
wire \inst_ir_rx|always2~5_combout ;
wire \inst_ir_rx|always2~6_combout ;
wire \inst_ir_rx|rx_current_state.DATA_CHECK_OTERM225 ;
wire \inst_ir_rx|rx_next_state.DATA_CHECK~0_combout ;
wire \inst_ir_rx|Selector5~0_combout ;
wire \inst_ir_rx|rx_dataIn_lag~q ;
wire \inst_ir_rx|rx_cnt_bit_flag~0_combout ;
wire \inst_ir_rx|Selector5~1_combout ;
wire \inst_ir_rx|Add0~5_sumout ;
wire \inst_ir_rx|rx_cnt_tick[2]_OTERM261 ;
wire \inst_ir_rx|always2~14_combout ;
wire \inst_ir_rx|always2~16_combout ;
wire \inst_ir_rx|always2~15_combout ;
wire \inst_ir_rx|always2~17_combout ;
wire \inst_ir_rx|always2~18_combout ;
wire \inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM203 ;
wire \inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201~DUPLICATE_q ;
wire \inst_ir_rx|Selector2~0_combout ;
wire \inst_ir_rx|Selector0~0_combout ;
wire \inst_ir_rx|rx_current_state.IDLE_OTERM191 ;
wire \inst_ir_rx|Selector0~1_combout ;
wire \inst_ir_rx|rx_current_state.IDLE_OTERM193 ;
wire \inst_ir_rx|Selector0~2_combout ;
wire \inst_ir_rx|rx_current_state.IDLE_OTERM195 ;
wire \inst_ir_rx|Selector0~3_combout ;
wire \inst_ir_rx|rx_cnt_bit[0]_OTERM227 ;
wire \inst_ir_rx|rx_cnt_bit[1]_OTERM268 ;
wire \inst_ir_rx|rx_cnt_bit[2]_OTERM271 ;
wire \inst_ir_rx|Decoder0~9_combout ;
wire \inst_ir_rx|rx_frame[20]_OTERM139 ;
wire \inst_ir_rx|rx_frame[13]_OTERM161 ;
wire \inst_ir_rx|Decoder0~11_combout ;
wire \inst_ir_rx|rx_frame[5]_OTERM119 ;
wire \inst_ir_rx|always1~0_combout ;
wire \inst_ir_rx|always1~1_combout ;
wire \inst_ir_rx|rx_frame[13]_OTERM163 ;
wire \inst_ir_rx|always1~2_combout ;
wire \inst_ir_rx|Selector4~0_combout ;
wire \inst_ir_rx|LessThan6~2_combout ;
wire \inst_ir_rx|Decoder0~5_combout ;
wire \inst_ir_rx|rx_frame[13]_OTERM165 ;
wire \inst_ir_rx|rx_frame[3]_OTERM185 ;
wire \inst_ir_rx|rx_frame~19_combout ;
wire \inst_ir_rx|Decoder0~1_combout ;
wire \inst_ir_rx|Decoder0~10_combout ;
wire \inst_ir_rx|rx_frame[5]_OTERM117 ;
wire \inst_ir_rx|rx_frame[14]_OTERM95 ;
wire \inst_ir_rx|rx_frame[14]_OTERM97 ;
wire \inst_ir_rx|rx_frame[1]_OTERM125 ;
wire \inst_ir_rx|rx_frame~17_combout ;
wire \inst_ir_rx|rx_frame[2]_OTERM123 ;
wire \inst_ir_rx|Decoder0~2_combout ;
wire \inst_ir_rx|rx_frame[14]_OTERM101 ;
wire \inst_ir_rx|rx_frame[14]_OTERM99 ;
wire \inst_ir_rx|rx_frame[15]_OTERM87 ;
wire \inst_ir_rx|rx_frame~18_combout ;
wire \inst_ir_rx|Decoder0~0_combout ;
wire \inst_ir_rx|rx_frame[15]_OTERM89 ;
wire \inst_ir_rx|rx_frame[0]_OTERM157 ;
wire \inst_ir_rx|rx_frame~0_combout ;
wire \inst_hex0|WideOr6~0_combout ;
wire \inst_ir_rx|Decoder0~7_combout ;
wire \inst_ir_rx|rx_frame[23]_OTERM215 ;
wire \inst_ir_rx|Decoder0~6_combout ;
wire \inst_ir_rx|rx_frame[10]_OTERM107 ;
wire \inst_ir_rx|rx_frame[25]_OTERM221 ;
wire \inst_ir_rx|rx_frame~3_combout ;
wire \inst_ir_rx|rx_frame[17]_OTERM151 ;
wire \inst_ir_rx|Decoder0~8_combout ;
wire \inst_ir_rx|rx_frame[15]_OTERM91 ;
wire \inst_ir_rx|rx_frame~4_combout ;
wire \inst_ir_rx|Equal1~0_combout ;
wire \inst_ir_rx|Decoder0~3_combout ;
wire \inst_ir_rx|rx_frame[22]_OTERM129 ;
wire \inst_ir_rx|rx_frame[16]_OTERM153 ;
wire \inst_ir_rx|rx_frame~2_combout ;
wire \inst_ir_rx|rx_frame[24]_OTERM155 ;
wire \inst_ir_rx|Decoder0~4_combout ;
wire \inst_ir_rx|rx_frame[8]_OTERM111 ;
wire \inst_ir_rx|rx_frame~1_combout ;
wire \inst_ir_rx|rx_frame[29]_OTERM135 ;
wire \inst_ir_rx|rx_frame~11_combout ;
wire \inst_ir_rx|rx_frame[22]_OTERM127 ;
wire \inst_ir_rx|rx_frame~14_combout ;
wire \inst_ir_rx|rx_frame[7]_OTERM179 ;
wire \inst_ir_rx|rx_frame[7]_OTERM181 ;
wire \inst_ir_rx|rx_frame[31]_OTERM219 ;
wire \inst_ir_rx|rx_frame[31]_OTERM217 ;
wire \inst_ir_rx|rx_frame~15_combout ;
wire \inst_ir_rx|rx_frame[30]_OTERM131 ;
wire \inst_ir_rx|rx_frame~13_combout ;
wire \inst_ir_rx|rx_frame[23]_OTERM213 ;
wire \inst_ir_rx|rx_frame~16_combout ;
wire \inst_ir_rx|rx_frame[21]_OTERM133 ;
wire \inst_ir_rx|rx_frame~12_combout ;
wire \inst_ir_rx|done~1_combout ;
wire \inst_ir_rx|rx_frame[28]_OTERM141 ;
wire \inst_ir_rx|rx_frame~9_combout ;
wire \inst_ir_rx|rx_frame[26]_OTERM149 ;
wire \inst_ir_rx|rx_frame~5_combout ;
wire \inst_ir_rx|rx_frame[27]_OTERM145 ;
wire \inst_ir_rx|rx_frame~7_combout ;
wire \inst_ir_rx|rx_frame[20]_OTERM137 ;
wire \inst_ir_rx|rx_frame[20]_OTERM139~DUPLICATE_q ;
wire \inst_ir_rx|rx_frame~10_combout ;
wire \inst_ir_rx|rx_frame[18]_OTERM147 ;
wire \inst_ir_rx|rx_frame~6_combout ;
wire \inst_ir_rx|rx_frame[19]_OTERM143 ;
wire \inst_ir_rx|rx_frame~8_combout ;
wire \inst_ir_rx|done~0_combout ;
wire \inst_ir_rx|done~2_combout ;
wire \inst_hex0|WideOr6~0_OTERM71 ;
wire \inst_hex0|WideOr5~0_combout ;
wire \inst_hex0|WideOr5~0_OTERM73 ;
wire \inst_hex0|WideOr4~0_combout ;
wire \inst_hex0|WideOr4~0_OTERM75 ;
wire \inst_hex0|WideOr3~0_combout ;
wire \inst_hex0|WideOr3~0_OTERM77 ;
wire \inst_hex0|WideOr2~0_combout ;
wire \inst_hex0|WideOr2~0_OTERM79 ;
wire \inst_hex0|WideOr1~0_combout ;
wire \inst_hex0|WideOr1~0_OTERM81 ;
wire \inst_hex0|WideOr0~0_combout ;
wire \inst_hex0|WideOr0~0_OTERM83 ;
wire \inst_ir_rx|rx_frame[4]_OTERM121 ;
wire \inst_ir_rx|rx_frame~20_combout ;
wire \inst_ir_rx|rx_frame[5]_OTERM115 ;
wire \inst_ir_rx|rx_frame~21_combout ;
wire \inst_ir_rx|rx_frame[6]_OTERM113 ;
wire \inst_ir_rx|rx_frame~22_combout ;
wire \inst_ir_rx|Decoder0~12_combout ;
wire \inst_ir_rx|rx_frame[7]_OTERM183 ;
wire \inst_ir_rx|rx_frame[7]_OTERM177 ;
wire \inst_ir_rx|rx_frame~23_combout ;
wire \inst_hex1|WideOr6~0_combout ;
wire \inst_hex1|WideOr6~0_OTERM57 ;
wire \inst_hex1|WideOr5~0_combout ;
wire \inst_hex1|WideOr5~0_OTERM59 ;
wire \inst_hex1|WideOr4~0_combout ;
wire \inst_hex1|WideOr4~0_OTERM61 ;
wire \inst_hex1|WideOr3~0_combout ;
wire \inst_hex1|WideOr3~0_OTERM63 ;
wire \inst_hex1|WideOr2~0_combout ;
wire \inst_hex1|WideOr2~0_OTERM65 ;
wire \inst_hex1|WideOr1~0_combout ;
wire \inst_hex1|WideOr1~0_OTERM67 ;
wire \inst_hex1|WideOr0~0_combout ;
wire \inst_hex1|WideOr0~0_OTERM69 ;
wire \inst_hex2|WideOr6~0_combout ;
wire \inst_hex2|WideOr6~0_OTERM43 ;
wire \inst_hex2|WideOr5~0_combout ;
wire \inst_hex2|WideOr5~0_OTERM45 ;
wire \inst_hex2|WideOr4~0_combout ;
wire \inst_hex2|WideOr4~0_OTERM47 ;
wire \inst_hex2|WideOr3~0_combout ;
wire \inst_hex2|WideOr3~0_OTERM49 ;
wire \inst_hex2|WideOr2~0_combout ;
wire \inst_hex2|WideOr2~0_OTERM51 ;
wire \inst_hex2|WideOr1~0_combout ;
wire \inst_hex2|WideOr1~0_OTERM53 ;
wire \inst_hex2|WideOr0~0_combout ;
wire \inst_hex2|WideOr0~0_OTERM55 ;
wire \inst_hex3|WideOr6~0_combout ;
wire \inst_hex3|WideOr6~0_OTERM29 ;
wire \inst_hex3|WideOr5~0_combout ;
wire \inst_hex3|WideOr5~0_OTERM31 ;
wire \inst_hex3|WideOr4~0_combout ;
wire \inst_hex3|WideOr4~0_OTERM33 ;
wire \inst_hex3|WideOr3~0_combout ;
wire \inst_hex3|WideOr3~0_OTERM35 ;
wire \inst_hex3|WideOr2~0_combout ;
wire \inst_hex3|WideOr2~0_OTERM37 ;
wire \inst_hex3|WideOr1~0_combout ;
wire \inst_hex3|WideOr1~0_OTERM39 ;
wire \inst_hex3|WideOr0~0_combout ;
wire \inst_hex3|WideOr0~0_OTERM41 ;
wire \inst_hex4|WideOr6~0_combout ;
wire \inst_hex4|WideOr6~0_OTERM15 ;
wire \inst_hex4|WideOr5~0_combout ;
wire \inst_hex4|WideOr5~0_OTERM17 ;
wire \inst_hex4|WideOr4~0_combout ;
wire \inst_hex4|WideOr4~0_OTERM19 ;
wire \inst_hex4|WideOr3~0_combout ;
wire \inst_hex4|WideOr3~0_OTERM21 ;
wire \inst_hex4|WideOr2~0_combout ;
wire \inst_hex4|WideOr2~0_OTERM23 ;
wire \inst_hex4|WideOr1~0_combout ;
wire \inst_hex4|WideOr1~0_OTERM25 ;
wire \inst_hex4|WideOr0~0_combout ;
wire \inst_hex4|WideOr0~0_OTERM27 ;
wire \inst_hex5|WideOr6~0_combout ;
wire \inst_hex5|WideOr6~0_OTERM1 ;
wire \inst_hex5|WideOr5~0_combout ;
wire \inst_hex5|WideOr5~0_OTERM3 ;
wire \inst_hex5|WideOr4~0_combout ;
wire \inst_hex5|WideOr4~0_OTERM5 ;
wire \inst_hex5|WideOr3~0_combout ;
wire \inst_hex5|WideOr3~0_OTERM7 ;
wire \inst_hex5|WideOr2~0_combout ;
wire \inst_hex5|WideOr2~0_OTERM9 ;
wire \inst_hex5|WideOr1~0_combout ;
wire \inst_hex5|WideOr1~0_OTERM11 ;
wire \inst_hex5|WideOr0~0_combout ;
wire \inst_hex5|WideOr0~0_OTERM13 ;
wire \inst_ir_rx|rx_frame[8]_OTERM109 ;
wire \inst_ir_rx|rx_frame~24_combout ;
wire \inst_ir_rx|rx_frame[9]_OTERM173 ;
wire \inst_ir_rx|Decoder0~13_combout ;
wire \inst_ir_rx|rx_frame[9]_OTERM175 ;
wire \inst_ir_rx|rx_frame~25_combout ;
wire \inst_ir_rx|rx_frame[10]_OTERM105 ;
wire \inst_ir_rx|rx_frame~26_combout ;
wire \inst_ir_rx|Decoder0~14_combout ;
wire \inst_ir_rx|rx_frame[11]_OTERM171 ;
wire \inst_ir_rx|rx_frame[11]_OTERM169 ;
wire \inst_ir_rx|rx_frame~27_combout ;
wire \inst_ir_rx|rx_frame[12]_OTERM103 ;
wire \inst_ir_rx|rx_frame~28_combout ;
wire \inst_ir_rx|rx_frame[13]_OTERM159 ;
wire \inst_ir_rx|Decoder0~15_combout ;
wire \inst_ir_rx|rx_frame[13]_OTERM167 ;
wire \inst_ir_rx|rx_frame~29_combout ;
wire \inst_ir_rx|rx_frame[14]_OTERM93 ;
wire \inst_ir_rx|rx_frame~30_combout ;
wire \inst_ir_rx|rx_frame[15]_OTERM85 ;
wire \inst_ir_rx|rx_frame~31_combout ;
wire \inst_ir_rx|o_rx_valid~q ;
wire [5:0] \inst_ir_rx|rx_cnt_bit ;
wire [14:0] \inst_ir_rx|rx_cnt_tick ;
wire [7:0] \inst_clock_dividor|cnt ;
wire [31:0] \inst_ir_rx|o_rx_frame ;


// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\inst_hex0|WideOr6~0_OTERM71 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\inst_hex0|WideOr5~0_OTERM73 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\inst_hex0|WideOr4~0_OTERM75 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\inst_hex0|WideOr3~0_OTERM77 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\inst_hex0|WideOr2~0_OTERM79 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\inst_hex0|WideOr1~0_OTERM81 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \HEX0[6]~output (
	.i(\inst_hex0|WideOr0~0_OTERM83 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\inst_hex1|WideOr6~0_OTERM57 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\inst_hex1|WideOr5~0_OTERM59 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\inst_hex1|WideOr4~0_OTERM61 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\inst_hex1|WideOr3~0_OTERM63 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\inst_hex1|WideOr2~0_OTERM65 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\inst_hex1|WideOr1~0_OTERM67 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(\inst_hex1|WideOr0~0_OTERM69 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\inst_hex2|WideOr6~0_OTERM43 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\inst_hex2|WideOr5~0_OTERM45 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\inst_hex2|WideOr4~0_OTERM47 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\inst_hex2|WideOr3~0_OTERM49 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\inst_hex2|WideOr2~0_OTERM51 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\inst_hex2|WideOr1~0_OTERM53 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(\inst_hex2|WideOr0~0_OTERM55 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\inst_hex3|WideOr6~0_OTERM29 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\inst_hex3|WideOr5~0_OTERM31 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\inst_hex3|WideOr4~0_OTERM33 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\inst_hex3|WideOr3~0_OTERM35 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\inst_hex3|WideOr2~0_OTERM37 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\inst_hex3|WideOr1~0_OTERM39 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(\inst_hex3|WideOr0~0_OTERM41 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\inst_hex4|WideOr6~0_OTERM15 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\inst_hex4|WideOr5~0_OTERM17 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\inst_hex4|WideOr4~0_OTERM19 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\inst_hex4|WideOr3~0_OTERM21 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\inst_hex4|WideOr2~0_OTERM23 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\inst_hex4|WideOr1~0_OTERM25 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(\inst_hex4|WideOr0~0_OTERM27 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\inst_hex5|WideOr6~0_OTERM1 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\inst_hex5|WideOr5~0_OTERM3 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\inst_hex5|WideOr4~0_OTERM5 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\inst_hex5|WideOr3~0_OTERM7 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\inst_hex5|WideOr2~0_OTERM9 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\inst_hex5|WideOr1~0_OTERM11 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(\inst_hex5|WideOr0~0_OTERM13 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \o_address[0]~output (
	.i(\inst_ir_rx|o_rx_frame [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address[0]),
	.obar());
// synopsys translate_off
defparam \o_address[0]~output .bus_hold = "false";
defparam \o_address[0]~output .open_drain_output = "false";
defparam \o_address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \o_address[1]~output (
	.i(\inst_ir_rx|o_rx_frame [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address[1]),
	.obar());
// synopsys translate_off
defparam \o_address[1]~output .bus_hold = "false";
defparam \o_address[1]~output .open_drain_output = "false";
defparam \o_address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \o_address[2]~output (
	.i(\inst_ir_rx|o_rx_frame [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address[2]),
	.obar());
// synopsys translate_off
defparam \o_address[2]~output .bus_hold = "false";
defparam \o_address[2]~output .open_drain_output = "false";
defparam \o_address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \o_address[3]~output (
	.i(\inst_ir_rx|o_rx_frame [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address[3]),
	.obar());
// synopsys translate_off
defparam \o_address[3]~output .bus_hold = "false";
defparam \o_address[3]~output .open_drain_output = "false";
defparam \o_address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \o_address[4]~output (
	.i(\inst_ir_rx|o_rx_frame [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address[4]),
	.obar());
// synopsys translate_off
defparam \o_address[4]~output .bus_hold = "false";
defparam \o_address[4]~output .open_drain_output = "false";
defparam \o_address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \o_address[5]~output (
	.i(\inst_ir_rx|o_rx_frame [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address[5]),
	.obar());
// synopsys translate_off
defparam \o_address[5]~output .bus_hold = "false";
defparam \o_address[5]~output .open_drain_output = "false";
defparam \o_address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \o_address[6]~output (
	.i(\inst_ir_rx|o_rx_frame [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address[6]),
	.obar());
// synopsys translate_off
defparam \o_address[6]~output .bus_hold = "false";
defparam \o_address[6]~output .open_drain_output = "false";
defparam \o_address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \o_address[7]~output (
	.i(\inst_ir_rx|o_rx_frame [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address[7]),
	.obar());
// synopsys translate_off
defparam \o_address[7]~output .bus_hold = "false";
defparam \o_address[7]~output .open_drain_output = "false";
defparam \o_address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \o_address_bar[0]~output (
	.i(\inst_ir_rx|o_rx_frame [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address_bar[0]),
	.obar());
// synopsys translate_off
defparam \o_address_bar[0]~output .bus_hold = "false";
defparam \o_address_bar[0]~output .open_drain_output = "false";
defparam \o_address_bar[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \o_address_bar[1]~output (
	.i(\inst_ir_rx|o_rx_frame [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address_bar[1]),
	.obar());
// synopsys translate_off
defparam \o_address_bar[1]~output .bus_hold = "false";
defparam \o_address_bar[1]~output .open_drain_output = "false";
defparam \o_address_bar[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \o_address_bar[2]~output (
	.i(\inst_ir_rx|o_rx_frame [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address_bar[2]),
	.obar());
// synopsys translate_off
defparam \o_address_bar[2]~output .bus_hold = "false";
defparam \o_address_bar[2]~output .open_drain_output = "false";
defparam \o_address_bar[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \o_address_bar[3]~output (
	.i(\inst_ir_rx|o_rx_frame [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address_bar[3]),
	.obar());
// synopsys translate_off
defparam \o_address_bar[3]~output .bus_hold = "false";
defparam \o_address_bar[3]~output .open_drain_output = "false";
defparam \o_address_bar[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \o_address_bar[4]~output (
	.i(\inst_ir_rx|o_rx_frame [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address_bar[4]),
	.obar());
// synopsys translate_off
defparam \o_address_bar[4]~output .bus_hold = "false";
defparam \o_address_bar[4]~output .open_drain_output = "false";
defparam \o_address_bar[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \o_address_bar[5]~output (
	.i(\inst_ir_rx|o_rx_frame [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address_bar[5]),
	.obar());
// synopsys translate_off
defparam \o_address_bar[5]~output .bus_hold = "false";
defparam \o_address_bar[5]~output .open_drain_output = "false";
defparam \o_address_bar[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \o_address_bar[6]~output (
	.i(\inst_ir_rx|o_rx_frame [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address_bar[6]),
	.obar());
// synopsys translate_off
defparam \o_address_bar[6]~output .bus_hold = "false";
defparam \o_address_bar[6]~output .open_drain_output = "false";
defparam \o_address_bar[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \o_address_bar[7]~output (
	.i(\inst_ir_rx|o_rx_frame [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_address_bar[7]),
	.obar());
// synopsys translate_off
defparam \o_address_bar[7]~output .bus_hold = "false";
defparam \o_address_bar[7]~output .open_drain_output = "false";
defparam \o_address_bar[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \o_command[0]~output (
	.i(\inst_ir_rx|o_rx_frame [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command[0]),
	.obar());
// synopsys translate_off
defparam \o_command[0]~output .bus_hold = "false";
defparam \o_command[0]~output .open_drain_output = "false";
defparam \o_command[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \o_command[1]~output (
	.i(\inst_ir_rx|o_rx_frame [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command[1]),
	.obar());
// synopsys translate_off
defparam \o_command[1]~output .bus_hold = "false";
defparam \o_command[1]~output .open_drain_output = "false";
defparam \o_command[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \o_command[2]~output (
	.i(\inst_ir_rx|o_rx_frame [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command[2]),
	.obar());
// synopsys translate_off
defparam \o_command[2]~output .bus_hold = "false";
defparam \o_command[2]~output .open_drain_output = "false";
defparam \o_command[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \o_command[3]~output (
	.i(\inst_ir_rx|o_rx_frame [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command[3]),
	.obar());
// synopsys translate_off
defparam \o_command[3]~output .bus_hold = "false";
defparam \o_command[3]~output .open_drain_output = "false";
defparam \o_command[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \o_command[4]~output (
	.i(\inst_ir_rx|o_rx_frame [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command[4]),
	.obar());
// synopsys translate_off
defparam \o_command[4]~output .bus_hold = "false";
defparam \o_command[4]~output .open_drain_output = "false";
defparam \o_command[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \o_command[5]~output (
	.i(\inst_ir_rx|o_rx_frame [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command[5]),
	.obar());
// synopsys translate_off
defparam \o_command[5]~output .bus_hold = "false";
defparam \o_command[5]~output .open_drain_output = "false";
defparam \o_command[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \o_command[6]~output (
	.i(\inst_ir_rx|o_rx_frame [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command[6]),
	.obar());
// synopsys translate_off
defparam \o_command[6]~output .bus_hold = "false";
defparam \o_command[6]~output .open_drain_output = "false";
defparam \o_command[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \o_command[7]~output (
	.i(\inst_ir_rx|o_rx_frame [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command[7]),
	.obar());
// synopsys translate_off
defparam \o_command[7]~output .bus_hold = "false";
defparam \o_command[7]~output .open_drain_output = "false";
defparam \o_command[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \o_command_bar[0]~output (
	.i(\inst_ir_rx|o_rx_frame [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command_bar[0]),
	.obar());
// synopsys translate_off
defparam \o_command_bar[0]~output .bus_hold = "false";
defparam \o_command_bar[0]~output .open_drain_output = "false";
defparam \o_command_bar[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \o_command_bar[1]~output (
	.i(\inst_ir_rx|o_rx_frame [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command_bar[1]),
	.obar());
// synopsys translate_off
defparam \o_command_bar[1]~output .bus_hold = "false";
defparam \o_command_bar[1]~output .open_drain_output = "false";
defparam \o_command_bar[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \o_command_bar[2]~output (
	.i(\inst_ir_rx|o_rx_frame [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command_bar[2]),
	.obar());
// synopsys translate_off
defparam \o_command_bar[2]~output .bus_hold = "false";
defparam \o_command_bar[2]~output .open_drain_output = "false";
defparam \o_command_bar[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \o_command_bar[3]~output (
	.i(\inst_ir_rx|o_rx_frame [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command_bar[3]),
	.obar());
// synopsys translate_off
defparam \o_command_bar[3]~output .bus_hold = "false";
defparam \o_command_bar[3]~output .open_drain_output = "false";
defparam \o_command_bar[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \o_command_bar[4]~output (
	.i(\inst_ir_rx|o_rx_frame [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command_bar[4]),
	.obar());
// synopsys translate_off
defparam \o_command_bar[4]~output .bus_hold = "false";
defparam \o_command_bar[4]~output .open_drain_output = "false";
defparam \o_command_bar[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \o_command_bar[5]~output (
	.i(\inst_ir_rx|o_rx_frame [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command_bar[5]),
	.obar());
// synopsys translate_off
defparam \o_command_bar[5]~output .bus_hold = "false";
defparam \o_command_bar[5]~output .open_drain_output = "false";
defparam \o_command_bar[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \o_command_bar[6]~output (
	.i(\inst_ir_rx|o_rx_frame [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command_bar[6]),
	.obar());
// synopsys translate_off
defparam \o_command_bar[6]~output .bus_hold = "false";
defparam \o_command_bar[6]~output .open_drain_output = "false";
defparam \o_command_bar[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \o_command_bar[7]~output (
	.i(\inst_ir_rx|o_rx_frame [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_command_bar[7]),
	.obar());
// synopsys translate_off
defparam \o_command_bar[7]~output .bus_hold = "false";
defparam \o_command_bar[7]~output .open_drain_output = "false";
defparam \o_command_bar[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \o_valid~output (
	.i(\inst_ir_rx|o_rx_valid~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_valid),
	.obar());
// synopsys translate_off
defparam \o_valid~output .bus_hold = "false";
defparam \o_valid~output .open_drain_output = "false";
defparam \o_valid~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N0
cyclonev_lcell_comb \inst_clock_dividor|Add0~25 (
// Equation(s):
// \inst_clock_dividor|Add0~25_sumout  = SUM(( \inst_clock_dividor|cnt [0] ) + ( VCC ) + ( !VCC ))
// \inst_clock_dividor|Add0~26  = CARRY(( \inst_clock_dividor|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_clock_dividor|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_clock_dividor|Add0~25_sumout ),
	.cout(\inst_clock_dividor|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst_clock_dividor|Add0~25 .extended_lut = "off";
defparam \inst_clock_dividor|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \inst_clock_dividor|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N15
cyclonev_lcell_comb \inst_clock_dividor|Add0~1 (
// Equation(s):
// \inst_clock_dividor|Add0~1_sumout  = SUM(( \inst_clock_dividor|cnt [5] ) + ( GND ) + ( \inst_clock_dividor|Add0~6  ))
// \inst_clock_dividor|Add0~2  = CARRY(( \inst_clock_dividor|cnt [5] ) + ( GND ) + ( \inst_clock_dividor|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_clock_dividor|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_clock_dividor|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_clock_dividor|Add0~1_sumout ),
	.cout(\inst_clock_dividor|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst_clock_dividor|Add0~1 .extended_lut = "off";
defparam \inst_clock_dividor|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst_clock_dividor|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N18
cyclonev_lcell_comb \inst_clock_dividor|Add0~29 (
// Equation(s):
// \inst_clock_dividor|Add0~29_sumout  = SUM(( \inst_clock_dividor|cnt [6] ) + ( GND ) + ( \inst_clock_dividor|Add0~2  ))
// \inst_clock_dividor|Add0~30  = CARRY(( \inst_clock_dividor|cnt [6] ) + ( GND ) + ( \inst_clock_dividor|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_clock_dividor|cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_clock_dividor|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_clock_dividor|Add0~29_sumout ),
	.cout(\inst_clock_dividor|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst_clock_dividor|Add0~29 .extended_lut = "off";
defparam \inst_clock_dividor|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst_clock_dividor|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N19
dffeas \inst_clock_dividor|cnt[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst_clock_dividor|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_clock_dividor|cnt[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_clock_dividor|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_clock_dividor|cnt[6] .is_wysiwyg = "true";
defparam \inst_clock_dividor|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N21
cyclonev_lcell_comb \inst_clock_dividor|Add0~9 (
// Equation(s):
// \inst_clock_dividor|Add0~9_sumout  = SUM(( \inst_clock_dividor|cnt [7] ) + ( GND ) + ( \inst_clock_dividor|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_clock_dividor|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_clock_dividor|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_clock_dividor|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_clock_dividor|Add0~9 .extended_lut = "off";
defparam \inst_clock_dividor|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst_clock_dividor|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N23
dffeas \inst_clock_dividor|cnt[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst_clock_dividor|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_clock_dividor|cnt[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_clock_dividor|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_clock_dividor|cnt[7] .is_wysiwyg = "true";
defparam \inst_clock_dividor|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N24
cyclonev_lcell_comb \inst_clock_dividor|Equal0~0 (
// Equation(s):
// \inst_clock_dividor|Equal0~0_combout  = ( !\inst_clock_dividor|cnt [0] & ( (\inst_clock_dividor|cnt [3] & (!\inst_clock_dividor|cnt [2] & (!\inst_clock_dividor|cnt [1] & !\inst_clock_dividor|cnt [6]))) ) )

	.dataa(!\inst_clock_dividor|cnt [3]),
	.datab(!\inst_clock_dividor|cnt [2]),
	.datac(!\inst_clock_dividor|cnt [1]),
	.datad(!\inst_clock_dividor|cnt [6]),
	.datae(gnd),
	.dataf(!\inst_clock_dividor|cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_clock_dividor|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_clock_dividor|Equal0~0 .extended_lut = "off";
defparam \inst_clock_dividor|Equal0~0 .lut_mask = 64'h4000400000000000;
defparam \inst_clock_dividor|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y4_N14
dffeas \inst_clock_dividor|cnt[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst_clock_dividor|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_clock_dividor|cnt[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_clock_dividor|cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_clock_dividor|cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_clock_dividor|cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N42
cyclonev_lcell_comb \inst_clock_dividor|cnt[3]~0 (
// Equation(s):
// \inst_clock_dividor|cnt[3]~0_combout  = ( \rst_n~input_o  & ( \inst_clock_dividor|cnt[4]~DUPLICATE_q  & ( (!\inst_clock_dividor|cnt [7] & (!\inst_clock_dividor|cnt [5] & \inst_clock_dividor|Equal0~0_combout )) ) ) ) # ( !\rst_n~input_o  & ( 
// \inst_clock_dividor|cnt[4]~DUPLICATE_q  ) ) # ( !\rst_n~input_o  & ( !\inst_clock_dividor|cnt[4]~DUPLICATE_q  ) )

	.dataa(!\inst_clock_dividor|cnt [7]),
	.datab(!\inst_clock_dividor|cnt [5]),
	.datac(!\inst_clock_dividor|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\rst_n~input_o ),
	.dataf(!\inst_clock_dividor|cnt[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_clock_dividor|cnt[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_clock_dividor|cnt[3]~0 .extended_lut = "off";
defparam \inst_clock_dividor|cnt[3]~0 .lut_mask = 64'hFFFF0000FFFF0808;
defparam \inst_clock_dividor|cnt[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N1
dffeas \inst_clock_dividor|cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst_clock_dividor|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_clock_dividor|cnt[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_clock_dividor|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_clock_dividor|cnt[0] .is_wysiwyg = "true";
defparam \inst_clock_dividor|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N3
cyclonev_lcell_comb \inst_clock_dividor|Add0~21 (
// Equation(s):
// \inst_clock_dividor|Add0~21_sumout  = SUM(( \inst_clock_dividor|cnt [1] ) + ( GND ) + ( \inst_clock_dividor|Add0~26  ))
// \inst_clock_dividor|Add0~22  = CARRY(( \inst_clock_dividor|cnt [1] ) + ( GND ) + ( \inst_clock_dividor|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_clock_dividor|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_clock_dividor|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_clock_dividor|Add0~21_sumout ),
	.cout(\inst_clock_dividor|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst_clock_dividor|Add0~21 .extended_lut = "off";
defparam \inst_clock_dividor|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst_clock_dividor|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N4
dffeas \inst_clock_dividor|cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst_clock_dividor|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_clock_dividor|cnt[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_clock_dividor|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_clock_dividor|cnt[1] .is_wysiwyg = "true";
defparam \inst_clock_dividor|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N6
cyclonev_lcell_comb \inst_clock_dividor|Add0~17 (
// Equation(s):
// \inst_clock_dividor|Add0~17_sumout  = SUM(( \inst_clock_dividor|cnt [2] ) + ( GND ) + ( \inst_clock_dividor|Add0~22  ))
// \inst_clock_dividor|Add0~18  = CARRY(( \inst_clock_dividor|cnt [2] ) + ( GND ) + ( \inst_clock_dividor|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_clock_dividor|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_clock_dividor|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_clock_dividor|Add0~17_sumout ),
	.cout(\inst_clock_dividor|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst_clock_dividor|Add0~17 .extended_lut = "off";
defparam \inst_clock_dividor|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst_clock_dividor|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N7
dffeas \inst_clock_dividor|cnt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst_clock_dividor|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_clock_dividor|cnt[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_clock_dividor|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_clock_dividor|cnt[2] .is_wysiwyg = "true";
defparam \inst_clock_dividor|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N9
cyclonev_lcell_comb \inst_clock_dividor|Add0~13 (
// Equation(s):
// \inst_clock_dividor|Add0~13_sumout  = SUM(( \inst_clock_dividor|cnt [3] ) + ( GND ) + ( \inst_clock_dividor|Add0~18  ))
// \inst_clock_dividor|Add0~14  = CARRY(( \inst_clock_dividor|cnt [3] ) + ( GND ) + ( \inst_clock_dividor|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_clock_dividor|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_clock_dividor|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_clock_dividor|Add0~13_sumout ),
	.cout(\inst_clock_dividor|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst_clock_dividor|Add0~13 .extended_lut = "off";
defparam \inst_clock_dividor|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst_clock_dividor|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N11
dffeas \inst_clock_dividor|cnt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst_clock_dividor|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_clock_dividor|cnt[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_clock_dividor|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_clock_dividor|cnt[3] .is_wysiwyg = "true";
defparam \inst_clock_dividor|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N12
cyclonev_lcell_comb \inst_clock_dividor|Add0~5 (
// Equation(s):
// \inst_clock_dividor|Add0~5_sumout  = SUM(( \inst_clock_dividor|cnt [4] ) + ( GND ) + ( \inst_clock_dividor|Add0~14  ))
// \inst_clock_dividor|Add0~6  = CARRY(( \inst_clock_dividor|cnt [4] ) + ( GND ) + ( \inst_clock_dividor|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_clock_dividor|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_clock_dividor|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_clock_dividor|Add0~5_sumout ),
	.cout(\inst_clock_dividor|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst_clock_dividor|Add0~5 .extended_lut = "off";
defparam \inst_clock_dividor|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst_clock_dividor|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N13
dffeas \inst_clock_dividor|cnt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst_clock_dividor|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_clock_dividor|cnt[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_clock_dividor|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_clock_dividor|cnt[4] .is_wysiwyg = "true";
defparam \inst_clock_dividor|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N17
dffeas \inst_clock_dividor|cnt[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst_clock_dividor|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_clock_dividor|cnt[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_clock_dividor|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_clock_dividor|cnt[5] .is_wysiwyg = "true";
defparam \inst_clock_dividor|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N39
cyclonev_lcell_comb \inst_clock_dividor|clk_out~0 (
// Equation(s):
// \inst_clock_dividor|clk_out~0_combout  = ( \inst_clock_dividor|clk_out~q  & ( \inst_clock_dividor|Equal0~0_combout  & ( ((!\inst_clock_dividor|cnt [4]) # (\inst_clock_dividor|cnt [7])) # (\inst_clock_dividor|cnt [5]) ) ) ) # ( 
// !\inst_clock_dividor|clk_out~q  & ( \inst_clock_dividor|Equal0~0_combout  & ( (!\inst_clock_dividor|cnt [5] & (!\inst_clock_dividor|cnt [7] & \inst_clock_dividor|cnt [4])) ) ) ) # ( \inst_clock_dividor|clk_out~q  & ( !\inst_clock_dividor|Equal0~0_combout  
// ) )

	.dataa(gnd),
	.datab(!\inst_clock_dividor|cnt [5]),
	.datac(!\inst_clock_dividor|cnt [7]),
	.datad(!\inst_clock_dividor|cnt [4]),
	.datae(!\inst_clock_dividor|clk_out~q ),
	.dataf(!\inst_clock_dividor|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_clock_dividor|clk_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_clock_dividor|clk_out~0 .extended_lut = "off";
defparam \inst_clock_dividor|clk_out~0 .lut_mask = 64'h0000FFFF00C0FF3F;
defparam \inst_clock_dividor|clk_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y4_N56
dffeas \inst_clock_dividor|clk_out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\inst_clock_dividor|clk_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_clock_dividor|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_clock_dividor|clk_out .is_wysiwyg = "true";
defparam \inst_clock_dividor|clk_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \i_data~input (
	.i(i_data),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data~input_o ));
// synopsys translate_off
defparam \i_data~input .bus_hold = "false";
defparam \i_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N36
cyclonev_lcell_comb \inst_ir_rx|rx_dataIn_lag~0 (
// Equation(s):
// \inst_ir_rx|rx_dataIn_lag~0_combout  = ( !\i_data~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_dataIn_lag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_dataIn_lag~0 .extended_lut = "off";
defparam \inst_ir_rx|rx_dataIn_lag~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst_ir_rx|rx_dataIn_lag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y3_N37
dffeas \inst_ir_rx|rx_dataIn_lag~DUPLICATE (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_dataIn_lag~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_dataIn_lag~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_dataIn_lag~DUPLICATE .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_dataIn_lag~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y3_N17
dffeas \inst_ir_rx|rx_current_state.IDLE_NEW_REG186 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|Selector0~3_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.IDLE_OTERM187 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.IDLE_NEW_REG186 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.IDLE_NEW_REG186 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y3_N1
dffeas \inst_ir_rx|rx_current_state.START_PULSE_CHECK_NEW_REG197 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|Selector1~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.START_PULSE_CHECK_OTERM198 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.START_PULSE_CHECK_NEW_REG197 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.START_PULSE_CHECK_NEW_REG197 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N15
cyclonev_lcell_comb \inst_ir_rx|Selector1~0 (
// Equation(s):
// \inst_ir_rx|Selector1~0_combout  = ( \inst_ir_rx|rx_current_state.START_PULSE_CHECK_OTERM198  & ( \inst_ir_rx|rx_dataIn_lag~DUPLICATE_q  ) ) # ( !\inst_ir_rx|rx_current_state.START_PULSE_CHECK_OTERM198  & ( (\inst_ir_rx|rx_dataIn_lag~DUPLICATE_q  & 
// !\inst_ir_rx|rx_current_state.IDLE_OTERM187 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_dataIn_lag~DUPLICATE_q ),
	.datad(!\inst_ir_rx|rx_current_state.IDLE_OTERM187 ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_current_state.START_PULSE_CHECK_OTERM198 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Selector1~0 .extended_lut = "off";
defparam \inst_ir_rx|Selector1~0 .lut_mask = 64'h0F000F000F0F0F0F;
defparam \inst_ir_rx|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N27
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[0]_NEW258 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[0]_OTERM259  = ( !\inst_ir_rx|rx_cnt_tick [0] & ( !\inst_ir_rx|Selector5~1_combout  ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|Selector5~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[0]_OTERM259 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[0]_NEW258 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[0]_NEW258 .lut_mask = 64'hCCCCCCCC00000000;
defparam \inst_ir_rx|rx_cnt_tick[0]_NEW258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N8
dffeas \inst_ir_rx|rx_cnt_tick[0] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_cnt_tick[0]_OTERM259 ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[0] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N0
cyclonev_lcell_comb \inst_ir_rx|Add0~9 (
// Equation(s):
// \inst_ir_rx|Add0~10  = CARRY(( \inst_ir_rx|rx_cnt_tick [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_cnt_tick [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst_ir_rx|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~9 .extended_lut = "off";
defparam \inst_ir_rx|Add0~9 .lut_mask = 64'h0000000000003333;
defparam \inst_ir_rx|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N3
cyclonev_lcell_comb \inst_ir_rx|Add0~1 (
// Equation(s):
// \inst_ir_rx|Add0~1_sumout  = SUM(( \inst_ir_rx|rx_cnt_tick [1] ) + ( GND ) + ( \inst_ir_rx|Add0~10  ))
// \inst_ir_rx|Add0~2  = CARRY(( \inst_ir_rx|rx_cnt_tick [1] ) + ( GND ) + ( \inst_ir_rx|Add0~10  ))

	.dataa(!\inst_ir_rx|rx_cnt_tick [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_ir_rx|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_ir_rx|Add0~1_sumout ),
	.cout(\inst_ir_rx|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~1 .extended_lut = "off";
defparam \inst_ir_rx|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \inst_ir_rx|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N24
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[1]_NEW262 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[1]_OTERM263  = (!\inst_ir_rx|Selector5~1_combout  & \inst_ir_rx|Add0~1_sumout )

	.dataa(gnd),
	.datab(!\inst_ir_rx|Selector5~1_combout ),
	.datac(!\inst_ir_rx|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[1]_OTERM263 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[1]_NEW262 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[1]_NEW262 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \inst_ir_rx|rx_cnt_tick[1]_NEW262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N25
dffeas \inst_ir_rx|rx_cnt_tick[1] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[1]_OTERM263 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[1] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N6
cyclonev_lcell_comb \inst_ir_rx|Add0~5 (
// Equation(s):
// \inst_ir_rx|Add0~5_sumout  = SUM(( \inst_ir_rx|rx_cnt_tick [2] ) + ( GND ) + ( \inst_ir_rx|Add0~2  ))
// \inst_ir_rx|Add0~6  = CARRY(( \inst_ir_rx|rx_cnt_tick [2] ) + ( GND ) + ( \inst_ir_rx|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_tick [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_ir_rx|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_ir_rx|Add0~5_sumout ),
	.cout(\inst_ir_rx|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~5 .extended_lut = "off";
defparam \inst_ir_rx|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst_ir_rx|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N9
cyclonev_lcell_comb \inst_ir_rx|Add0~21 (
// Equation(s):
// \inst_ir_rx|Add0~21_sumout  = SUM(( \inst_ir_rx|rx_cnt_tick [3] ) + ( GND ) + ( \inst_ir_rx|Add0~6  ))
// \inst_ir_rx|Add0~22  = CARRY(( \inst_ir_rx|rx_cnt_tick [3] ) + ( GND ) + ( \inst_ir_rx|Add0~6  ))

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_cnt_tick [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_ir_rx|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_ir_rx|Add0~21_sumout ),
	.cout(\inst_ir_rx|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~21 .extended_lut = "off";
defparam \inst_ir_rx|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \inst_ir_rx|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N51
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[3]_NEW252 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[3]_OTERM253  = ( !\inst_ir_rx|Selector5~1_combout  & ( \inst_ir_rx|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[3]_OTERM253 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[3]_NEW252 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[3]_NEW252 .lut_mask = 64'h0F0F0F0F00000000;
defparam \inst_ir_rx|rx_cnt_tick[3]_NEW252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y5_N52
dffeas \inst_ir_rx|rx_cnt_tick[3] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[3]_OTERM253 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[3] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N12
cyclonev_lcell_comb \inst_ir_rx|Add0~25 (
// Equation(s):
// \inst_ir_rx|Add0~25_sumout  = SUM(( \inst_ir_rx|rx_cnt_tick [4] ) + ( GND ) + ( \inst_ir_rx|Add0~22  ))
// \inst_ir_rx|Add0~26  = CARRY(( \inst_ir_rx|rx_cnt_tick [4] ) + ( GND ) + ( \inst_ir_rx|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_cnt_tick [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_ir_rx|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_ir_rx|Add0~25_sumout ),
	.cout(\inst_ir_rx|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~25 .extended_lut = "off";
defparam \inst_ir_rx|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst_ir_rx|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N30
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[4]_NEW250 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[4]_OTERM251  = ( \inst_ir_rx|Add0~25_sumout  & ( !\inst_ir_rx|Selector5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|Selector5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[4]_OTERM251 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[4]_NEW250 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[4]_NEW250 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst_ir_rx|rx_cnt_tick[4]_NEW250 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y4_N31
dffeas \inst_ir_rx|rx_cnt_tick[4] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[4]_OTERM251 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[4] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N15
cyclonev_lcell_comb \inst_ir_rx|Add0~29 (
// Equation(s):
// \inst_ir_rx|Add0~29_sumout  = SUM(( \inst_ir_rx|rx_cnt_tick [5] ) + ( GND ) + ( \inst_ir_rx|Add0~26  ))
// \inst_ir_rx|Add0~30  = CARRY(( \inst_ir_rx|rx_cnt_tick [5] ) + ( GND ) + ( \inst_ir_rx|Add0~26  ))

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_cnt_tick [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_ir_rx|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_ir_rx|Add0~29_sumout ),
	.cout(\inst_ir_rx|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~29 .extended_lut = "off";
defparam \inst_ir_rx|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \inst_ir_rx|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N54
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[5]_NEW248 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[5]_OTERM249  = ( !\inst_ir_rx|Selector5~1_combout  & ( \inst_ir_rx|Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|Add0~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[5]_OTERM249 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[5]_NEW248 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[5]_NEW248 .lut_mask = 64'h3333333300000000;
defparam \inst_ir_rx|rx_cnt_tick[5]_NEW248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y5_N55
dffeas \inst_ir_rx|rx_cnt_tick[5] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[5]_OTERM249 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[5] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N18
cyclonev_lcell_comb \inst_ir_rx|Add0~41 (
// Equation(s):
// \inst_ir_rx|Add0~41_sumout  = SUM(( \inst_ir_rx|rx_cnt_tick [6] ) + ( GND ) + ( \inst_ir_rx|Add0~30  ))
// \inst_ir_rx|Add0~42  = CARRY(( \inst_ir_rx|rx_cnt_tick [6] ) + ( GND ) + ( \inst_ir_rx|Add0~30  ))

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_cnt_tick [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_ir_rx|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_ir_rx|Add0~41_sumout ),
	.cout(\inst_ir_rx|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~41 .extended_lut = "off";
defparam \inst_ir_rx|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \inst_ir_rx|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N54
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[6]_NEW242 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[6]_OTERM243  = (!\inst_ir_rx|Selector5~1_combout  & \inst_ir_rx|Add0~41_sumout )

	.dataa(gnd),
	.datab(!\inst_ir_rx|Selector5~1_combout ),
	.datac(!\inst_ir_rx|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[6]_OTERM243 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[6]_NEW242 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[6]_NEW242 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \inst_ir_rx|rx_cnt_tick[6]_NEW242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N55
dffeas \inst_ir_rx|rx_cnt_tick[6] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[6]_OTERM243 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[6] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N21
cyclonev_lcell_comb \inst_ir_rx|Add0~17 (
// Equation(s):
// \inst_ir_rx|Add0~17_sumout  = SUM(( \inst_ir_rx|rx_cnt_tick [7] ) + ( GND ) + ( \inst_ir_rx|Add0~42  ))
// \inst_ir_rx|Add0~18  = CARRY(( \inst_ir_rx|rx_cnt_tick [7] ) + ( GND ) + ( \inst_ir_rx|Add0~42  ))

	.dataa(!\inst_ir_rx|rx_cnt_tick [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_ir_rx|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_ir_rx|Add0~17_sumout ),
	.cout(\inst_ir_rx|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~17 .extended_lut = "off";
defparam \inst_ir_rx|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \inst_ir_rx|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N12
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[7]_NEW254 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[7]_OTERM255  = ( \inst_ir_rx|Add0~17_sumout  & ( !\inst_ir_rx|Selector5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|Selector5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[7]_OTERM255 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[7]_NEW254 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[7]_NEW254 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst_ir_rx|rx_cnt_tick[7]_NEW254 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y4_N13
dffeas \inst_ir_rx|rx_cnt_tick[7] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[7]_OTERM255 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[7] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N6
cyclonev_lcell_comb \inst_ir_rx|always2~11 (
// Equation(s):
// \inst_ir_rx|always2~11_combout  = ( \inst_ir_rx|rx_cnt_tick [3] & ( (\inst_ir_rx|rx_cnt_tick [5] & (\inst_ir_rx|rx_cnt_tick [4] & (\inst_ir_rx|rx_cnt_tick [7] & \inst_ir_rx|rx_cnt_tick [6]))) ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick [5]),
	.datab(!\inst_ir_rx|rx_cnt_tick [4]),
	.datac(!\inst_ir_rx|rx_cnt_tick [7]),
	.datad(!\inst_ir_rx|rx_cnt_tick [6]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~11 .extended_lut = "off";
defparam \inst_ir_rx|always2~11 .lut_mask = 64'h0000000000010001;
defparam \inst_ir_rx|always2~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N9
cyclonev_lcell_comb \inst_ir_rx|always2~9 (
// Equation(s):
// \inst_ir_rx|always2~9_combout  = ( !\inst_ir_rx|rx_cnt_tick [7] & ( (!\inst_ir_rx|rx_cnt_tick [6] & ((!\inst_ir_rx|rx_cnt_tick [5]) # (!\inst_ir_rx|rx_cnt_tick [4]))) ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick [5]),
	.datab(!\inst_ir_rx|rx_cnt_tick [4]),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_cnt_tick [6]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~9 .extended_lut = "off";
defparam \inst_ir_rx|always2~9 .lut_mask = 64'hEE00EE0000000000;
defparam \inst_ir_rx|always2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N24
cyclonev_lcell_comb \inst_ir_rx|Add0~13 (
// Equation(s):
// \inst_ir_rx|Add0~13_sumout  = SUM(( \inst_ir_rx|rx_cnt_tick [8] ) + ( GND ) + ( \inst_ir_rx|Add0~18  ))
// \inst_ir_rx|Add0~14  = CARRY(( \inst_ir_rx|rx_cnt_tick [8] ) + ( GND ) + ( \inst_ir_rx|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_tick [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_ir_rx|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_ir_rx|Add0~13_sumout ),
	.cout(\inst_ir_rx|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~13 .extended_lut = "off";
defparam \inst_ir_rx|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst_ir_rx|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N27
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[8]_NEW256 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[8]_OTERM257  = ( \inst_ir_rx|Add0~13_sumout  & ( !\inst_ir_rx|Selector5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_ir_rx|Selector5~1_combout ),
	.datae(!\inst_ir_rx|Add0~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[8]_OTERM257 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[8]_NEW256 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[8]_NEW256 .lut_mask = 64'h0000FF000000FF00;
defparam \inst_ir_rx|rx_cnt_tick[8]_NEW256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y4_N28
dffeas \inst_ir_rx|rx_cnt_tick[8] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[8]_OTERM257 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[8] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N27
cyclonev_lcell_comb \inst_ir_rx|Add0~33 (
// Equation(s):
// \inst_ir_rx|Add0~33_sumout  = SUM(( \inst_ir_rx|rx_cnt_tick [9] ) + ( GND ) + ( \inst_ir_rx|Add0~14  ))
// \inst_ir_rx|Add0~34  = CARRY(( \inst_ir_rx|rx_cnt_tick [9] ) + ( GND ) + ( \inst_ir_rx|Add0~14  ))

	.dataa(!\inst_ir_rx|rx_cnt_tick [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_ir_rx|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_ir_rx|Add0~33_sumout ),
	.cout(\inst_ir_rx|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~33 .extended_lut = "off";
defparam \inst_ir_rx|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \inst_ir_rx|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N12
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[9]_NEW246 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[9]_OTERM247  = (!\inst_ir_rx|Selector5~1_combout  & \inst_ir_rx|Add0~33_sumout )

	.dataa(gnd),
	.datab(!\inst_ir_rx|Selector5~1_combout ),
	.datac(gnd),
	.datad(!\inst_ir_rx|Add0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[9]_OTERM247 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[9]_NEW246 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[9]_NEW246 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \inst_ir_rx|rx_cnt_tick[9]_NEW246 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N13
dffeas \inst_ir_rx|rx_cnt_tick[9] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[9]_OTERM247 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[9] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N30
cyclonev_lcell_comb \inst_ir_rx|Add0~37 (
// Equation(s):
// \inst_ir_rx|Add0~37_sumout  = SUM(( \inst_ir_rx|rx_cnt_tick [10] ) + ( GND ) + ( \inst_ir_rx|Add0~34  ))
// \inst_ir_rx|Add0~38  = CARRY(( \inst_ir_rx|rx_cnt_tick [10] ) + ( GND ) + ( \inst_ir_rx|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_tick [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_ir_rx|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_ir_rx|Add0~37_sumout ),
	.cout(\inst_ir_rx|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~37 .extended_lut = "off";
defparam \inst_ir_rx|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst_ir_rx|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N27
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[10]_NEW244 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[10]_OTERM245  = (\inst_ir_rx|Add0~37_sumout  & !\inst_ir_rx|Selector5~1_combout )

	.dataa(gnd),
	.datab(!\inst_ir_rx|Add0~37_sumout ),
	.datac(!\inst_ir_rx|Selector5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[10]_OTERM245 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[10]_NEW244 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[10]_NEW244 .lut_mask = 64'h3030303030303030;
defparam \inst_ir_rx|rx_cnt_tick[10]_NEW244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y5_N28
dffeas \inst_ir_rx|rx_cnt_tick[10] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[10]_OTERM245 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[10] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N33
cyclonev_lcell_comb \inst_ir_rx|Add0~45 (
// Equation(s):
// \inst_ir_rx|Add0~45_sumout  = SUM(( \inst_ir_rx|rx_cnt_tick [11] ) + ( GND ) + ( \inst_ir_rx|Add0~38  ))
// \inst_ir_rx|Add0~46  = CARRY(( \inst_ir_rx|rx_cnt_tick [11] ) + ( GND ) + ( \inst_ir_rx|Add0~38  ))

	.dataa(!\inst_ir_rx|rx_cnt_tick [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_ir_rx|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_ir_rx|Add0~45_sumout ),
	.cout(\inst_ir_rx|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~45 .extended_lut = "off";
defparam \inst_ir_rx|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \inst_ir_rx|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N48
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[11]_NEW240 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[11]_OTERM241  = ( !\inst_ir_rx|Selector5~1_combout  & ( \inst_ir_rx|Add0~45_sumout  ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|Add0~45_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[11]_OTERM241 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[11]_NEW240 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[11]_NEW240 .lut_mask = 64'h3333333300000000;
defparam \inst_ir_rx|rx_cnt_tick[11]_NEW240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y5_N49
dffeas \inst_ir_rx|rx_cnt_tick[11] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[11]_OTERM241 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[11] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N36
cyclonev_lcell_comb \inst_ir_rx|Add0~49 (
// Equation(s):
// \inst_ir_rx|Add0~49_sumout  = SUM(( \inst_ir_rx|rx_cnt_tick [12] ) + ( GND ) + ( \inst_ir_rx|Add0~46  ))
// \inst_ir_rx|Add0~50  = CARRY(( \inst_ir_rx|rx_cnt_tick [12] ) + ( GND ) + ( \inst_ir_rx|Add0~46  ))

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_cnt_tick [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_ir_rx|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_ir_rx|Add0~49_sumout ),
	.cout(\inst_ir_rx|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~49 .extended_lut = "off";
defparam \inst_ir_rx|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \inst_ir_rx|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N42
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[12]_NEW238 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[12]_OTERM239  = (\inst_ir_rx|Add0~49_sumout  & !\inst_ir_rx|Selector5~1_combout )

	.dataa(!\inst_ir_rx|Add0~49_sumout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|Selector5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[12]_OTERM239 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[12]_NEW238 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[12]_NEW238 .lut_mask = 64'h5050505050505050;
defparam \inst_ir_rx|rx_cnt_tick[12]_NEW238 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y5_N43
dffeas \inst_ir_rx|rx_cnt_tick[12] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[12]_OTERM239 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[12] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N39
cyclonev_lcell_comb \inst_ir_rx|Add0~57 (
// Equation(s):
// \inst_ir_rx|Add0~57_sumout  = SUM(( \inst_ir_rx|rx_cnt_tick [13] ) + ( GND ) + ( \inst_ir_rx|Add0~50  ))
// \inst_ir_rx|Add0~58  = CARRY(( \inst_ir_rx|rx_cnt_tick [13] ) + ( GND ) + ( \inst_ir_rx|Add0~50  ))

	.dataa(!\inst_ir_rx|rx_cnt_tick [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_ir_rx|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_ir_rx|Add0~57_sumout ),
	.cout(\inst_ir_rx|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~57 .extended_lut = "off";
defparam \inst_ir_rx|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \inst_ir_rx|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N57
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[13]_NEW234 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[13]_OTERM235  = ( \inst_ir_rx|Add0~57_sumout  & ( !\inst_ir_rx|Selector5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|Selector5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[13]_OTERM235 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[13]_NEW234 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[13]_NEW234 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst_ir_rx|rx_cnt_tick[13]_NEW234 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y5_N58
dffeas \inst_ir_rx|rx_cnt_tick[13] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[13]_OTERM235 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[13] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y5_N42
cyclonev_lcell_comb \inst_ir_rx|Add0~53 (
// Equation(s):
// \inst_ir_rx|Add0~53_sumout  = SUM(( \inst_ir_rx|rx_cnt_tick[14]~DUPLICATE_q  ) + ( GND ) + ( \inst_ir_rx|Add0~58  ))

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_cnt_tick[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst_ir_rx|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst_ir_rx|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add0~53 .extended_lut = "off";
defparam \inst_ir_rx|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \inst_ir_rx|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N3
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[14]_NEW236 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[14]_OTERM237  = (\inst_ir_rx|Add0~53_sumout  & !\inst_ir_rx|Selector5~1_combout )

	.dataa(!\inst_ir_rx|Add0~53_sumout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|Selector5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[14]_OTERM237 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[14]_NEW236 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[14]_NEW236 .lut_mask = 64'h5050505050505050;
defparam \inst_ir_rx|rx_cnt_tick[14]_NEW236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y5_N4
dffeas \inst_ir_rx|rx_cnt_tick[14]~DUPLICATE (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[14]_OTERM237 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[14]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y5_N29
dffeas \inst_ir_rx|rx_cnt_tick[10]~DUPLICATE (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[10]_OTERM245 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[10]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N0
cyclonev_lcell_comb \inst_ir_rx|always2~10 (
// Equation(s):
// \inst_ir_rx|always2~10_combout  = ( !\inst_ir_rx|rx_cnt_tick [11] & ( (!\inst_ir_rx|rx_cnt_tick[14]~DUPLICATE_q  & !\inst_ir_rx|rx_cnt_tick[10]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_tick[14]~DUPLICATE_q ),
	.datad(!\inst_ir_rx|rx_cnt_tick[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~10 .extended_lut = "off";
defparam \inst_ir_rx|always2~10 .lut_mask = 64'hF000F00000000000;
defparam \inst_ir_rx|always2~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N12
cyclonev_lcell_comb \inst_ir_rx|always2~12 (
// Equation(s):
// \inst_ir_rx|always2~12_combout  = ( !\inst_ir_rx|rx_cnt_tick [13] & ( (\inst_ir_rx|rx_cnt_tick [8] & (\inst_ir_rx|rx_cnt_tick [12] & !\inst_ir_rx|rx_cnt_tick [9])) ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick [8]),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_tick [12]),
	.datad(!\inst_ir_rx|rx_cnt_tick [9]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~12 .extended_lut = "off";
defparam \inst_ir_rx|always2~12 .lut_mask = 64'h0500050000000000;
defparam \inst_ir_rx|always2~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N51
cyclonev_lcell_comb \inst_ir_rx|always2~8 (
// Equation(s):
// \inst_ir_rx|always2~8_combout  = ( !\inst_ir_rx|rx_cnt_tick [1] & ( (!\inst_ir_rx|rx_cnt_tick [0] & !\inst_ir_rx|rx_cnt_tick [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_tick [0]),
	.datad(!\inst_ir_rx|rx_cnt_tick [2]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~8 .extended_lut = "off";
defparam \inst_ir_rx|always2~8 .lut_mask = 64'hF000F00000000000;
defparam \inst_ir_rx|always2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N12
cyclonev_lcell_comb \inst_ir_rx|always2~13 (
// Equation(s):
// \inst_ir_rx|always2~13_combout  = ( \inst_ir_rx|always2~12_combout  & ( \inst_ir_rx|always2~8_combout  & ( (!\inst_ir_rx|always2~9_combout  & \inst_ir_rx|always2~10_combout ) ) ) ) # ( \inst_ir_rx|always2~12_combout  & ( !\inst_ir_rx|always2~8_combout  & 
// ( (!\inst_ir_rx|always2~11_combout  & (!\inst_ir_rx|always2~9_combout  & \inst_ir_rx|always2~10_combout )) ) ) )

	.dataa(!\inst_ir_rx|always2~11_combout ),
	.datab(!\inst_ir_rx|always2~9_combout ),
	.datac(gnd),
	.datad(!\inst_ir_rx|always2~10_combout ),
	.datae(!\inst_ir_rx|always2~12_combout ),
	.dataf(!\inst_ir_rx|always2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~13 .extended_lut = "off";
defparam \inst_ir_rx|always2~13 .lut_mask = 64'h00000088000000CC;
defparam \inst_ir_rx|always2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y3_N35
dffeas \inst_ir_rx|rx_current_state.START_SPACE_CHECK_NEW_REG204 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\i_data~input_o ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.START_SPACE_CHECK_NEW_REG204 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.START_SPACE_CHECK_NEW_REG204 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N33
cyclonev_lcell_comb \inst_ir_rx|LessThan6~1 (
// Equation(s):
// \inst_ir_rx|LessThan6~1_combout  = ( !\inst_ir_rx|rx_cnt_tick[10]~DUPLICATE_q  & ( (!\inst_ir_rx|rx_cnt_tick [9] & ((!\inst_ir_rx|rx_cnt_tick [8]) # ((!\inst_ir_rx|rx_cnt_tick [6] & !\inst_ir_rx|rx_cnt_tick [7])))) ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick [8]),
	.datab(!\inst_ir_rx|rx_cnt_tick [6]),
	.datac(!\inst_ir_rx|rx_cnt_tick [7]),
	.datad(!\inst_ir_rx|rx_cnt_tick [9]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|LessThan6~1 .extended_lut = "off";
defparam \inst_ir_rx|LessThan6~1 .lut_mask = 64'hEA00EA0000000000;
defparam \inst_ir_rx|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N42
cyclonev_lcell_comb \inst_ir_rx|LessThan6~0 (
// Equation(s):
// \inst_ir_rx|LessThan6~0_combout  = ( \inst_ir_rx|rx_cnt_tick [4] & ( \inst_ir_rx|rx_cnt_tick [1] & ( (\inst_ir_rx|rx_cnt_tick [5] & \inst_ir_rx|rx_cnt_tick [8]) ) ) ) # ( !\inst_ir_rx|rx_cnt_tick [4] & ( \inst_ir_rx|rx_cnt_tick [1] & ( 
// (\inst_ir_rx|rx_cnt_tick [2] & (\inst_ir_rx|rx_cnt_tick [5] & (\inst_ir_rx|rx_cnt_tick [8] & \inst_ir_rx|rx_cnt_tick [3]))) ) ) ) # ( \inst_ir_rx|rx_cnt_tick [4] & ( !\inst_ir_rx|rx_cnt_tick [1] & ( (\inst_ir_rx|rx_cnt_tick [5] & \inst_ir_rx|rx_cnt_tick 
// [8]) ) ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick [2]),
	.datab(!\inst_ir_rx|rx_cnt_tick [5]),
	.datac(!\inst_ir_rx|rx_cnt_tick [8]),
	.datad(!\inst_ir_rx|rx_cnt_tick [3]),
	.datae(!\inst_ir_rx|rx_cnt_tick [4]),
	.dataf(!\inst_ir_rx|rx_cnt_tick [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|LessThan6~0 .extended_lut = "off";
defparam \inst_ir_rx|LessThan6~0 .lut_mask = 64'h0000030300010303;
defparam \inst_ir_rx|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y5_N5
dffeas \inst_ir_rx|rx_cnt_tick[14] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[14]_OTERM237 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[14] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N57
cyclonev_lcell_comb \inst_ir_rx|always2~0 (
// Equation(s):
// \inst_ir_rx|always2~0_combout  = ( !\inst_ir_rx|rx_cnt_tick [12] & ( (!\inst_ir_rx|rx_cnt_tick [14] & !\inst_ir_rx|rx_cnt_tick [13]) ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick [14]),
	.datab(!\inst_ir_rx|rx_cnt_tick [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~0 .extended_lut = "off";
defparam \inst_ir_rx|always2~0 .lut_mask = 64'h8888888800000000;
defparam \inst_ir_rx|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N24
cyclonev_lcell_comb \inst_ir_rx|always2~3 (
// Equation(s):
// \inst_ir_rx|always2~3_combout  = ( !\inst_ir_rx|rx_cnt_tick [11] & ( (!\inst_ir_rx|rx_cnt_tick[10]~DUPLICATE_q  & ((!\inst_ir_rx|rx_cnt_tick [8]) # (!\inst_ir_rx|rx_cnt_tick [9]))) ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_tick [8]),
	.datad(!\inst_ir_rx|rx_cnt_tick [9]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~3 .extended_lut = "off";
defparam \inst_ir_rx|always2~3 .lut_mask = 64'hAAA0AAA000000000;
defparam \inst_ir_rx|always2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N36
cyclonev_lcell_comb \inst_ir_rx|always2~1 (
// Equation(s):
// \inst_ir_rx|always2~1_combout  = ( \inst_ir_rx|rx_cnt_tick [0] & ( (\inst_ir_rx|rx_cnt_tick [1] & (\inst_ir_rx|rx_cnt_tick [4] & \inst_ir_rx|rx_cnt_tick [2])) ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick [1]),
	.datab(!\inst_ir_rx|rx_cnt_tick [4]),
	.datac(!\inst_ir_rx|rx_cnt_tick [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~1 .extended_lut = "off";
defparam \inst_ir_rx|always2~1 .lut_mask = 64'h0000000001010101;
defparam \inst_ir_rx|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N39
cyclonev_lcell_comb \inst_ir_rx|always2~2 (
// Equation(s):
// \inst_ir_rx|always2~2_combout  = ( \inst_ir_rx|rx_cnt_tick [3] & ( (!\inst_ir_rx|rx_cnt_tick [4] & (!\inst_ir_rx|rx_cnt_tick [5] & !\inst_ir_rx|rx_cnt_tick [6])) ) ) # ( !\inst_ir_rx|rx_cnt_tick [3] & ( (!\inst_ir_rx|rx_cnt_tick [5] & 
// !\inst_ir_rx|rx_cnt_tick [6]) ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_cnt_tick [4]),
	.datac(!\inst_ir_rx|rx_cnt_tick [5]),
	.datad(!\inst_ir_rx|rx_cnt_tick [6]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~2 .extended_lut = "off";
defparam \inst_ir_rx|always2~2 .lut_mask = 64'hF000F000C000C000;
defparam \inst_ir_rx|always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N27
cyclonev_lcell_comb \inst_ir_rx|always2~4 (
// Equation(s):
// \inst_ir_rx|always2~4_combout  = ( \inst_ir_rx|always2~2_combout  & ( \inst_ir_rx|rx_cnt_tick [9] & ( (\inst_ir_rx|always2~3_combout  & (\inst_ir_rx|always2~0_combout  & ((!\inst_ir_rx|always2~1_combout ) # (!\inst_ir_rx|rx_cnt_tick [7])))) ) ) ) # ( 
// !\inst_ir_rx|always2~2_combout  & ( \inst_ir_rx|rx_cnt_tick [9] & ( (\inst_ir_rx|always2~3_combout  & (!\inst_ir_rx|rx_cnt_tick [7] & \inst_ir_rx|always2~0_combout )) ) ) ) # ( \inst_ir_rx|always2~2_combout  & ( !\inst_ir_rx|rx_cnt_tick [9] & ( 
// (\inst_ir_rx|always2~3_combout  & \inst_ir_rx|always2~0_combout ) ) ) ) # ( !\inst_ir_rx|always2~2_combout  & ( !\inst_ir_rx|rx_cnt_tick [9] & ( (\inst_ir_rx|always2~3_combout  & \inst_ir_rx|always2~0_combout ) ) ) )

	.dataa(!\inst_ir_rx|always2~3_combout ),
	.datab(!\inst_ir_rx|always2~1_combout ),
	.datac(!\inst_ir_rx|rx_cnt_tick [7]),
	.datad(!\inst_ir_rx|always2~0_combout ),
	.datae(!\inst_ir_rx|always2~2_combout ),
	.dataf(!\inst_ir_rx|rx_cnt_tick [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~4 .extended_lut = "off";
defparam \inst_ir_rx|always2~4 .lut_mask = 64'h0055005500500054;
defparam \inst_ir_rx|always2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y3_N22
dffeas \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_NEW_REG208 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|always2~4_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM209 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_NEW_REG208 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_NEW_REG208 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N51
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_bit[5]~1 (
// Equation(s):
// \inst_ir_rx|rx_cnt_bit[5]~1_combout  = ( \i_data~input_o  & ( !\inst_ir_rx|Selector0~3_combout  $ (((\inst_ir_rx|rx_dataIn_lag~DUPLICATE_q  & \inst_ir_rx|Selector3~0_combout ))) ) ) # ( !\i_data~input_o  & ( !\inst_ir_rx|Selector0~3_combout  ) )

	.dataa(!\inst_ir_rx|Selector0~3_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_dataIn_lag~DUPLICATE_q ),
	.datad(!\inst_ir_rx|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\i_data~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_bit[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_bit[5]~1 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_bit[5]~1 .lut_mask = 64'hAAAAAAAAAAA5AAA5;
defparam \inst_ir_rx|rx_cnt_bit[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N36
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_bit[3]_NEW228 (
// Equation(s):
// \inst_ir_rx|rx_cnt_bit[3]_OTERM229  = ( \inst_ir_rx|rx_cnt_bit [2] & ( \inst_ir_rx|rx_cnt_bit[5]~1_combout  & ( (\inst_ir_rx|Selector0~3_combout  & (!\inst_ir_rx|rx_cnt_bit [3] $ (((!\inst_ir_rx|rx_cnt_bit [1]) # (!\inst_ir_rx|rx_cnt_bit [0]))))) ) ) ) # 
// ( !\inst_ir_rx|rx_cnt_bit [2] & ( \inst_ir_rx|rx_cnt_bit[5]~1_combout  & ( (\inst_ir_rx|rx_cnt_bit [3] & \inst_ir_rx|Selector0~3_combout ) ) ) ) # ( \inst_ir_rx|rx_cnt_bit [2] & ( !\inst_ir_rx|rx_cnt_bit[5]~1_combout  & ( \inst_ir_rx|rx_cnt_bit [3] ) ) ) 
// # ( !\inst_ir_rx|rx_cnt_bit [2] & ( !\inst_ir_rx|rx_cnt_bit[5]~1_combout  & ( \inst_ir_rx|rx_cnt_bit [3] ) ) )

	.dataa(!\inst_ir_rx|rx_cnt_bit [1]),
	.datab(!\inst_ir_rx|rx_cnt_bit [3]),
	.datac(!\inst_ir_rx|rx_cnt_bit [0]),
	.datad(!\inst_ir_rx|Selector0~3_combout ),
	.datae(!\inst_ir_rx|rx_cnt_bit [2]),
	.dataf(!\inst_ir_rx|rx_cnt_bit[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_bit[3]_OTERM229 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_bit[3]_NEW228 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_bit[3]_NEW228 .lut_mask = 64'h3333333300330036;
defparam \inst_ir_rx|rx_cnt_bit[3]_NEW228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N8
dffeas \inst_ir_rx|rx_cnt_bit[3] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_cnt_bit[3]_OTERM229 ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_bit[3] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N18
cyclonev_lcell_comb \inst_ir_rx|Add1~3 (
// Equation(s):
// \inst_ir_rx|Add1~3_combout  = ( \inst_ir_rx|rx_cnt_bit [2] & ( !\inst_ir_rx|rx_cnt_bit [4] $ (((!\inst_ir_rx|rx_cnt_bit [0]) # ((!\inst_ir_rx|rx_cnt_bit [3]) # (!\inst_ir_rx|rx_cnt_bit [1])))) ) ) # ( !\inst_ir_rx|rx_cnt_bit [2] & ( \inst_ir_rx|rx_cnt_bit 
// [4] ) )

	.dataa(!\inst_ir_rx|rx_cnt_bit [0]),
	.datab(!\inst_ir_rx|rx_cnt_bit [3]),
	.datac(!\inst_ir_rx|rx_cnt_bit [4]),
	.datad(!\inst_ir_rx|rx_cnt_bit [1]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Add1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add1~3 .extended_lut = "off";
defparam \inst_ir_rx|Add1~3 .lut_mask = 64'h0F0F0F0F0F1E0F1E;
defparam \inst_ir_rx|Add1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N33
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_bit[4]_NEW231 (
// Equation(s):
// \inst_ir_rx|rx_cnt_bit[4]_OTERM232  = ( \inst_ir_rx|rx_cnt_bit[5]~1_combout  & ( (\inst_ir_rx|Add1~3_combout  & \inst_ir_rx|Selector0~3_combout ) ) ) # ( !\inst_ir_rx|rx_cnt_bit[5]~1_combout  & ( \inst_ir_rx|rx_cnt_bit [4] ) )

	.dataa(!\inst_ir_rx|Add1~3_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_bit [4]),
	.datad(!\inst_ir_rx|Selector0~3_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_bit[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_bit[4]_OTERM232 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_bit[4]_NEW231 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_bit[4]_NEW231 .lut_mask = 64'h0F0F0F0F00550055;
defparam \inst_ir_rx|rx_cnt_bit[4]_NEW231 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N40
dffeas \inst_ir_rx|rx_cnt_bit[4] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_cnt_bit[4]_OTERM232 ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_bit[4] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N6
cyclonev_lcell_comb \inst_ir_rx|Add1~2 (
// Equation(s):
// \inst_ir_rx|Add1~2_combout  = ( \inst_ir_rx|rx_cnt_bit [3] & ( \inst_ir_rx|rx_cnt_bit [1] & ( !\inst_ir_rx|rx_cnt_bit [5] $ (((!\inst_ir_rx|rx_cnt_bit [2]) # ((!\inst_ir_rx|rx_cnt_bit [0]) # (!\inst_ir_rx|rx_cnt_bit [4])))) ) ) ) # ( 
// !\inst_ir_rx|rx_cnt_bit [3] & ( \inst_ir_rx|rx_cnt_bit [1] & ( \inst_ir_rx|rx_cnt_bit [5] ) ) ) # ( \inst_ir_rx|rx_cnt_bit [3] & ( !\inst_ir_rx|rx_cnt_bit [1] & ( \inst_ir_rx|rx_cnt_bit [5] ) ) ) # ( !\inst_ir_rx|rx_cnt_bit [3] & ( !\inst_ir_rx|rx_cnt_bit 
// [1] & ( \inst_ir_rx|rx_cnt_bit [5] ) ) )

	.dataa(!\inst_ir_rx|rx_cnt_bit [2]),
	.datab(!\inst_ir_rx|rx_cnt_bit [5]),
	.datac(!\inst_ir_rx|rx_cnt_bit [0]),
	.datad(!\inst_ir_rx|rx_cnt_bit [4]),
	.datae(!\inst_ir_rx|rx_cnt_bit [3]),
	.dataf(!\inst_ir_rx|rx_cnt_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Add1~2 .extended_lut = "off";
defparam \inst_ir_rx|Add1~2 .lut_mask = 64'h3333333333333336;
defparam \inst_ir_rx|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N48
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_bit[5]_NEW264 (
// Equation(s):
// \inst_ir_rx|rx_cnt_bit[5]_OTERM265  = ( \inst_ir_rx|rx_cnt_bit[5]~1_combout  & ( (\inst_ir_rx|Selector0~3_combout  & \inst_ir_rx|Add1~2_combout ) ) ) # ( !\inst_ir_rx|rx_cnt_bit[5]~1_combout  & ( \inst_ir_rx|rx_cnt_bit [5] ) )

	.dataa(!\inst_ir_rx|Selector0~3_combout ),
	.datab(!\inst_ir_rx|rx_cnt_bit [5]),
	.datac(!\inst_ir_rx|Add1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_bit[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_bit[5]_OTERM265 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_bit[5]_NEW264 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_bit[5]_NEW264 .lut_mask = 64'h3333333305050505;
defparam \inst_ir_rx|rx_cnt_bit[5]_NEW264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N16
dffeas \inst_ir_rx|rx_cnt_bit[5] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_cnt_bit[5]_OTERM265 ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_bit[5] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N12
cyclonev_lcell_comb \inst_ir_rx|always2~7 (
// Equation(s):
// \inst_ir_rx|always2~7_combout  = ( !\inst_ir_rx|rx_cnt_bit [2] & ( !\inst_ir_rx|rx_cnt_bit [4] & ( (!\inst_ir_rx|rx_cnt_bit [1] & (\inst_ir_rx|rx_cnt_bit [5] & (!\inst_ir_rx|rx_cnt_bit [0] & !\inst_ir_rx|rx_cnt_bit [3]))) ) ) )

	.dataa(!\inst_ir_rx|rx_cnt_bit [1]),
	.datab(!\inst_ir_rx|rx_cnt_bit [5]),
	.datac(!\inst_ir_rx|rx_cnt_bit [0]),
	.datad(!\inst_ir_rx|rx_cnt_bit [3]),
	.datae(!\inst_ir_rx|rx_cnt_bit [2]),
	.dataf(!\inst_ir_rx|rx_cnt_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~7 .extended_lut = "off";
defparam \inst_ir_rx|always2~7 .lut_mask = 64'h2000000000000000;
defparam \inst_ir_rx|always2~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y3_N41
dffeas \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_NEW_REG210 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|always2~7_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM211 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_NEW_REG210 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_NEW_REG210 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y3_N5
dffeas \inst_ir_rx|rx_current_state.FRAME_CAPTURE_NEW_REG222 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|always2~13_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.FRAME_CAPTURE_OTERM223 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.FRAME_CAPTURE_NEW_REG222 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.FRAME_CAPTURE_NEW_REG222 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y3_N11
dffeas \inst_ir_rx|rx_current_state.START_SPACE_CHECK_NEW_REG200 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|Selector2~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.START_SPACE_CHECK_NEW_REG200 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.START_SPACE_CHECK_NEW_REG200 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N6
cyclonev_lcell_comb \inst_ir_rx|Selector3~0 (
// Equation(s):
// \inst_ir_rx|Selector3~0_combout  = ( \inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201  & ( \inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205  & ( \inst_ir_rx|rx_current_state.IDLE_OTERM189  ) ) ) # ( 
// !\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201  & ( \inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205  & ( \inst_ir_rx|rx_current_state.IDLE_OTERM189  ) ) ) # ( \inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201  & ( 
// !\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205  & ( ((\inst_ir_rx|rx_current_state.IDLE_OTERM189  & ((!\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM209 ) # (!\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM211 )))) # 
// (\inst_ir_rx|rx_current_state.FRAME_CAPTURE_OTERM223 ) ) ) ) # ( !\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201  & ( !\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205  & ( (\inst_ir_rx|rx_current_state.IDLE_OTERM189  & 
// ((!\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM209 ) # (!\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM211 ))) ) ) )

	.dataa(!\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM209 ),
	.datab(!\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM211 ),
	.datac(!\inst_ir_rx|rx_current_state.FRAME_CAPTURE_OTERM223 ),
	.datad(!\inst_ir_rx|rx_current_state.IDLE_OTERM189 ),
	.datae(!\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201 ),
	.dataf(!\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Selector3~0 .extended_lut = "off";
defparam \inst_ir_rx|Selector3~0 .lut_mask = 64'h00EE0FEF00FF00FF;
defparam \inst_ir_rx|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N18
cyclonev_lcell_comb \inst_ir_rx|Selector4~1 (
// Equation(s):
// \inst_ir_rx|Selector4~1_combout  = ( \inst_ir_rx|Selector3~0_combout  & ( (\inst_ir_rx|always2~0_combout  & ((!\inst_ir_rx|rx_cnt_tick [11]) # ((\inst_ir_rx|LessThan6~1_combout  & !\inst_ir_rx|LessThan6~0_combout )))) ) )

	.dataa(!\inst_ir_rx|LessThan6~1_combout ),
	.datab(!\inst_ir_rx|rx_cnt_tick [11]),
	.datac(!\inst_ir_rx|LessThan6~0_combout ),
	.datad(!\inst_ir_rx|always2~0_combout ),
	.datae(!\inst_ir_rx|Selector3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Selector4~1 .extended_lut = "off";
defparam \inst_ir_rx|Selector4~1 .lut_mask = 64'h000000DC000000DC;
defparam \inst_ir_rx|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y5_N19
dffeas \inst_ir_rx|rx_current_state.IDLE_NEW_REG188 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.IDLE_OTERM189 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.IDLE_NEW_REG188 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.IDLE_NEW_REG188 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y3_N58
dffeas \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_NEW_REG206 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|Selector4~2_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM207 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_NEW_REG206 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_NEW_REG206 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N39
cyclonev_lcell_comb \inst_ir_rx|Selector4~2 (
// Equation(s):
// \inst_ir_rx|Selector4~2_combout  = ( \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM209  & ( (!\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205  & (((\inst_ir_rx|rx_current_state.IDLE_OTERM189  & 
// \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM211 )) # (\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM207 ))) ) ) # ( !\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM209  & ( (!\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205  & 
// \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM207 ) ) )

	.dataa(!\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205 ),
	.datab(!\inst_ir_rx|rx_current_state.IDLE_OTERM189 ),
	.datac(!\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM207 ),
	.datad(!\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM211 ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM209 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Selector4~2 .extended_lut = "off";
defparam \inst_ir_rx|Selector4~2 .lut_mask = 64'h0A0A0A0A0A2A0A2A;
defparam \inst_ir_rx|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N21
cyclonev_lcell_comb \inst_ir_rx|LessThan8~0 (
// Equation(s):
// \inst_ir_rx|LessThan8~0_combout  = ( \inst_ir_rx|rx_cnt_tick [1] & ( (!\inst_ir_rx|rx_cnt_tick [9] & ((!\inst_ir_rx|rx_cnt_tick [3]) # (!\inst_ir_rx|rx_cnt_tick [2]))) ) ) # ( !\inst_ir_rx|rx_cnt_tick [1] & ( !\inst_ir_rx|rx_cnt_tick [9] ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick [9]),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_tick [3]),
	.datad(!\inst_ir_rx|rx_cnt_tick [2]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|LessThan8~0 .extended_lut = "off";
defparam \inst_ir_rx|LessThan8~0 .lut_mask = 64'hAAAAAAAAAAA0AAA0;
defparam \inst_ir_rx|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N18
cyclonev_lcell_comb \inst_ir_rx|always2~5 (
// Equation(s):
// \inst_ir_rx|always2~5_combout  = ( \inst_ir_rx|rx_cnt_tick [8] & ( (!\inst_ir_rx|rx_cnt_tick [9] & ((!\inst_ir_rx|rx_cnt_tick [7]) # (!\inst_ir_rx|rx_cnt_tick [6]))) ) ) # ( !\inst_ir_rx|rx_cnt_tick [8] & ( !\inst_ir_rx|rx_cnt_tick [9] ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick [9]),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_tick [7]),
	.datad(!\inst_ir_rx|rx_cnt_tick [6]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~5 .extended_lut = "off";
defparam \inst_ir_rx|always2~5 .lut_mask = 64'hAAAAAAAAAAA0AAA0;
defparam \inst_ir_rx|always2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N48
cyclonev_lcell_comb \inst_ir_rx|always2~6 (
// Equation(s):
// \inst_ir_rx|always2~6_combout  = (!\inst_ir_rx|always2~5_combout  & (((!\inst_ir_rx|LessThan8~0_combout ) # (\inst_ir_rx|rx_cnt_tick [4])) # (\inst_ir_rx|rx_cnt_tick [5])))

	.dataa(!\inst_ir_rx|rx_cnt_tick [5]),
	.datab(!\inst_ir_rx|LessThan8~0_combout ),
	.datac(!\inst_ir_rx|always2~5_combout ),
	.datad(!\inst_ir_rx|rx_cnt_tick [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~6 .extended_lut = "off";
defparam \inst_ir_rx|always2~6 .lut_mask = 64'hD0F0D0F0D0F0D0F0;
defparam \inst_ir_rx|always2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y3_N49
dffeas \inst_ir_rx|rx_current_state.DATA_CHECK_NEW_REG224 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|always2~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.DATA_CHECK_OTERM225 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.DATA_CHECK_NEW_REG224 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.DATA_CHECK_NEW_REG224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N57
cyclonev_lcell_comb \inst_ir_rx|rx_next_state.DATA_CHECK~0 (
// Equation(s):
// \inst_ir_rx|rx_next_state.DATA_CHECK~0_combout  = ( \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM209  & ( (\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205  & (\inst_ir_rx|rx_current_state.DATA_CHECK_OTERM225  & 
// \inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM207 )) ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205 ),
	.datac(!\inst_ir_rx|rx_current_state.DATA_CHECK_OTERM225 ),
	.datad(!\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM207 ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_current_state.STOP_PULSE_CHECK_OTERM209 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_next_state.DATA_CHECK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_next_state.DATA_CHECK~0 .extended_lut = "off";
defparam \inst_ir_rx|rx_next_state.DATA_CHECK~0 .lut_mask = 64'h0000000000030003;
defparam \inst_ir_rx|rx_next_state.DATA_CHECK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N42
cyclonev_lcell_comb \inst_ir_rx|Selector5~0 (
// Equation(s):
// \inst_ir_rx|Selector5~0_combout  = ( !\inst_ir_rx|rx_next_state.DATA_CHECK~0_combout  & ( \inst_ir_rx|Selector3~0_combout  & ( (!\i_data~input_o  & (!\inst_ir_rx|Selector1~0_combout  & !\inst_ir_rx|Selector4~2_combout )) ) ) ) # ( 
// !\inst_ir_rx|rx_next_state.DATA_CHECK~0_combout  & ( !\inst_ir_rx|Selector3~0_combout  & ( (!\inst_ir_rx|Selector4~2_combout  & ((!\i_data~input_o  & ((!\inst_ir_rx|Selector1~0_combout ))) # (\i_data~input_o  & (!\inst_ir_rx|Selector2~0_combout )))) ) ) )

	.dataa(!\i_data~input_o ),
	.datab(!\inst_ir_rx|Selector2~0_combout ),
	.datac(!\inst_ir_rx|Selector1~0_combout ),
	.datad(!\inst_ir_rx|Selector4~2_combout ),
	.datae(!\inst_ir_rx|rx_next_state.DATA_CHECK~0_combout ),
	.dataf(!\inst_ir_rx|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Selector5~0 .extended_lut = "off";
defparam \inst_ir_rx|Selector5~0 .lut_mask = 64'hE4000000A0000000;
defparam \inst_ir_rx|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y3_N38
dffeas \inst_ir_rx|rx_dataIn_lag (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_dataIn_lag~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_dataIn_lag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_dataIn_lag .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_dataIn_lag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N12
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_bit_flag~0 (
// Equation(s):
// \inst_ir_rx|rx_cnt_bit_flag~0_combout  = (\inst_ir_rx|rx_dataIn_lag~q  & \inst_ir_rx|Selector3~0_combout )

	.dataa(!\inst_ir_rx|rx_dataIn_lag~q ),
	.datab(!\inst_ir_rx|Selector3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_bit_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_bit_flag~0 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_bit_flag~0 .lut_mask = 64'h1111111111111111;
defparam \inst_ir_rx|rx_cnt_bit_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N48
cyclonev_lcell_comb \inst_ir_rx|Selector5~1 (
// Equation(s):
// \inst_ir_rx|Selector5~1_combout  = ( \inst_ir_rx|always2~18_combout  & ( !\inst_ir_rx|rx_cnt_bit_flag~0_combout  & ( (\inst_ir_rx|Selector5~0_combout  & ((!\inst_ir_rx|Selector2~0_combout ) # (\inst_ir_rx|always2~13_combout ))) ) ) ) # ( 
// !\inst_ir_rx|always2~18_combout  & ( !\inst_ir_rx|rx_cnt_bit_flag~0_combout  & ( (!\inst_ir_rx|Selector1~0_combout  & (\inst_ir_rx|Selector5~0_combout  & ((!\inst_ir_rx|Selector2~0_combout ) # (\inst_ir_rx|always2~13_combout )))) ) ) )

	.dataa(!\inst_ir_rx|Selector1~0_combout ),
	.datab(!\inst_ir_rx|Selector2~0_combout ),
	.datac(!\inst_ir_rx|always2~13_combout ),
	.datad(!\inst_ir_rx|Selector5~0_combout ),
	.datae(!\inst_ir_rx|always2~18_combout ),
	.dataf(!\inst_ir_rx|rx_cnt_bit_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Selector5~1 .extended_lut = "off";
defparam \inst_ir_rx|Selector5~1 .lut_mask = 64'h008A00CF00000000;
defparam \inst_ir_rx|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N21
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_tick[2]_NEW260 (
// Equation(s):
// \inst_ir_rx|rx_cnt_tick[2]_OTERM261  = ( \inst_ir_rx|Add0~5_sumout  & ( !\inst_ir_rx|Selector5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_ir_rx|Selector5~1_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_tick[2]_OTERM261 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[2]_NEW260 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_tick[2]_NEW260 .lut_mask = 64'h00000000FF00FF00;
defparam \inst_ir_rx|rx_cnt_tick[2]_NEW260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y4_N22
dffeas \inst_ir_rx|rx_cnt_tick[2] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_cnt_tick[2]_OTERM261 ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_tick [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_tick[2] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_tick[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N54
cyclonev_lcell_comb \inst_ir_rx|always2~14 (
// Equation(s):
// \inst_ir_rx|always2~14_combout  = ( !\inst_ir_rx|rx_cnt_tick [4] & ( \inst_ir_rx|rx_cnt_tick [1] & ( (!\inst_ir_rx|rx_cnt_tick [5] & ((!\inst_ir_rx|rx_cnt_tick [2]) # (!\inst_ir_rx|rx_cnt_tick [3]))) ) ) ) # ( !\inst_ir_rx|rx_cnt_tick [4] & ( 
// !\inst_ir_rx|rx_cnt_tick [1] & ( (!\inst_ir_rx|rx_cnt_tick [5] & ((!\inst_ir_rx|rx_cnt_tick [2]) # ((!\inst_ir_rx|rx_cnt_tick [0]) # (!\inst_ir_rx|rx_cnt_tick [3])))) ) ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick [2]),
	.datab(!\inst_ir_rx|rx_cnt_tick [0]),
	.datac(!\inst_ir_rx|rx_cnt_tick [5]),
	.datad(!\inst_ir_rx|rx_cnt_tick [3]),
	.datae(!\inst_ir_rx|rx_cnt_tick [4]),
	.dataf(!\inst_ir_rx|rx_cnt_tick [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~14 .extended_lut = "off";
defparam \inst_ir_rx|always2~14 .lut_mask = 64'hF0E00000F0A00000;
defparam \inst_ir_rx|always2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N6
cyclonev_lcell_comb \inst_ir_rx|always2~16 (
// Equation(s):
// \inst_ir_rx|always2~16_combout  = ( \inst_ir_rx|rx_cnt_tick [7] & ( !\inst_ir_rx|rx_cnt_tick [6] ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_cnt_tick [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_cnt_tick [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~16 .extended_lut = "off";
defparam \inst_ir_rx|always2~16 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \inst_ir_rx|always2~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N24
cyclonev_lcell_comb \inst_ir_rx|always2~15 (
// Equation(s):
// \inst_ir_rx|always2~15_combout  = ( \inst_ir_rx|rx_cnt_tick [4] & ( \inst_ir_rx|rx_cnt_tick [7] & ( \inst_ir_rx|rx_cnt_tick [6] ) ) ) # ( !\inst_ir_rx|rx_cnt_tick [4] & ( \inst_ir_rx|rx_cnt_tick [7] & ( (\inst_ir_rx|rx_cnt_tick [6] & 
// (((\inst_ir_rx|rx_cnt_tick [5]) # (\inst_ir_rx|rx_cnt_tick [2])) # (\inst_ir_rx|rx_cnt_tick [3]))) ) ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick [6]),
	.datab(!\inst_ir_rx|rx_cnt_tick [3]),
	.datac(!\inst_ir_rx|rx_cnt_tick [2]),
	.datad(!\inst_ir_rx|rx_cnt_tick [5]),
	.datae(!\inst_ir_rx|rx_cnt_tick [4]),
	.dataf(!\inst_ir_rx|rx_cnt_tick [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~15 .extended_lut = "off";
defparam \inst_ir_rx|always2~15 .lut_mask = 64'h0000000015555555;
defparam \inst_ir_rx|always2~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N48
cyclonev_lcell_comb \inst_ir_rx|always2~17 (
// Equation(s):
// \inst_ir_rx|always2~17_combout  = ( \inst_ir_rx|rx_cnt_tick [6] & ( \inst_ir_rx|rx_cnt_tick [13] & ( (!\inst_ir_rx|rx_cnt_tick [12] & (\inst_ir_rx|rx_cnt_tick [9] & ((!\inst_ir_rx|rx_cnt_tick [8]) # (!\inst_ir_rx|rx_cnt_tick [7])))) ) ) ) # ( 
// !\inst_ir_rx|rx_cnt_tick [6] & ( \inst_ir_rx|rx_cnt_tick [13] & ( (!\inst_ir_rx|rx_cnt_tick [12] & \inst_ir_rx|rx_cnt_tick [9]) ) ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick [8]),
	.datab(!\inst_ir_rx|rx_cnt_tick [12]),
	.datac(!\inst_ir_rx|rx_cnt_tick [9]),
	.datad(!\inst_ir_rx|rx_cnt_tick [7]),
	.datae(!\inst_ir_rx|rx_cnt_tick [6]),
	.dataf(!\inst_ir_rx|rx_cnt_tick [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~17 .extended_lut = "off";
defparam \inst_ir_rx|always2~17 .lut_mask = 64'h000000000C0C0C08;
defparam \inst_ir_rx|always2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N33
cyclonev_lcell_comb \inst_ir_rx|always2~18 (
// Equation(s):
// \inst_ir_rx|always2~18_combout  = ( \inst_ir_rx|always2~17_combout  & ( \inst_ir_rx|rx_cnt_tick [8] & ( (\inst_ir_rx|always2~10_combout  & ((!\inst_ir_rx|always2~16_combout ) # (\inst_ir_rx|always2~14_combout ))) ) ) ) # ( \inst_ir_rx|always2~17_combout  
// & ( !\inst_ir_rx|rx_cnt_tick [8] & ( (\inst_ir_rx|always2~10_combout  & (\inst_ir_rx|always2~15_combout  & ((!\inst_ir_rx|always2~16_combout ) # (\inst_ir_rx|always2~14_combout )))) ) ) )

	.dataa(!\inst_ir_rx|always2~14_combout ),
	.datab(!\inst_ir_rx|always2~16_combout ),
	.datac(!\inst_ir_rx|always2~10_combout ),
	.datad(!\inst_ir_rx|always2~15_combout ),
	.datae(!\inst_ir_rx|always2~17_combout ),
	.dataf(!\inst_ir_rx|rx_cnt_tick [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always2~18 .extended_lut = "off";
defparam \inst_ir_rx|always2~18 .lut_mask = 64'h0000000D00000D0D;
defparam \inst_ir_rx|always2~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y3_N16
dffeas \inst_ir_rx|rx_current_state.START_SPACE_CHECK_NEW_REG202 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|always2~18_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM203 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.START_SPACE_CHECK_NEW_REG202 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.START_SPACE_CHECK_NEW_REG202 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y3_N10
dffeas \inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201~DUPLICATE (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|Selector2~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201~DUPLICATE .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N0
cyclonev_lcell_comb \inst_ir_rx|Selector2~0 (
// Equation(s):
// \inst_ir_rx|Selector2~0_combout  = ( \inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201~DUPLICATE_q  & ( \inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205  ) ) # ( !\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201~DUPLICATE_q  & ( 
// (\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM203  & (\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205  & \inst_ir_rx|rx_current_state.START_PULSE_CHECK_OTERM198 )) ) )

	.dataa(!\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM203 ),
	.datab(!\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM205 ),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_current_state.START_PULSE_CHECK_OTERM198 ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_current_state.START_SPACE_CHECK_OTERM201~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Selector2~0 .extended_lut = "off";
defparam \inst_ir_rx|Selector2~0 .lut_mask = 64'h0011001133333333;
defparam \inst_ir_rx|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N27
cyclonev_lcell_comb \inst_ir_rx|Selector0~0 (
// Equation(s):
// \inst_ir_rx|Selector0~0_combout  = ( \i_data~input_o  & ( \inst_ir_rx|Selector2~0_combout  ) ) # ( !\i_data~input_o  & ( (\inst_ir_rx|Selector2~0_combout  & \inst_ir_rx|always2~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|Selector2~0_combout ),
	.datad(!\inst_ir_rx|always2~13_combout ),
	.datae(gnd),
	.dataf(!\i_data~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Selector0~0 .extended_lut = "off";
defparam \inst_ir_rx|Selector0~0 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \inst_ir_rx|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y3_N29
dffeas \inst_ir_rx|rx_current_state.IDLE_NEW_REG190 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.IDLE_OTERM191 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.IDLE_NEW_REG190 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.IDLE_NEW_REG190 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N24
cyclonev_lcell_comb \inst_ir_rx|Selector0~1 (
// Equation(s):
// \inst_ir_rx|Selector0~1_combout  = (\inst_ir_rx|Selector1~0_combout  & ((!\i_data~input_o ) # (\inst_ir_rx|always2~18_combout )))

	.dataa(!\inst_ir_rx|Selector1~0_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|always2~18_combout ),
	.datad(!\i_data~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Selector0~1 .extended_lut = "off";
defparam \inst_ir_rx|Selector0~1 .lut_mask = 64'h5505550555055505;
defparam \inst_ir_rx|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y3_N25
dffeas \inst_ir_rx|rx_current_state.IDLE_NEW_REG192 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.IDLE_OTERM193 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.IDLE_NEW_REG192 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.IDLE_NEW_REG192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N54
cyclonev_lcell_comb \inst_ir_rx|Selector0~2 (
// Equation(s):
// \inst_ir_rx|Selector0~2_combout  = ( \i_data~input_o  & ( (\inst_ir_rx|Selector4~2_combout  & (\inst_ir_rx|always2~4_combout  & \inst_ir_rx|always2~6_combout )) ) ) # ( !\i_data~input_o  & ( \inst_ir_rx|Selector4~2_combout  ) )

	.dataa(!\inst_ir_rx|Selector4~2_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|always2~4_combout ),
	.datad(!\inst_ir_rx|always2~6_combout ),
	.datae(gnd),
	.dataf(!\i_data~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Selector0~2 .extended_lut = "off";
defparam \inst_ir_rx|Selector0~2 .lut_mask = 64'h5555555500050005;
defparam \inst_ir_rx|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y3_N55
dffeas \inst_ir_rx|rx_current_state.IDLE_NEW_REG194 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_current_state.IDLE_OTERM195 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_current_state.IDLE_NEW_REG194 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_current_state.IDLE_NEW_REG194 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N30
cyclonev_lcell_comb \inst_ir_rx|Selector0~3 (
// Equation(s):
// \inst_ir_rx|Selector0~3_combout  = ( \inst_ir_rx|rx_current_state.IDLE_OTERM195  & ( \inst_ir_rx|rx_current_state.IDLE_OTERM187  ) ) # ( !\inst_ir_rx|rx_current_state.IDLE_OTERM195  & ( \inst_ir_rx|rx_current_state.IDLE_OTERM187  & ( 
// ((\inst_ir_rx|rx_current_state.IDLE_OTERM189 ) # (\inst_ir_rx|rx_current_state.IDLE_OTERM193 )) # (\inst_ir_rx|rx_current_state.IDLE_OTERM191 ) ) ) ) # ( \inst_ir_rx|rx_current_state.IDLE_OTERM195  & ( !\inst_ir_rx|rx_current_state.IDLE_OTERM187  ) ) # ( 
// !\inst_ir_rx|rx_current_state.IDLE_OTERM195  & ( !\inst_ir_rx|rx_current_state.IDLE_OTERM187  & ( (((\inst_ir_rx|rx_current_state.IDLE_OTERM189 ) # (\inst_ir_rx|rx_current_state.IDLE_OTERM193 )) # (\inst_ir_rx|rx_current_state.IDLE_OTERM191 )) # 
// (\inst_ir_rx|rx_dataIn_lag~DUPLICATE_q ) ) ) )

	.dataa(!\inst_ir_rx|rx_dataIn_lag~DUPLICATE_q ),
	.datab(!\inst_ir_rx|rx_current_state.IDLE_OTERM191 ),
	.datac(!\inst_ir_rx|rx_current_state.IDLE_OTERM193 ),
	.datad(!\inst_ir_rx|rx_current_state.IDLE_OTERM189 ),
	.datae(!\inst_ir_rx|rx_current_state.IDLE_OTERM195 ),
	.dataf(!\inst_ir_rx|rx_current_state.IDLE_OTERM187 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Selector0~3 .extended_lut = "off";
defparam \inst_ir_rx|Selector0~3 .lut_mask = 64'h7FFFFFFF3FFFFFFF;
defparam \inst_ir_rx|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N30
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_bit[0]_NEW226 (
// Equation(s):
// \inst_ir_rx|rx_cnt_bit[0]_OTERM227  = ( \inst_ir_rx|rx_cnt_bit[5]~1_combout  & ( (!\inst_ir_rx|rx_cnt_bit [0] & \inst_ir_rx|Selector0~3_combout ) ) ) # ( !\inst_ir_rx|rx_cnt_bit[5]~1_combout  & ( \inst_ir_rx|rx_cnt_bit [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_bit [0]),
	.datad(!\inst_ir_rx|Selector0~3_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_bit[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_bit[0]_OTERM227 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_bit[0]_NEW226 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_bit[0]_NEW226 .lut_mask = 64'h0F0F0F0F00F000F0;
defparam \inst_ir_rx|rx_cnt_bit[0]_NEW226 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N26
dffeas \inst_ir_rx|rx_cnt_bit[0] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_cnt_bit[0]_OTERM227 ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_bit[0] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N21
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_bit[1]_NEW267 (
// Equation(s):
// \inst_ir_rx|rx_cnt_bit[1]_OTERM268  = ( \inst_ir_rx|rx_cnt_bit[5]~1_combout  & ( (\inst_ir_rx|Selector0~3_combout  & (!\inst_ir_rx|rx_cnt_bit [0] $ (!\inst_ir_rx|rx_cnt_bit [1]))) ) ) # ( !\inst_ir_rx|rx_cnt_bit[5]~1_combout  & ( \inst_ir_rx|rx_cnt_bit 
// [1] ) )

	.dataa(!\inst_ir_rx|rx_cnt_bit [0]),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_bit [1]),
	.datad(!\inst_ir_rx|Selector0~3_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_bit[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_bit[1]_OTERM268 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_bit[1]_NEW267 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_bit[1]_NEW267 .lut_mask = 64'h0F0F0F0F005A005A;
defparam \inst_ir_rx|rx_cnt_bit[1]_NEW267 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N20
dffeas \inst_ir_rx|rx_cnt_bit[1] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_cnt_bit[1]_OTERM268 ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_bit[1] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N24
cyclonev_lcell_comb \inst_ir_rx|rx_cnt_bit[2]_NEW270 (
// Equation(s):
// \inst_ir_rx|rx_cnt_bit[2]_OTERM271  = ( \inst_ir_rx|rx_cnt_bit[5]~1_combout  & ( (\inst_ir_rx|Selector0~3_combout  & (!\inst_ir_rx|rx_cnt_bit [2] $ (((!\inst_ir_rx|rx_cnt_bit [1]) # (!\inst_ir_rx|rx_cnt_bit [0]))))) ) ) # ( 
// !\inst_ir_rx|rx_cnt_bit[5]~1_combout  & ( \inst_ir_rx|rx_cnt_bit [2] ) )

	.dataa(!\inst_ir_rx|rx_cnt_bit [2]),
	.datab(!\inst_ir_rx|rx_cnt_bit [1]),
	.datac(!\inst_ir_rx|Selector0~3_combout ),
	.datad(!\inst_ir_rx|rx_cnt_bit [0]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_bit[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_cnt_bit[2]_OTERM271 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_bit[2]_NEW270 .extended_lut = "off";
defparam \inst_ir_rx|rx_cnt_bit[2]_NEW270 .lut_mask = 64'h5555555505060506;
defparam \inst_ir_rx|rx_cnt_bit[2]_NEW270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N38
dffeas \inst_ir_rx|rx_cnt_bit[2] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_cnt_bit[2]_OTERM271 ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_cnt_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_cnt_bit[2] .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_cnt_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N48
cyclonev_lcell_comb \inst_ir_rx|Decoder0~9 (
// Equation(s):
// \inst_ir_rx|Decoder0~9_combout  = ( !\inst_ir_rx|rx_cnt_bit [1] & ( \inst_ir_rx|rx_cnt_bit [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~9 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \inst_ir_rx|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N35
dffeas \inst_ir_rx|rx_frame[20]_NEW_REG138 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|Decoder0~9_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[20]_OTERM139 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[20]_NEW_REG138 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[20]_NEW_REG138 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y4_N29
dffeas \inst_ir_rx|rx_frame[13]_NEW_REG160 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_cnt_bit [5]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[13]_OTERM161 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[13]_NEW_REG160 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[13]_NEW_REG160 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N0
cyclonev_lcell_comb \inst_ir_rx|Decoder0~11 (
// Equation(s):
// \inst_ir_rx|Decoder0~11_combout  = ( !\inst_ir_rx|rx_cnt_bit [4] & ( (!\inst_ir_rx|rx_cnt_bit [0] & !\inst_ir_rx|rx_cnt_bit [3]) ) )

	.dataa(!\inst_ir_rx|rx_cnt_bit [0]),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~11 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~11 .lut_mask = 64'hA0A0A0A000000000;
defparam \inst_ir_rx|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N1
dffeas \inst_ir_rx|rx_frame[5]_NEW_REG118 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Decoder0~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[5]_OTERM119 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[5]_NEW_REG118 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[5]_NEW_REG118 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N48
cyclonev_lcell_comb \inst_ir_rx|always1~0 (
// Equation(s):
// \inst_ir_rx|always1~0_combout  = ( !\inst_ir_rx|rx_cnt_tick [3] & ( (!\inst_ir_rx|rx_cnt_tick [8] & (!\inst_ir_rx|rx_cnt_tick [7] & !\inst_ir_rx|rx_cnt_tick [4])) ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick [8]),
	.datab(!\inst_ir_rx|rx_cnt_tick [7]),
	.datac(!\inst_ir_rx|rx_cnt_tick [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always1~0 .extended_lut = "off";
defparam \inst_ir_rx|always1~0 .lut_mask = 64'h8080808000000000;
defparam \inst_ir_rx|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N42
cyclonev_lcell_comb \inst_ir_rx|always1~1 (
// Equation(s):
// \inst_ir_rx|always1~1_combout  = ( \inst_ir_rx|rx_cnt_tick [0] & ( (\inst_ir_rx|always1~0_combout  & !\inst_ir_rx|rx_cnt_tick [2]) ) ) # ( !\inst_ir_rx|rx_cnt_tick [0] & ( (\inst_ir_rx|always1~0_combout  & ((!\inst_ir_rx|rx_cnt_tick [1]) # 
// (!\inst_ir_rx|rx_cnt_tick [2]))) ) )

	.dataa(!\inst_ir_rx|always1~0_combout ),
	.datab(!\inst_ir_rx|rx_cnt_tick [1]),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_cnt_tick [2]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always1~1 .extended_lut = "off";
defparam \inst_ir_rx|always1~1 .lut_mask = 64'h5544554455005500;
defparam \inst_ir_rx|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N44
dffeas \inst_ir_rx|rx_frame[13]_NEW_REG162 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|always1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[13]_OTERM163 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[13]_NEW_REG162 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[13]_NEW_REG162 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N15
cyclonev_lcell_comb \inst_ir_rx|always1~2 (
// Equation(s):
// \inst_ir_rx|always1~2_combout  = (!\inst_ir_rx|rx_cnt_tick [8] & (!\inst_ir_rx|rx_cnt_tick [7] & ((!\inst_ir_rx|rx_cnt_tick [6]) # (!\inst_ir_rx|rx_cnt_tick [5]))))

	.dataa(!\inst_ir_rx|rx_cnt_tick [8]),
	.datab(!\inst_ir_rx|rx_cnt_tick [6]),
	.datac(!\inst_ir_rx|rx_cnt_tick [5]),
	.datad(!\inst_ir_rx|rx_cnt_tick [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|always1~2 .extended_lut = "off";
defparam \inst_ir_rx|always1~2 .lut_mask = 64'hA800A800A800A800;
defparam \inst_ir_rx|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N54
cyclonev_lcell_comb \inst_ir_rx|Selector4~0 (
// Equation(s):
// \inst_ir_rx|Selector4~0_combout  = ( !\inst_ir_rx|rx_cnt_tick [12] & ( (!\inst_ir_rx|rx_cnt_tick [14] & (!\inst_ir_rx|rx_cnt_tick [13] & \inst_ir_rx|Selector3~0_combout )) ) )

	.dataa(!\inst_ir_rx|rx_cnt_tick [14]),
	.datab(!\inst_ir_rx|rx_cnt_tick [13]),
	.datac(!\inst_ir_rx|Selector3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_tick [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Selector4~0 .extended_lut = "off";
defparam \inst_ir_rx|Selector4~0 .lut_mask = 64'h0808080800000000;
defparam \inst_ir_rx|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N30
cyclonev_lcell_comb \inst_ir_rx|LessThan6~2 (
// Equation(s):
// \inst_ir_rx|LessThan6~2_combout  = ( !\inst_ir_rx|LessThan6~0_combout  & ( \inst_ir_rx|LessThan6~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|LessThan6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|LessThan6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|LessThan6~2 .extended_lut = "off";
defparam \inst_ir_rx|LessThan6~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \inst_ir_rx|LessThan6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N39
cyclonev_lcell_comb \inst_ir_rx|Decoder0~5 (
// Equation(s):
// \inst_ir_rx|Decoder0~5_combout  = ( \inst_ir_rx|Selector4~0_combout  & ( \inst_ir_rx|LessThan6~2_combout  & ( (!\inst_ir_rx|rx_dataIn_lag~DUPLICATE_q  & (\inst_ir_rx|rx_cnt_tick [11] & (!\i_data~input_o  & !\inst_ir_rx|always1~2_combout ))) ) ) )

	.dataa(!\inst_ir_rx|rx_dataIn_lag~DUPLICATE_q ),
	.datab(!\inst_ir_rx|rx_cnt_tick [11]),
	.datac(!\i_data~input_o ),
	.datad(!\inst_ir_rx|always1~2_combout ),
	.datae(!\inst_ir_rx|Selector4~0_combout ),
	.dataf(!\inst_ir_rx|LessThan6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~5 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~5 .lut_mask = 64'h0000000000002000;
defparam \inst_ir_rx|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y5_N40
dffeas \inst_ir_rx|rx_frame[13]_NEW_REG164 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Decoder0~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[13]_OTERM165 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[13]_NEW_REG164 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[13]_NEW_REG164 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y4_N37
dffeas \inst_ir_rx|rx_frame[3]_NEW_REG184 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~19_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[3]_OTERM185 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[3]_NEW_REG184 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[3]_NEW_REG184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N39
cyclonev_lcell_comb \inst_ir_rx|rx_frame~19 (
// Equation(s):
// \inst_ir_rx|rx_frame~19_combout  = ( \inst_ir_rx|rx_frame[13]_OTERM165  & ( \inst_ir_rx|rx_frame[3]_OTERM185  ) ) # ( !\inst_ir_rx|rx_frame[13]_OTERM165  & ( \inst_ir_rx|rx_frame[3]_OTERM185  ) ) # ( \inst_ir_rx|rx_frame[13]_OTERM165  & ( 
// !\inst_ir_rx|rx_frame[3]_OTERM185  & ( (\inst_ir_rx|rx_frame[20]_OTERM139  & (!\inst_ir_rx|rx_frame[13]_OTERM161  & (\inst_ir_rx|rx_frame[5]_OTERM119  & !\inst_ir_rx|rx_frame[13]_OTERM163 ))) ) ) )

	.dataa(!\inst_ir_rx|rx_frame[20]_OTERM139 ),
	.datab(!\inst_ir_rx|rx_frame[13]_OTERM161 ),
	.datac(!\inst_ir_rx|rx_frame[5]_OTERM119 ),
	.datad(!\inst_ir_rx|rx_frame[13]_OTERM163 ),
	.datae(!\inst_ir_rx|rx_frame[13]_OTERM165 ),
	.dataf(!\inst_ir_rx|rx_frame[3]_OTERM185 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~19 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~19 .lut_mask = 64'h00000400FFFFFFFF;
defparam \inst_ir_rx|rx_frame~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N36
cyclonev_lcell_comb \inst_ir_rx|Decoder0~1 (
// Equation(s):
// \inst_ir_rx|Decoder0~1_combout  = ( \inst_ir_rx|always2~0_combout  & ( \inst_ir_rx|Selector3~0_combout  & ( (!\inst_ir_rx|rx_dataIn_lag~DUPLICATE_q  & (\inst_ir_rx|rx_cnt_tick [11] & (!\inst_ir_rx|always1~2_combout  & !\i_data~input_o ))) ) ) )

	.dataa(!\inst_ir_rx|rx_dataIn_lag~DUPLICATE_q ),
	.datab(!\inst_ir_rx|rx_cnt_tick [11]),
	.datac(!\inst_ir_rx|always1~2_combout ),
	.datad(!\i_data~input_o ),
	.datae(!\inst_ir_rx|always2~0_combout ),
	.dataf(!\inst_ir_rx|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~1 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~1 .lut_mask = 64'h0000000000002000;
defparam \inst_ir_rx|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N3
cyclonev_lcell_comb \inst_ir_rx|Decoder0~10 (
// Equation(s):
// \inst_ir_rx|Decoder0~10_combout  = (\inst_ir_rx|LessThan6~2_combout  & (!\inst_ir_rx|rx_cnt_bit [5] & (!\inst_ir_rx|always1~1_combout  & \inst_ir_rx|Decoder0~1_combout )))

	.dataa(!\inst_ir_rx|LessThan6~2_combout ),
	.datab(!\inst_ir_rx|rx_cnt_bit [5]),
	.datac(!\inst_ir_rx|always1~1_combout ),
	.datad(!\inst_ir_rx|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~10 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~10 .lut_mask = 64'h0040004000400040;
defparam \inst_ir_rx|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N4
dffeas \inst_ir_rx|rx_frame[5]_NEW_REG116 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Decoder0~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[5]_OTERM117 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[5]_NEW_REG116 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[5]_NEW_REG116 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y4_N8
dffeas \inst_ir_rx|rx_frame[14]_NEW_REG94 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_cnt_bit [2]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[14]_NEW_REG94 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[14]_NEW_REG94 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N41
dffeas \inst_ir_rx|rx_frame[14]_NEW_REG96 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_cnt_bit [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[14]_NEW_REG96 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[14]_NEW_REG96 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N13
dffeas \inst_ir_rx|rx_frame[1]_NEW_REG124 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~17_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[1]_OTERM125 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[1]_NEW_REG124 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[1]_NEW_REG124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N51
cyclonev_lcell_comb \inst_ir_rx|rx_frame~17 (
// Equation(s):
// \inst_ir_rx|rx_frame~17_combout  = ( \inst_ir_rx|rx_frame[1]_OTERM125  ) # ( !\inst_ir_rx|rx_frame[1]_OTERM125  & ( (\inst_ir_rx|rx_frame[5]_OTERM117  & (!\inst_ir_rx|rx_frame[14]_OTERM95  & (\inst_ir_rx|rx_frame[14]_OTERM97  & 
// \inst_ir_rx|rx_frame[5]_OTERM119 ))) ) )

	.dataa(!\inst_ir_rx|rx_frame[5]_OTERM117 ),
	.datab(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datac(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datad(!\inst_ir_rx|rx_frame[5]_OTERM119 ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame[1]_OTERM125 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~17 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~17 .lut_mask = 64'h00040004FFFFFFFF;
defparam \inst_ir_rx|rx_frame~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N10
dffeas \inst_ir_rx|rx_frame[2]_NEW_REG122 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~18_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[2]_OTERM123 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[2]_NEW_REG122 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[2]_NEW_REG122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N0
cyclonev_lcell_comb \inst_ir_rx|Decoder0~2 (
// Equation(s):
// \inst_ir_rx|Decoder0~2_combout  = ( \inst_ir_rx|Decoder0~1_combout  & ( (\inst_ir_rx|LessThan6~2_combout  & (!\inst_ir_rx|rx_cnt_bit [5] & (\inst_ir_rx|rx_cnt_bit [0] & !\inst_ir_rx|always1~1_combout ))) ) )

	.dataa(!\inst_ir_rx|LessThan6~2_combout ),
	.datab(!\inst_ir_rx|rx_cnt_bit [5]),
	.datac(!\inst_ir_rx|rx_cnt_bit [0]),
	.datad(!\inst_ir_rx|always1~1_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~2 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~2 .lut_mask = 64'h0000000004000400;
defparam \inst_ir_rx|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N14
dffeas \inst_ir_rx|rx_frame[14]_NEW_REG100 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|Decoder0~2_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[14]_OTERM101 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[14]_NEW_REG100 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[14]_NEW_REG100 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y4_N2
dffeas \inst_ir_rx|rx_frame[14]_NEW_REG98 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_cnt_bit [4]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[14]_OTERM99 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[14]_NEW_REG98 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[14]_NEW_REG98 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y4_N11
dffeas \inst_ir_rx|rx_frame[15]_NEW_REG86 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_cnt_bit [3]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[15]_NEW_REG86 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[15]_NEW_REG86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N6
cyclonev_lcell_comb \inst_ir_rx|rx_frame~18 (
// Equation(s):
// \inst_ir_rx|rx_frame~18_combout  = ( \inst_ir_rx|rx_frame[14]_OTERM99  & ( \inst_ir_rx|rx_frame[15]_OTERM87  & ( \inst_ir_rx|rx_frame[2]_OTERM123  ) ) ) # ( !\inst_ir_rx|rx_frame[14]_OTERM99  & ( \inst_ir_rx|rx_frame[15]_OTERM87  & ( 
// \inst_ir_rx|rx_frame[2]_OTERM123  ) ) ) # ( \inst_ir_rx|rx_frame[14]_OTERM99  & ( !\inst_ir_rx|rx_frame[15]_OTERM87  & ( \inst_ir_rx|rx_frame[2]_OTERM123  ) ) ) # ( !\inst_ir_rx|rx_frame[14]_OTERM99  & ( !\inst_ir_rx|rx_frame[15]_OTERM87  & ( 
// ((\inst_ir_rx|rx_frame[14]_OTERM97  & (\inst_ir_rx|rx_frame[14]_OTERM101  & !\inst_ir_rx|rx_frame[14]_OTERM95 ))) # (\inst_ir_rx|rx_frame[2]_OTERM123 ) ) ) )

	.dataa(!\inst_ir_rx|rx_frame[2]_OTERM123 ),
	.datab(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datac(!\inst_ir_rx|rx_frame[14]_OTERM101 ),
	.datad(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datae(!\inst_ir_rx|rx_frame[14]_OTERM99 ),
	.dataf(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~18 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~18 .lut_mask = 64'h5755555555555555;
defparam \inst_ir_rx|rx_frame~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N48
cyclonev_lcell_comb \inst_ir_rx|Decoder0~0 (
// Equation(s):
// \inst_ir_rx|Decoder0~0_combout  = (!\inst_ir_rx|rx_cnt_bit [1] & !\inst_ir_rx|rx_cnt_bit [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_bit [1]),
	.datad(!\inst_ir_rx|rx_cnt_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~0 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~0 .lut_mask = 64'hF000F000F000F000;
defparam \inst_ir_rx|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N49
dffeas \inst_ir_rx|rx_frame[15]_NEW_REG88 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[15]_OTERM89 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[15]_NEW_REG88 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[15]_NEW_REG88 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N22
dffeas \inst_ir_rx|rx_frame[0]_NEW_REG156 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[0]_OTERM157 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[0]_NEW_REG156 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[0]_NEW_REG156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N42
cyclonev_lcell_comb \inst_ir_rx|rx_frame~0 (
// Equation(s):
// \inst_ir_rx|rx_frame~0_combout  = ( \inst_ir_rx|rx_frame[14]_OTERM99  & ( \inst_ir_rx|rx_frame[0]_OTERM157  ) ) # ( !\inst_ir_rx|rx_frame[14]_OTERM99  & ( \inst_ir_rx|rx_frame[0]_OTERM157  ) ) # ( !\inst_ir_rx|rx_frame[14]_OTERM99  & ( 
// !\inst_ir_rx|rx_frame[0]_OTERM157  & ( (\inst_ir_rx|rx_frame[14]_OTERM101  & (\inst_ir_rx|rx_frame[15]_OTERM89  & !\inst_ir_rx|rx_frame[15]_OTERM87 )) ) ) )

	.dataa(!\inst_ir_rx|rx_frame[14]_OTERM101 ),
	.datab(!\inst_ir_rx|rx_frame[15]_OTERM89 ),
	.datac(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame[14]_OTERM99 ),
	.dataf(!\inst_ir_rx|rx_frame[0]_OTERM157 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~0 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~0 .lut_mask = 64'h10100000FFFFFFFF;
defparam \inst_ir_rx|rx_frame~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N36
cyclonev_lcell_comb \inst_hex0|WideOr6~0 (
// Equation(s):
// \inst_hex0|WideOr6~0_combout  = ( \inst_ir_rx|rx_frame~18_combout  & ( \inst_ir_rx|rx_frame~0_combout  & ( (\inst_ir_rx|rx_frame~19_combout  & !\inst_ir_rx|rx_frame~17_combout ) ) ) ) # ( !\inst_ir_rx|rx_frame~18_combout  & ( 
// \inst_ir_rx|rx_frame~0_combout  & ( !\inst_ir_rx|rx_frame~19_combout  $ (\inst_ir_rx|rx_frame~17_combout ) ) ) ) # ( \inst_ir_rx|rx_frame~18_combout  & ( !\inst_ir_rx|rx_frame~0_combout  & ( (!\inst_ir_rx|rx_frame~19_combout  & 
// !\inst_ir_rx|rx_frame~17_combout ) ) ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_frame~19_combout ),
	.datac(!\inst_ir_rx|rx_frame~17_combout ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame~18_combout ),
	.dataf(!\inst_ir_rx|rx_frame~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex0|WideOr6~0 .extended_lut = "off";
defparam \inst_hex0|WideOr6~0 .lut_mask = 64'h0000C0C0C3C33030;
defparam \inst_hex0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N12
cyclonev_lcell_comb \inst_ir_rx|Decoder0~7 (
// Equation(s):
// \inst_ir_rx|Decoder0~7_combout  = (!\inst_ir_rx|rx_cnt_bit [0] & \inst_ir_rx|rx_cnt_bit [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_bit [0]),
	.datad(!\inst_ir_rx|rx_cnt_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~7 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~7 .lut_mask = 64'h00F000F000F000F0;
defparam \inst_ir_rx|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N14
dffeas \inst_ir_rx|rx_frame[23]_NEW_REG214 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Decoder0~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[23]_OTERM215 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[23]_NEW_REG214 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[23]_NEW_REG214 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N57
cyclonev_lcell_comb \inst_ir_rx|Decoder0~6 (
// Equation(s):
// \inst_ir_rx|Decoder0~6_combout  = (\inst_ir_rx|rx_cnt_bit [1] & (\inst_ir_rx|rx_cnt_bit [3] & !\inst_ir_rx|rx_cnt_bit [2]))

	.dataa(!\inst_ir_rx|rx_cnt_bit [1]),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_bit [3]),
	.datad(!\inst_ir_rx|rx_cnt_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~6 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~6 .lut_mask = 64'h0500050005000500;
defparam \inst_ir_rx|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N59
dffeas \inst_ir_rx|rx_frame[10]_NEW_REG106 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Decoder0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[10]_OTERM107 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[10]_NEW_REG106 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[10]_NEW_REG106 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y4_N40
dffeas \inst_ir_rx|rx_frame[25]_NEW_REG220 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~3_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[25]_OTERM221 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[25]_NEW_REG220 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[25]_NEW_REG220 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N57
cyclonev_lcell_comb \inst_ir_rx|rx_frame~3 (
// Equation(s):
// \inst_ir_rx|rx_frame~3_combout  = ( \inst_ir_rx|rx_frame[10]_OTERM107  & ( \inst_ir_rx|rx_frame[25]_OTERM221  ) ) # ( !\inst_ir_rx|rx_frame[10]_OTERM107  & ( \inst_ir_rx|rx_frame[25]_OTERM221  ) ) # ( \inst_ir_rx|rx_frame[10]_OTERM107  & ( 
// !\inst_ir_rx|rx_frame[25]_OTERM221  & ( (\inst_ir_rx|rx_frame[13]_OTERM165  & (\inst_ir_rx|rx_frame[23]_OTERM215  & (!\inst_ir_rx|rx_frame[13]_OTERM161  & !\inst_ir_rx|rx_frame[13]_OTERM163 ))) ) ) )

	.dataa(!\inst_ir_rx|rx_frame[13]_OTERM165 ),
	.datab(!\inst_ir_rx|rx_frame[23]_OTERM215 ),
	.datac(!\inst_ir_rx|rx_frame[13]_OTERM161 ),
	.datad(!\inst_ir_rx|rx_frame[13]_OTERM163 ),
	.datae(!\inst_ir_rx|rx_frame[10]_OTERM107 ),
	.dataf(!\inst_ir_rx|rx_frame[25]_OTERM221 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~3 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~3 .lut_mask = 64'h00001000FFFFFFFF;
defparam \inst_ir_rx|rx_frame~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N17
dffeas \inst_ir_rx|rx_frame[17]_NEW_REG150 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~4_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[17]_OTERM151 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[17]_NEW_REG150 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[17]_NEW_REG150 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N15
cyclonev_lcell_comb \inst_ir_rx|Decoder0~8 (
// Equation(s):
// \inst_ir_rx|Decoder0~8_combout  = ( \inst_ir_rx|Decoder0~1_combout  & ( (\inst_ir_rx|LessThan6~2_combout  & (!\inst_ir_rx|always1~1_combout  & (!\inst_ir_rx|rx_cnt_bit [5] & \inst_ir_rx|Decoder0~7_combout ))) ) )

	.dataa(!\inst_ir_rx|LessThan6~2_combout ),
	.datab(!\inst_ir_rx|always1~1_combout ),
	.datac(!\inst_ir_rx|rx_cnt_bit [5]),
	.datad(!\inst_ir_rx|Decoder0~7_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~8 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~8 .lut_mask = 64'h0000000000400040;
defparam \inst_ir_rx|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N16
dffeas \inst_ir_rx|rx_frame[15]_NEW_REG90 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Decoder0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[15]_OTERM91 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[15]_NEW_REG90 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[15]_NEW_REG90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N54
cyclonev_lcell_comb \inst_ir_rx|rx_frame~4 (
// Equation(s):
// \inst_ir_rx|rx_frame~4_combout  = ( \inst_ir_rx|rx_frame[15]_OTERM91  & ( \inst_ir_rx|rx_frame[14]_OTERM95  & ( \inst_ir_rx|rx_frame[17]_OTERM151  ) ) ) # ( !\inst_ir_rx|rx_frame[15]_OTERM91  & ( \inst_ir_rx|rx_frame[14]_OTERM95  & ( 
// \inst_ir_rx|rx_frame[17]_OTERM151  ) ) ) # ( \inst_ir_rx|rx_frame[15]_OTERM91  & ( !\inst_ir_rx|rx_frame[14]_OTERM95  & ( ((\inst_ir_rx|rx_frame[14]_OTERM97  & !\inst_ir_rx|rx_frame[15]_OTERM87 )) # (\inst_ir_rx|rx_frame[17]_OTERM151 ) ) ) ) # ( 
// !\inst_ir_rx|rx_frame[15]_OTERM91  & ( !\inst_ir_rx|rx_frame[14]_OTERM95  & ( \inst_ir_rx|rx_frame[17]_OTERM151  ) ) )

	.dataa(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datab(!\inst_ir_rx|rx_frame[17]_OTERM151 ),
	.datac(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame[15]_OTERM91 ),
	.dataf(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~4 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~4 .lut_mask = 64'h3333737333333333;
defparam \inst_ir_rx|rx_frame~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y3_N3
cyclonev_lcell_comb \inst_ir_rx|Equal1~0 (
// Equation(s):
// \inst_ir_rx|Equal1~0_combout  = !\inst_ir_rx|rx_frame~3_combout  $ (!\inst_ir_rx|rx_frame~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame~3_combout ),
	.datad(!\inst_ir_rx|rx_frame~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Equal1~0 .extended_lut = "off";
defparam \inst_ir_rx|Equal1~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \inst_ir_rx|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N30
cyclonev_lcell_comb \inst_ir_rx|Decoder0~3 (
// Equation(s):
// \inst_ir_rx|Decoder0~3_combout  = ( \inst_ir_rx|rx_cnt_bit [4] & ( \inst_ir_rx|Decoder0~1_combout  & ( (\inst_ir_rx|rx_cnt_bit [0] & (!\inst_ir_rx|rx_cnt_bit [5] & (\inst_ir_rx|LessThan6~2_combout  & !\inst_ir_rx|always1~1_combout ))) ) ) )

	.dataa(!\inst_ir_rx|rx_cnt_bit [0]),
	.datab(!\inst_ir_rx|rx_cnt_bit [5]),
	.datac(!\inst_ir_rx|LessThan6~2_combout ),
	.datad(!\inst_ir_rx|always1~1_combout ),
	.datae(!\inst_ir_rx|rx_cnt_bit [4]),
	.dataf(!\inst_ir_rx|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~3 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~3 .lut_mask = 64'h0000000000000400;
defparam \inst_ir_rx|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N31
dffeas \inst_ir_rx|rx_frame[22]_NEW_REG128 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[22]_OTERM129 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[22]_NEW_REG128 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[22]_NEW_REG128 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N44
dffeas \inst_ir_rx|rx_frame[16]_NEW_REG152 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~2_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[16]_OTERM153 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[16]_NEW_REG152 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[16]_NEW_REG152 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N39
cyclonev_lcell_comb \inst_ir_rx|rx_frame~2 (
// Equation(s):
// \inst_ir_rx|rx_frame~2_combout  = ( \inst_ir_rx|rx_frame[16]_OTERM153  ) # ( !\inst_ir_rx|rx_frame[16]_OTERM153  & ( (!\inst_ir_rx|rx_frame[15]_OTERM87  & (\inst_ir_rx|rx_frame[15]_OTERM89  & \inst_ir_rx|rx_frame[22]_OTERM129 )) ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datac(!\inst_ir_rx|rx_frame[15]_OTERM89 ),
	.datad(!\inst_ir_rx|rx_frame[22]_OTERM129 ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame[16]_OTERM153 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~2 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~2 .lut_mask = 64'h000C000CFFFFFFFF;
defparam \inst_ir_rx|rx_frame~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N4
dffeas \inst_ir_rx|rx_frame[24]_NEW_REG154 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~1_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[24]_OTERM155 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[24]_NEW_REG154 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[24]_NEW_REG154 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N54
cyclonev_lcell_comb \inst_ir_rx|Decoder0~4 (
// Equation(s):
// \inst_ir_rx|Decoder0~4_combout  = (!\inst_ir_rx|rx_cnt_bit [1] & (\inst_ir_rx|rx_cnt_bit [3] & !\inst_ir_rx|rx_cnt_bit [2]))

	.dataa(!\inst_ir_rx|rx_cnt_bit [1]),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_bit [3]),
	.datad(!\inst_ir_rx|rx_cnt_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~4 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~4 .lut_mask = 64'h0A000A000A000A00;
defparam \inst_ir_rx|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N56
dffeas \inst_ir_rx|rx_frame[8]_NEW_REG110 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[8]_OTERM111 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[8]_NEW_REG110 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[8]_NEW_REG110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N27
cyclonev_lcell_comb \inst_ir_rx|rx_frame~1 (
// Equation(s):
// \inst_ir_rx|rx_frame~1_combout  = ((\inst_ir_rx|rx_frame[22]_OTERM129  & \inst_ir_rx|rx_frame[8]_OTERM111 )) # (\inst_ir_rx|rx_frame[24]_OTERM155 )

	.dataa(!\inst_ir_rx|rx_frame[22]_OTERM129 ),
	.datab(!\inst_ir_rx|rx_frame[24]_OTERM155 ),
	.datac(!\inst_ir_rx|rx_frame[8]_OTERM111 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~1 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~1 .lut_mask = 64'h3737373737373737;
defparam \inst_ir_rx|rx_frame~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N7
dffeas \inst_ir_rx|rx_frame[29]_NEW_REG134 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~11_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[29]_OTERM135 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[29]_NEW_REG134 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[29]_NEW_REG134 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N12
cyclonev_lcell_comb \inst_ir_rx|rx_frame~11 (
// Equation(s):
// \inst_ir_rx|rx_frame~11_combout  = ( \inst_ir_rx|rx_frame[29]_OTERM135  ) # ( !\inst_ir_rx|rx_frame[29]_OTERM135  & ( (\inst_ir_rx|rx_frame[14]_OTERM97  & (\inst_ir_rx|rx_frame[14]_OTERM95  & (\inst_ir_rx|rx_frame[15]_OTERM87  & 
// \inst_ir_rx|rx_frame[15]_OTERM91 ))) ) )

	.dataa(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datab(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datac(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datad(!\inst_ir_rx|rx_frame[15]_OTERM91 ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame[29]_OTERM135 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~11 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~11 .lut_mask = 64'h00010001FFFFFFFF;
defparam \inst_ir_rx|rx_frame~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N52
dffeas \inst_ir_rx|rx_frame[22]_NEW_REG126 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~14_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[22]_OTERM127 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[22]_NEW_REG126 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[22]_NEW_REG126 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N30
cyclonev_lcell_comb \inst_ir_rx|rx_frame~14 (
// Equation(s):
// \inst_ir_rx|rx_frame~14_combout  = ( \inst_ir_rx|rx_frame[22]_OTERM127  ) # ( !\inst_ir_rx|rx_frame[22]_OTERM127  & ( (\inst_ir_rx|rx_frame[14]_OTERM97  & (\inst_ir_rx|rx_frame[14]_OTERM95  & (!\inst_ir_rx|rx_frame[15]_OTERM87  & 
// \inst_ir_rx|rx_frame[22]_OTERM129 ))) ) )

	.dataa(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datab(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datac(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datad(!\inst_ir_rx|rx_frame[22]_OTERM129 ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame[22]_OTERM127 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~14 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~14 .lut_mask = 64'h00100010FFFFFFFF;
defparam \inst_ir_rx|rx_frame~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y5_N22
dffeas \inst_ir_rx|rx_frame[7]_NEW_REG178 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|LessThan6~2_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[7]_OTERM179 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[7]_NEW_REG178 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[7]_NEW_REG178 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y5_N10
dffeas \inst_ir_rx|rx_frame[7]_NEW_REG180 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|Decoder0~1_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[7]_OTERM181 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[7]_NEW_REG180 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[7]_NEW_REG180 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y4_N13
dffeas \inst_ir_rx|rx_frame[31]_NEW_REG218 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|always2~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[31]_OTERM219 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[31]_NEW_REG218 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[31]_NEW_REG218 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y5_N52
dffeas \inst_ir_rx|rx_frame[31]_NEW_REG216 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~15_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[31]_OTERM217 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[31]_NEW_REG216 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[31]_NEW_REG216 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N0
cyclonev_lcell_comb \inst_ir_rx|rx_frame~15 (
// Equation(s):
// \inst_ir_rx|rx_frame~15_combout  = ( \inst_ir_rx|rx_frame[13]_OTERM163  & ( \inst_ir_rx|rx_frame[31]_OTERM217  ) ) # ( !\inst_ir_rx|rx_frame[13]_OTERM163  & ( \inst_ir_rx|rx_frame[31]_OTERM217  ) ) # ( !\inst_ir_rx|rx_frame[13]_OTERM163  & ( 
// !\inst_ir_rx|rx_frame[31]_OTERM217  & ( (\inst_ir_rx|rx_frame[7]_OTERM179  & (\inst_ir_rx|rx_frame[7]_OTERM181  & \inst_ir_rx|rx_frame[31]_OTERM219 )) ) ) )

	.dataa(!\inst_ir_rx|rx_frame[7]_OTERM179 ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame[7]_OTERM181 ),
	.datad(!\inst_ir_rx|rx_frame[31]_OTERM219 ),
	.datae(!\inst_ir_rx|rx_frame[13]_OTERM163 ),
	.dataf(!\inst_ir_rx|rx_frame[31]_OTERM217 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~15 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~15 .lut_mask = 64'h00050000FFFFFFFF;
defparam \inst_ir_rx|rx_frame~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N28
dffeas \inst_ir_rx|rx_frame[30]_NEW_REG130 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~13_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[30]_OTERM131 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[30]_NEW_REG130 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[30]_NEW_REG130 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N6
cyclonev_lcell_comb \inst_ir_rx|rx_frame~13 (
// Equation(s):
// \inst_ir_rx|rx_frame~13_combout  = ( \inst_ir_rx|rx_frame[30]_OTERM131  ) # ( !\inst_ir_rx|rx_frame[30]_OTERM131  & ( (\inst_ir_rx|rx_frame[14]_OTERM97  & (\inst_ir_rx|rx_frame[15]_OTERM87  & (\inst_ir_rx|rx_frame[22]_OTERM129  & 
// \inst_ir_rx|rx_frame[14]_OTERM95 ))) ) )

	.dataa(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datab(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datac(!\inst_ir_rx|rx_frame[22]_OTERM129 ),
	.datad(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame[30]_OTERM131 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~13 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~13 .lut_mask = 64'h00010001FFFFFFFF;
defparam \inst_ir_rx|rx_frame~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N46
dffeas \inst_ir_rx|rx_frame[23]_NEW_REG212 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~16_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[23]_OTERM213 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[23]_NEW_REG212 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[23]_NEW_REG212 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N54
cyclonev_lcell_comb \inst_ir_rx|rx_frame~16 (
// Equation(s):
// \inst_ir_rx|rx_frame~16_combout  = ( \inst_ir_rx|rx_frame[8]_OTERM111  & ( \inst_ir_rx|rx_frame[23]_OTERM213  ) ) # ( !\inst_ir_rx|rx_frame[8]_OTERM111  & ( \inst_ir_rx|rx_frame[23]_OTERM213  ) ) # ( \inst_ir_rx|rx_frame[8]_OTERM111  & ( 
// !\inst_ir_rx|rx_frame[23]_OTERM213  & ( (\inst_ir_rx|rx_frame[13]_OTERM165  & (\inst_ir_rx|rx_frame[23]_OTERM215  & (!\inst_ir_rx|rx_frame[13]_OTERM163  & !\inst_ir_rx|rx_frame[13]_OTERM161 ))) ) ) )

	.dataa(!\inst_ir_rx|rx_frame[13]_OTERM165 ),
	.datab(!\inst_ir_rx|rx_frame[23]_OTERM215 ),
	.datac(!\inst_ir_rx|rx_frame[13]_OTERM163 ),
	.datad(!\inst_ir_rx|rx_frame[13]_OTERM161 ),
	.datae(!\inst_ir_rx|rx_frame[8]_OTERM111 ),
	.dataf(!\inst_ir_rx|rx_frame[23]_OTERM213 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~16 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~16 .lut_mask = 64'h00001000FFFFFFFF;
defparam \inst_ir_rx|rx_frame~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N49
dffeas \inst_ir_rx|rx_frame[21]_NEW_REG132 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~12_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[21]_OTERM133 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[21]_NEW_REG132 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[21]_NEW_REG132 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N33
cyclonev_lcell_comb \inst_ir_rx|rx_frame~12 (
// Equation(s):
// \inst_ir_rx|rx_frame~12_combout  = ( \inst_ir_rx|rx_frame[15]_OTERM91  & ( ((\inst_ir_rx|rx_frame[14]_OTERM97  & (\inst_ir_rx|rx_frame[14]_OTERM95  & !\inst_ir_rx|rx_frame[15]_OTERM87 ))) # (\inst_ir_rx|rx_frame[21]_OTERM133 ) ) ) # ( 
// !\inst_ir_rx|rx_frame[15]_OTERM91  & ( \inst_ir_rx|rx_frame[21]_OTERM133  ) )

	.dataa(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datab(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datac(!\inst_ir_rx|rx_frame[21]_OTERM133 ),
	.datad(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame[15]_OTERM91 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~12 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~12 .lut_mask = 64'h0F0F0F0F1F0F1F0F;
defparam \inst_ir_rx|rx_frame~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N0
cyclonev_lcell_comb \inst_ir_rx|done~1 (
// Equation(s):
// \inst_ir_rx|done~1_combout  = ( \inst_ir_rx|rx_frame~16_combout  & ( \inst_ir_rx|rx_frame~12_combout  & ( (!\inst_ir_rx|rx_frame~11_combout  & (!\inst_ir_rx|rx_frame~15_combout  & (!\inst_ir_rx|rx_frame~14_combout  $ (!\inst_ir_rx|rx_frame~13_combout )))) 
// ) ) ) # ( !\inst_ir_rx|rx_frame~16_combout  & ( \inst_ir_rx|rx_frame~12_combout  & ( (!\inst_ir_rx|rx_frame~11_combout  & (\inst_ir_rx|rx_frame~15_combout  & (!\inst_ir_rx|rx_frame~14_combout  $ (!\inst_ir_rx|rx_frame~13_combout )))) ) ) ) # ( 
// \inst_ir_rx|rx_frame~16_combout  & ( !\inst_ir_rx|rx_frame~12_combout  & ( (\inst_ir_rx|rx_frame~11_combout  & (!\inst_ir_rx|rx_frame~15_combout  & (!\inst_ir_rx|rx_frame~14_combout  $ (!\inst_ir_rx|rx_frame~13_combout )))) ) ) ) # ( 
// !\inst_ir_rx|rx_frame~16_combout  & ( !\inst_ir_rx|rx_frame~12_combout  & ( (\inst_ir_rx|rx_frame~11_combout  & (\inst_ir_rx|rx_frame~15_combout  & (!\inst_ir_rx|rx_frame~14_combout  $ (!\inst_ir_rx|rx_frame~13_combout )))) ) ) )

	.dataa(!\inst_ir_rx|rx_frame~11_combout ),
	.datab(!\inst_ir_rx|rx_frame~14_combout ),
	.datac(!\inst_ir_rx|rx_frame~15_combout ),
	.datad(!\inst_ir_rx|rx_frame~13_combout ),
	.datae(!\inst_ir_rx|rx_frame~16_combout ),
	.dataf(!\inst_ir_rx|rx_frame~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|done~1 .extended_lut = "off";
defparam \inst_ir_rx|done~1 .lut_mask = 64'h0104104002082080;
defparam \inst_ir_rx|done~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N2
dffeas \inst_ir_rx|rx_frame[28]_NEW_REG140 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~9_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[28]_OTERM141 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[28]_NEW_REG140 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[28]_NEW_REG140 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N9
cyclonev_lcell_comb \inst_ir_rx|rx_frame~9 (
// Equation(s):
// \inst_ir_rx|rx_frame~9_combout  = ( \inst_ir_rx|rx_frame[14]_OTERM95  & ( ((!\inst_ir_rx|rx_frame[14]_OTERM97  & (\inst_ir_rx|rx_frame[15]_OTERM87  & \inst_ir_rx|rx_frame[22]_OTERM129 ))) # (\inst_ir_rx|rx_frame[28]_OTERM141 ) ) ) # ( 
// !\inst_ir_rx|rx_frame[14]_OTERM95  & ( \inst_ir_rx|rx_frame[28]_OTERM141  ) )

	.dataa(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datab(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datac(!\inst_ir_rx|rx_frame[28]_OTERM141 ),
	.datad(!\inst_ir_rx|rx_frame[22]_OTERM129 ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~9 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~9 .lut_mask = 64'h0F0F0F0F0F2F0F2F;
defparam \inst_ir_rx|rx_frame~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N58
dffeas \inst_ir_rx|rx_frame[26]_NEW_REG148 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~5_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[26]_OTERM149 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[26]_NEW_REG148 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[26]_NEW_REG148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N24
cyclonev_lcell_comb \inst_ir_rx|rx_frame~5 (
// Equation(s):
// \inst_ir_rx|rx_frame~5_combout  = ( \inst_ir_rx|rx_frame[10]_OTERM107  & ( (\inst_ir_rx|rx_frame[26]_OTERM149 ) # (\inst_ir_rx|rx_frame[22]_OTERM129 ) ) ) # ( !\inst_ir_rx|rx_frame[10]_OTERM107  & ( \inst_ir_rx|rx_frame[26]_OTERM149  ) )

	.dataa(!\inst_ir_rx|rx_frame[22]_OTERM129 ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame[26]_OTERM149 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame[10]_OTERM107 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~5 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~5 .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \inst_ir_rx|rx_frame~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N50
dffeas \inst_ir_rx|rx_frame[27]_NEW_REG144 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~7_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[27]_OTERM145 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[27]_NEW_REG144 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[27]_NEW_REG144 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N36
cyclonev_lcell_comb \inst_ir_rx|rx_frame~7 (
// Equation(s):
// \inst_ir_rx|rx_frame~7_combout  = ( \inst_ir_rx|rx_frame[14]_OTERM95  & ( ((\inst_ir_rx|rx_frame[15]_OTERM87  & (\inst_ir_rx|rx_frame[15]_OTERM91  & !\inst_ir_rx|rx_frame[14]_OTERM97 ))) # (\inst_ir_rx|rx_frame[27]_OTERM145 ) ) ) # ( 
// !\inst_ir_rx|rx_frame[14]_OTERM95  & ( \inst_ir_rx|rx_frame[27]_OTERM145  ) )

	.dataa(!\inst_ir_rx|rx_frame[27]_OTERM145 ),
	.datab(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datac(!\inst_ir_rx|rx_frame[15]_OTERM91 ),
	.datad(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~7 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~7 .lut_mask = 64'h5555555557555755;
defparam \inst_ir_rx|rx_frame~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N25
dffeas \inst_ir_rx|rx_frame[20]_NEW_REG136 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~10_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[20]_OTERM137 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[20]_NEW_REG136 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[20]_NEW_REG136 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y4_N34
dffeas \inst_ir_rx|rx_frame[20]_OTERM139~DUPLICATE (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|Decoder0~9_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[20]_OTERM139~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[20]_OTERM139~DUPLICATE .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[20]_OTERM139~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N27
cyclonev_lcell_comb \inst_ir_rx|rx_frame~10 (
// Equation(s):
// \inst_ir_rx|rx_frame~10_combout  = ( \inst_ir_rx|rx_frame[22]_OTERM129  & ( \inst_ir_rx|rx_frame[20]_OTERM139~DUPLICATE_q  & ( (!\inst_ir_rx|rx_frame[15]_OTERM87 ) # (\inst_ir_rx|rx_frame[20]_OTERM137 ) ) ) ) # ( !\inst_ir_rx|rx_frame[22]_OTERM129  & ( 
// \inst_ir_rx|rx_frame[20]_OTERM139~DUPLICATE_q  & ( \inst_ir_rx|rx_frame[20]_OTERM137  ) ) ) # ( \inst_ir_rx|rx_frame[22]_OTERM129  & ( !\inst_ir_rx|rx_frame[20]_OTERM139~DUPLICATE_q  & ( \inst_ir_rx|rx_frame[20]_OTERM137  ) ) ) # ( 
// !\inst_ir_rx|rx_frame[22]_OTERM129  & ( !\inst_ir_rx|rx_frame[20]_OTERM139~DUPLICATE_q  & ( \inst_ir_rx|rx_frame[20]_OTERM137  ) ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_frame[20]_OTERM137 ),
	.datac(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame[22]_OTERM129 ),
	.dataf(!\inst_ir_rx|rx_frame[20]_OTERM139~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~10 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~10 .lut_mask = 64'h333333333333F3F3;
defparam \inst_ir_rx|rx_frame~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N52
dffeas \inst_ir_rx|rx_frame[18]_NEW_REG146 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~6_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[18]_OTERM147 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[18]_NEW_REG146 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[18]_NEW_REG146 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N57
cyclonev_lcell_comb \inst_ir_rx|rx_frame~6 (
// Equation(s):
// \inst_ir_rx|rx_frame~6_combout  = ( \inst_ir_rx|rx_frame[22]_OTERM129  & ( \inst_ir_rx|rx_frame[14]_OTERM97  & ( ((!\inst_ir_rx|rx_frame[14]_OTERM95  & !\inst_ir_rx|rx_frame[15]_OTERM87 )) # (\inst_ir_rx|rx_frame[18]_OTERM147 ) ) ) ) # ( 
// !\inst_ir_rx|rx_frame[22]_OTERM129  & ( \inst_ir_rx|rx_frame[14]_OTERM97  & ( \inst_ir_rx|rx_frame[18]_OTERM147  ) ) ) # ( \inst_ir_rx|rx_frame[22]_OTERM129  & ( !\inst_ir_rx|rx_frame[14]_OTERM97  & ( \inst_ir_rx|rx_frame[18]_OTERM147  ) ) ) # ( 
// !\inst_ir_rx|rx_frame[22]_OTERM129  & ( !\inst_ir_rx|rx_frame[14]_OTERM97  & ( \inst_ir_rx|rx_frame[18]_OTERM147  ) ) )

	.dataa(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datab(!\inst_ir_rx|rx_frame[18]_OTERM147 ),
	.datac(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame[22]_OTERM129 ),
	.dataf(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~6 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~6 .lut_mask = 64'h333333333333B3B3;
defparam \inst_ir_rx|rx_frame~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N44
dffeas \inst_ir_rx|rx_frame[19]_NEW_REG142 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~8_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[19]_OTERM143 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[19]_NEW_REG142 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[19]_NEW_REG142 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N51
cyclonev_lcell_comb \inst_ir_rx|rx_frame~8 (
// Equation(s):
// \inst_ir_rx|rx_frame~8_combout  = ( \inst_ir_rx|rx_frame[15]_OTERM91  & ( ((\inst_ir_rx|rx_frame[20]_OTERM139~DUPLICATE_q  & !\inst_ir_rx|rx_frame[15]_OTERM87 )) # (\inst_ir_rx|rx_frame[19]_OTERM143 ) ) ) # ( !\inst_ir_rx|rx_frame[15]_OTERM91  & ( 
// \inst_ir_rx|rx_frame[19]_OTERM143  ) )

	.dataa(!\inst_ir_rx|rx_frame[20]_OTERM139~DUPLICATE_q ),
	.datab(!\inst_ir_rx|rx_frame[19]_OTERM143 ),
	.datac(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame[15]_OTERM91 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~8 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~8 .lut_mask = 64'h3333333373737373;
defparam \inst_ir_rx|rx_frame~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N54
cyclonev_lcell_comb \inst_ir_rx|done~0 (
// Equation(s):
// \inst_ir_rx|done~0_combout  = ( \inst_ir_rx|rx_frame~6_combout  & ( \inst_ir_rx|rx_frame~8_combout  & ( (!\inst_ir_rx|rx_frame~5_combout  & (!\inst_ir_rx|rx_frame~7_combout  & (!\inst_ir_rx|rx_frame~9_combout  $ (!\inst_ir_rx|rx_frame~10_combout )))) ) ) 
// ) # ( !\inst_ir_rx|rx_frame~6_combout  & ( \inst_ir_rx|rx_frame~8_combout  & ( (\inst_ir_rx|rx_frame~5_combout  & (!\inst_ir_rx|rx_frame~7_combout  & (!\inst_ir_rx|rx_frame~9_combout  $ (!\inst_ir_rx|rx_frame~10_combout )))) ) ) ) # ( 
// \inst_ir_rx|rx_frame~6_combout  & ( !\inst_ir_rx|rx_frame~8_combout  & ( (!\inst_ir_rx|rx_frame~5_combout  & (\inst_ir_rx|rx_frame~7_combout  & (!\inst_ir_rx|rx_frame~9_combout  $ (!\inst_ir_rx|rx_frame~10_combout )))) ) ) ) # ( 
// !\inst_ir_rx|rx_frame~6_combout  & ( !\inst_ir_rx|rx_frame~8_combout  & ( (\inst_ir_rx|rx_frame~5_combout  & (\inst_ir_rx|rx_frame~7_combout  & (!\inst_ir_rx|rx_frame~9_combout  $ (!\inst_ir_rx|rx_frame~10_combout )))) ) ) )

	.dataa(!\inst_ir_rx|rx_frame~9_combout ),
	.datab(!\inst_ir_rx|rx_frame~5_combout ),
	.datac(!\inst_ir_rx|rx_frame~7_combout ),
	.datad(!\inst_ir_rx|rx_frame~10_combout ),
	.datae(!\inst_ir_rx|rx_frame~6_combout ),
	.dataf(!\inst_ir_rx|rx_frame~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|done~0 .extended_lut = "off";
defparam \inst_ir_rx|done~0 .lut_mask = 64'h0102040810204080;
defparam \inst_ir_rx|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y3_N18
cyclonev_lcell_comb \inst_ir_rx|done~2 (
// Equation(s):
// \inst_ir_rx|done~2_combout  = ( \inst_ir_rx|done~1_combout  & ( \inst_ir_rx|done~0_combout  & ( (\inst_ir_rx|Equal1~0_combout  & (\inst_ir_rx|rx_next_state.DATA_CHECK~0_combout  & (!\inst_ir_rx|rx_frame~2_combout  $ (!\inst_ir_rx|rx_frame~1_combout )))) ) 
// ) )

	.dataa(!\inst_ir_rx|Equal1~0_combout ),
	.datab(!\inst_ir_rx|rx_next_state.DATA_CHECK~0_combout ),
	.datac(!\inst_ir_rx|rx_frame~2_combout ),
	.datad(!\inst_ir_rx|rx_frame~1_combout ),
	.datae(!\inst_ir_rx|done~1_combout ),
	.dataf(!\inst_ir_rx|done~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|done~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|done~2 .extended_lut = "off";
defparam \inst_ir_rx|done~2 .lut_mask = 64'h0000000000000110;
defparam \inst_ir_rx|done~2 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y8_N47
dffeas \inst_hex0|WideOr6~0_NEW_REG70 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex0|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex0|WideOr6~0_OTERM71 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex0|WideOr6~0_NEW_REG70 .is_wysiwyg = "true";
defparam \inst_hex0|WideOr6~0_NEW_REG70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N33
cyclonev_lcell_comb \inst_hex0|WideOr5~0 (
// Equation(s):
// \inst_hex0|WideOr5~0_combout  = ( \inst_ir_rx|rx_frame~17_combout  & ( \inst_ir_rx|rx_frame~19_combout  & ( (\inst_ir_rx|rx_frame~0_combout ) # (\inst_ir_rx|rx_frame~18_combout ) ) ) ) # ( !\inst_ir_rx|rx_frame~17_combout  & ( 
// \inst_ir_rx|rx_frame~19_combout  & ( (\inst_ir_rx|rx_frame~18_combout  & !\inst_ir_rx|rx_frame~0_combout ) ) ) ) # ( \inst_ir_rx|rx_frame~17_combout  & ( !\inst_ir_rx|rx_frame~19_combout  & ( (\inst_ir_rx|rx_frame~18_combout  & 
// !\inst_ir_rx|rx_frame~0_combout ) ) ) ) # ( !\inst_ir_rx|rx_frame~17_combout  & ( !\inst_ir_rx|rx_frame~19_combout  & ( (\inst_ir_rx|rx_frame~18_combout  & \inst_ir_rx|rx_frame~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_frame~18_combout ),
	.datac(!\inst_ir_rx|rx_frame~0_combout ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame~17_combout ),
	.dataf(!\inst_ir_rx|rx_frame~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex0|WideOr5~0 .extended_lut = "off";
defparam \inst_hex0|WideOr5~0 .lut_mask = 64'h0303303030303F3F;
defparam \inst_hex0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y11_N87
dffeas \inst_hex0|WideOr5~0_NEW_REG72 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex0|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex0|WideOr5~0_OTERM73 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex0|WideOr5~0_NEW_REG72 .is_wysiwyg = "true";
defparam \inst_hex0|WideOr5~0_NEW_REG72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N24
cyclonev_lcell_comb \inst_hex0|WideOr4~0 (
// Equation(s):
// \inst_hex0|WideOr4~0_combout  = ( \inst_ir_rx|rx_frame~18_combout  & ( \inst_ir_rx|rx_frame~0_combout  & ( (\inst_ir_rx|rx_frame~19_combout  & \inst_ir_rx|rx_frame~17_combout ) ) ) ) # ( \inst_ir_rx|rx_frame~18_combout  & ( !\inst_ir_rx|rx_frame~0_combout 
//  & ( \inst_ir_rx|rx_frame~19_combout  ) ) ) # ( !\inst_ir_rx|rx_frame~18_combout  & ( !\inst_ir_rx|rx_frame~0_combout  & ( (!\inst_ir_rx|rx_frame~19_combout  & \inst_ir_rx|rx_frame~17_combout ) ) ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_frame~19_combout ),
	.datac(!\inst_ir_rx|rx_frame~17_combout ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame~18_combout ),
	.dataf(!\inst_ir_rx|rx_frame~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex0|WideOr4~0 .extended_lut = "off";
defparam \inst_hex0|WideOr4~0 .lut_mask = 64'h0C0C333300000303;
defparam \inst_hex0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y11_N104
dffeas \inst_hex0|WideOr4~0_NEW_REG74 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex0|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex0|WideOr4~0_OTERM75 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex0|WideOr4~0_NEW_REG74 .is_wysiwyg = "true";
defparam \inst_hex0|WideOr4~0_NEW_REG74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N21
cyclonev_lcell_comb \inst_hex0|WideOr3~0 (
// Equation(s):
// \inst_hex0|WideOr3~0_combout  = ( \inst_ir_rx|rx_frame~19_combout  & ( (\inst_ir_rx|rx_frame~17_combout  & (!\inst_ir_rx|rx_frame~18_combout  $ (\inst_ir_rx|rx_frame~0_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~19_combout  & ( 
// (!\inst_ir_rx|rx_frame~17_combout  & (!\inst_ir_rx|rx_frame~18_combout  $ (!\inst_ir_rx|rx_frame~0_combout ))) # (\inst_ir_rx|rx_frame~17_combout  & (\inst_ir_rx|rx_frame~18_combout  & \inst_ir_rx|rx_frame~0_combout )) ) )

	.dataa(!\inst_ir_rx|rx_frame~17_combout ),
	.datab(!\inst_ir_rx|rx_frame~18_combout ),
	.datac(!\inst_ir_rx|rx_frame~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex0|WideOr3~0 .extended_lut = "off";
defparam \inst_hex0|WideOr3~0 .lut_mask = 64'h2929292941414141;
defparam \inst_hex0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y4_N87
dffeas \inst_hex0|WideOr3~0_NEW_REG76 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex0|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex0|WideOr3~0_OTERM77 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex0|WideOr3~0_NEW_REG76 .is_wysiwyg = "true";
defparam \inst_hex0|WideOr3~0_NEW_REG76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N51
cyclonev_lcell_comb \inst_hex0|WideOr2~0 (
// Equation(s):
// \inst_hex0|WideOr2~0_combout  = ( !\inst_ir_rx|rx_frame~17_combout  & ( \inst_ir_rx|rx_frame~19_combout  & ( (!\inst_ir_rx|rx_frame~18_combout  & \inst_ir_rx|rx_frame~0_combout ) ) ) ) # ( \inst_ir_rx|rx_frame~17_combout  & ( 
// !\inst_ir_rx|rx_frame~19_combout  & ( \inst_ir_rx|rx_frame~0_combout  ) ) ) # ( !\inst_ir_rx|rx_frame~17_combout  & ( !\inst_ir_rx|rx_frame~19_combout  & ( (\inst_ir_rx|rx_frame~0_combout ) # (\inst_ir_rx|rx_frame~18_combout ) ) ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_frame~18_combout ),
	.datac(!\inst_ir_rx|rx_frame~0_combout ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame~17_combout ),
	.dataf(!\inst_ir_rx|rx_frame~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex0|WideOr2~0 .extended_lut = "off";
defparam \inst_hex0|WideOr2~0 .lut_mask = 64'h3F3F0F0F0C0C0000;
defparam \inst_hex0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y13_N64
dffeas \inst_hex0|WideOr2~0_NEW_REG78 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex0|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex0|WideOr2~0_OTERM79 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex0|WideOr2~0_NEW_REG78 .is_wysiwyg = "true";
defparam \inst_hex0|WideOr2~0_NEW_REG78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N6
cyclonev_lcell_comb \inst_hex0|WideOr1~0 (
// Equation(s):
// \inst_hex0|WideOr1~0_combout  = ( \inst_ir_rx|rx_frame~18_combout  & ( \inst_ir_rx|rx_frame~0_combout  & ( !\inst_ir_rx|rx_frame~19_combout  $ (!\inst_ir_rx|rx_frame~17_combout ) ) ) ) # ( !\inst_ir_rx|rx_frame~18_combout  & ( 
// \inst_ir_rx|rx_frame~0_combout  & ( !\inst_ir_rx|rx_frame~19_combout  ) ) ) # ( !\inst_ir_rx|rx_frame~18_combout  & ( !\inst_ir_rx|rx_frame~0_combout  & ( (!\inst_ir_rx|rx_frame~19_combout  & \inst_ir_rx|rx_frame~17_combout ) ) ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_frame~19_combout ),
	.datac(!\inst_ir_rx|rx_frame~17_combout ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame~18_combout ),
	.dataf(!\inst_ir_rx|rx_frame~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex0|WideOr1~0 .extended_lut = "off";
defparam \inst_hex0|WideOr1~0 .lut_mask = 64'h0C0C0000CCCC3C3C;
defparam \inst_hex0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y13_N47
dffeas \inst_hex0|WideOr1~0_NEW_REG80 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex0|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex0|WideOr1~0_OTERM81 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex0|WideOr1~0_NEW_REG80 .is_wysiwyg = "true";
defparam \inst_hex0|WideOr1~0_NEW_REG80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N18
cyclonev_lcell_comb \inst_hex0|WideOr0~0 (
// Equation(s):
// \inst_hex0|WideOr0~0_combout  = ( \inst_ir_rx|rx_frame~19_combout  & ( ((!\inst_ir_rx|rx_frame~18_combout ) # (\inst_ir_rx|rx_frame~0_combout )) # (\inst_ir_rx|rx_frame~17_combout ) ) ) # ( !\inst_ir_rx|rx_frame~19_combout  & ( 
// (!\inst_ir_rx|rx_frame~17_combout  & (\inst_ir_rx|rx_frame~18_combout )) # (\inst_ir_rx|rx_frame~17_combout  & ((!\inst_ir_rx|rx_frame~18_combout ) # (!\inst_ir_rx|rx_frame~0_combout ))) ) )

	.dataa(!\inst_ir_rx|rx_frame~17_combout ),
	.datab(!\inst_ir_rx|rx_frame~18_combout ),
	.datac(!\inst_ir_rx|rx_frame~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex0|WideOr0~0 .extended_lut = "off";
defparam \inst_hex0|WideOr0~0 .lut_mask = 64'h76767676DFDFDFDF;
defparam \inst_hex0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y6_N30
dffeas \inst_hex0|WideOr0~0_NEW_REG82 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(!\inst_hex0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\rst_n~input_o ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex0|WideOr0~0_OTERM83 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex0|WideOr0~0_NEW_REG82 .is_wysiwyg = "true";
defparam \inst_hex0|WideOr0~0_NEW_REG82 .power_up = "high";
// synopsys translate_on

// Location: FF_X84_Y4_N4
dffeas \inst_ir_rx|rx_frame[4]_NEW_REG120 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~20_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[4]_OTERM121 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[4]_NEW_REG120 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[4]_NEW_REG120 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N0
cyclonev_lcell_comb \inst_ir_rx|rx_frame~20 (
// Equation(s):
// \inst_ir_rx|rx_frame~20_combout  = ( \inst_ir_rx|rx_frame[14]_OTERM99  & ( \inst_ir_rx|rx_frame[14]_OTERM97  & ( \inst_ir_rx|rx_frame[4]_OTERM121  ) ) ) # ( !\inst_ir_rx|rx_frame[14]_OTERM99  & ( \inst_ir_rx|rx_frame[14]_OTERM97  & ( 
// \inst_ir_rx|rx_frame[4]_OTERM121  ) ) ) # ( \inst_ir_rx|rx_frame[14]_OTERM99  & ( !\inst_ir_rx|rx_frame[14]_OTERM97  & ( \inst_ir_rx|rx_frame[4]_OTERM121  ) ) ) # ( !\inst_ir_rx|rx_frame[14]_OTERM99  & ( !\inst_ir_rx|rx_frame[14]_OTERM97  & ( 
// ((\inst_ir_rx|rx_frame[14]_OTERM101  & (\inst_ir_rx|rx_frame[14]_OTERM95  & !\inst_ir_rx|rx_frame[15]_OTERM87 ))) # (\inst_ir_rx|rx_frame[4]_OTERM121 ) ) ) )

	.dataa(!\inst_ir_rx|rx_frame[14]_OTERM101 ),
	.datab(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datac(!\inst_ir_rx|rx_frame[4]_OTERM121 ),
	.datad(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datae(!\inst_ir_rx|rx_frame[14]_OTERM99 ),
	.dataf(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~20 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~20 .lut_mask = 64'h1F0F0F0F0F0F0F0F;
defparam \inst_ir_rx|rx_frame~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N46
dffeas \inst_ir_rx|rx_frame[5]_NEW_REG114 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~21_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[5]_OTERM115 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[5]_NEW_REG114 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[5]_NEW_REG114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N3
cyclonev_lcell_comb \inst_ir_rx|rx_frame~21 (
// Equation(s):
// \inst_ir_rx|rx_frame~21_combout  = ( \inst_ir_rx|rx_frame[5]_OTERM115  ) # ( !\inst_ir_rx|rx_frame[5]_OTERM115  & ( (\inst_ir_rx|rx_frame[5]_OTERM117  & (\inst_ir_rx|rx_frame[14]_OTERM97  & (\inst_ir_rx|rx_frame[14]_OTERM95  & 
// \inst_ir_rx|rx_frame[5]_OTERM119 ))) ) )

	.dataa(!\inst_ir_rx|rx_frame[5]_OTERM117 ),
	.datab(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datac(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datad(!\inst_ir_rx|rx_frame[5]_OTERM119 ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame[5]_OTERM115 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~21 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~21 .lut_mask = 64'h00010001FFFFFFFF;
defparam \inst_ir_rx|rx_frame~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N1
dffeas \inst_ir_rx|rx_frame[6]_NEW_REG112 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~22_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[6]_OTERM113 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[6]_NEW_REG112 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[6]_NEW_REG112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N18
cyclonev_lcell_comb \inst_ir_rx|rx_frame~22 (
// Equation(s):
// \inst_ir_rx|rx_frame~22_combout  = ( \inst_ir_rx|rx_frame[6]_OTERM113  & ( \inst_ir_rx|rx_frame[14]_OTERM95  ) ) # ( !\inst_ir_rx|rx_frame[6]_OTERM113  & ( \inst_ir_rx|rx_frame[14]_OTERM95  & ( (\inst_ir_rx|rx_frame[14]_OTERM101  & 
// (\inst_ir_rx|rx_frame[14]_OTERM97  & (!\inst_ir_rx|rx_frame[15]_OTERM87  & !\inst_ir_rx|rx_frame[14]_OTERM99 ))) ) ) ) # ( \inst_ir_rx|rx_frame[6]_OTERM113  & ( !\inst_ir_rx|rx_frame[14]_OTERM95  ) )

	.dataa(!\inst_ir_rx|rx_frame[14]_OTERM101 ),
	.datab(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datac(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datad(!\inst_ir_rx|rx_frame[14]_OTERM99 ),
	.datae(!\inst_ir_rx|rx_frame[6]_OTERM113 ),
	.dataf(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~22 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~22 .lut_mask = 64'h0000FFFF1000FFFF;
defparam \inst_ir_rx|rx_frame~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N27
cyclonev_lcell_comb \inst_ir_rx|Decoder0~12 (
// Equation(s):
// \inst_ir_rx|Decoder0~12_combout  = ( !\inst_ir_rx|rx_cnt_bit [4] & ( (!\inst_ir_rx|rx_cnt_bit [2] & (!\inst_ir_rx|rx_cnt_bit [1] & (!\inst_ir_rx|rx_cnt_bit [0] & \inst_ir_rx|rx_cnt_bit [3]))) ) )

	.dataa(!\inst_ir_rx|rx_cnt_bit [2]),
	.datab(!\inst_ir_rx|rx_cnt_bit [1]),
	.datac(!\inst_ir_rx|rx_cnt_bit [0]),
	.datad(!\inst_ir_rx|rx_cnt_bit [3]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~12 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~12 .lut_mask = 64'h0080008000000000;
defparam \inst_ir_rx|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N28
dffeas \inst_ir_rx|rx_frame[7]_NEW_REG182 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Decoder0~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[7]_OTERM183 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[7]_NEW_REG182 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[7]_NEW_REG182 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y5_N47
dffeas \inst_ir_rx|rx_frame[7]_NEW_REG176 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~23_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[7]_OTERM177 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[7]_NEW_REG176 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[7]_NEW_REG176 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y5_N6
cyclonev_lcell_comb \inst_ir_rx|rx_frame~23 (
// Equation(s):
// \inst_ir_rx|rx_frame~23_combout  = ( \inst_ir_rx|rx_frame[13]_OTERM163  & ( \inst_ir_rx|rx_frame[7]_OTERM177  ) ) # ( !\inst_ir_rx|rx_frame[13]_OTERM163  & ( \inst_ir_rx|rx_frame[7]_OTERM177  ) ) # ( !\inst_ir_rx|rx_frame[13]_OTERM163  & ( 
// !\inst_ir_rx|rx_frame[7]_OTERM177  & ( (\inst_ir_rx|rx_frame[7]_OTERM179  & (\inst_ir_rx|rx_frame[7]_OTERM181  & (\inst_ir_rx|rx_frame[7]_OTERM183  & !\inst_ir_rx|rx_frame[13]_OTERM161 ))) ) ) )

	.dataa(!\inst_ir_rx|rx_frame[7]_OTERM179 ),
	.datab(!\inst_ir_rx|rx_frame[7]_OTERM181 ),
	.datac(!\inst_ir_rx|rx_frame[7]_OTERM183 ),
	.datad(!\inst_ir_rx|rx_frame[13]_OTERM161 ),
	.datae(!\inst_ir_rx|rx_frame[13]_OTERM163 ),
	.dataf(!\inst_ir_rx|rx_frame[7]_OTERM177 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~23 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~23 .lut_mask = 64'h01000000FFFFFFFF;
defparam \inst_ir_rx|rx_frame~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N51
cyclonev_lcell_comb \inst_hex1|WideOr6~0 (
// Equation(s):
// \inst_hex1|WideOr6~0_combout  = ( \inst_ir_rx|rx_frame~22_combout  & ( \inst_ir_rx|rx_frame~23_combout  & ( (\inst_ir_rx|rx_frame~20_combout  & !\inst_ir_rx|rx_frame~21_combout ) ) ) ) # ( !\inst_ir_rx|rx_frame~22_combout  & ( 
// \inst_ir_rx|rx_frame~23_combout  & ( (\inst_ir_rx|rx_frame~20_combout  & \inst_ir_rx|rx_frame~21_combout ) ) ) ) # ( \inst_ir_rx|rx_frame~22_combout  & ( !\inst_ir_rx|rx_frame~23_combout  & ( (!\inst_ir_rx|rx_frame~20_combout  & 
// !\inst_ir_rx|rx_frame~21_combout ) ) ) ) # ( !\inst_ir_rx|rx_frame~22_combout  & ( !\inst_ir_rx|rx_frame~23_combout  & ( (\inst_ir_rx|rx_frame~20_combout  & !\inst_ir_rx|rx_frame~21_combout ) ) ) )

	.dataa(!\inst_ir_rx|rx_frame~20_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame~21_combout ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame~22_combout ),
	.dataf(!\inst_ir_rx|rx_frame~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex1|WideOr6~0 .extended_lut = "off";
defparam \inst_hex1|WideOr6~0 .lut_mask = 64'h5050A0A005055050;
defparam \inst_hex1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y6_N47
dffeas \inst_hex1|WideOr6~0_NEW_REG56 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex1|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex1|WideOr6~0_OTERM57 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex1|WideOr6~0_NEW_REG56 .is_wysiwyg = "true";
defparam \inst_hex1|WideOr6~0_NEW_REG56 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N42
cyclonev_lcell_comb \inst_hex1|WideOr5~0 (
// Equation(s):
// \inst_hex1|WideOr5~0_combout  = ( \inst_ir_rx|rx_frame~22_combout  & ( (!\inst_ir_rx|rx_frame~20_combout  & ((\inst_ir_rx|rx_frame~23_combout ) # (\inst_ir_rx|rx_frame~21_combout ))) # (\inst_ir_rx|rx_frame~20_combout  & (!\inst_ir_rx|rx_frame~21_combout  
// $ (\inst_ir_rx|rx_frame~23_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~22_combout  & ( (\inst_ir_rx|rx_frame~20_combout  & (\inst_ir_rx|rx_frame~21_combout  & \inst_ir_rx|rx_frame~23_combout )) ) )

	.dataa(!\inst_ir_rx|rx_frame~20_combout ),
	.datab(!\inst_ir_rx|rx_frame~21_combout ),
	.datac(!\inst_ir_rx|rx_frame~23_combout ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame~22_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex1|WideOr5~0 .extended_lut = "off";
defparam \inst_hex1|WideOr5~0 .lut_mask = 64'h01016B6B01016B6B;
defparam \inst_hex1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y6_N64
dffeas \inst_hex1|WideOr5~0_NEW_REG58 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex1|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex1|WideOr5~0_OTERM59 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex1|WideOr5~0_NEW_REG58 .is_wysiwyg = "true";
defparam \inst_hex1|WideOr5~0_NEW_REG58 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N3
cyclonev_lcell_comb \inst_hex1|WideOr4~0 (
// Equation(s):
// \inst_hex1|WideOr4~0_combout  = ( \inst_ir_rx|rx_frame~22_combout  & ( \inst_ir_rx|rx_frame~23_combout  & ( (!\inst_ir_rx|rx_frame~20_combout ) # (\inst_ir_rx|rx_frame~21_combout ) ) ) ) # ( !\inst_ir_rx|rx_frame~22_combout  & ( 
// !\inst_ir_rx|rx_frame~23_combout  & ( (!\inst_ir_rx|rx_frame~20_combout  & \inst_ir_rx|rx_frame~21_combout ) ) ) )

	.dataa(!\inst_ir_rx|rx_frame~20_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame~21_combout ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame~22_combout ),
	.dataf(!\inst_ir_rx|rx_frame~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex1|WideOr4~0 .extended_lut = "off";
defparam \inst_hex1|WideOr4~0 .lut_mask = 64'h0A0A00000000AFAF;
defparam \inst_hex1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y16_N47
dffeas \inst_hex1|WideOr4~0_NEW_REG60 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex1|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex1|WideOr4~0_OTERM61 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex1|WideOr4~0_NEW_REG60 .is_wysiwyg = "true";
defparam \inst_hex1|WideOr4~0_NEW_REG60 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N18
cyclonev_lcell_comb \inst_hex1|WideOr3~0 (
// Equation(s):
// \inst_hex1|WideOr3~0_combout  = ( \inst_ir_rx|rx_frame~23_combout  & ( (\inst_ir_rx|rx_frame~21_combout  & (!\inst_ir_rx|rx_frame~20_combout  $ (\inst_ir_rx|rx_frame~22_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~23_combout  & ( 
// (!\inst_ir_rx|rx_frame~20_combout  & (!\inst_ir_rx|rx_frame~21_combout  & \inst_ir_rx|rx_frame~22_combout )) # (\inst_ir_rx|rx_frame~20_combout  & (!\inst_ir_rx|rx_frame~21_combout  $ (\inst_ir_rx|rx_frame~22_combout ))) ) )

	.dataa(!\inst_ir_rx|rx_frame~20_combout ),
	.datab(!\inst_ir_rx|rx_frame~21_combout ),
	.datac(!\inst_ir_rx|rx_frame~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex1|WideOr3~0 .extended_lut = "off";
defparam \inst_hex1|WideOr3~0 .lut_mask = 64'h4949494921212121;
defparam \inst_hex1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y16_N64
dffeas \inst_hex1|WideOr3~0_NEW_REG62 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex1|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex1|WideOr3~0_OTERM63 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex1|WideOr3~0_NEW_REG62 .is_wysiwyg = "true";
defparam \inst_hex1|WideOr3~0_NEW_REG62 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N21
cyclonev_lcell_comb \inst_hex1|WideOr2~0 (
// Equation(s):
// \inst_hex1|WideOr2~0_combout  = ( \inst_ir_rx|rx_frame~23_combout  & ( (\inst_ir_rx|rx_frame~20_combout  & (!\inst_ir_rx|rx_frame~21_combout  & !\inst_ir_rx|rx_frame~22_combout )) ) ) # ( !\inst_ir_rx|rx_frame~23_combout  & ( 
// ((!\inst_ir_rx|rx_frame~21_combout  & \inst_ir_rx|rx_frame~22_combout )) # (\inst_ir_rx|rx_frame~20_combout ) ) )

	.dataa(!\inst_ir_rx|rx_frame~20_combout ),
	.datab(!\inst_ir_rx|rx_frame~21_combout ),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_frame~22_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex1|WideOr2~0 .extended_lut = "off";
defparam \inst_hex1|WideOr2~0 .lut_mask = 64'h55DD55DD44004400;
defparam \inst_hex1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y15_N47
dffeas \inst_hex1|WideOr2~0_NEW_REG64 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex1|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex1|WideOr2~0_OTERM65 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex1|WideOr2~0_NEW_REG64 .is_wysiwyg = "true";
defparam \inst_hex1|WideOr2~0_NEW_REG64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N24
cyclonev_lcell_comb \inst_hex1|WideOr1~0 (
// Equation(s):
// \inst_hex1|WideOr1~0_combout  = ( \inst_ir_rx|rx_frame~23_combout  & ( (\inst_ir_rx|rx_frame~20_combout  & (!\inst_ir_rx|rx_frame~21_combout  & \inst_ir_rx|rx_frame~22_combout )) ) ) # ( !\inst_ir_rx|rx_frame~23_combout  & ( 
// (!\inst_ir_rx|rx_frame~20_combout  & (\inst_ir_rx|rx_frame~21_combout  & !\inst_ir_rx|rx_frame~22_combout )) # (\inst_ir_rx|rx_frame~20_combout  & ((!\inst_ir_rx|rx_frame~22_combout ) # (\inst_ir_rx|rx_frame~21_combout ))) ) )

	.dataa(!\inst_ir_rx|rx_frame~20_combout ),
	.datab(!\inst_ir_rx|rx_frame~21_combout ),
	.datac(!\inst_ir_rx|rx_frame~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex1|WideOr1~0 .extended_lut = "off";
defparam \inst_hex1|WideOr1~0 .lut_mask = 64'h7171717104040404;
defparam \inst_hex1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y15_N64
dffeas \inst_hex1|WideOr1~0_NEW_REG66 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex1|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex1|WideOr1~0_OTERM67 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex1|WideOr1~0_NEW_REG66 .is_wysiwyg = "true";
defparam \inst_hex1|WideOr1~0_NEW_REG66 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N27
cyclonev_lcell_comb \inst_hex1|WideOr0~0 (
// Equation(s):
// \inst_hex1|WideOr0~0_combout  = ( \inst_ir_rx|rx_frame~23_combout  & ( ((!\inst_ir_rx|rx_frame~22_combout ) # (\inst_ir_rx|rx_frame~21_combout )) # (\inst_ir_rx|rx_frame~20_combout ) ) ) # ( !\inst_ir_rx|rx_frame~23_combout  & ( 
// (!\inst_ir_rx|rx_frame~21_combout  & ((\inst_ir_rx|rx_frame~22_combout ))) # (\inst_ir_rx|rx_frame~21_combout  & ((!\inst_ir_rx|rx_frame~20_combout ) # (!\inst_ir_rx|rx_frame~22_combout ))) ) )

	.dataa(!\inst_ir_rx|rx_frame~20_combout ),
	.datab(!\inst_ir_rx|rx_frame~21_combout ),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_frame~22_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex1|WideOr0~0 .extended_lut = "off";
defparam \inst_hex1|WideOr0~0 .lut_mask = 64'h33EE33EEFF77FF77;
defparam \inst_hex1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y8_N64
dffeas \inst_hex1|WideOr0~0_NEW_REG68 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(!\inst_hex1|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\rst_n~input_o ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex1|WideOr0~0_OTERM69 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex1|WideOr0~0_NEW_REG68 .is_wysiwyg = "true";
defparam \inst_hex1|WideOr0~0_NEW_REG68 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N36
cyclonev_lcell_comb \inst_hex2|WideOr6~0 (
// Equation(s):
// \inst_hex2|WideOr6~0_combout  = ( \inst_ir_rx|rx_frame~8_combout  & ( (\inst_ir_rx|rx_frame~2_combout  & (!\inst_ir_rx|rx_frame~6_combout  $ (!\inst_ir_rx|rx_frame~4_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~8_combout  & ( (!\inst_ir_rx|rx_frame~4_combout 
//  & (!\inst_ir_rx|rx_frame~6_combout  $ (!\inst_ir_rx|rx_frame~2_combout ))) ) )

	.dataa(!\inst_ir_rx|rx_frame~6_combout ),
	.datab(!\inst_ir_rx|rx_frame~2_combout ),
	.datac(!\inst_ir_rx|rx_frame~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex2|WideOr6~0 .extended_lut = "off";
defparam \inst_hex2|WideOr6~0 .lut_mask = 64'h6060606012121212;
defparam \inst_hex2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y9_N30
dffeas \inst_hex2|WideOr6~0_NEW_REG42 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex2|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex2|WideOr6~0_OTERM43 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex2|WideOr6~0_NEW_REG42 .is_wysiwyg = "true";
defparam \inst_hex2|WideOr6~0_NEW_REG42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N21
cyclonev_lcell_comb \inst_hex2|WideOr5~0 (
// Equation(s):
// \inst_hex2|WideOr5~0_combout  = ( \inst_ir_rx|rx_frame~8_combout  & ( (!\inst_ir_rx|rx_frame~2_combout  & ((\inst_ir_rx|rx_frame~6_combout ))) # (\inst_ir_rx|rx_frame~2_combout  & (\inst_ir_rx|rx_frame~4_combout )) ) ) # ( !\inst_ir_rx|rx_frame~8_combout  
// & ( (\inst_ir_rx|rx_frame~6_combout  & (!\inst_ir_rx|rx_frame~4_combout  $ (!\inst_ir_rx|rx_frame~2_combout ))) ) )

	.dataa(!\inst_ir_rx|rx_frame~4_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame~2_combout ),
	.datad(!\inst_ir_rx|rx_frame~6_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex2|WideOr5~0 .extended_lut = "off";
defparam \inst_hex2|WideOr5~0 .lut_mask = 64'h005A005A05F505F5;
defparam \inst_hex2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y23_N47
dffeas \inst_hex2|WideOr5~0_NEW_REG44 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex2|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex2|WideOr5~0_OTERM45 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex2|WideOr5~0_NEW_REG44 .is_wysiwyg = "true";
defparam \inst_hex2|WideOr5~0_NEW_REG44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N48
cyclonev_lcell_comb \inst_hex2|WideOr4~0 (
// Equation(s):
// \inst_hex2|WideOr4~0_combout  = ( \inst_ir_rx|rx_frame~8_combout  & ( (\inst_ir_rx|rx_frame~6_combout  & ((!\inst_ir_rx|rx_frame~2_combout ) # (\inst_ir_rx|rx_frame~4_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~8_combout  & ( 
// (!\inst_ir_rx|rx_frame~6_combout  & (!\inst_ir_rx|rx_frame~2_combout  & \inst_ir_rx|rx_frame~4_combout )) ) )

	.dataa(!\inst_ir_rx|rx_frame~6_combout ),
	.datab(!\inst_ir_rx|rx_frame~2_combout ),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_frame~4_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex2|WideOr4~0 .extended_lut = "off";
defparam \inst_hex2|WideOr4~0 .lut_mask = 64'h0088008844554455;
defparam \inst_hex2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y23_N64
dffeas \inst_hex2|WideOr4~0_NEW_REG46 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex2|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex2|WideOr4~0_OTERM47 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex2|WideOr4~0_NEW_REG46 .is_wysiwyg = "true";
defparam \inst_hex2|WideOr4~0_NEW_REG46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N51
cyclonev_lcell_comb \inst_hex2|WideOr3~0 (
// Equation(s):
// \inst_hex2|WideOr3~0_combout  = ( \inst_ir_rx|rx_frame~8_combout  & ( (\inst_ir_rx|rx_frame~4_combout  & (!\inst_ir_rx|rx_frame~6_combout  $ (\inst_ir_rx|rx_frame~2_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~8_combout  & ( (!\inst_ir_rx|rx_frame~6_combout  
// & (\inst_ir_rx|rx_frame~2_combout  & !\inst_ir_rx|rx_frame~4_combout )) # (\inst_ir_rx|rx_frame~6_combout  & (!\inst_ir_rx|rx_frame~2_combout  $ (\inst_ir_rx|rx_frame~4_combout ))) ) )

	.dataa(!\inst_ir_rx|rx_frame~6_combout ),
	.datab(!\inst_ir_rx|rx_frame~2_combout ),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_frame~4_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex2|WideOr3~0 .extended_lut = "off";
defparam \inst_hex2|WideOr3~0 .lut_mask = 64'h6611661100990099;
defparam \inst_hex2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y20_N87
dffeas \inst_hex2|WideOr3~0_NEW_REG48 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex2|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex2|WideOr3~0_OTERM49 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex2|WideOr3~0_NEW_REG48 .is_wysiwyg = "true";
defparam \inst_hex2|WideOr3~0_NEW_REG48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N42
cyclonev_lcell_comb \inst_hex2|WideOr2~0 (
// Equation(s):
// \inst_hex2|WideOr2~0_combout  = ( \inst_ir_rx|rx_frame~8_combout  & ( (\inst_ir_rx|rx_frame~2_combout  & (!\inst_ir_rx|rx_frame~6_combout  & !\inst_ir_rx|rx_frame~4_combout )) ) ) # ( !\inst_ir_rx|rx_frame~8_combout  & ( ((\inst_ir_rx|rx_frame~6_combout  
// & !\inst_ir_rx|rx_frame~4_combout )) # (\inst_ir_rx|rx_frame~2_combout ) ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_frame~2_combout ),
	.datac(!\inst_ir_rx|rx_frame~6_combout ),
	.datad(!\inst_ir_rx|rx_frame~4_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex2|WideOr2~0 .extended_lut = "off";
defparam \inst_hex2|WideOr2~0 .lut_mask = 64'h3F333F3330003000;
defparam \inst_hex2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y25_N47
dffeas \inst_hex2|WideOr2~0_NEW_REG50 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex2|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex2|WideOr2~0_OTERM51 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex2|WideOr2~0_NEW_REG50 .is_wysiwyg = "true";
defparam \inst_hex2|WideOr2~0_NEW_REG50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N45
cyclonev_lcell_comb \inst_hex2|WideOr1~0 (
// Equation(s):
// \inst_hex2|WideOr1~0_combout  = ( \inst_ir_rx|rx_frame~8_combout  & ( (\inst_ir_rx|rx_frame~6_combout  & (\inst_ir_rx|rx_frame~2_combout  & !\inst_ir_rx|rx_frame~4_combout )) ) ) # ( !\inst_ir_rx|rx_frame~8_combout  & ( (!\inst_ir_rx|rx_frame~6_combout  & 
// ((\inst_ir_rx|rx_frame~4_combout ) # (\inst_ir_rx|rx_frame~2_combout ))) # (\inst_ir_rx|rx_frame~6_combout  & (\inst_ir_rx|rx_frame~2_combout  & \inst_ir_rx|rx_frame~4_combout )) ) )

	.dataa(!\inst_ir_rx|rx_frame~6_combout ),
	.datab(!\inst_ir_rx|rx_frame~2_combout ),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_frame~4_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex2|WideOr1~0 .extended_lut = "off";
defparam \inst_hex2|WideOr1~0 .lut_mask = 64'h22BB22BB11001100;
defparam \inst_hex2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y20_N104
dffeas \inst_hex2|WideOr1~0_NEW_REG52 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex2|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex2|WideOr1~0_OTERM53 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex2|WideOr1~0_NEW_REG52 .is_wysiwyg = "true";
defparam \inst_hex2|WideOr1~0_NEW_REG52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N0
cyclonev_lcell_comb \inst_hex2|WideOr0~0 (
// Equation(s):
// \inst_hex2|WideOr0~0_combout  = ( \inst_ir_rx|rx_frame~8_combout  & ( ((!\inst_ir_rx|rx_frame~6_combout ) # (\inst_ir_rx|rx_frame~4_combout )) # (\inst_ir_rx|rx_frame~2_combout ) ) ) # ( !\inst_ir_rx|rx_frame~8_combout  & ( 
// (!\inst_ir_rx|rx_frame~6_combout  & ((\inst_ir_rx|rx_frame~4_combout ))) # (\inst_ir_rx|rx_frame~6_combout  & ((!\inst_ir_rx|rx_frame~2_combout ) # (!\inst_ir_rx|rx_frame~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_frame~2_combout ),
	.datac(!\inst_ir_rx|rx_frame~6_combout ),
	.datad(!\inst_ir_rx|rx_frame~4_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex2|WideOr0~0 .extended_lut = "off";
defparam \inst_hex2|WideOr0~0 .lut_mask = 64'h0FFC0FFCF3FFF3FF;
defparam \inst_hex2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y25_N64
dffeas \inst_hex2|WideOr0~0_NEW_REG54 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(!\inst_hex2|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\rst_n~input_o ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex2|WideOr0~0_OTERM55 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex2|WideOr0~0_NEW_REG54 .is_wysiwyg = "true";
defparam \inst_hex2|WideOr0~0_NEW_REG54 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N12
cyclonev_lcell_comb \inst_hex3|WideOr6~0 (
// Equation(s):
// \inst_hex3|WideOr6~0_combout  = ( \inst_ir_rx|rx_frame~10_combout  & ( (!\inst_ir_rx|rx_frame~14_combout  & (!\inst_ir_rx|rx_frame~16_combout  $ (\inst_ir_rx|rx_frame~12_combout ))) # (\inst_ir_rx|rx_frame~14_combout  & (\inst_ir_rx|rx_frame~16_combout  & 
// !\inst_ir_rx|rx_frame~12_combout )) ) ) # ( !\inst_ir_rx|rx_frame~10_combout  & ( (\inst_ir_rx|rx_frame~14_combout  & (!\inst_ir_rx|rx_frame~16_combout  & !\inst_ir_rx|rx_frame~12_combout )) ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_frame~14_combout ),
	.datac(!\inst_ir_rx|rx_frame~16_combout ),
	.datad(!\inst_ir_rx|rx_frame~12_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex3|WideOr6~0 .extended_lut = "off";
defparam \inst_hex3|WideOr6~0 .lut_mask = 64'h30003000C30CC30C;
defparam \inst_hex3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y16_N13
dffeas \inst_hex3|WideOr6~0_NEW_REG28 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex3|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex3|WideOr6~0_OTERM29 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex3|WideOr6~0_NEW_REG28 .is_wysiwyg = "true";
defparam \inst_hex3|WideOr6~0_NEW_REG28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N15
cyclonev_lcell_comb \inst_hex3|WideOr5~0 (
// Equation(s):
// \inst_hex3|WideOr5~0_combout  = ( \inst_ir_rx|rx_frame~10_combout  & ( (!\inst_ir_rx|rx_frame~16_combout  & (\inst_ir_rx|rx_frame~14_combout  & !\inst_ir_rx|rx_frame~12_combout )) # (\inst_ir_rx|rx_frame~16_combout  & ((\inst_ir_rx|rx_frame~12_combout ))) 
// ) ) # ( !\inst_ir_rx|rx_frame~10_combout  & ( (\inst_ir_rx|rx_frame~14_combout  & ((\inst_ir_rx|rx_frame~12_combout ) # (\inst_ir_rx|rx_frame~16_combout ))) ) )

	.dataa(!\inst_ir_rx|rx_frame~16_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame~14_combout ),
	.datad(!\inst_ir_rx|rx_frame~12_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex3|WideOr5~0 .extended_lut = "off";
defparam \inst_hex3|WideOr5~0 .lut_mask = 64'h050F050F0A550A55;
defparam \inst_hex3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y16_N30
dffeas \inst_hex3|WideOr5~0_NEW_REG30 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex3|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex3|WideOr5~0_OTERM31 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex3|WideOr5~0_NEW_REG30 .is_wysiwyg = "true";
defparam \inst_hex3|WideOr5~0_NEW_REG30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N57
cyclonev_lcell_comb \inst_hex3|WideOr4~0 (
// Equation(s):
// \inst_hex3|WideOr4~0_combout  = ( \inst_ir_rx|rx_frame~10_combout  & ( (\inst_ir_rx|rx_frame~16_combout  & (\inst_ir_rx|rx_frame~14_combout  & \inst_ir_rx|rx_frame~12_combout )) ) ) # ( !\inst_ir_rx|rx_frame~10_combout  & ( 
// (!\inst_ir_rx|rx_frame~16_combout  & (!\inst_ir_rx|rx_frame~14_combout  & \inst_ir_rx|rx_frame~12_combout )) # (\inst_ir_rx|rx_frame~16_combout  & (\inst_ir_rx|rx_frame~14_combout )) ) )

	.dataa(!\inst_ir_rx|rx_frame~16_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame~14_combout ),
	.datad(!\inst_ir_rx|rx_frame~12_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex3|WideOr4~0 .extended_lut = "off";
defparam \inst_hex3|WideOr4~0 .lut_mask = 64'h05A505A500050005;
defparam \inst_hex3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y4_N53
dffeas \inst_hex3|WideOr4~0_NEW_REG32 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex3|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex3|WideOr4~0_OTERM33 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex3|WideOr4~0_NEW_REG32 .is_wysiwyg = "true";
defparam \inst_hex3|WideOr4~0_NEW_REG32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N0
cyclonev_lcell_comb \inst_hex3|WideOr3~0 (
// Equation(s):
// \inst_hex3|WideOr3~0_combout  = ( \inst_ir_rx|rx_frame~12_combout  & ( \inst_ir_rx|rx_frame~10_combout  & ( \inst_ir_rx|rx_frame~14_combout  ) ) ) # ( !\inst_ir_rx|rx_frame~12_combout  & ( \inst_ir_rx|rx_frame~10_combout  & ( 
// (!\inst_ir_rx|rx_frame~14_combout  & !\inst_ir_rx|rx_frame~16_combout ) ) ) ) # ( \inst_ir_rx|rx_frame~12_combout  & ( !\inst_ir_rx|rx_frame~10_combout  & ( (!\inst_ir_rx|rx_frame~14_combout  & \inst_ir_rx|rx_frame~16_combout ) ) ) ) # ( 
// !\inst_ir_rx|rx_frame~12_combout  & ( !\inst_ir_rx|rx_frame~10_combout  & ( (\inst_ir_rx|rx_frame~14_combout  & !\inst_ir_rx|rx_frame~16_combout ) ) ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_frame~14_combout ),
	.datac(!\inst_ir_rx|rx_frame~16_combout ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame~12_combout ),
	.dataf(!\inst_ir_rx|rx_frame~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex3|WideOr3~0 .extended_lut = "off";
defparam \inst_hex3|WideOr3~0 .lut_mask = 64'h30300C0CC0C03333;
defparam \inst_hex3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y4_N70
dffeas \inst_hex3|WideOr3~0_NEW_REG34 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex3|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex3|WideOr3~0_OTERM35 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex3|WideOr3~0_NEW_REG34 .is_wysiwyg = "true";
defparam \inst_hex3|WideOr3~0_NEW_REG34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N42
cyclonev_lcell_comb \inst_hex3|WideOr2~0 (
// Equation(s):
// \inst_hex3|WideOr2~0_combout  = ( \inst_ir_rx|rx_frame~10_combout  & ( (!\inst_ir_rx|rx_frame~16_combout ) # ((!\inst_ir_rx|rx_frame~14_combout  & !\inst_ir_rx|rx_frame~12_combout )) ) ) # ( !\inst_ir_rx|rx_frame~10_combout  & ( 
// (!\inst_ir_rx|rx_frame~16_combout  & (\inst_ir_rx|rx_frame~14_combout  & !\inst_ir_rx|rx_frame~12_combout )) ) )

	.dataa(!\inst_ir_rx|rx_frame~16_combout ),
	.datab(!\inst_ir_rx|rx_frame~14_combout ),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_frame~12_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex3|WideOr2~0 .extended_lut = "off";
defparam \inst_hex3|WideOr2~0 .lut_mask = 64'h22002200EEAAEEAA;
defparam \inst_hex3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y21_N47
dffeas \inst_hex3|WideOr2~0_NEW_REG36 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex3|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex3|WideOr2~0_OTERM37 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex3|WideOr2~0_NEW_REG36 .is_wysiwyg = "true";
defparam \inst_hex3|WideOr2~0_NEW_REG36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N45
cyclonev_lcell_comb \inst_hex3|WideOr1~0 (
// Equation(s):
// \inst_hex3|WideOr1~0_combout  = ( \inst_ir_rx|rx_frame~10_combout  & ( !\inst_ir_rx|rx_frame~16_combout  $ (((\inst_ir_rx|rx_frame~14_combout  & !\inst_ir_rx|rx_frame~12_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~10_combout  & ( 
// (!\inst_ir_rx|rx_frame~16_combout  & (!\inst_ir_rx|rx_frame~14_combout  & \inst_ir_rx|rx_frame~12_combout )) ) )

	.dataa(!\inst_ir_rx|rx_frame~16_combout ),
	.datab(!\inst_ir_rx|rx_frame~14_combout ),
	.datac(!\inst_ir_rx|rx_frame~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex3|WideOr1~0 .extended_lut = "off";
defparam \inst_hex3|WideOr1~0 .lut_mask = 64'h080808089A9A9A9A;
defparam \inst_hex3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y11_N70
dffeas \inst_hex3|WideOr1~0_NEW_REG38 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex3|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex3|WideOr1~0_OTERM39 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex3|WideOr1~0_NEW_REG38 .is_wysiwyg = "true";
defparam \inst_hex3|WideOr1~0_NEW_REG38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N54
cyclonev_lcell_comb \inst_hex3|WideOr0~0 (
// Equation(s):
// \inst_hex3|WideOr0~0_combout  = ( \inst_ir_rx|rx_frame~10_combout  & ( (!\inst_ir_rx|rx_frame~14_combout  $ (!\inst_ir_rx|rx_frame~12_combout )) # (\inst_ir_rx|rx_frame~16_combout ) ) ) # ( !\inst_ir_rx|rx_frame~10_combout  & ( 
// (!\inst_ir_rx|rx_frame~16_combout  $ (!\inst_ir_rx|rx_frame~14_combout )) # (\inst_ir_rx|rx_frame~12_combout ) ) )

	.dataa(!\inst_ir_rx|rx_frame~16_combout ),
	.datab(!\inst_ir_rx|rx_frame~14_combout ),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_frame~12_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex3|WideOr0~0 .extended_lut = "off";
defparam \inst_hex3|WideOr0~0 .lut_mask = 64'h66FF66FF77DD77DD;
defparam \inst_hex3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y9_N13
dffeas \inst_hex3|WideOr0~0_NEW_REG40 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(!\inst_hex3|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\rst_n~input_o ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex3|WideOr0~0_OTERM41 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex3|WideOr0~0_NEW_REG40 .is_wysiwyg = "true";
defparam \inst_hex3|WideOr0~0_NEW_REG40 .power_up = "high";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N6
cyclonev_lcell_comb \inst_hex4|WideOr6~0 (
// Equation(s):
// \inst_hex4|WideOr6~0_combout  = ( \inst_ir_rx|rx_frame~5_combout  & ( (!\inst_ir_rx|rx_frame~3_combout  & (!\inst_ir_rx|rx_frame~1_combout  $ (\inst_ir_rx|rx_frame~7_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~5_combout  & ( (\inst_ir_rx|rx_frame~1_combout  
// & (!\inst_ir_rx|rx_frame~3_combout  $ (\inst_ir_rx|rx_frame~7_combout ))) ) )

	.dataa(!\inst_ir_rx|rx_frame~1_combout ),
	.datab(!\inst_ir_rx|rx_frame~3_combout ),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_frame~7_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex4|WideOr6~0 .extended_lut = "off";
defparam \inst_hex4|WideOr6~0 .lut_mask = 64'h4411441188448844;
defparam \inst_hex4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y11_N53
dffeas \inst_hex4|WideOr6~0_NEW_REG14 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex4|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex4|WideOr6~0_OTERM15 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex4|WideOr6~0_NEW_REG14 .is_wysiwyg = "true";
defparam \inst_hex4|WideOr6~0_NEW_REG14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N9
cyclonev_lcell_comb \inst_hex4|WideOr5~0 (
// Equation(s):
// \inst_hex4|WideOr5~0_combout  = ( \inst_ir_rx|rx_frame~5_combout  & ( (!\inst_ir_rx|rx_frame~1_combout  & ((\inst_ir_rx|rx_frame~7_combout ) # (\inst_ir_rx|rx_frame~3_combout ))) # (\inst_ir_rx|rx_frame~1_combout  & (!\inst_ir_rx|rx_frame~3_combout  $ 
// (\inst_ir_rx|rx_frame~7_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~5_combout  & ( (\inst_ir_rx|rx_frame~1_combout  & (\inst_ir_rx|rx_frame~3_combout  & \inst_ir_rx|rx_frame~7_combout )) ) )

	.dataa(!\inst_ir_rx|rx_frame~1_combout ),
	.datab(!\inst_ir_rx|rx_frame~3_combout ),
	.datac(!\inst_ir_rx|rx_frame~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex4|WideOr5~0 .extended_lut = "off";
defparam \inst_hex4|WideOr5~0 .lut_mask = 64'h010101016B6B6B6B;
defparam \inst_hex4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y13_N13
dffeas \inst_hex4|WideOr5~0_NEW_REG16 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex4|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex4|WideOr5~0_OTERM17 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex4|WideOr5~0_NEW_REG16 .is_wysiwyg = "true";
defparam \inst_hex4|WideOr5~0_NEW_REG16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N39
cyclonev_lcell_comb \inst_hex4|WideOr4~0 (
// Equation(s):
// \inst_hex4|WideOr4~0_combout  = ( \inst_ir_rx|rx_frame~5_combout  & ( (\inst_ir_rx|rx_frame~7_combout  & ((!\inst_ir_rx|rx_frame~1_combout ) # (\inst_ir_rx|rx_frame~3_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~5_combout  & ( 
// (!\inst_ir_rx|rx_frame~1_combout  & (!\inst_ir_rx|rx_frame~7_combout  & \inst_ir_rx|rx_frame~3_combout )) ) )

	.dataa(!\inst_ir_rx|rx_frame~1_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame~7_combout ),
	.datad(!\inst_ir_rx|rx_frame~3_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex4|WideOr4~0 .extended_lut = "off";
defparam \inst_hex4|WideOr4~0 .lut_mask = 64'h00A000A00A0F0A0F;
defparam \inst_hex4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y13_N30
dffeas \inst_hex4|WideOr4~0_NEW_REG18 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex4|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex4|WideOr4~0_OTERM19 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex4|WideOr4~0_NEW_REG18 .is_wysiwyg = "true";
defparam \inst_hex4|WideOr4~0_NEW_REG18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N36
cyclonev_lcell_comb \inst_hex4|WideOr3~0 (
// Equation(s):
// \inst_hex4|WideOr3~0_combout  = ( \inst_ir_rx|rx_frame~5_combout  & ( (!\inst_ir_rx|rx_frame~1_combout  & (!\inst_ir_rx|rx_frame~7_combout  & !\inst_ir_rx|rx_frame~3_combout )) # (\inst_ir_rx|rx_frame~1_combout  & ((\inst_ir_rx|rx_frame~3_combout ))) ) ) 
// # ( !\inst_ir_rx|rx_frame~5_combout  & ( (!\inst_ir_rx|rx_frame~1_combout  & (\inst_ir_rx|rx_frame~7_combout  & \inst_ir_rx|rx_frame~3_combout )) # (\inst_ir_rx|rx_frame~1_combout  & (!\inst_ir_rx|rx_frame~7_combout  & !\inst_ir_rx|rx_frame~3_combout )) ) 
// )

	.dataa(!\inst_ir_rx|rx_frame~1_combout ),
	.datab(!\inst_ir_rx|rx_frame~7_combout ),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_frame~3_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex4|WideOr3~0 .extended_lut = "off";
defparam \inst_hex4|WideOr3~0 .lut_mask = 64'h4422442288558855;
defparam \inst_hex4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y8_N30
dffeas \inst_hex4|WideOr3~0_NEW_REG20 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex4|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex4|WideOr3~0_OTERM21 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex4|WideOr3~0_NEW_REG20 .is_wysiwyg = "true";
defparam \inst_hex4|WideOr3~0_NEW_REG20 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N15
cyclonev_lcell_comb \inst_hex4|WideOr2~0 (
// Equation(s):
// \inst_hex4|WideOr2~0_combout  = ( \inst_ir_rx|rx_frame~5_combout  & ( (!\inst_ir_rx|rx_frame~7_combout  & ((!\inst_ir_rx|rx_frame~3_combout ) # (\inst_ir_rx|rx_frame~1_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~5_combout  & ( 
// (\inst_ir_rx|rx_frame~1_combout  & ((!\inst_ir_rx|rx_frame~7_combout ) # (!\inst_ir_rx|rx_frame~3_combout ))) ) )

	.dataa(!\inst_ir_rx|rx_frame~1_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame~7_combout ),
	.datad(!\inst_ir_rx|rx_frame~3_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex4|WideOr2~0 .extended_lut = "off";
defparam \inst_hex4|WideOr2~0 .lut_mask = 64'h55505550F050F050;
defparam \inst_hex4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y15_N30
dffeas \inst_hex4|WideOr2~0_NEW_REG22 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex4|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex4|WideOr2~0_OTERM23 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex4|WideOr2~0_NEW_REG22 .is_wysiwyg = "true";
defparam \inst_hex4|WideOr2~0_NEW_REG22 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N30
cyclonev_lcell_comb \inst_hex4|WideOr1~0 (
// Equation(s):
// \inst_hex4|WideOr1~0_combout  = ( \inst_ir_rx|rx_frame~5_combout  & ( (\inst_ir_rx|rx_frame~1_combout  & (!\inst_ir_rx|rx_frame~3_combout  $ (!\inst_ir_rx|rx_frame~7_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~5_combout  & ( (!\inst_ir_rx|rx_frame~7_combout 
//  & ((\inst_ir_rx|rx_frame~3_combout ) # (\inst_ir_rx|rx_frame~1_combout ))) ) )

	.dataa(!\inst_ir_rx|rx_frame~1_combout ),
	.datab(!\inst_ir_rx|rx_frame~3_combout ),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_frame~7_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex4|WideOr1~0 .extended_lut = "off";
defparam \inst_hex4|WideOr1~0 .lut_mask = 64'h7700770011441144;
defparam \inst_hex4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y15_N13
dffeas \inst_hex4|WideOr1~0_NEW_REG24 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex4|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex4|WideOr1~0_OTERM25 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex4|WideOr1~0_NEW_REG24 .is_wysiwyg = "true";
defparam \inst_hex4|WideOr1~0_NEW_REG24 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N33
cyclonev_lcell_comb \inst_hex4|WideOr0~0 (
// Equation(s):
// \inst_hex4|WideOr0~0_combout  = ( \inst_ir_rx|rx_frame~5_combout  & ( (!\inst_ir_rx|rx_frame~1_combout  & ((!\inst_ir_rx|rx_frame~7_combout ) # (\inst_ir_rx|rx_frame~3_combout ))) # (\inst_ir_rx|rx_frame~1_combout  & ((!\inst_ir_rx|rx_frame~3_combout ) # 
// (\inst_ir_rx|rx_frame~7_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~5_combout  & ( (\inst_ir_rx|rx_frame~7_combout ) # (\inst_ir_rx|rx_frame~3_combout ) ) )

	.dataa(!\inst_ir_rx|rx_frame~1_combout ),
	.datab(!\inst_ir_rx|rx_frame~3_combout ),
	.datac(!\inst_ir_rx|rx_frame~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex4|WideOr0~0 .extended_lut = "off";
defparam \inst_hex4|WideOr0~0 .lut_mask = 64'h3F3F3F3FE7E7E7E7;
defparam \inst_hex4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y20_N53
dffeas \inst_hex4|WideOr0~0_NEW_REG26 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(!\inst_hex4|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\rst_n~input_o ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex4|WideOr0~0_OTERM27 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex4|WideOr0~0_NEW_REG26 .is_wysiwyg = "true";
defparam \inst_hex4|WideOr0~0_NEW_REG26 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N3
cyclonev_lcell_comb \inst_hex5|WideOr6~0 (
// Equation(s):
// \inst_hex5|WideOr6~0_combout  = ( \inst_ir_rx|rx_frame~13_combout  & ( (!\inst_ir_rx|rx_frame~11_combout  & (!\inst_ir_rx|rx_frame~15_combout  $ (\inst_ir_rx|rx_frame~9_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~13_combout  & ( 
// (\inst_ir_rx|rx_frame~9_combout  & (!\inst_ir_rx|rx_frame~11_combout  $ (\inst_ir_rx|rx_frame~15_combout ))) ) )

	.dataa(!\inst_ir_rx|rx_frame~11_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame~15_combout ),
	.datad(!\inst_ir_rx|rx_frame~9_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex5|WideOr6~0 .extended_lut = "off";
defparam \inst_hex5|WideOr6~0 .lut_mask = 64'h00A500A5A00AA00A;
defparam \inst_hex5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y20_N70
dffeas \inst_hex5|WideOr6~0_NEW_REG0 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex5|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex5|WideOr6~0_OTERM1 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex5|WideOr6~0_NEW_REG0 .is_wysiwyg = "true";
defparam \inst_hex5|WideOr6~0_NEW_REG0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N9
cyclonev_lcell_comb \inst_hex5|WideOr5~0 (
// Equation(s):
// \inst_hex5|WideOr5~0_combout  = ( \inst_ir_rx|rx_frame~9_combout  & ( \inst_ir_rx|rx_frame~15_combout  & ( \inst_ir_rx|rx_frame~11_combout  ) ) ) # ( !\inst_ir_rx|rx_frame~9_combout  & ( \inst_ir_rx|rx_frame~15_combout  & ( \inst_ir_rx|rx_frame~13_combout 
//  ) ) ) # ( \inst_ir_rx|rx_frame~9_combout  & ( !\inst_ir_rx|rx_frame~15_combout  & ( (\inst_ir_rx|rx_frame~13_combout  & !\inst_ir_rx|rx_frame~11_combout ) ) ) ) # ( !\inst_ir_rx|rx_frame~9_combout  & ( !\inst_ir_rx|rx_frame~15_combout  & ( 
// (\inst_ir_rx|rx_frame~13_combout  & \inst_ir_rx|rx_frame~11_combout ) ) ) )

	.dataa(!\inst_ir_rx|rx_frame~13_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame~11_combout ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame~9_combout ),
	.dataf(!\inst_ir_rx|rx_frame~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex5|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex5|WideOr5~0 .extended_lut = "off";
defparam \inst_hex5|WideOr5~0 .lut_mask = 64'h0505505055550F0F;
defparam \inst_hex5|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y21_N64
dffeas \inst_hex5|WideOr5~0_NEW_REG2 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex5|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex5|WideOr5~0_OTERM3 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex5|WideOr5~0_NEW_REG2 .is_wysiwyg = "true";
defparam \inst_hex5|WideOr5~0_NEW_REG2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N15
cyclonev_lcell_comb \inst_hex5|WideOr4~0 (
// Equation(s):
// \inst_hex5|WideOr4~0_combout  = ( \inst_ir_rx|rx_frame~9_combout  & ( \inst_ir_rx|rx_frame~15_combout  & ( (\inst_ir_rx|rx_frame~13_combout  & \inst_ir_rx|rx_frame~11_combout ) ) ) ) # ( !\inst_ir_rx|rx_frame~9_combout  & ( \inst_ir_rx|rx_frame~15_combout 
//  & ( \inst_ir_rx|rx_frame~13_combout  ) ) ) # ( !\inst_ir_rx|rx_frame~9_combout  & ( !\inst_ir_rx|rx_frame~15_combout  & ( (!\inst_ir_rx|rx_frame~13_combout  & \inst_ir_rx|rx_frame~11_combout ) ) ) )

	.dataa(!\inst_ir_rx|rx_frame~13_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame~11_combout ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame~9_combout ),
	.dataf(!\inst_ir_rx|rx_frame~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex5|WideOr4~0 .extended_lut = "off";
defparam \inst_hex5|WideOr4~0 .lut_mask = 64'h0A0A000055550505;
defparam \inst_hex5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y25_N30
dffeas \inst_hex5|WideOr4~0_NEW_REG4 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex5|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex5|WideOr4~0_OTERM5 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex5|WideOr4~0_NEW_REG4 .is_wysiwyg = "true";
defparam \inst_hex5|WideOr4~0_NEW_REG4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N30
cyclonev_lcell_comb \inst_hex5|WideOr3~0 (
// Equation(s):
// \inst_hex5|WideOr3~0_combout  = ( \inst_ir_rx|rx_frame~15_combout  & ( (\inst_ir_rx|rx_frame~11_combout  & (!\inst_ir_rx|rx_frame~13_combout  $ (\inst_ir_rx|rx_frame~9_combout ))) ) ) # ( !\inst_ir_rx|rx_frame~15_combout  & ( 
// (!\inst_ir_rx|rx_frame~13_combout  & (!\inst_ir_rx|rx_frame~11_combout  & \inst_ir_rx|rx_frame~9_combout )) # (\inst_ir_rx|rx_frame~13_combout  & (!\inst_ir_rx|rx_frame~11_combout  $ (\inst_ir_rx|rx_frame~9_combout ))) ) )

	.dataa(!\inst_ir_rx|rx_frame~13_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame~11_combout ),
	.datad(!\inst_ir_rx|rx_frame~9_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex5|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex5|WideOr3~0 .extended_lut = "off";
defparam \inst_hex5|WideOr3~0 .lut_mask = 64'h50A550A50A050A05;
defparam \inst_hex5|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y23_N30
dffeas \inst_hex5|WideOr3~0_NEW_REG6 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex5|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex5|WideOr3~0_OTERM7 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex5|WideOr3~0_NEW_REG6 .is_wysiwyg = "true";
defparam \inst_hex5|WideOr3~0_NEW_REG6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N33
cyclonev_lcell_comb \inst_hex5|WideOr2~0 (
// Equation(s):
// \inst_hex5|WideOr2~0_combout  = ( \inst_ir_rx|rx_frame~15_combout  & ( (!\inst_ir_rx|rx_frame~13_combout  & (!\inst_ir_rx|rx_frame~11_combout  & \inst_ir_rx|rx_frame~9_combout )) ) ) # ( !\inst_ir_rx|rx_frame~15_combout  & ( 
// ((\inst_ir_rx|rx_frame~13_combout  & !\inst_ir_rx|rx_frame~11_combout )) # (\inst_ir_rx|rx_frame~9_combout ) ) )

	.dataa(!\inst_ir_rx|rx_frame~13_combout ),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_frame~11_combout ),
	.datad(!\inst_ir_rx|rx_frame~9_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex5|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex5|WideOr2~0 .extended_lut = "off";
defparam \inst_hex5|WideOr2~0 .lut_mask = 64'h50FF50FF00A000A0;
defparam \inst_hex5|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y9_N64
dffeas \inst_hex5|WideOr2~0_NEW_REG8 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex5|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex5|WideOr2~0_OTERM9 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex5|WideOr2~0_NEW_REG8 .is_wysiwyg = "true";
defparam \inst_hex5|WideOr2~0_NEW_REG8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N24
cyclonev_lcell_comb \inst_hex5|WideOr1~0 (
// Equation(s):
// \inst_hex5|WideOr1~0_combout  = ( \inst_ir_rx|rx_frame~15_combout  & ( (\inst_ir_rx|rx_frame~13_combout  & (!\inst_ir_rx|rx_frame~11_combout  & \inst_ir_rx|rx_frame~9_combout )) ) ) # ( !\inst_ir_rx|rx_frame~15_combout  & ( 
// (!\inst_ir_rx|rx_frame~13_combout  & ((\inst_ir_rx|rx_frame~9_combout ) # (\inst_ir_rx|rx_frame~11_combout ))) # (\inst_ir_rx|rx_frame~13_combout  & (\inst_ir_rx|rx_frame~11_combout  & \inst_ir_rx|rx_frame~9_combout )) ) )

	.dataa(!\inst_ir_rx|rx_frame~13_combout ),
	.datab(!\inst_ir_rx|rx_frame~11_combout ),
	.datac(!\inst_ir_rx|rx_frame~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex5|WideOr1~0 .extended_lut = "off";
defparam \inst_hex5|WideOr1~0 .lut_mask = 64'h2B2B2B2B04040404;
defparam \inst_hex5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y23_N13
dffeas \inst_hex5|WideOr1~0_NEW_REG10 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_hex5|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex5|WideOr1~0_OTERM11 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex5|WideOr1~0_NEW_REG10 .is_wysiwyg = "true";
defparam \inst_hex5|WideOr1~0_NEW_REG10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N27
cyclonev_lcell_comb \inst_hex5|WideOr0~0 (
// Equation(s):
// \inst_hex5|WideOr0~0_combout  = ( \inst_ir_rx|rx_frame~15_combout  & ( (!\inst_ir_rx|rx_frame~13_combout ) # ((\inst_ir_rx|rx_frame~9_combout ) # (\inst_ir_rx|rx_frame~11_combout )) ) ) # ( !\inst_ir_rx|rx_frame~15_combout  & ( 
// (!\inst_ir_rx|rx_frame~13_combout  & (\inst_ir_rx|rx_frame~11_combout )) # (\inst_ir_rx|rx_frame~13_combout  & ((!\inst_ir_rx|rx_frame~11_combout ) # (!\inst_ir_rx|rx_frame~9_combout ))) ) )

	.dataa(!\inst_ir_rx|rx_frame~13_combout ),
	.datab(!\inst_ir_rx|rx_frame~11_combout ),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_frame~9_combout ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_hex5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_hex5|WideOr0~0 .extended_lut = "off";
defparam \inst_hex5|WideOr0~0 .lut_mask = 64'h77667766BBFFBBFF;
defparam \inst_hex5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y9_N47
dffeas \inst_hex5|WideOr0~0_NEW_REG12 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(!\inst_hex5|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\rst_n~input_o ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_hex5|WideOr0~0_OTERM13 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_hex5|WideOr0~0_NEW_REG12 .is_wysiwyg = "true";
defparam \inst_hex5|WideOr0~0_NEW_REG12 .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X76_Y0_N10
dffeas \inst_ir_rx|o_rx_frame[0] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[0] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X88_Y0_N28
dffeas \inst_ir_rx|o_rx_frame[1] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[1] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X82_Y0_N50
dffeas \inst_ir_rx|o_rx_frame[2] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[2] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X86_Y0_N27
dffeas \inst_ir_rx|o_rx_frame[3] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[3] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X76_Y0_N44
dffeas \inst_ir_rx|o_rx_frame[4] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[4] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X76_Y0_N61
dffeas \inst_ir_rx|o_rx_frame[5] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[5] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X82_Y0_N101
dffeas \inst_ir_rx|o_rx_frame[6] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[6] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X76_Y0_N27
dffeas \inst_ir_rx|o_rx_frame[7] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[7] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N38
dffeas \inst_ir_rx|rx_frame[8]_NEW_REG108 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~24_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[8]_OTERM109 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[8]_NEW_REG108 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[8]_NEW_REG108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N39
cyclonev_lcell_comb \inst_ir_rx|rx_frame~24 (
// Equation(s):
// \inst_ir_rx|rx_frame~24_combout  = ( \inst_ir_rx|rx_frame[14]_OTERM101  & ( ((!\inst_ir_rx|rx_frame[14]_OTERM99  & \inst_ir_rx|rx_frame[8]_OTERM111 )) # (\inst_ir_rx|rx_frame[8]_OTERM109 ) ) ) # ( !\inst_ir_rx|rx_frame[14]_OTERM101  & ( 
// \inst_ir_rx|rx_frame[8]_OTERM109  ) )

	.dataa(!\inst_ir_rx|rx_frame[8]_OTERM109 ),
	.datab(!\inst_ir_rx|rx_frame[14]_OTERM99 ),
	.datac(!\inst_ir_rx|rx_frame[8]_OTERM111 ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame[14]_OTERM101 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~24 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~24 .lut_mask = 64'h55555D5D55555D5D;
defparam \inst_ir_rx|rx_frame~24 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N101
dffeas \inst_ir_rx|o_rx_frame[8] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[8] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y4_N49
dffeas \inst_ir_rx|rx_frame[9]_NEW_REG172 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~25_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[9]_OTERM173 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[9]_NEW_REG172 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[9]_NEW_REG172 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N42
cyclonev_lcell_comb \inst_ir_rx|Decoder0~13 (
// Equation(s):
// \inst_ir_rx|Decoder0~13_combout  = ( !\inst_ir_rx|rx_cnt_bit [4] & ( (!\inst_ir_rx|rx_cnt_bit [0] & (!\inst_ir_rx|rx_cnt_bit [2] & \inst_ir_rx|rx_cnt_bit [3])) ) )

	.dataa(!\inst_ir_rx|rx_cnt_bit [0]),
	.datab(!\inst_ir_rx|rx_cnt_bit [2]),
	.datac(gnd),
	.datad(!\inst_ir_rx|rx_cnt_bit [3]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~13 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~13 .lut_mask = 64'h0088008800000000;
defparam \inst_ir_rx|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N43
dffeas \inst_ir_rx|rx_frame[9]_NEW_REG174 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Decoder0~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[9]_OTERM175 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[9]_NEW_REG174 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[9]_NEW_REG174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N18
cyclonev_lcell_comb \inst_ir_rx|rx_frame~25 (
// Equation(s):
// \inst_ir_rx|rx_frame~25_combout  = ( \inst_ir_rx|rx_frame[9]_OTERM173  & ( \inst_ir_rx|rx_frame[9]_OTERM175  ) ) # ( !\inst_ir_rx|rx_frame[9]_OTERM173  & ( \inst_ir_rx|rx_frame[9]_OTERM175  & ( (!\inst_ir_rx|rx_frame[13]_OTERM163  & 
// (\inst_ir_rx|rx_frame[14]_OTERM97  & (\inst_ir_rx|rx_frame[13]_OTERM165  & !\inst_ir_rx|rx_frame[13]_OTERM161 ))) ) ) ) # ( \inst_ir_rx|rx_frame[9]_OTERM173  & ( !\inst_ir_rx|rx_frame[9]_OTERM175  ) )

	.dataa(!\inst_ir_rx|rx_frame[13]_OTERM163 ),
	.datab(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datac(!\inst_ir_rx|rx_frame[13]_OTERM165 ),
	.datad(!\inst_ir_rx|rx_frame[13]_OTERM161 ),
	.datae(!\inst_ir_rx|rx_frame[9]_OTERM173 ),
	.dataf(!\inst_ir_rx|rx_frame[9]_OTERM175 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~25 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~25 .lut_mask = 64'h0000FFFF0200FFFF;
defparam \inst_ir_rx|rx_frame~25 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N84
dffeas \inst_ir_rx|o_rx_frame[9] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[9] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N32
dffeas \inst_ir_rx|rx_frame[10]_NEW_REG104 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~26_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[10]_OTERM105 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[10]_NEW_REG104 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[10]_NEW_REG104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N33
cyclonev_lcell_comb \inst_ir_rx|rx_frame~26 (
// Equation(s):
// \inst_ir_rx|rx_frame~26_combout  = ( \inst_ir_rx|rx_frame[14]_OTERM101  & ( \inst_ir_rx|rx_frame[10]_OTERM107  & ( (!\inst_ir_rx|rx_frame[14]_OTERM99 ) # (\inst_ir_rx|rx_frame[10]_OTERM105 ) ) ) ) # ( !\inst_ir_rx|rx_frame[14]_OTERM101  & ( 
// \inst_ir_rx|rx_frame[10]_OTERM107  & ( \inst_ir_rx|rx_frame[10]_OTERM105  ) ) ) # ( \inst_ir_rx|rx_frame[14]_OTERM101  & ( !\inst_ir_rx|rx_frame[10]_OTERM107  & ( \inst_ir_rx|rx_frame[10]_OTERM105  ) ) ) # ( !\inst_ir_rx|rx_frame[14]_OTERM101  & ( 
// !\inst_ir_rx|rx_frame[10]_OTERM107  & ( \inst_ir_rx|rx_frame[10]_OTERM105  ) ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_frame[10]_OTERM105 ),
	.datac(!\inst_ir_rx|rx_frame[14]_OTERM99 ),
	.datad(gnd),
	.datae(!\inst_ir_rx|rx_frame[14]_OTERM101 ),
	.dataf(!\inst_ir_rx|rx_frame[10]_OTERM107 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~26 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~26 .lut_mask = 64'h333333333333F3F3;
defparam \inst_ir_rx|rx_frame~26 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y0_N61
dffeas \inst_ir_rx|o_rx_frame[10] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[10] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N3
cyclonev_lcell_comb \inst_ir_rx|Decoder0~14 (
// Equation(s):
// \inst_ir_rx|Decoder0~14_combout  = ( !\inst_ir_rx|rx_cnt_bit [4] & ( (!\inst_ir_rx|rx_cnt_bit [0] & \inst_ir_rx|rx_cnt_bit [3]) ) )

	.dataa(!\inst_ir_rx|rx_cnt_bit [0]),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~14 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~14 .lut_mask = 64'h0A0A0A0A00000000;
defparam \inst_ir_rx|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N4
dffeas \inst_ir_rx|rx_frame[11]_NEW_REG170 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Decoder0~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[11]_OTERM171 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[11]_NEW_REG170 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[11]_NEW_REG170 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y4_N11
dffeas \inst_ir_rx|rx_frame[11]_NEW_REG168 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~27_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[11]_OTERM169 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[11]_NEW_REG168 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[11]_NEW_REG168 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N6
cyclonev_lcell_comb \inst_ir_rx|rx_frame~27 (
// Equation(s):
// \inst_ir_rx|rx_frame~27_combout  = ( \inst_ir_rx|rx_frame[13]_OTERM161  & ( \inst_ir_rx|rx_frame[13]_OTERM163  & ( \inst_ir_rx|rx_frame[11]_OTERM169  ) ) ) # ( !\inst_ir_rx|rx_frame[13]_OTERM161  & ( \inst_ir_rx|rx_frame[13]_OTERM163  & ( 
// \inst_ir_rx|rx_frame[11]_OTERM169  ) ) ) # ( \inst_ir_rx|rx_frame[13]_OTERM161  & ( !\inst_ir_rx|rx_frame[13]_OTERM163  & ( \inst_ir_rx|rx_frame[11]_OTERM169  ) ) ) # ( !\inst_ir_rx|rx_frame[13]_OTERM161  & ( !\inst_ir_rx|rx_frame[13]_OTERM163  & ( 
// ((\inst_ir_rx|rx_frame[13]_OTERM165  & (\inst_ir_rx|rx_frame[11]_OTERM171  & \inst_ir_rx|rx_frame[20]_OTERM139 ))) # (\inst_ir_rx|rx_frame[11]_OTERM169 ) ) ) )

	.dataa(!\inst_ir_rx|rx_frame[13]_OTERM165 ),
	.datab(!\inst_ir_rx|rx_frame[11]_OTERM171 ),
	.datac(!\inst_ir_rx|rx_frame[20]_OTERM139 ),
	.datad(!\inst_ir_rx|rx_frame[11]_OTERM169 ),
	.datae(!\inst_ir_rx|rx_frame[13]_OTERM161 ),
	.dataf(!\inst_ir_rx|rx_frame[13]_OTERM163 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~27 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~27 .lut_mask = 64'h01FF00FF00FF00FF;
defparam \inst_ir_rx|rx_frame~27 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N67
dffeas \inst_ir_rx|o_rx_frame[11] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[11] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y4_N23
dffeas \inst_ir_rx|rx_frame[12]_NEW_REG102 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~28_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[12]_OTERM103 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[12]_NEW_REG102 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[12]_NEW_REG102 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N18
cyclonev_lcell_comb \inst_ir_rx|rx_frame~28 (
// Equation(s):
// \inst_ir_rx|rx_frame~28_combout  = ( \inst_ir_rx|rx_frame[14]_OTERM99  & ( \inst_ir_rx|rx_frame[14]_OTERM95  & ( \inst_ir_rx|rx_frame[12]_OTERM103  ) ) ) # ( !\inst_ir_rx|rx_frame[14]_OTERM99  & ( \inst_ir_rx|rx_frame[14]_OTERM95  & ( 
// ((\inst_ir_rx|rx_frame[14]_OTERM101  & (!\inst_ir_rx|rx_frame[14]_OTERM97  & \inst_ir_rx|rx_frame[15]_OTERM87 ))) # (\inst_ir_rx|rx_frame[12]_OTERM103 ) ) ) ) # ( \inst_ir_rx|rx_frame[14]_OTERM99  & ( !\inst_ir_rx|rx_frame[14]_OTERM95  & ( 
// \inst_ir_rx|rx_frame[12]_OTERM103  ) ) ) # ( !\inst_ir_rx|rx_frame[14]_OTERM99  & ( !\inst_ir_rx|rx_frame[14]_OTERM95  & ( \inst_ir_rx|rx_frame[12]_OTERM103  ) ) )

	.dataa(!\inst_ir_rx|rx_frame[12]_OTERM103 ),
	.datab(!\inst_ir_rx|rx_frame[14]_OTERM101 ),
	.datac(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datad(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datae(!\inst_ir_rx|rx_frame[14]_OTERM99 ),
	.dataf(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~28 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~28 .lut_mask = 64'h5555555555755555;
defparam \inst_ir_rx|rx_frame~28 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y0_N44
dffeas \inst_ir_rx|o_rx_frame[12] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[12] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y4_N52
dffeas \inst_ir_rx|rx_frame[13]_NEW_REG158 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~29_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[13]_OTERM159 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[13]_NEW_REG158 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[13]_NEW_REG158 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y4_N45
cyclonev_lcell_comb \inst_ir_rx|Decoder0~15 (
// Equation(s):
// \inst_ir_rx|Decoder0~15_combout  = ( !\inst_ir_rx|rx_cnt_bit [4] & ( (!\inst_ir_rx|rx_cnt_bit [0] & (\inst_ir_rx|rx_cnt_bit [3] & \inst_ir_rx|rx_cnt_bit [2])) ) )

	.dataa(!\inst_ir_rx|rx_cnt_bit [0]),
	.datab(gnd),
	.datac(!\inst_ir_rx|rx_cnt_bit [3]),
	.datad(!\inst_ir_rx|rx_cnt_bit [2]),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_cnt_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|Decoder0~15 .extended_lut = "off";
defparam \inst_ir_rx|Decoder0~15 .lut_mask = 64'h000A000A00000000;
defparam \inst_ir_rx|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y4_N46
dffeas \inst_ir_rx|rx_frame[13]_NEW_REG166 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|Decoder0~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[13]_OTERM167 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[13]_NEW_REG166 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[13]_NEW_REG166 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N21
cyclonev_lcell_comb \inst_ir_rx|rx_frame~29 (
// Equation(s):
// \inst_ir_rx|rx_frame~29_combout  = ( \inst_ir_rx|rx_frame[13]_OTERM159  & ( \inst_ir_rx|rx_frame[13]_OTERM167  ) ) # ( !\inst_ir_rx|rx_frame[13]_OTERM159  & ( \inst_ir_rx|rx_frame[13]_OTERM167  & ( (!\inst_ir_rx|rx_frame[13]_OTERM163  & 
// (\inst_ir_rx|rx_frame[14]_OTERM97  & (!\inst_ir_rx|rx_frame[13]_OTERM161  & \inst_ir_rx|rx_frame[13]_OTERM165 ))) ) ) ) # ( \inst_ir_rx|rx_frame[13]_OTERM159  & ( !\inst_ir_rx|rx_frame[13]_OTERM167  ) )

	.dataa(!\inst_ir_rx|rx_frame[13]_OTERM163 ),
	.datab(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datac(!\inst_ir_rx|rx_frame[13]_OTERM161 ),
	.datad(!\inst_ir_rx|rx_frame[13]_OTERM165 ),
	.datae(!\inst_ir_rx|rx_frame[13]_OTERM159 ),
	.dataf(!\inst_ir_rx|rx_frame[13]_OTERM167 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~29 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~29 .lut_mask = 64'h0000FFFF0020FFFF;
defparam \inst_ir_rx|rx_frame~29 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N50
dffeas \inst_ir_rx|o_rx_frame[13] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[13] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y4_N16
dffeas \inst_ir_rx|rx_frame[14]_NEW_REG92 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~30_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[14]_OTERM93 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[14]_NEW_REG92 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[14]_NEW_REG92 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N12
cyclonev_lcell_comb \inst_ir_rx|rx_frame~30 (
// Equation(s):
// \inst_ir_rx|rx_frame~30_combout  = ( \inst_ir_rx|rx_frame[14]_OTERM101  & ( \inst_ir_rx|rx_frame[14]_OTERM93  ) ) # ( !\inst_ir_rx|rx_frame[14]_OTERM101  & ( \inst_ir_rx|rx_frame[14]_OTERM93  ) ) # ( \inst_ir_rx|rx_frame[14]_OTERM101  & ( 
// !\inst_ir_rx|rx_frame[14]_OTERM93  & ( (\inst_ir_rx|rx_frame[14]_OTERM97  & (\inst_ir_rx|rx_frame[15]_OTERM87  & (!\inst_ir_rx|rx_frame[14]_OTERM99  & \inst_ir_rx|rx_frame[14]_OTERM95 ))) ) ) )

	.dataa(!\inst_ir_rx|rx_frame[14]_OTERM97 ),
	.datab(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datac(!\inst_ir_rx|rx_frame[14]_OTERM99 ),
	.datad(!\inst_ir_rx|rx_frame[14]_OTERM95 ),
	.datae(!\inst_ir_rx|rx_frame[14]_OTERM101 ),
	.dataf(!\inst_ir_rx|rx_frame[14]_OTERM93 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~30 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~30 .lut_mask = 64'h00000010FFFFFFFF;
defparam \inst_ir_rx|rx_frame~30 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y0_N27
dffeas \inst_ir_rx|o_rx_frame[14] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[14] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y4_N47
dffeas \inst_ir_rx|rx_frame[15]_NEW_REG84 (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(gnd),
	.asdata(\inst_ir_rx|rx_frame~31_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\inst_ir_rx|Selector0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|rx_frame[15]_OTERM85 ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|rx_frame[15]_NEW_REG84 .is_wysiwyg = "true";
defparam \inst_ir_rx|rx_frame[15]_NEW_REG84 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N42
cyclonev_lcell_comb \inst_ir_rx|rx_frame~31 (
// Equation(s):
// \inst_ir_rx|rx_frame~31_combout  = ( \inst_ir_rx|rx_frame[15]_OTERM91  & ( ((!\inst_ir_rx|rx_frame[15]_OTERM87  & \inst_ir_rx|rx_frame[15]_OTERM89 )) # (\inst_ir_rx|rx_frame[15]_OTERM85 ) ) ) # ( !\inst_ir_rx|rx_frame[15]_OTERM91  & ( 
// \inst_ir_rx|rx_frame[15]_OTERM85  ) )

	.dataa(gnd),
	.datab(!\inst_ir_rx|rx_frame[15]_OTERM87 ),
	.datac(!\inst_ir_rx|rx_frame[15]_OTERM89 ),
	.datad(!\inst_ir_rx|rx_frame[15]_OTERM85 ),
	.datae(gnd),
	.dataf(!\inst_ir_rx|rx_frame[15]_OTERM91 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_ir_rx|rx_frame~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_ir_rx|rx_frame~31 .extended_lut = "off";
defparam \inst_ir_rx|rx_frame~31 .lut_mask = 64'h00FF00FF0CFF0CFF;
defparam \inst_ir_rx|rx_frame~31 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y0_N10
dffeas \inst_ir_rx|o_rx_frame[15] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[15] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[15] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X88_Y0_N45
dffeas \inst_ir_rx|o_rx_frame[16] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[16] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[16] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X82_Y0_N84
dffeas \inst_ir_rx|o_rx_frame[17] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[17] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[17] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X88_Y0_N11
dffeas \inst_ir_rx|o_rx_frame[18] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[18] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[18] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X88_Y0_N62
dffeas \inst_ir_rx|o_rx_frame[19] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[19] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[19] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X82_Y0_N67
dffeas \inst_ir_rx|o_rx_frame[20] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[20] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[20] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X84_Y0_N10
dffeas \inst_ir_rx|o_rx_frame[21] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[21] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[21] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X84_Y0_N44
dffeas \inst_ir_rx|o_rx_frame[22] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[22] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[22] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X84_Y0_N27
dffeas \inst_ir_rx|o_rx_frame[23] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[23] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[23] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X86_Y0_N61
dffeas \inst_ir_rx|o_rx_frame[24] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[24] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[24] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X80_Y0_N10
dffeas \inst_ir_rx|o_rx_frame[25] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[25] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[25] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X80_Y0_N44
dffeas \inst_ir_rx|o_rx_frame[26] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[26] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[26] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X84_Y0_N61
dffeas \inst_ir_rx|o_rx_frame[27] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[27] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[27] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X80_Y0_N27
dffeas \inst_ir_rx|o_rx_frame[28] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[28] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[28] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X86_Y0_N10
dffeas \inst_ir_rx|o_rx_frame[29] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[29] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[29] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X80_Y0_N61
dffeas \inst_ir_rx|o_rx_frame[30] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[30] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[30] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X86_Y0_N44
dffeas \inst_ir_rx|o_rx_frame[31] (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(\inst_ir_rx|rx_frame~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_frame [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_frame[31] .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_frame[31] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X52_Y0_N10
dffeas \inst_ir_rx|o_rx_valid (
	.clk(\inst_clock_dividor|clk_out~q ),
	.d(vcc),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ir_rx|done~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ir_rx|o_rx_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ir_rx|o_rx_valid .is_wysiwyg = "true";
defparam \inst_ir_rx|o_rx_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
