<?xml version="1.0" encoding="UTF-8"?>

<processor_spec>
  <properties>
    <property key="parallelInstructionHelperClass" value="blackfinplus.BlackfinPlusParallelInstrHelper"/>
  </properties>

  <programcounter register="PC"/>

  <default_symbols>
  	<symbol size="4" volatile="true" name="RCU0_CTL" address="ram:0x20000000" />
	<symbol size="4" volatile="true" name="RCU0_STAT" address="ram:0x20000004" />
	<symbol size="4" volatile="true" name="RCU0_CRCTL" address="ram:0x20000008" />
	<symbol size="4" volatile="true" name="RCU0_CRSTAT" address="ram:0x2000000C" />
	<symbol size="4" volatile="true" name="RCU0_SIDIS" address="ram:0x20000010" />
	<symbol size="4" volatile="true" name="RCU0_SISTAT" address="ram:0x20000014" />
	<symbol size="4" volatile="true" name="RCU0_SVECT_LCK" address="ram:0x20000018" />
	<symbol size="4" volatile="true" name="RCU0_BCODE" address="ram:0x2000001C" />
	<symbol size="4" volatile="true" name="RCU0_SVECT0" address="ram:0x20000020" />
	<symbol size="4" volatile="true" name="RCU0_SVECT1" address="ram:0x20000024" />
	<symbol size="4" volatile="true" name="RCU0_MSG" address="ram:0x20000060" />
	<symbol size="4" volatile="true" name="RCU0_MSG_SET" address="ram:0x20000064" />
	<symbol size="4" volatile="true" name="RCU0_MSG_CLR" address="ram:0x20000068" />
	<symbol size="4" volatile="true" name="RCU0_REVID" address="ram:0x20000070" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001000" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001004" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001008" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000100C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001010" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001014" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001018" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000101C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001020" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001024" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001028" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000102C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001030" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001034" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001038" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000103C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001040" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001044" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001048" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000104C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001050" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001054" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001058" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000105C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001060" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001064" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001068" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000106C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001070" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001074" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001078" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000107C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001080" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001084" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001088" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000108C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001090" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001094" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001098" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000109C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010A0" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010A4" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010A8" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010AC" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010B0" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010B4" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010B8" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010BC" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010C0" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010C4" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010C8" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010CC" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010D0" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010D4" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010D8" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010DC" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010E0" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010E4" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010E8" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010EC" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010F0" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010F4" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010F8" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x200010FC" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001100" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001104" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001108" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000110C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001110" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001114" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001118" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000111C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001120" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001124" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001128" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000112C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001130" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001134" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001138" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000113C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001140" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001144" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001148" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000114C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001150" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001154" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001158" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000115C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001160" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001164" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001168" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000116C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001170" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001174" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001178" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000117C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001180" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001184" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001188" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x2000118C" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001190" />
	<symbol size="4" volatile="true" name="TRU0_SSR[n]" address="ram:0x20001194" />
	<symbol size="4" volatile="true" name="TRU0_MTR" address="ram:0x200017E0" />
	<symbol size="4" volatile="true" name="TRU0_ERRADDR" address="ram:0x200017E8" />
	<symbol size="4" volatile="true" name="TRU0_STAT" address="ram:0x200017EC" />
	<symbol size="4" volatile="true" name="TRU0_GCTL" address="ram:0x200017F4" />
	<symbol size="4" volatile="true" name="CGU0_CTL" address="ram:0x20002000" />
	<symbol size="4" volatile="true" name="CGU0_PLLCTL" address="ram:0x20002004" />
	<symbol size="4" volatile="true" name="CGU0_STAT" address="ram:0x20002008" />
	<symbol size="4" volatile="true" name="CGU0_DIV" address="ram:0x2000200C" />
	<symbol size="4" volatile="true" name="CGU0_CLKOUTSEL" address="ram:0x20002010" />
	<symbol size="4" volatile="true" name="CGU0_TSCTL" address="ram:0x20002018" />
	<symbol size="4" volatile="true" name="CGU0_TSVALUE0" address="ram:0x2000201C" />
	<symbol size="4" volatile="true" name="CGU0_TSVALUE1" address="ram:0x20002020" />
	<symbol size="4" volatile="true" name="CGU0_TSCOUNT0" address="ram:0x20002024" />
	<symbol size="4" volatile="true" name="CGU0_TSCOUNT1" address="ram:0x20002028" />
	<symbol size="4" volatile="true" name="CGU0_CCBF_DIS" address="ram:0x2000202C" />
	<symbol size="4" volatile="true" name="CGU0_CCBF_STAT" address="ram:0x20002030" />
	<symbol size="4" volatile="true" name="CGU0_SCBF_DIS" address="ram:0x20002038" />
	<symbol size="4" volatile="true" name="CGU0_SCBF_STAT" address="ram:0x2000203C" />
	<symbol size="4" volatile="true" name="CGU0_REVID" address="ram:0x20002048" />
	<symbol size="4" volatile="true" name="DPM0_CTL" address="ram:0x20003000" />
	<symbol size="4" volatile="true" name="DPM0_STAT" address="ram:0x20003004" />
	<symbol size="4" volatile="true" name="DPM0_WAKE_EN" address="ram:0x2000301C" />
	<symbol size="4" volatile="true" name="DPM0_WAKE_POL" address="ram:0x20003020" />
	<symbol size="4" volatile="true" name="DPM0_WAKE_STAT" address="ram:0x20003024" />
	<symbol size="4" volatile="true" name="DPM0_HIB_DIS" address="ram:0x20003028" />
	<symbol size="4" volatile="true" name="DPM0_PGCNTR" address="ram:0x2000302C" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x20003030" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x20003034" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x20003038" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x2000303C" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x20003040" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x20003044" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x20003048" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x2000304C" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x20003050" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x20003054" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x20003058" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x2000305C" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x20003060" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x20003064" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x20003068" />
	<symbol size="4" volatile="true" name="DPM0_RESTORE[n]" address="ram:0x2000306C" />
	<symbol size="4" volatile="true" name="DPM0_REVID" address="ram:0x20003084" />
	<symbol size="4" volatile="true" name="SEC0_GCTL" address="ram:0x20004000" />
	<symbol size="4" volatile="true" name="SEC0_GSTAT" address="ram:0x20004004" />
	<symbol size="4" volatile="true" name="SEC0_RAISE" address="ram:0x20004008" />
	<symbol size="4" volatile="true" name="SEC0_END" address="ram:0x2000400C" />
	<symbol size="4" volatile="true" name="SEC0_FCTL" address="ram:0x20004010" />
	<symbol size="4" volatile="true" name="SEC0_FSTAT" address="ram:0x20004014" />
	<symbol size="4" volatile="true" name="SEC0_FSID" address="ram:0x20004018" />
	<symbol size="4" volatile="true" name="SEC0_FEND" address="ram:0x2000401C" />
	<symbol size="4" volatile="true" name="SEC0_FDLY" address="ram:0x20004020" />
	<symbol size="4" volatile="true" name="SEC0_FDLY_CUR" address="ram:0x20004024" />
	<symbol size="4" volatile="true" name="SEC0_FSRDLY" address="ram:0x20004028" />
	<symbol size="4" volatile="true" name="SEC0_FSRDLY_CUR" address="ram:0x2000402C" />
	<symbol size="4" volatile="true" name="SEC0_FCOPP" address="ram:0x20004030" />
	<symbol size="4" volatile="true" name="SEC0_FCOPP_CUR" address="ram:0x20004034" />
	<symbol size="4" volatile="true" name="SEC0_CCTL[n]" address="ram:0x20004400" />
	<symbol size="4" volatile="true" name="SEC0_CSTAT[n]" address="ram:0x20004404" />
	<symbol size="4" volatile="true" name="SEC0_CPND[n]" address="ram:0x20004408" />
	<symbol size="4" volatile="true" name="SEC0_CACT[n]" address="ram:0x2000440C" />
	<symbol size="4" volatile="true" name="SEC0_CPMSK[n]" address="ram:0x20004410" />
	<symbol size="4" volatile="true" name="SEC0_CGMSK[n]" address="ram:0x20004414" />
	<symbol size="4" volatile="true" name="SEC0_CPLVL[n]" address="ram:0x20004418" />
	<symbol size="4" volatile="true" name="SEC0_CSID[n]" address="ram:0x2000441C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004800" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004804" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004808" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000480C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004810" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004814" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004818" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000481C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004820" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004824" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004828" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000482C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004830" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004834" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004838" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000483C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004840" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004844" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004848" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000484C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004850" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004854" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004858" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000485C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004860" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004864" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004868" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000486C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004870" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004874" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004878" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000487C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004880" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004884" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004888" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000488C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004890" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004894" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004898" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000489C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200048A0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200048A4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200048A8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200048AC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200048B0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200048B4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200048B8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200048BC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200048C0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200048C4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200048C8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200048CC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200048D0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200048D4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200048D8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200048DC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200048E0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200048E4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200048E8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200048EC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200048F0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200048F4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200048F8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200048FC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004900" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004904" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004908" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000490C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004910" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004914" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004918" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000491C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004920" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004924" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004928" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000492C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004930" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004934" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004938" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000493C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004940" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004944" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004948" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000494C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004950" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004954" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004958" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000495C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004960" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004964" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004968" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000496C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004970" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004974" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004978" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000497C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004980" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004984" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004988" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000498C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004990" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004994" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004998" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x2000499C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200049A0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200049A4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200049A8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200049AC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200049B0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200049B4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200049B8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200049BC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200049C0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200049C4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200049C8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200049CC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200049D0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200049D4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200049D8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200049DC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200049E0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200049E4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200049E8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200049EC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200049F0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200049F4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x200049F8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x200049FC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A00" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A04" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A08" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A0C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A10" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A14" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A18" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A1C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A20" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A24" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A28" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A2C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A30" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A34" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A38" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A3C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A40" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A44" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A48" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A4C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A50" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A54" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A58" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A5C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A60" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A64" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A68" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A6C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A70" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A74" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A78" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A7C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A80" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A84" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A88" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A8C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A90" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A94" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004A98" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004A9C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004AA0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004AA4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004AA8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004AAC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004AB0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004AB4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004AB8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004ABC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004AC0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004AC4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004AC8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004ACC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004AD0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004AD4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004AD8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004ADC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004AE0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004AE4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004AE8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004AEC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004AF0" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004AF4" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004AF8" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004AFC" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004B00" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004B04" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004B08" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004B0C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004B10" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004B14" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004B18" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004B1C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004B20" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004B24" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004B28" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004B2C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004B30" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004B34" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004B38" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004B3C" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004B40" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004B44" />
	<symbol size="4" volatile="true" name="SEC0_SCTL[n]" address="ram:0x20004B48" />
	<symbol size="4" volatile="true" name="SEC0_SSTAT[n]" address="ram:0x20004B4C" />
	<symbol size="4" volatile="true" name="SPU0_CTL" address="ram:0x20005000" />
	<symbol size="4" volatile="true" name="SPU0_STAT" address="ram:0x20005004" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005400" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005404" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005408" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x2000540C" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005410" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005414" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005418" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x2000541C" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005420" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005424" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005428" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x2000542C" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005430" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005434" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005438" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x2000543C" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005440" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005444" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005448" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x2000544C" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005450" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005454" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005458" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x2000545C" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005460" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005464" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005468" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x2000546C" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005470" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005474" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005478" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x2000547C" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005480" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005484" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005488" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x2000548C" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005490" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005494" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005498" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x2000549C" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054A0" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054A4" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054A8" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054AC" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054B0" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054B4" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054B8" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054BC" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054C0" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054C4" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054C8" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054CC" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054D0" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054D4" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054D8" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054DC" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054E0" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054E4" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054E8" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054EC" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054F0" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054F4" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054F8" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x200054FC" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005500" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005504" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005508" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x2000550C" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005510" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005514" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005518" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x2000551C" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005520" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005524" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005528" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x2000552C" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005530" />
	<symbol size="4" volatile="true" name="SPU0_WP[n]" address="ram:0x20005534" />
	<symbol size="4" volatile="true" name="SPU0_SECURECTL" address="ram:0x20005840" />
	<symbol size="4" volatile="true" name="SPU0_SECURECHK" address="ram:0x2000584C" />
	<symbol size="4" volatile="true" name="SPU0_SECUREC[n]" address="ram:0x20005980" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A00" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A04" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A08" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A0C" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A10" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A14" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A18" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A1C" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A20" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A24" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A28" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A2C" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A30" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A34" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A38" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A3C" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A40" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A44" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A48" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A4C" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A50" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A54" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A58" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A5C" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A60" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A64" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A68" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A6C" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A70" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A74" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A78" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A7C" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A80" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A84" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A88" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A8C" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A90" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A94" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A98" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005A9C" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AA0" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AA4" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AA8" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AAC" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AB0" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AB4" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AB8" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005ABC" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AC0" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AC4" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AC8" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005ACC" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AD0" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AD4" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AD8" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005ADC" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AE0" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AE4" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AE8" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AEC" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AF0" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AF4" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AF8" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005AFC" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005B00" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005B04" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005B08" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005B0C" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005B10" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005B14" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005B18" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005B1C" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005B20" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005B24" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005B28" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005B2C" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005B30" />
	<symbol size="4" volatile="true" name="SPU0_SECUREP[n]" address="ram:0x20005B34" />
	<symbol size="4" volatile="true" name="SMPU0_CTL" address="ram:0x20006000" />
	<symbol size="4" volatile="true" name="SMPU0_STAT" address="ram:0x20006004" />
	<symbol size="4" volatile="true" name="SMPU0_IADDR" address="ram:0x20006008" />
	<symbol size="4" volatile="true" name="SMPU0_IDTLS" address="ram:0x2000600C" />
	<symbol size="4" volatile="true" name="SMPU0_BADDR" address="ram:0x20006010" />
	<symbol size="4" volatile="true" name="SMPU0_BDTLS" address="ram:0x20006014" />
	<symbol size="4" volatile="true" name="SMPU0_RCTL[n]" address="ram:0x20006020" />
	<symbol size="4" volatile="true" name="SMPU0_RADDR[n]" address="ram:0x20006024" />
	<symbol size="4" volatile="true" name="SMPU0_RIDA[n]" address="ram:0x20006028" />
	<symbol size="4" volatile="true" name="SMPU0_RIDMSKA[n]" address="ram:0x2000602C" />
	<symbol size="4" volatile="true" name="SMPU0_RIDB[n]" address="ram:0x20006030" />
	<symbol size="4" volatile="true" name="SMPU0_RIDMSKB[n]" address="ram:0x20006034" />
	<symbol size="4" volatile="true" name="SMPU0_RCTL[n]" address="ram:0x20006038" />
	<symbol size="4" volatile="true" name="SMPU0_RADDR[n]" address="ram:0x2000603C" />
	<symbol size="4" volatile="true" name="SMPU0_RIDA[n]" address="ram:0x20006040" />
	<symbol size="4" volatile="true" name="SMPU0_RIDMSKA[n]" address="ram:0x20006044" />
	<symbol size="4" volatile="true" name="SMPU0_RIDB[n]" address="ram:0x20006048" />
	<symbol size="4" volatile="true" name="SMPU0_RIDMSKB[n]" address="ram:0x2000604C" />
	<symbol size="4" volatile="true" name="SMPU0_RCTL[n]" address="ram:0x20006050" />
	<symbol size="4" volatile="true" name="SMPU0_RADDR[n]" address="ram:0x20006054" />
	<symbol size="4" volatile="true" name="SMPU0_RIDA[n]" address="ram:0x20006058" />
	<symbol size="4" volatile="true" name="SMPU0_RIDMSKA[n]" address="ram:0x2000605C" />
	<symbol size="4" volatile="true" name="SMPU0_RIDB[n]" address="ram:0x20006060" />
	<symbol size="4" volatile="true" name="SMPU0_RIDMSKB[n]" address="ram:0x20006064" />
	<symbol size="4" volatile="true" name="SMPU0_RCTL[n]" address="ram:0x20006068" />
	<symbol size="4" volatile="true" name="SMPU0_RADDR[n]" address="ram:0x2000606C" />
	<symbol size="4" volatile="true" name="SMPU0_RIDA[n]" address="ram:0x20006070" />
	<symbol size="4" volatile="true" name="SMPU0_RIDMSKA[n]" address="ram:0x20006074" />
	<symbol size="4" volatile="true" name="SMPU0_RIDB[n]" address="ram:0x20006078" />
	<symbol size="4" volatile="true" name="SMPU0_RIDMSKB[n]" address="ram:0x2000607C" />
	<symbol size="4" volatile="true" name="SMPU0_REVID" address="ram:0x20006220" />
	<symbol size="4" volatile="true" name="SMPU0_SECURECTL" address="ram:0x20006800" />
	<symbol size="4" volatile="true" name="SMPU0_SECURERCTL[n]" address="ram:0x20006820" />
	<symbol size="4" volatile="true" name="SMPU0_SECURERCTL[n]" address="ram:0x20006824" />
	<symbol size="4" volatile="true" name="SMPU0_SECURERCTL[n]" address="ram:0x20006828" />
	<symbol size="4" volatile="true" name="SMPU0_SECURERCTL[n]" address="ram:0x2000682C" />
	<symbol size="4" volatile="true" name="L2CTL0_CTL" address="ram:0x20008000" />
	<symbol size="4" volatile="true" name="L2CTL0_ACTL_C0" address="ram:0x20008004" />
	<symbol size="4" volatile="true" name="L2CTL0_ACTL_SYS" address="ram:0x2000800C" />
	<symbol size="4" volatile="true" name="L2CTL0_STAT" address="ram:0x20008010" />
	<symbol size="4" volatile="true" name="L2CTL0_RPCR" address="ram:0x20008014" />
	<symbol size="4" volatile="true" name="L2CTL0_WPCR" address="ram:0x20008018" />
	<symbol size="4" volatile="true" name="L2CTL0_INIT" address="ram:0x20008024" />
	<symbol size="4" volatile="true" name="L2CTL0_ISTAT" address="ram:0x20008038" />
	<symbol size="4" volatile="true" name="L2CTL0_PCTL" address="ram:0x2000803C" />
	<symbol size="4" volatile="true" name="L2CTL0_ERRADDR0" address="ram:0x20008040" />
	<symbol size="4" volatile="true" name="L2CTL0_ERRADDR1" address="ram:0x20008044" />
	<symbol size="4" volatile="true" name="L2CTL0_ERRADDR2" address="ram:0x20008048" />
	<symbol size="4" volatile="true" name="L2CTL0_ERRADDR3" address="ram:0x2000804C" />
	<symbol size="4" volatile="true" name="L2CTL0_ERRADDR4" address="ram:0x20008050" />
	<symbol size="4" volatile="true" name="L2CTL0_ERRADDR5" address="ram:0x20008054" />
	<symbol size="4" volatile="true" name="L2CTL0_ERRADDR6" address="ram:0x20008058" />
	<symbol size="4" volatile="true" name="L2CTL0_ERRADDR7" address="ram:0x2000805C" />
	<symbol size="4" volatile="true" name="L2CTL0_ERRADDR8" address="ram:0x20008060" />
	<symbol size="4" volatile="true" name="L2CTL0_ET0" address="ram:0x20008080" />
	<symbol size="4" volatile="true" name="L2CTL0_EADDR0" address="ram:0x20008084" />
	<symbol size="4" volatile="true" name="L2CTL0_ET1" address="ram:0x20008088" />
	<symbol size="4" volatile="true" name="L2CTL0_EADDR1" address="ram:0x2000808C" />
	<symbol size="4" volatile="true" name="L2CTL0_SCTL" address="ram:0x200080EC" />
	<symbol size="4" volatile="true" name="L2CTL0_SADR" address="ram:0x200080F0" />
	<symbol size="4" volatile="true" name="L2CTL0_SCNT" address="ram:0x200080F4" />
	<symbol size="4" volatile="true" name="L2CTL0_REVID" address="ram:0x200080FC" />
	<symbol size="4" volatile="true" name="SWU0_GCTL" address="ram:0x2000C000" />
	<symbol size="4" volatile="true" name="SWU0_GSTAT" address="ram:0x2000C004" />
	<symbol size="4" volatile="true" name="SWU0_CTL[n]" address="ram:0x2000C010" />
	<symbol size="4" volatile="true" name="SWU0_LA[n]" address="ram:0x2000C014" />
	<symbol size="4" volatile="true" name="SWU0_UA[n]" address="ram:0x2000C018" />
	<symbol size="4" volatile="true" name="SWU0_ID[n]" address="ram:0x2000C01C" />
	<symbol size="4" volatile="true" name="SWU0_CNT[n]" address="ram:0x2000C020" />
	<symbol size="4" volatile="true" name="SWU0_TARG[n]" address="ram:0x2000C024" />
	<symbol size="4" volatile="true" name="SWU0_HIST[n]" address="ram:0x2000C028" />
	<symbol size="4" volatile="true" name="SWU0_CUR[n]" address="ram:0x2000C02C" />
	<symbol size="4" volatile="true" name="SWU0_CTL[n]" address="ram:0x2000C030" />
	<symbol size="4" volatile="true" name="SWU0_LA[n]" address="ram:0x2000C034" />
	<symbol size="4" volatile="true" name="SWU0_UA[n]" address="ram:0x2000C038" />
	<symbol size="4" volatile="true" name="SWU0_ID[n]" address="ram:0x2000C03C" />
	<symbol size="4" volatile="true" name="SWU0_CNT[n]" address="ram:0x2000C040" />
	<symbol size="4" volatile="true" name="SWU0_TARG[n]" address="ram:0x2000C044" />
	<symbol size="4" volatile="true" name="SWU0_HIST[n]" address="ram:0x2000C048" />
	<symbol size="4" volatile="true" name="SWU0_CUR[n]" address="ram:0x2000C04C" />
	<symbol size="4" volatile="true" name="SWU0_CTL[n]" address="ram:0x2000C050" />
	<symbol size="4" volatile="true" name="SWU0_LA[n]" address="ram:0x2000C054" />
	<symbol size="4" volatile="true" name="SWU0_UA[n]" address="ram:0x2000C058" />
	<symbol size="4" volatile="true" name="SWU0_ID[n]" address="ram:0x2000C05C" />
	<symbol size="4" volatile="true" name="SWU0_CNT[n]" address="ram:0x2000C060" />
	<symbol size="4" volatile="true" name="SWU0_TARG[n]" address="ram:0x2000C064" />
	<symbol size="4" volatile="true" name="SWU0_HIST[n]" address="ram:0x2000C068" />
	<symbol size="4" volatile="true" name="SWU0_CUR[n]" address="ram:0x2000C06C" />
	<symbol size="4" volatile="true" name="SWU0_CTL[n]" address="ram:0x2000C070" />
	<symbol size="4" volatile="true" name="SWU0_LA[n]" address="ram:0x2000C074" />
	<symbol size="4" volatile="true" name="SWU0_UA[n]" address="ram:0x2000C078" />
	<symbol size="4" volatile="true" name="SWU0_ID[n]" address="ram:0x2000C07C" />
	<symbol size="4" volatile="true" name="SWU0_CNT[n]" address="ram:0x2000C080" />
	<symbol size="4" volatile="true" name="SWU0_TARG[n]" address="ram:0x2000C084" />
	<symbol size="4" volatile="true" name="SWU0_HIST[n]" address="ram:0x2000C088" />
	<symbol size="4" volatile="true" name="SWU0_CUR[n]" address="ram:0x2000C08C" />
	<symbol size="4" volatile="true" name="SWU3_GCTL" address="ram:0x2000D000" />
	<symbol size="4" volatile="true" name="SWU3_GSTAT" address="ram:0x2000D004" />
	<symbol size="4" volatile="true" name="SWU3_CTL[n]" address="ram:0x2000D010" />
	<symbol size="4" volatile="true" name="SWU3_LA[n]" address="ram:0x2000D014" />
	<symbol size="4" volatile="true" name="SWU3_UA[n]" address="ram:0x2000D018" />
	<symbol size="4" volatile="true" name="SWU3_ID[n]" address="ram:0x2000D01C" />
	<symbol size="4" volatile="true" name="SWU3_CNT[n]" address="ram:0x2000D020" />
	<symbol size="4" volatile="true" name="SWU3_TARG[n]" address="ram:0x2000D024" />
	<symbol size="4" volatile="true" name="SWU3_HIST[n]" address="ram:0x2000D028" />
	<symbol size="4" volatile="true" name="SWU3_CUR[n]" address="ram:0x2000D02C" />
	<symbol size="4" volatile="true" name="SWU3_CTL[n]" address="ram:0x2000D030" />
	<symbol size="4" volatile="true" name="SWU3_LA[n]" address="ram:0x2000D034" />
	<symbol size="4" volatile="true" name="SWU3_UA[n]" address="ram:0x2000D038" />
	<symbol size="4" volatile="true" name="SWU3_ID[n]" address="ram:0x2000D03C" />
	<symbol size="4" volatile="true" name="SWU3_CNT[n]" address="ram:0x2000D040" />
	<symbol size="4" volatile="true" name="SWU3_TARG[n]" address="ram:0x2000D044" />
	<symbol size="4" volatile="true" name="SWU3_HIST[n]" address="ram:0x2000D048" />
	<symbol size="4" volatile="true" name="SWU3_CUR[n]" address="ram:0x2000D04C" />
	<symbol size="4" volatile="true" name="SWU3_CTL[n]" address="ram:0x2000D050" />
	<symbol size="4" volatile="true" name="SWU3_LA[n]" address="ram:0x2000D054" />
	<symbol size="4" volatile="true" name="SWU3_UA[n]" address="ram:0x2000D058" />
	<symbol size="4" volatile="true" name="SWU3_ID[n]" address="ram:0x2000D05C" />
	<symbol size="4" volatile="true" name="SWU3_CNT[n]" address="ram:0x2000D060" />
	<symbol size="4" volatile="true" name="SWU3_TARG[n]" address="ram:0x2000D064" />
	<symbol size="4" volatile="true" name="SWU3_HIST[n]" address="ram:0x2000D068" />
	<symbol size="4" volatile="true" name="SWU3_CUR[n]" address="ram:0x2000D06C" />
	<symbol size="4" volatile="true" name="SWU3_CTL[n]" address="ram:0x2000D070" />
	<symbol size="4" volatile="true" name="SWU3_LA[n]" address="ram:0x2000D074" />
	<symbol size="4" volatile="true" name="SWU3_UA[n]" address="ram:0x2000D078" />
	<symbol size="4" volatile="true" name="SWU3_ID[n]" address="ram:0x2000D07C" />
	<symbol size="4" volatile="true" name="SWU3_CNT[n]" address="ram:0x2000D080" />
	<symbol size="4" volatile="true" name="SWU3_TARG[n]" address="ram:0x2000D084" />
	<symbol size="4" volatile="true" name="SWU3_HIST[n]" address="ram:0x2000D088" />
	<symbol size="4" volatile="true" name="SWU3_CUR[n]" address="ram:0x2000D08C" />
	<symbol size="4" volatile="true" name="SWU1_GCTL" address="ram:0x2000E000" />
	<symbol size="4" volatile="true" name="SWU1_GSTAT" address="ram:0x2000E004" />
	<symbol size="4" volatile="true" name="SWU1_CTL[n]" address="ram:0x2000E010" />
	<symbol size="4" volatile="true" name="SWU1_LA[n]" address="ram:0x2000E014" />
	<symbol size="4" volatile="true" name="SWU1_UA[n]" address="ram:0x2000E018" />
	<symbol size="4" volatile="true" name="SWU1_ID[n]" address="ram:0x2000E01C" />
	<symbol size="4" volatile="true" name="SWU1_CNT[n]" address="ram:0x2000E020" />
	<symbol size="4" volatile="true" name="SWU1_TARG[n]" address="ram:0x2000E024" />
	<symbol size="4" volatile="true" name="SWU1_HIST[n]" address="ram:0x2000E028" />
	<symbol size="4" volatile="true" name="SWU1_CUR[n]" address="ram:0x2000E02C" />
	<symbol size="4" volatile="true" name="SWU1_CTL[n]" address="ram:0x2000E030" />
	<symbol size="4" volatile="true" name="SWU1_LA[n]" address="ram:0x2000E034" />
	<symbol size="4" volatile="true" name="SWU1_UA[n]" address="ram:0x2000E038" />
	<symbol size="4" volatile="true" name="SWU1_ID[n]" address="ram:0x2000E03C" />
	<symbol size="4" volatile="true" name="SWU1_CNT[n]" address="ram:0x2000E040" />
	<symbol size="4" volatile="true" name="SWU1_TARG[n]" address="ram:0x2000E044" />
	<symbol size="4" volatile="true" name="SWU1_HIST[n]" address="ram:0x2000E048" />
	<symbol size="4" volatile="true" name="SWU1_CUR[n]" address="ram:0x2000E04C" />
	<symbol size="4" volatile="true" name="SWU1_CTL[n]" address="ram:0x2000E050" />
	<symbol size="4" volatile="true" name="SWU1_LA[n]" address="ram:0x2000E054" />
	<symbol size="4" volatile="true" name="SWU1_UA[n]" address="ram:0x2000E058" />
	<symbol size="4" volatile="true" name="SWU1_ID[n]" address="ram:0x2000E05C" />
	<symbol size="4" volatile="true" name="SWU1_CNT[n]" address="ram:0x2000E060" />
	<symbol size="4" volatile="true" name="SWU1_TARG[n]" address="ram:0x2000E064" />
	<symbol size="4" volatile="true" name="SWU1_HIST[n]" address="ram:0x2000E068" />
	<symbol size="4" volatile="true" name="SWU1_CUR[n]" address="ram:0x2000E06C" />
	<symbol size="4" volatile="true" name="SWU1_CTL[n]" address="ram:0x2000E070" />
	<symbol size="4" volatile="true" name="SWU1_LA[n]" address="ram:0x2000E074" />
	<symbol size="4" volatile="true" name="SWU1_UA[n]" address="ram:0x2000E078" />
	<symbol size="4" volatile="true" name="SWU1_ID[n]" address="ram:0x2000E07C" />
	<symbol size="4" volatile="true" name="SWU1_CNT[n]" address="ram:0x2000E080" />
	<symbol size="4" volatile="true" name="SWU1_TARG[n]" address="ram:0x2000E084" />
	<symbol size="4" volatile="true" name="SWU1_HIST[n]" address="ram:0x2000E088" />
	<symbol size="4" volatile="true" name="SWU1_CUR[n]" address="ram:0x2000E08C" />
	<symbol size="4" volatile="true" name="SWU2_GCTL" address="ram:0x2000F000" />
	<symbol size="4" volatile="true" name="SWU2_GSTAT" address="ram:0x2000F004" />
	<symbol size="4" volatile="true" name="SWU2_CTL[n]" address="ram:0x2000F010" />
	<symbol size="4" volatile="true" name="SWU2_LA[n]" address="ram:0x2000F014" />
	<symbol size="4" volatile="true" name="SWU2_UA[n]" address="ram:0x2000F018" />
	<symbol size="4" volatile="true" name="SWU2_ID[n]" address="ram:0x2000F01C" />
	<symbol size="4" volatile="true" name="SWU2_CNT[n]" address="ram:0x2000F020" />
	<symbol size="4" volatile="true" name="SWU2_TARG[n]" address="ram:0x2000F024" />
	<symbol size="4" volatile="true" name="SWU2_HIST[n]" address="ram:0x2000F028" />
	<symbol size="4" volatile="true" name="SWU2_CUR[n]" address="ram:0x2000F02C" />
	<symbol size="4" volatile="true" name="SWU2_CTL[n]" address="ram:0x2000F030" />
	<symbol size="4" volatile="true" name="SWU2_LA[n]" address="ram:0x2000F034" />
	<symbol size="4" volatile="true" name="SWU2_UA[n]" address="ram:0x2000F038" />
	<symbol size="4" volatile="true" name="SWU2_ID[n]" address="ram:0x2000F03C" />
	<symbol size="4" volatile="true" name="SWU2_CNT[n]" address="ram:0x2000F040" />
	<symbol size="4" volatile="true" name="SWU2_TARG[n]" address="ram:0x2000F044" />
	<symbol size="4" volatile="true" name="SWU2_HIST[n]" address="ram:0x2000F048" />
	<symbol size="4" volatile="true" name="SWU2_CUR[n]" address="ram:0x2000F04C" />
	<symbol size="4" volatile="true" name="SWU2_CTL[n]" address="ram:0x2000F050" />
	<symbol size="4" volatile="true" name="SWU2_LA[n]" address="ram:0x2000F054" />
	<symbol size="4" volatile="true" name="SWU2_UA[n]" address="ram:0x2000F058" />
	<symbol size="4" volatile="true" name="SWU2_ID[n]" address="ram:0x2000F05C" />
	<symbol size="4" volatile="true" name="SWU2_CNT[n]" address="ram:0x2000F060" />
	<symbol size="4" volatile="true" name="SWU2_TARG[n]" address="ram:0x2000F064" />
	<symbol size="4" volatile="true" name="SWU2_HIST[n]" address="ram:0x2000F068" />
	<symbol size="4" volatile="true" name="SWU2_CUR[n]" address="ram:0x2000F06C" />
	<symbol size="4" volatile="true" name="SWU2_CTL[n]" address="ram:0x2000F070" />
	<symbol size="4" volatile="true" name="SWU2_LA[n]" address="ram:0x2000F074" />
	<symbol size="4" volatile="true" name="SWU2_UA[n]" address="ram:0x2000F078" />
	<symbol size="4" volatile="true" name="SWU2_ID[n]" address="ram:0x2000F07C" />
	<symbol size="4" volatile="true" name="SWU2_CNT[n]" address="ram:0x2000F080" />
	<symbol size="4" volatile="true" name="SWU2_TARG[n]" address="ram:0x2000F084" />
	<symbol size="4" volatile="true" name="SWU2_HIST[n]" address="ram:0x2000F088" />
	<symbol size="4" volatile="true" name="SWU2_CUR[n]" address="ram:0x2000F08C" />
	<symbol size="4" volatile="true" name="CSPFT0_CTL" address="ram:0x20012000" />
	<symbol size="4" volatile="true" name="CSPFT0_HWFEAT" address="ram:0x20012004" />
	<symbol size="4" volatile="true" name="CSPFT0_TRIGGER" address="ram:0x20012008" />
	<symbol size="4" volatile="true" name="CSPFT0_STAT" address="ram:0x20012010" />
	<symbol size="4" volatile="true" name="CSPFT0_TSSCTL" address="ram:0x20012018" />
	<symbol size="4" volatile="true" name="CSPFT0_TEEVENT" address="ram:0x20012020" />
	<symbol size="4" volatile="true" name="CSPFT0_TECTL" address="ram:0x20012024" />
	<symbol size="4" volatile="true" name="CSPFT0_ACVR[n]" address="ram:0x20012040" />
	<symbol size="4" volatile="true" name="CSPFT0_ACVR[n]" address="ram:0x20012044" />
	<symbol size="4" volatile="true" name="CSPFT0_ACVR[n]" address="ram:0x20012048" />
	<symbol size="4" volatile="true" name="CSPFT0_ACVR[n]" address="ram:0x2001204C" />
	<symbol size="4" volatile="true" name="CSPFT0_ACTR[n]" address="ram:0x20012080" />
	<symbol size="4" volatile="true" name="CSPFT0_ACTR[n]" address="ram:0x20012084" />
	<symbol size="4" volatile="true" name="CSPFT0_ACTR[n]" address="ram:0x20012088" />
	<symbol size="4" volatile="true" name="CSPFT0_ACTR[n]" address="ram:0x2001208C" />
	<symbol size="4" volatile="true" name="CSPFT0_CNTRLDVR[n]" address="ram:0x20012140" />
	<symbol size="4" volatile="true" name="CSPFT0_CNTRLDVR[n]" address="ram:0x20012144" />
	<symbol size="4" volatile="true" name="CSPFT0_CNTENR[n]" address="ram:0x20012150" />
	<symbol size="4" volatile="true" name="CSPFT0_CNTENR[n]" address="ram:0x20012154" />
	<symbol size="4" volatile="true" name="CSPFT0_CNTRLDEVR[n]" address="ram:0x20012160" />
	<symbol size="4" volatile="true" name="CSPFT0_CNTRLDEVR[n]" address="ram:0x20012164" />
	<symbol size="4" volatile="true" name="CSPFT0_CNTVR[n]" address="ram:0x20012170" />
	<symbol size="4" volatile="true" name="CSPFT0_CNTVR[n]" address="ram:0x20012174" />
	<symbol size="4" volatile="true" name="CSPFT0_EXTOUTEVR[n]" address="ram:0x200121A0" />
	<symbol size="4" volatile="true" name="CSPFT0_EXTOUTEVR[n]" address="ram:0x200121A4" />
	<symbol size="4" volatile="true" name="CSPFT0_EXTOUTEVR[n]" address="ram:0x200121A8" />
	<symbol size="4" volatile="true" name="CSPFT0_EXTOUTEVR[n]" address="ram:0x200121AC" />
	<symbol size="4" volatile="true" name="CSPFT0_CIDCVR[n]" address="ram:0x200121B0" />
	<symbol size="4" volatile="true" name="CSPFT0_CIDCMR" address="ram:0x200121BC" />
	<symbol size="4" volatile="true" name="CSPFT0_SYNCFR" address="ram:0x200121E0" />
	<symbol size="4" volatile="true" name="CSPFT0_CCER" address="ram:0x200121E8" />
	<symbol size="4" volatile="true" name="CSPFT0_TRACEIDR" address="ram:0x20012200" />
	<symbol size="4" volatile="true" name="CSPFT0_CLAIMSET" address="ram:0x20012FA0" />
	<symbol size="4" volatile="true" name="CSPFT0_CLAIMCLR" address="ram:0x20012FA4" />
	<symbol size="4" volatile="true" name="CSPFT0_LAR" address="ram:0x20012FB0" />
	<symbol size="4" volatile="true" name="CSPFT0_LSR" address="ram:0x20012FB4" />
	<symbol size="4" volatile="true" name="CSPFT0_AUTHSTATUS" address="ram:0x20012FB8" />
	<symbol size="4" volatile="true" name="CSPFT0_DEVTYPE" address="ram:0x20012FCC" />
	<symbol size="4" volatile="true" name="CSPFT0_PID4" address="ram:0x20012FD0" />
	<symbol size="4" volatile="true" name="CSPFT0_PID0" address="ram:0x20012FE0" />
	<symbol size="4" volatile="true" name="CSPFT0_PID1" address="ram:0x20012FE4" />
	<symbol size="4" volatile="true" name="CSPFT0_PID2" address="ram:0x20012FE8" />
	<symbol size="4" volatile="true" name="CSPFT0_PID3" address="ram:0x20012FEC" />
	<symbol size="4" volatile="true" name="CSPFT0_CID0" address="ram:0x20012FF0" />
	<symbol size="4" volatile="true" name="CSPFT0_CID1" address="ram:0x20012FF4" />
	<symbol size="4" volatile="true" name="CSPFT0_CID2" address="ram:0x20012FF8" />
	<symbol size="4" volatile="true" name="CSPFT0_CID3" address="ram:0x20012FFC" />
	<symbol size="4" volatile="true" name="PORTA_FER" address="ram:0x20040000" />
	<symbol size="4" volatile="true" name="PORTA_FER_SET" address="ram:0x20040004" />
	<symbol size="4" volatile="true" name="PORTA_FER_CLR" address="ram:0x20040008" />
	<symbol size="4" volatile="true" name="PORTA_DATA" address="ram:0x2004000C" />
	<symbol size="4" volatile="true" name="PORTA_DATA_SET" address="ram:0x20040010" />
	<symbol size="4" volatile="true" name="PORTA_DATA_CLR" address="ram:0x20040014" />
	<symbol size="4" volatile="true" name="PORTA_DIR" address="ram:0x20040018" />
	<symbol size="4" volatile="true" name="PORTA_DIR_SET" address="ram:0x2004001C" />
	<symbol size="4" volatile="true" name="PORTA_DIR_CLR" address="ram:0x20040020" />
	<symbol size="4" volatile="true" name="PORTA_INEN" address="ram:0x20040024" />
	<symbol size="4" volatile="true" name="PORTA_INEN_SET" address="ram:0x20040028" />
	<symbol size="4" volatile="true" name="PORTA_INEN_CLR" address="ram:0x2004002C" />
	<symbol size="4" volatile="true" name="PORTA_MUX" address="ram:0x20040030" />
	<symbol size="4" volatile="true" name="PORTA_DATA_TGL" address="ram:0x20040034" />
	<symbol size="4" volatile="true" name="PORTA_POL" address="ram:0x20040038" />
	<symbol size="4" volatile="true" name="PORTA_POL_SET" address="ram:0x2004003C" />
	<symbol size="4" volatile="true" name="PORTA_POL_CLR" address="ram:0x20040040" />
	<symbol size="4" volatile="true" name="PORTA_LOCK" address="ram:0x20040044" />
	<symbol size="4" volatile="true" name="PORTA_TRIG_TGL" address="ram:0x20040048" />
	<symbol size="4" volatile="true" name="PORTB_FER" address="ram:0x20040080" />
	<symbol size="4" volatile="true" name="PORTB_FER_SET" address="ram:0x20040084" />
	<symbol size="4" volatile="true" name="PORTB_FER_CLR" address="ram:0x20040088" />
	<symbol size="4" volatile="true" name="PORTB_DATA" address="ram:0x2004008C" />
	<symbol size="4" volatile="true" name="PORTB_DATA_SET" address="ram:0x20040090" />
	<symbol size="4" volatile="true" name="PORTB_DATA_CLR" address="ram:0x20040094" />
	<symbol size="4" volatile="true" name="PORTB_DIR" address="ram:0x20040098" />
	<symbol size="4" volatile="true" name="PORTB_DIR_SET" address="ram:0x2004009C" />
	<symbol size="4" volatile="true" name="PORTB_DIR_CLR" address="ram:0x200400A0" />
	<symbol size="4" volatile="true" name="PORTB_INEN" address="ram:0x200400A4" />
	<symbol size="4" volatile="true" name="PORTB_INEN_SET" address="ram:0x200400A8" />
	<symbol size="4" volatile="true" name="PORTB_INEN_CLR" address="ram:0x200400AC" />
	<symbol size="4" volatile="true" name="PORTB_MUX" address="ram:0x200400B0" />
	<symbol size="4" volatile="true" name="PORTB_DATA_TGL" address="ram:0x200400B4" />
	<symbol size="4" volatile="true" name="PORTB_POL" address="ram:0x200400B8" />
	<symbol size="4" volatile="true" name="PORTB_POL_SET" address="ram:0x200400BC" />
	<symbol size="4" volatile="true" name="PORTB_POL_CLR" address="ram:0x200400C0" />
	<symbol size="4" volatile="true" name="PORTB_LOCK" address="ram:0x200400C4" />
	<symbol size="4" volatile="true" name="PORTB_TRIG_TGL" address="ram:0x200400C8" />
	<symbol size="4" volatile="true" name="PORTC_FER" address="ram:0x20040100" />
	<symbol size="4" volatile="true" name="PORTC_FER_SET" address="ram:0x20040104" />
	<symbol size="4" volatile="true" name="PORTC_FER_CLR" address="ram:0x20040108" />
	<symbol size="4" volatile="true" name="PORTC_DATA" address="ram:0x2004010C" />
	<symbol size="4" volatile="true" name="PORTC_DATA_SET" address="ram:0x20040110" />
	<symbol size="4" volatile="true" name="PORTC_DATA_CLR" address="ram:0x20040114" />
	<symbol size="4" volatile="true" name="PORTC_DIR" address="ram:0x20040118" />
	<symbol size="4" volatile="true" name="PORTC_DIR_SET" address="ram:0x2004011C" />
	<symbol size="4" volatile="true" name="PORTC_DIR_CLR" address="ram:0x20040120" />
	<symbol size="4" volatile="true" name="PORTC_INEN" address="ram:0x20040124" />
	<symbol size="4" volatile="true" name="PORTC_INEN_SET" address="ram:0x20040128" />
	<symbol size="4" volatile="true" name="PORTC_INEN_CLR" address="ram:0x2004012C" />
	<symbol size="4" volatile="true" name="PORTC_MUX" address="ram:0x20040130" />
	<symbol size="4" volatile="true" name="PORTC_DATA_TGL" address="ram:0x20040134" />
	<symbol size="4" volatile="true" name="PORTC_POL" address="ram:0x20040138" />
	<symbol size="4" volatile="true" name="PORTC_POL_SET" address="ram:0x2004013C" />
	<symbol size="4" volatile="true" name="PORTC_POL_CLR" address="ram:0x20040140" />
	<symbol size="4" volatile="true" name="PORTC_LOCK" address="ram:0x20040144" />
	<symbol size="4" volatile="true" name="PORTC_TRIG_TGL" address="ram:0x20040148" />
	<symbol size="4" volatile="true" name="PADS0_PCFG0" address="ram:0x20040404" />
	<symbol size="4" volatile="true" name="PINT0_MSK_SET" address="ram:0x20041000" />
	<symbol size="4" volatile="true" name="PINT0_MSK_CLR" address="ram:0x20041004" />
	<symbol size="4" volatile="true" name="PINT0_REQ" address="ram:0x20041008" />
	<symbol size="4" volatile="true" name="PINT0_ASSIGN" address="ram:0x2004100C" />
	<symbol size="4" volatile="true" name="PINT0_EDGE_SET" address="ram:0x20041010" />
	<symbol size="4" volatile="true" name="PINT0_EDGE_CLR" address="ram:0x20041014" />
	<symbol size="4" volatile="true" name="PINT0_INV_SET" address="ram:0x20041018" />
	<symbol size="4" volatile="true" name="PINT0_INV_CLR" address="ram:0x2004101C" />
	<symbol size="4" volatile="true" name="PINT0_PINSTATE" address="ram:0x20041020" />
	<symbol size="4" volatile="true" name="PINT0_LATCH" address="ram:0x20041024" />
	<symbol size="4" volatile="true" name="PINT1_MSK_SET" address="ram:0x20041100" />
	<symbol size="4" volatile="true" name="PINT1_MSK_CLR" address="ram:0x20041104" />
	<symbol size="4" volatile="true" name="PINT1_REQ" address="ram:0x20041108" />
	<symbol size="4" volatile="true" name="PINT1_ASSIGN" address="ram:0x2004110C" />
	<symbol size="4" volatile="true" name="PINT1_EDGE_SET" address="ram:0x20041110" />
	<symbol size="4" volatile="true" name="PINT1_EDGE_CLR" address="ram:0x20041114" />
	<symbol size="4" volatile="true" name="PINT1_INV_SET" address="ram:0x20041118" />
	<symbol size="4" volatile="true" name="PINT1_INV_CLR" address="ram:0x2004111C" />
	<symbol size="4" volatile="true" name="PINT1_PINSTATE" address="ram:0x20041120" />
	<symbol size="4" volatile="true" name="PINT1_LATCH" address="ram:0x20041124" />
	<symbol size="4" volatile="true" name="PINT2_MSK_SET" address="ram:0x20041200" />
	<symbol size="4" volatile="true" name="PINT2_MSK_CLR" address="ram:0x20041204" />
	<symbol size="4" volatile="true" name="PINT2_REQ" address="ram:0x20041208" />
	<symbol size="4" volatile="true" name="PINT2_ASSIGN" address="ram:0x2004120C" />
	<symbol size="4" volatile="true" name="PINT2_EDGE_SET" address="ram:0x20041210" />
	<symbol size="4" volatile="true" name="PINT2_EDGE_CLR" address="ram:0x20041214" />
	<symbol size="4" volatile="true" name="PINT2_INV_SET" address="ram:0x20041218" />
	<symbol size="4" volatile="true" name="PINT2_INV_CLR" address="ram:0x2004121C" />
	<symbol size="4" volatile="true" name="PINT2_PINSTATE" address="ram:0x20041220" />
	<symbol size="4" volatile="true" name="PINT2_LATCH" address="ram:0x20041224" />
	<symbol size="4" volatile="true" name="TIMER0_RUN" address="ram:0x20043004" />
	<symbol size="4" volatile="true" name="TIMER0_RUN_SET" address="ram:0x20043008" />
	<symbol size="4" volatile="true" name="TIMER0_RUN_CLR" address="ram:0x2004300C" />
	<symbol size="4" volatile="true" name="TIMER0_STOP_CFG" address="ram:0x20043010" />
	<symbol size="4" volatile="true" name="TIMER0_STOP_CFG_SET" address="ram:0x20043014" />
	<symbol size="4" volatile="true" name="TIMER0_STOP_CFG_CLR" address="ram:0x20043018" />
	<symbol size="4" volatile="true" name="TIMER0_DATA_IMSK" address="ram:0x2004301C" />
	<symbol size="4" volatile="true" name="TIMER0_STAT_IMSK" address="ram:0x20043020" />
	<symbol size="4" volatile="true" name="TIMER0_TRG_MSK" address="ram:0x20043024" />
	<symbol size="4" volatile="true" name="TIMER0_TRG_IE" address="ram:0x20043028" />
	<symbol size="4" volatile="true" name="TIMER0_DATA_ILAT" address="ram:0x2004302C" />
	<symbol size="4" volatile="true" name="TIMER0_STAT_ILAT" address="ram:0x20043030" />
	<symbol size="4" volatile="true" name="TIMER0_ERR_TYPE" address="ram:0x20043034" />
	<symbol size="4" volatile="true" name="TIMER0_BCAST_PER" address="ram:0x20043038" />
	<symbol size="4" volatile="true" name="TIMER0_BCAST_WID" address="ram:0x2004303C" />
	<symbol size="4" volatile="true" name="TIMER0_BCAST_DLY" address="ram:0x20043040" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CFG" address="ram:0x20043060" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CNT" address="ram:0x20043064" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_PER" address="ram:0x20043068" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_WID" address="ram:0x2004306C" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_DLY" address="ram:0x20043070" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CFG" address="ram:0x20043080" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CNT" address="ram:0x20043084" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_PER" address="ram:0x20043088" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_WID" address="ram:0x2004308C" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_DLY" address="ram:0x20043090" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CFG" address="ram:0x200430A0" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CNT" address="ram:0x200430A4" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_PER" address="ram:0x200430A8" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_WID" address="ram:0x200430AC" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_DLY" address="ram:0x200430B0" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CFG" address="ram:0x200430C0" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CNT" address="ram:0x200430C4" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_PER" address="ram:0x200430C8" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_WID" address="ram:0x200430CC" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_DLY" address="ram:0x200430D0" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CFG" address="ram:0x200430E0" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CNT" address="ram:0x200430E4" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_PER" address="ram:0x200430E8" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_WID" address="ram:0x200430EC" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_DLY" address="ram:0x200430F0" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CFG" address="ram:0x20043100" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CNT" address="ram:0x20043104" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_PER" address="ram:0x20043108" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_WID" address="ram:0x2004310C" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_DLY" address="ram:0x20043110" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CFG" address="ram:0x20043120" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CNT" address="ram:0x20043124" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_PER" address="ram:0x20043128" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_WID" address="ram:0x2004312C" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_DLY" address="ram:0x20043130" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CFG" address="ram:0x20043140" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_CNT" address="ram:0x20043144" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_PER" address="ram:0x20043148" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_WID" address="ram:0x2004314C" />
	<symbol size="4" volatile="true" name="TIMER0_TMR[n]_DLY" address="ram:0x20043150" />
	<symbol size="4" volatile="true" name="WDOG0_CTL" address="ram:0x20046000" />
	<symbol size="4" volatile="true" name="WDOG0_CNT" address="ram:0x20046004" />
	<symbol size="4" volatile="true" name="WDOG0_STAT" address="ram:0x20046008" />
	<symbol size="4" volatile="true" name="TAPC0_IDCODE" address="ram:0x20048000" />
	<symbol size="4" volatile="true" name="TAPC0_USERCODE" address="ram:0x20048004" />
	<symbol size="4" volatile="true" name="TAPC0_SDBGKEY_CTL" address="ram:0x20048008" />
	<symbol size="4" volatile="true" name="TAPC0_SDBGKEY_STAT" address="ram:0x2004800C" />
	<symbol size="4" volatile="true" name="TAPC0_SDBGKEY0" address="ram:0x20048010" />
	<symbol size="4" volatile="true" name="TAPC0_SDBGKEY1" address="ram:0x20048014" />
	<symbol size="4" volatile="true" name="TAPC0_SDBGKEY2" address="ram:0x20048018" />
	<symbol size="4" volatile="true" name="TAPC0_SDBGKEY3" address="ram:0x2004801C" />
	<symbol size="4" volatile="true" name="TAPC0_DBGCTL" address="ram:0x20048030" />
	<symbol size="4" volatile="true" name="TWI0_CLKDIV" address="ram:0x2004A000" />
	<symbol size="4" volatile="true" name="TWI0_CTL" address="ram:0x2004A004" />
	<symbol size="4" volatile="true" name="TWI0_SLVCTL" address="ram:0x2004A008" />
	<symbol size="4" volatile="true" name="TWI0_SLVSTAT" address="ram:0x2004A00C" />
	<symbol size="4" volatile="true" name="TWI0_SLVADDR" address="ram:0x2004A010" />
	<symbol size="4" volatile="true" name="TWI0_MSTRCTL" address="ram:0x2004A014" />
	<symbol size="4" volatile="true" name="TWI0_MSTRSTAT" address="ram:0x2004A018" />
	<symbol size="4" volatile="true" name="TWI0_MSTRADDR" address="ram:0x2004A01C" />
	<symbol size="4" volatile="true" name="TWI0_ISTAT" address="ram:0x2004A020" />
	<symbol size="4" volatile="true" name="TWI0_IMSK" address="ram:0x2004A024" />
	<symbol size="4" volatile="true" name="TWI0_FIFOCTL" address="ram:0x2004A028" />
	<symbol size="4" volatile="true" name="TWI0_FIFOSTAT" address="ram:0x2004A02C" />
	<symbol size="4" volatile="true" name="TWI0_TXDATA8" address="ram:0x2004A080" />
	<symbol size="4" volatile="true" name="TWI0_TXDATA16" address="ram:0x2004A084" />
	<symbol size="4" volatile="true" name="TWI0_RXDATA8" address="ram:0x2004A088" />
	<symbol size="4" volatile="true" name="TWI0_RXDATA16" address="ram:0x2004A08C" />
	<symbol size="4" volatile="true" name="SPORT0_CTL_A" address="ram:0x2004D000" />
	<symbol size="4" volatile="true" name="SPORT0_DIV_A" address="ram:0x2004D004" />
	<symbol size="4" volatile="true" name="SPORT0_MCTL_A" address="ram:0x2004D008" />
	<symbol size="4" volatile="true" name="SPORT0_CS0_A" address="ram:0x2004D00C" />
	<symbol size="4" volatile="true" name="SPORT0_CS1_A" address="ram:0x2004D010" />
	<symbol size="4" volatile="true" name="SPORT0_CS2_A" address="ram:0x2004D014" />
	<symbol size="4" volatile="true" name="SPORT0_CS3_A" address="ram:0x2004D018" />
	<symbol size="4" volatile="true" name="SPORT0_ERR_A" address="ram:0x2004D020" />
	<symbol size="4" volatile="true" name="SPORT0_MSTAT_A" address="ram:0x2004D024" />
	<symbol size="4" volatile="true" name="SPORT0_CTL2_A" address="ram:0x2004D028" />
	<symbol size="4" volatile="true" name="SPORT0_TXPRI_A" address="ram:0x2004D040" />
	<symbol size="4" volatile="true" name="SPORT0_RXPRI_A" address="ram:0x2004D044" />
	<symbol size="4" volatile="true" name="SPORT0_TXSEC_A" address="ram:0x2004D048" />
	<symbol size="4" volatile="true" name="SPORT0_RXSEC_A" address="ram:0x2004D04C" />
	<symbol size="4" volatile="true" name="SPORT0_CTL_B" address="ram:0x2004D080" />
	<symbol size="4" volatile="true" name="SPORT0_DIV_B" address="ram:0x2004D084" />
	<symbol size="4" volatile="true" name="SPORT0_MCTL_B" address="ram:0x2004D088" />
	<symbol size="4" volatile="true" name="SPORT0_CS0_B" address="ram:0x2004D08C" />
	<symbol size="4" volatile="true" name="SPORT0_CS1_B" address="ram:0x2004D090" />
	<symbol size="4" volatile="true" name="SPORT0_CS2_B" address="ram:0x2004D094" />
	<symbol size="4" volatile="true" name="SPORT0_CS3_B" address="ram:0x2004D098" />
	<symbol size="4" volatile="true" name="SPORT0_ERR_B" address="ram:0x2004D0A0" />
	<symbol size="4" volatile="true" name="SPORT0_MSTAT_B" address="ram:0x2004D0A4" />
	<symbol size="4" volatile="true" name="SPORT0_CTL2_B" address="ram:0x2004D0A8" />
	<symbol size="4" volatile="true" name="SPORT0_TXPRI_B" address="ram:0x2004D0C0" />
	<symbol size="4" volatile="true" name="SPORT0_RXPRI_B" address="ram:0x2004D0C4" />
	<symbol size="4" volatile="true" name="SPORT0_TXSEC_B" address="ram:0x2004D0C8" />
	<symbol size="4" volatile="true" name="SPORT0_RXSEC_B" address="ram:0x2004D0CC" />
	<symbol size="4" volatile="true" name="SPORT1_CTL_A" address="ram:0x2004E000" />
	<symbol size="4" volatile="true" name="SPORT1_DIV_A" address="ram:0x2004E004" />
	<symbol size="4" volatile="true" name="SPORT1_MCTL_A" address="ram:0x2004E008" />
	<symbol size="4" volatile="true" name="SPORT1_CS0_A" address="ram:0x2004E00C" />
	<symbol size="4" volatile="true" name="SPORT1_CS1_A" address="ram:0x2004E010" />
	<symbol size="4" volatile="true" name="SPORT1_CS2_A" address="ram:0x2004E014" />
	<symbol size="4" volatile="true" name="SPORT1_CS3_A" address="ram:0x2004E018" />
	<symbol size="4" volatile="true" name="SPORT1_ERR_A" address="ram:0x2004E020" />
	<symbol size="4" volatile="true" name="SPORT1_MSTAT_A" address="ram:0x2004E024" />
	<symbol size="4" volatile="true" name="SPORT1_CTL2_A" address="ram:0x2004E028" />
	<symbol size="4" volatile="true" name="SPORT1_TXPRI_A" address="ram:0x2004E040" />
	<symbol size="4" volatile="true" name="SPORT1_RXPRI_A" address="ram:0x2004E044" />
	<symbol size="4" volatile="true" name="SPORT1_TXSEC_A" address="ram:0x2004E048" />
	<symbol size="4" volatile="true" name="SPORT1_RXSEC_A" address="ram:0x2004E04C" />
	<symbol size="4" volatile="true" name="SPORT1_CTL_B" address="ram:0x2004E080" />
	<symbol size="4" volatile="true" name="SPORT1_DIV_B" address="ram:0x2004E084" />
	<symbol size="4" volatile="true" name="SPORT1_MCTL_B" address="ram:0x2004E088" />
	<symbol size="4" volatile="true" name="SPORT1_CS0_B" address="ram:0x2004E08C" />
	<symbol size="4" volatile="true" name="SPORT1_CS1_B" address="ram:0x2004E090" />
	<symbol size="4" volatile="true" name="SPORT1_CS2_B" address="ram:0x2004E094" />
	<symbol size="4" volatile="true" name="SPORT1_CS3_B" address="ram:0x2004E098" />
	<symbol size="4" volatile="true" name="SPORT1_ERR_B" address="ram:0x2004E0A0" />
	<symbol size="4" volatile="true" name="SPORT1_MSTAT_B" address="ram:0x2004E0A4" />
	<symbol size="4" volatile="true" name="SPORT1_CTL2_B" address="ram:0x2004E0A8" />
	<symbol size="4" volatile="true" name="SPORT1_TXPRI_B" address="ram:0x2004E0C0" />
	<symbol size="4" volatile="true" name="SPORT1_RXPRI_B" address="ram:0x2004E0C4" />
	<symbol size="4" volatile="true" name="SPORT1_TXSEC_B" address="ram:0x2004E0C8" />
	<symbol size="4" volatile="true" name="SPORT1_RXSEC_B" address="ram:0x2004E0CC" />
	<symbol size="4" volatile="true" name="SPI0_CTL" address="ram:0x20055004" />
	<symbol size="4" volatile="true" name="SPI0_RXCTL" address="ram:0x20055008" />
	<symbol size="4" volatile="true" name="SPI0_TXCTL" address="ram:0x2005500C" />
	<symbol size="4" volatile="true" name="SPI0_CLK" address="ram:0x20055010" />
	<symbol size="4" volatile="true" name="SPI0_DLY" address="ram:0x20055014" />
	<symbol size="4" volatile="true" name="SPI0_SLVSEL" address="ram:0x20055018" />
	<symbol size="4" volatile="true" name="SPI0_RWC" address="ram:0x2005501C" />
	<symbol size="4" volatile="true" name="SPI0_RWCR" address="ram:0x20055020" />
	<symbol size="4" volatile="true" name="SPI0_TWC" address="ram:0x20055024" />
	<symbol size="4" volatile="true" name="SPI0_TWCR" address="ram:0x20055028" />
	<symbol size="4" volatile="true" name="SPI0_IMSK" address="ram:0x20055030" />
	<symbol size="4" volatile="true" name="SPI0_IMSK_CLR" address="ram:0x20055034" />
	<symbol size="4" volatile="true" name="SPI0_IMSK_SET" address="ram:0x20055038" />
	<symbol size="4" volatile="true" name="SPI0_STAT" address="ram:0x20055040" />
	<symbol size="4" volatile="true" name="SPI0_ILAT" address="ram:0x20055044" />
	<symbol size="4" volatile="true" name="SPI0_ILAT_CLR" address="ram:0x20055048" />
	<symbol size="4" volatile="true" name="SPI0_RFIFO" address="ram:0x20055050" />
	<symbol size="4" volatile="true" name="SPI0_TFIFO" address="ram:0x20055058" />
	<symbol size="4" volatile="true" name="SPI0_MMRDH" address="ram:0x20055060" />
	<symbol size="4" volatile="true" name="SPI0_MMTOP" address="ram:0x20055064" />
	<symbol size="4" volatile="true" name="SPI1_CTL" address="ram:0x20056004" />
	<symbol size="4" volatile="true" name="SPI1_RXCTL" address="ram:0x20056008" />
	<symbol size="4" volatile="true" name="SPI1_TXCTL" address="ram:0x2005600C" />
	<symbol size="4" volatile="true" name="SPI1_CLK" address="ram:0x20056010" />
	<symbol size="4" volatile="true" name="SPI1_DLY" address="ram:0x20056014" />
	<symbol size="4" volatile="true" name="SPI1_SLVSEL" address="ram:0x20056018" />
	<symbol size="4" volatile="true" name="SPI1_RWC" address="ram:0x2005601C" />
	<symbol size="4" volatile="true" name="SPI1_RWCR" address="ram:0x20056020" />
	<symbol size="4" volatile="true" name="SPI1_TWC" address="ram:0x20056024" />
	<symbol size="4" volatile="true" name="SPI1_TWCR" address="ram:0x20056028" />
	<symbol size="4" volatile="true" name="SPI1_IMSK" address="ram:0x20056030" />
	<symbol size="4" volatile="true" name="SPI1_IMSK_CLR" address="ram:0x20056034" />
	<symbol size="4" volatile="true" name="SPI1_IMSK_SET" address="ram:0x20056038" />
	<symbol size="4" volatile="true" name="SPI1_STAT" address="ram:0x20056040" />
	<symbol size="4" volatile="true" name="SPI1_ILAT" address="ram:0x20056044" />
	<symbol size="4" volatile="true" name="SPI1_ILAT_CLR" address="ram:0x20056048" />
	<symbol size="4" volatile="true" name="SPI1_RFIFO" address="ram:0x20056050" />
	<symbol size="4" volatile="true" name="SPI1_TFIFO" address="ram:0x20056058" />
	<symbol size="4" volatile="true" name="SPI1_MMRDH" address="ram:0x20056060" />
	<symbol size="4" volatile="true" name="SPI1_MMTOP" address="ram:0x20056064" />
	<symbol size="4" volatile="true" name="SPI2_CTL" address="ram:0x20057004" />
	<symbol size="4" volatile="true" name="SPI2_RXCTL" address="ram:0x20057008" />
	<symbol size="4" volatile="true" name="SPI2_TXCTL" address="ram:0x2005700C" />
	<symbol size="4" volatile="true" name="SPI2_CLK" address="ram:0x20057010" />
	<symbol size="4" volatile="true" name="SPI2_DLY" address="ram:0x20057014" />
	<symbol size="4" volatile="true" name="SPI2_SLVSEL" address="ram:0x20057018" />
	<symbol size="4" volatile="true" name="SPI2_RWC" address="ram:0x2005701C" />
	<symbol size="4" volatile="true" name="SPI2_RWCR" address="ram:0x20057020" />
	<symbol size="4" volatile="true" name="SPI2_TWC" address="ram:0x20057024" />
	<symbol size="4" volatile="true" name="SPI2_TWCR" address="ram:0x20057028" />
	<symbol size="4" volatile="true" name="SPI2_IMSK" address="ram:0x20057030" />
	<symbol size="4" volatile="true" name="SPI2_IMSK_CLR" address="ram:0x20057034" />
	<symbol size="4" volatile="true" name="SPI2_IMSK_SET" address="ram:0x20057038" />
	<symbol size="4" volatile="true" name="SPI2_STAT" address="ram:0x20057040" />
	<symbol size="4" volatile="true" name="SPI2_ILAT" address="ram:0x20057044" />
	<symbol size="4" volatile="true" name="SPI2_ILAT_CLR" address="ram:0x20057048" />
	<symbol size="4" volatile="true" name="SPI2_RFIFO" address="ram:0x20057050" />
	<symbol size="4" volatile="true" name="SPI2_TFIFO" address="ram:0x20057058" />
	<symbol size="4" volatile="true" name="SPI2_MMRDH" address="ram:0x20057060" />
	<symbol size="4" volatile="true" name="SPI2_MMTOP" address="ram:0x20057064" />
	<symbol size="4" volatile="true" name="SPIHP0_CTL" address="ram:0x20058000" />
	<symbol size="4" volatile="true" name="SPIHP0_STAT" address="ram:0x20058004" />
	<symbol size="4" volatile="true" name="SPIHP0_RDPF" address="ram:0x20058008" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x20058010" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x20058014" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x20058018" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x2005801C" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x20058020" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x20058024" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x20058028" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x2005802C" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x20058030" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x20058034" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x20058038" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x2005803C" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x20058040" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x20058044" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x20058048" />
	<symbol size="4" volatile="true" name="SPIHP0_BAR[n]" address="ram:0x2005804C" />
	<symbol size="4" volatile="true" name="SPIHP0_AUX[n]" address="ram:0x20058050" />
	<symbol size="4" volatile="true" name="SPIHP0_AUX[n]" address="ram:0x20058054" />
	<symbol size="4" volatile="true" name="SPIHP0_AUX[n]" address="ram:0x20058058" />
	<symbol size="4" volatile="true" name="SPIHP0_AUX[n]" address="ram:0x2005805C" />
	<symbol size="4" volatile="true" name="SMC0_B0CTL" address="ram:0x2005D00C" />
	<symbol size="4" volatile="true" name="SMC0_B0TIM" address="ram:0x2005D010" />
	<symbol size="4" volatile="true" name="SMC0_B0ETIM" address="ram:0x2005D014" />
	<symbol size="4" volatile="true" name="SMC0_B1CTL" address="ram:0x2005D01C" />
	<symbol size="4" volatile="true" name="SMC0_B1TIM" address="ram:0x2005D020" />
	<symbol size="4" volatile="true" name="SMC0_B1ETIM" address="ram:0x2005D024" />
	<symbol size="4" volatile="true" name="SMC0_B2CTL" address="ram:0x2005D02C" />
	<symbol size="4" volatile="true" name="SMC0_B2TIM" address="ram:0x2005D030" />
	<symbol size="4" volatile="true" name="SMC0_B2ETIM" address="ram:0x2005D034" />
	<symbol size="4" volatile="true" name="SMC0_B3CTL" address="ram:0x2005D03C" />
	<symbol size="4" volatile="true" name="SMC0_B3TIM" address="ram:0x2005D040" />
	<symbol size="4" volatile="true" name="SMC0_B3ETIM" address="ram:0x2005D044" />
	<symbol size="4" volatile="true" name="UART0_CTL" address="ram:0x2005F004" />
	<symbol size="4" volatile="true" name="UART0_STAT" address="ram:0x2005F008" />
	<symbol size="4" volatile="true" name="UART0_SCR" address="ram:0x2005F00C" />
	<symbol size="4" volatile="true" name="UART0_CLK" address="ram:0x2005F010" />
	<symbol size="4" volatile="true" name="UART0_IMSK" address="ram:0x2005F014" />
	<symbol size="4" volatile="true" name="UART0_IMSK_SET" address="ram:0x2005F018" />
	<symbol size="4" volatile="true" name="UART0_IMSK_CLR" address="ram:0x2005F01C" />
	<symbol size="4" volatile="true" name="UART0_RBR" address="ram:0x2005F020" />
	<symbol size="4" volatile="true" name="UART0_THR" address="ram:0x2005F024" />
	<symbol size="4" volatile="true" name="UART0_TAIP" address="ram:0x2005F028" />
	<symbol size="4" volatile="true" name="UART0_TSR" address="ram:0x2005F02C" />
	<symbol size="4" volatile="true" name="UART0_RSR" address="ram:0x2005F030" />
	<symbol size="4" volatile="true" name="UART0_TXCNT" address="ram:0x2005F034" />
	<symbol size="4" volatile="true" name="UART0_RXCNT" address="ram:0x2005F038" />
	<symbol size="4" volatile="true" name="UART1_CTL" address="ram:0x2005F404" />
	<symbol size="4" volatile="true" name="UART1_STAT" address="ram:0x2005F408" />
	<symbol size="4" volatile="true" name="UART1_SCR" address="ram:0x2005F40C" />
	<symbol size="4" volatile="true" name="UART1_CLK" address="ram:0x2005F410" />
	<symbol size="4" volatile="true" name="UART1_IMSK" address="ram:0x2005F414" />
	<symbol size="4" volatile="true" name="UART1_IMSK_SET" address="ram:0x2005F418" />
	<symbol size="4" volatile="true" name="UART1_IMSK_CLR" address="ram:0x2005F41C" />
	<symbol size="4" volatile="true" name="UART1_RBR" address="ram:0x2005F420" />
	<symbol size="4" volatile="true" name="UART1_THR" address="ram:0x2005F424" />
	<symbol size="4" volatile="true" name="UART1_TAIP" address="ram:0x2005F428" />
	<symbol size="4" volatile="true" name="UART1_TSR" address="ram:0x2005F42C" />
	<symbol size="4" volatile="true" name="UART1_RSR" address="ram:0x2005F430" />
	<symbol size="4" volatile="true" name="UART1_TXCNT" address="ram:0x2005F434" />
	<symbol size="4" volatile="true" name="UART1_RXCNT" address="ram:0x2005F438" />
	<symbol size="4" volatile="true" name="EPPI0_STAT" address="ram:0x20063000" />
	<symbol size="4" volatile="true" name="EPPI0_HCNT" address="ram:0x20063004" />
	<symbol size="4" volatile="true" name="EPPI0_HDLY" address="ram:0x20063008" />
	<symbol size="4" volatile="true" name="EPPI0_VCNT" address="ram:0x2006300C" />
	<symbol size="4" volatile="true" name="EPPI0_VDLY" address="ram:0x20063010" />
	<symbol size="4" volatile="true" name="EPPI0_FRAME" address="ram:0x20063014" />
	<symbol size="4" volatile="true" name="EPPI0_LINE" address="ram:0x20063018" />
	<symbol size="4" volatile="true" name="EPPI0_CLKDIV" address="ram:0x2006301C" />
	<symbol size="4" volatile="true" name="EPPI0_CTL" address="ram:0x20063020" />
	<symbol size="4" volatile="true" name="EPPI0_FS1_WLHB" address="ram:0x20063024" />
	<symbol size="4" volatile="true" name="EPPI0_FS1_PASPL" address="ram:0x20063028" />
	<symbol size="4" volatile="true" name="EPPI0_FS2_WLVB" address="ram:0x2006302C" />
	<symbol size="4" volatile="true" name="EPPI0_FS2_PALPF" address="ram:0x20063030" />
	<symbol size="4" volatile="true" name="EPPI0_IMSK" address="ram:0x20063034" />
	<symbol size="4" volatile="true" name="EPPI0_ODDCLIP" address="ram:0x2006303C" />
	<symbol size="4" volatile="true" name="EPPI0_EVENCLIP" address="ram:0x20063040" />
	<symbol size="4" volatile="true" name="EPPI0_FS1_DLY" address="ram:0x20063044" />
	<symbol size="4" volatile="true" name="EPPI0_FS2_DLY" address="ram:0x20063048" />
	<symbol size="4" volatile="true" name="EPPI0_CTL2" address="ram:0x2006304C" />
	<symbol size="4" volatile="true" name="CAN0_MC1" address="ram:0x2006C200" />
	<symbol size="4" volatile="true" name="CAN0_MD1" address="ram:0x2006C204" />
	<symbol size="4" volatile="true" name="CAN0_TRS1" address="ram:0x2006C208" />
	<symbol size="4" volatile="true" name="CAN0_TRR1" address="ram:0x2006C20C" />
	<symbol size="4" volatile="true" name="CAN0_TA1" address="ram:0x2006C210" />
	<symbol size="4" volatile="true" name="CAN0_AA1" address="ram:0x2006C214" />
	<symbol size="4" volatile="true" name="CAN0_RMP1" address="ram:0x2006C218" />
	<symbol size="4" volatile="true" name="CAN0_RML1" address="ram:0x2006C21C" />
	<symbol size="4" volatile="true" name="CAN0_MBTIF1" address="ram:0x2006C220" />
	<symbol size="4" volatile="true" name="CAN0_MBRIF1" address="ram:0x2006C224" />
	<symbol size="4" volatile="true" name="CAN0_MBIM1" address="ram:0x2006C228" />
	<symbol size="4" volatile="true" name="CAN0_RFH1" address="ram:0x2006C22C" />
	<symbol size="4" volatile="true" name="CAN0_OPSS1" address="ram:0x2006C230" />
	<symbol size="4" volatile="true" name="CAN0_MC2" address="ram:0x2006C240" />
	<symbol size="4" volatile="true" name="CAN0_MD2" address="ram:0x2006C244" />
	<symbol size="4" volatile="true" name="CAN0_TRS2" address="ram:0x2006C248" />
	<symbol size="4" volatile="true" name="CAN0_TRR2" address="ram:0x2006C24C" />
	<symbol size="4" volatile="true" name="CAN0_TA2" address="ram:0x2006C250" />
	<symbol size="4" volatile="true" name="CAN0_AA2" address="ram:0x2006C254" />
	<symbol size="4" volatile="true" name="CAN0_RMP2" address="ram:0x2006C258" />
	<symbol size="4" volatile="true" name="CAN0_RML2" address="ram:0x2006C25C" />
	<symbol size="4" volatile="true" name="CAN0_MBTIF2" address="ram:0x2006C260" />
	<symbol size="4" volatile="true" name="CAN0_MBRIF2" address="ram:0x2006C264" />
	<symbol size="4" volatile="true" name="CAN0_MBIM2" address="ram:0x2006C268" />
	<symbol size="4" volatile="true" name="CAN0_RFH2" address="ram:0x2006C26C" />
	<symbol size="4" volatile="true" name="CAN0_OPSS2" address="ram:0x2006C270" />
	<symbol size="4" volatile="true" name="CAN0_CLK" address="ram:0x2006C280" />
	<symbol size="4" volatile="true" name="CAN0_TIMING" address="ram:0x2006C284" />
	<symbol size="4" volatile="true" name="CAN0_DBG" address="ram:0x2006C288" />
	<symbol size="4" volatile="true" name="CAN0_STAT" address="ram:0x2006C28C" />
	<symbol size="4" volatile="true" name="CAN0_CEC" address="ram:0x2006C290" />
	<symbol size="4" volatile="true" name="CAN0_GIS" address="ram:0x2006C294" />
	<symbol size="4" volatile="true" name="CAN0_GIM" address="ram:0x2006C298" />
	<symbol size="4" volatile="true" name="CAN0_GIF" address="ram:0x2006C29C" />
	<symbol size="4" volatile="true" name="CAN0_CTL" address="ram:0x2006C2A0" />
	<symbol size="4" volatile="true" name="CAN0_INT" address="ram:0x2006C2A4" />
	<symbol size="4" volatile="true" name="CAN0_MBTD" address="ram:0x2006C2AC" />
	<symbol size="4" volatile="true" name="CAN0_EWR" address="ram:0x2006C2B0" />
	<symbol size="4" volatile="true" name="CAN0_ESR" address="ram:0x2006C2B4" />
	<symbol size="4" volatile="true" name="CAN0_UCCNT" address="ram:0x2006C2C4" />
	<symbol size="4" volatile="true" name="CAN0_UCRC" address="ram:0x2006C2C8" />
	<symbol size="4" volatile="true" name="CAN0_UCCNF" address="ram:0x2006C2CC" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C300" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C304" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C308" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C30C" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C310" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C314" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C318" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C31C" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C320" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C324" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C328" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C32C" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C330" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C334" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C338" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C33C" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C340" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C344" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C348" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C34C" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C350" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C354" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C358" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C35C" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C360" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C364" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C368" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C36C" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C370" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C374" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C378" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C37C" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C380" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C384" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C388" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C38C" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C390" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C394" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C398" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C39C" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C3A0" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C3A4" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C3A8" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C3AC" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C3B0" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C3B4" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C3B8" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C3BC" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C3C0" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C3C4" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C3C8" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C3CC" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C3D0" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C3D4" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C3D8" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C3DC" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C3E0" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C3E4" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C3E8" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C3EC" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C3F0" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C3F4" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]L" address="ram:0x2006C3F8" />
	<symbol size="4" volatile="true" name="CAN0_AM[nn]H" address="ram:0x2006C3FC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C400" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C404" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C408" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C40C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C410" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C414" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C418" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C41C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C420" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C424" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C428" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C42C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C430" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C434" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C438" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C43C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C440" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C444" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C448" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C44C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C450" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C454" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C458" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C45C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C460" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C464" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C468" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C46C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C470" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C474" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C478" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C47C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C480" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C484" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C488" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C48C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C490" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C494" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C498" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C49C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C4A0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C4A4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C4A8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C4AC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C4B0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C4B4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C4B8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C4BC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C4C0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C4C4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C4C8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C4CC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C4D0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C4D4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C4D8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C4DC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C4E0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C4E4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C4E8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C4EC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C4F0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C4F4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C4F8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C4FC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C500" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C504" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C508" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C50C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C510" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C514" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C518" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C51C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C520" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C524" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C528" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C52C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C530" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C534" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C538" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C53C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C540" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C544" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C548" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C54C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C550" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C554" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C558" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C55C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C560" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C564" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C568" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C56C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C570" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C574" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C578" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C57C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C580" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C584" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C588" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C58C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C590" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C594" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C598" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C59C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C5A0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C5A4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C5A8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C5AC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C5B0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C5B4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C5B8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C5BC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C5C0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C5C4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C5C8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C5CC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C5D0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C5D4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C5D8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C5DC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C5E0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C5E4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C5E8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C5EC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C5F0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C5F4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C5F8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C5FC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C600" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C604" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C608" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C60C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C610" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C614" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C618" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C61C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C620" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C624" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C628" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C62C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C630" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C634" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C638" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C63C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C640" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C644" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C648" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C64C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C650" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C654" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C658" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C65C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C660" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C664" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C668" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C66C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C670" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C674" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C678" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C67C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C680" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C684" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C688" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C68C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C690" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C694" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C698" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C69C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C6A0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C6A4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C6A8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C6AC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C6B0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C6B4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C6B8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C6BC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C6C0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C6C4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C6C8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C6CC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C6D0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C6D4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C6D8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C6DC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C6E0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C6E4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C6E8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C6EC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C6F0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C6F4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C6F8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C6FC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C700" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C704" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C708" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C70C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C710" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C714" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C718" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C71C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C720" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C724" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C728" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C72C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C730" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C734" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C738" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C73C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C740" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C744" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C748" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C74C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C750" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C754" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C758" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C75C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C760" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C764" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C768" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C76C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C770" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C774" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C778" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C77C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C780" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C784" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C788" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C78C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C790" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C794" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C798" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C79C" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C7A0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C7A4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C7A8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C7AC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C7B0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C7B4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C7B8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C7BC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C7C0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C7C4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C7C8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C7CC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C7D0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C7D4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C7D8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C7DC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA0" address="ram:0x2006C7E0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA1" address="ram:0x2006C7E4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA2" address="ram:0x2006C7E8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_DATA3" address="ram:0x2006C7EC" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_LENGTH" address="ram:0x2006C7F0" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_TIME-" address="ram:0x2006C7F4" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID0" address="ram:0x2006C7F8" />
	<symbol size="4" volatile="true" name="CAN0_MB[nn]_ID1" address="ram:0x2006C7FC" />
	<symbol size="4" volatile="true" name="CAN1_MC1" address="ram:0x2006D200" />
	<symbol size="4" volatile="true" name="CAN1_MD1" address="ram:0x2006D204" />
	<symbol size="4" volatile="true" name="CAN1_TRS1" address="ram:0x2006D208" />
	<symbol size="4" volatile="true" name="CAN1_TRR1" address="ram:0x2006D20C" />
	<symbol size="4" volatile="true" name="CAN1_TA1" address="ram:0x2006D210" />
	<symbol size="4" volatile="true" name="CAN1_AA1" address="ram:0x2006D214" />
	<symbol size="4" volatile="true" name="CAN1_RMP1" address="ram:0x2006D218" />
	<symbol size="4" volatile="true" name="CAN1_RML1" address="ram:0x2006D21C" />
	<symbol size="4" volatile="true" name="CAN1_MBTIF1" address="ram:0x2006D220" />
	<symbol size="4" volatile="true" name="CAN1_MBRIF1" address="ram:0x2006D224" />
	<symbol size="4" volatile="true" name="CAN1_MBIM1" address="ram:0x2006D228" />
	<symbol size="4" volatile="true" name="CAN1_RFH1" address="ram:0x2006D22C" />
	<symbol size="4" volatile="true" name="CAN1_OPSS1" address="ram:0x2006D230" />
	<symbol size="4" volatile="true" name="CAN1_MC2" address="ram:0x2006D240" />
	<symbol size="4" volatile="true" name="CAN1_MD2" address="ram:0x2006D244" />
	<symbol size="4" volatile="true" name="CAN1_TRS2" address="ram:0x2006D248" />
	<symbol size="4" volatile="true" name="CAN1_TRR2" address="ram:0x2006D24C" />
	<symbol size="4" volatile="true" name="CAN1_TA2" address="ram:0x2006D250" />
	<symbol size="4" volatile="true" name="CAN1_AA2" address="ram:0x2006D254" />
	<symbol size="4" volatile="true" name="CAN1_RMP2" address="ram:0x2006D258" />
	<symbol size="4" volatile="true" name="CAN1_RML2" address="ram:0x2006D25C" />
	<symbol size="4" volatile="true" name="CAN1_MBTIF2" address="ram:0x2006D260" />
	<symbol size="4" volatile="true" name="CAN1_MBRIF2" address="ram:0x2006D264" />
	<symbol size="4" volatile="true" name="CAN1_MBIM2" address="ram:0x2006D268" />
	<symbol size="4" volatile="true" name="CAN1_RFH2" address="ram:0x2006D26C" />
	<symbol size="4" volatile="true" name="CAN1_OPSS2" address="ram:0x2006D270" />
	<symbol size="4" volatile="true" name="CAN1_CLK" address="ram:0x2006D280" />
	<symbol size="4" volatile="true" name="CAN1_TIMING" address="ram:0x2006D284" />
	<symbol size="4" volatile="true" name="CAN1_DBG" address="ram:0x2006D288" />
	<symbol size="4" volatile="true" name="CAN1_STAT" address="ram:0x2006D28C" />
	<symbol size="4" volatile="true" name="CAN1_CEC" address="ram:0x2006D290" />
	<symbol size="4" volatile="true" name="CAN1_GIS" address="ram:0x2006D294" />
	<symbol size="4" volatile="true" name="CAN1_GIM" address="ram:0x2006D298" />
	<symbol size="4" volatile="true" name="CAN1_GIF" address="ram:0x2006D29C" />
	<symbol size="4" volatile="true" name="CAN1_CTL" address="ram:0x2006D2A0" />
	<symbol size="4" volatile="true" name="CAN1_INT" address="ram:0x2006D2A4" />
	<symbol size="4" volatile="true" name="CAN1_MBTD" address="ram:0x2006D2AC" />
	<symbol size="4" volatile="true" name="CAN1_EWR" address="ram:0x2006D2B0" />
	<symbol size="4" volatile="true" name="CAN1_ESR" address="ram:0x2006D2B4" />
	<symbol size="4" volatile="true" name="CAN1_UCCNT" address="ram:0x2006D2C4" />
	<symbol size="4" volatile="true" name="CAN1_UCRC" address="ram:0x2006D2C8" />
	<symbol size="4" volatile="true" name="CAN1_UCCNF" address="ram:0x2006D2CC" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D300" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D304" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D308" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D30C" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D310" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D314" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D318" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D31C" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D320" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D324" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D328" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D32C" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D330" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D334" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D338" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D33C" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D340" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D344" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D348" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D34C" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D350" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D354" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D358" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D35C" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D360" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D364" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D368" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D36C" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D370" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D374" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D378" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D37C" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D380" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D384" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D388" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D38C" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D390" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D394" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D398" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D39C" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D3A0" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D3A4" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D3A8" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D3AC" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D3B0" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D3B4" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D3B8" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D3BC" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D3C0" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D3C4" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D3C8" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D3CC" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D3D0" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D3D4" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D3D8" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D3DC" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D3E0" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D3E4" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D3E8" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D3EC" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D3F0" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D3F4" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]L" address="ram:0x2006D3F8" />
	<symbol size="4" volatile="true" name="CAN1_AM[nn]H" address="ram:0x2006D3FC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D400" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D404" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D408" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D40C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D410" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D414" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D418" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D41C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D420" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D424" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D428" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D42C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D430" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D434" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D438" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D43C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D440" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D444" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D448" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D44C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D450" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D454" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D458" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D45C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D460" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D464" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D468" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D46C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D470" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D474" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D478" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D47C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D480" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D484" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D488" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D48C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D490" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D494" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D498" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D49C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D4A0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D4A4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D4A8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D4AC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D4B0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D4B4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D4B8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D4BC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D4C0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D4C4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D4C8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D4CC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D4D0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D4D4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D4D8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D4DC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D4E0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D4E4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D4E8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D4EC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D4F0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D4F4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D4F8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D4FC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D500" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D504" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D508" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D50C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D510" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D514" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D518" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D51C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D520" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D524" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D528" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D52C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D530" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D534" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D538" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D53C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D540" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D544" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D548" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D54C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D550" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D554" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D558" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D55C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D560" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D564" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D568" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D56C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D570" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D574" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D578" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D57C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D580" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D584" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D588" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D58C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D590" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D594" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D598" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D59C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D5A0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D5A4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D5A8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D5AC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D5B0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D5B4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D5B8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D5BC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D5C0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D5C4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D5C8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D5CC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D5D0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D5D4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D5D8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D5DC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D5E0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D5E4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D5E8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D5EC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D5F0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D5F4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D5F8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D5FC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D600" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D604" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D608" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D60C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D610" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D614" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D618" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D61C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D620" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D624" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D628" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D62C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D630" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D634" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D638" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D63C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D640" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D644" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D648" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D64C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D650" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D654" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D658" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D65C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D660" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D664" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D668" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D66C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D670" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D674" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D678" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D67C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D680" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D684" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D688" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D68C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D690" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D694" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D698" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D69C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D6A0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D6A4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D6A8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D6AC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D6B0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D6B4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D6B8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D6BC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D6C0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D6C4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D6C8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D6CC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D6D0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D6D4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D6D8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D6DC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D6E0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D6E4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D6E8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D6EC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D6F0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D6F4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D6F8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D6FC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D700" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D704" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D708" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D70C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D710" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D714" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D718" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D71C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D720" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D724" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D728" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D72C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D730" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D734" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D738" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D73C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D740" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D744" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D748" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D74C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D750" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D754" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D758" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D75C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D760" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D764" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D768" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D76C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D770" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D774" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D778" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D77C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D780" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D784" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D788" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D78C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D790" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D794" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D798" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D79C" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D7A0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D7A4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D7A8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D7AC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D7B0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D7B4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D7B8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D7BC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D7C0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D7C4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D7C8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D7CC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D7D0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D7D4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D7D8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D7DC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA0" address="ram:0x2006D7E0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA1" address="ram:0x2006D7E4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA2" address="ram:0x2006D7E8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_DATA3" address="ram:0x2006D7EC" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_LENGTH" address="ram:0x2006D7F0" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_TIME-" address="ram:0x2006D7F4" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID0" address="ram:0x2006D7F8" />
	<symbol size="4" volatile="true" name="CAN1_MB[nn]_ID1" address="ram:0x2006D7FC" />
	<symbol size="4" volatile="true" name="CNT0_CFG" address="ram:0x20070000" />
	<symbol size="4" volatile="true" name="CNT0_IMSK" address="ram:0x20070004" />
	<symbol size="4" volatile="true" name="CNT0_STAT" address="ram:0x20070008" />
	<symbol size="4" volatile="true" name="CNT0_CMD" address="ram:0x2007000C" />
	<symbol size="4" volatile="true" name="CNT0_DEBNCE" address="ram:0x20070010" />
	<symbol size="4" volatile="true" name="CNT0_CNTR" address="ram:0x20070014" />
	<symbol size="4" volatile="true" name="CNT0_MAX" address="ram:0x20070018" />
	<symbol size="4" volatile="true" name="CNT0_MIN" address="ram:0x2007001C" />
	<symbol size="4" volatile="true" name="HADC0_CTL" address="ram:0x20074000" />
	<symbol size="4" volatile="true" name="HADC0_CHAN_MSK" address="ram:0x20074004" />
	<symbol size="4" volatile="true" name="HADC0_IMSK" address="ram:0x20074008" />
	<symbol size="4" volatile="true" name="HADC0_STAT" address="ram:0x2007400C" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x20074010" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x20074014" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x20074018" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x2007401C" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x20074020" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x20074024" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x20074028" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x2007402C" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x20074030" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x20074034" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x20074038" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x2007403C" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x20074040" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x20074044" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x20074048" />
	<symbol size="4" volatile="true" name="HADC0_DATA[nn]" address="ram:0x2007404C" />
	<symbol size="4" volatile="true" name="OTPC0_STAT" address="ram:0x20075004" />
	<symbol size="4" volatile="true" name="OTPC0_SECU_STATE" address="ram:0x2007502C" />
	<symbol size="4" volatile="true" name="MSI0_CTL" address="ram:0x20076000" />
	<symbol size="4" volatile="true" name="MSI0_CLKDIV" address="ram:0x20076008" />
	<symbol size="4" volatile="true" name="MSI0_CLKEN" address="ram:0x20076010" />
	<symbol size="4" volatile="true" name="MSI0_TMOUT" address="ram:0x20076014" />
	<symbol size="4" volatile="true" name="MSI0_CTYPE" address="ram:0x20076018" />
	<symbol size="4" volatile="true" name="MSI0_BLKSIZ" address="ram:0x2007601C" />
	<symbol size="4" volatile="true" name="MSI0_BYTCNT" address="ram:0x20076020" />
	<symbol size="4" volatile="true" name="MSI0_IMSK" address="ram:0x20076024" />
	<symbol size="4" volatile="true" name="MSI0_CMDARG" address="ram:0x20076028" />
	<symbol size="4" volatile="true" name="MSI0_CMD" address="ram:0x2007602C" />
	<symbol size="4" volatile="true" name="MSI0_RESP0" address="ram:0x20076030" />
	<symbol size="4" volatile="true" name="MSI0_RESP1" address="ram:0x20076034" />
	<symbol size="4" volatile="true" name="MSI0_RESP2" address="ram:0x20076038" />
	<symbol size="4" volatile="true" name="MSI0_RESP3" address="ram:0x2007603C" />
	<symbol size="4" volatile="true" name="MSI0_MSKISTAT" address="ram:0x20076040" />
	<symbol size="4" volatile="true" name="MSI0_ISTAT" address="ram:0x20076044" />
	<symbol size="4" volatile="true" name="MSI0_STAT" address="ram:0x20076048" />
	<symbol size="4" volatile="true" name="MSI0_FIFOTH" address="ram:0x2007604C" />
	<symbol size="4" volatile="true" name="MSI0_CDETECT" address="ram:0x20076050" />
	<symbol size="4" volatile="true" name="MSI0_TCBCNT" address="ram:0x2007605C" />
	<symbol size="4" volatile="true" name="MSI0_TBBCNT" address="ram:0x20076060" />
	<symbol size="4" volatile="true" name="MSI0_DEBNCE" address="ram:0x20076064" />
	<symbol size="4" volatile="true" name="MSI0_BUSMODE" address="ram:0x20076080" />
	<symbol size="4" volatile="true" name="MSI0_PLDMND" address="ram:0x20076084" />
	<symbol size="4" volatile="true" name="MSI0_DBADDR" address="ram:0x20076088" />
	<symbol size="4" volatile="true" name="MSI0_IDSTS" address="ram:0x2007608C" />
	<symbol size="4" volatile="true" name="MSI0_IDINTEN" address="ram:0x20076090" />
	<symbol size="4" volatile="true" name="MSI0_DSCADDR" address="ram:0x20076094" />
	<symbol size="4" volatile="true" name="MSI0_BUFADDR" address="ram:0x20076098" />
	<symbol size="4" volatile="true" name="MSI0_CDTHRCTL" address="ram:0x20076100" />
	<symbol size="4" volatile="true" name="MSI0_UHS_EXT" address="ram:0x20076108" />
	<symbol size="4" volatile="true" name="MSI0_ENSHIFT" address="ram:0x20076110" />
	<symbol size="4" volatile="true" name="SWU5_GCTL" address="ram:0x20077000" />
	<symbol size="4" volatile="true" name="SWU5_GSTAT" address="ram:0x20077004" />
	<symbol size="4" volatile="true" name="SWU5_CTL[n]" address="ram:0x20077010" />
	<symbol size="4" volatile="true" name="SWU5_LA[n]" address="ram:0x20077014" />
	<symbol size="4" volatile="true" name="SWU5_UA[n]" address="ram:0x20077018" />
	<symbol size="4" volatile="true" name="SWU5_ID[n]" address="ram:0x2007701C" />
	<symbol size="4" volatile="true" name="SWU5_CNT[n]" address="ram:0x20077020" />
	<symbol size="4" volatile="true" name="SWU5_TARG[n]" address="ram:0x20077024" />
	<symbol size="4" volatile="true" name="SWU5_HIST[n]" address="ram:0x20077028" />
	<symbol size="4" volatile="true" name="SWU5_CUR[n]" address="ram:0x2007702C" />
	<symbol size="4" volatile="true" name="SWU5_CTL[n]" address="ram:0x20077030" />
	<symbol size="4" volatile="true" name="SWU5_LA[n]" address="ram:0x20077034" />
	<symbol size="4" volatile="true" name="SWU5_UA[n]" address="ram:0x20077038" />
	<symbol size="4" volatile="true" name="SWU5_ID[n]" address="ram:0x2007703C" />
	<symbol size="4" volatile="true" name="SWU5_CNT[n]" address="ram:0x20077040" />
	<symbol size="4" volatile="true" name="SWU5_TARG[n]" address="ram:0x20077044" />
	<symbol size="4" volatile="true" name="SWU5_HIST[n]" address="ram:0x20077048" />
	<symbol size="4" volatile="true" name="SWU5_CUR[n]" address="ram:0x2007704C" />
	<symbol size="4" volatile="true" name="SWU5_CTL[n]" address="ram:0x20077050" />
	<symbol size="4" volatile="true" name="SWU5_LA[n]" address="ram:0x20077054" />
	<symbol size="4" volatile="true" name="SWU5_UA[n]" address="ram:0x20077058" />
	<symbol size="4" volatile="true" name="SWU5_ID[n]" address="ram:0x2007705C" />
	<symbol size="4" volatile="true" name="SWU5_CNT[n]" address="ram:0x20077060" />
	<symbol size="4" volatile="true" name="SWU5_TARG[n]" address="ram:0x20077064" />
	<symbol size="4" volatile="true" name="SWU5_HIST[n]" address="ram:0x20077068" />
	<symbol size="4" volatile="true" name="SWU5_CUR[n]" address="ram:0x2007706C" />
	<symbol size="4" volatile="true" name="SWU5_CTL[n]" address="ram:0x20077070" />
	<symbol size="4" volatile="true" name="SWU5_LA[n]" address="ram:0x20077074" />
	<symbol size="4" volatile="true" name="SWU5_UA[n]" address="ram:0x20077078" />
	<symbol size="4" volatile="true" name="SWU5_ID[n]" address="ram:0x2007707C" />
	<symbol size="4" volatile="true" name="SWU5_CNT[n]" address="ram:0x20077080" />
	<symbol size="4" volatile="true" name="SWU5_TARG[n]" address="ram:0x20077084" />
	<symbol size="4" volatile="true" name="SWU5_HIST[n]" address="ram:0x20077088" />
	<symbol size="4" volatile="true" name="SWU5_CUR[n]" address="ram:0x2007708C" />
	<symbol size="4" volatile="true" name="SWU6_GCTL" address="ram:0x20078000" />
	<symbol size="4" volatile="true" name="SWU6_GSTAT" address="ram:0x20078004" />
	<symbol size="4" volatile="true" name="SWU6_CTL[n]" address="ram:0x20078010" />
	<symbol size="4" volatile="true" name="SWU6_LA[n]" address="ram:0x20078014" />
	<symbol size="4" volatile="true" name="SWU6_UA[n]" address="ram:0x20078018" />
	<symbol size="4" volatile="true" name="SWU6_ID[n]" address="ram:0x2007801C" />
	<symbol size="4" volatile="true" name="SWU6_CNT[n]" address="ram:0x20078020" />
	<symbol size="4" volatile="true" name="SWU6_TARG[n]" address="ram:0x20078024" />
	<symbol size="4" volatile="true" name="SWU6_HIST[n]" address="ram:0x20078028" />
	<symbol size="4" volatile="true" name="SWU6_CUR[n]" address="ram:0x2007802C" />
	<symbol size="4" volatile="true" name="SWU6_CTL[n]" address="ram:0x20078030" />
	<symbol size="4" volatile="true" name="SWU6_LA[n]" address="ram:0x20078034" />
	<symbol size="4" volatile="true" name="SWU6_UA[n]" address="ram:0x20078038" />
	<symbol size="4" volatile="true" name="SWU6_ID[n]" address="ram:0x2007803C" />
	<symbol size="4" volatile="true" name="SWU6_CNT[n]" address="ram:0x20078040" />
	<symbol size="4" volatile="true" name="SWU6_TARG[n]" address="ram:0x20078044" />
	<symbol size="4" volatile="true" name="SWU6_HIST[n]" address="ram:0x20078048" />
	<symbol size="4" volatile="true" name="SWU6_CUR[n]" address="ram:0x2007804C" />
	<symbol size="4" volatile="true" name="SWU6_CTL[n]" address="ram:0x20078050" />
	<symbol size="4" volatile="true" name="SWU6_LA[n]" address="ram:0x20078054" />
	<symbol size="4" volatile="true" name="SWU6_UA[n]" address="ram:0x20078058" />
	<symbol size="4" volatile="true" name="SWU6_ID[n]" address="ram:0x2007805C" />
	<symbol size="4" volatile="true" name="SWU6_CNT[n]" address="ram:0x20078060" />
	<symbol size="4" volatile="true" name="SWU6_TARG[n]" address="ram:0x20078064" />
	<symbol size="4" volatile="true" name="SWU6_HIST[n]" address="ram:0x20078068" />
	<symbol size="4" volatile="true" name="SWU6_CUR[n]" address="ram:0x2007806C" />
	<symbol size="4" volatile="true" name="SWU6_CTL[n]" address="ram:0x20078070" />
	<symbol size="4" volatile="true" name="SWU6_LA[n]" address="ram:0x20078074" />
	<symbol size="4" volatile="true" name="SWU6_UA[n]" address="ram:0x20078078" />
	<symbol size="4" volatile="true" name="SWU6_ID[n]" address="ram:0x2007807C" />
	<symbol size="4" volatile="true" name="SWU6_CNT[n]" address="ram:0x20078080" />
	<symbol size="4" volatile="true" name="SWU6_TARG[n]" address="ram:0x20078084" />
	<symbol size="4" volatile="true" name="SWU6_HIST[n]" address="ram:0x20078088" />
	<symbol size="4" volatile="true" name="SWU6_CUR[n]" address="ram:0x2007808C" />
	<symbol size="4" volatile="true" name="SWU7_GCTL" address="ram:0x20079000" />
	<symbol size="4" volatile="true" name="SWU7_GSTAT" address="ram:0x20079004" />
	<symbol size="4" volatile="true" name="SWU7_CTL[n]" address="ram:0x20079010" />
	<symbol size="4" volatile="true" name="SWU7_LA[n]" address="ram:0x20079014" />
	<symbol size="4" volatile="true" name="SWU7_UA[n]" address="ram:0x20079018" />
	<symbol size="4" volatile="true" name="SWU7_ID[n]" address="ram:0x2007901C" />
	<symbol size="4" volatile="true" name="SWU7_CNT[n]" address="ram:0x20079020" />
	<symbol size="4" volatile="true" name="SWU7_TARG[n]" address="ram:0x20079024" />
	<symbol size="4" volatile="true" name="SWU7_HIST[n]" address="ram:0x20079028" />
	<symbol size="4" volatile="true" name="SWU7_CUR[n]" address="ram:0x2007902C" />
	<symbol size="4" volatile="true" name="SWU7_CTL[n]" address="ram:0x20079030" />
	<symbol size="4" volatile="true" name="SWU7_LA[n]" address="ram:0x20079034" />
	<symbol size="4" volatile="true" name="SWU7_UA[n]" address="ram:0x20079038" />
	<symbol size="4" volatile="true" name="SWU7_ID[n]" address="ram:0x2007903C" />
	<symbol size="4" volatile="true" name="SWU7_CNT[n]" address="ram:0x20079040" />
	<symbol size="4" volatile="true" name="SWU7_TARG[n]" address="ram:0x20079044" />
	<symbol size="4" volatile="true" name="SWU7_HIST[n]" address="ram:0x20079048" />
	<symbol size="4" volatile="true" name="SWU7_CUR[n]" address="ram:0x2007904C" />
	<symbol size="4" volatile="true" name="SWU7_CTL[n]" address="ram:0x20079050" />
	<symbol size="4" volatile="true" name="SWU7_LA[n]" address="ram:0x20079054" />
	<symbol size="4" volatile="true" name="SWU7_UA[n]" address="ram:0x20079058" />
	<symbol size="4" volatile="true" name="SWU7_ID[n]" address="ram:0x2007905C" />
	<symbol size="4" volatile="true" name="SWU7_CNT[n]" address="ram:0x20079060" />
	<symbol size="4" volatile="true" name="SWU7_TARG[n]" address="ram:0x20079064" />
	<symbol size="4" volatile="true" name="SWU7_HIST[n]" address="ram:0x20079068" />
	<symbol size="4" volatile="true" name="SWU7_CUR[n]" address="ram:0x2007906C" />
	<symbol size="4" volatile="true" name="SWU7_CTL[n]" address="ram:0x20079070" />
	<symbol size="4" volatile="true" name="SWU7_LA[n]" address="ram:0x20079074" />
	<symbol size="4" volatile="true" name="SWU7_UA[n]" address="ram:0x20079078" />
	<symbol size="4" volatile="true" name="SWU7_ID[n]" address="ram:0x2007907C" />
	<symbol size="4" volatile="true" name="SWU7_CNT[n]" address="ram:0x20079080" />
	<symbol size="4" volatile="true" name="SWU7_TARG[n]" address="ram:0x20079084" />
	<symbol size="4" volatile="true" name="SWU7_HIST[n]" address="ram:0x20079088" />
	<symbol size="4" volatile="true" name="SWU7_CUR[n]" address="ram:0x2007908C" />
	<symbol size="4" volatile="true" name="DMA0_DSCPTR_NXT" address="ram:0x2007C000" />
	<symbol size="4" volatile="true" name="DMA0_ADDRSTART" address="ram:0x2007C004" />
	<symbol size="4" volatile="true" name="DMA0_CFG" address="ram:0x2007C008" />
	<symbol size="4" volatile="true" name="DMA0_XCNT" address="ram:0x2007C00C" />
	<symbol size="4" volatile="true" name="DMA0_XMOD" address="ram:0x2007C010" />
	<symbol size="4" volatile="true" name="DMA0_YCNT" address="ram:0x2007C014" />
	<symbol size="4" volatile="true" name="DMA0_YMOD" address="ram:0x2007C018" />
	<symbol size="4" volatile="true" name="DMA0_DSCPTR_CUR" address="ram:0x2007C024" />
	<symbol size="4" volatile="true" name="DMA0_DSCPTR_PRV" address="ram:0x2007C028" />
	<symbol size="4" volatile="true" name="DMA0_ADDR_CUR" address="ram:0x2007C02C" />
	<symbol size="4" volatile="true" name="DMA0_STAT" address="ram:0x2007C030" />
	<symbol size="4" volatile="true" name="DMA0_XCNT_CUR" address="ram:0x2007C034" />
	<symbol size="4" volatile="true" name="DMA0_YCNT_CUR" address="ram:0x2007C038" />
	<symbol size="4" volatile="true" name="DMA1_DSCPTR_NXT" address="ram:0x2007D000" />
	<symbol size="4" volatile="true" name="DMA1_ADDRSTART" address="ram:0x2007D004" />
	<symbol size="4" volatile="true" name="DMA1_CFG" address="ram:0x2007D008" />
	<symbol size="4" volatile="true" name="DMA1_XCNT" address="ram:0x2007D00C" />
	<symbol size="4" volatile="true" name="DMA1_XMOD" address="ram:0x2007D010" />
	<symbol size="4" volatile="true" name="DMA1_YCNT" address="ram:0x2007D014" />
	<symbol size="4" volatile="true" name="DMA1_YMOD" address="ram:0x2007D018" />
	<symbol size="4" volatile="true" name="DMA1_DSCPTR_CUR" address="ram:0x2007D024" />
	<symbol size="4" volatile="true" name="DMA1_DSCPTR_PRV" address="ram:0x2007D028" />
	<symbol size="4" volatile="true" name="DMA1_ADDR_CUR" address="ram:0x2007D02C" />
	<symbol size="4" volatile="true" name="DMA1_STAT" address="ram:0x2007D030" />
	<symbol size="4" volatile="true" name="DMA1_XCNT_CUR" address="ram:0x2007D034" />
	<symbol size="4" volatile="true" name="DMA1_YCNT_CUR" address="ram:0x2007D038" />
	<symbol size="4" volatile="true" name="DMA2_DSCPTR_NXT" address="ram:0x2007E000" />
	<symbol size="4" volatile="true" name="DMA2_ADDRSTART" address="ram:0x2007E004" />
	<symbol size="4" volatile="true" name="DMA2_CFG" address="ram:0x2007E008" />
	<symbol size="4" volatile="true" name="DMA2_XCNT" address="ram:0x2007E00C" />
	<symbol size="4" volatile="true" name="DMA2_XMOD" address="ram:0x2007E010" />
	<symbol size="4" volatile="true" name="DMA2_YCNT" address="ram:0x2007E014" />
	<symbol size="4" volatile="true" name="DMA2_YMOD" address="ram:0x2007E018" />
	<symbol size="4" volatile="true" name="DMA2_DSCPTR_CUR" address="ram:0x2007E024" />
	<symbol size="4" volatile="true" name="DMA2_DSCPTR_PRV" address="ram:0x2007E028" />
	<symbol size="4" volatile="true" name="DMA2_ADDR_CUR" address="ram:0x2007E02C" />
	<symbol size="4" volatile="true" name="DMA2_STAT" address="ram:0x2007E030" />
	<symbol size="4" volatile="true" name="DMA2_XCNT_CUR" address="ram:0x2007E034" />
	<symbol size="4" volatile="true" name="DMA2_YCNT_CUR" address="ram:0x2007E038" />
	<symbol size="4" volatile="true" name="DMA3_DSCPTR_NXT" address="ram:0x2007F000" />
	<symbol size="4" volatile="true" name="DMA3_ADDRSTART" address="ram:0x2007F004" />
	<symbol size="4" volatile="true" name="DMA3_CFG" address="ram:0x2007F008" />
	<symbol size="4" volatile="true" name="DMA3_XCNT" address="ram:0x2007F00C" />
	<symbol size="4" volatile="true" name="DMA3_XMOD" address="ram:0x2007F010" />
	<symbol size="4" volatile="true" name="DMA3_YCNT" address="ram:0x2007F014" />
	<symbol size="4" volatile="true" name="DMA3_YMOD" address="ram:0x2007F018" />
	<symbol size="4" volatile="true" name="DMA3_DSCPTR_CUR" address="ram:0x2007F024" />
	<symbol size="4" volatile="true" name="DMA3_DSCPTR_PRV" address="ram:0x2007F028" />
	<symbol size="4" volatile="true" name="DMA3_ADDR_CUR" address="ram:0x2007F02C" />
	<symbol size="4" volatile="true" name="DMA3_STAT" address="ram:0x2007F030" />
	<symbol size="4" volatile="true" name="DMA3_XCNT_CUR" address="ram:0x2007F034" />
	<symbol size="4" volatile="true" name="DMA3_YCNT_CUR" address="ram:0x2007F038" />
	<symbol size="4" volatile="true" name="DMA4_DSCPTR_NXT" address="ram:0x20080000" />
	<symbol size="4" volatile="true" name="DMA4_ADDRSTART" address="ram:0x20080004" />
	<symbol size="4" volatile="true" name="DMA4_CFG" address="ram:0x20080008" />
	<symbol size="4" volatile="true" name="DMA4_XCNT" address="ram:0x2008000C" />
	<symbol size="4" volatile="true" name="DMA4_XMOD" address="ram:0x20080010" />
	<symbol size="4" volatile="true" name="DMA4_YCNT" address="ram:0x20080014" />
	<symbol size="4" volatile="true" name="DMA4_YMOD" address="ram:0x20080018" />
	<symbol size="4" volatile="true" name="DMA4_DSCPTR_CUR" address="ram:0x20080024" />
	<symbol size="4" volatile="true" name="DMA4_DSCPTR_PRV" address="ram:0x20080028" />
	<symbol size="4" volatile="true" name="DMA4_ADDR_CUR" address="ram:0x2008002C" />
	<symbol size="4" volatile="true" name="DMA4_STAT" address="ram:0x20080030" />
	<symbol size="4" volatile="true" name="DMA4_XCNT_CUR" address="ram:0x20080034" />
	<symbol size="4" volatile="true" name="DMA4_YCNT_CUR" address="ram:0x20080038" />
	<symbol size="4" volatile="true" name="DMA5_DSCPTR_NXT" address="ram:0x20081000" />
	<symbol size="4" volatile="true" name="DMA5_ADDRSTART" address="ram:0x20081004" />
	<symbol size="4" volatile="true" name="DMA5_CFG" address="ram:0x20081008" />
	<symbol size="4" volatile="true" name="DMA5_XCNT" address="ram:0x2008100C" />
	<symbol size="4" volatile="true" name="DMA5_XMOD" address="ram:0x20081010" />
	<symbol size="4" volatile="true" name="DMA5_YCNT" address="ram:0x20081014" />
	<symbol size="4" volatile="true" name="DMA5_YMOD" address="ram:0x20081018" />
	<symbol size="4" volatile="true" name="DMA5_DSCPTR_CUR" address="ram:0x20081024" />
	<symbol size="4" volatile="true" name="DMA5_DSCPTR_PRV" address="ram:0x20081028" />
	<symbol size="4" volatile="true" name="DMA5_ADDR_CUR" address="ram:0x2008102C" />
	<symbol size="4" volatile="true" name="DMA5_STAT" address="ram:0x20081030" />
	<symbol size="4" volatile="true" name="DMA5_XCNT_CUR" address="ram:0x20081034" />
	<symbol size="4" volatile="true" name="DMA5_YCNT_CUR" address="ram:0x20081038" />
	<symbol size="4" volatile="true" name="DMA6_DSCPTR_NXT" address="ram:0x20082000" />
	<symbol size="4" volatile="true" name="DMA6_ADDRSTART" address="ram:0x20082004" />
	<symbol size="4" volatile="true" name="DMA6_CFG" address="ram:0x20082008" />
	<symbol size="4" volatile="true" name="DMA6_XCNT" address="ram:0x2008200C" />
	<symbol size="4" volatile="true" name="DMA6_XMOD" address="ram:0x20082010" />
	<symbol size="4" volatile="true" name="DMA6_YCNT" address="ram:0x20082014" />
	<symbol size="4" volatile="true" name="DMA6_YMOD" address="ram:0x20082018" />
	<symbol size="4" volatile="true" name="DMA6_DSCPTR_CUR" address="ram:0x20082024" />
	<symbol size="4" volatile="true" name="DMA6_DSCPTR_PRV" address="ram:0x20082028" />
	<symbol size="4" volatile="true" name="DMA6_ADDR_CUR" address="ram:0x2008202C" />
	<symbol size="4" volatile="true" name="DMA6_STAT" address="ram:0x20082030" />
	<symbol size="4" volatile="true" name="DMA6_XCNT_CUR" address="ram:0x20082034" />
	<symbol size="4" volatile="true" name="DMA6_YCNT_CUR" address="ram:0x20082038" />
	<symbol size="4" volatile="true" name="DMA7_DSCPTR_NXT" address="ram:0x20083000" />
	<symbol size="4" volatile="true" name="DMA7_ADDRSTART" address="ram:0x20083004" />
	<symbol size="4" volatile="true" name="DMA7_CFG" address="ram:0x20083008" />
	<symbol size="4" volatile="true" name="DMA7_XCNT" address="ram:0x2008300C" />
	<symbol size="4" volatile="true" name="DMA7_XMOD" address="ram:0x20083010" />
	<symbol size="4" volatile="true" name="DMA7_YCNT" address="ram:0x20083014" />
	<symbol size="4" volatile="true" name="DMA7_YMOD" address="ram:0x20083018" />
	<symbol size="4" volatile="true" name="DMA7_DSCPTR_CUR" address="ram:0x20083024" />
	<symbol size="4" volatile="true" name="DMA7_DSCPTR_PRV" address="ram:0x20083028" />
	<symbol size="4" volatile="true" name="DMA7_ADDR_CUR" address="ram:0x2008302C" />
	<symbol size="4" volatile="true" name="DMA7_STAT" address="ram:0x20083030" />
	<symbol size="4" volatile="true" name="DMA7_XCNT_CUR" address="ram:0x20083034" />
	<symbol size="4" volatile="true" name="DMA7_YCNT_CUR" address="ram:0x20083038" />
	<symbol size="4" volatile="true" name="DMA8_DSCPTR_NXT" address="ram:0x20084000" />
	<symbol size="4" volatile="true" name="DMA8_ADDRSTART" address="ram:0x20084004" />
	<symbol size="4" volatile="true" name="DMA8_CFG" address="ram:0x20084008" />
	<symbol size="4" volatile="true" name="DMA8_XCNT" address="ram:0x2008400C" />
	<symbol size="4" volatile="true" name="DMA8_XMOD" address="ram:0x20084010" />
	<symbol size="4" volatile="true" name="DMA8_YCNT" address="ram:0x20084014" />
	<symbol size="4" volatile="true" name="DMA8_YMOD" address="ram:0x20084018" />
	<symbol size="4" volatile="true" name="DMA8_DSCPTR_CUR" address="ram:0x20084024" />
	<symbol size="4" volatile="true" name="DMA8_DSCPTR_PRV" address="ram:0x20084028" />
	<symbol size="4" volatile="true" name="DMA8_ADDR_CUR" address="ram:0x2008402C" />
	<symbol size="4" volatile="true" name="DMA8_STAT" address="ram:0x20084030" />
	<symbol size="4" volatile="true" name="DMA8_XCNT_CUR" address="ram:0x20084034" />
	<symbol size="4" volatile="true" name="DMA8_YCNT_CUR" address="ram:0x20084038" />
	<symbol size="4" volatile="true" name="DMA9_DSCPTR_NXT" address="ram:0x20085000" />
	<symbol size="4" volatile="true" name="DMA9_ADDRSTART" address="ram:0x20085004" />
	<symbol size="4" volatile="true" name="DMA9_CFG" address="ram:0x20085008" />
	<symbol size="4" volatile="true" name="DMA9_XCNT" address="ram:0x2008500C" />
	<symbol size="4" volatile="true" name="DMA9_XMOD" address="ram:0x20085010" />
	<symbol size="4" volatile="true" name="DMA9_YCNT" address="ram:0x20085014" />
	<symbol size="4" volatile="true" name="DMA9_YMOD" address="ram:0x20085018" />
	<symbol size="4" volatile="true" name="DMA9_DSCPTR_CUR" address="ram:0x20085024" />
	<symbol size="4" volatile="true" name="DMA9_DSCPTR_PRV" address="ram:0x20085028" />
	<symbol size="4" volatile="true" name="DMA9_ADDR_CUR" address="ram:0x2008502C" />
	<symbol size="4" volatile="true" name="DMA9_STAT" address="ram:0x20085030" />
	<symbol size="4" volatile="true" name="DMA9_XCNT_CUR" address="ram:0x20085034" />
	<symbol size="4" volatile="true" name="DMA9_YCNT_CUR" address="ram:0x20085038" />
	<symbol size="4" volatile="true" name="DMA10_DSCPTR_NXT" address="ram:0x20086000" />
	<symbol size="4" volatile="true" name="DMA10_ADDRSTART" address="ram:0x20086004" />
	<symbol size="4" volatile="true" name="DMA10_CFG" address="ram:0x20086008" />
	<symbol size="4" volatile="true" name="DMA10_XCNT" address="ram:0x2008600C" />
	<symbol size="4" volatile="true" name="DMA10_XMOD" address="ram:0x20086010" />
	<symbol size="4" volatile="true" name="DMA10_YCNT" address="ram:0x20086014" />
	<symbol size="4" volatile="true" name="DMA10_YMOD" address="ram:0x20086018" />
	<symbol size="4" volatile="true" name="DMA10_DSCPTR_CUR" address="ram:0x20086024" />
	<symbol size="4" volatile="true" name="DMA10_DSCPTR_PRV" address="ram:0x20086028" />
	<symbol size="4" volatile="true" name="DMA10_ADDR_CUR" address="ram:0x2008602C" />
	<symbol size="4" volatile="true" name="DMA10_STAT" address="ram:0x20086030" />
	<symbol size="4" volatile="true" name="DMA10_XCNT_CUR" address="ram:0x20086034" />
	<symbol size="4" volatile="true" name="DMA10_YCNT_CUR" address="ram:0x20086038" />
	<symbol size="4" volatile="true" name="DMA11_DSCPTR_NXT" address="ram:0x20087000" />
	<symbol size="4" volatile="true" name="DMA11_ADDRSTART" address="ram:0x20087004" />
	<symbol size="4" volatile="true" name="DMA11_CFG" address="ram:0x20087008" />
	<symbol size="4" volatile="true" name="DMA11_XCNT" address="ram:0x2008700C" />
	<symbol size="4" volatile="true" name="DMA11_XMOD" address="ram:0x20087010" />
	<symbol size="4" volatile="true" name="DMA11_YCNT" address="ram:0x20087014" />
	<symbol size="4" volatile="true" name="DMA11_YMOD" address="ram:0x20087018" />
	<symbol size="4" volatile="true" name="DMA11_DSCPTR_CUR" address="ram:0x20087024" />
	<symbol size="4" volatile="true" name="DMA11_DSCPTR_PRV" address="ram:0x20087028" />
	<symbol size="4" volatile="true" name="DMA11_ADDR_CUR" address="ram:0x2008702C" />
	<symbol size="4" volatile="true" name="DMA11_STAT" address="ram:0x20087030" />
	<symbol size="4" volatile="true" name="DMA11_XCNT_CUR" address="ram:0x20087034" />
	<symbol size="4" volatile="true" name="DMA11_YCNT_CUR" address="ram:0x20087038" />
	<symbol size="4" volatile="true" name="DMA12_DSCPTR_NXT" address="ram:0x20088000" />
	<symbol size="4" volatile="true" name="DMA12_ADDRSTART" address="ram:0x20088004" />
	<symbol size="4" volatile="true" name="DMA12_CFG" address="ram:0x20088008" />
	<symbol size="4" volatile="true" name="DMA12_XCNT" address="ram:0x2008800C" />
	<symbol size="4" volatile="true" name="DMA12_XMOD" address="ram:0x20088010" />
	<symbol size="4" volatile="true" name="DMA12_YCNT" address="ram:0x20088014" />
	<symbol size="4" volatile="true" name="DMA12_YMOD" address="ram:0x20088018" />
	<symbol size="4" volatile="true" name="DMA12_DSCPTR_CUR" address="ram:0x20088024" />
	<symbol size="4" volatile="true" name="DMA12_DSCPTR_PRV" address="ram:0x20088028" />
	<symbol size="4" volatile="true" name="DMA12_ADDR_CUR" address="ram:0x2008802C" />
	<symbol size="4" volatile="true" name="DMA12_STAT" address="ram:0x20088030" />
	<symbol size="4" volatile="true" name="DMA12_XCNT_CUR" address="ram:0x20088034" />
	<symbol size="4" volatile="true" name="DMA12_YCNT_CUR" address="ram:0x20088038" />
	<symbol size="4" volatile="true" name="DMA13_DSCPTR_NXT" address="ram:0x20089000" />
	<symbol size="4" volatile="true" name="DMA13_ADDRSTART" address="ram:0x20089004" />
	<symbol size="4" volatile="true" name="DMA13_CFG" address="ram:0x20089008" />
	<symbol size="4" volatile="true" name="DMA13_XCNT" address="ram:0x2008900C" />
	<symbol size="4" volatile="true" name="DMA13_XMOD" address="ram:0x20089010" />
	<symbol size="4" volatile="true" name="DMA13_YCNT" address="ram:0x20089014" />
	<symbol size="4" volatile="true" name="DMA13_YMOD" address="ram:0x20089018" />
	<symbol size="4" volatile="true" name="DMA13_DSCPTR_CUR" address="ram:0x20089024" />
	<symbol size="4" volatile="true" name="DMA13_DSCPTR_PRV" address="ram:0x20089028" />
	<symbol size="4" volatile="true" name="DMA13_ADDR_CUR" address="ram:0x2008902C" />
	<symbol size="4" volatile="true" name="DMA13_STAT" address="ram:0x20089030" />
	<symbol size="4" volatile="true" name="DMA13_XCNT_CUR" address="ram:0x20089034" />
	<symbol size="4" volatile="true" name="DMA13_YCNT_CUR" address="ram:0x20089038" />
	<symbol size="4" volatile="true" name="DMA14_DSCPTR_NXT" address="ram:0x2008A000" />
	<symbol size="4" volatile="true" name="DMA14_ADDRSTART" address="ram:0x2008A004" />
	<symbol size="4" volatile="true" name="DMA14_CFG" address="ram:0x2008A008" />
	<symbol size="4" volatile="true" name="DMA14_XCNT" address="ram:0x2008A00C" />
	<symbol size="4" volatile="true" name="DMA14_XMOD" address="ram:0x2008A010" />
	<symbol size="4" volatile="true" name="DMA14_YCNT" address="ram:0x2008A014" />
	<symbol size="4" volatile="true" name="DMA14_YMOD" address="ram:0x2008A018" />
	<symbol size="4" volatile="true" name="DMA14_DSCPTR_CUR" address="ram:0x2008A024" />
	<symbol size="4" volatile="true" name="DMA14_DSCPTR_PRV" address="ram:0x2008A028" />
	<symbol size="4" volatile="true" name="DMA14_ADDR_CUR" address="ram:0x2008A02C" />
	<symbol size="4" volatile="true" name="DMA14_STAT" address="ram:0x2008A030" />
	<symbol size="4" volatile="true" name="DMA14_XCNT_CUR" address="ram:0x2008A034" />
	<symbol size="4" volatile="true" name="DMA14_YCNT_CUR" address="ram:0x2008A038" />
	<symbol size="4" volatile="true" name="DMA15_DSCPTR_NXT" address="ram:0x2008B000" />
	<symbol size="4" volatile="true" name="DMA15_ADDRSTART" address="ram:0x2008B004" />
	<symbol size="4" volatile="true" name="DMA15_CFG" address="ram:0x2008B008" />
	<symbol size="4" volatile="true" name="DMA15_XCNT" address="ram:0x2008B00C" />
	<symbol size="4" volatile="true" name="DMA15_XMOD" address="ram:0x2008B010" />
	<symbol size="4" volatile="true" name="DMA15_YCNT" address="ram:0x2008B014" />
	<symbol size="4" volatile="true" name="DMA15_YMOD" address="ram:0x2008B018" />
	<symbol size="4" volatile="true" name="DMA15_DSCPTR_CUR" address="ram:0x2008B024" />
	<symbol size="4" volatile="true" name="DMA15_DSCPTR_PRV" address="ram:0x2008B028" />
	<symbol size="4" volatile="true" name="DMA15_ADDR_CUR" address="ram:0x2008B02C" />
	<symbol size="4" volatile="true" name="DMA15_STAT" address="ram:0x2008B030" />
	<symbol size="4" volatile="true" name="DMA15_XCNT_CUR" address="ram:0x2008B034" />
	<symbol size="4" volatile="true" name="DMA15_YCNT_CUR" address="ram:0x2008B038" />
	<symbol size="4" volatile="true" name="DMA16_DSCPTR_NXT" address="ram:0x2008C000" />
	<symbol size="4" volatile="true" name="DMA16_ADDRSTART" address="ram:0x2008C004" />
	<symbol size="4" volatile="true" name="DMA16_CFG" address="ram:0x2008C008" />
	<symbol size="4" volatile="true" name="DMA16_XCNT" address="ram:0x2008C00C" />
	<symbol size="4" volatile="true" name="DMA16_XMOD" address="ram:0x2008C010" />
	<symbol size="4" volatile="true" name="DMA16_YCNT" address="ram:0x2008C014" />
	<symbol size="4" volatile="true" name="DMA16_YMOD" address="ram:0x2008C018" />
	<symbol size="4" volatile="true" name="DMA16_DSCPTR_CUR" address="ram:0x2008C024" />
	<symbol size="4" volatile="true" name="DMA16_DSCPTR_PRV" address="ram:0x2008C028" />
	<symbol size="4" volatile="true" name="DMA16_ADDR_CUR" address="ram:0x2008C02C" />
	<symbol size="4" volatile="true" name="DMA16_STAT" address="ram:0x2008C030" />
	<symbol size="4" volatile="true" name="DMA16_XCNT_CUR" address="ram:0x2008C034" />
	<symbol size="4" volatile="true" name="DMA16_YCNT_CUR" address="ram:0x2008C038" />
	<symbol size="4" volatile="true" name="DMA16_BWLCNT" address="ram:0x2008C040" />
	<symbol size="4" volatile="true" name="DMA16_BWLCNT_CUR" address="ram:0x2008C044" />
	<symbol size="4" volatile="true" name="DMA16_BWMCNT" address="ram:0x2008C048" />
	<symbol size="4" volatile="true" name="DMA16_BWMCNT_CUR" address="ram:0x2008C04C" />
	<symbol size="4" volatile="true" name="DMA17_DSCPTR_NXT" address="ram:0x2008D000" />
	<symbol size="4" volatile="true" name="DMA17_ADDRSTART" address="ram:0x2008D004" />
	<symbol size="4" volatile="true" name="DMA17_CFG" address="ram:0x2008D008" />
	<symbol size="4" volatile="true" name="DMA17_XCNT" address="ram:0x2008D00C" />
	<symbol size="4" volatile="true" name="DMA17_XMOD" address="ram:0x2008D010" />
	<symbol size="4" volatile="true" name="DMA17_YCNT" address="ram:0x2008D014" />
	<symbol size="4" volatile="true" name="DMA17_YMOD" address="ram:0x2008D018" />
	<symbol size="4" volatile="true" name="DMA17_DSCPTR_CUR" address="ram:0x2008D024" />
	<symbol size="4" volatile="true" name="DMA17_DSCPTR_PRV" address="ram:0x2008D028" />
	<symbol size="4" volatile="true" name="DMA17_ADDR_CUR" address="ram:0x2008D02C" />
	<symbol size="4" volatile="true" name="DMA17_STAT" address="ram:0x2008D030" />
	<symbol size="4" volatile="true" name="DMA17_XCNT_CUR" address="ram:0x2008D034" />
	<symbol size="4" volatile="true" name="DMA17_YCNT_CUR" address="ram:0x2008D038" />
	<symbol size="4" volatile="true" name="DMA17_BWLCNT" address="ram:0x2008D040" />
	<symbol size="4" volatile="true" name="DMA17_BWLCNT_CUR" address="ram:0x2008D044" />
	<symbol size="4" volatile="true" name="DMA17_BWMCNT" address="ram:0x2008D048" />
	<symbol size="4" volatile="true" name="DMA17_BWMCNT_CUR" address="ram:0x2008D04C" />
	<symbol size="4" volatile="true" name="DMA18_DSCPTR_NXT" address="ram:0x200A0000" />
	<symbol size="4" volatile="true" name="DMA18_ADDRSTART" address="ram:0x200A0004" />
	<symbol size="4" volatile="true" name="DMA18_CFG" address="ram:0x200A0008" />
	<symbol size="4" volatile="true" name="DMA18_XCNT" address="ram:0x200A000C" />
	<symbol size="4" volatile="true" name="DMA18_XMOD" address="ram:0x200A0010" />
	<symbol size="4" volatile="true" name="DMA18_YCNT" address="ram:0x200A0014" />
	<symbol size="4" volatile="true" name="DMA18_YMOD" address="ram:0x200A0018" />
	<symbol size="4" volatile="true" name="DMA18_DSCPTR_CUR" address="ram:0x200A0024" />
	<symbol size="4" volatile="true" name="DMA18_DSCPTR_PRV" address="ram:0x200A0028" />
	<symbol size="4" volatile="true" name="DMA18_ADDR_CUR" address="ram:0x200A002C" />
	<symbol size="4" volatile="true" name="DMA18_STAT" address="ram:0x200A0030" />
	<symbol size="4" volatile="true" name="DMA18_XCNT_CUR" address="ram:0x200A0034" />
	<symbol size="4" volatile="true" name="DMA18_YCNT_CUR" address="ram:0x200A0038" />
	<symbol size="4" volatile="true" name="DMA18_BWLCNT" address="ram:0x200A0040" />
	<symbol size="4" volatile="true" name="DMA18_BWLCNT_CUR" address="ram:0x200A0044" />
	<symbol size="4" volatile="true" name="DMA18_BWMCNT" address="ram:0x200A0048" />
	<symbol size="4" volatile="true" name="DMA18_BWMCNT_CUR" address="ram:0x200A004C" />
	<symbol size="4" volatile="true" name="DMA19_DSCPTR_NXT" address="ram:0x200A1000" />
	<symbol size="4" volatile="true" name="DMA19_ADDRSTART" address="ram:0x200A1004" />
	<symbol size="4" volatile="true" name="DMA19_CFG" address="ram:0x200A1008" />
	<symbol size="4" volatile="true" name="DMA19_XCNT" address="ram:0x200A100C" />
	<symbol size="4" volatile="true" name="DMA19_XMOD" address="ram:0x200A1010" />
	<symbol size="4" volatile="true" name="DMA19_YCNT" address="ram:0x200A1014" />
	<symbol size="4" volatile="true" name="DMA19_YMOD" address="ram:0x200A1018" />
	<symbol size="4" volatile="true" name="DMA19_DSCPTR_CUR" address="ram:0x200A1024" />
	<symbol size="4" volatile="true" name="DMA19_DSCPTR_PRV" address="ram:0x200A1028" />
	<symbol size="4" volatile="true" name="DMA19_ADDR_CUR" address="ram:0x200A102C" />
	<symbol size="4" volatile="true" name="DMA19_STAT" address="ram:0x200A1030" />
	<symbol size="4" volatile="true" name="DMA19_XCNT_CUR" address="ram:0x200A1034" />
	<symbol size="4" volatile="true" name="DMA19_YCNT_CUR" address="ram:0x200A1038" />
	<symbol size="4" volatile="true" name="DMA19_BWLCNT" address="ram:0x200A1040" />
	<symbol size="4" volatile="true" name="DMA19_BWLCNT_CUR" address="ram:0x200A1044" />
	<symbol size="4" volatile="true" name="DMA19_BWMCNT" address="ram:0x200A1048" />
	<symbol size="4" volatile="true" name="DMA19_BWMCNT_CUR" address="ram:0x200A104C" />
	<symbol size="4" volatile="true" name="DMA20_DSCPTR_NXT" address="ram:0x200A2000" />
	<symbol size="4" volatile="true" name="DMA20_ADDRSTART" address="ram:0x200A2004" />
	<symbol size="4" volatile="true" name="DMA20_CFG" address="ram:0x200A2008" />
	<symbol size="4" volatile="true" name="DMA20_XCNT" address="ram:0x200A200C" />
	<symbol size="4" volatile="true" name="DMA20_XMOD" address="ram:0x200A2010" />
	<symbol size="4" volatile="true" name="DMA20_YCNT" address="ram:0x200A2014" />
	<symbol size="4" volatile="true" name="DMA20_YMOD" address="ram:0x200A2018" />
	<symbol size="4" volatile="true" name="DMA20_DSCPTR_CUR" address="ram:0x200A2024" />
	<symbol size="4" volatile="true" name="DMA20_DSCPTR_PRV" address="ram:0x200A2028" />
	<symbol size="4" volatile="true" name="DMA20_ADDR_CUR" address="ram:0x200A202C" />
	<symbol size="4" volatile="true" name="DMA20_STAT" address="ram:0x200A2030" />
	<symbol size="4" volatile="true" name="DMA20_XCNT_CUR" address="ram:0x200A2034" />
	<symbol size="4" volatile="true" name="DMA20_YCNT_CUR" address="ram:0x200A2038" />
	<symbol size="4" volatile="true" name="DMA20_BWLCNT" address="ram:0x200A2040" />
	<symbol size="4" volatile="true" name="DMA20_BWLCNT_CUR" address="ram:0x200A2044" />
	<symbol size="4" volatile="true" name="DMA20_BWMCNT" address="ram:0x200A2048" />
	<symbol size="4" volatile="true" name="DMA20_BWMCNT_CUR" address="ram:0x200A204C" />
	<symbol size="4" volatile="true" name="DMA21_DSCPTR_NXT" address="ram:0x200A3000" />
	<symbol size="4" volatile="true" name="DMA21_ADDRSTART" address="ram:0x200A3004" />
	<symbol size="4" volatile="true" name="DMA21_CFG" address="ram:0x200A3008" />
	<symbol size="4" volatile="true" name="DMA21_XCNT" address="ram:0x200A300C" />
	<symbol size="4" volatile="true" name="DMA21_XMOD" address="ram:0x200A3010" />
	<symbol size="4" volatile="true" name="DMA21_YCNT" address="ram:0x200A3014" />
	<symbol size="4" volatile="true" name="DMA21_YMOD" address="ram:0x200A3018" />
	<symbol size="4" volatile="true" name="DMA21_DSCPTR_CUR" address="ram:0x200A3024" />
	<symbol size="4" volatile="true" name="DMA21_DSCPTR_PRV" address="ram:0x200A3028" />
	<symbol size="4" volatile="true" name="DMA21_ADDR_CUR" address="ram:0x200A302C" />
	<symbol size="4" volatile="true" name="DMA21_STAT" address="ram:0x200A3030" />
	<symbol size="4" volatile="true" name="DMA21_XCNT_CUR" address="ram:0x200A3034" />
	<symbol size="4" volatile="true" name="DMA21_YCNT_CUR" address="ram:0x200A3038" />
	<symbol size="4" volatile="true" name="DMA21_BWLCNT" address="ram:0x200A3040" />
	<symbol size="4" volatile="true" name="DMA21_BWLCNT_CUR" address="ram:0x200A3044" />
	<symbol size="4" volatile="true" name="DMA21_BWMCNT" address="ram:0x200A3048" />
	<symbol size="4" volatile="true" name="DMA21_BWMCNT_CUR" address="ram:0x200A304C" />
	<symbol size="4" volatile="true" name="CRC0_CTL" address="ram:0x200B0000" />
	<symbol size="4" volatile="true" name="CRC0_DCNT" address="ram:0x200B0004" />
	<symbol size="4" volatile="true" name="CRC0_DCNTRLD" address="ram:0x200B0008" />
	<symbol size="4" volatile="true" name="CRC0_COMP" address="ram:0x200B0014" />
	<symbol size="4" volatile="true" name="CRC0_FILLVAL" address="ram:0x200B0018" />
	<symbol size="4" volatile="true" name="CRC0_DFIFO" address="ram:0x200B001C" />
	<symbol size="4" volatile="true" name="CRC0_INEN" address="ram:0x200B0020" />
	<symbol size="4" volatile="true" name="CRC0_INEN_SET" address="ram:0x200B0024" />
	<symbol size="4" volatile="true" name="CRC0_INEN_CLR" address="ram:0x200B0028" />
	<symbol size="4" volatile="true" name="CRC0_POLY" address="ram:0x200B002C" />
	<symbol size="4" volatile="true" name="CRC0_STAT" address="ram:0x200B0040" />
	<symbol size="4" volatile="true" name="CRC0_DCNTCAP" address="ram:0x200B0044" />
	<symbol size="4" volatile="true" name="CRC0_RESULT_FIN" address="ram:0x200B004C" />
	<symbol size="4" volatile="true" name="CRC0_RESULT_CUR" address="ram:0x200B0050" />
	<symbol size="4" volatile="true" name="CRC1_CTL" address="ram:0x200B1000" />
	<symbol size="4" volatile="true" name="CRC1_DCNT" address="ram:0x200B1004" />
	<symbol size="4" volatile="true" name="CRC1_DCNTRLD" address="ram:0x200B1008" />
	<symbol size="4" volatile="true" name="CRC1_COMP" address="ram:0x200B1014" />
	<symbol size="4" volatile="true" name="CRC1_FILLVAL" address="ram:0x200B1018" />
	<symbol size="4" volatile="true" name="CRC1_DFIFO" address="ram:0x200B101C" />
	<symbol size="4" volatile="true" name="CRC1_INEN" address="ram:0x200B1020" />
	<symbol size="4" volatile="true" name="CRC1_INEN_SET" address="ram:0x200B1024" />
	<symbol size="4" volatile="true" name="CRC1_INEN_CLR" address="ram:0x200B1028" />
	<symbol size="4" volatile="true" name="CRC1_POLY" address="ram:0x200B102C" />
	<symbol size="4" volatile="true" name="CRC1_STAT" address="ram:0x200B1040" />
	<symbol size="4" volatile="true" name="CRC1_DCNTCAP" address="ram:0x200B1044" />
	<symbol size="4" volatile="true" name="CRC1_RESULT_FIN" address="ram:0x200B104C" />
	<symbol size="4" volatile="true" name="CRC1_RESULT_CUR" address="ram:0x200B1050" />
	<symbol size="4" volatile="true" name="DMC0_CTL" address="ram:0x200C0004" />
	<symbol size="4" volatile="true" name="DMC0_STAT" address="ram:0x200C0008" />
	<symbol size="4" volatile="true" name="DMC0_EFFCTL" address="ram:0x200C000C" />
	<symbol size="4" volatile="true" name="DMC0_PRIO" address="ram:0x200C0010" />
	<symbol size="4" volatile="true" name="DMC0_PRIOMSK" address="ram:0x200C0014" />
	<symbol size="4" volatile="true" name="DMC0_PRIO2" address="ram:0x200C0018" />
	<symbol size="4" volatile="true" name="DMC0_PRIOMSK2" address="ram:0x200C001C" />
	<symbol size="4" volatile="true" name="DMC0_CFG" address="ram:0x200C0040" />
	<symbol size="4" volatile="true" name="DMC0_TR0" address="ram:0x200C0044" />
	<symbol size="4" volatile="true" name="DMC0_TR1" address="ram:0x200C0048" />
	<symbol size="4" volatile="true" name="DMC0_TR2" address="ram:0x200C004C" />
	<symbol size="4" volatile="true" name="DMC0_MSK" address="ram:0x200C005C" />
	<symbol size="4" volatile="true" name="DMC0_MR" address="ram:0x200C0060" />
	<symbol size="4" volatile="true" name="DMC0_EMR1" address="ram:0x200C0064" />
	<symbol size="4" volatile="true" name="DMC0_EMR2" address="ram:0x200C0068" />
	<symbol size="4" volatile="true" name="DMC0_DLLCTL" address="ram:0x200C0080" />
	<symbol size="4" volatile="true" name="DMC0_RDDATABUFID1" address="ram:0x200C0100" />
	<symbol size="4" volatile="true" name="DMC0_RDDATABUFMSK1" address="ram:0x200C0104" />
	<symbol size="4" volatile="true" name="DMC0_RDDATABUFID2" address="ram:0x200C0108" />
	<symbol size="4" volatile="true" name="DMC0_RDDATABUFMSK2" address="ram:0x200C010C" />
	<symbol size="4" volatile="true" name="DMC0_CPHY_CTL" address="ram:0x200C01C0" />
	<symbol size="4" volatile="true" name="DMC0_PHY_CTL0" address="ram:0x200C1000" />
	<symbol size="4" volatile="true" name="DMC0_PHY_CTL1" address="ram:0x200C1004" />
	<symbol size="4" volatile="true" name="DMC0_PHY_CTL2" address="ram:0x200C1008" />
	<symbol size="4" volatile="true" name="DMC0_PHY_CTL3" address="ram:0x200C100C" />
	<symbol size="4" volatile="true" name="DMC0_PHY_CTL4" address="ram:0x200C1010" />
	<symbol size="4" volatile="true" name="DMC0_PHY_CTL5" address="ram:0x200C1014" />
	<symbol size="4" volatile="true" name="DMC0_PHY_STAT0" address="ram:0x200C101C" />
	<symbol size="4" volatile="true" name="DMC0_PHY_STAT3" address="ram:0x200C1028" />
	<symbol size="4" volatile="true" name="DMC0_PHY_STAT4" address="ram:0x200C102C" />
	<symbol size="4" volatile="true" name="DMC0_PHY_STAT5" address="ram:0x200C1030" />
	<symbol size="4" volatile="true" name="DMC0_CAL_PADCTL0" address="ram:0x200C1034" />
	<symbol size="4" volatile="true" name="DMC0_CAL_PADCTL1" address="ram:0x200C1038" />
	<symbol size="4" volatile="true" name="DMC0_CAL_PADCTL2" address="ram:0x200C103C" />
	<symbol size="4" volatile="true" name="SMPU1_CTL" address="ram:0x200C8000" />
	<symbol size="4" volatile="true" name="SMPU1_STAT" address="ram:0x200C8004" />
	<symbol size="4" volatile="true" name="SMPU1_IADDR" address="ram:0x200C8008" />
	<symbol size="4" volatile="true" name="SMPU1_IDTLS" address="ram:0x200C800C" />
	<symbol size="4" volatile="true" name="SMPU1_BADDR" address="ram:0x200C8010" />
	<symbol size="4" volatile="true" name="SMPU1_BDTLS" address="ram:0x200C8014" />
	<symbol size="4" volatile="true" name="SMPU1_RCTL[n]" address="ram:0x200C8020" />
	<symbol size="4" volatile="true" name="SMPU1_RADDR[n]" address="ram:0x200C8024" />
	<symbol size="4" volatile="true" name="SMPU1_RIDA[n]" address="ram:0x200C8028" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKA[n]" address="ram:0x200C802C" />
	<symbol size="4" volatile="true" name="SMPU1_RIDB[n]" address="ram:0x200C8030" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKB[n]" address="ram:0x200C8034" />
	<symbol size="4" volatile="true" name="SMPU1_RCTL[n]" address="ram:0x200C8038" />
	<symbol size="4" volatile="true" name="SMPU1_RADDR[n]" address="ram:0x200C803C" />
	<symbol size="4" volatile="true" name="SMPU1_RIDA[n]" address="ram:0x200C8040" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKA[n]" address="ram:0x200C8044" />
	<symbol size="4" volatile="true" name="SMPU1_RIDB[n]" address="ram:0x200C8048" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKB[n]" address="ram:0x200C804C" />
	<symbol size="4" volatile="true" name="SMPU1_RCTL[n]" address="ram:0x200C8050" />
	<symbol size="4" volatile="true" name="SMPU1_RADDR[n]" address="ram:0x200C8054" />
	<symbol size="4" volatile="true" name="SMPU1_RIDA[n]" address="ram:0x200C8058" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKA[n]" address="ram:0x200C805C" />
	<symbol size="4" volatile="true" name="SMPU1_RIDB[n]" address="ram:0x200C8060" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKB[n]" address="ram:0x200C8064" />
	<symbol size="4" volatile="true" name="SMPU1_RCTL[n]" address="ram:0x200C8068" />
	<symbol size="4" volatile="true" name="SMPU1_RADDR[n]" address="ram:0x200C806C" />
	<symbol size="4" volatile="true" name="SMPU1_RIDA[n]" address="ram:0x200C8070" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKA[n]" address="ram:0x200C8074" />
	<symbol size="4" volatile="true" name="SMPU1_RIDB[n]" address="ram:0x200C8078" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKB[n]" address="ram:0x200C807C" />
	<symbol size="4" volatile="true" name="SMPU1_RCTL[n]" address="ram:0x200C8080" />
	<symbol size="4" volatile="true" name="SMPU1_RADDR[n]" address="ram:0x200C8084" />
	<symbol size="4" volatile="true" name="SMPU1_RIDA[n]" address="ram:0x200C8088" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKA[n]" address="ram:0x200C808C" />
	<symbol size="4" volatile="true" name="SMPU1_RIDB[n]" address="ram:0x200C8090" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKB[n]" address="ram:0x200C8094" />
	<symbol size="4" volatile="true" name="SMPU1_RCTL[n]" address="ram:0x200C8098" />
	<symbol size="4" volatile="true" name="SMPU1_RADDR[n]" address="ram:0x200C809C" />
	<symbol size="4" volatile="true" name="SMPU1_RIDA[n]" address="ram:0x200C80A0" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKA[n]" address="ram:0x200C80A4" />
	<symbol size="4" volatile="true" name="SMPU1_RIDB[n]" address="ram:0x200C80A8" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKB[n]" address="ram:0x200C80AC" />
	<symbol size="4" volatile="true" name="SMPU1_RCTL[n]" address="ram:0x200C80B0" />
	<symbol size="4" volatile="true" name="SMPU1_RADDR[n]" address="ram:0x200C80B4" />
	<symbol size="4" volatile="true" name="SMPU1_RIDA[n]" address="ram:0x200C80B8" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKA[n]" address="ram:0x200C80BC" />
	<symbol size="4" volatile="true" name="SMPU1_RIDB[n]" address="ram:0x200C80C0" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKB[n]" address="ram:0x200C80C4" />
	<symbol size="4" volatile="true" name="SMPU1_RCTL[n]" address="ram:0x200C80C8" />
	<symbol size="4" volatile="true" name="SMPU1_RADDR[n]" address="ram:0x200C80CC" />
	<symbol size="4" volatile="true" name="SMPU1_RIDA[n]" address="ram:0x200C80D0" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKA[n]" address="ram:0x200C80D4" />
	<symbol size="4" volatile="true" name="SMPU1_RIDB[n]" address="ram:0x200C80D8" />
	<symbol size="4" volatile="true" name="SMPU1_RIDMSKB[n]" address="ram:0x200C80DC" />
	<symbol size="4" volatile="true" name="SMPU1_REVID" address="ram:0x200C8220" />
	<symbol size="4" volatile="true" name="SMPU1_SECURECTL" address="ram:0x200C8800" />
	<symbol size="4" volatile="true" name="SMPU1_SECURERCTL[n]" address="ram:0x200C8820" />
	<symbol size="4" volatile="true" name="SMPU1_SECURERCTL[n]" address="ram:0x200C8824" />
	<symbol size="4" volatile="true" name="SMPU1_SECURERCTL[n]" address="ram:0x200C8828" />
	<symbol size="4" volatile="true" name="SMPU1_SECURERCTL[n]" address="ram:0x200C882C" />
	<symbol size="4" volatile="true" name="SMPU1_SECURERCTL[n]" address="ram:0x200C8830" />
	<symbol size="4" volatile="true" name="SMPU1_SECURERCTL[n]" address="ram:0x200C8834" />
	<symbol size="4" volatile="true" name="SMPU1_SECURERCTL[n]" address="ram:0x200C8838" />
	<symbol size="4" volatile="true" name="SMPU1_SECURERCTL[n]" address="ram:0x200C883C" />
	<symbol size="4" volatile="true" name="SWU4_GCTL" address="ram:0x200CC000" />
	<symbol size="4" volatile="true" name="SWU4_GSTAT" address="ram:0x200CC004" />
	<symbol size="4" volatile="true" name="SWU4_CTL[n]" address="ram:0x200CC010" />
	<symbol size="4" volatile="true" name="SWU4_LA[n]" address="ram:0x200CC014" />
	<symbol size="4" volatile="true" name="SWU4_UA[n]" address="ram:0x200CC018" />
	<symbol size="4" volatile="true" name="SWU4_ID[n]" address="ram:0x200CC01C" />
	<symbol size="4" volatile="true" name="SWU4_CNT[n]" address="ram:0x200CC020" />
	<symbol size="4" volatile="true" name="SWU4_TARG[n]" address="ram:0x200CC024" />
	<symbol size="4" volatile="true" name="SWU4_HIST[n]" address="ram:0x200CC028" />
	<symbol size="4" volatile="true" name="SWU4_CUR[n]" address="ram:0x200CC02C" />
	<symbol size="4" volatile="true" name="SWU4_CTL[n]" address="ram:0x200CC030" />
	<symbol size="4" volatile="true" name="SWU4_LA[n]" address="ram:0x200CC034" />
	<symbol size="4" volatile="true" name="SWU4_UA[n]" address="ram:0x200CC038" />
	<symbol size="4" volatile="true" name="SWU4_ID[n]" address="ram:0x200CC03C" />
	<symbol size="4" volatile="true" name="SWU4_CNT[n]" address="ram:0x200CC040" />
	<symbol size="4" volatile="true" name="SWU4_TARG[n]" address="ram:0x200CC044" />
	<symbol size="4" volatile="true" name="SWU4_HIST[n]" address="ram:0x200CC048" />
	<symbol size="4" volatile="true" name="SWU4_CUR[n]" address="ram:0x200CC04C" />
	<symbol size="4" volatile="true" name="SWU4_CTL[n]" address="ram:0x200CC050" />
	<symbol size="4" volatile="true" name="SWU4_LA[n]" address="ram:0x200CC054" />
	<symbol size="4" volatile="true" name="SWU4_UA[n]" address="ram:0x200CC058" />
	<symbol size="4" volatile="true" name="SWU4_ID[n]" address="ram:0x200CC05C" />
	<symbol size="4" volatile="true" name="SWU4_CNT[n]" address="ram:0x200CC060" />
	<symbol size="4" volatile="true" name="SWU4_TARG[n]" address="ram:0x200CC064" />
	<symbol size="4" volatile="true" name="SWU4_HIST[n]" address="ram:0x200CC068" />
	<symbol size="4" volatile="true" name="SWU4_CUR[n]" address="ram:0x200CC06C" />
	<symbol size="4" volatile="true" name="SWU4_CTL[n]" address="ram:0x200CC070" />
	<symbol size="4" volatile="true" name="SWU4_LA[n]" address="ram:0x200CC074" />
	<symbol size="4" volatile="true" name="SWU4_UA[n]" address="ram:0x200CC078" />
	<symbol size="4" volatile="true" name="SWU4_ID[n]" address="ram:0x200CC07C" />
	<symbol size="4" volatile="true" name="SWU4_CNT[n]" address="ram:0x200CC080" />
	<symbol size="4" volatile="true" name="SWU4_TARG[n]" address="ram:0x200CC084" />
	<symbol size="4" volatile="true" name="SWU4_HIST[n]" address="ram:0x200CC088" />
	<symbol size="4" volatile="true" name="SWU4_CUR[n]" address="ram:0x200CC08C" />
	<symbol size="4" volatile="true" name="USB0_FADDR" address="ram:0x200D0000" />
	<symbol size="4" volatile="true" name="USB0_POWER" address="ram:0x200D0001" />
	<symbol size="4" volatile="true" name="USB0_INTRTX" address="ram:0x200D0002" />
	<symbol size="4" volatile="true" name="USB0_INTRRX" address="ram:0x200D0004" />
	<symbol size="4" volatile="true" name="USB0_INTRTXE" address="ram:0x200D0006" />
	<symbol size="4" volatile="true" name="USB0_INTRRXE" address="ram:0x200D0008" />
	<symbol size="4" volatile="true" name="USB0_IRQ" address="ram:0x200D000A" />
	<symbol size="4" volatile="true" name="USB0_IEN" address="ram:0x200D000B" />
	<symbol size="4" volatile="true" name="USB0_FRAME" address="ram:0x200D000C" />
	<symbol size="4" volatile="true" name="USB0_INDEX" address="ram:0x200D000E" />
	<symbol size="4" volatile="true" name="USB0_TESTMODE" address="ram:0x200D000F" />
	<symbol size="4" volatile="true" name="USB0_EPI[N]_TXMAXP" address="ram:0x200D0010" />
	<symbol size="4" volatile="true" name="USB0_EP0I_CSR[N]_P" address="ram:0x200D0012" />
	<symbol size="4" volatile="true" name="USB0_EPI[N]_TXCSR_P" address="ram:0x200D0012" />
	<symbol size="4" volatile="true" name="USB0_EP0I_CSR[N]_H" address="ram:0x200D0012" />
	<symbol size="4" volatile="true" name="USB0_EPI[N]_TXCSR_H" address="ram:0x200D0012" />
	<symbol size="4" volatile="true" name="USB0_EPI[N]_RXMAXP" address="ram:0x200D0014" />
	<symbol size="4" volatile="true" name="USB0_EPI[N]_RXCSR_H" address="ram:0x200D0016" />
	<symbol size="4" volatile="true" name="USB0_EPI[N]_RXCSR_P" address="ram:0x200D0016" />
	<symbol size="4" volatile="true" name="USB0_EP0I_CNT[N]" address="ram:0x200D0018" />
	<symbol size="4" volatile="true" name="USB0_EPI[N]_RXCNT" address="ram:0x200D0018" />
	<symbol size="4" volatile="true" name="USB0_EP0I_TYPE[N]" address="ram:0x200D001A" />
	<symbol size="4" volatile="true" name="USB0_EPI[N]_TXTYPE" address="ram:0x200D001A" />
	<symbol size="4" volatile="true" name="USB0_EP0I_NAKLIMIT[N]" address="ram:0x200D001B" />
	<symbol size="4" volatile="true" name="USB0_EPI[N]_TXINTERV-" address="ram:0x200D001B" />
	<symbol size="4" volatile="true" name="USB0_EPI[N]_RXTYPE" address="ram:0x200D001C" />
	<symbol size="4" volatile="true" name="USB0_EPI[N]_RXINTERV-" address="ram:0x200D001D" />
	<symbol size="4" volatile="true" name="USB0_EP0I_CFGDATA[N]" address="ram:0x200D001F" />
	<symbol size="4" volatile="true" name="USB0_FIFOB[n]" address="ram:0x200D0020" />
	<symbol size="4" volatile="true" name="USB0_FIFO[n]" address="ram:0x200D0020" />
	<symbol size="4" volatile="true" name="USB0_FIFOH[n]" address="ram:0x200D0020" />
	<symbol size="4" volatile="true" name="USB0_FIFOB[n]" address="ram:0x200D0024" />
	<symbol size="4" volatile="true" name="USB0_FIFO[n]" address="ram:0x200D0024" />
	<symbol size="4" volatile="true" name="USB0_FIFOH[n]" address="ram:0x200D0024" />
	<symbol size="4" volatile="true" name="USB0_FIFOB[n]" address="ram:0x200D0028" />
	<symbol size="4" volatile="true" name="USB0_FIFO[n]" address="ram:0x200D0028" />
	<symbol size="4" volatile="true" name="USB0_FIFOH[n]" address="ram:0x200D0028" />
	<symbol size="4" volatile="true" name="USB0_FIFOB[n]" address="ram:0x200D002C" />
	<symbol size="4" volatile="true" name="USB0_FIFO[n]" address="ram:0x200D002C" />
	<symbol size="4" volatile="true" name="USB0_FIFOH[n]" address="ram:0x200D002C" />
	<symbol size="4" volatile="true" name="USB0_FIFO[n]" address="ram:0x200D0030" />
	<symbol size="4" volatile="true" name="USB0_FIFOH[n]" address="ram:0x200D0030" />
	<symbol size="4" volatile="true" name="USB0_FIFOB[n]" address="ram:0x200D0030" />
	<symbol size="4" volatile="true" name="USB0_FIFOB[n]" address="ram:0x200D0034" />
	<symbol size="4" volatile="true" name="USB0_FIFO[n]" address="ram:0x200D0034" />
	<symbol size="4" volatile="true" name="USB0_FIFOH[n]" address="ram:0x200D0034" />
	<symbol size="4" volatile="true" name="USB0_FIFOB[n]" address="ram:0x200D0038" />
	<symbol size="4" volatile="true" name="USB0_FIFO[n]" address="ram:0x200D0038" />
	<symbol size="4" volatile="true" name="USB0_FIFOH[n]" address="ram:0x200D0038" />
	<symbol size="4" volatile="true" name="USB0_FIFOB[n]" address="ram:0x200D003C" />
	<symbol size="4" volatile="true" name="USB0_FIFO[n]" address="ram:0x200D003C" />
	<symbol size="4" volatile="true" name="USB0_FIFOH[n]" address="ram:0x200D003C" />
	<symbol size="4" volatile="true" name="USB0_FIFOB[n]" address="ram:0x200D0040" />
	<symbol size="4" volatile="true" name="USB0_FIFO[n]" address="ram:0x200D0040" />
	<symbol size="4" volatile="true" name="USB0_FIFOH[n]" address="ram:0x200D0040" />
	<symbol size="4" volatile="true" name="USB0_FIFO[n]" address="ram:0x200D0044" />
	<symbol size="4" volatile="true" name="USB0_FIFOH[n]" address="ram:0x200D0044" />
	<symbol size="4" volatile="true" name="USB0_FIFOB[n]" address="ram:0x200D0044" />
	<symbol size="4" volatile="true" name="USB0_FIFOB[n]" address="ram:0x200D0048" />
	<symbol size="4" volatile="true" name="USB0_FIFO[n]" address="ram:0x200D0048" />
	<symbol size="4" volatile="true" name="USB0_FIFOH[n]" address="ram:0x200D0048" />
	<symbol size="4" volatile="true" name="USB0_FIFOB[n]" address="ram:0x200D004C" />
	<symbol size="4" volatile="true" name="USB0_FIFO[n]" address="ram:0x200D004C" />
	<symbol size="4" volatile="true" name="USB0_FIFOH[n]" address="ram:0x200D004C" />
	<symbol size="4" volatile="true" name="USB0_DEV_CTL" address="ram:0x200D0060" />
	<symbol size="4" volatile="true" name="USB0_TXFIFOSZ" address="ram:0x200D0062" />
	<symbol size="4" volatile="true" name="USB0_RXFIFOSZ" address="ram:0x200D0063" />
	<symbol size="4" volatile="true" name="USB0_TXFIFOADDR" address="ram:0x200D0064" />
	<symbol size="4" volatile="true" name="USB0_RXFIFOADDR" address="ram:0x200D0066" />
	<symbol size="4" volatile="true" name="USB0_EPINFO" address="ram:0x200D0078" />
	<symbol size="4" volatile="true" name="USB0_RAMINFO" address="ram:0x200D0079" />
	<symbol size="4" volatile="true" name="USB0_LINKINFO" address="ram:0x200D007A" />
	<symbol size="4" volatile="true" name="USB0_VPLEN" address="ram:0x200D007B" />
	<symbol size="4" volatile="true" name="USB0_HS_EOF1" address="ram:0x200D007C" />
	<symbol size="4" volatile="true" name="USB0_FS_EOF1" address="ram:0x200D007D" />
	<symbol size="4" volatile="true" name="USB0_LS_EOF1" address="ram:0x200D007E" />
	<symbol size="4" volatile="true" name="USB0_SOFT_RST" address="ram:0x200D007F" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXFUN-" address="ram:0x200D0080" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHU-" address="ram:0x200D0082" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHUB-" address="ram:0x200D0083" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXFUN-" address="ram:0x200D0084" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHU-" address="ram:0x200D0086" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHUB-" address="ram:0x200D0087" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXFUN-" address="ram:0x200D0088" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHU-" address="ram:0x200D008A" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHUB-" address="ram:0x200D008B" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXFUN-" address="ram:0x200D008C" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHU-" address="ram:0x200D008E" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHUB-" address="ram:0x200D008F" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXFUN-" address="ram:0x200D0090" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHU-" address="ram:0x200D0092" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHUB-" address="ram:0x200D0093" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXFUN-" address="ram:0x200D0094" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHU-" address="ram:0x200D0096" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHUB-" address="ram:0x200D0097" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXFUN-" address="ram:0x200D0098" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHU-" address="ram:0x200D009A" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHUB-" address="ram:0x200D009B" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXFUN-" address="ram:0x200D009C" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHU-" address="ram:0x200D009E" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHUB-" address="ram:0x200D009F" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXFUN-" address="ram:0x200D00A0" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHU-" address="ram:0x200D00A2" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHUB-" address="ram:0x200D00A3" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXFUN-" address="ram:0x200D00A4" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHU-" address="ram:0x200D00A6" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHUB-" address="ram:0x200D00A7" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXFUN-" address="ram:0x200D00A8" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHU-" address="ram:0x200D00AA" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHUB-" address="ram:0x200D00AB" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXFUN-" address="ram:0x200D00AC" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHU-" address="ram:0x200D00AE" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHUB-" address="ram:0x200D00AF" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXFUN-" address="ram:0x200D00B0" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHU-" address="ram:0x200D00B2" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHUB-" address="ram:0x200D00B3" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXFUN-" address="ram:0x200D00B4" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHU-" address="ram:0x200D00B6" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHUB-" address="ram:0x200D00B7" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXFUN-" address="ram:0x200D00B8" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHU-" address="ram:0x200D00BA" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHUB-" address="ram:0x200D00BB" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXFUN-" address="ram:0x200D00BC" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHU-" address="ram:0x200D00BE" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHUB-" address="ram:0x200D00BF" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXFUN-" address="ram:0x200D00C0" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHU-" address="ram:0x200D00C2" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHUB-" address="ram:0x200D00C3" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXFUN-" address="ram:0x200D00C4" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHU-" address="ram:0x200D00C6" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHUB-" address="ram:0x200D00C7" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXFUN-" address="ram:0x200D00C8" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHU-" address="ram:0x200D00CA" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHUB-" address="ram:0x200D00CB" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXFUN-" address="ram:0x200D00CC" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHU-" address="ram:0x200D00CE" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHUB-" address="ram:0x200D00CF" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXFUN-" address="ram:0x200D00D0" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHU-" address="ram:0x200D00D2" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHUB-" address="ram:0x200D00D3" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXFUN-" address="ram:0x200D00D4" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHU-" address="ram:0x200D00D6" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHUB-" address="ram:0x200D00D7" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXFUN-" address="ram:0x200D00D8" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHU-" address="ram:0x200D00DA" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_TXHUB-" address="ram:0x200D00DB" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXFUN-" address="ram:0x200D00DC" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHU-" address="ram:0x200D00DE" />
	<symbol size="4" volatile="true" name="USB0_MP[n]_RXHUB-" address="ram:0x200D00DF" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXMAXP" address="ram:0x200D0100" />
	<symbol size="4" volatile="true" name="USB0_EP0_CSR[n]_P" address="ram:0x200D0102" />
	<symbol size="4" volatile="true" name="USB0_EP0_CSR[n]_H" address="ram:0x200D0102" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_H" address="ram:0x200D0102" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_P" address="ram:0x200D0102" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXMAXP" address="ram:0x200D0104" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_H" address="ram:0x200D0106" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_P" address="ram:0x200D0106" />
	<symbol size="4" volatile="true" name="USB0_EP0_CNT[n]" address="ram:0x200D0108" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCNT" address="ram:0x200D0108" />
	<symbol size="4" volatile="true" name="USB0_EP0_TYPE[n]" address="ram:0x200D010A" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXTYPE" address="ram:0x200D010A" />
	<symbol size="4" volatile="true" name="USB0_EP0_NAKLIMIT[n]" address="ram:0x200D010B" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXINTERVAL" address="ram:0x200D010B" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXTYPE" address="ram:0x200D010C" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXINTERVAL" address="ram:0x200D010D" />
	<symbol size="4" volatile="true" name="USB0_EP0_CFGDATA[n]" address="ram:0x200D010F" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXMAXP" address="ram:0x200D0110" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_H" address="ram:0x200D0112" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_P" address="ram:0x200D0112" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXMAXP" address="ram:0x200D0114" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_P" address="ram:0x200D0116" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_H" address="ram:0x200D0116" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCNT" address="ram:0x200D0118" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXTYPE" address="ram:0x200D011A" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXINTERVAL" address="ram:0x200D011B" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXTYPE" address="ram:0x200D011C" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXINTERVAL" address="ram:0x200D011D" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXMAXP" address="ram:0x200D0120" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_H" address="ram:0x200D0122" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_P" address="ram:0x200D0122" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXMAXP" address="ram:0x200D0124" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_P" address="ram:0x200D0126" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_H" address="ram:0x200D0126" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCNT" address="ram:0x200D0128" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXTYPE" address="ram:0x200D012A" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXINTERVAL" address="ram:0x200D012B" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXTYPE" address="ram:0x200D012C" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXINTERVAL" address="ram:0x200D012D" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXMAXP" address="ram:0x200D0130" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_H" address="ram:0x200D0132" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_P" address="ram:0x200D0132" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXMAXP" address="ram:0x200D0134" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_P" address="ram:0x200D0136" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_H" address="ram:0x200D0136" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCNT" address="ram:0x200D0138" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXTYPE" address="ram:0x200D013A" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXINTERVAL" address="ram:0x200D013B" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXTYPE" address="ram:0x200D013C" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXINTERVAL" address="ram:0x200D013D" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXMAXP" address="ram:0x200D0140" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_H" address="ram:0x200D0142" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_P" address="ram:0x200D0142" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXMAXP" address="ram:0x200D0144" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_P" address="ram:0x200D0146" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_H" address="ram:0x200D0146" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCNT" address="ram:0x200D0148" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXTYPE" address="ram:0x200D014A" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXINTERVAL" address="ram:0x200D014B" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXTYPE" address="ram:0x200D014C" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXINTERVAL" address="ram:0x200D014D" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXMAXP" address="ram:0x200D0150" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_H" address="ram:0x200D0152" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_P" address="ram:0x200D0152" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXMAXP" address="ram:0x200D0154" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_P" address="ram:0x200D0156" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_H" address="ram:0x200D0156" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCNT" address="ram:0x200D0158" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXTYPE" address="ram:0x200D015A" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXINTERVAL" address="ram:0x200D015B" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXTYPE" address="ram:0x200D015C" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXINTERVAL" address="ram:0x200D015D" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXMAXP" address="ram:0x200D0160" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_H" address="ram:0x200D0162" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_P" address="ram:0x200D0162" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXMAXP" address="ram:0x200D0164" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_P" address="ram:0x200D0166" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_H" address="ram:0x200D0166" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCNT" address="ram:0x200D0168" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXTYPE" address="ram:0x200D016A" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXINTERVAL" address="ram:0x200D016B" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXTYPE" address="ram:0x200D016C" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXINTERVAL" address="ram:0x200D016D" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXMAXP" address="ram:0x200D0170" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_H" address="ram:0x200D0172" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_P" address="ram:0x200D0172" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXMAXP" address="ram:0x200D0174" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_P" address="ram:0x200D0176" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_H" address="ram:0x200D0176" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCNT" address="ram:0x200D0178" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXTYPE" address="ram:0x200D017A" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXINTERVAL" address="ram:0x200D017B" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXTYPE" address="ram:0x200D017C" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXINTERVAL" address="ram:0x200D017D" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXMAXP" address="ram:0x200D0180" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_H" address="ram:0x200D0182" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_P" address="ram:0x200D0182" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXMAXP" address="ram:0x200D0184" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_H" address="ram:0x200D0186" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_P" address="ram:0x200D0186" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCNT" address="ram:0x200D0188" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXTYPE" address="ram:0x200D018A" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXINTERVAL" address="ram:0x200D018B" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXTYPE" address="ram:0x200D018C" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXINTERVAL" address="ram:0x200D018D" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXMAXP" address="ram:0x200D0190" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_H" address="ram:0x200D0192" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_P" address="ram:0x200D0192" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXMAXP" address="ram:0x200D0194" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_P" address="ram:0x200D0196" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_H" address="ram:0x200D0196" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCNT" address="ram:0x200D0198" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXTYPE" address="ram:0x200D019A" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXINTERVAL" address="ram:0x200D019B" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXTYPE" address="ram:0x200D019C" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXINTERVAL" address="ram:0x200D019D" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXMAXP" address="ram:0x200D01A0" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_H" address="ram:0x200D01A2" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_P" address="ram:0x200D01A2" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXMAXP" address="ram:0x200D01A4" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_P" address="ram:0x200D01A6" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_H" address="ram:0x200D01A6" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCNT" address="ram:0x200D01A8" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXTYPE" address="ram:0x200D01AA" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXINTERVAL" address="ram:0x200D01AB" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXTYPE" address="ram:0x200D01AC" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXINTERVAL" address="ram:0x200D01AD" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXMAXP" address="ram:0x200D01B0" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_P" address="ram:0x200D01B2" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXCSR_H" address="ram:0x200D01B2" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXMAXP" address="ram:0x200D01B4" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_P" address="ram:0x200D01B6" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCSR_H" address="ram:0x200D01B6" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXCNT" address="ram:0x200D01B8" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXTYPE" address="ram:0x200D01BA" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_TXINTERVAL" address="ram:0x200D01BB" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXTYPE" address="ram:0x200D01BC" />
	<symbol size="4" volatile="true" name="USB0_EP[n]_RXINTERVAL" address="ram:0x200D01BD" />
	<symbol size="4" volatile="true" name="USB0_DMA_IRQ" address="ram:0x200D0200" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CTL" address="ram:0x200D0204" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_ADDR" address="ram:0x200D0208" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CNT" address="ram:0x200D020C" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CTL" address="ram:0x200D0214" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_ADDR" address="ram:0x200D0218" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CNT" address="ram:0x200D021C" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CTL" address="ram:0x200D0224" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_ADDR" address="ram:0x200D0228" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CNT" address="ram:0x200D022C" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CTL" address="ram:0x200D0234" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_ADDR" address="ram:0x200D0238" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CNT" address="ram:0x200D023C" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CTL" address="ram:0x200D0244" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_ADDR" address="ram:0x200D0248" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CNT" address="ram:0x200D024C" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CTL" address="ram:0x200D0254" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_ADDR" address="ram:0x200D0258" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CNT" address="ram:0x200D025C" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CTL" address="ram:0x200D0264" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_ADDR" address="ram:0x200D0268" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CNT" address="ram:0x200D026C" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CTL" address="ram:0x200D0274" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_ADDR" address="ram:0x200D0278" />
	<symbol size="4" volatile="true" name="USB0_DMA[n]_CNT" address="ram:0x200D027C" />
	<symbol size="4" volatile="true" name="USB0_RQPKTCNT[n]" address="ram:0x200D0300" />
	<symbol size="4" volatile="true" name="USB0_RQPKTCNT[n]" address="ram:0x200D0304" />
	<symbol size="4" volatile="true" name="USB0_RQPKTCNT[n]" address="ram:0x200D0308" />
	<symbol size="4" volatile="true" name="USB0_RQPKTCNT[n]" address="ram:0x200D030C" />
	<symbol size="4" volatile="true" name="USB0_RQPKTCNT[n]" address="ram:0x200D0310" />
	<symbol size="4" volatile="true" name="USB0_RQPKTCNT[n]" address="ram:0x200D0314" />
	<symbol size="4" volatile="true" name="USB0_RQPKTCNT[n]" address="ram:0x200D0318" />
	<symbol size="4" volatile="true" name="USB0_RQPKTCNT[n]" address="ram:0x200D031C" />
	<symbol size="4" volatile="true" name="USB0_RQPKTCNT[n]" address="ram:0x200D0320" />
	<symbol size="4" volatile="true" name="USB0_RQPKTCNT[n]" address="ram:0x200D0324" />
	<symbol size="4" volatile="true" name="USB0_RQPKTCNT[n]" address="ram:0x200D0328" />
	<symbol size="4" volatile="true" name="USB0_CT_UCH" address="ram:0x200D0344" />
	<symbol size="4" volatile="true" name="USB0_CT_HHSRTN" address="ram:0x200D0346" />
	<symbol size="4" volatile="true" name="USB0_CT_HSBT" address="ram:0x200D0348" />
	<symbol size="4" volatile="true" name="USB0_LPM_ATTR" address="ram:0x200D0360" />
	<symbol size="4" volatile="true" name="USB0_LPM_CTL" address="ram:0x200D0362" />
	<symbol size="4" volatile="true" name="USB0_LPM_IEN" address="ram:0x200D0363" />
	<symbol size="4" volatile="true" name="USB0_LPM_IRQ" address="ram:0x200D0364" />
	<symbol size="4" volatile="true" name="USB0_LPM_FADDR" address="ram:0x200D0365" />
	<symbol size="4" volatile="true" name="USB0_VBUS_CTL" address="ram:0x200D0380" />
	<symbol size="4" volatile="true" name="USB0_BAT_CHG" address="ram:0x200D0381" />
	<symbol size="4" volatile="true" name="USB0_PHY_CTL" address="ram:0x200D0394" />
	<symbol size="4" volatile="true" name="USB0_PLL_OSC" address="ram:0x200D0398" />
	<symbol size="4" volatile="true" name="RTC0_CLK" address="ram:0x200D1280" />
	<symbol size="4" volatile="true" name="RTC0_ALM" address="ram:0x200D1284" />
	<symbol size="4" volatile="true" name="RTC0_IEN" address="ram:0x200D1288" />
	<symbol size="4" volatile="true" name="RTC0_STAT" address="ram:0x200D128C" />
	<symbol size="4" volatile="true" name="RTC0_STPWTCH" address="ram:0x200D1290" />
	<symbol size="4" volatile="true" name="RTC0_INIT" address="ram:0x200D1298" />
	<symbol size="4" volatile="true" name="RTC0_INITSTAT" address="ram:0x200D129C" />
	<symbol size="4" volatile="true" name="PKTE0_CTL_STAT" address="ram:0x200E0000" />
	<symbol size="4" volatile="true" name="PKTE0_SRC_ADDR" address="ram:0x200E0004" />
	<symbol size="4" volatile="true" name="PKTE0_DEST_ADDR" address="ram:0x200E0008" />
	<symbol size="4" volatile="true" name="PKTE0_SA_ADDR" address="ram:0x200E000C" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_ADDR" address="ram:0x200E0010" />
	<symbol size="4" volatile="true" name="PKTE0_USERID" address="ram:0x200E0018" />
	<symbol size="4" volatile="true" name="PKTE0_LEN" address="ram:0x200E001C" />
	<symbol size="4" volatile="true" name="PKTE0_CDRBASE_ADDR" address="ram:0x200E0080" />
	<symbol size="4" volatile="true" name="PKTE0_RDRBASE_ADDR" address="ram:0x200E0084" />
	<symbol size="4" volatile="true" name="PKTE0_RING_CFG" address="ram:0x200E0088" />
	<symbol size="4" volatile="true" name="PKTE0_RING_THRESH" address="ram:0x200E008C" />
	<symbol size="4" volatile="true" name="PKTE0_CDSC_CNT" address="ram:0x200E0090" />
	<symbol size="4" volatile="true" name="PKTE0_CDSC_INCR" address="ram:0x200E0090" />
	<symbol size="4" volatile="true" name="PKTE0_RDSC_CNT" address="ram:0x200E0094" />
	<symbol size="4" volatile="true" name="PKTE0_RDSC_DECR" address="ram:0x200E0094" />
	<symbol size="4" volatile="true" name="PKTE0_RING_PTR" address="ram:0x200E0098" />
	<symbol size="4" volatile="true" name="PKTE0_RING_STAT" address="ram:0x200E009C" />
	<symbol size="4" volatile="true" name="PKTE0_CFG" address="ram:0x200E0100" />
	<symbol size="4" volatile="true" name="PKTE0_STAT" address="ram:0x200E0104" />
	<symbol size="4" volatile="true" name="PKTE0_BUF_THRESH" address="ram:0x200E010C" />
	<symbol size="4" volatile="true" name="PKTE0_INBUF_CNT" address="ram:0x200E0110" />
	<symbol size="4" volatile="true" name="PKTE0_INBUF_INCR" address="ram:0x200E0110" />
	<symbol size="4" volatile="true" name="PKTE0_OUTBUF_CNT" address="ram:0x200E0114" />
	<symbol size="4" volatile="true" name="PKTE0_OUTBUF_DECR" address="ram:0x200E0114" />
	<symbol size="4" volatile="true" name="PKTE0_BUF_PTR" address="ram:0x200E0118" />
	<symbol size="4" volatile="true" name="PKTE0_DMA_CFG" address="ram:0x200E0120" />
	<symbol size="4" volatile="true" name="PKTE0_ENDIAN_CFG" address="ram:0x200E01D0" />
	<symbol size="4" volatile="true" name="PKTE0_HLT_CTL" address="ram:0x200E01E0" />
	<symbol size="4" volatile="true" name="PKTE0_HLT_STAT" address="ram:0x200E01E0" />
	<symbol size="4" volatile="true" name="PKTE0_CONT" address="ram:0x200E01E4" />
	<symbol size="4" volatile="true" name="PKTE0_CLK_CTL" address="ram:0x200E01E8" />
	<symbol size="4" volatile="true" name="PKTE0_IUMSK_STAT" address="ram:0x200E0200" />
	<symbol size="4" volatile="true" name="PKTE0_IMSK_STAT" address="ram:0x200E0204" />
	<symbol size="4" volatile="true" name="PKTE0_INT_CLR" address="ram:0x200E0204" />
	<symbol size="4" volatile="true" name="PKTE0_INT_EN" address="ram:0x200E0208" />
	<symbol size="4" volatile="true" name="PKTE0_INT_CFG" address="ram:0x200E020C" />
	<symbol size="4" volatile="true" name="PKTE0_IMSK_EN" address="ram:0x200E0210" />
	<symbol size="4" volatile="true" name="PKTE0_IMSK_DIS" address="ram:0x200E0214" />
	<symbol size="4" volatile="true" name="PKTE0_SA_CMD0" address="ram:0x200E0400" />
	<symbol size="4" volatile="true" name="PKTE0_SA_CMD1" address="ram:0x200E0404" />
	<symbol size="4" volatile="true" name="PKTE0_SA_KEY[n]" address="ram:0x200E0408" />
	<symbol size="4" volatile="true" name="PKTE0_SA_KEY[n]" address="ram:0x200E040C" />
	<symbol size="4" volatile="true" name="PKTE0_SA_KEY[n]" address="ram:0x200E0410" />
	<symbol size="4" volatile="true" name="PKTE0_SA_KEY[n]" address="ram:0x200E0414" />
	<symbol size="4" volatile="true" name="PKTE0_SA_KEY[n]" address="ram:0x200E0418" />
	<symbol size="4" volatile="true" name="PKTE0_SA_KEY[n]" address="ram:0x200E041C" />
	<symbol size="4" volatile="true" name="PKTE0_SA_KEY[n]" address="ram:0x200E0420" />
	<symbol size="4" volatile="true" name="PKTE0_SA_KEY[n]" address="ram:0x200E0424" />
	<symbol size="4" volatile="true" name="PKTE0_SA_IDIGEST[n]" address="ram:0x200E0428" />
	<symbol size="4" volatile="true" name="PKTE0_SA_IDIGEST[n]" address="ram:0x200E042C" />
	<symbol size="4" volatile="true" name="PKTE0_SA_IDIGEST[n]" address="ram:0x200E0430" />
	<symbol size="4" volatile="true" name="PKTE0_SA_IDIGEST[n]" address="ram:0x200E0434" />
	<symbol size="4" volatile="true" name="PKTE0_SA_IDIGEST[n]" address="ram:0x200E0438" />
	<symbol size="4" volatile="true" name="PKTE0_SA_IDIGEST[n]" address="ram:0x200E043C" />
	<symbol size="4" volatile="true" name="PKTE0_SA_IDIGEST[n]" address="ram:0x200E0440" />
	<symbol size="4" volatile="true" name="PKTE0_SA_IDIGEST[n]" address="ram:0x200E0444" />
	<symbol size="4" volatile="true" name="PKTE0_SA_ODIGEST[n]" address="ram:0x200E0448" />
	<symbol size="4" volatile="true" name="PKTE0_SA_ODIGEST[n]" address="ram:0x200E044C" />
	<symbol size="4" volatile="true" name="PKTE0_SA_ODIGEST[n]" address="ram:0x200E0450" />
	<symbol size="4" volatile="true" name="PKTE0_SA_ODIGEST[n]" address="ram:0x200E0454" />
	<symbol size="4" volatile="true" name="PKTE0_SA_ODIGEST[n]" address="ram:0x200E0458" />
	<symbol size="4" volatile="true" name="PKTE0_SA_ODIGEST[n]" address="ram:0x200E045C" />
	<symbol size="4" volatile="true" name="PKTE0_SA_ODIGEST[n]" address="ram:0x200E0460" />
	<symbol size="4" volatile="true" name="PKTE0_SA_ODIGEST[n]" address="ram:0x200E0464" />
	<symbol size="4" volatile="true" name="PKTE0_SA_SPI" address="ram:0x200E0468" />
	<symbol size="4" volatile="true" name="PKTE0_SA_SEQNUM[n]" address="ram:0x200E046C" />
	<symbol size="4" volatile="true" name="PKTE0_SA_SEQNUM[n]" address="ram:0x200E0470" />
	<symbol size="4" volatile="true" name="PKTE0_SA_SEQ-" address="ram:0x200E0474" />
	<symbol size="4" volatile="true" name="PKTE0_SA_SEQ-" address="ram:0x200E0478" />
	<symbol size="4" volatile="true" name="PKTE0_SA_RDY" address="ram:0x200E047C" />
	<symbol size="4" volatile="true" name="PKTE0_SA_NONCE" address="ram:0x200E047C" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_IV[n]" address="ram:0x200E0500" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_IV[n]" address="ram:0x200E0504" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_IV[n]" address="ram:0x200E0508" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_IV[n]" address="ram:0x200E050C" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_BYTE_CN" address="ram:0x200E0510" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_BYTE_CN" address="ram:0x200E0514" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_IDIGEST[n]" address="ram:0x200E0518" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_IDIGEST[n]" address="ram:0x200E051C" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_IDIGEST[n]" address="ram:0x200E0520" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_IDIGEST[n]" address="ram:0x200E0524" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_IDIGEST[n]" address="ram:0x200E0528" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_IDIGEST[n]" address="ram:0x200E052C" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_IDIGEST[n]" address="ram:0x200E0530" />
	<symbol size="4" volatile="true" name="PKTE0_STATE_IDIGEST[n]" address="ram:0x200E0534" />
	<symbol size="4" volatile="true" name="PKTE0_DATAIO_BUF" address="ram:0x200E0800" />
	<symbol size="4" volatile="true" name="TRNG0_OUTPUT[n]" address="ram:0x200F0000" />
	<symbol size="4" volatile="true" name="TRNG0_INPUT[n]" address="ram:0x200F0000" />
	<symbol size="4" volatile="true" name="TRNG0_OUTPUT[n]" address="ram:0x200F0004" />
	<symbol size="4" volatile="true" name="TRNG0_INPUT[n]" address="ram:0x200F0004" />
	<symbol size="4" volatile="true" name="TRNG0_OUTPUT[n]" address="ram:0x200F0008" />
	<symbol size="4" volatile="true" name="TRNG0_OUTPUT[n]" address="ram:0x200F000C" />
	<symbol size="4" volatile="true" name="TRNG0_INTACK" address="ram:0x200F0010" />
	<symbol size="4" volatile="true" name="TRNG0_STAT" address="ram:0x200F0010" />
	<symbol size="4" volatile="true" name="TRNG0_CTL" address="ram:0x200F0014" />
	<symbol size="4" volatile="true" name="TRNG0_CFG" address="ram:0x200F0018" />
	<symbol size="4" volatile="true" name="TRNG0_ALMCNT" address="ram:0x200F001C" />
	<symbol size="4" volatile="true" name="TRNG0_FROEN" address="ram:0x200F0020" />
	<symbol size="4" volatile="true" name="TRNG0_FRODETUNE" address="ram:0x200F0024" />
	<symbol size="4" volatile="true" name="TRNG0_ALMMSK" address="ram:0x200F0028" />
	<symbol size="4" volatile="true" name="TRNG0_ALMSTP" address="ram:0x200F002C" />
	<symbol size="4" volatile="true" name="TRNG0_LFSR_L" address="ram:0x200F0030" />
	<symbol size="4" volatile="true" name="TRNG0_LFSR_M" address="ram:0x200F0034" />
	<symbol size="4" volatile="true" name="TRNG0_LFSR_H" address="ram:0x200F0038" />
	<symbol size="4" volatile="true" name="TRNG0_CNT" address="ram:0x200F003C" />
	<symbol size="4" volatile="true" name="TRNG0_KEY[n]" address="ram:0x200F0040" />
	<symbol size="4" volatile="true" name="TRNG0_RUNCNT" address="ram:0x200F0040" />
	<symbol size="4" volatile="true" name="TRNG0_RUN[n]" address="ram:0x200F0044" />
	<symbol size="4" volatile="true" name="TRNG0_KEY[n]" address="ram:0x200F0044" />
	<symbol size="4" volatile="true" name="TRNG0_RUN[n]" address="ram:0x200F0048" />
	<symbol size="4" volatile="true" name="TRNG0_KEY[n]" address="ram:0x200F0048" />
	<symbol size="4" volatile="true" name="TRNG0_RUN[n]" address="ram:0x200F004C" />
	<symbol size="4" volatile="true" name="TRNG0_KEY[n]" address="ram:0x200F004C" />
	<symbol size="4" volatile="true" name="TRNG0_KEY[n]" address="ram:0x200F0050" />
	<symbol size="4" volatile="true" name="TRNG0_RUN[n]" address="ram:0x200F0050" />
	<symbol size="4" volatile="true" name="TRNG0_RUN[n]" address="ram:0x200F0054" />
	<symbol size="4" volatile="true" name="TRNG0_KEY[n]" address="ram:0x200F0054" />
	<symbol size="4" volatile="true" name="TRNG0_RUN[n]" address="ram:0x200F0058" />
	<symbol size="4" volatile="true" name="TRNG0_MONOBITCNT" address="ram:0x200F005C" />
	<symbol size="4" volatile="true" name="TRNG0_POKER[n]" address="ram:0x200F0060" />
	<symbol size="4" volatile="true" name="TRNG0_V[n]" address="ram:0x200F0060" />
	<symbol size="4" volatile="true" name="TRNG0_POKER[n]" address="ram:0x200F0064" />
	<symbol size="4" volatile="true" name="TRNG0_V[n]" address="ram:0x200F0064" />
	<symbol size="4" volatile="true" name="TRNG0_POKER[n]" address="ram:0x200F0068" />
	<symbol size="4" volatile="true" name="TRNG0_POKER[n]" address="ram:0x200F006C" />
	<symbol size="4" volatile="true" name="TRNG0_TEST" address="ram:0x200F0070" />
	<symbol size="4" volatile="true" name="TRNG0_BLKCNT" address="ram:0x200F0074" />
	<symbol size="4" volatile="true" name="PKA0_APTR" address="ram:0x200F4000" />
	<symbol size="4" volatile="true" name="PKA0_BPTR" address="ram:0x200F4004" />
	<symbol size="4" volatile="true" name="PKA0_CPTR" address="ram:0x200F4008" />
	<symbol size="4" volatile="true" name="PKA0_DPTR" address="ram:0x200F400C" />
	<symbol size="4" volatile="true" name="PKA0_ALEN" address="ram:0x200F4010" />
	<symbol size="4" volatile="true" name="PKA0_BLEN" address="ram:0x200F4014" />
	<symbol size="4" volatile="true" name="PKA0_SHIFT" address="ram:0x200F4018" />
	<symbol size="4" volatile="true" name="PKA0_FUNC" address="ram:0x200F401C" />
	<symbol size="4" volatile="true" name="PKA0_COMPARE" address="ram:0x200F4020" />
	<symbol size="4" volatile="true" name="PKA0_RESULTMSW" address="ram:0x200F4024" />
	<symbol size="4" volatile="true" name="PKA0_DIVMSW" address="ram:0x200F4028" />
	<symbol size="4" volatile="true" name="PKA0_RAM" address="ram:0x200F6000" />
	<symbol size="4" volatile="true" name="PKIC0_POL_CTL" address="ram:0x200F8000" />
	<symbol size="4" volatile="true" name="PKIC0_TYPE_CTL" address="ram:0x200F8004" />
	<symbol size="4" volatile="true" name="PKIC0_EN_CTL" address="ram:0x200F8008" />
	<symbol size="4" volatile="true" name="PKIC0_EN_SET" address="ram:0x200F800C" />
	<symbol size="4" volatile="true" name="PKIC0_RAW_STAT" address="ram:0x200F800C" />
	<symbol size="4" volatile="true" name="PKIC0_ACK" address="ram:0x200F8010" />
	<symbol size="4" volatile="true" name="PKIC0_EN_STAT" address="ram:0x200F8010" />
	<symbol size="4" volatile="true" name="PKIC0_EN_CLR" address="ram:0x200F8014" />
	<symbol size="4" volatile="true" name="SCB0_IB7_SYNC" address="ram:0x20205020" />
	<symbol size="4" volatile="true" name="SCB0_MST00_RQOS" address="ram:0x20242100" />
	<symbol size="4" volatile="true" name="SCB0_MST00_WQOS" address="ram:0x20242104" />
	<symbol size="4" volatile="true" name="SCB0_MST01_RQOS" address="ram:0x20243100" />
	<symbol size="4" volatile="true" name="SCB0_MST01_WQOS" address="ram:0x20243104" />
	<symbol size="4" volatile="true" name="SCB0_MST02_RQOS" address="ram:0x20244100" />
	<symbol size="4" volatile="true" name="SCB0_MST02_WQOS" address="ram:0x20244104" />
	<symbol size="4" volatile="true" name="SCB0_MST03_RQOS" address="ram:0x20245100" />
	<symbol size="4" volatile="true" name="SCB0_MST03_WQOS" address="ram:0x20245104" />
	<symbol size="4" volatile="true" name="SCB0_MST04_RQOS" address="ram:0x20246100" />
	<symbol size="4" volatile="true" name="SCB0_MST04_WQOS" address="ram:0x20246104" />
	<symbol size="4" volatile="true" name="SCB0_MST05_RQOS" address="ram:0x20247100" />
	<symbol size="4" volatile="true" name="SCB0_MST05_WQOS" address="ram:0x20247104" />
	<symbol size="4" volatile="true" name="SCB0_MST06_RQOS" address="ram:0x20248100" />
	<symbol size="4" volatile="true" name="SCB0_MST06_WQOS" address="ram:0x20248104" />
	<symbol size="4" volatile="true" name="SCB0_MST07_RQOS" address="ram:0x20249100" />
	<symbol size="4" volatile="true" name="SCB0_MST07_WQOS" address="ram:0x20249104" />
	<symbol size="4" volatile="true" name="SCB0_MST08_RQOS" address="ram:0x2024A100" />
	<symbol size="4" volatile="true" name="SCB0_MST08_WQOS" address="ram:0x2024A104" />
	<symbol size="4" volatile="true" name="SCB0_MST09_RQOS" address="ram:0x2024B100" />
	<symbol size="4" volatile="true" name="SCB0_MST09_WQOS" address="ram:0x2024B104" />
	<symbol size="4" volatile="true" name="SCB0_MST10_RQOS" address="ram:0x2024C100" />
	<symbol size="4" volatile="true" name="SCB0_MST10_WQOS" address="ram:0x2024C104" />
	<symbol size="4" volatile="true" name="SCB0_MST11_RQOS" address="ram:0x2024D100" />
	<symbol size="4" volatile="true" name="SCB0_MST11_WQOS" address="ram:0x2024D104" />
	<symbol size="4" volatile="true" name="SCB0_MST12_RQOS" address="ram:0x2024E100" />
	<symbol size="4" volatile="true" name="SCB0_MST12_WQOS" address="ram:0x2024E104" />
	<symbol size="4" volatile="true" name="SCB0_MST13_RQOS" address="ram:0x2024F100" />
	<symbol size="4" volatile="true" name="SCB0_MST13_WQOS" address="ram:0x2024F104" />
	<symbol size="4" volatile="true" name="SCB0_MST14_RQOS" address="ram:0x20250100" />
	<symbol size="4" volatile="true" name="SCB0_MST14_WQOS" address="ram:0x20250104" />
	<symbol size="4" volatile="true" name="SCB0_MST15_RQOS" address="ram:0x20251100" />
	<symbol size="4" volatile="true" name="SCB0_MST15_WQOS" address="ram:0x20251104" />
	<symbol size="4" volatile="true" name="SCB0_MST16_RQOS" address="ram:0x20252100" />
	<symbol size="4" volatile="true" name="SCB0_MST16_WQOS" address="ram:0x20252104" />
	<symbol size="4" volatile="true" name="SCB0_MST17_RQOS" address="ram:0x20253100" />
	<symbol size="4" volatile="true" name="SCB0_MST17_WQOS" address="ram:0x20253104" />
	<symbol size="4" volatile="true" name="SCB0_MST22_RQOS" address="ram:0x20254100" />
	<symbol size="4" volatile="true" name="SCB0_MST22_WQOS" address="ram:0x20254104" />
	<symbol size="4" volatile="true" name="SCB0_MST25_RQOS" address="ram:0x20255100" />
	<symbol size="4" volatile="true" name="SCB0_MST25_WQOS" address="ram:0x20255104" />
	<symbol size="4" volatile="true" name="SCB0_IB6_SYNC" address="ram:0x20256020" />
	<symbol size="4" volatile="true" name="SCB0_MST26_RQOS" address="ram:0x20256100" />
	<symbol size="4" volatile="true" name="SCB0_MST26_WQOS" address="ram:0x20256104" />
	<symbol size="4" volatile="true" name="SCB0_MST23_RQOS" address="ram:0x20257100" />
	<symbol size="4" volatile="true" name="SCB0_MST23_WQOS" address="ram:0x20257104" />
	<symbol size="4" volatile="true" name="SCB0_MST24_RQOS" address="ram:0x20258100" />
	<symbol size="4" volatile="true" name="SCB0_MST24_WQOS" address="ram:0x20258104" />
	<symbol size="4" volatile="true" name="SCB0_MST18_RQOS" address="ram:0x20259100" />
	<symbol size="4" volatile="true" name="SCB0_MST18_WQOS" address="ram:0x20259104" />
	<symbol size="4" volatile="true" name="SCB0_MST19_RQOS" address="ram:0x2025A100" />
	<symbol size="4" volatile="true" name="SCB0_MST19_WQOS" address="ram:0x2025A104" />
	<symbol size="4" volatile="true" name="SCB0_MST20_RQOS" address="ram:0x2025B100" />
	<symbol size="4" volatile="true" name="SCB0_MST20_WQOS" address="ram:0x2025B104" />
	<symbol size="4" volatile="true" name="SCB0_MST21_RQOS" address="ram:0x2025C100" />
	<symbol size="4" volatile="true" name="SCB0_MST21_WQOS" address="ram:0x2025C104" />
	<symbol size="4" volatile="true" name="SCB0_MST27_RQOS" address="ram:0x2025D100" />
	<symbol size="4" volatile="true" name="SCB0_MST27_WQOS" address="ram:0x2025D104" />
	<symbol size="4" volatile="true" name="SCB0_MST28_RQOS" address="ram:0x2025E100" />
	<symbol size="4" volatile="true" name="SCB0_MST28_WQOS" address="ram:0x2025E104" />
	<symbol size="4" volatile="true" name="SCB0_MST29_RQOS" address="ram:0x2025F100" />
	<symbol size="4" volatile="true" name="SCB0_MST29_WQOS" address="ram:0x2025F104" />
	<symbol size="4" volatile="true" name="SCB0_MST30_SYNC" address="ram:0x202C2020" />
	<symbol size="4" volatile="true" name="SCB0_MST31_SYNC" address="ram:0x202C3020" />
  </default_symbols>

  <default_memory_blocks>
  	<memory_block name="Boot_ROM"                   start_address="0x04000000" length="0x00010000" mode="rx"  initialized="false" />
	<memory_block name="L2_ROM"                     start_address="0x04010000" length="0x00070000" mode="rx"  initialized="false" />
	<memory_block name="L2_SRAM"                    start_address="0x08000000" length="0x00040000" mode="rwx" initialized="false" />
	<memory_block name="L1_Data_Block_A_SRAM"       start_address="0x11800000" length="0x00004000" mode="rw"  initialized="false" />
	<memory_block name="L1_Data_Block_A_SRAM_Cache" start_address="0x11804000" length="0x00004000" mode="rw"  initialized="false" />
	<memory_block name="L1_Data_Block_B_SRAM"       start_address="0x11900000" length="0x00004000" mode="rw"  initialized="false" />
	<memory_block name="L1_Data_Block_B_SRAM_Cache" start_address="0x11904000" length="0x00004000" mode="rw"  initialized="false" />
	<memory_block name="L1_Instruction_SRAM"        start_address="0x11A00000" length="0x0000C000" mode="rwx" initialized="false" />
	<memory_block name="L1_Instruction_SRAM_Cache"  start_address="0x11A0C000" length="0x00004000" mode="rwx" initialized="false" />
	<memory_block name="L1_Data_Block_C"            start_address="0x11B00000" length="0x00002000" mode="rw"  initialized="false" />
	<memory_block name="Core_MMR_Registers"         start_address="0x1FC00000" length="0x00400000" mode="rwv" initialized="false" />
	<memory_block name="System_MMR_Registers"       start_address="0x20000000" length="0x00300000" mode="rwv" initialized="false" />
	<memory_block name="STM_Memory"                 start_address="0x20300000" length="0x00001000" mode="rw"  initialized="false" />
	<memory_block name="OTP_Memory"                 start_address="0x38000000" length="0x00001000" mode="rw"  initialized="false" />
	<memory_block name="SPI2_Memory"                start_address="0x40000000" length="0x08000000" mode="rw"  initialized="false" />
	<memory_block name="Static_Memory_Block_0"      start_address="0x70000000" length="0x00002000" mode="rw"  initialized="false" />
	<memory_block name="Static_Memory_Block_1"      start_address="0x74000000" length="0x00002000" mode="rw"  initialized="false" />
	<memory_block name="DDR2_LPDDR_Memory"          start_address="0x80000000" length="0x10000000" mode="rw"  initialized="false" />
  </default_memory_blocks>
</processor_spec>
