Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/top_level_isim_beh.exe -prj C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/top_level_beh.prj work.top_level 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/mips_constants.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/register_file.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/program_counter.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/instruction_register.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/instruction_memory.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/data_memory.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/alu.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/phase_generator.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/memory.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/instruction_fetch.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/instruction_decode.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/execution.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/control_unit.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/top_level.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 103788 KB
Fuse CPU Usage: 327 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package mips_constants
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity phase_generator [phase_generator_default]
Compiling architecture behavioral of entity control_unit [control_unit_default]
Compiling architecture rtl of entity instruction_register [instruction_register_default]
Compiling architecture rtl of entity instruction_memory [instruction_memory_default]
Compiling architecture rtl of entity program_counter [program_counter_default]
Compiling architecture rtl of entity instruction_fetch [instruction_fetch_default]
Compiling architecture rtl of entity register_file [register_file_default]
Compiling architecture rtl of entity instruction_decode [instruction_decode_default]
Compiling architecture rtl of entity alu [alu_default]
Compiling architecture rtl of entity execution [execution_default]
Compiling architecture rtl of entity data_memory [data_memory_default]
Compiling architecture rtl of entity memory [memory_default]
Compiling architecture structural of entity top_level
Time Resolution for simulation is 1ps.
Compiled 31 VHDL Units
Built simulation executable C:/Users/student/Documents/30431/MariaB/mips-complete/mips complete/mips/top_level_isim_beh.exe
Fuse Memory Usage: 123804 KB
Fuse CPU Usage: 607 ms
