INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/BEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/BUS_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/ISDU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISDU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/Instantiateram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instantiateram
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/Instantiateram.sv:150]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/Instantiateram.sv:222]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/Instantiateram.sv:240]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/Instantiateram.sv:258]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/Mem2IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem2IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/NZP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NZP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab3/design_source/hex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/memory_contents.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_parser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/mux_2to1_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/mux_2to1_3bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1_3bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/mux_4to1_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4to1_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/slc3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/slc3_testtop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3_testtop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/synchronizers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-311] analyzing module sync_r0
INFO: [VRFC 10-311] analyzing module sync_r1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/test_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5.1_test" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab51_test
