read -sv run_verilog_mid/adder_32b_18_63_102772aa87bbc06116c221310bbc6e8c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_63_102772aa87bbc06116c221310bbc6e8c_yosys.v
