
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F3)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F5)
	S8= A_MEM.Out=>A_WB.In                                      Premise(F6)
	S9= B_MEM.Out=>B_WB.In                                      Premise(F7)
	S10= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F8)
	S11= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F9)
	S12= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F10)
	S13= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F11)
	S14= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F12)
	S15= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S16= FU.Bub_IF=>CU_IF.Bub                                   Premise(F14)
	S17= FU.Halt_IF=>CU_IF.Halt                                 Premise(F15)
	S18= ICache.Hit=>CU_IF.ICacheHit                            Premise(F16)
	S19= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F17)
	S20= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F18)
	S21= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F19)
	S22= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F20)
	S23= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F21)
	S24= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F22)
	S25= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F23)
	S26= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F24)
	S27= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F25)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F26)
	S29= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F27)
	S30= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F28)
	S31= IR_MEM.Out=>FU.IR_MEM                                  Premise(F29)
	S32= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F30)
	S33= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F31)
	S34= ALUOut_MEM.Out=>FU.InMEM                               Premise(F32)
	S35= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F33)
	S36= IMMU.Addr=>IAddrReg.In                                 Premise(F34)
	S37= PC.Out=>ICache.IEA                                     Premise(F35)
	S38= ICache.IEA=addr                                        Path(S4,S37)
	S39= ICache.Hit=ICacheHit(addr)                             ICache-Search(S38)
	S40= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S39,S18)
	S41= FU.ICacheHit=ICacheHit(addr)                           Path(S39,S28)
	S42= PC.Out=>ICache.IEA                                     Premise(F36)
	S43= IMem.MEM8WordOut=>ICache.WData                         Premise(F37)
	S44= ICache.Out=>ICacheReg.In                               Premise(F38)
	S45= PC.Out=>IMMU.IEA                                       Premise(F39)
	S46= IMMU.IEA=addr                                          Path(S4,S45)
	S47= CP0.ASID=>IMMU.PID                                     Premise(F40)
	S48= IMMU.PID=pid                                           Path(S3,S47)
	S49= IMMU.Addr={pid,addr}                                   IMMU-Search(S48,S46)
	S50= IAddrReg.In={pid,addr}                                 Path(S49,S36)
	S51= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S48,S46)
	S52= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S51,S19)
	S53= IAddrReg.Out=>IMem.RAddr                               Premise(F41)
	S54= ICacheReg.Out=>IRMux.CacheData                         Premise(F42)
	S55= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F43)
	S56= IMem.Out=>IRMux.MemData                                Premise(F44)
	S57= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F45)
	S58= IR_MEM.Out=>IR_DMMU1.In                                Premise(F46)
	S59= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F47)
	S60= ICache.Out=>IR_ID.In                                   Premise(F48)
	S61= IRMux.Out=>IR_ID.In                                    Premise(F49)
	S62= ICache.Out=>IR_IMMU.In                                 Premise(F50)
	S63= IR_MEM.Out=>IR_WB.In                                   Premise(F51)
	S64= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F52)
	S65= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F53)
	S66= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F54)
	S67= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F55)
	S68= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F56)
	S69= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F57)
	S70= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F58)
	S71= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F59)
	S72= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F60)
	S73= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F61)
	S74= IR_EX.Out31_26=>CU_EX.Op                               Premise(F62)
	S75= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F63)
	S76= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F64)
	S77= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F65)
	S78= IR_ID.Out31_26=>CU_ID.Op                               Premise(F66)
	S79= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F67)
	S80= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F68)
	S81= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F69)
	S82= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F70)
	S83= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F71)
	S84= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F72)
	S85= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F73)
	S86= IR_WB.Out31_26=>CU_WB.Op                               Premise(F74)
	S87= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F75)
	S88= CtrlA_EX=0                                             Premise(F76)
	S89= CtrlB_EX=0                                             Premise(F77)
	S90= CtrlALUOut_MEM=0                                       Premise(F78)
	S91= CtrlALUOut_DMMU1=0                                     Premise(F79)
	S92= CtrlALUOut_DMMU2=0                                     Premise(F80)
	S93= CtrlALUOut_WB=0                                        Premise(F81)
	S94= CtrlA_MEM=0                                            Premise(F82)
	S95= CtrlA_WB=0                                             Premise(F83)
	S96= CtrlB_MEM=0                                            Premise(F84)
	S97= CtrlB_WB=0                                             Premise(F85)
	S98= CtrlICache=0                                           Premise(F86)
	S99= CtrlIMMU=0                                             Premise(F87)
	S100= CtrlIR_DMMU1=0                                        Premise(F88)
	S101= CtrlIR_DMMU2=0                                        Premise(F89)
	S102= CtrlIR_EX=0                                           Premise(F90)
	S103= CtrlIR_ID=0                                           Premise(F91)
	S104= CtrlIR_IMMU=1                                         Premise(F92)
	S105= CtrlIR_MEM=0                                          Premise(F93)
	S106= CtrlIR_WB=0                                           Premise(F94)
	S107= CtrlGPR=0                                             Premise(F95)
	S108= CtrlIAddrReg=1                                        Premise(F96)
	S109= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S50,S108)
	S110= CtrlPC=0                                              Premise(F97)
	S111= CtrlPCInc=0                                           Premise(F98)
	S112= PC[Out]=addr                                          PC-Hold(S1,S110,S111)
	S113= CtrlIMem=0                                            Premise(F99)
	S114= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S113)
	S115= CtrlICacheReg=1                                       Premise(F100)
	S116= CtrlASIDIn=0                                          Premise(F101)
	S117= CtrlCP0=0                                             Premise(F102)
	S118= CP0[ASID]=pid                                         CP0-Hold(S0,S117)
	S119= CtrlEPCIn=0                                           Premise(F103)
	S120= CtrlExCodeIn=0                                        Premise(F104)
	S121= CtrlIRMux=0                                           Premise(F105)
	S122= GPR[rS]=a                                             Premise(F106)
	S123= GPR[rT]=b                                             Premise(F107)

IMMU	S124= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S109)
	S125= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S109)
	S126= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S109)
	S127= PC.Out=addr                                           PC-Out(S112)
	S128= CP0.ASID=pid                                          CP0-Read-ASID(S118)
	S129= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F108)
	S130= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F109)
	S131= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F110)
	S132= A_MEM.Out=>A_WB.In                                    Premise(F111)
	S133= B_MEM.Out=>B_WB.In                                    Premise(F112)
	S134= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F113)
	S135= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F114)
	S136= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F115)
	S137= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F116)
	S138= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F117)
	S139= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F118)
	S140= FU.Bub_IF=>CU_IF.Bub                                  Premise(F119)
	S141= FU.Halt_IF=>CU_IF.Halt                                Premise(F120)
	S142= ICache.Hit=>CU_IF.ICacheHit                           Premise(F121)
	S143= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F122)
	S144= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F123)
	S145= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F124)
	S146= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F125)
	S147= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F126)
	S148= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F127)
	S149= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F128)
	S150= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F129)
	S151= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F130)
	S152= ICache.Hit=>FU.ICacheHit                              Premise(F131)
	S153= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F132)
	S154= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F133)
	S155= IR_MEM.Out=>FU.IR_MEM                                 Premise(F134)
	S156= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F135)
	S157= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F136)
	S158= ALUOut_MEM.Out=>FU.InMEM                              Premise(F137)
	S159= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F138)
	S160= IMMU.Addr=>IAddrReg.In                                Premise(F139)
	S161= PC.Out=>ICache.IEA                                    Premise(F140)
	S162= ICache.IEA=addr                                       Path(S127,S161)
	S163= ICache.Hit=ICacheHit(addr)                            ICache-Search(S162)
	S164= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S163,S142)
	S165= FU.ICacheHit=ICacheHit(addr)                          Path(S163,S152)
	S166= PC.Out=>ICache.IEA                                    Premise(F141)
	S167= IMem.MEM8WordOut=>ICache.WData                        Premise(F142)
	S168= ICache.Out=>ICacheReg.In                              Premise(F143)
	S169= PC.Out=>IMMU.IEA                                      Premise(F144)
	S170= IMMU.IEA=addr                                         Path(S127,S169)
	S171= CP0.ASID=>IMMU.PID                                    Premise(F145)
	S172= IMMU.PID=pid                                          Path(S128,S171)
	S173= IMMU.Addr={pid,addr}                                  IMMU-Search(S172,S170)
	S174= IAddrReg.In={pid,addr}                                Path(S173,S160)
	S175= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S172,S170)
	S176= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S175,S143)
	S177= IAddrReg.Out=>IMem.RAddr                              Premise(F146)
	S178= IMem.RAddr={pid,addr}                                 Path(S124,S177)
	S179= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S178,S114)
	S180= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S178,S114)
	S181= ICache.WData=IMemGet8Word({pid,addr})                 Path(S180,S167)
	S182= ICacheReg.Out=>IRMux.CacheData                        Premise(F147)
	S183= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F148)
	S184= IMem.Out=>IRMux.MemData                               Premise(F149)
	S185= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S179,S184)
	S186= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S185)
	S187= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F150)
	S188= IR_MEM.Out=>IR_DMMU1.In                               Premise(F151)
	S189= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F152)
	S190= ICache.Out=>IR_ID.In                                  Premise(F153)
	S191= IRMux.Out=>IR_ID.In                                   Premise(F154)
	S192= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S186,S191)
	S193= ICache.Out=>IR_IMMU.In                                Premise(F155)
	S194= IR_MEM.Out=>IR_WB.In                                  Premise(F156)
	S195= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F157)
	S196= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F158)
	S197= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F159)
	S198= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F160)
	S199= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F161)
	S200= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F162)
	S201= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F163)
	S202= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F164)
	S203= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F165)
	S204= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F166)
	S205= IR_EX.Out31_26=>CU_EX.Op                              Premise(F167)
	S206= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F168)
	S207= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F169)
	S208= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F170)
	S209= IR_ID.Out31_26=>CU_ID.Op                              Premise(F171)
	S210= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F172)
	S211= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F173)
	S212= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F174)
	S213= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F175)
	S214= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F176)
	S215= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F177)
	S216= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F178)
	S217= IR_WB.Out31_26=>CU_WB.Op                              Premise(F179)
	S218= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F180)
	S219= CtrlA_EX=0                                            Premise(F181)
	S220= CtrlB_EX=0                                            Premise(F182)
	S221= CtrlALUOut_MEM=0                                      Premise(F183)
	S222= CtrlALUOut_DMMU1=0                                    Premise(F184)
	S223= CtrlALUOut_DMMU2=0                                    Premise(F185)
	S224= CtrlALUOut_WB=0                                       Premise(F186)
	S225= CtrlA_MEM=0                                           Premise(F187)
	S226= CtrlA_WB=0                                            Premise(F188)
	S227= CtrlB_MEM=0                                           Premise(F189)
	S228= CtrlB_WB=0                                            Premise(F190)
	S229= CtrlICache=1                                          Premise(F191)
	S230= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S162,S181,S229)
	S231= CtrlIMMU=0                                            Premise(F192)
	S232= CtrlIR_DMMU1=0                                        Premise(F193)
	S233= CtrlIR_DMMU2=0                                        Premise(F194)
	S234= CtrlIR_EX=0                                           Premise(F195)
	S235= CtrlIR_ID=1                                           Premise(F196)
	S236= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S192,S235)
	S237= CtrlIR_IMMU=0                                         Premise(F197)
	S238= CtrlIR_MEM=0                                          Premise(F198)
	S239= CtrlIR_WB=0                                           Premise(F199)
	S240= CtrlGPR=0                                             Premise(F200)
	S241= GPR[rS]=a                                             GPR-Hold(S122,S240)
	S242= GPR[rT]=b                                             GPR-Hold(S123,S240)
	S243= CtrlIAddrReg=0                                        Premise(F201)
	S244= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S109,S243)
	S245= CtrlPC=0                                              Premise(F202)
	S246= CtrlPCInc=1                                           Premise(F203)
	S247= PC[Out]=addr+4                                        PC-Inc(S112,S245,S246)
	S248= PC[CIA]=addr                                          PC-Inc(S112,S245,S246)
	S249= CtrlIMem=0                                            Premise(F204)
	S250= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S114,S249)
	S251= CtrlICacheReg=0                                       Premise(F205)
	S252= CtrlASIDIn=0                                          Premise(F206)
	S253= CtrlCP0=0                                             Premise(F207)
	S254= CP0[ASID]=pid                                         CP0-Hold(S118,S253)
	S255= CtrlEPCIn=0                                           Premise(F208)
	S256= CtrlExCodeIn=0                                        Premise(F209)
	S257= CtrlIRMux=0                                           Premise(F210)

ID	S258= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S236)
	S259= IR_ID.Out31_26=0                                      IR-Out(S236)
	S260= IR_ID.Out25_21=rS                                     IR-Out(S236)
	S261= IR_ID.Out20_16=rT                                     IR-Out(S236)
	S262= IR_ID.Out15_11=rD                                     IR-Out(S236)
	S263= IR_ID.Out10_6=0                                       IR-Out(S236)
	S264= IR_ID.Out5_0=37                                       IR-Out(S236)
	S265= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S244)
	S266= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S244)
	S267= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S244)
	S268= PC.Out=addr+4                                         PC-Out(S247)
	S269= PC.CIA=addr                                           PC-Out(S248)
	S270= PC.CIA31_28=addr[31:28]                               PC-Out(S248)
	S271= CP0.ASID=pid                                          CP0-Read-ASID(S254)
	S272= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F211)
	S273= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F212)
	S274= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F213)
	S275= A_MEM.Out=>A_WB.In                                    Premise(F214)
	S276= B_MEM.Out=>B_WB.In                                    Premise(F215)
	S277= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F216)
	S278= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F217)
	S279= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F218)
	S280= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F219)
	S281= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F220)
	S282= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F221)
	S283= FU.Bub_IF=>CU_IF.Bub                                  Premise(F222)
	S284= FU.Halt_IF=>CU_IF.Halt                                Premise(F223)
	S285= ICache.Hit=>CU_IF.ICacheHit                           Premise(F224)
	S286= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F225)
	S287= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F226)
	S288= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F227)
	S289= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F228)
	S290= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F229)
	S291= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F230)
	S292= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F231)
	S293= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F232)
	S294= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F233)
	S295= ICache.Hit=>FU.ICacheHit                              Premise(F234)
	S296= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F235)
	S297= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F236)
	S298= IR_MEM.Out=>FU.IR_MEM                                 Premise(F237)
	S299= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F238)
	S300= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F239)
	S301= ALUOut_MEM.Out=>FU.InMEM                              Premise(F240)
	S302= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F241)
	S303= IMMU.Addr=>IAddrReg.In                                Premise(F242)
	S304= PC.Out=>ICache.IEA                                    Premise(F243)
	S305= ICache.IEA=addr+4                                     Path(S268,S304)
	S306= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S305)
	S307= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S306,S285)
	S308= FU.ICacheHit=ICacheHit(addr+4)                        Path(S306,S295)
	S309= PC.Out=>ICache.IEA                                    Premise(F244)
	S310= IMem.MEM8WordOut=>ICache.WData                        Premise(F245)
	S311= ICache.Out=>ICacheReg.In                              Premise(F246)
	S312= PC.Out=>IMMU.IEA                                      Premise(F247)
	S313= IMMU.IEA=addr+4                                       Path(S268,S312)
	S314= CP0.ASID=>IMMU.PID                                    Premise(F248)
	S315= IMMU.PID=pid                                          Path(S271,S314)
	S316= IMMU.Addr={pid,addr+4}                                IMMU-Search(S315,S313)
	S317= IAddrReg.In={pid,addr+4}                              Path(S316,S303)
	S318= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S315,S313)
	S319= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S318,S286)
	S320= IAddrReg.Out=>IMem.RAddr                              Premise(F249)
	S321= IMem.RAddr={pid,addr}                                 Path(S265,S320)
	S322= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S321,S250)
	S323= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S321,S250)
	S324= ICache.WData=IMemGet8Word({pid,addr})                 Path(S323,S310)
	S325= ICacheReg.Out=>IRMux.CacheData                        Premise(F250)
	S326= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F251)
	S327= IMem.Out=>IRMux.MemData                               Premise(F252)
	S328= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S322,S327)
	S329= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S328)
	S330= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F253)
	S331= IR_MEM.Out=>IR_DMMU1.In                               Premise(F254)
	S332= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F255)
	S333= ICache.Out=>IR_ID.In                                  Premise(F256)
	S334= IRMux.Out=>IR_ID.In                                   Premise(F257)
	S335= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S329,S334)
	S336= ICache.Out=>IR_IMMU.In                                Premise(F258)
	S337= IR_MEM.Out=>IR_WB.In                                  Premise(F259)
	S338= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F260)
	S339= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F261)
	S340= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F262)
	S341= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F263)
	S342= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F264)
	S343= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F265)
	S344= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F266)
	S345= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F267)
	S346= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F268)
	S347= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F269)
	S348= IR_EX.Out31_26=>CU_EX.Op                              Premise(F270)
	S349= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F271)
	S350= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F272)
	S351= CU_ID.IRFunc1=rT                                      Path(S261,S350)
	S352= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F273)
	S353= CU_ID.IRFunc2=rS                                      Path(S260,S352)
	S354= IR_ID.Out31_26=>CU_ID.Op                              Premise(F274)
	S355= CU_ID.Op=0                                            Path(S259,S354)
	S356= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F275)
	S357= CU_ID.IRFunc=37                                       Path(S264,S356)
	S358= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F276)
	S359= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F277)
	S360= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F278)
	S361= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F279)
	S362= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F280)
	S363= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F281)
	S364= IR_WB.Out31_26=>CU_WB.Op                              Premise(F282)
	S365= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F283)
	S366= CtrlA_EX=1                                            Premise(F284)
	S367= CtrlB_EX=1                                            Premise(F285)
	S368= CtrlALUOut_MEM=0                                      Premise(F286)
	S369= CtrlALUOut_DMMU1=0                                    Premise(F287)
	S370= CtrlALUOut_DMMU2=0                                    Premise(F288)
	S371= CtrlALUOut_WB=0                                       Premise(F289)
	S372= CtrlA_MEM=0                                           Premise(F290)
	S373= CtrlA_WB=0                                            Premise(F291)
	S374= CtrlB_MEM=0                                           Premise(F292)
	S375= CtrlB_WB=0                                            Premise(F293)
	S376= CtrlICache=0                                          Premise(F294)
	S377= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S230,S376)
	S378= CtrlIMMU=0                                            Premise(F295)
	S379= CtrlIR_DMMU1=0                                        Premise(F296)
	S380= CtrlIR_DMMU2=0                                        Premise(F297)
	S381= CtrlIR_EX=1                                           Premise(F298)
	S382= CtrlIR_ID=0                                           Premise(F299)
	S383= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S236,S382)
	S384= CtrlIR_IMMU=0                                         Premise(F300)
	S385= CtrlIR_MEM=0                                          Premise(F301)
	S386= CtrlIR_WB=0                                           Premise(F302)
	S387= CtrlGPR=0                                             Premise(F303)
	S388= GPR[rS]=a                                             GPR-Hold(S241,S387)
	S389= GPR[rT]=b                                             GPR-Hold(S242,S387)
	S390= CtrlIAddrReg=0                                        Premise(F304)
	S391= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S244,S390)
	S392= CtrlPC=0                                              Premise(F305)
	S393= CtrlPCInc=0                                           Premise(F306)
	S394= PC[CIA]=addr                                          PC-Hold(S248,S393)
	S395= PC[Out]=addr+4                                        PC-Hold(S247,S392,S393)
	S396= CtrlIMem=0                                            Premise(F307)
	S397= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S250,S396)
	S398= CtrlICacheReg=0                                       Premise(F308)
	S399= CtrlASIDIn=0                                          Premise(F309)
	S400= CtrlCP0=0                                             Premise(F310)
	S401= CP0[ASID]=pid                                         CP0-Hold(S254,S400)
	S402= CtrlEPCIn=0                                           Premise(F311)
	S403= CtrlExCodeIn=0                                        Premise(F312)
	S404= CtrlIRMux=0                                           Premise(F313)

EX	S405= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S383)
	S406= IR_ID.Out31_26=0                                      IR-Out(S383)
	S407= IR_ID.Out25_21=rS                                     IR-Out(S383)
	S408= IR_ID.Out20_16=rT                                     IR-Out(S383)
	S409= IR_ID.Out15_11=rD                                     IR-Out(S383)
	S410= IR_ID.Out10_6=0                                       IR-Out(S383)
	S411= IR_ID.Out5_0=37                                       IR-Out(S383)
	S412= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S391)
	S413= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S391)
	S414= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S391)
	S415= PC.CIA=addr                                           PC-Out(S394)
	S416= PC.CIA31_28=addr[31:28]                               PC-Out(S394)
	S417= PC.Out=addr+4                                         PC-Out(S395)
	S418= CP0.ASID=pid                                          CP0-Read-ASID(S401)
	S419= ALU.Func=6'b000001                                    Premise(F314)
	S420= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F315)
	S421= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F316)
	S422= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F317)
	S423= A_MEM.Out=>A_WB.In                                    Premise(F318)
	S424= B_MEM.Out=>B_WB.In                                    Premise(F319)
	S425= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F320)
	S426= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F321)
	S427= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F322)
	S428= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F323)
	S429= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F324)
	S430= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F325)
	S431= FU.Bub_IF=>CU_IF.Bub                                  Premise(F326)
	S432= FU.Halt_IF=>CU_IF.Halt                                Premise(F327)
	S433= ICache.Hit=>CU_IF.ICacheHit                           Premise(F328)
	S434= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F329)
	S435= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F330)
	S436= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F331)
	S437= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F332)
	S438= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F333)
	S439= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F334)
	S440= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F335)
	S441= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F336)
	S442= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F337)
	S443= ICache.Hit=>FU.ICacheHit                              Premise(F338)
	S444= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F339)
	S445= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F340)
	S446= IR_MEM.Out=>FU.IR_MEM                                 Premise(F341)
	S447= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F342)
	S448= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F343)
	S449= ALUOut_MEM.Out=>FU.InMEM                              Premise(F344)
	S450= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F345)
	S451= IMMU.Addr=>IAddrReg.In                                Premise(F346)
	S452= PC.Out=>ICache.IEA                                    Premise(F347)
	S453= ICache.IEA=addr+4                                     Path(S417,S452)
	S454= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S453)
	S455= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S454,S433)
	S456= FU.ICacheHit=ICacheHit(addr+4)                        Path(S454,S443)
	S457= PC.Out=>ICache.IEA                                    Premise(F348)
	S458= IMem.MEM8WordOut=>ICache.WData                        Premise(F349)
	S459= ICache.Out=>ICacheReg.In                              Premise(F350)
	S460= PC.Out=>IMMU.IEA                                      Premise(F351)
	S461= IMMU.IEA=addr+4                                       Path(S417,S460)
	S462= CP0.ASID=>IMMU.PID                                    Premise(F352)
	S463= IMMU.PID=pid                                          Path(S418,S462)
	S464= IMMU.Addr={pid,addr+4}                                IMMU-Search(S463,S461)
	S465= IAddrReg.In={pid,addr+4}                              Path(S464,S451)
	S466= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S463,S461)
	S467= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S466,S434)
	S468= IAddrReg.Out=>IMem.RAddr                              Premise(F353)
	S469= IMem.RAddr={pid,addr}                                 Path(S412,S468)
	S470= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S469,S397)
	S471= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S469,S397)
	S472= ICache.WData=IMemGet8Word({pid,addr})                 Path(S471,S458)
	S473= ICacheReg.Out=>IRMux.CacheData                        Premise(F354)
	S474= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F355)
	S475= IMem.Out=>IRMux.MemData                               Premise(F356)
	S476= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S470,S475)
	S477= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S476)
	S478= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F357)
	S479= IR_MEM.Out=>IR_DMMU1.In                               Premise(F358)
	S480= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F359)
	S481= ICache.Out=>IR_ID.In                                  Premise(F360)
	S482= IRMux.Out=>IR_ID.In                                   Premise(F361)
	S483= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S477,S482)
	S484= ICache.Out=>IR_IMMU.In                                Premise(F362)
	S485= IR_MEM.Out=>IR_WB.In                                  Premise(F363)
	S486= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F364)
	S487= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F365)
	S488= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F366)
	S489= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F367)
	S490= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F368)
	S491= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F369)
	S492= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F370)
	S493= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F371)
	S494= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F372)
	S495= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F373)
	S496= IR_EX.Out31_26=>CU_EX.Op                              Premise(F374)
	S497= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F375)
	S498= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F376)
	S499= CU_ID.IRFunc1=rT                                      Path(S408,S498)
	S500= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F377)
	S501= CU_ID.IRFunc2=rS                                      Path(S407,S500)
	S502= IR_ID.Out31_26=>CU_ID.Op                              Premise(F378)
	S503= CU_ID.Op=0                                            Path(S406,S502)
	S504= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F379)
	S505= CU_ID.IRFunc=37                                       Path(S411,S504)
	S506= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F380)
	S507= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F381)
	S508= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F382)
	S509= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F383)
	S510= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F384)
	S511= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F385)
	S512= IR_WB.Out31_26=>CU_WB.Op                              Premise(F386)
	S513= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F387)
	S514= CtrlA_EX=0                                            Premise(F388)
	S515= CtrlB_EX=0                                            Premise(F389)
	S516= CtrlALUOut_MEM=1                                      Premise(F390)
	S517= CtrlALUOut_DMMU1=0                                    Premise(F391)
	S518= CtrlALUOut_DMMU2=0                                    Premise(F392)
	S519= CtrlALUOut_WB=0                                       Premise(F393)
	S520= CtrlA_MEM=0                                           Premise(F394)
	S521= CtrlA_WB=0                                            Premise(F395)
	S522= CtrlB_MEM=0                                           Premise(F396)
	S523= CtrlB_WB=0                                            Premise(F397)
	S524= CtrlICache=0                                          Premise(F398)
	S525= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S377,S524)
	S526= CtrlIMMU=0                                            Premise(F399)
	S527= CtrlIR_DMMU1=0                                        Premise(F400)
	S528= CtrlIR_DMMU2=0                                        Premise(F401)
	S529= CtrlIR_EX=0                                           Premise(F402)
	S530= CtrlIR_ID=0                                           Premise(F403)
	S531= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S383,S530)
	S532= CtrlIR_IMMU=0                                         Premise(F404)
	S533= CtrlIR_MEM=1                                          Premise(F405)
	S534= CtrlIR_WB=0                                           Premise(F406)
	S535= CtrlGPR=0                                             Premise(F407)
	S536= GPR[rS]=a                                             GPR-Hold(S388,S535)
	S537= GPR[rT]=b                                             GPR-Hold(S389,S535)
	S538= CtrlIAddrReg=0                                        Premise(F408)
	S539= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S391,S538)
	S540= CtrlPC=0                                              Premise(F409)
	S541= CtrlPCInc=0                                           Premise(F410)
	S542= PC[CIA]=addr                                          PC-Hold(S394,S541)
	S543= PC[Out]=addr+4                                        PC-Hold(S395,S540,S541)
	S544= CtrlIMem=0                                            Premise(F411)
	S545= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S397,S544)
	S546= CtrlICacheReg=0                                       Premise(F412)
	S547= CtrlASIDIn=0                                          Premise(F413)
	S548= CtrlCP0=0                                             Premise(F414)
	S549= CP0[ASID]=pid                                         CP0-Hold(S401,S548)
	S550= CtrlEPCIn=0                                           Premise(F415)
	S551= CtrlExCodeIn=0                                        Premise(F416)
	S552= CtrlIRMux=0                                           Premise(F417)

MEM	S553= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S531)
	S554= IR_ID.Out31_26=0                                      IR-Out(S531)
	S555= IR_ID.Out25_21=rS                                     IR-Out(S531)
	S556= IR_ID.Out20_16=rT                                     IR-Out(S531)
	S557= IR_ID.Out15_11=rD                                     IR-Out(S531)
	S558= IR_ID.Out10_6=0                                       IR-Out(S531)
	S559= IR_ID.Out5_0=37                                       IR-Out(S531)
	S560= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S539)
	S561= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S539)
	S562= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S539)
	S563= PC.CIA=addr                                           PC-Out(S542)
	S564= PC.CIA31_28=addr[31:28]                               PC-Out(S542)
	S565= PC.Out=addr+4                                         PC-Out(S543)
	S566= CP0.ASID=pid                                          CP0-Read-ASID(S549)
	S567= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F418)
	S568= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F419)
	S569= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F420)
	S570= A_MEM.Out=>A_WB.In                                    Premise(F421)
	S571= B_MEM.Out=>B_WB.In                                    Premise(F422)
	S572= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F423)
	S573= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F424)
	S574= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F425)
	S575= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F426)
	S576= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F427)
	S577= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F428)
	S578= FU.Bub_IF=>CU_IF.Bub                                  Premise(F429)
	S579= FU.Halt_IF=>CU_IF.Halt                                Premise(F430)
	S580= ICache.Hit=>CU_IF.ICacheHit                           Premise(F431)
	S581= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F432)
	S582= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F433)
	S583= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F434)
	S584= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F435)
	S585= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F436)
	S586= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F437)
	S587= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F438)
	S588= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F439)
	S589= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F440)
	S590= ICache.Hit=>FU.ICacheHit                              Premise(F441)
	S591= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F442)
	S592= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F443)
	S593= IR_MEM.Out=>FU.IR_MEM                                 Premise(F444)
	S594= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F445)
	S595= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F446)
	S596= ALUOut_MEM.Out=>FU.InMEM                              Premise(F447)
	S597= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F448)
	S598= IMMU.Addr=>IAddrReg.In                                Premise(F449)
	S599= PC.Out=>ICache.IEA                                    Premise(F450)
	S600= ICache.IEA=addr+4                                     Path(S565,S599)
	S601= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S600)
	S602= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S601,S580)
	S603= FU.ICacheHit=ICacheHit(addr+4)                        Path(S601,S590)
	S604= PC.Out=>ICache.IEA                                    Premise(F451)
	S605= IMem.MEM8WordOut=>ICache.WData                        Premise(F452)
	S606= ICache.Out=>ICacheReg.In                              Premise(F453)
	S607= PC.Out=>IMMU.IEA                                      Premise(F454)
	S608= IMMU.IEA=addr+4                                       Path(S565,S607)
	S609= CP0.ASID=>IMMU.PID                                    Premise(F455)
	S610= IMMU.PID=pid                                          Path(S566,S609)
	S611= IMMU.Addr={pid,addr+4}                                IMMU-Search(S610,S608)
	S612= IAddrReg.In={pid,addr+4}                              Path(S611,S598)
	S613= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S610,S608)
	S614= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S613,S581)
	S615= IAddrReg.Out=>IMem.RAddr                              Premise(F456)
	S616= IMem.RAddr={pid,addr}                                 Path(S560,S615)
	S617= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S616,S545)
	S618= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S616,S545)
	S619= ICache.WData=IMemGet8Word({pid,addr})                 Path(S618,S605)
	S620= ICacheReg.Out=>IRMux.CacheData                        Premise(F457)
	S621= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F458)
	S622= IMem.Out=>IRMux.MemData                               Premise(F459)
	S623= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S617,S622)
	S624= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S623)
	S625= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F460)
	S626= IR_MEM.Out=>IR_DMMU1.In                               Premise(F461)
	S627= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F462)
	S628= ICache.Out=>IR_ID.In                                  Premise(F463)
	S629= IRMux.Out=>IR_ID.In                                   Premise(F464)
	S630= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S624,S629)
	S631= ICache.Out=>IR_IMMU.In                                Premise(F465)
	S632= IR_MEM.Out=>IR_WB.In                                  Premise(F466)
	S633= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F467)
	S634= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F468)
	S635= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F469)
	S636= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F470)
	S637= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F471)
	S638= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F472)
	S639= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F473)
	S640= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F474)
	S641= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F475)
	S642= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F476)
	S643= IR_EX.Out31_26=>CU_EX.Op                              Premise(F477)
	S644= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F478)
	S645= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F479)
	S646= CU_ID.IRFunc1=rT                                      Path(S556,S645)
	S647= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F480)
	S648= CU_ID.IRFunc2=rS                                      Path(S555,S647)
	S649= IR_ID.Out31_26=>CU_ID.Op                              Premise(F481)
	S650= CU_ID.Op=0                                            Path(S554,S649)
	S651= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F482)
	S652= CU_ID.IRFunc=37                                       Path(S559,S651)
	S653= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F483)
	S654= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F484)
	S655= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F485)
	S656= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F486)
	S657= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F487)
	S658= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F488)
	S659= IR_WB.Out31_26=>CU_WB.Op                              Premise(F489)
	S660= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F490)
	S661= CtrlA_EX=0                                            Premise(F491)
	S662= CtrlB_EX=0                                            Premise(F492)
	S663= CtrlALUOut_MEM=0                                      Premise(F493)
	S664= CtrlALUOut_DMMU1=1                                    Premise(F494)
	S665= CtrlALUOut_DMMU2=0                                    Premise(F495)
	S666= CtrlALUOut_WB=1                                       Premise(F496)
	S667= CtrlA_MEM=0                                           Premise(F497)
	S668= CtrlA_WB=1                                            Premise(F498)
	S669= CtrlB_MEM=0                                           Premise(F499)
	S670= CtrlB_WB=1                                            Premise(F500)
	S671= CtrlICache=0                                          Premise(F501)
	S672= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S525,S671)
	S673= CtrlIMMU=0                                            Premise(F502)
	S674= CtrlIR_DMMU1=1                                        Premise(F503)
	S675= CtrlIR_DMMU2=0                                        Premise(F504)
	S676= CtrlIR_EX=0                                           Premise(F505)
	S677= CtrlIR_ID=0                                           Premise(F506)
	S678= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S531,S677)
	S679= CtrlIR_IMMU=0                                         Premise(F507)
	S680= CtrlIR_MEM=0                                          Premise(F508)
	S681= CtrlIR_WB=1                                           Premise(F509)
	S682= CtrlGPR=0                                             Premise(F510)
	S683= GPR[rS]=a                                             GPR-Hold(S536,S682)
	S684= GPR[rT]=b                                             GPR-Hold(S537,S682)
	S685= CtrlIAddrReg=0                                        Premise(F511)
	S686= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S539,S685)
	S687= CtrlPC=0                                              Premise(F512)
	S688= CtrlPCInc=0                                           Premise(F513)
	S689= PC[CIA]=addr                                          PC-Hold(S542,S688)
	S690= PC[Out]=addr+4                                        PC-Hold(S543,S687,S688)
	S691= CtrlIMem=0                                            Premise(F514)
	S692= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S545,S691)
	S693= CtrlICacheReg=0                                       Premise(F515)
	S694= CtrlASIDIn=0                                          Premise(F516)
	S695= CtrlCP0=0                                             Premise(F517)
	S696= CP0[ASID]=pid                                         CP0-Hold(S549,S695)
	S697= CtrlEPCIn=0                                           Premise(F518)
	S698= CtrlExCodeIn=0                                        Premise(F519)
	S699= CtrlIRMux=0                                           Premise(F520)

WB	S700= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S678)
	S701= IR_ID.Out31_26=0                                      IR-Out(S678)
	S702= IR_ID.Out25_21=rS                                     IR-Out(S678)
	S703= IR_ID.Out20_16=rT                                     IR-Out(S678)
	S704= IR_ID.Out15_11=rD                                     IR-Out(S678)
	S705= IR_ID.Out10_6=0                                       IR-Out(S678)
	S706= IR_ID.Out5_0=37                                       IR-Out(S678)
	S707= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S686)
	S708= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S686)
	S709= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S686)
	S710= PC.CIA=addr                                           PC-Out(S689)
	S711= PC.CIA31_28=addr[31:28]                               PC-Out(S689)
	S712= PC.Out=addr+4                                         PC-Out(S690)
	S713= CP0.ASID=pid                                          CP0-Read-ASID(S696)
	S714= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F727)
	S715= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F728)
	S716= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F729)
	S717= A_MEM.Out=>A_WB.In                                    Premise(F730)
	S718= B_MEM.Out=>B_WB.In                                    Premise(F731)
	S719= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F732)
	S720= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F733)
	S721= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F734)
	S722= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F735)
	S723= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F736)
	S724= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F737)
	S725= FU.Bub_IF=>CU_IF.Bub                                  Premise(F738)
	S726= FU.Halt_IF=>CU_IF.Halt                                Premise(F739)
	S727= ICache.Hit=>CU_IF.ICacheHit                           Premise(F740)
	S728= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F741)
	S729= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F742)
	S730= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F743)
	S731= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F744)
	S732= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F745)
	S733= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F746)
	S734= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F747)
	S735= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F748)
	S736= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F749)
	S737= ICache.Hit=>FU.ICacheHit                              Premise(F750)
	S738= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F751)
	S739= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F752)
	S740= IR_MEM.Out=>FU.IR_MEM                                 Premise(F753)
	S741= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F754)
	S742= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F755)
	S743= ALUOut_MEM.Out=>FU.InMEM                              Premise(F756)
	S744= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F757)
	S745= IMMU.Addr=>IAddrReg.In                                Premise(F758)
	S746= PC.Out=>ICache.IEA                                    Premise(F759)
	S747= ICache.IEA=addr+4                                     Path(S712,S746)
	S748= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S747)
	S749= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S748,S727)
	S750= FU.ICacheHit=ICacheHit(addr+4)                        Path(S748,S737)
	S751= PC.Out=>ICache.IEA                                    Premise(F760)
	S752= IMem.MEM8WordOut=>ICache.WData                        Premise(F761)
	S753= ICache.Out=>ICacheReg.In                              Premise(F762)
	S754= PC.Out=>IMMU.IEA                                      Premise(F763)
	S755= IMMU.IEA=addr+4                                       Path(S712,S754)
	S756= CP0.ASID=>IMMU.PID                                    Premise(F764)
	S757= IMMU.PID=pid                                          Path(S713,S756)
	S758= IMMU.Addr={pid,addr+4}                                IMMU-Search(S757,S755)
	S759= IAddrReg.In={pid,addr+4}                              Path(S758,S745)
	S760= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S757,S755)
	S761= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S760,S728)
	S762= IAddrReg.Out=>IMem.RAddr                              Premise(F765)
	S763= IMem.RAddr={pid,addr}                                 Path(S707,S762)
	S764= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S763,S692)
	S765= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S763,S692)
	S766= ICache.WData=IMemGet8Word({pid,addr})                 Path(S765,S752)
	S767= ICacheReg.Out=>IRMux.CacheData                        Premise(F766)
	S768= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F767)
	S769= IMem.Out=>IRMux.MemData                               Premise(F768)
	S770= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S764,S769)
	S771= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S770)
	S772= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F769)
	S773= IR_MEM.Out=>IR_DMMU1.In                               Premise(F770)
	S774= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F771)
	S775= ICache.Out=>IR_ID.In                                  Premise(F772)
	S776= IRMux.Out=>IR_ID.In                                   Premise(F773)
	S777= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S771,S776)
	S778= ICache.Out=>IR_IMMU.In                                Premise(F774)
	S779= IR_MEM.Out=>IR_WB.In                                  Premise(F775)
	S780= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F776)
	S781= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F777)
	S782= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F778)
	S783= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F779)
	S784= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F780)
	S785= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F781)
	S786= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F782)
	S787= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F783)
	S788= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F784)
	S789= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F785)
	S790= IR_EX.Out31_26=>CU_EX.Op                              Premise(F786)
	S791= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F787)
	S792= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F788)
	S793= CU_ID.IRFunc1=rT                                      Path(S703,S792)
	S794= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F789)
	S795= CU_ID.IRFunc2=rS                                      Path(S702,S794)
	S796= IR_ID.Out31_26=>CU_ID.Op                              Premise(F790)
	S797= CU_ID.Op=0                                            Path(S701,S796)
	S798= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F791)
	S799= CU_ID.IRFunc=37                                       Path(S706,S798)
	S800= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F792)
	S801= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F793)
	S802= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F794)
	S803= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F795)
	S804= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F796)
	S805= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F797)
	S806= IR_WB.Out31_26=>CU_WB.Op                              Premise(F798)
	S807= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F799)
	S808= CtrlA_EX=0                                            Premise(F800)
	S809= CtrlB_EX=0                                            Premise(F801)
	S810= CtrlALUOut_MEM=0                                      Premise(F802)
	S811= CtrlALUOut_DMMU1=0                                    Premise(F803)
	S812= CtrlALUOut_DMMU2=0                                    Premise(F804)
	S813= CtrlALUOut_WB=0                                       Premise(F805)
	S814= CtrlA_MEM=0                                           Premise(F806)
	S815= CtrlA_WB=0                                            Premise(F807)
	S816= CtrlB_MEM=0                                           Premise(F808)
	S817= CtrlB_WB=0                                            Premise(F809)
	S818= CtrlICache=0                                          Premise(F810)
	S819= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S672,S818)
	S820= CtrlIMMU=0                                            Premise(F811)
	S821= CtrlIR_DMMU1=0                                        Premise(F812)
	S822= CtrlIR_DMMU2=0                                        Premise(F813)
	S823= CtrlIR_EX=0                                           Premise(F814)
	S824= CtrlIR_ID=0                                           Premise(F815)
	S825= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S678,S824)
	S826= CtrlIR_IMMU=0                                         Premise(F816)
	S827= CtrlIR_MEM=0                                          Premise(F817)
	S828= CtrlIR_WB=0                                           Premise(F818)
	S829= CtrlGPR=1                                             Premise(F819)
	S830= CtrlIAddrReg=0                                        Premise(F820)
	S831= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S686,S830)
	S832= CtrlPC=0                                              Premise(F821)
	S833= CtrlPCInc=0                                           Premise(F822)
	S834= PC[CIA]=addr                                          PC-Hold(S689,S833)
	S835= PC[Out]=addr+4                                        PC-Hold(S690,S832,S833)
	S836= CtrlIMem=0                                            Premise(F823)
	S837= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S692,S836)
	S838= CtrlICacheReg=0                                       Premise(F824)
	S839= CtrlASIDIn=0                                          Premise(F825)
	S840= CtrlCP0=0                                             Premise(F826)
	S841= CP0[ASID]=pid                                         CP0-Hold(S696,S840)
	S842= CtrlEPCIn=0                                           Premise(F827)
	S843= CtrlExCodeIn=0                                        Premise(F828)
	S844= CtrlIRMux=0                                           Premise(F829)

POST	S819= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S672,S818)
	S825= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S678,S824)
	S831= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S686,S830)
	S834= PC[CIA]=addr                                          PC-Hold(S689,S833)
	S835= PC[Out]=addr+4                                        PC-Hold(S690,S832,S833)
	S837= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S692,S836)
	S841= CP0[ASID]=pid                                         CP0-Hold(S696,S840)

