Running: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Programs/Program/Programs/MSc_CompSc/4th_sem/VLSI/assignment/prjct/sevensement/sevensegmenttb_isim_beh.exe -prj D:/Programs/Program/Programs/MSc_CompSc/4th_sem/VLSI/assignment/prjct/sevensement/sevensegmenttb_beh.prj work.sevensegmenttb 
ISim M.70d (signature 0x36e8438f)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "D:/Programs/Program/Programs/MSc_CompSc/4th_sem/VLSI/assignment/prjct/sevensement/sevensegmentvhd.vhd" into library work
Parsing VHDL file "D:/Programs/Program/Programs/MSc_CompSc/4th_sem/VLSI/assignment/prjct/sevensement/sevensegmenttb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 93852 KB
Fuse CPU Usage: 1247 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling architecture behavioral of entity sevensegmentvhd [sevensegmentvhd_default]
Compiling architecture behavior of entity sevensegmenttb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/Programs/Program/Programs/MSc_CompSc/4th_sem/VLSI/assignment/prjct/sevensement/sevensegmenttb_isim_beh.exe
Fuse Memory Usage: 98568 KB
Fuse CPU Usage: 1419 ms
