Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test2/regfile.vh
f, now is E:/proj3/project3test2/project2.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test2/
regfile.vhf, now is E:/proj3/project3test2/project2.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test2/project2.v
hf, now is E:/proj3/project3test2/regfile.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test2/
project2.vhf, now is E:/proj3/project3test2/regfile.vhf
Compiling vhdl file E:/proj3/project3test2/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test2/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test2/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test2/negative_detect.vhd in Library work.
Architecture Behavioral of Entity Negative_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/OF_detect.vhd in Library work.
Architecture Behavioral of Entity Of_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/one_bus.vhd in Library work.
Architecture Behavioral of Entity One_bus is up to date.
Compiling vhdl file E:/proj3/project3test2/zeroBus.vhd in Library work.
Architecture Behavioral of Entity Zerobus is up to date.
Compiling vhdl file E:/proj3/project3test2/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test2/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test2/add.vhf in Library work.
Architecture Schematic of Entity Adsu16_mxilinx is up to date.
Architecture Schematic of Entity Inv16_mxilinx is up to date.
Architecture Schematic of Entity Add is up to date.
Compiling vhdl file E:/proj3/project3test2/control_module.vhd in Library work.
Architecture Behavioral of Entity Control_unit is up to date.
Compiling vhdl file E:/proj3/project3test2/logical.vhd in Library work.
Architecture Behavioral of Entity Logical is up to date.
Compiling vhdl file E:/proj3/project3test2/OF_enable.vhd in Library work.
Architecture Behavioral of Entity Of_enable is up to date.
Compiling vhdl file E:/proj3/project3test2/shift.vhd in Library work.
Architecture Behavioral of Entity Shift is up to date.
Compiling vhdl file E:/proj3/project3test2/zero_detect.vhd in Library work.
Architecture Behavioral of Entity Zero_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/alu.vhf in Library work.
Architecture Schematic of Entity Alu is up to date.
Compiling vhdl file E:/proj3/project3test2/ctrlunit.vhd in Library work.
Entity <Ctrlunit> (Architecture <Behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test2/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test2/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test2/project2.vhf in Library work.
Entity <Fd16ce_mxilinx> (Architecture <Schematic>) compiled.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <project2> (Architecture <schematic>) compiled.

Analyzing Entity <project2> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_33> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_19> in unit <project2>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_18> in unit <project2>.
Entity <project2> analyzed. Unit <project2> generated.

Analyzing Entity <alu> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test2/alu.vhf (Line 126). Generating a Black Box for component <mux_four>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <ctrlunit> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/ctrlunit.vhd (Line 81). The following signals are missing in the process sensitivit
y list:
   pc<14>, pc<12>, pc<10>, pc<8>, pc<6>, pc<4>, pc<2>, pc<0>, rddone, regint<14>, regint<3>, regint<1>, regint<6>, regint<4>
, regint<11>, regint<9>, regint<7>, a, b, pc, regint, wrdone.
Entity <ctrlunit> analyzed. Unit <ctrlunit> generated.

Analyzing Entity <fd16ce_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <fd16ce_mxilinx>.
Entity <fd16ce_mxilinx> analyzed. Unit <fd16ce_mxilinx> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <obuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf4_mxilinx> analyzed. Unit <obuf4_mxilinx> generated.

Analyzing Entity <regfile> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test2/regfile.vhf (Line 362). Generating a Black Box for component <buxmux16>.
WARNING:Xst:766 - E:/proj3/project3test2/regfile.vhf (Line 401). Generating a Black Box for component <buxmux16>.
WARNING:Xst:753 - E:/proj3/project3test2/regfile.vhf (Line 440). Unconnected output port 'd0' of component 'd3_8e_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_68> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_72> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <regfile>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <add> (Architecture <schematic>).
WARNING:Xst:753 - E:/proj3/project3test2/add.vhf (Line 627). Unconnected output port 'co' of component 'adsu16_mxilinx'.
WARNING:Xst:753 - E:/proj3/project3test2/add.vhf (Line 627). Unconnected output port 'ofl' of component 'adsu16_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_23> in unit <add>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_10> in unit <add>.
WARNING:Xst:766 - E:/proj3/project3test2/add.vhf (Line 671). Generating a Black Box for component <mux2_16bits>.
WARNING:Xst:766 - E:/proj3/project3test2/add.vhf (Line 686). Generating a Black Box for component <mux4_16bits_new>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <add> analyzed. Unit <add> generated.

Analyzing Entity <control_unit> (Architecture <behavioral>).
Entity <control_unit> analyzed. Unit <control_unit> generated.

Analyzing Entity <logical> (Architecture <behavioral>).
Entity <logical> analyzed. Unit <logical> generated.

Analyzing Entity <of_enable> (Architecture <behavioral>).
Entity <of_enable> analyzed. Unit <of_enable> generated.

Analyzing Entity <shift> (Architecture <behavioral>).
Entity <shift> analyzed. Unit <shift> generated.

Analyzing Entity <zero_detect> (Architecture <behavioral>).
Entity <zero_detect> analyzed. Unit <zero_detect> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslicenum
' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslicenu
m' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput' o
f component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <d3_8e_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <d3_8e_mxilinx> analyzed. Unit <d3_8e_mxilinx> generated.

Analyzing Entity <adsu16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_23> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_22> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_21> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_20> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_19> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_18> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_17> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_16> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_299> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_295> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_291> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_287> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_283> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_279> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_272> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_275> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_64> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_107> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_255> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_110> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_63> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_58> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_62> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_55> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_111> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_248> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_249> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_250> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_251> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_252> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_253> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_254> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <adsu16_mxilinx> analyzed. Unit <adsu16_mxilinx> generated.

Analyzing Entity <inv16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <inv16_mxilinx> analyzed. Unit <inv16_mxilinx> generated.

Analyzing Entity <negative_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/negative_detect.vhd (Line 18). The following signals are missing in the process sen
sitivity list:
   a_msb, b_msb.
Entity <negative_detect> analyzed. Unit <negative_detect> generated.

Analyzing Entity <of_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/OF_detect.vhd (Line 18). The following signals are missing in the process sensitivi
ty list:
   control.
Entity <of_detect> analyzed. Unit <of_detect> generated.

Analyzing Entity <one_bus> (Architecture <behavioral>).
Entity <one_bus> analyzed. Unit <one_bus> generated.

Analyzing Entity <zerobus> (Architecture <behavioral>).
Entity <zerobus> analyzed. Unit <zerobus> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj3/project3test2/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the pro
cess sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj3/project3test2/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the pro
cess sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj3/project3test2/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj3/project3test2/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj3/project3test2/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <zerobus>.
    Related source file is E:/proj3/project3test2/zeroBus.vhd.
Unit <zerobus> synthesized.


Synthesizing Unit <one_bus>.
    Related source file is E:/proj3/project3test2/one_bus.vhd.
Unit <one_bus> synthesized.


Synthesizing Unit <of_detect>.
    Related source file is E:/proj3/project3test2/OF_detect.vhd.
WARNING:Xst:647 - Input <b<14>> is never used.
WARNING:Xst:647 - Input <b<13>> is never used.
WARNING:Xst:647 - Input <b<12>> is never used.
WARNING:Xst:647 - Input <b<11>> is never used.
WARNING:Xst:647 - Input <b<10>> is never used.
WARNING:Xst:647 - Input <b<9>> is never used.
WARNING:Xst:647 - Input <b<8>> is never used.
WARNING:Xst:647 - Input <b<7>> is never used.
WARNING:Xst:647 - Input <b<6>> is never used.
WARNING:Xst:647 - Input <b<5>> is never used.
WARNING:Xst:647 - Input <b<4>> is never used.
WARNING:Xst:647 - Input <b<3>> is never used.
WARNING:Xst:647 - Input <b<2>> is never used.
WARNING:Xst:647 - Input <b<1>> is never used.
WARNING:Xst:647 - Input <b<0>> is never used.
WARNING:Xst:647 - Input <result<14>> is never used.
WARNING:Xst:647 - Input <result<13>> is never used.
WARNING:Xst:647 - Input <result<12>> is never used.
WARNING:Xst:647 - Input <result<11>> is never used.
WARNING:Xst:647 - Input <result<10>> is never used.
WARNING:Xst:647 - Input <result<9>> is never used.
WARNING:Xst:647 - Input <result<8>> is never used.
WARNING:Xst:647 - Input <result<7>> is never used.
WARNING:Xst:647 - Input <result<6>> is never used.
WARNING:Xst:647 - Input <result<5>> is never used.
WARNING:Xst:647 - Input <result<4>> is never used.
WARNING:Xst:647 - Input <result<3>> is never used.
WARNING:Xst:647 - Input <result<2>> is never used.
WARNING:Xst:647 - Input <result<1>> is never used.
WARNING:Xst:647 - Input <result<0>> is never used.
Unit <of_detect> synthesized.


Synthesizing Unit <negative_detect>.
    Related source file is E:/proj3/project3test2/negative_detect.vhd.
Unit <negative_detect> synthesized.


Synthesizing Unit <inv16_mxilinx>.
    Related source file is E:/proj3/project3test2/add.vhf.
Unit <inv16_mxilinx> synthesized.


Synthesizing Unit <adsu16_mxilinx>.
    Related source file is E:/proj3/project3test2/add.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <adsu16_mxilinx> synthesized.


Synthesizing Unit <d3_8e_mxilinx>.
    Related source file is E:/proj3/project3test2/regfile.vhf.
Unit <d3_8e_mxilinx> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj3/project3test2/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj3/project3test2/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <zero_detect>.
    Related source file is E:/proj3/project3test2/zero_detect.vhd.
Unit <zero_detect> synthesized.


Synthesizing Unit <shift>.
    Related source file is E:/proj3/project3test2/shift.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<15>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<14>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<13>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<12>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<11>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<10>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<9>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<8>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<7>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<6>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<5>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<4>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<3>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<2>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<1>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<0>>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0009>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0011>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0013>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0015>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0017>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0019>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0021>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0023>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0025>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0027>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0029>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0030>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0001>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0003>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0005>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0007>.
    Summary:
	inferred  28 Latch(s).
	inferred   4 Multiplexer(s).
Unit <shift> synthesized.


Synthesizing Unit <of_enable>.
    Related source file is E:/proj3/project3test2/OF_enable.vhd.
Unit <of_enable> synthesized.


Synthesizing Unit <logical>.
    Related source file is E:/proj3/project3test2/logical.vhd.
WARNING:Xst:737 - Found 16-bit latch for signal <logicalout>.
    Summary:
	inferred  16 Latch(s).
Unit <logical> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is E:/proj3/project3test2/control_module.vhd.
WARNING:Xst:737 - Found 2-bit latch for signal <sel>.
    Summary:
	inferred   2 Latch(s).
Unit <control_unit> synthesized.


Synthesizing Unit <add>.
    Related source file is E:/proj3/project3test2/add.vhf.
WARNING:Xst:653 - Signal <xlxn_60<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<0>> is used but never assigned. Tied to value 0.
Unit <add> synthesized.


Synthesizing Unit <regfile>.
    Related source file is E:/proj3/project3test2/regfile.vhf.
Unit <regfile> synthesized.


Synthesizing Unit <obuf4_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <obuf4_mxilinx> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj3/project3test2/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <fd16ce_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <fd16ce_mxilinx> synthesized.


Synthesizing Unit <ctrlunit>.
    Related source file is E:/proj3/project3test2/ctrlunit.vhd.
    Found finite state machine <FSM_4> for signal <prest>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 50                                             |
    | Inputs             | 26                                             |
    | Outputs            | 93                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Found 16-bit adder for signal <$n0061> created at line 356.
    Found 16-bit adder for signal <$n1682> created at line 291.
    Found 16-bit adder for signal <$n1683> created at line 360.
    Found 16-bit subtractor for signal <$n1741>.
    Found 16-bit register for signal <regint>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
Unit <ctrlunit> synthesized.


Synthesizing Unit <alu>.
    Related source file is E:/proj3/project3test2/alu.vhf.
WARNING:Xst:653 - Signal <xlxn_3<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<0>> is used but never assigned. Tied to value 0.
Unit <alu> synthesized.


Synthesizing Unit <project2>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <project2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 53
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 3
# Latches                          : 31
  8-bit latch                      : 1
  1-bit latch                      : 28
  16-bit latch                     : 1
  2-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 31
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 5
  19-bit adder                     : 1
  16-bit adder                     : 3
  16-bit subtractor                : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <adsu16_mxilinx> ...

Optimizing unit <inv16_mxilinx> ...

Optimizing unit <negative_detect> ...

Optimizing unit <of_detect> ...

Optimizing unit <add> ...

Optimizing unit <control_unit> ...

Optimizing unit <logical> ...

Optimizing unit <of_enable> ...

Optimizing unit <shift> ...

Optimizing unit <zero_detect> ...

Optimizing unit <alu> ...

Optimizing unit <d3_8e_mxilinx> ...

Optimizing unit <fd16ce_mxilinx> ...

Optimizing unit <regfile> ...

Optimizing unit <ctrlunit> ...

Optimizing unit <obuf4_mxilinx> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <project2> ...

Building and optimizing final netlist ...

Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite1 has been removed
Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite2 has been removed
WARNING:Xst:387 - The KEEP property attached to the net <c0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_120> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_101> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_95> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_78> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_9> may hinder timing optimization.
   You may achieve better results by removing this property
=========================================================================
Final Results
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 55
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 3
  2-bit register                   : 2
# Multiplexers                     : 5
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 5
  19-bit adder                     : 1
  16-bit adder                     : 3
  16-bit subtractor                : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 1416
#      GND                         : 2
#      INV                         : 38
#      LUT1                        : 69
#      LUT2                        : 139
#      LUT2_L                      : 15
#      LUT3                        : 295
#      LUT3_D                      : 3
#      LUT4                        : 521
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      muxcy                       : 95
#      muxcy_d                     : 1
#      muxcy_l                     : 14
#      MUXF5                       : 117
#      MUXF6                       : 8
#      VCC                         : 1
#      xorcy                       : 95
# FlipFlops/Latches                : 344
#      FDC                         : 53
#      FDCE                        : 243
#      FDP                         : 6
#      LD                          : 42
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 56
#      IBUF                        : 11
#      IOBUF                       : 16
#      OBUF                        : 29
# Logical                          : 37
#      AND2                        : 8
#      AND4                        : 2
#      AND4b1                      : 3
#      AND4b2                      : 3
#      AND4b3                      : 1
#      OR2                         : 2
#      XOR2                        : 2
#      XOR3                        : 16
# Others                           : 21
#      buxmux16                    : 2
#      fmap                        : 16
#      mux2_16bits                 : 1
#      mux4_16bits_new             : 1
#      mux_four                    : 1
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_1_xlxi_10_I__n0001:O          | NONE(*)(xlxi_1_xlxi_10_Sel_1)| 2     |
xlxi_1_xlxi_17_I__n0150:O          | NONE(*)(xlxi_1_xlxi_17_shift_result_1)| 47    |
clock                              | IBUF                   | 1     |
xlxi_1_xlxi_5_I__n0001:O           | NONE(*)(xlxi_1_xlxi_5_logicalout_14)| 32    |
xlxi_30_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_30_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |

-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 23.853ns (Maximum Frequency: 41.923MHz)
   Minimum input arrival time before clock: 15.421ns
   Maximum output required time after clock: 37.943ns
   Maximum combinational path delay: 21.953ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               23.853ns (Levels of Logic = 9)
  Source:            xlxi_31_regint_0
  Destination:       xlxi_3_xlxi_70/i_q13
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: xlxi_31_regint_0 to xlxi_3_xlxi_70/i_q13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             22   1.065   2.970  xlxi_31_regint_0 (xlxi_31_regint_0)
    LUT3:I0->O             4   0.573   1.440  xlxi_31_I_XXL_517 (xlxi_31_N440)
    LUT2:I1->O             3   0.573   1.332  xlxi_31_I_5_LUT_35 (xlxi_31_N442)
    LUT4:I3->O             8   0.573   1.845  xlxi_31_I_XXL_432 (xlxi_31_N456)
    LUT3_D:I2->O          23   0.573   3.015  xlxi_31_I_XXL_666 (xlxi_31_N458)
    LUT4:I3->O             3   0.573   1.332  xlxi_31_I_XXL_447 (xlxi_31_N2007)
    LUT4:I3->O             1   0.573   0.000  xlxi_31_I_regw_2_G (N15998)
    MUXF5:I1->O            8   0.134   1.845  xlxi_31_I_regw_2 (N856)
     begin scope: 'xlxi_3_xlxi_7'
    AND4b2:I0->O           1   0.573   1.035  i_36_36 (d1)
     end scope: 'xlxi_3_xlxi_7'
    AND2:I0->O            16   0.573   2.520  xlxi_3_xlxi_86 (xlxi_3_wren1)
     begin scope: 'xlxi_3_xlxi_70'
    FDCE:CE                    0.736          i_q13
    ----------------------------------------
    Total                     23.853ns (6.519ns logic, 17.334ns route)
                                       (27.3% logic, 72.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'xlxi_1_xlxi_17_I__n0150:O'
Offset:              15.421ns (Levels of Logic = 7)
  Source:            xlxi_3_busbmux
  Destination:       xlxi_1_xlxi_17_shift_result_11
  Destination Clock: xlxi_1_xlxi_17_I__n0150:O falling

  Data Path: xlxi_3_busbmux to xlxi_1_xlxi_17_shift_result_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_1           4   0.000   1.440  xlxi_3_busbmux (N889)
    LUT3:I0->O             1   0.573   0.000  xlxi_31_I_alub_1_F (N16050)
    MUXF5:I0->O           35   0.436   3.555  xlxi_31_I_alub_1 (N949)
    LUT3:I0->O            11   0.573   2.070  xlxi_1_xlxi_17_I_XXL_101 (xlxi_1_xlxi_17_N128)
    LUT3:I2->O            11   0.573   2.070  xlxi_1_xlxi_17_I_XXL_130 (xlxi_1_xlxi_17_N289)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_91_LUT_23 (xlxi_1_xlxi_17_N695)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_90_LUT_18_SW0 (N15681)
    LUT4:I0->O             1   0.573   0.000  xlxi_1_xlxi_17_I__n0008 (xlxi_1_xlxi_17_N697)
    LD:D                       0.342          xlxi_1_xlxi_17_shift_result_11
    ----------------------------------------
    Total                     15.421ns (4.216ns logic, 11.205ns route)
                                       (27.3% logic, 72.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              37.943ns (Levels of Logic = 14)
  Source:            xlxi_31_regint_0
  Destination:       overflow
  Source Clock:      clock rising

  Data Path: xlxi_31_regint_0 to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             22   1.065   2.970  xlxi_31_regint_0 (xlxi_31_regint_0)
    LUT3:I0->O             4   0.573   1.440  xlxi_31_I_XXL_517 (xlxi_31_N440)
    LUT2:I1->O             3   0.573   1.332  xlxi_31_I_5_LUT_35 (xlxi_31_N442)
    LUT4:I3->O             8   0.573   1.845  xlxi_31_I_XXL_432 (xlxi_31_N456)
    LUT3_D:I2->O          23   0.573   3.015  xlxi_31_I_XXL_666 (xlxi_31_N458)
    LUT4:I3->O            16   0.573   2.520  xlxi_31_I_XXL_377_1 (xlxi_31_I_XXL_377_1)
    LUT4:I3->O            15   0.573   2.430  xlxi_31_I_XXL_398 (xlxi_31_N472)
    LUT2:I1->O            13   0.573   2.250  xlxi_31_I_alua_9 (N925)
    LUT3:I2->O             6   0.573   1.665  xlxi_1_xlxi_17_I_XXL_112 (xlxi_1_xlxi_17_N175)
    LUT4:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_5_LUT_23 (xlxi_1_xlxi_17_N189)
    LUT4:I2->O             1   0.573   1.035  xlxi_1_xlxi_17_I_1_LUT_73 (xlxi_1_xlxi_17_N212)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_shifted_out (xlxi_1_shift_overflow)
    OR2:I0->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     37.943ns (13.301ns logic, 24.642ns route)
                                       (35.1% logic, 64.9% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Offset:              21.953ns (Levels of Logic = 9)
  Source:            xlxi_3_busbmux
  Destination:       overflow

  Data Path: xlxi_3_busbmux to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           3   0.000   1.332  xlxi_3_busbmux (N890)
    LUT3:I0->O             4   0.573   1.440  xlxi_31_I_7_LUT_15 (xlxi_31_N539)
    LUT3:I0->O            19   0.573   2.790  xlxi_31_I_alub_0_1 (xlxi_31_I_alub_0_1)
    LUT3:I0->O             8   0.573   1.845  xlxi_1_xlxi_17_I_XXL_107 (xlxi_1_xlxi_17_N201)
    LUT4:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_6_LUT_23 (xlxi_1_xlxi_17_N210)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_1_LUT_73 (xlxi_1_xlxi_17_N212)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_shifted_out (xlxi_1_shift_overflow)
    OR2:I0->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     21.953ns (9.371ns logic, 12.582ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
CPU : 102.39 / 102.61 s | Elapsed : 103.00 / 103.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test2/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test2/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "mux4_16bits_new.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux4_16bits_new.ngo"...
Launcher: "mux2_16bits.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux2_16bits.ngo"...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\buxmux16.ngo"...
Launcher: "mux_four.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux_four.ngo"...

Annotating constraints to design from file "project2.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'clk' has non-clock connections
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_15_xlxi_23/ofl' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_7/d0' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "project2.ngd" ...

Writing NGDBUILD log file "project2.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file project2.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "project2.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    7
   Number of Slices:                742 out of    768   96%
   Number of Slices containing
      unrelated logic:                0 out of    742    0%
   Total Number Slice Registers:    343 out of  1,536   22%
      Number used as Flip Flops:                  301
      Number used as Latches:                      42
   Total Number 4 input LUTs:     1,221 out of  1,536   79%
      Number used as LUTs:                      1,192
      Number used as a route-thru:                 29
   Number of bonded IOBs:            55 out of    166   33%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  11,203
Additional JTAG gate count for IOBs:  2,688

Mapping completed.
See MAP report file "project2.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: project2.pcf

Loading design for application par from file par_temp.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            55 out of 166    33%
      Number of LOCed External IOBs   55 out of 55    100%

   Number of SLICEs                  742 out of 768    96%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 .............................
Placer score = 150920
Placement pass 2 ..............................
Placer score = 137515
Optimizing ... 
Placer score = 115745
All IOBs have been constrained to specific sites.
Placer completed in real time: 3 secs 

Dumping design to file project2.ncd.

Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 4 secs 

0 connection(s) routed; 5069 unrouted active, 6 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 4 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
5075 successful; 0 unrouted; (0) REAL time: 6 secs 
Constraints are met. 
Total REAL time: 6 secs 
Total CPU  time: 6 secs 
End of route.  5075 routed (100.00%); 0 unrouted.
No errors found. 
WARNING:Route:49 - The signal "xlxi_1_xlxi_15_xlxi_23/co_dummy" has no loads so
   was not routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion: 6 secs 

Generating PAR statistics.
Dumping design to file project2.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 7 secs 
Total CPU time to PAR completion: 7 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp project2'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl project2'


Creating TCL Process
Starting: 'bitgen -f project2.ut project2.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file project2.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file project2.pcf.

Fri Aug 06 10:14:07 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_17_N105
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_30_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_10_N25 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_5_N107 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_1_xlxi_15_xlxi_23/co_dummy has no load.
DRC detected 0 errors and 5 warnings.
Creating bit map...
Saving bit stream in "project2.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f project2.ut project2.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ctrlunit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    ctrlunit.vhd
Scanning    ctrlunit.vhd
Writing ctrlunit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit ctrlunit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj3\project3test2\ctrlunit.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_project2_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w project2.sch project2.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__project2_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test2/regfile.vh
f, now is E:/proj3/project3test2/project2.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test2/
regfile.vhf, now is E:/proj3/project3test2/project2.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test2/project2.v
hf, now is E:/proj3/project3test2/regfile.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test2/
project2.vhf, now is E:/proj3/project3test2/regfile.vhf
Compiling vhdl file E:/proj3/project3test2/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test2/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test2/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test2/negative_detect.vhd in Library work.
Architecture Behavioral of Entity Negative_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/OF_detect.vhd in Library work.
Architecture Behavioral of Entity Of_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/one_bus.vhd in Library work.
Architecture Behavioral of Entity One_bus is up to date.
Compiling vhdl file E:/proj3/project3test2/zeroBus.vhd in Library work.
Architecture Behavioral of Entity Zerobus is up to date.
Compiling vhdl file E:/proj3/project3test2/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test2/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test2/add.vhf in Library work.
Architecture Schematic of Entity Adsu16_mxilinx is up to date.
Architecture Schematic of Entity Inv16_mxilinx is up to date.
Architecture Schematic of Entity Add is up to date.
Compiling vhdl file E:/proj3/project3test2/control_module.vhd in Library work.
Architecture Behavioral of Entity Control_unit is up to date.
Compiling vhdl file E:/proj3/project3test2/logical.vhd in Library work.
Architecture Behavioral of Entity Logical is up to date.
Compiling vhdl file E:/proj3/project3test2/OF_enable.vhd in Library work.
Architecture Behavioral of Entity Of_enable is up to date.
Compiling vhdl file E:/proj3/project3test2/shift.vhd in Library work.
Architecture Behavioral of Entity Shift is up to date.
Compiling vhdl file E:/proj3/project3test2/zero_detect.vhd in Library work.
Architecture Behavioral of Entity Zero_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/alu.vhf in Library work.
Architecture Schematic of Entity Alu is up to date.
Compiling vhdl file E:/proj3/project3test2/ctrlunit.vhd in Library work.
Entity <Ctrlunit> (Architecture <Behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test2/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test2/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test2/project2.vhf in Library work.
Entity <Fd16ce_mxilinx> (Architecture <Schematic>) compiled.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <project2> (Architecture <schematic>) compiled.

Analyzing Entity <project2> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_33> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_19> in unit <project2>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_18> in unit <project2>.
Entity <project2> analyzed. Unit <project2> generated.

Analyzing Entity <alu> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test2/alu.vhf (Line 126). Generating a Black Box for component <mux_four>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <ctrlunit> (Architecture <behavioral>).
Entity <ctrlunit> analyzed. Unit <ctrlunit> generated.

Analyzing Entity <fd16ce_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <fd16ce_mxilinx>.
Entity <fd16ce_mxilinx> analyzed. Unit <fd16ce_mxilinx> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <obuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf4_mxilinx> analyzed. Unit <obuf4_mxilinx> generated.

Analyzing Entity <regfile> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test2/regfile.vhf (Line 362). Generating a Black Box for component <buxmux16>.
WARNING:Xst:766 - E:/proj3/project3test2/regfile.vhf (Line 401). Generating a Black Box for component <buxmux16>.
WARNING:Xst:753 - E:/proj3/project3test2/regfile.vhf (Line 440). Unconnected output port 'd0' of component 'd3_8e_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_68> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_72> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <regfile>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <add> (Architecture <schematic>).
WARNING:Xst:753 - E:/proj3/project3test2/add.vhf (Line 627). Unconnected output port 'co' of component 'adsu16_mxilinx'.
WARNING:Xst:753 - E:/proj3/project3test2/add.vhf (Line 627). Unconnected output port 'ofl' of component 'adsu16_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_23> in unit <add>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_10> in unit <add>.
WARNING:Xst:766 - E:/proj3/project3test2/add.vhf (Line 671). Generating a Black Box for component <mux2_16bits>.
WARNING:Xst:766 - E:/proj3/project3test2/add.vhf (Line 686). Generating a Black Box for component <mux4_16bits_new>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <add> analyzed. Unit <add> generated.

Analyzing Entity <control_unit> (Architecture <behavioral>).
Entity <control_unit> analyzed. Unit <control_unit> generated.

Analyzing Entity <logical> (Architecture <behavioral>).
Entity <logical> analyzed. Unit <logical> generated.

Analyzing Entity <of_enable> (Architecture <behavioral>).
Entity <of_enable> analyzed. Unit <of_enable> generated.

Analyzing Entity <shift> (Architecture <behavioral>).
Entity <shift> analyzed. Unit <shift> generated.

Analyzing Entity <zero_detect> (Architecture <behavioral>).
Entity <zero_detect> analyzed. Unit <zero_detect> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslicenum
' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslicenu
m' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput' o
f component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <d3_8e_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <d3_8e_mxilinx> analyzed. Unit <d3_8e_mxilinx> generated.

Analyzing Entity <adsu16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_23> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_22> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_21> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_20> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_19> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_18> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_17> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_16> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_299> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_295> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_291> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_287> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_283> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_279> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_272> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_275> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_64> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_107> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_255> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_110> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_63> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_58> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_62> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_55> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_111> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_248> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_249> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_250> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_251> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_252> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_253> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_254> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <adsu16_mxilinx> analyzed. Unit <adsu16_mxilinx> generated.

Analyzing Entity <inv16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <inv16_mxilinx> analyzed. Unit <inv16_mxilinx> generated.

Analyzing Entity <negative_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/negative_detect.vhd (Line 18). The following signals are missing in the process sen
sitivity list:
   a_msb, b_msb.
Entity <negative_detect> analyzed. Unit <negative_detect> generated.

Analyzing Entity <of_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/OF_detect.vhd (Line 18). The following signals are missing in the process sensitivi
ty list:
   control.
Entity <of_detect> analyzed. Unit <of_detect> generated.

Analyzing Entity <one_bus> (Architecture <behavioral>).
Entity <one_bus> analyzed. Unit <one_bus> generated.

Analyzing Entity <zerobus> (Architecture <behavioral>).
Entity <zerobus> analyzed. Unit <zerobus> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj3/project3test2/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the pro
cess sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj3/project3test2/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the pro
cess sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj3/project3test2/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj3/project3test2/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj3/project3test2/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <zerobus>.
    Related source file is E:/proj3/project3test2/zeroBus.vhd.
Unit <zerobus> synthesized.


Synthesizing Unit <one_bus>.
    Related source file is E:/proj3/project3test2/one_bus.vhd.
Unit <one_bus> synthesized.


Synthesizing Unit <of_detect>.
    Related source file is E:/proj3/project3test2/OF_detect.vhd.
WARNING:Xst:647 - Input <b<14>> is never used.
WARNING:Xst:647 - Input <b<13>> is never used.
WARNING:Xst:647 - Input <b<12>> is never used.
WARNING:Xst:647 - Input <b<11>> is never used.
WARNING:Xst:647 - Input <b<10>> is never used.
WARNING:Xst:647 - Input <b<9>> is never used.
WARNING:Xst:647 - Input <b<8>> is never used.
WARNING:Xst:647 - Input <b<7>> is never used.
WARNING:Xst:647 - Input <b<6>> is never used.
WARNING:Xst:647 - Input <b<5>> is never used.
WARNING:Xst:647 - Input <b<4>> is never used.
WARNING:Xst:647 - Input <b<3>> is never used.
WARNING:Xst:647 - Input <b<2>> is never used.
WARNING:Xst:647 - Input <b<1>> is never used.
WARNING:Xst:647 - Input <b<0>> is never used.
WARNING:Xst:647 - Input <result<14>> is never used.
WARNING:Xst:647 - Input <result<13>> is never used.
WARNING:Xst:647 - Input <result<12>> is never used.
WARNING:Xst:647 - Input <result<11>> is never used.
WARNING:Xst:647 - Input <result<10>> is never used.
WARNING:Xst:647 - Input <result<9>> is never used.
WARNING:Xst:647 - Input <result<8>> is never used.
WARNING:Xst:647 - Input <result<7>> is never used.
WARNING:Xst:647 - Input <result<6>> is never used.
WARNING:Xst:647 - Input <result<5>> is never used.
WARNING:Xst:647 - Input <result<4>> is never used.
WARNING:Xst:647 - Input <result<3>> is never used.
WARNING:Xst:647 - Input <result<2>> is never used.
WARNING:Xst:647 - Input <result<1>> is never used.
WARNING:Xst:647 - Input <result<0>> is never used.
Unit <of_detect> synthesized.


Synthesizing Unit <negative_detect>.
    Related source file is E:/proj3/project3test2/negative_detect.vhd.
Unit <negative_detect> synthesized.


Synthesizing Unit <inv16_mxilinx>.
    Related source file is E:/proj3/project3test2/add.vhf.
Unit <inv16_mxilinx> synthesized.


Synthesizing Unit <adsu16_mxilinx>.
    Related source file is E:/proj3/project3test2/add.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <adsu16_mxilinx> synthesized.


Synthesizing Unit <d3_8e_mxilinx>.
    Related source file is E:/proj3/project3test2/regfile.vhf.
Unit <d3_8e_mxilinx> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj3/project3test2/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj3/project3test2/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <zero_detect>.
    Related source file is E:/proj3/project3test2/zero_detect.vhd.
Unit <zero_detect> synthesized.


Synthesizing Unit <shift>.
    Related source file is E:/proj3/project3test2/shift.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<15>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<14>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<13>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<12>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<11>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<10>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<9>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<8>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<7>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<6>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<5>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<4>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<3>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<2>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<1>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<0>>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0009>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0011>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0013>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0015>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0017>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0019>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0021>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0023>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0025>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0027>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0029>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0030>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0001>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0003>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0005>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0007>.
    Summary:
	inferred  28 Latch(s).
	inferred   4 Multiplexer(s).
Unit <shift> synthesized.


Synthesizing Unit <of_enable>.
    Related source file is E:/proj3/project3test2/OF_enable.vhd.
Unit <of_enable> synthesized.


Synthesizing Unit <logical>.
    Related source file is E:/proj3/project3test2/logical.vhd.
WARNING:Xst:737 - Found 16-bit latch for signal <logicalout>.
    Summary:
	inferred  16 Latch(s).
Unit <logical> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is E:/proj3/project3test2/control_module.vhd.
WARNING:Xst:737 - Found 2-bit latch for signal <sel>.
    Summary:
	inferred   2 Latch(s).
Unit <control_unit> synthesized.


Synthesizing Unit <add>.
    Related source file is E:/proj3/project3test2/add.vhf.
WARNING:Xst:653 - Signal <xlxn_60<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<0>> is used but never assigned. Tied to value 0.
Unit <add> synthesized.


Synthesizing Unit <regfile>.
    Related source file is E:/proj3/project3test2/regfile.vhf.
Unit <regfile> synthesized.


Synthesizing Unit <obuf4_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <obuf4_mxilinx> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj3/project3test2/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <fd16ce_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <fd16ce_mxilinx> synthesized.


Synthesizing Unit <ctrlunit>.
    Related source file is E:/proj3/project3test2/ctrlunit.vhd.
    Found finite state machine <FSM_4> for signal <prest>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 50                                             |
    | Inputs             | 26                                             |
    | Outputs            | 93                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Found 16-bit adder for signal <$n0061> created at line 356.
    Found 16-bit adder for signal <$n1682> created at line 291.
    Found 16-bit adder for signal <$n1683> created at line 360.
    Found 16-bit subtractor for signal <$n1741>.
    Found 16-bit register for signal <regint>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
Unit <ctrlunit> synthesized.


Synthesizing Unit <alu>.
    Related source file is E:/proj3/project3test2/alu.vhf.
WARNING:Xst:653 - Signal <xlxn_3<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<0>> is used but never assigned. Tied to value 0.
Unit <alu> synthesized.


Synthesizing Unit <project2>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <project2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 53
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 3
# Latches                          : 31
  8-bit latch                      : 1
  1-bit latch                      : 28
  16-bit latch                     : 1
  2-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 31
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 5
  19-bit adder                     : 1
  16-bit adder                     : 3
  16-bit subtractor                : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <adsu16_mxilinx> ...

Optimizing unit <inv16_mxilinx> ...

Optimizing unit <negative_detect> ...

Optimizing unit <of_detect> ...

Optimizing unit <add> ...

Optimizing unit <control_unit> ...

Optimizing unit <logical> ...

Optimizing unit <of_enable> ...

Optimizing unit <shift> ...

Optimizing unit <zero_detect> ...

Optimizing unit <alu> ...

Optimizing unit <d3_8e_mxilinx> ...

Optimizing unit <fd16ce_mxilinx> ...

Optimizing unit <regfile> ...

Optimizing unit <ctrlunit> ...

Optimizing unit <obuf4_mxilinx> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <project2> ...

Building and optimizing final netlist ...

Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite1 has been removed
Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite2 has been removed
WARNING:Xst:387 - The KEEP property attached to the net <c0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_120> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_101> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_95> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_78> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_9> may hinder timing optimization.
   You may achieve better results by removing this property
=========================================================================
Final Results
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 55
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 3
  2-bit register                   : 2
# Multiplexers                     : 5
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 5
  19-bit adder                     : 1
  16-bit adder                     : 3
  16-bit subtractor                : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 1416
#      GND                         : 2
#      INV                         : 38
#      LUT1                        : 69
#      LUT2                        : 139
#      LUT2_L                      : 15
#      LUT3                        : 295
#      LUT3_D                      : 3
#      LUT4                        : 521
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      muxcy                       : 95
#      muxcy_d                     : 1
#      muxcy_l                     : 14
#      MUXF5                       : 117
#      MUXF6                       : 8
#      VCC                         : 1
#      xorcy                       : 95
# FlipFlops/Latches                : 344
#      FDC                         : 53
#      FDCE                        : 243
#      FDP                         : 6
#      LD                          : 42
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 56
#      IBUF                        : 11
#      IOBUF                       : 16
#      OBUF                        : 29
# Logical                          : 37
#      AND2                        : 8
#      AND4                        : 2
#      AND4b1                      : 3
#      AND4b2                      : 3
#      AND4b3                      : 1
#      OR2                         : 2
#      XOR2                        : 2
#      XOR3                        : 16
# Others                           : 21
#      buxmux16                    : 2
#      fmap                        : 16
#      mux2_16bits                 : 1
#      mux4_16bits_new             : 1
#      mux_four                    : 1
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_1_xlxi_10_I__n0001:O          | NONE(*)(xlxi_1_xlxi_10_Sel_1)| 2     |
xlxi_1_xlxi_17_I__n0150:O          | NONE(*)(xlxi_1_xlxi_17_shift_result_1)| 47    |
clock                              | IBUF                   | 1     |
xlxi_1_xlxi_5_I__n0001:O           | NONE(*)(xlxi_1_xlxi_5_logicalout_14)| 32    |
xlxi_30_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_30_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |

-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 23.853ns (Maximum Frequency: 41.923MHz)
   Minimum input arrival time before clock: 15.421ns
   Maximum output required time after clock: 37.943ns
   Maximum combinational path delay: 21.953ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               23.853ns (Levels of Logic = 9)
  Source:            xlxi_31_regint_0
  Destination:       xlxi_3_xlxi_67/i_q0
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: xlxi_31_regint_0 to xlxi_3_xlxi_67/i_q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             22   1.065   2.970  xlxi_31_regint_0 (xlxi_31_regint_0)
    LUT3:I0->O             4   0.573   1.440  xlxi_31_I_XXL_517 (xlxi_31_N440)
    LUT2:I1->O             3   0.573   1.332  xlxi_31_I_5_LUT_35 (xlxi_31_N442)
    LUT4:I3->O             8   0.573   1.845  xlxi_31_I_XXL_432 (xlxi_31_N456)
    LUT3_D:I2->O          23   0.573   3.015  xlxi_31_I_XXL_666 (xlxi_31_N458)
    LUT4:I3->O             3   0.573   1.332  xlxi_31_I_XXL_447 (xlxi_31_N2007)
    LUT4:I3->O             1   0.573   0.000  xlxi_31_I_regw_2_G (N15998)
    MUXF5:I1->O            8   0.134   1.845  xlxi_31_I_regw_2 (N856)
     begin scope: 'xlxi_3_xlxi_7'
    AND4:I0->O             1   0.573   1.035  i_36_30 (d7)
     end scope: 'xlxi_3_xlxi_7'
    AND2:I0->O            16   0.573   2.520  xlxi_3_xlxi_85 (xlxi_3_wren7)
     begin scope: 'xlxi_3_xlxi_67'
    FDCE:CE                    0.736          i_q0
    ----------------------------------------
    Total                     23.853ns (6.519ns logic, 17.334ns route)
                                       (27.3% logic, 72.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'xlxi_1_xlxi_17_I__n0150:O'
Offset:              15.421ns (Levels of Logic = 7)
  Source:            xlxi_3_busbmux
  Destination:       xlxi_1_xlxi_17_shift_result_11
  Destination Clock: xlxi_1_xlxi_17_I__n0150:O falling

  Data Path: xlxi_3_busbmux to xlxi_1_xlxi_17_shift_result_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_1           4   0.000   1.440  xlxi_3_busbmux (N889)
    LUT3:I0->O             1   0.573   0.000  xlxi_31_I_alub_1_F (N16050)
    MUXF5:I0->O           35   0.436   3.555  xlxi_31_I_alub_1 (N949)
    LUT3:I0->O            11   0.573   2.070  xlxi_1_xlxi_17_I_XXL_101 (xlxi_1_xlxi_17_N128)
    LUT3:I2->O            11   0.573   2.070  xlxi_1_xlxi_17_I_XXL_130 (xlxi_1_xlxi_17_N289)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_91_LUT_23 (xlxi_1_xlxi_17_N695)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_90_LUT_18_SW0 (N15681)
    LUT4:I0->O             1   0.573   0.000  xlxi_1_xlxi_17_I__n0008 (xlxi_1_xlxi_17_N697)
    LD:D                       0.342          xlxi_1_xlxi_17_shift_result_11
    ----------------------------------------
    Total                     15.421ns (4.216ns logic, 11.205ns route)
                                       (27.3% logic, 72.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              37.943ns (Levels of Logic = 14)
  Source:            xlxi_31_regint_0
  Destination:       overflow
  Source Clock:      clock rising

  Data Path: xlxi_31_regint_0 to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             22   1.065   2.970  xlxi_31_regint_0 (xlxi_31_regint_0)
    LUT3:I0->O             4   0.573   1.440  xlxi_31_I_XXL_517 (xlxi_31_N440)
    LUT2:I1->O             3   0.573   1.332  xlxi_31_I_5_LUT_35 (xlxi_31_N442)
    LUT4:I3->O             8   0.573   1.845  xlxi_31_I_XXL_432 (xlxi_31_N456)
    LUT3_D:I2->O          23   0.573   3.015  xlxi_31_I_XXL_666 (xlxi_31_N458)
    LUT4:I3->O            16   0.573   2.520  xlxi_31_I_XXL_377_1 (xlxi_31_I_XXL_377_1)
    LUT4:I3->O            15   0.573   2.430  xlxi_31_I_XXL_398 (xlxi_31_N472)
    LUT2:I1->O            13   0.573   2.250  xlxi_31_I_alua_9 (N925)
    LUT3:I2->O             6   0.573   1.665  xlxi_1_xlxi_17_I_XXL_112 (xlxi_1_xlxi_17_N175)
    LUT4:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_5_LUT_23 (xlxi_1_xlxi_17_N189)
    LUT4:I2->O             1   0.573   1.035  xlxi_1_xlxi_17_I_1_LUT_73 (xlxi_1_xlxi_17_N212)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_shifted_out (xlxi_1_shift_overflow)
    OR2:I0->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     37.943ns (13.301ns logic, 24.642ns route)
                                       (35.1% logic, 64.9% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Offset:              21.953ns (Levels of Logic = 9)
  Source:            xlxi_3_busbmux
  Destination:       overflow

  Data Path: xlxi_3_busbmux to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           3   0.000   1.332  xlxi_3_busbmux (N890)
    LUT3:I0->O             4   0.573   1.440  xlxi_31_I_7_LUT_15 (xlxi_31_N539)
    LUT3:I0->O            19   0.573   2.790  xlxi_31_I_alub_0_1 (xlxi_31_I_alub_0_1)
    LUT3:I0->O             8   0.573   1.845  xlxi_1_xlxi_17_I_XXL_107 (xlxi_1_xlxi_17_N201)
    LUT4:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_6_LUT_23 (xlxi_1_xlxi_17_N210)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_1_LUT_73 (xlxi_1_xlxi_17_N212)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_shifted_out (xlxi_1_shift_overflow)
    OR2:I0->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     21.953ns (9.371ns logic, 12.582ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
CPU : 80.38 / 80.41 s | Elapsed : 81.00 / 81.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test2/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test2/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "mux4_16bits_new.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux4_16bits_new.ngo"...
Launcher: "mux2_16bits.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux2_16bits.ngo"...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\buxmux16.ngo"...
Launcher: "mux_four.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux_four.ngo"...

Annotating constraints to design from file "project2.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'clk' has non-clock connections
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_15_xlxi_23/ofl' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_7/d0' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "project2.ngd" ...

Writing NGDBUILD log file "project2.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file project2.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "project2.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    7
   Number of Slices:                742 out of    768   96%
   Number of Slices containing
      unrelated logic:                0 out of    742    0%
   Total Number Slice Registers:    343 out of  1,536   22%
      Number used as Flip Flops:                  301
      Number used as Latches:                      42
   Total Number 4 input LUTs:     1,221 out of  1,536   79%
      Number used as LUTs:                      1,192
      Number used as a route-thru:                 29
   Number of bonded IOBs:            55 out of    166   33%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  11,203
Additional JTAG gate count for IOBs:  2,688

Mapping completed.
See MAP report file "project2.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: project2.pcf

Loading design for application par from file par_temp.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            55 out of 166    33%
      Number of LOCed External IOBs   55 out of 55    100%

   Number of SLICEs                  742 out of 768    96%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 2 secs 
Placement pass 1 .............................
Placer score = 150920
Placement pass 2 ..............................
Placer score = 137515
Optimizing ... 
Placer score = 115745
All IOBs have been constrained to specific sites.
Placer completed in real time: 4 secs 

Dumping design to file project2.ncd.

Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 4 secs 

0 connection(s) routed; 5069 unrouted active, 6 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 5 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
5075 successful; 0 unrouted; (0) REAL time: 7 secs 
Constraints are met. 
Total REAL time: 7 secs 
Total CPU  time: 6 secs 
End of route.  5075 routed (100.00%); 0 unrouted.
No errors found. 
WARNING:Route:49 - The signal "xlxi_1_xlxi_15_xlxi_23/co_dummy" has no loads so
   was not routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 6 secs 

Generating PAR statistics.
Dumping design to file project2.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 7 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp project2'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl project2'


Creating TCL Process
Starting: 'bitgen -f project2.ut project2.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file project2.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file project2.pcf.

Fri Aug 06 10:25:56 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_17_N105
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_30_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_10_N25 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_5_N107 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_1_xlxi_15_xlxi_23/co_dummy has no load.
DRC detected 0 errors and 5 warnings.
Creating bit map...
Saving bit stream in "project2.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f project2.ut project2.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ctrlunit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    ctrlunit.vhd
Scanning    ctrlunit.vhd
Writing ctrlunit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_project2_sch2sym_exewrap.rsp'


Starting: 'sch2sym -family=virtex project2.sch project2.sym '


Release 4.1i - sch2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'sch2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit ctrlunit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj3\project3test2\ctrlunit.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_project2_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w project2.sch project2.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__project2_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test2/regfile.vh
f, now is E:/proj3/project3test2/project2.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test2/
regfile.vhf, now is E:/proj3/project3test2/project2.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test2/project2.v
hf, now is E:/proj3/project3test2/regfile.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test2/
project2.vhf, now is E:/proj3/project3test2/regfile.vhf
Compiling vhdl file E:/proj3/project3test2/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test2/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test2/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test2/negative_detect.vhd in Library work.
Architecture Behavioral of Entity Negative_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/OF_detect.vhd in Library work.
Architecture Behavioral of Entity Of_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/one_bus.vhd in Library work.
Architecture Behavioral of Entity One_bus is up to date.
Compiling vhdl file E:/proj3/project3test2/zeroBus.vhd in Library work.
Architecture Behavioral of Entity Zerobus is up to date.
Compiling vhdl file E:/proj3/project3test2/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test2/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test2/add.vhf in Library work.
Architecture Schematic of Entity Adsu16_mxilinx is up to date.
Architecture Schematic of Entity Inv16_mxilinx is up to date.
Architecture Schematic of Entity Add is up to date.
Compiling vhdl file E:/proj3/project3test2/control_module.vhd in Library work.
Architecture Behavioral of Entity Control_unit is up to date.
Compiling vhdl file E:/proj3/project3test2/logical.vhd in Library work.
Architecture Behavioral of Entity Logical is up to date.
Compiling vhdl file E:/proj3/project3test2/OF_enable.vhd in Library work.
Architecture Behavioral of Entity Of_enable is up to date.
Compiling vhdl file E:/proj3/project3test2/shift.vhd in Library work.
Architecture Behavioral of Entity Shift is up to date.
Compiling vhdl file E:/proj3/project3test2/zero_detect.vhd in Library work.
Architecture Behavioral of Entity Zero_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/alu.vhf in Library work.
Architecture Schematic of Entity Alu is up to date.
Compiling vhdl file E:/proj3/project3test2/ctrlunit.vhd in Library work.
Entity <Ctrlunit> (Architecture <Behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test2/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test2/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test2/project2.vhf in Library work.
Entity <Fd16ce_mxilinx> (Architecture <Schematic>) compiled.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <project2> (Architecture <schematic>) compiled.

Analyzing Entity <project2> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_33> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_19> in unit <project2>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_18> in unit <project2>.
Entity <project2> analyzed. Unit <project2> generated.

Analyzing Entity <alu> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test2/alu.vhf (Line 126). Generating a Black Box for component <mux_four>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <ctrlunit> (Architecture <behavioral>).
Entity <ctrlunit> analyzed. Unit <ctrlunit> generated.

Analyzing Entity <fd16ce_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <fd16ce_mxilinx>.
Entity <fd16ce_mxilinx> analyzed. Unit <fd16ce_mxilinx> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <obuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf4_mxilinx> analyzed. Unit <obuf4_mxilinx> generated.

Analyzing Entity <regfile> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test2/regfile.vhf (Line 362). Generating a Black Box for component <buxmux16>.
WARNING:Xst:766 - E:/proj3/project3test2/regfile.vhf (Line 401). Generating a Black Box for component <buxmux16>.
WARNING:Xst:753 - E:/proj3/project3test2/regfile.vhf (Line 440). Unconnected output port 'd0' of component 'd3_8e_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_68> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_72> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <regfile>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <add> (Architecture <schematic>).
WARNING:Xst:753 - E:/proj3/project3test2/add.vhf (Line 627). Unconnected output port 'co' of component 'adsu16_mxilinx'.
WARNING:Xst:753 - E:/proj3/project3test2/add.vhf (Line 627). Unconnected output port 'ofl' of component 'adsu16_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_23> in unit <add>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_10> in unit <add>.
WARNING:Xst:766 - E:/proj3/project3test2/add.vhf (Line 671). Generating a Black Box for component <mux2_16bits>.
WARNING:Xst:766 - E:/proj3/project3test2/add.vhf (Line 686). Generating a Black Box for component <mux4_16bits_new>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <add> analyzed. Unit <add> generated.

Analyzing Entity <control_unit> (Architecture <behavioral>).
Entity <control_unit> analyzed. Unit <control_unit> generated.

Analyzing Entity <logical> (Architecture <behavioral>).
Entity <logical> analyzed. Unit <logical> generated.

Analyzing Entity <of_enable> (Architecture <behavioral>).
Entity <of_enable> analyzed. Unit <of_enable> generated.

Analyzing Entity <shift> (Architecture <behavioral>).
Entity <shift> analyzed. Unit <shift> generated.

Analyzing Entity <zero_detect> (Architecture <behavioral>).
Entity <zero_detect> analyzed. Unit <zero_detect> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslicenum
' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslicenu
m' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput' o
f component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <d3_8e_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <d3_8e_mxilinx> analyzed. Unit <d3_8e_mxilinx> generated.

Analyzing Entity <adsu16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_23> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_22> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_21> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_20> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_19> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_18> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_17> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_16> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_299> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_295> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_291> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_287> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_283> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_279> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_272> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_275> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_64> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_107> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_255> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_110> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_63> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_58> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_62> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_55> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_111> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_248> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_249> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_250> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_251> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_252> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_253> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_254> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <adsu16_mxilinx> analyzed. Unit <adsu16_mxilinx> generated.

Analyzing Entity <inv16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <inv16_mxilinx> analyzed. Unit <inv16_mxilinx> generated.

Analyzing Entity <negative_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/negative_detect.vhd (Line 18). The following signals are missing in the process sen
sitivity list:
   a_msb, b_msb.
Entity <negative_detect> analyzed. Unit <negative_detect> generated.

Analyzing Entity <of_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/OF_detect.vhd (Line 18). The following signals are missing in the process sensitivi
ty list:
   control.
Entity <of_detect> analyzed. Unit <of_detect> generated.

Analyzing Entity <one_bus> (Architecture <behavioral>).
Entity <one_bus> analyzed. Unit <one_bus> generated.

Analyzing Entity <zerobus> (Architecture <behavioral>).
Entity <zerobus> analyzed. Unit <zerobus> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj3/project3test2/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the pro
cess sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj3/project3test2/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the pro
cess sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj3/project3test2/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj3/project3test2/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj3/project3test2/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <zerobus>.
    Related source file is E:/proj3/project3test2/zeroBus.vhd.
Unit <zerobus> synthesized.


Synthesizing Unit <one_bus>.
    Related source file is E:/proj3/project3test2/one_bus.vhd.
Unit <one_bus> synthesized.


Synthesizing Unit <of_detect>.
    Related source file is E:/proj3/project3test2/OF_detect.vhd.
WARNING:Xst:647 - Input <b<14>> is never used.
WARNING:Xst:647 - Input <b<13>> is never used.
WARNING:Xst:647 - Input <b<12>> is never used.
WARNING:Xst:647 - Input <b<11>> is never used.
WARNING:Xst:647 - Input <b<10>> is never used.
WARNING:Xst:647 - Input <b<9>> is never used.
WARNING:Xst:647 - Input <b<8>> is never used.
WARNING:Xst:647 - Input <b<7>> is never used.
WARNING:Xst:647 - Input <b<6>> is never used.
WARNING:Xst:647 - Input <b<5>> is never used.
WARNING:Xst:647 - Input <b<4>> is never used.
WARNING:Xst:647 - Input <b<3>> is never used.
WARNING:Xst:647 - Input <b<2>> is never used.
WARNING:Xst:647 - Input <b<1>> is never used.
WARNING:Xst:647 - Input <b<0>> is never used.
WARNING:Xst:647 - Input <result<14>> is never used.
WARNING:Xst:647 - Input <result<13>> is never used.
WARNING:Xst:647 - Input <result<12>> is never used.
WARNING:Xst:647 - Input <result<11>> is never used.
WARNING:Xst:647 - Input <result<10>> is never used.
WARNING:Xst:647 - Input <result<9>> is never used.
WARNING:Xst:647 - Input <result<8>> is never used.
WARNING:Xst:647 - Input <result<7>> is never used.
WARNING:Xst:647 - Input <result<6>> is never used.
WARNING:Xst:647 - Input <result<5>> is never used.
WARNING:Xst:647 - Input <result<4>> is never used.
WARNING:Xst:647 - Input <result<3>> is never used.
WARNING:Xst:647 - Input <result<2>> is never used.
WARNING:Xst:647 - Input <result<1>> is never used.
WARNING:Xst:647 - Input <result<0>> is never used.
Unit <of_detect> synthesized.


Synthesizing Unit <negative_detect>.
    Related source file is E:/proj3/project3test2/negative_detect.vhd.
Unit <negative_detect> synthesized.


Synthesizing Unit <inv16_mxilinx>.
    Related source file is E:/proj3/project3test2/add.vhf.
Unit <inv16_mxilinx> synthesized.


Synthesizing Unit <adsu16_mxilinx>.
    Related source file is E:/proj3/project3test2/add.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <adsu16_mxilinx> synthesized.


Synthesizing Unit <d3_8e_mxilinx>.
    Related source file is E:/proj3/project3test2/regfile.vhf.
Unit <d3_8e_mxilinx> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj3/project3test2/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj3/project3test2/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <zero_detect>.
    Related source file is E:/proj3/project3test2/zero_detect.vhd.
Unit <zero_detect> synthesized.


Synthesizing Unit <shift>.
    Related source file is E:/proj3/project3test2/shift.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<15>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<14>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<13>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<12>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<11>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<10>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<9>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<8>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<7>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<6>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<5>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<4>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<3>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<2>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<1>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<0>>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0009>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0011>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0013>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0015>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0017>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0019>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0021>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0023>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0025>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0027>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0029>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0030>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0001>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0003>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0005>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0007>.
    Summary:
	inferred  28 Latch(s).
	inferred   4 Multiplexer(s).
Unit <shift> synthesized.


Synthesizing Unit <of_enable>.
    Related source file is E:/proj3/project3test2/OF_enable.vhd.
Unit <of_enable> synthesized.


Synthesizing Unit <logical>.
    Related source file is E:/proj3/project3test2/logical.vhd.
WARNING:Xst:737 - Found 16-bit latch for signal <logicalout>.
    Summary:
	inferred  16 Latch(s).
Unit <logical> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is E:/proj3/project3test2/control_module.vhd.
WARNING:Xst:737 - Found 2-bit latch for signal <sel>.
    Summary:
	inferred   2 Latch(s).
Unit <control_unit> synthesized.


Synthesizing Unit <add>.
    Related source file is E:/proj3/project3test2/add.vhf.
WARNING:Xst:653 - Signal <xlxn_60<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<0>> is used but never assigned. Tied to value 0.
Unit <add> synthesized.


Synthesizing Unit <regfile>.
    Related source file is E:/proj3/project3test2/regfile.vhf.
Unit <regfile> synthesized.


Synthesizing Unit <obuf4_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <obuf4_mxilinx> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj3/project3test2/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <fd16ce_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <fd16ce_mxilinx> synthesized.


Synthesizing Unit <ctrlunit>.
    Related source file is E:/proj3/project3test2/ctrlunit.vhd.
    Found finite state machine <FSM_4> for signal <prest>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 50                                             |
    | Inputs             | 26                                             |
    | Outputs            | 93                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Found 16-bit adder for signal <$n0058> created at line 356.
    Found 16-bit adder for signal <$n1659> created at line 291.
    Found 16-bit adder for signal <$n1660> created at line 360.
    Found 16-bit subtractor for signal <$n1717>.
    Found 16-bit register for signal <regint>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
Unit <ctrlunit> synthesized.


Synthesizing Unit <alu>.
    Related source file is E:/proj3/project3test2/alu.vhf.
WARNING:Xst:653 - Signal <xlxn_3<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<0>> is used but never assigned. Tied to value 0.
Unit <alu> synthesized.


Synthesizing Unit <project2>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <project2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 53
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 3
# Latches                          : 31
  8-bit latch                      : 1
  1-bit latch                      : 28
  16-bit latch                     : 1
  2-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 31
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 5
  19-bit adder                     : 1
  16-bit adder                     : 3
  16-bit subtractor                : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <adsu16_mxilinx> ...

Optimizing unit <inv16_mxilinx> ...

Optimizing unit <negative_detect> ...

Optimizing unit <of_detect> ...

Optimizing unit <add> ...

Optimizing unit <control_unit> ...

Optimizing unit <logical> ...

Optimizing unit <of_enable> ...

Optimizing unit <shift> ...

Optimizing unit <zero_detect> ...

Optimizing unit <alu> ...

Optimizing unit <d3_8e_mxilinx> ...

Optimizing unit <fd16ce_mxilinx> ...

Optimizing unit <regfile> ...

Optimizing unit <ctrlunit> ...

Optimizing unit <obuf4_mxilinx> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <project2> ...

Building and optimizing final netlist ...

Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite1 has been removed
Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite2 has been removed
WARNING:Xst:387 - The KEEP property attached to the net <c0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_120> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_101> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_95> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_78> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_9> may hinder timing optimization.
   You may achieve better results by removing this property
=========================================================================
Final Results
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 55
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 3
  2-bit register                   : 2
# Multiplexers                     : 5
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 5
  19-bit adder                     : 1
  16-bit adder                     : 3
  16-bit subtractor                : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 1357
#      GND                         : 2
#      INV                         : 38
#      LUT1                        : 69
#      LUT2                        : 131
#      LUT2_L                      : 15
#      LUT3                        : 261
#      LUT3_D                      : 2
#      LUT4                        : 539
#      LUT4_D                      : 4
#      LUT4_L                      : 1
#      muxcy                       : 95
#      muxcy_d                     : 1
#      muxcy_l                     : 14
#      MUXF5                       : 81
#      MUXF6                       : 8
#      VCC                         : 1
#      xorcy                       : 95
# FlipFlops/Latches                : 344
#      FDC                         : 53
#      FDCE                        : 243
#      FDP                         : 6
#      LD                          : 42
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 56
#      IBUF                        : 11
#      IOBUF                       : 16
#      OBUF                        : 29
# Logical                          : 37
#      AND2                        : 8
#      AND4                        : 2
#      AND4b1                      : 3
#      AND4b2                      : 3
#      AND4b3                      : 1
#      OR2                         : 2
#      XOR2                        : 2
#      XOR3                        : 16
# Others                           : 21
#      buxmux16                    : 2
#      fmap                        : 16
#      mux2_16bits                 : 1
#      mux4_16bits_new             : 1
#      mux_four                    : 1
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_1_xlxi_17_I__n0150:O          | NONE(*)(xlxi_1_xlxi_17_shift_result_1)| 47    |
xlxi_1_xlxi_10_I__n0001:O          | NONE(*)(xlxi_1_xlxi_10_Sel_1)| 2     |
clock                              | IBUF                   | 1     |
xlxi_1_xlxi_5_I__n0001:O           | NONE(*)(xlxi_1_xlxi_5_logicalout_14)| 32    |
xlxi_30_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_30_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |

-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 22.723ns (Maximum Frequency: 44.008MHz)
   Minimum input arrival time before clock: 15.453ns
   Maximum output required time after clock: 35.861ns
   Maximum combinational path delay: 22.595ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               22.723ns (Levels of Logic = 7)
  Source:            xlxi_31_regint_2
  Destination:       xlxi_3_xlxi_69/i_q11
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: xlxi_31_regint_2 to xlxi_3_xlxi_69/i_q11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             19   1.065   2.790  xlxi_31_regint_2 (xlxi_31_regint_2)
    LUT4:I3->O             5   0.573   1.566  xlxi_31_I__n1649 (xlxi_31_N375)
    LUT4:I3->O             6   0.573   1.665  xlxi_31_I_1_LUT_41 (xlxi_31_N377)
    LUT3_D:I0->O          18   0.573   2.700  xlxi_31_I_XXL_593_1 (xlxi_31_I_XXL_593_1)
    LUT4_D:I3->O          19   0.573   2.790  xlxi_31_I_XXL_674 (xlxi_31_N998)
    LUT4:I2->O             8   0.573   1.845  xlxi_31_I_regw_0 (N858)
     begin scope: 'xlxi_3_xlxi_7'
    AND4b1:I0->O           1   0.573   1.035  i_36_31 (d6)
     end scope: 'xlxi_3_xlxi_7'
    AND2:I0->O            16   0.573   2.520  xlxi_3_xlxi_84 (xlxi_3_wren6)
     begin scope: 'xlxi_3_xlxi_69'
    FDCE:CE                    0.736          i_q11
    ----------------------------------------
    Total                     22.723ns (5.812ns logic, 16.911ns route)
                                       (25.6% logic, 74.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'xlxi_1_xlxi_17_I__n0150:O'
Offset:              15.453ns (Levels of Logic = 8)
  Source:            xlxi_3_busbmux
  Destination:       xlxi_1_xlxi_17_shift_result_13
  Destination Clock: xlxi_1_xlxi_17_I__n0150:O falling

  Data Path: xlxi_3_busbmux to xlxi_1_xlxi_17_shift_result_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           3   0.000   1.332  xlxi_3_busbmux (N890)
    LUT4:I0->O            77   0.573   5.445  xlxi_31_I_alub_0 (N950)
    LUT3:I2->O             1   0.573   0.000  xlxi_1_xlxi_17_Mmux__n0003_inst_lut3_17 (xlxi_1_xlxi_17_Mmux__n0003_xstmacro_i
nt_tempname27)
    MUXF5:I0->O            1   0.436   0.000  xlxi_1_xlxi_17_Mmux__n0003_inst_mux_f5_8 (xlxi_1_xlxi_17_Mmux__n0003_xstmacro_
int_tempname29)
    MUXF6:I0->O            1   0.320   1.035  xlxi_1_xlxi_17_Mmux__n0003_inst_mux_f6_2 (xlxi_1_xlxi_17_Mmux__n0003_xstmacro_
int_tempname33)
    LUT3:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_Mmux__n0003_inst_lut3_25 (xlxi_1_xlxi_17_N394)
    LUT3:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_34_LUT_18 (xlxi_1_xlxi_17_N397)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_33_LUT_66 (xlxi_1_xlxi_17_N405)
    LUT2:I1->O             1   0.573   0.000  xlxi_1_xlxi_17_I__n0004 (xlxi_1_xlxi_17_N407)
    LD:D                       0.342          xlxi_1_xlxi_17_shift_result_13
    ----------------------------------------
    Total                     15.453ns (4.536ns logic, 10.917ns route)
                                       (29.4% logic, 70.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              35.861ns (Levels of Logic = 12)
  Source:            xlxi_31_regint_2
  Destination:       overflow
  Source Clock:      clock rising

  Data Path: xlxi_31_regint_2 to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             19   1.065   2.790  xlxi_31_regint_2 (xlxi_31_regint_2)
    LUT4:I3->O             5   0.573   1.566  xlxi_31_I__n1649 (xlxi_31_N375)
    LUT4:I3->O             6   0.573   1.665  xlxi_31_I_1_LUT_41 (xlxi_31_N377)
    LUT3_D:I0->O          18   0.573   2.700  xlxi_31_I_XXL_593_1 (xlxi_31_I_XXL_593_1)
    LUT4:I3->O            16   0.573   2.520  xlxi_31_I_XXL_398 (xlxi_31_N538)
    LUT4:I3->O            77   0.573   5.445  xlxi_31_I_alub_0 (N950)
    LUT3:I0->O             8   0.573   1.845  xlxi_1_xlxi_17_I_XXL_107 (xlxi_1_xlxi_17_N201)
    LUT4:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_6_LUT_23 (xlxi_1_xlxi_17_N210)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_1_LUT_73 (xlxi_1_xlxi_17_N212)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_shifted_out (xlxi_1_shift_overflow)
    OR2:I0->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     35.861ns (12.155ns logic, 23.706ns route)
                                       (33.9% logic, 66.1% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Offset:              22.595ns (Levels of Logic = 8)
  Source:            xlxi_3_busbmux
  Destination:       overflow

  Data Path: xlxi_3_busbmux to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           3   0.000   1.332  xlxi_3_busbmux (N890)
    LUT4:I0->O            77   0.573   5.445  xlxi_31_I_alub_0 (N950)
    LUT3:I0->O             8   0.573   1.845  xlxi_1_xlxi_17_I_XXL_107 (xlxi_1_xlxi_17_N201)
    LUT4:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_6_LUT_23 (xlxi_1_xlxi_17_N210)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_1_LUT_73 (xlxi_1_xlxi_17_N212)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_shifted_out (xlxi_1_shift_overflow)
    OR2:I0->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     22.595ns (8.798ns logic, 13.797ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
CPU : 79.38 / 79.41 s | Elapsed : 80.00 / 80.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test2/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test2/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "mux4_16bits_new.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux4_16bits_new.ngo"...
Launcher: "mux2_16bits.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux2_16bits.ngo"...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\buxmux16.ngo"...
Launcher: "mux_four.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux_four.ngo"...

Annotating constraints to design from file "project2.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'clk' has non-clock connections
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_15_xlxi_23/ofl' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_7/d0' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "project2.ngd" ...

Writing NGDBUILD log file "project2.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file project2.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "project2.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    8
   Number of Slices:                739 out of    768   96%
   Number of Slices containing
      unrelated logic:                0 out of    739    0%
   Total Number Slice Registers:    343 out of  1,536   22%
      Number used as Flip Flops:                  301
      Number used as Latches:                      42
   Total Number 4 input LUTs:     1,198 out of  1,536   77%
      Number used as LUTs:                      1,169
      Number used as a route-thru:                 29
   Number of bonded IOBs:            55 out of    166   33%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  10,957
Additional JTAG gate count for IOBs:  2,688

Mapping completed.
See MAP report file "project2.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: project2.pcf

Loading design for application par from file par_temp.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            55 out of 166    33%
      Number of LOCed External IOBs   55 out of 55    100%

   Number of SLICEs                  739 out of 768    96%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 .................................
Placer score = 152320
Placement pass 2 ................................
Placer score = 138605
Optimizing ... 
Placer score = 112550
All IOBs have been constrained to specific sites.
Placer completed in real time: 4 secs 

Dumping design to file project2.ncd.

Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 4 secs 

0 connection(s) routed; 4988 unrouted active, 6 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 5 secs 
Starting iterative routing. 
Routing active signals.
.......
End of iteration 1 
4994 successful; 0 unrouted; (0) REAL time: 7 secs 
Constraints are met. 
Total REAL time: 7 secs 
Total CPU  time: 6 secs 
End of route.  4994 routed (100.00%); 0 unrouted.
No errors found. 
WARNING:Route:49 - The signal "xlxi_1_xlxi_15_xlxi_23/co_dummy" has no loads so
   was not routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion: 7 secs 

Generating PAR statistics.
Dumping design to file project2.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 7 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp project2'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl project2'


Creating TCL Process
Starting: 'bitgen -f project2.ut project2.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file project2.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file project2.pcf.

Fri Aug 06 10:29:46 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_17_N105
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_30_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_10_N25 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_5_N107 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_1_xlxi_15_xlxi_23/co_dummy has no load.
DRC detected 0 errors and 5 warnings.
Creating bit map...
Saving bit stream in "project2.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f project2.ut project2.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ctrlunit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    ctrlunit.vhd
Scanning    ctrlunit.vhd
Writing ctrlunit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit ctrlunit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj3\project3test2\ctrlunit.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_project2_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w project2.sch project2.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__project2_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test2/regfile.vh
f, now is E:/proj3/project3test2/project2.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test2/
regfile.vhf, now is E:/proj3/project3test2/project2.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test2/project2.v
hf, now is E:/proj3/project3test2/regfile.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test2/
project2.vhf, now is E:/proj3/project3test2/regfile.vhf
Compiling vhdl file E:/proj3/project3test2/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test2/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test2/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test2/negative_detect.vhd in Library work.
Architecture Behavioral of Entity Negative_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/OF_detect.vhd in Library work.
Architecture Behavioral of Entity Of_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/one_bus.vhd in Library work.
Architecture Behavioral of Entity One_bus is up to date.
Compiling vhdl file E:/proj3/project3test2/zeroBus.vhd in Library work.
Architecture Behavioral of Entity Zerobus is up to date.
Compiling vhdl file E:/proj3/project3test2/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test2/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test2/add.vhf in Library work.
Architecture Schematic of Entity Adsu16_mxilinx is up to date.
Architecture Schematic of Entity Inv16_mxilinx is up to date.
Architecture Schematic of Entity Add is up to date.
Compiling vhdl file E:/proj3/project3test2/control_module.vhd in Library work.
Architecture Behavioral of Entity Control_unit is up to date.
Compiling vhdl file E:/proj3/project3test2/logical.vhd in Library work.
Architecture Behavioral of Entity Logical is up to date.
Compiling vhdl file E:/proj3/project3test2/OF_enable.vhd in Library work.
Architecture Behavioral of Entity Of_enable is up to date.
Compiling vhdl file E:/proj3/project3test2/shift.vhd in Library work.
Architecture Behavioral of Entity Shift is up to date.
Compiling vhdl file E:/proj3/project3test2/zero_detect.vhd in Library work.
Architecture Behavioral of Entity Zero_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/alu.vhf in Library work.
Architecture Schematic of Entity Alu is up to date.
Compiling vhdl file E:/proj3/project3test2/ctrlunit.vhd in Library work.
Entity <Ctrlunit> (Architecture <Behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test2/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test2/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test2/project2.vhf in Library work.
Entity <Fd16ce_mxilinx> (Architecture <Schematic>) compiled.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <project2> (Architecture <schematic>) compiled.

Analyzing Entity <project2> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_33> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_19> in unit <project2>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_18> in unit <project2>.
Entity <project2> analyzed. Unit <project2> generated.

Analyzing Entity <alu> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test2/alu.vhf (Line 126). Generating a Black Box for component <mux_four>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <ctrlunit> (Architecture <behavioral>).
Entity <ctrlunit> analyzed. Unit <ctrlunit> generated.

Analyzing Entity <fd16ce_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <fd16ce_mxilinx>.
Entity <fd16ce_mxilinx> analyzed. Unit <fd16ce_mxilinx> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <obuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf4_mxilinx> analyzed. Unit <obuf4_mxilinx> generated.

Analyzing Entity <regfile> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test2/regfile.vhf (Line 362). Generating a Black Box for component <buxmux16>.
WARNING:Xst:766 - E:/proj3/project3test2/regfile.vhf (Line 401). Generating a Black Box for component <buxmux16>.
WARNING:Xst:753 - E:/proj3/project3test2/regfile.vhf (Line 440). Unconnected output port 'd0' of component 'd3_8e_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_68> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_72> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <regfile>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <add> (Architecture <schematic>).
WARNING:Xst:753 - E:/proj3/project3test2/add.vhf (Line 627). Unconnected output port 'co' of component 'adsu16_mxilinx'.
WARNING:Xst:753 - E:/proj3/project3test2/add.vhf (Line 627). Unconnected output port 'ofl' of component 'adsu16_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_23> in unit <add>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_10> in unit <add>.
WARNING:Xst:766 - E:/proj3/project3test2/add.vhf (Line 671). Generating a Black Box for component <mux2_16bits>.
WARNING:Xst:766 - E:/proj3/project3test2/add.vhf (Line 686). Generating a Black Box for component <mux4_16bits_new>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <add> analyzed. Unit <add> generated.

Analyzing Entity <control_unit> (Architecture <behavioral>).
Entity <control_unit> analyzed. Unit <control_unit> generated.

Analyzing Entity <logical> (Architecture <behavioral>).
Entity <logical> analyzed. Unit <logical> generated.

Analyzing Entity <of_enable> (Architecture <behavioral>).
Entity <of_enable> analyzed. Unit <of_enable> generated.

Analyzing Entity <shift> (Architecture <behavioral>).
Entity <shift> analyzed. Unit <shift> generated.

Analyzing Entity <zero_detect> (Architecture <behavioral>).
Entity <zero_detect> analyzed. Unit <zero_detect> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslicenum
' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslicenu
m' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput' o
f component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <d3_8e_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <d3_8e_mxilinx> analyzed. Unit <d3_8e_mxilinx> generated.

Analyzing Entity <adsu16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_23> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_22> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_21> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_20> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_19> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_18> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_17> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_16> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_299> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_295> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_291> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_287> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_283> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_279> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_272> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_275> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_64> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_107> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_255> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_110> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_63> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_58> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_62> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_55> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_111> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_248> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_249> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_250> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_251> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_252> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_253> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_254> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <adsu16_mxilinx> analyzed. Unit <adsu16_mxilinx> generated.

Analyzing Entity <inv16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <inv16_mxilinx> analyzed. Unit <inv16_mxilinx> generated.

Analyzing Entity <negative_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/negative_detect.vhd (Line 18). The following signals are missing in the process sen
sitivity list:
   a_msb, b_msb.
Entity <negative_detect> analyzed. Unit <negative_detect> generated.

Analyzing Entity <of_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/OF_detect.vhd (Line 18). The following signals are missing in the process sensitivi
ty list:
   control.
Entity <of_detect> analyzed. Unit <of_detect> generated.

Analyzing Entity <one_bus> (Architecture <behavioral>).
Entity <one_bus> analyzed. Unit <one_bus> generated.

Analyzing Entity <zerobus> (Architecture <behavioral>).
Entity <zerobus> analyzed. Unit <zerobus> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj3/project3test2/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the pro
cess sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj3/project3test2/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the pro
cess sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj3/project3test2/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj3/project3test2/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj3/project3test2/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <zerobus>.
    Related source file is E:/proj3/project3test2/zeroBus.vhd.
Unit <zerobus> synthesized.


Synthesizing Unit <one_bus>.
    Related source file is E:/proj3/project3test2/one_bus.vhd.
Unit <one_bus> synthesized.


Synthesizing Unit <of_detect>.
    Related source file is E:/proj3/project3test2/OF_detect.vhd.
WARNING:Xst:647 - Input <b<14>> is never used.
WARNING:Xst:647 - Input <b<13>> is never used.
WARNING:Xst:647 - Input <b<12>> is never used.
WARNING:Xst:647 - Input <b<11>> is never used.
WARNING:Xst:647 - Input <b<10>> is never used.
WARNING:Xst:647 - Input <b<9>> is never used.
WARNING:Xst:647 - Input <b<8>> is never used.
WARNING:Xst:647 - Input <b<7>> is never used.
WARNING:Xst:647 - Input <b<6>> is never used.
WARNING:Xst:647 - Input <b<5>> is never used.
WARNING:Xst:647 - Input <b<4>> is never used.
WARNING:Xst:647 - Input <b<3>> is never used.
WARNING:Xst:647 - Input <b<2>> is never used.
WARNING:Xst:647 - Input <b<1>> is never used.
WARNING:Xst:647 - Input <b<0>> is never used.
WARNING:Xst:647 - Input <result<14>> is never used.
WARNING:Xst:647 - Input <result<13>> is never used.
WARNING:Xst:647 - Input <result<12>> is never used.
WARNING:Xst:647 - Input <result<11>> is never used.
WARNING:Xst:647 - Input <result<10>> is never used.
WARNING:Xst:647 - Input <result<9>> is never used.
WARNING:Xst:647 - Input <result<8>> is never used.
WARNING:Xst:647 - Input <result<7>> is never used.
WARNING:Xst:647 - Input <result<6>> is never used.
WARNING:Xst:647 - Input <result<5>> is never used.
WARNING:Xst:647 - Input <result<4>> is never used.
WARNING:Xst:647 - Input <result<3>> is never used.
WARNING:Xst:647 - Input <result<2>> is never used.
WARNING:Xst:647 - Input <result<1>> is never used.
WARNING:Xst:647 - Input <result<0>> is never used.
Unit <of_detect> synthesized.


Synthesizing Unit <negative_detect>.
    Related source file is E:/proj3/project3test2/negative_detect.vhd.
Unit <negative_detect> synthesized.


Synthesizing Unit <inv16_mxilinx>.
    Related source file is E:/proj3/project3test2/add.vhf.
Unit <inv16_mxilinx> synthesized.


Synthesizing Unit <adsu16_mxilinx>.
    Related source file is E:/proj3/project3test2/add.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <adsu16_mxilinx> synthesized.


Synthesizing Unit <d3_8e_mxilinx>.
    Related source file is E:/proj3/project3test2/regfile.vhf.
Unit <d3_8e_mxilinx> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj3/project3test2/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj3/project3test2/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <zero_detect>.
    Related source file is E:/proj3/project3test2/zero_detect.vhd.
Unit <zero_detect> synthesized.


Synthesizing Unit <shift>.
    Related source file is E:/proj3/project3test2/shift.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<15>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<14>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<13>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<12>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<11>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<10>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<9>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<8>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<7>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<6>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<5>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<4>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<3>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<2>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<1>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<0>>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0009>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0011>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0013>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0015>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0017>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0019>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0021>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0023>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0025>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0027>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0029>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0030>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0001>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0003>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0005>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0007>.
    Summary:
	inferred  28 Latch(s).
	inferred   4 Multiplexer(s).
Unit <shift> synthesized.


Synthesizing Unit <of_enable>.
    Related source file is E:/proj3/project3test2/OF_enable.vhd.
Unit <of_enable> synthesized.


Synthesizing Unit <logical>.
    Related source file is E:/proj3/project3test2/logical.vhd.
WARNING:Xst:737 - Found 16-bit latch for signal <logicalout>.
    Summary:
	inferred  16 Latch(s).
Unit <logical> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is E:/proj3/project3test2/control_module.vhd.
WARNING:Xst:737 - Found 2-bit latch for signal <sel>.
    Summary:
	inferred   2 Latch(s).
Unit <control_unit> synthesized.


Synthesizing Unit <add>.
    Related source file is E:/proj3/project3test2/add.vhf.
WARNING:Xst:653 - Signal <xlxn_60<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<0>> is used but never assigned. Tied to value 0.
Unit <add> synthesized.


Synthesizing Unit <regfile>.
    Related source file is E:/proj3/project3test2/regfile.vhf.
Unit <regfile> synthesized.


Synthesizing Unit <obuf4_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <obuf4_mxilinx> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj3/project3test2/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <fd16ce_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <fd16ce_mxilinx> synthesized.


Synthesizing Unit <ctrlunit>.
    Related source file is E:/proj3/project3test2/ctrlunit.vhd.
    Found finite state machine <FSM_4> for signal <prest>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 50                                             |
    | Inputs             | 26                                             |
    | Outputs            | 93                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Found 16-bit adder for signal <$n0058> created at line 356.
    Found 16-bit adder for signal <$n1659> created at line 291.
    Found 16-bit adder for signal <$n1660> created at line 360.
    Found 16-bit subtractor for signal <$n1717>.
    Found 16-bit register for signal <regint>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
Unit <ctrlunit> synthesized.


Synthesizing Unit <alu>.
    Related source file is E:/proj3/project3test2/alu.vhf.
WARNING:Xst:653 - Signal <xlxn_3<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<0>> is used but never assigned. Tied to value 0.
Unit <alu> synthesized.


Synthesizing Unit <project2>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <project2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 53
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 3
# Latches                          : 31
  8-bit latch                      : 1
  1-bit latch                      : 28
  16-bit latch                     : 1
  2-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 31
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 5
  19-bit adder                     : 1
  16-bit adder                     : 3
  16-bit subtractor                : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <adsu16_mxilinx> ...

Optimizing unit <inv16_mxilinx> ...

Optimizing unit <negative_detect> ...

Optimizing unit <of_detect> ...

Optimizing unit <add> ...

Optimizing unit <control_unit> ...

Optimizing unit <logical> ...

Optimizing unit <of_enable> ...

Optimizing unit <shift> ...

Optimizing unit <zero_detect> ...

Optimizing unit <alu> ...

Optimizing unit <d3_8e_mxilinx> ...

Optimizing unit <fd16ce_mxilinx> ...

Optimizing unit <regfile> ...

Optimizing unit <ctrlunit> ...

Optimizing unit <obuf4_mxilinx> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <project2> ...

Building and optimizing final netlist ...

Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite1 has been removed
Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite2 has been removed
WARNING:Xst:387 - The KEEP property attached to the net <c0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_120> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_101> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_95> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_78> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_9> may hinder timing optimization.
   You may achieve better results by removing this property
=========================================================================
Final Results
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 55
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 3
  2-bit register                   : 2
# Multiplexers                     : 5
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 5
  19-bit adder                     : 1
  16-bit adder                     : 3
  16-bit subtractor                : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 1360
#      GND                         : 2
#      INV                         : 38
#      LUT1                        : 69
#      LUT2                        : 131
#      LUT2_L                      : 15
#      LUT3                        : 263
#      LUT3_D                      : 2
#      LUT4                        : 540
#      LUT4_D                      : 4
#      LUT4_L                      : 1
#      muxcy                       : 95
#      muxcy_d                     : 1
#      muxcy_l                     : 14
#      MUXF5                       : 81
#      MUXF6                       : 8
#      VCC                         : 1
#      xorcy                       : 95
# FlipFlops/Latches                : 345
#      FDC                         : 54
#      FDCE                        : 243
#      FDP                         : 6
#      LD                          : 42
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 56
#      IBUF                        : 11
#      IOBUF                       : 16
#      OBUF                        : 29
# Logical                          : 37
#      AND2                        : 8
#      AND4                        : 2
#      AND4b1                      : 3
#      AND4b2                      : 3
#      AND4b3                      : 1
#      OR2                         : 2
#      XOR2                        : 2
#      XOR3                        : 16
# Others                           : 21
#      buxmux16                    : 2
#      fmap                        : 16
#      mux2_16bits                 : 1
#      mux4_16bits_new             : 1
#      mux_four                    : 1
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_1_xlxi_17_I__n0150:O          | NONE(*)(xlxi_1_xlxi_17_shift_result_1)| 47    |
clock                              | IBUF                   | 1     |
xlxi_1_xlxi_10_I__n0001:O          | NONE(*)(xlxi_1_xlxi_10_Sel_1)| 2     |
xlxi_1_xlxi_5_I__n0001:O           | NONE(*)(xlxi_1_xlxi_5_logicalout_14)| 32    |
xlxi_30_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_30_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |

-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 22.723ns (Maximum Frequency: 44.008MHz)
   Minimum input arrival time before clock: 15.453ns
   Maximum output required time after clock: 35.861ns
   Maximum combinational path delay: 22.595ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               22.723ns (Levels of Logic = 7)
  Source:            xlxi_31_regint_2
  Destination:       xlxi_3_xlxi_72/i_q10
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: xlxi_31_regint_2 to xlxi_3_xlxi_72/i_q10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             19   1.065   2.790  xlxi_31_regint_2 (xlxi_31_regint_2)
    LUT4:I3->O             5   0.573   1.566  xlxi_31_I__n1649 (xlxi_31_N377)
    LUT4:I3->O             6   0.573   1.665  xlxi_31_I_1_LUT_41 (xlxi_31_N379)
    LUT3_D:I0->O          18   0.573   2.700  xlxi_31_I_XXL_592_1 (xlxi_31_I_XXL_592_1)
    LUT4_D:I3->O          19   0.573   2.790  xlxi_31_I_XXL_677 (xlxi_31_N1000)
    LUT4:I2->O             8   0.573   1.845  xlxi_31_I_regw_0 (N858)
     begin scope: 'xlxi_3_xlxi_7'
    AND4b2:I1->O           1   0.573   1.035  i_36_33 (d4)
     end scope: 'xlxi_3_xlxi_7'
    AND2:I0->O            16   0.573   2.520  xlxi_3_xlxi_82 (xlxi_3_wren4)
     begin scope: 'xlxi_3_xlxi_72'
    FDCE:CE                    0.736          i_q10
    ----------------------------------------
    Total                     22.723ns (5.812ns logic, 16.911ns route)
                                       (25.6% logic, 74.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'xlxi_1_xlxi_17_I__n0150:O'
Offset:              15.453ns (Levels of Logic = 8)
  Source:            xlxi_3_busbmux
  Destination:       xlxi_1_xlxi_17_shift_result_13
  Destination Clock: xlxi_1_xlxi_17_I__n0150:O falling

  Data Path: xlxi_3_busbmux to xlxi_1_xlxi_17_shift_result_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           3   0.000   1.332  xlxi_3_busbmux (N890)
    LUT4:I0->O            77   0.573   5.445  xlxi_31_I_alub_0 (N950)
    LUT3:I2->O             1   0.573   0.000  xlxi_1_xlxi_17_Mmux__n0003_inst_lut3_17 (xlxi_1_xlxi_17_Mmux__n0003_xstmacro_i
nt_tempname27)
    MUXF5:I0->O            1   0.436   0.000  xlxi_1_xlxi_17_Mmux__n0003_inst_mux_f5_8 (xlxi_1_xlxi_17_Mmux__n0003_xstmacro_
int_tempname29)
    MUXF6:I0->O            1   0.320   1.035  xlxi_1_xlxi_17_Mmux__n0003_inst_mux_f6_2 (xlxi_1_xlxi_17_Mmux__n0003_xstmacro_
int_tempname33)
    LUT3:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_Mmux__n0003_inst_lut3_25 (xlxi_1_xlxi_17_N394)
    LUT3:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_34_LUT_18 (xlxi_1_xlxi_17_N397)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_33_LUT_66 (xlxi_1_xlxi_17_N405)
    LUT2:I1->O             1   0.573   0.000  xlxi_1_xlxi_17_I__n0004 (xlxi_1_xlxi_17_N407)
    LD:D                       0.342          xlxi_1_xlxi_17_shift_result_13
    ----------------------------------------
    Total                     15.453ns (4.536ns logic, 10.917ns route)
                                       (29.4% logic, 70.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              35.861ns (Levels of Logic = 12)
  Source:            xlxi_31_regint_2
  Destination:       overflow
  Source Clock:      clock rising

  Data Path: xlxi_31_regint_2 to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             19   1.065   2.790  xlxi_31_regint_2 (xlxi_31_regint_2)
    LUT4:I3->O             5   0.573   1.566  xlxi_31_I__n1649 (xlxi_31_N377)
    LUT4:I3->O             6   0.573   1.665  xlxi_31_I_1_LUT_41 (xlxi_31_N379)
    LUT3_D:I0->O          18   0.573   2.700  xlxi_31_I_XXL_592_1 (xlxi_31_I_XXL_592_1)
    LUT4:I3->O            16   0.573   2.520  xlxi_31_I_XXL_400 (xlxi_31_N540)
    LUT4:I3->O            77   0.573   5.445  xlxi_31_I_alub_0 (N950)
    LUT3:I0->O             8   0.573   1.845  xlxi_1_xlxi_17_I_XXL_107 (xlxi_1_xlxi_17_N201)
    LUT4:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_6_LUT_23 (xlxi_1_xlxi_17_N210)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_1_LUT_73 (xlxi_1_xlxi_17_N212)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_shifted_out (xlxi_1_shift_overflow)
    OR2:I0->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     35.861ns (12.155ns logic, 23.706ns route)
                                       (33.9% logic, 66.1% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Offset:              22.595ns (Levels of Logic = 8)
  Source:            xlxi_3_busbmux
  Destination:       overflow

  Data Path: xlxi_3_busbmux to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           3   0.000   1.332  xlxi_3_busbmux (N890)
    LUT4:I0->O            77   0.573   5.445  xlxi_31_I_alub_0 (N950)
    LUT3:I0->O             8   0.573   1.845  xlxi_1_xlxi_17_I_XXL_107 (xlxi_1_xlxi_17_N201)
    LUT4:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_6_LUT_23 (xlxi_1_xlxi_17_N210)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_1_LUT_73 (xlxi_1_xlxi_17_N212)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_shifted_out (xlxi_1_shift_overflow)
    OR2:I0->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     22.595ns (8.798ns logic, 13.797ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
CPU : 76.05 / 76.08 s | Elapsed : 76.00 / 76.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test2/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test2/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "mux4_16bits_new.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux4_16bits_new.ngo"...
Launcher: "mux2_16bits.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux2_16bits.ngo"...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\buxmux16.ngo"...
Launcher: "mux_four.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux_four.ngo"...

Annotating constraints to design from file "project2.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'clk' has non-clock connections
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_15_xlxi_23/ofl' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_7/d0' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "project2.ngd" ...

Writing NGDBUILD log file "project2.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file project2.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "project2.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    8
   Number of Slices:                742 out of    768   96%
   Number of Slices containing
      unrelated logic:                0 out of    742    0%
   Total Number Slice Registers:    344 out of  1,536   22%
      Number used as Flip Flops:                  302
      Number used as Latches:                      42
   Total Number 4 input LUTs:     1,201 out of  1,536   78%
      Number used as LUTs:                      1,172
      Number used as a route-thru:                 29
   Number of bonded IOBs:            55 out of    166   33%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  10,983
Additional JTAG gate count for IOBs:  2,688

Mapping completed.
See MAP report file "project2.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: project2.pcf

Loading design for application par from file par_temp.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            55 out of 166    33%
      Number of LOCed External IOBs   55 out of 55    100%

   Number of SLICEs                  742 out of 768    96%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 2 secs 
Placement pass 1 ...................................................................
Placer score = 161750
Placement pass 2 ......................
Placer score = 144575
Optimizing ... 
Placer score = 120300
All IOBs have been constrained to specific sites.
Placer completed in real time: 5 secs 

Dumping design to file project2.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 4 secs 

0 connection(s) routed; 5004 unrouted active, 6 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 6 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
5010 successful; 0 unrouted; (0) REAL time: 8 secs 
Constraints are met. 
Total REAL time: 8 secs 
Total CPU  time: 6 secs 
End of route.  5010 routed (100.00%); 0 unrouted.
No errors found. 
WARNING:Route:49 - The signal "xlxi_1_xlxi_15_xlxi_23/co_dummy" has no loads so
   was not routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 7 secs 

Generating PAR statistics.
Dumping design to file project2.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 7 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp project2'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl project2'


Creating TCL Process
Starting: 'bitgen -f project2.ut project2.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file project2.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file project2.pcf.

Fri Aug 06 10:32:45 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_17_N105
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_30_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_10_N25 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_5_N107 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_1_xlxi_15_xlxi_23/co_dummy has no load.
DRC detected 0 errors and 5 warnings.
Creating bit map...
Saving bit stream in "project2.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f project2.ut project2.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ctrlunit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    ctrlunit.vhd
Scanning    ctrlunit.vhd
Writing ctrlunit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit ctrlunit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj3\project3test2\ctrlunit.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_project2_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w project2.sch project2.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__project2_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test2/regfile.vh
f, now is E:/proj3/project3test2/project2.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test2/
regfile.vhf, now is E:/proj3/project3test2/project2.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test2/project2.v
hf, now is E:/proj3/project3test2/regfile.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test2/
project2.vhf, now is E:/proj3/project3test2/regfile.vhf
Compiling vhdl file E:/proj3/project3test2/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test2/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test2/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test2/negative_detect.vhd in Library work.
Architecture Behavioral of Entity Negative_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/OF_detect.vhd in Library work.
Architecture Behavioral of Entity Of_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/one_bus.vhd in Library work.
Architecture Behavioral of Entity One_bus is up to date.
Compiling vhdl file E:/proj3/project3test2/zeroBus.vhd in Library work.
Architecture Behavioral of Entity Zerobus is up to date.
Compiling vhdl file E:/proj3/project3test2/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test2/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test2/add.vhf in Library work.
Architecture Schematic of Entity Adsu16_mxilinx is up to date.
Architecture Schematic of Entity Inv16_mxilinx is up to date.
Architecture Schematic of Entity Add is up to date.
Compiling vhdl file E:/proj3/project3test2/control_module.vhd in Library work.
Architecture Behavioral of Entity Control_unit is up to date.
Compiling vhdl file E:/proj3/project3test2/logical.vhd in Library work.
Architecture Behavioral of Entity Logical is up to date.
Compiling vhdl file E:/proj3/project3test2/OF_enable.vhd in Library work.
Architecture Behavioral of Entity Of_enable is up to date.
Compiling vhdl file E:/proj3/project3test2/shift.vhd in Library work.
Architecture Behavioral of Entity Shift is up to date.
Compiling vhdl file E:/proj3/project3test2/zero_detect.vhd in Library work.
Architecture Behavioral of Entity Zero_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/alu.vhf in Library work.
Architecture Schematic of Entity Alu is up to date.
Compiling vhdl file E:/proj3/project3test2/ctrlunit.vhd in Library work.
Entity <Ctrlunit> (Architecture <Behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test2/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test2/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test2/project2.vhf in Library work.
Entity <Fd16ce_mxilinx> (Architecture <Schematic>) compiled.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <project2> (Architecture <schematic>) compiled.

Analyzing Entity <project2> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_33> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_19> in unit <project2>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_18> in unit <project2>.
Entity <project2> analyzed. Unit <project2> generated.

Analyzing Entity <alu> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test2/alu.vhf (Line 126). Generating a Black Box for component <mux_four>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <ctrlunit> (Architecture <behavioral>).
Entity <ctrlunit> analyzed. Unit <ctrlunit> generated.

Analyzing Entity <fd16ce_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <fd16ce_mxilinx>.
Entity <fd16ce_mxilinx> analyzed. Unit <fd16ce_mxilinx> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <obuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf4_mxilinx> analyzed. Unit <obuf4_mxilinx> generated.

Analyzing Entity <regfile> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test2/regfile.vhf (Line 362). Generating a Black Box for component <buxmux16>.
WARNING:Xst:766 - E:/proj3/project3test2/regfile.vhf (Line 401). Generating a Black Box for component <buxmux16>.
WARNING:Xst:753 - E:/proj3/project3test2/regfile.vhf (Line 440). Unconnected output port 'd0' of component 'd3_8e_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_68> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_72> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <regfile>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <add> (Architecture <schematic>).
WARNING:Xst:753 - E:/proj3/project3test2/add.vhf (Line 627). Unconnected output port 'co' of component 'adsu16_mxilinx'.
WARNING:Xst:753 - E:/proj3/project3test2/add.vhf (Line 627). Unconnected output port 'ofl' of component 'adsu16_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_23> in unit <add>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_10> in unit <add>.
WARNING:Xst:766 - E:/proj3/project3test2/add.vhf (Line 671). Generating a Black Box for component <mux2_16bits>.
WARNING:Xst:766 - E:/proj3/project3test2/add.vhf (Line 686). Generating a Black Box for component <mux4_16bits_new>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <add> analyzed. Unit <add> generated.

Analyzing Entity <control_unit> (Architecture <behavioral>).
Entity <control_unit> analyzed. Unit <control_unit> generated.

Analyzing Entity <logical> (Architecture <behavioral>).
Entity <logical> analyzed. Unit <logical> generated.

Analyzing Entity <of_enable> (Architecture <behavioral>).
Entity <of_enable> analyzed. Unit <of_enable> generated.

Analyzing Entity <shift> (Architecture <behavioral>).
Entity <shift> analyzed. Unit <shift> generated.

Analyzing Entity <zero_detect> (Architecture <behavioral>).
Entity <zero_detect> analyzed. Unit <zero_detect> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslicenum
' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslicenu
m' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput' o
f component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <d3_8e_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <d3_8e_mxilinx> analyzed. Unit <d3_8e_mxilinx> generated.

Analyzing Entity <adsu16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_23> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_22> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_21> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_20> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_19> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_18> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_17> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_16> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_299> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_295> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_291> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_287> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_283> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_279> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_272> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_275> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_64> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_107> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_255> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_110> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_63> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_58> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_62> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_55> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_111> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_248> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_249> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_250> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_251> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_252> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_253> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_254> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <adsu16_mxilinx> analyzed. Unit <adsu16_mxilinx> generated.

Analyzing Entity <inv16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <inv16_mxilinx> analyzed. Unit <inv16_mxilinx> generated.

Analyzing Entity <negative_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/negative_detect.vhd (Line 18). The following signals are missing in the process sen
sitivity list:
   a_msb, b_msb.
Entity <negative_detect> analyzed. Unit <negative_detect> generated.

Analyzing Entity <of_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/OF_detect.vhd (Line 18). The following signals are missing in the process sensitivi
ty list:
   control.
Entity <of_detect> analyzed. Unit <of_detect> generated.

Analyzing Entity <one_bus> (Architecture <behavioral>).
Entity <one_bus> analyzed. Unit <one_bus> generated.

Analyzing Entity <zerobus> (Architecture <behavioral>).
Entity <zerobus> analyzed. Unit <zerobus> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj3/project3test2/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the pro
cess sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj3/project3test2/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the pro
cess sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj3/project3test2/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj3/project3test2/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj3/project3test2/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <zerobus>.
    Related source file is E:/proj3/project3test2/zeroBus.vhd.
Unit <zerobus> synthesized.


Synthesizing Unit <one_bus>.
    Related source file is E:/proj3/project3test2/one_bus.vhd.
Unit <one_bus> synthesized.


Synthesizing Unit <of_detect>.
    Related source file is E:/proj3/project3test2/OF_detect.vhd.
WARNING:Xst:647 - Input <b<14>> is never used.
WARNING:Xst:647 - Input <b<13>> is never used.
WARNING:Xst:647 - Input <b<12>> is never used.
WARNING:Xst:647 - Input <b<11>> is never used.
WARNING:Xst:647 - Input <b<10>> is never used.
WARNING:Xst:647 - Input <b<9>> is never used.
WARNING:Xst:647 - Input <b<8>> is never used.
WARNING:Xst:647 - Input <b<7>> is never used.
WARNING:Xst:647 - Input <b<6>> is never used.
WARNING:Xst:647 - Input <b<5>> is never used.
WARNING:Xst:647 - Input <b<4>> is never used.
WARNING:Xst:647 - Input <b<3>> is never used.
WARNING:Xst:647 - Input <b<2>> is never used.
WARNING:Xst:647 - Input <b<1>> is never used.
WARNING:Xst:647 - Input <b<0>> is never used.
WARNING:Xst:647 - Input <result<14>> is never used.
WARNING:Xst:647 - Input <result<13>> is never used.
WARNING:Xst:647 - Input <result<12>> is never used.
WARNING:Xst:647 - Input <result<11>> is never used.
WARNING:Xst:647 - Input <result<10>> is never used.
WARNING:Xst:647 - Input <result<9>> is never used.
WARNING:Xst:647 - Input <result<8>> is never used.
WARNING:Xst:647 - Input <result<7>> is never used.
WARNING:Xst:647 - Input <result<6>> is never used.
WARNING:Xst:647 - Input <result<5>> is never used.
WARNING:Xst:647 - Input <result<4>> is never used.
WARNING:Xst:647 - Input <result<3>> is never used.
WARNING:Xst:647 - Input <result<2>> is never used.
WARNING:Xst:647 - Input <result<1>> is never used.
WARNING:Xst:647 - Input <result<0>> is never used.
Unit <of_detect> synthesized.


Synthesizing Unit <negative_detect>.
    Related source file is E:/proj3/project3test2/negative_detect.vhd.
Unit <negative_detect> synthesized.


Synthesizing Unit <inv16_mxilinx>.
    Related source file is E:/proj3/project3test2/add.vhf.
Unit <inv16_mxilinx> synthesized.


Synthesizing Unit <adsu16_mxilinx>.
    Related source file is E:/proj3/project3test2/add.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <adsu16_mxilinx> synthesized.


Synthesizing Unit <d3_8e_mxilinx>.
    Related source file is E:/proj3/project3test2/regfile.vhf.
Unit <d3_8e_mxilinx> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj3/project3test2/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj3/project3test2/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <zero_detect>.
    Related source file is E:/proj3/project3test2/zero_detect.vhd.
Unit <zero_detect> synthesized.


Synthesizing Unit <shift>.
    Related source file is E:/proj3/project3test2/shift.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<15>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<14>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<13>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<12>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<11>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<10>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<9>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<8>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<7>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<6>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<5>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<4>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<3>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<2>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<1>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<0>>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0009>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0011>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0013>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0015>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0017>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0019>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0021>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0023>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0025>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0027>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0029>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0030>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0001>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0003>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0005>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0007>.
    Summary:
	inferred  28 Latch(s).
	inferred   4 Multiplexer(s).
Unit <shift> synthesized.


Synthesizing Unit <of_enable>.
    Related source file is E:/proj3/project3test2/OF_enable.vhd.
Unit <of_enable> synthesized.


Synthesizing Unit <logical>.
    Related source file is E:/proj3/project3test2/logical.vhd.
WARNING:Xst:737 - Found 16-bit latch for signal <logicalout>.
    Summary:
	inferred  16 Latch(s).
Unit <logical> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is E:/proj3/project3test2/control_module.vhd.
WARNING:Xst:737 - Found 2-bit latch for signal <sel>.
    Summary:
	inferred   2 Latch(s).
Unit <control_unit> synthesized.


Synthesizing Unit <add>.
    Related source file is E:/proj3/project3test2/add.vhf.
WARNING:Xst:653 - Signal <xlxn_60<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<0>> is used but never assigned. Tied to value 0.
Unit <add> synthesized.


Synthesizing Unit <regfile>.
    Related source file is E:/proj3/project3test2/regfile.vhf.
Unit <regfile> synthesized.


Synthesizing Unit <obuf4_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <obuf4_mxilinx> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj3/project3test2/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <fd16ce_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <fd16ce_mxilinx> synthesized.


Synthesizing Unit <ctrlunit>.
    Related source file is E:/proj3/project3test2/ctrlunit.vhd.
    Found finite state machine <FSM_4> for signal <prest>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 50                                             |
    | Inputs             | 26                                             |
    | Outputs            | 93                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Found 16-bit adder for signal <$n0061> created at line 356.
    Found 16-bit adder for signal <$n1682> created at line 291.
    Found 16-bit adder for signal <$n1683> created at line 360.
    Found 16-bit subtractor for signal <$n1741>.
    Found 16-bit register for signal <regint>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
Unit <ctrlunit> synthesized.


Synthesizing Unit <alu>.
    Related source file is E:/proj3/project3test2/alu.vhf.
WARNING:Xst:653 - Signal <xlxn_3<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<0>> is used but never assigned. Tied to value 0.
Unit <alu> synthesized.


Synthesizing Unit <project2>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <project2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 53
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 3
# Latches                          : 31
  8-bit latch                      : 1
  1-bit latch                      : 28
  16-bit latch                     : 1
  2-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 31
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 5
  19-bit adder                     : 1
  16-bit adder                     : 3
  16-bit subtractor                : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <adsu16_mxilinx> ...

Optimizing unit <inv16_mxilinx> ...

Optimizing unit <negative_detect> ...

Optimizing unit <of_detect> ...

Optimizing unit <add> ...

Optimizing unit <control_unit> ...

Optimizing unit <logical> ...

Optimizing unit <of_enable> ...

Optimizing unit <shift> ...

Optimizing unit <zero_detect> ...

Optimizing unit <alu> ...

Optimizing unit <d3_8e_mxilinx> ...

Optimizing unit <fd16ce_mxilinx> ...

Optimizing unit <regfile> ...

Optimizing unit <ctrlunit> ...

Optimizing unit <obuf4_mxilinx> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <project2> ...

Building and optimizing final netlist ...

Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite1 has been removed
Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite2 has been removed
WARNING:Xst:387 - The KEEP property attached to the net <c0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_120> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_101> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_95> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_78> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_9> may hinder timing optimization.
   You may achieve better results by removing this property
=========================================================================
Final Results
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 55
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 3
  2-bit register                   : 2
# Multiplexers                     : 5
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 5
  19-bit adder                     : 1
  16-bit adder                     : 3
  16-bit subtractor                : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 1360
#      GND                         : 2
#      INV                         : 38
#      LUT1                        : 69
#      LUT2                        : 131
#      LUT2_L                      : 15
#      LUT3                        : 263
#      LUT3_D                      : 2
#      LUT4                        : 540
#      LUT4_D                      : 4
#      LUT4_L                      : 1
#      muxcy                       : 95
#      muxcy_d                     : 1
#      muxcy_l                     : 14
#      MUXF5                       : 81
#      MUXF6                       : 8
#      VCC                         : 1
#      xorcy                       : 95
# FlipFlops/Latches                : 345
#      FDC                         : 54
#      FDCE                        : 243
#      FDP                         : 6
#      LD                          : 42
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 56
#      IBUF                        : 11
#      IOBUF                       : 16
#      OBUF                        : 29
# Logical                          : 37
#      AND2                        : 8
#      AND4                        : 2
#      AND4b1                      : 3
#      AND4b2                      : 3
#      AND4b3                      : 1
#      OR2                         : 2
#      XOR2                        : 2
#      XOR3                        : 16
# Others                           : 21
#      buxmux16                    : 2
#      fmap                        : 16
#      mux2_16bits                 : 1
#      mux4_16bits_new             : 1
#      mux_four                    : 1
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_1_xlxi_17_I__n0150:O          | NONE(*)(xlxi_1_xlxi_17_shift_result_1)| 47    |
clock                              | IBUF                   | 1     |
xlxi_1_xlxi_10_I__n0001:O          | NONE(*)(xlxi_1_xlxi_10_Sel_1)| 2     |
xlxi_1_xlxi_5_I__n0001:O           | NONE(*)(xlxi_1_xlxi_5_logicalout_14)| 32    |
xlxi_30_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_30_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |

-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 22.723ns (Maximum Frequency: 44.008MHz)
   Minimum input arrival time before clock: 15.453ns
   Maximum output required time after clock: 35.861ns
   Maximum combinational path delay: 22.595ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               22.723ns (Levels of Logic = 7)
  Source:            xlxi_31_regint_2
  Destination:       xlxi_3_xlxi_68/i_q9
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: xlxi_31_regint_2 to xlxi_3_xlxi_68/i_q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             19   1.065   2.790  xlxi_31_regint_2 (xlxi_31_regint_2)
    LUT4:I3->O             5   0.573   1.566  xlxi_31_I__n1672 (xlxi_31_N377)
    LUT4:I3->O             6   0.573   1.665  xlxi_31_I_1_LUT_41 (xlxi_31_N379)
    LUT3_D:I0->O          18   0.573   2.700  xlxi_31_I_XXL_592_1 (xlxi_31_I_XXL_592_1)
    LUT4_D:I3->O          19   0.573   2.790  xlxi_31_I_XXL_677 (xlxi_31_N1000)
    LUT4:I2->O             8   0.573   1.845  xlxi_31_I_regw_2 (N856)
     begin scope: 'xlxi_3_xlxi_7'
    AND4b2:I0->O           1   0.573   1.035  i_36_35 (d2)
     end scope: 'xlxi_3_xlxi_7'
    AND2:I0->O            16   0.573   2.520  xlxi_3_xlxi_74 (xlxi_3_wren2)
     begin scope: 'xlxi_3_xlxi_68'
    FDCE:CE                    0.736          i_q9
    ----------------------------------------
    Total                     22.723ns (5.812ns logic, 16.911ns route)
                                       (25.6% logic, 74.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'xlxi_1_xlxi_17_I__n0150:O'
Offset:              15.453ns (Levels of Logic = 8)
  Source:            xlxi_3_busbmux
  Destination:       xlxi_1_xlxi_17_shift_result_13
  Destination Clock: xlxi_1_xlxi_17_I__n0150:O falling

  Data Path: xlxi_3_busbmux to xlxi_1_xlxi_17_shift_result_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           3   0.000   1.332  xlxi_3_busbmux (N890)
    LUT4:I0->O            77   0.573   5.445  xlxi_31_I_alub_0 (N950)
    LUT3:I2->O             1   0.573   0.000  xlxi_1_xlxi_17_Mmux__n0003_inst_lut3_17 (xlxi_1_xlxi_17_Mmux__n0003_xstmacro_i
nt_tempname27)
    MUXF5:I0->O            1   0.436   0.000  xlxi_1_xlxi_17_Mmux__n0003_inst_mux_f5_8 (xlxi_1_xlxi_17_Mmux__n0003_xstmacro_
int_tempname29)
    MUXF6:I0->O            1   0.320   1.035  xlxi_1_xlxi_17_Mmux__n0003_inst_mux_f6_2 (xlxi_1_xlxi_17_Mmux__n0003_xstmacro_
int_tempname33)
    LUT3:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_Mmux__n0003_inst_lut3_25 (xlxi_1_xlxi_17_N394)
    LUT3:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_34_LUT_18 (xlxi_1_xlxi_17_N397)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_33_LUT_66 (xlxi_1_xlxi_17_N405)
    LUT2:I1->O             1   0.573   0.000  xlxi_1_xlxi_17_I__n0004 (xlxi_1_xlxi_17_N407)
    LD:D                       0.342          xlxi_1_xlxi_17_shift_result_13
    ----------------------------------------
    Total                     15.453ns (4.536ns logic, 10.917ns route)
                                       (29.4% logic, 70.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              35.861ns (Levels of Logic = 12)
  Source:            xlxi_31_regint_2
  Destination:       overflow
  Source Clock:      clock rising

  Data Path: xlxi_31_regint_2 to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             19   1.065   2.790  xlxi_31_regint_2 (xlxi_31_regint_2)
    LUT4:I3->O             5   0.573   1.566  xlxi_31_I__n1672 (xlxi_31_N377)
    LUT4:I3->O             6   0.573   1.665  xlxi_31_I_1_LUT_41 (xlxi_31_N379)
    LUT3_D:I0->O          18   0.573   2.700  xlxi_31_I_XXL_592_1 (xlxi_31_I_XXL_592_1)
    LUT4:I3->O            16   0.573   2.520  xlxi_31_I_XXL_400 (xlxi_31_N540)
    LUT4:I3->O            77   0.573   5.445  xlxi_31_I_alub_0 (N950)
    LUT3:I0->O             8   0.573   1.845  xlxi_1_xlxi_17_I_XXL_107 (xlxi_1_xlxi_17_N201)
    LUT4:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_6_LUT_23 (xlxi_1_xlxi_17_N210)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_1_LUT_73 (xlxi_1_xlxi_17_N212)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_shifted_out (xlxi_1_shift_overflow)
    OR2:I0->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     35.861ns (12.155ns logic, 23.706ns route)
                                       (33.9% logic, 66.1% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Offset:              22.595ns (Levels of Logic = 8)
  Source:            xlxi_3_busbmux
  Destination:       overflow

  Data Path: xlxi_3_busbmux to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           3   0.000   1.332  xlxi_3_busbmux (N890)
    LUT4:I0->O            77   0.573   5.445  xlxi_31_I_alub_0 (N950)
    LUT3:I0->O             8   0.573   1.845  xlxi_1_xlxi_17_I_XXL_107 (xlxi_1_xlxi_17_N201)
    LUT4:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_6_LUT_23 (xlxi_1_xlxi_17_N210)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_1_LUT_73 (xlxi_1_xlxi_17_N212)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_shifted_out (xlxi_1_shift_overflow)
    OR2:I0->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     22.595ns (8.798ns logic, 13.797ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
CPU : 77.75 / 77.78 s | Elapsed : 78.00 / 78.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test2/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test2/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "mux4_16bits_new.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux4_16bits_new.ngo"...
Launcher: "mux2_16bits.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux2_16bits.ngo"...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\buxmux16.ngo"...
Launcher: "mux_four.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux_four.ngo"...

Annotating constraints to design from file "project2.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'clk' has non-clock connections
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_15_xlxi_23/ofl' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_7/d0' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "project2.ngd" ...

Writing NGDBUILD log file "project2.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file project2.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "project2.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    8
   Number of Slices:                742 out of    768   96%
   Number of Slices containing
      unrelated logic:                0 out of    742    0%
   Total Number Slice Registers:    344 out of  1,536   22%
      Number used as Flip Flops:                  302
      Number used as Latches:                      42
   Total Number 4 input LUTs:     1,201 out of  1,536   78%
      Number used as LUTs:                      1,172
      Number used as a route-thru:                 29
   Number of bonded IOBs:            55 out of    166   33%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  10,983
Additional JTAG gate count for IOBs:  2,688

Mapping completed.
See MAP report file "project2.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: project2.pcf

Loading design for application par from file par_temp.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            55 out of 166    33%
      Number of LOCed External IOBs   55 out of 55    100%

   Number of SLICEs                  742 out of 768    96%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ............................................
Placer score = 151575
Placement pass 2 ..........................
Placer score = 132590
Optimizing ... 
Placer score = 111610
All IOBs have been constrained to specific sites.
Placer completed in real time: 3 secs 

Dumping design to file project2.ncd.

Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 3 secs 

0 connection(s) routed; 5004 unrouted active, 6 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 5 secs 
Starting iterative routing. 
Routing active signals.
........
End of iteration 1 
5010 successful; 0 unrouted; (0) REAL time: 7 secs 
Constraints are met. 
Total REAL time: 7 secs 
Total CPU  time: 6 secs 
End of route.  5010 routed (100.00%); 0 unrouted.
No errors found. 
WARNING:Route:49 - The signal "xlxi_1_xlxi_15_xlxi_23/co_dummy" has no loads so
   was not routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion: 6 secs 

Generating PAR statistics.
Dumping design to file project2.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 7 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp project2'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl project2'


Creating TCL Process
Starting: 'bitgen -f project2.ut project2.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file project2.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file project2.pcf.

Fri Aug 06 10:37:49 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_17_N105
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_30_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_10_N25 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_5_N107 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_1_xlxi_15_xlxi_23/co_dummy has no load.
DRC detected 0 errors and 5 warnings.
Creating bit map...
Saving bit stream in "project2.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f project2.ut project2.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ctrlunit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    ctrlunit.vhd
Scanning    ctrlunit.vhd
Writing ctrlunit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit ctrlunit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj3\project3test2\ctrlunit.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_project2_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w project2.sch project2.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__project2_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test2/regfile.vh
f, now is E:/proj3/project3test2/project2.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test2/
regfile.vhf, now is E:/proj3/project3test2/project2.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test2/project2.v
hf, now is E:/proj3/project3test2/regfile.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test2/
project2.vhf, now is E:/proj3/project3test2/regfile.vhf
Compiling vhdl file E:/proj3/project3test2/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test2/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test2/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test2/negative_detect.vhd in Library work.
Architecture Behavioral of Entity Negative_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/OF_detect.vhd in Library work.
Architecture Behavioral of Entity Of_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/one_bus.vhd in Library work.
Architecture Behavioral of Entity One_bus is up to date.
Compiling vhdl file E:/proj3/project3test2/zeroBus.vhd in Library work.
Architecture Behavioral of Entity Zerobus is up to date.
Compiling vhdl file E:/proj3/project3test2/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test2/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test2/add.vhf in Library work.
Architecture Schematic of Entity Adsu16_mxilinx is up to date.
Architecture Schematic of Entity Inv16_mxilinx is up to date.
Architecture Schematic of Entity Add is up to date.
Compiling vhdl file E:/proj3/project3test2/control_module.vhd in Library work.
Architecture Behavioral of Entity Control_unit is up to date.
Compiling vhdl file E:/proj3/project3test2/logical.vhd in Library work.
Architecture Behavioral of Entity Logical is up to date.
Compiling vhdl file E:/proj3/project3test2/OF_enable.vhd in Library work.
Architecture Behavioral of Entity Of_enable is up to date.
Compiling vhdl file E:/proj3/project3test2/shift.vhd in Library work.
Architecture Behavioral of Entity Shift is up to date.
Compiling vhdl file E:/proj3/project3test2/zero_detect.vhd in Library work.
Architecture Behavioral of Entity Zero_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/alu.vhf in Library work.
Architecture Schematic of Entity Alu is up to date.
Compiling vhdl file E:/proj3/project3test2/ctrlunit.vhd in Library work.
Entity <Ctrlunit> (Architecture <Behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test2/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test2/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test2/project2.vhf in Library work.
Entity <Fd16ce_mxilinx> (Architecture <Schematic>) compiled.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <project2> (Architecture <schematic>) compiled.

Analyzing Entity <project2> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_33> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_19> in unit <project2>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_18> in unit <project2>.
Entity <project2> analyzed. Unit <project2> generated.

Analyzing Entity <alu> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test2/alu.vhf (Line 126). Generating a Black Box for component <mux_four>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <ctrlunit> (Architecture <behavioral>).
Entity <ctrlunit> analyzed. Unit <ctrlunit> generated.

Analyzing Entity <fd16ce_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <fd16ce_mxilinx>.
Entity <fd16ce_mxilinx> analyzed. Unit <fd16ce_mxilinx> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <obuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf4_mxilinx> analyzed. Unit <obuf4_mxilinx> generated.

Analyzing Entity <regfile> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test2/regfile.vhf (Line 362). Generating a Black Box for component <buxmux16>.
WARNING:Xst:766 - E:/proj3/project3test2/regfile.vhf (Line 401). Generating a Black Box for component <buxmux16>.
WARNING:Xst:753 - E:/proj3/project3test2/regfile.vhf (Line 440). Unconnected output port 'd0' of component 'd3_8e_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_68> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_72> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <regfile>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <add> (Architecture <schematic>).
WARNING:Xst:753 - E:/proj3/project3test2/add.vhf (Line 627). Unconnected output port 'co' of component 'adsu16_mxilinx'.
WARNING:Xst:753 - E:/proj3/project3test2/add.vhf (Line 627). Unconnected output port 'ofl' of component 'adsu16_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_23> in unit <add>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_10> in unit <add>.
WARNING:Xst:766 - E:/proj3/project3test2/add.vhf (Line 671). Generating a Black Box for component <mux2_16bits>.
WARNING:Xst:766 - E:/proj3/project3test2/add.vhf (Line 686). Generating a Black Box for component <mux4_16bits_new>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <add> analyzed. Unit <add> generated.

Analyzing Entity <control_unit> (Architecture <behavioral>).
Entity <control_unit> analyzed. Unit <control_unit> generated.

Analyzing Entity <logical> (Architecture <behavioral>).
Entity <logical> analyzed. Unit <logical> generated.

Analyzing Entity <of_enable> (Architecture <behavioral>).
Entity <of_enable> analyzed. Unit <of_enable> generated.

Analyzing Entity <shift> (Architecture <behavioral>).
Entity <shift> analyzed. Unit <shift> generated.

Analyzing Entity <zero_detect> (Architecture <behavioral>).
Entity <zero_detect> analyzed. Unit <zero_detect> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslicenum
' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslicenu
m' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput' o
f component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <d3_8e_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <d3_8e_mxilinx> analyzed. Unit <d3_8e_mxilinx> generated.

Analyzing Entity <adsu16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_23> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_22> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_21> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_20> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_19> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_18> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_17> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_16> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_299> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_295> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_291> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_287> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_283> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_279> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_272> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_275> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_64> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_107> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_255> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_110> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_63> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_58> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_62> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_55> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_111> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_248> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_249> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_250> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_251> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_252> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_253> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_254> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <adsu16_mxilinx> analyzed. Unit <adsu16_mxilinx> generated.

Analyzing Entity <inv16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <inv16_mxilinx> analyzed. Unit <inv16_mxilinx> generated.

Analyzing Entity <negative_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/negative_detect.vhd (Line 18). The following signals are missing in the process sen
sitivity list:
   a_msb, b_msb.
Entity <negative_detect> analyzed. Unit <negative_detect> generated.

Analyzing Entity <of_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/OF_detect.vhd (Line 18). The following signals are missing in the process sensitivi
ty list:
   control.
Entity <of_detect> analyzed. Unit <of_detect> generated.

Analyzing Entity <one_bus> (Architecture <behavioral>).
Entity <one_bus> analyzed. Unit <one_bus> generated.

Analyzing Entity <zerobus> (Architecture <behavioral>).
Entity <zerobus> analyzed. Unit <zerobus> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj3/project3test2/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the pro
cess sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj3/project3test2/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the pro
cess sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj3/project3test2/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj3/project3test2/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj3/project3test2/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <zerobus>.
    Related source file is E:/proj3/project3test2/zeroBus.vhd.
Unit <zerobus> synthesized.


Synthesizing Unit <one_bus>.
    Related source file is E:/proj3/project3test2/one_bus.vhd.
Unit <one_bus> synthesized.


Synthesizing Unit <of_detect>.
    Related source file is E:/proj3/project3test2/OF_detect.vhd.
WARNING:Xst:647 - Input <b<14>> is never used.
WARNING:Xst:647 - Input <b<13>> is never used.
WARNING:Xst:647 - Input <b<12>> is never used.
WARNING:Xst:647 - Input <b<11>> is never used.
WARNING:Xst:647 - Input <b<10>> is never used.
WARNING:Xst:647 - Input <b<9>> is never used.
WARNING:Xst:647 - Input <b<8>> is never used.
WARNING:Xst:647 - Input <b<7>> is never used.
WARNING:Xst:647 - Input <b<6>> is never used.
WARNING:Xst:647 - Input <b<5>> is never used.
WARNING:Xst:647 - Input <b<4>> is never used.
WARNING:Xst:647 - Input <b<3>> is never used.
WARNING:Xst:647 - Input <b<2>> is never used.
WARNING:Xst:647 - Input <b<1>> is never used.
WARNING:Xst:647 - Input <b<0>> is never used.
WARNING:Xst:647 - Input <result<14>> is never used.
WARNING:Xst:647 - Input <result<13>> is never used.
WARNING:Xst:647 - Input <result<12>> is never used.
WARNING:Xst:647 - Input <result<11>> is never used.
WARNING:Xst:647 - Input <result<10>> is never used.
WARNING:Xst:647 - Input <result<9>> is never used.
WARNING:Xst:647 - Input <result<8>> is never used.
WARNING:Xst:647 - Input <result<7>> is never used.
WARNING:Xst:647 - Input <result<6>> is never used.
WARNING:Xst:647 - Input <result<5>> is never used.
WARNING:Xst:647 - Input <result<4>> is never used.
WARNING:Xst:647 - Input <result<3>> is never used.
WARNING:Xst:647 - Input <result<2>> is never used.
WARNING:Xst:647 - Input <result<1>> is never used.
WARNING:Xst:647 - Input <result<0>> is never used.
Unit <of_detect> synthesized.


Synthesizing Unit <negative_detect>.
    Related source file is E:/proj3/project3test2/negative_detect.vhd.
Unit <negative_detect> synthesized.


Synthesizing Unit <inv16_mxilinx>.
    Related source file is E:/proj3/project3test2/add.vhf.
Unit <inv16_mxilinx> synthesized.


Synthesizing Unit <adsu16_mxilinx>.
    Related source file is E:/proj3/project3test2/add.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <adsu16_mxilinx> synthesized.


Synthesizing Unit <d3_8e_mxilinx>.
    Related source file is E:/proj3/project3test2/regfile.vhf.
Unit <d3_8e_mxilinx> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj3/project3test2/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj3/project3test2/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <zero_detect>.
    Related source file is E:/proj3/project3test2/zero_detect.vhd.
Unit <zero_detect> synthesized.


Synthesizing Unit <shift>.
    Related source file is E:/proj3/project3test2/shift.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<15>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<14>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<13>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<12>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<11>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<10>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<9>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<8>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<7>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<6>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<5>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<4>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<3>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<2>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<1>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<0>>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0009>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0011>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0013>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0015>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0017>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0019>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0021>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0023>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0025>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0027>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0029>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0030>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0001>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0003>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0005>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0007>.
    Summary:
	inferred  28 Latch(s).
	inferred   4 Multiplexer(s).
Unit <shift> synthesized.


Synthesizing Unit <of_enable>.
    Related source file is E:/proj3/project3test2/OF_enable.vhd.
Unit <of_enable> synthesized.


Synthesizing Unit <logical>.
    Related source file is E:/proj3/project3test2/logical.vhd.
WARNING:Xst:737 - Found 16-bit latch for signal <logicalout>.
    Summary:
	inferred  16 Latch(s).
Unit <logical> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is E:/proj3/project3test2/control_module.vhd.
WARNING:Xst:737 - Found 2-bit latch for signal <sel>.
    Summary:
	inferred   2 Latch(s).
Unit <control_unit> synthesized.


Synthesizing Unit <add>.
    Related source file is E:/proj3/project3test2/add.vhf.
WARNING:Xst:653 - Signal <xlxn_60<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<0>> is used but never assigned. Tied to value 0.
Unit <add> synthesized.


Synthesizing Unit <regfile>.
    Related source file is E:/proj3/project3test2/regfile.vhf.
Unit <regfile> synthesized.


Synthesizing Unit <obuf4_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <obuf4_mxilinx> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj3/project3test2/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <fd16ce_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <fd16ce_mxilinx> synthesized.


Synthesizing Unit <ctrlunit>.
    Related source file is E:/proj3/project3test2/ctrlunit.vhd.
    Found finite state machine <FSM_4> for signal <prest>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 50                                             |
    | Inputs             | 26                                             |
    | Outputs            | 93                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Found 16-bit adder for signal <$n0061> created at line 356.
    Found 16-bit adder for signal <$n1683> created at line 291.
    Found 16-bit adder for signal <$n1684> created at line 360.
    Found 16-bit subtractor for signal <$n1726>.
    Found 15-bit adder for signal <$n1730> created at line 451.
    Found 16-bit register for signal <regint>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   5 Adder/Subtracter(s).
Unit <ctrlunit> synthesized.


Synthesizing Unit <alu>.
    Related source file is E:/proj3/project3test2/alu.vhf.
WARNING:Xst:653 - Signal <xlxn_3<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<0>> is used but never assigned. Tied to value 0.
Unit <alu> synthesized.


Synthesizing Unit <project2>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <project2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 53
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 3
# Latches                          : 31
  8-bit latch                      : 1
  1-bit latch                      : 28
  16-bit latch                     : 1
  2-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 31
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 6
  19-bit adder                     : 1
  16-bit adder                     : 3
  16-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <adsu16_mxilinx> ...

Optimizing unit <inv16_mxilinx> ...

Optimizing unit <negative_detect> ...

Optimizing unit <of_detect> ...

Optimizing unit <add> ...

Optimizing unit <control_unit> ...

Optimizing unit <logical> ...

Optimizing unit <of_enable> ...

Optimizing unit <shift> ...

Optimizing unit <zero_detect> ...

Optimizing unit <alu> ...

Optimizing unit <d3_8e_mxilinx> ...

Optimizing unit <fd16ce_mxilinx> ...

Optimizing unit <regfile> ...

Optimizing unit <ctrlunit> ...

Optimizing unit <obuf4_mxilinx> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <project2> ...

Building and optimizing final netlist ...

Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite1 has been removed
Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite2 has been removed
WARNING:Xst:387 - The KEEP property attached to the net <c0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <d7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_3_wren1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_120> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_101> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_95> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_78> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_9> may hinder timing optimization.
   You may achieve better results by removing this property
=========================================================================
Final Results
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 55
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 3
  2-bit register                   : 2
# Multiplexers                     : 5
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 6
  19-bit adder                     : 1
  16-bit adder                     : 3
  16-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 1481
#      GND                         : 2
#      INV                         : 38
#      LUT1                        : 83
#      LUT2                        : 141
#      LUT2_D                      : 1
#      LUT2_L                      : 15
#      LUT3                        : 307
#      LUT3_D                      : 3
#      LUT4                        : 531
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      muxcy                       : 109
#      muxcy_d                     : 1
#      muxcy_l                     : 14
#      MUXF5                       : 116
#      MUXF6                       : 8
#      VCC                         : 1
#      xorcy                       : 109
# FlipFlops/Latches                : 345
#      FDC                         : 54
#      FDCE                        : 243
#      FDP                         : 6
#      LD                          : 42
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 56
#      IBUF                        : 11
#      IOBUF                       : 16
#      OBUF                        : 29
# Logical                          : 37
#      AND2                        : 8
#      AND4                        : 2
#      AND4b1                      : 3
#      AND4b2                      : 3
#      AND4b3                      : 1
#      OR2                         : 2
#      XOR2                        : 2
#      XOR3                        : 16
# Others                           : 21
#      buxmux16                    : 2
#      fmap                        : 16
#      mux2_16bits                 : 1
#      mux4_16bits_new             : 1
#      mux_four                    : 1
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_1_xlxi_10_I__n0001:O          | NONE(*)(xlxi_1_xlxi_10_Sel_1)| 2     |
xlxi_1_xlxi_17_I__n0150:O          | NONE(*)(xlxi_1_xlxi_17_shift_result_1)| 47    |
xlxi_1_xlxi_5_I__n0001:O           | NONE(*)(xlxi_1_xlxi_5_logicalout_14)| 32    |
clock                              | IBUF                   | 1     |
xlxi_30_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_30_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |

-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 22.737ns (Maximum Frequency: 43.981MHz)
   Minimum input arrival time before clock: 16.683ns
   Maximum output required time after clock: 37.235ns
   Maximum combinational path delay: 21.953ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               22.737ns (Levels of Logic = 9)
  Source:            xlxi_31_regint_3
  Destination:       xlxi_3_xlxi_71/i_q11
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: xlxi_31_regint_3 to xlxi_3_xlxi_71/i_q11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             15   1.065   2.430  xlxi_31_regint_3 (xlxi_31_regint_3)
    LUT3_D:I1->O           5   0.573   1.566  xlxi_31_I_XXL_618 (xlxi_31_N423)
    LUT4:I3->O             3   0.573   1.332  xlxi_31_I_6_LUT_174 (xlxi_31_N470)
    LUT4:I2->O             9   0.573   1.908  xlxi_31_I_XXL_449 (xlxi_31_N474)
    LUT3:I2->O            13   0.573   2.250  xlxi_31_I_XXL_681_1 (xlxi_31_I_XXL_681_1)
    LUT4:I3->O             3   0.573   1.332  xlxi_31_I_XXL_466 (xlxi_31_N2120)
    LUT4:I3->O             1   0.573   0.000  xlxi_31_I_regw_1_G (N15857)
    MUXF5:I1->O            8   0.134   1.845  xlxi_31_I_regw_1 (N857)
     begin scope: 'xlxi_3_xlxi_7'
    AND4b1:I0->O           1   0.573   1.035  i_36_32 (d5)
     end scope: 'xlxi_3_xlxi_7'
    AND2:I0->O            16   0.573   2.520  xlxi_3_xlxi_83 (xlxi_3_wren5)
     begin scope: 'xlxi_3_xlxi_71'
    FDCE:CE                    0.736          i_q11
    ----------------------------------------
    Total                     22.737ns (6.519ns logic, 16.218ns route)
                                       (28.7% logic, 71.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              16.683ns (Levels of Logic = 7)
  Source:            xlxi_1_xlxi_2
  Destination:       xlxi_33/i_q8
  Destination Clock: clock rising

  Data Path: xlxi_1_xlxi_2 to xlxi_33/i_q8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    mux_four:o_10          7   0.000   1.755  xlxi_1_xlxi_2 (N961)
    LUT4:I1->O             1   0.573   1.035  xlxi_31_I_67_LUT_49 (xlxi_31_N1059)
    LUT4:I0->O            18   0.573   2.700  xlxi_31_I__n1727 (xlxi_31_N1091)
    LUT4:I1->O             1   0.573   1.035  xlxi_31_I_XXL_653_SW6 (N15650)
    LUT4:I3->O             7   0.573   1.755  xlxi_31_I_65_LUT_65 (xlxi_31_N1093)
    LUT2:I1->O            10   0.573   1.980  xlxi_31_I_XXL_420 (xlxi_31_N1095)
    LUT4:I0->O             1   0.573   1.035  xlxi_31_I_128_LUT_76_SW0 (N15180)
    LUT4:I3->O             1   0.573   1.035  xlxi_31_I_pcwr_8 (pcwr_8)
     begin scope: 'xlxi_33'
    FDCE:D                     0.342          i_q8
    ----------------------------------------
    Total                     16.683ns (4.353ns logic, 12.330ns route)
                                       (26.1% logic, 73.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              37.235ns (Levels of Logic = 13)
  Source:            xlxi_31_regint_3
  Destination:       overflow
  Source Clock:      clock rising

  Data Path: xlxi_31_regint_3 to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             15   1.065   2.430  xlxi_31_regint_3 (xlxi_31_regint_3)
    LUT3_D:I1->O           5   0.573   1.566  xlxi_31_I_XXL_618 (xlxi_31_N423)
    LUT4:I3->O             3   0.573   1.332  xlxi_31_I_6_LUT_174 (xlxi_31_N470)
    LUT4:I2->O             9   0.573   1.908  xlxi_31_I_XXL_449 (xlxi_31_N474)
    MUXF5:S->O            27   0.636   3.195  xlxi_31_I_XXL_653 (xlxi_31_N563)
    LUT3:I0->O            18   0.573   2.700  xlxi_31_I_XXL_416 (xlxi_31_N567)
    MUXF5:S->O            35   0.636   3.555  xlxi_31_I_alub_1 (N949)
    LUT3:I1->O            16   0.573   2.520  xlxi_1_xlxi_17_I_XXL_194 (xlxi_1_xlxi_17_N208)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_6_LUT_23 (xlxi_1_xlxi_17_N210)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_1_LUT_73 (xlxi_1_xlxi_17_N212)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_shifted_out (xlxi_1_shift_overflow)
    OR2:I0->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     37.235ns (12.854ns logic, 24.381ns route)
                                       (34.5% logic, 65.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Offset:              21.953ns (Levels of Logic = 9)
  Source:            xlxi_3_busbmux
  Destination:       overflow

  Data Path: xlxi_3_busbmux to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           3   0.000   1.332  xlxi_3_busbmux (N890)
    LUT3:I0->O             4   0.573   1.440  xlxi_31_I_7_LUT_15 (xlxi_31_N557)
    LUT3:I0->O            19   0.573   2.790  xlxi_31_I_alub_0_1 (xlxi_31_I_alub_0_1)
    LUT3:I0->O             8   0.573   1.845  xlxi_1_xlxi_17_I_XXL_107 (xlxi_1_xlxi_17_N201)
    LUT4:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_6_LUT_23 (xlxi_1_xlxi_17_N210)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_1_LUT_73 (xlxi_1_xlxi_17_N212)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_shifted_out (xlxi_1_shift_overflow)
    OR2:I0->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     21.953ns (9.371ns logic, 12.582ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
CPU : 83.44 / 83.47 s | Elapsed : 84.00 / 84.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test2/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test2/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "mux2_16bits.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux2_16bits.ngo"...
Launcher: "mux4_16bits_new.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux4_16bits_new.ngo"...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\buxmux16.ngo"...
Launcher: "mux_four.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux_four.ngo"...

Annotating constraints to design from file "project2.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'clk' has non-clock connections
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_15_xlxi_23/ofl' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_7/d0' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "project2.ngd" ...

Writing NGDBUILD log file "project2.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file project2.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "project2.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    7
   Number of Slices:                761 out of    768   99%
   Number of Slices containing
      unrelated logic:                0 out of    761    0%
   Total Number Slice Registers:    344 out of  1,536   22%
      Number used as Flip Flops:                  302
      Number used as Latches:                      42
   Total Number 4 input LUTs:     1,254 out of  1,536   81%
      Number used as LUTs:                      1,217
      Number used as a route-thru:                 37
   Number of bonded IOBs:            55 out of    166   33%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  11,442
Additional JTAG gate count for IOBs:  2,688

Mapping completed.
See MAP report file "project2.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: project2.pcf

Loading design for application par from file par_temp.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            55 out of 166    33%
      Number of LOCed External IOBs   55 out of 55    100%

   Number of SLICEs                  761 out of 768    99%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ...........................................
Placer score = 161890
Placement pass 2 .......................................
Placer score = 143390
Optimizing ... 
Placer score = 118835
All IOBs have been constrained to specific sites.
Placer completed in real time: 4 secs 

Dumping design to file project2.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 4 secs 

0 connection(s) routed; 5170 unrouted active, 8 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 6 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
5178 successful; 0 unrouted; (0) REAL time: 8 secs 
Constraints are met. 
Total REAL time: 8 secs 
Total CPU  time: 7 secs 
End of route.  5178 routed (100.00%); 0 unrouted.
No errors found. 
WARNING:Route:49 - The signal "xlxi_1_xlxi_15_xlxi_23/co_dummy" has no loads so
   was not routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 7 secs 

Generating PAR statistics.
Dumping design to file project2.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp project2'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl project2'


Creating TCL Process
Starting: 'bitgen -f project2.ut project2.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file project2.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file project2.pcf.

Fri Aug 06 10:41:16 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_5_N107 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_17_N105
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_30_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_10_N25 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_1_xlxi_15_xlxi_23/co_dummy has no load.
DRC detected 0 errors and 5 warnings.
Creating bit map...
Saving bit stream in "project2.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f project2.ut project2.ncd' completed successfully.


Done: completed successfully.


ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ctrlunit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    ctrlunit.vhd
Scanning    ctrlunit.vhd
Writing ctrlunit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ctrlunit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    ctrlunit.vhd
Scanning    ctrlunit.vhd
Writing ctrlunit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit ctrlunit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj3\project3test2\ctrlunit.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_project2_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w project2.sch project2.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__project2_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn project2.xst -ofn project2.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test2/regfile.vh
f, now is E:/proj3/project3test2/project2.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test2/
regfile.vhf, now is E:/proj3/project3test2/project2.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX is now defined in a different file: was E:/proj3/project3test2/project2.v
hf, now is E:/proj3/project3test2/regfile.vhf
WARNING:HDLParsers:3215 - Unit work/FD16CE_MXILINX/SCHEMATIC is now defined in a different file: was E:/proj3/project3test2/
project2.vhf, now is E:/proj3/project3test2/regfile.vhf
Compiling vhdl file E:/proj3/project3test2/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj3/project3test2/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj3/project3test2/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj3/project3test2/negative_detect.vhd in Library work.
Architecture Behavioral of Entity Negative_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/OF_detect.vhd in Library work.
Architecture Behavioral of Entity Of_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/one_bus.vhd in Library work.
Architecture Behavioral of Entity One_bus is up to date.
Compiling vhdl file E:/proj3/project3test2/zeroBus.vhd in Library work.
Architecture Behavioral of Entity Zerobus is up to date.
Compiling vhdl file E:/proj3/project3test2/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj3/project3test2/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj3/project3test2/add.vhf in Library work.
Architecture Schematic of Entity Adsu16_mxilinx is up to date.
Architecture Schematic of Entity Inv16_mxilinx is up to date.
Architecture Schematic of Entity Add is up to date.
Compiling vhdl file E:/proj3/project3test2/control_module.vhd in Library work.
Architecture Behavioral of Entity Control_unit is up to date.
Compiling vhdl file E:/proj3/project3test2/logical.vhd in Library work.
Architecture Behavioral of Entity Logical is up to date.
Compiling vhdl file E:/proj3/project3test2/OF_enable.vhd in Library work.
Architecture Behavioral of Entity Of_enable is up to date.
Compiling vhdl file E:/proj3/project3test2/shift.vhd in Library work.
Architecture Behavioral of Entity Shift is up to date.
Compiling vhdl file E:/proj3/project3test2/zero_detect.vhd in Library work.
Architecture Behavioral of Entity Zero_detect is up to date.
Compiling vhdl file E:/proj3/project3test2/alu.vhf in Library work.
Architecture Schematic of Entity Alu is up to date.
Compiling vhdl file E:/proj3/project3test2/ctrlunit.vhd in Library work.
Entity <Ctrlunit> (Architecture <Behavioral>) compiled.
Compiling vhdl file E:/proj3/project3test2/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj3/project3test2/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj3/project3test2/project2.vhf in Library work.
Entity <Fd16ce_mxilinx> (Architecture <Schematic>) compiled.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <project2> (Architecture <schematic>) compiled.

Analyzing Entity <project2> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_33> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_19> in unit <project2>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_18> in unit <project2>.
Entity <project2> analyzed. Unit <project2> generated.

Analyzing Entity <alu> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test2/alu.vhf (Line 126). Generating a Black Box for component <mux_four>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <ctrlunit> (Architecture <behavioral>).
Entity <ctrlunit> analyzed. Unit <ctrlunit> generated.

Analyzing Entity <fd16ce_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <fd16ce_mxilinx>.
Entity <fd16ce_mxilinx> analyzed. Unit <fd16ce_mxilinx> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <obuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf4_mxilinx> analyzed. Unit <obuf4_mxilinx> generated.

Analyzing Entity <regfile> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj3/project3test2/regfile.vhf (Line 362). Generating a Black Box for component <buxmux16>.
WARNING:Xst:766 - E:/proj3/project3test2/regfile.vhf (Line 401). Generating a Black Box for component <buxmux16>.
WARNING:Xst:753 - E:/proj3/project3test2/regfile.vhf (Line 440). Unconnected output port 'd0' of component 'd3_8e_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_68> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_72> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <regfile>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <add> (Architecture <schematic>).
WARNING:Xst:753 - E:/proj3/project3test2/add.vhf (Line 627). Unconnected output port 'co' of component 'adsu16_mxilinx'.
WARNING:Xst:753 - E:/proj3/project3test2/add.vhf (Line 627). Unconnected output port 'ofl' of component 'adsu16_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_23> in unit <add>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_10> in unit <add>.
WARNING:Xst:766 - E:/proj3/project3test2/add.vhf (Line 671). Generating a Black Box for component <mux2_16bits>.
WARNING:Xst:766 - E:/proj3/project3test2/add.vhf (Line 686). Generating a Black Box for component <mux4_16bits_new>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <add> analyzed. Unit <add> generated.

Analyzing Entity <control_unit> (Architecture <behavioral>).
Entity <control_unit> analyzed. Unit <control_unit> generated.

Analyzing Entity <logical> (Architecture <behavioral>).
Entity <logical> analyzed. Unit <logical> generated.

Analyzing Entity <of_enable> (Architecture <behavioral>).
Entity <of_enable> analyzed. Unit <of_enable> generated.

Analyzing Entity <shift> (Architecture <behavioral>).
Entity <shift> analyzed. Unit <shift> generated.

Analyzing Entity <zero_detect> (Architecture <behavioral>).
Entity <zero_detect> analyzed. Unit <zero_detect> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslicenum
' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslicenu
m' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput' o
f component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <d3_8e_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <d3_8e_mxilinx> analyzed. Unit <d3_8e_mxilinx> generated.

Analyzing Entity <adsu16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_23> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_22> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_21> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_20> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_19> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_18> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_17> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_16> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_299> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_295> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_291> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_287> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_283> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_279> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_272> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_275> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_64> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_107> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_255> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_110> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_63> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_58> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_62> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_55> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_111> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_248> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_249> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_250> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_251> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_252> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_253> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_254> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <adsu16_mxilinx> analyzed. Unit <adsu16_mxilinx> generated.

Analyzing Entity <inv16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <inv16_mxilinx> analyzed. Unit <inv16_mxilinx> generated.

Analyzing Entity <negative_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/negative_detect.vhd (Line 18). The following signals are missing in the process sen
sitivity list:
   a_msb, b_msb.
Entity <negative_detect> analyzed. Unit <negative_detect> generated.

Analyzing Entity <of_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj3/project3test2/OF_detect.vhd (Line 18). The following signals are missing in the process sensitivi
ty list:
   control.
Entity <of_detect> analyzed. Unit <of_detect> generated.

Analyzing Entity <one_bus> (Architecture <behavioral>).
Entity <one_bus> analyzed. Unit <one_bus> generated.

Analyzing Entity <zerobus> (Architecture <behavioral>).
Entity <zerobus> analyzed. Unit <zerobus> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj3/project3test2/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the pro
cess sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj3/project3test2/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the pro
cess sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj3/project3test2/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj3/project3test2/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj3/project3test2/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <zerobus>.
    Related source file is E:/proj3/project3test2/zeroBus.vhd.
Unit <zerobus> synthesized.


Synthesizing Unit <one_bus>.
    Related source file is E:/proj3/project3test2/one_bus.vhd.
Unit <one_bus> synthesized.


Synthesizing Unit <of_detect>.
    Related source file is E:/proj3/project3test2/OF_detect.vhd.
WARNING:Xst:647 - Input <b<14>> is never used.
WARNING:Xst:647 - Input <b<13>> is never used.
WARNING:Xst:647 - Input <b<12>> is never used.
WARNING:Xst:647 - Input <b<11>> is never used.
WARNING:Xst:647 - Input <b<10>> is never used.
WARNING:Xst:647 - Input <b<9>> is never used.
WARNING:Xst:647 - Input <b<8>> is never used.
WARNING:Xst:647 - Input <b<7>> is never used.
WARNING:Xst:647 - Input <b<6>> is never used.
WARNING:Xst:647 - Input <b<5>> is never used.
WARNING:Xst:647 - Input <b<4>> is never used.
WARNING:Xst:647 - Input <b<3>> is never used.
WARNING:Xst:647 - Input <b<2>> is never used.
WARNING:Xst:647 - Input <b<1>> is never used.
WARNING:Xst:647 - Input <b<0>> is never used.
WARNING:Xst:647 - Input <result<14>> is never used.
WARNING:Xst:647 - Input <result<13>> is never used.
WARNING:Xst:647 - Input <result<12>> is never used.
WARNING:Xst:647 - Input <result<11>> is never used.
WARNING:Xst:647 - Input <result<10>> is never used.
WARNING:Xst:647 - Input <result<9>> is never used.
WARNING:Xst:647 - Input <result<8>> is never used.
WARNING:Xst:647 - Input <result<7>> is never used.
WARNING:Xst:647 - Input <result<6>> is never used.
WARNING:Xst:647 - Input <result<5>> is never used.
WARNING:Xst:647 - Input <result<4>> is never used.
WARNING:Xst:647 - Input <result<3>> is never used.
WARNING:Xst:647 - Input <result<2>> is never used.
WARNING:Xst:647 - Input <result<1>> is never used.
WARNING:Xst:647 - Input <result<0>> is never used.
Unit <of_detect> synthesized.


Synthesizing Unit <negative_detect>.
    Related source file is E:/proj3/project3test2/negative_detect.vhd.
Unit <negative_detect> synthesized.


Synthesizing Unit <inv16_mxilinx>.
    Related source file is E:/proj3/project3test2/add.vhf.
Unit <inv16_mxilinx> synthesized.


Synthesizing Unit <adsu16_mxilinx>.
    Related source file is E:/proj3/project3test2/add.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <adsu16_mxilinx> synthesized.


Synthesizing Unit <d3_8e_mxilinx>.
    Related source file is E:/proj3/project3test2/regfile.vhf.
Unit <d3_8e_mxilinx> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj3/project3test2/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj3/project3test2/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj3/project3test2/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <zero_detect>.
    Related source file is E:/proj3/project3test2/zero_detect.vhd.
Unit <zero_detect> synthesized.


Synthesizing Unit <shift>.
    Related source file is E:/proj3/project3test2/shift.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<15>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<14>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<13>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<12>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<11>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<10>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<9>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<8>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<7>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<6>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<5>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<4>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<3>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<2>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<1>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<0>>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0009>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0011>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0013>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0015>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0017>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0019>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0021>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0023>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0025>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0027>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0029>.
WARNING:Xst:737 - Found 1-bit latch for signal <$n0030>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0001>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0003>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0005>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0007>.
    Summary:
	inferred  28 Latch(s).
	inferred   4 Multiplexer(s).
Unit <shift> synthesized.


Synthesizing Unit <of_enable>.
    Related source file is E:/proj3/project3test2/OF_enable.vhd.
Unit <of_enable> synthesized.


Synthesizing Unit <logical>.
    Related source file is E:/proj3/project3test2/logical.vhd.
WARNING:Xst:737 - Found 16-bit latch for signal <logicalout>.
    Summary:
	inferred  16 Latch(s).
Unit <logical> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is E:/proj3/project3test2/control_module.vhd.
WARNING:Xst:737 - Found 2-bit latch for signal <sel>.
    Summary:
	inferred   2 Latch(s).
Unit <control_unit> synthesized.


Synthesizing Unit <add>.
    Related source file is E:/proj3/project3test2/add.vhf.
WARNING:Xst:653 - Signal <xlxn_60<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<0>> is used but never assigned. Tied to value 0.
Unit <add> synthesized.


Synthesizing Unit <regfile>.
    Related source file is E:/proj3/project3test2/regfile.vhf.
Unit <regfile> synthesized.


Synthesizing Unit <obuf4_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <obuf4_mxilinx> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj3/project3test2/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <fd16ce_mxilinx>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <fd16ce_mxilinx> synthesized.


Synthesizing Unit <ctrlunit>.
    Related source file is E:/proj3/project3test2/ctrlunit.vhd.
    Found finite state machine <FSM_4> for signal <prest>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 50                                             |
    | Inputs             | 26                                             |
    | Outputs            | 93                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Found 16-bit adder for signal <$n0058> created at line 356.
    Found 16-bit adder for signal <$n1660> created at line 291.
    Found 16-bit adder for signal <$n1661> created at line 360.
    Found 16-bit subtractor for signal <$n1702>.
    Found 15-bit adder for signal <$n1706> created at line 451.
    Found 16-bit register for signal <regint>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   5 Adder/Subtracter(s).
Unit <ctrlunit> synthesized.


Synthesizing Unit <alu>.
    Related source file is E:/proj3/project3test2/alu.vhf.
WARNING:Xst:653 - Signal <xlxn_3<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<0>> is used but never assigned. Tied to value 0.
Unit <alu> synthesized.


Synthesizing Unit <project2>.
    Related source file is E:/proj3/project3test2/project2.vhf.
Unit <project2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 53
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 3
# Latches                          : 31
  8-bit latch                      : 1
  1-bit latch                      : 28
  16-bit latch                     : 1
  2-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 31
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 6
  19-bit adder                     : 1
  16-bit adder                     : 3
  16-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <adsu16_mxilinx> ...

Optimizing unit <inv16_mxilinx> ...

Optimizing unit <negative_detect> ...

Optimizing unit <of_detect> ...

Optimizing unit <add> ...

Optimizing unit <control_unit> ...

Optimizing unit <logical> ...

Optimizing unit <of_enable> ...

Optimizing unit <shift> ...

Optimizing unit <zero_detect> ...

Optimizing unit <alu> ...

Optimizing unit <d3_8e_mxilinx> ...

Optimizing unit <fd16ce_mxilinx> ...

Optimizing unit <regfile> ...

Optimizing unit <ctrlunit> ...

Optimizing unit <obuf4_mxilinx> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <project2> ...

Building and optimizing final netlist ...

Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite1 has been removed
Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_30_pctofpgainterface_fpgatosraminte
rface_doingwrite2 has been removed
WARNING:Xst:387 - The KEEP property attached to the net <c0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <pcwr_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_120> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_101> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_95> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_78> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxn_21_9> may hinder timing optimization.
   You may achieve better results by removing this property
=========================================================================
Final Results
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 55
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 3
  2-bit register                   : 2
# Multiplexers                     : 5
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 6
  19-bit adder                     : 1
  16-bit adder                     : 3
  16-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 1439
#      GND                         : 2
#      INV                         : 38
#      LUT1                        : 83
#      LUT2                        : 131
#      LUT2_L                      : 15
#      LUT3                        : 264
#      LUT3_D                      : 2
#      LUT4                        : 563
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      muxcy                       : 109
#      muxcy_d                     : 1
#      muxcy_l                     : 14
#      MUXF5                       : 96
#      MUXF6                       : 8
#      VCC                         : 1
#      xorcy                       : 109
# FlipFlops/Latches                : 345
#      FDC                         : 54
#      FDCE                        : 243
#      FDP                         : 6
#      LD                          : 42
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 56
#      IBUF                        : 11
#      IOBUF                       : 16
#      OBUF                        : 29
# Logical                          : 37
#      AND2                        : 8
#      AND4                        : 2
#      AND4b1                      : 3
#      AND4b2                      : 3
#      AND4b3                      : 1
#      OR2                         : 2
#      XOR2                        : 2
#      XOR3                        : 16
# Others                           : 21
#      buxmux16                    : 2
#      fmap                        : 16
#      mux2_16bits                 : 1
#      mux4_16bits_new             : 1
#      mux_four                    : 1
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_1_xlxi_10_I__n0001:O          | NONE(*)(xlxi_1_xlxi_10_Sel_1)| 2     |
xlxi_1_xlxi_17_I__n0150:O          | NONE(*)(xlxi_1_xlxi_17_shift_result_1)| 47    |
xlxi_1_xlxi_5_I__n0001:O           | NONE(*)(xlxi_1_xlxi_5_logicalout_14)| 32    |
clock                              | IBUF                   | 1     |
xlxi_30_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_30_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |

-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 21.887ns (Maximum Frequency: 45.689MHz)
   Minimum input arrival time before clock: 16.200ns
   Maximum output required time after clock: 35.700ns
   Maximum combinational path delay: 22.595ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               21.887ns (Levels of Logic = 7)
  Source:            xlxi_31_regint_2
  Destination:       xlxi_3_xlxi_72/i_q10
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: xlxi_31_regint_2 to xlxi_3_xlxi_72/i_q10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             19   1.065   2.790  xlxi_31_regint_2 (xlxi_31_regint_2)
    LUT4_D:I3->LO          1   0.573   0.100  xlxi_31_I_4_LUT_180 (N15898)
    LUT4:I3->O            22   0.573   2.970  xlxi_31_I_XXL_449 (xlxi_31_N448)
    LUT3_D:I2->O          19   0.573   2.790  xlxi_31_I_XXL_608 (xlxi_31_N450)
    LUT4:I2->O             4   0.573   1.440  xlxi_31_I_XXL_587 (xlxi_31_N2134)
    LUT4:I0->O            15   0.573   2.430  xlxi_31_I_regwren (N833)
     begin scope: 'xlxi_3_xlxi_7'
    AND4b2:I3->O           1   0.573   1.035  i_36_33 (d4)
     end scope: 'xlxi_3_xlxi_7'
    AND2:I0->O            16   0.573   2.520  xlxi_3_xlxi_82 (xlxi_3_wren4)
     begin scope: 'xlxi_3_xlxi_72'
    FDCE:CE                    0.736          i_q10
    ----------------------------------------
    Total                     21.887ns (5.812ns logic, 16.075ns route)
                                       (26.6% logic, 73.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              16.200ns (Levels of Logic = 6)
  Source:            xlxi_1_xlxi_2
  Destination:       xlxi_33/i_q5
  Destination Clock: clock rising

  Data Path: xlxi_1_xlxi_2 to xlxi_33/i_q5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    mux_four:o_0           6   0.000   1.665  xlxi_1_xlxi_2 (N971)
    LUT4:I0->O             1   0.573   1.035  xlxi_31_I_70_LUT_49 (xlxi_31_N1044)
    LUT4:I0->O            33   0.573   3.465  xlxi_31_I__n1703 (xlxi_31_N1076)
    LUT4:I1->O            26   0.573   3.150  xlxi_31_I_XXL_420 (xlxi_31_N1098)
    LUT3:I1->O             1   0.573   1.035  xlxi_31_I_121_LUT_76_SW0 (N15508)
    LUT4:I3->O             1   0.573   1.035  xlxi_31_I_120_LUT_15_SW1 (N15465)
    LUT4:I0->O             1   0.573   1.035  xlxi_31_I_pcwr_5 (pcwr_5)
     begin scope: 'xlxi_33'
    FDCE:D                     0.342          i_q5
    ----------------------------------------
    Total                     16.200ns (3.780ns logic, 12.420ns route)
                                       (23.3% logic, 76.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              35.700ns (Levels of Logic = 12)
  Source:            xlxi_31_regint_2
  Destination:       overflow
  Source Clock:      clock rising

  Data Path: xlxi_31_regint_2 to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             19   1.065   2.790  xlxi_31_regint_2 (xlxi_31_regint_2)
    LUT4_D:I3->LO          1   0.573   0.100  xlxi_31_I_4_LUT_180 (N15898)
    LUT4:I3->O            22   0.573   2.970  xlxi_31_I_XXL_449 (xlxi_31_N448)
    LUT3:I2->O            18   0.573   2.700  xlxi_31_I_XXL_608_1 (xlxi_31_I_XXL_608_1)
    LUT4:I3->O            16   0.573   2.520  xlxi_31_I_XXL_416 (xlxi_31_N555)
    LUT4:I3->O            77   0.573   5.445  xlxi_31_I_alub_0 (N950)
    LUT3:I0->O             8   0.573   1.845  xlxi_1_xlxi_17_I_XXL_107 (xlxi_1_xlxi_17_N201)
    LUT4:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_6_LUT_23 (xlxi_1_xlxi_17_N210)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_1_LUT_73 (xlxi_1_xlxi_17_N212)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_shifted_out (xlxi_1_shift_overflow)
    OR2:I0->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     35.700ns (12.155ns logic, 23.545ns route)
                                       (34.0% logic, 66.0% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Offset:              22.595ns (Levels of Logic = 8)
  Source:            xlxi_3_busbmux
  Destination:       overflow

  Data Path: xlxi_3_busbmux to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    buxmux16:o_0           3   0.000   1.332  xlxi_3_busbmux (N890)
    LUT4:I0->O            77   0.573   5.445  xlxi_31_I_alub_0 (N950)
    LUT3:I0->O             8   0.573   1.845  xlxi_1_xlxi_17_I_XXL_107 (xlxi_1_xlxi_17_N201)
    LUT4:I1->O             1   0.573   1.035  xlxi_1_xlxi_17_I_6_LUT_23 (xlxi_1_xlxi_17_N210)
    LUT4:I3->O             1   0.573   1.035  xlxi_1_xlxi_17_I_1_LUT_73 (xlxi_1_xlxi_17_N212)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_17_I_shifted_out (xlxi_1_shift_overflow)
    OR2:I0->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     22.595ns (8.798ns logic, 13.797ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
CPU : 76.83 / 76.86 s | Elapsed : 77.00 / 77.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj3/project3test2/_ngo -nt timestamp -p
xcv50-pq240-6 project2.ngc project2.ngd 

Reading NGO file "E:/proj3/project3test2/project2.ngc" ...
Reading component libraries for design expansion...
Launcher: "mux2_16bits.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux2_16bits.ngo"...
Launcher: "mux4_16bits_new.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux4_16bits_new.ngo"...
Launcher: "buxmux16.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\buxmux16.ngo"...
Launcher: "mux_four.ngo" is up to date.
Loading design module "e:\proj3\project3test2\_ngo\mux_four.ngo"...

Annotating constraints to design from file "project2.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'clk' has non-clock connections
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_15_xlxi_23/ofl' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_7/d0' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "project2.ngd" ...

Writing NGDBUILD log file "project2.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file project2.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "project2.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    7
   Number of Slices:                763 out of    768   99%
   Number of Slices containing
      unrelated logic:                0 out of    763    0%
   Total Number Slice Registers:    344 out of  1,536   22%
      Number used as Flip Flops:                  302
      Number used as Latches:                      42
   Total Number 4 input LUTs:     1,231 out of  1,536   80%
      Number used as LUTs:                      1,195
      Number used as a route-thru:                 36
   Number of bonded IOBs:            55 out of    166   33%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  11,250
Additional JTAG gate count for IOBs:  2,688

Mapping completed.
See MAP report file "project2.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: project2.pcf

Loading design for application par from file par_temp.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            55 out of 166    33%
      Number of LOCed External IOBs   55 out of 55    100%

   Number of SLICEs                  763 out of 768    99%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ...........................................
Placer score = 160975
Placement pass 2 ................................
Placer score = 151100
Optimizing ... 
Placer score = 128320
All IOBs have been constrained to specific sites.
Placer completed in real time: 3 secs 

Dumping design to file project2.ncd.

Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 4 secs 

0 connection(s) routed; 5126 unrouted active, 8 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 5 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
5134 successful; 0 unrouted; (0) REAL time: 7 secs 
Constraints are met. 
Total REAL time: 7 secs 
Total CPU  time: 6 secs 
End of route.  5134 routed (100.00%); 0 unrouted.
No errors found. 
WARNING:Route:49 - The signal "xlxi_1_xlxi_15_xlxi_23/co_dummy" has no loads so
   was not routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion: 6 secs 

Generating PAR statistics.
Dumping design to file project2.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 7 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp project2'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl project2'


Creating TCL Process
Starting: 'bitgen -f project2.ut project2.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file project2.ncd.
   "project2" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file project2.pcf.

Fri Aug 06 10:45:04 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_5_N107 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_17_N105
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_30_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_10_N25 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_1_xlxi_15_xlxi_23/co_dummy has no load.
DRC detected 0 errors and 5 warnings.
Creating bit map...
Saving bit stream in "project2.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f project2.ut project2.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ctrlunit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    ctrlunit.vhd
Scanning    ctrlunit.vhd
Writing ctrlunit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @ctrlunit.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    ctrlunit.vhd
Scanning    ctrlunit.vhd
Writing ctrlunit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit ctrlunit...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj3\project3test2\ctrlunit.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_ctrlunit_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex ctrlunit.spl ctrlunit.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex project2.sch project2.jhd'


Done: completed successfully.

