#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 31 14:23:46 2023
# Process ID: 20264
# Current directory: C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11508 C:\Users\mauro\Desktop\jstk2_interface_template.xpr\jstk2_interface\jstk2_interface.xpr
# Log file: C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/vivado.log
# Journal file: C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.xpr
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_project managed_ip_project C:/Users/mauro/Desktop/jstk2_interface_template.xpr/managed_ip_project -part xc7a35tcpg236-1 -ip
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property target_simulator XSim [current_project]
close_project
set_property  ip_repo_paths  C:/Users/mauro/Desktop/jstk2_interface_template.xpr/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:AXI4Stream_UART:1.1 AXI4Stream_UART_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property location {2 414 122} [get_bd_cells axi_quad_spi_0]
delete_bd_objs [get_bd_cells axi_quad_spi_0]
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:axi4stream_spi_master:1.0 axi4stream_spi_master_0
endgroup
set_property location {2 363 106} [get_bd_cells axi4stream_spi_master_0]
set_property -dict [list CONFIG.c_sclkfreq {5000}] [get_bd_cells axi4stream_spi_master_0]
save_bd_design
set_property location {1 417 304} [get_bd_cells axi4stream_spi_master_0]
