<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Apr 11 14:48:23 2018


Command Line:  synthesis -f yardice2_rev2_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-4000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = yard_ice.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/devel/yard-ice/fpga/lattice/rev2 (searchpath added)
-p C:/devel/yard-ice/fpga/lattice (searchpath added)
VHDL library = work
VHDL design file = C:/devel/yard-ice/src/fpga/counter.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/cram_adaptor.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/dpram.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/jtag_clk_scaler.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/jtag_cmem.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/jtag_counter.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/jtag_desc_ram.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/jtag_enh_ckgen.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/jtag_enh_ecu.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/jtag_enh_io.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/jtag_enh_rx.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/jtag_enh_shift_ctrl.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/jtag_enh_shifter.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/jtag_enh_tx.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/jtag_io_dpram.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/jtag_led_drv.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/jtag_reg.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/sram.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/syncfifo.vhdl
VHDL design file = C:/devel/yard-ice/src/fpga/yard_ice.vhdl
NGD file = yardice2_rev2.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/devel/yard-ice/fpga/lattice/rev2". VHDL-1504
Analyzing VHDL file c:/devel/yard-ice/src/fpga/counter.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/counter.vhdl(30): analyzing entity counter. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/counter.vhdl(59): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/syncfifo.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/syncfifo.vhdl(31): analyzing entity syncfifo. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/syncfifo.vhdl(53): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/cram_adaptor.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/cram_adaptor.vhdl(35): analyzing entity cram_adaptor. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/cram_adaptor.vhdl(74): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/dpram.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/dpram.vhdl(30): analyzing entity dpram. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/dpram.vhdl(50): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/jtag_clk_scaler.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_clk_scaler.vhdl(31): analyzing entity jtag_clk_scaler. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_clk_scaler.vhdl(51): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/jtag_counter.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_counter.vhdl(30): analyzing entity jtag_counter. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_counter.vhdl(59): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/jtag_cmem.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_cmem.vhdl(33): analyzing entity jtag_cram16. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_cmem.vhdl(57): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/jtag_desc_ram.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_desc_ram.vhdl(6): analyzing entity jtag_desc_ram. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_desc_ram.vhdl(27): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/jtag_enh_ckgen.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_enh_ckgen.vhdl(30): analyzing entity jtag_enh_ckgen. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_enh_ckgen.vhdl(61): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/jtag_enh_ecu.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_enh_ecu.vhdl(69): analyzing entity jtag_enh_ecu. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_enh_ecu.vhdl(125): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/jtag_enh_io.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_enh_io.vhdl(30): analyzing entity jtag_enh_io. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_enh_io.vhdl(59): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/jtag_enh_rx.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_enh_rx.vhdl(31): analyzing entity jtag_enh_rx. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_enh_rx.vhdl(86): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/jtag_enh_shift_ctrl.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_enh_shift_ctrl.vhdl(31): analyzing entity jtag_enh_shift_ctrl. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_enh_shift_ctrl.vhdl(72): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/jtag_enh_tx.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_enh_tx.vhdl(31): analyzing entity jtag_enh_tx. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_enh_tx.vhdl(70): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/jtag_enh_shifter.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_enh_shifter.vhdl(35): analyzing entity jtag_enh_shifter. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_enh_shifter.vhdl(130): analyzing architecture structure. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/jtag_io_dpram.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_io_dpram.vhdl(30): analyzing entity jtag_io_dpram. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_io_dpram.vhdl(50): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/jtag_led_drv.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_led_drv.vhdl(31): analyzing entity jtag_led_drv. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_led_drv.vhdl(56): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/jtag_reg.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_reg.vhdl(30): analyzing entity jtag_reg. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/jtag_reg.vhdl(59): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/sram.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/sram.vhdl(30): analyzing entity sram. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/sram.vhdl(46): analyzing architecture rtl. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/devel/yard-ice/src/fpga/yard_ice.vhdl. VHDL-1481
INFO - synthesis: c:/devel/yard-ice/src/fpga/yard_ice.vhdl(33): analyzing entity yard_ice. VHDL-1012
INFO - synthesis: c:/devel/yard-ice/src/fpga/yard_ice.vhdl(75): analyzing architecture structure. VHDL-1010
unit yard_ice is not yet analyzed. VHDL-1485
WARNING - synthesis: c:/devel/yard-ice/src/fpga/syncfifo.vhdl(78): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: c:/devel/yard-ice/src/fpga/syncfifo.vhdl(84): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
unit yard_ice is not yet analyzed. VHDL-1485
c:/devel/yard-ice/src/fpga/yard_ice.vhdl(33): executing yard_ice(structure)

WARNING - synthesis: c:/devel/yard-ice/src/fpga/yard_ice.vhdl(73): replacing existing netlist yard_ice(structure). VHDL-1205
Top module name (VHDL): yard_ice
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = yard_ice.
WARNING - synthesis: I/O Port clk_aux 's net has no driver and is unused.
Constant propagated thru Write Port :\ptr_mem/clk_write_port_12.

Constant propagated thru Write Port :\rx_mem/clk_write_port_12.

Constant propagated thru Write Port :\tx_mem/clk_write_port_12.

Constant propagated thru Write Port :\aux_mem/clk_write_port_12.

INFO - synthesis: Extracted state machine for register '\cram_bus/s_cram_st' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\shifter/rx/s_op_fifo.head' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\cram_bus/reg_wr_fifo/s_sel_out' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000




WARNING - synthesis: Bit 11 of Register \mem_wr_addr/s_reg is stuck at Zero
WARNING - synthesis: Bit 11 of Register \mem_rd_addr/s_reg is stuck at Zero
######## Pruned 1 high address bits on RAM Instance : \desc_mem/io_clk_I_0_22 on net : \desc_mem/ram_lo

######## Pruned 1 high address bits on RAM Instance : \desc_mem/addr_7__I_0_21 on net : \desc_mem/ram_lo

######## Pruned 1 high address bits on RAM Instance : \desc_mem/io_clk_I_0 on net : \desc_mem/ram_hi

######## Pruned 1 high address bits on RAM Instance : \desc_mem/addr_7__I_0 on net : \desc_mem/ram_hi

######## Found 6 RTL RAMs in the design.
######## Mapping RTL RAM \rx_mem/mem to 2 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \tx_mem/mem to 2 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n2537 to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n2538 to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \ptr_mem/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \aux_mem/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: I/O Port clk_aux 's net has no driver and is unused.
Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cram_bus/s_reg_rd_data_i6


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i0


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i1


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i2


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i3


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i4


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i5


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i7


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i8


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i9


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i10


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i11


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i12


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i13


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i14


Optimized async. reset : s_cfg[6] on data cone feeding flop : 


 \cfg_r/s_reg_i15


GSR instance connected to net n1754.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in yard_ice_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'clk_aux' has no load.
WARNING - synthesis: input pad net 'clk_aux' has no legal load.
WARNING - synthesis: DRC complete with 2 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file yardice2_rev2.ngd.

################### Begin Area Report (yard_ice)######################
Number of register bits => 749 of 4665 (16 % )
BB => 16
CCU2D => 84
DP8KC => 1
FD1P3AX => 392
FD1P3AY => 6
FD1P3IX => 64
FD1P3JX => 9
FD1S3AX => 240
FD1S3AY => 16
FD1S3BX => 1
FD1S3DX => 4
FD1S3IX => 15
FD1S3JX => 2
GSR => 1
IB => 9
L6MUX21 => 11
LUT4 => 822
OB => 9
OBZ => 1
PDPW8KC => 7
PFUMX => 149
ROM256X1A => 3
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : mclk_c, loads : 602
  Net : fsmc_clk_c, loads : 162
  Net : shifter/ckgen/mclk_c_enable_115, loads : 4
Clock Enable Nets
Number of Clock Enables: 63
Top 10 highest fanout Clock Enables:
  Net : shifter/ckgen/mclk_c_enable_261, loads : 31
  Net : shifter/rx/fifo_get, loads : 28
  Net : shifter/exec_ctrl/busy_N_1509, loads : 26
  Net : cram_bus/reg_wr_fifo/fsmc_clk_c_enable_82, loads : 20
  Net : cram_bus/reg_wr_fifo/fsmc_clk_c_enable_67, loads : 20
  Net : cram_bus/reg_wr_fifo/fsmc_clk_c_enable_52, loads : 20
  Net : cram_bus/reg_wr_fifo/fsmc_clk_c_enable_37, loads : 20
  Net : shifter/ckgen/mclk_c_enable_135, loads : 16
  Net : shifter/ckgen/mclk_c_enable_159, loads : 16
  Net : shifter/exec_ctrl/mclk_c_enable_114, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cram_bus/addr_r/q_15__N_82, loads : 83
  Net : shifter/rx/s_op_fifo.tail_0, loads : 53
  Net : cram_bus/addr_r/q_15__N_80, loads : 46
  Net : cram_bus/addr_r/q_15__N_78, loads : 46
  Net : shifter/exec_ctrl/s_status_2, loads : 36
  Net : shifter/shift_ctrl/mclk_c_enable_118, loads : 36
  Net : shifter/shift_ctrl/mclk_c_enable_204, loads : 36
  Net : shifter/exec_ctrl/s_status_3, loads : 35
  Net : shifter/exec_ctrl/s_status_1, loads : 35
  Net : cram_bus/addr_r/q_15__N_76, loads : 34
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets                          |             |             |
\shifter/mclk_c_enable_115]             |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets fsmc_clk_c]              |  200.000 MHz|   93.171 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets mclk_c]                  |  200.000 MHz|   52.662 MHz|    15 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 103.887  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.371  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
