

================================================================
== Vivado HLS Report for 'shuffle_48_p'
================================================================
* Date:           Thu Dec 13 17:50:48 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  21313|  21313|  21313|  21313|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  21312|  21312|       222|          -|          -|    96|    no    |
        | + Loop 1.1      |    220|    220|        22|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |     20|     20|         2|          -|          -|    10|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     400|    178|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        -|      -|      96|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     496|    253|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_17_fu_142_p2      |     +    |      0|  26|  12|           1|           7|
    |h_17_fu_224_p2       |     +    |      0|  17|   9|           4|           1|
    |tmp_230_fu_182_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_233_fu_212_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_234_fu_238_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_235_fu_267_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_236_fu_273_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_237_fu_302_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_238_fu_328_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_239_fu_339_p2    |     +    |      0|  50|  20|          15|          15|
    |w_17_fu_314_p2       |     +    |      0|  17|   9|           4|           1|
    |exitcond1_fu_218_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond2_fu_136_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_308_p2   |   icmp   |      0|   0|   2|           4|           4|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 400| 178|         124|         124|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  33|          6|    1|          6|
    |co_reg_87                 |   9|          2|    7|         14|
    |h_reg_98                  |   9|          2|    4|          8|
    |storemerge_phi_fu_123_p4  |  15|          3|   32|         96|
    |w_reg_109                 |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  75|         15|   48|        132|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   5|   0|    5|          0|
    |co_17_reg_356        |   7|   0|    7|          0|
    |co_reg_87            |   7|   0|    7|          0|
    |h_17_reg_374         |   4|   0|    4|          0|
    |h_reg_98             |   4|   0|    4|          0|
    |output_addr_reg_402  |  14|   0|   14|          0|
    |tmp_230_reg_361      |   9|   0|   10|          1|
    |tmp_233_reg_366      |  10|   0|   11|          1|
    |tmp_235_reg_379      |  13|   0|   14|          1|
    |tmp_237_reg_384      |  14|   0|   15|          1|
    |tmp_90_reg_349       |   1|   0|    1|          0|
    |w_17_reg_392         |   4|   0|    4|          0|
    |w_reg_109            |   4|   0|    4|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  96|   0|  100|          4|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |    shuffle_48_p    | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |    shuffle_48_p    | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |    shuffle_48_p    | return value |
|ap_done                      | out |    1| ap_ctrl_hs |    shuffle_48_p    | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |    shuffle_48_p    | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |    shuffle_48_p    | return value |
|left_r_address0              | out |   13|  ap_memory |       left_r       |     array    |
|left_r_ce0                   | out |    1|  ap_memory |       left_r       |     array    |
|left_r_q0                    |  in |   32|  ap_memory |       left_r       |     array    |
|output_r_address0            | out |   14|  ap_memory |      output_r      |     array    |
|output_r_ce0                 | out |    1|  ap_memory |      output_r      |     array    |
|output_r_we0                 | out |    1|  ap_memory |      output_r      |     array    |
|output_r_d0                  | out |   32|  ap_memory |      output_r      |     array    |
|buffer1_1_48_8x8_p_address0  | out |   13|  ap_memory | buffer1_1_48_8x8_p |     array    |
|buffer1_1_48_8x8_p_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p |     array    |
|buffer1_1_48_8x8_p_q0        |  in |   32|  ap_memory | buffer1_1_48_8x8_p |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_6 (4)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:534
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (6)  [1/1] 0.00ns
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_17, %.loopexit.loopexit ]

ST_2: tmp_90 (7)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:534
.loopexit:1  %tmp_90 = trunc i7 %co to i1

ST_2: exitcond2 (8)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:534
.loopexit:2  %exitcond2 = icmp eq i7 %co, -32

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_17 (10)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:534
.loopexit:4  %co_17 = add i7 1, %co

ST_2: StgValue_12 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:534
.loopexit:5  br i1 %exitcond2, label %5, label %.preheader3.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:534
.preheader3.preheader:0  %tmp = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %co, i32 1, i32 6)

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:534
.preheader3.preheader:1  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp, i3 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:534
.preheader3.preheader:2  %p_shl2_cast = zext i9 %tmp_s to i10

ST_2: tmp_229 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:534
.preheader3.preheader:3  %tmp_229 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp, i1 false)

ST_2: p_shl3_cast (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader3.preheader:4  %p_shl3_cast = zext i7 %tmp_229 to i10

ST_2: tmp_230 (18)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader3.preheader:5  %tmp_230 = add i10 %p_shl3_cast, %p_shl2_cast

ST_2: tmp_231 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:534
.preheader3.preheader:6  %tmp_231 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:534
.preheader3.preheader:7  %p_shl_cast = zext i10 %tmp_231 to i11

ST_2: tmp_232 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:534
.preheader3.preheader:8  %tmp_232 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl1_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader3.preheader:9  %p_shl1_cast = zext i8 %tmp_232 to i11

ST_2: tmp_233 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader3.preheader:10  %tmp_233 = add i11 %p_shl1_cast, %p_shl_cast

ST_2: StgValue_24 (24)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:535
.preheader3.preheader:11  br label %.preheader3

ST_2: StgValue_25 (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:542
:0  ret void


 <State 3>: 4.67ns
ST_3: h (26)  [1/1] 0.00ns
.preheader3:0  %h = phi i4 [ 0, %.preheader3.preheader ], [ %h_17, %.preheader3.loopexit ]

ST_3: exitcond1 (27)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:535
.preheader3:1  %exitcond1 = icmp eq i4 %h, -6

ST_3: empty_65 (28)  [1/1] 0.00ns
.preheader3:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_3: h_17 (29)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:535
.preheader3:3  %h_17 = add i4 %h, 1

ST_3: StgValue_30 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:535
.preheader3:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast9 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader.preheader:0  %tmp_cast9 = zext i4 %h to i11

ST_3: tmp_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader.preheader:1  %tmp_cast = zext i4 %h to i10

ST_3: tmp_234 (34)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader.preheader:2  %tmp_234 = add i10 %tmp_cast, %tmp_230

ST_3: tmp_91 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader.preheader:3  %tmp_91 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_234, i3 0)

ST_3: p_shl6_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader.preheader:4  %p_shl6_cast = zext i13 %tmp_91 to i14

ST_3: tmp_92 (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader.preheader:5  %tmp_92 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_234, i1 false)

ST_3: p_shl7_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader.preheader:6  %p_shl7_cast = zext i11 %tmp_92 to i14

ST_3: tmp_235 (39)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader.preheader:7  %tmp_235 = add i14 %p_shl6_cast, %p_shl7_cast

ST_3: tmp_236 (40)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader.preheader:8  %tmp_236 = add i11 %tmp_cast9, %tmp_233

ST_3: tmp_93 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader.preheader:9  %tmp_93 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_236, i3 0)

ST_3: p_shl4_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader.preheader:10  %p_shl4_cast = zext i14 %tmp_93 to i15

ST_3: tmp_94 (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader.preheader:11  %tmp_94 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_236, i1 false)

ST_3: p_shl5_cast (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader.preheader:12  %p_shl5_cast = zext i12 %tmp_94 to i15

ST_3: tmp_237 (45)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:537
.preheader.preheader:13  %tmp_237 = add i15 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_45 (46)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:536
.preheader.preheader:14  br label %.preheader

ST_3: StgValue_46 (77)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.60ns
ST_4: w (48)  [1/1] 0.00ns
.preheader:0  %w = phi i4 [ %w_17, %4 ], [ 0, %.preheader.preheader ]

ST_4: exitcond (49)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:536
.preheader:1  %exitcond = icmp eq i4 %w, -6

ST_4: empty_66 (50)  [1/1] 0.00ns
.preheader:2  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_4: w_17 (51)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:536
.preheader:3  %w_17 = add i4 %w, 1

ST_4: StgValue_51 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:536
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %1

ST_4: tmp_77_cast8 (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
:0  %tmp_77_cast8 = zext i4 %w to i15

ST_4: tmp_77_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
:1  %tmp_77_cast = zext i4 %w to i14

ST_4: tmp_238 (56)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:537
:2  %tmp_238 = add i14 %tmp_235, %tmp_77_cast

ST_4: tmp_337_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
:3  %tmp_337_cast = zext i14 %tmp_238 to i64

ST_4: left_addr (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
:4  %left_addr = getelementptr [4800 x float]* %left_r, i64 0, i64 %tmp_337_cast

ST_4: tmp_239 (59)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:537
:5  %tmp_239 = add i15 %tmp_237, %tmp_77_cast8

ST_4: tmp_338_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
:6  %tmp_338_cast = zext i15 %tmp_239 to i64

ST_4: output_addr (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
:7  %output_addr = getelementptr [9600 x float]* %output_r, i64 0, i64 %tmp_338_cast

ST_4: buffer1_1_48_8x8_p_a (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:538
:8  %buffer1_1_48_8x8_p_a = getelementptr [4800 x float]* @buffer1_1_48_8x8_p, i64 0, i64 %tmp_337_cast

ST_4: StgValue_61 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
:9  br i1 %tmp_90, label %3, label %2

ST_4: left_load (65)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:537
:0  %left_load = load float* %left_addr, align 4

ST_4: buffer1_1_48_8x8_p_l (68)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:538
:0  %buffer1_1_48_8x8_p_l = load float* %buffer1_1_48_8x8_p_a, align 4

ST_4: StgValue_64 (75)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 5>: 8.10ns
ST_5: left_load (65)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:537
:0  %left_load = load float* %left_addr, align 4

ST_5: StgValue_66 (66)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:537
:1  br label %4

ST_5: buffer1_1_48_8x8_p_l (68)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:538
:0  %buffer1_1_48_8x8_p_l = load float* %buffer1_1_48_8x8_p_a, align 4

ST_5: StgValue_68 (69)  [1/1] 1.59ns
:1  br label %4

ST_5: storemerge (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:537
:0  %storemerge = phi float [ %left_load, %2 ], [ %buffer1_1_48_8x8_p_l, %3 ]

ST_5: StgValue_70 (72)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:538
:1  store float %storemerge, float* %output_addr, align 4

ST_5: StgValue_71 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:536
:2  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ left_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6           (br               ) [ 011111]
co                   (phi              ) [ 001000]
tmp_90               (trunc            ) [ 000111]
exitcond2            (icmp             ) [ 001111]
empty                (speclooptripcount) [ 000000]
co_17                (add              ) [ 011111]
StgValue_12          (br               ) [ 000000]
tmp                  (partselect       ) [ 000000]
tmp_s                (bitconcatenate   ) [ 000000]
p_shl2_cast          (zext             ) [ 000000]
tmp_229              (bitconcatenate   ) [ 000000]
p_shl3_cast          (zext             ) [ 000000]
tmp_230              (add              ) [ 000111]
tmp_231              (bitconcatenate   ) [ 000000]
p_shl_cast           (zext             ) [ 000000]
tmp_232              (bitconcatenate   ) [ 000000]
p_shl1_cast          (zext             ) [ 000000]
tmp_233              (add              ) [ 000111]
StgValue_24          (br               ) [ 001111]
StgValue_25          (ret              ) [ 000000]
h                    (phi              ) [ 000100]
exitcond1            (icmp             ) [ 001111]
empty_65             (speclooptripcount) [ 000000]
h_17                 (add              ) [ 001111]
StgValue_30          (br               ) [ 000000]
tmp_cast9            (zext             ) [ 000000]
tmp_cast             (zext             ) [ 000000]
tmp_234              (add              ) [ 000000]
tmp_91               (bitconcatenate   ) [ 000000]
p_shl6_cast          (zext             ) [ 000000]
tmp_92               (bitconcatenate   ) [ 000000]
p_shl7_cast          (zext             ) [ 000000]
tmp_235              (add              ) [ 000011]
tmp_236              (add              ) [ 000000]
tmp_93               (bitconcatenate   ) [ 000000]
p_shl4_cast          (zext             ) [ 000000]
tmp_94               (bitconcatenate   ) [ 000000]
p_shl5_cast          (zext             ) [ 000000]
tmp_237              (add              ) [ 000011]
StgValue_45          (br               ) [ 001111]
StgValue_46          (br               ) [ 011111]
w                    (phi              ) [ 000010]
exitcond             (icmp             ) [ 001111]
empty_66             (speclooptripcount) [ 000000]
w_17                 (add              ) [ 001111]
StgValue_51          (br               ) [ 000000]
tmp_77_cast8         (zext             ) [ 000000]
tmp_77_cast          (zext             ) [ 000000]
tmp_238              (add              ) [ 000000]
tmp_337_cast         (zext             ) [ 000000]
left_addr            (getelementptr    ) [ 000001]
tmp_239              (add              ) [ 000000]
tmp_338_cast         (zext             ) [ 000000]
output_addr          (getelementptr    ) [ 000001]
buffer1_1_48_8x8_p_a (getelementptr    ) [ 000001]
StgValue_61          (br               ) [ 000000]
StgValue_64          (br               ) [ 001111]
left_load            (load             ) [ 000000]
StgValue_66          (br               ) [ 000000]
buffer1_1_48_8x8_p_l (load             ) [ 000000]
StgValue_68          (br               ) [ 000000]
storemerge           (phi              ) [ 000000]
StgValue_70          (store            ) [ 000000]
StgValue_71          (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="left_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer1_1_48_8x8_p">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="left_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="14" slack="0"/>
<pin id="56" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_addr/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="output_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="15" slack="0"/>
<pin id="63" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buffer1_1_48_8x8_p_a_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="14" slack="0"/>
<pin id="70" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_a/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="13" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_load/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="13" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_l/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="StgValue_70_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="1"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/5 "/>
</bind>
</comp>

<comp id="87" class="1005" name="co_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="1"/>
<pin id="89" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="co_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="7" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="h_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="1"/>
<pin id="100" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="h_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="w_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="1"/>
<pin id="111" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="w_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="120" class="1005" name="storemerge_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="storemerge_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="32" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_90_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_90/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="exitcond2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="7" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="co_17_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_17/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="4" slack="0"/>
<pin id="153" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="0" index="1" bw="6" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_shl2_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_229_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_229/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_shl3_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_230_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="9" slack="0"/>
<pin id="185" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_230/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_231_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_231/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_shl_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_232_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_232/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_shl1_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_233_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="10" slack="0"/>
<pin id="215" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_233/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="exitcond1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="h_17_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_17/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_cast9_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast9/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_234_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="10" slack="1"/>
<pin id="241" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_234/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_91_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_91/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_shl6_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="13" slack="0"/>
<pin id="253" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_92_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="10" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_92/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_shl7_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_235_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="13" slack="0"/>
<pin id="269" dir="0" index="1" bw="11" slack="0"/>
<pin id="270" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_235/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_236_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="11" slack="1"/>
<pin id="276" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_236/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_93_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="14" slack="0"/>
<pin id="280" dir="0" index="1" bw="11" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_93/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_shl4_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="14" slack="0"/>
<pin id="288" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_94_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="0" index="1" bw="11" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_94/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_shl5_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_237_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="14" slack="0"/>
<pin id="304" dir="0" index="1" bw="12" slack="0"/>
<pin id="305" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_237/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="exitcond_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="w_17_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_17/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_77_cast8_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77_cast8/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_77_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77_cast/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_238_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="1"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_238/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_337_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="14" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_337_cast/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_239_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="15" slack="1"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_239/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_338_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="15" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_338_cast/4 "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_90_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="2"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="356" class="1005" name="co_17_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_17 "/>
</bind>
</comp>

<comp id="361" class="1005" name="tmp_230_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="1"/>
<pin id="363" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_230 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_233_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="1"/>
<pin id="368" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_233 "/>
</bind>
</comp>

<comp id="374" class="1005" name="h_17_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h_17 "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_235_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="14" slack="1"/>
<pin id="381" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_235 "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_237_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="15" slack="1"/>
<pin id="386" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_237 "/>
</bind>
</comp>

<comp id="392" class="1005" name="w_17_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w_17 "/>
</bind>
</comp>

<comp id="397" class="1005" name="left_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="13" slack="1"/>
<pin id="399" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="left_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="output_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="14" slack="1"/>
<pin id="404" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="buffer1_1_48_8x8_p_a_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="13" slack="1"/>
<pin id="409" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_a "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="50" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="50" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="50" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="52" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="66" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="129"><net_src comp="73" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="78" pin="2"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="123" pin="4"/><net_sink comp="83" pin=1"/></net>

<net id="135"><net_src comp="91" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="91" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="91" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="91" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="148" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="148" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="166" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="91" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="91" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="196" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="102" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="102" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="102" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="102" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="44" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="238" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="251" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="230" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="273" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="286" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="113" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="113" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="113" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="113" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="328" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="343"><net_src comp="320" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="339" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="352"><net_src comp="132" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="142" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="364"><net_src comp="182" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="369"><net_src comp="212" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="377"><net_src comp="224" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="382"><net_src comp="267" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="387"><net_src comp="302" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="395"><net_src comp="314" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="400"><net_src comp="52" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="405"><net_src comp="59" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="410"><net_src comp="66" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: left_r | {}
	Port: output_r | {5 }
	Port: buffer1_1_48_8x8_p | {}
 - Input state : 
	Port: shuffle_48_p : left_r | {4 5 }
	Port: shuffle_48_p : output_r | {}
	Port: shuffle_48_p : buffer1_1_48_8x8_p | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp_90 : 1
		exitcond2 : 1
		co_17 : 1
		StgValue_12 : 2
		tmp : 1
		tmp_s : 2
		p_shl2_cast : 3
		tmp_229 : 2
		p_shl3_cast : 3
		tmp_230 : 4
		tmp_231 : 1
		p_shl_cast : 2
		tmp_232 : 1
		p_shl1_cast : 2
		tmp_233 : 3
	State 3
		exitcond1 : 1
		h_17 : 1
		StgValue_30 : 2
		tmp_cast9 : 1
		tmp_cast : 1
		tmp_234 : 2
		tmp_91 : 3
		p_shl6_cast : 4
		tmp_92 : 3
		p_shl7_cast : 4
		tmp_235 : 5
		tmp_236 : 2
		tmp_93 : 3
		p_shl4_cast : 4
		tmp_94 : 3
		p_shl5_cast : 4
		tmp_237 : 5
	State 4
		exitcond : 1
		w_17 : 1
		StgValue_51 : 2
		tmp_77_cast8 : 1
		tmp_77_cast : 1
		tmp_238 : 2
		tmp_337_cast : 3
		left_addr : 4
		tmp_239 : 2
		tmp_338_cast : 3
		output_addr : 4
		buffer1_1_48_8x8_p_a : 4
		left_load : 5
		buffer1_1_48_8x8_p_l : 5
	State 5
		storemerge : 1
		StgValue_70 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |     co_17_fu_142    |    26   |    12   |
|          |    tmp_230_fu_182   |    32   |    14   |
|          |    tmp_233_fu_212   |    35   |    15   |
|          |     h_17_fu_224     |    17   |    9    |
|          |    tmp_234_fu_238   |    35   |    15   |
|    add   |    tmp_235_fu_267   |    44   |    18   |
|          |    tmp_236_fu_273   |    38   |    16   |
|          |    tmp_237_fu_302   |    47   |    19   |
|          |     w_17_fu_314     |    17   |    9    |
|          |    tmp_238_fu_328   |    47   |    19   |
|          |    tmp_239_fu_339   |    50   |    20   |
|----------|---------------------|---------|---------|
|          |   exitcond2_fu_136  |    0    |    4    |
|   icmp   |   exitcond1_fu_218  |    0    |    2    |
|          |   exitcond_fu_308   |    0    |    2    |
|----------|---------------------|---------|---------|
|   trunc  |    tmp_90_fu_132    |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|      tmp_fu_148     |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_s_fu_158    |    0    |    0    |
|          |    tmp_229_fu_170   |    0    |    0    |
|          |    tmp_231_fu_188   |    0    |    0    |
|bitconcatenate|    tmp_232_fu_200   |    0    |    0    |
|          |    tmp_91_fu_243    |    0    |    0    |
|          |    tmp_92_fu_255    |    0    |    0    |
|          |    tmp_93_fu_278    |    0    |    0    |
|          |    tmp_94_fu_290    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  p_shl2_cast_fu_166 |    0    |    0    |
|          |  p_shl3_cast_fu_178 |    0    |    0    |
|          |  p_shl_cast_fu_196  |    0    |    0    |
|          |  p_shl1_cast_fu_208 |    0    |    0    |
|          |   tmp_cast9_fu_230  |    0    |    0    |
|          |   tmp_cast_fu_234   |    0    |    0    |
|   zext   |  p_shl6_cast_fu_251 |    0    |    0    |
|          |  p_shl7_cast_fu_263 |    0    |    0    |
|          |  p_shl4_cast_fu_286 |    0    |    0    |
|          |  p_shl5_cast_fu_298 |    0    |    0    |
|          | tmp_77_cast8_fu_320 |    0    |    0    |
|          |  tmp_77_cast_fu_324 |    0    |    0    |
|          | tmp_337_cast_fu_333 |    0    |    0    |
|          | tmp_338_cast_fu_344 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |   388   |   174   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|buffer1_1_48_8x8_p_a_reg_407|   13   |
|        co_17_reg_356       |    7   |
|          co_reg_87         |    7   |
|        h_17_reg_374        |    4   |
|          h_reg_98          |    4   |
|      left_addr_reg_397     |   13   |
|     output_addr_reg_402    |   14   |
|     storemerge_reg_120     |   32   |
|       tmp_230_reg_361      |   10   |
|       tmp_233_reg_366      |   11   |
|       tmp_235_reg_379      |   14   |
|       tmp_237_reg_384      |   15   |
|       tmp_90_reg_349       |    1   |
|        w_17_reg_392        |    4   |
|          w_reg_109         |    4   |
+----------------------------+--------+
|            Total           |   153  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_78 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   52   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   388  |   174  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   153  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   541  |   192  |
+-----------+--------+--------+--------+
