
26 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 158       RAM1  0        2   0              -1   -1   3   0   21
 165        MWR  0        1   0              -1   -1   1   0   21
 164        MRD  0        1   0              -1   -1   1   0   21
 163        RTC  0        3   0              -1   -1   1   0   21
 162       VIA2  0        3   0              -1   -1   1   0   21
 161       VIA1  0        0   0              -1   -1   1   0   21
 160      DUART  0        0   0              -1   -1   1   0   21
 159       RAM2  0        0   0              -1   -1   1   0   21
 157        ROM  0        2   0              -1   -1   1   0   21
  10        CLK  1   -1  -1   1     1        10   -1
 155         D3  1   -1  -1   3  0     2  3  -1   -1
 154         D2  1   -1  -1   3  0     2  3  -1   -1
 153         D1  1   -1  -1   3  0     2  3  -1   -1
 152         D0  1   -1  -1   3  0     2  3  -1   -1
 151        A15  1   -1  -1   3  0     2  3  -1   -1
 150        A14  1   -1  -1   3  0     2  3  -1   -1
 149        A13  1   -1  -1   3  0     2  3  -1   -1
 148        A12  1   -1  -1   3  0     2  3  -1   -1
 147        A11  1   -1  -1   3  0     2  3  -1   -1
 146        A10  1   -1  -1   3  0     2  3  -1   -1
 145         A9  1   -1  -1   3  0     2  3  -1   -1
 144         A8  1   -1  -1   3  0     2  3  -1   -1
 143         A7  1   -1  -1   2  0        3  -1   -1
 142         A6  1   -1  -1   2  0        3  -1   -1
 141         A5  1   -1  -1   2  0        3  -1   -1
 156         RW  1   -1  -1   1     1        -1   -1
45 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 152         D0  5   -1   2   2  0  1        -1   -1   1   0   21
 151         D1  5   -1   2   2  0  1        -1   -1   1   0   21
 150         D2  5   -1   3   2  0  1        -1   -1   1   0   21
 149         D3  5   -1   2   2  0        3  -1   -1   1   0   21
 161       RAM0  0        2   0              -1   -1   6   0   21
 165         WD  0        0   0              -1   -1   4   0   21
 164         RD  0        2   0              -1   -1   3   0   21
 171        IO3  0        1   0              -1   -1   2   0   21
 170        IO2  0        3   0              -1   -1   2   0   21
 169        IO1  0        3   0              -1   -1   2   0   21
 168        IO0  0        1   0              -1   -1   2   0   21
 167        RTC  0        3   0              -1   -1   2   0   21
 166      DUART  0        1   0              -1   -1   2   0   21
 163        ROM  0        2   0              -1   -1   2   0   21
 162       RAM1  0        2   0              -1   -1   2   0   21
 160        A18  0        1   0              -1   -1   2   0   21
 159        A17  0        3   0              -1   -1   2   0   21
 158        A16  0        3   0              -1   -1   2   0   21
 172        STP  5  185   0   0              -1   -1   1   0   20
 179    blatch3  3   -1   0   4  0  1  2  3  -1   -1   2   0   20
 178    blatch2  3   -1   0   4  0  1  2  3  -1   -1   2   0   20
 177    blatch1  3   -1   0   4  0  1  2  3  -1   -1   2   0   20
 176    blatch0  3   -1   0   4  0  1  2  3  -1   -1   2   0   20
 182    hmucfg2  3   -1   1   3     1  2  3  -1   -1   1   0   20
 185     RN_STP  3  172   0   2  0     2     -1   -1   1   0   20
 183    hmucfg3  3   -1   3   2  0     2     -1   -1   1   0   20
 181    hmucfg1  3   -1   1   2        2  3  -1   -1   1   0   20
 180    hmucfg0  3   -1   1   2        2  3  -1   -1   1   0   20
 175     wsflag  3   -1   3   1  0           -1   -1   4   0   21
 184      wsff0  3   -1   0   1  0           -1   -1   1   0   20
 174        vab  3   -1   1   1  0           -1   -1   1   0   21
 173      wsext  3   -1   2   1  0           -1   -1   1   0   21
 156        VPA  1   -1  -1   4  0  1  2  3  -1   -1
 155        VDA  1   -1  -1   4  0  1  2  3  -1   -1
 154        RWB  1   -1  -1   4  0  1  2  3  -1   -1
 153        PHI  1   -1  -1   4  0  1  2  3  -1   -1
 143        A13  1   -1  -1   4  0  1  2  3  -1   -1
 142        A14  1   -1  -1   4  0  1  2  3  -1   -1
 141        A15  1   -1  -1   4  0  1  2  3  -1   -1
 148         A8  1   -1  -1   3     1  2  3  -1   -1
 147         A9  1   -1  -1   3     1  2  3  -1   -1
 146        A10  1   -1  -1   3     1  2  3  -1   -1
 145        A11  1   -1  -1   3     1  2  3  -1   -1
 144        A12  1   -1  -1   3     1  2  3  -1   -1
 157       RESB  1   -1  -1   2     1     3  -1   -1
45 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 152         D0  5   -1   2   2  0  1        -1   -1   1   0   21
 151         D1  5   -1   2   2  0  1        -1   -1   1   0   21
 150         D2  5   -1   3   2  0  1        -1   -1   1   0   21
 149         D3  5   -1   2   2  0        3  -1   -1   1   0   21
 161       RAM0  0        2   0              -1   -1   6   0   21
 165         WD  0        0   0              -1   -1   4   0   21
 164         RD  0        2   0              -1   -1   3   0   21
 171        IO3  0        1   0              -1   -1   2   0   21
 170        IO2  0        3   0              -1   -1   2   0   21
 169        IO1  0        3   0              -1   -1   2   0   21
 168        IO0  0        1   0              -1   -1   2   0   21
 167        RTC  0        3   0              -1   -1   2   0   21
 166      DUART  0        1   0              -1   -1   2   0   21
 163        ROM  0        2   0              -1   -1   2   0   21
 162       RAM1  0        2   0              -1   -1   2   0   21
 160        A18  0        1   0              -1   -1   2   0   21
 159        A17  0        3   0              -1   -1   2   0   21
 158        A16  0        3   0              -1   -1   2   0   21
 172        STP  5  185   0   0              -1   -1   1   0   20
 179    blatch3  3   -1   0   4  0  1  2  3  -1   -1   2   0   20
 178    blatch2  3   -1   0   4  0  1  2  3  -1   -1   2   0   20
 177    blatch1  3   -1   0   4  0  1  2  3  -1   -1   2   0   20
 176    blatch0  3   -1   0   4  0  1  2  3  -1   -1   2   0   20
 182    hmucfg2  3   -1   1   3     1  2  3  -1   -1   1   0   20
 185     RN_STP  3  172   0   2  0     2     -1   -1   1   0   20
 183    hmucfg3  3   -1   3   2  0     2     -1   -1   1   0   20
 181    hmucfg1  3   -1   1   2        2  3  -1   -1   1   0   20
 180    hmucfg0  3   -1   1   2        2  3  -1   -1   1   0   20
 175     wsflag  3   -1   3   1  0           -1   -1   4   0   21
 184      wsff0  3   -1   0   1  0           -1   -1   1   0   20
 174        vab  3   -1   1   1  0           -1   -1   1   0   21
 173      wsext  3   -1   2   1  0           -1   -1   1   0   21
 156        VPA  1   -1  -1   4  0  1  2  3  -1   -1
 155        VDA  1   -1  -1   4  0  1  2  3  -1   -1
 154        RWB  1   -1  -1   4  0  1  2  3  -1   -1
 153        PHI  1   -1  -1   4  0  1  2  3  -1   -1
 143        A13  1   -1  -1   4  0  1  2  3  -1   -1
 142        A14  1   -1  -1   4  0  1  2  3  -1   -1
 141        A15  1   -1  -1   4  0  1  2  3  -1   -1
 148         A8  1   -1  -1   3     1  2  3  -1   -1
 147         A9  1   -1  -1   3     1  2  3  -1   -1
 146        A10  1   -1  -1   3     1  2  3  -1   -1
 145        A11  1   -1  -1   3     1  2  3  -1   -1
 144        A12  1   -1  -1   3     1  2  3  -1   -1
 157       RESB  1   -1  -1   2     1     3  -1   -1
45 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 152         D0  5   -1   2   2  0  1        -1   -1   1   0   21
 151         D1  5   -1   2   2  0  1        -1   -1   1   0   21
 150         D2  5   -1   3   2  0  1        -1   -1   1   0   21
 149         D3  5   -1   2   2  0        3  -1   -1   1   0   21
 161       RAM0  0        2   0              -1   -1   6   0   21
 165         WD  0        0   0              -1   -1   4   0   21
 164         RD  0        2   0              -1   -1   3   0   21
 171        IO3  0        1   0              -1   -1   2   0   21
 170        IO2  0        3   0              -1   -1   2   0   21
 169        IO1  0        3   0              -1   -1   2   0   21
 168        IO0  0        1   0              -1   -1   2   0   21
 167        RTC  0        3   0              -1   -1   2   0   21
 166      DUART  0        1   0              -1   -1   2   0   21
 163        ROM  0        2   0              -1   -1   2   0   21
 162       RAM1  0        2   0              -1   -1   2   0   21
 160        A18  0        1   0              -1   -1   2   0   21
 159        A17  0        3   0              -1   -1   2   0   21
 158        A16  0        3   0              -1   -1   2   0   21
 172        STP  5  185   0   0              -1   -1   1   0   20
 179    blatch3  3   -1   0   4  0  1  2  3  -1   -1   2   0   20
 178    blatch2  3   -1   0   4  0  1  2  3  -1   -1   2   0   20
 177    blatch1  3   -1   0   4  0  1  2  3  -1   -1   2   0   20
 176    blatch0  3   -1   0   4  0  1  2  3  -1   -1   2   0   20
 182    hmucfg2  3   -1   1   3     1  2  3  -1   -1   1   0   20
 185     RN_STP  3  172   0   2  0     2     -1   -1   1   0   20
 183    hmucfg3  3   -1   3   2  0     2     -1   -1   1   0   20
 181    hmucfg1  3   -1   1   2        2  3  -1   -1   1   0   20
 180    hmucfg0  3   -1   1   2        2  3  -1   -1   1   0   20
 175     wsflag  3   -1   3   1  0           -1   -1   4   0   21
 184      wsff0  3   -1   0   1  0           -1   -1   1   0   20
 174        vab  3   -1   1   1  0           -1   -1   1   0   21
 173      wsext  3   -1   2   1  0           -1   -1   1   0   21
 156        VPA  1   -1  -1   4  0  1  2  3  -1   -1
 155        VDA  1   -1  -1   4  0  1  2  3  -1   -1
 154        RWB  1   -1  -1   4  0  1  2  3  -1   -1
 153        PHI  1   -1  -1   4  0  1  2  3  -1   -1
 143        A13  1   -1  -1   4  0  1  2  3  -1   -1
 142        A14  1   -1  -1   4  0  1  2  3  -1   -1
 141        A15  1   -1  -1   4  0  1  2  3  -1   -1
 148         A8  1   -1  -1   3     1  2  3  -1   -1
 147         A9  1   -1  -1   3     1  2  3  -1   -1
 146        A10  1   -1  -1   3     1  2  3  -1   -1
 145        A11  1   -1  -1   3     1  2  3  -1   -1
 144        A12  1   -1  -1   3     1  2  3  -1   -1
 157       RESB  1   -1  -1   2     1     3  -1   -1
45 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 152         D0  5   -1   3   2  0     2     -1   -1   1   0   21
 151         D1  5   -1   3   2  0     2     -1   -1   1   0   21
 150         D2  5   -1   0   2  0  1        -1   -1   1   0   21
 149         D3  5   -1   2   1     1        -1   -1   1   0   21
 160       RAM0  0        0   0              -1   -1   6   0   21
 164         WD  0        2   0              -1   -1   4   0   21
 163         RD  0        1   0              -1   -1   3   0   21
 170        IO3  0        1   0              -1   -1   2   0   21
 169        IO2  0        2   0              -1   -1   2   0   21
 168        IO1  0        1   0              -1   -1   2   0   21
 167        IO0  0        2   0              -1   -1   2   0   21
 166        RTC  0        3   0              -1   -1   2   0   21
 165      DUART  0        0   0              -1   -1   2   0   21
 162        ROM  0        3   0              -1   -1   2   0   21
 161       RAM1  0        2   0              -1   -1   2   0   21
 159        A18  0        0   0              -1   -1   2   0   21
 158        A17  0        0   0              -1   -1   2   0   21
 157        A16  0        1   0              -1   -1   2   0   21
 171        STP  5  184   3   0              -1   -1   1   0   21
 178    blatch3  3   -1   1   4  0  1  2  3  -1   -1   2   0   20
 177    blatch2  3   -1   1   4  0  1  2  3  -1   -1   2   0   20
 176    blatch1  3   -1   2   4  0  1  2  3  -1   -1   2   0   20
 175    blatch0  3   -1   2   4  0  1  2  3  -1   -1   2   0   20
 181    hmucfg2  3   -1   0   4  0  1  2  3  -1   -1   1   0   20
 184     RN_STP  3  171   3   3     1  2  3  -1   -1   1   0   21
 180    hmucfg1  3   -1   0   2  0        3  -1   -1   1   0   20
 179    hmucfg0  3   -1   0   2  0        3  -1   -1   1   0   20
 173        vab  3   -1   3   2     1  2     -1   -1   1   0   21
 172      wsext  3   -1   1   2     1  2     -1   -1   1   0   21
 174     wsflag  3   -1   3   1           3  -1   -1   4   0   21
 183      wsff0  3   -1   3   1           3  -1   -1   1   0   21
 182    hmucfg3  3   -1   1   1        2     -1   -1   1   0   20
  10        PHI  9       -1   4  0  1  2  3  10   -1
 155        VPA  1   -1  -1   4  0  1  2  3  -1   -1
 154        VDA  1   -1  -1   4  0  1  2  3  -1   -1
 153        RWB  1   -1  -1   4  0  1  2  3  -1   -1
 148         A8  1   -1  -1   4  0  1  2  3  -1   -1
 147         A9  1   -1  -1   4  0  1  2  3  -1   -1
 146        A10  1   -1  -1   4  0  1  2  3  -1   -1
 145        A11  1   -1  -1   4  0  1  2  3  -1   -1
 144        A12  1   -1  -1   4  0  1  2  3  -1   -1
 143        A13  1   -1  -1   4  0  1  2  3  -1   -1
 142        A14  1   -1  -1   4  0  1  2  3  -1   -1
 141        A15  1   -1  -1   4  0  1  2  3  -1   -1
 156       RESB  1   -1  -1   2  0  1        -1   -1
45 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 152         D0  5   -1   3   2  0     2     -1   -1   1   0   21
 151         D1  5   -1   3   2  0     2     -1   -1   1   0   21
 150         D2  5   -1   0   2  0  1        -1   -1   1   0   21
 149         D3  5   -1   2   1     1        -1   -1   1   0   21
 160       RAM0  0        0   0              -1   -1   6   0   21
 164         WD  0        2   0              -1   -1   4   0   21
 163         RD  0        1   0              -1   -1   3   0   21
 170        IO3  0        1   0              -1   -1   2   0   21
 169        IO2  0        2   0              -1   -1   2   0   21
 168        IO1  0        1   0              -1   -1   2   0   21
 167        IO0  0        2   0              -1   -1   2   0   21
 166        RTC  0        3   0              -1   -1   2   0   21
 165      DUART  0        0   0              -1   -1   2   0   21
 162        ROM  0        3   0              -1   -1   2   0   21
 161       RAM1  0        2   0              -1   -1   2   0   21
 159        A18  0        0   0              -1   -1   2   0   21
 158        A17  0        0   0              -1   -1   2   0   21
 157        A16  0        1   0              -1   -1   2   0   21
 171        STP  5  184   3   0              -1   -1   1   0   21
 178    blatch3  3   -1   1   4  0  1  2  3  -1   -1   2   0   20
 177    blatch2  3   -1   1   4  0  1  2  3  -1   -1   2   0   20
 176    blatch1  3   -1   2   4  0  1  2  3  -1   -1   2   0   20
 175    blatch0  3   -1   2   4  0  1  2  3  -1   -1   2   0   20
 181    hmucfg2  3   -1   0   4  0  1  2  3  -1   -1   1   0   20
 184     RN_STP  3  171   3   3     1  2  3  -1   -1   1   0   21
 180    hmucfg1  3   -1   0   2  0        3  -1   -1   1   0   20
 179    hmucfg0  3   -1   0   2  0        3  -1   -1   1   0   20
 173        vab  3   -1   3   2     1  2     -1   -1   1   0   21
 172      wsext  3   -1   1   2     1  2     -1   -1   1   0   21
 174     wsflag  3   -1   3   1           3  -1   -1   4   0   21
 183      wsff0  3   -1   3   1           3  -1   -1   1   0   21
 182    hmucfg3  3   -1   1   1        2     -1   -1   1   0   20
  10        PHI  9       -1   4  0  1  2  3  10   -1
 155        VPA  1   -1  -1   4  0  1  2  3  -1   -1
 154        VDA  1   -1  -1   4  0  1  2  3  -1   -1
 153        RWB  1   -1  -1   4  0  1  2  3  -1   -1
 148         A8  1   -1  -1   4  0  1  2  3  -1   -1
 147         A9  1   -1  -1   4  0  1  2  3  -1   -1
 146        A10  1   -1  -1   4  0  1  2  3  -1   -1
 145        A11  1   -1  -1   4  0  1  2  3  -1   -1
 144        A12  1   -1  -1   4  0  1  2  3  -1   -1
 143        A13  1   -1  -1   4  0  1  2  3  -1   -1
 142        A14  1   -1  -1   4  0  1  2  3  -1   -1
 141        A15  1   -1  -1   4  0  1  2  3  -1   -1
 156       RESB  1   -1  -1   2  0  1        -1   -1
45 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  42         D1  5   -1   3   2  0  1        42   -1   1   0   21
  40         D0  5   -1   3   2     1     3  40   -1   1   0   21
  25         D3  5   -1   2   2  0  1        25   -1   1   0   21
   3         D2  5   -1   0   2  0     2      3   -1   1   0   21
   1       RAM0  0        0   0               1   -1   6   0   21
  23         WD  0        2   0              23   -1   4   0   21
  18         RD  0        1   0              18   -1   3   0   21
  38        ROM  0        3   0              38   -1   2   0   21
  36        RTC  0        3   0              36   -1   2   0   21
  29        IO2  0        2   0              29   -1   2   0   21
  27        IO0  0        2   0              27   -1   2   0   21
  24       RAM1  0        2   0              24   -1   2   0   21
  20        IO3  0        1   0              20   -1   2   0   21
  16        A16  0        1   0              16   -1   2   0   21
  14        IO1  0        1   0              14   -1   2   0   21
   7      DUART  0        0   0               7   -1   2   0   21
   5        A18  0        0   0               5   -1   2   0   21
   2        A17  0        0   0               2   -1   2   0   21
  41        STP  5  153   3   0              41   -1   1   0   21
 147    blatch3  3   -1   1   4  0  1  2  3  -1   -1   2   0   20
 146    blatch2  3   -1   2   4  0  1  2  3  -1   -1   2   0   20
 145    blatch1  3   -1   1   4  0  1  2  3  -1   -1   2   0   20
 144    blatch0  3   -1   1   4  0  1  2  3  -1   -1   2   0   20
 150    hmucfg2  3   -1   0   4  0  1  2  3  -1   -1   1   0   20
 143     wsflag  3   -1   3   2        2  3  -1   -1   4   0   21
 153     RN_STP  3   41   3   2     1  2     41   -1   1   0   21
 149    hmucfg1  3   -1   0   2  0        3  -1   -1   1   0   20
 148    hmucfg0  3   -1   3   2  0        3  -1   -1   1   0   20
 142        vab  3   -1   1   2     1  2     -1   -1   1   0   21
 141      wsext  3   -1   2   2     1  2     -1   -1   1   0   21
 152      wsff0  3   -1   2   1           3  -1   -1   1   0   21
 151    hmucfg3  3   -1   0   1        2     -1   -1   1   0   20
  10        PHI  9       -1   4  0  1  2  3  10   -1
  32        VPA  1   -1  -1   4  0  1  2  3  32   -1
  30        A15  1   -1  -1   4  0  1  2  3  30   -1
  28        A14  1   -1  -1   4  0  1  2  3  28   -1
  26        A13  1   -1  -1   4  0  1  2  3  26   -1
  19        A12  1   -1  -1   4  0  1  2  3  19   -1
  17        A11  1   -1  -1   4  0  1  2  3  17   -1
  15        A10  1   -1  -1   4  0  1  2  3  15   -1
  13         A9  1   -1  -1   4  0  1  2  3  13   -1
   8         A8  1   -1  -1   4  0  1  2  3   8   -1
   6        RWB  1   -1  -1   4  0  1  2  3   6   -1
   4        VDA  1   -1  -1   4  0  1  2  3   4   -1
  35       RESB  1   -1  -1   2  0        3  35   -1
47 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  42         D1  5   -1   3   2     1     3  42   -1   1   0   21
  40         D0  5   -1   3   2  0  1        40   -1   1   0   21
  25         D3  5   -1   2   2  0     2     25   -1   1   0   21
   3         D2  5   -1   0   2  0     2      3   -1   1   0   21
   1       RAM0  0        0   0               1   -1   6   0   21
  23         WD  0        2   0              23   -1   4   0   21
  18         RD  0        1   0              18   -1   3   0   21
  38        ROM  0        3   0              38   -1   2   0   21
  36        RTC  0        3   0              36   -1   2   0   21
  29        IO2  0        2   0              29   -1   2   0   21
  27        IO0  0        2   0              27   -1   2   0   21
  24       RAM1  0        2   0              24   -1   2   0   21
  20        IO3  0        1   0              20   -1   2   0   21
  16        A16  0        1   0              16   -1   2   0   21
  14        IO1  0        1   0              14   -1   2   0   21
   7      DUART  0        0   0               7   -1   2   0   21
   5        A18  0        0   0               5   -1   2   0   21
   2        A17  0        0   0               2   -1   2   0   21
  41        STP  5  155   3   0              41   -1   1   0   21
 149    blatch4  3   -1   1   4  0  1  2  3  -1   -1   2   0   20
 148    blatch3  3   -1   2   4  0  1  2  3  -1   -1   2   0   20
 147    blatch2  3   -1   2   4  0  1  2  3  -1   -1   2   0   20
 146    blatch1  3   -1   1   4  0  1  2  3  -1   -1   2   0   20
 145    blatch0  3   -1   1   4  0  1  2  3  -1   -1   2   0   20
 152    hmucfg2  3   -1   0   4  0  1  2  3  -1   -1   1   0   20
 144     wsflag  3   -1   3   2     1     3  -1   -1   4   0   21
 142    bavalid  3   -1   3   2     1  2     -1   -1   2   0   21
 155     RN_STP  3   41   3   2     1  2     41   -1   1   0   21
 151    hmucfg1  3   -1   3   2  0        3  -1   -1   1   0   20
 150    hmucfg0  3   -1   0   2  0        3  -1   -1   1   0   20
 143      wsext  3   -1   2   2     1  2     -1   -1   1   0   21
 154      wsff0  3   -1   1   1           3  -1   -1   1   0   21
 153    hmucfg3  3   -1   0   1        2     -1   -1   1   0   20
  10        PHI  9       -1   4  0  1  2  3  10   -1
  32        VPA  1   -1  -1   4  0  1  2  3  32   -1
  30        A15  1   -1  -1   4  0  1  2  3  30   -1
  28        A14  1   -1  -1   4  0  1  2  3  28   -1
  26        A13  1   -1  -1   4  0  1  2  3  26   -1
  19        A12  1   -1  -1   4  0  1  2  3  19   -1
  17        A11  1   -1  -1   4  0  1  2  3  17   -1
  15        A10  1   -1  -1   4  0  1  2  3  15   -1
  13         A9  1   -1  -1   4  0  1  2  3  13   -1
   8         A8  1   -1  -1   4  0  1  2  3   8   -1
   6        RWB  1   -1  -1   4  0  1  2  3   6   -1
   4        VDA  1   -1  -1   4  0  1  2  3   4   -1
  35       RESB  1   -1  -1   2  0        3  35   -1
 141         D4  1   -1  -1   1     1        -1   -1