timestamp 1757998013
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use pfet_03v3_LJVJK4 M1 1 0 1550 0 1 60
use nfet_03v3_EKBWUP M2 1 0 1550 0 1 -860
port "vss" 3 1555 -1370 1555 -1370 m1
port "in" 0 1250 -499 1250 -499 m2
port "out" 2 1850 -499 1850 -499 m2
port "vdd" 1 1545 770 1545 770 m1
node "m1_1502_n1070#" 0 19.5025 1502 -1070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2976 254 0 0 0 0 0 0 0 0
node "vss" 1 445.151 1555 -1370 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131868 2116 0 0 0 0 0 0 0 0
node "m1_1330_n958#" 0 99.3953 1330 -958 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18816 584 0 0 0 0 0 0 0 0
node "in" 1 302.49 1250 -499 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40192 1052 15904 668 0 0 0 0 0 0
node "out" 2 538.38 1850 -499 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26880 992 86528 2418 0 0 0 0 0 0
node "m1_1327_n238#" 1 264.096 1327 -238 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60792 1396 0 0 0 0 0 0 0 0
node "m1_1502_439#" 0 23.5802 1502 439 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2976 254 0 0 0 0 0 0 0 0
node "vdd" 1 449.031 1545 770 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131868 2116 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "out" "in" 68.9661
cap "out" "vdd" 8.65506
cap "vss" "m1_1327_n238#" 0.285079
cap "m1_1330_n958#" "in" 4.61215
cap "in" "vdd" 3.9236
cap "in" "m1_1502_439#" 5.20124
cap "m1_1502_n1070#" "vss" 57.9908
cap "m1_1502_439#" "vdd" 57.9908
cap "out" "vss" 17.156
cap "out" "m1_1327_n238#" 71.7074
cap "m1_1330_n958#" "vss" 20.3164
cap "vss" "in" 7.39527
cap "m1_1330_n958#" "m1_1327_n238#" 7.56644
cap "in" "m1_1327_n238#" 7.58694
cap "vss" "vdd" 2.36687
cap "m1_1327_n238#" "vdd" 22.583
cap "m1_1330_n958#" "out" 22.6171
cap "m1_1502_n1070#" "in" 11.1811
cap "M1/a_n138_n300#" "M2/a_n50_n192#" 69.3401
cap "M2/a_50_n100#" "M1/a_n138_n300#" 63.169
cap "M2/a_50_n100#" "M2/a_n50_n192#" 42.1439
cap "M1/a_n138_n300#" "M2/a_n138_n100#" 24.0583
cap "M2/a_n50_n192#" "M2/a_n138_n100#" 40.4059
cap "M2/a_50_n100#" "M2/a_n138_n100#" 29.3409
cap "M2/a_n138_n100#" "M1/a_n138_n300#" -0.58255
cap "M2/a_n50_n192#" "M1/a_n138_n300#" 11.1565
cap "M2/a_50_n100#" "M1/a_n138_n300#" 14.5008
cap "M2/a_n50_n192#" "M2/a_50_n100#" 3.88403
merge "M2/a_n50_n192#" "m1_1502_n1070#" -233.285 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -768 0 0 0 0 0 0 0 0
merge "m1_1502_n1070#" "M1/a_n50_n392#"
merge "M1/a_n50_n392#" "in"
merge "in" "m1_1502_439#"
merge "M2/a_n138_n100#" "M1/VSUBS" -190.252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -784 -976 0 0 0 0 0 0 0 0
merge "M1/VSUBS" "VSUBS"
merge "VSUBS" "vss"
merge "vss" "M2/a_n276_n286#"
merge "M2/a_n276_n286#" "m1_1330_n958#"
merge "M1/a_n138_n300#" "vdd" -493.505 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5960 -2588 0 0 0 0 0 0 0 0
merge "vdd" "M1/w_n300_n510#"
merge "M1/w_n300_n510#" "m1_1327_n238#"
merge "M2/a_50_n100#" "M1/a_50_n300#" -276.799 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15456 -856 0 0 0 0 0 0 0 0
merge "M1/a_50_n300#" "out"
