# Vivado generated files and directories
*.jou
*.log
*.str
*.rpt
*.pb
*.wdb
*.dcp
*.ltx
*.html
*.xml
*.csv

# Vivado caches and temp directories
.Xil/
.cache/
.ipcache/
.hw/
.sim/
.runs/
.gen/

# Project-specific generated dirs at workspace root
/SCPU.runs/
/SCPU.gen/
/SCPU.hw/
/SCPU.sim/
/SCPU.ip_user_files/

# Project-specific generated dirs under project folder
/SCPU/SCPU.runs/
/SCPU/SCPU.gen/
/SCPU/SCPU.hw/
/SCPU/SCPU.sim/
/SCPU/SCPU.ip_user_files/

# Block design generated subdirs
**/sources_1/bd/*/ip/
**/sources_1/bd/*/hw_handoff/
**/sources_1/bd/*/sim/
**/sources_1/bd/*/synth/
**/sources_1/bd/*/ipauto/
**/bd/*/ip/*

# Simulator scripts and outputs
**/sim_scripts/
**/xsim/
**/modelsim/
**/questa/
**/riviera/
**/vcs/
**/xcelium/
**/activehdl/

# Misc/editor
*.swp
*~
.DS_Store

# Scala/SBT generated files
*.class
*.jar
*.war
*.nar
*.ear
*.zip
*.tar.gz
*.rar

# SBT specific
target/
lib_managed/
src_managed/
project/boot/
project/plugins/project/
.history
.cache
.lib/
dist/*
project/target/
project/project/target/

# Chisel generated files
*.fir
*.anno.json
test_run_dir/
**/test_run_dir/

# FIRRTL compiler outputs
firrtl_black_box_resource_files.f

# IDE files (Scala)
.idea/
*.iml
.bsp/
.metals/
.vscode/
*.code-workspace

# Metals/Bloop
.bloop/
metals.sbt

generated/
target/
test_run_dir/
project/