<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.15.3/css/all.min.css">
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/animate.css@3.1.1/animate.min.css">

<script class="next-config" data-name="main" type="application/json">{&quot;hostname&quot;:&quot;islet.space&quot;,&quot;root&quot;:&quot;&#x2F;&quot;,&quot;images&quot;:&quot;&#x2F;images&quot;,&quot;scheme&quot;:&quot;Gemini&quot;,&quot;version&quot;:&quot;8.3.0&quot;,&quot;exturl&quot;:false,&quot;sidebar&quot;:{&quot;position&quot;:&quot;left&quot;,&quot;display&quot;:&quot;post&quot;,&quot;padding&quot;:18,&quot;offset&quot;:12},&quot;copycode&quot;:false,&quot;bookmark&quot;:{&quot;enable&quot;:false,&quot;color&quot;:&quot;#222&quot;,&quot;save&quot;:&quot;auto&quot;},&quot;fancybox&quot;:false,&quot;mediumzoom&quot;:false,&quot;lazyload&quot;:false,&quot;pangu&quot;:false,&quot;comments&quot;:{&quot;style&quot;:&quot;tabs&quot;,&quot;active&quot;:null,&quot;storage&quot;:true,&quot;lazyload&quot;:false,&quot;nav&quot;:null},&quot;motion&quot;:{&quot;enable&quot;:true,&quot;async&quot;:false,&quot;transition&quot;:{&quot;post_block&quot;:&quot;fadeIn&quot;,&quot;post_header&quot;:&quot;fadeInDown&quot;,&quot;post_body&quot;:&quot;fadeInDown&quot;,&quot;coll_header&quot;:&quot;fadeInLeft&quot;,&quot;sidebar&quot;:&quot;fadeInUp&quot;}},&quot;prism&quot;:false,&quot;i18n&quot;:{&quot;placeholder&quot;:&quot;Searching...&quot;,&quot;empty&quot;:&quot;We didn&#39;t find any results for the search: ${query}&quot;,&quot;hits_time&quot;:&quot;${hits} results found in ${time} ms&quot;,&quot;hits&quot;:&quot;${hits} results found&quot;}}</script>
<meta name="description" content="以下所有对寄存器的描述均来自于《ADSP-214xx SHARC Processor Hardware Reference》，后简称《HWR》。 ​     Registers寄存器使用须知位类型和操作许多寄存器旁边都会标注位类型和操作方法，位类型包括 可读可写（RW）、只读（RO）、只读清除（ROC）、只写清除（WOC）、可读可写1清除（RW1C）、 可读可写1设置（RW1S）。     注意：">
<meta property="og:type" content="article">
<meta property="og:title" content="ADSP21479的TWI及相关寄存器操作">
<meta property="og:url" content="http://islet.space/2021/05/25/Hardware/ADI/2021-05-25-ADSP21479%E7%9A%84TWI%E5%8F%8A%E7%9B%B8%E5%85%B3%E5%AF%84%E5%AD%98%E5%99%A8%E6%93%8D%E4%BD%9C/index.html">
<meta property="og:site_name" content="Coder的孤岛">
<meta property="og:description" content="以下所有对寄存器的描述均来自于《ADSP-214xx SHARC Processor Hardware Reference》，后简称《HWR》。 ​     Registers寄存器使用须知位类型和操作许多寄存器旁边都会标注位类型和操作方法，位类型包括 可读可写（RW）、只读（RO）、只读清除（ROC）、只写清除（WOC）、可读可写1清除（RW1C）、 可读可写1设置（RW1S）。     注意：">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210528141056.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210528141255.png">
<meta property="og:image" content="https://pic.islet.space/2021/06/20210602171620.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210529114430.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527150918.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527151117.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527151120.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527151124.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527152316.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527152313.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527152318.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527152322.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527170843.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527171222.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527171224.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527171227.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527172018.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527172024.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527172027.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527172029.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210528140307.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527095059.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525135455.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525135457.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525143535.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525143532.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525143531.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525143542.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525144902.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525144904.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525163021.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525164025.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525164028.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525164217.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525150124.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525164016.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525161210.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527133602.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527100924.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527133611.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527102109.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527102114.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527102916.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527133616.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527133619.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527105334.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210527144920.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210525153905.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210529113458.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210529113406.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210529113238.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210529113241.png">
<meta property="og:image" content="https://pic.islet.space/2021/05/20210529113244.png">
<meta property="og:image" content="https://pic.islet.space/2021/06/20210602150124.png">
<meta property="og:image" content="https://pic.islet.space/2021/06/20210602155414.png">
<meta property="og:image" content="https://pic.islet.space/2021/06/image-20210602195334432.png">
<meta property="og:image" content="https://pic.islet.space/2021/06/image-20210602200433030.png">
<meta property="og:image" content="https://pic.islet.space/2021/06/image-20210602205507981.png">
<meta property="article:published_time" content="2021-05-25T06:00:00.000Z">
<meta property="article:modified_time" content="2021-06-02T15:41:06.149Z">
<meta property="article:author" content="Liewzheng">
<meta property="article:tag" content="ADI">
<meta property="article:tag" content="21479">
<meta property="article:tag" content="register">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://pic.islet.space/2021/05/20210528141056.png">


<link rel="canonical" href="http://islet.space/2021/05/25/Hardware/ADI/2021-05-25-ADSP21479%E7%9A%84TWI%E5%8F%8A%E7%9B%B8%E5%85%B3%E5%AF%84%E5%AD%98%E5%99%A8%E6%93%8D%E4%BD%9C/">



<script class="next-config" data-name="page" type="application/json">{&quot;sidebar&quot;:&quot;&quot;,&quot;isHome&quot;:false,&quot;isPost&quot;:true,&quot;lang&quot;:&quot;en&quot;,&quot;comments&quot;:true,&quot;permalink&quot;:&quot;http:&#x2F;&#x2F;islet.space&#x2F;2021&#x2F;05&#x2F;25&#x2F;Hardware&#x2F;ADI&#x2F;2021-05-25-ADSP21479%E7%9A%84TWI%E5%8F%8A%E7%9B%B8%E5%85%B3%E5%AF%84%E5%AD%98%E5%99%A8%E6%93%8D%E4%BD%9C&#x2F;&quot;,&quot;path&quot;:&quot;2021&#x2F;05&#x2F;25&#x2F;Hardware&#x2F;ADI&#x2F;2021-05-25-ADSP21479的TWI及相关寄存器操作&#x2F;&quot;,&quot;title&quot;:&quot;ADSP21479的TWI及相关寄存器操作&quot;}</script>

<script class="next-config" data-name="calendar" type="application/json">&quot;&quot;</script>
<title>ADSP21479的TWI及相关寄存器操作 | Coder的孤岛</title><script src="/js/config.js"></script>
  




  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <h1 class="site-title">Coder的孤岛</h1>
      <i class="logo-line"></i>
    </a>
      <p class="site-subtitle" itemprop="description">islet of the coder</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu">
        <li class="menu-item menu-item-文章"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>文章</a></li>
  </ul>
</nav>




</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#Registers"><span class="nav-number">1.</span> <span class="nav-text">Registers</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%E4%BD%BF%E7%94%A8%E9%A1%BB%E7%9F%A5"><span class="nav-number">1.1.</span> <span class="nav-text">寄存器使用须知</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BD%8D%E7%B1%BB%E5%9E%8B%E5%92%8C%E6%93%8D%E4%BD%9C"><span class="nav-number">1.1.1.</span> <span class="nav-text">位类型和操作</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%A4%B4%E6%96%87%E4%BB%B6-%E5%A4%96%E5%9B%B4%E8%AE%BE%E5%A4%87%E5%8F%8A%E5%AF%84%E5%AD%98%E5%99%A8%E5%AE%8F%E5%AE%9A%E4%B9%89"><span class="nav-number">1.1.2.</span> <span class="nav-text">头文件-外围设备及寄存器宏定义</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#DEF21479-H"><span class="nav-number">1.1.2.1.</span> <span class="nav-text">DEF21479.H</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#CDEF21479-H"><span class="nav-number">1.1.2.2.</span> <span class="nav-text">CDEF21479.H</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#PLL%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">1.2.</span> <span class="nav-text">PLL寄存器</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#PMCTL"><span class="nav-number">1.2.1.</span> <span class="nav-text">PMCTL</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#PMCTL1"><span class="nav-number">1.2.2.</span> <span class="nav-text">PMCTL1</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%A4%8D%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">1.3.</span> <span class="nav-text">复位寄存器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8F%AF%E7%BC%96%E7%A8%8B%E4%B8%AD%E6%96%AD%E4%BC%98%E5%85%88%E7%BA%A7%E6%8E%A7%E5%88%B6%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">1.4.</span> <span class="nav-text">可编程中断优先级控制寄存器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%9B%AE%E6%A0%87%E4%BF%A1%E5%8F%B7%E6%8E%A7%E5%88%B6%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">1.5.</span> <span class="nav-text">目标信号控制寄存器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#DAI-DPI%E4%B8%AD%E6%96%AD%E6%8E%A7%E5%88%B6%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">1.6.</span> <span class="nav-text">DAI&#x2F;DPI中断控制寄存器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#TWI%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">1.7.</span> <span class="nav-text">TWI寄存器</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#TWIMITR"><span class="nav-number">1.7.1.</span> <span class="nav-text">TWIMITR</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#TWIDIV"><span class="nav-number">1.7.2.</span> <span class="nav-text">TWIDIV</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#TWIMCTL"><span class="nav-number">1.7.3.</span> <span class="nav-text">TWIMCTL</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#TWIMADDR"><span class="nav-number">1.7.4.</span> <span class="nav-text">TWIMADDR</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#TWIFIFOCTL"><span class="nav-number">1.7.5.</span> <span class="nav-text">TWIFIFOCTL</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#TWITXINT-interrupt"><span class="nav-number">1.7.5.1.</span> <span class="nav-text">TWITXINT interrupt</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#TWIIRPTL"><span class="nav-number">1.7.6.</span> <span class="nav-text">TWIIRPTL</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#TWIIMASK"><span class="nav-number">1.7.7.</span> <span class="nav-text">TWIIMASK</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#TXTWI8"><span class="nav-number">1.7.8.</span> <span class="nav-text">TXTWI8</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BE%8B%E7%A8%8B"><span class="nav-number">1.7.9.</span> <span class="nav-text">例程</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%B8%BB%E5%AF%84%E5%AD%98%E5%99%A8%E5%88%9D%E5%A7%8B%E5%8C%96%E5%87%BD%E6%95%B0"><span class="nav-number">1.7.9.1.</span> <span class="nav-text">主寄存器初始化函数</span></a></li></ol></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#TWI-IN-MASTER-TX"><span class="nav-number">2.</span> <span class="nav-text">TWI IN MASTER-TX</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%89%B9%E6%80%A7"><span class="nav-number">2.1.</span> <span class="nav-text">特性</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%92%88%E8%84%9A%E6%8F%8F%E8%BF%B0"><span class="nav-number">2.2.</span> <span class="nav-text">针脚描述</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#SRU%E7%BC%96%E7%A8%8B"><span class="nav-number">2.3.</span> <span class="nav-text">SRU编程</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%97%B6%E9%92%9F%E9%A2%91%E7%8E%87"><span class="nav-number">2.4.</span> <span class="nav-text">时钟频率</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8A%9F%E8%83%BD%E6%8F%8F%E8%BF%B0"><span class="nav-number">2.5.</span> <span class="nav-text">功能描述</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#8%E4%BD%8D%E6%95%B0%E6%8D%AE%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">2.6.</span> <span class="nav-text">8位数据寄存器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#TWI%E4%B8%AD%E6%96%AD"><span class="nav-number">2.7.</span> <span class="nav-text">TWI中断</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%B8%AD%E6%96%AD%E6%BA%90"><span class="nav-number">2.7.1.</span> <span class="nav-text">中断源</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#Masking"><span class="nav-number">2.7.2.</span> <span class="nav-text">Masking</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#Service"><span class="nav-number">2.7.3.</span> <span class="nav-text">Service</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%BB%E8%AE%BE%E5%A4%87%E5%8F%91%E9%80%81%E6%A8%A1%E5%BC%8F"><span class="nav-number">2.8.</span> <span class="nav-text">主设备发送模式</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#TWI%E7%89%A9%E7%90%86%E6%8E%A5%E5%8F%A3%EF%BC%88%E5%BC%95%E8%84%9A%EF%BC%89%E7%A1%AE%E5%AE%9A"><span class="nav-number">2.9.</span> <span class="nav-text">TWI物理接口（引脚）确定</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#LATENCY"><span class="nav-number">3.</span> <span class="nav-text">LATENCY</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#TWI-%E6%95%88%E6%9E%9C%E5%BB%B6%E8%BF%9F%EF%BC%88%E6%97%B6%E9%97%B4%EF%BC%89"><span class="nav-number">3.1.</span> <span class="nav-text">TWI 效果延迟（时间）</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#ASM-%E2%80%9CNOP%E2%80%9D"><span class="nav-number">4.</span> <span class="nav-text">ASM(“NOP”)</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#asm-%E4%BD%9C%E7%94%A8"><span class="nav-number">4.1.</span> <span class="nav-text">asm()作用</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%97%B6%E9%92%9F%E5%91%A8%E6%9C%9F"><span class="nav-number">4.2.</span> <span class="nav-text">时钟周期</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%9C%BA%E5%99%A8%E5%91%A8%E6%9C%9F"><span class="nav-number">4.3.</span> <span class="nav-text">机器周期</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%8C%87%E4%BB%A4%E5%91%A8%E6%9C%9F"><span class="nav-number">4.4.</span> <span class="nav-text">指令周期</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%80%BB%E7%BA%BF%E5%91%A8%E6%9C%9F"><span class="nav-number">4.5.</span> <span class="nav-text">总线周期</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%E4%BD%8D%E6%93%8D%E4%BD%9C"><span class="nav-number">5.</span> <span class="nav-text">寄存器位操作</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#PLL%E4%BB%A3%E7%A0%81%E5%88%86%E6%9E%90"><span class="nav-number">6.</span> <span class="nav-text">PLL代码分析</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AE%98%E6%96%B9%E7%A4%BA%E4%BE%8B"><span class="nav-number">6.1.</span> <span class="nav-text">官方示例</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%AD%A5%E9%AA%A4%E6%80%BB%E7%BB%93"><span class="nav-number">6.2.</span> <span class="nav-text">步骤总结</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%97%AE%E9%A2%98%E6%80%BB%E7%BB%93"><span class="nav-number">6.3.</span> <span class="nav-text">问题总结</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%97%B6%E9%92%9F%E3%80%81%E4%BB%B2%E8%A3%81%E3%80%81PLL%E3%80%81%E5%88%86%E9%A2%91"><span class="nav-number">7.</span> <span class="nav-text">时钟、仲裁、PLL、分频</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#PLLD"><span class="nav-number">7.0.1.</span> <span class="nav-text">PLLD</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#INTERRUPT-CONTROL-%EF%BC%88%E4%B8%AD%E6%96%AD%E6%8E%A7%E5%88%B6%EF%BC%89"><span class="nav-number">8.</span> <span class="nav-text">INTERRUPT CONTROL （中断控制）</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%89%B9%E5%BE%81"><span class="nav-number">8.1.</span> <span class="nav-text">特征</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%AD%E6%96%AD%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">8.2.</span> <span class="nav-text">中断寄存器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8A%9F%E8%83%BD%E6%8F%8F%E8%BF%B0-1"><span class="nav-number">8.3.</span> <span class="nav-text">功能描述</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%8F%AF%E7%BC%96%E7%A8%8B%E4%B8%AD%E6%96%AD%E4%BC%98%E5%85%88%E7%BA%A7%E6%8E%A7%E5%88%B6"><span class="nav-number">8.3.1.</span> <span class="nav-text">可编程中断优先级控制</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%A4%96%E5%9B%B4%E4%B8%AD%E6%96%AD"><span class="nav-number">8.3.1.1.</span> <span class="nav-text">外围中断</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E8%BD%AF%E4%BB%B6%E4%B8%AD%E6%96%AD"><span class="nav-number">8.3.1.2.</span> <span class="nav-text">软件中断</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%A4%9A%E9%87%8D%E4%B8%AD%E6%96%AD%E8%AF%B7%E6%B1%82%E4%BF%A1%E5%8F%B7%E7%9A%84%E5%A4%96%E5%9B%B4%E8%AE%BE%E5%A4%87"><span class="nav-number">8.3.1.3.</span> <span class="nav-text">多重中断请求信号的外围设备</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%B3%BB%E7%BB%9F%E4%B8%AD%E6%96%AD%E6%8E%A7%E5%88%B6%E5%99%A8"><span class="nav-number">8.3.2.</span> <span class="nav-text">系统中断控制器</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#DAI-DPI%E4%B8%AD%E6%96%AD%E6%BA%90"><span class="nav-number">8.3.2.1.</span> <span class="nav-text">DAI&#x2F;DPI中断源</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#DAI%E4%B8%AD%E6%96%AD%E9%94%81%E5%AD%98%E4%BC%98%E5%85%88%E7%BA%A7%E8%AE%BE%E7%BD%AE"><span class="nav-number">8.3.2.2.</span> <span class="nav-text">DAI中断锁存优先级设置</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#DPI%E4%B8%AD%E6%96%AD%E9%94%81%E5%AD%98"><span class="nav-number">8.3.2.3.</span> <span class="nav-text">DPI中断锁存</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#DAI-DPI%E8%BE%B9%E6%B2%BF%E8%A7%A6%E5%8F%91%E4%B8%AD%E6%96%AD%E5%B1%8F%E8%94%BD"><span class="nav-number">8.3.2.4.</span> <span class="nav-text">DAI&#x2F;DPI边沿触发中断屏蔽</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#DAI-DPI%E4%BA%8B%E4%BB%B6%E4%B8%AD%E6%96%AD%E5%B1%8F%E8%94%BD"><span class="nav-number">8.3.2.5.</span> <span class="nav-text">DAI&#x2F;DPI事件中断屏蔽</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#DAI-DPI%E4%B8%AD%E6%96%AD%E6%9C%8D%E5%8A%A1"><span class="nav-number">8.3.2.6.</span> <span class="nav-text">DAI&#x2F;DPI中断服务</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%B8%AD%E6%96%AD%E6%9C%8D%E5%8A%A1"><span class="nav-number">8.3.3.</span> <span class="nav-text">中断服务</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%B8%AD%E6%96%AD%E5%BB%B6%E8%BF%9F"><span class="nav-number">8.3.4.</span> <span class="nav-text">中断延迟</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%B0%83%E8%AF%95%E7%89%B9%E5%BE%81"><span class="nav-number">8.4.</span> <span class="nav-text">调试特征</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%BD%B1%E5%AD%90%E4%B8%AD%E6%96%AD%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">8.4.0.1.</span> <span class="nav-text">影子中断寄存器</span></a></li></ol></li></ol></li></ol></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">Liewzheng</p>
  <div class="site-description" itemprop="description">笔记分享的旮旯孤岛而已</div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives">
          <span class="site-state-item-count">68</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
        <span class="site-state-item-count">16</span>
        <span class="site-state-item-name">categories</span>
      </div>
      <div class="site-state-item site-state-tags">
        <span class="site-state-item-count">134</span>
        <span class="site-state-item-name">tags</span>
      </div>
  </nav>
</div>
  <div class="links-of-author site-overview-item animated">
      <span class="links-of-author-item">
        <a href="mailto:liewzheng@qq.com" title="E-Mail → mailto:liewzheng@qq.com" rel="noopener" target="_blank"><i class="fa fa-envelope fa-fw"></i></a>
      </span>
  </div>



        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button" aria-label="Back to top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="en">
    <link itemprop="mainEntityOfPage" href="http://islet.space/2021/05/25/Hardware/ADI/2021-05-25-ADSP21479%E7%9A%84TWI%E5%8F%8A%E7%9B%B8%E5%85%B3%E5%AF%84%E5%AD%98%E5%99%A8%E6%93%8D%E4%BD%9C/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Liewzheng">
      <meta itemprop="description" content="笔记分享的旮旯孤岛而已">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Coder的孤岛">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          ADSP21479的TWI及相关寄存器操作
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <script src="//cdn1.lncld.net/static/js/3.0.4/av-min.js"></script>
    <script src='//unpkg.com/valine/dist/Valine.min.js'></script>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">Posted on</span>

      <time title="Created: 2021-05-25 14:00:00" itemprop="dateCreated datePublished" datetime="2021-05-25T14:00:00+08:00">2021-05-25</time>
    </span>
      <span class="post-meta-item">
        <span class="post-meta-item-icon">
          <i class="far fa-calendar-check"></i>
        </span>
        <span class="post-meta-item-text">Edited on</span>
        <time title="Modified: 2021-06-02 23:41:06" itemprop="dateModified" datetime="2021-06-02T23:41:06+08:00">2021-06-02</time>
      </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">In</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/Hardware/" itemprop="url" rel="index"><span itemprop="name">Hardware</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <p>以下所有对寄存器的描述均来自于《ADSP-214xx SHARC Processor Hardware Reference》，后简称《HWR》。</p>
<p>​    </p>
<h1 id="Registers"><a href="#Registers" class="headerlink" title="Registers"></a>Registers</h1><h2 id="寄存器使用须知"><a href="#寄存器使用须知" class="headerlink" title="寄存器使用须知"></a>寄存器使用须知</h2><h3 id="位类型和操作"><a href="#位类型和操作" class="headerlink" title="位类型和操作"></a>位类型和操作</h3><p>许多寄存器旁边都会标注位类型和操作方法，位类型包括 可读可写（RW）、只读（RO）、只读清除（ROC）、只写清除（WOC）、可读可写1清除（RW1C）、 可读可写1设置（RW1S）。</p>
<img src="https://pic.islet.space/2021/05/20210528141056.png" alt="image-20210528134312811" style="zoom: 80%;" />



<p><strong>注意</strong>：<mark>不要尝试去写入这些 <em><strong>reversed位</strong></em> ，读取的值就会使这些位上的值进行更新或者复位。</mark></p>
<img src="https://pic.islet.space/2021/05/20210528141255.png" alt="image-20210528134457084" style="zoom:67%;" />





<h3 id="头文件-外围设备及寄存器宏定义"><a href="#头文件-外围设备及寄存器宏定义" class="headerlink" title="头文件-外围设备及寄存器宏定义"></a>头文件-外围设备及寄存器宏定义</h3><p><code>&lt;def21479.h&gt;</code> 是关于 <strong>外围设备</strong>（peripherals）和 <strong>寄存器</strong>（registers）的子集。</p>
<p><code>&lt;cdef21479.h&gt;</code> 包含了对IOP寄存器的宏定义，对C/C++可用。所有定义均和 <code>&lt;def21479.h&gt;</code> 一致，除了以 <code>p</code> 作为前缀的宏定义 和 （relevant casts）以外，它们的用法如 <code>*pSYSTAT = 0x12345678;</code>。</p>
<p>《HWR》仅有第99页中提及了这两份文件。</p>
<p><img src="https://pic.islet.space/2021/06/20210602171620.png" alt="image-20210602171608976"></p>
<h4 id="DEF21479-H"><a href="#DEF21479-H" class="headerlink" title="DEF21479.H"></a>DEF21479.H</h4><ul>
<li><p>外部接口IOP寄存器（IOP registers for External Port）、SDRAM控制寄存器、AMI寄存器、DMA地址寄存器、SPORT（SP0~SP7）（包含串行接口寄存器、多通道发送接收（Multichannel tx/rx）、SPORT计数寄存器、错误中断控制寄存器、控制寄存器、多通道选择（Multichannel select））、SPI和SPIB寄存器、定时器寄存器、POWER MGT寄存器、外围设备中断优先级控制寄存器（Peripheral interrupt priority control register）、DAI寄存器（DAI参数寄存器、边缘中断锁存寄存器、中断优先级寄存器、（shadow）高/低优先级中断锁存寄存器、DAI状态寄存器、DAI针脚缓存状态寄存器、）、SRU寄存器（包括SRU时钟控制寄存器、数据控制寄存器、FS控制寄存器、针脚控制寄存器、外部Misc.A/B控制寄存器、针脚使能寄存器、shift寄存器的时钟控制和数据控制）、精度时钟控制寄存器（Precision Clock A/B Control Register 0/1）（包括脉冲宽度控制、幅度同步、脉冲宽度控制）、MTM寄存器、PWM寄存器、UART寄存器、TWI寄存器、FIR加速寄存器、IIR加速寄存器、FFT加速寄存器、MLB设备寄存器、WDT寄存器、Shift寄存器、RTC寄存器。</p>
</li>
<li><p>DPI、DTCP模块</p>
</li>
</ul>
<hr>
<ul>
<li><p>系统寄存器位定义（MODE1和MMASK寄存器、MODE2寄存器、ASTAT、STKYx和STKYy寄存器、IRPTL寄存器、IMASK寄存器、IMASKP寄存器、LIRPTL寄存器、FLAGS寄存器）</p>
</li>
<li><p>IOP控制/状态寄存器位定义（EEMUSTAT寄存器、RUNRSTCTL寄存器、SYSCTL寄存器、BRKCTL寄存器、REVPID、SDCTL寄存器位、SDRRC（SDRAM刷新速率控制）寄存器、SDSTAT（SDRAM状态）寄存器、SDSTAT（SDRAM状态）寄存器2、EPCTL寄存器位）</p>
</li>
<li><p>AMICTL寄存器位（DMAC寄存器控制位、SPICTL寄存器、SPISTAT寄存器、SPCTL（0~5、N0~N7）寄存器、GP计时器状态寄存器、GP计时器控制寄存器、电源管理控制寄存器、外部时钟管理控制寄存器、DAI中断锁存寄存器、IDP控制寄存器、IDP PDAP控制寄存器、DAI针脚缓存状态寄存器（0~19）、DAI状态寄存器、DPI针脚缓存状态寄存器（0~13）、DPI中断锁存寄存器）</p>
</li>
<li><p>精度时钟控制寄存器（A0、A1、B0、B1、C0、C1、D0、D1）、精度时钟脉冲宽度控制寄存器、精度时钟幅度同步、精度时钟脉冲宽度控制寄存器</p>
</li>
<li><p>优先级中断控制（Priority Interrupt Control）寄存器（可编程中断（Programmable Interrupt）寄存器位）</p>
</li>
<li><p>PWM全局控制寄存器、PWM全局状态寄存器、PWM控制寄存器、PWM状态寄存器、PWM输出禁用、PWM调试状态、PWM极性选择寄存器（Polarity Select Register）</p>
</li>
<li><p>TWI寄存器、主设备内部时钟寄存器（TWIMITR）、TWI从设备控制寄存器（TWISCTL）、TWI从设备状态寄存器（TWISSTAT）、TWI主设备控制寄存器（TWIMCTL）、TWI主设备状态寄存器（TWIMSTAT）、TWI中断控制寄存器（TWIIMASK/TWIIRPTL）、TWI先进先出控制寄存器（TWIFIFOCTL）、TWI先进先出状态寄存器（TWIFIFOSTAT）</p>
</li>
<li><p>UART寄存器、UARTIIR、UARTLCR、UARTMODE、UARTLSR、UARTTXCTL/RXCTL、UARTTXSTAT/RXSTAT</p>
</li>
<li><p>SPDIF传输寄存器、SPDIF通道状态寄存器、SPDIF用户位状态寄存器、SPDIF接收器寄存器、SPDIF传输控制寄存器、SPDIF TX输入数据格式、SPDIF接收控制寄存器、SPDIF接收状态（只读）</p>
</li>
<li><p>采样率转换控制寄存器（0~3）、输入数据格式、输出数据格式、SRC频应复元（Deemphasis）设置、彩艳率转换率（0~3）、采样率转换静音（MUTE）寄存器（SRCMUTE）</p>
</li>
<li><p>FIR加速器、IIR加速器、FFT加速器</p>
</li>
<li><p>MLB位定义（DCCR/SSCR/SMCR/IBCR/CECR/CSCR）、WDT寄存器位定义、Shift寄存器位定义、RTC寄存器位定义（控制、初始化、状态、初始化状态）</p>
</li>
</ul>
<h4 id="CDEF21479-H"><a href="#CDEF21479-H" class="headerlink" title="CDEF21479.H"></a>CDEF21479.H</h4><ul>
<li>仿真、断点寄存器</li>
<li>外部接口的IOP寄存器</li>
<li>SDRAM控制寄存器</li>
<li>AMI的IOP寄存器</li>
<li>DAM地址寄存器</li>
<li>SPORT（0~7）（串行接口寄存器、MT/MR寄存器、TDM寄存器、）</li>
<li>SPI寄存器、SPIB寄存器（通过DAI进行路由）</li>
<li>计时器寄存器</li>
<li>电源管理寄存器</li>
<li>外围中断优先级控制寄存器</li>
<li>DAI寄存器（DMA参数寄存器、SRU寄存器、采样率转换寄存器）</li>
<li>DPI寄存器</li>
<li>DTCP模块</li>
<li>SPDIF传输寄存器（通道状态缓存、用户位缓存、SPDIF接收寄存器）</li>
<li>PCG精度时钟控制寄存器</li>
<li>MTM（Memory to Memory）寄存器</li>
<li>PWM脉冲调制寄存器</li>
<li>UART寄存器</li>
<li>TWI寄存器</li>
<li>FIR加速寄存器</li>
<li>IIR加速寄存器</li>
<li>FFT加速寄存器</li>
<li>MLB设备寄存器</li>
<li>WDT寄存器</li>
<li>Shift寄存器</li>
<li>RTC寄存器</li>
</ul>
<p>在《HWR》“自己眼”中，可能自己就这么点儿寄存器。</p>
<p><img src="https://pic.islet.space/2021/05/20210529114430.png" alt="image-20210528140017190"></p>
<h2 id="PLL寄存器"><a href="#PLL寄存器" class="headerlink" title="PLL寄存器"></a>PLL寄存器</h2><h3 id="PMCTL"><a href="#PMCTL" class="headerlink" title="PMCTL"></a>PMCTL</h3><p><code>PMCTL</code> 寄存器，Power management control register。（是的，没错，就是不知道为啥管PLL的要叫PMCTL）</p>
<ul>
<li>32位内存映射寄存器（32-bit memory-mapped register）</li>
<li>包含控制位，可控制：锁相环（PLL, phase lock loop）(PLL乘法器值（multiplier）、PLL除法器值（divider）、锁相环旁路模式（PLL bypass mode） 和 外围设备使能时钟控制（clock control for enabling peripherals）)</li>
<li>包含状态位，可追踪：CLK_CFG针脚（可读写）</li>
<li>PMCTL 寄存器的复位值取决于 <code>CLK_CFG</code> 引脚（bits 5-0 &amp; 17-16）</li>
<li>包含三选一的加速器（FIR、IIR、FFT）</li>
</ul>
<p><img src="https://pic.islet.space/2021/05/20210527150918.png" alt="image-20210527150852485"></p>
<p style="text-align: center; color: gray; font-weight: 800;">图 A-2 PMCTL 寄存器</p>

<p style="text-align: center; color: gray; font-weight: 800;">表A-3  PMCTL寄存器位功能描述</p>

<p><img src="https://pic.islet.space/2021/05/20210527151117.png" alt="image-20210527151035867"></p>
<p><img src="https://pic.islet.space/2021/05/20210527151120.png" alt="image-20210527151017770"></p>
<p><img src="https://pic.islet.space/2021/05/20210527151124.png" alt="image-20210527151110432"></p>
<h3 id="PMCTL1"><a href="#PMCTL1" class="headerlink" title="PMCTL1"></a>PMCTL1</h3><img src="https://pic.islet.space/2021/05/20210527152316.png" alt="image-20210527152044822" style="zoom:67%;" />

<p style="text-align: center; color: gray; font-weight: 800;">图 A-3 PMCTL1 寄存器</p>

<p style="text-align: center; color: gray; font-weight: 800;">表A-4  PMCTL1寄存器位功能描述</p>

<p><img src="https://pic.islet.space/2021/05/20210527152313.png" alt="image-20210527152155406"></p>
<p><img src="https://pic.islet.space/2021/05/20210527152318.png" alt="image-20210527152229763"></p>
<p><img src="https://pic.islet.space/2021/05/20210527152322.png" alt="image-20210527152251696"></p>
<h2 id="复位寄存器"><a href="#复位寄存器" class="headerlink" title="复位寄存器"></a>复位寄存器</h2><p>RUNRSTCTL，运行中复位控制寄存器（Running Reset Control Register）。</p>
<p style="text-align: center; color: gray; font-weight: 800;">表A-5 RUNRSTCTL寄存器位功能描述</p>

<p><img src="https://pic.islet.space/2021/05/20210527170843.png" alt="image-20210527170816951"></p>
<h2 id="可编程中断优先级控制寄存器"><a href="#可编程中断优先级控制寄存器" class="headerlink" title="可编程中断优先级控制寄存器"></a>可编程中断优先级控制寄存器</h2><ul>
<li><p>supports 19 programmable prioritized interrupts</p>
</li>
<li><p>任何外部中断输出都可能被连接至任何可编程优先级中断输入。</p>
</li>
</ul>
<p style="text-align: center; color: gray; font-weight: 800;">表A-6 默认中断路由</p>

<p><img src="https://pic.islet.space/2021/05/20210527171222.png" alt="image-20210527171119962"></p>
<p><img src="https://pic.islet.space/2021/05/20210527171224.png" alt="image-20210527171204914"></p>
<p><img src="https://pic.islet.space/2021/05/20210527171227.png" alt="image-20210527171219793"></p>
<h2 id="目标信号控制寄存器"><a href="#目标信号控制寄存器" class="headerlink" title="目标信号控制寄存器"></a>目标信号控制寄存器</h2><p>本寄存器控制了：</p>
<ul>
<li><p>programmable priority interrupts</p>
</li>
<li><p>default interrupt sources</p>
</li>
</ul>
<p><img src="https://pic.islet.space/2021/05/20210527172018.png" alt="image-20210527171809869"></p>
<p style="text-align: center; color: gray; font-weight: 800;">图 A-4  PICR0 寄存器</p>





<p><img src="https://pic.islet.space/2021/05/20210527172024.png" alt="image-20210527171824344"></p>
<p style="text-align: center; color: gray; font-weight: 800;">图 A-5 PICR1 寄存器</p>





<p><img src="https://pic.islet.space/2021/05/20210527172027.png" alt="image-20210527171841316"></p>
<p style="text-align: center; color: gray; font-weight: 800;">图 A-6 PICR2 寄存器</p>





<p><img src="https://pic.islet.space/2021/05/20210527172029.png" alt="image-20210527171852287"></p>
<p style="text-align: center; color: gray; font-weight: 800;">图 A-7 PICR3 寄存器</p>



<h2 id="DAI-DPI中断控制寄存器"><a href="#DAI-DPI中断控制寄存器" class="headerlink" title="DAI/DPI中断控制寄存器"></a>DAI/DPI中断控制寄存器</h2><h2 id="TWI寄存器"><a href="#TWI寄存器" class="headerlink" title="TWI寄存器"></a>TWI寄存器</h2><p>《HWR》第1193页起定义了TWI的寄存器。第1244页同样给了TWI相关的寄存器一个列表。</p>
<img src="https://pic.islet.space/2021/05/20210528140307.png" alt="image-20210528140209933" style="zoom:67%;" />



<p><code>&lt;cdef21479.h&gt;</code> 对TWI相关的寄存器定义如下，p为前缀的定义是该寄存器的地址位，通过与<code>&lt;def21479.h&gt;</code> 的定义进行 <code>或</code> 运算并赋值给对应的寄存器地址进行控制，如 <code>*pTWIMITR = (0x14) | TWIEN;</code> 。</p>
<p>TWI中所有的Status相关寄存器都是 “只读” 状态，其《位描述》表上都有一个 <code>RO</code> 标志。</p>
<img src="https://pic.islet.space/2021/05/20210527095059.png" alt="image-20210527095053483" style="zoom:80%;" />

<h3 id="TWIMITR"><a href="#TWIMITR" class="headerlink" title="TWIMITR"></a>TWIMITR</h3><p>TWIMITR（<strong>Master Internal Time Register</strong>），即主机内部时间寄存器（如图A-143所示，并在表A-129中描述）。</p>
<ul>
<li>用于启用TWI模块，以及建立外围时钟（PCLK）和TWI控制器内部定时事件之间的关系。<ul>
<li>内部时间参考是从PCLK得出的，使用的是预标定值。<code>PRESCALE = fPCLK / 10 MHz</code></li>
</ul>
</li>
</ul>
<blockquote>
<p>The internal time reference is <em><strong>derived from PCLK</strong></em> using the prescaled value shown below.</p>
<p><code>PRESCALE = fPCLK/10 MHz</code></p>
</blockquote>
<img src="https://pic.islet.space/2021/05/20210525135455.png" alt="image-20210525133555377" style="zoom: 67%;" />

<p style="text-align: center; color: gray; font-weight: 800;">图 A-143 TWIMITR 寄存器</p>



<p style="text-align: center; color: gray; font-weight: 800;">表A-129 寄存器位功能描述</p>

<table>
<thead>
<tr>
<th>BITS</th>
<th>NAME</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody><tr>
<td>6-0</td>
<td>PRESCALE</td>
<td><strong>预分频</strong><br>用于生成一个内部时间参考的外围时钟（PCLK）周期数。<br>必须设置PRESCALE的值，以创建一个周期为10MHz的内部时间参考。这表示为一个7位的二进制值。</td>
</tr>
<tr>
<td>7</td>
<td>TWIEN</td>
<td><strong>TWI使能</strong><br>该位必须设置为从属或主模式操作。<br>建议在初始化PRESCALE时设置该位，并保持设置，以确保总线繁忙检测逻辑的精确运行。<br/>- 0 = 禁用TWI<br/>- 1 = 启用TWI主、从模式操作。<mark>如果该位从高电平过渡到低电平，缓冲器将被刷新，需要2个时钟周期。</mark></td>
</tr>
</tbody></table>
<h3 id="TWIDIV"><a href="#TWIDIV" class="headerlink" title="TWIDIV"></a>TWIDIV</h3><p>在主模式运行期间，跟SCL相关的TWIDIV（<strong>Clock Divider Register</strong>），即时钟分频器寄存器（如图A-144所示，并在表A-130中描述）。</p>
<ul>
<li>被用来创建串行时钟（SCL）的 <strong>高</strong> 和 <strong>低</strong> 持续时间。</li>
<li>串行时钟的频率可以从400KHz到小于20KHz不等。产生的时钟分辨率为1/10 MHz或100 ns。</li>
</ul>
<img src="https://pic.islet.space/2021/05/20210525135457.png" alt="image-20210525134728762" style="zoom: 67%;" />

<p style="text-align: center; color: gray; font-weight: 800;">图 A-144 TWIDIV 寄存器</p>



<p style="text-align: center; color: gray; font-weight: 800;">表A-130 TWIDIV 寄存器位功能描述</p>

<table>
<thead>
<tr>
<th>BITS</th>
<th>NAME</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody><tr>
<td>7-0</td>
<td>CLKLOW</td>
<td>时钟低电平<br>该时间映射了串行时间低电平的周期。<br>以8位二进制数表示。</td>
</tr>
<tr>
<td>15-8</td>
<td>CLKHI</td>
<td>时钟高电平<br>该时间映射了串行时钟在等到一个新时钟低电平到来之前的持续时间。<br>以8位二进制数表示。</td>
</tr>
</tbody></table>
<h3 id="TWIMCTL"><a href="#TWIMCTL" class="headerlink" title="TWIMCTL"></a>TWIMCTL</h3><p>TWIMCTL（Master Control Register），即TWI主机控制寄存器。</p>
<ul>
<li>控制了控制与主机模式操作相关的逻辑。</li>
<li>该寄存器内的操作不会影响到从寄设备的操作；且不应该被修改以控制从属模式的功能。</li>
</ul>
<blockquote>
<p>The TWI master mode control register controls the logic associated with master mode  operation.</p>
<p>Bits in this register do not affect slave mode operation and should not be modified to control slave mode functionality.</p>
</blockquote>
<img src="https://pic.islet.space/2021/05/20210525143535.png" alt="image-20210525140532502" style="zoom: 67%;" />

<p style="text-align: center; color: gray; font-weight: 800;">图 A-145 TWIMCTL 寄存器</p>

<p style="text-align: center; color: gray; font-weight: 800;">表A-131 TWIMCTL 寄存器位功能描述</p>

<img src="https://pic.islet.space/2021/05/20210525143532.png" alt="image-20210525143454398" style="zoom: 67%;" />

<img src="https://pic.islet.space/2021/05/20210525143531.png" alt="image-20210525143529519" style="zoom: 67%;" />



<h3 id="TWIMADDR"><a href="#TWIMADDR" class="headerlink" title="TWIMADDR"></a>TWIMADDR</h3><p>在传输的寻址阶段中，TWI控制器的主机使能，并传输TWI主机模式地址寄存器中的内容。</p>
<p>在对本寄存器进行编程时，忽略读/写位。只有从机地址的前7位（6-0）会被写入本寄存器。</p>
<p>例如：从机的地址是 <code>1010 000x</code> ，则本寄存器的写入内容则是 <code>1010 000</code>（16进制的 <code>0x50</code> ）。<mark>将该地址发送至总线时，TWI控制器根据 主机控制寄存器上TWIMDIR 位来决定对从机的读写。</mark></p>
<blockquote>
<p>During the addressing phase of a transfer, the TWI controller, with its master enabled, transmits the contents of the TWI master mode address register.<br>When programming this register, omit the read/write bit. That is, only the upper 7 bits that make up the slave address should be written to this register.<br>For example, if the slave address is 1010000X, then TWIMADDR is programmed with 1010000, which corresponds to 0x50. When sending out the address on the bus, the TWI controller appends the read/write bit as appropriate, based on the state of the TWIMDIR bit in the master mode control register.</p>
</blockquote>
<img src="https://pic.islet.space/2021/05/20210525143542.png" alt="image-20210525140743855" style="zoom: 67%;" />

<p style="text-align: center; color: gray; font-weight: 800;">图 A-146 TWIMADDR 寄存器</p>



<h3 id="TWIFIFOCTL"><a href="#TWIFIFOCTL" class="headerlink" title="TWIFIFOCTL"></a>TWIFIFOCTL</h3><p>TWIFIFOCTL（<strong>FIFO Control Register</strong>），即先进先出控制寄存器，只控制FIFO，<mark>完全不与主机模式 或 从机模式操作绑定。</mark></p>
<img src="https://pic.islet.space/2021/05/20210525144902.png" alt="image-20210525144403383" style="zoom: 67%;" />

<p style="text-align: center; color: gray; font-weight: 800;">图 A-151 TWIFIFOCTL 寄存器</p>



<p style="text-align: center; color: gray; font-weight: 800;">表A-135 TWIFIFOCTL 寄存器位功能描述</p>

<img src="https://pic.islet.space/2021/05/20210525144904.png" alt="image-20210525144738016" style="zoom:67%;" />



<h4 id="TWITXINT-interrupt"><a href="#TWITXINT-interrupt" class="headerlink" title="TWITXINT interrupt"></a>TWITXINT interrupt</h4><blockquote>
<p>This interrupt is generated when there is one or two bytes of empty space in the FIFO. Simple data handling is all that is required.</p>
</blockquote>
<h3 id="TWIIRPTL"><a href="#TWIIRPTL" class="headerlink" title="TWIIRPTL"></a>TWIIRPTL</h3><p>TWIIRPTL（TWI interrupt sources register），即TWI中断源寄存器。</p>
<ul>
<li><p>包含了有关 <em>functional areas requiring servicing</em> 的信息。</p>
</li>
<li><p>大量的比特被当做鉴定器/指示器来使用，主要用于 <em>further read</em> 以及 为 不同的状态寄存器提供服务（service various status register）。</p>
</li>
<li><p>在维护了与位绑定的中断源后，用户需要清除该中断源位。</p>
</li>
<li><p>所有的位都是粘性的 （sticky）和 <em><strong>RW1C</strong></em>。</p>
</li>
</ul>
<img src="https://pic.islet.space/2021/05/20210525163021.png" alt="image-20210525163016113" style="zoom: 50%;" />

<p style="text-align: center; color: gray; font-weight: 800;">图 A-1534 TWIIRPTL 寄存器</p>



<p style="text-align: center; color: gray; font-weight: 800;">表A-137 TWIIRPTL 寄存器位功能描述</p>

<img src="https://pic.islet.space/2021/05/20210525164025.png" alt="image-20210525163933340" style="zoom:67%;" />

<img src="https://pic.islet.space/2021/05/20210525164028.png" alt="image-20210525163959598" style="zoom:67%;" />

<h3 id="TWIIMASK"><a href="#TWIIMASK" class="headerlink" title="TWIIMASK"></a>TWIIMASK</h3><p>TWIIMARK （<strong>TWI Interrupt mask register</strong>），即TWI中断<em><strong>隐藏</strong></em>寄存器。</p>
<ul>
<li>使能中断源（interrupt sources）插入中断输出（Interrupt output）</li>
<li>每一个<strong>使能位</strong>（enable bit）都会与 <strong>TWI中断延迟寄存器</strong>（TWIIRPTL，即TWI interrupt latch register）一个<strong>中断延迟位</strong>（interrupt latch bit）通信。</li>
<li>对TWIIMASK寄存器的读写不会影响 TWIIRPTL 寄存器的内容。</li>
</ul>
<img src="https://pic.islet.space/2021/05/20210525164217.png" alt="image-20210525145706357" style="zoom: 67%;" />

<p style="text-align: center; color: gray; font-weight: 800;">图 A-154 TWIIMASK 寄存器</p>



<p style="text-align: center; color: gray; font-weight: 800;">表A-138 TWIIMASK 寄存器位功能描述</p>

<img src="https://pic.islet.space/2021/05/20210525150124.png" alt="image-20210525150058029" style="zoom:67%;" />

<img src="https://pic.islet.space/2021/05/20210525164016.png" alt="image-20210525150122857" style="zoom:67%;" />



<h3 id="TXTWI8"><a href="#TXTWI8" class="headerlink" title="TXTWI8"></a>TXTWI8</h3><p>8位传输用FIFO寄存器（TWI 8-bit transmit FIFO register），做数据缓存之用。</p>
<ul>
<li>存储数据以“先进先出”的顺序进入通信传输缓存。</li>
<li>尽管外围总线写入带宽是32位，但是只有一个字节会被写入8位的 <em><strong>TXTWI8</strong></em>。</li>
<li>伴随着每一次数据写入，<strong>TWIFIFOSTAT</strong> 寄存器中的 <strong>TWITXS</strong> 传输状态位都会被更新。</li>
<li>当FIFO缓存存满时，仍有数据需要写入的话，核心就会让数据等着，直到转运缓存（TRANSMIT FIFO BUFFER）由至少一个字节的空间时才能完成写入操作。</li>
</ul>
<img src="https://pic.islet.space/2021/05/20210525161210.png" alt="image-20210525155309392" style="zoom:67%;" />

<p style="text-align: center; color: gray; font-weight: 800;">图 22-7 8位传输FIFO寄存器</p>



<img src="https://pic.islet.space/2021/05/20210527133602.png" alt="image-20210527114613231" style="zoom:67%;" />







<h3 id="例程"><a href="#例程" class="headerlink" title="例程"></a>例程</h3><h4 id="主寄存器初始化函数"><a href="#主寄存器初始化函数" class="headerlink" title="主寄存器初始化函数"></a>主寄存器初始化函数</h4><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line">ADAU1772_1_ADDR = <span class="number">0X3C</span>;  <span class="comment">//第一个从设备的地址是0x3C，其ADDR1和ADDR0引脚均为0；</span></span><br><span class="line">ADAU1772_2_ADDR = <span class="number">0X3D</span>;  <span class="comment">//第一个从设备的地址是0x3D，其ADDR1和ADDR0引脚为0和1；</span></span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">void</span> <span class="title">Master_TWI_Init</span><span class="params">(<span class="keyword">void</span>)</span></span>&#123;</span><br><span class="line">	<span class="comment">// 预分频为 fPCLK/10 MHz</span></span><br><span class="line">	*pTWIMITR = (<span class="number">0x14</span>) | TWIEN;  <span class="comment">//0x14和0x80进行 位或操作，将结果148写入TWI主机时间寄存器中</span></span><br><span class="line"></span><br><span class="line">	<span class="comment">// CLKDIV = TWI SCL period ? 10 MHz time reference</span></span><br><span class="line">	<span class="comment">// CLKDIV = (1/100 KHz) / 100 ns = 100</span></span><br><span class="line">	<span class="comment">// For 40 - 60 duty cycle, CLKHI = 40 and CLKLOW = 60</span></span><br><span class="line"></span><br><span class="line">	*pTWIDIV = (CLKHI &lt;&lt; <span class="number">8</span>) | CLKLOW;</span><br><span class="line"></span><br><span class="line">	<span class="comment">// 需要被访问的从设备的地址</span></span><br><span class="line">	*pTWIMADDR = ADAU1772_1_ADDR; </span><br><span class="line"></span><br><span class="line">	<span class="comment">// 传送至从属设备的第一个字节数据</span></span><br><span class="line">	*pTXTWI8 = <span class="number">0x00</span>;</span><br><span class="line">    *pTXTWI8 = <span class="number">0x85</span>; <span class="comment">//(0101 0101b)</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">/*  // 配置TWIFIFOCTL寄存器，为每个数据字节(byte)生成中断</span></span><br><span class="line"><span class="comment">	*pTWIFIFOCTL = TWITXFLUSH | TWIRXFLUSH;</span></span><br><span class="line"><span class="comment">	*pTWIFIFOCTL = 0;</span></span><br><span class="line"><span class="comment">	*/</span>  <span class="comment">//暂时禁用该数据写入寄存器配置（包括中断和写入读取规则等）</span></span><br><span class="line">    *pTWIFIFOCTL = <span class="number">0x15</span>;  <span class="comment">//即（0 1111b），详细配置信息请参照《ADSP-214xx SHARC Processor Hardware Reference》</span></span><br><span class="line">    </span><br><span class="line">	<span class="comment">// 中断使能位，上方已经写过了，有些重复</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">ifdef</span> INTERRUPT_MODE</span></span><br><span class="line">	*pTWIIMASK |= TWITXINT;</span><br><span class="line"><span class="meta">#<span class="meta-keyword">endif</span></span></span><br><span class="line"></span><br><span class="line">	<span class="comment">// 打开TWI的控制寄存器</span></span><br><span class="line">	*pTWIMCTL = (N &lt;&lt; <span class="number">6</span>);  <span class="comment">//？？</span></span><br><span class="line">	*pTWIMCTL |= TWIMEN;  <span class="comment">// 打开主机模式（Master Mode enable）</span></span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>



<h1 id="TWI-IN-MASTER-TX"><a href="#TWI-IN-MASTER-TX" class="headerlink" title="TWI IN MASTER-TX"></a>TWI IN MASTER-TX</h1><p><strong>Peripherals with Multiple Interrupt Request Signals</strong></p>
<blockquote>
<p>TWI和UART有分离的中断输出。两者都默认连接至P14I（DPI）。然而，两者都允许分离连接至默认不路由的PICR，反而提供了更多可通过DAI/DPI中断优先级更改的混合模型。</p>
<p>The TWI and the UART have separate interrupt outputs. Both peripherals are already connected via the P14I (DPI) by default. However both peripherals allow separate connectivity into the PICR that are not routed by default. This provides more flexibility for priority change across the DAI/DPI interrupts.</p>
</blockquote>
<h2 id="特性"><a href="#特性" class="headerlink" title="特性"></a>特性</h2><p>《HWR》第855页起对TWI进行了描述。</p>
<ul>
<li>需要使用DPI进行针脚信号的路由，不能使用DAI</li>
<li>支持主从模式</li>
<li>支持数据缓存接入和核心数据接入，不支持DMA</li>
<li>最大时钟频率400KHz</li>
<li>7-bit 寻址</li>
<li>支持多播主机仲裁</li>
<li>主时钟同步和时钟低延伸支持</li>
<li>低中断速率</li>
<li>分离多字节接收和传输的FIFOs</li>
<li>在总线锁死时，对数据和时钟线的独立复写控制</li>
<li>峰值抑制的输入滤波器</li>
</ul>
<img src="https://pic.islet.space/2021/05/20210527100924.png" alt="image-20210527100834503" style="zoom: 67%;" />

<img src="https://pic.islet.space/2021/05/20210527133611.png" alt="image-20210527100951355" style="zoom:67%;" />



<h2 id="针脚描述"><a href="#针脚描述" class="headerlink" title="针脚描述"></a>针脚描述</h2><img src="https://pic.islet.space/2021/05/20210527102109.png" alt="image-20210527101956389" style="zoom:67%;" />

<h2 id="SRU编程"><a href="#SRU编程" class="headerlink" title="SRU编程"></a>SRU编程</h2><img src="https://pic.islet.space/2021/05/20210527102114.png" alt="image-20210527102029529" style="zoom:67%;" />

<p>​    </p>
<h2 id="时钟频率"><a href="#时钟频率" class="headerlink" title="时钟频率"></a>时钟频率</h2><ul>
<li>外围时钟是TWI时钟频率的基础。</li>
<li>串行时钟频率最高400KHz，最低20KHz；其分辨率为 1/10MHz 或 100ns。</li>
</ul>
<p>分频数的计算案例如下：</p>
<img src="https://pic.islet.space/2021/05/20210527102916.png" alt="image-20210527102754286" style="zoom:67%;" />



<h2 id="功能描述"><a href="#功能描述" class="headerlink" title="功能描述"></a>功能描述</h2><img src="https://pic.islet.space/2021/05/20210527133616.png" alt="image-20210527103515471" style="zoom: 67%;" />







<h2 id="8位数据寄存器"><a href="#8位数据寄存器" class="headerlink" title="8位数据寄存器"></a>8位数据寄存器</h2><h2 id="TWI中断"><a href="#TWI中断" class="headerlink" title="TWI中断"></a>TWI中断</h2><img src="https://pic.islet.space/2021/05/20210527133619.png" alt="image-20210527104039047" style="zoom:67%;" />

<h3 id="中断源"><a href="#中断源" class="headerlink" title="中断源"></a>中断源</h3><h3 id="Masking"><a href="#Masking" class="headerlink" title="Masking"></a>Masking</h3><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">bit <span class="built_in">set</span> IMASK P14I; <span class="comment">/* unmasks P14I interrupt */</span></span><br><span class="line">ustat1=dm(DPI_IMASK_RE); <span class="comment">/* set TWI Int */</span></span><br><span class="line">bit <span class="built_in">set</span> ustat1 TWI_INT;</span><br><span class="line">dm(DPI_IMASK_RE)=ustat1;</span><br></pre></td></tr></table></figure>







<h3 id="Service"><a href="#Service" class="headerlink" title="Service"></a>Service</h3><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">TWI_ISR:</span><br><span class="line">ustat1 = dm(TWIIRPTL); <span class="comment">/* read IRPTL to identify cause*/</span></span><br><span class="line">bit TST ustat1 TWITXINT; <span class="comment">/* test TX buffer bit*/</span></span><br><span class="line">IF TF jump TX_BUF;</span><br><span class="line"></span><br><span class="line">TX_BUF:</span><br><span class="line">dm(TWIIRPTL) = ustat1; <span class="comment">/* RW1C to clear TWI TX buffer </span></span><br><span class="line"><span class="comment"> interrupt */</span></span><br><span class="line">r0=dm(TWIMCTL); <span class="comment">/* dummy read*/</span></span><br><span class="line">instruction;</span><br><span class="line">rti;</span><br></pre></td></tr></table></figure>



<h2 id="主设备发送模式"><a href="#主设备发送模式" class="headerlink" title="主设备发送模式"></a>主设备发送模式</h2><p>以下为单主机传输模式的的编程过程：</p>
<ol>
<li>Program the <code>TWIMADDR</code> register. <ul>
<li>This defines the address transmitted during the address phase of the transfer.</li>
</ul>
</li>
<li>Program the <code>TXTWI8</code> or <code>TXTWI16</code> registers. <ul>
<li>This is the initial data transmitted. </li>
<li>It is considered an error to complete the address phase of the transfer and not have data available in the transmit FIFO buffer. </li>
</ul>
</li>
<li>Program the <code>TWIFIFOCTL</code> register. <ul>
<li>Indicate if transmit FIFO buffer interrupts should occur with each byte transmitted (8 bits) or with each 2 bytes transmitted (16 bits). </li>
</ul>
</li>
<li>Program the <code>TWIIMASK</code> register. <ul>
<li>Enable the bits associated with the desired interrupt sources. </li>
<li>For example, programming the value <code>0x0030</code> results in an interrupt output to the processor when the master transfer completes, or if a master transfer error has occurred. </li>
</ul>
</li>
<li>Program the <code>TWIMCTL</code> register. <ul>
<li>This prepares and enables master mode operation. </li>
<li>As an example, programming the value <code>0x0201</code> enables master mode operation, generates a 7-bit address, sets the direction to master-transmit, uses standard mode timing, and transmits 8 data bytes before generating a stop condition. </li>
</ul>
</li>
</ol>
<img src="https://pic.islet.space/2021/05/20210527105334.png" alt="image-20210527104628291" style="zoom:67%;" />







<h2 id="TWI物理接口（引脚）确定"><a href="#TWI物理接口（引脚）确定" class="headerlink" title="TWI物理接口（引脚）确定"></a>TWI物理接口（引脚）确定</h2><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">void</span> <span class="title">InitSRU</span><span class="params">(<span class="keyword">void</span>)</span></span>;  <span class="comment">//用于引脚声明</span></span><br><span class="line"><span class="function"><span class="keyword">extern</span> <span class="keyword">void</span> <span class="title">initPLL_SDRAM</span><span class="params">(<span class="keyword">void</span>)</span></span>;  <span class="comment">//为CCLK和HCLK初始化DSP的PLL</span></span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">void</span> <span class="title">DPI_Isr</span><span class="params">(<span class="keyword">int</span> dummy)</span></span>;  <span class="comment">//DPI引脚中断控制</span></span><br><span class="line"><span class="function"><span class="keyword">void</span> <span class="title">Enable_DPI_Interrupt</span><span class="params">(<span class="keyword">void</span>)</span></span>;  <span class="comment">//引脚中断使能</span></span><br><span class="line"><span class="function"><span class="keyword">void</span> <span class="title">Master_TWI_Init</span><span class="params">(<span class="keyword">void</span>)</span></span>;  <span class="comment">//主机初始化</span></span><br><span class="line"><span class="function"><span class="keyword">void</span> <span class="title">InitBuffer</span><span class="params">(<span class="keyword">void</span>)</span></span>;   <span class="comment">//初始化TWI_Buffer，用于存储发送的数据</span></span><br><span class="line"><span class="function"><span class="keyword">void</span> <span class="title">TWI_Transmit_Data_Polling</span><span class="params">(<span class="keyword">void</span>)</span></span>;  <span class="comment">//传输数据用的函数</span></span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">int</span> <span class="title">Init_TWI</span><span class="params">(<span class="keyword">void</span>)</span></span>;  <span class="comment">//初始化TWI（类似于main()）</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>







<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">void</span> <span class="title">Init_TWI_SRU</span><span class="params">()</span></span>&#123;</span><br><span class="line">	<span class="comment">//TWI数据针脚路由</span></span><br><span class="line">	SRU(LOW, DPI_PB11_I); <span class="comment">/* input buffer is low */</span></span><br><span class="line">	SRU(TWI_DATA_PBEN_O, DPI_PBEN11_I); <span class="comment">/* TWI data output*/</span></span><br><span class="line"></span><br><span class="line">	<span class="comment">// TWI时钟针脚路由</span></span><br><span class="line">	SRU2(LOW, DPI_PB12_I); <span class="comment">/* input buffer is low */</span></span><br><span class="line">	SRU2(TWI_CLK_PBEN_O, DPI_PBEN12_I); <span class="comment">/* TWI clock output*/</span></span><br><span class="line"></span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>



<img src="https://pic.islet.space/2021/05/20210527144920.png" alt="image-20210524112141809" style="zoom:67%;" />














<h1 id="LATENCY"><a href="#LATENCY" class="headerlink" title="LATENCY"></a>LATENCY</h1><h2 id="TWI-效果延迟（时间）"><a href="#TWI-效果延迟（时间）" class="headerlink" title="TWI 效果延迟（时间）"></a>TWI 效果延迟（时间）</h2><p>在TWI寄存器设置后，其效果延迟大概是 1.5到2个PCLK周期。</p>
<p><img src="https://pic.islet.space/2021/05/20210525153905.png" alt="image-20210525153855627"></p>
<h1 id="ASM-“NOP”"><a href="#ASM-“NOP”" class="headerlink" title="ASM(“NOP”)"></a>ASM(“NOP”)</h1><p>[blog.csdn.net](<a target="_blank" rel="noopener" href="https://blog.csdn.net/Mr_White01/article/details/68488802#:~:text=asm">https://blog.csdn.net/Mr_White01/article/details/68488802#:~:text=asm</a> (“nop”)是内嵌汇编做空指令延时用的，其中asm ()的作用是指函数内部的参数翻译为汇编指令，其作用是在C语言环境下直接使用汇编指令执行。 nop是一个空等待汇编指令，这个指令执行时，单片机是什么也不做，仅仅起一个时间延时作用。,CC2530属于8051系列单片机，asm (“nop”)执行的是一条空指令（单周期指令），占用时间是一个机器周期，晶振为32Mhz。 于是，机器周期%3D12*1%2F32%3D0.375us。 即一句asm (“nop”)延时了0.375us。)</p>
<h2 id="asm-作用"><a href="#asm-作用" class="headerlink" title="asm()作用"></a>asm()作用</h2><p>将函数内部的参数翻译为汇编指令，在C语言环境下直接使用汇编指令执行。</p>
<ul>
<li><p><code>asm(&quot;nop&quot;)</code>是内嵌汇编做空指令延时用的；</p>
</li>
<li><p><code>nop</code>是一个空等待汇编指令，这个指令执行时，单片机是什么也不做，仅仅起一个时间延时作用。 </p>
</li>
</ul>
<blockquote>
<p>CC2530属于8051系列单片机，asm(“nop”)执行的是一条空指令（单周期指令），占用时间是一个机器周期，晶振为32Mhz。 </p>
<p>于是，机器周期=12*1/32=0.375us ; 即一句asm(“nop”)延时了0.375us。</p>
</blockquote>
<h2 id="时钟周期"><a href="#时钟周期" class="headerlink" title="时钟周期"></a>时钟周期</h2><p>时钟周期也称为振荡周期，定义为时钟脉冲的倒数(可以这样来理解，时钟周期就是单片机外接晶振的倒数，例如12M的晶振，它的时间周期就是1/12 us)，是计算机中最基本的、最小的时间单位。 </p>
<p>在一个时钟周期内，CPU仅完成一个最基本的动作。对于某种单片机，若采用了1MHZ的时钟频率，则时钟周期为1us;若采用4MHZ的时钟频率，则时钟  周期为250us。由于时钟脉冲是计算机的基本工作脉冲，它控制着计算机的工作节奏(使计算机的每一步都统一到它的步调上来)。显然，对同一种机型的计算机，时钟频率越高，计算机的工作速度就越快。具体计算就是1/fosc。也就是说如果晶振为1MHz，那么时钟周期就为1us；6MHz的话，就是1/6us。 </p>
<p> 8051单片机把一个时钟周期定义为一个节拍(用P表示)，二个节拍定义为一个状态周期(用S表示)。 </p>
<h2 id="机器周期"><a href="#机器周期" class="headerlink" title="机器周期"></a>机器周期</h2><p>在计算机中，为了便于管理，常把一条指令的执行过程划分为若干个阶段，每一阶段完成一项工作。例如，取指令、存储器读、存储器写等，这每一项工作称为一个基本操作。完成一个基本操作所需要的时间称为机器周期。一般情况下，一个机器周期由若干个S周期(状态周期)组成。 </p>
<p>8051系列单片机的一个机器周期同6个  S周期(状态周期)组成。前面已说过一个时钟周期定义为一个节拍(用P表示)，二个节拍定义为一个状态周期(用S表示)，8051单片机的机器周期由6个 状态周期组成，也就是说一个机器周期=6个状态周期=12个时钟周期。 具体计算为：时钟周期 X  cycles。如果单片机是12周期的话，那么机器周期就是T×12。假设晶振频率为12M，单片机为12周期的话，那么机器周期就是1us。 </p>
<p>例如外接24M晶振的单片机，他的一个机器周期=12/24M 秒；52系列单片机一个机器周期等于12个时钟周期。设晶振频率为12MHz时，52单片机是12T的单片机，即频率要12分频。12M经过分频变为1M，由T=1/f,即一个机器周期变为1us。 </p>
<h2 id="指令周期"><a href="#指令周期" class="headerlink" title="指令周期"></a>指令周期</h2><p>执行一条指令所需要的时间，一般由若干个机器周期组成。指令不同，所需的机器周期也不同。通常，包含一个机器周期的指令成为单周期指令，比如CLR,MOV等等。包含两个机器周期的指令称为双周期指令。另外还有4周期指令，比如乘法和除法指令。对于一些简单的的单字节指令，在取指令周期中，指令取出到指令寄存器后，立即译码执行，不再需要其它的机器周期。对于一些比较复杂的指令，例如转移指令、乘法指令，则需要两个或者两个以上的机器周期。 </p>
<h2 id="总线周期"><a href="#总线周期" class="headerlink" title="总线周期"></a>总线周期</h2><p>由于存贮器和I/O端口是挂接在总线上的，CPU对存贮器和I/O接口的访问，是通过总线实现的。通常把CPU通过总线对微处理器外部(存贮器或 I/O接口)进行一次访问所需时间称为一个总线周期。</p>
<p>总结一下，时钟周期是最小单位，机器周期需要1个或多个时钟周期，指令周期需要1个或多个机器周期;机器周期指的是完成一个基本操作的时间，这个基本操作有时可能包含总线读写，因而包含总线周期，但是有时可能与总线读写无关，所以，并无明确的相互包含的关系。  指令周期：是CPU的关键指标，指取出并执行一条指令的时间。一般以机器周期为单位，分单指令执行周期、双指令执行周期等。现在的处理器的大部分指令(ARM、DSP)均采用单指令执行周期。机器周期：完成一个基本操作的时间单元，如取指周期、取数周期。时钟周期：CPU的晶振的工作频率的倒数。</p>
<h1 id="寄存器位操作"><a href="#寄存器位操作" class="headerlink" title="寄存器位操作"></a>寄存器位操作</h1><p>寄存器位操作也叫 <em>Bit Manipulation</em> 。</p>
<h1 id="PLL代码分析"><a href="#PLL代码分析" class="headerlink" title="PLL代码分析"></a>PLL代码分析</h1><h2 id="官方示例"><a href="#官方示例" class="headerlink" title="官方示例"></a>官方示例</h2><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">void</span> <span class="title">Init_PLL</span><span class="params">(<span class="keyword">void</span>)</span></span></span><br><span class="line"><span class="function"></span>&#123;</span><br><span class="line">	<span class="keyword">int</span> temp,i;</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Step 1 - change the PLLD to 4</span></span><br><span class="line">	temp=*pPMCTL;   <span class="comment">//备份PMCTL寄存器的值至temp</span></span><br><span class="line">	temp&amp;=~PLLD16 ;     <span class="comment">//0x20，将PLLD16的值和temp进行逐位“与”运算</span></span><br><span class="line">	temp|=(PLLD4 | DIVEN) ;   <span class="comment">//0x260    0010 0110 0000</span></span><br><span class="line">	*pPMCTL = temp;</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Step 2 - 等待分频器稳定</span></span><br><span class="line">	SysWait(<span class="number">16</span>);</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Step 3 - set INDIV bit now to bring down the VCO speed and enter the bypass mode</span></span><br><span class="line">	temp&amp;=~DIVEN;</span><br><span class="line">	temp|=(INDIV | PLLBP);</span><br><span class="line">	*pPMCTL = temp;</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Step 4 -等待PLL锁定</span></span><br><span class="line">	SysWait(<span class="number">4096</span>);</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Step 5 - come out of the bypass mode</span></span><br><span class="line">	temp=*pPMCTL;</span><br><span class="line">	temp&amp;=~PLLBP;</span><br><span class="line">	*pPMCTL = temp;</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Step 6 - 等待分频器稳定</span></span><br><span class="line">	SysWait(<span class="number">16</span>);</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Step 7 - set the required PLLM and INDIV values here  and enter the bypass mode</span></span><br><span class="line">	 <span class="comment">//PLLM=16, INDIV=0,  fVCO=2*PLLM*CLKIN = 2*16*16.625 = 532 MHz</span></span><br><span class="line">	temp = *pPMCTL;</span><br><span class="line">	temp&amp;=~ (INDIV | PLLM63);</span><br><span class="line">	temp|= (PLL_MULT| PLLBP);</span><br><span class="line">	*pPMCTL = temp;</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Step 8 - wait for the PLL to lock</span></span><br><span class="line">	<span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;<span class="number">4096</span>;i++);</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Step 9 - come out of the bypass mode</span></span><br><span class="line">	temp = *pPMCTL;</span><br><span class="line">	temp&amp;=~PLLBP;</span><br><span class="line">	*pPMCTL=temp;</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Step 10 - wait for dividers to stabilize</span></span><br><span class="line">	SysWait(<span class="number">16</span>);</span><br><span class="line">	</span><br><span class="line">	<span class="comment">// Step 11 - set the required values of PLLD(=2) and SDCKR (=2.5 for ADSP-21489 and 2 for ADSP-21479) here</span></span><br><span class="line">	<span class="comment">// fCCLK = fVCO/PLLD = 532/2 = 266 MHz, fSDCLK = fCCLK/SDCKR = 266/2 = 133 MHz</span></span><br><span class="line">	temp=*pPMCTL;</span><br><span class="line">	temp&amp;=~(PLLD16 | <span class="number">0x1C0000</span> );</span><br><span class="line">	temp|= (SDCKR2 | PLLD2 | DIVEN);</span><br><span class="line">	*pPMCTL=temp;</span><br><span class="line">	</span><br><span class="line">	<span class="comment">// Step 12 - wait for the dividers to stabilize</span></span><br><span class="line">	SysWait(<span class="number">16</span>);</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>



<h2 id="步骤总结"><a href="#步骤总结" class="headerlink" title="步骤总结"></a>步骤总结</h2><p>从官方给出的示例代码中，可以将步骤总结如下：</p>
<ol>
<li><mark>设置PLLD</mark> - 等待分频器稳定</li>
<li><mark>设置INDIV位以降低VCO速度，并进入旁路模式</mark> - 等待PLL锁定</li>
<li><mark>从旁路模式出来</mark> - 等待分频器稳定</li>
<li><mark>设置PLLM和INDIV，并进入旁路模式</mark> - 等待PLL锁定</li>
<li><mark>从旁路模式出来</mark> - 等待分频器稳定</li>
<li><mark>设置PLLD和SDCKR</mark> - 等待分频器稳定</li>
</ol>
<p>从以上步骤可以看出，PLL的初始化，主要是设置 <strong>PLLD</strong> 、 <strong>INDIV</strong> 、 <strong>PLLM</strong> 、 <strong>SDCKR</strong> 的值，途中反复等待 <strong>分频器稳定</strong> 和 <strong>PLL锁定</strong>。</p>
<h2 id="问题总结"><a href="#问题总结" class="headerlink" title="问题总结"></a>问题总结</h2><ol>
<li>进入旁路模式的意义：</li>
</ol>
<h1 id="时钟、仲裁、PLL、分频"><a href="#时钟、仲裁、PLL、分频" class="headerlink" title="时钟、仲裁、PLL、分频"></a>时钟、仲裁、PLL、分频</h1><p>《HWR》第884页——PLL</p>
<p>PCLK</p>
<p>CLKIN</p>
<blockquote>
<p>The PLLD bits define the VCO output clock to core clock ratio to build the processor core clock (CCLK). The post divider can be changed any time and new division ratios are implemented on the fly.</p>
</blockquote>
<blockquote>
<p>The PCLK and CLKIN clocks are used in the arbitration logic for the shared external bus.</p>
</blockquote>
<blockquote>
<p>The PLL bit settings PLLM/PLLD in PMCTL register need to be programmed such that the PLLM/PLLD ratio is integer (for example 15/2=7.5 fractional, is not allowed).</p>
</blockquote>
<h3 id="PLLD"><a href="#PLLD" class="headerlink" title="PLLD"></a>PLLD</h3><p><mark style="font-weight: 900;">Page 888:</mark> <strong>PLLD</strong>（PLL Divider）定义了 <strong>VCO输出时钟</strong> 和 <strong>核心时钟</strong> 的比值，以构建 <strong>处理器核心时钟</strong>（CCLK）。正在使用的分频器可以被随时改变，新的分频比率可以实时被应用。</p>
<p><mark style="font-weight: 900;">Page 957:</mark> <strong>PLLD</strong>只有2位，可以设置为2、4、8、16。</p>
<img src="https://pic.islet.space/2021/05/20210529113458.png" alt="image-20210529113003651" style="zoom:67%;" />

<p><mark style="font-weight: 900;">&lt;def21479.h&gt;</mark>:<img src="https://pic.islet.space/2021/05/20210529113406.png" alt="image-20210529113403231"></p>
<p>以下这几个操作中均需要用到PLLD，分别是：</p>
<ul>
<li>输出时钟生成器编程模型 （Output Clock Generator Programming Model）</li>
<li>改变链接口时钟（Changing the Link Port Clock）</li>
<li>发布分频器（Post Divider）</li>
</ul>
<img src="https://pic.islet.space/2021/05/20210529113238.png" alt="image-20210529111641680" style="zoom:67%;" />

<img src="https://pic.islet.space/2021/05/20210529113241.png" alt="image-20210529111748944" style="zoom:67%;" />

<img src="https://pic.islet.space/2021/05/20210529113244.png" alt="image-20210529112121464" style="zoom:67%;" />





<h1 id="INTERRUPT-CONTROL-（中断控制）"><a href="#INTERRUPT-CONTROL-（中断控制）" class="headerlink" title="INTERRUPT CONTROL （中断控制）"></a>INTERRUPT CONTROL （中断控制）</h1><p><em>Page93</em>：</p>
<blockquote>
<p>For information on the IRPTL, LIRPTL, and IMASK registers, see <em>SHARC Processor Programming Reference</em>.</p>
</blockquote>
<p>下表2-1介绍了经过DAI和DPI的数据通道：</p>
<ul>
<li>DAI共有32个通道（22个外围设备通道，10个miscellaneous通道），DPI共有12个通道（3个外围设备通道，9个miscellaneous通道）</li>
<li>DAI允许设置优先级，而DPI不允许</li>
<li>DAI和DPI都能识别上升沿（Rising Edge）或下降沿（Falling Edge）</li>
<li>到核心的中断（Interrupt to Core)，DAI为2，DPI为1</li>
<li>DAI和DPI都是4分频</li>
</ul>
<p><img src="https://pic.islet.space/2021/06/20210602150124.png" alt="image-20210602150117965"></p>
<h2 id="特征"><a href="#特征" class="headerlink" title="特征"></a>特征</h2><ul>
<li><p>两个系统中断控制器（SIC, System Interrupt Controller），分别为DAI SIC 和 DPI SIC，连接至核心中断控制器（CIC, Core Interrupt Controller）。</p>
</li>
<li><p>DAI SIC 允许高/低中断优先级配置选项</p>
</li>
<li><p>DAI中断控制器提供最高32条独立可配置通道</p>
</li>
<li><p>DPI中断控制器提供最高12条独立可配置通道</p>
</li>
<li><p>DAI SIC和DPI SIC都允许针对波形的上升沿或下降沿进行锁存</p>
</li>
<li><p>与核心锁存中断一致的中断延迟</p>
</li>
<li><p>时钟：系统中断控制器的基础时钟是 <em>4分频</em> (f<del>PCLK</del>)/4 ；所有中断的确认响应速度为4分频最高。</p>
</li>
</ul>
<h2 id="中断寄存器"><a href="#中断寄存器" class="headerlink" title="中断寄存器"></a>中断寄存器</h2><p><strong>可编程中断控制寄存器</strong>（<strong>PICR</strong>3 - 0）： 为了登记（assign）独立优先级（individual priorities）到各外围通道，19个外围设备可路由至可编程中断输入。</p>
<p><strong>DAI 中断屏蔽寄存器</strong>（<strong>DAI_IMASK</strong>）：屏蔽上升或下降沿波形。因可屏蔽的边沿有上升沿或下降沿，因此DAI中断屏蔽寄存器分为 DAI_IMASK_RE 和  DAI_IMASK_FE。</p>
<p><strong>DAI 中断屏蔽优先级寄存器</strong>（<strong>DAI_IMASK_PRI</strong>）：为DAI高/低中断优先级屏蔽中断。</p>
<p><strong>DAI 中断锁存寄存器</strong>（<strong>DAI_IRPTL</strong>）: 为DAI高/低优先级中断锁存中断。</p>
<p><strong>DPI 中断屏蔽寄存器</strong>（<strong>DPI_IMASK</strong>）：屏蔽上升或下降沿波形。因可屏蔽的边沿有上升沿或下降沿，因此DPI中断屏蔽寄存器分为 DPI_IMASK_RE 和  DPI_IMASK_FE。</p>
<p><strong>DPI 中断锁存寄存器</strong>（<strong>DPI_IRPTL</strong>）：为DPI中断锁存中断。</p>
<h2 id="功能描述-1"><a href="#功能描述-1" class="headerlink" title="功能描述"></a>功能描述</h2><h3 id="可编程中断优先级控制"><a href="#可编程中断优先级控制" class="headerlink" title="可编程中断优先级控制"></a>可编程中断优先级控制</h3><h4 id="外围中断"><a href="#外围中断" class="headerlink" title="外围中断"></a>外围中断</h4><h4 id="软件中断"><a href="#软件中断" class="headerlink" title="软件中断"></a>软件中断</h4><h4 id="多重中断请求信号的外围设备"><a href="#多重中断请求信号的外围设备" class="headerlink" title="多重中断请求信号的外围设备"></a>多重中断请求信号的外围设备</h4><h3 id="系统中断控制器"><a href="#系统中断控制器" class="headerlink" title="系统中断控制器"></a>系统中断控制器</h3><p>DAI/DPI外围相关事件发生时，这些针脚各自拥有能够指向核心的系统中断控制器。</p>
<p>相对于SHARC核心，音频事件通常发生不频繁，DAI/DPI中断控制器将其所有中断减少到核心主中断系统中的三个中断信号上：</p>
<ul>
<li>一个映射为DAI低优先级</li>
<li>一个映射为DAI高优先级</li>
<li>第三个映射到DPI中断。</li>
</ul>
<p>以上这种操作，允许程序更加粗略地去表示优先级。</p>
<p>输出总线中断信号可以有逻辑地导向（ORed）一个中断线并递交至（fed to）核心中断控制逻辑。</p>
<blockquote>
<p>The output bus interrupt signals are logically ORed into one interrupt line and fed to the core’s interrupt controller logic.</p>
</blockquote>
<p><img src="https://pic.islet.space/2021/06/20210602155414.png" alt="image-20210602154656729"></p>
<p><strong>注意</strong>：DAI/DPI中断控制器拥有与核心中断控制器相同的中断延迟，或6个延时周期以相应异步中断。</p>
<p>被用于配置DAI中断控制器的有3个寄存器，被用于配置DPI中断控制器的有2个寄存器。32个DAI中断源和12个DPI中断源中的任意一个都可以用于独立配置开关，来控制进入信号的上升沿、下降沿、上升下降沿（both edges）或无沿（neither edge）。</p>
<p>需要注意的是，当核心中断寄存器是系统寄存器时，DAI/DPI中断控制寄存器是被内存映射的寄存器（memory mapped registers），且通过外围设备总线被接入（accessed via the peripheral bus）。</p>
<h4 id="DAI-DPI中断源"><a href="#DAI-DPI中断源" class="headerlink" title="DAI/DPI中断源"></a>DAI/DPI中断源</h4><p>DAI有5个外围（中断）源都被多路复用至（multiplexed into）32个中断源里，并以 <code>DAI_INT 0 ~ 31</code> 作为标签名称。</p>
<p>DPI有3个外围（中断）源都被多路复用至（multiplexed into）12个中断源里，并以 <code>DPI_INT 0 ~ 13</code> 作为标签名称。</p>
<p>下表介绍了DAI/DPI在不同的通信方式和信号响应的关系。</p>
<img src="https://pic.islet.space/2021/06/image-20210602195334432.png" alt="image-20210602195334432" style="zoom:67%;" />



<h4 id="DAI中断锁存优先级设置"><a href="#DAI中断锁存优先级设置" class="headerlink" title="DAI中断锁存优先级设置"></a>DAI中断锁存优先级设置</h4><p>DAI系统中断控制器寄存器对（ <code>DAI_IRPTL_H</code> 和 <code>DAI_IRPTL_L</code>）取代了通常由核心中断控制器的IRPTL寄存器执行的功能。一个单一的寄存器（ <code>DAI_IRPTL_PRI</code>）指定了这些中断被映射到哪个锁存器中。</p>
<p>当一个DAI中断被配置为低优先级（<code>DAI_IMASK_PRI</code> 位被清除，默认设置），它将被锁在 <code>DAI_IRPTL_L</code> 寄存器中。低优先级的DAI中断，<code>DAILI</code>，被连接到 <code>P12I</code> 核心中断上。默认情况下。<code>PICR</code> 寄存器可以改变这种连接。每当DAI的低优先级中断被设置，<code>LIRPTL </code>寄存器中的 <code>DAILI</code> 位就会被设置，核心就会为该低优先级中断服务。</p>
<img src="https://pic.islet.space/2021/06/image-20210602200433030.png" alt="image-20210602200433030" style="zoom:67%;" />

<p><strong>注意</strong>： DAI会在<strong>中断向量表</strong>中触发一个高优先级一个低优先级的中断。当任一来自DAI的中断需要服务时，两个核心ISR之一必须审查（interrogate）DAI的中断控制器以判定其中断源。</p>
<blockquote>
<p>中断向量表（Interrupt Vector Table, IVT）, Page 177</p>
<img src="https://pic.islet.space/2021/06/image-20210602205507981.png" alt="image-20210602205507981" style="zoom:67%;" />
</blockquote>
<h4 id="DPI中断锁存"><a href="#DPI中断锁存" class="headerlink" title="DPI中断锁存"></a>DPI中断锁存</h4><p>DPI系统中断控制寄存器（<code>DPI_IRPTL</code>）取代了通常是由核心控制器寄存器（<code>IRPTL</code>）的功能。</p>
<p>当DPI中断配置时，将被锁存在 <code>DPI_IRPTL</code> 寄存器中。默认情况下，DPI中断被连接至P14I核心中断。PICR寄存器可以改变其连接。无论何时，DPI中断一旦设置，<code>LIRPTL</code> 寄存器中已编程的DPI位会被设置，且核心将会为已编程优先级的中断服务。</p>
<h4 id="DAI-DPI边沿触发中断屏蔽"><a href="#DAI-DPI边沿触发中断屏蔽" class="headerlink" title="DAI/DPI边沿触发中断屏蔽"></a>DAI/DPI边沿触发中断屏蔽</h4><p>DAI上升沿中断屏蔽寄存器 <code>DAI_IMASK_RE</code> 和 DAI下降沿中断屏蔽寄存器 <code>DAI_IMASK_FE</code> 取代了核心中断控制器 <code>IMASK</code> 的版本。与 <code>IMASK</code> 寄存器一样，这些DAI寄存器提供了一种指定（specify）哪条中断被确认和处理，哪条中断会被忽略的方法。这对寄存器的功能与 <code>IMASK</code> 一致，但具有更高程度的细化。</p>
<p>对 <code>DAI_IMASK_RE</code> 、 <code>DAI_IMASK_FE</code> 、 <code>DPI_IMASK_RE</code>  、<code>DPI_IMASK_FE</code>这些寄存器的使用，能够使程序对上升沿、下降沿、上升下降沿、或者无沿（neither rising or falling edge）的程序确认或响应能够分别独立地屏蔽（masked separately）。</p>
<p>从SRU过来的信号能够被用于生成中断。例如，当 <code>DAI_IMASK_FE</code> 寄存器的 <code>DAI_30_INT</code> 位被设置为1时，任何从外部通道过来的下降沿信号都能在核心中生成中断，且中断锁存器会被设定。对 <code>MASK</code> 寄存器的读取不会清除 <code>IRPTL</code> 寄存器。</p>
<h4 id="DAI-DPI事件中断屏蔽"><a href="#DAI-DPI事件中断屏蔽" class="headerlink" title="DAI/DPI事件中断屏蔽"></a>DAI/DPI事件中断屏蔽</h4><p>系统中断控制器需要一个外设的中断源与事件信号相对应的信息（参考第2-8页中的表2-2）。如此一来，就只有上升沿被当做中断源。对于被标记为事件的DAI/DPI外设，程序可以只在上升沿解除中断源的屏蔽。</p>
<h4 id="DAI-DPI中断服务"><a href="#DAI-DPI中断服务" class="headerlink" title="DAI/DPI中断服务"></a>DAI/DPI中断服务</h4><p>当多通道被复用至一个中断输出信号时，中断确认的操作方式不尽相同。当DAI/DPI中的服务必须被处理时，三者任一的中断服务路由（interrupt service routines）（<code>DAILI</code>, <code>DAIHI</code> 和 <code>DPII</code>）必须查询RIC以确定中断源。该中断源可能是一个或多个DAI/DPI通道（<code>DAI_INT31-0</code> 、 <code>DPI_INT13-0</code>）。</p>
<ul>
<li>当 <code>DAI_IRPTL_H</code> 被读取时，高优先级锁存的中断将会被清除。</li>
<li>当 <code>DAI_IRPTL_L</code> 被读取时，低优先级锁存的中断将会被清除。</li>
<li>当 <code>DPI_IRPTL</code> 被读取时，锁存中断将会被清除。</li>
<li>当 <code>DAI_IRPTL_H/L</code> 寄存器被读取时， <code>IDP_FIFO_GTN_INT</code> 中断不会被清除。当中断需要离开的情况发生时，中断自然会被清除。（This interrupt is cleared automatically when the situation that caused the interrupt goes away.）</li>
<li><code>DPI_IRPTL_SH</code> 是被用于读取主寄存器 <code>DPI_IRPTL</code>的影子寄存器。读取这些影子寄存器将会返回 <code>DPI_IRPTL</code> 寄存器中的数据却不会清除里面的内容。</li>
</ul>
<p>如果在清空锁存器的同一周期内发生中断，则该机制的优先级较低，新的中断器被注册。</p>
<p><strong>注意</strong>：</p>
<ul>
<li>TWII 和UARTRXI 中断不遵循这条原则。确认信号将在这些外围锁存器中发生。</li>
<li>读取中断锁存器（<code>DAI_IRPTL_X</code> 或 <code>DPI_IRPTL</code> ）将会清除中断（只读清除类型）。因此，ISR必须为所有已发现的中断提供服务。即如果复用中断（mumtiple interrupts）被锁存在复用屏蔽寄存器（multiple mask registers）中，必须在执行 <em><strong>RTI</strong></em> 指令前，对所有中断进行服务。</li>
</ul>
<blockquote>
<p>RTI （interrupt return instruction）：中断指令</p>
<p>在中断服务程序中用于返回中断指令，在运行中断之前，用JSR指令将PC（程序计数器）和SR（状态寄存器）压入堆栈，当中断服务程序结束时，执行RTI或RTIS指令，将PC和SR从堆栈中弹出。</p>
<p>——<a target="_blank" rel="noopener" href="https://baike.baidu.com/item/RTI/7461669">RTI</a></p>
</blockquote>
<h3 id="中断服务"><a href="#中断服务" class="headerlink" title="中断服务"></a>中断服务</h3><p>核心缓存服务请求（输入输出模式）</p>
<p>DMA接入</p>
<h3 id="中断延迟"><a href="#中断延迟" class="headerlink" title="中断延迟"></a>中断延迟</h3><p>DMA完成类型</p>
<h2 id="调试特征"><a href="#调试特征" class="headerlink" title="调试特征"></a>调试特征</h2><h4 id="影子中断寄存器"><a href="#影子中断寄存器" class="headerlink" title="影子中断寄存器"></a>影子中断寄存器</h4><ul>
<li><p>影子中断寄存器（Shadow Interrupt Register）可用于 IDP, S/PDIF, ASRC, UART, TWI 和 DAI/DPI。</p>
</li>
<li><p>DAI/DPI 中断控制器拥有可以简化调试活动且不会操纵状态控制（manipulate status control）的影子寄存器。</p>
</li>
<li><p>任何对 <code>DAI_IRPTL_x_SH</code> 或 <code>DPI_IRPTL_SH</code> 影子寄存器的读取都会提供 和 读取 <code>DAI_IRPTL_x</code> 或 <code>DPI_IRPTL</code> 寄存器一样的数据。</p>
</li>
<li><p>对DAI/DPI影子寄存器的读取不会改变核心中断控制器（core interrupt controller）对中断的确认状态。</p>
</li>
</ul>

    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/ADI/" rel="tag"># ADI</a>
              <a href="/tags/21479/" rel="tag"># 21479</a>
              <a href="/tags/register/" rel="tag"># register</a>
          </div>

    <div id="vcomment" style="margin: 20px 0 0 0"></div>
    <script>
        new Valine({
            el: '#vcomment' ,
            appId: 'vRGM12EcYxDSM2lat5qjjSeY-gzGzoHsz',
            appKey: 'WBgAb6NTAFQ7DYtgH0uOPNNh'
        });
    </script>
</body>




        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2021/05/24/Programming/C/2021-05-24-ISO-IEC_9899-2011-%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" rel="prev" title="ISO-IEC_9899-2011 学习笔记">
                  <i class="fa fa-chevron-left"></i> ISO-IEC_9899-2011 学习笔记
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2021/05/25/Hardware/2021-05-25-Type-C-%E6%89%A9%E5%B1%95%E5%99%A8-%E6%96%B9%E6%A1%88%E6%8C%87%E5%8D%97%EF%BC%88DP-Alternative-Mode-%E7%AF%87%EF%BC%89/" rel="next" title="Type-C 扩展器 方案指南（DP Alternative Mode 篇）">
                  Type-C 扩展器 方案指南（DP Alternative Mode 篇） <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>





<script src="/js/comments.js"></script>
</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">

  <div class="beian"><a href="https://beian.miit.gov.cn/" rel="noopener" target="_blank">粤ICP备19004822号 </a>
  </div>

<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Liewzheng</span>
</div>

    </div>
  </footer>

  
  <script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js"></script>
<script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/next-boot.js"></script>

  






  





</body>
</html>
