<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/Amin/Documents/FPGA_Project/BlockRAM_Usage/Application_BlockRAM_TB_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="application_blockram_tb" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="3" />
   <wvobject fp_name="/application_blockram_tb/clock" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/application_blockram_tb/data_out_app" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_out_app[9:0]</obj_property>
      <obj_property name="ObjectShortName">data_out_app[9:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/application_blockram_tb/clock_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clock_period</obj_property>
      <obj_property name="ObjectShortName">clock_period</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
