/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_ICSSM_PRU_DEBUG_H_
#define CSLR_ICSSM_PRU_DEBUG_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for pru_debugaddressBlockTable
**************************************************************************/
typedef struct {
    volatile Uint32 GPREG0;
    volatile Uint32 GPREG1;
    volatile Uint32 GPREG2;
    volatile Uint32 GPREG3;
    volatile Uint32 GPREG4;
    volatile Uint32 GPREG5;
    volatile Uint32 GPREG6;
    volatile Uint32 GPREG7;
    volatile Uint32 GPREG8;
    volatile Uint32 GPREG9;
    volatile Uint32 GPREG10;
    volatile Uint32 GPREG11;
    volatile Uint32 GPREG12;
    volatile Uint32 GPREG13;
    volatile Uint32 GPREG14;
    volatile Uint32 GPREG15;
    volatile Uint32 GPREG16;
    volatile Uint32 GPREG17;
    volatile Uint32 GPREG18;
    volatile Uint32 GPREG19;
    volatile Uint32 GPREG20;
    volatile Uint32 GPREG21;
    volatile Uint32 GPREG22;
    volatile Uint32 GPREG23;
    volatile Uint32 GPREG24;
    volatile Uint32 GPREG25;
    volatile Uint32 GPREG26;
    volatile Uint32 GPREG27;
    volatile Uint32 GPREG28;
    volatile Uint32 GPREG29;
    volatile Uint32 GPREG30;
    volatile Uint32 GPREG31;
    volatile Uint32 CT_REG0;
    volatile Uint32 CT_REG1;
    volatile Uint32 CT_REG2;
    volatile Uint32 CT_REG3;
    volatile Uint32 CT_REG4;
    volatile Uint32 CT_REG5;
    volatile Uint32 CT_REG6;
    volatile Uint32 CT_REG7;
    volatile Uint32 CT_REG8;
    volatile Uint32 CT_REG9;
    volatile Uint32 CT_REG10;
    volatile Uint32 CT_REG11;
    volatile Uint32 CT_REG12;
    volatile Uint32 CT_REG13;
    volatile Uint32 CT_REG14;
    volatile Uint32 CT_REG15;
    volatile Uint32 CT_REG16;
    volatile Uint32 CT_REG17;
    volatile Uint32 CT_REG18;
    volatile Uint32 CT_REG19;
    volatile Uint32 CT_REG20;
    volatile Uint32 CT_REG21;
    volatile Uint32 CT_REG22;
    volatile Uint32 CT_REG23;
    volatile Uint32 CT_REG24;
    volatile Uint32 CT_REG25;
    volatile Uint32 CT_REG26;
    volatile Uint32 CT_REG27;
    volatile Uint32 CT_REG28;
    volatile Uint32 CT_REG29;
    volatile Uint32 CT_REG30;
    volatile Uint32 CT_REG31;
} CSL_icssm_pru_debugRegs;


/**************************************************************************
* Register Macros
**************************************************************************/
#define CSL_ICSSM_PRU_DEBUG_GPREG0                              (0x0U)
#define CSL_ICSSM_PRU_DEBUG_GPREG1                              (0x4U)
#define CSL_ICSSM_PRU_DEBUG_GPREG2                              (0x8U)
#define CSL_ICSSM_PRU_DEBUG_GPREG3                              (0xCU)
#define CSL_ICSSM_PRU_DEBUG_GPREG4                              (0x10U)
#define CSL_ICSSM_PRU_DEBUG_GPREG5                              (0x14U)
#define CSL_ICSSM_PRU_DEBUG_GPREG6                              (0x18U)
#define CSL_ICSSM_PRU_DEBUG_GPREG7                              (0x1CU)
#define CSL_ICSSM_PRU_DEBUG_GPREG8                              (0x20U)
#define CSL_ICSSM_PRU_DEBUG_GPREG9                              (0x24U)
#define CSL_ICSSM_PRU_DEBUG_GPREG10                             (0x28U)
#define CSL_ICSSM_PRU_DEBUG_GPREG11                             (0x2CU)
#define CSL_ICSSM_PRU_DEBUG_GPREG12                             (0x30U)
#define CSL_ICSSM_PRU_DEBUG_GPREG13                             (0x34U)
#define CSL_ICSSM_PRU_DEBUG_GPREG14                             (0x38U)
#define CSL_ICSSM_PRU_DEBUG_GPREG15                             (0x3CU)
#define CSL_ICSSM_PRU_DEBUG_GPREG16                             (0x40U)
#define CSL_ICSSM_PRU_DEBUG_GPREG17                             (0x44U)
#define CSL_ICSSM_PRU_DEBUG_GPREG18                             (0x48U)
#define CSL_ICSSM_PRU_DEBUG_GPREG19                             (0x4CU)
#define CSL_ICSSM_PRU_DEBUG_GPREG20                             (0x50U)
#define CSL_ICSSM_PRU_DEBUG_GPREG21                             (0x54U)
#define CSL_ICSSM_PRU_DEBUG_GPREG22                             (0x58U)
#define CSL_ICSSM_PRU_DEBUG_GPREG23                             (0x5CU)
#define CSL_ICSSM_PRU_DEBUG_GPREG24                             (0x60U)
#define CSL_ICSSM_PRU_DEBUG_GPREG25                             (0x64U)
#define CSL_ICSSM_PRU_DEBUG_GPREG26                             (0x68U)
#define CSL_ICSSM_PRU_DEBUG_GPREG27                             (0x6CU)
#define CSL_ICSSM_PRU_DEBUG_GPREG28                             (0x70U)
#define CSL_ICSSM_PRU_DEBUG_GPREG29                             (0x74U)
#define CSL_ICSSM_PRU_DEBUG_GPREG30                             (0x78U)
#define CSL_ICSSM_PRU_DEBUG_GPREG31                             (0x7CU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG0                             (0x80U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG1                             (0x84U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG2                             (0x88U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG3                             (0x8CU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG4                             (0x90U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG5                             (0x94U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG6                             (0x98U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG7                             (0x9CU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG8                             (0xA0U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG9                             (0xA4U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG10                            (0xA8U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG11                            (0xACU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG12                            (0xB0U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG13                            (0xB4U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG14                            (0xB8U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG15                            (0xBCU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG16                            (0xC0U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG17                            (0xC4U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG18                            (0xC8U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG19                            (0xCCU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG20                            (0xD0U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG21                            (0xD4U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG22                            (0xD8U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG23                            (0xDCU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG24                            (0xE0U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG25                            (0xE4U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG26                            (0xE8U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG27                            (0xECU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG28                            (0xF0U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG29                            (0xF4U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG30                            (0xF8U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG31                            (0xFCU)


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* GPREG0 */

#define CSL_ICSSM_PRU_DEBUG_GPREG0_GP_REGISTER0_MASK            (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG0_GP_REGISTER0_SHIFT           (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG0_GP_REGISTER0_RESETVAL        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG0_GP_REGISTER0_MAX             (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG0_RESETVAL                     (0x00000000U)

/* GPREG1 */

#define CSL_ICSSM_PRU_DEBUG_GPREG1_GP_REGISTER1_MASK            (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG1_GP_REGISTER1_SHIFT           (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG1_GP_REGISTER1_RESETVAL        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG1_GP_REGISTER1_MAX             (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG1_RESETVAL                     (0x00000000U)

/* GPREG2 */

#define CSL_ICSSM_PRU_DEBUG_GPREG2_GP_REGISTER2_MASK            (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG2_GP_REGISTER2_SHIFT           (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG2_GP_REGISTER2_RESETVAL        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG2_GP_REGISTER2_MAX             (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG2_RESETVAL                     (0x00000000U)

/* GPREG3 */

#define CSL_ICSSM_PRU_DEBUG_GPREG3_GP_REGISTER3_MASK            (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG3_GP_REGISTER3_SHIFT           (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG3_GP_REGISTER3_RESETVAL        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG3_GP_REGISTER3_MAX             (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG3_RESETVAL                     (0x00000000U)

/* GPREG4 */

#define CSL_ICSSM_PRU_DEBUG_GPREG4_GP_REGISTER4_MASK            (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG4_GP_REGISTER4_SHIFT           (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG4_GP_REGISTER4_RESETVAL        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG4_GP_REGISTER4_MAX             (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG4_RESETVAL                     (0x00000000U)

/* GPREG5 */

#define CSL_ICSSM_PRU_DEBUG_GPREG5_GP_REGISTER5_MASK            (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG5_GP_REGISTER5_SHIFT           (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG5_GP_REGISTER5_RESETVAL        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG5_GP_REGISTER5_MAX             (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG5_RESETVAL                     (0x00000000U)

/* GPREG6 */

#define CSL_ICSSM_PRU_DEBUG_GPREG6_GP_REGISTER6_MASK            (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG6_GP_REGISTER6_SHIFT           (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG6_GP_REGISTER6_RESETVAL        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG6_GP_REGISTER6_MAX             (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG6_RESETVAL                     (0x00000000U)

/* GPREG7 */

#define CSL_ICSSM_PRU_DEBUG_GPREG7_GP_REGISTER7_MASK            (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG7_GP_REGISTER7_SHIFT           (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG7_GP_REGISTER7_RESETVAL        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG7_GP_REGISTER7_MAX             (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG7_RESETVAL                     (0x00000000U)

/* GPREG8 */

#define CSL_ICSSM_PRU_DEBUG_GPREG8_GP_REGISTER8_MASK            (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG8_GP_REGISTER8_SHIFT           (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG8_GP_REGISTER8_RESETVAL        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG8_GP_REGISTER8_MAX             (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG8_RESETVAL                     (0x00000000U)

/* GPREG9 */

#define CSL_ICSSM_PRU_DEBUG_GPREG9_GP_REGISTER9_MASK            (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG9_GP_REGISTER9_SHIFT           (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG9_GP_REGISTER9_RESETVAL        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG9_GP_REGISTER9_MAX             (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG9_RESETVAL                     (0x00000000U)

/* GPREG10 */

#define CSL_ICSSM_PRU_DEBUG_GPREG10_GP_REGISTER10_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG10_GP_REGISTER10_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG10_GP_REGISTER10_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG10_GP_REGISTER10_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG10_RESETVAL                    (0x00000000U)

/* GPREG11 */

#define CSL_ICSSM_PRU_DEBUG_GPREG11_GP_REGISTER11_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG11_GP_REGISTER11_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG11_GP_REGISTER11_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG11_GP_REGISTER11_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG11_RESETVAL                    (0x00000000U)

/* GPREG12 */

#define CSL_ICSSM_PRU_DEBUG_GPREG12_GP_REGISTER12_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG12_GP_REGISTER12_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG12_GP_REGISTER12_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG12_GP_REGISTER12_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG12_RESETVAL                    (0x00000000U)

/* GPREG13 */

#define CSL_ICSSM_PRU_DEBUG_GPREG13_GP_REGISTER13_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG13_GP_REGISTER13_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG13_GP_REGISTER13_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG13_GP_REGISTER13_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG13_RESETVAL                    (0x00000000U)

/* GPREG14 */

#define CSL_ICSSM_PRU_DEBUG_GPREG14_GP_REGISTER14_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG14_GP_REGISTER14_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG14_GP_REGISTER14_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG14_GP_REGISTER14_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG14_RESETVAL                    (0x00000000U)

/* GPREG15 */

#define CSL_ICSSM_PRU_DEBUG_GPREG15_GP_REGISTER15_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG15_GP_REGISTER15_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG15_GP_REGISTER15_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG15_GP_REGISTER15_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG15_RESETVAL                    (0x00000000U)

/* GPREG16 */

#define CSL_ICSSM_PRU_DEBUG_GPREG16_GP_REGISTER16_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG16_GP_REGISTER16_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG16_GP_REGISTER16_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG16_GP_REGISTER16_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG16_RESETVAL                    (0x00000000U)

/* GPREG17 */

#define CSL_ICSSM_PRU_DEBUG_GPREG17_GP_REGISTER17_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG17_GP_REGISTER17_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG17_GP_REGISTER17_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG17_GP_REGISTER17_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG17_RESETVAL                    (0x00000000U)

/* GPREG18 */

#define CSL_ICSSM_PRU_DEBUG_GPREG18_GP_REGISTER18_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG18_GP_REGISTER18_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG18_GP_REGISTER18_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG18_GP_REGISTER18_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG18_RESETVAL                    (0x00000000U)

/* GPREG19 */

#define CSL_ICSSM_PRU_DEBUG_GPREG19_GP_REGISTER19_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG19_GP_REGISTER19_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG19_GP_REGISTER19_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG19_GP_REGISTER19_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG19_RESETVAL                    (0x00000000U)

/* GPREG20 */

#define CSL_ICSSM_PRU_DEBUG_GPREG20_GP_REGISTER20_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG20_GP_REGISTER20_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG20_GP_REGISTER20_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG20_GP_REGISTER20_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG20_RESETVAL                    (0x00000000U)

/* GPREG21 */

#define CSL_ICSSM_PRU_DEBUG_GPREG21_GP_REGISTER21_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG21_GP_REGISTER21_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG21_GP_REGISTER21_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG21_GP_REGISTER21_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG21_RESETVAL                    (0x00000000U)

/* GPREG22 */

#define CSL_ICSSM_PRU_DEBUG_GPREG22_GP_REGISTER22_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG22_GP_REGISTER22_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG22_GP_REGISTER22_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG22_GP_REGISTER22_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG22_RESETVAL                    (0x00000000U)

/* GPREG23 */

#define CSL_ICSSM_PRU_DEBUG_GPREG23_GP_REGISTER23_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG23_GP_REGISTER23_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG23_GP_REGISTER23_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG23_GP_REGISTER23_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG23_RESETVAL                    (0x00000000U)

/* GPREG24 */

#define CSL_ICSSM_PRU_DEBUG_GPREG24_GP_REGISTER24_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG24_GP_REGISTER24_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG24_GP_REGISTER24_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG24_GP_REGISTER24_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG24_RESETVAL                    (0x00000000U)

/* GPREG25 */

#define CSL_ICSSM_PRU_DEBUG_GPREG25_GP_REGISTER25_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG25_GP_REGISTER25_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG25_GP_REGISTER25_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG25_GP_REGISTER25_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG25_RESETVAL                    (0x00000000U)

/* GPREG26 */

#define CSL_ICSSM_PRU_DEBUG_GPREG26_GP_REGISTER26_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG26_GP_REGISTER26_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG26_GP_REGISTER26_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG26_GP_REGISTER26_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG26_RESETVAL                    (0x00000000U)

/* GPREG27 */

#define CSL_ICSSM_PRU_DEBUG_GPREG27_GP_REGISTER27_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG27_GP_REGISTER27_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG27_GP_REGISTER27_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG27_GP_REGISTER27_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG27_RESETVAL                    (0x00000000U)

/* GPREG28 */

#define CSL_ICSSM_PRU_DEBUG_GPREG28_GP_REGISTER28_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG28_GP_REGISTER28_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG28_GP_REGISTER28_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG28_GP_REGISTER28_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG28_RESETVAL                    (0x00000000U)

/* GPREG29 */

#define CSL_ICSSM_PRU_DEBUG_GPREG29_GP_REGISTER30_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG29_GP_REGISTER30_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG29_GP_REGISTER30_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG29_GP_REGISTER30_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG29_GP_REGISTER29_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG29_GP_REGISTER29_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG29_GP_REGISTER29_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG29_GP_REGISTER29_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG29_RESETVAL                    (0x00000000U)

/* GPREG30 */

#define CSL_ICSSM_PRU_DEBUG_GPREG30_GP_REGISTER31_MASK          (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG30_GP_REGISTER31_SHIFT         (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG30_GP_REGISTER31_RESETVAL      (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG30_GP_REGISTER31_MAX           (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG30_RESETVAL                    (0x00000000U)

/* GPREG31 */

#define CSL_ICSSM_PRU_DEBUG_GPREG31_GPREG31_MASK                (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_GPREG31_GPREG31_SHIFT               (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG31_GPREG31_RESETVAL            (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_GPREG31_GPREG31_MAX                 (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_GPREG31_RESETVAL                    (0x00000000U)

/* CT_REG0 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG0_CT_REGISTER0_MASK           (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG0_CT_REGISTER0_SHIFT          (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG0_CT_REGISTER0_RESETVAL       (0x00020000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG0_CT_REGISTER0_MAX            (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG0_RESETVAL                    (0x00020000U)

/* CT_REG1 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG1_CT_REGISTER1_MASK           (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG1_CT_REGISTER1_SHIFT          (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG1_CT_REGISTER1_RESETVAL       (0x48040000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG1_CT_REGISTER1_MAX            (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG1_RESETVAL                    (0x48040000U)

/* CT_REG2 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG2_CT_REGISTER2_MASK           (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG2_CT_REGISTER2_SHIFT          (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG2_CT_REGISTER2_RESETVAL       (0x4802a000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG2_CT_REGISTER2_MAX            (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG2_RESETVAL                    (0x4802a000U)

/* CT_REG3 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG3_CT_REGISTER3_MASK           (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG3_CT_REGISTER3_SHIFT          (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG3_CT_REGISTER3_RESETVAL       (0x00030000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG3_CT_REGISTER3_MAX            (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG3_RESETVAL                    (0x00030000U)

/* CT_REG4 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG4_CT_REGISTER4_MASK           (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG4_CT_REGISTER4_SHIFT          (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG4_CT_REGISTER4_RESETVAL       (0x00026000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG4_CT_REGISTER4_MAX            (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG4_RESETVAL                    (0x00026000U)

/* CT_REG5 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG5_CT_REGISTER5_MASK           (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG5_CT_REGISTER5_SHIFT          (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG5_CT_REGISTER5_RESETVAL       (0x48060000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG5_CT_REGISTER5_MAX            (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG5_RESETVAL                    (0x48060000U)

/* CT_REG6 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG6_CT_REGISTER6_MASK           (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG6_CT_REGISTER6_SHIFT          (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG6_CT_REGISTER6_RESETVAL       (0x48030000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG6_CT_REGISTER6_MAX            (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG6_RESETVAL                    (0x48030000U)

/* CT_REG7 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG7_CT_REGISTER7_MASK           (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG7_CT_REGISTER7_SHIFT          (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG7_CT_REGISTER7_RESETVAL       (0x00028000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG7_CT_REGISTER7_MAX            (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG7_RESETVAL                    (0x00028000U)

/* CT_REG8 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG8_CT_REGISTER8_MASK           (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG8_CT_REGISTER8_SHIFT          (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG8_CT_REGISTER8_RESETVAL       (0x46000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG8_CT_REGISTER8_MAX            (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG8_RESETVAL                    (0x46000000U)

/* CT_REG9 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG9_CT_REGISTER9_MASK           (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG9_CT_REGISTER9_SHIFT          (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG9_CT_REGISTER9_RESETVAL       (0x4a100000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG9_CT_REGISTER9_MAX            (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG9_RESETVAL                    (0x4a100000U)

/* CT_REG10 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG10_CT_REGISTER10_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG10_CT_REGISTER10_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG10_CT_REGISTER10_RESETVAL     (0x48318000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG10_CT_REGISTER10_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG10_RESETVAL                   (0x48318000U)

/* CT_REG11 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG11_CT_REGISTER11_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG11_CT_REGISTER11_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG11_CT_REGISTER11_RESETVAL     (0x48022000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG11_CT_REGISTER11_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG11_RESETVAL                   (0x48022000U)

/* CT_REG12 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG12_CT_REGISTER12_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG12_CT_REGISTER12_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG12_CT_REGISTER12_RESETVAL     (0x48024000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG12_CT_REGISTER12_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG12_RESETVAL                   (0x48024000U)

/* CT_REG13 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG13_CT_REGISTER13_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG13_CT_REGISTER13_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG13_CT_REGISTER13_RESETVAL     (0x48310000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG13_CT_REGISTER13_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG13_RESETVAL                   (0x48310000U)

/* CT_REG14 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG14_CT_REGISTER14_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG14_CT_REGISTER14_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG14_CT_REGISTER14_RESETVAL     (0x481cc000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG14_CT_REGISTER14_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG14_RESETVAL                   (0x481cc000U)

/* CT_REG15 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG15_CT_REGISTER15_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG15_CT_REGISTER15_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG15_CT_REGISTER15_RESETVAL     (0x481d0000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG15_CT_REGISTER15_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG15_RESETVAL                   (0x481d0000U)

/* CT_REG16 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG16_CT_REGISTER16_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG16_CT_REGISTER16_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG16_CT_REGISTER16_RESETVAL     (0x481a0000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG16_CT_REGISTER16_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG16_RESETVAL                   (0x481a0000U)

/* CT_REG17 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG17_CT_REGISTER17_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG17_CT_REGISTER17_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG17_CT_REGISTER17_RESETVAL     (0x4819c000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG17_CT_REGISTER17_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG17_RESETVAL                   (0x4819c000U)

/* CT_REG18 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG18_CT_REGISTER18_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG18_CT_REGISTER18_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG18_CT_REGISTER18_RESETVAL     (0x48300000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG18_CT_REGISTER18_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG18_RESETVAL                   (0x48300000U)

/* CT_REG19 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG19_CT_REGISTER19_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG19_CT_REGISTER19_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG19_CT_REGISTER19_RESETVAL     (0x48302000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG19_CT_REGISTER19_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG19_RESETVAL                   (0x48302000U)

/* CT_REG20 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG20_CT_REGISTER20_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG20_CT_REGISTER20_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG20_CT_REGISTER20_RESETVAL     (0x48304000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG20_CT_REGISTER20_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG20_RESETVAL                   (0x48304000U)

/* CT_REG21 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG21_CT_REGISTER21_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG21_CT_REGISTER21_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG21_CT_REGISTER21_RESETVAL     (0x00032400U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG21_CT_REGISTER21_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG21_RESETVAL                   (0x00032400U)

/* CT_REG22 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG22_CT_REGISTER22_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG22_CT_REGISTER22_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG22_CT_REGISTER22_RESETVAL     (0x480c8000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG22_CT_REGISTER22_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG22_RESETVAL                   (0x480c8000U)

/* CT_REG23 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG23_CT_REGISTER23_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG23_CT_REGISTER23_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG23_CT_REGISTER23_RESETVAL     (0x480ca000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG23_CT_REGISTER23_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG23_RESETVAL                   (0x480ca000U)

/* CT_REG24 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG24_CT_REGISTER24_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG24_CT_REGISTER24_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG24_CT_REGISTER24_RESETVAL     (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG24_CT_REGISTER24_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG24_RESETVAL                   (0x00000000U)

/* CT_REG25 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG25_CT_REGISTER25_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG25_CT_REGISTER25_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG25_CT_REGISTER25_RESETVAL     (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG25_CT_REGISTER25_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG25_RESETVAL                   (0x00000000U)

/* CT_REG26 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG26_CT_REGISTER26_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG26_CT_REGISTER26_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG26_CT_REGISTER26_RESETVAL     (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG26_CT_REGISTER26_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG26_RESETVAL                   (0x00000000U)

/* CT_REG27 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG27_CT_REGISTER27_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG27_CT_REGISTER27_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG27_CT_REGISTER27_RESETVAL     (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG27_CT_REGISTER27_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG27_RESETVAL                   (0x00000000U)

/* CT_REG28 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG28_CT_REGISTER28_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG28_CT_REGISTER28_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG28_CT_REGISTER28_RESETVAL     (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG28_CT_REGISTER28_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG28_RESETVAL                   (0x00000000U)

/* CT_REG29 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG29_CT_REGISTER29_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG29_CT_REGISTER29_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG29_CT_REGISTER29_RESETVAL     (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG29_CT_REGISTER29_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG29_RESETVAL                   (0x00000000U)

/* CT_REG30 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG30_CT_REGISTER30_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG30_CT_REGISTER30_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG30_CT_REGISTER30_RESETVAL     (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG30_CT_REGISTER30_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG30_RESETVAL                   (0x00000000U)

/* CT_REG31 */

#define CSL_ICSSM_PRU_DEBUG_CT_REG31_CT_REGISTER31_MASK         (0xFFFFFFFFU)
#define CSL_ICSSM_PRU_DEBUG_CT_REG31_CT_REGISTER31_SHIFT        (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG31_CT_REGISTER31_RESETVAL     (0x00000000U)
#define CSL_ICSSM_PRU_DEBUG_CT_REG31_CT_REGISTER31_MAX          (0xffffffffU)

#define CSL_ICSSM_PRU_DEBUG_CT_REG31_RESETVAL                   (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
