#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 15;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002c34fa78d30 .scope module, "moore_tb" "moore_tb" 2 3;
 .timescale -6 -15;
P_000002c34fa6ab40 .param/l "blue_state" 0 2 8, C4<11>;
P_000002c34fa6ab78 .param/l "green_state" 0 2 7, C4<10>;
P_000002c34fa6abb0 .param/l "red_state" 0 2 6, C4<01>;
P_000002c34fa6abe8 .param/l "white_state" 0 2 5, C4<00>;
v000002c34faa32a0_0 .var "blue", 0 0;
v000002c34faa3340_0 .var "clk", 0 0;
v000002c34fafb730_0 .net "current_state", 1 0, v000002c34fa74410_0;  1 drivers
v000002c34fafbaf0_0 .var/real "delay", 0 0;
v000002c34fafbd70_0 .var/i "error_count", 31 0;
v000002c34fafbb90_0 .var "green", 0 0;
v000002c34fafbc30_0 .net "moore_out", 0 0, v000002c34fb36ca0_0;  1 drivers
v000002c34fafc310_0 .net "next_state", 1 0, v000002c34fb36d40_0;  1 drivers
v000002c34fafb690_0 .var "red", 0 0;
v000002c34fafc130_0 .var "reset", 0 0;
v000002c34fafbeb0_0 .var/i "tb_cycle_number", 31 0;
v000002c34fafc1d0_0 .var/i "total_errors", 31 0;
E_000002c34faa0460 .event anyedge, v000002c34fafbeb0_0;
E_000002c34faa0d20 .event "watchdog";
E_000002c34faa1020 .event "tb_cycle_update";
E_000002c34faa0760 .event "state_loop";
E_000002c34faa0de0 .event "reset_fsm";
E_000002c34faa1120 .event "error_print";
S_000002c34fa78ec0 .scope task, "error_print_task" "error_print_task" 2 45, 2 45 0, S_000002c34fa78d30;
 .timescale -6 -15;
TD_moore_tb.error_print_task ;
    %load/vec4 v000002c34fafbd70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 48 "$display", "Case Passed:", v000002c34fafbd70_0, " error(s)" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 49 "$display", "Case Failed:", v000002c34fafbd70_0, " error(s)" {0 0 0};
T_0.1 ;
    %load/vec4 v000002c34fafc1d0_0;
    %load/vec4 v000002c34fafbd70_0;
    %add;
    %store/vec4 v000002c34fafc1d0_0, 0, 32;
    %end;
S_000002c34fb36b10 .scope module, "fsm" "moore" 2 78, 3 1 0, S_000002c34fa78d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "red";
    .port_info 3 /INPUT 1 "green";
    .port_info 4 /INPUT 1 "blue";
    .port_info 5 /OUTPUT 1 "moore_out";
    .port_info 6 /OUTPUT 2 "current_state";
    .port_info 7 /OUTPUT 2 "next_state";
P_000002c34fa79050 .param/l "blue_state" 0 3 6, C4<11>;
P_000002c34fa79088 .param/l "green_state" 0 3 5, C4<10>;
P_000002c34fa790c0 .param/l "red_state" 0 3 4, C4<01>;
P_000002c34fa790f8 .param/l "white_state" 0 3 3, C4<00>;
v000002c34fb3bf40_0 .net "blue", 0 0, v000002c34faa32a0_0;  1 drivers
v000002c34fa9c3e0_0 .net "clk", 0 0, v000002c34faa3340_0;  1 drivers
v000002c34fa74410_0 .var "current_state", 1 0;
v000002c34fa744b0_0 .net "green", 0 0, v000002c34fafbb90_0;  1 drivers
v000002c34fb36ca0_0 .var "moore_out", 0 0;
v000002c34fb36d40_0 .var "next_state", 1 0;
v000002c34fb36de0_0 .net "red", 0 0, v000002c34fafb690_0;  1 drivers
v000002c34fb36e80_0 .net "reset", 0 0, v000002c34fafc130_0;  1 drivers
E_000002c34faa0d60 .event posedge, v000002c34fb36e80_0, v000002c34fa9c3e0_0;
E_000002c34faa11a0 .event anyedge, v000002c34fa74410_0, v000002c34fb3bf40_0, v000002c34fa744b0_0, v000002c34fb36de0_0;
    .scope S_000002c34fb36b10;
T_1 ;
    %wait E_000002c34faa11a0;
    %load/vec4 v000002c34fa74410_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c34fb36d40_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c34fb36ca0_0, 0, 1;
    %load/vec4 v000002c34fb36de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c34fb36d40_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c34fb36d40_0, 0, 2;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c34fb36ca0_0, 0, 1;
    %load/vec4 v000002c34fa744b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002c34fb36d40_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c34fb36d40_0, 0, 2;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c34fb36ca0_0, 0, 1;
    %load/vec4 v000002c34fb3bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002c34fb36d40_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c34fb36d40_0, 0, 2;
T_1.11 ;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c34fb36ca0_0, 0, 1;
    %load/vec4 v000002c34fb36de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c34fb36d40_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v000002c34fa744b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002c34fb36d40_0, 0, 2;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v000002c34fb3bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002c34fb36d40_0, 0, 2;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c34fb36d40_0, 0, 2;
T_1.17 ;
T_1.15 ;
T_1.13 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002c34fb36b10;
T_2 ;
    %wait E_000002c34faa0d60;
    %load/vec4 v000002c34fb36e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c34fa74410_0, 0, 2;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002c34fb36d40_0;
    %store/vec4 v000002c34fa74410_0, 0, 2;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002c34fa78d30;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002c34fafbeb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34fafc1d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
    %pushi/real 1717986918, 4062; load=0.100000
    %pushi/real 1677722, 4040; load=0.100000
    %add/wr;
    %store/real v000002c34fafbaf0_0;
    %end;
    .thread T_3;
    .scope S_000002c34fa78d30;
T_4 ;
T_4.0 ;
    %wait E_000002c34faa1020;
    %load/vec4 v000002c34fafbeb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002c34fafbeb0_0, 0;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000002c34fa78d30;
T_5 ;
T_5.0 ;
    %wait E_000002c34faa1120;
    %load/vec4 v000002c34fafbd70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.1, 4;
    %vpi_call 2 39 "$display", "Case Passed:", v000002c34fafbd70_0, " error(s)" {0 0 0};
    %jmp T_5.2;
T_5.1 ;
    %vpi_call 2 40 "$display", "Case Failed:", v000002c34fafbd70_0, " error(s)" {0 0 0};
T_5.2 ;
    %load/vec4 v000002c34fafc1d0_0;
    %load/vec4 v000002c34fafbd70_0;
    %add;
    %store/vec4 v000002c34fafc1d0_0, 0, 32;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000002c34fa78d30;
T_6 ;
T_6.0 ;
    %wait E_000002c34faa0d20;
    %load/real v000002c34fafbaf0_0;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 60 "$display", "\012Total Error Count: ", v000002c34fafc1d0_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000002c34fa78d30;
T_7 ;
T_7.0 ;
    %wait E_000002c34faa0de0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c34fafb690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c34fafbb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c34faa32a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c34fafc130_0, 0;
    %load/real v000002c34fafbaf0_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c34fafc130_0, 0;
    %event E_000002c34faa1020;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000002c34fa78d30;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c34faa3340_0, 0;
T_8.0 ;
    %load/real v000002c34fafbaf0_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002c34faa3340_0;
    %inv;
    %assign/vec4 v000002c34faa3340_0, 0;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000002c34fa78d30;
T_9 ;
T_9.0 ;
    %wait E_000002c34faa0760;
    %vpi_call 2 97 "$display", "\012Testing Transition: 1XX (WhiteState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
    %load/vec4 v000002c34fafbc30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.1, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c34fafb690_0, 0;
    %load/real v000002c34fafbaf0_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002c34fafb730_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.3 ;
    %load/vec4 v000002c34fafc310_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_9.5, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.5 ;
    %load/vec4 v000002c34fafbc30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.7, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.7 ;
    %fork TD_moore_tb.error_print_task, S_000002c34fa78ec0;
    %join;
    %vpi_call 2 110 "$display", "\012Testing Transition: 1XX (RedState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
    %load/real v000002c34fafbaf0_0;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002c34fafb730_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_9.9, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.9 ;
    %load/vec4 v000002c34fafc310_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_9.11, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.11 ;
    %load/vec4 v000002c34fafbc30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_9.13, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.13 ;
    %fork TD_moore_tb.error_print_task, S_000002c34fa78ec0;
    %join;
    %vpi_call 2 121 "$display", "\012Testing Transition: 0XX (RedState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c34fafb690_0, 0;
    %load/real v000002c34fafbaf0_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002c34fafb730_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_9.15, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.15 ;
    %load/vec4 v000002c34fafc310_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.17, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.17 ;
    %load/vec4 v000002c34fafbc30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.19, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.19 ;
    %fork TD_moore_tb.error_print_task, S_000002c34fa78ec0;
    %join;
    %vpi_call 2 133 "$display", "\012Testing Transition: 000 (WhiteState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
    %load/real v000002c34fafbaf0_0;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002c34fafb730_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.21, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.21 ;
    %load/vec4 v000002c34fafc310_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.23, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.23 ;
    %load/vec4 v000002c34fafbc30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.25, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.25 ;
    %fork TD_moore_tb.error_print_task, S_000002c34fa78ec0;
    %join;
    %vpi_call 2 145 "$display", "\012Testing Transition: 01X (WhiteState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
    %load/vec4 v000002c34fafbc30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.27, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c34fafbb90_0, 0;
    %load/real v000002c34fafbaf0_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002c34fafb730_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.29, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.29 ;
    %load/vec4 v000002c34fafc310_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_9.31, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.31 ;
    %load/vec4 v000002c34fafbc30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.33, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.33 ;
    %fork TD_moore_tb.error_print_task, S_000002c34fa78ec0;
    %join;
    %vpi_call 2 158 "$display", "\012Testing Transition: X1X (GreenState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
    %load/real v000002c34fafbaf0_0;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002c34fafb730_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_9.35, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.35 ;
    %load/vec4 v000002c34fafc310_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_9.37, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.37 ;
    %load/vec4 v000002c34fafbc30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_9.39, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.39 ;
    %fork TD_moore_tb.error_print_task, S_000002c34fa78ec0;
    %join;
    %vpi_call 2 168 "$display", "\012Testing Transition: X0X (GreenState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c34fafbb90_0, 0;
    %load/real v000002c34fafbaf0_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002c34fafb730_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_9.41, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.41 ;
    %load/vec4 v000002c34fafc310_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.43, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.43 ;
    %load/vec4 v000002c34fafbc30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.45, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.45 ;
    %fork TD_moore_tb.error_print_task, S_000002c34fa78ec0;
    %join;
    %vpi_call 2 180 "$display", "\012Testing Transition: 000 (WhiteState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
    %load/real v000002c34fafbaf0_0;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002c34fafb730_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.47, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.47 ;
    %load/vec4 v000002c34fafc310_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.49, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.49 ;
    %load/vec4 v000002c34fafbc30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.51, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.51 ;
    %fork TD_moore_tb.error_print_task, S_000002c34fa78ec0;
    %join;
    %vpi_call 2 192 "$display", "\012Testing Transition: 001 (WhiteState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
    %load/vec4 v000002c34fafbc30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.53, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.53 ;
    %load/real v000002c34fafbaf0_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c34faa32a0_0, 0;
    %load/real v000002c34fafbaf0_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002c34fafb730_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.55, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.55 ;
    %load/vec4 v000002c34fafc310_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_9.57, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.57 ;
    %load/vec4 v000002c34fafbc30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.59, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.59 ;
    %fork TD_moore_tb.error_print_task, S_000002c34fa78ec0;
    %join;
    %vpi_call 2 206 "$display", "\012Testing Transition: XX1 (BlueState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
    %load/real v000002c34fafbaf0_0;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002c34fafb730_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_9.61, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.61 ;
    %load/vec4 v000002c34fafc310_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_9.63, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.63 ;
    %load/vec4 v000002c34fafbc30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_9.65, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.65 ;
    %fork TD_moore_tb.error_print_task, S_000002c34fa78ec0;
    %join;
    %vpi_call 2 216 "$display", "\012Testing Transition: XX0 (BlueState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c34faa32a0_0, 0;
    %load/real v000002c34fafbaf0_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002c34fafb730_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_9.67, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.67 ;
    %load/vec4 v000002c34fafc310_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.69, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.69 ;
    %load/vec4 v000002c34fafbc30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.71, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.71 ;
    %fork TD_moore_tb.error_print_task, S_000002c34fa78ec0;
    %join;
    %vpi_call 2 228 "$display", "\012Testing Transition: 000 (WhiteState)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
    %load/real v000002c34fafbaf0_0;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002c34fafb730_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.73, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.73 ;
    %load/vec4 v000002c34fafc310_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_9.75, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.75 ;
    %load/vec4 v000002c34fafbc30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.77, 4;
    %load/vec4 v000002c34fafbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34fafbd70_0, 0, 32;
T_9.77 ;
    %fork TD_moore_tb.error_print_task, S_000002c34fa78ec0;
    %join;
    %event E_000002c34faa1020;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000002c34fa78d30;
T_10 ;
    %wait E_000002c34faa0460;
    %load/vec4 v000002c34fafbeb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %event E_000002c34faa0d20;
    %jmp T_10.3;
T_10.0 ;
    %event E_000002c34faa0de0;
    %jmp T_10.3;
T_10.1 ;
    %event E_000002c34faa0760;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002c34fa78d30;
T_11 ;
    %vpi_call 2 253 "$dumpfile", "moore.vcd" {0 0 0};
    %vpi_call 2 254 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c34fa78d30 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "moore_tb.v";
    "moore.v";
