Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Apr 14 14:21:04 2025
| Host         : DESKTOP-J4VS4UH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uartOnly_timing_summary_routed.rpt -pb uartOnly_timing_summary_routed.pb -rpx uartOnly_timing_summary_routed.rpx -warn_on_violation
| Design       : uartOnly
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.656        0.000                      0                  117        0.210        0.000                      0                  117        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.656        0.000                      0                  117        0.210        0.000                      0                  117        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/TxBaudCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 2.241ns (42.038%)  route 3.090ns (57.962%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.628     4.566    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     5.084 f  TransmitReceive/RxBaudCount_reg[8]/Q
                         net (fo=10, routed)          1.000     6.084    TransmitReceive/RxBaudCount_reg[8]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.152     6.236 f  TransmitReceive/RxShiftReg[7]_i_12/O
                         net (fo=3, routed)           0.799     7.035    TransmitReceive/RxShiftReg[7]_i_12_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.332     7.367 f  TransmitReceive/TxShiftReg[8]_i_3/O
                         net (fo=44, routed)          1.291     8.657    TransmitReceive/TxShiftReg[8]_i_3_n_0
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.781 r  TransmitReceive/TxBaudCount[0]_i_7/O
                         net (fo=1, routed)           0.000     8.781    TransmitReceive/TxBaudCount[0]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.331 r  TransmitReceive/TxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.331    TransmitReceive/TxBaudCount_reg[0]_i_2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  TransmitReceive/TxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.445    TransmitReceive/TxBaudCount_reg[4]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  TransmitReceive/TxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.559    TransmitReceive/TxBaudCount_reg[8]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  TransmitReceive/TxBaudCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.673    TransmitReceive/TxBaudCount_reg[12]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.896 r  TransmitReceive/TxBaudCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.896    TransmitReceive/TxBaudCount_reg[16]_i_1_n_7
    SLICE_X7Y39          FDCE                                         r  TransmitReceive/TxBaudCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.508    14.298    TransmitReceive/CLK
    SLICE_X7Y39          FDCE                                         r  TransmitReceive/TxBaudCount_reg[16]/C
                         clock pessimism              0.228    14.526    
                         clock uncertainty           -0.035    14.490    
    SLICE_X7Y39          FDCE (Setup_fdce_C_D)        0.062    14.552    TransmitReceive/TxBaudCount_reg[16]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/TxBaudCount_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 2.238ns (42.005%)  route 3.090ns (57.995%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.628     4.566    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     5.084 f  TransmitReceive/RxBaudCount_reg[8]/Q
                         net (fo=10, routed)          1.000     6.084    TransmitReceive/RxBaudCount_reg[8]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.152     6.236 f  TransmitReceive/RxShiftReg[7]_i_12/O
                         net (fo=3, routed)           0.799     7.035    TransmitReceive/RxShiftReg[7]_i_12_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.332     7.367 f  TransmitReceive/TxShiftReg[8]_i_3/O
                         net (fo=44, routed)          1.291     8.657    TransmitReceive/TxShiftReg[8]_i_3_n_0
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.781 r  TransmitReceive/TxBaudCount[0]_i_7/O
                         net (fo=1, routed)           0.000     8.781    TransmitReceive/TxBaudCount[0]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.331 r  TransmitReceive/TxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.331    TransmitReceive/TxBaudCount_reg[0]_i_2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  TransmitReceive/TxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.445    TransmitReceive/TxBaudCount_reg[4]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  TransmitReceive/TxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.559    TransmitReceive/TxBaudCount_reg[8]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.893 r  TransmitReceive/TxBaudCount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.893    TransmitReceive/TxBaudCount_reg[12]_i_1_n_6
    SLICE_X7Y38          FDCE                                         r  TransmitReceive/TxBaudCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507    14.297    TransmitReceive/CLK
    SLICE_X7Y38          FDCE                                         r  TransmitReceive/TxBaudCount_reg[13]/C
                         clock pessimism              0.228    14.525    
                         clock uncertainty           -0.035    14.489    
    SLICE_X7Y38          FDCE (Setup_fdce_C_D)        0.062    14.551    TransmitReceive/TxBaudCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/TxBaudCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 2.217ns (41.776%)  route 3.090ns (58.224%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.628     4.566    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     5.084 f  TransmitReceive/RxBaudCount_reg[8]/Q
                         net (fo=10, routed)          1.000     6.084    TransmitReceive/RxBaudCount_reg[8]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.152     6.236 f  TransmitReceive/RxShiftReg[7]_i_12/O
                         net (fo=3, routed)           0.799     7.035    TransmitReceive/RxShiftReg[7]_i_12_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.332     7.367 f  TransmitReceive/TxShiftReg[8]_i_3/O
                         net (fo=44, routed)          1.291     8.657    TransmitReceive/TxShiftReg[8]_i_3_n_0
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.781 r  TransmitReceive/TxBaudCount[0]_i_7/O
                         net (fo=1, routed)           0.000     8.781    TransmitReceive/TxBaudCount[0]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.331 r  TransmitReceive/TxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.331    TransmitReceive/TxBaudCount_reg[0]_i_2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  TransmitReceive/TxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.445    TransmitReceive/TxBaudCount_reg[4]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  TransmitReceive/TxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.559    TransmitReceive/TxBaudCount_reg[8]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.872 r  TransmitReceive/TxBaudCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.872    TransmitReceive/TxBaudCount_reg[12]_i_1_n_4
    SLICE_X7Y38          FDCE                                         r  TransmitReceive/TxBaudCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507    14.297    TransmitReceive/CLK
    SLICE_X7Y38          FDCE                                         r  TransmitReceive/TxBaudCount_reg[15]/C
                         clock pessimism              0.228    14.525    
                         clock uncertainty           -0.035    14.489    
    SLICE_X7Y38          FDCE (Setup_fdce_C_D)        0.062    14.551    TransmitReceive/TxBaudCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/TxBaudCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 2.143ns (40.952%)  route 3.090ns (59.048%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.628     4.566    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     5.084 f  TransmitReceive/RxBaudCount_reg[8]/Q
                         net (fo=10, routed)          1.000     6.084    TransmitReceive/RxBaudCount_reg[8]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.152     6.236 f  TransmitReceive/RxShiftReg[7]_i_12/O
                         net (fo=3, routed)           0.799     7.035    TransmitReceive/RxShiftReg[7]_i_12_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.332     7.367 f  TransmitReceive/TxShiftReg[8]_i_3/O
                         net (fo=44, routed)          1.291     8.657    TransmitReceive/TxShiftReg[8]_i_3_n_0
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.781 r  TransmitReceive/TxBaudCount[0]_i_7/O
                         net (fo=1, routed)           0.000     8.781    TransmitReceive/TxBaudCount[0]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.331 r  TransmitReceive/TxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.331    TransmitReceive/TxBaudCount_reg[0]_i_2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  TransmitReceive/TxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.445    TransmitReceive/TxBaudCount_reg[4]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  TransmitReceive/TxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.559    TransmitReceive/TxBaudCount_reg[8]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.798 r  TransmitReceive/TxBaudCount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.798    TransmitReceive/TxBaudCount_reg[12]_i_1_n_5
    SLICE_X7Y38          FDCE                                         r  TransmitReceive/TxBaudCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507    14.297    TransmitReceive/CLK
    SLICE_X7Y38          FDCE                                         r  TransmitReceive/TxBaudCount_reg[14]/C
                         clock pessimism              0.228    14.525    
                         clock uncertainty           -0.035    14.489    
    SLICE_X7Y38          FDCE (Setup_fdce_C_D)        0.062    14.551    TransmitReceive/TxBaudCount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  4.753    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/TxBaudCount_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 2.127ns (40.771%)  route 3.090ns (59.229%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.628     4.566    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     5.084 f  TransmitReceive/RxBaudCount_reg[8]/Q
                         net (fo=10, routed)          1.000     6.084    TransmitReceive/RxBaudCount_reg[8]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.152     6.236 f  TransmitReceive/RxShiftReg[7]_i_12/O
                         net (fo=3, routed)           0.799     7.035    TransmitReceive/RxShiftReg[7]_i_12_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.332     7.367 f  TransmitReceive/TxShiftReg[8]_i_3/O
                         net (fo=44, routed)          1.291     8.657    TransmitReceive/TxShiftReg[8]_i_3_n_0
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.781 r  TransmitReceive/TxBaudCount[0]_i_7/O
                         net (fo=1, routed)           0.000     8.781    TransmitReceive/TxBaudCount[0]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.331 r  TransmitReceive/TxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.331    TransmitReceive/TxBaudCount_reg[0]_i_2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  TransmitReceive/TxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.445    TransmitReceive/TxBaudCount_reg[4]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  TransmitReceive/TxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.559    TransmitReceive/TxBaudCount_reg[8]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.782 r  TransmitReceive/TxBaudCount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.782    TransmitReceive/TxBaudCount_reg[12]_i_1_n_7
    SLICE_X7Y38          FDCE                                         r  TransmitReceive/TxBaudCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507    14.297    TransmitReceive/CLK
    SLICE_X7Y38          FDCE                                         r  TransmitReceive/TxBaudCount_reg[12]/C
                         clock pessimism              0.228    14.525    
                         clock uncertainty           -0.035    14.489    
    SLICE_X7Y38          FDCE (Setup_fdce_C_D)        0.062    14.551    TransmitReceive/TxBaudCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/TxBaudCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 2.124ns (40.737%)  route 3.090ns (59.263%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 14.296 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.628     4.566    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     5.084 f  TransmitReceive/RxBaudCount_reg[8]/Q
                         net (fo=10, routed)          1.000     6.084    TransmitReceive/RxBaudCount_reg[8]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.152     6.236 f  TransmitReceive/RxShiftReg[7]_i_12/O
                         net (fo=3, routed)           0.799     7.035    TransmitReceive/RxShiftReg[7]_i_12_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.332     7.367 f  TransmitReceive/TxShiftReg[8]_i_3/O
                         net (fo=44, routed)          1.291     8.657    TransmitReceive/TxShiftReg[8]_i_3_n_0
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.781 r  TransmitReceive/TxBaudCount[0]_i_7/O
                         net (fo=1, routed)           0.000     8.781    TransmitReceive/TxBaudCount[0]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.331 r  TransmitReceive/TxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.331    TransmitReceive/TxBaudCount_reg[0]_i_2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  TransmitReceive/TxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.445    TransmitReceive/TxBaudCount_reg[4]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.779 r  TransmitReceive/TxBaudCount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.779    TransmitReceive/TxBaudCount_reg[8]_i_1_n_6
    SLICE_X7Y37          FDCE                                         r  TransmitReceive/TxBaudCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.296    TransmitReceive/CLK
    SLICE_X7Y37          FDCE                                         r  TransmitReceive/TxBaudCount_reg[9]/C
                         clock pessimism              0.228    14.524    
                         clock uncertainty           -0.035    14.488    
    SLICE_X7Y37          FDCE (Setup_fdce_C_D)        0.062    14.550    TransmitReceive/TxBaudCount_reg[9]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/TxBaudCount_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.103ns (40.498%)  route 3.090ns (59.502%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 14.296 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.628     4.566    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     5.084 f  TransmitReceive/RxBaudCount_reg[8]/Q
                         net (fo=10, routed)          1.000     6.084    TransmitReceive/RxBaudCount_reg[8]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.152     6.236 f  TransmitReceive/RxShiftReg[7]_i_12/O
                         net (fo=3, routed)           0.799     7.035    TransmitReceive/RxShiftReg[7]_i_12_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.332     7.367 f  TransmitReceive/TxShiftReg[8]_i_3/O
                         net (fo=44, routed)          1.291     8.657    TransmitReceive/TxShiftReg[8]_i_3_n_0
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.781 r  TransmitReceive/TxBaudCount[0]_i_7/O
                         net (fo=1, routed)           0.000     8.781    TransmitReceive/TxBaudCount[0]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.331 r  TransmitReceive/TxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.331    TransmitReceive/TxBaudCount_reg[0]_i_2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  TransmitReceive/TxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.445    TransmitReceive/TxBaudCount_reg[4]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.758 r  TransmitReceive/TxBaudCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.758    TransmitReceive/TxBaudCount_reg[8]_i_1_n_4
    SLICE_X7Y37          FDCE                                         r  TransmitReceive/TxBaudCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.296    TransmitReceive/CLK
    SLICE_X7Y37          FDCE                                         r  TransmitReceive/TxBaudCount_reg[11]/C
                         clock pessimism              0.228    14.524    
                         clock uncertainty           -0.035    14.488    
    SLICE_X7Y37          FDCE (Setup_fdce_C_D)        0.062    14.550    TransmitReceive/TxBaudCount_reg[11]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/TxBaudCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 2.029ns (39.637%)  route 3.090ns (60.363%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 14.296 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.628     4.566    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     5.084 f  TransmitReceive/RxBaudCount_reg[8]/Q
                         net (fo=10, routed)          1.000     6.084    TransmitReceive/RxBaudCount_reg[8]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.152     6.236 f  TransmitReceive/RxShiftReg[7]_i_12/O
                         net (fo=3, routed)           0.799     7.035    TransmitReceive/RxShiftReg[7]_i_12_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.332     7.367 f  TransmitReceive/TxShiftReg[8]_i_3/O
                         net (fo=44, routed)          1.291     8.657    TransmitReceive/TxShiftReg[8]_i_3_n_0
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.781 r  TransmitReceive/TxBaudCount[0]_i_7/O
                         net (fo=1, routed)           0.000     8.781    TransmitReceive/TxBaudCount[0]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.331 r  TransmitReceive/TxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.331    TransmitReceive/TxBaudCount_reg[0]_i_2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  TransmitReceive/TxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.445    TransmitReceive/TxBaudCount_reg[4]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.684 r  TransmitReceive/TxBaudCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.684    TransmitReceive/TxBaudCount_reg[8]_i_1_n_5
    SLICE_X7Y37          FDCE                                         r  TransmitReceive/TxBaudCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.296    TransmitReceive/CLK
    SLICE_X7Y37          FDCE                                         r  TransmitReceive/TxBaudCount_reg[10]/C
                         clock pessimism              0.228    14.524    
                         clock uncertainty           -0.035    14.488    
    SLICE_X7Y37          FDCE (Setup_fdce_C_D)        0.062    14.550    TransmitReceive/TxBaudCount_reg[10]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/TxBaudCount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 2.013ns (39.448%)  route 3.090ns (60.552%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 14.296 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.628     4.566    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     5.084 f  TransmitReceive/RxBaudCount_reg[8]/Q
                         net (fo=10, routed)          1.000     6.084    TransmitReceive/RxBaudCount_reg[8]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.152     6.236 f  TransmitReceive/RxShiftReg[7]_i_12/O
                         net (fo=3, routed)           0.799     7.035    TransmitReceive/RxShiftReg[7]_i_12_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.332     7.367 f  TransmitReceive/TxShiftReg[8]_i_3/O
                         net (fo=44, routed)          1.291     8.657    TransmitReceive/TxShiftReg[8]_i_3_n_0
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.781 r  TransmitReceive/TxBaudCount[0]_i_7/O
                         net (fo=1, routed)           0.000     8.781    TransmitReceive/TxBaudCount[0]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.331 r  TransmitReceive/TxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.331    TransmitReceive/TxBaudCount_reg[0]_i_2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  TransmitReceive/TxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.445    TransmitReceive/TxBaudCount_reg[4]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.668 r  TransmitReceive/TxBaudCount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.668    TransmitReceive/TxBaudCount_reg[8]_i_1_n_7
    SLICE_X7Y37          FDCE                                         r  TransmitReceive/TxBaudCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.296    TransmitReceive/CLK
    SLICE_X7Y37          FDCE                                         r  TransmitReceive/TxBaudCount_reg[8]/C
                         clock pessimism              0.228    14.524    
                         clock uncertainty           -0.035    14.488    
    SLICE_X7Y37          FDCE (Setup_fdce_C_D)        0.062    14.550    TransmitReceive/TxBaudCount_reg[8]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 TransmitReceive/RxBaudCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/TxBaudCount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 2.010ns (39.413%)  route 3.090ns (60.587%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.628     4.566    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     5.084 f  TransmitReceive/RxBaudCount_reg[8]/Q
                         net (fo=10, routed)          1.000     6.084    TransmitReceive/RxBaudCount_reg[8]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.152     6.236 f  TransmitReceive/RxShiftReg[7]_i_12/O
                         net (fo=3, routed)           0.799     7.035    TransmitReceive/RxShiftReg[7]_i_12_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.332     7.367 f  TransmitReceive/TxShiftReg[8]_i_3/O
                         net (fo=44, routed)          1.291     8.657    TransmitReceive/TxShiftReg[8]_i_3_n_0
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.124     8.781 r  TransmitReceive/TxBaudCount[0]_i_7/O
                         net (fo=1, routed)           0.000     8.781    TransmitReceive/TxBaudCount[0]_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.331 r  TransmitReceive/TxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.331    TransmitReceive/TxBaudCount_reg[0]_i_2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.665 r  TransmitReceive/TxBaudCount_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.665    TransmitReceive/TxBaudCount_reg[4]_i_1_n_6
    SLICE_X7Y36          FDCE                                         r  TransmitReceive/TxBaudCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.505    14.295    TransmitReceive/CLK
    SLICE_X7Y36          FDCE                                         r  TransmitReceive/TxBaudCount_reg[5]/C
                         clock pessimism              0.228    14.523    
                         clock uncertainty           -0.035    14.487    
    SLICE_X7Y36          FDCE (Setup_fdce_C_D)        0.062    14.549    TransmitReceive/TxBaudCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  4.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 TransmitReceive/RxShiftReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxData_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.587     1.587    TransmitReceive/CLK
    SLICE_X2Y36          FDCE                                         r  TransmitReceive/RxShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     1.751 r  TransmitReceive/RxShiftReg_reg[0]/Q
                         net (fo=1, routed)           0.105     1.856    TransmitReceive/RxShiftReg_reg_n_0_[0]
    SLICE_X3Y36          FDCE                                         r  TransmitReceive/RxData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.857     1.944    TransmitReceive/CLK
    SLICE_X3Y36          FDCE                                         r  TransmitReceive/RxData_reg[0]/C
                         clock pessimism             -0.343     1.600    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.046     1.646    TransmitReceive/RxData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 TransmitReceive/RxShiftReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxData_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.684%)  route 0.120ns (42.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.587     1.587    TransmitReceive/CLK
    SLICE_X2Y36          FDCE                                         r  TransmitReceive/RxShiftReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     1.751 r  TransmitReceive/RxShiftReg_reg[3]/Q
                         net (fo=2, routed)           0.120     1.872    TransmitReceive/p_0_in[2]
    SLICE_X3Y36          FDCE                                         r  TransmitReceive/RxData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.857     1.944    TransmitReceive/CLK
    SLICE_X3Y36          FDCE                                         r  TransmitReceive/RxData_reg[3]/C
                         clock pessimism             -0.343     1.600    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.047     1.647    TransmitReceive/RxData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 TransmitReceive/RxShiftReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxData_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.705%)  route 0.123ns (45.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.587     1.587    TransmitReceive/CLK
    SLICE_X2Y36          FDCE                                         r  TransmitReceive/RxShiftReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.148     1.735 r  TransmitReceive/RxShiftReg_reg[7]/Q
                         net (fo=2, routed)           0.123     1.858    TransmitReceive/p_0_in[6]
    SLICE_X3Y36          FDCE                                         r  TransmitReceive/RxData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.857     1.944    TransmitReceive/CLK
    SLICE_X3Y36          FDCE                                         r  TransmitReceive/RxData_reg[7]/C
                         clock pessimism             -0.343     1.600    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.025     1.625    TransmitReceive/RxData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 TransmitReceive/RxShiftReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxData_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.148ns (54.149%)  route 0.125ns (45.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.587     1.587    TransmitReceive/CLK
    SLICE_X2Y36          FDCE                                         r  TransmitReceive/RxShiftReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.148     1.735 r  TransmitReceive/RxShiftReg_reg[4]/Q
                         net (fo=2, routed)           0.125     1.861    TransmitReceive/p_0_in[3]
    SLICE_X3Y36          FDCE                                         r  TransmitReceive/RxData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.857     1.944    TransmitReceive/CLK
    SLICE_X3Y36          FDCE                                         r  TransmitReceive/RxData_reg[4]/C
                         clock pessimism             -0.343     1.600    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.022     1.622    TransmitReceive/RxData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 TransmitReceive/RxBaudCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.293ns (78.504%)  route 0.080ns (21.496%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.590    TransmitReceive/CLK
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.754 r  TransmitReceive/RxBaudCount_reg[14]/Q
                         net (fo=8, routed)           0.080     1.835    TransmitReceive/RxBaudCount_reg[14]
    SLICE_X2Y41          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.964 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.964    TransmitReceive/RxBaudCount_reg[12]_i_1_n_4
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     1.948    TransmitReceive/CLK
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[15]/C
                         clock pessimism             -0.357     1.590    
    SLICE_X2Y41          FDCE (Hold_fdce_C_D)         0.134     1.724    TransmitReceive/RxBaudCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 TransmitReceive/RxBaudCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.590    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.164     1.754 r  TransmitReceive/RxBaudCount_reg[8]/Q
                         net (fo=10, routed)          0.091     1.846    TransmitReceive/RxBaudCount_reg[8]
    SLICE_X2Y40          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.975 r  TransmitReceive/RxBaudCount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.975    TransmitReceive/RxBaudCount_reg[8]_i_1_n_6
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     1.948    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[9]/C
                         clock pessimism             -0.357     1.590    
    SLICE_X2Y40          FDCE (Hold_fdce_C_D)         0.134     1.724    TransmitReceive/RxBaudCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 TransmitReceive/RxBaudCount_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.590    TransmitReceive/CLK
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.754 r  TransmitReceive/RxBaudCount_reg[12]/Q
                         net (fo=9, routed)           0.091     1.846    TransmitReceive/RxBaudCount_reg[12]
    SLICE_X2Y41          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.975 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.975    TransmitReceive/RxBaudCount_reg[12]_i_1_n_6
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     1.948    TransmitReceive/CLK
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[13]/C
                         clock pessimism             -0.357     1.590    
    SLICE_X2Y41          FDCE (Hold_fdce_C_D)         0.134     1.724    TransmitReceive/RxBaudCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 TransmitReceive/RxBaudCount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.293ns (74.300%)  route 0.101ns (25.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.589     1.589    TransmitReceive/CLK
    SLICE_X2Y39          FDCE                                         r  TransmitReceive/RxBaudCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.164     1.753 r  TransmitReceive/RxBaudCount_reg[4]/Q
                         net (fo=8, routed)           0.101     1.855    TransmitReceive/RxBaudCount_reg[4]
    SLICE_X2Y39          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.984 r  TransmitReceive/RxBaudCount_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    TransmitReceive/RxBaudCount_reg[4]_i_1_n_6
    SLICE_X2Y39          FDCE                                         r  TransmitReceive/RxBaudCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     1.947    TransmitReceive/CLK
    SLICE_X2Y39          FDCE                                         r  TransmitReceive/RxBaudCount_reg[5]/C
                         clock pessimism             -0.357     1.589    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.134     1.723    TransmitReceive/RxBaudCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TransmitReceive/RxBaudCount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.293ns (74.107%)  route 0.102ns (25.893%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.589     1.589    TransmitReceive/CLK
    SLICE_X2Y39          FDCE                                         r  TransmitReceive/RxBaudCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.164     1.753 r  TransmitReceive/RxBaudCount_reg[6]/Q
                         net (fo=11, routed)          0.102     1.856    TransmitReceive/RxBaudCount_reg[6]
    SLICE_X2Y39          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.985 r  TransmitReceive/RxBaudCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    TransmitReceive/RxBaudCount_reg[4]_i_1_n_4
    SLICE_X2Y39          FDCE                                         r  TransmitReceive/RxBaudCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     1.947    TransmitReceive/CLK
    SLICE_X2Y39          FDCE                                         r  TransmitReceive/RxBaudCount_reg[7]/C
                         clock pessimism             -0.357     1.589    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.134     1.723    TransmitReceive/RxBaudCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TransmitReceive/RxBaudCount_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TransmitReceive/RxBaudCount_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.293ns (73.890%)  route 0.104ns (26.110%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.590    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.164     1.754 r  TransmitReceive/RxBaudCount_reg[10]/Q
                         net (fo=10, routed)          0.104     1.858    TransmitReceive/RxBaudCount_reg[10]
    SLICE_X2Y40          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.987 r  TransmitReceive/RxBaudCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.987    TransmitReceive/RxBaudCount_reg[8]_i_1_n_4
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     1.948    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C
                         clock pessimism             -0.357     1.590    
    SLICE_X2Y40          FDCE (Hold_fdce_C_D)         0.134     1.724    TransmitReceive/RxBaudCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    TransmitReceive/RxBaudCount_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40    TransmitReceive/RxBaudCount_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40    TransmitReceive/RxBaudCount_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    TransmitReceive/RxBaudCount_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    TransmitReceive/RxBaudCount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    TransmitReceive/RxBaudCount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    TransmitReceive/RxBaudCount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42    TransmitReceive/RxBaudCount_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    TransmitReceive/RxBaudCount_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    TransmitReceive/RxBaudCount_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    TransmitReceive/RxBaudCount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40    TransmitReceive/RxBaudCount_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40    TransmitReceive/RxBaudCount_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40    TransmitReceive/RxBaudCount_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40    TransmitReceive/RxBaudCount_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    TransmitReceive/RxBaudCount_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    TransmitReceive/RxBaudCount_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    TransmitReceive/RxBaudCount_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    TransmitReceive/RxBaudCount_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    TransmitReceive/RxBaudCount_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    TransmitReceive/RxBaudCount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40    TransmitReceive/RxBaudCount_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40    TransmitReceive/RxBaudCount_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40    TransmitReceive/RxBaudCount_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40    TransmitReceive/RxBaudCount_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    TransmitReceive/RxBaudCount_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    TransmitReceive/RxBaudCount_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    TransmitReceive/RxBaudCount_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    TransmitReceive/RxBaudCount_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TransmitReceive/TxShiftReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 3.944ns (57.290%)  route 2.940ns (42.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     4.562    TransmitReceive/CLK
    SLICE_X5Y36          FDPE                                         r  TransmitReceive/TxShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDPE (Prop_fdpe_C_Q)         0.456     5.018 r  TransmitReceive/TxShiftReg_reg[0]/Q
                         net (fo=1, routed)           2.940     7.958    UART_RXD_OUT_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    11.445 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    11.445    UART_RXD_OUT
    R12                                                               r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TransmitReceive/TxShiftReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.330ns (59.964%)  route 0.888ns (40.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.586     1.586    TransmitReceive/CLK
    SLICE_X5Y36          FDPE                                         r  TransmitReceive/TxShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDPE (Prop_fdpe_C_Q)         0.141     1.727 r  TransmitReceive/TxShiftReg_reg[0]/Q
                         net (fo=1, routed)           0.888     2.615    UART_RXD_OUT_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.189     3.804 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     3.804    UART_RXD_OUT
    R12                                                               r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.131ns  (logic 2.932ns (41.116%)  route 4.199ns (58.884%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=16, routed)          2.740     4.201    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.152     4.353 f  TransmitReceive/RxBaudCount[0]_i_12/O
                         net (fo=4, routed)           0.747     5.100    TransmitReceive/RxBaudCount[0]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.326     5.426 r  TransmitReceive/RxBaudCount[8]_i_2/O
                         net (fo=2, routed)           0.712     6.138    TransmitReceive/RxBaudCount[8]_i_2_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  TransmitReceive/RxBaudCount[8]_i_5/O
                         net (fo=1, routed)           0.000     6.262    TransmitReceive/RxBaudCount[8]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.795 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.795    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.912 r  TransmitReceive/RxBaudCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.912    TransmitReceive/RxBaudCount_reg[12]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.131 r  TransmitReceive/RxBaudCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.131    TransmitReceive/RxBaudCount_reg[16]_i_1_n_7
    SLICE_X2Y42          FDCE                                         r  TransmitReceive/RxBaudCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.510     4.300    TransmitReceive/CLK
    SLICE_X2Y42          FDCE                                         r  TransmitReceive/RxBaudCount_reg[16]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.118ns  (logic 2.919ns (41.009%)  route 4.199ns (58.991%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=16, routed)          2.740     4.201    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.152     4.353 f  TransmitReceive/RxBaudCount[0]_i_12/O
                         net (fo=4, routed)           0.747     5.100    TransmitReceive/RxBaudCount[0]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.326     5.426 r  TransmitReceive/RxBaudCount[8]_i_2/O
                         net (fo=2, routed)           0.712     6.138    TransmitReceive/RxBaudCount[8]_i_2_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  TransmitReceive/RxBaudCount[8]_i_5/O
                         net (fo=1, routed)           0.000     6.262    TransmitReceive/RxBaudCount[8]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.795 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.795    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.118 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.118    TransmitReceive/RxBaudCount_reg[12]_i_1_n_6
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.510     4.300    TransmitReceive/CLK
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[13]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.110ns  (logic 2.911ns (40.942%)  route 4.199ns (59.058%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=16, routed)          2.740     4.201    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.152     4.353 f  TransmitReceive/RxBaudCount[0]_i_12/O
                         net (fo=4, routed)           0.747     5.100    TransmitReceive/RxBaudCount[0]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.326     5.426 r  TransmitReceive/RxBaudCount[8]_i_2/O
                         net (fo=2, routed)           0.712     6.138    TransmitReceive/RxBaudCount[8]_i_2_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  TransmitReceive/RxBaudCount[8]_i_5/O
                         net (fo=1, routed)           0.000     6.262    TransmitReceive/RxBaudCount[8]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.795 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.795    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.110 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.110    TransmitReceive/RxBaudCount_reg[12]_i_1_n_4
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.510     4.300    TransmitReceive/CLK
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[15]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.034ns  (logic 2.835ns (40.304%)  route 4.199ns (59.696%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=16, routed)          2.740     4.201    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.152     4.353 f  TransmitReceive/RxBaudCount[0]_i_12/O
                         net (fo=4, routed)           0.747     5.100    TransmitReceive/RxBaudCount[0]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.326     5.426 r  TransmitReceive/RxBaudCount[8]_i_2/O
                         net (fo=2, routed)           0.712     6.138    TransmitReceive/RxBaudCount[8]_i_2_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  TransmitReceive/RxBaudCount[8]_i_5/O
                         net (fo=1, routed)           0.000     6.262    TransmitReceive/RxBaudCount[8]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.795 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.795    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.034 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.034    TransmitReceive/RxBaudCount_reg[12]_i_1_n_5
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.510     4.300    TransmitReceive/CLK
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[14]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.014ns  (logic 2.815ns (40.134%)  route 4.199ns (59.866%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=16, routed)          2.740     4.201    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.152     4.353 f  TransmitReceive/RxBaudCount[0]_i_12/O
                         net (fo=4, routed)           0.747     5.100    TransmitReceive/RxBaudCount[0]_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.326     5.426 r  TransmitReceive/RxBaudCount[8]_i_2/O
                         net (fo=2, routed)           0.712     6.138    TransmitReceive/RxBaudCount[8]_i_2_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  TransmitReceive/RxBaudCount[8]_i_5/O
                         net (fo=1, routed)           0.000     6.262    TransmitReceive/RxBaudCount[8]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.795 r  TransmitReceive/RxBaudCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.795    TransmitReceive/RxBaudCount_reg[8]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.014 r  TransmitReceive/RxBaudCount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.014    TransmitReceive/RxBaudCount_reg[12]_i_1_n_7
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.510     4.300    TransmitReceive/CLK
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[12]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.943ns  (logic 2.783ns (40.084%)  route 4.160ns (59.916%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=16, routed)          2.740     4.201    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.152     4.353 f  TransmitReceive/RxBaudCount[0]_i_12/O
                         net (fo=4, routed)           0.852     5.204    TransmitReceive/RxBaudCount[0]_i_12_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.326     5.530 r  TransmitReceive/RxBaudCount[0]_i_4/O
                         net (fo=1, routed)           0.568     6.099    TransmitReceive/RxBaudCount[0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.503 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.503    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.620 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.620    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.943 r  TransmitReceive/RxBaudCount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.943    TransmitReceive/RxBaudCount_reg[8]_i_1_n_6
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509     4.299    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[9]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 2.775ns (40.015%)  route 4.160ns (59.985%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=16, routed)          2.740     4.201    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.152     4.353 f  TransmitReceive/RxBaudCount[0]_i_12/O
                         net (fo=4, routed)           0.852     5.204    TransmitReceive/RxBaudCount[0]_i_12_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.326     5.530 r  TransmitReceive/RxBaudCount[0]_i_4/O
                         net (fo=1, routed)           0.568     6.099    TransmitReceive/RxBaudCount[0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.503 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.503    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.620 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.620    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.935 r  TransmitReceive/RxBaudCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.935    TransmitReceive/RxBaudCount_reg[8]_i_1_n_4
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509     4.299    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.859ns  (logic 2.699ns (39.350%)  route 4.160ns (60.650%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=16, routed)          2.740     4.201    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.152     4.353 f  TransmitReceive/RxBaudCount[0]_i_12/O
                         net (fo=4, routed)           0.852     5.204    TransmitReceive/RxBaudCount[0]_i_12_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.326     5.530 r  TransmitReceive/RxBaudCount[0]_i_4/O
                         net (fo=1, routed)           0.568     6.099    TransmitReceive/RxBaudCount[0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.503 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.503    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.620 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.620    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.859 r  TransmitReceive/RxBaudCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.859    TransmitReceive/RxBaudCount_reg[8]_i_1_n_5
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509     4.299    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[10]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.839ns  (logic 2.679ns (39.173%)  route 4.160ns (60.827%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=16, routed)          2.740     4.201    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.152     4.353 f  TransmitReceive/RxBaudCount[0]_i_12/O
                         net (fo=4, routed)           0.852     5.204    TransmitReceive/RxBaudCount[0]_i_12_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.326     5.530 r  TransmitReceive/RxBaudCount[0]_i_4/O
                         net (fo=1, routed)           0.568     6.099    TransmitReceive/RxBaudCount[0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.503 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.503    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.620 r  TransmitReceive/RxBaudCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.620    TransmitReceive/RxBaudCount_reg[4]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.839 r  TransmitReceive/RxBaudCount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.839    TransmitReceive/RxBaudCount_reg[8]_i_1_n_7
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509     4.299    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.826ns  (logic 2.666ns (39.057%)  route 4.160ns (60.943%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=16, routed)          2.740     4.201    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.152     4.353 f  TransmitReceive/RxBaudCount[0]_i_12/O
                         net (fo=4, routed)           0.852     5.204    TransmitReceive/RxBaudCount[0]_i_12_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.326     5.530 r  TransmitReceive/RxBaudCount[0]_i_4/O
                         net (fo=1, routed)           0.568     6.099    TransmitReceive/RxBaudCount[0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.503 r  TransmitReceive/RxBaudCount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.503    TransmitReceive/RxBaudCount_reg[0]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.826 r  TransmitReceive/RxBaudCount_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.826    TransmitReceive/RxBaudCount_reg[4]_i_1_n_6
    SLICE_X2Y39          FDCE                                         r  TransmitReceive/RxBaudCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509     4.299    TransmitReceive/CLK
    SLICE_X2Y39          FDCE                                         r  TransmitReceive/RxBaudCount_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            TransmitReceive/RxShiftReg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.229ns (25.290%)  route 0.676ns (74.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=16, routed)          0.676     0.905    TransmitReceive/UART_TXD_IN_IBUF
    SLICE_X2Y36          FDCE                                         r  TransmitReceive/RxShiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.857     1.944    TransmitReceive/CLK
    SLICE_X2Y36          FDCE                                         r  TransmitReceive/RxShiftReg_reg[7]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.228ns (24.100%)  route 0.717ns (75.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=59, routed)          0.717     0.945    TransmitReceive/AS[0]
    SLICE_X2Y41          FDCE                                         f  TransmitReceive/RxBaudCount_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     1.948    TransmitReceive/CLK
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[12]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.228ns (24.100%)  route 0.717ns (75.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=59, routed)          0.717     0.945    TransmitReceive/AS[0]
    SLICE_X2Y41          FDCE                                         f  TransmitReceive/RxBaudCount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     1.948    TransmitReceive/CLK
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[13]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.228ns (24.100%)  route 0.717ns (75.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=59, routed)          0.717     0.945    TransmitReceive/AS[0]
    SLICE_X2Y41          FDCE                                         f  TransmitReceive/RxBaudCount_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     1.948    TransmitReceive/CLK
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[14]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.228ns (24.100%)  route 0.717ns (75.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=59, routed)          0.717     0.945    TransmitReceive/AS[0]
    SLICE_X2Y41          FDCE                                         f  TransmitReceive/RxBaudCount_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     1.948    TransmitReceive/CLK
    SLICE_X2Y41          FDCE                                         r  TransmitReceive/RxBaudCount_reg[15]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.228ns (22.811%)  route 0.771ns (77.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=59, routed)          0.771     0.998    TransmitReceive/AS[0]
    SLICE_X2Y42          FDCE                                         f  TransmitReceive/RxBaudCount_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     1.948    TransmitReceive/CLK
    SLICE_X2Y42          FDCE                                         r  TransmitReceive/RxBaudCount_reg[16]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.228ns (22.800%)  route 0.771ns (77.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=59, routed)          0.771     0.999    TransmitReceive/AS[0]
    SLICE_X2Y40          FDCE                                         f  TransmitReceive/RxBaudCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     1.948    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[10]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.228ns (22.800%)  route 0.771ns (77.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=59, routed)          0.771     0.999    TransmitReceive/AS[0]
    SLICE_X2Y40          FDCE                                         f  TransmitReceive/RxBaudCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     1.948    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[11]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.228ns (22.800%)  route 0.771ns (77.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=59, routed)          0.771     0.999    TransmitReceive/AS[0]
    SLICE_X2Y40          FDCE                                         f  TransmitReceive/RxBaudCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     1.948    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[8]/C

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            TransmitReceive/RxBaudCount_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.228ns (22.800%)  route 0.771ns (77.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  BTN0_IBUF_inst/O
                         net (fo=59, routed)          0.771     0.999    TransmitReceive/AS[0]
    SLICE_X2Y40          FDCE                                         f  TransmitReceive/RxBaudCount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     1.948    TransmitReceive/CLK
    SLICE_X2Y40          FDCE                                         r  TransmitReceive/RxBaudCount_reg[9]/C





