<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="ip/preamble_detect/testbench/preamble_detect_tb_gen_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="ip/preamble_detect/testbench/preamble_detect_tb_gen_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="ip/preamble_detect/testbench/preamble_detect_tb_gen_tb/simulation/submodules/preamble_detect.v"
   type="VERILOG"
   library="preamble_detect_0" />
 <file
   path="ip/preamble_detect/testbench/preamble_detect_tb_gen_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv"
   type="SYSTEM_VERILOG"
   library="preamble_detect_tb_gen_inst_source_bfm" />
 <file
   path="ip/preamble_detect/testbench/preamble_detect_tb_gen_tb/simulation/submodules/altera_avalon_st_source_bfm.sv"
   type="SYSTEM_VERILOG"
   library="preamble_detect_tb_gen_inst_sink_bfm" />
 <file
   path="ip/preamble_detect/testbench/preamble_detect_tb_gen_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="preamble_detect_tb_gen_inst_reset_bfm" />
 <file
   path="ip/preamble_detect/testbench/preamble_detect_tb_gen_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="preamble_detect_tb_gen_inst_clock_bfm" />
 <file
   path="ip/preamble_detect/testbench/preamble_detect_tb_gen_tb/simulation/submodules/preamble_detect_tb_gen.v"
   type="VERILOG"
   library="preamble_detect_tb_gen_inst" />
 <file
   path="ip/preamble_detect/testbench/preamble_detect_tb_gen_tb/simulation/preamble_detect_tb_gen_tb.v"
   type="VERILOG" />
 <topLevel name="preamble_detect_tb_gen_tb" />
 <deviceFamily name="max10" />
</simPackage>
