{"vcs1":{"timestamp_begin":1728235470.842644617, "rt":37.65, "ut":36.09, "st":1.31}}
{"vcselab":{"timestamp_begin":1728235508.563154418, "rt":5.19, "ut":4.30, "st":0.16}}
{"link":{"timestamp_begin":1728235513.809841942, "rt":0.84, "ut":0.54, "st":0.52}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728235470.192622875}
{"VCS_COMP_START_TIME": 1728235470.192622875}
{"VCS_COMP_END_TIME": 1728236001.643966983}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 739832}}
{"stitch_vcselab": {"peak_mem": 434528}}
