verilog work "../Lab3_5stage pipeline with LDUR and STUR/regfile.v"
verilog work "../Lab3_5stage pipeline with LDUR and STUR/PC.v"
verilog work "../Lab3_5stage pipeline with LDUR and STUR/MEM_WBstage.v"
verilog work "../Lab3_5stage pipeline with LDUR and STUR/imemory.v"
verilog work "../Lab3_5stage pipeline with LDUR and STUR/ID_EXEstage.v"
verilog work "../Lab3_5stage pipeline with LDUR and STUR/EXE_MEMstage.v"
verilog work "../Lab3_5stage pipeline with LDUR and STUR/dmemory.v"
verilog work "../Lab3_5stage pipeline with LDUR and STUR/control.v"
verilog work "../Lab3_5stage pipeline with LDUR and STUR/alu.v"
verilog work "../Lab3_5stage pipeline with LDUR and STUR/pipelined_regfile_5stage.v"
verilog work "test_bench_5_stage_pipeline.v"
verilog work "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v"
