// Seed: 3512893675
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output tri0 id_2,
    output tri id_3,
    output wire id_4,
    input tri id_5,
    output tri0 id_6,
    input uwire id_7,
    input tri1 id_8
    , id_19,
    input wand id_9,
    output tri0 id_10,
    input wire id_11,
    input wand id_12,
    output wire id_13,
    input tri0 id_14,
    input tri0 id_15,
    input supply0 id_16,
    input uwire id_17
);
  assign id_4 = id_14;
  wire id_20;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    output wor id_2,
    input tri1 id_3,
    output tri1 id_4
);
  assign id_4 = id_3;
  wire id_6;
  module_0(
      id_3,
      id_0,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_0,
      id_3,
      id_1,
      id_3,
      id_0,
      id_0,
      id_3
  );
endmodule
