{
  "Top": "update_knn6",
  "RtlTop": "update_knn6",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "Input_1": {
      "index": "0",
      "type": {"dataType": "ap_uint"}
    },
    "Output_1": {
      "index": "1",
      "type": {"dataType": "ap_uint"}
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "963",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "update_knn6",
    "Version": "1.0",
    "DisplayName": "Update_knn6",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/input_files\/hls_src\/dg_reg\/sdsoc\/digitrec.cpp",
      "..\/..\/..\/..\/input_files\/hls_src\/dg_reg\/host\/check_result.cpp",
      "..\/..\/..\/..\/input_files\/hls_src\/dg_reg\/host\/utils.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/popcount.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/update_knn6_mul_1cud.vhd",
      "impl\/vhdl\/update_knn6_mul_mdEe.vhd",
      "impl\/vhdl\/update_knn6_trainbkb.vhd",
      "impl\/vhdl\/update_knn6.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/popcount.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/update_knn6_mul_1cud.v",
      "impl\/verilog\/update_knn6_mul_mdEe.v",
      "impl\/verilog\/update_knn6_trainbkb.v",
      "impl\/verilog\/update_knn6_trainbkb_ram.dat",
      "impl\/verilog\/update_knn6.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/mnt\/icgridio2\/unsafe\/ylxiao\/F200905_hls\/pr_flow\/workspace\/F002_hls_dg_reg\/update_knn6_prj\/update_knn6\/.autopilot\/db\/update_knn6.design.xml",
    "DebugDir": "\/mnt\/icgridio2\/unsafe\/ylxiao\/F200905_hls\/pr_flow\/workspace\/F002_hls_dg_reg\/update_knn6_prj\/update_knn6\/.debug",
    "ProtoInst": ["\/mnt\/icgridio2\/unsafe\/ylxiao\/F200905_hls\/pr_flow\/workspace\/F002_hls_dg_reg\/update_knn6_prj\/update_knn6\/.debug\/update_knn6.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "Input_1_V_V": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "Input_1_V_V",
      "bundle_role": "default"
    },
    "Output_1_V_V": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "Output_1_V_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "Input_1_V_V": {
      "dir": "in",
      "width": "32"
    },
    "Input_1_V_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "Input_1_V_V_ap_ack": {
      "dir": "out",
      "width": "1"
    },
    "Output_1_V_V": {
      "dir": "out",
      "width": "32"
    },
    "Output_1_V_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "Output_1_V_V_ap_ack": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "update_knn6",
      "Instances": [{
          "ModuleName": "popcount",
          "InstanceName": "grp_popcount_fu_546"
        }]
    },
    "Info": {
      "popcount": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "update_knn6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "popcount": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.385"
        },
        "Area": {
          "FF": "482",
          "LUT": "1489",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "update_knn6": {
        "Latency": {
          "LatencyBest": "963",
          "LatencyAvg": "27965",
          "LatencyWorst": "54967",
          "PipelineIIMin": "964",
          "PipelineIIMax": "54968",
          "PipelineII": "964 ~ 54968",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "4.599"
        },
        "Loops": [
          {
            "Name": "STORE_LOCAL",
            "TripCount": "450",
            "Latency": "3600",
            "PipelineII": "8",
            "PipelineDepth": "8"
          },
          {
            "Name": "TRANSFER_LOOP",
            "TripCount": "6300",
            "Latency": "50401",
            "PipelineII": "8",
            "PipelineDepth": "10"
          },
          {
            "Name": "TRAINING_LOOP_LANES",
            "TripCount": "450",
            "Latency": "915",
            "PipelineII": "2",
            "PipelineDepth": "18"
          },
          {
            "Name": "LANES_INSERTION_SORT_OUTER",
            "TripCount": "6",
            "Latency": "20",
            "PipelineII": "3",
            "PipelineDepth": "6"
          }
        ],
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "1",
          "FF": "2663",
          "LUT": "3547",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "update_knn6",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-09-06 01:18:06 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
