`include "RTL/nl2_cln_structs.sv"
`include "RTL/nl2_cln_txc_structs.sv"
`include "RTL/nl2_cln_clkgate.v"
`include "RTL/nl2_new_dbank_top_layer.sv"
`include "RTL/nl2_new_dbank_top_wrapper.sv"
`include "RTL/nl2_new_dbank_top.sv"
`include "RTL/nl2_new_dbank_axi2bnk.sv"
`include "RTL/nl2_new_dbank_rd_ctrl.sv"
`include "RTL/nl2_new_dbank_wr_ctrl.sv"
`include "RTL/nl2_new_dbank_ck_distrib.sv"
`include "RTL/nl2_new_dbank_excl_monitor.sv"
`include "RTL/nl2_scm_dbank_sram_all.sv"
`include "RTL/nl2_scm_dbank_sram_wrapper.sv"
`include "RTL/nl2_scm_dbank_sram.v"
`include "RTL/nl2_fpga_sram.v"
`include "RTL/nl2_new_dbnk_ecc_decoder.sv"
`include "RTL/nl2_new_dbnk_ecc_encoder.sv"
`include "RTL/nl2_new_dbnk_ecc_func.sv"
`include "RTL/nl2_dbnk_ecc_decoder.sv"
`include "RTL/nl2_dbnk_ecc_encoder.sv"
`include "RTL/nl2_dbnk_ecc_func.sv"
`include "RTL/nl2_new_dbank_buf_ctrl.sv"
`include "RTL/nl2_new_dbank_scrub_ctl.sv"
`include "RTL/nl2_new_dbank_ahw.sv"
`include "RTL/nl2_cln_fifo.sv"
`include "RTL/nl2_cln_rr_select.sv"
