$date
	Sun Oct 23 02:01:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#381103
b100 !
1"
#381106
b100 &
b100 %
1$
#381107
0"
#381110
b10 &
b10 %
#381114
b1 &
b1 %
1#
#381118
b0 &
0#
b0 %
0$
#1437675
b1 !
1"
#1437678
b1 &
b1 %
1$
#1437679
0"
#1437682
1#
#1437686
b0 &
0#
b0 %
0$
#2402496
b10 !
1"
#2402498
b10 &
b10 %
1$
#2402499
0"
#2402502
b1 &
1#
b1 %
#2402506
b0 &
b0 %
0#
0$
#4500012
