// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "03/13/2024 08:15:58"

// 
// Device: Altera EP4CE40F29I7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module rom_twiddle (
	clk,
	rst,
	reg0_re,
	reg0_im,
	reg1_re,
	reg1_im,
	reg2_re,
	reg2_im,
	reg3_re,
	reg3_im,
	reg4_re,
	reg4_im,
	reg5_re,
	reg5_im,
	reg6_re,
	reg6_im,
	reg7_re,
	reg7_im);
input 	clk;
input 	rst;
output 	[15:0] reg0_re;
output 	[15:0] reg0_im;
output 	[15:0] reg1_re;
output 	[15:0] reg1_im;
output 	[15:0] reg2_re;
output 	[15:0] reg2_im;
output 	[15:0] reg3_re;
output 	[15:0] reg3_im;
output 	[15:0] reg4_re;
output 	[15:0] reg4_im;
output 	[15:0] reg5_re;
output 	[15:0] reg5_im;
output 	[15:0] reg6_re;
output 	[15:0] reg6_im;
output 	[15:0] reg7_re;
output 	[15:0] reg7_im;

// Design Ports Information
// reg0_re[0]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[2]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[3]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[4]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[5]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[6]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[7]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[8]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[9]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[10]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[11]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[12]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[13]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[14]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[15]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[0]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[4]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[5]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[6]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[7]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[8]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[9]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[10]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[11]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[12]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[13]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[14]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[15]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[0]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[1]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[2]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[3]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[4]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[5]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[7]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[8]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[9]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[11]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[12]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[13]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[14]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[15]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[0]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[1]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[2]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[3]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[4]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[5]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[6]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[9]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[10]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[11]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[12]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[13]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[14]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[15]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[1]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[2]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[3]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[4]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[5]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[7]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[8]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[9]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[10]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[11]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[12]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[13]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[14]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[15]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[0]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[1]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[2]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[3]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[4]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[5]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[6]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[7]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[8]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[9]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[10]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[11]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[12]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[13]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[14]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[15]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[0]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[1]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[2]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[3]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[4]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[5]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[6]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[7]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[8]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[9]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[10]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[11]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[12]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[13]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[14]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[15]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[0]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[1]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[2]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[3]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[4]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[5]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[7]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[9]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[10]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[11]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[12]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[13]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[14]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[15]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[1]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[2]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[4]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[5]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[6]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[7]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[8]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[9]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[10]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[11]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[12]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[13]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[14]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[15]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[0]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[1]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[3]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[4]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[5]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[6]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[7]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[8]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[9]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[10]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[11]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[12]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[13]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[14]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[15]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[1]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[2]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[4]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[5]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[6]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[7]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[8]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[9]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[10]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[11]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[12]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[13]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[14]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[15]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[0]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[1]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[2]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[3]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[4]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[5]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[6]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[7]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[8]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[9]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[10]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[11]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[12]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[13]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[14]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[15]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[0]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[3]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[4]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[6]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[7]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[8]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[9]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[10]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[11]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[12]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[13]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[14]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[15]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[0]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[2]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[4]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[5]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[6]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[7]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[8]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[9]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[10]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[11]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[12]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[13]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[14]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[15]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[0]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[1]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[2]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[3]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[4]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[5]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[6]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[7]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[8]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[9]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[10]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[11]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[12]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[13]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[14]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[15]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[0]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[1]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[3]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[5]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[6]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[7]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[8]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[9]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[10]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[11]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[12]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[13]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[14]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[15]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FPGA_8FFT_7_1200mv_-40c_v_slow.sdo");
// synopsys translate_on

wire \reg0_re[0]~output_o ;
wire \reg0_re[1]~output_o ;
wire \reg0_re[2]~output_o ;
wire \reg0_re[3]~output_o ;
wire \reg0_re[4]~output_o ;
wire \reg0_re[5]~output_o ;
wire \reg0_re[6]~output_o ;
wire \reg0_re[7]~output_o ;
wire \reg0_re[8]~output_o ;
wire \reg0_re[9]~output_o ;
wire \reg0_re[10]~output_o ;
wire \reg0_re[11]~output_o ;
wire \reg0_re[12]~output_o ;
wire \reg0_re[13]~output_o ;
wire \reg0_re[14]~output_o ;
wire \reg0_re[15]~output_o ;
wire \reg0_im[0]~output_o ;
wire \reg0_im[1]~output_o ;
wire \reg0_im[2]~output_o ;
wire \reg0_im[3]~output_o ;
wire \reg0_im[4]~output_o ;
wire \reg0_im[5]~output_o ;
wire \reg0_im[6]~output_o ;
wire \reg0_im[7]~output_o ;
wire \reg0_im[8]~output_o ;
wire \reg0_im[9]~output_o ;
wire \reg0_im[10]~output_o ;
wire \reg0_im[11]~output_o ;
wire \reg0_im[12]~output_o ;
wire \reg0_im[13]~output_o ;
wire \reg0_im[14]~output_o ;
wire \reg0_im[15]~output_o ;
wire \reg1_re[0]~output_o ;
wire \reg1_re[1]~output_o ;
wire \reg1_re[2]~output_o ;
wire \reg1_re[3]~output_o ;
wire \reg1_re[4]~output_o ;
wire \reg1_re[5]~output_o ;
wire \reg1_re[6]~output_o ;
wire \reg1_re[7]~output_o ;
wire \reg1_re[8]~output_o ;
wire \reg1_re[9]~output_o ;
wire \reg1_re[10]~output_o ;
wire \reg1_re[11]~output_o ;
wire \reg1_re[12]~output_o ;
wire \reg1_re[13]~output_o ;
wire \reg1_re[14]~output_o ;
wire \reg1_re[15]~output_o ;
wire \reg1_im[0]~output_o ;
wire \reg1_im[1]~output_o ;
wire \reg1_im[2]~output_o ;
wire \reg1_im[3]~output_o ;
wire \reg1_im[4]~output_o ;
wire \reg1_im[5]~output_o ;
wire \reg1_im[6]~output_o ;
wire \reg1_im[7]~output_o ;
wire \reg1_im[8]~output_o ;
wire \reg1_im[9]~output_o ;
wire \reg1_im[10]~output_o ;
wire \reg1_im[11]~output_o ;
wire \reg1_im[12]~output_o ;
wire \reg1_im[13]~output_o ;
wire \reg1_im[14]~output_o ;
wire \reg1_im[15]~output_o ;
wire \reg2_re[0]~output_o ;
wire \reg2_re[1]~output_o ;
wire \reg2_re[2]~output_o ;
wire \reg2_re[3]~output_o ;
wire \reg2_re[4]~output_o ;
wire \reg2_re[5]~output_o ;
wire \reg2_re[6]~output_o ;
wire \reg2_re[7]~output_o ;
wire \reg2_re[8]~output_o ;
wire \reg2_re[9]~output_o ;
wire \reg2_re[10]~output_o ;
wire \reg2_re[11]~output_o ;
wire \reg2_re[12]~output_o ;
wire \reg2_re[13]~output_o ;
wire \reg2_re[14]~output_o ;
wire \reg2_re[15]~output_o ;
wire \reg2_im[0]~output_o ;
wire \reg2_im[1]~output_o ;
wire \reg2_im[2]~output_o ;
wire \reg2_im[3]~output_o ;
wire \reg2_im[4]~output_o ;
wire \reg2_im[5]~output_o ;
wire \reg2_im[6]~output_o ;
wire \reg2_im[7]~output_o ;
wire \reg2_im[8]~output_o ;
wire \reg2_im[9]~output_o ;
wire \reg2_im[10]~output_o ;
wire \reg2_im[11]~output_o ;
wire \reg2_im[12]~output_o ;
wire \reg2_im[13]~output_o ;
wire \reg2_im[14]~output_o ;
wire \reg2_im[15]~output_o ;
wire \reg3_re[0]~output_o ;
wire \reg3_re[1]~output_o ;
wire \reg3_re[2]~output_o ;
wire \reg3_re[3]~output_o ;
wire \reg3_re[4]~output_o ;
wire \reg3_re[5]~output_o ;
wire \reg3_re[6]~output_o ;
wire \reg3_re[7]~output_o ;
wire \reg3_re[8]~output_o ;
wire \reg3_re[9]~output_o ;
wire \reg3_re[10]~output_o ;
wire \reg3_re[11]~output_o ;
wire \reg3_re[12]~output_o ;
wire \reg3_re[13]~output_o ;
wire \reg3_re[14]~output_o ;
wire \reg3_re[15]~output_o ;
wire \reg3_im[0]~output_o ;
wire \reg3_im[1]~output_o ;
wire \reg3_im[2]~output_o ;
wire \reg3_im[3]~output_o ;
wire \reg3_im[4]~output_o ;
wire \reg3_im[5]~output_o ;
wire \reg3_im[6]~output_o ;
wire \reg3_im[7]~output_o ;
wire \reg3_im[8]~output_o ;
wire \reg3_im[9]~output_o ;
wire \reg3_im[10]~output_o ;
wire \reg3_im[11]~output_o ;
wire \reg3_im[12]~output_o ;
wire \reg3_im[13]~output_o ;
wire \reg3_im[14]~output_o ;
wire \reg3_im[15]~output_o ;
wire \reg4_re[0]~output_o ;
wire \reg4_re[1]~output_o ;
wire \reg4_re[2]~output_o ;
wire \reg4_re[3]~output_o ;
wire \reg4_re[4]~output_o ;
wire \reg4_re[5]~output_o ;
wire \reg4_re[6]~output_o ;
wire \reg4_re[7]~output_o ;
wire \reg4_re[8]~output_o ;
wire \reg4_re[9]~output_o ;
wire \reg4_re[10]~output_o ;
wire \reg4_re[11]~output_o ;
wire \reg4_re[12]~output_o ;
wire \reg4_re[13]~output_o ;
wire \reg4_re[14]~output_o ;
wire \reg4_re[15]~output_o ;
wire \reg4_im[0]~output_o ;
wire \reg4_im[1]~output_o ;
wire \reg4_im[2]~output_o ;
wire \reg4_im[3]~output_o ;
wire \reg4_im[4]~output_o ;
wire \reg4_im[5]~output_o ;
wire \reg4_im[6]~output_o ;
wire \reg4_im[7]~output_o ;
wire \reg4_im[8]~output_o ;
wire \reg4_im[9]~output_o ;
wire \reg4_im[10]~output_o ;
wire \reg4_im[11]~output_o ;
wire \reg4_im[12]~output_o ;
wire \reg4_im[13]~output_o ;
wire \reg4_im[14]~output_o ;
wire \reg4_im[15]~output_o ;
wire \reg5_re[0]~output_o ;
wire \reg5_re[1]~output_o ;
wire \reg5_re[2]~output_o ;
wire \reg5_re[3]~output_o ;
wire \reg5_re[4]~output_o ;
wire \reg5_re[5]~output_o ;
wire \reg5_re[6]~output_o ;
wire \reg5_re[7]~output_o ;
wire \reg5_re[8]~output_o ;
wire \reg5_re[9]~output_o ;
wire \reg5_re[10]~output_o ;
wire \reg5_re[11]~output_o ;
wire \reg5_re[12]~output_o ;
wire \reg5_re[13]~output_o ;
wire \reg5_re[14]~output_o ;
wire \reg5_re[15]~output_o ;
wire \reg5_im[0]~output_o ;
wire \reg5_im[1]~output_o ;
wire \reg5_im[2]~output_o ;
wire \reg5_im[3]~output_o ;
wire \reg5_im[4]~output_o ;
wire \reg5_im[5]~output_o ;
wire \reg5_im[6]~output_o ;
wire \reg5_im[7]~output_o ;
wire \reg5_im[8]~output_o ;
wire \reg5_im[9]~output_o ;
wire \reg5_im[10]~output_o ;
wire \reg5_im[11]~output_o ;
wire \reg5_im[12]~output_o ;
wire \reg5_im[13]~output_o ;
wire \reg5_im[14]~output_o ;
wire \reg5_im[15]~output_o ;
wire \reg6_re[0]~output_o ;
wire \reg6_re[1]~output_o ;
wire \reg6_re[2]~output_o ;
wire \reg6_re[3]~output_o ;
wire \reg6_re[4]~output_o ;
wire \reg6_re[5]~output_o ;
wire \reg6_re[6]~output_o ;
wire \reg6_re[7]~output_o ;
wire \reg6_re[8]~output_o ;
wire \reg6_re[9]~output_o ;
wire \reg6_re[10]~output_o ;
wire \reg6_re[11]~output_o ;
wire \reg6_re[12]~output_o ;
wire \reg6_re[13]~output_o ;
wire \reg6_re[14]~output_o ;
wire \reg6_re[15]~output_o ;
wire \reg6_im[0]~output_o ;
wire \reg6_im[1]~output_o ;
wire \reg6_im[2]~output_o ;
wire \reg6_im[3]~output_o ;
wire \reg6_im[4]~output_o ;
wire \reg6_im[5]~output_o ;
wire \reg6_im[6]~output_o ;
wire \reg6_im[7]~output_o ;
wire \reg6_im[8]~output_o ;
wire \reg6_im[9]~output_o ;
wire \reg6_im[10]~output_o ;
wire \reg6_im[11]~output_o ;
wire \reg6_im[12]~output_o ;
wire \reg6_im[13]~output_o ;
wire \reg6_im[14]~output_o ;
wire \reg6_im[15]~output_o ;
wire \reg7_re[0]~output_o ;
wire \reg7_re[1]~output_o ;
wire \reg7_re[2]~output_o ;
wire \reg7_re[3]~output_o ;
wire \reg7_re[4]~output_o ;
wire \reg7_re[5]~output_o ;
wire \reg7_re[6]~output_o ;
wire \reg7_re[7]~output_o ;
wire \reg7_re[8]~output_o ;
wire \reg7_re[9]~output_o ;
wire \reg7_re[10]~output_o ;
wire \reg7_re[11]~output_o ;
wire \reg7_re[12]~output_o ;
wire \reg7_re[13]~output_o ;
wire \reg7_re[14]~output_o ;
wire \reg7_re[15]~output_o ;
wire \reg7_im[0]~output_o ;
wire \reg7_im[1]~output_o ;
wire \reg7_im[2]~output_o ;
wire \reg7_im[3]~output_o ;
wire \reg7_im[4]~output_o ;
wire \reg7_im[5]~output_o ;
wire \reg7_im[6]~output_o ;
wire \reg7_im[7]~output_o ;
wire \reg7_im[8]~output_o ;
wire \reg7_im[9]~output_o ;
wire \reg7_im[10]~output_o ;
wire \reg7_im[11]~output_o ;
wire \reg7_im[12]~output_o ;
wire \reg7_im[13]~output_o ;
wire \reg7_im[14]~output_o ;
wire \reg7_im[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \reg1_re[0]~reg0feeder_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \reg1_re[0]~reg0_q ;
wire \reg1_re[4]~reg0feeder_combout ;
wire \reg1_re[4]~reg0_q ;
wire \reg1_re[5]~reg0feeder_combout ;
wire \reg1_re[5]~reg0_q ;
wire \reg1_im[0]~reg0feeder_combout ;
wire \reg1_im[0]~reg0_q ;
wire \reg1_im[4]~reg0feeder_combout ;
wire \reg1_im[4]~reg0_q ;
wire \reg1_im[5]~reg0feeder_combout ;
wire \reg1_im[5]~reg0_q ;
wire \reg2_re[1]~reg0feeder_combout ;
wire \reg2_re[1]~reg0_q ;
wire \reg2_re[5]~reg0feeder_combout ;
wire \reg2_re[5]~reg0_q ;
wire \reg2_re[6]~reg0feeder_combout ;
wire \reg2_re[6]~reg0_q ;
wire \reg2_im[1]~reg0feeder_combout ;
wire \reg2_im[1]~reg0_q ;
wire \reg2_im[5]~reg0feeder_combout ;
wire \reg2_im[5]~reg0_q ;
wire \reg2_im[6]~reg0feeder_combout ;
wire \reg2_im[6]~reg0_q ;
wire \reg3_re[1]~reg0feeder_combout ;
wire \reg3_re[1]~reg0_q ;
wire \reg3_re[2]~reg0feeder_combout ;
wire \reg3_re[2]~reg0_q ;
wire \reg3_re[3]~reg0feeder_combout ;
wire \reg3_re[3]~reg0_q ;
wire \reg3_re[7]~reg0feeder_combout ;
wire \reg3_re[7]~reg0_q ;
wire \reg3_im[1]~reg0feeder_combout ;
wire \reg3_im[1]~reg0_q ;
wire \reg3_im[2]~reg0feeder_combout ;
wire \reg3_im[2]~reg0_q ;
wire \reg3_im[3]~reg0feeder_combout ;
wire \reg3_im[3]~reg0_q ;
wire \reg3_im[7]~reg0feeder_combout ;
wire \reg3_im[7]~reg0_q ;
wire \reg4_re[2]~reg0feeder_combout ;
wire \reg4_re[2]~reg0_q ;
wire \reg4_re[4]~reg0feeder_combout ;
wire \reg4_re[4]~reg0_q ;
wire \reg4_re[5]~reg0feeder_combout ;
wire \reg4_re[5]~reg0_q ;
wire \reg4_re[7]~reg0feeder_combout ;
wire \reg4_re[7]~reg0_q ;
wire \reg4_im[2]~reg0feeder_combout ;
wire \reg4_im[2]~reg0_q ;
wire \reg4_im[4]~reg0feeder_combout ;
wire \reg4_im[4]~reg0_q ;
wire \reg4_im[5]~reg0feeder_combout ;
wire \reg4_im[5]~reg0_q ;
wire \reg4_im[7]~reg0feeder_combout ;
wire \reg4_im[7]~reg0_q ;
wire \reg5_re[2]~reg0feeder_combout ;
wire \reg5_re[2]~reg0_q ;
wire \reg5_re[4]~reg0feeder_combout ;
wire \reg5_re[4]~reg0_q ;
wire \reg5_re[6]~reg0feeder_combout ;
wire \reg5_re[6]~reg0_q ;
wire \reg5_re[7]~reg0feeder_combout ;
wire \reg5_re[7]~reg0_q ;
wire \reg5_im[2]~reg0feeder_combout ;
wire \reg5_im[2]~reg0_q ;
wire \reg5_im[4]~reg0feeder_combout ;
wire \reg5_im[4]~reg0_q ;
wire \reg5_im[6]~reg0feeder_combout ;
wire \reg5_im[6]~reg0_q ;
wire \reg5_im[7]~reg0feeder_combout ;
wire \reg5_im[7]~reg0_q ;
wire \reg6_re[2]~reg0feeder_combout ;
wire \reg6_re[2]~reg0_q ;
wire \reg6_re[3]~reg0feeder_combout ;
wire \reg6_re[3]~reg0_q ;
wire \reg6_re[5]~reg0feeder_combout ;
wire \reg6_re[5]~reg0_q ;
wire \reg6_re[6]~reg0feeder_combout ;
wire \reg6_re[6]~reg0_q ;
wire \reg6_re[7]~reg0feeder_combout ;
wire \reg6_re[7]~reg0_q ;
wire \reg6_im[2]~reg0feeder_combout ;
wire \reg6_im[2]~reg0_q ;
wire \reg6_im[3]~reg0feeder_combout ;
wire \reg6_im[3]~reg0_q ;
wire \reg6_im[5]~reg0feeder_combout ;
wire \reg6_im[5]~reg0_q ;
wire \reg6_im[6]~reg0feeder_combout ;
wire \reg6_im[6]~reg0_q ;
wire \reg6_im[7]~reg0feeder_combout ;
wire \reg6_im[7]~reg0_q ;
wire \reg7_re[0]~reg0feeder_combout ;
wire \reg7_re[0]~reg0_q ;
wire \reg7_re[1]~reg0feeder_combout ;
wire \reg7_re[1]~reg0_q ;
wire \reg7_re[3]~reg0feeder_combout ;
wire \reg7_re[3]~reg0_q ;
wire \reg7_re[4]~reg0feeder_combout ;
wire \reg7_re[4]~reg0_q ;
wire \reg7_re[5]~reg0feeder_combout ;
wire \reg7_re[5]~reg0_q ;
wire \reg7_re[6]~reg0feeder_combout ;
wire \reg7_re[6]~reg0_q ;
wire \reg7_re[7]~reg0feeder_combout ;
wire \reg7_re[7]~reg0_q ;
wire \reg7_im[0]~reg0feeder_combout ;
wire \reg7_im[0]~reg0_q ;
wire \reg7_im[1]~reg0feeder_combout ;
wire \reg7_im[1]~reg0_q ;
wire \reg7_im[3]~reg0feeder_combout ;
wire \reg7_im[3]~reg0_q ;
wire \reg7_im[4]~reg0feeder_combout ;
wire \reg7_im[4]~reg0_q ;
wire \reg7_im[5]~reg0feeder_combout ;
wire \reg7_im[5]~reg0_q ;
wire \reg7_im[6]~reg0feeder_combout ;
wire \reg7_im[6]~reg0_q ;
wire \reg7_im[7]~reg0feeder_combout ;
wire \reg7_im[7]~reg0_q ;


// Location: IOOBUF_X67_Y37_N16
cycloneive_io_obuf \reg0_re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[0]~output .bus_hold = "false";
defparam \reg0_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \reg0_re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[1]~output .bus_hold = "false";
defparam \reg0_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y40_N23
cycloneive_io_obuf \reg0_re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[2]~output .bus_hold = "false";
defparam \reg0_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N23
cycloneive_io_obuf \reg0_re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[3]~output .bus_hold = "false";
defparam \reg0_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \reg0_re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[4]~output .bus_hold = "false";
defparam \reg0_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N9
cycloneive_io_obuf \reg0_re[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[5]~output .bus_hold = "false";
defparam \reg0_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \reg0_re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[6]~output .bus_hold = "false";
defparam \reg0_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y43_N30
cycloneive_io_obuf \reg0_re[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[7]~output .bus_hold = "false";
defparam \reg0_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \reg0_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[8]~output .bus_hold = "false";
defparam \reg0_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneive_io_obuf \reg0_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[9]~output .bus_hold = "false";
defparam \reg0_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N23
cycloneive_io_obuf \reg0_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[10]~output .bus_hold = "false";
defparam \reg0_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N16
cycloneive_io_obuf \reg0_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[11]~output .bus_hold = "false";
defparam \reg0_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y24_N2
cycloneive_io_obuf \reg0_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[12]~output .bus_hold = "false";
defparam \reg0_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N9
cycloneive_io_obuf \reg0_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[13]~output .bus_hold = "false";
defparam \reg0_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N9
cycloneive_io_obuf \reg0_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[14]~output .bus_hold = "false";
defparam \reg0_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N23
cycloneive_io_obuf \reg0_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[15]~output .bus_hold = "false";
defparam \reg0_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneive_io_obuf \reg0_im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[0]~output .bus_hold = "false";
defparam \reg0_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \reg0_im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[1]~output .bus_hold = "false";
defparam \reg0_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N9
cycloneive_io_obuf \reg0_im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[2]~output .bus_hold = "false";
defparam \reg0_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N30
cycloneive_io_obuf \reg0_im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[3]~output .bus_hold = "false";
defparam \reg0_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \reg0_im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[4]~output .bus_hold = "false";
defparam \reg0_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N23
cycloneive_io_obuf \reg0_im[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[5]~output .bus_hold = "false";
defparam \reg0_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y41_N2
cycloneive_io_obuf \reg0_im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[6]~output .bus_hold = "false";
defparam \reg0_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y5_N16
cycloneive_io_obuf \reg0_im[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[7]~output .bus_hold = "false";
defparam \reg0_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N9
cycloneive_io_obuf \reg0_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[8]~output .bus_hold = "false";
defparam \reg0_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \reg0_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[9]~output .bus_hold = "false";
defparam \reg0_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \reg0_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[10]~output .bus_hold = "false";
defparam \reg0_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N9
cycloneive_io_obuf \reg0_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[11]~output .bus_hold = "false";
defparam \reg0_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N9
cycloneive_io_obuf \reg0_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[12]~output .bus_hold = "false";
defparam \reg0_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \reg0_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[13]~output .bus_hold = "false";
defparam \reg0_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N2
cycloneive_io_obuf \reg0_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[14]~output .bus_hold = "false";
defparam \reg0_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \reg0_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[15]~output .bus_hold = "false";
defparam \reg0_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \reg1_re[0]~output (
	.i(\reg1_re[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[0]~output .bus_hold = "false";
defparam \reg1_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N9
cycloneive_io_obuf \reg1_re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[1]~output .bus_hold = "false";
defparam \reg1_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \reg1_re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[2]~output .bus_hold = "false";
defparam \reg1_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N23
cycloneive_io_obuf \reg1_re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[3]~output .bus_hold = "false";
defparam \reg1_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N23
cycloneive_io_obuf \reg1_re[4]~output (
	.i(\reg1_re[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[4]~output .bus_hold = "false";
defparam \reg1_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N2
cycloneive_io_obuf \reg1_re[5]~output (
	.i(\reg1_re[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[5]~output .bus_hold = "false";
defparam \reg1_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N30
cycloneive_io_obuf \reg1_re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[6]~output .bus_hold = "false";
defparam \reg1_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N9
cycloneive_io_obuf \reg1_re[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[7]~output .bus_hold = "false";
defparam \reg1_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N2
cycloneive_io_obuf \reg1_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[8]~output .bus_hold = "false";
defparam \reg1_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
cycloneive_io_obuf \reg1_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[9]~output .bus_hold = "false";
defparam \reg1_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y2_N2
cycloneive_io_obuf \reg1_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[10]~output .bus_hold = "false";
defparam \reg1_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N16
cycloneive_io_obuf \reg1_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[11]~output .bus_hold = "false";
defparam \reg1_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N2
cycloneive_io_obuf \reg1_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[12]~output .bus_hold = "false";
defparam \reg1_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N2
cycloneive_io_obuf \reg1_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[13]~output .bus_hold = "false";
defparam \reg1_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \reg1_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[14]~output .bus_hold = "false";
defparam \reg1_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N2
cycloneive_io_obuf \reg1_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[15]~output .bus_hold = "false";
defparam \reg1_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N16
cycloneive_io_obuf \reg1_im[0]~output (
	.i(\reg1_im[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[0]~output .bus_hold = "false";
defparam \reg1_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y43_N2
cycloneive_io_obuf \reg1_im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[1]~output .bus_hold = "false";
defparam \reg1_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y35_N23
cycloneive_io_obuf \reg1_im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[2]~output .bus_hold = "false";
defparam \reg1_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N23
cycloneive_io_obuf \reg1_im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[3]~output .bus_hold = "false";
defparam \reg1_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N23
cycloneive_io_obuf \reg1_im[4]~output (
	.i(\reg1_im[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[4]~output .bus_hold = "false";
defparam \reg1_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N16
cycloneive_io_obuf \reg1_im[5]~output (
	.i(\reg1_im[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[5]~output .bus_hold = "false";
defparam \reg1_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \reg1_im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[6]~output .bus_hold = "false";
defparam \reg1_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N16
cycloneive_io_obuf \reg1_im[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[7]~output .bus_hold = "false";
defparam \reg1_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \reg1_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[8]~output .bus_hold = "false";
defparam \reg1_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \reg1_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[9]~output .bus_hold = "false";
defparam \reg1_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \reg1_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[10]~output .bus_hold = "false";
defparam \reg1_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N2
cycloneive_io_obuf \reg1_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[11]~output .bus_hold = "false";
defparam \reg1_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N23
cycloneive_io_obuf \reg1_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[12]~output .bus_hold = "false";
defparam \reg1_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N23
cycloneive_io_obuf \reg1_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[13]~output .bus_hold = "false";
defparam \reg1_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N30
cycloneive_io_obuf \reg1_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[14]~output .bus_hold = "false";
defparam \reg1_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N30
cycloneive_io_obuf \reg1_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[15]~output .bus_hold = "false";
defparam \reg1_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N2
cycloneive_io_obuf \reg2_re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[0]~output .bus_hold = "false";
defparam \reg2_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N16
cycloneive_io_obuf \reg2_re[1]~output (
	.i(\reg2_re[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[1]~output .bus_hold = "false";
defparam \reg2_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N16
cycloneive_io_obuf \reg2_re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[2]~output .bus_hold = "false";
defparam \reg2_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \reg2_re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[3]~output .bus_hold = "false";
defparam \reg2_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y5_N2
cycloneive_io_obuf \reg2_re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[4]~output .bus_hold = "false";
defparam \reg2_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y43_N9
cycloneive_io_obuf \reg2_re[5]~output (
	.i(\reg2_re[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[5]~output .bus_hold = "false";
defparam \reg2_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N2
cycloneive_io_obuf \reg2_re[6]~output (
	.i(\reg2_re[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[6]~output .bus_hold = "false";
defparam \reg2_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N9
cycloneive_io_obuf \reg2_re[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[7]~output .bus_hold = "false";
defparam \reg2_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y6_N16
cycloneive_io_obuf \reg2_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[8]~output .bus_hold = "false";
defparam \reg2_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N16
cycloneive_io_obuf \reg2_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[9]~output .bus_hold = "false";
defparam \reg2_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \reg2_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[10]~output .bus_hold = "false";
defparam \reg2_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N23
cycloneive_io_obuf \reg2_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[11]~output .bus_hold = "false";
defparam \reg2_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y30_N23
cycloneive_io_obuf \reg2_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[12]~output .bus_hold = "false";
defparam \reg2_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneive_io_obuf \reg2_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[13]~output .bus_hold = "false";
defparam \reg2_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \reg2_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[14]~output .bus_hold = "false";
defparam \reg2_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \reg2_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[15]~output .bus_hold = "false";
defparam \reg2_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \reg2_im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[0]~output .bus_hold = "false";
defparam \reg2_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N16
cycloneive_io_obuf \reg2_im[1]~output (
	.i(\reg2_im[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[1]~output .bus_hold = "false";
defparam \reg2_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N23
cycloneive_io_obuf \reg2_im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[2]~output .bus_hold = "false";
defparam \reg2_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N16
cycloneive_io_obuf \reg2_im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[3]~output .bus_hold = "false";
defparam \reg2_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \reg2_im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[4]~output .bus_hold = "false";
defparam \reg2_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N16
cycloneive_io_obuf \reg2_im[5]~output (
	.i(\reg2_im[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[5]~output .bus_hold = "false";
defparam \reg2_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
cycloneive_io_obuf \reg2_im[6]~output (
	.i(\reg2_im[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[6]~output .bus_hold = "false";
defparam \reg2_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N16
cycloneive_io_obuf \reg2_im[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[7]~output .bus_hold = "false";
defparam \reg2_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \reg2_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[8]~output .bus_hold = "false";
defparam \reg2_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N30
cycloneive_io_obuf \reg2_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[9]~output .bus_hold = "false";
defparam \reg2_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \reg2_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[10]~output .bus_hold = "false";
defparam \reg2_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \reg2_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[11]~output .bus_hold = "false";
defparam \reg2_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \reg2_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[12]~output .bus_hold = "false";
defparam \reg2_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \reg2_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[13]~output .bus_hold = "false";
defparam \reg2_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N23
cycloneive_io_obuf \reg2_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[14]~output .bus_hold = "false";
defparam \reg2_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \reg2_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[15]~output .bus_hold = "false";
defparam \reg2_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y40_N9
cycloneive_io_obuf \reg3_re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[0]~output .bus_hold = "false";
defparam \reg3_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N2
cycloneive_io_obuf \reg3_re[1]~output (
	.i(\reg3_re[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[1]~output .bus_hold = "false";
defparam \reg3_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N9
cycloneive_io_obuf \reg3_re[2]~output (
	.i(\reg3_re[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[2]~output .bus_hold = "false";
defparam \reg3_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N9
cycloneive_io_obuf \reg3_re[3]~output (
	.i(\reg3_re[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[3]~output .bus_hold = "false";
defparam \reg3_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \reg3_re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[4]~output .bus_hold = "false";
defparam \reg3_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \reg3_re[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[5]~output .bus_hold = "false";
defparam \reg3_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
cycloneive_io_obuf \reg3_re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[6]~output .bus_hold = "false";
defparam \reg3_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N16
cycloneive_io_obuf \reg3_re[7]~output (
	.i(\reg3_re[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[7]~output .bus_hold = "false";
defparam \reg3_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N23
cycloneive_io_obuf \reg3_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[8]~output .bus_hold = "false";
defparam \reg3_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N9
cycloneive_io_obuf \reg3_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[9]~output .bus_hold = "false";
defparam \reg3_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N16
cycloneive_io_obuf \reg3_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[10]~output .bus_hold = "false";
defparam \reg3_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y32_N23
cycloneive_io_obuf \reg3_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[11]~output .bus_hold = "false";
defparam \reg3_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N9
cycloneive_io_obuf \reg3_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[12]~output .bus_hold = "false";
defparam \reg3_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N30
cycloneive_io_obuf \reg3_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[13]~output .bus_hold = "false";
defparam \reg3_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \reg3_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[14]~output .bus_hold = "false";
defparam \reg3_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N30
cycloneive_io_obuf \reg3_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[15]~output .bus_hold = "false";
defparam \reg3_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \reg3_im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[0]~output .bus_hold = "false";
defparam \reg3_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y32_N9
cycloneive_io_obuf \reg3_im[1]~output (
	.i(\reg3_im[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[1]~output .bus_hold = "false";
defparam \reg3_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N30
cycloneive_io_obuf \reg3_im[2]~output (
	.i(\reg3_im[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[2]~output .bus_hold = "false";
defparam \reg3_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N2
cycloneive_io_obuf \reg3_im[3]~output (
	.i(\reg3_im[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[3]~output .bus_hold = "false";
defparam \reg3_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N2
cycloneive_io_obuf \reg3_im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[4]~output .bus_hold = "false";
defparam \reg3_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N16
cycloneive_io_obuf \reg3_im[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[5]~output .bus_hold = "false";
defparam \reg3_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
cycloneive_io_obuf \reg3_im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[6]~output .bus_hold = "false";
defparam \reg3_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \reg3_im[7]~output (
	.i(\reg3_im[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[7]~output .bus_hold = "false";
defparam \reg3_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N23
cycloneive_io_obuf \reg3_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[8]~output .bus_hold = "false";
defparam \reg3_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneive_io_obuf \reg3_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[9]~output .bus_hold = "false";
defparam \reg3_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N2
cycloneive_io_obuf \reg3_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[10]~output .bus_hold = "false";
defparam \reg3_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \reg3_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[11]~output .bus_hold = "false";
defparam \reg3_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N23
cycloneive_io_obuf \reg3_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[12]~output .bus_hold = "false";
defparam \reg3_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cycloneive_io_obuf \reg3_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[13]~output .bus_hold = "false";
defparam \reg3_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N2
cycloneive_io_obuf \reg3_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[14]~output .bus_hold = "false";
defparam \reg3_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N30
cycloneive_io_obuf \reg3_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[15]~output .bus_hold = "false";
defparam \reg3_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N23
cycloneive_io_obuf \reg4_re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[0]~output .bus_hold = "false";
defparam \reg4_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N2
cycloneive_io_obuf \reg4_re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[1]~output .bus_hold = "false";
defparam \reg4_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N16
cycloneive_io_obuf \reg4_re[2]~output (
	.i(\reg4_re[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[2]~output .bus_hold = "false";
defparam \reg4_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N30
cycloneive_io_obuf \reg4_re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[3]~output .bus_hold = "false";
defparam \reg4_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \reg4_re[4]~output (
	.i(\reg4_re[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[4]~output .bus_hold = "false";
defparam \reg4_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N9
cycloneive_io_obuf \reg4_re[5]~output (
	.i(\reg4_re[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[5]~output .bus_hold = "false";
defparam \reg4_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N16
cycloneive_io_obuf \reg4_re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[6]~output .bus_hold = "false";
defparam \reg4_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N30
cycloneive_io_obuf \reg4_re[7]~output (
	.i(\reg4_re[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[7]~output .bus_hold = "false";
defparam \reg4_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \reg4_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[8]~output .bus_hold = "false";
defparam \reg4_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \reg4_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[9]~output .bus_hold = "false";
defparam \reg4_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N23
cycloneive_io_obuf \reg4_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[10]~output .bus_hold = "false";
defparam \reg4_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N16
cycloneive_io_obuf \reg4_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[11]~output .bus_hold = "false";
defparam \reg4_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \reg4_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[12]~output .bus_hold = "false";
defparam \reg4_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cycloneive_io_obuf \reg4_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[13]~output .bus_hold = "false";
defparam \reg4_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N2
cycloneive_io_obuf \reg4_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[14]~output .bus_hold = "false";
defparam \reg4_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N16
cycloneive_io_obuf \reg4_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[15]~output .bus_hold = "false";
defparam \reg4_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N16
cycloneive_io_obuf \reg4_im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[0]~output .bus_hold = "false";
defparam \reg4_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N30
cycloneive_io_obuf \reg4_im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[1]~output .bus_hold = "false";
defparam \reg4_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N2
cycloneive_io_obuf \reg4_im[2]~output (
	.i(\reg4_im[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[2]~output .bus_hold = "false";
defparam \reg4_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \reg4_im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[3]~output .bus_hold = "false";
defparam \reg4_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N9
cycloneive_io_obuf \reg4_im[4]~output (
	.i(\reg4_im[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[4]~output .bus_hold = "false";
defparam \reg4_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneive_io_obuf \reg4_im[5]~output (
	.i(\reg4_im[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[5]~output .bus_hold = "false";
defparam \reg4_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \reg4_im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[6]~output .bus_hold = "false";
defparam \reg4_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cycloneive_io_obuf \reg4_im[7]~output (
	.i(\reg4_im[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[7]~output .bus_hold = "false";
defparam \reg4_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N30
cycloneive_io_obuf \reg4_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[8]~output .bus_hold = "false";
defparam \reg4_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \reg4_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[9]~output .bus_hold = "false";
defparam \reg4_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N2
cycloneive_io_obuf \reg4_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[10]~output .bus_hold = "false";
defparam \reg4_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \reg4_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[11]~output .bus_hold = "false";
defparam \reg4_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \reg4_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[12]~output .bus_hold = "false";
defparam \reg4_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y8_N23
cycloneive_io_obuf \reg4_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[13]~output .bus_hold = "false";
defparam \reg4_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N16
cycloneive_io_obuf \reg4_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[14]~output .bus_hold = "false";
defparam \reg4_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N9
cycloneive_io_obuf \reg4_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[15]~output .bus_hold = "false";
defparam \reg4_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N23
cycloneive_io_obuf \reg5_re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[0]~output .bus_hold = "false";
defparam \reg5_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N23
cycloneive_io_obuf \reg5_re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[1]~output .bus_hold = "false";
defparam \reg5_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \reg5_re[2]~output (
	.i(\reg5_re[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[2]~output .bus_hold = "false";
defparam \reg5_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
cycloneive_io_obuf \reg5_re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[3]~output .bus_hold = "false";
defparam \reg5_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y29_N23
cycloneive_io_obuf \reg5_re[4]~output (
	.i(\reg5_re[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[4]~output .bus_hold = "false";
defparam \reg5_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y2_N9
cycloneive_io_obuf \reg5_re[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[5]~output .bus_hold = "false";
defparam \reg5_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneive_io_obuf \reg5_re[6]~output (
	.i(\reg5_re[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[6]~output .bus_hold = "false";
defparam \reg5_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N2
cycloneive_io_obuf \reg5_re[7]~output (
	.i(\reg5_re[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[7]~output .bus_hold = "false";
defparam \reg5_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N9
cycloneive_io_obuf \reg5_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[8]~output .bus_hold = "false";
defparam \reg5_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \reg5_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[9]~output .bus_hold = "false";
defparam \reg5_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N9
cycloneive_io_obuf \reg5_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[10]~output .bus_hold = "false";
defparam \reg5_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N23
cycloneive_io_obuf \reg5_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[11]~output .bus_hold = "false";
defparam \reg5_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N9
cycloneive_io_obuf \reg5_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[12]~output .bus_hold = "false";
defparam \reg5_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y26_N23
cycloneive_io_obuf \reg5_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[13]~output .bus_hold = "false";
defparam \reg5_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \reg5_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[14]~output .bus_hold = "false";
defparam \reg5_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N16
cycloneive_io_obuf \reg5_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[15]~output .bus_hold = "false";
defparam \reg5_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y43_N9
cycloneive_io_obuf \reg5_im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[0]~output .bus_hold = "false";
defparam \reg5_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \reg5_im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[1]~output .bus_hold = "false";
defparam \reg5_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N30
cycloneive_io_obuf \reg5_im[2]~output (
	.i(\reg5_im[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[2]~output .bus_hold = "false";
defparam \reg5_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \reg5_im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[3]~output .bus_hold = "false";
defparam \reg5_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N9
cycloneive_io_obuf \reg5_im[4]~output (
	.i(\reg5_im[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[4]~output .bus_hold = "false";
defparam \reg5_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N2
cycloneive_io_obuf \reg5_im[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[5]~output .bus_hold = "false";
defparam \reg5_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N30
cycloneive_io_obuf \reg5_im[6]~output (
	.i(\reg5_im[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[6]~output .bus_hold = "false";
defparam \reg5_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y32_N16
cycloneive_io_obuf \reg5_im[7]~output (
	.i(\reg5_im[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[7]~output .bus_hold = "false";
defparam \reg5_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \reg5_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[8]~output .bus_hold = "false";
defparam \reg5_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N30
cycloneive_io_obuf \reg5_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[9]~output .bus_hold = "false";
defparam \reg5_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \reg5_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[10]~output .bus_hold = "false";
defparam \reg5_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N23
cycloneive_io_obuf \reg5_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[11]~output .bus_hold = "false";
defparam \reg5_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N30
cycloneive_io_obuf \reg5_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[12]~output .bus_hold = "false";
defparam \reg5_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N30
cycloneive_io_obuf \reg5_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[13]~output .bus_hold = "false";
defparam \reg5_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N9
cycloneive_io_obuf \reg5_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[14]~output .bus_hold = "false";
defparam \reg5_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N9
cycloneive_io_obuf \reg5_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[15]~output .bus_hold = "false";
defparam \reg5_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \reg6_re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[0]~output .bus_hold = "false";
defparam \reg6_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N9
cycloneive_io_obuf \reg6_re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[1]~output .bus_hold = "false";
defparam \reg6_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \reg6_re[2]~output (
	.i(\reg6_re[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[2]~output .bus_hold = "false";
defparam \reg6_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneive_io_obuf \reg6_re[3]~output (
	.i(\reg6_re[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[3]~output .bus_hold = "false";
defparam \reg6_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N9
cycloneive_io_obuf \reg6_re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[4]~output .bus_hold = "false";
defparam \reg6_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N30
cycloneive_io_obuf \reg6_re[5]~output (
	.i(\reg6_re[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[5]~output .bus_hold = "false";
defparam \reg6_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N30
cycloneive_io_obuf \reg6_re[6]~output (
	.i(\reg6_re[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[6]~output .bus_hold = "false";
defparam \reg6_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y32_N2
cycloneive_io_obuf \reg6_re[7]~output (
	.i(\reg6_re[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[7]~output .bus_hold = "false";
defparam \reg6_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N30
cycloneive_io_obuf \reg6_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[8]~output .bus_hold = "false";
defparam \reg6_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N2
cycloneive_io_obuf \reg6_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[9]~output .bus_hold = "false";
defparam \reg6_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
cycloneive_io_obuf \reg6_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[10]~output .bus_hold = "false";
defparam \reg6_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \reg6_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[11]~output .bus_hold = "false";
defparam \reg6_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N30
cycloneive_io_obuf \reg6_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[12]~output .bus_hold = "false";
defparam \reg6_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \reg6_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[13]~output .bus_hold = "false";
defparam \reg6_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N2
cycloneive_io_obuf \reg6_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[14]~output .bus_hold = "false";
defparam \reg6_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \reg6_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[15]~output .bus_hold = "false";
defparam \reg6_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \reg6_im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[0]~output .bus_hold = "false";
defparam \reg6_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \reg6_im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[1]~output .bus_hold = "false";
defparam \reg6_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N2
cycloneive_io_obuf \reg6_im[2]~output (
	.i(\reg6_im[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[2]~output .bus_hold = "false";
defparam \reg6_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \reg6_im[3]~output (
	.i(\reg6_im[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[3]~output .bus_hold = "false";
defparam \reg6_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \reg6_im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[4]~output .bus_hold = "false";
defparam \reg6_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
cycloneive_io_obuf \reg6_im[5]~output (
	.i(\reg6_im[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[5]~output .bus_hold = "false";
defparam \reg6_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N30
cycloneive_io_obuf \reg6_im[6]~output (
	.i(\reg6_im[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[6]~output .bus_hold = "false";
defparam \reg6_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y29_N2
cycloneive_io_obuf \reg6_im[7]~output (
	.i(\reg6_im[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[7]~output .bus_hold = "false";
defparam \reg6_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N2
cycloneive_io_obuf \reg6_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[8]~output .bus_hold = "false";
defparam \reg6_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N23
cycloneive_io_obuf \reg6_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[9]~output .bus_hold = "false";
defparam \reg6_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \reg6_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[10]~output .bus_hold = "false";
defparam \reg6_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N16
cycloneive_io_obuf \reg6_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[11]~output .bus_hold = "false";
defparam \reg6_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N23
cycloneive_io_obuf \reg6_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[12]~output .bus_hold = "false";
defparam \reg6_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N23
cycloneive_io_obuf \reg6_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[13]~output .bus_hold = "false";
defparam \reg6_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N9
cycloneive_io_obuf \reg6_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[14]~output .bus_hold = "false";
defparam \reg6_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N16
cycloneive_io_obuf \reg6_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[15]~output .bus_hold = "false";
defparam \reg6_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N30
cycloneive_io_obuf \reg7_re[0]~output (
	.i(\reg7_re[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[0]~output .bus_hold = "false";
defparam \reg7_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N2
cycloneive_io_obuf \reg7_re[1]~output (
	.i(\reg7_re[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[1]~output .bus_hold = "false";
defparam \reg7_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \reg7_re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[2]~output .bus_hold = "false";
defparam \reg7_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y27_N16
cycloneive_io_obuf \reg7_re[3]~output (
	.i(\reg7_re[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[3]~output .bus_hold = "false";
defparam \reg7_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneive_io_obuf \reg7_re[4]~output (
	.i(\reg7_re[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[4]~output .bus_hold = "false";
defparam \reg7_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N2
cycloneive_io_obuf \reg7_re[5]~output (
	.i(\reg7_re[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[5]~output .bus_hold = "false";
defparam \reg7_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \reg7_re[6]~output (
	.i(\reg7_re[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[6]~output .bus_hold = "false";
defparam \reg7_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N23
cycloneive_io_obuf \reg7_re[7]~output (
	.i(\reg7_re[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[7]~output .bus_hold = "false";
defparam \reg7_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \reg7_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[8]~output .bus_hold = "false";
defparam \reg7_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \reg7_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[9]~output .bus_hold = "false";
defparam \reg7_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N2
cycloneive_io_obuf \reg7_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[10]~output .bus_hold = "false";
defparam \reg7_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \reg7_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[11]~output .bus_hold = "false";
defparam \reg7_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \reg7_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[12]~output .bus_hold = "false";
defparam \reg7_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N2
cycloneive_io_obuf \reg7_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[13]~output .bus_hold = "false";
defparam \reg7_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N23
cycloneive_io_obuf \reg7_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[14]~output .bus_hold = "false";
defparam \reg7_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N9
cycloneive_io_obuf \reg7_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[15]~output .bus_hold = "false";
defparam \reg7_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneive_io_obuf \reg7_im[0]~output (
	.i(\reg7_im[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[0]~output .bus_hold = "false";
defparam \reg7_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \reg7_im[1]~output (
	.i(\reg7_im[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[1]~output .bus_hold = "false";
defparam \reg7_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N2
cycloneive_io_obuf \reg7_im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[2]~output .bus_hold = "false";
defparam \reg7_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N16
cycloneive_io_obuf \reg7_im[3]~output (
	.i(\reg7_im[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[3]~output .bus_hold = "false";
defparam \reg7_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N9
cycloneive_io_obuf \reg7_im[4]~output (
	.i(\reg7_im[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[4]~output .bus_hold = "false";
defparam \reg7_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \reg7_im[5]~output (
	.i(\reg7_im[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[5]~output .bus_hold = "false";
defparam \reg7_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N16
cycloneive_io_obuf \reg7_im[6]~output (
	.i(\reg7_im[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[6]~output .bus_hold = "false";
defparam \reg7_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \reg7_im[7]~output (
	.i(\reg7_im[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[7]~output .bus_hold = "false";
defparam \reg7_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N9
cycloneive_io_obuf \reg7_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[8]~output .bus_hold = "false";
defparam \reg7_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N16
cycloneive_io_obuf \reg7_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[9]~output .bus_hold = "false";
defparam \reg7_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N9
cycloneive_io_obuf \reg7_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[10]~output .bus_hold = "false";
defparam \reg7_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N16
cycloneive_io_obuf \reg7_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[11]~output .bus_hold = "false";
defparam \reg7_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N30
cycloneive_io_obuf \reg7_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[12]~output .bus_hold = "false";
defparam \reg7_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N9
cycloneive_io_obuf \reg7_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[13]~output .bus_hold = "false";
defparam \reg7_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y4_N23
cycloneive_io_obuf \reg7_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[14]~output .bus_hold = "false";
defparam \reg7_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N9
cycloneive_io_obuf \reg7_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[15]~output .bus_hold = "false";
defparam \reg7_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N16
cycloneive_lcell_comb \reg1_re[0]~reg0feeder (
// Equation(s):
// \reg1_re[0]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg1_re[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1_re[0]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg1_re[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X1_Y8_N17
dffeas \reg1_re[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg1_re[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1_re[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg1_re[0]~reg0 .is_wysiwyg = "true";
defparam \reg1_re[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N24
cycloneive_lcell_comb \reg1_re[4]~reg0feeder (
// Equation(s):
// \reg1_re[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg1_re[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1_re[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg1_re[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N25
dffeas \reg1_re[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg1_re[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1_re[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg1_re[4]~reg0 .is_wysiwyg = "true";
defparam \reg1_re[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cycloneive_lcell_comb \reg1_re[5]~reg0feeder (
// Equation(s):
// \reg1_re[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg1_re[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1_re[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg1_re[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N1
dffeas \reg1_re[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg1_re[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1_re[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg1_re[5]~reg0 .is_wysiwyg = "true";
defparam \reg1_re[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N16
cycloneive_lcell_comb \reg1_im[0]~reg0feeder (
// Equation(s):
// \reg1_im[0]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg1_im[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1_im[0]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg1_im[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N17
dffeas \reg1_im[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg1_im[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1_im[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg1_im[0]~reg0 .is_wysiwyg = "true";
defparam \reg1_im[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cycloneive_lcell_comb \reg1_im[4]~reg0feeder (
// Equation(s):
// \reg1_im[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg1_im[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1_im[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg1_im[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N1
dffeas \reg1_im[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg1_im[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1_im[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg1_im[4]~reg0 .is_wysiwyg = "true";
defparam \reg1_im[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y42_N0
cycloneive_lcell_comb \reg1_im[5]~reg0feeder (
// Equation(s):
// \reg1_im[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg1_im[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1_im[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg1_im[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y42_N1
dffeas \reg1_im[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg1_im[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1_im[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg1_im[5]~reg0 .is_wysiwyg = "true";
defparam \reg1_im[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N0
cycloneive_lcell_comb \reg2_re[1]~reg0feeder (
// Equation(s):
// \reg2_re[1]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2_re[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2_re[1]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg2_re[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y42_N1
dffeas \reg2_re[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg2_re[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2_re[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg2_re[1]~reg0 .is_wysiwyg = "true";
defparam \reg2_re[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y42_N0
cycloneive_lcell_comb \reg2_re[5]~reg0feeder (
// Equation(s):
// \reg2_re[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2_re[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2_re[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg2_re[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y42_N1
dffeas \reg2_re[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg2_re[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2_re[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg2_re[5]~reg0 .is_wysiwyg = "true";
defparam \reg2_re[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N0
cycloneive_lcell_comb \reg2_re[6]~reg0feeder (
// Equation(s):
// \reg2_re[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2_re[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2_re[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg2_re[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y42_N1
dffeas \reg2_re[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg2_re[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2_re[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg2_re[6]~reg0 .is_wysiwyg = "true";
defparam \reg2_re[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N24
cycloneive_lcell_comb \reg2_im[1]~reg0feeder (
// Equation(s):
// \reg2_im[1]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2_im[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2_im[1]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg2_im[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N25
dffeas \reg2_im[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg2_im[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2_im[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg2_im[1]~reg0 .is_wysiwyg = "true";
defparam \reg2_im[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N24
cycloneive_lcell_comb \reg2_im[5]~reg0feeder (
// Equation(s):
// \reg2_im[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2_im[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2_im[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg2_im[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y1_N25
dffeas \reg2_im[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg2_im[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2_im[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg2_im[5]~reg0 .is_wysiwyg = "true";
defparam \reg2_im[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y1_N24
cycloneive_lcell_comb \reg2_im[6]~reg0feeder (
// Equation(s):
// \reg2_im[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2_im[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2_im[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg2_im[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y1_N25
dffeas \reg2_im[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg2_im[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2_im[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg2_im[6]~reg0 .is_wysiwyg = "true";
defparam \reg2_im[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
cycloneive_lcell_comb \reg3_re[1]~reg0feeder (
// Equation(s):
// \reg3_re[1]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_re[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_re[1]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_re[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N1
dffeas \reg3_re[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_re[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_re[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_re[1]~reg0 .is_wysiwyg = "true";
defparam \reg3_re[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y42_N0
cycloneive_lcell_comb \reg3_re[2]~reg0feeder (
// Equation(s):
// \reg3_re[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_re[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_re[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_re[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y42_N1
dffeas \reg3_re[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_re[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_re[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_re[2]~reg0 .is_wysiwyg = "true";
defparam \reg3_re[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N0
cycloneive_lcell_comb \reg3_re[3]~reg0feeder (
// Equation(s):
// \reg3_re[3]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_re[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_re[3]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_re[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y42_N1
dffeas \reg3_re[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_re[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_re[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_re[3]~reg0 .is_wysiwyg = "true";
defparam \reg3_re[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \reg3_re[7]~reg0feeder (
// Equation(s):
// \reg3_re[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_re[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_re[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_re[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N1
dffeas \reg3_re[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_re[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_re[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_re[7]~reg0 .is_wysiwyg = "true";
defparam \reg3_re[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \reg3_im[1]~reg0feeder (
// Equation(s):
// \reg3_im[1]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_im[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_im[1]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_im[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N17
dffeas \reg3_im[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_im[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_im[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_im[1]~reg0 .is_wysiwyg = "true";
defparam \reg3_im[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y42_N0
cycloneive_lcell_comb \reg3_im[2]~reg0feeder (
// Equation(s):
// \reg3_im[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_im[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_im[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_im[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y42_N1
dffeas \reg3_im[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_im[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_im[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_im[2]~reg0 .is_wysiwyg = "true";
defparam \reg3_im[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N0
cycloneive_lcell_comb \reg3_im[3]~reg0feeder (
// Equation(s):
// \reg3_im[3]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_im[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_im[3]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_im[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N1
dffeas \reg3_im[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_im[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_im[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_im[3]~reg0 .is_wysiwyg = "true";
defparam \reg3_im[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N24
cycloneive_lcell_comb \reg3_im[7]~reg0feeder (
// Equation(s):
// \reg3_im[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_im[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_im[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_im[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y1_N25
dffeas \reg3_im[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_im[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_im[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_im[7]~reg0 .is_wysiwyg = "true";
defparam \reg3_im[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \reg4_re[2]~reg0feeder (
// Equation(s):
// \reg4_re[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_re[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_re[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_re[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N1
dffeas \reg4_re[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_re[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_re[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_re[2]~reg0 .is_wysiwyg = "true";
defparam \reg4_re[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N24
cycloneive_lcell_comb \reg4_re[4]~reg0feeder (
// Equation(s):
// \reg4_re[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_re[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_re[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_re[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N25
dffeas \reg4_re[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_re[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_re[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_re[4]~reg0 .is_wysiwyg = "true";
defparam \reg4_re[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N16
cycloneive_lcell_comb \reg4_re[5]~reg0feeder (
// Equation(s):
// \reg4_re[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_re[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_re[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_re[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y32_N17
dffeas \reg4_re[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_re[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_re[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_re[5]~reg0 .is_wysiwyg = "true";
defparam \reg4_re[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y42_N0
cycloneive_lcell_comb \reg4_re[7]~reg0feeder (
// Equation(s):
// \reg4_re[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_re[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_re[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_re[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y42_N1
dffeas \reg4_re[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_re[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_re[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_re[7]~reg0 .is_wysiwyg = "true";
defparam \reg4_re[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y42_N0
cycloneive_lcell_comb \reg4_im[2]~reg0feeder (
// Equation(s):
// \reg4_im[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_im[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_im[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_im[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y42_N1
dffeas \reg4_im[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_im[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_im[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_im[2]~reg0 .is_wysiwyg = "true";
defparam \reg4_im[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N16
cycloneive_lcell_comb \reg4_im[4]~reg0feeder (
// Equation(s):
// \reg4_im[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_im[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_im[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_im[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y12_N17
dffeas \reg4_im[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_im[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_im[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_im[4]~reg0 .is_wysiwyg = "true";
defparam \reg4_im[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N24
cycloneive_lcell_comb \reg4_im[5]~reg0feeder (
// Equation(s):
// \reg4_im[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_im[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_im[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_im[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y1_N25
dffeas \reg4_im[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_im[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_im[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_im[5]~reg0 .is_wysiwyg = "true";
defparam \reg4_im[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N8
cycloneive_lcell_comb \reg4_im[7]~reg0feeder (
// Equation(s):
// \reg4_im[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_im[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_im[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_im[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y3_N9
dffeas \reg4_im[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_im[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_im[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_im[7]~reg0 .is_wysiwyg = "true";
defparam \reg4_im[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y1_N24
cycloneive_lcell_comb \reg5_re[2]~reg0feeder (
// Equation(s):
// \reg5_re[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_re[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_re[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_re[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y1_N25
dffeas \reg5_re[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_re[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_re[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_re[2]~reg0 .is_wysiwyg = "true";
defparam \reg5_re[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N24
cycloneive_lcell_comb \reg5_re[4]~reg0feeder (
// Equation(s):
// \reg5_re[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_re[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_re[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_re[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N25
dffeas \reg5_re[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_re[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_re[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_re[4]~reg0 .is_wysiwyg = "true";
defparam \reg5_re[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y1_N24
cycloneive_lcell_comb \reg5_re[6]~reg0feeder (
// Equation(s):
// \reg5_re[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_re[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_re[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_re[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y1_N25
dffeas \reg5_re[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_re[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_re[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_re[6]~reg0 .is_wysiwyg = "true";
defparam \reg5_re[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N8
cycloneive_lcell_comb \reg5_re[7]~reg0feeder (
// Equation(s):
// \reg5_re[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_re[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_re[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_re[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y32_N9
dffeas \reg5_re[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_re[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_re[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_re[7]~reg0 .is_wysiwyg = "true";
defparam \reg5_re[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneive_lcell_comb \reg5_im[2]~reg0feeder (
// Equation(s):
// \reg5_im[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_im[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_im[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_im[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N1
dffeas \reg5_im[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_im[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_im[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_im[2]~reg0 .is_wysiwyg = "true";
defparam \reg5_im[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N24
cycloneive_lcell_comb \reg5_im[4]~reg0feeder (
// Equation(s):
// \reg5_im[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_im[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_im[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_im[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N25
dffeas \reg5_im[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_im[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_im[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_im[4]~reg0 .is_wysiwyg = "true";
defparam \reg5_im[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y42_N0
cycloneive_lcell_comb \reg5_im[6]~reg0feeder (
// Equation(s):
// \reg5_im[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_im[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_im[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_im[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y42_N1
dffeas \reg5_im[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_im[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_im[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_im[6]~reg0 .is_wysiwyg = "true";
defparam \reg5_im[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \reg5_im[7]~reg0feeder (
// Equation(s):
// \reg5_im[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_im[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_im[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_im[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N25
dffeas \reg5_im[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_im[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_im[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_im[7]~reg0 .is_wysiwyg = "true";
defparam \reg5_im[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N16
cycloneive_lcell_comb \reg6_re[2]~reg0feeder (
// Equation(s):
// \reg6_re[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_re[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_re[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_re[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N17
dffeas \reg6_re[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_re[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_re[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_re[2]~reg0 .is_wysiwyg = "true";
defparam \reg6_re[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N24
cycloneive_lcell_comb \reg6_re[3]~reg0feeder (
// Equation(s):
// \reg6_re[3]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_re[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_re[3]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_re[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N25
dffeas \reg6_re[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_re[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_re[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_re[3]~reg0 .is_wysiwyg = "true";
defparam \reg6_re[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N0
cycloneive_lcell_comb \reg6_re[5]~reg0feeder (
// Equation(s):
// \reg6_re[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_re[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_re[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_re[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y42_N1
dffeas \reg6_re[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_re[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_re[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_re[5]~reg0 .is_wysiwyg = "true";
defparam \reg6_re[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \reg6_re[6]~reg0feeder (
// Equation(s):
// \reg6_re[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_re[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_re[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_re[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N1
dffeas \reg6_re[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_re[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_re[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_re[6]~reg0 .is_wysiwyg = "true";
defparam \reg6_re[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N24
cycloneive_lcell_comb \reg6_re[7]~reg0feeder (
// Equation(s):
// \reg6_re[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_re[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_re[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_re[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N25
dffeas \reg6_re[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_re[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_re[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_re[7]~reg0 .is_wysiwyg = "true";
defparam \reg6_re[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y42_N0
cycloneive_lcell_comb \reg6_im[2]~reg0feeder (
// Equation(s):
// \reg6_im[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_im[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_im[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_im[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y42_N1
dffeas \reg6_im[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_im[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_im[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_im[2]~reg0 .is_wysiwyg = "true";
defparam \reg6_im[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N8
cycloneive_lcell_comb \reg6_im[3]~reg0feeder (
// Equation(s):
// \reg6_im[3]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_im[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_im[3]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_im[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y15_N9
dffeas \reg6_im[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_im[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_im[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_im[3]~reg0 .is_wysiwyg = "true";
defparam \reg6_im[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N16
cycloneive_lcell_comb \reg6_im[5]~reg0feeder (
// Equation(s):
// \reg6_im[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_im[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_im[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_im[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y18_N17
dffeas \reg6_im[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_im[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_im[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_im[5]~reg0 .is_wysiwyg = "true";
defparam \reg6_im[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y1_N24
cycloneive_lcell_comb \reg6_im[6]~reg0feeder (
// Equation(s):
// \reg6_im[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_im[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_im[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_im[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y1_N25
dffeas \reg6_im[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_im[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_im[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_im[6]~reg0 .is_wysiwyg = "true";
defparam \reg6_im[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N16
cycloneive_lcell_comb \reg6_im[7]~reg0feeder (
// Equation(s):
// \reg6_im[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_im[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_im[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_im[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N17
dffeas \reg6_im[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_im[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_im[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_im[7]~reg0 .is_wysiwyg = "true";
defparam \reg6_im[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y42_N0
cycloneive_lcell_comb \reg7_re[0]~reg0feeder (
// Equation(s):
// \reg7_re[0]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_re[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_re[0]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_re[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y42_N1
dffeas \reg7_re[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_re[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_re[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_re[0]~reg0 .is_wysiwyg = "true";
defparam \reg7_re[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y3_N0
cycloneive_lcell_comb \reg7_re[1]~reg0feeder (
// Equation(s):
// \reg7_re[1]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_re[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_re[1]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_re[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y3_N1
dffeas \reg7_re[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_re[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_re[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_re[1]~reg0 .is_wysiwyg = "true";
defparam \reg7_re[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N24
cycloneive_lcell_comb \reg7_re[3]~reg0feeder (
// Equation(s):
// \reg7_re[3]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_re[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_re[3]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_re[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N25
dffeas \reg7_re[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_re[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_re[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_re[3]~reg0 .is_wysiwyg = "true";
defparam \reg7_re[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N24
cycloneive_lcell_comb \reg7_re[4]~reg0feeder (
// Equation(s):
// \reg7_re[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_re[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_re[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_re[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N25
dffeas \reg7_re[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_re[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_re[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_re[4]~reg0 .is_wysiwyg = "true";
defparam \reg7_re[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N8
cycloneive_lcell_comb \reg7_re[5]~reg0feeder (
// Equation(s):
// \reg7_re[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_re[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_re[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_re[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N9
dffeas \reg7_re[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_re[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_re[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_re[5]~reg0 .is_wysiwyg = "true";
defparam \reg7_re[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N8
cycloneive_lcell_comb \reg7_re[6]~reg0feeder (
// Equation(s):
// \reg7_re[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_re[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_re[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_re[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y8_N9
dffeas \reg7_re[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_re[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_re[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_re[6]~reg0 .is_wysiwyg = "true";
defparam \reg7_re[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \reg7_re[7]~reg0feeder (
// Equation(s):
// \reg7_re[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_re[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_re[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_re[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N25
dffeas \reg7_re[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_re[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_re[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_re[7]~reg0 .is_wysiwyg = "true";
defparam \reg7_re[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y1_N24
cycloneive_lcell_comb \reg7_im[0]~reg0feeder (
// Equation(s):
// \reg7_im[0]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_im[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_im[0]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_im[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y1_N25
dffeas \reg7_im[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_im[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_im[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_im[0]~reg0 .is_wysiwyg = "true";
defparam \reg7_im[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N24
cycloneive_lcell_comb \reg7_im[1]~reg0feeder (
// Equation(s):
// \reg7_im[1]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_im[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_im[1]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_im[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N25
dffeas \reg7_im[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_im[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_im[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_im[1]~reg0 .is_wysiwyg = "true";
defparam \reg7_im[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y37_N16
cycloneive_lcell_comb \reg7_im[3]~reg0feeder (
// Equation(s):
// \reg7_im[3]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_im[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_im[3]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_im[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y37_N17
dffeas \reg7_im[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_im[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_im[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_im[3]~reg0 .is_wysiwyg = "true";
defparam \reg7_im[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N0
cycloneive_lcell_comb \reg7_im[4]~reg0feeder (
// Equation(s):
// \reg7_im[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_im[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_im[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_im[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N1
dffeas \reg7_im[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_im[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_im[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_im[4]~reg0 .is_wysiwyg = "true";
defparam \reg7_im[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N8
cycloneive_lcell_comb \reg7_im[5]~reg0feeder (
// Equation(s):
// \reg7_im[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_im[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_im[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_im[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y18_N9
dffeas \reg7_im[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_im[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_im[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_im[5]~reg0 .is_wysiwyg = "true";
defparam \reg7_im[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y40_N16
cycloneive_lcell_comb \reg7_im[6]~reg0feeder (
// Equation(s):
// \reg7_im[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_im[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_im[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_im[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y40_N17
dffeas \reg7_im[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_im[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_im[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_im[6]~reg0 .is_wysiwyg = "true";
defparam \reg7_im[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N24
cycloneive_lcell_comb \reg7_im[7]~reg0feeder (
// Equation(s):
// \reg7_im[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_im[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_im[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_im[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N25
dffeas \reg7_im[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_im[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_im[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_im[7]~reg0 .is_wysiwyg = "true";
defparam \reg7_im[7]~reg0 .power_up = "low";
// synopsys translate_on

assign reg0_re[0] = \reg0_re[0]~output_o ;

assign reg0_re[1] = \reg0_re[1]~output_o ;

assign reg0_re[2] = \reg0_re[2]~output_o ;

assign reg0_re[3] = \reg0_re[3]~output_o ;

assign reg0_re[4] = \reg0_re[4]~output_o ;

assign reg0_re[5] = \reg0_re[5]~output_o ;

assign reg0_re[6] = \reg0_re[6]~output_o ;

assign reg0_re[7] = \reg0_re[7]~output_o ;

assign reg0_re[8] = \reg0_re[8]~output_o ;

assign reg0_re[9] = \reg0_re[9]~output_o ;

assign reg0_re[10] = \reg0_re[10]~output_o ;

assign reg0_re[11] = \reg0_re[11]~output_o ;

assign reg0_re[12] = \reg0_re[12]~output_o ;

assign reg0_re[13] = \reg0_re[13]~output_o ;

assign reg0_re[14] = \reg0_re[14]~output_o ;

assign reg0_re[15] = \reg0_re[15]~output_o ;

assign reg0_im[0] = \reg0_im[0]~output_o ;

assign reg0_im[1] = \reg0_im[1]~output_o ;

assign reg0_im[2] = \reg0_im[2]~output_o ;

assign reg0_im[3] = \reg0_im[3]~output_o ;

assign reg0_im[4] = \reg0_im[4]~output_o ;

assign reg0_im[5] = \reg0_im[5]~output_o ;

assign reg0_im[6] = \reg0_im[6]~output_o ;

assign reg0_im[7] = \reg0_im[7]~output_o ;

assign reg0_im[8] = \reg0_im[8]~output_o ;

assign reg0_im[9] = \reg0_im[9]~output_o ;

assign reg0_im[10] = \reg0_im[10]~output_o ;

assign reg0_im[11] = \reg0_im[11]~output_o ;

assign reg0_im[12] = \reg0_im[12]~output_o ;

assign reg0_im[13] = \reg0_im[13]~output_o ;

assign reg0_im[14] = \reg0_im[14]~output_o ;

assign reg0_im[15] = \reg0_im[15]~output_o ;

assign reg1_re[0] = \reg1_re[0]~output_o ;

assign reg1_re[1] = \reg1_re[1]~output_o ;

assign reg1_re[2] = \reg1_re[2]~output_o ;

assign reg1_re[3] = \reg1_re[3]~output_o ;

assign reg1_re[4] = \reg1_re[4]~output_o ;

assign reg1_re[5] = \reg1_re[5]~output_o ;

assign reg1_re[6] = \reg1_re[6]~output_o ;

assign reg1_re[7] = \reg1_re[7]~output_o ;

assign reg1_re[8] = \reg1_re[8]~output_o ;

assign reg1_re[9] = \reg1_re[9]~output_o ;

assign reg1_re[10] = \reg1_re[10]~output_o ;

assign reg1_re[11] = \reg1_re[11]~output_o ;

assign reg1_re[12] = \reg1_re[12]~output_o ;

assign reg1_re[13] = \reg1_re[13]~output_o ;

assign reg1_re[14] = \reg1_re[14]~output_o ;

assign reg1_re[15] = \reg1_re[15]~output_o ;

assign reg1_im[0] = \reg1_im[0]~output_o ;

assign reg1_im[1] = \reg1_im[1]~output_o ;

assign reg1_im[2] = \reg1_im[2]~output_o ;

assign reg1_im[3] = \reg1_im[3]~output_o ;

assign reg1_im[4] = \reg1_im[4]~output_o ;

assign reg1_im[5] = \reg1_im[5]~output_o ;

assign reg1_im[6] = \reg1_im[6]~output_o ;

assign reg1_im[7] = \reg1_im[7]~output_o ;

assign reg1_im[8] = \reg1_im[8]~output_o ;

assign reg1_im[9] = \reg1_im[9]~output_o ;

assign reg1_im[10] = \reg1_im[10]~output_o ;

assign reg1_im[11] = \reg1_im[11]~output_o ;

assign reg1_im[12] = \reg1_im[12]~output_o ;

assign reg1_im[13] = \reg1_im[13]~output_o ;

assign reg1_im[14] = \reg1_im[14]~output_o ;

assign reg1_im[15] = \reg1_im[15]~output_o ;

assign reg2_re[0] = \reg2_re[0]~output_o ;

assign reg2_re[1] = \reg2_re[1]~output_o ;

assign reg2_re[2] = \reg2_re[2]~output_o ;

assign reg2_re[3] = \reg2_re[3]~output_o ;

assign reg2_re[4] = \reg2_re[4]~output_o ;

assign reg2_re[5] = \reg2_re[5]~output_o ;

assign reg2_re[6] = \reg2_re[6]~output_o ;

assign reg2_re[7] = \reg2_re[7]~output_o ;

assign reg2_re[8] = \reg2_re[8]~output_o ;

assign reg2_re[9] = \reg2_re[9]~output_o ;

assign reg2_re[10] = \reg2_re[10]~output_o ;

assign reg2_re[11] = \reg2_re[11]~output_o ;

assign reg2_re[12] = \reg2_re[12]~output_o ;

assign reg2_re[13] = \reg2_re[13]~output_o ;

assign reg2_re[14] = \reg2_re[14]~output_o ;

assign reg2_re[15] = \reg2_re[15]~output_o ;

assign reg2_im[0] = \reg2_im[0]~output_o ;

assign reg2_im[1] = \reg2_im[1]~output_o ;

assign reg2_im[2] = \reg2_im[2]~output_o ;

assign reg2_im[3] = \reg2_im[3]~output_o ;

assign reg2_im[4] = \reg2_im[4]~output_o ;

assign reg2_im[5] = \reg2_im[5]~output_o ;

assign reg2_im[6] = \reg2_im[6]~output_o ;

assign reg2_im[7] = \reg2_im[7]~output_o ;

assign reg2_im[8] = \reg2_im[8]~output_o ;

assign reg2_im[9] = \reg2_im[9]~output_o ;

assign reg2_im[10] = \reg2_im[10]~output_o ;

assign reg2_im[11] = \reg2_im[11]~output_o ;

assign reg2_im[12] = \reg2_im[12]~output_o ;

assign reg2_im[13] = \reg2_im[13]~output_o ;

assign reg2_im[14] = \reg2_im[14]~output_o ;

assign reg2_im[15] = \reg2_im[15]~output_o ;

assign reg3_re[0] = \reg3_re[0]~output_o ;

assign reg3_re[1] = \reg3_re[1]~output_o ;

assign reg3_re[2] = \reg3_re[2]~output_o ;

assign reg3_re[3] = \reg3_re[3]~output_o ;

assign reg3_re[4] = \reg3_re[4]~output_o ;

assign reg3_re[5] = \reg3_re[5]~output_o ;

assign reg3_re[6] = \reg3_re[6]~output_o ;

assign reg3_re[7] = \reg3_re[7]~output_o ;

assign reg3_re[8] = \reg3_re[8]~output_o ;

assign reg3_re[9] = \reg3_re[9]~output_o ;

assign reg3_re[10] = \reg3_re[10]~output_o ;

assign reg3_re[11] = \reg3_re[11]~output_o ;

assign reg3_re[12] = \reg3_re[12]~output_o ;

assign reg3_re[13] = \reg3_re[13]~output_o ;

assign reg3_re[14] = \reg3_re[14]~output_o ;

assign reg3_re[15] = \reg3_re[15]~output_o ;

assign reg3_im[0] = \reg3_im[0]~output_o ;

assign reg3_im[1] = \reg3_im[1]~output_o ;

assign reg3_im[2] = \reg3_im[2]~output_o ;

assign reg3_im[3] = \reg3_im[3]~output_o ;

assign reg3_im[4] = \reg3_im[4]~output_o ;

assign reg3_im[5] = \reg3_im[5]~output_o ;

assign reg3_im[6] = \reg3_im[6]~output_o ;

assign reg3_im[7] = \reg3_im[7]~output_o ;

assign reg3_im[8] = \reg3_im[8]~output_o ;

assign reg3_im[9] = \reg3_im[9]~output_o ;

assign reg3_im[10] = \reg3_im[10]~output_o ;

assign reg3_im[11] = \reg3_im[11]~output_o ;

assign reg3_im[12] = \reg3_im[12]~output_o ;

assign reg3_im[13] = \reg3_im[13]~output_o ;

assign reg3_im[14] = \reg3_im[14]~output_o ;

assign reg3_im[15] = \reg3_im[15]~output_o ;

assign reg4_re[0] = \reg4_re[0]~output_o ;

assign reg4_re[1] = \reg4_re[1]~output_o ;

assign reg4_re[2] = \reg4_re[2]~output_o ;

assign reg4_re[3] = \reg4_re[3]~output_o ;

assign reg4_re[4] = \reg4_re[4]~output_o ;

assign reg4_re[5] = \reg4_re[5]~output_o ;

assign reg4_re[6] = \reg4_re[6]~output_o ;

assign reg4_re[7] = \reg4_re[7]~output_o ;

assign reg4_re[8] = \reg4_re[8]~output_o ;

assign reg4_re[9] = \reg4_re[9]~output_o ;

assign reg4_re[10] = \reg4_re[10]~output_o ;

assign reg4_re[11] = \reg4_re[11]~output_o ;

assign reg4_re[12] = \reg4_re[12]~output_o ;

assign reg4_re[13] = \reg4_re[13]~output_o ;

assign reg4_re[14] = \reg4_re[14]~output_o ;

assign reg4_re[15] = \reg4_re[15]~output_o ;

assign reg4_im[0] = \reg4_im[0]~output_o ;

assign reg4_im[1] = \reg4_im[1]~output_o ;

assign reg4_im[2] = \reg4_im[2]~output_o ;

assign reg4_im[3] = \reg4_im[3]~output_o ;

assign reg4_im[4] = \reg4_im[4]~output_o ;

assign reg4_im[5] = \reg4_im[5]~output_o ;

assign reg4_im[6] = \reg4_im[6]~output_o ;

assign reg4_im[7] = \reg4_im[7]~output_o ;

assign reg4_im[8] = \reg4_im[8]~output_o ;

assign reg4_im[9] = \reg4_im[9]~output_o ;

assign reg4_im[10] = \reg4_im[10]~output_o ;

assign reg4_im[11] = \reg4_im[11]~output_o ;

assign reg4_im[12] = \reg4_im[12]~output_o ;

assign reg4_im[13] = \reg4_im[13]~output_o ;

assign reg4_im[14] = \reg4_im[14]~output_o ;

assign reg4_im[15] = \reg4_im[15]~output_o ;

assign reg5_re[0] = \reg5_re[0]~output_o ;

assign reg5_re[1] = \reg5_re[1]~output_o ;

assign reg5_re[2] = \reg5_re[2]~output_o ;

assign reg5_re[3] = \reg5_re[3]~output_o ;

assign reg5_re[4] = \reg5_re[4]~output_o ;

assign reg5_re[5] = \reg5_re[5]~output_o ;

assign reg5_re[6] = \reg5_re[6]~output_o ;

assign reg5_re[7] = \reg5_re[7]~output_o ;

assign reg5_re[8] = \reg5_re[8]~output_o ;

assign reg5_re[9] = \reg5_re[9]~output_o ;

assign reg5_re[10] = \reg5_re[10]~output_o ;

assign reg5_re[11] = \reg5_re[11]~output_o ;

assign reg5_re[12] = \reg5_re[12]~output_o ;

assign reg5_re[13] = \reg5_re[13]~output_o ;

assign reg5_re[14] = \reg5_re[14]~output_o ;

assign reg5_re[15] = \reg5_re[15]~output_o ;

assign reg5_im[0] = \reg5_im[0]~output_o ;

assign reg5_im[1] = \reg5_im[1]~output_o ;

assign reg5_im[2] = \reg5_im[2]~output_o ;

assign reg5_im[3] = \reg5_im[3]~output_o ;

assign reg5_im[4] = \reg5_im[4]~output_o ;

assign reg5_im[5] = \reg5_im[5]~output_o ;

assign reg5_im[6] = \reg5_im[6]~output_o ;

assign reg5_im[7] = \reg5_im[7]~output_o ;

assign reg5_im[8] = \reg5_im[8]~output_o ;

assign reg5_im[9] = \reg5_im[9]~output_o ;

assign reg5_im[10] = \reg5_im[10]~output_o ;

assign reg5_im[11] = \reg5_im[11]~output_o ;

assign reg5_im[12] = \reg5_im[12]~output_o ;

assign reg5_im[13] = \reg5_im[13]~output_o ;

assign reg5_im[14] = \reg5_im[14]~output_o ;

assign reg5_im[15] = \reg5_im[15]~output_o ;

assign reg6_re[0] = \reg6_re[0]~output_o ;

assign reg6_re[1] = \reg6_re[1]~output_o ;

assign reg6_re[2] = \reg6_re[2]~output_o ;

assign reg6_re[3] = \reg6_re[3]~output_o ;

assign reg6_re[4] = \reg6_re[4]~output_o ;

assign reg6_re[5] = \reg6_re[5]~output_o ;

assign reg6_re[6] = \reg6_re[6]~output_o ;

assign reg6_re[7] = \reg6_re[7]~output_o ;

assign reg6_re[8] = \reg6_re[8]~output_o ;

assign reg6_re[9] = \reg6_re[9]~output_o ;

assign reg6_re[10] = \reg6_re[10]~output_o ;

assign reg6_re[11] = \reg6_re[11]~output_o ;

assign reg6_re[12] = \reg6_re[12]~output_o ;

assign reg6_re[13] = \reg6_re[13]~output_o ;

assign reg6_re[14] = \reg6_re[14]~output_o ;

assign reg6_re[15] = \reg6_re[15]~output_o ;

assign reg6_im[0] = \reg6_im[0]~output_o ;

assign reg6_im[1] = \reg6_im[1]~output_o ;

assign reg6_im[2] = \reg6_im[2]~output_o ;

assign reg6_im[3] = \reg6_im[3]~output_o ;

assign reg6_im[4] = \reg6_im[4]~output_o ;

assign reg6_im[5] = \reg6_im[5]~output_o ;

assign reg6_im[6] = \reg6_im[6]~output_o ;

assign reg6_im[7] = \reg6_im[7]~output_o ;

assign reg6_im[8] = \reg6_im[8]~output_o ;

assign reg6_im[9] = \reg6_im[9]~output_o ;

assign reg6_im[10] = \reg6_im[10]~output_o ;

assign reg6_im[11] = \reg6_im[11]~output_o ;

assign reg6_im[12] = \reg6_im[12]~output_o ;

assign reg6_im[13] = \reg6_im[13]~output_o ;

assign reg6_im[14] = \reg6_im[14]~output_o ;

assign reg6_im[15] = \reg6_im[15]~output_o ;

assign reg7_re[0] = \reg7_re[0]~output_o ;

assign reg7_re[1] = \reg7_re[1]~output_o ;

assign reg7_re[2] = \reg7_re[2]~output_o ;

assign reg7_re[3] = \reg7_re[3]~output_o ;

assign reg7_re[4] = \reg7_re[4]~output_o ;

assign reg7_re[5] = \reg7_re[5]~output_o ;

assign reg7_re[6] = \reg7_re[6]~output_o ;

assign reg7_re[7] = \reg7_re[7]~output_o ;

assign reg7_re[8] = \reg7_re[8]~output_o ;

assign reg7_re[9] = \reg7_re[9]~output_o ;

assign reg7_re[10] = \reg7_re[10]~output_o ;

assign reg7_re[11] = \reg7_re[11]~output_o ;

assign reg7_re[12] = \reg7_re[12]~output_o ;

assign reg7_re[13] = \reg7_re[13]~output_o ;

assign reg7_re[14] = \reg7_re[14]~output_o ;

assign reg7_re[15] = \reg7_re[15]~output_o ;

assign reg7_im[0] = \reg7_im[0]~output_o ;

assign reg7_im[1] = \reg7_im[1]~output_o ;

assign reg7_im[2] = \reg7_im[2]~output_o ;

assign reg7_im[3] = \reg7_im[3]~output_o ;

assign reg7_im[4] = \reg7_im[4]~output_o ;

assign reg7_im[5] = \reg7_im[5]~output_o ;

assign reg7_im[6] = \reg7_im[6]~output_o ;

assign reg7_im[7] = \reg7_im[7]~output_o ;

assign reg7_im[8] = \reg7_im[8]~output_o ;

assign reg7_im[9] = \reg7_im[9]~output_o ;

assign reg7_im[10] = \reg7_im[10]~output_o ;

assign reg7_im[11] = \reg7_im[11]~output_o ;

assign reg7_im[12] = \reg7_im[12]~output_o ;

assign reg7_im[13] = \reg7_im[13]~output_o ;

assign reg7_im[14] = \reg7_im[14]~output_o ;

assign reg7_im[15] = \reg7_im[15]~output_o ;

endmodule
