Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Mon Feb 23 00:53:33 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -file ./report/top_kernel_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (90)
6. checking no_output_delay (204)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (90)
-------------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (204)
---------------------------------
 There are 204 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.220        0.000                      0                31263        0.032        0.000                      0                31263        4.427        0.000                       0                 12477  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.220        0.000                      0                31263        0.032        0.000                      0                31263        4.427        0.000                       0                 12477  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stencil_stage_10_U0/out_reg_949_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 3.949ns (83.612%)  route 0.774ns (16.388%))
  Logic Levels:           15  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.075     0.075    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.338    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.430    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     1.167    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_MULTIPLIER.U<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     1.226    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_M_DATA.U_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.925    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     2.100    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[16])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product__0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.798    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product__0/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product__0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.226     3.165    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product__0_n_89
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     3.413 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product_inferred__1/i__carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.420    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product_inferred__1/i__carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     3.506 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product_inferred__1/i__carry__0/O[2]
                         net (fo=1, unplaced)         0.214     3.720    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/tmp_product__1[43]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.758 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949[19]_i_13__13/O
                         net (fo=1, unplaced)         0.031     3.789    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949[19]_i_13__13_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.209     3.998 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949_reg[19]_i_2__13/CO[7]
                         net (fo=1, unplaced)         0.007     4.005    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949_reg[19]_i_2__13_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     4.091 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949_reg[27]_i_2__13/O[2]
                         net (fo=2, unplaced)         0.214     4.305    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/sext_ln525_168_fu_539_p1[48]
                         LUT2 (Prop_LUT2_I0_O)        0.040     4.345 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949[27]_i_10__13/O
                         net (fo=1, unplaced)         0.021     4.366    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949[27]_i_10__13_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.248     4.614 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949_reg[27]_i_1__13/CO[7]
                         net (fo=1, unplaced)         0.007     4.621    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949_reg[27]_i_1__13_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     4.767 r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45/out_reg_949_reg[35]_i_1__13/O[7]
                         net (fo=1, unplaced)         0.031     4.798    bd_0_i/hls_inst/inst/stencil_stage_10_U0/mul_39s_24ns_63_1_1_U45_n_26
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/out_reg_949_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.026    10.026    bd_0_i/hls_inst/inst/stencil_stage_10_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/stencil_stage_10_U0/out_reg_949_reg[35]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDRE (Setup_FDRE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/stencil_stage_10_U0/out_reg_949_reg[35]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  5.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/A_out_c_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.667%)  route 0.082ns (68.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.013     0.013    bd_0_i/hls_inst/inst/A_out_c_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/A_out_c_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  bd_0_i/hls_inst/inst/A_out_c_U/waddr_reg[3]/Q
                         net (fo=82, unplaced)        0.082     0.133    bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/ADDRH3
                         RAMD32                                       r  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=13196, unset)        0.039     0.039    bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMA/CLK
                         clock pessimism              0.000     0.039    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     0.101    bd_0_i/hls_inst/inst/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261                bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427                bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427                bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK



