// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_B_IO_L3_in_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_B_in_dout,
        fifo_B_in_empty_n,
        fifo_B_in_read,
        fifo_B_local_out_din,
        fifo_B_local_out_full_n,
        fifo_B_local_out_write
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_pp0_stage0 = 18'd2;
parameter    ap_ST_fsm_pp0_stage1 = 18'd4;
parameter    ap_ST_fsm_pp0_stage2 = 18'd8;
parameter    ap_ST_fsm_pp0_stage3 = 18'd16;
parameter    ap_ST_fsm_pp0_stage4 = 18'd32;
parameter    ap_ST_fsm_pp0_stage5 = 18'd64;
parameter    ap_ST_fsm_pp0_stage6 = 18'd128;
parameter    ap_ST_fsm_pp0_stage7 = 18'd256;
parameter    ap_ST_fsm_pp0_stage8 = 18'd512;
parameter    ap_ST_fsm_pp0_stage9 = 18'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 18'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 18'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 18'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 18'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 18'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 18'd65536;
parameter    ap_ST_fsm_state19 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_B_in_dout;
input   fifo_B_in_empty_n;
output   fifo_B_in_read;
output  [255:0] fifo_B_local_out_din;
input   fifo_B_local_out_full_n;
output   fifo_B_local_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_B_in_read;
reg fifo_B_local_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_B_in_blk_n;
wire    ap_CS_fsm_pp0_stage5;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage5;
reg   [0:0] icmp_ln890_reg_454;
reg   [0:0] select_ln1041_reg_495;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg   [0:0] select_ln1041_1_reg_499;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
reg   [0:0] select_ln1041_2_reg_503;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
reg   [0:0] select_ln1041_3_reg_507;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
reg   [0:0] select_ln1041_4_reg_511;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
reg   [0:0] select_ln1041_5_reg_515;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg    fifo_B_local_out_blk_n;
reg   [11:0] indvar_flatten29_reg_100;
reg   [10:0] indvar_flatten_reg_111;
reg   [2:0] c1_V_reg_122;
reg   [7:0] c2_V_reg_133;
wire   [11:0] add_ln890_216_fu_144_p2;
reg   [11:0] add_ln890_216_reg_419;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op115_read_state18;
reg    ap_predicate_op116_write_state18;
reg    ap_block_state18_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln886_2_fu_164_p2;
reg   [0:0] icmp_ln886_2_reg_424;
wire   [0:0] icmp_ln886_3_fu_170_p2;
reg   [0:0] icmp_ln886_3_reg_429;
wire   [0:0] icmp_ln886_21_fu_186_p2;
reg   [0:0] icmp_ln886_21_reg_434;
wire   [0:0] icmp_ln886_5_fu_192_p2;
reg   [0:0] icmp_ln886_5_reg_439;
wire   [0:0] icmp_ln886_6_fu_198_p2;
reg   [0:0] icmp_ln886_6_reg_444;
wire   [0:0] icmp_ln886_7_fu_204_p2;
reg   [0:0] icmp_ln886_7_reg_449;
wire   [0:0] icmp_ln890_fu_210_p2;
wire   [2:0] select_ln1040_fu_222_p3;
reg   [2:0] select_ln1040_reg_458;
wire   [0:0] xor_ln1040_fu_230_p2;
reg   [0:0] xor_ln1040_reg_464;
wire   [0:0] and_ln1040_6_fu_242_p2;
reg   [0:0] and_ln1040_6_reg_474;
wire   [7:0] c2_V_66_fu_260_p3;
reg   [7:0] c2_V_66_reg_485;
wire   [10:0] select_ln890_255_fu_274_p3;
reg   [10:0] select_ln890_255_reg_490;
wire   [0:0] select_ln1041_fu_331_p3;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
wire   [0:0] select_ln1041_1_fu_344_p3;
wire   [0:0] select_ln1041_2_fu_367_p3;
wire   [0:0] select_ln1041_3_fu_380_p3;
wire   [0:0] select_ln1041_4_fu_393_p3;
wire   [0:0] select_ln1041_5_fu_406_p3;
wire   [2:0] select_ln890_fu_413_p3;
reg   [2:0] select_ln890_reg_519;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_predicate_op113_read_state17;
reg    ap_predicate_op114_write_state17;
reg    ap_block_state17_pp0_stage15_iter0;
reg    ap_block_pp0_stage15_subdone;
reg   [11:0] ap_phi_mux_indvar_flatten29_phi_fu_104_p4;
reg   [10:0] ap_phi_mux_indvar_flatten_phi_fu_115_p4;
reg   [2:0] ap_phi_mux_c1_V_phi_fu_126_p4;
reg   [7:0] ap_phi_mux_c2_V_phi_fu_137_p4;
reg    ap_block_state4_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state5_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_state6_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_predicate_op93_read_state7;
reg    ap_predicate_op94_write_state7;
reg    ap_block_state7_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg    ap_predicate_op95_read_state8;
reg    ap_predicate_op96_write_state8;
reg    ap_block_state8_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg    ap_predicate_op97_read_state9;
reg    ap_predicate_op98_write_state9;
reg    ap_block_state9_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
reg    ap_predicate_op99_read_state10;
reg    ap_predicate_op100_write_state10;
reg    ap_block_state10_pp0_stage8_iter0;
reg    ap_block_pp0_stage8_11001;
reg    ap_predicate_op101_read_state11;
reg    ap_predicate_op102_write_state11;
reg    ap_block_state11_pp0_stage9_iter0;
reg    ap_block_pp0_stage9_11001;
reg    ap_predicate_op103_read_state12;
reg    ap_predicate_op104_write_state12;
reg    ap_block_state12_pp0_stage10_iter0;
reg    ap_block_pp0_stage10_11001;
reg    ap_predicate_op105_read_state13;
reg    ap_predicate_op106_write_state13;
reg    ap_block_state13_pp0_stage11_iter0;
reg    ap_block_pp0_stage11_11001;
reg    ap_predicate_op107_read_state14;
reg    ap_predicate_op108_write_state14;
reg    ap_block_state14_pp0_stage12_iter0;
reg    ap_block_pp0_stage12_11001;
reg    ap_predicate_op109_read_state15;
reg    ap_predicate_op110_write_state15;
reg    ap_block_state15_pp0_stage13_iter0;
reg    ap_block_pp0_stage13_11001;
reg    ap_predicate_op111_read_state16;
reg    ap_predicate_op112_write_state16;
reg    ap_block_state16_pp0_stage14_iter0;
reg    ap_block_pp0_stage14_11001;
reg    ap_block_pp0_stage15_11001;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage6_01001;
reg    ap_block_pp0_stage7_01001;
reg    ap_block_pp0_stage8_01001;
reg    ap_block_pp0_stage9_01001;
reg    ap_block_pp0_stage10_01001;
reg    ap_block_pp0_stage11_01001;
reg    ap_block_pp0_stage12_01001;
reg    ap_block_pp0_stage13_01001;
reg    ap_block_pp0_stage14_01001;
reg    ap_block_pp0_stage15_01001;
reg    ap_block_pp0_stage0_01001;
wire   [5:0] p_shl_fu_150_p3;
wire   [5:0] add_i_i35_cast_fu_158_p2;
wire   [3:0] tmp_fu_176_p4;
wire   [0:0] icmp_ln89041_fu_216_p2;
wire   [0:0] icmp_ln1042_fu_236_p2;
wire   [0:0] or_ln691_fu_254_p2;
wire   [7:0] add_ln691_1214_fu_248_p2;
wire   [10:0] add_ln890_fu_268_p2;
wire   [2:0] add_ln691_fu_306_p2;
wire   [5:0] p_shl_mid1_fu_311_p3;
wire   [5:0] add_i_i35_cast_mid1_fu_319_p2;
wire   [0:0] icmp_ln886_fu_325_p2;
wire   [0:0] and_ln1040_fu_282_p2;
wire   [0:0] icmp_ln886_20_fu_338_p2;
wire   [0:0] and_ln1040_1_fu_286_p2;
wire   [3:0] tmp_723_fu_351_p4;
wire   [0:0] icmp_ln886_25_fu_361_p2;
wire   [0:0] and_ln1040_2_fu_290_p2;
wire   [0:0] icmp_ln886_22_fu_374_p2;
wire   [0:0] and_ln1040_3_fu_294_p2;
wire   [0:0] icmp_ln886_23_fu_387_p2;
wire   [0:0] and_ln1040_4_fu_298_p2;
wire   [0:0] icmp_ln886_24_fu_400_p2;
wire   [0:0] and_ln1040_5_fu_302_p2;
wire    ap_CS_fsm_state19;
reg   [17:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c1_V_reg_122 <= select_ln890_reg_519;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c1_V_reg_122 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c2_V_reg_133 <= c2_V_66_reg_485;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c2_V_reg_133 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten29_reg_100 <= add_ln890_216_reg_419;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten29_reg_100 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_111 <= select_ln890_255_reg_490;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_111 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln890_216_reg_419 <= add_ln890_216_fu_144_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_fu_210_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln1040_6_reg_474 <= and_ln1040_6_fu_242_p2;
        select_ln1040_reg_458 <= select_ln1040_fu_222_p3;
        xor_ln1040_reg_464 <= xor_ln1040_fu_230_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln890_fu_210_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c2_V_66_reg_485 <= c2_V_66_fu_260_p3;
        select_ln890_255_reg_490 <= select_ln890_255_fu_274_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln886_21_reg_434 <= icmp_ln886_21_fu_186_p2;
        icmp_ln886_2_reg_424 <= icmp_ln886_2_fu_164_p2;
        icmp_ln886_3_reg_429 <= icmp_ln886_3_fu_170_p2;
        icmp_ln886_5_reg_439 <= icmp_ln886_5_fu_192_p2;
        icmp_ln886_6_reg_444 <= icmp_ln886_6_fu_198_p2;
        icmp_ln886_7_reg_449 <= icmp_ln886_7_fu_204_p2;
        icmp_ln890_reg_454 <= icmp_ln890_fu_210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln1041_1_reg_499 <= select_ln1041_1_fu_344_p3;
        select_ln1041_2_reg_503 <= select_ln1041_2_fu_367_p3;
        select_ln1041_3_reg_507 <= select_ln1041_3_fu_380_p3;
        select_ln1041_4_reg_511 <= select_ln1041_4_fu_393_p3;
        select_ln1041_5_reg_515 <= select_ln1041_5_fu_406_p3;
        select_ln1041_reg_495 <= select_ln1041_fu_331_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln890_reg_519 <= select_ln890_fu_413_p3;
    end
end

always @ (*) begin
    if ((icmp_ln890_fu_210_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_c1_V_phi_fu_126_p4 = select_ln890_reg_519;
    end else begin
        ap_phi_mux_c1_V_phi_fu_126_p4 = c1_V_reg_122;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_c2_V_phi_fu_137_p4 = c2_V_66_reg_485;
    end else begin
        ap_phi_mux_c2_V_phi_fu_137_p4 = c2_V_reg_133;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten29_phi_fu_104_p4 = add_ln890_216_reg_419;
    end else begin
        ap_phi_mux_indvar_flatten29_phi_fu_104_p4 = indvar_flatten29_reg_100;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_115_p4 = select_ln890_255_reg_490;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_115_p4 = indvar_flatten_reg_111;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (select_ln1041_5_reg_515 == 1'd0) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln1041_5_reg_515 == 1'd0) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        fifo_B_in_blk_n = fifo_B_in_empty_n;
    end else begin
        fifo_B_in_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op113_read_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op111_read_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op109_read_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op107_read_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op105_read_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op103_read_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op101_read_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op99_read_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op97_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op95_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op93_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op115_read_state18 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fifo_B_in_read = 1'b1;
    end else begin
        fifo_B_in_read = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (select_ln1041_5_reg_515 == 1'd0) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln1041_5_reg_515 == 1'd0) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0)) | ((select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        fifo_B_local_out_blk_n = fifo_B_local_out_full_n;
    end else begin
        fifo_B_local_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln890_reg_454 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op114_write_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op112_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op110_write_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op108_write_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op106_write_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op104_write_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op102_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op100_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op98_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op96_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op94_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op116_write_state18 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fifo_B_local_out_write = 1'b1;
    end else begin
        fifo_B_local_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln890_fu_210_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln890_fu_210_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i35_cast_fu_158_p2 = ($signed(6'd41) - $signed(p_shl_fu_150_p3));

assign add_i_i35_cast_mid1_fu_319_p2 = ($signed(6'd41) - $signed(p_shl_mid1_fu_311_p3));

assign add_ln691_1214_fu_248_p2 = (ap_phi_mux_c2_V_phi_fu_137_p4 + 8'd1);

assign add_ln691_fu_306_p2 = (select_ln1040_reg_458 + 3'd1);

assign add_ln890_216_fu_144_p2 = (ap_phi_mux_indvar_flatten29_phi_fu_104_p4 + 12'd1);

assign add_ln890_fu_268_p2 = (ap_phi_mux_indvar_flatten_phi_fu_115_p4 + 11'd1);

assign and_ln1040_1_fu_286_p2 = (xor_ln1040_reg_464 & icmp_ln886_3_reg_429);

assign and_ln1040_2_fu_290_p2 = (xor_ln1040_reg_464 & icmp_ln886_21_reg_434);

assign and_ln1040_3_fu_294_p2 = (xor_ln1040_reg_464 & icmp_ln886_5_reg_439);

assign and_ln1040_4_fu_298_p2 = (xor_ln1040_reg_464 & icmp_ln886_6_reg_444);

assign and_ln1040_5_fu_302_p2 = (xor_ln1040_reg_464 & icmp_ln886_7_reg_449);

assign and_ln1040_6_fu_242_p2 = (xor_ln1040_fu_230_p2 & icmp_ln1042_fu_236_p2);

assign and_ln1040_fu_282_p2 = (xor_ln1040_reg_464 & icmp_ln886_2_reg_424);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op116_write_state18 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op115_read_state18 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op116_write_state18 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op115_read_state18 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op116_write_state18 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op115_read_state18 == 1'b1))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op104_write_state12 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op103_read_state12 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op104_write_state12 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op103_read_state12 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op104_write_state12 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op103_read_state12 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op106_write_state13 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op105_read_state13 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op106_write_state13 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op105_read_state13 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op106_write_state13 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op105_read_state13 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op108_write_state14 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op107_read_state14 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op108_write_state14 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op107_read_state14 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op108_write_state14 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op107_read_state14 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op110_write_state15 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op109_read_state15 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op110_write_state15 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op109_read_state15 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op110_write_state15 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op109_read_state15 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op112_write_state16 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op111_read_state16 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op112_write_state16 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op111_read_state16 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op112_write_state16 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op111_read_state16 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op114_write_state17 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op113_read_state17 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op114_write_state17 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op113_read_state17 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op114_write_state17 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op113_read_state17 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op94_write_state7 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op93_read_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op94_write_state7 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op93_read_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op94_write_state7 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op93_read_state7 == 1'b1))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op96_write_state8 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op95_read_state8 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op96_write_state8 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op95_read_state8 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op96_write_state8 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op95_read_state8 == 1'b1))));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op97_read_state9 == 1'b1) & (fifo_B_in_empty_n == 1'b0)) | ((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op98_write_state9 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op97_read_state9 == 1'b1) & (fifo_B_in_empty_n == 1'b0)) | ((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op98_write_state9 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op97_read_state9 == 1'b1) & (fifo_B_in_empty_n == 1'b0)) | ((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op98_write_state9 == 1'b1))));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op99_read_state10 == 1'b1) & (fifo_B_in_empty_n == 1'b0)) | ((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op100_write_state10 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op99_read_state10 == 1'b1) & (fifo_B_in_empty_n == 1'b0)) | ((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op100_write_state10 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op99_read_state10 == 1'b1) & (fifo_B_in_empty_n == 1'b0)) | ((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op100_write_state10 == 1'b1))));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op102_write_state11 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op101_read_state11 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op102_write_state11 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op101_read_state11 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op102_write_state11 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op101_read_state11 == 1'b1) & (fifo_B_in_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage8_iter0 = (((ap_predicate_op99_read_state10 == 1'b1) & (fifo_B_in_empty_n == 1'b0)) | ((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op100_write_state10 == 1'b1)));
end

always @ (*) begin
    ap_block_state11_pp0_stage9_iter0 = (((ap_predicate_op102_write_state11 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op101_read_state11 == 1'b1) & (fifo_B_in_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state12_pp0_stage10_iter0 = (((ap_predicate_op104_write_state12 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op103_read_state12 == 1'b1) & (fifo_B_in_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state13_pp0_stage11_iter0 = (((ap_predicate_op106_write_state13 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op105_read_state13 == 1'b1) & (fifo_B_in_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state14_pp0_stage12_iter0 = (((ap_predicate_op108_write_state14 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op107_read_state14 == 1'b1) & (fifo_B_in_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state15_pp0_stage13_iter0 = (((ap_predicate_op110_write_state15 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op109_read_state15 == 1'b1) & (fifo_B_in_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state16_pp0_stage14_iter0 = (((ap_predicate_op112_write_state16 == 1'b1) & (fifo_B_local_out_full_n == 1'b0)) | ((ap_predicate_op111_read_state16 == 1'b1) & (fifo_B_in_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state17_pp0_stage15_iter0 = (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op114_write_state17 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op113_read_state17 == 1'b1)));
end

always @ (*) begin
    ap_block_state18_pp0_stage0_iter1 = (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op116_write_state18 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op115_read_state18 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage2_iter0 = (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage3_iter0 = (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage4_iter0 = (((icmp_ln890_reg_454 == 1'd0) & (fifo_B_local_out_full_n == 1'b0)) | ((icmp_ln890_reg_454 == 1'd0) & (fifo_B_in_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state7_pp0_stage5_iter0 = (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op94_write_state7 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op93_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_state8_pp0_stage6_iter0 = (((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op96_write_state8 == 1'b1)) | ((fifo_B_in_empty_n == 1'b0) & (ap_predicate_op95_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_state9_pp0_stage7_iter0 = (((ap_predicate_op97_read_state9 == 1'b1) & (fifo_B_in_empty_n == 1'b0)) | ((fifo_B_local_out_full_n == 1'b0) & (ap_predicate_op98_write_state9 == 1'b1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op100_write_state10 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0));
end

always @ (*) begin
    ap_predicate_op101_read_state11 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op102_write_state11 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op103_read_state12 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op104_write_state12 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op105_read_state13 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op106_write_state13 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op107_read_state14 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op108_write_state14 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op109_read_state15 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op110_write_state15 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op111_read_state16 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op112_write_state16 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op113_read_state17 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (select_ln1041_5_reg_515 == 1'd0) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op114_write_state17 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0) & (select_ln1041_5_reg_515 == 1'd0) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op115_read_state18 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (select_ln1041_5_reg_515 == 1'd0) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op116_write_state18 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (select_ln1041_5_reg_515 == 1'd0) & (select_ln1041_4_reg_511 == 1'd0) & (select_ln1041_3_reg_507 == 1'd0) & (select_ln1041_2_reg_503 == 1'd0));
end

always @ (*) begin
    ap_predicate_op93_read_state7 = ((select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0));
end

always @ (*) begin
    ap_predicate_op94_write_state7 = ((select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0));
end

always @ (*) begin
    ap_predicate_op95_read_state8 = ((select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0));
end

always @ (*) begin
    ap_predicate_op96_write_state8 = ((select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0));
end

always @ (*) begin
    ap_predicate_op97_read_state9 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0));
end

always @ (*) begin
    ap_predicate_op98_write_state9 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0));
end

always @ (*) begin
    ap_predicate_op99_read_state10 = ((select_ln1041_1_reg_499 == 1'd0) & (select_ln1041_reg_495 == 1'd0) & (icmp_ln890_reg_454 == 1'd0));
end

assign c2_V_66_fu_260_p3 = ((or_ln691_fu_254_p2[0:0] == 1'b1) ? 8'd1 : add_ln691_1214_fu_248_p2);

assign fifo_B_local_out_din = fifo_B_in_dout;

assign icmp_ln1042_fu_236_p2 = ((ap_phi_mux_c2_V_phi_fu_137_p4 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln886_20_fu_338_p2 = ((add_i_i35_cast_mid1_fu_319_p2 < 6'd3) ? 1'b1 : 1'b0);

assign icmp_ln886_21_fu_186_p2 = ((tmp_fu_176_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln886_22_fu_374_p2 = ((add_i_i35_cast_mid1_fu_319_p2 < 6'd5) ? 1'b1 : 1'b0);

assign icmp_ln886_23_fu_387_p2 = ((add_i_i35_cast_mid1_fu_319_p2 < 6'd6) ? 1'b1 : 1'b0);

assign icmp_ln886_24_fu_400_p2 = ((add_i_i35_cast_mid1_fu_319_p2 < 6'd7) ? 1'b1 : 1'b0);

assign icmp_ln886_25_fu_361_p2 = ((tmp_723_fu_351_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln886_2_fu_164_p2 = ((add_i_i35_cast_fu_158_p2 == 6'd1) ? 1'b1 : 1'b0);

assign icmp_ln886_3_fu_170_p2 = ((add_i_i35_cast_fu_158_p2 < 6'd3) ? 1'b1 : 1'b0);

assign icmp_ln886_5_fu_192_p2 = ((add_i_i35_cast_fu_158_p2 < 6'd5) ? 1'b1 : 1'b0);

assign icmp_ln886_6_fu_198_p2 = ((add_i_i35_cast_fu_158_p2 < 6'd6) ? 1'b1 : 1'b0);

assign icmp_ln886_7_fu_204_p2 = ((add_i_i35_cast_fu_158_p2 < 6'd7) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_325_p2 = ((add_i_i35_cast_mid1_fu_319_p2 == 6'd1) ? 1'b1 : 1'b0);

assign icmp_ln89041_fu_216_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_115_p4 == 11'd768) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_210_p2 = ((ap_phi_mux_indvar_flatten29_phi_fu_104_p4 == 12'd3072) ? 1'b1 : 1'b0);

assign or_ln691_fu_254_p2 = (icmp_ln89041_fu_216_p2 | and_ln1040_6_fu_242_p2);

assign p_shl_fu_150_p3 = {{ap_phi_mux_c1_V_phi_fu_126_p4}, {3'd0}};

assign p_shl_mid1_fu_311_p3 = {{add_ln691_fu_306_p2}, {3'd0}};

assign select_ln1040_fu_222_p3 = ((icmp_ln89041_fu_216_p2[0:0] == 1'b1) ? 3'd0 : ap_phi_mux_c1_V_phi_fu_126_p4);

assign select_ln1041_1_fu_344_p3 = ((and_ln1040_6_reg_474[0:0] == 1'b1) ? icmp_ln886_20_fu_338_p2 : and_ln1040_1_fu_286_p2);

assign select_ln1041_2_fu_367_p3 = ((and_ln1040_6_reg_474[0:0] == 1'b1) ? icmp_ln886_25_fu_361_p2 : and_ln1040_2_fu_290_p2);

assign select_ln1041_3_fu_380_p3 = ((and_ln1040_6_reg_474[0:0] == 1'b1) ? icmp_ln886_22_fu_374_p2 : and_ln1040_3_fu_294_p2);

assign select_ln1041_4_fu_393_p3 = ((and_ln1040_6_reg_474[0:0] == 1'b1) ? icmp_ln886_23_fu_387_p2 : and_ln1040_4_fu_298_p2);

assign select_ln1041_5_fu_406_p3 = ((and_ln1040_6_reg_474[0:0] == 1'b1) ? icmp_ln886_24_fu_400_p2 : and_ln1040_5_fu_302_p2);

assign select_ln1041_fu_331_p3 = ((and_ln1040_6_reg_474[0:0] == 1'b1) ? icmp_ln886_fu_325_p2 : and_ln1040_fu_282_p2);

assign select_ln890_255_fu_274_p3 = ((icmp_ln89041_fu_216_p2[0:0] == 1'b1) ? 11'd1 : add_ln890_fu_268_p2);

assign select_ln890_fu_413_p3 = ((and_ln1040_6_reg_474[0:0] == 1'b1) ? add_ln691_fu_306_p2 : select_ln1040_reg_458);

assign tmp_723_fu_351_p4 = {{add_i_i35_cast_mid1_fu_319_p2[5:2]}};

assign tmp_fu_176_p4 = {{add_i_i35_cast_fu_158_p2[5:2]}};

assign xor_ln1040_fu_230_p2 = (icmp_ln89041_fu_216_p2 ^ 1'd1);

endmodule //top_B_IO_L3_in_x0
