/**
Program Counter Register
*/

module pc (clk, pc_in, reset, pc_out);

input [15:0] pc_in;
input reset, pc;
output reg [15:0] pc_out;

always @ (posedge clk) begin

if (reset) begin
    pc_out <= 0;
    $display("inside %h", pc_out);	
end

else begin
    pc_out <= pc_in;
    $display("inside pc %h", pc_out);
end

end

endmodule 
