#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_0000019c6e116bf0 .scope module, "dmem" "dmem" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
P_0000019c6e14aff0 .param/l "MEM_DEPTH" 0 2 1, +C4<00000000000000000000000001000000>;
L_0000019c6e17d110 .functor BUFZ 32, L_0000019c6e1e7250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019c6e175d60 .array "RAM", 63 0, 31 0;
v0000019c6e176080_0 .net *"_ivl_0", 31 0, L_0000019c6e1e7250;  1 drivers
v0000019c6e176120_0 .net *"_ivl_3", 29 0, L_0000019c6e1e6490;  1 drivers
o0000019c6e18a118 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000019c6e174b40_0 .net "a", 31 0, o0000019c6e18a118;  0 drivers
o0000019c6e18a148 .functor BUFZ 1, C4<z>; HiZ drive
v0000019c6e1752c0_0 .net "clk", 0 0, o0000019c6e18a148;  0 drivers
v0000019c6e175400_0 .net "rd", 31 0, L_0000019c6e17d110;  1 drivers
o0000019c6e18a1a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000019c6e175c20_0 .net "wd", 31 0, o0000019c6e18a1a8;  0 drivers
o0000019c6e18a1d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000019c6e1754a0_0 .net "we", 0 0, o0000019c6e18a1d8;  0 drivers
E_0000019c6e14b3b0 .event posedge, v0000019c6e1752c0_0;
L_0000019c6e1e7250 .array/port v0000019c6e175d60, L_0000019c6e1e6490;
L_0000019c6e1e6490 .part o0000019c6e18a118, 2, 30;
S_0000019c6e116d80 .scope module, "imem" "imem" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
P_0000019c6e14b830 .param/l "MEM_DEPTH" 0 3 1, +C4<00000000000000000000000001000000>;
L_0000019c6e17d8f0 .functor BUFZ 32, L_0000019c6e1e7110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019c6e175e00 .array "RAM", 63 0, 31 0;
v0000019c6e1755e0_0 .net *"_ivl_0", 31 0, L_0000019c6e1e7110;  1 drivers
v0000019c6e175ea0_0 .net *"_ivl_3", 29 0, L_0000019c6e1e7b10;  1 drivers
o0000019c6e18a358 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000019c6e176260_0 .net "a", 31 0, o0000019c6e18a358;  0 drivers
v0000019c6e176300_0 .net "rd", 31 0, L_0000019c6e17d8f0;  1 drivers
L_0000019c6e1e7110 .array/port v0000019c6e175e00, L_0000019c6e1e7b10;
L_0000019c6e1e7b10 .part o0000019c6e18a358, 2, 30;
S_0000019c6e116f10 .scope module, "mux4" "mux4" 4 20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_0000019c6e14b7b0 .param/l "WIDTH" 0 4 20, +C4<00000000000000000000000000001000>;
v0000019c6e1750e0_0 .net *"_ivl_1", 0 0, L_0000019c6e1e6c10;  1 drivers
v0000019c6e175680_0 .net *"_ivl_3", 0 0, L_0000019c6e1e6530;  1 drivers
v0000019c6e175360_0 .net *"_ivl_4", 7 0, L_0000019c6e1e67b0;  1 drivers
v0000019c6e175f40_0 .net *"_ivl_7", 0 0, L_0000019c6e1e6850;  1 drivers
v0000019c6e175fe0_0 .net *"_ivl_8", 7 0, L_0000019c6e1e68f0;  1 drivers
o0000019c6e18a508 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c6e176800_0 .net "d0", 7 0, o0000019c6e18a508;  0 drivers
o0000019c6e18a538 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c6e176440_0 .net "d1", 7 0, o0000019c6e18a538;  0 drivers
o0000019c6e18a568 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c6e1764e0_0 .net "d2", 7 0, o0000019c6e18a568;  0 drivers
o0000019c6e18a598 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000019c6e176580_0 .net "d3", 7 0, o0000019c6e18a598;  0 drivers
o0000019c6e18a5c8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000019c6e175540_0 .net "s", 1 0, o0000019c6e18a5c8;  0 drivers
v0000019c6e174f00_0 .net "y", 7 0, L_0000019c6e1e6cb0;  1 drivers
L_0000019c6e1e6c10 .part o0000019c6e18a5c8, 1, 1;
L_0000019c6e1e6530 .part o0000019c6e18a5c8, 0, 1;
L_0000019c6e1e67b0 .functor MUXZ 8, o0000019c6e18a568, o0000019c6e18a598, L_0000019c6e1e6530, C4<>;
L_0000019c6e1e6850 .part o0000019c6e18a5c8, 0, 1;
L_0000019c6e1e68f0 .functor MUXZ 8, o0000019c6e18a508, o0000019c6e18a538, L_0000019c6e1e6850, C4<>;
L_0000019c6e1e6cb0 .functor MUXZ 8, L_0000019c6e1e68f0, L_0000019c6e1e67b0, L_0000019c6e1e6c10, C4<>;
S_0000019c6e116690 .scope module, "rv_pl_wrapper" "rv_pl_wrapper" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /INPUT 32 "imem_dout";
    .port_info 4 /OUTPUT 32 "dmem_addr";
    .port_info 5 /OUTPUT 1 "dmem_we";
    .port_info 6 /OUTPUT 32 "dmem_din";
    .port_info 7 /INPUT 32 "dmem_dout";
    .port_info 8 /OUTPUT 1 "done_flag";
L_0000019c6e17d880 .functor BUFZ 32, v0000019c6e1e03c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c6e17cfc0 .functor BUFZ 32, v0000019c6e1d8730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c6e17da40 .functor BUFZ 1, v0000019c6e1d9810_0, C4<0>, C4<0>, C4<0>;
L_0000019c6e17d570 .functor BUFZ 32, v0000019c6e1d85f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019c6e1e62b0_0 .net "F_pc", 31 0, v0000019c6e1e03c0_0;  1 drivers
v0000019c6e1e6fd0_0 .net "M_ALUResult", 31 0, v0000019c6e1d8730_0;  1 drivers
v0000019c6e1e7430_0 .net "M_MemWrite", 0 0, v0000019c6e1d9810_0;  1 drivers
v0000019c6e1e7e30_0 .net "M_ReadDataW", 0 0, L_0000019c6e241290;  1 drivers
v0000019c6e1e6350_0 .net "M_WriteData", 31 0, v0000019c6e1d85f0_0;  1 drivers
o0000019c6e18a868 .functor BUFZ 1, C4<z>; HiZ drive
v0000019c6e1e74d0_0 .net "clk", 0 0, o0000019c6e18a868;  0 drivers
v0000019c6e1e65d0_0 .net "dmem_addr", 31 0, L_0000019c6e17cfc0;  1 drivers
v0000019c6e1e7070_0 .net "dmem_din", 31 0, L_0000019c6e17d570;  1 drivers
o0000019c6e18bd08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000019c6e1e6ad0_0 .net "dmem_dout", 31 0, o0000019c6e18bd08;  0 drivers
v0000019c6e1e7570_0 .net "dmem_we", 0 0, L_0000019c6e17da40;  1 drivers
v0000019c6e1e6a30_0 .var "done_flag", 0 0;
v0000019c6e1e6710_0 .net "imem_addr", 31 0, L_0000019c6e17d880;  1 drivers
o0000019c6e18a7d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000019c6e1e63f0_0 .net "imem_dout", 31 0, o0000019c6e18a7d8;  0 drivers
o0000019c6e18a8f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000019c6e1e6b70_0 .net "rst", 0 0, o0000019c6e18a8f8;  0 drivers
L_0000019c6e241290 .part o0000019c6e18bd08, 0, 1;
S_0000019c6e116820 .scope module, "rv_pl" "rv_pl" 5 25, 6 15 0, S_0000019c6e116690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "F_pc";
    .port_info 3 /INPUT 32 "F_instr";
    .port_info 4 /OUTPUT 32 "M_ALUResult";
    .port_info 5 /OUTPUT 1 "M_MemWrite";
    .port_info 6 /OUTPUT 32 "M_WriteData";
    .port_info 7 /INPUT 32 "M_ReadDataW";
L_0000019c6e17cee0 .functor BUFZ 32, L_0000019c6e241ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019c6e17d7a0 .functor AND 1, v0000019c6e1d9450_0, v0000019c6e1e0be0_0, C4<1>, C4<1>;
L_0000019c6e17d030 .functor OR 1, L_0000019c6e17d7a0, v0000019c6e1d9090_0, C4<0>, C4<0>;
v0000019c6e1e08c0_0 .net "D_ALUControl", 3 0, v0000019c6e1dcf70_0;  1 drivers
v0000019c6e1e1c20_0 .net "D_ALUSrcASel", 0 0, L_0000019c6e241970;  1 drivers
v0000019c6e1e1f40_0 .net "D_ALUSrcBSel", 0 0, L_0000019c6e242230;  1 drivers
v0000019c6e1e2c90_0 .net "D_Branch", 0 0, L_0000019c6e240ed0;  1 drivers
v0000019c6e1e32d0_0 .net "D_ImmExt", 31 0, v0000019c6e1dd6f0_0;  1 drivers
v0000019c6e1e3230_0 .net "D_ImmSrc", 2 0, L_0000019c6e241bf0;  1 drivers
v0000019c6e1e26f0_0 .net "D_Jump", 0 0, L_0000019c6e240430;  1 drivers
v0000019c6e1e3c30_0 .net "D_MemWrite", 0 0, L_0000019c6e240d90;  1 drivers
v0000019c6e1e21f0_0 .net "D_RD1", 31 0, L_0000019c6e240cf0;  1 drivers
v0000019c6e1e2290_0 .net "D_RD2", 31 0, L_0000019c6e242690;  1 drivers
v0000019c6e1e2330_0 .net "D_Rd", 4 0, L_0000019c6e1e7bb0;  1 drivers
v0000019c6e1e34b0_0 .net "D_RegWrite", 0 0, L_0000019c6e2406b0;  1 drivers
v0000019c6e1e2f10_0 .net "D_ResultSrc", 1 0, L_0000019c6e241330;  1 drivers
v0000019c6e1e3d70_0 .net "D_Rs1", 4 0, L_0000019c6e1e79d0;  1 drivers
v0000019c6e1e3410_0 .net "D_Rs2", 4 0, L_0000019c6e1e7a70;  1 drivers
v0000019c6e1e3e10_0 .net "D_flush", 0 0, v0000019c6e1dc390_0;  1 drivers
v0000019c6e1e23d0_0 .net "D_instr", 31 0, v0000019c6e174fa0_0;  1 drivers
v0000019c6e1e3eb0_0 .net "D_pc", 31 0, v0000019c6e174960_0;  1 drivers
v0000019c6e1e3730_0 .net "D_pc_plus_4", 31 0, v0000019c6e174a00_0;  1 drivers
v0000019c6e1e2470_0 .net "D_stall", 0 0, v0000019c6e1e12c0_0;  1 drivers
v0000019c6e1e2bf0_0 .net "E_ALUControl", 3 0, v0000019c6e1d9590_0;  1 drivers
v0000019c6e1e2790_0 .net "E_ALUResult", 31 0, v0000019c6e1e05a0_0;  1 drivers
v0000019c6e1e2ab0_0 .net "E_ALUSrcASel", 0 0, v0000019c6e1d89b0_0;  1 drivers
v0000019c6e1e2830_0 .net "E_ALUSrcBSel", 0 0, v0000019c6e1d8370_0;  1 drivers
v0000019c6e1e37d0_0 .net "E_Branch", 0 0, v0000019c6e1d9450_0;  1 drivers
v0000019c6e1e3690_0 .net "E_ImmExt", 31 0, v0000019c6e1da030_0;  1 drivers
v0000019c6e1e2b50_0 .net "E_Jump", 0 0, v0000019c6e1d9090_0;  1 drivers
v0000019c6e1e2dd0_0 .net "E_MemWrite", 0 0, v0000019c6e1d9270_0;  1 drivers
v0000019c6e1e3550_0 .net "E_PCSrc", 0 0, L_0000019c6e17d030;  1 drivers
v0000019c6e1e2510_0 .net "E_RD1", 31 0, v0000019c6e1d94f0_0;  1 drivers
v0000019c6e1e2d30_0 .net "E_RD2", 31 0, v0000019c6e1d8190_0;  1 drivers
v0000019c6e1e25b0_0 .net "E_Rd", 4 0, v0000019c6e1d9d10_0;  1 drivers
v0000019c6e1e2650_0 .net "E_RegWrite", 0 0, v0000019c6e1d8f50_0;  1 drivers
v0000019c6e1e28d0_0 .net "E_ResultSrc", 1 0, v0000019c6e1d8230_0;  1 drivers
v0000019c6e1e2e70_0 .net "E_Rs1", 4 0, v0000019c6e1d9310_0;  1 drivers
v0000019c6e1e2fb0_0 .net "E_Rs2", 4 0, v0000019c6e1d8870_0;  1 drivers
v0000019c6e1e3370_0 .net "E_SrcA", 31 0, L_0000019c6e240570;  1 drivers
v0000019c6e1e35f0_0 .net "E_SrcA_forwarded", 31 0, L_0000019c6e2407f0;  1 drivers
v0000019c6e1e3cd0_0 .net "E_SrcB", 31 0, L_0000019c6e2415b0;  1 drivers
v0000019c6e1e3870_0 .net "E_SrcB_forwarded", 31 0, L_0000019c6e241ab0;  1 drivers
v0000019c6e1e3050_0 .net "E_WriteData", 31 0, L_0000019c6e17cee0;  1 drivers
v0000019c6e1e39b0_0 .net "E_Zero", 0 0, v0000019c6e1e0be0_0;  1 drivers
v0000019c6e1e3f50_0 .net "E_flush", 0 0, v0000019c6e1e0dc0_0;  1 drivers
v0000019c6e1e3910_0 .net "E_pc", 31 0, v0000019c6e1d8eb0_0;  1 drivers
v0000019c6e1e2970_0 .net "E_pcTarget", 31 0, L_0000019c6e240b10;  1 drivers
v0000019c6e1e2a10_0 .net "E_pc_plus_4", 31 0, v0000019c6e1d87d0_0;  1 drivers
v0000019c6e1e3a50_0 .net "F_instr", 31 0, o0000019c6e18a7d8;  alias, 0 drivers
v0000019c6e1e30f0_0 .net "F_pc", 31 0, v0000019c6e1e03c0_0;  alias, 1 drivers
v0000019c6e1e3190_0 .net "F_pc_next", 31 0, L_0000019c6e1e7930;  1 drivers
v0000019c6e1e3af0_0 .net "F_pc_plus_4", 31 0, L_0000019c6e1e6d50;  1 drivers
v0000019c6e1e3b90_0 .net "ForwardAE", 1 0, v0000019c6e1e0a00_0;  1 drivers
v0000019c6e1e3ff0_0 .net "ForwardBE", 1 0, v0000019c6e1e1180_0;  1 drivers
v0000019c6e1e4090_0 .net "M_ALUResult", 31 0, v0000019c6e1d8730_0;  alias, 1 drivers
v0000019c6e1e7cf0_0 .net "M_MemWrite", 0 0, v0000019c6e1d9810_0;  alias, 1 drivers
v0000019c6e1e7c50_0 .net "M_Rd", 4 0, v0000019c6e1d8e10_0;  1 drivers
v0000019c6e1e76b0_0 .net "M_ReadDataW", 31 0, o0000019c6e18bd08;  alias, 0 drivers
v0000019c6e1e7ed0_0 .net "M_RegWrite", 0 0, v0000019c6e1d8ff0_0;  1 drivers
v0000019c6e1e72f0_0 .net "M_ResultSrc", 1 0, v0000019c6e1d82d0_0;  1 drivers
v0000019c6e1e80b0_0 .net "M_WriteData", 31 0, v0000019c6e1d85f0_0;  alias, 1 drivers
v0000019c6e1e7d90_0 .net "M_pc_plus_4", 31 0, v0000019c6e1d9950_0;  1 drivers
v0000019c6e1e77f0_0 .net "W_ALUResult", 31 0, v0000019c6e1da1a0_0;  1 drivers
v0000019c6e1e6990_0 .net "W_Rd", 4 0, v0000019c6e1dae20_0;  1 drivers
v0000019c6e1e7750_0 .net "W_ReadData", 31 0, v0000019c6e1db000_0;  1 drivers
v0000019c6e1e6df0_0 .net "W_RegWrite", 0 0, v0000019c6e1dbf00_0;  1 drivers
v0000019c6e1e6f30_0 .net "W_Result", 31 0, L_0000019c6e2411f0;  1 drivers
v0000019c6e1e7f70_0 .net "W_ResultSrc", 1 0, v0000019c6e1da240_0;  1 drivers
v0000019c6e1e6210_0 .net "W_pc_plus_4", 31 0, v0000019c6e1da740_0;  1 drivers
L_0000019c6e1e8220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019c6e1e6e90_0 .net/2u *"_ivl_2", 0 0, L_0000019c6e1e8220;  1 drivers
v0000019c6e1e8010_0 .net *"_ivl_26", 0 0, L_0000019c6e17d7a0;  1 drivers
v0000019c6e1e6670_0 .net *"_ivl_4", 0 0, L_0000019c6e1e7610;  1 drivers
v0000019c6e1e7890_0 .net "clk", 0 0, o0000019c6e18a868;  alias, 0 drivers
v0000019c6e1e7390_0 .net "rst_n", 0 0, o0000019c6e18a8f8;  alias, 0 drivers
v0000019c6e1e71b0_0 .net "stallF", 0 0, v0000019c6e1e0820_0;  1 drivers
L_0000019c6e1e7610 .cmp/eeq 1, L_0000019c6e17d030, L_0000019c6e1e8220;
L_0000019c6e1e7930 .functor MUXZ 32, L_0000019c6e1e6d50, L_0000019c6e240b10, L_0000019c6e1e7610, C4<>;
L_0000019c6e1e79d0 .part v0000019c6e174fa0_0, 15, 5;
L_0000019c6e1e7a70 .part v0000019c6e174fa0_0, 20, 5;
L_0000019c6e1e7bb0 .part v0000019c6e174fa0_0, 7, 5;
L_0000019c6e240930 .part v0000019c6e174fa0_0, 0, 7;
L_0000019c6e240e30 .part v0000019c6e174fa0_0, 12, 3;
L_0000019c6e242410 .part v0000019c6e174fa0_0, 30, 1;
L_0000019c6e241fb0 .part v0000019c6e174fa0_0, 7, 25;
L_0000019c6e240890 .part v0000019c6e1d8230_0, 0, 1;
S_0000019c6e1169b0 .scope module, "PLR1" "if_id_reg" 6 133, 7 1 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 32 "F_pc";
    .port_info 5 /INPUT 32 "F_instr";
    .port_info 6 /INPUT 32 "F_pc_plus_4";
    .port_info 7 /OUTPUT 32 "D_pc";
    .port_info 8 /OUTPUT 32 "D_instr";
    .port_info 9 /OUTPUT 32 "D_pc_plus_4";
v0000019c6e174fa0_0 .var "D_instr", 31 0;
v0000019c6e174960_0 .var "D_pc", 31 0;
v0000019c6e174a00_0 .var "D_pc_plus_4", 31 0;
v0000019c6e174aa0_0 .net "F_instr", 31 0, o0000019c6e18a7d8;  alias, 0 drivers
v0000019c6e174be0_0 .net "F_pc", 31 0, v0000019c6e1e03c0_0;  alias, 1 drivers
v0000019c6e1757c0_0 .net "F_pc_plus_4", 31 0, L_0000019c6e1e6d50;  alias, 1 drivers
v0000019c6e175860_0 .net "clk", 0 0, o0000019c6e18a868;  alias, 0 drivers
v0000019c6e174c80_0 .net "clr", 0 0, v0000019c6e1dc390_0;  alias, 1 drivers
v0000019c6e174dc0_0 .net "en", 0 0, v0000019c6e1e0820_0;  alias, 1 drivers
v0000019c6e166650_0 .net "rst_n", 0 0, o0000019c6e18a8f8;  alias, 0 drivers
E_0000019c6e14b8b0 .event posedge, v0000019c6e175860_0;
S_0000019c6e116130 .scope module, "PLR2" "decode_execute_reg" 6 188, 8 1 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "FlushE";
    .port_info 3 /INPUT 1 "RegWriteD";
    .port_info 4 /INPUT 2 "ResultSrcD";
    .port_info 5 /INPUT 1 "MemWriteD";
    .port_info 6 /INPUT 1 "JumpD";
    .port_info 7 /INPUT 1 "BranchD";
    .port_info 8 /INPUT 4 "ALUControlD";
    .port_info 9 /INPUT 1 "ALUSrcD";
    .port_info 10 /INPUT 1 "ALUSrcASelD";
    .port_info 11 /INPUT 32 "RD1D";
    .port_info 12 /INPUT 32 "RD2D";
    .port_info 13 /INPUT 32 "PCD";
    .port_info 14 /INPUT 5 "Rs1D";
    .port_info 15 /INPUT 5 "Rs2D";
    .port_info 16 /INPUT 5 "RdD";
    .port_info 17 /INPUT 32 "ImmExtD";
    .port_info 18 /INPUT 32 "PCPlus4D";
    .port_info 19 /OUTPUT 1 "RegWriteE";
    .port_info 20 /OUTPUT 2 "ResultSrcE";
    .port_info 21 /OUTPUT 1 "MemWriteE";
    .port_info 22 /OUTPUT 1 "JumpE";
    .port_info 23 /OUTPUT 1 "BranchE";
    .port_info 24 /OUTPUT 4 "ALUControlE";
    .port_info 25 /OUTPUT 1 "ALUSrcE";
    .port_info 26 /OUTPUT 1 "ALUSrcASelE";
    .port_info 27 /OUTPUT 32 "RD1E";
    .port_info 28 /OUTPUT 32 "RD2E";
    .port_info 29 /OUTPUT 32 "PCE";
    .port_info 30 /OUTPUT 5 "Rs1E";
    .port_info 31 /OUTPUT 5 "Rs2E";
    .port_info 32 /OUTPUT 5 "RdE";
    .port_info 33 /OUTPUT 32 "ImmExtE";
    .port_info 34 /OUTPUT 32 "PCPlus4E";
v0000019c6e1d84b0_0 .net "ALUControlD", 3 0, v0000019c6e1dcf70_0;  alias, 1 drivers
v0000019c6e1d9590_0 .var "ALUControlE", 3 0;
v0000019c6e1d9a90_0 .net "ALUSrcASelD", 0 0, L_0000019c6e241970;  alias, 1 drivers
v0000019c6e1d89b0_0 .var "ALUSrcASelE", 0 0;
v0000019c6e1d8a50_0 .net "ALUSrcD", 0 0, L_0000019c6e242230;  alias, 1 drivers
v0000019c6e1d8370_0 .var "ALUSrcE", 0 0;
v0000019c6e1d8af0_0 .net "BranchD", 0 0, L_0000019c6e240ed0;  alias, 1 drivers
v0000019c6e1d9450_0 .var "BranchE", 0 0;
v0000019c6e1d96d0_0 .net "FlushE", 0 0, v0000019c6e1e0dc0_0;  alias, 1 drivers
v0000019c6e1d9130_0 .net "ImmExtD", 31 0, v0000019c6e1dd6f0_0;  alias, 1 drivers
v0000019c6e1da030_0 .var "ImmExtE", 31 0;
v0000019c6e1d9630_0 .net "JumpD", 0 0, L_0000019c6e240430;  alias, 1 drivers
v0000019c6e1d9090_0 .var "JumpE", 0 0;
v0000019c6e1d9b30_0 .net "MemWriteD", 0 0, L_0000019c6e240d90;  alias, 1 drivers
v0000019c6e1d9270_0 .var "MemWriteE", 0 0;
v0000019c6e1d8b90_0 .net "PCD", 31 0, v0000019c6e174960_0;  alias, 1 drivers
v0000019c6e1d8eb0_0 .var "PCE", 31 0;
v0000019c6e1d8c30_0 .net "PCPlus4D", 31 0, v0000019c6e174a00_0;  alias, 1 drivers
v0000019c6e1d87d0_0 .var "PCPlus4E", 31 0;
v0000019c6e1d9bd0_0 .net "RD1D", 31 0, L_0000019c6e240cf0;  alias, 1 drivers
v0000019c6e1d94f0_0 .var "RD1E", 31 0;
v0000019c6e1d9ef0_0 .net "RD2D", 31 0, L_0000019c6e242690;  alias, 1 drivers
v0000019c6e1d8190_0 .var "RD2E", 31 0;
v0000019c6e1d8d70_0 .net "RdD", 4 0, L_0000019c6e1e7bb0;  alias, 1 drivers
v0000019c6e1d9d10_0 .var "RdE", 4 0;
v0000019c6e1d91d0_0 .net "RegWriteD", 0 0, L_0000019c6e2406b0;  alias, 1 drivers
v0000019c6e1d8f50_0 .var "RegWriteE", 0 0;
v0000019c6e1d8550_0 .net "ResultSrcD", 1 0, L_0000019c6e241330;  alias, 1 drivers
v0000019c6e1d8230_0 .var "ResultSrcE", 1 0;
v0000019c6e1d8690_0 .net "Rs1D", 4 0, L_0000019c6e1e79d0;  alias, 1 drivers
v0000019c6e1d9310_0 .var "Rs1E", 4 0;
v0000019c6e1d93b0_0 .net "Rs2D", 4 0, L_0000019c6e1e7a70;  alias, 1 drivers
v0000019c6e1d8870_0 .var "Rs2E", 4 0;
v0000019c6e1d9770_0 .net "clk", 0 0, o0000019c6e18a868;  alias, 0 drivers
v0000019c6e1d9c70_0 .net "rst_n", 0 0, o0000019c6e18a8f8;  alias, 0 drivers
S_0000019c6e112ac0 .scope module, "PLR3" "execute_memory_reg" 6 287, 9 1 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "RegWriteE";
    .port_info 4 /INPUT 2 "ResultSrcE";
    .port_info 5 /INPUT 1 "MemWriteE";
    .port_info 6 /INPUT 32 "ALUResultE";
    .port_info 7 /INPUT 32 "WriteDataE";
    .port_info 8 /INPUT 5 "RdE";
    .port_info 9 /INPUT 32 "PCPlus4E";
    .port_info 10 /OUTPUT 1 "RegWriteM";
    .port_info 11 /OUTPUT 2 "ResultSrcM";
    .port_info 12 /OUTPUT 1 "MemWriteM";
    .port_info 13 /OUTPUT 32 "ALUResultM";
    .port_info 14 /OUTPUT 32 "WriteDataM";
    .port_info 15 /OUTPUT 5 "RdM";
    .port_info 16 /OUTPUT 32 "PCPlus4M";
v0000019c6e1d8cd0_0 .net "ALUResultE", 31 0, v0000019c6e1e05a0_0;  alias, 1 drivers
v0000019c6e1d8730_0 .var "ALUResultM", 31 0;
v0000019c6e1d9db0_0 .net "MemWriteE", 0 0, v0000019c6e1d9270_0;  alias, 1 drivers
v0000019c6e1d9810_0 .var "MemWriteM", 0 0;
v0000019c6e1d98b0_0 .net "PCPlus4E", 31 0, v0000019c6e1d87d0_0;  alias, 1 drivers
v0000019c6e1d9950_0 .var "PCPlus4M", 31 0;
v0000019c6e1d99f0_0 .net "RdE", 4 0, v0000019c6e1d9d10_0;  alias, 1 drivers
v0000019c6e1d8e10_0 .var "RdM", 4 0;
v0000019c6e1d9e50_0 .net "RegWriteE", 0 0, v0000019c6e1d8f50_0;  alias, 1 drivers
v0000019c6e1d8ff0_0 .var "RegWriteM", 0 0;
v0000019c6e1d9f90_0 .net "ResultSrcE", 1 0, v0000019c6e1d8230_0;  alias, 1 drivers
v0000019c6e1d82d0_0 .var "ResultSrcM", 1 0;
v0000019c6e1d8410_0 .net "WriteDataE", 31 0, L_0000019c6e17cee0;  alias, 1 drivers
v0000019c6e1d85f0_0 .var "WriteDataM", 31 0;
v0000019c6e1d8910_0 .net "clk", 0 0, o0000019c6e18a868;  alias, 0 drivers
L_0000019c6e1e84f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019c6e1da880_0 .net "flush", 0 0, L_0000019c6e1e84f0;  1 drivers
v0000019c6e1daec0_0 .net "rst_n", 0 0, o0000019c6e18a8f8;  alias, 0 drivers
S_0000019c6e10d2b0 .scope module, "PLR4" "memory_writeback_reg" 6 322, 10 1 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "RegWriteM";
    .port_info 3 /INPUT 2 "ResultSrcM";
    .port_info 4 /INPUT 32 "ALUResultM";
    .port_info 5 /INPUT 32 "ReadDataM";
    .port_info 6 /INPUT 5 "RdM";
    .port_info 7 /INPUT 32 "PCPlus4M";
    .port_info 8 /OUTPUT 1 "RegWriteW";
    .port_info 9 /OUTPUT 2 "ResultSrcW";
    .port_info 10 /OUTPUT 32 "ALUResultW";
    .port_info 11 /OUTPUT 32 "ReadDataW";
    .port_info 12 /OUTPUT 5 "RdW";
    .port_info 13 /OUTPUT 32 "PCPlus4W";
v0000019c6e1dc040_0 .net "ALUResultM", 31 0, v0000019c6e1d8730_0;  alias, 1 drivers
v0000019c6e1da1a0_0 .var "ALUResultW", 31 0;
v0000019c6e1dac40_0 .net "PCPlus4M", 31 0, v0000019c6e1d9950_0;  alias, 1 drivers
v0000019c6e1da740_0 .var "PCPlus4W", 31 0;
v0000019c6e1daf60_0 .net "RdM", 4 0, v0000019c6e1d8e10_0;  alias, 1 drivers
v0000019c6e1dae20_0 .var "RdW", 4 0;
v0000019c6e1db5a0_0 .net "ReadDataM", 31 0, o0000019c6e18bd08;  alias, 0 drivers
v0000019c6e1db000_0 .var "ReadDataW", 31 0;
v0000019c6e1da7e0_0 .net "RegWriteM", 0 0, v0000019c6e1d8ff0_0;  alias, 1 drivers
v0000019c6e1dbf00_0 .var "RegWriteW", 0 0;
v0000019c6e1db140_0 .net "ResultSrcM", 1 0, v0000019c6e1d82d0_0;  alias, 1 drivers
v0000019c6e1da240_0 .var "ResultSrcW", 1 0;
v0000019c6e1da380_0 .net "clk", 0 0, o0000019c6e18a868;  alias, 0 drivers
v0000019c6e1dbe60_0 .net "rst_n", 0 0, o0000019c6e18a8f8;  alias, 0 drivers
S_0000019c6e10d440 .scope module, "RF" "regfile" 6 153, 11 1 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000019c6e1db0a0_0 .net *"_ivl_0", 31 0, L_0000019c6e2409d0;  1 drivers
v0000019c6e1daa60_0 .net *"_ivl_10", 6 0, L_0000019c6e2429b0;  1 drivers
L_0000019c6e1e82f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019c6e1db6e0_0 .net *"_ivl_13", 1 0, L_0000019c6e1e82f8;  1 drivers
L_0000019c6e1e8340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c6e1dbfa0_0 .net/2u *"_ivl_14", 31 0, L_0000019c6e1e8340;  1 drivers
v0000019c6e1da4c0_0 .net *"_ivl_18", 31 0, L_0000019c6e241dd0;  1 drivers
L_0000019c6e1e8388 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c6e1da2e0_0 .net *"_ivl_21", 26 0, L_0000019c6e1e8388;  1 drivers
L_0000019c6e1e83d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c6e1db460_0 .net/2u *"_ivl_22", 31 0, L_0000019c6e1e83d0;  1 drivers
v0000019c6e1db500_0 .net *"_ivl_24", 0 0, L_0000019c6e241830;  1 drivers
v0000019c6e1dbd20_0 .net *"_ivl_26", 31 0, L_0000019c6e2427d0;  1 drivers
v0000019c6e1db640_0 .net *"_ivl_28", 6 0, L_0000019c6e241a10;  1 drivers
L_0000019c6e1e8268 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c6e1db1e0_0 .net *"_ivl_3", 26 0, L_0000019c6e1e8268;  1 drivers
L_0000019c6e1e8418 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019c6e1dace0_0 .net *"_ivl_31", 1 0, L_0000019c6e1e8418;  1 drivers
L_0000019c6e1e8460 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c6e1db780_0 .net/2u *"_ivl_32", 31 0, L_0000019c6e1e8460;  1 drivers
L_0000019c6e1e82b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c6e1db280_0 .net/2u *"_ivl_4", 31 0, L_0000019c6e1e82b0;  1 drivers
v0000019c6e1da420_0 .net *"_ivl_6", 0 0, L_0000019c6e241470;  1 drivers
v0000019c6e1da560_0 .net *"_ivl_8", 31 0, L_0000019c6e240bb0;  1 drivers
v0000019c6e1da920_0 .net "a1", 4 0, L_0000019c6e1e79d0;  alias, 1 drivers
v0000019c6e1dab00_0 .net "a2", 4 0, L_0000019c6e1e7a70;  alias, 1 drivers
v0000019c6e1da9c0_0 .net "a3", 4 0, v0000019c6e1dae20_0;  alias, 1 drivers
v0000019c6e1da600_0 .net "clk", 0 0, o0000019c6e18a868;  alias, 0 drivers
v0000019c6e1db320_0 .var/i "i", 31 0;
v0000019c6e1db960_0 .net "rd1", 31 0, L_0000019c6e240cf0;  alias, 1 drivers
v0000019c6e1db3c0_0 .net "rd2", 31 0, L_0000019c6e242690;  alias, 1 drivers
v0000019c6e1daba0 .array "rf", 31 0, 31 0;
v0000019c6e1dad80_0 .net "wd3", 31 0, L_0000019c6e2411f0;  alias, 1 drivers
v0000019c6e1db8c0_0 .net "we3", 0 0, v0000019c6e1dbf00_0;  alias, 1 drivers
E_0000019c6e14bd30 .event negedge, v0000019c6e175860_0;
L_0000019c6e2409d0 .concat [ 5 27 0 0], L_0000019c6e1e79d0, L_0000019c6e1e8268;
L_0000019c6e241470 .cmp/ne 32, L_0000019c6e2409d0, L_0000019c6e1e82b0;
L_0000019c6e240bb0 .array/port v0000019c6e1daba0, L_0000019c6e2429b0;
L_0000019c6e2429b0 .concat [ 5 2 0 0], L_0000019c6e1e79d0, L_0000019c6e1e82f8;
L_0000019c6e240cf0 .functor MUXZ 32, L_0000019c6e1e8340, L_0000019c6e240bb0, L_0000019c6e241470, C4<>;
L_0000019c6e241dd0 .concat [ 5 27 0 0], L_0000019c6e1e7a70, L_0000019c6e1e8388;
L_0000019c6e241830 .cmp/ne 32, L_0000019c6e241dd0, L_0000019c6e1e83d0;
L_0000019c6e2427d0 .array/port v0000019c6e1daba0, L_0000019c6e241a10;
L_0000019c6e241a10 .concat [ 5 2 0 0], L_0000019c6e1e7a70, L_0000019c6e1e8418;
L_0000019c6e242690 .functor MUXZ 32, L_0000019c6e1e8460, L_0000019c6e2427d0, L_0000019c6e241830, C4<>;
S_0000019c6e0cd850 .scope module, "alu_srca_mux" "mux2" 6 240, 4 1 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000019c6e14b730 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0000019c6e1db820_0 .net "d0", 31 0, L_0000019c6e2407f0;  alias, 1 drivers
L_0000019c6e1e84a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019c6e1dba00_0 .net "d1", 31 0, L_0000019c6e1e84a8;  1 drivers
v0000019c6e1dbaa0_0 .net "s", 0 0, v0000019c6e1d89b0_0;  alias, 1 drivers
v0000019c6e1dbb40_0 .net "y", 31 0, L_0000019c6e240570;  alias, 1 drivers
L_0000019c6e240570 .functor MUXZ 32, L_0000019c6e2407f0, L_0000019c6e1e84a8, v0000019c6e1d89b0_0, C4<>;
S_0000019c6e0cd9e0 .scope module, "alu_srcb_mux" "mux2" 6 260, 4 1 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000019c6e14b930 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0000019c6e1da6a0_0 .net "d0", 31 0, L_0000019c6e241ab0;  alias, 1 drivers
v0000019c6e1dbbe0_0 .net "d1", 31 0, v0000019c6e1da030_0;  alias, 1 drivers
v0000019c6e1dbc80_0 .net "s", 0 0, v0000019c6e1d8370_0;  alias, 1 drivers
v0000019c6e1dbdc0_0 .net "y", 31 0, L_0000019c6e2415b0;  alias, 1 drivers
L_0000019c6e2415b0 .functor MUXZ 32, L_0000019c6e241ab0, v0000019c6e1da030_0, v0000019c6e1d8370_0, C4<>;
S_0000019c6e0cdb70 .scope module, "control_unit" "controller" 6 165, 12 4 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "ALUSrcBSel";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 3 "ImmSrc";
    .port_info 10 /OUTPUT 4 "ALUControl";
    .port_info 11 /OUTPUT 1 "ALUSrcASel";
v0000019c6e1ddc90_0 .net "ALUControl", 3 0, v0000019c6e1dcf70_0;  alias, 1 drivers
v0000019c6e1ddf10_0 .net "ALUOp", 1 0, L_0000019c6e240a70;  1 drivers
v0000019c6e1dd510_0 .net "ALUSrcASel", 0 0, L_0000019c6e241970;  alias, 1 drivers
v0000019c6e1dc7f0_0 .net "ALUSrcBSel", 0 0, L_0000019c6e242230;  alias, 1 drivers
v0000019c6e1ddd30_0 .net "Branch", 0 0, L_0000019c6e240ed0;  alias, 1 drivers
v0000019c6e1dd1f0_0 .net "ImmSrc", 2 0, L_0000019c6e241bf0;  alias, 1 drivers
v0000019c6e1dddd0_0 .net "Jump", 0 0, L_0000019c6e240430;  alias, 1 drivers
v0000019c6e1dc6b0_0 .net "MemWrite", 0 0, L_0000019c6e240d90;  alias, 1 drivers
v0000019c6e1dc1b0_0 .net "RegWrite", 0 0, L_0000019c6e2406b0;  alias, 1 drivers
v0000019c6e1dc610_0 .net "ResultSrc", 1 0, L_0000019c6e241330;  alias, 1 drivers
v0000019c6e1dd470_0 .net "funct3", 2 0, L_0000019c6e240e30;  1 drivers
v0000019c6e1dd5b0_0 .net "funct7b5", 0 0, L_0000019c6e242410;  1 drivers
v0000019c6e1dce30_0 .net "op", 6 0, L_0000019c6e240930;  1 drivers
L_0000019c6e240c50 .part L_0000019c6e240930, 5, 1;
S_0000019c6e108eb0 .scope module, "ad" "aludec" 12 20, 13 1 0, S_0000019c6e0cdb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 4 "ALUControl";
v0000019c6e1dcf70_0 .var "ALUControl", 3 0;
v0000019c6e1ddbf0_0 .net "ALUOp", 1 0, L_0000019c6e240a70;  alias, 1 drivers
v0000019c6e1dd290_0 .net "funct3", 2 0, L_0000019c6e240e30;  alias, 1 drivers
v0000019c6e1dc930_0 .net "funct7b5", 0 0, L_0000019c6e242410;  alias, 1 drivers
v0000019c6e1dd010_0 .net "opb5", 0 0, L_0000019c6e240c50;  1 drivers
E_0000019c6e14ba30 .event edge, v0000019c6e1ddbf0_0, v0000019c6e1dd290_0, v0000019c6e1dc930_0, v0000019c6e1dd010_0;
S_0000019c6e109040 .scope module, "md" "maindec" 12 19, 14 1 0, S_0000019c6e0cdb70;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrcBSel";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 3 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
    .port_info 9 /OUTPUT 1 "ALUSrcASel";
v0000019c6e1dccf0_0 .net "ALUOp", 1 0, L_0000019c6e240a70;  alias, 1 drivers
v0000019c6e1dd650_0 .net "ALUSrcASel", 0 0, L_0000019c6e241970;  alias, 1 drivers
v0000019c6e1ddb50_0 .net "ALUSrcBSel", 0 0, L_0000019c6e242230;  alias, 1 drivers
v0000019c6e1dcd90_0 .net "Branch", 0 0, L_0000019c6e240ed0;  alias, 1 drivers
v0000019c6e1dc430_0 .net "ImmSrc", 2 0, L_0000019c6e241bf0;  alias, 1 drivers
v0000019c6e1dd3d0_0 .net "Jump", 0 0, L_0000019c6e240430;  alias, 1 drivers
v0000019c6e1dd150_0 .net "MemWrite", 0 0, L_0000019c6e240d90;  alias, 1 drivers
v0000019c6e1dc4d0_0 .net "RegWrite", 0 0, L_0000019c6e2406b0;  alias, 1 drivers
v0000019c6e1dd330_0 .net "ResultSrc", 1 0, L_0000019c6e241330;  alias, 1 drivers
v0000019c6e1dd0b0_0 .net *"_ivl_11", 12 0, v0000019c6e1dcbb0_0;  1 drivers
v0000019c6e1dcbb0_0 .var "controls", 12 0;
v0000019c6e1dc9d0_0 .net "op", 6 0, L_0000019c6e240930;  alias, 1 drivers
E_0000019c6e14ba70 .event edge, v0000019c6e1dc9d0_0;
L_0000019c6e2406b0 .part v0000019c6e1dcbb0_0, 12, 1;
L_0000019c6e241bf0 .part v0000019c6e1dcbb0_0, 9, 3;
L_0000019c6e242230 .part v0000019c6e1dcbb0_0, 8, 1;
L_0000019c6e240d90 .part v0000019c6e1dcbb0_0, 7, 1;
L_0000019c6e241330 .part v0000019c6e1dcbb0_0, 5, 2;
L_0000019c6e240ed0 .part v0000019c6e1dcbb0_0, 4, 1;
L_0000019c6e240a70 .part v0000019c6e1dcbb0_0, 2, 2;
L_0000019c6e240430 .part v0000019c6e1dcbb0_0, 1, 1;
L_0000019c6e241970 .part v0000019c6e1dcbb0_0, 0, 1;
S_0000019c6e1034f0 .scope module, "ext_unit" "extend" 6 181, 15 1 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0000019c6e1dd6f0_0 .var "immext", 31 0;
v0000019c6e1dd790_0 .net "immsrc", 2 0, L_0000019c6e241bf0;  alias, 1 drivers
v0000019c6e1dd830_0 .net "instr", 31 7, L_0000019c6e241fb0;  1 drivers
E_0000019c6e14bc70 .event edge, v0000019c6e1dc430_0, v0000019c6e1dd830_0;
S_0000019c6e103680 .scope module, "forward_mux_a" "mux3" 6 231, 4 10 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000019c6e14bd70 .param/l "WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
v0000019c6e1dd8d0_0 .net *"_ivl_1", 0 0, L_0000019c6e240390;  1 drivers
v0000019c6e1dd970_0 .net *"_ivl_3", 0 0, L_0000019c6e240f70;  1 drivers
v0000019c6e1dc750_0 .net *"_ivl_4", 31 0, L_0000019c6e241150;  1 drivers
v0000019c6e1dc570_0 .net "d0", 31 0, v0000019c6e1d94f0_0;  alias, 1 drivers
v0000019c6e1dde70_0 .net "d1", 31 0, L_0000019c6e2411f0;  alias, 1 drivers
v0000019c6e1dca70_0 .net "d2", 31 0, v0000019c6e1d8730_0;  alias, 1 drivers
v0000019c6e1dda10_0 .net "s", 1 0, v0000019c6e1e0a00_0;  alias, 1 drivers
v0000019c6e1dc890_0 .net "y", 31 0, L_0000019c6e2407f0;  alias, 1 drivers
L_0000019c6e240390 .part v0000019c6e1e0a00_0, 1, 1;
L_0000019c6e240f70 .part v0000019c6e1e0a00_0, 0, 1;
L_0000019c6e241150 .functor MUXZ 32, v0000019c6e1d94f0_0, L_0000019c6e2411f0, L_0000019c6e240f70, C4<>;
L_0000019c6e2407f0 .functor MUXZ 32, L_0000019c6e241150, v0000019c6e1d8730_0, L_0000019c6e240390, C4<>;
S_0000019c6e1dfe50 .scope module, "forward_mux_b" "mux3" 6 248, 4 10 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000019c6e14b070 .param/l "WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
v0000019c6e1ddfb0_0 .net *"_ivl_1", 0 0, L_0000019c6e241c90;  1 drivers
v0000019c6e1dced0_0 .net *"_ivl_3", 0 0, L_0000019c6e242370;  1 drivers
v0000019c6e1ddab0_0 .net *"_ivl_4", 31 0, L_0000019c6e241010;  1 drivers
v0000019c6e1dcb10_0 .net "d0", 31 0, v0000019c6e1d8190_0;  alias, 1 drivers
v0000019c6e1dcc50_0 .net "d1", 31 0, L_0000019c6e2411f0;  alias, 1 drivers
v0000019c6e1de050_0 .net "d2", 31 0, v0000019c6e1d8730_0;  alias, 1 drivers
v0000019c6e1dc250_0 .net "s", 1 0, v0000019c6e1e1180_0;  alias, 1 drivers
v0000019c6e1dc2f0_0 .net "y", 31 0, L_0000019c6e241ab0;  alias, 1 drivers
L_0000019c6e241c90 .part v0000019c6e1e1180_0, 1, 1;
L_0000019c6e242370 .part v0000019c6e1e1180_0, 0, 1;
L_0000019c6e241010 .functor MUXZ 32, v0000019c6e1d8190_0, L_0000019c6e2411f0, L_0000019c6e242370, C4<>;
L_0000019c6e241ab0 .functor MUXZ 32, L_0000019c6e241010, v0000019c6e1d8730_0, L_0000019c6e241c90, C4<>;
S_0000019c6e1df1d0 .scope module, "hazard_unit" "hazard" 6 353, 16 1 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWriteE";
    .port_info 1 /INPUT 1 "RegWriteM";
    .port_info 2 /INPUT 1 "RegWriteW";
    .port_info 3 /INPUT 1 "ResultSrcE";
    .port_info 4 /INPUT 1 "PcSrcE";
    .port_info 5 /INPUT 5 "Rs1E";
    .port_info 6 /INPUT 5 "Rs2E";
    .port_info 7 /INPUT 5 "Rs1D";
    .port_info 8 /INPUT 5 "RdE";
    .port_info 9 /INPUT 5 "RdM";
    .port_info 10 /INPUT 5 "RdW";
    .port_info 11 /INPUT 5 "Rs2D";
    .port_info 12 /OUTPUT 1 "stallF";
    .port_info 13 /OUTPUT 1 "stallD";
    .port_info 14 /OUTPUT 1 "FlushD";
    .port_info 15 /OUTPUT 1 "FlushE";
    .port_info 16 /OUTPUT 2 "ForwardAE";
    .port_info 17 /OUTPUT 2 "ForwardBE";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /INPUT 1 "reset";
L_0000019c6e17cf50 .functor OR 1, L_0000019c6e240750, L_0000019c6e241650, C4<0>, C4<0>;
L_0000019c6e17d810 .functor AND 1, L_0000019c6e240890, L_0000019c6e17cf50, C4<1>, C4<1>;
v0000019c6e1dc390_0 .var "FlushD", 0 0;
v0000019c6e1e0dc0_0 .var "FlushE", 0 0;
v0000019c6e1e0a00_0 .var "ForwardAE", 1 0;
v0000019c6e1e1180_0 .var "ForwardBE", 1 0;
v0000019c6e1e1cc0_0 .net "PcSrcE", 0 0, L_0000019c6e17d030;  alias, 1 drivers
v0000019c6e1e0960_0 .net "RdE", 4 0, v0000019c6e1d9d10_0;  alias, 1 drivers
v0000019c6e1e01e0_0 .net "RdM", 4 0, v0000019c6e1d8e10_0;  alias, 1 drivers
v0000019c6e1e2080_0 .net "RdW", 4 0, v0000019c6e1dae20_0;  alias, 1 drivers
v0000019c6e1e1680_0 .net "RegWriteE", 0 0, v0000019c6e1d8f50_0;  alias, 1 drivers
v0000019c6e1e10e0_0 .net "RegWriteM", 0 0, v0000019c6e1d8ff0_0;  alias, 1 drivers
v0000019c6e1e0fa0_0 .net "RegWriteW", 0 0, v0000019c6e1dbf00_0;  alias, 1 drivers
v0000019c6e1e0aa0_0 .net "ResultSrcE", 0 0, L_0000019c6e240890;  1 drivers
v0000019c6e1e0e60_0 .net "Rs1D", 4 0, L_0000019c6e1e79d0;  alias, 1 drivers
v0000019c6e1e15e0_0 .net "Rs1E", 4 0, v0000019c6e1d9310_0;  alias, 1 drivers
v0000019c6e1e1040_0 .net "Rs2D", 4 0, L_0000019c6e1e7a70;  alias, 1 drivers
v0000019c6e1e0780_0 .net "Rs2E", 4 0, v0000019c6e1d8870_0;  alias, 1 drivers
v0000019c6e1e0f00_0 .net *"_ivl_0", 0 0, L_0000019c6e240750;  1 drivers
v0000019c6e1e1d60_0 .net *"_ivl_2", 0 0, L_0000019c6e241650;  1 drivers
v0000019c6e1e1220_0 .net *"_ivl_4", 0 0, L_0000019c6e17cf50;  1 drivers
v0000019c6e1e1e00_0 .net "clk", 0 0, o0000019c6e18a868;  alias, 0 drivers
v0000019c6e1e0320_0 .net "lwstall", 0 0, L_0000019c6e17d810;  1 drivers
v0000019c6e1e0b40_0 .net "reset", 0 0, o0000019c6e18a8f8;  alias, 0 drivers
v0000019c6e1e12c0_0 .var "stallD", 0 0;
v0000019c6e1e0820_0 .var "stallF", 0 0;
E_0000019c6e14bab0 .event edge, v0000019c6e1e0320_0, v0000019c6e1e1cc0_0;
E_0000019c6e14baf0/0 .event edge, v0000019c6e1d8ff0_0, v0000019c6e1d8870_0, v0000019c6e1d8e10_0, v0000019c6e1dbf00_0;
E_0000019c6e14baf0/1 .event edge, v0000019c6e1dae20_0;
E_0000019c6e14baf0 .event/or E_0000019c6e14baf0/0, E_0000019c6e14baf0/1;
E_0000019c6e14bb30/0 .event edge, v0000019c6e1d8ff0_0, v0000019c6e1d9310_0, v0000019c6e1d8e10_0, v0000019c6e1dbf00_0;
E_0000019c6e14bb30/1 .event edge, v0000019c6e1dae20_0;
E_0000019c6e14bb30 .event/or E_0000019c6e14bb30/0, E_0000019c6e14bb30/1;
L_0000019c6e240750 .cmp/eq 5, L_0000019c6e1e79d0, v0000019c6e1d9d10_0;
L_0000019c6e241650 .cmp/eq 5, L_0000019c6e1e7a70, v0000019c6e1d9d10_0;
S_0000019c6e1df680 .scope module, "main_alu" "alu" 6 268, 17 1 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0000019c6e1e14a0_0 .net "ALUControl", 3 0, v0000019c6e1d9590_0;  alias, 1 drivers
v0000019c6e1e05a0_0 .var "ALUResult", 31 0;
v0000019c6e1e1720_0 .net "SrcA", 31 0, L_0000019c6e240570;  alias, 1 drivers
v0000019c6e1e1b80_0 .net "SrcB", 31 0, L_0000019c6e2415b0;  alias, 1 drivers
v0000019c6e1e0be0_0 .var "Zero", 0 0;
E_0000019c6e14bcb0 .event edge, v0000019c6e1d9590_0, v0000019c6e1dbb40_0, v0000019c6e1dbdc0_0, v0000019c6e1d8cd0_0;
S_0000019c6e1dfcc0 .scope module, "pc_add" "adder" 6 115, 18 1 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000019c6e1e1ea0_0 .net "a", 31 0, v0000019c6e1e03c0_0;  alias, 1 drivers
L_0000019c6e1e81d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000019c6e1e1360_0 .net "b", 31 0, L_0000019c6e1e81d8;  1 drivers
v0000019c6e1e0280_0 .net "y", 31 0, L_0000019c6e1e6d50;  alias, 1 drivers
L_0000019c6e1e6d50 .arith/sum 32, v0000019c6e1e03c0_0, L_0000019c6e1e81d8;
S_0000019c6e1dffe0 .scope module, "pc_reg" "pc" 6 106, 19 1 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "out";
v0000019c6e1e1400_0 .net "clk", 0 0, o0000019c6e18a868;  alias, 0 drivers
v0000019c6e1e1540_0 .net "en", 0 0, v0000019c6e1e0820_0;  alias, 1 drivers
v0000019c6e1e03c0_0 .var "out", 31 0;
v0000019c6e1e1fe0_0 .net "pc_in", 31 0, L_0000019c6e1e7930;  alias, 1 drivers
v0000019c6e1e0c80_0 .net "rst_n", 0 0, o0000019c6e18a8f8;  alias, 0 drivers
E_0000019c6e14b030/0 .event negedge, v0000019c6e166650_0;
E_0000019c6e14b030/1 .event posedge, v0000019c6e175860_0;
E_0000019c6e14b030 .event/or E_0000019c6e14b030/0, E_0000019c6e14b030/1;
S_0000019c6e1df810 .scope module, "pc_target_add" "adder" 6 280, 18 1 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000019c6e1e1900_0 .net "a", 31 0, v0000019c6e1d8eb0_0;  alias, 1 drivers
v0000019c6e1e0460_0 .net "b", 31 0, v0000019c6e1da030_0;  alias, 1 drivers
v0000019c6e1e0500_0 .net "y", 31 0, L_0000019c6e240b10;  alias, 1 drivers
L_0000019c6e240b10 .arith/sum 32, v0000019c6e1d8eb0_0, v0000019c6e1da030_0;
S_0000019c6e1df9a0 .scope module, "result_mux" "mux3" 6 344, 4 10 0, S_0000019c6e116820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000019c6e14bdb0 .param/l "WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
v0000019c6e1e17c0_0 .net *"_ivl_1", 0 0, L_0000019c6e2418d0;  1 drivers
v0000019c6e1e1860_0 .net *"_ivl_3", 0 0, L_0000019c6e2410b0;  1 drivers
v0000019c6e1e0640_0 .net *"_ivl_4", 31 0, L_0000019c6e240250;  1 drivers
v0000019c6e1e19a0_0 .net "d0", 31 0, v0000019c6e1da1a0_0;  alias, 1 drivers
v0000019c6e1e1a40_0 .net "d1", 31 0, v0000019c6e1db000_0;  alias, 1 drivers
v0000019c6e1e1ae0_0 .net "d2", 31 0, v0000019c6e1da740_0;  alias, 1 drivers
v0000019c6e1e0d20_0 .net "s", 1 0, v0000019c6e1da240_0;  alias, 1 drivers
v0000019c6e1e06e0_0 .net "y", 31 0, L_0000019c6e2411f0;  alias, 1 drivers
L_0000019c6e2418d0 .part v0000019c6e1da240_0, 1, 1;
L_0000019c6e2410b0 .part v0000019c6e1da240_0, 0, 1;
L_0000019c6e240250 .functor MUXZ 32, v0000019c6e1da1a0_0, v0000019c6e1db000_0, L_0000019c6e2410b0, C4<>;
L_0000019c6e2411f0 .functor MUXZ 32, L_0000019c6e240250, v0000019c6e1da740_0, L_0000019c6e2418d0, C4<>;
    .scope S_0000019c6e116bf0;
T_0 ;
    %wait E_0000019c6e14b3b0;
    %load/vec4 v0000019c6e1754a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000019c6e175c20_0;
    %load/vec4 v0000019c6e174b40_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c6e175d60, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019c6e1dffe0;
T_1 ;
    %wait E_0000019c6e14b030;
    %load/vec4 v0000019c6e1e0c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1e03c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000019c6e1e1540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000019c6e1e03c0_0;
    %assign/vec4 v0000019c6e1e03c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000019c6e1e1fe0_0;
    %assign/vec4 v0000019c6e1e03c0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019c6e1169b0;
T_2 ;
    %wait E_0000019c6e14b8b0;
    %load/vec4 v0000019c6e166650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0000019c6e174fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e174960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e174a00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000019c6e174c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0000019c6e174fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e174960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e174a00_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000019c6e174dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000019c6e174fa0_0;
    %assign/vec4 v0000019c6e174fa0_0, 0;
    %load/vec4 v0000019c6e174960_0;
    %assign/vec4 v0000019c6e174960_0, 0;
    %load/vec4 v0000019c6e174a00_0;
    %assign/vec4 v0000019c6e174a00_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000019c6e174aa0_0;
    %assign/vec4 v0000019c6e174fa0_0, 0;
    %load/vec4 v0000019c6e174be0_0;
    %assign/vec4 v0000019c6e174960_0, 0;
    %load/vec4 v0000019c6e1757c0_0;
    %assign/vec4 v0000019c6e174a00_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000019c6e10d440;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019c6e1db320_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000019c6e1db320_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000019c6e1db320_0;
    %store/vec4a v0000019c6e1daba0, 4, 0;
    %load/vec4 v0000019c6e1db320_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019c6e1db320_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000019c6e10d440;
T_4 ;
    %wait E_0000019c6e14bd30;
    %load/vec4 v0000019c6e1db8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000019c6e1dad80_0;
    %load/vec4 v0000019c6e1da9c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019c6e1daba0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019c6e109040;
T_5 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000019c6e1dcbb0_0, 0, 13;
    %end;
    .thread T_5;
    .scope S_0000019c6e109040;
T_6 ;
    %wait E_0000019c6e14ba70;
    %load/vec4 v0000019c6e1dc9d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0000019c6e1dcbb0_0, 0, 13;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 4384, 0, 13;
    %store/vec4 v0000019c6e1dcbb0_0, 0, 13;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 992, 96, 13;
    %store/vec4 v0000019c6e1dcbb0_0, 0, 13;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 7688, 3584, 13;
    %store/vec4 v0000019c6e1dcbb0_0, 0, 13;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1140, 96, 13;
    %store/vec4 v0000019c6e1dcbb0_0, 0, 13;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 4360, 0, 13;
    %store/vec4 v0000019c6e1dcbb0_0, 0, 13;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 5966, 268, 13;
    %store/vec4 v0000019c6e1dcbb0_0, 0, 13;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 6401, 0, 13;
    %store/vec4 v0000019c6e1dcbb0_0, 0, 13;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000019c6e108eb0;
T_7 ;
    %wait E_0000019c6e14ba30;
    %load/vec4 v0000019c6e1ddbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000019c6e1dcf70_0, 0, 4;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c6e1dcf70_0, 0, 4;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000019c6e1dcf70_0, 0, 4;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000019c6e1dd290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000019c6e1dcf70_0, 0, 4;
    %jmp T_7.14;
T_7.5 ;
    %load/vec4 v0000019c6e1dc930_0;
    %load/vec4 v0000019c6e1dd010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000019c6e1dcf70_0, 0, 4;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019c6e1dcf70_0, 0, 4;
T_7.16 ;
    %jmp T_7.14;
T_7.6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000019c6e1dcf70_0, 0, 4;
    %jmp T_7.14;
T_7.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000019c6e1dcf70_0, 0, 4;
    %jmp T_7.14;
T_7.8 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000019c6e1dcf70_0, 0, 4;
    %jmp T_7.14;
T_7.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000019c6e1dcf70_0, 0, 4;
    %jmp T_7.14;
T_7.10 ;
    %load/vec4 v0000019c6e1dc930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000019c6e1dcf70_0, 0, 4;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000019c6e1dcf70_0, 0, 4;
T_7.18 ;
    %jmp T_7.14;
T_7.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000019c6e1dcf70_0, 0, 4;
    %jmp T_7.14;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000019c6e1dcf70_0, 0, 4;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000019c6e1034f0;
T_8 ;
    %wait E_0000019c6e14bc70;
    %load/vec4 v0000019c6e1dd790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000019c6e1dd6f0_0, 0, 32;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0000019c6e1dd830_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000019c6e1dd830_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000019c6e1dd6f0_0, 0, 32;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0000019c6e1dd830_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000019c6e1dd830_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019c6e1dd830_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000019c6e1dd6f0_0, 0, 32;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0000019c6e1dd830_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000019c6e1dd830_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019c6e1dd830_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019c6e1dd830_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000019c6e1dd6f0_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0000019c6e1dd830_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0000019c6e1dd830_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019c6e1dd830_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019c6e1dd830_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000019c6e1dd6f0_0, 0, 32;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0000019c6e1dd830_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000019c6e1dd6f0_0, 0, 32;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000019c6e116130;
T_9 ;
    %wait E_0000019c6e14b8b0;
    %load/vec4 v0000019c6e1d9c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0000019c6e1d96d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c6e1d8f50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019c6e1d8230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c6e1d9270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c6e1d9090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c6e1d9450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019c6e1d9590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c6e1d8370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c6e1d89b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1d94f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1d8190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1d8eb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c6e1d9310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c6e1d8870_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c6e1d9d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1da030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1d87d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000019c6e1d9bd0_0;
    %assign/vec4 v0000019c6e1d94f0_0, 0;
    %load/vec4 v0000019c6e1d9ef0_0;
    %assign/vec4 v0000019c6e1d8190_0, 0;
    %load/vec4 v0000019c6e1d8b90_0;
    %assign/vec4 v0000019c6e1d8eb0_0, 0;
    %load/vec4 v0000019c6e1d8690_0;
    %assign/vec4 v0000019c6e1d9310_0, 0;
    %load/vec4 v0000019c6e1d93b0_0;
    %assign/vec4 v0000019c6e1d8870_0, 0;
    %load/vec4 v0000019c6e1d8d70_0;
    %assign/vec4 v0000019c6e1d9d10_0, 0;
    %load/vec4 v0000019c6e1d9130_0;
    %assign/vec4 v0000019c6e1da030_0, 0;
    %load/vec4 v0000019c6e1d8c30_0;
    %assign/vec4 v0000019c6e1d87d0_0, 0;
    %load/vec4 v0000019c6e1d91d0_0;
    %assign/vec4 v0000019c6e1d8f50_0, 0;
    %load/vec4 v0000019c6e1d8550_0;
    %assign/vec4 v0000019c6e1d8230_0, 0;
    %load/vec4 v0000019c6e1d9b30_0;
    %assign/vec4 v0000019c6e1d9270_0, 0;
    %load/vec4 v0000019c6e1d9630_0;
    %assign/vec4 v0000019c6e1d9090_0, 0;
    %load/vec4 v0000019c6e1d8af0_0;
    %assign/vec4 v0000019c6e1d9450_0, 0;
    %load/vec4 v0000019c6e1d84b0_0;
    %assign/vec4 v0000019c6e1d9590_0, 0;
    %load/vec4 v0000019c6e1d8a50_0;
    %assign/vec4 v0000019c6e1d8370_0, 0;
    %load/vec4 v0000019c6e1d9a90_0;
    %assign/vec4 v0000019c6e1d89b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000019c6e1df680;
T_10 ;
    %wait E_0000019c6e14bcb0;
    %load/vec4 v0000019c6e1e14a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000019c6e1e05a0_0, 0, 32;
    %jmp T_10.11;
T_10.0 ;
    %load/vec4 v0000019c6e1e1720_0;
    %load/vec4 v0000019c6e1e1b80_0;
    %add;
    %store/vec4 v0000019c6e1e05a0_0, 0, 32;
    %jmp T_10.11;
T_10.1 ;
    %load/vec4 v0000019c6e1e1720_0;
    %load/vec4 v0000019c6e1e1b80_0;
    %sub;
    %store/vec4 v0000019c6e1e05a0_0, 0, 32;
    %jmp T_10.11;
T_10.2 ;
    %load/vec4 v0000019c6e1e1720_0;
    %load/vec4 v0000019c6e1e1b80_0;
    %and;
    %store/vec4 v0000019c6e1e05a0_0, 0, 32;
    %jmp T_10.11;
T_10.3 ;
    %load/vec4 v0000019c6e1e1720_0;
    %load/vec4 v0000019c6e1e1b80_0;
    %or;
    %store/vec4 v0000019c6e1e05a0_0, 0, 32;
    %jmp T_10.11;
T_10.4 ;
    %load/vec4 v0000019c6e1e1720_0;
    %load/vec4 v0000019c6e1e1b80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.13, 8;
T_10.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.13, 8;
 ; End of false expr.
    %blend;
T_10.13;
    %store/vec4 v0000019c6e1e05a0_0, 0, 32;
    %jmp T_10.11;
T_10.5 ;
    %load/vec4 v0000019c6e1e1720_0;
    %load/vec4 v0000019c6e1e1b80_0;
    %xor;
    %store/vec4 v0000019c6e1e05a0_0, 0, 32;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v0000019c6e1e1720_0;
    %load/vec4 v0000019c6e1e1b80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000019c6e1e05a0_0, 0, 32;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v0000019c6e1e1720_0;
    %load/vec4 v0000019c6e1e1b80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000019c6e1e05a0_0, 0, 32;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0000019c6e1e1720_0;
    %load/vec4 v0000019c6e1e1b80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000019c6e1e05a0_0, 0, 32;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0000019c6e1e1720_0;
    %load/vec4 v0000019c6e1e1b80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0000019c6e1e05a0_0, 0, 32;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %load/vec4 v0000019c6e1e05a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0000019c6e1e0be0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000019c6e112ac0;
T_11 ;
    %wait E_0000019c6e14b8b0;
    %load/vec4 v0000019c6e1daec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c6e1d8ff0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019c6e1d82d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c6e1d9810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1d8730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1d85f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c6e1d8e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1d9950_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000019c6e1da880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c6e1d8ff0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019c6e1d82d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c6e1d9810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1d8730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1d85f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c6e1d8e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1d9950_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000019c6e1d9e50_0;
    %assign/vec4 v0000019c6e1d8ff0_0, 0;
    %load/vec4 v0000019c6e1d9f90_0;
    %assign/vec4 v0000019c6e1d82d0_0, 0;
    %load/vec4 v0000019c6e1d9db0_0;
    %assign/vec4 v0000019c6e1d9810_0, 0;
    %load/vec4 v0000019c6e1d8cd0_0;
    %assign/vec4 v0000019c6e1d8730_0, 0;
    %load/vec4 v0000019c6e1d8410_0;
    %assign/vec4 v0000019c6e1d85f0_0, 0;
    %load/vec4 v0000019c6e1d99f0_0;
    %assign/vec4 v0000019c6e1d8e10_0, 0;
    %load/vec4 v0000019c6e1d98b0_0;
    %assign/vec4 v0000019c6e1d9950_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000019c6e10d2b0;
T_12 ;
    %wait E_0000019c6e14b8b0;
    %load/vec4 v0000019c6e1dbe60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c6e1dbf00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019c6e1da240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1da1a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1db000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000019c6e1dae20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019c6e1da740_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000019c6e1da7e0_0;
    %assign/vec4 v0000019c6e1dbf00_0, 0;
    %load/vec4 v0000019c6e1db140_0;
    %assign/vec4 v0000019c6e1da240_0, 0;
    %load/vec4 v0000019c6e1dc040_0;
    %assign/vec4 v0000019c6e1da1a0_0, 0;
    %load/vec4 v0000019c6e1db5a0_0;
    %assign/vec4 v0000019c6e1db000_0, 0;
    %load/vec4 v0000019c6e1daf60_0;
    %assign/vec4 v0000019c6e1dae20_0, 0;
    %load/vec4 v0000019c6e1dac40_0;
    %assign/vec4 v0000019c6e1da740_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000019c6e1df1d0;
T_13 ;
    %wait E_0000019c6e14bb30;
    %load/vec4 v0000019c6e1e10e0_0;
    %load/vec4 v0000019c6e1e15e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000019c6e1e15e0_0;
    %load/vec4 v0000019c6e1e01e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000019c6e1e0a00_0, 0, 2;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000019c6e1e0fa0_0;
    %load/vec4 v0000019c6e1e15e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000019c6e1e15e0_0;
    %load/vec4 v0000019c6e1e2080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019c6e1e0a00_0, 0, 2;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019c6e1e0a00_0, 0, 2;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000019c6e1df1d0;
T_14 ;
    %wait E_0000019c6e14baf0;
    %load/vec4 v0000019c6e1e10e0_0;
    %load/vec4 v0000019c6e1e0780_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000019c6e1e0780_0;
    %load/vec4 v0000019c6e1e01e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000019c6e1e1180_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000019c6e1e0fa0_0;
    %load/vec4 v0000019c6e1e0780_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000019c6e1e0780_0;
    %load/vec4 v0000019c6e1e2080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019c6e1e1180_0, 0, 2;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019c6e1e1180_0, 0, 2;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000019c6e1df1d0;
T_15 ;
    %wait E_0000019c6e14bab0;
    %load/vec4 v0000019c6e1e0320_0;
    %store/vec4 v0000019c6e1e0820_0, 0, 1;
    %load/vec4 v0000019c6e1e0320_0;
    %store/vec4 v0000019c6e1e12c0_0, 0, 1;
    %load/vec4 v0000019c6e1e0320_0;
    %load/vec4 v0000019c6e1e1cc0_0;
    %or;
    %store/vec4 v0000019c6e1e0dc0_0, 0, 1;
    %load/vec4 v0000019c6e1e1cc0_0;
    %store/vec4 v0000019c6e1dc390_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000019c6e116690;
T_16 ;
    %wait E_0000019c6e14b030;
    %load/vec4 v0000019c6e1e6b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019c6e1e6a30_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000019c6e1e7570_0;
    %load/vec4 v0000019c6e1e65d0_0;
    %pushi/vec4 8192, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000019c6e1e7070_0;
    %pushi/vec4 3735928559, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019c6e1e6a30_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "./data_mem.v";
    "./instruction_mem.v";
    "./multiplexer.v";
    "c:\Users\chits\OneDrive\Documents\GitHub\FPGA_RISC_V_PP\Pipelined Processor\rv_pl_wrapper.v";
    "./top_module.v";
    "./IF_ID.v";
    "./ID_EX.v";
    "./EX_MA.v";
    "./MA_WB.v";
    "./reg_file.v";
    "./controller.v";
    "./ALU_Decoder.v";
    "./main_decoder.v";
    "./extend_unit.v";
    "./hazard_unit.v";
    "./alu.v";
    "./generic_building_blocks.v";
    "./program_counter.v";
