timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use INV_33643809_0_0_1677566908 INV_33643809_0_0_1677566908_0 -1 0 516 0 1 0
use NMOS_S_21929916_X1_Y1_1677566910 NMOS_S_21929916_X1_Y1_1677566910_2 1 0 516 0 1 0
use PMOS_S_95864420_X1_Y1_1677566911 PMOS_S_95864420_X1_Y1_1677566911_0 1 0 516 0 -1 3024
use NMOS_S_21929916_X1_Y1_1677566910 NMOS_S_21929916_X1_Y1_1677566910_1 -1 0 1548 0 -1 3024
use PMOS_S_95864420_X1_Y1_1677566911 PMOS_S_95864420_X1_Y1_1677566911_1 -1 0 1720 0 -1 1512
use DP_PMOS_65570828_X1_Y1_1677566909 DP_PMOS_65570828_X1_Y1_1677566909_0 1 0 1720 0 1 0
use NMOS_S_21929916_X1_Y1_1677566910 NMOS_S_21929916_X1_Y1_1677566910_3 1 0 1548 0 -1 3024
use NMOS_S_21929916_X1_Y1_1677566910 NMOS_S_21929916_X1_Y1_1677566910_4 1 0 2580 0 -1 3024
use NMOS_S_21929916_X1_Y1_1677566910 NMOS_S_21929916_X1_Y1_1677566910_0 -1 0 2580 0 -1 3024
use PMOS_S_95864420_X1_Y1_1677566911 PMOS_S_95864420_X1_Y1_1677566911_2 1 0 2408 0 -1 1512
node "C" 0 0 2580 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "D" 0 0 1548 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "GND" 0 0 860 756 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 0 2236 798 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "B" 0 0 2064 1008 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "A" 0 0 1892 924 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "FN" 0 0 172 1428 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "E" 0 0 172 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1978_56#" 2 273.532 1978 56 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45136 1724 6496 344 0 0 0 0 0 0 0 0
node "m1_312_56#" 1 193.909 312 56 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16240 692 6496 344 0 0 0 0 0 0 0 0
node "m1_1344_56#" 4 281.325 1344 56 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42672 1860 27776 1328 0 0 0 0 0 0 0 0
node "m1_828_1232#" 4 -127.438 828 1232 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61376 2304 28896 1256 0 0 0 0 0 0 0 0
node "m1_1634_1400#" 2 28.6148 1634 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48160 1832 0 0 0 0 0 0 0 0 0 0
node "m1_1860_1736#" 3 14.3936 1860 1736 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61376 2304 7168 480 0 0 0 0 0 0 0 0
node "m1_312_1820#" 2 28.8152 312 1820 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32480 1272 7168 480 0 0 0 0 0 0 0 0
node "m1_2150_980#" 4 421.377 2150 980 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34272 1448 64736 2424 0 0 0 0 0 0 0 0
node "m1_1430_896#" 4 268.694 1430 896 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24640 1104 69440 2592 0 0 0 0 0 0 0 0
node "F" 4 403.88 656 896 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 69440 2592 0 0 0 0 0 0 0 0
node "m1_1172_2576#" 5 -285.936 1172 2576 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64960 2544 29568 1392 0 0 0 0 0 0 0 0
node "m1_774_2912#" 1 131.791 774 2912 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28896 1144 0 0 0 0 0 0 0 0 0 0
node "li_2469_571#" 397 705.695 2469 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77300 3192 7616 496 0 0 0 0 0 0 0 0 0 0
node "li_1265_1411#" 33 32.0974 1265 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 39312 1628 11200 512 0 0 0 0 0 0 0 0
node "li_1609_571#" 397 658.087 1609 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77300 3192 7616 496 0 0 0 0 0 0 0 0 0 0
node "li_2641_2755#" 53 86.2806 2641 2755 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10100 504 31584 1352 3584 240 0 0 0 0 0 0 0 0
node "li_577_1579#" 354 744.574 577 1579 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68900 2856 24976 1116 0 0 0 0 0 0 0 0 0 0
node "li_1437_2923#" 98 86.9594 1437 2923 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11800 672 57680 2396 0 0 0 0 0 0 0 0 0 0
node "w_938_1472#" 6008 211.872 938 1472 nw 0 0 0 0 70624 1548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "li_1265_1411#" "m1_1430_896#" 59.0757
cap "li_1609_571#" "m1_1634_1400#" 38.2582
cap "li_577_1579#" "m1_312_56#" 12.7707
cap "F" "m1_312_1820#" 178.612
cap "m1_774_2912#" "m1_312_1820#" 4.82754
cap "m1_1430_896#" "m1_1344_56#" 17.106
cap "m1_1172_2576#" "w_938_1472#" 0.568496
cap "m1_2150_980#" "li_2469_571#" 140.132
cap "li_577_1579#" "F" 50.8209
cap "li_1265_1411#" "m1_1634_1400#" 6.93713
cap "m1_1172_2576#" "li_1437_2923#" 177.535
cap "m1_1344_56#" "m1_1978_56#" 18.2856
cap "li_577_1579#" "m1_774_2912#" 10.6241
cap "m1_1430_896#" "m1_828_1232#" 282.196
cap "m1_1860_1736#" "li_1437_2923#" 0.0394692
cap "m1_2150_980#" "m1_1172_2576#" 0.0204003
cap "li_1609_571#" "w_938_1472#" 9.22438
cap "m1_1634_1400#" "m1_1344_56#" 1.94227
cap "m1_2150_980#" "m1_1860_1736#" 159.679
cap "li_577_1579#" "m1_312_1820#" 144.569
cap "li_1609_571#" "li_1437_2923#" 0.0104465
cap "m1_1634_1400#" "m1_828_1232#" 140.674
cap "m1_312_1820#" "li_2469_571#" 0.00843983
cap "m1_1172_2576#" "m1_774_2912#" 17.2062
cap "m1_1860_1736#" "F" 0.0260704
cap "m1_2150_980#" "li_1609_571#" 2.52538
cap "li_1265_1411#" "w_938_1472#" 62.398
cap "li_1265_1411#" "li_1437_2923#" 0.00193268
cap "li_1609_571#" "F" 1.77537
cap "li_2641_2755#" "li_1437_2923#" 43.1608
cap "m1_1634_1400#" "m1_1430_896#" 4.99448
cap "m1_2150_980#" "li_1265_1411#" 0.282901
cap "m1_1344_56#" "w_938_1472#" 0.0265792
cap "m1_1172_2576#" "li_577_1579#" 1.76461
cap "m1_2150_980#" "li_2641_2755#" 7.17527
cap "m1_1634_1400#" "m1_1978_56#" 5.6562
cap "m1_1860_1736#" "li_577_1579#" 0.0292116
cap "li_1265_1411#" "F" 59.5948
cap "m1_1344_56#" "m1_312_56#" 9.16843
cap "w_938_1472#" "m1_828_1232#" 20.3557
cap "li_1609_571#" "m1_312_1820#" 0.650654
cap "li_1265_1411#" "m1_774_2912#" 8.66602
cap "m1_1860_1736#" "li_2469_571#" 100.727
cap "m1_774_2912#" "li_2641_2755#" 0.0122114
cap "li_1609_571#" "li_577_1579#" 7.79151
cap "m1_2150_980#" "m1_828_1232#" 15.4526
cap "li_1265_1411#" "m1_312_1820#" 25.9034
cap "li_1609_571#" "li_2469_571#" 52.9208
cap "m1_1430_896#" "w_938_1472#" 10.3238
cap "m1_1172_2576#" "m1_1860_1736#" 21.6855
cap "F" "m1_828_1232#" 20.0251
cap "m1_1430_896#" "li_1437_2923#" 0.369828
cap "li_1265_1411#" "li_577_1579#" 2.03925
cap "li_577_1579#" "li_2641_2755#" 0.0144387
cap "li_1609_571#" "m1_1172_2576#" 9.04755
cap "m1_2150_980#" "m1_1430_896#" 27.7357
cap "li_1265_1411#" "li_2469_571#" 0.0337477
cap "li_1609_571#" "m1_1860_1736#" 3.75376
cap "li_2641_2755#" "li_2469_571#" 6.75862
cap "m1_1634_1400#" "w_938_1472#" 1.87394
cap "m1_2150_980#" "m1_1978_56#" 23.0724
cap "F" "m1_1430_896#" 65.1236
cap "m1_1634_1400#" "li_1437_2923#" 0.00386536
cap "m1_1172_2576#" "li_1265_1411#" 10.1989
cap "li_577_1579#" "m1_828_1232#" 0.0227101
cap "m1_1172_2576#" "li_2641_2755#" 42.9749
cap "m1_2150_980#" "m1_1634_1400#" 46.9129
cap "m1_1860_1736#" "li_2641_2755#" 13.1824
cap "li_2469_571#" "m1_828_1232#" 3.40839
cap "m1_1634_1400#" "F" 0.0399403
cap "m1_1430_896#" "m1_312_1820#" 3.82094
cap "li_1609_571#" "li_1265_1411#" 10.7146
cap "li_577_1579#" "m1_1430_896#" 1.93911
cap "m1_1172_2576#" "m1_828_1232#" 3.54373
cap "m1_1430_896#" "li_2469_571#" 1.74556
cap "m1_1860_1736#" "m1_828_1232#" 30.7278
cap "li_1609_571#" "m1_1344_56#" 8.4305
cap "m1_2150_980#" "w_938_1472#" 0.994744
cap "li_2469_571#" "m1_1978_56#" 9.04755
cap "li_1609_571#" "m1_828_1232#" 98.8139
cap "m1_1172_2576#" "m1_1430_896#" 8.7267
cap "F" "w_938_1472#" 5.70175
cap "li_1265_1411#" "m1_1344_56#" 0.0313985
cap "m1_1860_1736#" "m1_1430_896#" 7.64303
cap "m1_1634_1400#" "li_2469_571#" 32.6133
cap "m1_774_2912#" "w_938_1472#" 0.367144
cap "m1_774_2912#" "li_1437_2923#" 15.1239
cap "m1_1860_1736#" "m1_1978_56#" 0.0195297
cap "m1_2150_980#" "F" 0.0167745
cap "li_1265_1411#" "m1_828_1232#" 172.287
cap "li_1609_571#" "m1_1430_896#" 150.249
cap "m1_1172_2576#" "m1_1634_1400#" 7.29869
cap "m1_1860_1736#" "m1_1634_1400#" 84.5643
cap "li_577_1579#" "w_938_1472#" 2.95574
cap "m1_1344_56#" "m1_828_1232#" 8.21588
cap "li_577_1579#" "li_1437_2923#" 1.08346
cap "GND" "A" -2.64026
cap "F" "FN" 3.51881
cap "E" "GND" 23.3288
cap "E" "A" 0.0012361
cap "FN" "VDD" 0.543075
cap "F" "D" 2.83039
cap "GND" "FN" 0.420532
cap "F" "VDD" 41.9612
cap "GND" "D" 5.7134
cap "E" "FN" 0.125251
cap "E" "D" 3.28314
cap "F" "GND" 241.366
cap "F" "A" -10.3772
cap "GND" "VDD" 476.226
cap "E" "F" 13.0382
cap "E" "VDD" 3.31898
cap "C" "VDD" 658.336
cap "D" "B" 1.14162
cap "A" "VDD" 773.299
cap "A" "C" 1.97011
cap "GND" "VDD" 348.974
cap "GND" "C" -0.40163
cap "F" "B" 0.0330543
cap "GND" "A" -88.3363
cap "D" "VDD" 556.819
cap "D" "C" -10.3839
cap "FN" "A" 0.0399502
cap "D" "A" 61.7608
cap "E" "VDD" 0.00396159
cap "F" "VDD" 0.551852
cap "D" "GND" 16.7769
cap "E" "A" 0.531102
cap "F" "A" -11.638
cap "FN" "D" 0.129085
cap "B" "VDD" 910.296
cap "B" "C" 75.2984
cap "A" "B" -5.115
cap "E" "D" 3.63677
cap "F" "D" 3.857
cap "GND" "B" -11.1586
cap "A" "D" 18.4142
cap "A" "FN" -1.44456
cap "GND" "E" 4.90254
cap "VDD" "D" -1.34627
cap "VDD" "FN" 1028.19
cap "F" "A" 21.4922
cap "VDD" "C" 6.93889e-18
cap "GND" "D" 11.7066
cap "E" "D" 0.51654
cap "GND" "FN" 48.327
cap "VDD" "F" 333.916
cap "E" "FN" 28.3466
cap "VDD" "A" 32.2281
cap "F" "GND" 42.6788
cap "F" "E" 15.1002
cap "D" "FN" -4.01408
cap "GND" "A" 98.0522
cap "A" "E" 0.616575
cap "VDD" "GND" 483.189
cap "VDD" "E" 52.3404
cap "F" "FN" 143.692
cap "FN" "GND" 32.7246
cap "D" "C" 22.5063
cap "A" "C" -0.46423
cap "D" "B" 0.392316
cap "D" "F" -0.692393
cap "VDD" "GND" 314.064
cap "A" "B" -15.9129
cap "A" "F" -14.0538
cap "D" "FN" 2.0573
cap "FN" "A" -0.742493
cap "C" "B" 47.2537
cap "D" "VDD" 131.8
cap "A" "VDD" 207.253
cap "FN" "C" -2.37163
cap "E" "GND" 0.10852
cap "D" "GND" 173.369
cap "A" "GND" 104.066
cap "C" "VDD" 119.079
cap "F" "VDD" 0.0635775
cap "B" "VDD" 96.6912
cap "C" "GND" 171.047
cap "F" "GND" 1.60882
cap "E" "D" 0.459199
cap "FN" "VDD" 0.927678
cap "B" "GND" 117.954
cap "E" "A" 1.20172
cap "D" "A" 66.6047
cap "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" "A" 0.180328
cap "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" "B" 54.2494
cap "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" "C" 14.6854
cap "B" "C" 7.23059
cap "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" "D" 0.612778
cap "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" "NMOS_S_21929916_X1_Y1_1677566910_1/a_230_483#" 3.61748
cap "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" "VDD" 27.2397
cap "B" "VDD" 2.04557
cap "NMOS_S_21929916_X1_Y1_1677566910_1/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566910_3/a_200_252#" 0.08
cap "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" "NMOS_S_21929916_X1_Y1_1677566910_3/a_200_252#" 0.0143302
cap "INV_33643809_0_0_1677566908_0/PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/a_200_252#" "INV_33643809_0_0_1677566908_0/PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/w_0_0#" 1.76393
cap "FN" "PMOS_S_95864420_X1_Y1_1677566911_0/a_200_252#" 0.275206
cap "PMOS_S_95864420_X1_Y1_1677566911_0/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566910_1/a_200_252#" 0.16
cap "PMOS_S_95864420_X1_Y1_1677566911_0/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" 0.0125423
cap "FN" "NMOS_S_21929916_X1_Y1_1677566910_1/a_200_252#" 0.20451
cap "FN" "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" 73.7277
cap "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" "NMOS_S_21929916_X1_Y1_1677566910_1/a_200_252#" -13.9285
cap "PMOS_S_95864420_X1_Y1_1677566911_0/a_200_252#" "INV_33643809_0_0_1677566908_0/PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/w_0_0#" 0.280713
cap "FN" "INV_33643809_0_0_1677566908_0/PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/w_0_0#" 410.924
cap "INV_33643809_0_0_1677566908_0/PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/w_0_0#" "NMOS_S_21929916_X1_Y1_1677566910_1/a_200_252#" 0.15957
cap "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" "INV_33643809_0_0_1677566908_0/PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/w_0_0#" 58.5947
cap "FN" "INV_33643809_0_0_1677566908_0/PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/w_0_0#" 7.52249
cap "PMOS_S_95864420_X1_Y1_1677566911_0/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" 0.00381252
cap "NMOS_S_21929916_X1_Y1_1677566910_4/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566910_0/a_200_252#" 0.16
cap "NMOS_S_21929916_X1_Y1_1677566910_4/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" -1.47375
cap "NMOS_S_21929916_X1_Y1_1677566910_0/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" -17.6682
cap "NMOS_S_21929916_X1_Y1_1677566910_1/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" -0.252322
cap "FN" "NMOS_S_21929916_X1_Y1_1677566910_0/a_200_252#" -2.06408
cap "FN" "NMOS_S_21929916_X1_Y1_1677566910_1/a_200_252#" -2.28008
cap "NMOS_S_21929916_X1_Y1_1677566910_0/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566910_3/a_200_252#" 0.16
cap "NMOS_S_21929916_X1_Y1_1677566910_1/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566910_3/a_200_252#" 0.08
cap "FN" "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" 369.812
cap "NMOS_S_21929916_X1_Y1_1677566910_3/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" -16.3156
cap "FN" "NMOS_S_21929916_X1_Y1_1677566910_3/a_200_252#" 0.352567
cap "INV_33643809_0_0_1677566908_0/PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/w_0_0#" "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" 11.9249
cap "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" "NMOS_S_21929916_X1_Y1_1677566910_4/a_200_252#" -2.22045e-15
cap "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" "NMOS_S_21929916_X1_Y1_1677566910_1/a_230_483#" 1.24982
merge "PMOS_S_95864420_X1_Y1_1677566911_2/VSUBS" "NMOS_S_21929916_X1_Y1_1677566910_0/a_147_483#" -6157.43 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9296 -668 -25088 -1792 0 0 0 0 0 0 0 0
merge "NMOS_S_21929916_X1_Y1_1677566910_0/a_147_483#" "NMOS_S_21929916_X1_Y1_1677566910_4/a_230_483#"
merge "NMOS_S_21929916_X1_Y1_1677566910_4/a_230_483#" "li_2641_2755#"
merge "li_2641_2755#" "NMOS_S_21929916_X1_Y1_1677566910_4/a_147_483#"
merge "NMOS_S_21929916_X1_Y1_1677566910_4/a_147_483#" "NMOS_S_21929916_X1_Y1_1677566910_3/a_147_483#"
merge "NMOS_S_21929916_X1_Y1_1677566910_3/a_147_483#" "m1_1860_1736#"
merge "m1_1860_1736#" "GND"
merge "GND" "NMOS_S_21929916_X1_Y1_1677566910_3/a_230_483#"
merge "NMOS_S_21929916_X1_Y1_1677566910_3/a_230_483#" "DP_PMOS_65570828_X1_Y1_1677566909_0/VSUBS"
merge "DP_PMOS_65570828_X1_Y1_1677566909_0/VSUBS" "PMOS_S_95864420_X1_Y1_1677566911_1/VSUBS"
merge "PMOS_S_95864420_X1_Y1_1677566911_1/VSUBS" "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#"
merge "NMOS_S_21929916_X1_Y1_1677566910_1/a_147_483#" "m1_1172_2576#"
merge "m1_1172_2576#" "PMOS_S_95864420_X1_Y1_1677566911_0/VSUBS"
merge "PMOS_S_95864420_X1_Y1_1677566911_0/VSUBS" "NMOS_S_21929916_X1_Y1_1677566910_2/a_147_483#"
merge "NMOS_S_21929916_X1_Y1_1677566910_2/a_147_483#" "m1_828_1232#"
merge "m1_828_1232#" "INV_33643809_0_0_1677566908_0/VSUBS"
merge "INV_33643809_0_0_1677566908_0/VSUBS" "VSUBS"
merge "NMOS_S_21929916_X1_Y1_1677566910_4/a_200_252#" "B" -0.16283 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "B" "DP_PMOS_65570828_X1_Y1_1677566909_0/a_372_252#"
merge "DP_PMOS_65570828_X1_Y1_1677566909_0/a_372_252#" "m1_2150_980#"
merge "NMOS_S_21929916_X1_Y1_1677566910_3/a_200_252#" "D" -0.325659 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "D" "PMOS_S_95864420_X1_Y1_1677566911_1/a_200_252#"
merge "PMOS_S_95864420_X1_Y1_1677566911_1/a_200_252#" "li_1609_571#"
merge "PMOS_S_95864420_X1_Y1_1677566911_2/a_230_462#" "DP_PMOS_65570828_X1_Y1_1677566909_0/a_230_462#" -4064.06 0 0 0 0 -11584 -4742 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5712 -540 -8960 -656 0 0 0 0 0 0 0 0
merge "DP_PMOS_65570828_X1_Y1_1677566909_0/a_230_462#" "m1_1978_56#"
merge "m1_1978_56#" "PMOS_S_95864420_X1_Y1_1677566911_2/w_0_0#"
merge "PMOS_S_95864420_X1_Y1_1677566911_2/w_0_0#" "VDD"
merge "VDD" "DP_PMOS_65570828_X1_Y1_1677566909_0/a_402_462#"
merge "DP_PMOS_65570828_X1_Y1_1677566909_0/a_402_462#" "DP_PMOS_65570828_X1_Y1_1677566909_0/w_0_0#"
merge "DP_PMOS_65570828_X1_Y1_1677566909_0/w_0_0#" "PMOS_S_95864420_X1_Y1_1677566911_1/a_230_462#"
merge "PMOS_S_95864420_X1_Y1_1677566911_1/a_230_462#" "m1_1344_56#"
merge "m1_1344_56#" "m1_1634_1400#"
merge "m1_1634_1400#" "PMOS_S_95864420_X1_Y1_1677566911_1/w_0_0#"
merge "PMOS_S_95864420_X1_Y1_1677566911_1/w_0_0#" "PMOS_S_95864420_X1_Y1_1677566911_0/w_0_0#"
merge "PMOS_S_95864420_X1_Y1_1677566911_0/w_0_0#" "li_1265_1411#"
merge "li_1265_1411#" "w_938_1472#"
merge "w_938_1472#" "INV_33643809_0_0_1677566908_0/PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/w_0_0#"
merge "INV_33643809_0_0_1677566908_0/PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/w_0_0#" "m1_312_1820#"
merge "NMOS_S_21929916_X1_Y1_1677566910_2/a_230_483#" "INV_33643809_0_0_1677566908_0/NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_147_483#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "INV_33643809_0_0_1677566908_0/NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_147_483#" "m1_312_56#"
merge "NMOS_S_21929916_X1_Y1_1677566910_0/a_230_483#" "NMOS_S_21929916_X1_Y1_1677566910_1/a_230_483#" -2259.57 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15232 -1216 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_21929916_X1_Y1_1677566910_1/a_230_483#" "li_1437_2923#"
merge "li_1437_2923#" "PMOS_S_95864420_X1_Y1_1677566911_0/a_230_462#"
merge "PMOS_S_95864420_X1_Y1_1677566911_0/a_230_462#" "m1_774_2912#"
merge "m1_774_2912#" "INV_33643809_0_0_1677566908_0/PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/a_230_462#"
merge "INV_33643809_0_0_1677566908_0/PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/a_230_462#" "FN"
merge "FN" "li_577_1579#"
merge "DP_PMOS_65570828_X1_Y1_1677566909_0/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566910_1/a_200_252#" -0.472687 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_21929916_X1_Y1_1677566910_1/a_200_252#" "m1_1430_896#"
merge "PMOS_S_95864420_X1_Y1_1677566911_0/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566910_2/a_200_252#" -965.375 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_21929916_X1_Y1_1677566910_2/a_200_252#" "F"
merge "PMOS_S_95864420_X1_Y1_1677566911_2/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566910_0/a_200_252#" -0.325659 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_21929916_X1_Y1_1677566910_0/a_200_252#" "li_2469_571#"
merge "INV_33643809_0_0_1677566908_0/li_405_571#" "E" -128.27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
