<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a15tftg256-1" LaunchTime="1493148564">
  <File Type="RDS-PROPCONSTRS" Name="OK_BoardWrapper_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="OK_BoardWrapper.tcl"/>
  <File Type="RDS-RDS" Name="OK_BoardWrapper.vds"/>
  <File Type="RDS-UTIL" Name="OK_BoardWrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="OK_BoardWrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="OK_BoardWrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="OK_BoardWrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="OK_BoardWrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../VHDL Files/Basic_Gates.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../VHDL Files/Multiplexers.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL Entities/Clock_Divider.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Control_Unit/Control_Unit.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd"/>
        <Attr Name="ImportTime" Val="1492471149"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FIFO.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Downloads/Senior_Design_3/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd"/>
        <Attr Name="ImportTime" Val="1491573984"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/input_buffer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Downloads/Senior_Design_Test/Senior_Design.srcs/sources_1/new/input_buffer.vhd"/>
        <Attr Name="ImportTime" Val="1491322840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../VHDL Files/EECS_542_Clock_Block.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../OK_Source_Files/okCoreHarness.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FIFO_write_clk_generator.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../VHDL Files/UpCounter_4bit_AsyncReset.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../VHDL Files/EECS_542_Control_Unit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../OK_Source_Files/okWireIn.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/logic_analyser.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Downloads/Senior_Design_Test/Senior_Design.srcs/sources_1/new/logic_analyser.vhd"/>
        <Attr Name="ImportTime" Val="1491322840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../OK_Source_Files/okPipeOut.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../OK_Source_Files/okLibrary.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../OK_Source_Files/okWireOut.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../OK_Source_Files/okTriggerIn.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../OK_Source_Files/okTriggerOut.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/EECS_542_SeniorDesign2/OK_Board_Wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../EECS_542_SeniorDesign2/OK_Board_Wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1485294711"/>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="OK_BoardWrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../../EECS542_OK_Board_Constraints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="bram_fifo"/>
</GenRun>
